
LED_BLINK.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000078d4  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08007a5c  08007a5c  00008a5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007a78  08007a78  0000907c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007a78  08007a78  00008a78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007a80  08007a80  0000907c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007a80  08007a80  00008a80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007a84  08007a84  00008a84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  08007a88  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000907c  2**0
                  CONTENTS
 10 .bss          00000a20  2000007c  2000007c  0000907c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000a9c  20000a9c  0000907c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000907c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000149b7  00000000  00000000  000090ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003860  00000000  00000000  0001da63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001140  00000000  00000000  000212c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d1f  00000000  00000000  00022408  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023469  00000000  00000000  00023127  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001817b  00000000  00000000  00046590  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cb9d0  00000000  00000000  0005e70b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012a0db  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004ac4  00000000  00000000  0012a120  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005d  00000000  00000000  0012ebe4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000007c 	.word	0x2000007c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08007a44 	.word	0x08007a44

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000080 	.word	0x20000080
 80001c4:	08007a44 	.word	0x08007a44

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004f8:	f000 fc0a 	bl	8000d10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004fc:	f000 f822 	bl	8000544 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000500:	f000 f91e 	bl	8000740 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000504:	f000 f888 	bl	8000618 <MX_I2C1_Init>
  MX_I2S3_Init();
 8000508:	f000 f8b4 	bl	8000674 <MX_I2S3_Init>
  MX_SPI1_Init();
 800050c:	f000 f8e2 	bl	80006d4 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 8000510:	f006 fe98 	bl	8007244 <MX_USB_HOST_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  state = HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_15);
 8000514:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000518:	4808      	ldr	r0, [pc, #32]	@ (800053c <main+0x48>)
 800051a:	f000 ff3d 	bl	8001398 <HAL_GPIO_ReadPin>
 800051e:	4603      	mov	r3, r0
 8000520:	461a      	mov	r2, r3
 8000522:	4b07      	ldr	r3, [pc, #28]	@ (8000540 <main+0x4c>)
 8000524:	701a      	strb	r2, [r3, #0]
	  HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 8000526:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800052a:	4804      	ldr	r0, [pc, #16]	@ (800053c <main+0x48>)
 800052c:	f000 ff65 	bl	80013fa <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 8000530:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000534:	f000 fc5e 	bl	8000df4 <HAL_Delay>
	  state = HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_15);
 8000538:	bf00      	nop
 800053a:	e7eb      	b.n	8000514 <main+0x20>
 800053c:	40020c00 	.word	0x40020c00
 8000540:	2000018c 	.word	0x2000018c

08000544 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	b094      	sub	sp, #80	@ 0x50
 8000548:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800054a:	f107 0320 	add.w	r3, r7, #32
 800054e:	2230      	movs	r2, #48	@ 0x30
 8000550:	2100      	movs	r1, #0
 8000552:	4618      	mov	r0, r3
 8000554:	f007 f9e8 	bl	8007928 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000558:	f107 030c 	add.w	r3, r7, #12
 800055c:	2200      	movs	r2, #0
 800055e:	601a      	str	r2, [r3, #0]
 8000560:	605a      	str	r2, [r3, #4]
 8000562:	609a      	str	r2, [r3, #8]
 8000564:	60da      	str	r2, [r3, #12]
 8000566:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000568:	2300      	movs	r3, #0
 800056a:	60bb      	str	r3, [r7, #8]
 800056c:	4b28      	ldr	r3, [pc, #160]	@ (8000610 <SystemClock_Config+0xcc>)
 800056e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000570:	4a27      	ldr	r2, [pc, #156]	@ (8000610 <SystemClock_Config+0xcc>)
 8000572:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000576:	6413      	str	r3, [r2, #64]	@ 0x40
 8000578:	4b25      	ldr	r3, [pc, #148]	@ (8000610 <SystemClock_Config+0xcc>)
 800057a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800057c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000580:	60bb      	str	r3, [r7, #8]
 8000582:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000584:	2300      	movs	r3, #0
 8000586:	607b      	str	r3, [r7, #4]
 8000588:	4b22      	ldr	r3, [pc, #136]	@ (8000614 <SystemClock_Config+0xd0>)
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	4a21      	ldr	r2, [pc, #132]	@ (8000614 <SystemClock_Config+0xd0>)
 800058e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000592:	6013      	str	r3, [r2, #0]
 8000594:	4b1f      	ldr	r3, [pc, #124]	@ (8000614 <SystemClock_Config+0xd0>)
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800059c:	607b      	str	r3, [r7, #4]
 800059e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005a0:	2301      	movs	r3, #1
 80005a2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005a4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80005a8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005aa:	2302      	movs	r3, #2
 80005ac:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80005ae:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80005b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80005b4:	2308      	movs	r3, #8
 80005b6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80005b8:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80005bc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005be:	2302      	movs	r3, #2
 80005c0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80005c2:	2307      	movs	r3, #7
 80005c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005c6:	f107 0320 	add.w	r3, r7, #32
 80005ca:	4618      	mov	r0, r3
 80005cc:	f003 fe2c 	bl	8004228 <HAL_RCC_OscConfig>
 80005d0:	4603      	mov	r3, r0
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d001      	beq.n	80005da <SystemClock_Config+0x96>
  {
    Error_Handler();
 80005d6:	f000 f9b1 	bl	800093c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005da:	230f      	movs	r3, #15
 80005dc:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005de:	2302      	movs	r3, #2
 80005e0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005e2:	2300      	movs	r3, #0
 80005e4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80005e6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80005ea:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80005ec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80005f0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80005f2:	f107 030c 	add.w	r3, r7, #12
 80005f6:	2105      	movs	r1, #5
 80005f8:	4618      	mov	r0, r3
 80005fa:	f004 f88d 	bl	8004718 <HAL_RCC_ClockConfig>
 80005fe:	4603      	mov	r3, r0
 8000600:	2b00      	cmp	r3, #0
 8000602:	d001      	beq.n	8000608 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000604:	f000 f99a 	bl	800093c <Error_Handler>
  }
}
 8000608:	bf00      	nop
 800060a:	3750      	adds	r7, #80	@ 0x50
 800060c:	46bd      	mov	sp, r7
 800060e:	bd80      	pop	{r7, pc}
 8000610:	40023800 	.word	0x40023800
 8000614:	40007000 	.word	0x40007000

08000618 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800061c:	4b12      	ldr	r3, [pc, #72]	@ (8000668 <MX_I2C1_Init+0x50>)
 800061e:	4a13      	ldr	r2, [pc, #76]	@ (800066c <MX_I2C1_Init+0x54>)
 8000620:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000622:	4b11      	ldr	r3, [pc, #68]	@ (8000668 <MX_I2C1_Init+0x50>)
 8000624:	4a12      	ldr	r2, [pc, #72]	@ (8000670 <MX_I2C1_Init+0x58>)
 8000626:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000628:	4b0f      	ldr	r3, [pc, #60]	@ (8000668 <MX_I2C1_Init+0x50>)
 800062a:	2200      	movs	r2, #0
 800062c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800062e:	4b0e      	ldr	r3, [pc, #56]	@ (8000668 <MX_I2C1_Init+0x50>)
 8000630:	2200      	movs	r2, #0
 8000632:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000634:	4b0c      	ldr	r3, [pc, #48]	@ (8000668 <MX_I2C1_Init+0x50>)
 8000636:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800063a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800063c:	4b0a      	ldr	r3, [pc, #40]	@ (8000668 <MX_I2C1_Init+0x50>)
 800063e:	2200      	movs	r2, #0
 8000640:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000642:	4b09      	ldr	r3, [pc, #36]	@ (8000668 <MX_I2C1_Init+0x50>)
 8000644:	2200      	movs	r2, #0
 8000646:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000648:	4b07      	ldr	r3, [pc, #28]	@ (8000668 <MX_I2C1_Init+0x50>)
 800064a:	2200      	movs	r2, #0
 800064c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800064e:	4b06      	ldr	r3, [pc, #24]	@ (8000668 <MX_I2C1_Init+0x50>)
 8000650:	2200      	movs	r2, #0
 8000652:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000654:	4804      	ldr	r0, [pc, #16]	@ (8000668 <MX_I2C1_Init+0x50>)
 8000656:	f003 f803 	bl	8003660 <HAL_I2C_Init>
 800065a:	4603      	mov	r3, r0
 800065c:	2b00      	cmp	r3, #0
 800065e:	d001      	beq.n	8000664 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000660:	f000 f96c 	bl	800093c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000664:	bf00      	nop
 8000666:	bd80      	pop	{r7, pc}
 8000668:	20000098 	.word	0x20000098
 800066c:	40005400 	.word	0x40005400
 8000670:	000186a0 	.word	0x000186a0

08000674 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000678:	4b13      	ldr	r3, [pc, #76]	@ (80006c8 <MX_I2S3_Init+0x54>)
 800067a:	4a14      	ldr	r2, [pc, #80]	@ (80006cc <MX_I2S3_Init+0x58>)
 800067c:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800067e:	4b12      	ldr	r3, [pc, #72]	@ (80006c8 <MX_I2S3_Init+0x54>)
 8000680:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000684:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000686:	4b10      	ldr	r3, [pc, #64]	@ (80006c8 <MX_I2S3_Init+0x54>)
 8000688:	2200      	movs	r2, #0
 800068a:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 800068c:	4b0e      	ldr	r3, [pc, #56]	@ (80006c8 <MX_I2S3_Init+0x54>)
 800068e:	2200      	movs	r2, #0
 8000690:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000692:	4b0d      	ldr	r3, [pc, #52]	@ (80006c8 <MX_I2S3_Init+0x54>)
 8000694:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000698:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 800069a:	4b0b      	ldr	r3, [pc, #44]	@ (80006c8 <MX_I2S3_Init+0x54>)
 800069c:	4a0c      	ldr	r2, [pc, #48]	@ (80006d0 <MX_I2S3_Init+0x5c>)
 800069e:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80006a0:	4b09      	ldr	r3, [pc, #36]	@ (80006c8 <MX_I2S3_Init+0x54>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80006a6:	4b08      	ldr	r3, [pc, #32]	@ (80006c8 <MX_I2S3_Init+0x54>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80006ac:	4b06      	ldr	r3, [pc, #24]	@ (80006c8 <MX_I2S3_Init+0x54>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80006b2:	4805      	ldr	r0, [pc, #20]	@ (80006c8 <MX_I2S3_Init+0x54>)
 80006b4:	f003 f918 	bl	80038e8 <HAL_I2S_Init>
 80006b8:	4603      	mov	r3, r0
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d001      	beq.n	80006c2 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80006be:	f000 f93d 	bl	800093c <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80006c2:	bf00      	nop
 80006c4:	bd80      	pop	{r7, pc}
 80006c6:	bf00      	nop
 80006c8:	200000ec 	.word	0x200000ec
 80006cc:	40003c00 	.word	0x40003c00
 80006d0:	00017700 	.word	0x00017700

080006d4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80006d8:	4b17      	ldr	r3, [pc, #92]	@ (8000738 <MX_SPI1_Init+0x64>)
 80006da:	4a18      	ldr	r2, [pc, #96]	@ (800073c <MX_SPI1_Init+0x68>)
 80006dc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80006de:	4b16      	ldr	r3, [pc, #88]	@ (8000738 <MX_SPI1_Init+0x64>)
 80006e0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80006e4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80006e6:	4b14      	ldr	r3, [pc, #80]	@ (8000738 <MX_SPI1_Init+0x64>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80006ec:	4b12      	ldr	r3, [pc, #72]	@ (8000738 <MX_SPI1_Init+0x64>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80006f2:	4b11      	ldr	r3, [pc, #68]	@ (8000738 <MX_SPI1_Init+0x64>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80006f8:	4b0f      	ldr	r3, [pc, #60]	@ (8000738 <MX_SPI1_Init+0x64>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80006fe:	4b0e      	ldr	r3, [pc, #56]	@ (8000738 <MX_SPI1_Init+0x64>)
 8000700:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000704:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000706:	4b0c      	ldr	r3, [pc, #48]	@ (8000738 <MX_SPI1_Init+0x64>)
 8000708:	2200      	movs	r2, #0
 800070a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800070c:	4b0a      	ldr	r3, [pc, #40]	@ (8000738 <MX_SPI1_Init+0x64>)
 800070e:	2200      	movs	r2, #0
 8000710:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000712:	4b09      	ldr	r3, [pc, #36]	@ (8000738 <MX_SPI1_Init+0x64>)
 8000714:	2200      	movs	r2, #0
 8000716:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000718:	4b07      	ldr	r3, [pc, #28]	@ (8000738 <MX_SPI1_Init+0x64>)
 800071a:	2200      	movs	r2, #0
 800071c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800071e:	4b06      	ldr	r3, [pc, #24]	@ (8000738 <MX_SPI1_Init+0x64>)
 8000720:	220a      	movs	r2, #10
 8000722:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000724:	4804      	ldr	r0, [pc, #16]	@ (8000738 <MX_SPI1_Init+0x64>)
 8000726:	f004 fb45 	bl	8004db4 <HAL_SPI_Init>
 800072a:	4603      	mov	r3, r0
 800072c:	2b00      	cmp	r3, #0
 800072e:	d001      	beq.n	8000734 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000730:	f000 f904 	bl	800093c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000734:	bf00      	nop
 8000736:	bd80      	pop	{r7, pc}
 8000738:	20000134 	.word	0x20000134
 800073c:	40013000 	.word	0x40013000

08000740 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b08c      	sub	sp, #48	@ 0x30
 8000744:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000746:	f107 031c 	add.w	r3, r7, #28
 800074a:	2200      	movs	r2, #0
 800074c:	601a      	str	r2, [r3, #0]
 800074e:	605a      	str	r2, [r3, #4]
 8000750:	609a      	str	r2, [r3, #8]
 8000752:	60da      	str	r2, [r3, #12]
 8000754:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000756:	2300      	movs	r3, #0
 8000758:	61bb      	str	r3, [r7, #24]
 800075a:	4b72      	ldr	r3, [pc, #456]	@ (8000924 <MX_GPIO_Init+0x1e4>)
 800075c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800075e:	4a71      	ldr	r2, [pc, #452]	@ (8000924 <MX_GPIO_Init+0x1e4>)
 8000760:	f043 0310 	orr.w	r3, r3, #16
 8000764:	6313      	str	r3, [r2, #48]	@ 0x30
 8000766:	4b6f      	ldr	r3, [pc, #444]	@ (8000924 <MX_GPIO_Init+0x1e4>)
 8000768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800076a:	f003 0310 	and.w	r3, r3, #16
 800076e:	61bb      	str	r3, [r7, #24]
 8000770:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000772:	2300      	movs	r3, #0
 8000774:	617b      	str	r3, [r7, #20]
 8000776:	4b6b      	ldr	r3, [pc, #428]	@ (8000924 <MX_GPIO_Init+0x1e4>)
 8000778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800077a:	4a6a      	ldr	r2, [pc, #424]	@ (8000924 <MX_GPIO_Init+0x1e4>)
 800077c:	f043 0304 	orr.w	r3, r3, #4
 8000780:	6313      	str	r3, [r2, #48]	@ 0x30
 8000782:	4b68      	ldr	r3, [pc, #416]	@ (8000924 <MX_GPIO_Init+0x1e4>)
 8000784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000786:	f003 0304 	and.w	r3, r3, #4
 800078a:	617b      	str	r3, [r7, #20]
 800078c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800078e:	2300      	movs	r3, #0
 8000790:	613b      	str	r3, [r7, #16]
 8000792:	4b64      	ldr	r3, [pc, #400]	@ (8000924 <MX_GPIO_Init+0x1e4>)
 8000794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000796:	4a63      	ldr	r2, [pc, #396]	@ (8000924 <MX_GPIO_Init+0x1e4>)
 8000798:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800079c:	6313      	str	r3, [r2, #48]	@ 0x30
 800079e:	4b61      	ldr	r3, [pc, #388]	@ (8000924 <MX_GPIO_Init+0x1e4>)
 80007a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80007a6:	613b      	str	r3, [r7, #16]
 80007a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007aa:	2300      	movs	r3, #0
 80007ac:	60fb      	str	r3, [r7, #12]
 80007ae:	4b5d      	ldr	r3, [pc, #372]	@ (8000924 <MX_GPIO_Init+0x1e4>)
 80007b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007b2:	4a5c      	ldr	r2, [pc, #368]	@ (8000924 <MX_GPIO_Init+0x1e4>)
 80007b4:	f043 0301 	orr.w	r3, r3, #1
 80007b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ba:	4b5a      	ldr	r3, [pc, #360]	@ (8000924 <MX_GPIO_Init+0x1e4>)
 80007bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007be:	f003 0301 	and.w	r3, r3, #1
 80007c2:	60fb      	str	r3, [r7, #12]
 80007c4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007c6:	2300      	movs	r3, #0
 80007c8:	60bb      	str	r3, [r7, #8]
 80007ca:	4b56      	ldr	r3, [pc, #344]	@ (8000924 <MX_GPIO_Init+0x1e4>)
 80007cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ce:	4a55      	ldr	r2, [pc, #340]	@ (8000924 <MX_GPIO_Init+0x1e4>)
 80007d0:	f043 0302 	orr.w	r3, r3, #2
 80007d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80007d6:	4b53      	ldr	r3, [pc, #332]	@ (8000924 <MX_GPIO_Init+0x1e4>)
 80007d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007da:	f003 0302 	and.w	r3, r3, #2
 80007de:	60bb      	str	r3, [r7, #8]
 80007e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007e2:	2300      	movs	r3, #0
 80007e4:	607b      	str	r3, [r7, #4]
 80007e6:	4b4f      	ldr	r3, [pc, #316]	@ (8000924 <MX_GPIO_Init+0x1e4>)
 80007e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ea:	4a4e      	ldr	r2, [pc, #312]	@ (8000924 <MX_GPIO_Init+0x1e4>)
 80007ec:	f043 0308 	orr.w	r3, r3, #8
 80007f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80007f2:	4b4c      	ldr	r3, [pc, #304]	@ (8000924 <MX_GPIO_Init+0x1e4>)
 80007f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007f6:	f003 0308 	and.w	r3, r3, #8
 80007fa:	607b      	str	r3, [r7, #4]
 80007fc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80007fe:	2200      	movs	r2, #0
 8000800:	2108      	movs	r1, #8
 8000802:	4849      	ldr	r0, [pc, #292]	@ (8000928 <MX_GPIO_Init+0x1e8>)
 8000804:	f000 fde0 	bl	80013c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000808:	2201      	movs	r2, #1
 800080a:	2101      	movs	r1, #1
 800080c:	4847      	ldr	r0, [pc, #284]	@ (800092c <MX_GPIO_Init+0x1ec>)
 800080e:	f000 fddb 	bl	80013c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000812:	2200      	movs	r2, #0
 8000814:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8000818:	4845      	ldr	r0, [pc, #276]	@ (8000930 <MX_GPIO_Init+0x1f0>)
 800081a:	f000 fdd5 	bl	80013c8 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800081e:	2308      	movs	r3, #8
 8000820:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000822:	2301      	movs	r3, #1
 8000824:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000826:	2300      	movs	r3, #0
 8000828:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800082a:	2300      	movs	r3, #0
 800082c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800082e:	f107 031c 	add.w	r3, r7, #28
 8000832:	4619      	mov	r1, r3
 8000834:	483c      	ldr	r0, [pc, #240]	@ (8000928 <MX_GPIO_Init+0x1e8>)
 8000836:	f000 fc13 	bl	8001060 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800083a:	2301      	movs	r3, #1
 800083c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800083e:	2301      	movs	r3, #1
 8000840:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000842:	2300      	movs	r3, #0
 8000844:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000846:	2300      	movs	r3, #0
 8000848:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800084a:	f107 031c 	add.w	r3, r7, #28
 800084e:	4619      	mov	r1, r3
 8000850:	4836      	ldr	r0, [pc, #216]	@ (800092c <MX_GPIO_Init+0x1ec>)
 8000852:	f000 fc05 	bl	8001060 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000856:	2308      	movs	r3, #8
 8000858:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800085a:	2302      	movs	r3, #2
 800085c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800085e:	2300      	movs	r3, #0
 8000860:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000862:	2300      	movs	r3, #0
 8000864:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000866:	2305      	movs	r3, #5
 8000868:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800086a:	f107 031c 	add.w	r3, r7, #28
 800086e:	4619      	mov	r1, r3
 8000870:	482e      	ldr	r0, [pc, #184]	@ (800092c <MX_GPIO_Init+0x1ec>)
 8000872:	f000 fbf5 	bl	8001060 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000876:	2301      	movs	r3, #1
 8000878:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800087a:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 800087e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000880:	2300      	movs	r3, #0
 8000882:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000884:	f107 031c 	add.w	r3, r7, #28
 8000888:	4619      	mov	r1, r3
 800088a:	482a      	ldr	r0, [pc, #168]	@ (8000934 <MX_GPIO_Init+0x1f4>)
 800088c:	f000 fbe8 	bl	8001060 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000890:	2304      	movs	r3, #4
 8000892:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000894:	2300      	movs	r3, #0
 8000896:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000898:	2300      	movs	r3, #0
 800089a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 800089c:	f107 031c 	add.w	r3, r7, #28
 80008a0:	4619      	mov	r1, r3
 80008a2:	4825      	ldr	r0, [pc, #148]	@ (8000938 <MX_GPIO_Init+0x1f8>)
 80008a4:	f000 fbdc 	bl	8001060 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80008a8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80008ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ae:	2302      	movs	r3, #2
 80008b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b2:	2300      	movs	r3, #0
 80008b4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008b6:	2300      	movs	r3, #0
 80008b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80008ba:	2305      	movs	r3, #5
 80008bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80008be:	f107 031c 	add.w	r3, r7, #28
 80008c2:	4619      	mov	r1, r3
 80008c4:	481c      	ldr	r0, [pc, #112]	@ (8000938 <MX_GPIO_Init+0x1f8>)
 80008c6:	f000 fbcb 	bl	8001060 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80008ca:	f24f 0310 	movw	r3, #61456	@ 0xf010
 80008ce:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008d0:	2301      	movs	r3, #1
 80008d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d4:	2300      	movs	r3, #0
 80008d6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d8:	2300      	movs	r3, #0
 80008da:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008dc:	f107 031c 	add.w	r3, r7, #28
 80008e0:	4619      	mov	r1, r3
 80008e2:	4813      	ldr	r0, [pc, #76]	@ (8000930 <MX_GPIO_Init+0x1f0>)
 80008e4:	f000 fbbc 	bl	8001060 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80008e8:	2320      	movs	r3, #32
 80008ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008ec:	2300      	movs	r3, #0
 80008ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f0:	2300      	movs	r3, #0
 80008f2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80008f4:	f107 031c 	add.w	r3, r7, #28
 80008f8:	4619      	mov	r1, r3
 80008fa:	480d      	ldr	r0, [pc, #52]	@ (8000930 <MX_GPIO_Init+0x1f0>)
 80008fc:	f000 fbb0 	bl	8001060 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000900:	2302      	movs	r3, #2
 8000902:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000904:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000908:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090a:	2300      	movs	r3, #0
 800090c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 800090e:	f107 031c 	add.w	r3, r7, #28
 8000912:	4619      	mov	r1, r3
 8000914:	4804      	ldr	r0, [pc, #16]	@ (8000928 <MX_GPIO_Init+0x1e8>)
 8000916:	f000 fba3 	bl	8001060 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800091a:	bf00      	nop
 800091c:	3730      	adds	r7, #48	@ 0x30
 800091e:	46bd      	mov	sp, r7
 8000920:	bd80      	pop	{r7, pc}
 8000922:	bf00      	nop
 8000924:	40023800 	.word	0x40023800
 8000928:	40021000 	.word	0x40021000
 800092c:	40020800 	.word	0x40020800
 8000930:	40020c00 	.word	0x40020c00
 8000934:	40020000 	.word	0x40020000
 8000938:	40020400 	.word	0x40020400

0800093c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800093c:	b480      	push	{r7}
 800093e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000940:	b672      	cpsid	i
}
 8000942:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000944:	bf00      	nop
 8000946:	e7fd      	b.n	8000944 <Error_Handler+0x8>

08000948 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b082      	sub	sp, #8
 800094c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800094e:	2300      	movs	r3, #0
 8000950:	607b      	str	r3, [r7, #4]
 8000952:	4b10      	ldr	r3, [pc, #64]	@ (8000994 <HAL_MspInit+0x4c>)
 8000954:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000956:	4a0f      	ldr	r2, [pc, #60]	@ (8000994 <HAL_MspInit+0x4c>)
 8000958:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800095c:	6453      	str	r3, [r2, #68]	@ 0x44
 800095e:	4b0d      	ldr	r3, [pc, #52]	@ (8000994 <HAL_MspInit+0x4c>)
 8000960:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000962:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000966:	607b      	str	r3, [r7, #4]
 8000968:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800096a:	2300      	movs	r3, #0
 800096c:	603b      	str	r3, [r7, #0]
 800096e:	4b09      	ldr	r3, [pc, #36]	@ (8000994 <HAL_MspInit+0x4c>)
 8000970:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000972:	4a08      	ldr	r2, [pc, #32]	@ (8000994 <HAL_MspInit+0x4c>)
 8000974:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000978:	6413      	str	r3, [r2, #64]	@ 0x40
 800097a:	4b06      	ldr	r3, [pc, #24]	@ (8000994 <HAL_MspInit+0x4c>)
 800097c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800097e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000982:	603b      	str	r3, [r7, #0]
 8000984:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000986:	2007      	movs	r0, #7
 8000988:	f000 fb28 	bl	8000fdc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800098c:	bf00      	nop
 800098e:	3708      	adds	r7, #8
 8000990:	46bd      	mov	sp, r7
 8000992:	bd80      	pop	{r7, pc}
 8000994:	40023800 	.word	0x40023800

08000998 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b08a      	sub	sp, #40	@ 0x28
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009a0:	f107 0314 	add.w	r3, r7, #20
 80009a4:	2200      	movs	r2, #0
 80009a6:	601a      	str	r2, [r3, #0]
 80009a8:	605a      	str	r2, [r3, #4]
 80009aa:	609a      	str	r2, [r3, #8]
 80009ac:	60da      	str	r2, [r3, #12]
 80009ae:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	4a19      	ldr	r2, [pc, #100]	@ (8000a1c <HAL_I2C_MspInit+0x84>)
 80009b6:	4293      	cmp	r3, r2
 80009b8:	d12c      	bne.n	8000a14 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009ba:	2300      	movs	r3, #0
 80009bc:	613b      	str	r3, [r7, #16]
 80009be:	4b18      	ldr	r3, [pc, #96]	@ (8000a20 <HAL_I2C_MspInit+0x88>)
 80009c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009c2:	4a17      	ldr	r2, [pc, #92]	@ (8000a20 <HAL_I2C_MspInit+0x88>)
 80009c4:	f043 0302 	orr.w	r3, r3, #2
 80009c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80009ca:	4b15      	ldr	r3, [pc, #84]	@ (8000a20 <HAL_I2C_MspInit+0x88>)
 80009cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ce:	f003 0302 	and.w	r3, r3, #2
 80009d2:	613b      	str	r3, [r7, #16]
 80009d4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 80009d6:	f44f 7310 	mov.w	r3, #576	@ 0x240
 80009da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80009dc:	2312      	movs	r3, #18
 80009de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80009e0:	2301      	movs	r3, #1
 80009e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009e4:	2300      	movs	r3, #0
 80009e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80009e8:	2304      	movs	r3, #4
 80009ea:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009ec:	f107 0314 	add.w	r3, r7, #20
 80009f0:	4619      	mov	r1, r3
 80009f2:	480c      	ldr	r0, [pc, #48]	@ (8000a24 <HAL_I2C_MspInit+0x8c>)
 80009f4:	f000 fb34 	bl	8001060 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80009f8:	2300      	movs	r3, #0
 80009fa:	60fb      	str	r3, [r7, #12]
 80009fc:	4b08      	ldr	r3, [pc, #32]	@ (8000a20 <HAL_I2C_MspInit+0x88>)
 80009fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a00:	4a07      	ldr	r2, [pc, #28]	@ (8000a20 <HAL_I2C_MspInit+0x88>)
 8000a02:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000a06:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a08:	4b05      	ldr	r3, [pc, #20]	@ (8000a20 <HAL_I2C_MspInit+0x88>)
 8000a0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a0c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000a10:	60fb      	str	r3, [r7, #12]
 8000a12:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000a14:	bf00      	nop
 8000a16:	3728      	adds	r7, #40	@ 0x28
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	bd80      	pop	{r7, pc}
 8000a1c:	40005400 	.word	0x40005400
 8000a20:	40023800 	.word	0x40023800
 8000a24:	40020400 	.word	0x40020400

08000a28 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b08e      	sub	sp, #56	@ 0x38
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a30:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a34:	2200      	movs	r2, #0
 8000a36:	601a      	str	r2, [r3, #0]
 8000a38:	605a      	str	r2, [r3, #4]
 8000a3a:	609a      	str	r2, [r3, #8]
 8000a3c:	60da      	str	r2, [r3, #12]
 8000a3e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a40:	f107 0314 	add.w	r3, r7, #20
 8000a44:	2200      	movs	r2, #0
 8000a46:	601a      	str	r2, [r3, #0]
 8000a48:	605a      	str	r2, [r3, #4]
 8000a4a:	609a      	str	r2, [r3, #8]
 8000a4c:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	4a31      	ldr	r2, [pc, #196]	@ (8000b18 <HAL_I2S_MspInit+0xf0>)
 8000a54:	4293      	cmp	r3, r2
 8000a56:	d15a      	bne.n	8000b0e <HAL_I2S_MspInit+0xe6>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000a58:	2301      	movs	r3, #1
 8000a5a:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000a5c:	23c0      	movs	r3, #192	@ 0xc0
 8000a5e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000a60:	2302      	movs	r3, #2
 8000a62:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a64:	f107 0314 	add.w	r3, r7, #20
 8000a68:	4618      	mov	r0, r3
 8000a6a:	f004 f861 	bl	8004b30 <HAL_RCCEx_PeriphCLKConfig>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d001      	beq.n	8000a78 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000a74:	f7ff ff62 	bl	800093c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000a78:	2300      	movs	r3, #0
 8000a7a:	613b      	str	r3, [r7, #16]
 8000a7c:	4b27      	ldr	r3, [pc, #156]	@ (8000b1c <HAL_I2S_MspInit+0xf4>)
 8000a7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a80:	4a26      	ldr	r2, [pc, #152]	@ (8000b1c <HAL_I2S_MspInit+0xf4>)
 8000a82:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000a86:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a88:	4b24      	ldr	r3, [pc, #144]	@ (8000b1c <HAL_I2S_MspInit+0xf4>)
 8000a8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a8c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000a90:	613b      	str	r3, [r7, #16]
 8000a92:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a94:	2300      	movs	r3, #0
 8000a96:	60fb      	str	r3, [r7, #12]
 8000a98:	4b20      	ldr	r3, [pc, #128]	@ (8000b1c <HAL_I2S_MspInit+0xf4>)
 8000a9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a9c:	4a1f      	ldr	r2, [pc, #124]	@ (8000b1c <HAL_I2S_MspInit+0xf4>)
 8000a9e:	f043 0301 	orr.w	r3, r3, #1
 8000aa2:	6313      	str	r3, [r2, #48]	@ 0x30
 8000aa4:	4b1d      	ldr	r3, [pc, #116]	@ (8000b1c <HAL_I2S_MspInit+0xf4>)
 8000aa6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aa8:	f003 0301 	and.w	r3, r3, #1
 8000aac:	60fb      	str	r3, [r7, #12]
 8000aae:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	60bb      	str	r3, [r7, #8]
 8000ab4:	4b19      	ldr	r3, [pc, #100]	@ (8000b1c <HAL_I2S_MspInit+0xf4>)
 8000ab6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ab8:	4a18      	ldr	r2, [pc, #96]	@ (8000b1c <HAL_I2S_MspInit+0xf4>)
 8000aba:	f043 0304 	orr.w	r3, r3, #4
 8000abe:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ac0:	4b16      	ldr	r3, [pc, #88]	@ (8000b1c <HAL_I2S_MspInit+0xf4>)
 8000ac2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ac4:	f003 0304 	and.w	r3, r3, #4
 8000ac8:	60bb      	str	r3, [r7, #8]
 8000aca:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000acc:	2310      	movs	r3, #16
 8000ace:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ad0:	2302      	movs	r3, #2
 8000ad2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000adc:	2306      	movs	r3, #6
 8000ade:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000ae0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ae4:	4619      	mov	r1, r3
 8000ae6:	480e      	ldr	r0, [pc, #56]	@ (8000b20 <HAL_I2S_MspInit+0xf8>)
 8000ae8:	f000 faba 	bl	8001060 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000aec:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8000af0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000af2:	2302      	movs	r3, #2
 8000af4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af6:	2300      	movs	r3, #0
 8000af8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000afa:	2300      	movs	r3, #0
 8000afc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000afe:	2306      	movs	r3, #6
 8000b00:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b02:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b06:	4619      	mov	r1, r3
 8000b08:	4806      	ldr	r0, [pc, #24]	@ (8000b24 <HAL_I2S_MspInit+0xfc>)
 8000b0a:	f000 faa9 	bl	8001060 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000b0e:	bf00      	nop
 8000b10:	3738      	adds	r7, #56	@ 0x38
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	bf00      	nop
 8000b18:	40003c00 	.word	0x40003c00
 8000b1c:	40023800 	.word	0x40023800
 8000b20:	40020000 	.word	0x40020000
 8000b24:	40020800 	.word	0x40020800

08000b28 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b08a      	sub	sp, #40	@ 0x28
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b30:	f107 0314 	add.w	r3, r7, #20
 8000b34:	2200      	movs	r2, #0
 8000b36:	601a      	str	r2, [r3, #0]
 8000b38:	605a      	str	r2, [r3, #4]
 8000b3a:	609a      	str	r2, [r3, #8]
 8000b3c:	60da      	str	r2, [r3, #12]
 8000b3e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	4a19      	ldr	r2, [pc, #100]	@ (8000bac <HAL_SPI_MspInit+0x84>)
 8000b46:	4293      	cmp	r3, r2
 8000b48:	d12b      	bne.n	8000ba2 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	613b      	str	r3, [r7, #16]
 8000b4e:	4b18      	ldr	r3, [pc, #96]	@ (8000bb0 <HAL_SPI_MspInit+0x88>)
 8000b50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b52:	4a17      	ldr	r2, [pc, #92]	@ (8000bb0 <HAL_SPI_MspInit+0x88>)
 8000b54:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000b58:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b5a:	4b15      	ldr	r3, [pc, #84]	@ (8000bb0 <HAL_SPI_MspInit+0x88>)
 8000b5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b5e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000b62:	613b      	str	r3, [r7, #16]
 8000b64:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b66:	2300      	movs	r3, #0
 8000b68:	60fb      	str	r3, [r7, #12]
 8000b6a:	4b11      	ldr	r3, [pc, #68]	@ (8000bb0 <HAL_SPI_MspInit+0x88>)
 8000b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b6e:	4a10      	ldr	r2, [pc, #64]	@ (8000bb0 <HAL_SPI_MspInit+0x88>)
 8000b70:	f043 0301 	orr.w	r3, r3, #1
 8000b74:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b76:	4b0e      	ldr	r3, [pc, #56]	@ (8000bb0 <HAL_SPI_MspInit+0x88>)
 8000b78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b7a:	f003 0301 	and.w	r3, r3, #1
 8000b7e:	60fb      	str	r3, [r7, #12]
 8000b80:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000b82:	23e0      	movs	r3, #224	@ 0xe0
 8000b84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b86:	2302      	movs	r3, #2
 8000b88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000b92:	2305      	movs	r3, #5
 8000b94:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b96:	f107 0314 	add.w	r3, r7, #20
 8000b9a:	4619      	mov	r1, r3
 8000b9c:	4805      	ldr	r0, [pc, #20]	@ (8000bb4 <HAL_SPI_MspInit+0x8c>)
 8000b9e:	f000 fa5f 	bl	8001060 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000ba2:	bf00      	nop
 8000ba4:	3728      	adds	r7, #40	@ 0x28
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}
 8000baa:	bf00      	nop
 8000bac:	40013000 	.word	0x40013000
 8000bb0:	40023800 	.word	0x40023800
 8000bb4:	40020000 	.word	0x40020000

08000bb8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bbc:	bf00      	nop
 8000bbe:	e7fd      	b.n	8000bbc <NMI_Handler+0x4>

08000bc0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bc4:	bf00      	nop
 8000bc6:	e7fd      	b.n	8000bc4 <HardFault_Handler+0x4>

08000bc8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bcc:	bf00      	nop
 8000bce:	e7fd      	b.n	8000bcc <MemManage_Handler+0x4>

08000bd0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bd4:	bf00      	nop
 8000bd6:	e7fd      	b.n	8000bd4 <BusFault_Handler+0x4>

08000bd8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bdc:	bf00      	nop
 8000bde:	e7fd      	b.n	8000bdc <UsageFault_Handler+0x4>

08000be0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000be0:	b480      	push	{r7}
 8000be2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000be4:	bf00      	nop
 8000be6:	46bd      	mov	sp, r7
 8000be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bec:	4770      	bx	lr

08000bee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bee:	b480      	push	{r7}
 8000bf0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bf2:	bf00      	nop
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfa:	4770      	bx	lr

08000bfc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c00:	bf00      	nop
 8000c02:	46bd      	mov	sp, r7
 8000c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c08:	4770      	bx	lr

08000c0a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c0a:	b580      	push	{r7, lr}
 8000c0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c0e:	f000 f8d1 	bl	8000db4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c12:	bf00      	nop
 8000c14:	bd80      	pop	{r7, pc}
	...

08000c18 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000c1c:	4802      	ldr	r0, [pc, #8]	@ (8000c28 <OTG_FS_IRQHandler+0x10>)
 8000c1e:	f000 fee7 	bl	80019f0 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000c22:	bf00      	nop
 8000c24:	bd80      	pop	{r7, pc}
 8000c26:	bf00      	nop
 8000c28:	20000574 	.word	0x20000574

08000c2c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b086      	sub	sp, #24
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c34:	4a14      	ldr	r2, [pc, #80]	@ (8000c88 <_sbrk+0x5c>)
 8000c36:	4b15      	ldr	r3, [pc, #84]	@ (8000c8c <_sbrk+0x60>)
 8000c38:	1ad3      	subs	r3, r2, r3
 8000c3a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c3c:	697b      	ldr	r3, [r7, #20]
 8000c3e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c40:	4b13      	ldr	r3, [pc, #76]	@ (8000c90 <_sbrk+0x64>)
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d102      	bne.n	8000c4e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c48:	4b11      	ldr	r3, [pc, #68]	@ (8000c90 <_sbrk+0x64>)
 8000c4a:	4a12      	ldr	r2, [pc, #72]	@ (8000c94 <_sbrk+0x68>)
 8000c4c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c4e:	4b10      	ldr	r3, [pc, #64]	@ (8000c90 <_sbrk+0x64>)
 8000c50:	681a      	ldr	r2, [r3, #0]
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	4413      	add	r3, r2
 8000c56:	693a      	ldr	r2, [r7, #16]
 8000c58:	429a      	cmp	r2, r3
 8000c5a:	d207      	bcs.n	8000c6c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c5c:	f006 fe7c 	bl	8007958 <__errno>
 8000c60:	4603      	mov	r3, r0
 8000c62:	220c      	movs	r2, #12
 8000c64:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c66:	f04f 33ff 	mov.w	r3, #4294967295
 8000c6a:	e009      	b.n	8000c80 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c6c:	4b08      	ldr	r3, [pc, #32]	@ (8000c90 <_sbrk+0x64>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c72:	4b07      	ldr	r3, [pc, #28]	@ (8000c90 <_sbrk+0x64>)
 8000c74:	681a      	ldr	r2, [r3, #0]
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	4413      	add	r3, r2
 8000c7a:	4a05      	ldr	r2, [pc, #20]	@ (8000c90 <_sbrk+0x64>)
 8000c7c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c7e:	68fb      	ldr	r3, [r7, #12]
}
 8000c80:	4618      	mov	r0, r3
 8000c82:	3718      	adds	r7, #24
 8000c84:	46bd      	mov	sp, r7
 8000c86:	bd80      	pop	{r7, pc}
 8000c88:	20020000 	.word	0x20020000
 8000c8c:	00000400 	.word	0x00000400
 8000c90:	20000190 	.word	0x20000190
 8000c94:	20000aa0 	.word	0x20000aa0

08000c98 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c9c:	4b06      	ldr	r3, [pc, #24]	@ (8000cb8 <SystemInit+0x20>)
 8000c9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ca2:	4a05      	ldr	r2, [pc, #20]	@ (8000cb8 <SystemInit+0x20>)
 8000ca4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ca8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cac:	bf00      	nop
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop
 8000cb8:	e000ed00 	.word	0xe000ed00

08000cbc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000cbc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000cf4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000cc0:	f7ff ffea 	bl	8000c98 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000cc4:	480c      	ldr	r0, [pc, #48]	@ (8000cf8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000cc6:	490d      	ldr	r1, [pc, #52]	@ (8000cfc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000cc8:	4a0d      	ldr	r2, [pc, #52]	@ (8000d00 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000cca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ccc:	e002      	b.n	8000cd4 <LoopCopyDataInit>

08000cce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000cce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000cd0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cd2:	3304      	adds	r3, #4

08000cd4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000cd4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cd6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cd8:	d3f9      	bcc.n	8000cce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cda:	4a0a      	ldr	r2, [pc, #40]	@ (8000d04 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000cdc:	4c0a      	ldr	r4, [pc, #40]	@ (8000d08 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000cde:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ce0:	e001      	b.n	8000ce6 <LoopFillZerobss>

08000ce2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ce2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ce4:	3204      	adds	r2, #4

08000ce6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ce6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ce8:	d3fb      	bcc.n	8000ce2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000cea:	f006 fe3b 	bl	8007964 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000cee:	f7ff fc01 	bl	80004f4 <main>
  bx  lr    
 8000cf2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000cf4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000cf8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cfc:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8000d00:	08007a88 	.word	0x08007a88
  ldr r2, =_sbss
 8000d04:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8000d08:	20000a9c 	.word	0x20000a9c

08000d0c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d0c:	e7fe      	b.n	8000d0c <ADC_IRQHandler>
	...

08000d10 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d14:	4b0e      	ldr	r3, [pc, #56]	@ (8000d50 <HAL_Init+0x40>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	4a0d      	ldr	r2, [pc, #52]	@ (8000d50 <HAL_Init+0x40>)
 8000d1a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000d1e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d20:	4b0b      	ldr	r3, [pc, #44]	@ (8000d50 <HAL_Init+0x40>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	4a0a      	ldr	r2, [pc, #40]	@ (8000d50 <HAL_Init+0x40>)
 8000d26:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000d2a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d2c:	4b08      	ldr	r3, [pc, #32]	@ (8000d50 <HAL_Init+0x40>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	4a07      	ldr	r2, [pc, #28]	@ (8000d50 <HAL_Init+0x40>)
 8000d32:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d36:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d38:	2003      	movs	r0, #3
 8000d3a:	f000 f94f 	bl	8000fdc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d3e:	2000      	movs	r0, #0
 8000d40:	f000 f808 	bl	8000d54 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d44:	f7ff fe00 	bl	8000948 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d48:	2300      	movs	r3, #0
}
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	bf00      	nop
 8000d50:	40023c00 	.word	0x40023c00

08000d54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b082      	sub	sp, #8
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d5c:	4b12      	ldr	r3, [pc, #72]	@ (8000da8 <HAL_InitTick+0x54>)
 8000d5e:	681a      	ldr	r2, [r3, #0]
 8000d60:	4b12      	ldr	r3, [pc, #72]	@ (8000dac <HAL_InitTick+0x58>)
 8000d62:	781b      	ldrb	r3, [r3, #0]
 8000d64:	4619      	mov	r1, r3
 8000d66:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d6a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d72:	4618      	mov	r0, r3
 8000d74:	f000 f967 	bl	8001046 <HAL_SYSTICK_Config>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d001      	beq.n	8000d82 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d7e:	2301      	movs	r3, #1
 8000d80:	e00e      	b.n	8000da0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	2b0f      	cmp	r3, #15
 8000d86:	d80a      	bhi.n	8000d9e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d88:	2200      	movs	r2, #0
 8000d8a:	6879      	ldr	r1, [r7, #4]
 8000d8c:	f04f 30ff 	mov.w	r0, #4294967295
 8000d90:	f000 f92f 	bl	8000ff2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d94:	4a06      	ldr	r2, [pc, #24]	@ (8000db0 <HAL_InitTick+0x5c>)
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	e000      	b.n	8000da0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d9e:	2301      	movs	r3, #1
}
 8000da0:	4618      	mov	r0, r3
 8000da2:	3708      	adds	r7, #8
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bd80      	pop	{r7, pc}
 8000da8:	20000000 	.word	0x20000000
 8000dac:	20000008 	.word	0x20000008
 8000db0:	20000004 	.word	0x20000004

08000db4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000db4:	b480      	push	{r7}
 8000db6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000db8:	4b06      	ldr	r3, [pc, #24]	@ (8000dd4 <HAL_IncTick+0x20>)
 8000dba:	781b      	ldrb	r3, [r3, #0]
 8000dbc:	461a      	mov	r2, r3
 8000dbe:	4b06      	ldr	r3, [pc, #24]	@ (8000dd8 <HAL_IncTick+0x24>)
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	4413      	add	r3, r2
 8000dc4:	4a04      	ldr	r2, [pc, #16]	@ (8000dd8 <HAL_IncTick+0x24>)
 8000dc6:	6013      	str	r3, [r2, #0]
}
 8000dc8:	bf00      	nop
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd0:	4770      	bx	lr
 8000dd2:	bf00      	nop
 8000dd4:	20000008 	.word	0x20000008
 8000dd8:	20000194 	.word	0x20000194

08000ddc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	af00      	add	r7, sp, #0
  return uwTick;
 8000de0:	4b03      	ldr	r3, [pc, #12]	@ (8000df0 <HAL_GetTick+0x14>)
 8000de2:	681b      	ldr	r3, [r3, #0]
}
 8000de4:	4618      	mov	r0, r3
 8000de6:	46bd      	mov	sp, r7
 8000de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dec:	4770      	bx	lr
 8000dee:	bf00      	nop
 8000df0:	20000194 	.word	0x20000194

08000df4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b084      	sub	sp, #16
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000dfc:	f7ff ffee 	bl	8000ddc <HAL_GetTick>
 8000e00:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e0c:	d005      	beq.n	8000e1a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e0e:	4b0a      	ldr	r3, [pc, #40]	@ (8000e38 <HAL_Delay+0x44>)
 8000e10:	781b      	ldrb	r3, [r3, #0]
 8000e12:	461a      	mov	r2, r3
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	4413      	add	r3, r2
 8000e18:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000e1a:	bf00      	nop
 8000e1c:	f7ff ffde 	bl	8000ddc <HAL_GetTick>
 8000e20:	4602      	mov	r2, r0
 8000e22:	68bb      	ldr	r3, [r7, #8]
 8000e24:	1ad3      	subs	r3, r2, r3
 8000e26:	68fa      	ldr	r2, [r7, #12]
 8000e28:	429a      	cmp	r2, r3
 8000e2a:	d8f7      	bhi.n	8000e1c <HAL_Delay+0x28>
  {
  }
}
 8000e2c:	bf00      	nop
 8000e2e:	bf00      	nop
 8000e30:	3710      	adds	r7, #16
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	20000008 	.word	0x20000008

08000e3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	b085      	sub	sp, #20
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	f003 0307 	and.w	r3, r3, #7
 8000e4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e4c:	4b0c      	ldr	r3, [pc, #48]	@ (8000e80 <__NVIC_SetPriorityGrouping+0x44>)
 8000e4e:	68db      	ldr	r3, [r3, #12]
 8000e50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e52:	68ba      	ldr	r2, [r7, #8]
 8000e54:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000e58:	4013      	ands	r3, r2
 8000e5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e60:	68bb      	ldr	r3, [r7, #8]
 8000e62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e64:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000e68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e6e:	4a04      	ldr	r2, [pc, #16]	@ (8000e80 <__NVIC_SetPriorityGrouping+0x44>)
 8000e70:	68bb      	ldr	r3, [r7, #8]
 8000e72:	60d3      	str	r3, [r2, #12]
}
 8000e74:	bf00      	nop
 8000e76:	3714      	adds	r7, #20
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7e:	4770      	bx	lr
 8000e80:	e000ed00 	.word	0xe000ed00

08000e84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e84:	b480      	push	{r7}
 8000e86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e88:	4b04      	ldr	r3, [pc, #16]	@ (8000e9c <__NVIC_GetPriorityGrouping+0x18>)
 8000e8a:	68db      	ldr	r3, [r3, #12]
 8000e8c:	0a1b      	lsrs	r3, r3, #8
 8000e8e:	f003 0307 	and.w	r3, r3, #7
}
 8000e92:	4618      	mov	r0, r3
 8000e94:	46bd      	mov	sp, r7
 8000e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9a:	4770      	bx	lr
 8000e9c:	e000ed00 	.word	0xe000ed00

08000ea0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	b083      	sub	sp, #12
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000eaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	db0b      	blt.n	8000eca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000eb2:	79fb      	ldrb	r3, [r7, #7]
 8000eb4:	f003 021f 	and.w	r2, r3, #31
 8000eb8:	4907      	ldr	r1, [pc, #28]	@ (8000ed8 <__NVIC_EnableIRQ+0x38>)
 8000eba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ebe:	095b      	lsrs	r3, r3, #5
 8000ec0:	2001      	movs	r0, #1
 8000ec2:	fa00 f202 	lsl.w	r2, r0, r2
 8000ec6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000eca:	bf00      	nop
 8000ecc:	370c      	adds	r7, #12
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop
 8000ed8:	e000e100 	.word	0xe000e100

08000edc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000edc:	b480      	push	{r7}
 8000ede:	b083      	sub	sp, #12
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	6039      	str	r1, [r7, #0]
 8000ee6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ee8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	db0a      	blt.n	8000f06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ef0:	683b      	ldr	r3, [r7, #0]
 8000ef2:	b2da      	uxtb	r2, r3
 8000ef4:	490c      	ldr	r1, [pc, #48]	@ (8000f28 <__NVIC_SetPriority+0x4c>)
 8000ef6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000efa:	0112      	lsls	r2, r2, #4
 8000efc:	b2d2      	uxtb	r2, r2
 8000efe:	440b      	add	r3, r1
 8000f00:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f04:	e00a      	b.n	8000f1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f06:	683b      	ldr	r3, [r7, #0]
 8000f08:	b2da      	uxtb	r2, r3
 8000f0a:	4908      	ldr	r1, [pc, #32]	@ (8000f2c <__NVIC_SetPriority+0x50>)
 8000f0c:	79fb      	ldrb	r3, [r7, #7]
 8000f0e:	f003 030f 	and.w	r3, r3, #15
 8000f12:	3b04      	subs	r3, #4
 8000f14:	0112      	lsls	r2, r2, #4
 8000f16:	b2d2      	uxtb	r2, r2
 8000f18:	440b      	add	r3, r1
 8000f1a:	761a      	strb	r2, [r3, #24]
}
 8000f1c:	bf00      	nop
 8000f1e:	370c      	adds	r7, #12
 8000f20:	46bd      	mov	sp, r7
 8000f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f26:	4770      	bx	lr
 8000f28:	e000e100 	.word	0xe000e100
 8000f2c:	e000ed00 	.word	0xe000ed00

08000f30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f30:	b480      	push	{r7}
 8000f32:	b089      	sub	sp, #36	@ 0x24
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	60f8      	str	r0, [r7, #12]
 8000f38:	60b9      	str	r1, [r7, #8]
 8000f3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f3c:	68fb      	ldr	r3, [r7, #12]
 8000f3e:	f003 0307 	and.w	r3, r3, #7
 8000f42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f44:	69fb      	ldr	r3, [r7, #28]
 8000f46:	f1c3 0307 	rsb	r3, r3, #7
 8000f4a:	2b04      	cmp	r3, #4
 8000f4c:	bf28      	it	cs
 8000f4e:	2304      	movcs	r3, #4
 8000f50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f52:	69fb      	ldr	r3, [r7, #28]
 8000f54:	3304      	adds	r3, #4
 8000f56:	2b06      	cmp	r3, #6
 8000f58:	d902      	bls.n	8000f60 <NVIC_EncodePriority+0x30>
 8000f5a:	69fb      	ldr	r3, [r7, #28]
 8000f5c:	3b03      	subs	r3, #3
 8000f5e:	e000      	b.n	8000f62 <NVIC_EncodePriority+0x32>
 8000f60:	2300      	movs	r3, #0
 8000f62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f64:	f04f 32ff 	mov.w	r2, #4294967295
 8000f68:	69bb      	ldr	r3, [r7, #24]
 8000f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f6e:	43da      	mvns	r2, r3
 8000f70:	68bb      	ldr	r3, [r7, #8]
 8000f72:	401a      	ands	r2, r3
 8000f74:	697b      	ldr	r3, [r7, #20]
 8000f76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f78:	f04f 31ff 	mov.w	r1, #4294967295
 8000f7c:	697b      	ldr	r3, [r7, #20]
 8000f7e:	fa01 f303 	lsl.w	r3, r1, r3
 8000f82:	43d9      	mvns	r1, r3
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f88:	4313      	orrs	r3, r2
         );
}
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	3724      	adds	r7, #36	@ 0x24
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f94:	4770      	bx	lr
	...

08000f98 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b082      	sub	sp, #8
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	3b01      	subs	r3, #1
 8000fa4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000fa8:	d301      	bcc.n	8000fae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000faa:	2301      	movs	r3, #1
 8000fac:	e00f      	b.n	8000fce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fae:	4a0a      	ldr	r2, [pc, #40]	@ (8000fd8 <SysTick_Config+0x40>)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	3b01      	subs	r3, #1
 8000fb4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fb6:	210f      	movs	r1, #15
 8000fb8:	f04f 30ff 	mov.w	r0, #4294967295
 8000fbc:	f7ff ff8e 	bl	8000edc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fc0:	4b05      	ldr	r3, [pc, #20]	@ (8000fd8 <SysTick_Config+0x40>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fc6:	4b04      	ldr	r3, [pc, #16]	@ (8000fd8 <SysTick_Config+0x40>)
 8000fc8:	2207      	movs	r2, #7
 8000fca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fcc:	2300      	movs	r3, #0
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	3708      	adds	r7, #8
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	e000e010 	.word	0xe000e010

08000fdc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b082      	sub	sp, #8
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fe4:	6878      	ldr	r0, [r7, #4]
 8000fe6:	f7ff ff29 	bl	8000e3c <__NVIC_SetPriorityGrouping>
}
 8000fea:	bf00      	nop
 8000fec:	3708      	adds	r7, #8
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}

08000ff2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ff2:	b580      	push	{r7, lr}
 8000ff4:	b086      	sub	sp, #24
 8000ff6:	af00      	add	r7, sp, #0
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	60b9      	str	r1, [r7, #8]
 8000ffc:	607a      	str	r2, [r7, #4]
 8000ffe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001000:	2300      	movs	r3, #0
 8001002:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001004:	f7ff ff3e 	bl	8000e84 <__NVIC_GetPriorityGrouping>
 8001008:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800100a:	687a      	ldr	r2, [r7, #4]
 800100c:	68b9      	ldr	r1, [r7, #8]
 800100e:	6978      	ldr	r0, [r7, #20]
 8001010:	f7ff ff8e 	bl	8000f30 <NVIC_EncodePriority>
 8001014:	4602      	mov	r2, r0
 8001016:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800101a:	4611      	mov	r1, r2
 800101c:	4618      	mov	r0, r3
 800101e:	f7ff ff5d 	bl	8000edc <__NVIC_SetPriority>
}
 8001022:	bf00      	nop
 8001024:	3718      	adds	r7, #24
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}

0800102a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800102a:	b580      	push	{r7, lr}
 800102c:	b082      	sub	sp, #8
 800102e:	af00      	add	r7, sp, #0
 8001030:	4603      	mov	r3, r0
 8001032:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001034:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001038:	4618      	mov	r0, r3
 800103a:	f7ff ff31 	bl	8000ea0 <__NVIC_EnableIRQ>
}
 800103e:	bf00      	nop
 8001040:	3708      	adds	r7, #8
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}

08001046 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001046:	b580      	push	{r7, lr}
 8001048:	b082      	sub	sp, #8
 800104a:	af00      	add	r7, sp, #0
 800104c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800104e:	6878      	ldr	r0, [r7, #4]
 8001050:	f7ff ffa2 	bl	8000f98 <SysTick_Config>
 8001054:	4603      	mov	r3, r0
}
 8001056:	4618      	mov	r0, r3
 8001058:	3708      	adds	r7, #8
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
	...

08001060 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001060:	b480      	push	{r7}
 8001062:	b089      	sub	sp, #36	@ 0x24
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
 8001068:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800106a:	2300      	movs	r3, #0
 800106c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800106e:	2300      	movs	r3, #0
 8001070:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001072:	2300      	movs	r3, #0
 8001074:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001076:	2300      	movs	r3, #0
 8001078:	61fb      	str	r3, [r7, #28]
 800107a:	e16b      	b.n	8001354 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800107c:	2201      	movs	r2, #1
 800107e:	69fb      	ldr	r3, [r7, #28]
 8001080:	fa02 f303 	lsl.w	r3, r2, r3
 8001084:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	697a      	ldr	r2, [r7, #20]
 800108c:	4013      	ands	r3, r2
 800108e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001090:	693a      	ldr	r2, [r7, #16]
 8001092:	697b      	ldr	r3, [r7, #20]
 8001094:	429a      	cmp	r2, r3
 8001096:	f040 815a 	bne.w	800134e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800109a:	683b      	ldr	r3, [r7, #0]
 800109c:	685b      	ldr	r3, [r3, #4]
 800109e:	f003 0303 	and.w	r3, r3, #3
 80010a2:	2b01      	cmp	r3, #1
 80010a4:	d005      	beq.n	80010b2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010a6:	683b      	ldr	r3, [r7, #0]
 80010a8:	685b      	ldr	r3, [r3, #4]
 80010aa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80010ae:	2b02      	cmp	r3, #2
 80010b0:	d130      	bne.n	8001114 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	689b      	ldr	r3, [r3, #8]
 80010b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80010b8:	69fb      	ldr	r3, [r7, #28]
 80010ba:	005b      	lsls	r3, r3, #1
 80010bc:	2203      	movs	r2, #3
 80010be:	fa02 f303 	lsl.w	r3, r2, r3
 80010c2:	43db      	mvns	r3, r3
 80010c4:	69ba      	ldr	r2, [r7, #24]
 80010c6:	4013      	ands	r3, r2
 80010c8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	68da      	ldr	r2, [r3, #12]
 80010ce:	69fb      	ldr	r3, [r7, #28]
 80010d0:	005b      	lsls	r3, r3, #1
 80010d2:	fa02 f303 	lsl.w	r3, r2, r3
 80010d6:	69ba      	ldr	r2, [r7, #24]
 80010d8:	4313      	orrs	r3, r2
 80010da:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	69ba      	ldr	r2, [r7, #24]
 80010e0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	685b      	ldr	r3, [r3, #4]
 80010e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80010e8:	2201      	movs	r2, #1
 80010ea:	69fb      	ldr	r3, [r7, #28]
 80010ec:	fa02 f303 	lsl.w	r3, r2, r3
 80010f0:	43db      	mvns	r3, r3
 80010f2:	69ba      	ldr	r2, [r7, #24]
 80010f4:	4013      	ands	r3, r2
 80010f6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	685b      	ldr	r3, [r3, #4]
 80010fc:	091b      	lsrs	r3, r3, #4
 80010fe:	f003 0201 	and.w	r2, r3, #1
 8001102:	69fb      	ldr	r3, [r7, #28]
 8001104:	fa02 f303 	lsl.w	r3, r2, r3
 8001108:	69ba      	ldr	r2, [r7, #24]
 800110a:	4313      	orrs	r3, r2
 800110c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	69ba      	ldr	r2, [r7, #24]
 8001112:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	685b      	ldr	r3, [r3, #4]
 8001118:	f003 0303 	and.w	r3, r3, #3
 800111c:	2b03      	cmp	r3, #3
 800111e:	d017      	beq.n	8001150 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	68db      	ldr	r3, [r3, #12]
 8001124:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001126:	69fb      	ldr	r3, [r7, #28]
 8001128:	005b      	lsls	r3, r3, #1
 800112a:	2203      	movs	r2, #3
 800112c:	fa02 f303 	lsl.w	r3, r2, r3
 8001130:	43db      	mvns	r3, r3
 8001132:	69ba      	ldr	r2, [r7, #24]
 8001134:	4013      	ands	r3, r2
 8001136:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	689a      	ldr	r2, [r3, #8]
 800113c:	69fb      	ldr	r3, [r7, #28]
 800113e:	005b      	lsls	r3, r3, #1
 8001140:	fa02 f303 	lsl.w	r3, r2, r3
 8001144:	69ba      	ldr	r2, [r7, #24]
 8001146:	4313      	orrs	r3, r2
 8001148:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	69ba      	ldr	r2, [r7, #24]
 800114e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001150:	683b      	ldr	r3, [r7, #0]
 8001152:	685b      	ldr	r3, [r3, #4]
 8001154:	f003 0303 	and.w	r3, r3, #3
 8001158:	2b02      	cmp	r3, #2
 800115a:	d123      	bne.n	80011a4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800115c:	69fb      	ldr	r3, [r7, #28]
 800115e:	08da      	lsrs	r2, r3, #3
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	3208      	adds	r2, #8
 8001164:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001168:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800116a:	69fb      	ldr	r3, [r7, #28]
 800116c:	f003 0307 	and.w	r3, r3, #7
 8001170:	009b      	lsls	r3, r3, #2
 8001172:	220f      	movs	r2, #15
 8001174:	fa02 f303 	lsl.w	r3, r2, r3
 8001178:	43db      	mvns	r3, r3
 800117a:	69ba      	ldr	r2, [r7, #24]
 800117c:	4013      	ands	r3, r2
 800117e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	691a      	ldr	r2, [r3, #16]
 8001184:	69fb      	ldr	r3, [r7, #28]
 8001186:	f003 0307 	and.w	r3, r3, #7
 800118a:	009b      	lsls	r3, r3, #2
 800118c:	fa02 f303 	lsl.w	r3, r2, r3
 8001190:	69ba      	ldr	r2, [r7, #24]
 8001192:	4313      	orrs	r3, r2
 8001194:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001196:	69fb      	ldr	r3, [r7, #28]
 8001198:	08da      	lsrs	r2, r3, #3
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	3208      	adds	r2, #8
 800119e:	69b9      	ldr	r1, [r7, #24]
 80011a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80011aa:	69fb      	ldr	r3, [r7, #28]
 80011ac:	005b      	lsls	r3, r3, #1
 80011ae:	2203      	movs	r2, #3
 80011b0:	fa02 f303 	lsl.w	r3, r2, r3
 80011b4:	43db      	mvns	r3, r3
 80011b6:	69ba      	ldr	r2, [r7, #24]
 80011b8:	4013      	ands	r3, r2
 80011ba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	685b      	ldr	r3, [r3, #4]
 80011c0:	f003 0203 	and.w	r2, r3, #3
 80011c4:	69fb      	ldr	r3, [r7, #28]
 80011c6:	005b      	lsls	r3, r3, #1
 80011c8:	fa02 f303 	lsl.w	r3, r2, r3
 80011cc:	69ba      	ldr	r2, [r7, #24]
 80011ce:	4313      	orrs	r3, r2
 80011d0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	69ba      	ldr	r2, [r7, #24]
 80011d6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80011d8:	683b      	ldr	r3, [r7, #0]
 80011da:	685b      	ldr	r3, [r3, #4]
 80011dc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	f000 80b4 	beq.w	800134e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011e6:	2300      	movs	r3, #0
 80011e8:	60fb      	str	r3, [r7, #12]
 80011ea:	4b60      	ldr	r3, [pc, #384]	@ (800136c <HAL_GPIO_Init+0x30c>)
 80011ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011ee:	4a5f      	ldr	r2, [pc, #380]	@ (800136c <HAL_GPIO_Init+0x30c>)
 80011f0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80011f6:	4b5d      	ldr	r3, [pc, #372]	@ (800136c <HAL_GPIO_Init+0x30c>)
 80011f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80011fe:	60fb      	str	r3, [r7, #12]
 8001200:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001202:	4a5b      	ldr	r2, [pc, #364]	@ (8001370 <HAL_GPIO_Init+0x310>)
 8001204:	69fb      	ldr	r3, [r7, #28]
 8001206:	089b      	lsrs	r3, r3, #2
 8001208:	3302      	adds	r3, #2
 800120a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800120e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001210:	69fb      	ldr	r3, [r7, #28]
 8001212:	f003 0303 	and.w	r3, r3, #3
 8001216:	009b      	lsls	r3, r3, #2
 8001218:	220f      	movs	r2, #15
 800121a:	fa02 f303 	lsl.w	r3, r2, r3
 800121e:	43db      	mvns	r3, r3
 8001220:	69ba      	ldr	r2, [r7, #24]
 8001222:	4013      	ands	r3, r2
 8001224:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	4a52      	ldr	r2, [pc, #328]	@ (8001374 <HAL_GPIO_Init+0x314>)
 800122a:	4293      	cmp	r3, r2
 800122c:	d02b      	beq.n	8001286 <HAL_GPIO_Init+0x226>
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	4a51      	ldr	r2, [pc, #324]	@ (8001378 <HAL_GPIO_Init+0x318>)
 8001232:	4293      	cmp	r3, r2
 8001234:	d025      	beq.n	8001282 <HAL_GPIO_Init+0x222>
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	4a50      	ldr	r2, [pc, #320]	@ (800137c <HAL_GPIO_Init+0x31c>)
 800123a:	4293      	cmp	r3, r2
 800123c:	d01f      	beq.n	800127e <HAL_GPIO_Init+0x21e>
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	4a4f      	ldr	r2, [pc, #316]	@ (8001380 <HAL_GPIO_Init+0x320>)
 8001242:	4293      	cmp	r3, r2
 8001244:	d019      	beq.n	800127a <HAL_GPIO_Init+0x21a>
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	4a4e      	ldr	r2, [pc, #312]	@ (8001384 <HAL_GPIO_Init+0x324>)
 800124a:	4293      	cmp	r3, r2
 800124c:	d013      	beq.n	8001276 <HAL_GPIO_Init+0x216>
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	4a4d      	ldr	r2, [pc, #308]	@ (8001388 <HAL_GPIO_Init+0x328>)
 8001252:	4293      	cmp	r3, r2
 8001254:	d00d      	beq.n	8001272 <HAL_GPIO_Init+0x212>
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	4a4c      	ldr	r2, [pc, #304]	@ (800138c <HAL_GPIO_Init+0x32c>)
 800125a:	4293      	cmp	r3, r2
 800125c:	d007      	beq.n	800126e <HAL_GPIO_Init+0x20e>
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	4a4b      	ldr	r2, [pc, #300]	@ (8001390 <HAL_GPIO_Init+0x330>)
 8001262:	4293      	cmp	r3, r2
 8001264:	d101      	bne.n	800126a <HAL_GPIO_Init+0x20a>
 8001266:	2307      	movs	r3, #7
 8001268:	e00e      	b.n	8001288 <HAL_GPIO_Init+0x228>
 800126a:	2308      	movs	r3, #8
 800126c:	e00c      	b.n	8001288 <HAL_GPIO_Init+0x228>
 800126e:	2306      	movs	r3, #6
 8001270:	e00a      	b.n	8001288 <HAL_GPIO_Init+0x228>
 8001272:	2305      	movs	r3, #5
 8001274:	e008      	b.n	8001288 <HAL_GPIO_Init+0x228>
 8001276:	2304      	movs	r3, #4
 8001278:	e006      	b.n	8001288 <HAL_GPIO_Init+0x228>
 800127a:	2303      	movs	r3, #3
 800127c:	e004      	b.n	8001288 <HAL_GPIO_Init+0x228>
 800127e:	2302      	movs	r3, #2
 8001280:	e002      	b.n	8001288 <HAL_GPIO_Init+0x228>
 8001282:	2301      	movs	r3, #1
 8001284:	e000      	b.n	8001288 <HAL_GPIO_Init+0x228>
 8001286:	2300      	movs	r3, #0
 8001288:	69fa      	ldr	r2, [r7, #28]
 800128a:	f002 0203 	and.w	r2, r2, #3
 800128e:	0092      	lsls	r2, r2, #2
 8001290:	4093      	lsls	r3, r2
 8001292:	69ba      	ldr	r2, [r7, #24]
 8001294:	4313      	orrs	r3, r2
 8001296:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001298:	4935      	ldr	r1, [pc, #212]	@ (8001370 <HAL_GPIO_Init+0x310>)
 800129a:	69fb      	ldr	r3, [r7, #28]
 800129c:	089b      	lsrs	r3, r3, #2
 800129e:	3302      	adds	r3, #2
 80012a0:	69ba      	ldr	r2, [r7, #24]
 80012a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80012a6:	4b3b      	ldr	r3, [pc, #236]	@ (8001394 <HAL_GPIO_Init+0x334>)
 80012a8:	689b      	ldr	r3, [r3, #8]
 80012aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012ac:	693b      	ldr	r3, [r7, #16]
 80012ae:	43db      	mvns	r3, r3
 80012b0:	69ba      	ldr	r2, [r7, #24]
 80012b2:	4013      	ands	r3, r2
 80012b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80012b6:	683b      	ldr	r3, [r7, #0]
 80012b8:	685b      	ldr	r3, [r3, #4]
 80012ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d003      	beq.n	80012ca <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80012c2:	69ba      	ldr	r2, [r7, #24]
 80012c4:	693b      	ldr	r3, [r7, #16]
 80012c6:	4313      	orrs	r3, r2
 80012c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80012ca:	4a32      	ldr	r2, [pc, #200]	@ (8001394 <HAL_GPIO_Init+0x334>)
 80012cc:	69bb      	ldr	r3, [r7, #24]
 80012ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80012d0:	4b30      	ldr	r3, [pc, #192]	@ (8001394 <HAL_GPIO_Init+0x334>)
 80012d2:	68db      	ldr	r3, [r3, #12]
 80012d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012d6:	693b      	ldr	r3, [r7, #16]
 80012d8:	43db      	mvns	r3, r3
 80012da:	69ba      	ldr	r2, [r7, #24]
 80012dc:	4013      	ands	r3, r2
 80012de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	685b      	ldr	r3, [r3, #4]
 80012e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d003      	beq.n	80012f4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80012ec:	69ba      	ldr	r2, [r7, #24]
 80012ee:	693b      	ldr	r3, [r7, #16]
 80012f0:	4313      	orrs	r3, r2
 80012f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80012f4:	4a27      	ldr	r2, [pc, #156]	@ (8001394 <HAL_GPIO_Init+0x334>)
 80012f6:	69bb      	ldr	r3, [r7, #24]
 80012f8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80012fa:	4b26      	ldr	r3, [pc, #152]	@ (8001394 <HAL_GPIO_Init+0x334>)
 80012fc:	685b      	ldr	r3, [r3, #4]
 80012fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001300:	693b      	ldr	r3, [r7, #16]
 8001302:	43db      	mvns	r3, r3
 8001304:	69ba      	ldr	r2, [r7, #24]
 8001306:	4013      	ands	r3, r2
 8001308:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800130a:	683b      	ldr	r3, [r7, #0]
 800130c:	685b      	ldr	r3, [r3, #4]
 800130e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001312:	2b00      	cmp	r3, #0
 8001314:	d003      	beq.n	800131e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001316:	69ba      	ldr	r2, [r7, #24]
 8001318:	693b      	ldr	r3, [r7, #16]
 800131a:	4313      	orrs	r3, r2
 800131c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800131e:	4a1d      	ldr	r2, [pc, #116]	@ (8001394 <HAL_GPIO_Init+0x334>)
 8001320:	69bb      	ldr	r3, [r7, #24]
 8001322:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001324:	4b1b      	ldr	r3, [pc, #108]	@ (8001394 <HAL_GPIO_Init+0x334>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800132a:	693b      	ldr	r3, [r7, #16]
 800132c:	43db      	mvns	r3, r3
 800132e:	69ba      	ldr	r2, [r7, #24]
 8001330:	4013      	ands	r3, r2
 8001332:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800133c:	2b00      	cmp	r3, #0
 800133e:	d003      	beq.n	8001348 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001340:	69ba      	ldr	r2, [r7, #24]
 8001342:	693b      	ldr	r3, [r7, #16]
 8001344:	4313      	orrs	r3, r2
 8001346:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001348:	4a12      	ldr	r2, [pc, #72]	@ (8001394 <HAL_GPIO_Init+0x334>)
 800134a:	69bb      	ldr	r3, [r7, #24]
 800134c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800134e:	69fb      	ldr	r3, [r7, #28]
 8001350:	3301      	adds	r3, #1
 8001352:	61fb      	str	r3, [r7, #28]
 8001354:	69fb      	ldr	r3, [r7, #28]
 8001356:	2b0f      	cmp	r3, #15
 8001358:	f67f ae90 	bls.w	800107c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800135c:	bf00      	nop
 800135e:	bf00      	nop
 8001360:	3724      	adds	r7, #36	@ 0x24
 8001362:	46bd      	mov	sp, r7
 8001364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001368:	4770      	bx	lr
 800136a:	bf00      	nop
 800136c:	40023800 	.word	0x40023800
 8001370:	40013800 	.word	0x40013800
 8001374:	40020000 	.word	0x40020000
 8001378:	40020400 	.word	0x40020400
 800137c:	40020800 	.word	0x40020800
 8001380:	40020c00 	.word	0x40020c00
 8001384:	40021000 	.word	0x40021000
 8001388:	40021400 	.word	0x40021400
 800138c:	40021800 	.word	0x40021800
 8001390:	40021c00 	.word	0x40021c00
 8001394:	40013c00 	.word	0x40013c00

08001398 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001398:	b480      	push	{r7}
 800139a:	b085      	sub	sp, #20
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
 80013a0:	460b      	mov	r3, r1
 80013a2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	691a      	ldr	r2, [r3, #16]
 80013a8:	887b      	ldrh	r3, [r7, #2]
 80013aa:	4013      	ands	r3, r2
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d002      	beq.n	80013b6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80013b0:	2301      	movs	r3, #1
 80013b2:	73fb      	strb	r3, [r7, #15]
 80013b4:	e001      	b.n	80013ba <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80013b6:	2300      	movs	r3, #0
 80013b8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80013ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80013bc:	4618      	mov	r0, r3
 80013be:	3714      	adds	r7, #20
 80013c0:	46bd      	mov	sp, r7
 80013c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c6:	4770      	bx	lr

080013c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013c8:	b480      	push	{r7}
 80013ca:	b083      	sub	sp, #12
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
 80013d0:	460b      	mov	r3, r1
 80013d2:	807b      	strh	r3, [r7, #2]
 80013d4:	4613      	mov	r3, r2
 80013d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80013d8:	787b      	ldrb	r3, [r7, #1]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d003      	beq.n	80013e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80013de:	887a      	ldrh	r2, [r7, #2]
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80013e4:	e003      	b.n	80013ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80013e6:	887b      	ldrh	r3, [r7, #2]
 80013e8:	041a      	lsls	r2, r3, #16
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	619a      	str	r2, [r3, #24]
}
 80013ee:	bf00      	nop
 80013f0:	370c      	adds	r7, #12
 80013f2:	46bd      	mov	sp, r7
 80013f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f8:	4770      	bx	lr

080013fa <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80013fa:	b480      	push	{r7}
 80013fc:	b085      	sub	sp, #20
 80013fe:	af00      	add	r7, sp, #0
 8001400:	6078      	str	r0, [r7, #4]
 8001402:	460b      	mov	r3, r1
 8001404:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	695b      	ldr	r3, [r3, #20]
 800140a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800140c:	887a      	ldrh	r2, [r7, #2]
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	4013      	ands	r3, r2
 8001412:	041a      	lsls	r2, r3, #16
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	43d9      	mvns	r1, r3
 8001418:	887b      	ldrh	r3, [r7, #2]
 800141a:	400b      	ands	r3, r1
 800141c:	431a      	orrs	r2, r3
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	619a      	str	r2, [r3, #24]
}
 8001422:	bf00      	nop
 8001424:	3714      	adds	r7, #20
 8001426:	46bd      	mov	sp, r7
 8001428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142c:	4770      	bx	lr

0800142e <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 800142e:	b580      	push	{r7, lr}
 8001430:	b086      	sub	sp, #24
 8001432:	af02      	add	r7, sp, #8
 8001434:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	2b00      	cmp	r3, #0
 800143a:	d101      	bne.n	8001440 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 800143c:	2301      	movs	r3, #1
 800143e:	e059      	b.n	80014f4 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 800144c:	b2db      	uxtb	r3, r3
 800144e:	2b00      	cmp	r3, #0
 8001450:	d106      	bne.n	8001460 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	2200      	movs	r2, #0
 8001456:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 800145a:	6878      	ldr	r0, [r7, #4]
 800145c:	f005 ff46 	bl	80072ec <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	2203      	movs	r2, #3
 8001464:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800146e:	d102      	bne.n	8001476 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	2200      	movs	r2, #0
 8001474:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	4618      	mov	r0, r3
 800147c:	f003 fd98 	bl	8004fb0 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	6818      	ldr	r0, [r3, #0]
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	7c1a      	ldrb	r2, [r3, #16]
 8001488:	f88d 2000 	strb.w	r2, [sp]
 800148c:	3304      	adds	r3, #4
 800148e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001490:	f003 fd19 	bl	8004ec6 <USB_CoreInit>
 8001494:	4603      	mov	r3, r0
 8001496:	2b00      	cmp	r3, #0
 8001498:	d005      	beq.n	80014a6 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	2202      	movs	r2, #2
 800149e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80014a2:	2301      	movs	r3, #1
 80014a4:	e026      	b.n	80014f4 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	2101      	movs	r1, #1
 80014ac:	4618      	mov	r0, r3
 80014ae:	f003 fd90 	bl	8004fd2 <USB_SetCurrentMode>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d005      	beq.n	80014c4 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	2202      	movs	r2, #2
 80014bc:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80014c0:	2301      	movs	r3, #1
 80014c2:	e017      	b.n	80014f4 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	6818      	ldr	r0, [r3, #0]
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	7c1a      	ldrb	r2, [r3, #16]
 80014cc:	f88d 2000 	strb.w	r2, [sp]
 80014d0:	3304      	adds	r3, #4
 80014d2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80014d4:	f003 ff32 	bl	800533c <USB_HostInit>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d005      	beq.n	80014ea <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	2202      	movs	r2, #2
 80014e2:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80014e6:	2301      	movs	r3, #1
 80014e8:	e004      	b.n	80014f4 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	2201      	movs	r2, #1
 80014ee:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 80014f2:	2300      	movs	r3, #0
}
 80014f4:	4618      	mov	r0, r3
 80014f6:	3710      	adds	r7, #16
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd80      	pop	{r7, pc}

080014fc <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80014fc:	b590      	push	{r4, r7, lr}
 80014fe:	b08b      	sub	sp, #44	@ 0x2c
 8001500:	af04      	add	r7, sp, #16
 8001502:	6078      	str	r0, [r7, #4]
 8001504:	4608      	mov	r0, r1
 8001506:	4611      	mov	r1, r2
 8001508:	461a      	mov	r2, r3
 800150a:	4603      	mov	r3, r0
 800150c:	70fb      	strb	r3, [r7, #3]
 800150e:	460b      	mov	r3, r1
 8001510:	70bb      	strb	r3, [r7, #2]
 8001512:	4613      	mov	r3, r2
 8001514:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8001516:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001518:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001520:	2b01      	cmp	r3, #1
 8001522:	d101      	bne.n	8001528 <HAL_HCD_HC_Init+0x2c>
 8001524:	2302      	movs	r3, #2
 8001526:	e09d      	b.n	8001664 <HAL_HCD_HC_Init+0x168>
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	2201      	movs	r2, #1
 800152c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8001530:	78fa      	ldrb	r2, [r7, #3]
 8001532:	6879      	ldr	r1, [r7, #4]
 8001534:	4613      	mov	r3, r2
 8001536:	011b      	lsls	r3, r3, #4
 8001538:	1a9b      	subs	r3, r3, r2
 800153a:	009b      	lsls	r3, r3, #2
 800153c:	440b      	add	r3, r1
 800153e:	3319      	adds	r3, #25
 8001540:	2200      	movs	r2, #0
 8001542:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8001544:	78fa      	ldrb	r2, [r7, #3]
 8001546:	6879      	ldr	r1, [r7, #4]
 8001548:	4613      	mov	r3, r2
 800154a:	011b      	lsls	r3, r3, #4
 800154c:	1a9b      	subs	r3, r3, r2
 800154e:	009b      	lsls	r3, r3, #2
 8001550:	440b      	add	r3, r1
 8001552:	3314      	adds	r3, #20
 8001554:	787a      	ldrb	r2, [r7, #1]
 8001556:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001558:	78fa      	ldrb	r2, [r7, #3]
 800155a:	6879      	ldr	r1, [r7, #4]
 800155c:	4613      	mov	r3, r2
 800155e:	011b      	lsls	r3, r3, #4
 8001560:	1a9b      	subs	r3, r3, r2
 8001562:	009b      	lsls	r3, r3, #2
 8001564:	440b      	add	r3, r1
 8001566:	3315      	adds	r3, #21
 8001568:	78fa      	ldrb	r2, [r7, #3]
 800156a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 800156c:	78fa      	ldrb	r2, [r7, #3]
 800156e:	6879      	ldr	r1, [r7, #4]
 8001570:	4613      	mov	r3, r2
 8001572:	011b      	lsls	r3, r3, #4
 8001574:	1a9b      	subs	r3, r3, r2
 8001576:	009b      	lsls	r3, r3, #2
 8001578:	440b      	add	r3, r1
 800157a:	3326      	adds	r3, #38	@ 0x26
 800157c:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8001580:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8001582:	78fa      	ldrb	r2, [r7, #3]
 8001584:	78bb      	ldrb	r3, [r7, #2]
 8001586:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800158a:	b2d8      	uxtb	r0, r3
 800158c:	6879      	ldr	r1, [r7, #4]
 800158e:	4613      	mov	r3, r2
 8001590:	011b      	lsls	r3, r3, #4
 8001592:	1a9b      	subs	r3, r3, r2
 8001594:	009b      	lsls	r3, r3, #2
 8001596:	440b      	add	r3, r1
 8001598:	3316      	adds	r3, #22
 800159a:	4602      	mov	r2, r0
 800159c:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 800159e:	78fb      	ldrb	r3, [r7, #3]
 80015a0:	4619      	mov	r1, r3
 80015a2:	6878      	ldr	r0, [r7, #4]
 80015a4:	f000 fbac 	bl	8001d00 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 80015a8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	da0a      	bge.n	80015c6 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80015b0:	78fa      	ldrb	r2, [r7, #3]
 80015b2:	6879      	ldr	r1, [r7, #4]
 80015b4:	4613      	mov	r3, r2
 80015b6:	011b      	lsls	r3, r3, #4
 80015b8:	1a9b      	subs	r3, r3, r2
 80015ba:	009b      	lsls	r3, r3, #2
 80015bc:	440b      	add	r3, r1
 80015be:	3317      	adds	r3, #23
 80015c0:	2201      	movs	r2, #1
 80015c2:	701a      	strb	r2, [r3, #0]
 80015c4:	e009      	b.n	80015da <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80015c6:	78fa      	ldrb	r2, [r7, #3]
 80015c8:	6879      	ldr	r1, [r7, #4]
 80015ca:	4613      	mov	r3, r2
 80015cc:	011b      	lsls	r3, r3, #4
 80015ce:	1a9b      	subs	r3, r3, r2
 80015d0:	009b      	lsls	r3, r3, #2
 80015d2:	440b      	add	r3, r1
 80015d4:	3317      	adds	r3, #23
 80015d6:	2200      	movs	r2, #0
 80015d8:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	4618      	mov	r0, r3
 80015e0:	f003 ffe6 	bl	80055b0 <USB_GetHostSpeed>
 80015e4:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 80015e6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80015ea:	2b01      	cmp	r3, #1
 80015ec:	d10b      	bne.n	8001606 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 80015ee:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80015f2:	2b01      	cmp	r3, #1
 80015f4:	d107      	bne.n	8001606 <HAL_HCD_HC_Init+0x10a>
 80015f6:	693b      	ldr	r3, [r7, #16]
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d104      	bne.n	8001606 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 80015fc:	697b      	ldr	r3, [r7, #20]
 80015fe:	2bbc      	cmp	r3, #188	@ 0xbc
 8001600:	d901      	bls.n	8001606 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8001602:	23bc      	movs	r3, #188	@ 0xbc
 8001604:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8001606:	78fa      	ldrb	r2, [r7, #3]
 8001608:	6879      	ldr	r1, [r7, #4]
 800160a:	4613      	mov	r3, r2
 800160c:	011b      	lsls	r3, r3, #4
 800160e:	1a9b      	subs	r3, r3, r2
 8001610:	009b      	lsls	r3, r3, #2
 8001612:	440b      	add	r3, r1
 8001614:	3318      	adds	r3, #24
 8001616:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800161a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 800161c:	78fa      	ldrb	r2, [r7, #3]
 800161e:	697b      	ldr	r3, [r7, #20]
 8001620:	b298      	uxth	r0, r3
 8001622:	6879      	ldr	r1, [r7, #4]
 8001624:	4613      	mov	r3, r2
 8001626:	011b      	lsls	r3, r3, #4
 8001628:	1a9b      	subs	r3, r3, r2
 800162a:	009b      	lsls	r3, r3, #2
 800162c:	440b      	add	r3, r1
 800162e:	3328      	adds	r3, #40	@ 0x28
 8001630:	4602      	mov	r2, r0
 8001632:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	6818      	ldr	r0, [r3, #0]
 8001638:	697b      	ldr	r3, [r7, #20]
 800163a:	b29b      	uxth	r3, r3
 800163c:	787c      	ldrb	r4, [r7, #1]
 800163e:	78ba      	ldrb	r2, [r7, #2]
 8001640:	78f9      	ldrb	r1, [r7, #3]
 8001642:	9302      	str	r3, [sp, #8]
 8001644:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001648:	9301      	str	r3, [sp, #4]
 800164a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800164e:	9300      	str	r3, [sp, #0]
 8001650:	4623      	mov	r3, r4
 8001652:	f003 ffd5 	bl	8005600 <USB_HC_Init>
 8001656:	4603      	mov	r3, r0
 8001658:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	2200      	movs	r2, #0
 800165e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8001662:	7bfb      	ldrb	r3, [r7, #15]
}
 8001664:	4618      	mov	r0, r3
 8001666:	371c      	adds	r7, #28
 8001668:	46bd      	mov	sp, r7
 800166a:	bd90      	pop	{r4, r7, pc}

0800166c <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b084      	sub	sp, #16
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
 8001674:	460b      	mov	r3, r1
 8001676:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8001678:	2300      	movs	r3, #0
 800167a:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001682:	2b01      	cmp	r3, #1
 8001684:	d101      	bne.n	800168a <HAL_HCD_HC_Halt+0x1e>
 8001686:	2302      	movs	r3, #2
 8001688:	e00f      	b.n	80016aa <HAL_HCD_HC_Halt+0x3e>
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	2201      	movs	r2, #1
 800168e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	78fa      	ldrb	r2, [r7, #3]
 8001698:	4611      	mov	r1, r2
 800169a:	4618      	mov	r0, r3
 800169c:	f004 fb67 	bl	8005d6e <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	2200      	movs	r2, #0
 80016a4:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 80016a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	3710      	adds	r7, #16
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}
	...

080016b4 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b082      	sub	sp, #8
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
 80016bc:	4608      	mov	r0, r1
 80016be:	4611      	mov	r1, r2
 80016c0:	461a      	mov	r2, r3
 80016c2:	4603      	mov	r3, r0
 80016c4:	70fb      	strb	r3, [r7, #3]
 80016c6:	460b      	mov	r3, r1
 80016c8:	70bb      	strb	r3, [r7, #2]
 80016ca:	4613      	mov	r3, r2
 80016cc:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80016ce:	78fa      	ldrb	r2, [r7, #3]
 80016d0:	6879      	ldr	r1, [r7, #4]
 80016d2:	4613      	mov	r3, r2
 80016d4:	011b      	lsls	r3, r3, #4
 80016d6:	1a9b      	subs	r3, r3, r2
 80016d8:	009b      	lsls	r3, r3, #2
 80016da:	440b      	add	r3, r1
 80016dc:	3317      	adds	r3, #23
 80016de:	78ba      	ldrb	r2, [r7, #2]
 80016e0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80016e2:	78fa      	ldrb	r2, [r7, #3]
 80016e4:	6879      	ldr	r1, [r7, #4]
 80016e6:	4613      	mov	r3, r2
 80016e8:	011b      	lsls	r3, r3, #4
 80016ea:	1a9b      	subs	r3, r3, r2
 80016ec:	009b      	lsls	r3, r3, #2
 80016ee:	440b      	add	r3, r1
 80016f0:	3326      	adds	r3, #38	@ 0x26
 80016f2:	787a      	ldrb	r2, [r7, #1]
 80016f4:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80016f6:	7c3b      	ldrb	r3, [r7, #16]
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d114      	bne.n	8001726 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80016fc:	78fa      	ldrb	r2, [r7, #3]
 80016fe:	6879      	ldr	r1, [r7, #4]
 8001700:	4613      	mov	r3, r2
 8001702:	011b      	lsls	r3, r3, #4
 8001704:	1a9b      	subs	r3, r3, r2
 8001706:	009b      	lsls	r3, r3, #2
 8001708:	440b      	add	r3, r1
 800170a:	332a      	adds	r3, #42	@ 0x2a
 800170c:	2203      	movs	r2, #3
 800170e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8001710:	78fa      	ldrb	r2, [r7, #3]
 8001712:	6879      	ldr	r1, [r7, #4]
 8001714:	4613      	mov	r3, r2
 8001716:	011b      	lsls	r3, r3, #4
 8001718:	1a9b      	subs	r3, r3, r2
 800171a:	009b      	lsls	r3, r3, #2
 800171c:	440b      	add	r3, r1
 800171e:	3319      	adds	r3, #25
 8001720:	7f3a      	ldrb	r2, [r7, #28]
 8001722:	701a      	strb	r2, [r3, #0]
 8001724:	e009      	b.n	800173a <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001726:	78fa      	ldrb	r2, [r7, #3]
 8001728:	6879      	ldr	r1, [r7, #4]
 800172a:	4613      	mov	r3, r2
 800172c:	011b      	lsls	r3, r3, #4
 800172e:	1a9b      	subs	r3, r3, r2
 8001730:	009b      	lsls	r3, r3, #2
 8001732:	440b      	add	r3, r1
 8001734:	332a      	adds	r3, #42	@ 0x2a
 8001736:	2202      	movs	r2, #2
 8001738:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 800173a:	787b      	ldrb	r3, [r7, #1]
 800173c:	2b03      	cmp	r3, #3
 800173e:	f200 8102 	bhi.w	8001946 <HAL_HCD_HC_SubmitRequest+0x292>
 8001742:	a201      	add	r2, pc, #4	@ (adr r2, 8001748 <HAL_HCD_HC_SubmitRequest+0x94>)
 8001744:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001748:	08001759 	.word	0x08001759
 800174c:	08001931 	.word	0x08001931
 8001750:	0800181d 	.word	0x0800181d
 8001754:	080018a7 	.word	0x080018a7
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8001758:	7c3b      	ldrb	r3, [r7, #16]
 800175a:	2b01      	cmp	r3, #1
 800175c:	f040 80f5 	bne.w	800194a <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8001760:	78bb      	ldrb	r3, [r7, #2]
 8001762:	2b00      	cmp	r3, #0
 8001764:	d12d      	bne.n	80017c2 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8001766:	8b3b      	ldrh	r3, [r7, #24]
 8001768:	2b00      	cmp	r3, #0
 800176a:	d109      	bne.n	8001780 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 800176c:	78fa      	ldrb	r2, [r7, #3]
 800176e:	6879      	ldr	r1, [r7, #4]
 8001770:	4613      	mov	r3, r2
 8001772:	011b      	lsls	r3, r3, #4
 8001774:	1a9b      	subs	r3, r3, r2
 8001776:	009b      	lsls	r3, r3, #2
 8001778:	440b      	add	r3, r1
 800177a:	333d      	adds	r3, #61	@ 0x3d
 800177c:	2201      	movs	r2, #1
 800177e:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8001780:	78fa      	ldrb	r2, [r7, #3]
 8001782:	6879      	ldr	r1, [r7, #4]
 8001784:	4613      	mov	r3, r2
 8001786:	011b      	lsls	r3, r3, #4
 8001788:	1a9b      	subs	r3, r3, r2
 800178a:	009b      	lsls	r3, r3, #2
 800178c:	440b      	add	r3, r1
 800178e:	333d      	adds	r3, #61	@ 0x3d
 8001790:	781b      	ldrb	r3, [r3, #0]
 8001792:	2b00      	cmp	r3, #0
 8001794:	d10a      	bne.n	80017ac <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001796:	78fa      	ldrb	r2, [r7, #3]
 8001798:	6879      	ldr	r1, [r7, #4]
 800179a:	4613      	mov	r3, r2
 800179c:	011b      	lsls	r3, r3, #4
 800179e:	1a9b      	subs	r3, r3, r2
 80017a0:	009b      	lsls	r3, r3, #2
 80017a2:	440b      	add	r3, r1
 80017a4:	332a      	adds	r3, #42	@ 0x2a
 80017a6:	2200      	movs	r2, #0
 80017a8:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 80017aa:	e0ce      	b.n	800194a <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80017ac:	78fa      	ldrb	r2, [r7, #3]
 80017ae:	6879      	ldr	r1, [r7, #4]
 80017b0:	4613      	mov	r3, r2
 80017b2:	011b      	lsls	r3, r3, #4
 80017b4:	1a9b      	subs	r3, r3, r2
 80017b6:	009b      	lsls	r3, r3, #2
 80017b8:	440b      	add	r3, r1
 80017ba:	332a      	adds	r3, #42	@ 0x2a
 80017bc:	2202      	movs	r2, #2
 80017be:	701a      	strb	r2, [r3, #0]
      break;
 80017c0:	e0c3      	b.n	800194a <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 80017c2:	78fa      	ldrb	r2, [r7, #3]
 80017c4:	6879      	ldr	r1, [r7, #4]
 80017c6:	4613      	mov	r3, r2
 80017c8:	011b      	lsls	r3, r3, #4
 80017ca:	1a9b      	subs	r3, r3, r2
 80017cc:	009b      	lsls	r3, r3, #2
 80017ce:	440b      	add	r3, r1
 80017d0:	331a      	adds	r3, #26
 80017d2:	781b      	ldrb	r3, [r3, #0]
 80017d4:	2b01      	cmp	r3, #1
 80017d6:	f040 80b8 	bne.w	800194a <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 80017da:	78fa      	ldrb	r2, [r7, #3]
 80017dc:	6879      	ldr	r1, [r7, #4]
 80017de:	4613      	mov	r3, r2
 80017e0:	011b      	lsls	r3, r3, #4
 80017e2:	1a9b      	subs	r3, r3, r2
 80017e4:	009b      	lsls	r3, r3, #2
 80017e6:	440b      	add	r3, r1
 80017e8:	333c      	adds	r3, #60	@ 0x3c
 80017ea:	781b      	ldrb	r3, [r3, #0]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d10a      	bne.n	8001806 <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80017f0:	78fa      	ldrb	r2, [r7, #3]
 80017f2:	6879      	ldr	r1, [r7, #4]
 80017f4:	4613      	mov	r3, r2
 80017f6:	011b      	lsls	r3, r3, #4
 80017f8:	1a9b      	subs	r3, r3, r2
 80017fa:	009b      	lsls	r3, r3, #2
 80017fc:	440b      	add	r3, r1
 80017fe:	332a      	adds	r3, #42	@ 0x2a
 8001800:	2200      	movs	r2, #0
 8001802:	701a      	strb	r2, [r3, #0]
      break;
 8001804:	e0a1      	b.n	800194a <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001806:	78fa      	ldrb	r2, [r7, #3]
 8001808:	6879      	ldr	r1, [r7, #4]
 800180a:	4613      	mov	r3, r2
 800180c:	011b      	lsls	r3, r3, #4
 800180e:	1a9b      	subs	r3, r3, r2
 8001810:	009b      	lsls	r3, r3, #2
 8001812:	440b      	add	r3, r1
 8001814:	332a      	adds	r3, #42	@ 0x2a
 8001816:	2202      	movs	r2, #2
 8001818:	701a      	strb	r2, [r3, #0]
      break;
 800181a:	e096      	b.n	800194a <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 800181c:	78bb      	ldrb	r3, [r7, #2]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d120      	bne.n	8001864 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001822:	78fa      	ldrb	r2, [r7, #3]
 8001824:	6879      	ldr	r1, [r7, #4]
 8001826:	4613      	mov	r3, r2
 8001828:	011b      	lsls	r3, r3, #4
 800182a:	1a9b      	subs	r3, r3, r2
 800182c:	009b      	lsls	r3, r3, #2
 800182e:	440b      	add	r3, r1
 8001830:	333d      	adds	r3, #61	@ 0x3d
 8001832:	781b      	ldrb	r3, [r3, #0]
 8001834:	2b00      	cmp	r3, #0
 8001836:	d10a      	bne.n	800184e <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001838:	78fa      	ldrb	r2, [r7, #3]
 800183a:	6879      	ldr	r1, [r7, #4]
 800183c:	4613      	mov	r3, r2
 800183e:	011b      	lsls	r3, r3, #4
 8001840:	1a9b      	subs	r3, r3, r2
 8001842:	009b      	lsls	r3, r3, #2
 8001844:	440b      	add	r3, r1
 8001846:	332a      	adds	r3, #42	@ 0x2a
 8001848:	2200      	movs	r2, #0
 800184a:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 800184c:	e07e      	b.n	800194c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800184e:	78fa      	ldrb	r2, [r7, #3]
 8001850:	6879      	ldr	r1, [r7, #4]
 8001852:	4613      	mov	r3, r2
 8001854:	011b      	lsls	r3, r3, #4
 8001856:	1a9b      	subs	r3, r3, r2
 8001858:	009b      	lsls	r3, r3, #2
 800185a:	440b      	add	r3, r1
 800185c:	332a      	adds	r3, #42	@ 0x2a
 800185e:	2202      	movs	r2, #2
 8001860:	701a      	strb	r2, [r3, #0]
      break;
 8001862:	e073      	b.n	800194c <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001864:	78fa      	ldrb	r2, [r7, #3]
 8001866:	6879      	ldr	r1, [r7, #4]
 8001868:	4613      	mov	r3, r2
 800186a:	011b      	lsls	r3, r3, #4
 800186c:	1a9b      	subs	r3, r3, r2
 800186e:	009b      	lsls	r3, r3, #2
 8001870:	440b      	add	r3, r1
 8001872:	333c      	adds	r3, #60	@ 0x3c
 8001874:	781b      	ldrb	r3, [r3, #0]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d10a      	bne.n	8001890 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800187a:	78fa      	ldrb	r2, [r7, #3]
 800187c:	6879      	ldr	r1, [r7, #4]
 800187e:	4613      	mov	r3, r2
 8001880:	011b      	lsls	r3, r3, #4
 8001882:	1a9b      	subs	r3, r3, r2
 8001884:	009b      	lsls	r3, r3, #2
 8001886:	440b      	add	r3, r1
 8001888:	332a      	adds	r3, #42	@ 0x2a
 800188a:	2200      	movs	r2, #0
 800188c:	701a      	strb	r2, [r3, #0]
      break;
 800188e:	e05d      	b.n	800194c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001890:	78fa      	ldrb	r2, [r7, #3]
 8001892:	6879      	ldr	r1, [r7, #4]
 8001894:	4613      	mov	r3, r2
 8001896:	011b      	lsls	r3, r3, #4
 8001898:	1a9b      	subs	r3, r3, r2
 800189a:	009b      	lsls	r3, r3, #2
 800189c:	440b      	add	r3, r1
 800189e:	332a      	adds	r3, #42	@ 0x2a
 80018a0:	2202      	movs	r2, #2
 80018a2:	701a      	strb	r2, [r3, #0]
      break;
 80018a4:	e052      	b.n	800194c <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 80018a6:	78bb      	ldrb	r3, [r7, #2]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d120      	bne.n	80018ee <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80018ac:	78fa      	ldrb	r2, [r7, #3]
 80018ae:	6879      	ldr	r1, [r7, #4]
 80018b0:	4613      	mov	r3, r2
 80018b2:	011b      	lsls	r3, r3, #4
 80018b4:	1a9b      	subs	r3, r3, r2
 80018b6:	009b      	lsls	r3, r3, #2
 80018b8:	440b      	add	r3, r1
 80018ba:	333d      	adds	r3, #61	@ 0x3d
 80018bc:	781b      	ldrb	r3, [r3, #0]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d10a      	bne.n	80018d8 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80018c2:	78fa      	ldrb	r2, [r7, #3]
 80018c4:	6879      	ldr	r1, [r7, #4]
 80018c6:	4613      	mov	r3, r2
 80018c8:	011b      	lsls	r3, r3, #4
 80018ca:	1a9b      	subs	r3, r3, r2
 80018cc:	009b      	lsls	r3, r3, #2
 80018ce:	440b      	add	r3, r1
 80018d0:	332a      	adds	r3, #42	@ 0x2a
 80018d2:	2200      	movs	r2, #0
 80018d4:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80018d6:	e039      	b.n	800194c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80018d8:	78fa      	ldrb	r2, [r7, #3]
 80018da:	6879      	ldr	r1, [r7, #4]
 80018dc:	4613      	mov	r3, r2
 80018de:	011b      	lsls	r3, r3, #4
 80018e0:	1a9b      	subs	r3, r3, r2
 80018e2:	009b      	lsls	r3, r3, #2
 80018e4:	440b      	add	r3, r1
 80018e6:	332a      	adds	r3, #42	@ 0x2a
 80018e8:	2202      	movs	r2, #2
 80018ea:	701a      	strb	r2, [r3, #0]
      break;
 80018ec:	e02e      	b.n	800194c <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80018ee:	78fa      	ldrb	r2, [r7, #3]
 80018f0:	6879      	ldr	r1, [r7, #4]
 80018f2:	4613      	mov	r3, r2
 80018f4:	011b      	lsls	r3, r3, #4
 80018f6:	1a9b      	subs	r3, r3, r2
 80018f8:	009b      	lsls	r3, r3, #2
 80018fa:	440b      	add	r3, r1
 80018fc:	333c      	adds	r3, #60	@ 0x3c
 80018fe:	781b      	ldrb	r3, [r3, #0]
 8001900:	2b00      	cmp	r3, #0
 8001902:	d10a      	bne.n	800191a <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001904:	78fa      	ldrb	r2, [r7, #3]
 8001906:	6879      	ldr	r1, [r7, #4]
 8001908:	4613      	mov	r3, r2
 800190a:	011b      	lsls	r3, r3, #4
 800190c:	1a9b      	subs	r3, r3, r2
 800190e:	009b      	lsls	r3, r3, #2
 8001910:	440b      	add	r3, r1
 8001912:	332a      	adds	r3, #42	@ 0x2a
 8001914:	2200      	movs	r2, #0
 8001916:	701a      	strb	r2, [r3, #0]
      break;
 8001918:	e018      	b.n	800194c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800191a:	78fa      	ldrb	r2, [r7, #3]
 800191c:	6879      	ldr	r1, [r7, #4]
 800191e:	4613      	mov	r3, r2
 8001920:	011b      	lsls	r3, r3, #4
 8001922:	1a9b      	subs	r3, r3, r2
 8001924:	009b      	lsls	r3, r3, #2
 8001926:	440b      	add	r3, r1
 8001928:	332a      	adds	r3, #42	@ 0x2a
 800192a:	2202      	movs	r2, #2
 800192c:	701a      	strb	r2, [r3, #0]
      break;
 800192e:	e00d      	b.n	800194c <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001930:	78fa      	ldrb	r2, [r7, #3]
 8001932:	6879      	ldr	r1, [r7, #4]
 8001934:	4613      	mov	r3, r2
 8001936:	011b      	lsls	r3, r3, #4
 8001938:	1a9b      	subs	r3, r3, r2
 800193a:	009b      	lsls	r3, r3, #2
 800193c:	440b      	add	r3, r1
 800193e:	332a      	adds	r3, #42	@ 0x2a
 8001940:	2200      	movs	r2, #0
 8001942:	701a      	strb	r2, [r3, #0]
      break;
 8001944:	e002      	b.n	800194c <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8001946:	bf00      	nop
 8001948:	e000      	b.n	800194c <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 800194a:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 800194c:	78fa      	ldrb	r2, [r7, #3]
 800194e:	6879      	ldr	r1, [r7, #4]
 8001950:	4613      	mov	r3, r2
 8001952:	011b      	lsls	r3, r3, #4
 8001954:	1a9b      	subs	r3, r3, r2
 8001956:	009b      	lsls	r3, r3, #2
 8001958:	440b      	add	r3, r1
 800195a:	332c      	adds	r3, #44	@ 0x2c
 800195c:	697a      	ldr	r2, [r7, #20]
 800195e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8001960:	78fa      	ldrb	r2, [r7, #3]
 8001962:	8b39      	ldrh	r1, [r7, #24]
 8001964:	6878      	ldr	r0, [r7, #4]
 8001966:	4613      	mov	r3, r2
 8001968:	011b      	lsls	r3, r3, #4
 800196a:	1a9b      	subs	r3, r3, r2
 800196c:	009b      	lsls	r3, r3, #2
 800196e:	4403      	add	r3, r0
 8001970:	3334      	adds	r3, #52	@ 0x34
 8001972:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8001974:	78fa      	ldrb	r2, [r7, #3]
 8001976:	6879      	ldr	r1, [r7, #4]
 8001978:	4613      	mov	r3, r2
 800197a:	011b      	lsls	r3, r3, #4
 800197c:	1a9b      	subs	r3, r3, r2
 800197e:	009b      	lsls	r3, r3, #2
 8001980:	440b      	add	r3, r1
 8001982:	334c      	adds	r3, #76	@ 0x4c
 8001984:	2200      	movs	r2, #0
 8001986:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8001988:	78fa      	ldrb	r2, [r7, #3]
 800198a:	6879      	ldr	r1, [r7, #4]
 800198c:	4613      	mov	r3, r2
 800198e:	011b      	lsls	r3, r3, #4
 8001990:	1a9b      	subs	r3, r3, r2
 8001992:	009b      	lsls	r3, r3, #2
 8001994:	440b      	add	r3, r1
 8001996:	3338      	adds	r3, #56	@ 0x38
 8001998:	2200      	movs	r2, #0
 800199a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800199c:	78fa      	ldrb	r2, [r7, #3]
 800199e:	6879      	ldr	r1, [r7, #4]
 80019a0:	4613      	mov	r3, r2
 80019a2:	011b      	lsls	r3, r3, #4
 80019a4:	1a9b      	subs	r3, r3, r2
 80019a6:	009b      	lsls	r3, r3, #2
 80019a8:	440b      	add	r3, r1
 80019aa:	3315      	adds	r3, #21
 80019ac:	78fa      	ldrb	r2, [r7, #3]
 80019ae:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80019b0:	78fa      	ldrb	r2, [r7, #3]
 80019b2:	6879      	ldr	r1, [r7, #4]
 80019b4:	4613      	mov	r3, r2
 80019b6:	011b      	lsls	r3, r3, #4
 80019b8:	1a9b      	subs	r3, r3, r2
 80019ba:	009b      	lsls	r3, r3, #2
 80019bc:	440b      	add	r3, r1
 80019be:	334d      	adds	r3, #77	@ 0x4d
 80019c0:	2200      	movs	r2, #0
 80019c2:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	6818      	ldr	r0, [r3, #0]
 80019c8:	78fa      	ldrb	r2, [r7, #3]
 80019ca:	4613      	mov	r3, r2
 80019cc:	011b      	lsls	r3, r3, #4
 80019ce:	1a9b      	subs	r3, r3, r2
 80019d0:	009b      	lsls	r3, r3, #2
 80019d2:	3310      	adds	r3, #16
 80019d4:	687a      	ldr	r2, [r7, #4]
 80019d6:	4413      	add	r3, r2
 80019d8:	1d19      	adds	r1, r3, #4
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	799b      	ldrb	r3, [r3, #6]
 80019de:	461a      	mov	r2, r3
 80019e0:	f003 ff3a 	bl	8005858 <USB_HC_StartXfer>
 80019e4:	4603      	mov	r3, r0
}
 80019e6:	4618      	mov	r0, r3
 80019e8:	3708      	adds	r7, #8
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bd80      	pop	{r7, pc}
 80019ee:	bf00      	nop

080019f0 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b086      	sub	sp, #24
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80019fe:	693b      	ldr	r3, [r7, #16]
 8001a00:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	4618      	mov	r0, r3
 8001a08:	f003 fc59 	bl	80052be <USB_GetMode>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	2b01      	cmp	r3, #1
 8001a10:	f040 80fb 	bne.w	8001c0a <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4618      	mov	r0, r3
 8001a1a:	f003 fc1c 	bl	8005256 <USB_ReadInterrupts>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	f000 80f1 	beq.w	8001c08 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f003 fc13 	bl	8005256 <USB_ReadInterrupts>
 8001a30:	4603      	mov	r3, r0
 8001a32:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a36:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001a3a:	d104      	bne.n	8001a46 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001a44:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f003 fc03 	bl	8005256 <USB_ReadInterrupts>
 8001a50:	4603      	mov	r3, r0
 8001a52:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001a56:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001a5a:	d104      	bne.n	8001a66 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001a64:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f003 fbf3 	bl	8005256 <USB_ReadInterrupts>
 8001a70:	4603      	mov	r3, r0
 8001a72:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001a76:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8001a7a:	d104      	bne.n	8001a86 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001a84:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f003 fbe3 	bl	8005256 <USB_ReadInterrupts>
 8001a90:	4603      	mov	r3, r0
 8001a92:	f003 0302 	and.w	r3, r3, #2
 8001a96:	2b02      	cmp	r3, #2
 8001a98:	d103      	bne.n	8001aa2 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	2202      	movs	r2, #2
 8001aa0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f003 fbd5 	bl	8005256 <USB_ReadInterrupts>
 8001aac:	4603      	mov	r3, r0
 8001aae:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001ab2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001ab6:	d120      	bne.n	8001afa <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8001ac0:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f003 0301 	and.w	r3, r3, #1
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d113      	bne.n	8001afa <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8001ad2:	2110      	movs	r1, #16
 8001ad4:	6938      	ldr	r0, [r7, #16]
 8001ad6:	f003 fac8 	bl	800506a <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8001ada:	6938      	ldr	r0, [r7, #16]
 8001adc:	f003 faf7 	bl	80050ce <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	7a5b      	ldrb	r3, [r3, #9]
 8001ae4:	2b02      	cmp	r3, #2
 8001ae6:	d105      	bne.n	8001af4 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	2101      	movs	r1, #1
 8001aee:	4618      	mov	r0, r3
 8001af0:	f003 fce8 	bl	80054c4 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8001af4:	6878      	ldr	r0, [r7, #4]
 8001af6:	f005 fc77 	bl	80073e8 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	4618      	mov	r0, r3
 8001b00:	f003 fba9 	bl	8005256 <USB_ReadInterrupts>
 8001b04:	4603      	mov	r3, r0
 8001b06:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001b0a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001b0e:	d102      	bne.n	8001b16 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8001b10:	6878      	ldr	r0, [r7, #4]
 8001b12:	f001 fd31 	bl	8003578 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f003 fb9b 	bl	8005256 <USB_ReadInterrupts>
 8001b20:	4603      	mov	r3, r0
 8001b22:	f003 0308 	and.w	r3, r3, #8
 8001b26:	2b08      	cmp	r3, #8
 8001b28:	d106      	bne.n	8001b38 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001b2a:	6878      	ldr	r0, [r7, #4]
 8001b2c:	f005 fc40 	bl	80073b0 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	2208      	movs	r2, #8
 8001b36:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	f003 fb8a 	bl	8005256 <USB_ReadInterrupts>
 8001b42:	4603      	mov	r3, r0
 8001b44:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b48:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001b4c:	d139      	bne.n	8001bc2 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	4618      	mov	r0, r3
 8001b54:	f004 f8fa 	bl	8005d4c <USB_HC_ReadInterrupt>
 8001b58:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	617b      	str	r3, [r7, #20]
 8001b5e:	e025      	b.n	8001bac <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001b60:	697b      	ldr	r3, [r7, #20]
 8001b62:	f003 030f 	and.w	r3, r3, #15
 8001b66:	68ba      	ldr	r2, [r7, #8]
 8001b68:	fa22 f303 	lsr.w	r3, r2, r3
 8001b6c:	f003 0301 	and.w	r3, r3, #1
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d018      	beq.n	8001ba6 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001b74:	697b      	ldr	r3, [r7, #20]
 8001b76:	015a      	lsls	r2, r3, #5
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	4413      	add	r3, r2
 8001b7c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001b86:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001b8a:	d106      	bne.n	8001b9a <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001b8c:	697b      	ldr	r3, [r7, #20]
 8001b8e:	b2db      	uxtb	r3, r3
 8001b90:	4619      	mov	r1, r3
 8001b92:	6878      	ldr	r0, [r7, #4]
 8001b94:	f000 f8e9 	bl	8001d6a <HCD_HC_IN_IRQHandler>
 8001b98:	e005      	b.n	8001ba6 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001b9a:	697b      	ldr	r3, [r7, #20]
 8001b9c:	b2db      	uxtb	r3, r3
 8001b9e:	4619      	mov	r1, r3
 8001ba0:	6878      	ldr	r0, [r7, #4]
 8001ba2:	f000 ff4b 	bl	8002a3c <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001ba6:	697b      	ldr	r3, [r7, #20]
 8001ba8:	3301      	adds	r3, #1
 8001baa:	617b      	str	r3, [r7, #20]
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	795b      	ldrb	r3, [r3, #5]
 8001bb0:	461a      	mov	r2, r3
 8001bb2:	697b      	ldr	r3, [r7, #20]
 8001bb4:	4293      	cmp	r3, r2
 8001bb6:	d3d3      	bcc.n	8001b60 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001bc0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f003 fb45 	bl	8005256 <USB_ReadInterrupts>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	f003 0310 	and.w	r3, r3, #16
 8001bd2:	2b10      	cmp	r3, #16
 8001bd4:	d101      	bne.n	8001bda <HAL_HCD_IRQHandler+0x1ea>
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	e000      	b.n	8001bdc <HAL_HCD_IRQHandler+0x1ec>
 8001bda:	2300      	movs	r3, #0
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d014      	beq.n	8001c0a <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	699a      	ldr	r2, [r3, #24]
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f022 0210 	bic.w	r2, r2, #16
 8001bee:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8001bf0:	6878      	ldr	r0, [r7, #4]
 8001bf2:	f001 fbe2 	bl	80033ba <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	699a      	ldr	r2, [r3, #24]
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f042 0210 	orr.w	r2, r2, #16
 8001c04:	619a      	str	r2, [r3, #24]
 8001c06:	e000      	b.n	8001c0a <HAL_HCD_IRQHandler+0x21a>
      return;
 8001c08:	bf00      	nop
    }
  }
}
 8001c0a:	3718      	adds	r7, #24
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bd80      	pop	{r7, pc}

08001c10 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b082      	sub	sp, #8
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001c1e:	2b01      	cmp	r3, #1
 8001c20:	d101      	bne.n	8001c26 <HAL_HCD_Start+0x16>
 8001c22:	2302      	movs	r3, #2
 8001c24:	e013      	b.n	8001c4e <HAL_HCD_Start+0x3e>
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	2201      	movs	r2, #1
 8001c2a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	2101      	movs	r1, #1
 8001c34:	4618      	mov	r0, r3
 8001c36:	f003 fc82 	bl	800553e <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f003 f9a5 	bl	8004f8e <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2200      	movs	r2, #0
 8001c48:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8001c4c:	2300      	movs	r3, #0
}
 8001c4e:	4618      	mov	r0, r3
 8001c50:	3708      	adds	r7, #8
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}

08001c56 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001c56:	b580      	push	{r7, lr}
 8001c58:	b082      	sub	sp, #8
 8001c5a:	af00      	add	r7, sp, #0
 8001c5c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001c64:	2b01      	cmp	r3, #1
 8001c66:	d101      	bne.n	8001c6c <HAL_HCD_Stop+0x16>
 8001c68:	2302      	movs	r3, #2
 8001c6a:	e00d      	b.n	8001c88 <HAL_HCD_Stop+0x32>
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	2201      	movs	r2, #1
 8001c70:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f004 f9d5 	bl	8006028 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	2200      	movs	r2, #0
 8001c82:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8001c86:	2300      	movs	r3, #0
}
 8001c88:	4618      	mov	r0, r3
 8001c8a:	3708      	adds	r7, #8
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}

08001c90 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8001c90:	b480      	push	{r7}
 8001c92:	b083      	sub	sp, #12
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
 8001c98:	460b      	mov	r3, r1
 8001c9a:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001c9c:	78fa      	ldrb	r2, [r7, #3]
 8001c9e:	6879      	ldr	r1, [r7, #4]
 8001ca0:	4613      	mov	r3, r2
 8001ca2:	011b      	lsls	r3, r3, #4
 8001ca4:	1a9b      	subs	r3, r3, r2
 8001ca6:	009b      	lsls	r3, r3, #2
 8001ca8:	440b      	add	r3, r1
 8001caa:	334c      	adds	r3, #76	@ 0x4c
 8001cac:	781b      	ldrb	r3, [r3, #0]
}
 8001cae:	4618      	mov	r0, r3
 8001cb0:	370c      	adds	r7, #12
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb8:	4770      	bx	lr

08001cba <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8001cba:	b480      	push	{r7}
 8001cbc:	b083      	sub	sp, #12
 8001cbe:	af00      	add	r7, sp, #0
 8001cc0:	6078      	str	r0, [r7, #4]
 8001cc2:	460b      	mov	r3, r1
 8001cc4:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8001cc6:	78fa      	ldrb	r2, [r7, #3]
 8001cc8:	6879      	ldr	r1, [r7, #4]
 8001cca:	4613      	mov	r3, r2
 8001ccc:	011b      	lsls	r3, r3, #4
 8001cce:	1a9b      	subs	r3, r3, r2
 8001cd0:	009b      	lsls	r3, r3, #2
 8001cd2:	440b      	add	r3, r1
 8001cd4:	3338      	adds	r3, #56	@ 0x38
 8001cd6:	681b      	ldr	r3, [r3, #0]
}
 8001cd8:	4618      	mov	r0, r3
 8001cda:	370c      	adds	r7, #12
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce2:	4770      	bx	lr

08001ce4 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b082      	sub	sp, #8
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f003 fc74 	bl	80055de <USB_GetCurrentFrame>
 8001cf6:	4603      	mov	r3, r0
}
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	3708      	adds	r7, #8
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bd80      	pop	{r7, pc}

08001d00 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001d00:	b480      	push	{r7}
 8001d02:	b083      	sub	sp, #12
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
 8001d08:	460b      	mov	r3, r1
 8001d0a:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8001d0c:	78fa      	ldrb	r2, [r7, #3]
 8001d0e:	6879      	ldr	r1, [r7, #4]
 8001d10:	4613      	mov	r3, r2
 8001d12:	011b      	lsls	r3, r3, #4
 8001d14:	1a9b      	subs	r3, r3, r2
 8001d16:	009b      	lsls	r3, r3, #2
 8001d18:	440b      	add	r3, r1
 8001d1a:	331a      	adds	r3, #26
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8001d20:	78fa      	ldrb	r2, [r7, #3]
 8001d22:	6879      	ldr	r1, [r7, #4]
 8001d24:	4613      	mov	r3, r2
 8001d26:	011b      	lsls	r3, r3, #4
 8001d28:	1a9b      	subs	r3, r3, r2
 8001d2a:	009b      	lsls	r3, r3, #2
 8001d2c:	440b      	add	r3, r1
 8001d2e:	331b      	adds	r3, #27
 8001d30:	2200      	movs	r2, #0
 8001d32:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8001d34:	78fa      	ldrb	r2, [r7, #3]
 8001d36:	6879      	ldr	r1, [r7, #4]
 8001d38:	4613      	mov	r3, r2
 8001d3a:	011b      	lsls	r3, r3, #4
 8001d3c:	1a9b      	subs	r3, r3, r2
 8001d3e:	009b      	lsls	r3, r3, #2
 8001d40:	440b      	add	r3, r1
 8001d42:	3325      	adds	r3, #37	@ 0x25
 8001d44:	2200      	movs	r2, #0
 8001d46:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8001d48:	78fa      	ldrb	r2, [r7, #3]
 8001d4a:	6879      	ldr	r1, [r7, #4]
 8001d4c:	4613      	mov	r3, r2
 8001d4e:	011b      	lsls	r3, r3, #4
 8001d50:	1a9b      	subs	r3, r3, r2
 8001d52:	009b      	lsls	r3, r3, #2
 8001d54:	440b      	add	r3, r1
 8001d56:	3324      	adds	r3, #36	@ 0x24
 8001d58:	2200      	movs	r2, #0
 8001d5a:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8001d5c:	2300      	movs	r3, #0
}
 8001d5e:	4618      	mov	r0, r3
 8001d60:	370c      	adds	r7, #12
 8001d62:	46bd      	mov	sp, r7
 8001d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d68:	4770      	bx	lr

08001d6a <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001d6a:	b580      	push	{r7, lr}
 8001d6c:	b086      	sub	sp, #24
 8001d6e:	af00      	add	r7, sp, #0
 8001d70:	6078      	str	r0, [r7, #4]
 8001d72:	460b      	mov	r3, r1
 8001d74:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001d7c:	697b      	ldr	r3, [r7, #20]
 8001d7e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	78fa      	ldrb	r2, [r7, #3]
 8001d86:	4611      	mov	r1, r2
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f003 fa77 	bl	800527c <USB_ReadChInterrupts>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	f003 0304 	and.w	r3, r3, #4
 8001d94:	2b04      	cmp	r3, #4
 8001d96:	d11a      	bne.n	8001dce <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8001d98:	78fb      	ldrb	r3, [r7, #3]
 8001d9a:	015a      	lsls	r2, r3, #5
 8001d9c:	693b      	ldr	r3, [r7, #16]
 8001d9e:	4413      	add	r3, r2
 8001da0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001da4:	461a      	mov	r2, r3
 8001da6:	2304      	movs	r3, #4
 8001da8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8001daa:	78fa      	ldrb	r2, [r7, #3]
 8001dac:	6879      	ldr	r1, [r7, #4]
 8001dae:	4613      	mov	r3, r2
 8001db0:	011b      	lsls	r3, r3, #4
 8001db2:	1a9b      	subs	r3, r3, r2
 8001db4:	009b      	lsls	r3, r3, #2
 8001db6:	440b      	add	r3, r1
 8001db8:	334d      	adds	r3, #77	@ 0x4d
 8001dba:	2207      	movs	r2, #7
 8001dbc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	78fa      	ldrb	r2, [r7, #3]
 8001dc4:	4611      	mov	r1, r2
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f003 ffd1 	bl	8005d6e <USB_HC_Halt>
 8001dcc:	e09e      	b.n	8001f0c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	78fa      	ldrb	r2, [r7, #3]
 8001dd4:	4611      	mov	r1, r2
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f003 fa50 	bl	800527c <USB_ReadChInterrupts>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001de2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001de6:	d11b      	bne.n	8001e20 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8001de8:	78fb      	ldrb	r3, [r7, #3]
 8001dea:	015a      	lsls	r2, r3, #5
 8001dec:	693b      	ldr	r3, [r7, #16]
 8001dee:	4413      	add	r3, r2
 8001df0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001df4:	461a      	mov	r2, r3
 8001df6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001dfa:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8001dfc:	78fa      	ldrb	r2, [r7, #3]
 8001dfe:	6879      	ldr	r1, [r7, #4]
 8001e00:	4613      	mov	r3, r2
 8001e02:	011b      	lsls	r3, r3, #4
 8001e04:	1a9b      	subs	r3, r3, r2
 8001e06:	009b      	lsls	r3, r3, #2
 8001e08:	440b      	add	r3, r1
 8001e0a:	334d      	adds	r3, #77	@ 0x4d
 8001e0c:	2208      	movs	r2, #8
 8001e0e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	78fa      	ldrb	r2, [r7, #3]
 8001e16:	4611      	mov	r1, r2
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f003 ffa8 	bl	8005d6e <USB_HC_Halt>
 8001e1e:	e075      	b.n	8001f0c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	78fa      	ldrb	r2, [r7, #3]
 8001e26:	4611      	mov	r1, r2
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f003 fa27 	bl	800527c <USB_ReadChInterrupts>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	f003 0308 	and.w	r3, r3, #8
 8001e34:	2b08      	cmp	r3, #8
 8001e36:	d11a      	bne.n	8001e6e <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8001e38:	78fb      	ldrb	r3, [r7, #3]
 8001e3a:	015a      	lsls	r2, r3, #5
 8001e3c:	693b      	ldr	r3, [r7, #16]
 8001e3e:	4413      	add	r3, r2
 8001e40:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001e44:	461a      	mov	r2, r3
 8001e46:	2308      	movs	r3, #8
 8001e48:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8001e4a:	78fa      	ldrb	r2, [r7, #3]
 8001e4c:	6879      	ldr	r1, [r7, #4]
 8001e4e:	4613      	mov	r3, r2
 8001e50:	011b      	lsls	r3, r3, #4
 8001e52:	1a9b      	subs	r3, r3, r2
 8001e54:	009b      	lsls	r3, r3, #2
 8001e56:	440b      	add	r3, r1
 8001e58:	334d      	adds	r3, #77	@ 0x4d
 8001e5a:	2206      	movs	r2, #6
 8001e5c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	78fa      	ldrb	r2, [r7, #3]
 8001e64:	4611      	mov	r1, r2
 8001e66:	4618      	mov	r0, r3
 8001e68:	f003 ff81 	bl	8005d6e <USB_HC_Halt>
 8001e6c:	e04e      	b.n	8001f0c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	78fa      	ldrb	r2, [r7, #3]
 8001e74:	4611      	mov	r1, r2
 8001e76:	4618      	mov	r0, r3
 8001e78:	f003 fa00 	bl	800527c <USB_ReadChInterrupts>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001e86:	d11b      	bne.n	8001ec0 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8001e88:	78fb      	ldrb	r3, [r7, #3]
 8001e8a:	015a      	lsls	r2, r3, #5
 8001e8c:	693b      	ldr	r3, [r7, #16]
 8001e8e:	4413      	add	r3, r2
 8001e90:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001e94:	461a      	mov	r2, r3
 8001e96:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001e9a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8001e9c:	78fa      	ldrb	r2, [r7, #3]
 8001e9e:	6879      	ldr	r1, [r7, #4]
 8001ea0:	4613      	mov	r3, r2
 8001ea2:	011b      	lsls	r3, r3, #4
 8001ea4:	1a9b      	subs	r3, r3, r2
 8001ea6:	009b      	lsls	r3, r3, #2
 8001ea8:	440b      	add	r3, r1
 8001eaa:	334d      	adds	r3, #77	@ 0x4d
 8001eac:	2209      	movs	r2, #9
 8001eae:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	78fa      	ldrb	r2, [r7, #3]
 8001eb6:	4611      	mov	r1, r2
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f003 ff58 	bl	8005d6e <USB_HC_Halt>
 8001ebe:	e025      	b.n	8001f0c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	78fa      	ldrb	r2, [r7, #3]
 8001ec6:	4611      	mov	r1, r2
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f003 f9d7 	bl	800527c <USB_ReadChInterrupts>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ed4:	2b80      	cmp	r3, #128	@ 0x80
 8001ed6:	d119      	bne.n	8001f0c <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8001ed8:	78fb      	ldrb	r3, [r7, #3]
 8001eda:	015a      	lsls	r2, r3, #5
 8001edc:	693b      	ldr	r3, [r7, #16]
 8001ede:	4413      	add	r3, r2
 8001ee0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001ee4:	461a      	mov	r2, r3
 8001ee6:	2380      	movs	r3, #128	@ 0x80
 8001ee8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8001eea:	78fa      	ldrb	r2, [r7, #3]
 8001eec:	6879      	ldr	r1, [r7, #4]
 8001eee:	4613      	mov	r3, r2
 8001ef0:	011b      	lsls	r3, r3, #4
 8001ef2:	1a9b      	subs	r3, r3, r2
 8001ef4:	009b      	lsls	r3, r3, #2
 8001ef6:	440b      	add	r3, r1
 8001ef8:	334d      	adds	r3, #77	@ 0x4d
 8001efa:	2207      	movs	r2, #7
 8001efc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	78fa      	ldrb	r2, [r7, #3]
 8001f04:	4611      	mov	r1, r2
 8001f06:	4618      	mov	r0, r3
 8001f08:	f003 ff31 	bl	8005d6e <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	78fa      	ldrb	r2, [r7, #3]
 8001f12:	4611      	mov	r1, r2
 8001f14:	4618      	mov	r0, r3
 8001f16:	f003 f9b1 	bl	800527c <USB_ReadChInterrupts>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001f20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001f24:	d112      	bne.n	8001f4c <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	78fa      	ldrb	r2, [r7, #3]
 8001f2c:	4611      	mov	r1, r2
 8001f2e:	4618      	mov	r0, r3
 8001f30:	f003 ff1d 	bl	8005d6e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8001f34:	78fb      	ldrb	r3, [r7, #3]
 8001f36:	015a      	lsls	r2, r3, #5
 8001f38:	693b      	ldr	r3, [r7, #16]
 8001f3a:	4413      	add	r3, r2
 8001f3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001f40:	461a      	mov	r2, r3
 8001f42:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001f46:	6093      	str	r3, [r2, #8]
 8001f48:	f000 bd75 	b.w	8002a36 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	78fa      	ldrb	r2, [r7, #3]
 8001f52:	4611      	mov	r1, r2
 8001f54:	4618      	mov	r0, r3
 8001f56:	f003 f991 	bl	800527c <USB_ReadChInterrupts>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	f003 0301 	and.w	r3, r3, #1
 8001f60:	2b01      	cmp	r3, #1
 8001f62:	f040 8128 	bne.w	80021b6 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8001f66:	78fb      	ldrb	r3, [r7, #3]
 8001f68:	015a      	lsls	r2, r3, #5
 8001f6a:	693b      	ldr	r3, [r7, #16]
 8001f6c:	4413      	add	r3, r2
 8001f6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001f72:	461a      	mov	r2, r3
 8001f74:	2320      	movs	r3, #32
 8001f76:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8001f78:	78fa      	ldrb	r2, [r7, #3]
 8001f7a:	6879      	ldr	r1, [r7, #4]
 8001f7c:	4613      	mov	r3, r2
 8001f7e:	011b      	lsls	r3, r3, #4
 8001f80:	1a9b      	subs	r3, r3, r2
 8001f82:	009b      	lsls	r3, r3, #2
 8001f84:	440b      	add	r3, r1
 8001f86:	331b      	adds	r3, #27
 8001f88:	781b      	ldrb	r3, [r3, #0]
 8001f8a:	2b01      	cmp	r3, #1
 8001f8c:	d119      	bne.n	8001fc2 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8001f8e:	78fa      	ldrb	r2, [r7, #3]
 8001f90:	6879      	ldr	r1, [r7, #4]
 8001f92:	4613      	mov	r3, r2
 8001f94:	011b      	lsls	r3, r3, #4
 8001f96:	1a9b      	subs	r3, r3, r2
 8001f98:	009b      	lsls	r3, r3, #2
 8001f9a:	440b      	add	r3, r1
 8001f9c:	331b      	adds	r3, #27
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8001fa2:	78fb      	ldrb	r3, [r7, #3]
 8001fa4:	015a      	lsls	r2, r3, #5
 8001fa6:	693b      	ldr	r3, [r7, #16]
 8001fa8:	4413      	add	r3, r2
 8001faa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	78fa      	ldrb	r2, [r7, #3]
 8001fb2:	0151      	lsls	r1, r2, #5
 8001fb4:	693a      	ldr	r2, [r7, #16]
 8001fb6:	440a      	add	r2, r1
 8001fb8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8001fbc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001fc0:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	799b      	ldrb	r3, [r3, #6]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d01b      	beq.n	8002002 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8001fca:	78fa      	ldrb	r2, [r7, #3]
 8001fcc:	6879      	ldr	r1, [r7, #4]
 8001fce:	4613      	mov	r3, r2
 8001fd0:	011b      	lsls	r3, r3, #4
 8001fd2:	1a9b      	subs	r3, r3, r2
 8001fd4:	009b      	lsls	r3, r3, #2
 8001fd6:	440b      	add	r3, r1
 8001fd8:	3330      	adds	r3, #48	@ 0x30
 8001fda:	6819      	ldr	r1, [r3, #0]
 8001fdc:	78fb      	ldrb	r3, [r7, #3]
 8001fde:	015a      	lsls	r2, r3, #5
 8001fe0:	693b      	ldr	r3, [r7, #16]
 8001fe2:	4413      	add	r3, r2
 8001fe4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001fe8:	691b      	ldr	r3, [r3, #16]
 8001fea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001fee:	78fa      	ldrb	r2, [r7, #3]
 8001ff0:	1ac9      	subs	r1, r1, r3
 8001ff2:	6878      	ldr	r0, [r7, #4]
 8001ff4:	4613      	mov	r3, r2
 8001ff6:	011b      	lsls	r3, r3, #4
 8001ff8:	1a9b      	subs	r3, r3, r2
 8001ffa:	009b      	lsls	r3, r3, #2
 8001ffc:	4403      	add	r3, r0
 8001ffe:	3338      	adds	r3, #56	@ 0x38
 8002000:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8002002:	78fa      	ldrb	r2, [r7, #3]
 8002004:	6879      	ldr	r1, [r7, #4]
 8002006:	4613      	mov	r3, r2
 8002008:	011b      	lsls	r3, r3, #4
 800200a:	1a9b      	subs	r3, r3, r2
 800200c:	009b      	lsls	r3, r3, #2
 800200e:	440b      	add	r3, r1
 8002010:	334d      	adds	r3, #77	@ 0x4d
 8002012:	2201      	movs	r2, #1
 8002014:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8002016:	78fa      	ldrb	r2, [r7, #3]
 8002018:	6879      	ldr	r1, [r7, #4]
 800201a:	4613      	mov	r3, r2
 800201c:	011b      	lsls	r3, r3, #4
 800201e:	1a9b      	subs	r3, r3, r2
 8002020:	009b      	lsls	r3, r3, #2
 8002022:	440b      	add	r3, r1
 8002024:	3344      	adds	r3, #68	@ 0x44
 8002026:	2200      	movs	r2, #0
 8002028:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800202a:	78fb      	ldrb	r3, [r7, #3]
 800202c:	015a      	lsls	r2, r3, #5
 800202e:	693b      	ldr	r3, [r7, #16]
 8002030:	4413      	add	r3, r2
 8002032:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002036:	461a      	mov	r2, r3
 8002038:	2301      	movs	r3, #1
 800203a:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800203c:	78fa      	ldrb	r2, [r7, #3]
 800203e:	6879      	ldr	r1, [r7, #4]
 8002040:	4613      	mov	r3, r2
 8002042:	011b      	lsls	r3, r3, #4
 8002044:	1a9b      	subs	r3, r3, r2
 8002046:	009b      	lsls	r3, r3, #2
 8002048:	440b      	add	r3, r1
 800204a:	3326      	adds	r3, #38	@ 0x26
 800204c:	781b      	ldrb	r3, [r3, #0]
 800204e:	2b00      	cmp	r3, #0
 8002050:	d00a      	beq.n	8002068 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002052:	78fa      	ldrb	r2, [r7, #3]
 8002054:	6879      	ldr	r1, [r7, #4]
 8002056:	4613      	mov	r3, r2
 8002058:	011b      	lsls	r3, r3, #4
 800205a:	1a9b      	subs	r3, r3, r2
 800205c:	009b      	lsls	r3, r3, #2
 800205e:	440b      	add	r3, r1
 8002060:	3326      	adds	r3, #38	@ 0x26
 8002062:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002064:	2b02      	cmp	r3, #2
 8002066:	d110      	bne.n	800208a <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	78fa      	ldrb	r2, [r7, #3]
 800206e:	4611      	mov	r1, r2
 8002070:	4618      	mov	r0, r3
 8002072:	f003 fe7c 	bl	8005d6e <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002076:	78fb      	ldrb	r3, [r7, #3]
 8002078:	015a      	lsls	r2, r3, #5
 800207a:	693b      	ldr	r3, [r7, #16]
 800207c:	4413      	add	r3, r2
 800207e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002082:	461a      	mov	r2, r3
 8002084:	2310      	movs	r3, #16
 8002086:	6093      	str	r3, [r2, #8]
 8002088:	e03d      	b.n	8002106 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800208a:	78fa      	ldrb	r2, [r7, #3]
 800208c:	6879      	ldr	r1, [r7, #4]
 800208e:	4613      	mov	r3, r2
 8002090:	011b      	lsls	r3, r3, #4
 8002092:	1a9b      	subs	r3, r3, r2
 8002094:	009b      	lsls	r3, r3, #2
 8002096:	440b      	add	r3, r1
 8002098:	3326      	adds	r3, #38	@ 0x26
 800209a:	781b      	ldrb	r3, [r3, #0]
 800209c:	2b03      	cmp	r3, #3
 800209e:	d00a      	beq.n	80020b6 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 80020a0:	78fa      	ldrb	r2, [r7, #3]
 80020a2:	6879      	ldr	r1, [r7, #4]
 80020a4:	4613      	mov	r3, r2
 80020a6:	011b      	lsls	r3, r3, #4
 80020a8:	1a9b      	subs	r3, r3, r2
 80020aa:	009b      	lsls	r3, r3, #2
 80020ac:	440b      	add	r3, r1
 80020ae:	3326      	adds	r3, #38	@ 0x26
 80020b0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80020b2:	2b01      	cmp	r3, #1
 80020b4:	d127      	bne.n	8002106 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80020b6:	78fb      	ldrb	r3, [r7, #3]
 80020b8:	015a      	lsls	r2, r3, #5
 80020ba:	693b      	ldr	r3, [r7, #16]
 80020bc:	4413      	add	r3, r2
 80020be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	78fa      	ldrb	r2, [r7, #3]
 80020c6:	0151      	lsls	r1, r2, #5
 80020c8:	693a      	ldr	r2, [r7, #16]
 80020ca:	440a      	add	r2, r1
 80020cc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80020d0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80020d4:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80020d6:	78fa      	ldrb	r2, [r7, #3]
 80020d8:	6879      	ldr	r1, [r7, #4]
 80020da:	4613      	mov	r3, r2
 80020dc:	011b      	lsls	r3, r3, #4
 80020de:	1a9b      	subs	r3, r3, r2
 80020e0:	009b      	lsls	r3, r3, #2
 80020e2:	440b      	add	r3, r1
 80020e4:	334c      	adds	r3, #76	@ 0x4c
 80020e6:	2201      	movs	r2, #1
 80020e8:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80020ea:	78fa      	ldrb	r2, [r7, #3]
 80020ec:	6879      	ldr	r1, [r7, #4]
 80020ee:	4613      	mov	r3, r2
 80020f0:	011b      	lsls	r3, r3, #4
 80020f2:	1a9b      	subs	r3, r3, r2
 80020f4:	009b      	lsls	r3, r3, #2
 80020f6:	440b      	add	r3, r1
 80020f8:	334c      	adds	r3, #76	@ 0x4c
 80020fa:	781a      	ldrb	r2, [r3, #0]
 80020fc:	78fb      	ldrb	r3, [r7, #3]
 80020fe:	4619      	mov	r1, r3
 8002100:	6878      	ldr	r0, [r7, #4]
 8002102:	f005 f97f 	bl	8007404 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	799b      	ldrb	r3, [r3, #6]
 800210a:	2b01      	cmp	r3, #1
 800210c:	d13b      	bne.n	8002186 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 800210e:	78fa      	ldrb	r2, [r7, #3]
 8002110:	6879      	ldr	r1, [r7, #4]
 8002112:	4613      	mov	r3, r2
 8002114:	011b      	lsls	r3, r3, #4
 8002116:	1a9b      	subs	r3, r3, r2
 8002118:	009b      	lsls	r3, r3, #2
 800211a:	440b      	add	r3, r1
 800211c:	3338      	adds	r3, #56	@ 0x38
 800211e:	6819      	ldr	r1, [r3, #0]
 8002120:	78fa      	ldrb	r2, [r7, #3]
 8002122:	6878      	ldr	r0, [r7, #4]
 8002124:	4613      	mov	r3, r2
 8002126:	011b      	lsls	r3, r3, #4
 8002128:	1a9b      	subs	r3, r3, r2
 800212a:	009b      	lsls	r3, r3, #2
 800212c:	4403      	add	r3, r0
 800212e:	3328      	adds	r3, #40	@ 0x28
 8002130:	881b      	ldrh	r3, [r3, #0]
 8002132:	440b      	add	r3, r1
 8002134:	1e59      	subs	r1, r3, #1
 8002136:	78fa      	ldrb	r2, [r7, #3]
 8002138:	6878      	ldr	r0, [r7, #4]
 800213a:	4613      	mov	r3, r2
 800213c:	011b      	lsls	r3, r3, #4
 800213e:	1a9b      	subs	r3, r3, r2
 8002140:	009b      	lsls	r3, r3, #2
 8002142:	4403      	add	r3, r0
 8002144:	3328      	adds	r3, #40	@ 0x28
 8002146:	881b      	ldrh	r3, [r3, #0]
 8002148:	fbb1 f3f3 	udiv	r3, r1, r3
 800214c:	f003 0301 	and.w	r3, r3, #1
 8002150:	2b00      	cmp	r3, #0
 8002152:	f000 8470 	beq.w	8002a36 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8002156:	78fa      	ldrb	r2, [r7, #3]
 8002158:	6879      	ldr	r1, [r7, #4]
 800215a:	4613      	mov	r3, r2
 800215c:	011b      	lsls	r3, r3, #4
 800215e:	1a9b      	subs	r3, r3, r2
 8002160:	009b      	lsls	r3, r3, #2
 8002162:	440b      	add	r3, r1
 8002164:	333c      	adds	r3, #60	@ 0x3c
 8002166:	781b      	ldrb	r3, [r3, #0]
 8002168:	78fa      	ldrb	r2, [r7, #3]
 800216a:	f083 0301 	eor.w	r3, r3, #1
 800216e:	b2d8      	uxtb	r0, r3
 8002170:	6879      	ldr	r1, [r7, #4]
 8002172:	4613      	mov	r3, r2
 8002174:	011b      	lsls	r3, r3, #4
 8002176:	1a9b      	subs	r3, r3, r2
 8002178:	009b      	lsls	r3, r3, #2
 800217a:	440b      	add	r3, r1
 800217c:	333c      	adds	r3, #60	@ 0x3c
 800217e:	4602      	mov	r2, r0
 8002180:	701a      	strb	r2, [r3, #0]
 8002182:	f000 bc58 	b.w	8002a36 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8002186:	78fa      	ldrb	r2, [r7, #3]
 8002188:	6879      	ldr	r1, [r7, #4]
 800218a:	4613      	mov	r3, r2
 800218c:	011b      	lsls	r3, r3, #4
 800218e:	1a9b      	subs	r3, r3, r2
 8002190:	009b      	lsls	r3, r3, #2
 8002192:	440b      	add	r3, r1
 8002194:	333c      	adds	r3, #60	@ 0x3c
 8002196:	781b      	ldrb	r3, [r3, #0]
 8002198:	78fa      	ldrb	r2, [r7, #3]
 800219a:	f083 0301 	eor.w	r3, r3, #1
 800219e:	b2d8      	uxtb	r0, r3
 80021a0:	6879      	ldr	r1, [r7, #4]
 80021a2:	4613      	mov	r3, r2
 80021a4:	011b      	lsls	r3, r3, #4
 80021a6:	1a9b      	subs	r3, r3, r2
 80021a8:	009b      	lsls	r3, r3, #2
 80021aa:	440b      	add	r3, r1
 80021ac:	333c      	adds	r3, #60	@ 0x3c
 80021ae:	4602      	mov	r2, r0
 80021b0:	701a      	strb	r2, [r3, #0]
 80021b2:	f000 bc40 	b.w	8002a36 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	78fa      	ldrb	r2, [r7, #3]
 80021bc:	4611      	mov	r1, r2
 80021be:	4618      	mov	r0, r3
 80021c0:	f003 f85c 	bl	800527c <USB_ReadChInterrupts>
 80021c4:	4603      	mov	r3, r0
 80021c6:	f003 0320 	and.w	r3, r3, #32
 80021ca:	2b20      	cmp	r3, #32
 80021cc:	d131      	bne.n	8002232 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80021ce:	78fb      	ldrb	r3, [r7, #3]
 80021d0:	015a      	lsls	r2, r3, #5
 80021d2:	693b      	ldr	r3, [r7, #16]
 80021d4:	4413      	add	r3, r2
 80021d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80021da:	461a      	mov	r2, r3
 80021dc:	2320      	movs	r3, #32
 80021de:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 80021e0:	78fa      	ldrb	r2, [r7, #3]
 80021e2:	6879      	ldr	r1, [r7, #4]
 80021e4:	4613      	mov	r3, r2
 80021e6:	011b      	lsls	r3, r3, #4
 80021e8:	1a9b      	subs	r3, r3, r2
 80021ea:	009b      	lsls	r3, r3, #2
 80021ec:	440b      	add	r3, r1
 80021ee:	331a      	adds	r3, #26
 80021f0:	781b      	ldrb	r3, [r3, #0]
 80021f2:	2b01      	cmp	r3, #1
 80021f4:	f040 841f 	bne.w	8002a36 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 80021f8:	78fa      	ldrb	r2, [r7, #3]
 80021fa:	6879      	ldr	r1, [r7, #4]
 80021fc:	4613      	mov	r3, r2
 80021fe:	011b      	lsls	r3, r3, #4
 8002200:	1a9b      	subs	r3, r3, r2
 8002202:	009b      	lsls	r3, r3, #2
 8002204:	440b      	add	r3, r1
 8002206:	331b      	adds	r3, #27
 8002208:	2201      	movs	r2, #1
 800220a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 800220c:	78fa      	ldrb	r2, [r7, #3]
 800220e:	6879      	ldr	r1, [r7, #4]
 8002210:	4613      	mov	r3, r2
 8002212:	011b      	lsls	r3, r3, #4
 8002214:	1a9b      	subs	r3, r3, r2
 8002216:	009b      	lsls	r3, r3, #2
 8002218:	440b      	add	r3, r1
 800221a:	334d      	adds	r3, #77	@ 0x4d
 800221c:	2203      	movs	r2, #3
 800221e:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	78fa      	ldrb	r2, [r7, #3]
 8002226:	4611      	mov	r1, r2
 8002228:	4618      	mov	r0, r3
 800222a:	f003 fda0 	bl	8005d6e <USB_HC_Halt>
 800222e:	f000 bc02 	b.w	8002a36 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	78fa      	ldrb	r2, [r7, #3]
 8002238:	4611      	mov	r1, r2
 800223a:	4618      	mov	r0, r3
 800223c:	f003 f81e 	bl	800527c <USB_ReadChInterrupts>
 8002240:	4603      	mov	r3, r0
 8002242:	f003 0302 	and.w	r3, r3, #2
 8002246:	2b02      	cmp	r3, #2
 8002248:	f040 8305 	bne.w	8002856 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 800224c:	78fb      	ldrb	r3, [r7, #3]
 800224e:	015a      	lsls	r2, r3, #5
 8002250:	693b      	ldr	r3, [r7, #16]
 8002252:	4413      	add	r3, r2
 8002254:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002258:	461a      	mov	r2, r3
 800225a:	2302      	movs	r3, #2
 800225c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800225e:	78fa      	ldrb	r2, [r7, #3]
 8002260:	6879      	ldr	r1, [r7, #4]
 8002262:	4613      	mov	r3, r2
 8002264:	011b      	lsls	r3, r3, #4
 8002266:	1a9b      	subs	r3, r3, r2
 8002268:	009b      	lsls	r3, r3, #2
 800226a:	440b      	add	r3, r1
 800226c:	334d      	adds	r3, #77	@ 0x4d
 800226e:	781b      	ldrb	r3, [r3, #0]
 8002270:	2b01      	cmp	r3, #1
 8002272:	d114      	bne.n	800229e <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002274:	78fa      	ldrb	r2, [r7, #3]
 8002276:	6879      	ldr	r1, [r7, #4]
 8002278:	4613      	mov	r3, r2
 800227a:	011b      	lsls	r3, r3, #4
 800227c:	1a9b      	subs	r3, r3, r2
 800227e:	009b      	lsls	r3, r3, #2
 8002280:	440b      	add	r3, r1
 8002282:	334d      	adds	r3, #77	@ 0x4d
 8002284:	2202      	movs	r2, #2
 8002286:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002288:	78fa      	ldrb	r2, [r7, #3]
 800228a:	6879      	ldr	r1, [r7, #4]
 800228c:	4613      	mov	r3, r2
 800228e:	011b      	lsls	r3, r3, #4
 8002290:	1a9b      	subs	r3, r3, r2
 8002292:	009b      	lsls	r3, r3, #2
 8002294:	440b      	add	r3, r1
 8002296:	334c      	adds	r3, #76	@ 0x4c
 8002298:	2201      	movs	r2, #1
 800229a:	701a      	strb	r2, [r3, #0]
 800229c:	e2cc      	b.n	8002838 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 800229e:	78fa      	ldrb	r2, [r7, #3]
 80022a0:	6879      	ldr	r1, [r7, #4]
 80022a2:	4613      	mov	r3, r2
 80022a4:	011b      	lsls	r3, r3, #4
 80022a6:	1a9b      	subs	r3, r3, r2
 80022a8:	009b      	lsls	r3, r3, #2
 80022aa:	440b      	add	r3, r1
 80022ac:	334d      	adds	r3, #77	@ 0x4d
 80022ae:	781b      	ldrb	r3, [r3, #0]
 80022b0:	2b06      	cmp	r3, #6
 80022b2:	d114      	bne.n	80022de <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80022b4:	78fa      	ldrb	r2, [r7, #3]
 80022b6:	6879      	ldr	r1, [r7, #4]
 80022b8:	4613      	mov	r3, r2
 80022ba:	011b      	lsls	r3, r3, #4
 80022bc:	1a9b      	subs	r3, r3, r2
 80022be:	009b      	lsls	r3, r3, #2
 80022c0:	440b      	add	r3, r1
 80022c2:	334d      	adds	r3, #77	@ 0x4d
 80022c4:	2202      	movs	r2, #2
 80022c6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 80022c8:	78fa      	ldrb	r2, [r7, #3]
 80022ca:	6879      	ldr	r1, [r7, #4]
 80022cc:	4613      	mov	r3, r2
 80022ce:	011b      	lsls	r3, r3, #4
 80022d0:	1a9b      	subs	r3, r3, r2
 80022d2:	009b      	lsls	r3, r3, #2
 80022d4:	440b      	add	r3, r1
 80022d6:	334c      	adds	r3, #76	@ 0x4c
 80022d8:	2205      	movs	r2, #5
 80022da:	701a      	strb	r2, [r3, #0]
 80022dc:	e2ac      	b.n	8002838 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80022de:	78fa      	ldrb	r2, [r7, #3]
 80022e0:	6879      	ldr	r1, [r7, #4]
 80022e2:	4613      	mov	r3, r2
 80022e4:	011b      	lsls	r3, r3, #4
 80022e6:	1a9b      	subs	r3, r3, r2
 80022e8:	009b      	lsls	r3, r3, #2
 80022ea:	440b      	add	r3, r1
 80022ec:	334d      	adds	r3, #77	@ 0x4d
 80022ee:	781b      	ldrb	r3, [r3, #0]
 80022f0:	2b07      	cmp	r3, #7
 80022f2:	d00b      	beq.n	800230c <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80022f4:	78fa      	ldrb	r2, [r7, #3]
 80022f6:	6879      	ldr	r1, [r7, #4]
 80022f8:	4613      	mov	r3, r2
 80022fa:	011b      	lsls	r3, r3, #4
 80022fc:	1a9b      	subs	r3, r3, r2
 80022fe:	009b      	lsls	r3, r3, #2
 8002300:	440b      	add	r3, r1
 8002302:	334d      	adds	r3, #77	@ 0x4d
 8002304:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002306:	2b09      	cmp	r3, #9
 8002308:	f040 80a6 	bne.w	8002458 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800230c:	78fa      	ldrb	r2, [r7, #3]
 800230e:	6879      	ldr	r1, [r7, #4]
 8002310:	4613      	mov	r3, r2
 8002312:	011b      	lsls	r3, r3, #4
 8002314:	1a9b      	subs	r3, r3, r2
 8002316:	009b      	lsls	r3, r3, #2
 8002318:	440b      	add	r3, r1
 800231a:	334d      	adds	r3, #77	@ 0x4d
 800231c:	2202      	movs	r2, #2
 800231e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002320:	78fa      	ldrb	r2, [r7, #3]
 8002322:	6879      	ldr	r1, [r7, #4]
 8002324:	4613      	mov	r3, r2
 8002326:	011b      	lsls	r3, r3, #4
 8002328:	1a9b      	subs	r3, r3, r2
 800232a:	009b      	lsls	r3, r3, #2
 800232c:	440b      	add	r3, r1
 800232e:	3344      	adds	r3, #68	@ 0x44
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	1c59      	adds	r1, r3, #1
 8002334:	6878      	ldr	r0, [r7, #4]
 8002336:	4613      	mov	r3, r2
 8002338:	011b      	lsls	r3, r3, #4
 800233a:	1a9b      	subs	r3, r3, r2
 800233c:	009b      	lsls	r3, r3, #2
 800233e:	4403      	add	r3, r0
 8002340:	3344      	adds	r3, #68	@ 0x44
 8002342:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002344:	78fa      	ldrb	r2, [r7, #3]
 8002346:	6879      	ldr	r1, [r7, #4]
 8002348:	4613      	mov	r3, r2
 800234a:	011b      	lsls	r3, r3, #4
 800234c:	1a9b      	subs	r3, r3, r2
 800234e:	009b      	lsls	r3, r3, #2
 8002350:	440b      	add	r3, r1
 8002352:	3344      	adds	r3, #68	@ 0x44
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	2b02      	cmp	r3, #2
 8002358:	d943      	bls.n	80023e2 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800235a:	78fa      	ldrb	r2, [r7, #3]
 800235c:	6879      	ldr	r1, [r7, #4]
 800235e:	4613      	mov	r3, r2
 8002360:	011b      	lsls	r3, r3, #4
 8002362:	1a9b      	subs	r3, r3, r2
 8002364:	009b      	lsls	r3, r3, #2
 8002366:	440b      	add	r3, r1
 8002368:	3344      	adds	r3, #68	@ 0x44
 800236a:	2200      	movs	r2, #0
 800236c:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 800236e:	78fa      	ldrb	r2, [r7, #3]
 8002370:	6879      	ldr	r1, [r7, #4]
 8002372:	4613      	mov	r3, r2
 8002374:	011b      	lsls	r3, r3, #4
 8002376:	1a9b      	subs	r3, r3, r2
 8002378:	009b      	lsls	r3, r3, #2
 800237a:	440b      	add	r3, r1
 800237c:	331a      	adds	r3, #26
 800237e:	781b      	ldrb	r3, [r3, #0]
 8002380:	2b01      	cmp	r3, #1
 8002382:	d123      	bne.n	80023cc <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8002384:	78fa      	ldrb	r2, [r7, #3]
 8002386:	6879      	ldr	r1, [r7, #4]
 8002388:	4613      	mov	r3, r2
 800238a:	011b      	lsls	r3, r3, #4
 800238c:	1a9b      	subs	r3, r3, r2
 800238e:	009b      	lsls	r3, r3, #2
 8002390:	440b      	add	r3, r1
 8002392:	331b      	adds	r3, #27
 8002394:	2200      	movs	r2, #0
 8002396:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8002398:	78fa      	ldrb	r2, [r7, #3]
 800239a:	6879      	ldr	r1, [r7, #4]
 800239c:	4613      	mov	r3, r2
 800239e:	011b      	lsls	r3, r3, #4
 80023a0:	1a9b      	subs	r3, r3, r2
 80023a2:	009b      	lsls	r3, r3, #2
 80023a4:	440b      	add	r3, r1
 80023a6:	331c      	adds	r3, #28
 80023a8:	2200      	movs	r2, #0
 80023aa:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80023ac:	78fb      	ldrb	r3, [r7, #3]
 80023ae:	015a      	lsls	r2, r3, #5
 80023b0:	693b      	ldr	r3, [r7, #16]
 80023b2:	4413      	add	r3, r2
 80023b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80023b8:	685b      	ldr	r3, [r3, #4]
 80023ba:	78fa      	ldrb	r2, [r7, #3]
 80023bc:	0151      	lsls	r1, r2, #5
 80023be:	693a      	ldr	r2, [r7, #16]
 80023c0:	440a      	add	r2, r1
 80023c2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80023c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80023ca:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 80023cc:	78fa      	ldrb	r2, [r7, #3]
 80023ce:	6879      	ldr	r1, [r7, #4]
 80023d0:	4613      	mov	r3, r2
 80023d2:	011b      	lsls	r3, r3, #4
 80023d4:	1a9b      	subs	r3, r3, r2
 80023d6:	009b      	lsls	r3, r3, #2
 80023d8:	440b      	add	r3, r1
 80023da:	334c      	adds	r3, #76	@ 0x4c
 80023dc:	2204      	movs	r2, #4
 80023de:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80023e0:	e229      	b.n	8002836 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80023e2:	78fa      	ldrb	r2, [r7, #3]
 80023e4:	6879      	ldr	r1, [r7, #4]
 80023e6:	4613      	mov	r3, r2
 80023e8:	011b      	lsls	r3, r3, #4
 80023ea:	1a9b      	subs	r3, r3, r2
 80023ec:	009b      	lsls	r3, r3, #2
 80023ee:	440b      	add	r3, r1
 80023f0:	334c      	adds	r3, #76	@ 0x4c
 80023f2:	2202      	movs	r2, #2
 80023f4:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80023f6:	78fa      	ldrb	r2, [r7, #3]
 80023f8:	6879      	ldr	r1, [r7, #4]
 80023fa:	4613      	mov	r3, r2
 80023fc:	011b      	lsls	r3, r3, #4
 80023fe:	1a9b      	subs	r3, r3, r2
 8002400:	009b      	lsls	r3, r3, #2
 8002402:	440b      	add	r3, r1
 8002404:	3326      	adds	r3, #38	@ 0x26
 8002406:	781b      	ldrb	r3, [r3, #0]
 8002408:	2b00      	cmp	r3, #0
 800240a:	d00b      	beq.n	8002424 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800240c:	78fa      	ldrb	r2, [r7, #3]
 800240e:	6879      	ldr	r1, [r7, #4]
 8002410:	4613      	mov	r3, r2
 8002412:	011b      	lsls	r3, r3, #4
 8002414:	1a9b      	subs	r3, r3, r2
 8002416:	009b      	lsls	r3, r3, #2
 8002418:	440b      	add	r3, r1
 800241a:	3326      	adds	r3, #38	@ 0x26
 800241c:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800241e:	2b02      	cmp	r3, #2
 8002420:	f040 8209 	bne.w	8002836 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002424:	78fb      	ldrb	r3, [r7, #3]
 8002426:	015a      	lsls	r2, r3, #5
 8002428:	693b      	ldr	r3, [r7, #16]
 800242a:	4413      	add	r3, r2
 800242c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800243a:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002442:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002444:	78fb      	ldrb	r3, [r7, #3]
 8002446:	015a      	lsls	r2, r3, #5
 8002448:	693b      	ldr	r3, [r7, #16]
 800244a:	4413      	add	r3, r2
 800244c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002450:	461a      	mov	r2, r3
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002456:	e1ee      	b.n	8002836 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8002458:	78fa      	ldrb	r2, [r7, #3]
 800245a:	6879      	ldr	r1, [r7, #4]
 800245c:	4613      	mov	r3, r2
 800245e:	011b      	lsls	r3, r3, #4
 8002460:	1a9b      	subs	r3, r3, r2
 8002462:	009b      	lsls	r3, r3, #2
 8002464:	440b      	add	r3, r1
 8002466:	334d      	adds	r3, #77	@ 0x4d
 8002468:	781b      	ldrb	r3, [r3, #0]
 800246a:	2b05      	cmp	r3, #5
 800246c:	f040 80c8 	bne.w	8002600 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002470:	78fa      	ldrb	r2, [r7, #3]
 8002472:	6879      	ldr	r1, [r7, #4]
 8002474:	4613      	mov	r3, r2
 8002476:	011b      	lsls	r3, r3, #4
 8002478:	1a9b      	subs	r3, r3, r2
 800247a:	009b      	lsls	r3, r3, #2
 800247c:	440b      	add	r3, r1
 800247e:	334d      	adds	r3, #77	@ 0x4d
 8002480:	2202      	movs	r2, #2
 8002482:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8002484:	78fa      	ldrb	r2, [r7, #3]
 8002486:	6879      	ldr	r1, [r7, #4]
 8002488:	4613      	mov	r3, r2
 800248a:	011b      	lsls	r3, r3, #4
 800248c:	1a9b      	subs	r3, r3, r2
 800248e:	009b      	lsls	r3, r3, #2
 8002490:	440b      	add	r3, r1
 8002492:	331b      	adds	r3, #27
 8002494:	781b      	ldrb	r3, [r3, #0]
 8002496:	2b01      	cmp	r3, #1
 8002498:	f040 81ce 	bne.w	8002838 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 800249c:	78fa      	ldrb	r2, [r7, #3]
 800249e:	6879      	ldr	r1, [r7, #4]
 80024a0:	4613      	mov	r3, r2
 80024a2:	011b      	lsls	r3, r3, #4
 80024a4:	1a9b      	subs	r3, r3, r2
 80024a6:	009b      	lsls	r3, r3, #2
 80024a8:	440b      	add	r3, r1
 80024aa:	3326      	adds	r3, #38	@ 0x26
 80024ac:	781b      	ldrb	r3, [r3, #0]
 80024ae:	2b03      	cmp	r3, #3
 80024b0:	d16b      	bne.n	800258a <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 80024b2:	78fa      	ldrb	r2, [r7, #3]
 80024b4:	6879      	ldr	r1, [r7, #4]
 80024b6:	4613      	mov	r3, r2
 80024b8:	011b      	lsls	r3, r3, #4
 80024ba:	1a9b      	subs	r3, r3, r2
 80024bc:	009b      	lsls	r3, r3, #2
 80024be:	440b      	add	r3, r1
 80024c0:	3348      	adds	r3, #72	@ 0x48
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	1c59      	adds	r1, r3, #1
 80024c6:	6878      	ldr	r0, [r7, #4]
 80024c8:	4613      	mov	r3, r2
 80024ca:	011b      	lsls	r3, r3, #4
 80024cc:	1a9b      	subs	r3, r3, r2
 80024ce:	009b      	lsls	r3, r3, #2
 80024d0:	4403      	add	r3, r0
 80024d2:	3348      	adds	r3, #72	@ 0x48
 80024d4:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 80024d6:	78fa      	ldrb	r2, [r7, #3]
 80024d8:	6879      	ldr	r1, [r7, #4]
 80024da:	4613      	mov	r3, r2
 80024dc:	011b      	lsls	r3, r3, #4
 80024de:	1a9b      	subs	r3, r3, r2
 80024e0:	009b      	lsls	r3, r3, #2
 80024e2:	440b      	add	r3, r1
 80024e4:	3348      	adds	r3, #72	@ 0x48
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	2b02      	cmp	r3, #2
 80024ea:	d943      	bls.n	8002574 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 80024ec:	78fa      	ldrb	r2, [r7, #3]
 80024ee:	6879      	ldr	r1, [r7, #4]
 80024f0:	4613      	mov	r3, r2
 80024f2:	011b      	lsls	r3, r3, #4
 80024f4:	1a9b      	subs	r3, r3, r2
 80024f6:	009b      	lsls	r3, r3, #2
 80024f8:	440b      	add	r3, r1
 80024fa:	3348      	adds	r3, #72	@ 0x48
 80024fc:	2200      	movs	r2, #0
 80024fe:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8002500:	78fa      	ldrb	r2, [r7, #3]
 8002502:	6879      	ldr	r1, [r7, #4]
 8002504:	4613      	mov	r3, r2
 8002506:	011b      	lsls	r3, r3, #4
 8002508:	1a9b      	subs	r3, r3, r2
 800250a:	009b      	lsls	r3, r3, #2
 800250c:	440b      	add	r3, r1
 800250e:	331b      	adds	r3, #27
 8002510:	2200      	movs	r2, #0
 8002512:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8002514:	78fa      	ldrb	r2, [r7, #3]
 8002516:	6879      	ldr	r1, [r7, #4]
 8002518:	4613      	mov	r3, r2
 800251a:	011b      	lsls	r3, r3, #4
 800251c:	1a9b      	subs	r3, r3, r2
 800251e:	009b      	lsls	r3, r3, #2
 8002520:	440b      	add	r3, r1
 8002522:	3344      	adds	r3, #68	@ 0x44
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	2b02      	cmp	r3, #2
 8002528:	d809      	bhi.n	800253e <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 800252a:	78fa      	ldrb	r2, [r7, #3]
 800252c:	6879      	ldr	r1, [r7, #4]
 800252e:	4613      	mov	r3, r2
 8002530:	011b      	lsls	r3, r3, #4
 8002532:	1a9b      	subs	r3, r3, r2
 8002534:	009b      	lsls	r3, r3, #2
 8002536:	440b      	add	r3, r1
 8002538:	331c      	adds	r3, #28
 800253a:	2201      	movs	r2, #1
 800253c:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800253e:	78fb      	ldrb	r3, [r7, #3]
 8002540:	015a      	lsls	r2, r3, #5
 8002542:	693b      	ldr	r3, [r7, #16]
 8002544:	4413      	add	r3, r2
 8002546:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800254a:	685b      	ldr	r3, [r3, #4]
 800254c:	78fa      	ldrb	r2, [r7, #3]
 800254e:	0151      	lsls	r1, r2, #5
 8002550:	693a      	ldr	r2, [r7, #16]
 8002552:	440a      	add	r2, r1
 8002554:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002558:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800255c:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 800255e:	78fa      	ldrb	r2, [r7, #3]
 8002560:	6879      	ldr	r1, [r7, #4]
 8002562:	4613      	mov	r3, r2
 8002564:	011b      	lsls	r3, r3, #4
 8002566:	1a9b      	subs	r3, r3, r2
 8002568:	009b      	lsls	r3, r3, #2
 800256a:	440b      	add	r3, r1
 800256c:	334c      	adds	r3, #76	@ 0x4c
 800256e:	2204      	movs	r2, #4
 8002570:	701a      	strb	r2, [r3, #0]
 8002572:	e014      	b.n	800259e <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002574:	78fa      	ldrb	r2, [r7, #3]
 8002576:	6879      	ldr	r1, [r7, #4]
 8002578:	4613      	mov	r3, r2
 800257a:	011b      	lsls	r3, r3, #4
 800257c:	1a9b      	subs	r3, r3, r2
 800257e:	009b      	lsls	r3, r3, #2
 8002580:	440b      	add	r3, r1
 8002582:	334c      	adds	r3, #76	@ 0x4c
 8002584:	2202      	movs	r2, #2
 8002586:	701a      	strb	r2, [r3, #0]
 8002588:	e009      	b.n	800259e <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800258a:	78fa      	ldrb	r2, [r7, #3]
 800258c:	6879      	ldr	r1, [r7, #4]
 800258e:	4613      	mov	r3, r2
 8002590:	011b      	lsls	r3, r3, #4
 8002592:	1a9b      	subs	r3, r3, r2
 8002594:	009b      	lsls	r3, r3, #2
 8002596:	440b      	add	r3, r1
 8002598:	334c      	adds	r3, #76	@ 0x4c
 800259a:	2202      	movs	r2, #2
 800259c:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800259e:	78fa      	ldrb	r2, [r7, #3]
 80025a0:	6879      	ldr	r1, [r7, #4]
 80025a2:	4613      	mov	r3, r2
 80025a4:	011b      	lsls	r3, r3, #4
 80025a6:	1a9b      	subs	r3, r3, r2
 80025a8:	009b      	lsls	r3, r3, #2
 80025aa:	440b      	add	r3, r1
 80025ac:	3326      	adds	r3, #38	@ 0x26
 80025ae:	781b      	ldrb	r3, [r3, #0]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d00b      	beq.n	80025cc <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80025b4:	78fa      	ldrb	r2, [r7, #3]
 80025b6:	6879      	ldr	r1, [r7, #4]
 80025b8:	4613      	mov	r3, r2
 80025ba:	011b      	lsls	r3, r3, #4
 80025bc:	1a9b      	subs	r3, r3, r2
 80025be:	009b      	lsls	r3, r3, #2
 80025c0:	440b      	add	r3, r1
 80025c2:	3326      	adds	r3, #38	@ 0x26
 80025c4:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80025c6:	2b02      	cmp	r3, #2
 80025c8:	f040 8136 	bne.w	8002838 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80025cc:	78fb      	ldrb	r3, [r7, #3]
 80025ce:	015a      	lsls	r2, r3, #5
 80025d0:	693b      	ldr	r3, [r7, #16]
 80025d2:	4413      	add	r3, r2
 80025d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80025e2:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80025ea:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80025ec:	78fb      	ldrb	r3, [r7, #3]
 80025ee:	015a      	lsls	r2, r3, #5
 80025f0:	693b      	ldr	r3, [r7, #16]
 80025f2:	4413      	add	r3, r2
 80025f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80025f8:	461a      	mov	r2, r3
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	6013      	str	r3, [r2, #0]
 80025fe:	e11b      	b.n	8002838 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8002600:	78fa      	ldrb	r2, [r7, #3]
 8002602:	6879      	ldr	r1, [r7, #4]
 8002604:	4613      	mov	r3, r2
 8002606:	011b      	lsls	r3, r3, #4
 8002608:	1a9b      	subs	r3, r3, r2
 800260a:	009b      	lsls	r3, r3, #2
 800260c:	440b      	add	r3, r1
 800260e:	334d      	adds	r3, #77	@ 0x4d
 8002610:	781b      	ldrb	r3, [r3, #0]
 8002612:	2b03      	cmp	r3, #3
 8002614:	f040 8081 	bne.w	800271a <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002618:	78fa      	ldrb	r2, [r7, #3]
 800261a:	6879      	ldr	r1, [r7, #4]
 800261c:	4613      	mov	r3, r2
 800261e:	011b      	lsls	r3, r3, #4
 8002620:	1a9b      	subs	r3, r3, r2
 8002622:	009b      	lsls	r3, r3, #2
 8002624:	440b      	add	r3, r1
 8002626:	334d      	adds	r3, #77	@ 0x4d
 8002628:	2202      	movs	r2, #2
 800262a:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800262c:	78fa      	ldrb	r2, [r7, #3]
 800262e:	6879      	ldr	r1, [r7, #4]
 8002630:	4613      	mov	r3, r2
 8002632:	011b      	lsls	r3, r3, #4
 8002634:	1a9b      	subs	r3, r3, r2
 8002636:	009b      	lsls	r3, r3, #2
 8002638:	440b      	add	r3, r1
 800263a:	331b      	adds	r3, #27
 800263c:	781b      	ldrb	r3, [r3, #0]
 800263e:	2b01      	cmp	r3, #1
 8002640:	f040 80fa 	bne.w	8002838 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002644:	78fa      	ldrb	r2, [r7, #3]
 8002646:	6879      	ldr	r1, [r7, #4]
 8002648:	4613      	mov	r3, r2
 800264a:	011b      	lsls	r3, r3, #4
 800264c:	1a9b      	subs	r3, r3, r2
 800264e:	009b      	lsls	r3, r3, #2
 8002650:	440b      	add	r3, r1
 8002652:	334c      	adds	r3, #76	@ 0x4c
 8002654:	2202      	movs	r2, #2
 8002656:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8002658:	78fb      	ldrb	r3, [r7, #3]
 800265a:	015a      	lsls	r2, r3, #5
 800265c:	693b      	ldr	r3, [r7, #16]
 800265e:	4413      	add	r3, r2
 8002660:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	78fa      	ldrb	r2, [r7, #3]
 8002668:	0151      	lsls	r1, r2, #5
 800266a:	693a      	ldr	r2, [r7, #16]
 800266c:	440a      	add	r2, r1
 800266e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002672:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002676:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8002678:	78fb      	ldrb	r3, [r7, #3]
 800267a:	015a      	lsls	r2, r3, #5
 800267c:	693b      	ldr	r3, [r7, #16]
 800267e:	4413      	add	r3, r2
 8002680:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002684:	68db      	ldr	r3, [r3, #12]
 8002686:	78fa      	ldrb	r2, [r7, #3]
 8002688:	0151      	lsls	r1, r2, #5
 800268a:	693a      	ldr	r2, [r7, #16]
 800268c:	440a      	add	r2, r1
 800268e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002692:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002696:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8002698:	78fb      	ldrb	r3, [r7, #3]
 800269a:	015a      	lsls	r2, r3, #5
 800269c:	693b      	ldr	r3, [r7, #16]
 800269e:	4413      	add	r3, r2
 80026a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80026a4:	68db      	ldr	r3, [r3, #12]
 80026a6:	78fa      	ldrb	r2, [r7, #3]
 80026a8:	0151      	lsls	r1, r2, #5
 80026aa:	693a      	ldr	r2, [r7, #16]
 80026ac:	440a      	add	r2, r1
 80026ae:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80026b2:	f023 0320 	bic.w	r3, r3, #32
 80026b6:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80026b8:	78fa      	ldrb	r2, [r7, #3]
 80026ba:	6879      	ldr	r1, [r7, #4]
 80026bc:	4613      	mov	r3, r2
 80026be:	011b      	lsls	r3, r3, #4
 80026c0:	1a9b      	subs	r3, r3, r2
 80026c2:	009b      	lsls	r3, r3, #2
 80026c4:	440b      	add	r3, r1
 80026c6:	3326      	adds	r3, #38	@ 0x26
 80026c8:	781b      	ldrb	r3, [r3, #0]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d00b      	beq.n	80026e6 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80026ce:	78fa      	ldrb	r2, [r7, #3]
 80026d0:	6879      	ldr	r1, [r7, #4]
 80026d2:	4613      	mov	r3, r2
 80026d4:	011b      	lsls	r3, r3, #4
 80026d6:	1a9b      	subs	r3, r3, r2
 80026d8:	009b      	lsls	r3, r3, #2
 80026da:	440b      	add	r3, r1
 80026dc:	3326      	adds	r3, #38	@ 0x26
 80026de:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80026e0:	2b02      	cmp	r3, #2
 80026e2:	f040 80a9 	bne.w	8002838 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80026e6:	78fb      	ldrb	r3, [r7, #3]
 80026e8:	015a      	lsls	r2, r3, #5
 80026ea:	693b      	ldr	r3, [r7, #16]
 80026ec:	4413      	add	r3, r2
 80026ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80026fc:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002704:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002706:	78fb      	ldrb	r3, [r7, #3]
 8002708:	015a      	lsls	r2, r3, #5
 800270a:	693b      	ldr	r3, [r7, #16]
 800270c:	4413      	add	r3, r2
 800270e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002712:	461a      	mov	r2, r3
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	6013      	str	r3, [r2, #0]
 8002718:	e08e      	b.n	8002838 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 800271a:	78fa      	ldrb	r2, [r7, #3]
 800271c:	6879      	ldr	r1, [r7, #4]
 800271e:	4613      	mov	r3, r2
 8002720:	011b      	lsls	r3, r3, #4
 8002722:	1a9b      	subs	r3, r3, r2
 8002724:	009b      	lsls	r3, r3, #2
 8002726:	440b      	add	r3, r1
 8002728:	334d      	adds	r3, #77	@ 0x4d
 800272a:	781b      	ldrb	r3, [r3, #0]
 800272c:	2b04      	cmp	r3, #4
 800272e:	d143      	bne.n	80027b8 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002730:	78fa      	ldrb	r2, [r7, #3]
 8002732:	6879      	ldr	r1, [r7, #4]
 8002734:	4613      	mov	r3, r2
 8002736:	011b      	lsls	r3, r3, #4
 8002738:	1a9b      	subs	r3, r3, r2
 800273a:	009b      	lsls	r3, r3, #2
 800273c:	440b      	add	r3, r1
 800273e:	334d      	adds	r3, #77	@ 0x4d
 8002740:	2202      	movs	r2, #2
 8002742:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002744:	78fa      	ldrb	r2, [r7, #3]
 8002746:	6879      	ldr	r1, [r7, #4]
 8002748:	4613      	mov	r3, r2
 800274a:	011b      	lsls	r3, r3, #4
 800274c:	1a9b      	subs	r3, r3, r2
 800274e:	009b      	lsls	r3, r3, #2
 8002750:	440b      	add	r3, r1
 8002752:	334c      	adds	r3, #76	@ 0x4c
 8002754:	2202      	movs	r2, #2
 8002756:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002758:	78fa      	ldrb	r2, [r7, #3]
 800275a:	6879      	ldr	r1, [r7, #4]
 800275c:	4613      	mov	r3, r2
 800275e:	011b      	lsls	r3, r3, #4
 8002760:	1a9b      	subs	r3, r3, r2
 8002762:	009b      	lsls	r3, r3, #2
 8002764:	440b      	add	r3, r1
 8002766:	3326      	adds	r3, #38	@ 0x26
 8002768:	781b      	ldrb	r3, [r3, #0]
 800276a:	2b00      	cmp	r3, #0
 800276c:	d00a      	beq.n	8002784 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800276e:	78fa      	ldrb	r2, [r7, #3]
 8002770:	6879      	ldr	r1, [r7, #4]
 8002772:	4613      	mov	r3, r2
 8002774:	011b      	lsls	r3, r3, #4
 8002776:	1a9b      	subs	r3, r3, r2
 8002778:	009b      	lsls	r3, r3, #2
 800277a:	440b      	add	r3, r1
 800277c:	3326      	adds	r3, #38	@ 0x26
 800277e:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002780:	2b02      	cmp	r3, #2
 8002782:	d159      	bne.n	8002838 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8002784:	78fb      	ldrb	r3, [r7, #3]
 8002786:	015a      	lsls	r2, r3, #5
 8002788:	693b      	ldr	r3, [r7, #16]
 800278a:	4413      	add	r3, r2
 800278c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800279a:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80027a2:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80027a4:	78fb      	ldrb	r3, [r7, #3]
 80027a6:	015a      	lsls	r2, r3, #5
 80027a8:	693b      	ldr	r3, [r7, #16]
 80027aa:	4413      	add	r3, r2
 80027ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80027b0:	461a      	mov	r2, r3
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	6013      	str	r3, [r2, #0]
 80027b6:	e03f      	b.n	8002838 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 80027b8:	78fa      	ldrb	r2, [r7, #3]
 80027ba:	6879      	ldr	r1, [r7, #4]
 80027bc:	4613      	mov	r3, r2
 80027be:	011b      	lsls	r3, r3, #4
 80027c0:	1a9b      	subs	r3, r3, r2
 80027c2:	009b      	lsls	r3, r3, #2
 80027c4:	440b      	add	r3, r1
 80027c6:	334d      	adds	r3, #77	@ 0x4d
 80027c8:	781b      	ldrb	r3, [r3, #0]
 80027ca:	2b08      	cmp	r3, #8
 80027cc:	d126      	bne.n	800281c <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80027ce:	78fa      	ldrb	r2, [r7, #3]
 80027d0:	6879      	ldr	r1, [r7, #4]
 80027d2:	4613      	mov	r3, r2
 80027d4:	011b      	lsls	r3, r3, #4
 80027d6:	1a9b      	subs	r3, r3, r2
 80027d8:	009b      	lsls	r3, r3, #2
 80027da:	440b      	add	r3, r1
 80027dc:	334d      	adds	r3, #77	@ 0x4d
 80027de:	2202      	movs	r2, #2
 80027e0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80027e2:	78fa      	ldrb	r2, [r7, #3]
 80027e4:	6879      	ldr	r1, [r7, #4]
 80027e6:	4613      	mov	r3, r2
 80027e8:	011b      	lsls	r3, r3, #4
 80027ea:	1a9b      	subs	r3, r3, r2
 80027ec:	009b      	lsls	r3, r3, #2
 80027ee:	440b      	add	r3, r1
 80027f0:	3344      	adds	r3, #68	@ 0x44
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	1c59      	adds	r1, r3, #1
 80027f6:	6878      	ldr	r0, [r7, #4]
 80027f8:	4613      	mov	r3, r2
 80027fa:	011b      	lsls	r3, r3, #4
 80027fc:	1a9b      	subs	r3, r3, r2
 80027fe:	009b      	lsls	r3, r3, #2
 8002800:	4403      	add	r3, r0
 8002802:	3344      	adds	r3, #68	@ 0x44
 8002804:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8002806:	78fa      	ldrb	r2, [r7, #3]
 8002808:	6879      	ldr	r1, [r7, #4]
 800280a:	4613      	mov	r3, r2
 800280c:	011b      	lsls	r3, r3, #4
 800280e:	1a9b      	subs	r3, r3, r2
 8002810:	009b      	lsls	r3, r3, #2
 8002812:	440b      	add	r3, r1
 8002814:	334c      	adds	r3, #76	@ 0x4c
 8002816:	2204      	movs	r2, #4
 8002818:	701a      	strb	r2, [r3, #0]
 800281a:	e00d      	b.n	8002838 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 800281c:	78fa      	ldrb	r2, [r7, #3]
 800281e:	6879      	ldr	r1, [r7, #4]
 8002820:	4613      	mov	r3, r2
 8002822:	011b      	lsls	r3, r3, #4
 8002824:	1a9b      	subs	r3, r3, r2
 8002826:	009b      	lsls	r3, r3, #2
 8002828:	440b      	add	r3, r1
 800282a:	334d      	adds	r3, #77	@ 0x4d
 800282c:	781b      	ldrb	r3, [r3, #0]
 800282e:	2b02      	cmp	r3, #2
 8002830:	f000 8100 	beq.w	8002a34 <HCD_HC_IN_IRQHandler+0xcca>
 8002834:	e000      	b.n	8002838 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002836:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002838:	78fa      	ldrb	r2, [r7, #3]
 800283a:	6879      	ldr	r1, [r7, #4]
 800283c:	4613      	mov	r3, r2
 800283e:	011b      	lsls	r3, r3, #4
 8002840:	1a9b      	subs	r3, r3, r2
 8002842:	009b      	lsls	r3, r3, #2
 8002844:	440b      	add	r3, r1
 8002846:	334c      	adds	r3, #76	@ 0x4c
 8002848:	781a      	ldrb	r2, [r3, #0]
 800284a:	78fb      	ldrb	r3, [r7, #3]
 800284c:	4619      	mov	r1, r3
 800284e:	6878      	ldr	r0, [r7, #4]
 8002850:	f004 fdd8 	bl	8007404 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002854:	e0ef      	b.n	8002a36 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	78fa      	ldrb	r2, [r7, #3]
 800285c:	4611      	mov	r1, r2
 800285e:	4618      	mov	r0, r3
 8002860:	f002 fd0c 	bl	800527c <USB_ReadChInterrupts>
 8002864:	4603      	mov	r3, r0
 8002866:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800286a:	2b40      	cmp	r3, #64	@ 0x40
 800286c:	d12f      	bne.n	80028ce <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800286e:	78fb      	ldrb	r3, [r7, #3]
 8002870:	015a      	lsls	r2, r3, #5
 8002872:	693b      	ldr	r3, [r7, #16]
 8002874:	4413      	add	r3, r2
 8002876:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800287a:	461a      	mov	r2, r3
 800287c:	2340      	movs	r3, #64	@ 0x40
 800287e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8002880:	78fa      	ldrb	r2, [r7, #3]
 8002882:	6879      	ldr	r1, [r7, #4]
 8002884:	4613      	mov	r3, r2
 8002886:	011b      	lsls	r3, r3, #4
 8002888:	1a9b      	subs	r3, r3, r2
 800288a:	009b      	lsls	r3, r3, #2
 800288c:	440b      	add	r3, r1
 800288e:	334d      	adds	r3, #77	@ 0x4d
 8002890:	2205      	movs	r2, #5
 8002892:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8002894:	78fa      	ldrb	r2, [r7, #3]
 8002896:	6879      	ldr	r1, [r7, #4]
 8002898:	4613      	mov	r3, r2
 800289a:	011b      	lsls	r3, r3, #4
 800289c:	1a9b      	subs	r3, r3, r2
 800289e:	009b      	lsls	r3, r3, #2
 80028a0:	440b      	add	r3, r1
 80028a2:	331a      	adds	r3, #26
 80028a4:	781b      	ldrb	r3, [r3, #0]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d109      	bne.n	80028be <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80028aa:	78fa      	ldrb	r2, [r7, #3]
 80028ac:	6879      	ldr	r1, [r7, #4]
 80028ae:	4613      	mov	r3, r2
 80028b0:	011b      	lsls	r3, r3, #4
 80028b2:	1a9b      	subs	r3, r3, r2
 80028b4:	009b      	lsls	r3, r3, #2
 80028b6:	440b      	add	r3, r1
 80028b8:	3344      	adds	r3, #68	@ 0x44
 80028ba:	2200      	movs	r2, #0
 80028bc:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	78fa      	ldrb	r2, [r7, #3]
 80028c4:	4611      	mov	r1, r2
 80028c6:	4618      	mov	r0, r3
 80028c8:	f003 fa51 	bl	8005d6e <USB_HC_Halt>
 80028cc:	e0b3      	b.n	8002a36 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	78fa      	ldrb	r2, [r7, #3]
 80028d4:	4611      	mov	r1, r2
 80028d6:	4618      	mov	r0, r3
 80028d8:	f002 fcd0 	bl	800527c <USB_ReadChInterrupts>
 80028dc:	4603      	mov	r3, r0
 80028de:	f003 0310 	and.w	r3, r3, #16
 80028e2:	2b10      	cmp	r3, #16
 80028e4:	f040 80a7 	bne.w	8002a36 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80028e8:	78fa      	ldrb	r2, [r7, #3]
 80028ea:	6879      	ldr	r1, [r7, #4]
 80028ec:	4613      	mov	r3, r2
 80028ee:	011b      	lsls	r3, r3, #4
 80028f0:	1a9b      	subs	r3, r3, r2
 80028f2:	009b      	lsls	r3, r3, #2
 80028f4:	440b      	add	r3, r1
 80028f6:	3326      	adds	r3, #38	@ 0x26
 80028f8:	781b      	ldrb	r3, [r3, #0]
 80028fa:	2b03      	cmp	r3, #3
 80028fc:	d11b      	bne.n	8002936 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80028fe:	78fa      	ldrb	r2, [r7, #3]
 8002900:	6879      	ldr	r1, [r7, #4]
 8002902:	4613      	mov	r3, r2
 8002904:	011b      	lsls	r3, r3, #4
 8002906:	1a9b      	subs	r3, r3, r2
 8002908:	009b      	lsls	r3, r3, #2
 800290a:	440b      	add	r3, r1
 800290c:	3344      	adds	r3, #68	@ 0x44
 800290e:	2200      	movs	r2, #0
 8002910:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8002912:	78fa      	ldrb	r2, [r7, #3]
 8002914:	6879      	ldr	r1, [r7, #4]
 8002916:	4613      	mov	r3, r2
 8002918:	011b      	lsls	r3, r3, #4
 800291a:	1a9b      	subs	r3, r3, r2
 800291c:	009b      	lsls	r3, r3, #2
 800291e:	440b      	add	r3, r1
 8002920:	334d      	adds	r3, #77	@ 0x4d
 8002922:	2204      	movs	r2, #4
 8002924:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	78fa      	ldrb	r2, [r7, #3]
 800292c:	4611      	mov	r1, r2
 800292e:	4618      	mov	r0, r3
 8002930:	f003 fa1d 	bl	8005d6e <USB_HC_Halt>
 8002934:	e03f      	b.n	80029b6 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002936:	78fa      	ldrb	r2, [r7, #3]
 8002938:	6879      	ldr	r1, [r7, #4]
 800293a:	4613      	mov	r3, r2
 800293c:	011b      	lsls	r3, r3, #4
 800293e:	1a9b      	subs	r3, r3, r2
 8002940:	009b      	lsls	r3, r3, #2
 8002942:	440b      	add	r3, r1
 8002944:	3326      	adds	r3, #38	@ 0x26
 8002946:	781b      	ldrb	r3, [r3, #0]
 8002948:	2b00      	cmp	r3, #0
 800294a:	d00a      	beq.n	8002962 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800294c:	78fa      	ldrb	r2, [r7, #3]
 800294e:	6879      	ldr	r1, [r7, #4]
 8002950:	4613      	mov	r3, r2
 8002952:	011b      	lsls	r3, r3, #4
 8002954:	1a9b      	subs	r3, r3, r2
 8002956:	009b      	lsls	r3, r3, #2
 8002958:	440b      	add	r3, r1
 800295a:	3326      	adds	r3, #38	@ 0x26
 800295c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800295e:	2b02      	cmp	r3, #2
 8002960:	d129      	bne.n	80029b6 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002962:	78fa      	ldrb	r2, [r7, #3]
 8002964:	6879      	ldr	r1, [r7, #4]
 8002966:	4613      	mov	r3, r2
 8002968:	011b      	lsls	r3, r3, #4
 800296a:	1a9b      	subs	r3, r3, r2
 800296c:	009b      	lsls	r3, r3, #2
 800296e:	440b      	add	r3, r1
 8002970:	3344      	adds	r3, #68	@ 0x44
 8002972:	2200      	movs	r2, #0
 8002974:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	799b      	ldrb	r3, [r3, #6]
 800297a:	2b00      	cmp	r3, #0
 800297c:	d00a      	beq.n	8002994 <HCD_HC_IN_IRQHandler+0xc2a>
 800297e:	78fa      	ldrb	r2, [r7, #3]
 8002980:	6879      	ldr	r1, [r7, #4]
 8002982:	4613      	mov	r3, r2
 8002984:	011b      	lsls	r3, r3, #4
 8002986:	1a9b      	subs	r3, r3, r2
 8002988:	009b      	lsls	r3, r3, #2
 800298a:	440b      	add	r3, r1
 800298c:	331b      	adds	r3, #27
 800298e:	781b      	ldrb	r3, [r3, #0]
 8002990:	2b01      	cmp	r3, #1
 8002992:	d110      	bne.n	80029b6 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8002994:	78fa      	ldrb	r2, [r7, #3]
 8002996:	6879      	ldr	r1, [r7, #4]
 8002998:	4613      	mov	r3, r2
 800299a:	011b      	lsls	r3, r3, #4
 800299c:	1a9b      	subs	r3, r3, r2
 800299e:	009b      	lsls	r3, r3, #2
 80029a0:	440b      	add	r3, r1
 80029a2:	334d      	adds	r3, #77	@ 0x4d
 80029a4:	2204      	movs	r2, #4
 80029a6:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	78fa      	ldrb	r2, [r7, #3]
 80029ae:	4611      	mov	r1, r2
 80029b0:	4618      	mov	r0, r3
 80029b2:	f003 f9dc 	bl	8005d6e <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 80029b6:	78fa      	ldrb	r2, [r7, #3]
 80029b8:	6879      	ldr	r1, [r7, #4]
 80029ba:	4613      	mov	r3, r2
 80029bc:	011b      	lsls	r3, r3, #4
 80029be:	1a9b      	subs	r3, r3, r2
 80029c0:	009b      	lsls	r3, r3, #2
 80029c2:	440b      	add	r3, r1
 80029c4:	331b      	adds	r3, #27
 80029c6:	781b      	ldrb	r3, [r3, #0]
 80029c8:	2b01      	cmp	r3, #1
 80029ca:	d129      	bne.n	8002a20 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80029cc:	78fa      	ldrb	r2, [r7, #3]
 80029ce:	6879      	ldr	r1, [r7, #4]
 80029d0:	4613      	mov	r3, r2
 80029d2:	011b      	lsls	r3, r3, #4
 80029d4:	1a9b      	subs	r3, r3, r2
 80029d6:	009b      	lsls	r3, r3, #2
 80029d8:	440b      	add	r3, r1
 80029da:	331b      	adds	r3, #27
 80029dc:	2200      	movs	r2, #0
 80029de:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80029e0:	78fb      	ldrb	r3, [r7, #3]
 80029e2:	015a      	lsls	r2, r3, #5
 80029e4:	693b      	ldr	r3, [r7, #16]
 80029e6:	4413      	add	r3, r2
 80029e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	78fa      	ldrb	r2, [r7, #3]
 80029f0:	0151      	lsls	r1, r2, #5
 80029f2:	693a      	ldr	r2, [r7, #16]
 80029f4:	440a      	add	r2, r1
 80029f6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80029fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80029fe:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8002a00:	78fb      	ldrb	r3, [r7, #3]
 8002a02:	015a      	lsls	r2, r3, #5
 8002a04:	693b      	ldr	r3, [r7, #16]
 8002a06:	4413      	add	r3, r2
 8002a08:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a0c:	68db      	ldr	r3, [r3, #12]
 8002a0e:	78fa      	ldrb	r2, [r7, #3]
 8002a10:	0151      	lsls	r1, r2, #5
 8002a12:	693a      	ldr	r2, [r7, #16]
 8002a14:	440a      	add	r2, r1
 8002a16:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002a1a:	f043 0320 	orr.w	r3, r3, #32
 8002a1e:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002a20:	78fb      	ldrb	r3, [r7, #3]
 8002a22:	015a      	lsls	r2, r3, #5
 8002a24:	693b      	ldr	r3, [r7, #16]
 8002a26:	4413      	add	r3, r2
 8002a28:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a2c:	461a      	mov	r2, r3
 8002a2e:	2310      	movs	r3, #16
 8002a30:	6093      	str	r3, [r2, #8]
 8002a32:	e000      	b.n	8002a36 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8002a34:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8002a36:	3718      	adds	r7, #24
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}

08002a3c <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b086      	sub	sp, #24
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
 8002a44:	460b      	mov	r3, r1
 8002a46:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002a4e:	697b      	ldr	r3, [r7, #20]
 8002a50:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	78fa      	ldrb	r2, [r7, #3]
 8002a58:	4611      	mov	r1, r2
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	f002 fc0e 	bl	800527c <USB_ReadChInterrupts>
 8002a60:	4603      	mov	r3, r0
 8002a62:	f003 0304 	and.w	r3, r3, #4
 8002a66:	2b04      	cmp	r3, #4
 8002a68:	d11b      	bne.n	8002aa2 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002a6a:	78fb      	ldrb	r3, [r7, #3]
 8002a6c:	015a      	lsls	r2, r3, #5
 8002a6e:	693b      	ldr	r3, [r7, #16]
 8002a70:	4413      	add	r3, r2
 8002a72:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a76:	461a      	mov	r2, r3
 8002a78:	2304      	movs	r3, #4
 8002a7a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002a7c:	78fa      	ldrb	r2, [r7, #3]
 8002a7e:	6879      	ldr	r1, [r7, #4]
 8002a80:	4613      	mov	r3, r2
 8002a82:	011b      	lsls	r3, r3, #4
 8002a84:	1a9b      	subs	r3, r3, r2
 8002a86:	009b      	lsls	r3, r3, #2
 8002a88:	440b      	add	r3, r1
 8002a8a:	334d      	adds	r3, #77	@ 0x4d
 8002a8c:	2207      	movs	r2, #7
 8002a8e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	78fa      	ldrb	r2, [r7, #3]
 8002a96:	4611      	mov	r1, r2
 8002a98:	4618      	mov	r0, r3
 8002a9a:	f003 f968 	bl	8005d6e <USB_HC_Halt>
 8002a9e:	f000 bc89 	b.w	80033b4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	78fa      	ldrb	r2, [r7, #3]
 8002aa8:	4611      	mov	r1, r2
 8002aaa:	4618      	mov	r0, r3
 8002aac:	f002 fbe6 	bl	800527c <USB_ReadChInterrupts>
 8002ab0:	4603      	mov	r3, r0
 8002ab2:	f003 0320 	and.w	r3, r3, #32
 8002ab6:	2b20      	cmp	r3, #32
 8002ab8:	f040 8082 	bne.w	8002bc0 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002abc:	78fb      	ldrb	r3, [r7, #3]
 8002abe:	015a      	lsls	r2, r3, #5
 8002ac0:	693b      	ldr	r3, [r7, #16]
 8002ac2:	4413      	add	r3, r2
 8002ac4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ac8:	461a      	mov	r2, r3
 8002aca:	2320      	movs	r3, #32
 8002acc:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8002ace:	78fa      	ldrb	r2, [r7, #3]
 8002ad0:	6879      	ldr	r1, [r7, #4]
 8002ad2:	4613      	mov	r3, r2
 8002ad4:	011b      	lsls	r3, r3, #4
 8002ad6:	1a9b      	subs	r3, r3, r2
 8002ad8:	009b      	lsls	r3, r3, #2
 8002ada:	440b      	add	r3, r1
 8002adc:	3319      	adds	r3, #25
 8002ade:	781b      	ldrb	r3, [r3, #0]
 8002ae0:	2b01      	cmp	r3, #1
 8002ae2:	d124      	bne.n	8002b2e <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8002ae4:	78fa      	ldrb	r2, [r7, #3]
 8002ae6:	6879      	ldr	r1, [r7, #4]
 8002ae8:	4613      	mov	r3, r2
 8002aea:	011b      	lsls	r3, r3, #4
 8002aec:	1a9b      	subs	r3, r3, r2
 8002aee:	009b      	lsls	r3, r3, #2
 8002af0:	440b      	add	r3, r1
 8002af2:	3319      	adds	r3, #25
 8002af4:	2200      	movs	r2, #0
 8002af6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002af8:	78fa      	ldrb	r2, [r7, #3]
 8002afa:	6879      	ldr	r1, [r7, #4]
 8002afc:	4613      	mov	r3, r2
 8002afe:	011b      	lsls	r3, r3, #4
 8002b00:	1a9b      	subs	r3, r3, r2
 8002b02:	009b      	lsls	r3, r3, #2
 8002b04:	440b      	add	r3, r1
 8002b06:	334c      	adds	r3, #76	@ 0x4c
 8002b08:	2202      	movs	r2, #2
 8002b0a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002b0c:	78fa      	ldrb	r2, [r7, #3]
 8002b0e:	6879      	ldr	r1, [r7, #4]
 8002b10:	4613      	mov	r3, r2
 8002b12:	011b      	lsls	r3, r3, #4
 8002b14:	1a9b      	subs	r3, r3, r2
 8002b16:	009b      	lsls	r3, r3, #2
 8002b18:	440b      	add	r3, r1
 8002b1a:	334d      	adds	r3, #77	@ 0x4d
 8002b1c:	2203      	movs	r2, #3
 8002b1e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	78fa      	ldrb	r2, [r7, #3]
 8002b26:	4611      	mov	r1, r2
 8002b28:	4618      	mov	r0, r3
 8002b2a:	f003 f920 	bl	8005d6e <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8002b2e:	78fa      	ldrb	r2, [r7, #3]
 8002b30:	6879      	ldr	r1, [r7, #4]
 8002b32:	4613      	mov	r3, r2
 8002b34:	011b      	lsls	r3, r3, #4
 8002b36:	1a9b      	subs	r3, r3, r2
 8002b38:	009b      	lsls	r3, r3, #2
 8002b3a:	440b      	add	r3, r1
 8002b3c:	331a      	adds	r3, #26
 8002b3e:	781b      	ldrb	r3, [r3, #0]
 8002b40:	2b01      	cmp	r3, #1
 8002b42:	f040 8437 	bne.w	80033b4 <HCD_HC_OUT_IRQHandler+0x978>
 8002b46:	78fa      	ldrb	r2, [r7, #3]
 8002b48:	6879      	ldr	r1, [r7, #4]
 8002b4a:	4613      	mov	r3, r2
 8002b4c:	011b      	lsls	r3, r3, #4
 8002b4e:	1a9b      	subs	r3, r3, r2
 8002b50:	009b      	lsls	r3, r3, #2
 8002b52:	440b      	add	r3, r1
 8002b54:	331b      	adds	r3, #27
 8002b56:	781b      	ldrb	r3, [r3, #0]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	f040 842b 	bne.w	80033b4 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8002b5e:	78fa      	ldrb	r2, [r7, #3]
 8002b60:	6879      	ldr	r1, [r7, #4]
 8002b62:	4613      	mov	r3, r2
 8002b64:	011b      	lsls	r3, r3, #4
 8002b66:	1a9b      	subs	r3, r3, r2
 8002b68:	009b      	lsls	r3, r3, #2
 8002b6a:	440b      	add	r3, r1
 8002b6c:	3326      	adds	r3, #38	@ 0x26
 8002b6e:	781b      	ldrb	r3, [r3, #0]
 8002b70:	2b01      	cmp	r3, #1
 8002b72:	d009      	beq.n	8002b88 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8002b74:	78fa      	ldrb	r2, [r7, #3]
 8002b76:	6879      	ldr	r1, [r7, #4]
 8002b78:	4613      	mov	r3, r2
 8002b7a:	011b      	lsls	r3, r3, #4
 8002b7c:	1a9b      	subs	r3, r3, r2
 8002b7e:	009b      	lsls	r3, r3, #2
 8002b80:	440b      	add	r3, r1
 8002b82:	331b      	adds	r3, #27
 8002b84:	2201      	movs	r2, #1
 8002b86:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8002b88:	78fa      	ldrb	r2, [r7, #3]
 8002b8a:	6879      	ldr	r1, [r7, #4]
 8002b8c:	4613      	mov	r3, r2
 8002b8e:	011b      	lsls	r3, r3, #4
 8002b90:	1a9b      	subs	r3, r3, r2
 8002b92:	009b      	lsls	r3, r3, #2
 8002b94:	440b      	add	r3, r1
 8002b96:	334d      	adds	r3, #77	@ 0x4d
 8002b98:	2203      	movs	r2, #3
 8002b9a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	78fa      	ldrb	r2, [r7, #3]
 8002ba2:	4611      	mov	r1, r2
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f003 f8e2 	bl	8005d6e <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8002baa:	78fa      	ldrb	r2, [r7, #3]
 8002bac:	6879      	ldr	r1, [r7, #4]
 8002bae:	4613      	mov	r3, r2
 8002bb0:	011b      	lsls	r3, r3, #4
 8002bb2:	1a9b      	subs	r3, r3, r2
 8002bb4:	009b      	lsls	r3, r3, #2
 8002bb6:	440b      	add	r3, r1
 8002bb8:	3344      	adds	r3, #68	@ 0x44
 8002bba:	2200      	movs	r2, #0
 8002bbc:	601a      	str	r2, [r3, #0]
 8002bbe:	e3f9      	b.n	80033b4 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	78fa      	ldrb	r2, [r7, #3]
 8002bc6:	4611      	mov	r1, r2
 8002bc8:	4618      	mov	r0, r3
 8002bca:	f002 fb57 	bl	800527c <USB_ReadChInterrupts>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002bd4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002bd8:	d111      	bne.n	8002bfe <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002bda:	78fb      	ldrb	r3, [r7, #3]
 8002bdc:	015a      	lsls	r2, r3, #5
 8002bde:	693b      	ldr	r3, [r7, #16]
 8002be0:	4413      	add	r3, r2
 8002be2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002be6:	461a      	mov	r2, r3
 8002be8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002bec:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	78fa      	ldrb	r2, [r7, #3]
 8002bf4:	4611      	mov	r1, r2
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	f003 f8b9 	bl	8005d6e <USB_HC_Halt>
 8002bfc:	e3da      	b.n	80033b4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	78fa      	ldrb	r2, [r7, #3]
 8002c04:	4611      	mov	r1, r2
 8002c06:	4618      	mov	r0, r3
 8002c08:	f002 fb38 	bl	800527c <USB_ReadChInterrupts>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	f003 0301 	and.w	r3, r3, #1
 8002c12:	2b01      	cmp	r3, #1
 8002c14:	d168      	bne.n	8002ce8 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8002c16:	78fa      	ldrb	r2, [r7, #3]
 8002c18:	6879      	ldr	r1, [r7, #4]
 8002c1a:	4613      	mov	r3, r2
 8002c1c:	011b      	lsls	r3, r3, #4
 8002c1e:	1a9b      	subs	r3, r3, r2
 8002c20:	009b      	lsls	r3, r3, #2
 8002c22:	440b      	add	r3, r1
 8002c24:	3344      	adds	r3, #68	@ 0x44
 8002c26:	2200      	movs	r2, #0
 8002c28:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	78fa      	ldrb	r2, [r7, #3]
 8002c30:	4611      	mov	r1, r2
 8002c32:	4618      	mov	r0, r3
 8002c34:	f002 fb22 	bl	800527c <USB_ReadChInterrupts>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c3e:	2b40      	cmp	r3, #64	@ 0x40
 8002c40:	d112      	bne.n	8002c68 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8002c42:	78fa      	ldrb	r2, [r7, #3]
 8002c44:	6879      	ldr	r1, [r7, #4]
 8002c46:	4613      	mov	r3, r2
 8002c48:	011b      	lsls	r3, r3, #4
 8002c4a:	1a9b      	subs	r3, r3, r2
 8002c4c:	009b      	lsls	r3, r3, #2
 8002c4e:	440b      	add	r3, r1
 8002c50:	3319      	adds	r3, #25
 8002c52:	2201      	movs	r2, #1
 8002c54:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002c56:	78fb      	ldrb	r3, [r7, #3]
 8002c58:	015a      	lsls	r2, r3, #5
 8002c5a:	693b      	ldr	r3, [r7, #16]
 8002c5c:	4413      	add	r3, r2
 8002c5e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c62:	461a      	mov	r2, r3
 8002c64:	2340      	movs	r3, #64	@ 0x40
 8002c66:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8002c68:	78fa      	ldrb	r2, [r7, #3]
 8002c6a:	6879      	ldr	r1, [r7, #4]
 8002c6c:	4613      	mov	r3, r2
 8002c6e:	011b      	lsls	r3, r3, #4
 8002c70:	1a9b      	subs	r3, r3, r2
 8002c72:	009b      	lsls	r3, r3, #2
 8002c74:	440b      	add	r3, r1
 8002c76:	331b      	adds	r3, #27
 8002c78:	781b      	ldrb	r3, [r3, #0]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d019      	beq.n	8002cb2 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002c7e:	78fa      	ldrb	r2, [r7, #3]
 8002c80:	6879      	ldr	r1, [r7, #4]
 8002c82:	4613      	mov	r3, r2
 8002c84:	011b      	lsls	r3, r3, #4
 8002c86:	1a9b      	subs	r3, r3, r2
 8002c88:	009b      	lsls	r3, r3, #2
 8002c8a:	440b      	add	r3, r1
 8002c8c:	331b      	adds	r3, #27
 8002c8e:	2200      	movs	r2, #0
 8002c90:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002c92:	78fb      	ldrb	r3, [r7, #3]
 8002c94:	015a      	lsls	r2, r3, #5
 8002c96:	693b      	ldr	r3, [r7, #16]
 8002c98:	4413      	add	r3, r2
 8002c9a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	78fa      	ldrb	r2, [r7, #3]
 8002ca2:	0151      	lsls	r1, r2, #5
 8002ca4:	693a      	ldr	r2, [r7, #16]
 8002ca6:	440a      	add	r2, r1
 8002ca8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002cac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002cb0:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002cb2:	78fb      	ldrb	r3, [r7, #3]
 8002cb4:	015a      	lsls	r2, r3, #5
 8002cb6:	693b      	ldr	r3, [r7, #16]
 8002cb8:	4413      	add	r3, r2
 8002cba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002cbe:	461a      	mov	r2, r3
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8002cc4:	78fa      	ldrb	r2, [r7, #3]
 8002cc6:	6879      	ldr	r1, [r7, #4]
 8002cc8:	4613      	mov	r3, r2
 8002cca:	011b      	lsls	r3, r3, #4
 8002ccc:	1a9b      	subs	r3, r3, r2
 8002cce:	009b      	lsls	r3, r3, #2
 8002cd0:	440b      	add	r3, r1
 8002cd2:	334d      	adds	r3, #77	@ 0x4d
 8002cd4:	2201      	movs	r2, #1
 8002cd6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	78fa      	ldrb	r2, [r7, #3]
 8002cde:	4611      	mov	r1, r2
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f003 f844 	bl	8005d6e <USB_HC_Halt>
 8002ce6:	e365      	b.n	80033b4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	78fa      	ldrb	r2, [r7, #3]
 8002cee:	4611      	mov	r1, r2
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	f002 fac3 	bl	800527c <USB_ReadChInterrupts>
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cfc:	2b40      	cmp	r3, #64	@ 0x40
 8002cfe:	d139      	bne.n	8002d74 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8002d00:	78fa      	ldrb	r2, [r7, #3]
 8002d02:	6879      	ldr	r1, [r7, #4]
 8002d04:	4613      	mov	r3, r2
 8002d06:	011b      	lsls	r3, r3, #4
 8002d08:	1a9b      	subs	r3, r3, r2
 8002d0a:	009b      	lsls	r3, r3, #2
 8002d0c:	440b      	add	r3, r1
 8002d0e:	334d      	adds	r3, #77	@ 0x4d
 8002d10:	2205      	movs	r2, #5
 8002d12:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8002d14:	78fa      	ldrb	r2, [r7, #3]
 8002d16:	6879      	ldr	r1, [r7, #4]
 8002d18:	4613      	mov	r3, r2
 8002d1a:	011b      	lsls	r3, r3, #4
 8002d1c:	1a9b      	subs	r3, r3, r2
 8002d1e:	009b      	lsls	r3, r3, #2
 8002d20:	440b      	add	r3, r1
 8002d22:	331a      	adds	r3, #26
 8002d24:	781b      	ldrb	r3, [r3, #0]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d109      	bne.n	8002d3e <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8002d2a:	78fa      	ldrb	r2, [r7, #3]
 8002d2c:	6879      	ldr	r1, [r7, #4]
 8002d2e:	4613      	mov	r3, r2
 8002d30:	011b      	lsls	r3, r3, #4
 8002d32:	1a9b      	subs	r3, r3, r2
 8002d34:	009b      	lsls	r3, r3, #2
 8002d36:	440b      	add	r3, r1
 8002d38:	3319      	adds	r3, #25
 8002d3a:	2201      	movs	r2, #1
 8002d3c:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8002d3e:	78fa      	ldrb	r2, [r7, #3]
 8002d40:	6879      	ldr	r1, [r7, #4]
 8002d42:	4613      	mov	r3, r2
 8002d44:	011b      	lsls	r3, r3, #4
 8002d46:	1a9b      	subs	r3, r3, r2
 8002d48:	009b      	lsls	r3, r3, #2
 8002d4a:	440b      	add	r3, r1
 8002d4c:	3344      	adds	r3, #68	@ 0x44
 8002d4e:	2200      	movs	r2, #0
 8002d50:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	78fa      	ldrb	r2, [r7, #3]
 8002d58:	4611      	mov	r1, r2
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f003 f807 	bl	8005d6e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002d60:	78fb      	ldrb	r3, [r7, #3]
 8002d62:	015a      	lsls	r2, r3, #5
 8002d64:	693b      	ldr	r3, [r7, #16]
 8002d66:	4413      	add	r3, r2
 8002d68:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d6c:	461a      	mov	r2, r3
 8002d6e:	2340      	movs	r3, #64	@ 0x40
 8002d70:	6093      	str	r3, [r2, #8]
 8002d72:	e31f      	b.n	80033b4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	78fa      	ldrb	r2, [r7, #3]
 8002d7a:	4611      	mov	r1, r2
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	f002 fa7d 	bl	800527c <USB_ReadChInterrupts>
 8002d82:	4603      	mov	r3, r0
 8002d84:	f003 0308 	and.w	r3, r3, #8
 8002d88:	2b08      	cmp	r3, #8
 8002d8a:	d11a      	bne.n	8002dc2 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002d8c:	78fb      	ldrb	r3, [r7, #3]
 8002d8e:	015a      	lsls	r2, r3, #5
 8002d90:	693b      	ldr	r3, [r7, #16]
 8002d92:	4413      	add	r3, r2
 8002d94:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d98:	461a      	mov	r2, r3
 8002d9a:	2308      	movs	r3, #8
 8002d9c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8002d9e:	78fa      	ldrb	r2, [r7, #3]
 8002da0:	6879      	ldr	r1, [r7, #4]
 8002da2:	4613      	mov	r3, r2
 8002da4:	011b      	lsls	r3, r3, #4
 8002da6:	1a9b      	subs	r3, r3, r2
 8002da8:	009b      	lsls	r3, r3, #2
 8002daa:	440b      	add	r3, r1
 8002dac:	334d      	adds	r3, #77	@ 0x4d
 8002dae:	2206      	movs	r2, #6
 8002db0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	78fa      	ldrb	r2, [r7, #3]
 8002db8:	4611      	mov	r1, r2
 8002dba:	4618      	mov	r0, r3
 8002dbc:	f002 ffd7 	bl	8005d6e <USB_HC_Halt>
 8002dc0:	e2f8      	b.n	80033b4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	78fa      	ldrb	r2, [r7, #3]
 8002dc8:	4611      	mov	r1, r2
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f002 fa56 	bl	800527c <USB_ReadChInterrupts>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	f003 0310 	and.w	r3, r3, #16
 8002dd6:	2b10      	cmp	r3, #16
 8002dd8:	d144      	bne.n	8002e64 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8002dda:	78fa      	ldrb	r2, [r7, #3]
 8002ddc:	6879      	ldr	r1, [r7, #4]
 8002dde:	4613      	mov	r3, r2
 8002de0:	011b      	lsls	r3, r3, #4
 8002de2:	1a9b      	subs	r3, r3, r2
 8002de4:	009b      	lsls	r3, r3, #2
 8002de6:	440b      	add	r3, r1
 8002de8:	3344      	adds	r3, #68	@ 0x44
 8002dea:	2200      	movs	r2, #0
 8002dec:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8002dee:	78fa      	ldrb	r2, [r7, #3]
 8002df0:	6879      	ldr	r1, [r7, #4]
 8002df2:	4613      	mov	r3, r2
 8002df4:	011b      	lsls	r3, r3, #4
 8002df6:	1a9b      	subs	r3, r3, r2
 8002df8:	009b      	lsls	r3, r3, #2
 8002dfa:	440b      	add	r3, r1
 8002dfc:	334d      	adds	r3, #77	@ 0x4d
 8002dfe:	2204      	movs	r2, #4
 8002e00:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8002e02:	78fa      	ldrb	r2, [r7, #3]
 8002e04:	6879      	ldr	r1, [r7, #4]
 8002e06:	4613      	mov	r3, r2
 8002e08:	011b      	lsls	r3, r3, #4
 8002e0a:	1a9b      	subs	r3, r3, r2
 8002e0c:	009b      	lsls	r3, r3, #2
 8002e0e:	440b      	add	r3, r1
 8002e10:	3319      	adds	r3, #25
 8002e12:	781b      	ldrb	r3, [r3, #0]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d114      	bne.n	8002e42 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8002e18:	78fa      	ldrb	r2, [r7, #3]
 8002e1a:	6879      	ldr	r1, [r7, #4]
 8002e1c:	4613      	mov	r3, r2
 8002e1e:	011b      	lsls	r3, r3, #4
 8002e20:	1a9b      	subs	r3, r3, r2
 8002e22:	009b      	lsls	r3, r3, #2
 8002e24:	440b      	add	r3, r1
 8002e26:	3318      	adds	r3, #24
 8002e28:	781b      	ldrb	r3, [r3, #0]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d109      	bne.n	8002e42 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8002e2e:	78fa      	ldrb	r2, [r7, #3]
 8002e30:	6879      	ldr	r1, [r7, #4]
 8002e32:	4613      	mov	r3, r2
 8002e34:	011b      	lsls	r3, r3, #4
 8002e36:	1a9b      	subs	r3, r3, r2
 8002e38:	009b      	lsls	r3, r3, #2
 8002e3a:	440b      	add	r3, r1
 8002e3c:	3319      	adds	r3, #25
 8002e3e:	2201      	movs	r2, #1
 8002e40:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	78fa      	ldrb	r2, [r7, #3]
 8002e48:	4611      	mov	r1, r2
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	f002 ff8f 	bl	8005d6e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002e50:	78fb      	ldrb	r3, [r7, #3]
 8002e52:	015a      	lsls	r2, r3, #5
 8002e54:	693b      	ldr	r3, [r7, #16]
 8002e56:	4413      	add	r3, r2
 8002e58:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e5c:	461a      	mov	r2, r3
 8002e5e:	2310      	movs	r3, #16
 8002e60:	6093      	str	r3, [r2, #8]
 8002e62:	e2a7      	b.n	80033b4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	78fa      	ldrb	r2, [r7, #3]
 8002e6a:	4611      	mov	r1, r2
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	f002 fa05 	bl	800527c <USB_ReadChInterrupts>
 8002e72:	4603      	mov	r3, r0
 8002e74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e78:	2b80      	cmp	r3, #128	@ 0x80
 8002e7a:	f040 8083 	bne.w	8002f84 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	799b      	ldrb	r3, [r3, #6]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d111      	bne.n	8002eaa <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8002e86:	78fa      	ldrb	r2, [r7, #3]
 8002e88:	6879      	ldr	r1, [r7, #4]
 8002e8a:	4613      	mov	r3, r2
 8002e8c:	011b      	lsls	r3, r3, #4
 8002e8e:	1a9b      	subs	r3, r3, r2
 8002e90:	009b      	lsls	r3, r3, #2
 8002e92:	440b      	add	r3, r1
 8002e94:	334d      	adds	r3, #77	@ 0x4d
 8002e96:	2207      	movs	r2, #7
 8002e98:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	78fa      	ldrb	r2, [r7, #3]
 8002ea0:	4611      	mov	r1, r2
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	f002 ff63 	bl	8005d6e <USB_HC_Halt>
 8002ea8:	e062      	b.n	8002f70 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8002eaa:	78fa      	ldrb	r2, [r7, #3]
 8002eac:	6879      	ldr	r1, [r7, #4]
 8002eae:	4613      	mov	r3, r2
 8002eb0:	011b      	lsls	r3, r3, #4
 8002eb2:	1a9b      	subs	r3, r3, r2
 8002eb4:	009b      	lsls	r3, r3, #2
 8002eb6:	440b      	add	r3, r1
 8002eb8:	3344      	adds	r3, #68	@ 0x44
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	1c59      	adds	r1, r3, #1
 8002ebe:	6878      	ldr	r0, [r7, #4]
 8002ec0:	4613      	mov	r3, r2
 8002ec2:	011b      	lsls	r3, r3, #4
 8002ec4:	1a9b      	subs	r3, r3, r2
 8002ec6:	009b      	lsls	r3, r3, #2
 8002ec8:	4403      	add	r3, r0
 8002eca:	3344      	adds	r3, #68	@ 0x44
 8002ecc:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002ece:	78fa      	ldrb	r2, [r7, #3]
 8002ed0:	6879      	ldr	r1, [r7, #4]
 8002ed2:	4613      	mov	r3, r2
 8002ed4:	011b      	lsls	r3, r3, #4
 8002ed6:	1a9b      	subs	r3, r3, r2
 8002ed8:	009b      	lsls	r3, r3, #2
 8002eda:	440b      	add	r3, r1
 8002edc:	3344      	adds	r3, #68	@ 0x44
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	2b02      	cmp	r3, #2
 8002ee2:	d922      	bls.n	8002f2a <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8002ee4:	78fa      	ldrb	r2, [r7, #3]
 8002ee6:	6879      	ldr	r1, [r7, #4]
 8002ee8:	4613      	mov	r3, r2
 8002eea:	011b      	lsls	r3, r3, #4
 8002eec:	1a9b      	subs	r3, r3, r2
 8002eee:	009b      	lsls	r3, r3, #2
 8002ef0:	440b      	add	r3, r1
 8002ef2:	3344      	adds	r3, #68	@ 0x44
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8002ef8:	78fa      	ldrb	r2, [r7, #3]
 8002efa:	6879      	ldr	r1, [r7, #4]
 8002efc:	4613      	mov	r3, r2
 8002efe:	011b      	lsls	r3, r3, #4
 8002f00:	1a9b      	subs	r3, r3, r2
 8002f02:	009b      	lsls	r3, r3, #2
 8002f04:	440b      	add	r3, r1
 8002f06:	334c      	adds	r3, #76	@ 0x4c
 8002f08:	2204      	movs	r2, #4
 8002f0a:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002f0c:	78fa      	ldrb	r2, [r7, #3]
 8002f0e:	6879      	ldr	r1, [r7, #4]
 8002f10:	4613      	mov	r3, r2
 8002f12:	011b      	lsls	r3, r3, #4
 8002f14:	1a9b      	subs	r3, r3, r2
 8002f16:	009b      	lsls	r3, r3, #2
 8002f18:	440b      	add	r3, r1
 8002f1a:	334c      	adds	r3, #76	@ 0x4c
 8002f1c:	781a      	ldrb	r2, [r3, #0]
 8002f1e:	78fb      	ldrb	r3, [r7, #3]
 8002f20:	4619      	mov	r1, r3
 8002f22:	6878      	ldr	r0, [r7, #4]
 8002f24:	f004 fa6e 	bl	8007404 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002f28:	e022      	b.n	8002f70 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002f2a:	78fa      	ldrb	r2, [r7, #3]
 8002f2c:	6879      	ldr	r1, [r7, #4]
 8002f2e:	4613      	mov	r3, r2
 8002f30:	011b      	lsls	r3, r3, #4
 8002f32:	1a9b      	subs	r3, r3, r2
 8002f34:	009b      	lsls	r3, r3, #2
 8002f36:	440b      	add	r3, r1
 8002f38:	334c      	adds	r3, #76	@ 0x4c
 8002f3a:	2202      	movs	r2, #2
 8002f3c:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8002f3e:	78fb      	ldrb	r3, [r7, #3]
 8002f40:	015a      	lsls	r2, r3, #5
 8002f42:	693b      	ldr	r3, [r7, #16]
 8002f44:	4413      	add	r3, r2
 8002f46:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002f54:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002f5c:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8002f5e:	78fb      	ldrb	r3, [r7, #3]
 8002f60:	015a      	lsls	r2, r3, #5
 8002f62:	693b      	ldr	r3, [r7, #16]
 8002f64:	4413      	add	r3, r2
 8002f66:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f6a:	461a      	mov	r2, r3
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8002f70:	78fb      	ldrb	r3, [r7, #3]
 8002f72:	015a      	lsls	r2, r3, #5
 8002f74:	693b      	ldr	r3, [r7, #16]
 8002f76:	4413      	add	r3, r2
 8002f78:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f7c:	461a      	mov	r2, r3
 8002f7e:	2380      	movs	r3, #128	@ 0x80
 8002f80:	6093      	str	r3, [r2, #8]
 8002f82:	e217      	b.n	80033b4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	78fa      	ldrb	r2, [r7, #3]
 8002f8a:	4611      	mov	r1, r2
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	f002 f975 	bl	800527c <USB_ReadChInterrupts>
 8002f92:	4603      	mov	r3, r0
 8002f94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f98:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f9c:	d11b      	bne.n	8002fd6 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8002f9e:	78fa      	ldrb	r2, [r7, #3]
 8002fa0:	6879      	ldr	r1, [r7, #4]
 8002fa2:	4613      	mov	r3, r2
 8002fa4:	011b      	lsls	r3, r3, #4
 8002fa6:	1a9b      	subs	r3, r3, r2
 8002fa8:	009b      	lsls	r3, r3, #2
 8002faa:	440b      	add	r3, r1
 8002fac:	334d      	adds	r3, #77	@ 0x4d
 8002fae:	2209      	movs	r2, #9
 8002fb0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	78fa      	ldrb	r2, [r7, #3]
 8002fb8:	4611      	mov	r1, r2
 8002fba:	4618      	mov	r0, r3
 8002fbc:	f002 fed7 	bl	8005d6e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8002fc0:	78fb      	ldrb	r3, [r7, #3]
 8002fc2:	015a      	lsls	r2, r3, #5
 8002fc4:	693b      	ldr	r3, [r7, #16]
 8002fc6:	4413      	add	r3, r2
 8002fc8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002fcc:	461a      	mov	r2, r3
 8002fce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002fd2:	6093      	str	r3, [r2, #8]
 8002fd4:	e1ee      	b.n	80033b4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	78fa      	ldrb	r2, [r7, #3]
 8002fdc:	4611      	mov	r1, r2
 8002fde:	4618      	mov	r0, r3
 8002fe0:	f002 f94c 	bl	800527c <USB_ReadChInterrupts>
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	f003 0302 	and.w	r3, r3, #2
 8002fea:	2b02      	cmp	r3, #2
 8002fec:	f040 81df 	bne.w	80033ae <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8002ff0:	78fb      	ldrb	r3, [r7, #3]
 8002ff2:	015a      	lsls	r2, r3, #5
 8002ff4:	693b      	ldr	r3, [r7, #16]
 8002ff6:	4413      	add	r3, r2
 8002ff8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ffc:	461a      	mov	r2, r3
 8002ffe:	2302      	movs	r3, #2
 8003000:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8003002:	78fa      	ldrb	r2, [r7, #3]
 8003004:	6879      	ldr	r1, [r7, #4]
 8003006:	4613      	mov	r3, r2
 8003008:	011b      	lsls	r3, r3, #4
 800300a:	1a9b      	subs	r3, r3, r2
 800300c:	009b      	lsls	r3, r3, #2
 800300e:	440b      	add	r3, r1
 8003010:	334d      	adds	r3, #77	@ 0x4d
 8003012:	781b      	ldrb	r3, [r3, #0]
 8003014:	2b01      	cmp	r3, #1
 8003016:	f040 8093 	bne.w	8003140 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800301a:	78fa      	ldrb	r2, [r7, #3]
 800301c:	6879      	ldr	r1, [r7, #4]
 800301e:	4613      	mov	r3, r2
 8003020:	011b      	lsls	r3, r3, #4
 8003022:	1a9b      	subs	r3, r3, r2
 8003024:	009b      	lsls	r3, r3, #2
 8003026:	440b      	add	r3, r1
 8003028:	334d      	adds	r3, #77	@ 0x4d
 800302a:	2202      	movs	r2, #2
 800302c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800302e:	78fa      	ldrb	r2, [r7, #3]
 8003030:	6879      	ldr	r1, [r7, #4]
 8003032:	4613      	mov	r3, r2
 8003034:	011b      	lsls	r3, r3, #4
 8003036:	1a9b      	subs	r3, r3, r2
 8003038:	009b      	lsls	r3, r3, #2
 800303a:	440b      	add	r3, r1
 800303c:	334c      	adds	r3, #76	@ 0x4c
 800303e:	2201      	movs	r2, #1
 8003040:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8003042:	78fa      	ldrb	r2, [r7, #3]
 8003044:	6879      	ldr	r1, [r7, #4]
 8003046:	4613      	mov	r3, r2
 8003048:	011b      	lsls	r3, r3, #4
 800304a:	1a9b      	subs	r3, r3, r2
 800304c:	009b      	lsls	r3, r3, #2
 800304e:	440b      	add	r3, r1
 8003050:	3326      	adds	r3, #38	@ 0x26
 8003052:	781b      	ldrb	r3, [r3, #0]
 8003054:	2b02      	cmp	r3, #2
 8003056:	d00b      	beq.n	8003070 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8003058:	78fa      	ldrb	r2, [r7, #3]
 800305a:	6879      	ldr	r1, [r7, #4]
 800305c:	4613      	mov	r3, r2
 800305e:	011b      	lsls	r3, r3, #4
 8003060:	1a9b      	subs	r3, r3, r2
 8003062:	009b      	lsls	r3, r3, #2
 8003064:	440b      	add	r3, r1
 8003066:	3326      	adds	r3, #38	@ 0x26
 8003068:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 800306a:	2b03      	cmp	r3, #3
 800306c:	f040 8190 	bne.w	8003390 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	799b      	ldrb	r3, [r3, #6]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d115      	bne.n	80030a4 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8003078:	78fa      	ldrb	r2, [r7, #3]
 800307a:	6879      	ldr	r1, [r7, #4]
 800307c:	4613      	mov	r3, r2
 800307e:	011b      	lsls	r3, r3, #4
 8003080:	1a9b      	subs	r3, r3, r2
 8003082:	009b      	lsls	r3, r3, #2
 8003084:	440b      	add	r3, r1
 8003086:	333d      	adds	r3, #61	@ 0x3d
 8003088:	781b      	ldrb	r3, [r3, #0]
 800308a:	78fa      	ldrb	r2, [r7, #3]
 800308c:	f083 0301 	eor.w	r3, r3, #1
 8003090:	b2d8      	uxtb	r0, r3
 8003092:	6879      	ldr	r1, [r7, #4]
 8003094:	4613      	mov	r3, r2
 8003096:	011b      	lsls	r3, r3, #4
 8003098:	1a9b      	subs	r3, r3, r2
 800309a:	009b      	lsls	r3, r3, #2
 800309c:	440b      	add	r3, r1
 800309e:	333d      	adds	r3, #61	@ 0x3d
 80030a0:	4602      	mov	r2, r0
 80030a2:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	799b      	ldrb	r3, [r3, #6]
 80030a8:	2b01      	cmp	r3, #1
 80030aa:	f040 8171 	bne.w	8003390 <HCD_HC_OUT_IRQHandler+0x954>
 80030ae:	78fa      	ldrb	r2, [r7, #3]
 80030b0:	6879      	ldr	r1, [r7, #4]
 80030b2:	4613      	mov	r3, r2
 80030b4:	011b      	lsls	r3, r3, #4
 80030b6:	1a9b      	subs	r3, r3, r2
 80030b8:	009b      	lsls	r3, r3, #2
 80030ba:	440b      	add	r3, r1
 80030bc:	3334      	adds	r3, #52	@ 0x34
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	f000 8165 	beq.w	8003390 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 80030c6:	78fa      	ldrb	r2, [r7, #3]
 80030c8:	6879      	ldr	r1, [r7, #4]
 80030ca:	4613      	mov	r3, r2
 80030cc:	011b      	lsls	r3, r3, #4
 80030ce:	1a9b      	subs	r3, r3, r2
 80030d0:	009b      	lsls	r3, r3, #2
 80030d2:	440b      	add	r3, r1
 80030d4:	3334      	adds	r3, #52	@ 0x34
 80030d6:	6819      	ldr	r1, [r3, #0]
 80030d8:	78fa      	ldrb	r2, [r7, #3]
 80030da:	6878      	ldr	r0, [r7, #4]
 80030dc:	4613      	mov	r3, r2
 80030de:	011b      	lsls	r3, r3, #4
 80030e0:	1a9b      	subs	r3, r3, r2
 80030e2:	009b      	lsls	r3, r3, #2
 80030e4:	4403      	add	r3, r0
 80030e6:	3328      	adds	r3, #40	@ 0x28
 80030e8:	881b      	ldrh	r3, [r3, #0]
 80030ea:	440b      	add	r3, r1
 80030ec:	1e59      	subs	r1, r3, #1
 80030ee:	78fa      	ldrb	r2, [r7, #3]
 80030f0:	6878      	ldr	r0, [r7, #4]
 80030f2:	4613      	mov	r3, r2
 80030f4:	011b      	lsls	r3, r3, #4
 80030f6:	1a9b      	subs	r3, r3, r2
 80030f8:	009b      	lsls	r3, r3, #2
 80030fa:	4403      	add	r3, r0
 80030fc:	3328      	adds	r3, #40	@ 0x28
 80030fe:	881b      	ldrh	r3, [r3, #0]
 8003100:	fbb1 f3f3 	udiv	r3, r1, r3
 8003104:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8003106:	68bb      	ldr	r3, [r7, #8]
 8003108:	f003 0301 	and.w	r3, r3, #1
 800310c:	2b00      	cmp	r3, #0
 800310e:	f000 813f 	beq.w	8003390 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8003112:	78fa      	ldrb	r2, [r7, #3]
 8003114:	6879      	ldr	r1, [r7, #4]
 8003116:	4613      	mov	r3, r2
 8003118:	011b      	lsls	r3, r3, #4
 800311a:	1a9b      	subs	r3, r3, r2
 800311c:	009b      	lsls	r3, r3, #2
 800311e:	440b      	add	r3, r1
 8003120:	333d      	adds	r3, #61	@ 0x3d
 8003122:	781b      	ldrb	r3, [r3, #0]
 8003124:	78fa      	ldrb	r2, [r7, #3]
 8003126:	f083 0301 	eor.w	r3, r3, #1
 800312a:	b2d8      	uxtb	r0, r3
 800312c:	6879      	ldr	r1, [r7, #4]
 800312e:	4613      	mov	r3, r2
 8003130:	011b      	lsls	r3, r3, #4
 8003132:	1a9b      	subs	r3, r3, r2
 8003134:	009b      	lsls	r3, r3, #2
 8003136:	440b      	add	r3, r1
 8003138:	333d      	adds	r3, #61	@ 0x3d
 800313a:	4602      	mov	r2, r0
 800313c:	701a      	strb	r2, [r3, #0]
 800313e:	e127      	b.n	8003390 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003140:	78fa      	ldrb	r2, [r7, #3]
 8003142:	6879      	ldr	r1, [r7, #4]
 8003144:	4613      	mov	r3, r2
 8003146:	011b      	lsls	r3, r3, #4
 8003148:	1a9b      	subs	r3, r3, r2
 800314a:	009b      	lsls	r3, r3, #2
 800314c:	440b      	add	r3, r1
 800314e:	334d      	adds	r3, #77	@ 0x4d
 8003150:	781b      	ldrb	r3, [r3, #0]
 8003152:	2b03      	cmp	r3, #3
 8003154:	d120      	bne.n	8003198 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003156:	78fa      	ldrb	r2, [r7, #3]
 8003158:	6879      	ldr	r1, [r7, #4]
 800315a:	4613      	mov	r3, r2
 800315c:	011b      	lsls	r3, r3, #4
 800315e:	1a9b      	subs	r3, r3, r2
 8003160:	009b      	lsls	r3, r3, #2
 8003162:	440b      	add	r3, r1
 8003164:	334d      	adds	r3, #77	@ 0x4d
 8003166:	2202      	movs	r2, #2
 8003168:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800316a:	78fa      	ldrb	r2, [r7, #3]
 800316c:	6879      	ldr	r1, [r7, #4]
 800316e:	4613      	mov	r3, r2
 8003170:	011b      	lsls	r3, r3, #4
 8003172:	1a9b      	subs	r3, r3, r2
 8003174:	009b      	lsls	r3, r3, #2
 8003176:	440b      	add	r3, r1
 8003178:	331b      	adds	r3, #27
 800317a:	781b      	ldrb	r3, [r3, #0]
 800317c:	2b01      	cmp	r3, #1
 800317e:	f040 8107 	bne.w	8003390 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003182:	78fa      	ldrb	r2, [r7, #3]
 8003184:	6879      	ldr	r1, [r7, #4]
 8003186:	4613      	mov	r3, r2
 8003188:	011b      	lsls	r3, r3, #4
 800318a:	1a9b      	subs	r3, r3, r2
 800318c:	009b      	lsls	r3, r3, #2
 800318e:	440b      	add	r3, r1
 8003190:	334c      	adds	r3, #76	@ 0x4c
 8003192:	2202      	movs	r2, #2
 8003194:	701a      	strb	r2, [r3, #0]
 8003196:	e0fb      	b.n	8003390 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8003198:	78fa      	ldrb	r2, [r7, #3]
 800319a:	6879      	ldr	r1, [r7, #4]
 800319c:	4613      	mov	r3, r2
 800319e:	011b      	lsls	r3, r3, #4
 80031a0:	1a9b      	subs	r3, r3, r2
 80031a2:	009b      	lsls	r3, r3, #2
 80031a4:	440b      	add	r3, r1
 80031a6:	334d      	adds	r3, #77	@ 0x4d
 80031a8:	781b      	ldrb	r3, [r3, #0]
 80031aa:	2b04      	cmp	r3, #4
 80031ac:	d13a      	bne.n	8003224 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80031ae:	78fa      	ldrb	r2, [r7, #3]
 80031b0:	6879      	ldr	r1, [r7, #4]
 80031b2:	4613      	mov	r3, r2
 80031b4:	011b      	lsls	r3, r3, #4
 80031b6:	1a9b      	subs	r3, r3, r2
 80031b8:	009b      	lsls	r3, r3, #2
 80031ba:	440b      	add	r3, r1
 80031bc:	334d      	adds	r3, #77	@ 0x4d
 80031be:	2202      	movs	r2, #2
 80031c0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80031c2:	78fa      	ldrb	r2, [r7, #3]
 80031c4:	6879      	ldr	r1, [r7, #4]
 80031c6:	4613      	mov	r3, r2
 80031c8:	011b      	lsls	r3, r3, #4
 80031ca:	1a9b      	subs	r3, r3, r2
 80031cc:	009b      	lsls	r3, r3, #2
 80031ce:	440b      	add	r3, r1
 80031d0:	334c      	adds	r3, #76	@ 0x4c
 80031d2:	2202      	movs	r2, #2
 80031d4:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80031d6:	78fa      	ldrb	r2, [r7, #3]
 80031d8:	6879      	ldr	r1, [r7, #4]
 80031da:	4613      	mov	r3, r2
 80031dc:	011b      	lsls	r3, r3, #4
 80031de:	1a9b      	subs	r3, r3, r2
 80031e0:	009b      	lsls	r3, r3, #2
 80031e2:	440b      	add	r3, r1
 80031e4:	331b      	adds	r3, #27
 80031e6:	781b      	ldrb	r3, [r3, #0]
 80031e8:	2b01      	cmp	r3, #1
 80031ea:	f040 80d1 	bne.w	8003390 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 80031ee:	78fa      	ldrb	r2, [r7, #3]
 80031f0:	6879      	ldr	r1, [r7, #4]
 80031f2:	4613      	mov	r3, r2
 80031f4:	011b      	lsls	r3, r3, #4
 80031f6:	1a9b      	subs	r3, r3, r2
 80031f8:	009b      	lsls	r3, r3, #2
 80031fa:	440b      	add	r3, r1
 80031fc:	331b      	adds	r3, #27
 80031fe:	2200      	movs	r2, #0
 8003200:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003202:	78fb      	ldrb	r3, [r7, #3]
 8003204:	015a      	lsls	r2, r3, #5
 8003206:	693b      	ldr	r3, [r7, #16]
 8003208:	4413      	add	r3, r2
 800320a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800320e:	685b      	ldr	r3, [r3, #4]
 8003210:	78fa      	ldrb	r2, [r7, #3]
 8003212:	0151      	lsls	r1, r2, #5
 8003214:	693a      	ldr	r2, [r7, #16]
 8003216:	440a      	add	r2, r1
 8003218:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800321c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003220:	6053      	str	r3, [r2, #4]
 8003222:	e0b5      	b.n	8003390 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8003224:	78fa      	ldrb	r2, [r7, #3]
 8003226:	6879      	ldr	r1, [r7, #4]
 8003228:	4613      	mov	r3, r2
 800322a:	011b      	lsls	r3, r3, #4
 800322c:	1a9b      	subs	r3, r3, r2
 800322e:	009b      	lsls	r3, r3, #2
 8003230:	440b      	add	r3, r1
 8003232:	334d      	adds	r3, #77	@ 0x4d
 8003234:	781b      	ldrb	r3, [r3, #0]
 8003236:	2b05      	cmp	r3, #5
 8003238:	d114      	bne.n	8003264 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800323a:	78fa      	ldrb	r2, [r7, #3]
 800323c:	6879      	ldr	r1, [r7, #4]
 800323e:	4613      	mov	r3, r2
 8003240:	011b      	lsls	r3, r3, #4
 8003242:	1a9b      	subs	r3, r3, r2
 8003244:	009b      	lsls	r3, r3, #2
 8003246:	440b      	add	r3, r1
 8003248:	334d      	adds	r3, #77	@ 0x4d
 800324a:	2202      	movs	r2, #2
 800324c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 800324e:	78fa      	ldrb	r2, [r7, #3]
 8003250:	6879      	ldr	r1, [r7, #4]
 8003252:	4613      	mov	r3, r2
 8003254:	011b      	lsls	r3, r3, #4
 8003256:	1a9b      	subs	r3, r3, r2
 8003258:	009b      	lsls	r3, r3, #2
 800325a:	440b      	add	r3, r1
 800325c:	334c      	adds	r3, #76	@ 0x4c
 800325e:	2202      	movs	r2, #2
 8003260:	701a      	strb	r2, [r3, #0]
 8003262:	e095      	b.n	8003390 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8003264:	78fa      	ldrb	r2, [r7, #3]
 8003266:	6879      	ldr	r1, [r7, #4]
 8003268:	4613      	mov	r3, r2
 800326a:	011b      	lsls	r3, r3, #4
 800326c:	1a9b      	subs	r3, r3, r2
 800326e:	009b      	lsls	r3, r3, #2
 8003270:	440b      	add	r3, r1
 8003272:	334d      	adds	r3, #77	@ 0x4d
 8003274:	781b      	ldrb	r3, [r3, #0]
 8003276:	2b06      	cmp	r3, #6
 8003278:	d114      	bne.n	80032a4 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800327a:	78fa      	ldrb	r2, [r7, #3]
 800327c:	6879      	ldr	r1, [r7, #4]
 800327e:	4613      	mov	r3, r2
 8003280:	011b      	lsls	r3, r3, #4
 8003282:	1a9b      	subs	r3, r3, r2
 8003284:	009b      	lsls	r3, r3, #2
 8003286:	440b      	add	r3, r1
 8003288:	334d      	adds	r3, #77	@ 0x4d
 800328a:	2202      	movs	r2, #2
 800328c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 800328e:	78fa      	ldrb	r2, [r7, #3]
 8003290:	6879      	ldr	r1, [r7, #4]
 8003292:	4613      	mov	r3, r2
 8003294:	011b      	lsls	r3, r3, #4
 8003296:	1a9b      	subs	r3, r3, r2
 8003298:	009b      	lsls	r3, r3, #2
 800329a:	440b      	add	r3, r1
 800329c:	334c      	adds	r3, #76	@ 0x4c
 800329e:	2205      	movs	r2, #5
 80032a0:	701a      	strb	r2, [r3, #0]
 80032a2:	e075      	b.n	8003390 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80032a4:	78fa      	ldrb	r2, [r7, #3]
 80032a6:	6879      	ldr	r1, [r7, #4]
 80032a8:	4613      	mov	r3, r2
 80032aa:	011b      	lsls	r3, r3, #4
 80032ac:	1a9b      	subs	r3, r3, r2
 80032ae:	009b      	lsls	r3, r3, #2
 80032b0:	440b      	add	r3, r1
 80032b2:	334d      	adds	r3, #77	@ 0x4d
 80032b4:	781b      	ldrb	r3, [r3, #0]
 80032b6:	2b07      	cmp	r3, #7
 80032b8:	d00a      	beq.n	80032d0 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80032ba:	78fa      	ldrb	r2, [r7, #3]
 80032bc:	6879      	ldr	r1, [r7, #4]
 80032be:	4613      	mov	r3, r2
 80032c0:	011b      	lsls	r3, r3, #4
 80032c2:	1a9b      	subs	r3, r3, r2
 80032c4:	009b      	lsls	r3, r3, #2
 80032c6:	440b      	add	r3, r1
 80032c8:	334d      	adds	r3, #77	@ 0x4d
 80032ca:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80032cc:	2b09      	cmp	r3, #9
 80032ce:	d170      	bne.n	80033b2 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80032d0:	78fa      	ldrb	r2, [r7, #3]
 80032d2:	6879      	ldr	r1, [r7, #4]
 80032d4:	4613      	mov	r3, r2
 80032d6:	011b      	lsls	r3, r3, #4
 80032d8:	1a9b      	subs	r3, r3, r2
 80032da:	009b      	lsls	r3, r3, #2
 80032dc:	440b      	add	r3, r1
 80032de:	334d      	adds	r3, #77	@ 0x4d
 80032e0:	2202      	movs	r2, #2
 80032e2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80032e4:	78fa      	ldrb	r2, [r7, #3]
 80032e6:	6879      	ldr	r1, [r7, #4]
 80032e8:	4613      	mov	r3, r2
 80032ea:	011b      	lsls	r3, r3, #4
 80032ec:	1a9b      	subs	r3, r3, r2
 80032ee:	009b      	lsls	r3, r3, #2
 80032f0:	440b      	add	r3, r1
 80032f2:	3344      	adds	r3, #68	@ 0x44
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	1c59      	adds	r1, r3, #1
 80032f8:	6878      	ldr	r0, [r7, #4]
 80032fa:	4613      	mov	r3, r2
 80032fc:	011b      	lsls	r3, r3, #4
 80032fe:	1a9b      	subs	r3, r3, r2
 8003300:	009b      	lsls	r3, r3, #2
 8003302:	4403      	add	r3, r0
 8003304:	3344      	adds	r3, #68	@ 0x44
 8003306:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003308:	78fa      	ldrb	r2, [r7, #3]
 800330a:	6879      	ldr	r1, [r7, #4]
 800330c:	4613      	mov	r3, r2
 800330e:	011b      	lsls	r3, r3, #4
 8003310:	1a9b      	subs	r3, r3, r2
 8003312:	009b      	lsls	r3, r3, #2
 8003314:	440b      	add	r3, r1
 8003316:	3344      	adds	r3, #68	@ 0x44
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	2b02      	cmp	r3, #2
 800331c:	d914      	bls.n	8003348 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800331e:	78fa      	ldrb	r2, [r7, #3]
 8003320:	6879      	ldr	r1, [r7, #4]
 8003322:	4613      	mov	r3, r2
 8003324:	011b      	lsls	r3, r3, #4
 8003326:	1a9b      	subs	r3, r3, r2
 8003328:	009b      	lsls	r3, r3, #2
 800332a:	440b      	add	r3, r1
 800332c:	3344      	adds	r3, #68	@ 0x44
 800332e:	2200      	movs	r2, #0
 8003330:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003332:	78fa      	ldrb	r2, [r7, #3]
 8003334:	6879      	ldr	r1, [r7, #4]
 8003336:	4613      	mov	r3, r2
 8003338:	011b      	lsls	r3, r3, #4
 800333a:	1a9b      	subs	r3, r3, r2
 800333c:	009b      	lsls	r3, r3, #2
 800333e:	440b      	add	r3, r1
 8003340:	334c      	adds	r3, #76	@ 0x4c
 8003342:	2204      	movs	r2, #4
 8003344:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003346:	e022      	b.n	800338e <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003348:	78fa      	ldrb	r2, [r7, #3]
 800334a:	6879      	ldr	r1, [r7, #4]
 800334c:	4613      	mov	r3, r2
 800334e:	011b      	lsls	r3, r3, #4
 8003350:	1a9b      	subs	r3, r3, r2
 8003352:	009b      	lsls	r3, r3, #2
 8003354:	440b      	add	r3, r1
 8003356:	334c      	adds	r3, #76	@ 0x4c
 8003358:	2202      	movs	r2, #2
 800335a:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800335c:	78fb      	ldrb	r3, [r7, #3]
 800335e:	015a      	lsls	r2, r3, #5
 8003360:	693b      	ldr	r3, [r7, #16]
 8003362:	4413      	add	r3, r2
 8003364:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003372:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800337a:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800337c:	78fb      	ldrb	r3, [r7, #3]
 800337e:	015a      	lsls	r2, r3, #5
 8003380:	693b      	ldr	r3, [r7, #16]
 8003382:	4413      	add	r3, r2
 8003384:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003388:	461a      	mov	r2, r3
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800338e:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003390:	78fa      	ldrb	r2, [r7, #3]
 8003392:	6879      	ldr	r1, [r7, #4]
 8003394:	4613      	mov	r3, r2
 8003396:	011b      	lsls	r3, r3, #4
 8003398:	1a9b      	subs	r3, r3, r2
 800339a:	009b      	lsls	r3, r3, #2
 800339c:	440b      	add	r3, r1
 800339e:	334c      	adds	r3, #76	@ 0x4c
 80033a0:	781a      	ldrb	r2, [r3, #0]
 80033a2:	78fb      	ldrb	r3, [r7, #3]
 80033a4:	4619      	mov	r1, r3
 80033a6:	6878      	ldr	r0, [r7, #4]
 80033a8:	f004 f82c 	bl	8007404 <HAL_HCD_HC_NotifyURBChange_Callback>
 80033ac:	e002      	b.n	80033b4 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 80033ae:	bf00      	nop
 80033b0:	e000      	b.n	80033b4 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 80033b2:	bf00      	nop
  }
}
 80033b4:	3718      	adds	r7, #24
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bd80      	pop	{r7, pc}

080033ba <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80033ba:	b580      	push	{r7, lr}
 80033bc:	b08a      	sub	sp, #40	@ 0x28
 80033be:	af00      	add	r7, sp, #0
 80033c0:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80033c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033ca:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	6a1b      	ldr	r3, [r3, #32]
 80033d2:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80033d4:	69fb      	ldr	r3, [r7, #28]
 80033d6:	f003 030f 	and.w	r3, r3, #15
 80033da:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80033dc:	69fb      	ldr	r3, [r7, #28]
 80033de:	0c5b      	lsrs	r3, r3, #17
 80033e0:	f003 030f 	and.w	r3, r3, #15
 80033e4:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80033e6:	69fb      	ldr	r3, [r7, #28]
 80033e8:	091b      	lsrs	r3, r3, #4
 80033ea:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80033ee:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80033f0:	697b      	ldr	r3, [r7, #20]
 80033f2:	2b02      	cmp	r3, #2
 80033f4:	d004      	beq.n	8003400 <HCD_RXQLVL_IRQHandler+0x46>
 80033f6:	697b      	ldr	r3, [r7, #20]
 80033f8:	2b05      	cmp	r3, #5
 80033fa:	f000 80b6 	beq.w	800356a <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80033fe:	e0b7      	b.n	8003570 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8003400:	693b      	ldr	r3, [r7, #16]
 8003402:	2b00      	cmp	r3, #0
 8003404:	f000 80b3 	beq.w	800356e <HCD_RXQLVL_IRQHandler+0x1b4>
 8003408:	6879      	ldr	r1, [r7, #4]
 800340a:	69ba      	ldr	r2, [r7, #24]
 800340c:	4613      	mov	r3, r2
 800340e:	011b      	lsls	r3, r3, #4
 8003410:	1a9b      	subs	r3, r3, r2
 8003412:	009b      	lsls	r3, r3, #2
 8003414:	440b      	add	r3, r1
 8003416:	332c      	adds	r3, #44	@ 0x2c
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	2b00      	cmp	r3, #0
 800341c:	f000 80a7 	beq.w	800356e <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8003420:	6879      	ldr	r1, [r7, #4]
 8003422:	69ba      	ldr	r2, [r7, #24]
 8003424:	4613      	mov	r3, r2
 8003426:	011b      	lsls	r3, r3, #4
 8003428:	1a9b      	subs	r3, r3, r2
 800342a:	009b      	lsls	r3, r3, #2
 800342c:	440b      	add	r3, r1
 800342e:	3338      	adds	r3, #56	@ 0x38
 8003430:	681a      	ldr	r2, [r3, #0]
 8003432:	693b      	ldr	r3, [r7, #16]
 8003434:	18d1      	adds	r1, r2, r3
 8003436:	6878      	ldr	r0, [r7, #4]
 8003438:	69ba      	ldr	r2, [r7, #24]
 800343a:	4613      	mov	r3, r2
 800343c:	011b      	lsls	r3, r3, #4
 800343e:	1a9b      	subs	r3, r3, r2
 8003440:	009b      	lsls	r3, r3, #2
 8003442:	4403      	add	r3, r0
 8003444:	3334      	adds	r3, #52	@ 0x34
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4299      	cmp	r1, r3
 800344a:	f200 8083 	bhi.w	8003554 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6818      	ldr	r0, [r3, #0]
 8003452:	6879      	ldr	r1, [r7, #4]
 8003454:	69ba      	ldr	r2, [r7, #24]
 8003456:	4613      	mov	r3, r2
 8003458:	011b      	lsls	r3, r3, #4
 800345a:	1a9b      	subs	r3, r3, r2
 800345c:	009b      	lsls	r3, r3, #2
 800345e:	440b      	add	r3, r1
 8003460:	332c      	adds	r3, #44	@ 0x2c
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	693a      	ldr	r2, [r7, #16]
 8003466:	b292      	uxth	r2, r2
 8003468:	4619      	mov	r1, r3
 800346a:	f001 fe9c 	bl	80051a6 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 800346e:	6879      	ldr	r1, [r7, #4]
 8003470:	69ba      	ldr	r2, [r7, #24]
 8003472:	4613      	mov	r3, r2
 8003474:	011b      	lsls	r3, r3, #4
 8003476:	1a9b      	subs	r3, r3, r2
 8003478:	009b      	lsls	r3, r3, #2
 800347a:	440b      	add	r3, r1
 800347c:	332c      	adds	r3, #44	@ 0x2c
 800347e:	681a      	ldr	r2, [r3, #0]
 8003480:	693b      	ldr	r3, [r7, #16]
 8003482:	18d1      	adds	r1, r2, r3
 8003484:	6878      	ldr	r0, [r7, #4]
 8003486:	69ba      	ldr	r2, [r7, #24]
 8003488:	4613      	mov	r3, r2
 800348a:	011b      	lsls	r3, r3, #4
 800348c:	1a9b      	subs	r3, r3, r2
 800348e:	009b      	lsls	r3, r3, #2
 8003490:	4403      	add	r3, r0
 8003492:	332c      	adds	r3, #44	@ 0x2c
 8003494:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8003496:	6879      	ldr	r1, [r7, #4]
 8003498:	69ba      	ldr	r2, [r7, #24]
 800349a:	4613      	mov	r3, r2
 800349c:	011b      	lsls	r3, r3, #4
 800349e:	1a9b      	subs	r3, r3, r2
 80034a0:	009b      	lsls	r3, r3, #2
 80034a2:	440b      	add	r3, r1
 80034a4:	3338      	adds	r3, #56	@ 0x38
 80034a6:	681a      	ldr	r2, [r3, #0]
 80034a8:	693b      	ldr	r3, [r7, #16]
 80034aa:	18d1      	adds	r1, r2, r3
 80034ac:	6878      	ldr	r0, [r7, #4]
 80034ae:	69ba      	ldr	r2, [r7, #24]
 80034b0:	4613      	mov	r3, r2
 80034b2:	011b      	lsls	r3, r3, #4
 80034b4:	1a9b      	subs	r3, r3, r2
 80034b6:	009b      	lsls	r3, r3, #2
 80034b8:	4403      	add	r3, r0
 80034ba:	3338      	adds	r3, #56	@ 0x38
 80034bc:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 80034be:	69bb      	ldr	r3, [r7, #24]
 80034c0:	015a      	lsls	r2, r3, #5
 80034c2:	6a3b      	ldr	r3, [r7, #32]
 80034c4:	4413      	add	r3, r2
 80034c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80034ca:	691b      	ldr	r3, [r3, #16]
 80034cc:	0cdb      	lsrs	r3, r3, #19
 80034ce:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80034d2:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80034d4:	6879      	ldr	r1, [r7, #4]
 80034d6:	69ba      	ldr	r2, [r7, #24]
 80034d8:	4613      	mov	r3, r2
 80034da:	011b      	lsls	r3, r3, #4
 80034dc:	1a9b      	subs	r3, r3, r2
 80034de:	009b      	lsls	r3, r3, #2
 80034e0:	440b      	add	r3, r1
 80034e2:	3328      	adds	r3, #40	@ 0x28
 80034e4:	881b      	ldrh	r3, [r3, #0]
 80034e6:	461a      	mov	r2, r3
 80034e8:	693b      	ldr	r3, [r7, #16]
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d13f      	bne.n	800356e <HCD_RXQLVL_IRQHandler+0x1b4>
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d03c      	beq.n	800356e <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 80034f4:	69bb      	ldr	r3, [r7, #24]
 80034f6:	015a      	lsls	r2, r3, #5
 80034f8:	6a3b      	ldr	r3, [r7, #32]
 80034fa:	4413      	add	r3, r2
 80034fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003504:	68bb      	ldr	r3, [r7, #8]
 8003506:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800350a:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 800350c:	68bb      	ldr	r3, [r7, #8]
 800350e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003512:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8003514:	69bb      	ldr	r3, [r7, #24]
 8003516:	015a      	lsls	r2, r3, #5
 8003518:	6a3b      	ldr	r3, [r7, #32]
 800351a:	4413      	add	r3, r2
 800351c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003520:	461a      	mov	r2, r3
 8003522:	68bb      	ldr	r3, [r7, #8]
 8003524:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8003526:	6879      	ldr	r1, [r7, #4]
 8003528:	69ba      	ldr	r2, [r7, #24]
 800352a:	4613      	mov	r3, r2
 800352c:	011b      	lsls	r3, r3, #4
 800352e:	1a9b      	subs	r3, r3, r2
 8003530:	009b      	lsls	r3, r3, #2
 8003532:	440b      	add	r3, r1
 8003534:	333c      	adds	r3, #60	@ 0x3c
 8003536:	781b      	ldrb	r3, [r3, #0]
 8003538:	f083 0301 	eor.w	r3, r3, #1
 800353c:	b2d8      	uxtb	r0, r3
 800353e:	6879      	ldr	r1, [r7, #4]
 8003540:	69ba      	ldr	r2, [r7, #24]
 8003542:	4613      	mov	r3, r2
 8003544:	011b      	lsls	r3, r3, #4
 8003546:	1a9b      	subs	r3, r3, r2
 8003548:	009b      	lsls	r3, r3, #2
 800354a:	440b      	add	r3, r1
 800354c:	333c      	adds	r3, #60	@ 0x3c
 800354e:	4602      	mov	r2, r0
 8003550:	701a      	strb	r2, [r3, #0]
      break;
 8003552:	e00c      	b.n	800356e <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8003554:	6879      	ldr	r1, [r7, #4]
 8003556:	69ba      	ldr	r2, [r7, #24]
 8003558:	4613      	mov	r3, r2
 800355a:	011b      	lsls	r3, r3, #4
 800355c:	1a9b      	subs	r3, r3, r2
 800355e:	009b      	lsls	r3, r3, #2
 8003560:	440b      	add	r3, r1
 8003562:	334c      	adds	r3, #76	@ 0x4c
 8003564:	2204      	movs	r2, #4
 8003566:	701a      	strb	r2, [r3, #0]
      break;
 8003568:	e001      	b.n	800356e <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 800356a:	bf00      	nop
 800356c:	e000      	b.n	8003570 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 800356e:	bf00      	nop
  }
}
 8003570:	bf00      	nop
 8003572:	3728      	adds	r7, #40	@ 0x28
 8003574:	46bd      	mov	sp, r7
 8003576:	bd80      	pop	{r7, pc}

08003578 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	b086      	sub	sp, #24
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003586:	697b      	ldr	r3, [r7, #20]
 8003588:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800358a:	693b      	ldr	r3, [r7, #16]
 800358c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8003594:	693b      	ldr	r3, [r7, #16]
 8003596:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800359e:	68bb      	ldr	r3, [r7, #8]
 80035a0:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80035a4:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	f003 0302 	and.w	r3, r3, #2
 80035ac:	2b02      	cmp	r3, #2
 80035ae:	d10b      	bne.n	80035c8 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	f003 0301 	and.w	r3, r3, #1
 80035b6:	2b01      	cmp	r3, #1
 80035b8:	d102      	bne.n	80035c0 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 80035ba:	6878      	ldr	r0, [r7, #4]
 80035bc:	f003 ff06 	bl	80073cc <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 80035c0:	68bb      	ldr	r3, [r7, #8]
 80035c2:	f043 0302 	orr.w	r3, r3, #2
 80035c6:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	f003 0308 	and.w	r3, r3, #8
 80035ce:	2b08      	cmp	r3, #8
 80035d0:	d132      	bne.n	8003638 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80035d2:	68bb      	ldr	r3, [r7, #8]
 80035d4:	f043 0308 	orr.w	r3, r3, #8
 80035d8:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	f003 0304 	and.w	r3, r3, #4
 80035e0:	2b04      	cmp	r3, #4
 80035e2:	d126      	bne.n	8003632 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	7a5b      	ldrb	r3, [r3, #9]
 80035e8:	2b02      	cmp	r3, #2
 80035ea:	d113      	bne.n	8003614 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 80035f2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80035f6:	d106      	bne.n	8003606 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	2102      	movs	r1, #2
 80035fe:	4618      	mov	r0, r3
 8003600:	f001 ff60 	bl	80054c4 <USB_InitFSLSPClkSel>
 8003604:	e011      	b.n	800362a <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	2101      	movs	r1, #1
 800360c:	4618      	mov	r0, r3
 800360e:	f001 ff59 	bl	80054c4 <USB_InitFSLSPClkSel>
 8003612:	e00a      	b.n	800362a <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	79db      	ldrb	r3, [r3, #7]
 8003618:	2b01      	cmp	r3, #1
 800361a:	d106      	bne.n	800362a <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 800361c:	693b      	ldr	r3, [r7, #16]
 800361e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003622:	461a      	mov	r2, r3
 8003624:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8003628:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 800362a:	6878      	ldr	r0, [r7, #4]
 800362c:	f003 fef8 	bl	8007420 <HAL_HCD_PortEnabled_Callback>
 8003630:	e002      	b.n	8003638 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8003632:	6878      	ldr	r0, [r7, #4]
 8003634:	f003 ff02 	bl	800743c <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	f003 0320 	and.w	r3, r3, #32
 800363e:	2b20      	cmp	r3, #32
 8003640:	d103      	bne.n	800364a <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8003642:	68bb      	ldr	r3, [r7, #8]
 8003644:	f043 0320 	orr.w	r3, r3, #32
 8003648:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800364a:	693b      	ldr	r3, [r7, #16]
 800364c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003650:	461a      	mov	r2, r3
 8003652:	68bb      	ldr	r3, [r7, #8]
 8003654:	6013      	str	r3, [r2, #0]
}
 8003656:	bf00      	nop
 8003658:	3718      	adds	r7, #24
 800365a:	46bd      	mov	sp, r7
 800365c:	bd80      	pop	{r7, pc}
	...

08003660 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b084      	sub	sp, #16
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d101      	bne.n	8003672 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800366e:	2301      	movs	r3, #1
 8003670:	e12b      	b.n	80038ca <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003678:	b2db      	uxtb	r3, r3
 800367a:	2b00      	cmp	r3, #0
 800367c:	d106      	bne.n	800368c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	2200      	movs	r2, #0
 8003682:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003686:	6878      	ldr	r0, [r7, #4]
 8003688:	f7fd f986 	bl	8000998 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2224      	movs	r2, #36	@ 0x24
 8003690:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	681a      	ldr	r2, [r3, #0]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f022 0201 	bic.w	r2, r2, #1
 80036a2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	681a      	ldr	r2, [r3, #0]
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80036b2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	681a      	ldr	r2, [r3, #0]
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80036c2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80036c4:	f001 fa20 	bl	8004b08 <HAL_RCC_GetPCLK1Freq>
 80036c8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	4a81      	ldr	r2, [pc, #516]	@ (80038d4 <HAL_I2C_Init+0x274>)
 80036d0:	4293      	cmp	r3, r2
 80036d2:	d807      	bhi.n	80036e4 <HAL_I2C_Init+0x84>
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	4a80      	ldr	r2, [pc, #512]	@ (80038d8 <HAL_I2C_Init+0x278>)
 80036d8:	4293      	cmp	r3, r2
 80036da:	bf94      	ite	ls
 80036dc:	2301      	movls	r3, #1
 80036de:	2300      	movhi	r3, #0
 80036e0:	b2db      	uxtb	r3, r3
 80036e2:	e006      	b.n	80036f2 <HAL_I2C_Init+0x92>
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	4a7d      	ldr	r2, [pc, #500]	@ (80038dc <HAL_I2C_Init+0x27c>)
 80036e8:	4293      	cmp	r3, r2
 80036ea:	bf94      	ite	ls
 80036ec:	2301      	movls	r3, #1
 80036ee:	2300      	movhi	r3, #0
 80036f0:	b2db      	uxtb	r3, r3
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d001      	beq.n	80036fa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80036f6:	2301      	movs	r3, #1
 80036f8:	e0e7      	b.n	80038ca <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	4a78      	ldr	r2, [pc, #480]	@ (80038e0 <HAL_I2C_Init+0x280>)
 80036fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003702:	0c9b      	lsrs	r3, r3, #18
 8003704:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	685b      	ldr	r3, [r3, #4]
 800370c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	68ba      	ldr	r2, [r7, #8]
 8003716:	430a      	orrs	r2, r1
 8003718:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	6a1b      	ldr	r3, [r3, #32]
 8003720:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	4a6a      	ldr	r2, [pc, #424]	@ (80038d4 <HAL_I2C_Init+0x274>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d802      	bhi.n	8003734 <HAL_I2C_Init+0xd4>
 800372e:	68bb      	ldr	r3, [r7, #8]
 8003730:	3301      	adds	r3, #1
 8003732:	e009      	b.n	8003748 <HAL_I2C_Init+0xe8>
 8003734:	68bb      	ldr	r3, [r7, #8]
 8003736:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800373a:	fb02 f303 	mul.w	r3, r2, r3
 800373e:	4a69      	ldr	r2, [pc, #420]	@ (80038e4 <HAL_I2C_Init+0x284>)
 8003740:	fba2 2303 	umull	r2, r3, r2, r3
 8003744:	099b      	lsrs	r3, r3, #6
 8003746:	3301      	adds	r3, #1
 8003748:	687a      	ldr	r2, [r7, #4]
 800374a:	6812      	ldr	r2, [r2, #0]
 800374c:	430b      	orrs	r3, r1
 800374e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	69db      	ldr	r3, [r3, #28]
 8003756:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800375a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	685b      	ldr	r3, [r3, #4]
 8003762:	495c      	ldr	r1, [pc, #368]	@ (80038d4 <HAL_I2C_Init+0x274>)
 8003764:	428b      	cmp	r3, r1
 8003766:	d819      	bhi.n	800379c <HAL_I2C_Init+0x13c>
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	1e59      	subs	r1, r3, #1
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	005b      	lsls	r3, r3, #1
 8003772:	fbb1 f3f3 	udiv	r3, r1, r3
 8003776:	1c59      	adds	r1, r3, #1
 8003778:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800377c:	400b      	ands	r3, r1
 800377e:	2b00      	cmp	r3, #0
 8003780:	d00a      	beq.n	8003798 <HAL_I2C_Init+0x138>
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	1e59      	subs	r1, r3, #1
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	005b      	lsls	r3, r3, #1
 800378c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003790:	3301      	adds	r3, #1
 8003792:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003796:	e051      	b.n	800383c <HAL_I2C_Init+0x1dc>
 8003798:	2304      	movs	r3, #4
 800379a:	e04f      	b.n	800383c <HAL_I2C_Init+0x1dc>
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	689b      	ldr	r3, [r3, #8]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d111      	bne.n	80037c8 <HAL_I2C_Init+0x168>
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	1e58      	subs	r0, r3, #1
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6859      	ldr	r1, [r3, #4]
 80037ac:	460b      	mov	r3, r1
 80037ae:	005b      	lsls	r3, r3, #1
 80037b0:	440b      	add	r3, r1
 80037b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80037b6:	3301      	adds	r3, #1
 80037b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037bc:	2b00      	cmp	r3, #0
 80037be:	bf0c      	ite	eq
 80037c0:	2301      	moveq	r3, #1
 80037c2:	2300      	movne	r3, #0
 80037c4:	b2db      	uxtb	r3, r3
 80037c6:	e012      	b.n	80037ee <HAL_I2C_Init+0x18e>
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	1e58      	subs	r0, r3, #1
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6859      	ldr	r1, [r3, #4]
 80037d0:	460b      	mov	r3, r1
 80037d2:	009b      	lsls	r3, r3, #2
 80037d4:	440b      	add	r3, r1
 80037d6:	0099      	lsls	r1, r3, #2
 80037d8:	440b      	add	r3, r1
 80037da:	fbb0 f3f3 	udiv	r3, r0, r3
 80037de:	3301      	adds	r3, #1
 80037e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	bf0c      	ite	eq
 80037e8:	2301      	moveq	r3, #1
 80037ea:	2300      	movne	r3, #0
 80037ec:	b2db      	uxtb	r3, r3
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d001      	beq.n	80037f6 <HAL_I2C_Init+0x196>
 80037f2:	2301      	movs	r3, #1
 80037f4:	e022      	b.n	800383c <HAL_I2C_Init+0x1dc>
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	689b      	ldr	r3, [r3, #8]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d10e      	bne.n	800381c <HAL_I2C_Init+0x1bc>
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	1e58      	subs	r0, r3, #1
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6859      	ldr	r1, [r3, #4]
 8003806:	460b      	mov	r3, r1
 8003808:	005b      	lsls	r3, r3, #1
 800380a:	440b      	add	r3, r1
 800380c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003810:	3301      	adds	r3, #1
 8003812:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003816:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800381a:	e00f      	b.n	800383c <HAL_I2C_Init+0x1dc>
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	1e58      	subs	r0, r3, #1
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6859      	ldr	r1, [r3, #4]
 8003824:	460b      	mov	r3, r1
 8003826:	009b      	lsls	r3, r3, #2
 8003828:	440b      	add	r3, r1
 800382a:	0099      	lsls	r1, r3, #2
 800382c:	440b      	add	r3, r1
 800382e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003832:	3301      	adds	r3, #1
 8003834:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003838:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800383c:	6879      	ldr	r1, [r7, #4]
 800383e:	6809      	ldr	r1, [r1, #0]
 8003840:	4313      	orrs	r3, r2
 8003842:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	69da      	ldr	r2, [r3, #28]
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6a1b      	ldr	r3, [r3, #32]
 8003856:	431a      	orrs	r2, r3
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	430a      	orrs	r2, r1
 800385e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	689b      	ldr	r3, [r3, #8]
 8003866:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800386a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800386e:	687a      	ldr	r2, [r7, #4]
 8003870:	6911      	ldr	r1, [r2, #16]
 8003872:	687a      	ldr	r2, [r7, #4]
 8003874:	68d2      	ldr	r2, [r2, #12]
 8003876:	4311      	orrs	r1, r2
 8003878:	687a      	ldr	r2, [r7, #4]
 800387a:	6812      	ldr	r2, [r2, #0]
 800387c:	430b      	orrs	r3, r1
 800387e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	68db      	ldr	r3, [r3, #12]
 8003886:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	695a      	ldr	r2, [r3, #20]
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	699b      	ldr	r3, [r3, #24]
 8003892:	431a      	orrs	r2, r3
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	430a      	orrs	r2, r1
 800389a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	681a      	ldr	r2, [r3, #0]
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f042 0201 	orr.w	r2, r2, #1
 80038aa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2200      	movs	r2, #0
 80038b0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	2220      	movs	r2, #32
 80038b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2200      	movs	r2, #0
 80038be:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2200      	movs	r2, #0
 80038c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80038c8:	2300      	movs	r3, #0
}
 80038ca:	4618      	mov	r0, r3
 80038cc:	3710      	adds	r7, #16
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bd80      	pop	{r7, pc}
 80038d2:	bf00      	nop
 80038d4:	000186a0 	.word	0x000186a0
 80038d8:	001e847f 	.word	0x001e847f
 80038dc:	003d08ff 	.word	0x003d08ff
 80038e0:	431bde83 	.word	0x431bde83
 80038e4:	10624dd3 	.word	0x10624dd3

080038e8 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b088      	sub	sp, #32
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d101      	bne.n	80038fa <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80038f6:	2301      	movs	r3, #1
 80038f8:	e128      	b.n	8003b4c <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003900:	b2db      	uxtb	r3, r3
 8003902:	2b00      	cmp	r3, #0
 8003904:	d109      	bne.n	800391a <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2200      	movs	r2, #0
 800390a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	4a90      	ldr	r2, [pc, #576]	@ (8003b54 <HAL_I2S_Init+0x26c>)
 8003912:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003914:	6878      	ldr	r0, [r7, #4]
 8003916:	f7fd f887 	bl	8000a28 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2202      	movs	r2, #2
 800391e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	69db      	ldr	r3, [r3, #28]
 8003928:	687a      	ldr	r2, [r7, #4]
 800392a:	6812      	ldr	r2, [r2, #0]
 800392c:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003930:	f023 030f 	bic.w	r3, r3, #15
 8003934:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	2202      	movs	r2, #2
 800393c:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	695b      	ldr	r3, [r3, #20]
 8003942:	2b02      	cmp	r3, #2
 8003944:	d060      	beq.n	8003a08 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	68db      	ldr	r3, [r3, #12]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d102      	bne.n	8003954 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800394e:	2310      	movs	r3, #16
 8003950:	617b      	str	r3, [r7, #20]
 8003952:	e001      	b.n	8003958 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003954:	2320      	movs	r3, #32
 8003956:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	689b      	ldr	r3, [r3, #8]
 800395c:	2b20      	cmp	r3, #32
 800395e:	d802      	bhi.n	8003966 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003960:	697b      	ldr	r3, [r7, #20]
 8003962:	005b      	lsls	r3, r3, #1
 8003964:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8003966:	2001      	movs	r0, #1
 8003968:	f001 f9c4 	bl	8004cf4 <HAL_RCCEx_GetPeriphCLKFreq>
 800396c:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	691b      	ldr	r3, [r3, #16]
 8003972:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003976:	d125      	bne.n	80039c4 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	68db      	ldr	r3, [r3, #12]
 800397c:	2b00      	cmp	r3, #0
 800397e:	d010      	beq.n	80039a2 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003980:	697b      	ldr	r3, [r7, #20]
 8003982:	009b      	lsls	r3, r3, #2
 8003984:	68fa      	ldr	r2, [r7, #12]
 8003986:	fbb2 f2f3 	udiv	r2, r2, r3
 800398a:	4613      	mov	r3, r2
 800398c:	009b      	lsls	r3, r3, #2
 800398e:	4413      	add	r3, r2
 8003990:	005b      	lsls	r3, r3, #1
 8003992:	461a      	mov	r2, r3
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	695b      	ldr	r3, [r3, #20]
 8003998:	fbb2 f3f3 	udiv	r3, r2, r3
 800399c:	3305      	adds	r3, #5
 800399e:	613b      	str	r3, [r7, #16]
 80039a0:	e01f      	b.n	80039e2 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80039a2:	697b      	ldr	r3, [r7, #20]
 80039a4:	00db      	lsls	r3, r3, #3
 80039a6:	68fa      	ldr	r2, [r7, #12]
 80039a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80039ac:	4613      	mov	r3, r2
 80039ae:	009b      	lsls	r3, r3, #2
 80039b0:	4413      	add	r3, r2
 80039b2:	005b      	lsls	r3, r3, #1
 80039b4:	461a      	mov	r2, r3
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	695b      	ldr	r3, [r3, #20]
 80039ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80039be:	3305      	adds	r3, #5
 80039c0:	613b      	str	r3, [r7, #16]
 80039c2:	e00e      	b.n	80039e2 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80039c4:	68fa      	ldr	r2, [r7, #12]
 80039c6:	697b      	ldr	r3, [r7, #20]
 80039c8:	fbb2 f2f3 	udiv	r2, r2, r3
 80039cc:	4613      	mov	r3, r2
 80039ce:	009b      	lsls	r3, r3, #2
 80039d0:	4413      	add	r3, r2
 80039d2:	005b      	lsls	r3, r3, #1
 80039d4:	461a      	mov	r2, r3
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	695b      	ldr	r3, [r3, #20]
 80039da:	fbb2 f3f3 	udiv	r3, r2, r3
 80039de:	3305      	adds	r3, #5
 80039e0:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80039e2:	693b      	ldr	r3, [r7, #16]
 80039e4:	4a5c      	ldr	r2, [pc, #368]	@ (8003b58 <HAL_I2S_Init+0x270>)
 80039e6:	fba2 2303 	umull	r2, r3, r2, r3
 80039ea:	08db      	lsrs	r3, r3, #3
 80039ec:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80039ee:	693b      	ldr	r3, [r7, #16]
 80039f0:	f003 0301 	and.w	r3, r3, #1
 80039f4:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80039f6:	693a      	ldr	r2, [r7, #16]
 80039f8:	69bb      	ldr	r3, [r7, #24]
 80039fa:	1ad3      	subs	r3, r2, r3
 80039fc:	085b      	lsrs	r3, r3, #1
 80039fe:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003a00:	69bb      	ldr	r3, [r7, #24]
 8003a02:	021b      	lsls	r3, r3, #8
 8003a04:	61bb      	str	r3, [r7, #24]
 8003a06:	e003      	b.n	8003a10 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003a08:	2302      	movs	r3, #2
 8003a0a:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003a10:	69fb      	ldr	r3, [r7, #28]
 8003a12:	2b01      	cmp	r3, #1
 8003a14:	d902      	bls.n	8003a1c <HAL_I2S_Init+0x134>
 8003a16:	69fb      	ldr	r3, [r7, #28]
 8003a18:	2bff      	cmp	r3, #255	@ 0xff
 8003a1a:	d907      	bls.n	8003a2c <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a20:	f043 0210 	orr.w	r2, r3, #16
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8003a28:	2301      	movs	r3, #1
 8003a2a:	e08f      	b.n	8003b4c <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	691a      	ldr	r2, [r3, #16]
 8003a30:	69bb      	ldr	r3, [r7, #24]
 8003a32:	ea42 0103 	orr.w	r1, r2, r3
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	69fa      	ldr	r2, [r7, #28]
 8003a3c:	430a      	orrs	r2, r1
 8003a3e:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	69db      	ldr	r3, [r3, #28]
 8003a46:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003a4a:	f023 030f 	bic.w	r3, r3, #15
 8003a4e:	687a      	ldr	r2, [r7, #4]
 8003a50:	6851      	ldr	r1, [r2, #4]
 8003a52:	687a      	ldr	r2, [r7, #4]
 8003a54:	6892      	ldr	r2, [r2, #8]
 8003a56:	4311      	orrs	r1, r2
 8003a58:	687a      	ldr	r2, [r7, #4]
 8003a5a:	68d2      	ldr	r2, [r2, #12]
 8003a5c:	4311      	orrs	r1, r2
 8003a5e:	687a      	ldr	r2, [r7, #4]
 8003a60:	6992      	ldr	r2, [r2, #24]
 8003a62:	430a      	orrs	r2, r1
 8003a64:	431a      	orrs	r2, r3
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003a6e:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6a1b      	ldr	r3, [r3, #32]
 8003a74:	2b01      	cmp	r3, #1
 8003a76:	d161      	bne.n	8003b3c <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	4a38      	ldr	r2, [pc, #224]	@ (8003b5c <HAL_I2S_Init+0x274>)
 8003a7c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	4a37      	ldr	r2, [pc, #220]	@ (8003b60 <HAL_I2S_Init+0x278>)
 8003a84:	4293      	cmp	r3, r2
 8003a86:	d101      	bne.n	8003a8c <HAL_I2S_Init+0x1a4>
 8003a88:	4b36      	ldr	r3, [pc, #216]	@ (8003b64 <HAL_I2S_Init+0x27c>)
 8003a8a:	e001      	b.n	8003a90 <HAL_I2S_Init+0x1a8>
 8003a8c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003a90:	69db      	ldr	r3, [r3, #28]
 8003a92:	687a      	ldr	r2, [r7, #4]
 8003a94:	6812      	ldr	r2, [r2, #0]
 8003a96:	4932      	ldr	r1, [pc, #200]	@ (8003b60 <HAL_I2S_Init+0x278>)
 8003a98:	428a      	cmp	r2, r1
 8003a9a:	d101      	bne.n	8003aa0 <HAL_I2S_Init+0x1b8>
 8003a9c:	4a31      	ldr	r2, [pc, #196]	@ (8003b64 <HAL_I2S_Init+0x27c>)
 8003a9e:	e001      	b.n	8003aa4 <HAL_I2S_Init+0x1bc>
 8003aa0:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003aa4:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003aa8:	f023 030f 	bic.w	r3, r3, #15
 8003aac:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	4a2b      	ldr	r2, [pc, #172]	@ (8003b60 <HAL_I2S_Init+0x278>)
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d101      	bne.n	8003abc <HAL_I2S_Init+0x1d4>
 8003ab8:	4b2a      	ldr	r3, [pc, #168]	@ (8003b64 <HAL_I2S_Init+0x27c>)
 8003aba:	e001      	b.n	8003ac0 <HAL_I2S_Init+0x1d8>
 8003abc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003ac0:	2202      	movs	r2, #2
 8003ac2:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4a25      	ldr	r2, [pc, #148]	@ (8003b60 <HAL_I2S_Init+0x278>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d101      	bne.n	8003ad2 <HAL_I2S_Init+0x1ea>
 8003ace:	4b25      	ldr	r3, [pc, #148]	@ (8003b64 <HAL_I2S_Init+0x27c>)
 8003ad0:	e001      	b.n	8003ad6 <HAL_I2S_Init+0x1ee>
 8003ad2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003ad6:	69db      	ldr	r3, [r3, #28]
 8003ad8:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	685b      	ldr	r3, [r3, #4]
 8003ade:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ae2:	d003      	beq.n	8003aec <HAL_I2S_Init+0x204>
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	685b      	ldr	r3, [r3, #4]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d103      	bne.n	8003af4 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003aec:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003af0:	613b      	str	r3, [r7, #16]
 8003af2:	e001      	b.n	8003af8 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003af4:	2300      	movs	r3, #0
 8003af6:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8003af8:	693b      	ldr	r3, [r7, #16]
 8003afa:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	689b      	ldr	r3, [r3, #8]
 8003b00:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003b02:	4313      	orrs	r3, r2
 8003b04:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	68db      	ldr	r3, [r3, #12]
 8003b0a:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	699b      	ldr	r3, [r3, #24]
 8003b14:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003b16:	4313      	orrs	r3, r2
 8003b18:	b29a      	uxth	r2, r3
 8003b1a:	897b      	ldrh	r3, [r7, #10]
 8003b1c:	4313      	orrs	r3, r2
 8003b1e:	b29b      	uxth	r3, r3
 8003b20:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003b24:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	4a0d      	ldr	r2, [pc, #52]	@ (8003b60 <HAL_I2S_Init+0x278>)
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d101      	bne.n	8003b34 <HAL_I2S_Init+0x24c>
 8003b30:	4b0c      	ldr	r3, [pc, #48]	@ (8003b64 <HAL_I2S_Init+0x27c>)
 8003b32:	e001      	b.n	8003b38 <HAL_I2S_Init+0x250>
 8003b34:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003b38:	897a      	ldrh	r2, [r7, #10]
 8003b3a:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2201      	movs	r2, #1
 8003b46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8003b4a:	2300      	movs	r3, #0
}
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	3720      	adds	r7, #32
 8003b50:	46bd      	mov	sp, r7
 8003b52:	bd80      	pop	{r7, pc}
 8003b54:	08003c5f 	.word	0x08003c5f
 8003b58:	cccccccd 	.word	0xcccccccd
 8003b5c:	08003d75 	.word	0x08003d75
 8003b60:	40003800 	.word	0x40003800
 8003b64:	40003400 	.word	0x40003400

08003b68 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	b083      	sub	sp, #12
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003b70:	bf00      	nop
 8003b72:	370c      	adds	r7, #12
 8003b74:	46bd      	mov	sp, r7
 8003b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7a:	4770      	bx	lr

08003b7c <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003b7c:	b480      	push	{r7}
 8003b7e:	b083      	sub	sp, #12
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003b84:	bf00      	nop
 8003b86:	370c      	adds	r7, #12
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8e:	4770      	bx	lr

08003b90 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003b90:	b480      	push	{r7}
 8003b92:	b083      	sub	sp, #12
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003b98:	bf00      	nop
 8003b9a:	370c      	adds	r7, #12
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba2:	4770      	bx	lr

08003ba4 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b082      	sub	sp, #8
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bb0:	881a      	ldrh	r2, [r3, #0]
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bbc:	1c9a      	adds	r2, r3, #2
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bc6:	b29b      	uxth	r3, r3
 8003bc8:	3b01      	subs	r3, #1
 8003bca:	b29a      	uxth	r2, r3
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bd4:	b29b      	uxth	r3, r3
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d10e      	bne.n	8003bf8 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	685a      	ldr	r2, [r3, #4]
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003be8:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2201      	movs	r2, #1
 8003bee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003bf2:	6878      	ldr	r0, [r7, #4]
 8003bf4:	f7ff ffb8 	bl	8003b68 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003bf8:	bf00      	nop
 8003bfa:	3708      	adds	r7, #8
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	bd80      	pop	{r7, pc}

08003c00 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b082      	sub	sp, #8
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	68da      	ldr	r2, [r3, #12]
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c12:	b292      	uxth	r2, r2
 8003c14:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c1a:	1c9a      	adds	r2, r3, #2
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003c24:	b29b      	uxth	r3, r3
 8003c26:	3b01      	subs	r3, #1
 8003c28:	b29a      	uxth	r2, r3
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003c32:	b29b      	uxth	r3, r3
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d10e      	bne.n	8003c56 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	685a      	ldr	r2, [r3, #4]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003c46:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2201      	movs	r2, #1
 8003c4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003c50:	6878      	ldr	r0, [r7, #4]
 8003c52:	f7ff ff93 	bl	8003b7c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003c56:	bf00      	nop
 8003c58:	3708      	adds	r7, #8
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	bd80      	pop	{r7, pc}

08003c5e <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003c5e:	b580      	push	{r7, lr}
 8003c60:	b086      	sub	sp, #24
 8003c62:	af00      	add	r7, sp, #0
 8003c64:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	689b      	ldr	r3, [r3, #8]
 8003c6c:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c74:	b2db      	uxtb	r3, r3
 8003c76:	2b04      	cmp	r3, #4
 8003c78:	d13a      	bne.n	8003cf0 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8003c7a:	697b      	ldr	r3, [r7, #20]
 8003c7c:	f003 0301 	and.w	r3, r3, #1
 8003c80:	2b01      	cmp	r3, #1
 8003c82:	d109      	bne.n	8003c98 <I2S_IRQHandler+0x3a>
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c8e:	2b40      	cmp	r3, #64	@ 0x40
 8003c90:	d102      	bne.n	8003c98 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8003c92:	6878      	ldr	r0, [r7, #4]
 8003c94:	f7ff ffb4 	bl	8003c00 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003c98:	697b      	ldr	r3, [r7, #20]
 8003c9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c9e:	2b40      	cmp	r3, #64	@ 0x40
 8003ca0:	d126      	bne.n	8003cf0 <I2S_IRQHandler+0x92>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	f003 0320 	and.w	r3, r3, #32
 8003cac:	2b20      	cmp	r3, #32
 8003cae:	d11f      	bne.n	8003cf0 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	685a      	ldr	r2, [r3, #4]
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003cbe:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	613b      	str	r3, [r7, #16]
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	68db      	ldr	r3, [r3, #12]
 8003cca:	613b      	str	r3, [r7, #16]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	689b      	ldr	r3, [r3, #8]
 8003cd2:	613b      	str	r3, [r7, #16]
 8003cd4:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2201      	movs	r2, #1
 8003cda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ce2:	f043 0202 	orr.w	r2, r3, #2
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003cea:	6878      	ldr	r0, [r7, #4]
 8003cec:	f7ff ff50 	bl	8003b90 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003cf6:	b2db      	uxtb	r3, r3
 8003cf8:	2b03      	cmp	r3, #3
 8003cfa:	d136      	bne.n	8003d6a <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8003cfc:	697b      	ldr	r3, [r7, #20]
 8003cfe:	f003 0302 	and.w	r3, r3, #2
 8003d02:	2b02      	cmp	r3, #2
 8003d04:	d109      	bne.n	8003d1a <I2S_IRQHandler+0xbc>
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	685b      	ldr	r3, [r3, #4]
 8003d0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d10:	2b80      	cmp	r3, #128	@ 0x80
 8003d12:	d102      	bne.n	8003d1a <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003d14:	6878      	ldr	r0, [r7, #4]
 8003d16:	f7ff ff45 	bl	8003ba4 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003d1a:	697b      	ldr	r3, [r7, #20]
 8003d1c:	f003 0308 	and.w	r3, r3, #8
 8003d20:	2b08      	cmp	r3, #8
 8003d22:	d122      	bne.n	8003d6a <I2S_IRQHandler+0x10c>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	685b      	ldr	r3, [r3, #4]
 8003d2a:	f003 0320 	and.w	r3, r3, #32
 8003d2e:	2b20      	cmp	r3, #32
 8003d30:	d11b      	bne.n	8003d6a <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	685a      	ldr	r2, [r3, #4]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003d40:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003d42:	2300      	movs	r3, #0
 8003d44:	60fb      	str	r3, [r7, #12]
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	689b      	ldr	r3, [r3, #8]
 8003d4c:	60fb      	str	r3, [r7, #12]
 8003d4e:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2201      	movs	r2, #1
 8003d54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d5c:	f043 0204 	orr.w	r2, r3, #4
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003d64:	6878      	ldr	r0, [r7, #4]
 8003d66:	f7ff ff13 	bl	8003b90 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003d6a:	bf00      	nop
 8003d6c:	3718      	adds	r7, #24
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	bd80      	pop	{r7, pc}
	...

08003d74 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b088      	sub	sp, #32
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	689b      	ldr	r3, [r3, #8]
 8003d82:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	4a92      	ldr	r2, [pc, #584]	@ (8003fd4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d101      	bne.n	8003d92 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8003d8e:	4b92      	ldr	r3, [pc, #584]	@ (8003fd8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003d90:	e001      	b.n	8003d96 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8003d92:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003d96:	689b      	ldr	r3, [r3, #8]
 8003d98:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4a8b      	ldr	r2, [pc, #556]	@ (8003fd4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003da8:	4293      	cmp	r3, r2
 8003daa:	d101      	bne.n	8003db0 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8003dac:	4b8a      	ldr	r3, [pc, #552]	@ (8003fd8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003dae:	e001      	b.n	8003db4 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8003db0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	685b      	ldr	r3, [r3, #4]
 8003dbc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003dc0:	d004      	beq.n	8003dcc <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	685b      	ldr	r3, [r3, #4]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	f040 8099 	bne.w	8003efe <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8003dcc:	69fb      	ldr	r3, [r7, #28]
 8003dce:	f003 0302 	and.w	r3, r3, #2
 8003dd2:	2b02      	cmp	r3, #2
 8003dd4:	d107      	bne.n	8003de6 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8003dd6:	697b      	ldr	r3, [r7, #20]
 8003dd8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d002      	beq.n	8003de6 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8003de0:	6878      	ldr	r0, [r7, #4]
 8003de2:	f000 f925 	bl	8004030 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8003de6:	69bb      	ldr	r3, [r7, #24]
 8003de8:	f003 0301 	and.w	r3, r3, #1
 8003dec:	2b01      	cmp	r3, #1
 8003dee:	d107      	bne.n	8003e00 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003df0:	693b      	ldr	r3, [r7, #16]
 8003df2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d002      	beq.n	8003e00 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8003dfa:	6878      	ldr	r0, [r7, #4]
 8003dfc:	f000 f9c8 	bl	8004190 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003e00:	69bb      	ldr	r3, [r7, #24]
 8003e02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e06:	2b40      	cmp	r3, #64	@ 0x40
 8003e08:	d13a      	bne.n	8003e80 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8003e0a:	693b      	ldr	r3, [r7, #16]
 8003e0c:	f003 0320 	and.w	r3, r3, #32
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d035      	beq.n	8003e80 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4a6e      	ldr	r2, [pc, #440]	@ (8003fd4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d101      	bne.n	8003e22 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8003e1e:	4b6e      	ldr	r3, [pc, #440]	@ (8003fd8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003e20:	e001      	b.n	8003e26 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8003e22:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003e26:	685a      	ldr	r2, [r3, #4]
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	4969      	ldr	r1, [pc, #420]	@ (8003fd4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003e2e:	428b      	cmp	r3, r1
 8003e30:	d101      	bne.n	8003e36 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8003e32:	4b69      	ldr	r3, [pc, #420]	@ (8003fd8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003e34:	e001      	b.n	8003e3a <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8003e36:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003e3a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003e3e:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	685a      	ldr	r2, [r3, #4]
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003e4e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003e50:	2300      	movs	r3, #0
 8003e52:	60fb      	str	r3, [r7, #12]
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	68db      	ldr	r3, [r3, #12]
 8003e5a:	60fb      	str	r3, [r7, #12]
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	689b      	ldr	r3, [r3, #8]
 8003e62:	60fb      	str	r3, [r7, #12]
 8003e64:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2201      	movs	r2, #1
 8003e6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e72:	f043 0202 	orr.w	r2, r3, #2
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003e7a:	6878      	ldr	r0, [r7, #4]
 8003e7c:	f7ff fe88 	bl	8003b90 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003e80:	69fb      	ldr	r3, [r7, #28]
 8003e82:	f003 0308 	and.w	r3, r3, #8
 8003e86:	2b08      	cmp	r3, #8
 8003e88:	f040 80c3 	bne.w	8004012 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8003e8c:	697b      	ldr	r3, [r7, #20]
 8003e8e:	f003 0320 	and.w	r3, r3, #32
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	f000 80bd 	beq.w	8004012 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	685a      	ldr	r2, [r3, #4]
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003ea6:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	4a49      	ldr	r2, [pc, #292]	@ (8003fd4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d101      	bne.n	8003eb6 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8003eb2:	4b49      	ldr	r3, [pc, #292]	@ (8003fd8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003eb4:	e001      	b.n	8003eba <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8003eb6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003eba:	685a      	ldr	r2, [r3, #4]
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	4944      	ldr	r1, [pc, #272]	@ (8003fd4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003ec2:	428b      	cmp	r3, r1
 8003ec4:	d101      	bne.n	8003eca <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8003ec6:	4b44      	ldr	r3, [pc, #272]	@ (8003fd8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003ec8:	e001      	b.n	8003ece <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8003eca:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003ece:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003ed2:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	60bb      	str	r3, [r7, #8]
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	689b      	ldr	r3, [r3, #8]
 8003ede:	60bb      	str	r3, [r7, #8]
 8003ee0:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2201      	movs	r2, #1
 8003ee6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eee:	f043 0204 	orr.w	r2, r3, #4
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003ef6:	6878      	ldr	r0, [r7, #4]
 8003ef8:	f7ff fe4a 	bl	8003b90 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003efc:	e089      	b.n	8004012 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8003efe:	69bb      	ldr	r3, [r7, #24]
 8003f00:	f003 0302 	and.w	r3, r3, #2
 8003f04:	2b02      	cmp	r3, #2
 8003f06:	d107      	bne.n	8003f18 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8003f08:	693b      	ldr	r3, [r7, #16]
 8003f0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d002      	beq.n	8003f18 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8003f12:	6878      	ldr	r0, [r7, #4]
 8003f14:	f000 f8be 	bl	8004094 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8003f18:	69fb      	ldr	r3, [r7, #28]
 8003f1a:	f003 0301 	and.w	r3, r3, #1
 8003f1e:	2b01      	cmp	r3, #1
 8003f20:	d107      	bne.n	8003f32 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8003f22:	697b      	ldr	r3, [r7, #20]
 8003f24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d002      	beq.n	8003f32 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8003f2c:	6878      	ldr	r0, [r7, #4]
 8003f2e:	f000 f8fd 	bl	800412c <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003f32:	69fb      	ldr	r3, [r7, #28]
 8003f34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f38:	2b40      	cmp	r3, #64	@ 0x40
 8003f3a:	d12f      	bne.n	8003f9c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8003f3c:	697b      	ldr	r3, [r7, #20]
 8003f3e:	f003 0320 	and.w	r3, r3, #32
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d02a      	beq.n	8003f9c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	685a      	ldr	r2, [r3, #4]
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003f54:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	4a1e      	ldr	r2, [pc, #120]	@ (8003fd4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	d101      	bne.n	8003f64 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8003f60:	4b1d      	ldr	r3, [pc, #116]	@ (8003fd8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003f62:	e001      	b.n	8003f68 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8003f64:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003f68:	685a      	ldr	r2, [r3, #4]
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	4919      	ldr	r1, [pc, #100]	@ (8003fd4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003f70:	428b      	cmp	r3, r1
 8003f72:	d101      	bne.n	8003f78 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8003f74:	4b18      	ldr	r3, [pc, #96]	@ (8003fd8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003f76:	e001      	b.n	8003f7c <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8003f78:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003f7c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003f80:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2201      	movs	r2, #1
 8003f86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f8e:	f043 0202 	orr.w	r2, r3, #2
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003f96:	6878      	ldr	r0, [r7, #4]
 8003f98:	f7ff fdfa 	bl	8003b90 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003f9c:	69bb      	ldr	r3, [r7, #24]
 8003f9e:	f003 0308 	and.w	r3, r3, #8
 8003fa2:	2b08      	cmp	r3, #8
 8003fa4:	d136      	bne.n	8004014 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8003fa6:	693b      	ldr	r3, [r7, #16]
 8003fa8:	f003 0320 	and.w	r3, r3, #32
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d031      	beq.n	8004014 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4a07      	ldr	r2, [pc, #28]	@ (8003fd4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d101      	bne.n	8003fbe <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8003fba:	4b07      	ldr	r3, [pc, #28]	@ (8003fd8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003fbc:	e001      	b.n	8003fc2 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8003fbe:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003fc2:	685a      	ldr	r2, [r3, #4]
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	4902      	ldr	r1, [pc, #8]	@ (8003fd4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003fca:	428b      	cmp	r3, r1
 8003fcc:	d106      	bne.n	8003fdc <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8003fce:	4b02      	ldr	r3, [pc, #8]	@ (8003fd8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003fd0:	e006      	b.n	8003fe0 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8003fd2:	bf00      	nop
 8003fd4:	40003800 	.word	0x40003800
 8003fd8:	40003400 	.word	0x40003400
 8003fdc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003fe0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003fe4:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	685a      	ldr	r2, [r3, #4]
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003ff4:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2201      	movs	r2, #1
 8003ffa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004002:	f043 0204 	orr.w	r2, r3, #4
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800400a:	6878      	ldr	r0, [r7, #4]
 800400c:	f7ff fdc0 	bl	8003b90 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004010:	e000      	b.n	8004014 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004012:	bf00      	nop
}
 8004014:	bf00      	nop
 8004016:	3720      	adds	r7, #32
 8004018:	46bd      	mov	sp, r7
 800401a:	bd80      	pop	{r7, pc}

0800401c <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800401c:	b480      	push	{r7}
 800401e:	b083      	sub	sp, #12
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8004024:	bf00      	nop
 8004026:	370c      	adds	r7, #12
 8004028:	46bd      	mov	sp, r7
 800402a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402e:	4770      	bx	lr

08004030 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b082      	sub	sp, #8
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800403c:	1c99      	adds	r1, r3, #2
 800403e:	687a      	ldr	r2, [r7, #4]
 8004040:	6251      	str	r1, [r2, #36]	@ 0x24
 8004042:	881a      	ldrh	r2, [r3, #0]
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800404e:	b29b      	uxth	r3, r3
 8004050:	3b01      	subs	r3, #1
 8004052:	b29a      	uxth	r2, r3
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800405c:	b29b      	uxth	r3, r3
 800405e:	2b00      	cmp	r3, #0
 8004060:	d113      	bne.n	800408a <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	685a      	ldr	r2, [r3, #4]
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004070:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004076:	b29b      	uxth	r3, r3
 8004078:	2b00      	cmp	r3, #0
 800407a:	d106      	bne.n	800408a <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2201      	movs	r2, #1
 8004080:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004084:	6878      	ldr	r0, [r7, #4]
 8004086:	f7ff ffc9 	bl	800401c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800408a:	bf00      	nop
 800408c:	3708      	adds	r7, #8
 800408e:	46bd      	mov	sp, r7
 8004090:	bd80      	pop	{r7, pc}
	...

08004094 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b082      	sub	sp, #8
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040a0:	1c99      	adds	r1, r3, #2
 80040a2:	687a      	ldr	r2, [r7, #4]
 80040a4:	6251      	str	r1, [r2, #36]	@ 0x24
 80040a6:	8819      	ldrh	r1, [r3, #0]
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	4a1d      	ldr	r2, [pc, #116]	@ (8004124 <I2SEx_TxISR_I2SExt+0x90>)
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d101      	bne.n	80040b6 <I2SEx_TxISR_I2SExt+0x22>
 80040b2:	4b1d      	ldr	r3, [pc, #116]	@ (8004128 <I2SEx_TxISR_I2SExt+0x94>)
 80040b4:	e001      	b.n	80040ba <I2SEx_TxISR_I2SExt+0x26>
 80040b6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80040ba:	460a      	mov	r2, r1
 80040bc:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040c2:	b29b      	uxth	r3, r3
 80040c4:	3b01      	subs	r3, #1
 80040c6:	b29a      	uxth	r2, r3
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040d0:	b29b      	uxth	r3, r3
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d121      	bne.n	800411a <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	4a12      	ldr	r2, [pc, #72]	@ (8004124 <I2SEx_TxISR_I2SExt+0x90>)
 80040dc:	4293      	cmp	r3, r2
 80040de:	d101      	bne.n	80040e4 <I2SEx_TxISR_I2SExt+0x50>
 80040e0:	4b11      	ldr	r3, [pc, #68]	@ (8004128 <I2SEx_TxISR_I2SExt+0x94>)
 80040e2:	e001      	b.n	80040e8 <I2SEx_TxISR_I2SExt+0x54>
 80040e4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80040e8:	685a      	ldr	r2, [r3, #4]
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	490d      	ldr	r1, [pc, #52]	@ (8004124 <I2SEx_TxISR_I2SExt+0x90>)
 80040f0:	428b      	cmp	r3, r1
 80040f2:	d101      	bne.n	80040f8 <I2SEx_TxISR_I2SExt+0x64>
 80040f4:	4b0c      	ldr	r3, [pc, #48]	@ (8004128 <I2SEx_TxISR_I2SExt+0x94>)
 80040f6:	e001      	b.n	80040fc <I2SEx_TxISR_I2SExt+0x68>
 80040f8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80040fc:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004100:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004106:	b29b      	uxth	r3, r3
 8004108:	2b00      	cmp	r3, #0
 800410a:	d106      	bne.n	800411a <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2201      	movs	r2, #1
 8004110:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004114:	6878      	ldr	r0, [r7, #4]
 8004116:	f7ff ff81 	bl	800401c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800411a:	bf00      	nop
 800411c:	3708      	adds	r7, #8
 800411e:	46bd      	mov	sp, r7
 8004120:	bd80      	pop	{r7, pc}
 8004122:	bf00      	nop
 8004124:	40003800 	.word	0x40003800
 8004128:	40003400 	.word	0x40003400

0800412c <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b082      	sub	sp, #8
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	68d8      	ldr	r0, [r3, #12]
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800413e:	1c99      	adds	r1, r3, #2
 8004140:	687a      	ldr	r2, [r7, #4]
 8004142:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8004144:	b282      	uxth	r2, r0
 8004146:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800414c:	b29b      	uxth	r3, r3
 800414e:	3b01      	subs	r3, #1
 8004150:	b29a      	uxth	r2, r3
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800415a:	b29b      	uxth	r3, r3
 800415c:	2b00      	cmp	r3, #0
 800415e:	d113      	bne.n	8004188 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	685a      	ldr	r2, [r3, #4]
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800416e:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004174:	b29b      	uxth	r3, r3
 8004176:	2b00      	cmp	r3, #0
 8004178:	d106      	bne.n	8004188 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2201      	movs	r2, #1
 800417e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004182:	6878      	ldr	r0, [r7, #4]
 8004184:	f7ff ff4a 	bl	800401c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004188:	bf00      	nop
 800418a:	3708      	adds	r7, #8
 800418c:	46bd      	mov	sp, r7
 800418e:	bd80      	pop	{r7, pc}

08004190 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b082      	sub	sp, #8
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4a20      	ldr	r2, [pc, #128]	@ (8004220 <I2SEx_RxISR_I2SExt+0x90>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d101      	bne.n	80041a6 <I2SEx_RxISR_I2SExt+0x16>
 80041a2:	4b20      	ldr	r3, [pc, #128]	@ (8004224 <I2SEx_RxISR_I2SExt+0x94>)
 80041a4:	e001      	b.n	80041aa <I2SEx_RxISR_I2SExt+0x1a>
 80041a6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80041aa:	68d8      	ldr	r0, [r3, #12]
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041b0:	1c99      	adds	r1, r3, #2
 80041b2:	687a      	ldr	r2, [r7, #4]
 80041b4:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80041b6:	b282      	uxth	r2, r0
 80041b8:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80041be:	b29b      	uxth	r3, r3
 80041c0:	3b01      	subs	r3, #1
 80041c2:	b29a      	uxth	r2, r3
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80041cc:	b29b      	uxth	r3, r3
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d121      	bne.n	8004216 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	4a12      	ldr	r2, [pc, #72]	@ (8004220 <I2SEx_RxISR_I2SExt+0x90>)
 80041d8:	4293      	cmp	r3, r2
 80041da:	d101      	bne.n	80041e0 <I2SEx_RxISR_I2SExt+0x50>
 80041dc:	4b11      	ldr	r3, [pc, #68]	@ (8004224 <I2SEx_RxISR_I2SExt+0x94>)
 80041de:	e001      	b.n	80041e4 <I2SEx_RxISR_I2SExt+0x54>
 80041e0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80041e4:	685a      	ldr	r2, [r3, #4]
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	490d      	ldr	r1, [pc, #52]	@ (8004220 <I2SEx_RxISR_I2SExt+0x90>)
 80041ec:	428b      	cmp	r3, r1
 80041ee:	d101      	bne.n	80041f4 <I2SEx_RxISR_I2SExt+0x64>
 80041f0:	4b0c      	ldr	r3, [pc, #48]	@ (8004224 <I2SEx_RxISR_I2SExt+0x94>)
 80041f2:	e001      	b.n	80041f8 <I2SEx_RxISR_I2SExt+0x68>
 80041f4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80041f8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80041fc:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004202:	b29b      	uxth	r3, r3
 8004204:	2b00      	cmp	r3, #0
 8004206:	d106      	bne.n	8004216 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2201      	movs	r2, #1
 800420c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004210:	6878      	ldr	r0, [r7, #4]
 8004212:	f7ff ff03 	bl	800401c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004216:	bf00      	nop
 8004218:	3708      	adds	r7, #8
 800421a:	46bd      	mov	sp, r7
 800421c:	bd80      	pop	{r7, pc}
 800421e:	bf00      	nop
 8004220:	40003800 	.word	0x40003800
 8004224:	40003400 	.word	0x40003400

08004228 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b086      	sub	sp, #24
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d101      	bne.n	800423a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004236:	2301      	movs	r3, #1
 8004238:	e267      	b.n	800470a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f003 0301 	and.w	r3, r3, #1
 8004242:	2b00      	cmp	r3, #0
 8004244:	d075      	beq.n	8004332 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004246:	4b88      	ldr	r3, [pc, #544]	@ (8004468 <HAL_RCC_OscConfig+0x240>)
 8004248:	689b      	ldr	r3, [r3, #8]
 800424a:	f003 030c 	and.w	r3, r3, #12
 800424e:	2b04      	cmp	r3, #4
 8004250:	d00c      	beq.n	800426c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004252:	4b85      	ldr	r3, [pc, #532]	@ (8004468 <HAL_RCC_OscConfig+0x240>)
 8004254:	689b      	ldr	r3, [r3, #8]
 8004256:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800425a:	2b08      	cmp	r3, #8
 800425c:	d112      	bne.n	8004284 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800425e:	4b82      	ldr	r3, [pc, #520]	@ (8004468 <HAL_RCC_OscConfig+0x240>)
 8004260:	685b      	ldr	r3, [r3, #4]
 8004262:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004266:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800426a:	d10b      	bne.n	8004284 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800426c:	4b7e      	ldr	r3, [pc, #504]	@ (8004468 <HAL_RCC_OscConfig+0x240>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004274:	2b00      	cmp	r3, #0
 8004276:	d05b      	beq.n	8004330 <HAL_RCC_OscConfig+0x108>
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	685b      	ldr	r3, [r3, #4]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d157      	bne.n	8004330 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004280:	2301      	movs	r3, #1
 8004282:	e242      	b.n	800470a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800428c:	d106      	bne.n	800429c <HAL_RCC_OscConfig+0x74>
 800428e:	4b76      	ldr	r3, [pc, #472]	@ (8004468 <HAL_RCC_OscConfig+0x240>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4a75      	ldr	r2, [pc, #468]	@ (8004468 <HAL_RCC_OscConfig+0x240>)
 8004294:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004298:	6013      	str	r3, [r2, #0]
 800429a:	e01d      	b.n	80042d8 <HAL_RCC_OscConfig+0xb0>
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	685b      	ldr	r3, [r3, #4]
 80042a0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80042a4:	d10c      	bne.n	80042c0 <HAL_RCC_OscConfig+0x98>
 80042a6:	4b70      	ldr	r3, [pc, #448]	@ (8004468 <HAL_RCC_OscConfig+0x240>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4a6f      	ldr	r2, [pc, #444]	@ (8004468 <HAL_RCC_OscConfig+0x240>)
 80042ac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80042b0:	6013      	str	r3, [r2, #0]
 80042b2:	4b6d      	ldr	r3, [pc, #436]	@ (8004468 <HAL_RCC_OscConfig+0x240>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	4a6c      	ldr	r2, [pc, #432]	@ (8004468 <HAL_RCC_OscConfig+0x240>)
 80042b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80042bc:	6013      	str	r3, [r2, #0]
 80042be:	e00b      	b.n	80042d8 <HAL_RCC_OscConfig+0xb0>
 80042c0:	4b69      	ldr	r3, [pc, #420]	@ (8004468 <HAL_RCC_OscConfig+0x240>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	4a68      	ldr	r2, [pc, #416]	@ (8004468 <HAL_RCC_OscConfig+0x240>)
 80042c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80042ca:	6013      	str	r3, [r2, #0]
 80042cc:	4b66      	ldr	r3, [pc, #408]	@ (8004468 <HAL_RCC_OscConfig+0x240>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	4a65      	ldr	r2, [pc, #404]	@ (8004468 <HAL_RCC_OscConfig+0x240>)
 80042d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80042d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	685b      	ldr	r3, [r3, #4]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d013      	beq.n	8004308 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042e0:	f7fc fd7c 	bl	8000ddc <HAL_GetTick>
 80042e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042e6:	e008      	b.n	80042fa <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042e8:	f7fc fd78 	bl	8000ddc <HAL_GetTick>
 80042ec:	4602      	mov	r2, r0
 80042ee:	693b      	ldr	r3, [r7, #16]
 80042f0:	1ad3      	subs	r3, r2, r3
 80042f2:	2b64      	cmp	r3, #100	@ 0x64
 80042f4:	d901      	bls.n	80042fa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80042f6:	2303      	movs	r3, #3
 80042f8:	e207      	b.n	800470a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042fa:	4b5b      	ldr	r3, [pc, #364]	@ (8004468 <HAL_RCC_OscConfig+0x240>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004302:	2b00      	cmp	r3, #0
 8004304:	d0f0      	beq.n	80042e8 <HAL_RCC_OscConfig+0xc0>
 8004306:	e014      	b.n	8004332 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004308:	f7fc fd68 	bl	8000ddc <HAL_GetTick>
 800430c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800430e:	e008      	b.n	8004322 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004310:	f7fc fd64 	bl	8000ddc <HAL_GetTick>
 8004314:	4602      	mov	r2, r0
 8004316:	693b      	ldr	r3, [r7, #16]
 8004318:	1ad3      	subs	r3, r2, r3
 800431a:	2b64      	cmp	r3, #100	@ 0x64
 800431c:	d901      	bls.n	8004322 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800431e:	2303      	movs	r3, #3
 8004320:	e1f3      	b.n	800470a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004322:	4b51      	ldr	r3, [pc, #324]	@ (8004468 <HAL_RCC_OscConfig+0x240>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800432a:	2b00      	cmp	r3, #0
 800432c:	d1f0      	bne.n	8004310 <HAL_RCC_OscConfig+0xe8>
 800432e:	e000      	b.n	8004332 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004330:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f003 0302 	and.w	r3, r3, #2
 800433a:	2b00      	cmp	r3, #0
 800433c:	d063      	beq.n	8004406 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800433e:	4b4a      	ldr	r3, [pc, #296]	@ (8004468 <HAL_RCC_OscConfig+0x240>)
 8004340:	689b      	ldr	r3, [r3, #8]
 8004342:	f003 030c 	and.w	r3, r3, #12
 8004346:	2b00      	cmp	r3, #0
 8004348:	d00b      	beq.n	8004362 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800434a:	4b47      	ldr	r3, [pc, #284]	@ (8004468 <HAL_RCC_OscConfig+0x240>)
 800434c:	689b      	ldr	r3, [r3, #8]
 800434e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004352:	2b08      	cmp	r3, #8
 8004354:	d11c      	bne.n	8004390 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004356:	4b44      	ldr	r3, [pc, #272]	@ (8004468 <HAL_RCC_OscConfig+0x240>)
 8004358:	685b      	ldr	r3, [r3, #4]
 800435a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800435e:	2b00      	cmp	r3, #0
 8004360:	d116      	bne.n	8004390 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004362:	4b41      	ldr	r3, [pc, #260]	@ (8004468 <HAL_RCC_OscConfig+0x240>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f003 0302 	and.w	r3, r3, #2
 800436a:	2b00      	cmp	r3, #0
 800436c:	d005      	beq.n	800437a <HAL_RCC_OscConfig+0x152>
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	68db      	ldr	r3, [r3, #12]
 8004372:	2b01      	cmp	r3, #1
 8004374:	d001      	beq.n	800437a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004376:	2301      	movs	r3, #1
 8004378:	e1c7      	b.n	800470a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800437a:	4b3b      	ldr	r3, [pc, #236]	@ (8004468 <HAL_RCC_OscConfig+0x240>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	691b      	ldr	r3, [r3, #16]
 8004386:	00db      	lsls	r3, r3, #3
 8004388:	4937      	ldr	r1, [pc, #220]	@ (8004468 <HAL_RCC_OscConfig+0x240>)
 800438a:	4313      	orrs	r3, r2
 800438c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800438e:	e03a      	b.n	8004406 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	68db      	ldr	r3, [r3, #12]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d020      	beq.n	80043da <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004398:	4b34      	ldr	r3, [pc, #208]	@ (800446c <HAL_RCC_OscConfig+0x244>)
 800439a:	2201      	movs	r2, #1
 800439c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800439e:	f7fc fd1d 	bl	8000ddc <HAL_GetTick>
 80043a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043a4:	e008      	b.n	80043b8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80043a6:	f7fc fd19 	bl	8000ddc <HAL_GetTick>
 80043aa:	4602      	mov	r2, r0
 80043ac:	693b      	ldr	r3, [r7, #16]
 80043ae:	1ad3      	subs	r3, r2, r3
 80043b0:	2b02      	cmp	r3, #2
 80043b2:	d901      	bls.n	80043b8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80043b4:	2303      	movs	r3, #3
 80043b6:	e1a8      	b.n	800470a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043b8:	4b2b      	ldr	r3, [pc, #172]	@ (8004468 <HAL_RCC_OscConfig+0x240>)
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f003 0302 	and.w	r3, r3, #2
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d0f0      	beq.n	80043a6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043c4:	4b28      	ldr	r3, [pc, #160]	@ (8004468 <HAL_RCC_OscConfig+0x240>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	691b      	ldr	r3, [r3, #16]
 80043d0:	00db      	lsls	r3, r3, #3
 80043d2:	4925      	ldr	r1, [pc, #148]	@ (8004468 <HAL_RCC_OscConfig+0x240>)
 80043d4:	4313      	orrs	r3, r2
 80043d6:	600b      	str	r3, [r1, #0]
 80043d8:	e015      	b.n	8004406 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80043da:	4b24      	ldr	r3, [pc, #144]	@ (800446c <HAL_RCC_OscConfig+0x244>)
 80043dc:	2200      	movs	r2, #0
 80043de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043e0:	f7fc fcfc 	bl	8000ddc <HAL_GetTick>
 80043e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80043e6:	e008      	b.n	80043fa <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80043e8:	f7fc fcf8 	bl	8000ddc <HAL_GetTick>
 80043ec:	4602      	mov	r2, r0
 80043ee:	693b      	ldr	r3, [r7, #16]
 80043f0:	1ad3      	subs	r3, r2, r3
 80043f2:	2b02      	cmp	r3, #2
 80043f4:	d901      	bls.n	80043fa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80043f6:	2303      	movs	r3, #3
 80043f8:	e187      	b.n	800470a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80043fa:	4b1b      	ldr	r3, [pc, #108]	@ (8004468 <HAL_RCC_OscConfig+0x240>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f003 0302 	and.w	r3, r3, #2
 8004402:	2b00      	cmp	r3, #0
 8004404:	d1f0      	bne.n	80043e8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f003 0308 	and.w	r3, r3, #8
 800440e:	2b00      	cmp	r3, #0
 8004410:	d036      	beq.n	8004480 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	695b      	ldr	r3, [r3, #20]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d016      	beq.n	8004448 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800441a:	4b15      	ldr	r3, [pc, #84]	@ (8004470 <HAL_RCC_OscConfig+0x248>)
 800441c:	2201      	movs	r2, #1
 800441e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004420:	f7fc fcdc 	bl	8000ddc <HAL_GetTick>
 8004424:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004426:	e008      	b.n	800443a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004428:	f7fc fcd8 	bl	8000ddc <HAL_GetTick>
 800442c:	4602      	mov	r2, r0
 800442e:	693b      	ldr	r3, [r7, #16]
 8004430:	1ad3      	subs	r3, r2, r3
 8004432:	2b02      	cmp	r3, #2
 8004434:	d901      	bls.n	800443a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004436:	2303      	movs	r3, #3
 8004438:	e167      	b.n	800470a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800443a:	4b0b      	ldr	r3, [pc, #44]	@ (8004468 <HAL_RCC_OscConfig+0x240>)
 800443c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800443e:	f003 0302 	and.w	r3, r3, #2
 8004442:	2b00      	cmp	r3, #0
 8004444:	d0f0      	beq.n	8004428 <HAL_RCC_OscConfig+0x200>
 8004446:	e01b      	b.n	8004480 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004448:	4b09      	ldr	r3, [pc, #36]	@ (8004470 <HAL_RCC_OscConfig+0x248>)
 800444a:	2200      	movs	r2, #0
 800444c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800444e:	f7fc fcc5 	bl	8000ddc <HAL_GetTick>
 8004452:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004454:	e00e      	b.n	8004474 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004456:	f7fc fcc1 	bl	8000ddc <HAL_GetTick>
 800445a:	4602      	mov	r2, r0
 800445c:	693b      	ldr	r3, [r7, #16]
 800445e:	1ad3      	subs	r3, r2, r3
 8004460:	2b02      	cmp	r3, #2
 8004462:	d907      	bls.n	8004474 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004464:	2303      	movs	r3, #3
 8004466:	e150      	b.n	800470a <HAL_RCC_OscConfig+0x4e2>
 8004468:	40023800 	.word	0x40023800
 800446c:	42470000 	.word	0x42470000
 8004470:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004474:	4b88      	ldr	r3, [pc, #544]	@ (8004698 <HAL_RCC_OscConfig+0x470>)
 8004476:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004478:	f003 0302 	and.w	r3, r3, #2
 800447c:	2b00      	cmp	r3, #0
 800447e:	d1ea      	bne.n	8004456 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f003 0304 	and.w	r3, r3, #4
 8004488:	2b00      	cmp	r3, #0
 800448a:	f000 8097 	beq.w	80045bc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800448e:	2300      	movs	r3, #0
 8004490:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004492:	4b81      	ldr	r3, [pc, #516]	@ (8004698 <HAL_RCC_OscConfig+0x470>)
 8004494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004496:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800449a:	2b00      	cmp	r3, #0
 800449c:	d10f      	bne.n	80044be <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800449e:	2300      	movs	r3, #0
 80044a0:	60bb      	str	r3, [r7, #8]
 80044a2:	4b7d      	ldr	r3, [pc, #500]	@ (8004698 <HAL_RCC_OscConfig+0x470>)
 80044a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044a6:	4a7c      	ldr	r2, [pc, #496]	@ (8004698 <HAL_RCC_OscConfig+0x470>)
 80044a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80044ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80044ae:	4b7a      	ldr	r3, [pc, #488]	@ (8004698 <HAL_RCC_OscConfig+0x470>)
 80044b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80044b6:	60bb      	str	r3, [r7, #8]
 80044b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80044ba:	2301      	movs	r3, #1
 80044bc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044be:	4b77      	ldr	r3, [pc, #476]	@ (800469c <HAL_RCC_OscConfig+0x474>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d118      	bne.n	80044fc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80044ca:	4b74      	ldr	r3, [pc, #464]	@ (800469c <HAL_RCC_OscConfig+0x474>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	4a73      	ldr	r2, [pc, #460]	@ (800469c <HAL_RCC_OscConfig+0x474>)
 80044d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80044d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80044d6:	f7fc fc81 	bl	8000ddc <HAL_GetTick>
 80044da:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044dc:	e008      	b.n	80044f0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80044de:	f7fc fc7d 	bl	8000ddc <HAL_GetTick>
 80044e2:	4602      	mov	r2, r0
 80044e4:	693b      	ldr	r3, [r7, #16]
 80044e6:	1ad3      	subs	r3, r2, r3
 80044e8:	2b02      	cmp	r3, #2
 80044ea:	d901      	bls.n	80044f0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80044ec:	2303      	movs	r3, #3
 80044ee:	e10c      	b.n	800470a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044f0:	4b6a      	ldr	r3, [pc, #424]	@ (800469c <HAL_RCC_OscConfig+0x474>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d0f0      	beq.n	80044de <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	689b      	ldr	r3, [r3, #8]
 8004500:	2b01      	cmp	r3, #1
 8004502:	d106      	bne.n	8004512 <HAL_RCC_OscConfig+0x2ea>
 8004504:	4b64      	ldr	r3, [pc, #400]	@ (8004698 <HAL_RCC_OscConfig+0x470>)
 8004506:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004508:	4a63      	ldr	r2, [pc, #396]	@ (8004698 <HAL_RCC_OscConfig+0x470>)
 800450a:	f043 0301 	orr.w	r3, r3, #1
 800450e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004510:	e01c      	b.n	800454c <HAL_RCC_OscConfig+0x324>
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	689b      	ldr	r3, [r3, #8]
 8004516:	2b05      	cmp	r3, #5
 8004518:	d10c      	bne.n	8004534 <HAL_RCC_OscConfig+0x30c>
 800451a:	4b5f      	ldr	r3, [pc, #380]	@ (8004698 <HAL_RCC_OscConfig+0x470>)
 800451c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800451e:	4a5e      	ldr	r2, [pc, #376]	@ (8004698 <HAL_RCC_OscConfig+0x470>)
 8004520:	f043 0304 	orr.w	r3, r3, #4
 8004524:	6713      	str	r3, [r2, #112]	@ 0x70
 8004526:	4b5c      	ldr	r3, [pc, #368]	@ (8004698 <HAL_RCC_OscConfig+0x470>)
 8004528:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800452a:	4a5b      	ldr	r2, [pc, #364]	@ (8004698 <HAL_RCC_OscConfig+0x470>)
 800452c:	f043 0301 	orr.w	r3, r3, #1
 8004530:	6713      	str	r3, [r2, #112]	@ 0x70
 8004532:	e00b      	b.n	800454c <HAL_RCC_OscConfig+0x324>
 8004534:	4b58      	ldr	r3, [pc, #352]	@ (8004698 <HAL_RCC_OscConfig+0x470>)
 8004536:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004538:	4a57      	ldr	r2, [pc, #348]	@ (8004698 <HAL_RCC_OscConfig+0x470>)
 800453a:	f023 0301 	bic.w	r3, r3, #1
 800453e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004540:	4b55      	ldr	r3, [pc, #340]	@ (8004698 <HAL_RCC_OscConfig+0x470>)
 8004542:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004544:	4a54      	ldr	r2, [pc, #336]	@ (8004698 <HAL_RCC_OscConfig+0x470>)
 8004546:	f023 0304 	bic.w	r3, r3, #4
 800454a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	689b      	ldr	r3, [r3, #8]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d015      	beq.n	8004580 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004554:	f7fc fc42 	bl	8000ddc <HAL_GetTick>
 8004558:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800455a:	e00a      	b.n	8004572 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800455c:	f7fc fc3e 	bl	8000ddc <HAL_GetTick>
 8004560:	4602      	mov	r2, r0
 8004562:	693b      	ldr	r3, [r7, #16]
 8004564:	1ad3      	subs	r3, r2, r3
 8004566:	f241 3288 	movw	r2, #5000	@ 0x1388
 800456a:	4293      	cmp	r3, r2
 800456c:	d901      	bls.n	8004572 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800456e:	2303      	movs	r3, #3
 8004570:	e0cb      	b.n	800470a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004572:	4b49      	ldr	r3, [pc, #292]	@ (8004698 <HAL_RCC_OscConfig+0x470>)
 8004574:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004576:	f003 0302 	and.w	r3, r3, #2
 800457a:	2b00      	cmp	r3, #0
 800457c:	d0ee      	beq.n	800455c <HAL_RCC_OscConfig+0x334>
 800457e:	e014      	b.n	80045aa <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004580:	f7fc fc2c 	bl	8000ddc <HAL_GetTick>
 8004584:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004586:	e00a      	b.n	800459e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004588:	f7fc fc28 	bl	8000ddc <HAL_GetTick>
 800458c:	4602      	mov	r2, r0
 800458e:	693b      	ldr	r3, [r7, #16]
 8004590:	1ad3      	subs	r3, r2, r3
 8004592:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004596:	4293      	cmp	r3, r2
 8004598:	d901      	bls.n	800459e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800459a:	2303      	movs	r3, #3
 800459c:	e0b5      	b.n	800470a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800459e:	4b3e      	ldr	r3, [pc, #248]	@ (8004698 <HAL_RCC_OscConfig+0x470>)
 80045a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045a2:	f003 0302 	and.w	r3, r3, #2
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d1ee      	bne.n	8004588 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80045aa:	7dfb      	ldrb	r3, [r7, #23]
 80045ac:	2b01      	cmp	r3, #1
 80045ae:	d105      	bne.n	80045bc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80045b0:	4b39      	ldr	r3, [pc, #228]	@ (8004698 <HAL_RCC_OscConfig+0x470>)
 80045b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045b4:	4a38      	ldr	r2, [pc, #224]	@ (8004698 <HAL_RCC_OscConfig+0x470>)
 80045b6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80045ba:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	699b      	ldr	r3, [r3, #24]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	f000 80a1 	beq.w	8004708 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80045c6:	4b34      	ldr	r3, [pc, #208]	@ (8004698 <HAL_RCC_OscConfig+0x470>)
 80045c8:	689b      	ldr	r3, [r3, #8]
 80045ca:	f003 030c 	and.w	r3, r3, #12
 80045ce:	2b08      	cmp	r3, #8
 80045d0:	d05c      	beq.n	800468c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	699b      	ldr	r3, [r3, #24]
 80045d6:	2b02      	cmp	r3, #2
 80045d8:	d141      	bne.n	800465e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045da:	4b31      	ldr	r3, [pc, #196]	@ (80046a0 <HAL_RCC_OscConfig+0x478>)
 80045dc:	2200      	movs	r2, #0
 80045de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045e0:	f7fc fbfc 	bl	8000ddc <HAL_GetTick>
 80045e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045e6:	e008      	b.n	80045fa <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045e8:	f7fc fbf8 	bl	8000ddc <HAL_GetTick>
 80045ec:	4602      	mov	r2, r0
 80045ee:	693b      	ldr	r3, [r7, #16]
 80045f0:	1ad3      	subs	r3, r2, r3
 80045f2:	2b02      	cmp	r3, #2
 80045f4:	d901      	bls.n	80045fa <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80045f6:	2303      	movs	r3, #3
 80045f8:	e087      	b.n	800470a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045fa:	4b27      	ldr	r3, [pc, #156]	@ (8004698 <HAL_RCC_OscConfig+0x470>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004602:	2b00      	cmp	r3, #0
 8004604:	d1f0      	bne.n	80045e8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	69da      	ldr	r2, [r3, #28]
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6a1b      	ldr	r3, [r3, #32]
 800460e:	431a      	orrs	r2, r3
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004614:	019b      	lsls	r3, r3, #6
 8004616:	431a      	orrs	r2, r3
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800461c:	085b      	lsrs	r3, r3, #1
 800461e:	3b01      	subs	r3, #1
 8004620:	041b      	lsls	r3, r3, #16
 8004622:	431a      	orrs	r2, r3
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004628:	061b      	lsls	r3, r3, #24
 800462a:	491b      	ldr	r1, [pc, #108]	@ (8004698 <HAL_RCC_OscConfig+0x470>)
 800462c:	4313      	orrs	r3, r2
 800462e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004630:	4b1b      	ldr	r3, [pc, #108]	@ (80046a0 <HAL_RCC_OscConfig+0x478>)
 8004632:	2201      	movs	r2, #1
 8004634:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004636:	f7fc fbd1 	bl	8000ddc <HAL_GetTick>
 800463a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800463c:	e008      	b.n	8004650 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800463e:	f7fc fbcd 	bl	8000ddc <HAL_GetTick>
 8004642:	4602      	mov	r2, r0
 8004644:	693b      	ldr	r3, [r7, #16]
 8004646:	1ad3      	subs	r3, r2, r3
 8004648:	2b02      	cmp	r3, #2
 800464a:	d901      	bls.n	8004650 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800464c:	2303      	movs	r3, #3
 800464e:	e05c      	b.n	800470a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004650:	4b11      	ldr	r3, [pc, #68]	@ (8004698 <HAL_RCC_OscConfig+0x470>)
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004658:	2b00      	cmp	r3, #0
 800465a:	d0f0      	beq.n	800463e <HAL_RCC_OscConfig+0x416>
 800465c:	e054      	b.n	8004708 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800465e:	4b10      	ldr	r3, [pc, #64]	@ (80046a0 <HAL_RCC_OscConfig+0x478>)
 8004660:	2200      	movs	r2, #0
 8004662:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004664:	f7fc fbba 	bl	8000ddc <HAL_GetTick>
 8004668:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800466a:	e008      	b.n	800467e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800466c:	f7fc fbb6 	bl	8000ddc <HAL_GetTick>
 8004670:	4602      	mov	r2, r0
 8004672:	693b      	ldr	r3, [r7, #16]
 8004674:	1ad3      	subs	r3, r2, r3
 8004676:	2b02      	cmp	r3, #2
 8004678:	d901      	bls.n	800467e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800467a:	2303      	movs	r3, #3
 800467c:	e045      	b.n	800470a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800467e:	4b06      	ldr	r3, [pc, #24]	@ (8004698 <HAL_RCC_OscConfig+0x470>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004686:	2b00      	cmp	r3, #0
 8004688:	d1f0      	bne.n	800466c <HAL_RCC_OscConfig+0x444>
 800468a:	e03d      	b.n	8004708 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	699b      	ldr	r3, [r3, #24]
 8004690:	2b01      	cmp	r3, #1
 8004692:	d107      	bne.n	80046a4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004694:	2301      	movs	r3, #1
 8004696:	e038      	b.n	800470a <HAL_RCC_OscConfig+0x4e2>
 8004698:	40023800 	.word	0x40023800
 800469c:	40007000 	.word	0x40007000
 80046a0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80046a4:	4b1b      	ldr	r3, [pc, #108]	@ (8004714 <HAL_RCC_OscConfig+0x4ec>)
 80046a6:	685b      	ldr	r3, [r3, #4]
 80046a8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	699b      	ldr	r3, [r3, #24]
 80046ae:	2b01      	cmp	r3, #1
 80046b0:	d028      	beq.n	8004704 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80046bc:	429a      	cmp	r2, r3
 80046be:	d121      	bne.n	8004704 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80046ca:	429a      	cmp	r2, r3
 80046cc:	d11a      	bne.n	8004704 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80046ce:	68fa      	ldr	r2, [r7, #12]
 80046d0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80046d4:	4013      	ands	r3, r2
 80046d6:	687a      	ldr	r2, [r7, #4]
 80046d8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80046da:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80046dc:	4293      	cmp	r3, r2
 80046de:	d111      	bne.n	8004704 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046ea:	085b      	lsrs	r3, r3, #1
 80046ec:	3b01      	subs	r3, #1
 80046ee:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80046f0:	429a      	cmp	r2, r3
 80046f2:	d107      	bne.n	8004704 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046fe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004700:	429a      	cmp	r2, r3
 8004702:	d001      	beq.n	8004708 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004704:	2301      	movs	r3, #1
 8004706:	e000      	b.n	800470a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004708:	2300      	movs	r3, #0
}
 800470a:	4618      	mov	r0, r3
 800470c:	3718      	adds	r7, #24
 800470e:	46bd      	mov	sp, r7
 8004710:	bd80      	pop	{r7, pc}
 8004712:	bf00      	nop
 8004714:	40023800 	.word	0x40023800

08004718 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004718:	b580      	push	{r7, lr}
 800471a:	b084      	sub	sp, #16
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
 8004720:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	2b00      	cmp	r3, #0
 8004726:	d101      	bne.n	800472c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004728:	2301      	movs	r3, #1
 800472a:	e0cc      	b.n	80048c6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800472c:	4b68      	ldr	r3, [pc, #416]	@ (80048d0 <HAL_RCC_ClockConfig+0x1b8>)
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f003 0307 	and.w	r3, r3, #7
 8004734:	683a      	ldr	r2, [r7, #0]
 8004736:	429a      	cmp	r2, r3
 8004738:	d90c      	bls.n	8004754 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800473a:	4b65      	ldr	r3, [pc, #404]	@ (80048d0 <HAL_RCC_ClockConfig+0x1b8>)
 800473c:	683a      	ldr	r2, [r7, #0]
 800473e:	b2d2      	uxtb	r2, r2
 8004740:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004742:	4b63      	ldr	r3, [pc, #396]	@ (80048d0 <HAL_RCC_ClockConfig+0x1b8>)
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f003 0307 	and.w	r3, r3, #7
 800474a:	683a      	ldr	r2, [r7, #0]
 800474c:	429a      	cmp	r2, r3
 800474e:	d001      	beq.n	8004754 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004750:	2301      	movs	r3, #1
 8004752:	e0b8      	b.n	80048c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f003 0302 	and.w	r3, r3, #2
 800475c:	2b00      	cmp	r3, #0
 800475e:	d020      	beq.n	80047a2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f003 0304 	and.w	r3, r3, #4
 8004768:	2b00      	cmp	r3, #0
 800476a:	d005      	beq.n	8004778 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800476c:	4b59      	ldr	r3, [pc, #356]	@ (80048d4 <HAL_RCC_ClockConfig+0x1bc>)
 800476e:	689b      	ldr	r3, [r3, #8]
 8004770:	4a58      	ldr	r2, [pc, #352]	@ (80048d4 <HAL_RCC_ClockConfig+0x1bc>)
 8004772:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004776:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f003 0308 	and.w	r3, r3, #8
 8004780:	2b00      	cmp	r3, #0
 8004782:	d005      	beq.n	8004790 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004784:	4b53      	ldr	r3, [pc, #332]	@ (80048d4 <HAL_RCC_ClockConfig+0x1bc>)
 8004786:	689b      	ldr	r3, [r3, #8]
 8004788:	4a52      	ldr	r2, [pc, #328]	@ (80048d4 <HAL_RCC_ClockConfig+0x1bc>)
 800478a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800478e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004790:	4b50      	ldr	r3, [pc, #320]	@ (80048d4 <HAL_RCC_ClockConfig+0x1bc>)
 8004792:	689b      	ldr	r3, [r3, #8]
 8004794:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	689b      	ldr	r3, [r3, #8]
 800479c:	494d      	ldr	r1, [pc, #308]	@ (80048d4 <HAL_RCC_ClockConfig+0x1bc>)
 800479e:	4313      	orrs	r3, r2
 80047a0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f003 0301 	and.w	r3, r3, #1
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d044      	beq.n	8004838 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	685b      	ldr	r3, [r3, #4]
 80047b2:	2b01      	cmp	r3, #1
 80047b4:	d107      	bne.n	80047c6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047b6:	4b47      	ldr	r3, [pc, #284]	@ (80048d4 <HAL_RCC_ClockConfig+0x1bc>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d119      	bne.n	80047f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80047c2:	2301      	movs	r3, #1
 80047c4:	e07f      	b.n	80048c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	685b      	ldr	r3, [r3, #4]
 80047ca:	2b02      	cmp	r3, #2
 80047cc:	d003      	beq.n	80047d6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80047d2:	2b03      	cmp	r3, #3
 80047d4:	d107      	bne.n	80047e6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047d6:	4b3f      	ldr	r3, [pc, #252]	@ (80048d4 <HAL_RCC_ClockConfig+0x1bc>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d109      	bne.n	80047f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80047e2:	2301      	movs	r3, #1
 80047e4:	e06f      	b.n	80048c6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047e6:	4b3b      	ldr	r3, [pc, #236]	@ (80048d4 <HAL_RCC_ClockConfig+0x1bc>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f003 0302 	and.w	r3, r3, #2
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d101      	bne.n	80047f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80047f2:	2301      	movs	r3, #1
 80047f4:	e067      	b.n	80048c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80047f6:	4b37      	ldr	r3, [pc, #220]	@ (80048d4 <HAL_RCC_ClockConfig+0x1bc>)
 80047f8:	689b      	ldr	r3, [r3, #8]
 80047fa:	f023 0203 	bic.w	r2, r3, #3
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	685b      	ldr	r3, [r3, #4]
 8004802:	4934      	ldr	r1, [pc, #208]	@ (80048d4 <HAL_RCC_ClockConfig+0x1bc>)
 8004804:	4313      	orrs	r3, r2
 8004806:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004808:	f7fc fae8 	bl	8000ddc <HAL_GetTick>
 800480c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800480e:	e00a      	b.n	8004826 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004810:	f7fc fae4 	bl	8000ddc <HAL_GetTick>
 8004814:	4602      	mov	r2, r0
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	1ad3      	subs	r3, r2, r3
 800481a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800481e:	4293      	cmp	r3, r2
 8004820:	d901      	bls.n	8004826 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004822:	2303      	movs	r3, #3
 8004824:	e04f      	b.n	80048c6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004826:	4b2b      	ldr	r3, [pc, #172]	@ (80048d4 <HAL_RCC_ClockConfig+0x1bc>)
 8004828:	689b      	ldr	r3, [r3, #8]
 800482a:	f003 020c 	and.w	r2, r3, #12
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	685b      	ldr	r3, [r3, #4]
 8004832:	009b      	lsls	r3, r3, #2
 8004834:	429a      	cmp	r2, r3
 8004836:	d1eb      	bne.n	8004810 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004838:	4b25      	ldr	r3, [pc, #148]	@ (80048d0 <HAL_RCC_ClockConfig+0x1b8>)
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f003 0307 	and.w	r3, r3, #7
 8004840:	683a      	ldr	r2, [r7, #0]
 8004842:	429a      	cmp	r2, r3
 8004844:	d20c      	bcs.n	8004860 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004846:	4b22      	ldr	r3, [pc, #136]	@ (80048d0 <HAL_RCC_ClockConfig+0x1b8>)
 8004848:	683a      	ldr	r2, [r7, #0]
 800484a:	b2d2      	uxtb	r2, r2
 800484c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800484e:	4b20      	ldr	r3, [pc, #128]	@ (80048d0 <HAL_RCC_ClockConfig+0x1b8>)
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f003 0307 	and.w	r3, r3, #7
 8004856:	683a      	ldr	r2, [r7, #0]
 8004858:	429a      	cmp	r2, r3
 800485a:	d001      	beq.n	8004860 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800485c:	2301      	movs	r3, #1
 800485e:	e032      	b.n	80048c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f003 0304 	and.w	r3, r3, #4
 8004868:	2b00      	cmp	r3, #0
 800486a:	d008      	beq.n	800487e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800486c:	4b19      	ldr	r3, [pc, #100]	@ (80048d4 <HAL_RCC_ClockConfig+0x1bc>)
 800486e:	689b      	ldr	r3, [r3, #8]
 8004870:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	68db      	ldr	r3, [r3, #12]
 8004878:	4916      	ldr	r1, [pc, #88]	@ (80048d4 <HAL_RCC_ClockConfig+0x1bc>)
 800487a:	4313      	orrs	r3, r2
 800487c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f003 0308 	and.w	r3, r3, #8
 8004886:	2b00      	cmp	r3, #0
 8004888:	d009      	beq.n	800489e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800488a:	4b12      	ldr	r3, [pc, #72]	@ (80048d4 <HAL_RCC_ClockConfig+0x1bc>)
 800488c:	689b      	ldr	r3, [r3, #8]
 800488e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	691b      	ldr	r3, [r3, #16]
 8004896:	00db      	lsls	r3, r3, #3
 8004898:	490e      	ldr	r1, [pc, #56]	@ (80048d4 <HAL_RCC_ClockConfig+0x1bc>)
 800489a:	4313      	orrs	r3, r2
 800489c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800489e:	f000 f821 	bl	80048e4 <HAL_RCC_GetSysClockFreq>
 80048a2:	4602      	mov	r2, r0
 80048a4:	4b0b      	ldr	r3, [pc, #44]	@ (80048d4 <HAL_RCC_ClockConfig+0x1bc>)
 80048a6:	689b      	ldr	r3, [r3, #8]
 80048a8:	091b      	lsrs	r3, r3, #4
 80048aa:	f003 030f 	and.w	r3, r3, #15
 80048ae:	490a      	ldr	r1, [pc, #40]	@ (80048d8 <HAL_RCC_ClockConfig+0x1c0>)
 80048b0:	5ccb      	ldrb	r3, [r1, r3]
 80048b2:	fa22 f303 	lsr.w	r3, r2, r3
 80048b6:	4a09      	ldr	r2, [pc, #36]	@ (80048dc <HAL_RCC_ClockConfig+0x1c4>)
 80048b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80048ba:	4b09      	ldr	r3, [pc, #36]	@ (80048e0 <HAL_RCC_ClockConfig+0x1c8>)
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	4618      	mov	r0, r3
 80048c0:	f7fc fa48 	bl	8000d54 <HAL_InitTick>

  return HAL_OK;
 80048c4:	2300      	movs	r3, #0
}
 80048c6:	4618      	mov	r0, r3
 80048c8:	3710      	adds	r7, #16
 80048ca:	46bd      	mov	sp, r7
 80048cc:	bd80      	pop	{r7, pc}
 80048ce:	bf00      	nop
 80048d0:	40023c00 	.word	0x40023c00
 80048d4:	40023800 	.word	0x40023800
 80048d8:	08007a60 	.word	0x08007a60
 80048dc:	20000000 	.word	0x20000000
 80048e0:	20000004 	.word	0x20000004

080048e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80048e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80048e8:	b094      	sub	sp, #80	@ 0x50
 80048ea:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80048ec:	2300      	movs	r3, #0
 80048ee:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80048f0:	2300      	movs	r3, #0
 80048f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80048f4:	2300      	movs	r3, #0
 80048f6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80048f8:	2300      	movs	r3, #0
 80048fa:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80048fc:	4b79      	ldr	r3, [pc, #484]	@ (8004ae4 <HAL_RCC_GetSysClockFreq+0x200>)
 80048fe:	689b      	ldr	r3, [r3, #8]
 8004900:	f003 030c 	and.w	r3, r3, #12
 8004904:	2b08      	cmp	r3, #8
 8004906:	d00d      	beq.n	8004924 <HAL_RCC_GetSysClockFreq+0x40>
 8004908:	2b08      	cmp	r3, #8
 800490a:	f200 80e1 	bhi.w	8004ad0 <HAL_RCC_GetSysClockFreq+0x1ec>
 800490e:	2b00      	cmp	r3, #0
 8004910:	d002      	beq.n	8004918 <HAL_RCC_GetSysClockFreq+0x34>
 8004912:	2b04      	cmp	r3, #4
 8004914:	d003      	beq.n	800491e <HAL_RCC_GetSysClockFreq+0x3a>
 8004916:	e0db      	b.n	8004ad0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004918:	4b73      	ldr	r3, [pc, #460]	@ (8004ae8 <HAL_RCC_GetSysClockFreq+0x204>)
 800491a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800491c:	e0db      	b.n	8004ad6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800491e:	4b73      	ldr	r3, [pc, #460]	@ (8004aec <HAL_RCC_GetSysClockFreq+0x208>)
 8004920:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004922:	e0d8      	b.n	8004ad6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004924:	4b6f      	ldr	r3, [pc, #444]	@ (8004ae4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004926:	685b      	ldr	r3, [r3, #4]
 8004928:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800492c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800492e:	4b6d      	ldr	r3, [pc, #436]	@ (8004ae4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004930:	685b      	ldr	r3, [r3, #4]
 8004932:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004936:	2b00      	cmp	r3, #0
 8004938:	d063      	beq.n	8004a02 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800493a:	4b6a      	ldr	r3, [pc, #424]	@ (8004ae4 <HAL_RCC_GetSysClockFreq+0x200>)
 800493c:	685b      	ldr	r3, [r3, #4]
 800493e:	099b      	lsrs	r3, r3, #6
 8004940:	2200      	movs	r2, #0
 8004942:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004944:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004946:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004948:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800494c:	633b      	str	r3, [r7, #48]	@ 0x30
 800494e:	2300      	movs	r3, #0
 8004950:	637b      	str	r3, [r7, #52]	@ 0x34
 8004952:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004956:	4622      	mov	r2, r4
 8004958:	462b      	mov	r3, r5
 800495a:	f04f 0000 	mov.w	r0, #0
 800495e:	f04f 0100 	mov.w	r1, #0
 8004962:	0159      	lsls	r1, r3, #5
 8004964:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004968:	0150      	lsls	r0, r2, #5
 800496a:	4602      	mov	r2, r0
 800496c:	460b      	mov	r3, r1
 800496e:	4621      	mov	r1, r4
 8004970:	1a51      	subs	r1, r2, r1
 8004972:	6139      	str	r1, [r7, #16]
 8004974:	4629      	mov	r1, r5
 8004976:	eb63 0301 	sbc.w	r3, r3, r1
 800497a:	617b      	str	r3, [r7, #20]
 800497c:	f04f 0200 	mov.w	r2, #0
 8004980:	f04f 0300 	mov.w	r3, #0
 8004984:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004988:	4659      	mov	r1, fp
 800498a:	018b      	lsls	r3, r1, #6
 800498c:	4651      	mov	r1, sl
 800498e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004992:	4651      	mov	r1, sl
 8004994:	018a      	lsls	r2, r1, #6
 8004996:	4651      	mov	r1, sl
 8004998:	ebb2 0801 	subs.w	r8, r2, r1
 800499c:	4659      	mov	r1, fp
 800499e:	eb63 0901 	sbc.w	r9, r3, r1
 80049a2:	f04f 0200 	mov.w	r2, #0
 80049a6:	f04f 0300 	mov.w	r3, #0
 80049aa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80049ae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80049b2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80049b6:	4690      	mov	r8, r2
 80049b8:	4699      	mov	r9, r3
 80049ba:	4623      	mov	r3, r4
 80049bc:	eb18 0303 	adds.w	r3, r8, r3
 80049c0:	60bb      	str	r3, [r7, #8]
 80049c2:	462b      	mov	r3, r5
 80049c4:	eb49 0303 	adc.w	r3, r9, r3
 80049c8:	60fb      	str	r3, [r7, #12]
 80049ca:	f04f 0200 	mov.w	r2, #0
 80049ce:	f04f 0300 	mov.w	r3, #0
 80049d2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80049d6:	4629      	mov	r1, r5
 80049d8:	024b      	lsls	r3, r1, #9
 80049da:	4621      	mov	r1, r4
 80049dc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80049e0:	4621      	mov	r1, r4
 80049e2:	024a      	lsls	r2, r1, #9
 80049e4:	4610      	mov	r0, r2
 80049e6:	4619      	mov	r1, r3
 80049e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80049ea:	2200      	movs	r2, #0
 80049ec:	62bb      	str	r3, [r7, #40]	@ 0x28
 80049ee:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80049f0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80049f4:	f7fb fbe8 	bl	80001c8 <__aeabi_uldivmod>
 80049f8:	4602      	mov	r2, r0
 80049fa:	460b      	mov	r3, r1
 80049fc:	4613      	mov	r3, r2
 80049fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004a00:	e058      	b.n	8004ab4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a02:	4b38      	ldr	r3, [pc, #224]	@ (8004ae4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a04:	685b      	ldr	r3, [r3, #4]
 8004a06:	099b      	lsrs	r3, r3, #6
 8004a08:	2200      	movs	r2, #0
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	4611      	mov	r1, r2
 8004a0e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004a12:	623b      	str	r3, [r7, #32]
 8004a14:	2300      	movs	r3, #0
 8004a16:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a18:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004a1c:	4642      	mov	r2, r8
 8004a1e:	464b      	mov	r3, r9
 8004a20:	f04f 0000 	mov.w	r0, #0
 8004a24:	f04f 0100 	mov.w	r1, #0
 8004a28:	0159      	lsls	r1, r3, #5
 8004a2a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004a2e:	0150      	lsls	r0, r2, #5
 8004a30:	4602      	mov	r2, r0
 8004a32:	460b      	mov	r3, r1
 8004a34:	4641      	mov	r1, r8
 8004a36:	ebb2 0a01 	subs.w	sl, r2, r1
 8004a3a:	4649      	mov	r1, r9
 8004a3c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004a40:	f04f 0200 	mov.w	r2, #0
 8004a44:	f04f 0300 	mov.w	r3, #0
 8004a48:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004a4c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004a50:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004a54:	ebb2 040a 	subs.w	r4, r2, sl
 8004a58:	eb63 050b 	sbc.w	r5, r3, fp
 8004a5c:	f04f 0200 	mov.w	r2, #0
 8004a60:	f04f 0300 	mov.w	r3, #0
 8004a64:	00eb      	lsls	r3, r5, #3
 8004a66:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004a6a:	00e2      	lsls	r2, r4, #3
 8004a6c:	4614      	mov	r4, r2
 8004a6e:	461d      	mov	r5, r3
 8004a70:	4643      	mov	r3, r8
 8004a72:	18e3      	adds	r3, r4, r3
 8004a74:	603b      	str	r3, [r7, #0]
 8004a76:	464b      	mov	r3, r9
 8004a78:	eb45 0303 	adc.w	r3, r5, r3
 8004a7c:	607b      	str	r3, [r7, #4]
 8004a7e:	f04f 0200 	mov.w	r2, #0
 8004a82:	f04f 0300 	mov.w	r3, #0
 8004a86:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004a8a:	4629      	mov	r1, r5
 8004a8c:	028b      	lsls	r3, r1, #10
 8004a8e:	4621      	mov	r1, r4
 8004a90:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004a94:	4621      	mov	r1, r4
 8004a96:	028a      	lsls	r2, r1, #10
 8004a98:	4610      	mov	r0, r2
 8004a9a:	4619      	mov	r1, r3
 8004a9c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	61bb      	str	r3, [r7, #24]
 8004aa2:	61fa      	str	r2, [r7, #28]
 8004aa4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004aa8:	f7fb fb8e 	bl	80001c8 <__aeabi_uldivmod>
 8004aac:	4602      	mov	r2, r0
 8004aae:	460b      	mov	r3, r1
 8004ab0:	4613      	mov	r3, r2
 8004ab2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004ab4:	4b0b      	ldr	r3, [pc, #44]	@ (8004ae4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ab6:	685b      	ldr	r3, [r3, #4]
 8004ab8:	0c1b      	lsrs	r3, r3, #16
 8004aba:	f003 0303 	and.w	r3, r3, #3
 8004abe:	3301      	adds	r3, #1
 8004ac0:	005b      	lsls	r3, r3, #1
 8004ac2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004ac4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004ac6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004ac8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004acc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004ace:	e002      	b.n	8004ad6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004ad0:	4b05      	ldr	r3, [pc, #20]	@ (8004ae8 <HAL_RCC_GetSysClockFreq+0x204>)
 8004ad2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004ad4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004ad6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004ad8:	4618      	mov	r0, r3
 8004ada:	3750      	adds	r7, #80	@ 0x50
 8004adc:	46bd      	mov	sp, r7
 8004ade:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004ae2:	bf00      	nop
 8004ae4:	40023800 	.word	0x40023800
 8004ae8:	00f42400 	.word	0x00f42400
 8004aec:	007a1200 	.word	0x007a1200

08004af0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004af0:	b480      	push	{r7}
 8004af2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004af4:	4b03      	ldr	r3, [pc, #12]	@ (8004b04 <HAL_RCC_GetHCLKFreq+0x14>)
 8004af6:	681b      	ldr	r3, [r3, #0]
}
 8004af8:	4618      	mov	r0, r3
 8004afa:	46bd      	mov	sp, r7
 8004afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b00:	4770      	bx	lr
 8004b02:	bf00      	nop
 8004b04:	20000000 	.word	0x20000000

08004b08 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b08:	b580      	push	{r7, lr}
 8004b0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004b0c:	f7ff fff0 	bl	8004af0 <HAL_RCC_GetHCLKFreq>
 8004b10:	4602      	mov	r2, r0
 8004b12:	4b05      	ldr	r3, [pc, #20]	@ (8004b28 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004b14:	689b      	ldr	r3, [r3, #8]
 8004b16:	0a9b      	lsrs	r3, r3, #10
 8004b18:	f003 0307 	and.w	r3, r3, #7
 8004b1c:	4903      	ldr	r1, [pc, #12]	@ (8004b2c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004b1e:	5ccb      	ldrb	r3, [r1, r3]
 8004b20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b24:	4618      	mov	r0, r3
 8004b26:	bd80      	pop	{r7, pc}
 8004b28:	40023800 	.word	0x40023800
 8004b2c:	08007a70 	.word	0x08007a70

08004b30 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b086      	sub	sp, #24
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004b38:	2300      	movs	r3, #0
 8004b3a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f003 0301 	and.w	r3, r3, #1
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d105      	bne.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d035      	beq.n	8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004b58:	4b62      	ldr	r3, [pc, #392]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004b5e:	f7fc f93d 	bl	8000ddc <HAL_GetTick>
 8004b62:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004b64:	e008      	b.n	8004b78 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004b66:	f7fc f939 	bl	8000ddc <HAL_GetTick>
 8004b6a:	4602      	mov	r2, r0
 8004b6c:	697b      	ldr	r3, [r7, #20]
 8004b6e:	1ad3      	subs	r3, r2, r3
 8004b70:	2b02      	cmp	r3, #2
 8004b72:	d901      	bls.n	8004b78 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004b74:	2303      	movs	r3, #3
 8004b76:	e0b0      	b.n	8004cda <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004b78:	4b5b      	ldr	r3, [pc, #364]	@ (8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d1f0      	bne.n	8004b66 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	685b      	ldr	r3, [r3, #4]
 8004b88:	019a      	lsls	r2, r3, #6
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	689b      	ldr	r3, [r3, #8]
 8004b8e:	071b      	lsls	r3, r3, #28
 8004b90:	4955      	ldr	r1, [pc, #340]	@ (8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b92:	4313      	orrs	r3, r2
 8004b94:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004b98:	4b52      	ldr	r3, [pc, #328]	@ (8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004b9a:	2201      	movs	r2, #1
 8004b9c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004b9e:	f7fc f91d 	bl	8000ddc <HAL_GetTick>
 8004ba2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004ba4:	e008      	b.n	8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004ba6:	f7fc f919 	bl	8000ddc <HAL_GetTick>
 8004baa:	4602      	mov	r2, r0
 8004bac:	697b      	ldr	r3, [r7, #20]
 8004bae:	1ad3      	subs	r3, r2, r3
 8004bb0:	2b02      	cmp	r3, #2
 8004bb2:	d901      	bls.n	8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004bb4:	2303      	movs	r3, #3
 8004bb6:	e090      	b.n	8004cda <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004bb8:	4b4b      	ldr	r3, [pc, #300]	@ (8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d0f0      	beq.n	8004ba6 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f003 0302 	and.w	r3, r3, #2
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	f000 8083 	beq.w	8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	60fb      	str	r3, [r7, #12]
 8004bd6:	4b44      	ldr	r3, [pc, #272]	@ (8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004bd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bda:	4a43      	ldr	r2, [pc, #268]	@ (8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004bdc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004be0:	6413      	str	r3, [r2, #64]	@ 0x40
 8004be2:	4b41      	ldr	r3, [pc, #260]	@ (8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004be4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004be6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004bea:	60fb      	str	r3, [r7, #12]
 8004bec:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004bee:	4b3f      	ldr	r3, [pc, #252]	@ (8004cec <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	4a3e      	ldr	r2, [pc, #248]	@ (8004cec <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004bf4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004bf8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004bfa:	f7fc f8ef 	bl	8000ddc <HAL_GetTick>
 8004bfe:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004c00:	e008      	b.n	8004c14 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c02:	f7fc f8eb 	bl	8000ddc <HAL_GetTick>
 8004c06:	4602      	mov	r2, r0
 8004c08:	697b      	ldr	r3, [r7, #20]
 8004c0a:	1ad3      	subs	r3, r2, r3
 8004c0c:	2b02      	cmp	r3, #2
 8004c0e:	d901      	bls.n	8004c14 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004c10:	2303      	movs	r3, #3
 8004c12:	e062      	b.n	8004cda <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004c14:	4b35      	ldr	r3, [pc, #212]	@ (8004cec <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d0f0      	beq.n	8004c02 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004c20:	4b31      	ldr	r3, [pc, #196]	@ (8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c24:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c28:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004c2a:	693b      	ldr	r3, [r7, #16]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d02f      	beq.n	8004c90 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	68db      	ldr	r3, [r3, #12]
 8004c34:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c38:	693a      	ldr	r2, [r7, #16]
 8004c3a:	429a      	cmp	r2, r3
 8004c3c:	d028      	beq.n	8004c90 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004c3e:	4b2a      	ldr	r3, [pc, #168]	@ (8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c42:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c46:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004c48:	4b29      	ldr	r3, [pc, #164]	@ (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004c4a:	2201      	movs	r2, #1
 8004c4c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004c4e:	4b28      	ldr	r3, [pc, #160]	@ (8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004c50:	2200      	movs	r2, #0
 8004c52:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004c54:	4a24      	ldr	r2, [pc, #144]	@ (8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c56:	693b      	ldr	r3, [r7, #16]
 8004c58:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004c5a:	4b23      	ldr	r3, [pc, #140]	@ (8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c5e:	f003 0301 	and.w	r3, r3, #1
 8004c62:	2b01      	cmp	r3, #1
 8004c64:	d114      	bne.n	8004c90 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004c66:	f7fc f8b9 	bl	8000ddc <HAL_GetTick>
 8004c6a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c6c:	e00a      	b.n	8004c84 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c6e:	f7fc f8b5 	bl	8000ddc <HAL_GetTick>
 8004c72:	4602      	mov	r2, r0
 8004c74:	697b      	ldr	r3, [r7, #20]
 8004c76:	1ad3      	subs	r3, r2, r3
 8004c78:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	d901      	bls.n	8004c84 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004c80:	2303      	movs	r3, #3
 8004c82:	e02a      	b.n	8004cda <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c84:	4b18      	ldr	r3, [pc, #96]	@ (8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c88:	f003 0302 	and.w	r3, r3, #2
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d0ee      	beq.n	8004c6e <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	68db      	ldr	r3, [r3, #12]
 8004c94:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c98:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c9c:	d10d      	bne.n	8004cba <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004c9e:	4b12      	ldr	r3, [pc, #72]	@ (8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ca0:	689b      	ldr	r3, [r3, #8]
 8004ca2:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	68db      	ldr	r3, [r3, #12]
 8004caa:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004cae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004cb2:	490d      	ldr	r1, [pc, #52]	@ (8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004cb4:	4313      	orrs	r3, r2
 8004cb6:	608b      	str	r3, [r1, #8]
 8004cb8:	e005      	b.n	8004cc6 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004cba:	4b0b      	ldr	r3, [pc, #44]	@ (8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004cbc:	689b      	ldr	r3, [r3, #8]
 8004cbe:	4a0a      	ldr	r2, [pc, #40]	@ (8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004cc0:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004cc4:	6093      	str	r3, [r2, #8]
 8004cc6:	4b08      	ldr	r3, [pc, #32]	@ (8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004cc8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	68db      	ldr	r3, [r3, #12]
 8004cce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004cd2:	4905      	ldr	r1, [pc, #20]	@ (8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004cd4:	4313      	orrs	r3, r2
 8004cd6:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004cd8:	2300      	movs	r3, #0
}
 8004cda:	4618      	mov	r0, r3
 8004cdc:	3718      	adds	r7, #24
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bd80      	pop	{r7, pc}
 8004ce2:	bf00      	nop
 8004ce4:	42470068 	.word	0x42470068
 8004ce8:	40023800 	.word	0x40023800
 8004cec:	40007000 	.word	0x40007000
 8004cf0:	42470e40 	.word	0x42470e40

08004cf4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004cf4:	b480      	push	{r7}
 8004cf6:	b087      	sub	sp, #28
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004cfc:	2300      	movs	r3, #0
 8004cfe:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004d00:	2300      	movs	r3, #0
 8004d02:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004d04:	2300      	movs	r3, #0
 8004d06:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004d08:	2300      	movs	r3, #0
 8004d0a:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2b01      	cmp	r3, #1
 8004d10:	d13f      	bne.n	8004d92 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8004d12:	4b24      	ldr	r3, [pc, #144]	@ (8004da4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004d14:	689b      	ldr	r3, [r3, #8]
 8004d16:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004d1a:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d006      	beq.n	8004d30 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004d28:	d12f      	bne.n	8004d8a <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004d2a:	4b1f      	ldr	r3, [pc, #124]	@ (8004da8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004d2c:	617b      	str	r3, [r7, #20]
          break;
 8004d2e:	e02f      	b.n	8004d90 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004d30:	4b1c      	ldr	r3, [pc, #112]	@ (8004da4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004d32:	685b      	ldr	r3, [r3, #4]
 8004d34:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d38:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004d3c:	d108      	bne.n	8004d50 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004d3e:	4b19      	ldr	r3, [pc, #100]	@ (8004da4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004d40:	685b      	ldr	r3, [r3, #4]
 8004d42:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004d46:	4a19      	ldr	r2, [pc, #100]	@ (8004dac <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8004d48:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d4c:	613b      	str	r3, [r7, #16]
 8004d4e:	e007      	b.n	8004d60 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004d50:	4b14      	ldr	r3, [pc, #80]	@ (8004da4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004d52:	685b      	ldr	r3, [r3, #4]
 8004d54:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004d58:	4a15      	ldr	r2, [pc, #84]	@ (8004db0 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8004d5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d5e:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004d60:	4b10      	ldr	r3, [pc, #64]	@ (8004da4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004d62:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d66:	099b      	lsrs	r3, r3, #6
 8004d68:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004d6c:	693b      	ldr	r3, [r7, #16]
 8004d6e:	fb02 f303 	mul.w	r3, r2, r3
 8004d72:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004d74:	4b0b      	ldr	r3, [pc, #44]	@ (8004da4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004d76:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d7a:	0f1b      	lsrs	r3, r3, #28
 8004d7c:	f003 0307 	and.w	r3, r3, #7
 8004d80:	68ba      	ldr	r2, [r7, #8]
 8004d82:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d86:	617b      	str	r3, [r7, #20]
          break;
 8004d88:	e002      	b.n	8004d90 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	617b      	str	r3, [r7, #20]
          break;
 8004d8e:	bf00      	nop
        }
      }
      break;
 8004d90:	e000      	b.n	8004d94 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 8004d92:	bf00      	nop
    }
  }
  return frequency;
 8004d94:	697b      	ldr	r3, [r7, #20]
}
 8004d96:	4618      	mov	r0, r3
 8004d98:	371c      	adds	r7, #28
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da0:	4770      	bx	lr
 8004da2:	bf00      	nop
 8004da4:	40023800 	.word	0x40023800
 8004da8:	00bb8000 	.word	0x00bb8000
 8004dac:	007a1200 	.word	0x007a1200
 8004db0:	00f42400 	.word	0x00f42400

08004db4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b082      	sub	sp, #8
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d101      	bne.n	8004dc6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004dc2:	2301      	movs	r3, #1
 8004dc4:	e07b      	b.n	8004ebe <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d108      	bne.n	8004de0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	685b      	ldr	r3, [r3, #4]
 8004dd2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004dd6:	d009      	beq.n	8004dec <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2200      	movs	r2, #0
 8004ddc:	61da      	str	r2, [r3, #28]
 8004dde:	e005      	b.n	8004dec <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2200      	movs	r2, #0
 8004de4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	2200      	movs	r2, #0
 8004dea:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2200      	movs	r2, #0
 8004df0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004df8:	b2db      	uxtb	r3, r3
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d106      	bne.n	8004e0c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	2200      	movs	r2, #0
 8004e02:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004e06:	6878      	ldr	r0, [r7, #4]
 8004e08:	f7fb fe8e 	bl	8000b28 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2202      	movs	r2, #2
 8004e10:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	681a      	ldr	r2, [r3, #0]
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004e22:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	685b      	ldr	r3, [r3, #4]
 8004e28:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	689b      	ldr	r3, [r3, #8]
 8004e30:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004e34:	431a      	orrs	r2, r3
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	68db      	ldr	r3, [r3, #12]
 8004e3a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004e3e:	431a      	orrs	r2, r3
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	691b      	ldr	r3, [r3, #16]
 8004e44:	f003 0302 	and.w	r3, r3, #2
 8004e48:	431a      	orrs	r2, r3
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	695b      	ldr	r3, [r3, #20]
 8004e4e:	f003 0301 	and.w	r3, r3, #1
 8004e52:	431a      	orrs	r2, r3
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	699b      	ldr	r3, [r3, #24]
 8004e58:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004e5c:	431a      	orrs	r2, r3
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	69db      	ldr	r3, [r3, #28]
 8004e62:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004e66:	431a      	orrs	r2, r3
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6a1b      	ldr	r3, [r3, #32]
 8004e6c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e70:	ea42 0103 	orr.w	r1, r2, r3
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e78:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	430a      	orrs	r2, r1
 8004e82:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	699b      	ldr	r3, [r3, #24]
 8004e88:	0c1b      	lsrs	r3, r3, #16
 8004e8a:	f003 0104 	and.w	r1, r3, #4
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e92:	f003 0210 	and.w	r2, r3, #16
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	430a      	orrs	r2, r1
 8004e9c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	69da      	ldr	r2, [r3, #28]
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004eac:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2201      	movs	r2, #1
 8004eb8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004ebc:	2300      	movs	r3, #0
}
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	3708      	adds	r7, #8
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	bd80      	pop	{r7, pc}

08004ec6 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004ec6:	b084      	sub	sp, #16
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b084      	sub	sp, #16
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
 8004ed0:	f107 001c 	add.w	r0, r7, #28
 8004ed4:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004ed8:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004edc:	2b01      	cmp	r3, #1
 8004ede:	d123      	bne.n	8004f28 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ee4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	68db      	ldr	r3, [r3, #12]
 8004ef0:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8004ef4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004ef8:	687a      	ldr	r2, [r7, #4]
 8004efa:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	68db      	ldr	r3, [r3, #12]
 8004f00:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004f08:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004f0c:	2b01      	cmp	r3, #1
 8004f0e:	d105      	bne.n	8004f1c <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	68db      	ldr	r3, [r3, #12]
 8004f14:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004f1c:	6878      	ldr	r0, [r7, #4]
 8004f1e:	f000 f9dc 	bl	80052da <USB_CoreReset>
 8004f22:	4603      	mov	r3, r0
 8004f24:	73fb      	strb	r3, [r7, #15]
 8004f26:	e01b      	b.n	8004f60 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	68db      	ldr	r3, [r3, #12]
 8004f2c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004f34:	6878      	ldr	r0, [r7, #4]
 8004f36:	f000 f9d0 	bl	80052da <USB_CoreReset>
 8004f3a:	4603      	mov	r3, r0
 8004f3c:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004f3e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d106      	bne.n	8004f54 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f4a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	639a      	str	r2, [r3, #56]	@ 0x38
 8004f52:	e005      	b.n	8004f60 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f58:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8004f60:	7fbb      	ldrb	r3, [r7, #30]
 8004f62:	2b01      	cmp	r3, #1
 8004f64:	d10b      	bne.n	8004f7e <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	689b      	ldr	r3, [r3, #8]
 8004f6a:	f043 0206 	orr.w	r2, r3, #6
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	689b      	ldr	r3, [r3, #8]
 8004f76:	f043 0220 	orr.w	r2, r3, #32
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004f7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f80:	4618      	mov	r0, r3
 8004f82:	3710      	adds	r7, #16
 8004f84:	46bd      	mov	sp, r7
 8004f86:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004f8a:	b004      	add	sp, #16
 8004f8c:	4770      	bx	lr

08004f8e <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004f8e:	b480      	push	{r7}
 8004f90:	b083      	sub	sp, #12
 8004f92:	af00      	add	r7, sp, #0
 8004f94:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	689b      	ldr	r3, [r3, #8]
 8004f9a:	f043 0201 	orr.w	r2, r3, #1
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004fa2:	2300      	movs	r3, #0
}
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	370c      	adds	r7, #12
 8004fa8:	46bd      	mov	sp, r7
 8004faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fae:	4770      	bx	lr

08004fb0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	b083      	sub	sp, #12
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	689b      	ldr	r3, [r3, #8]
 8004fbc:	f023 0201 	bic.w	r2, r3, #1
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004fc4:	2300      	movs	r3, #0
}
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	370c      	adds	r7, #12
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd0:	4770      	bx	lr

08004fd2 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004fd2:	b580      	push	{r7, lr}
 8004fd4:	b084      	sub	sp, #16
 8004fd6:	af00      	add	r7, sp, #0
 8004fd8:	6078      	str	r0, [r7, #4]
 8004fda:	460b      	mov	r3, r1
 8004fdc:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004fde:	2300      	movs	r3, #0
 8004fe0:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	68db      	ldr	r3, [r3, #12]
 8004fe6:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004fee:	78fb      	ldrb	r3, [r7, #3]
 8004ff0:	2b01      	cmp	r3, #1
 8004ff2:	d115      	bne.n	8005020 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	68db      	ldr	r3, [r3, #12]
 8004ff8:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005000:	200a      	movs	r0, #10
 8005002:	f7fb fef7 	bl	8000df4 <HAL_Delay>
      ms += 10U;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	330a      	adds	r3, #10
 800500a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800500c:	6878      	ldr	r0, [r7, #4]
 800500e:	f000 f956 	bl	80052be <USB_GetMode>
 8005012:	4603      	mov	r3, r0
 8005014:	2b01      	cmp	r3, #1
 8005016:	d01e      	beq.n	8005056 <USB_SetCurrentMode+0x84>
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	2bc7      	cmp	r3, #199	@ 0xc7
 800501c:	d9f0      	bls.n	8005000 <USB_SetCurrentMode+0x2e>
 800501e:	e01a      	b.n	8005056 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005020:	78fb      	ldrb	r3, [r7, #3]
 8005022:	2b00      	cmp	r3, #0
 8005024:	d115      	bne.n	8005052 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	68db      	ldr	r3, [r3, #12]
 800502a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005032:	200a      	movs	r0, #10
 8005034:	f7fb fede 	bl	8000df4 <HAL_Delay>
      ms += 10U;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	330a      	adds	r3, #10
 800503c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800503e:	6878      	ldr	r0, [r7, #4]
 8005040:	f000 f93d 	bl	80052be <USB_GetMode>
 8005044:	4603      	mov	r3, r0
 8005046:	2b00      	cmp	r3, #0
 8005048:	d005      	beq.n	8005056 <USB_SetCurrentMode+0x84>
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	2bc7      	cmp	r3, #199	@ 0xc7
 800504e:	d9f0      	bls.n	8005032 <USB_SetCurrentMode+0x60>
 8005050:	e001      	b.n	8005056 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005052:	2301      	movs	r3, #1
 8005054:	e005      	b.n	8005062 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	2bc8      	cmp	r3, #200	@ 0xc8
 800505a:	d101      	bne.n	8005060 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800505c:	2301      	movs	r3, #1
 800505e:	e000      	b.n	8005062 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005060:	2300      	movs	r3, #0
}
 8005062:	4618      	mov	r0, r3
 8005064:	3710      	adds	r7, #16
 8005066:	46bd      	mov	sp, r7
 8005068:	bd80      	pop	{r7, pc}

0800506a <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800506a:	b480      	push	{r7}
 800506c:	b085      	sub	sp, #20
 800506e:	af00      	add	r7, sp, #0
 8005070:	6078      	str	r0, [r7, #4]
 8005072:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005074:	2300      	movs	r3, #0
 8005076:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	3301      	adds	r3, #1
 800507c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005084:	d901      	bls.n	800508a <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005086:	2303      	movs	r3, #3
 8005088:	e01b      	b.n	80050c2 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	691b      	ldr	r3, [r3, #16]
 800508e:	2b00      	cmp	r3, #0
 8005090:	daf2      	bge.n	8005078 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005092:	2300      	movs	r3, #0
 8005094:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	019b      	lsls	r3, r3, #6
 800509a:	f043 0220 	orr.w	r2, r3, #32
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	3301      	adds	r3, #1
 80050a6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80050ae:	d901      	bls.n	80050b4 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80050b0:	2303      	movs	r3, #3
 80050b2:	e006      	b.n	80050c2 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	691b      	ldr	r3, [r3, #16]
 80050b8:	f003 0320 	and.w	r3, r3, #32
 80050bc:	2b20      	cmp	r3, #32
 80050be:	d0f0      	beq.n	80050a2 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80050c0:	2300      	movs	r3, #0
}
 80050c2:	4618      	mov	r0, r3
 80050c4:	3714      	adds	r7, #20
 80050c6:	46bd      	mov	sp, r7
 80050c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050cc:	4770      	bx	lr

080050ce <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80050ce:	b480      	push	{r7}
 80050d0:	b085      	sub	sp, #20
 80050d2:	af00      	add	r7, sp, #0
 80050d4:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80050d6:	2300      	movs	r3, #0
 80050d8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	3301      	adds	r3, #1
 80050de:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80050e6:	d901      	bls.n	80050ec <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80050e8:	2303      	movs	r3, #3
 80050ea:	e018      	b.n	800511e <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	691b      	ldr	r3, [r3, #16]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	daf2      	bge.n	80050da <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80050f4:	2300      	movs	r3, #0
 80050f6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2210      	movs	r2, #16
 80050fc:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	3301      	adds	r3, #1
 8005102:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800510a:	d901      	bls.n	8005110 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800510c:	2303      	movs	r3, #3
 800510e:	e006      	b.n	800511e <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	691b      	ldr	r3, [r3, #16]
 8005114:	f003 0310 	and.w	r3, r3, #16
 8005118:	2b10      	cmp	r3, #16
 800511a:	d0f0      	beq.n	80050fe <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800511c:	2300      	movs	r3, #0
}
 800511e:	4618      	mov	r0, r3
 8005120:	3714      	adds	r7, #20
 8005122:	46bd      	mov	sp, r7
 8005124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005128:	4770      	bx	lr

0800512a <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800512a:	b480      	push	{r7}
 800512c:	b089      	sub	sp, #36	@ 0x24
 800512e:	af00      	add	r7, sp, #0
 8005130:	60f8      	str	r0, [r7, #12]
 8005132:	60b9      	str	r1, [r7, #8]
 8005134:	4611      	mov	r1, r2
 8005136:	461a      	mov	r2, r3
 8005138:	460b      	mov	r3, r1
 800513a:	71fb      	strb	r3, [r7, #7]
 800513c:	4613      	mov	r3, r2
 800513e:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8005144:	68bb      	ldr	r3, [r7, #8]
 8005146:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8005148:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800514c:	2b00      	cmp	r3, #0
 800514e:	d123      	bne.n	8005198 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8005150:	88bb      	ldrh	r3, [r7, #4]
 8005152:	3303      	adds	r3, #3
 8005154:	089b      	lsrs	r3, r3, #2
 8005156:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8005158:	2300      	movs	r3, #0
 800515a:	61bb      	str	r3, [r7, #24]
 800515c:	e018      	b.n	8005190 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800515e:	79fb      	ldrb	r3, [r7, #7]
 8005160:	031a      	lsls	r2, r3, #12
 8005162:	697b      	ldr	r3, [r7, #20]
 8005164:	4413      	add	r3, r2
 8005166:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800516a:	461a      	mov	r2, r3
 800516c:	69fb      	ldr	r3, [r7, #28]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	6013      	str	r3, [r2, #0]
      pSrc++;
 8005172:	69fb      	ldr	r3, [r7, #28]
 8005174:	3301      	adds	r3, #1
 8005176:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005178:	69fb      	ldr	r3, [r7, #28]
 800517a:	3301      	adds	r3, #1
 800517c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800517e:	69fb      	ldr	r3, [r7, #28]
 8005180:	3301      	adds	r3, #1
 8005182:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005184:	69fb      	ldr	r3, [r7, #28]
 8005186:	3301      	adds	r3, #1
 8005188:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800518a:	69bb      	ldr	r3, [r7, #24]
 800518c:	3301      	adds	r3, #1
 800518e:	61bb      	str	r3, [r7, #24]
 8005190:	69ba      	ldr	r2, [r7, #24]
 8005192:	693b      	ldr	r3, [r7, #16]
 8005194:	429a      	cmp	r2, r3
 8005196:	d3e2      	bcc.n	800515e <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8005198:	2300      	movs	r3, #0
}
 800519a:	4618      	mov	r0, r3
 800519c:	3724      	adds	r7, #36	@ 0x24
 800519e:	46bd      	mov	sp, r7
 80051a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a4:	4770      	bx	lr

080051a6 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80051a6:	b480      	push	{r7}
 80051a8:	b08b      	sub	sp, #44	@ 0x2c
 80051aa:	af00      	add	r7, sp, #0
 80051ac:	60f8      	str	r0, [r7, #12]
 80051ae:	60b9      	str	r1, [r7, #8]
 80051b0:	4613      	mov	r3, r2
 80051b2:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80051b8:	68bb      	ldr	r3, [r7, #8]
 80051ba:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80051bc:	88fb      	ldrh	r3, [r7, #6]
 80051be:	089b      	lsrs	r3, r3, #2
 80051c0:	b29b      	uxth	r3, r3
 80051c2:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80051c4:	88fb      	ldrh	r3, [r7, #6]
 80051c6:	f003 0303 	and.w	r3, r3, #3
 80051ca:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80051cc:	2300      	movs	r3, #0
 80051ce:	623b      	str	r3, [r7, #32]
 80051d0:	e014      	b.n	80051fc <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80051d2:	69bb      	ldr	r3, [r7, #24]
 80051d4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80051d8:	681a      	ldr	r2, [r3, #0]
 80051da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051dc:	601a      	str	r2, [r3, #0]
    pDest++;
 80051de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051e0:	3301      	adds	r3, #1
 80051e2:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80051e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051e6:	3301      	adds	r3, #1
 80051e8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80051ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051ec:	3301      	adds	r3, #1
 80051ee:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80051f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051f2:	3301      	adds	r3, #1
 80051f4:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80051f6:	6a3b      	ldr	r3, [r7, #32]
 80051f8:	3301      	adds	r3, #1
 80051fa:	623b      	str	r3, [r7, #32]
 80051fc:	6a3a      	ldr	r2, [r7, #32]
 80051fe:	697b      	ldr	r3, [r7, #20]
 8005200:	429a      	cmp	r2, r3
 8005202:	d3e6      	bcc.n	80051d2 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8005204:	8bfb      	ldrh	r3, [r7, #30]
 8005206:	2b00      	cmp	r3, #0
 8005208:	d01e      	beq.n	8005248 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800520a:	2300      	movs	r3, #0
 800520c:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800520e:	69bb      	ldr	r3, [r7, #24]
 8005210:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005214:	461a      	mov	r2, r3
 8005216:	f107 0310 	add.w	r3, r7, #16
 800521a:	6812      	ldr	r2, [r2, #0]
 800521c:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800521e:	693a      	ldr	r2, [r7, #16]
 8005220:	6a3b      	ldr	r3, [r7, #32]
 8005222:	b2db      	uxtb	r3, r3
 8005224:	00db      	lsls	r3, r3, #3
 8005226:	fa22 f303 	lsr.w	r3, r2, r3
 800522a:	b2da      	uxtb	r2, r3
 800522c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800522e:	701a      	strb	r2, [r3, #0]
      i++;
 8005230:	6a3b      	ldr	r3, [r7, #32]
 8005232:	3301      	adds	r3, #1
 8005234:	623b      	str	r3, [r7, #32]
      pDest++;
 8005236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005238:	3301      	adds	r3, #1
 800523a:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800523c:	8bfb      	ldrh	r3, [r7, #30]
 800523e:	3b01      	subs	r3, #1
 8005240:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8005242:	8bfb      	ldrh	r3, [r7, #30]
 8005244:	2b00      	cmp	r3, #0
 8005246:	d1ea      	bne.n	800521e <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8005248:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800524a:	4618      	mov	r0, r3
 800524c:	372c      	adds	r7, #44	@ 0x2c
 800524e:	46bd      	mov	sp, r7
 8005250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005254:	4770      	bx	lr

08005256 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8005256:	b480      	push	{r7}
 8005258:	b085      	sub	sp, #20
 800525a:	af00      	add	r7, sp, #0
 800525c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	695b      	ldr	r3, [r3, #20]
 8005262:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	699b      	ldr	r3, [r3, #24]
 8005268:	68fa      	ldr	r2, [r7, #12]
 800526a:	4013      	ands	r3, r2
 800526c:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800526e:	68fb      	ldr	r3, [r7, #12]
}
 8005270:	4618      	mov	r0, r3
 8005272:	3714      	adds	r7, #20
 8005274:	46bd      	mov	sp, r7
 8005276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527a:	4770      	bx	lr

0800527c <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 800527c:	b480      	push	{r7}
 800527e:	b085      	sub	sp, #20
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
 8005284:	460b      	mov	r3, r1
 8005286:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 800528c:	78fb      	ldrb	r3, [r7, #3]
 800528e:	015a      	lsls	r2, r3, #5
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	4413      	add	r3, r2
 8005294:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005298:	689b      	ldr	r3, [r3, #8]
 800529a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 800529c:	78fb      	ldrb	r3, [r7, #3]
 800529e:	015a      	lsls	r2, r3, #5
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	4413      	add	r3, r2
 80052a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80052a8:	68db      	ldr	r3, [r3, #12]
 80052aa:	68ba      	ldr	r2, [r7, #8]
 80052ac:	4013      	ands	r3, r2
 80052ae:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80052b0:	68bb      	ldr	r3, [r7, #8]
}
 80052b2:	4618      	mov	r0, r3
 80052b4:	3714      	adds	r7, #20
 80052b6:	46bd      	mov	sp, r7
 80052b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052bc:	4770      	bx	lr

080052be <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80052be:	b480      	push	{r7}
 80052c0:	b083      	sub	sp, #12
 80052c2:	af00      	add	r7, sp, #0
 80052c4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	695b      	ldr	r3, [r3, #20]
 80052ca:	f003 0301 	and.w	r3, r3, #1
}
 80052ce:	4618      	mov	r0, r3
 80052d0:	370c      	adds	r7, #12
 80052d2:	46bd      	mov	sp, r7
 80052d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d8:	4770      	bx	lr

080052da <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80052da:	b480      	push	{r7}
 80052dc:	b085      	sub	sp, #20
 80052de:	af00      	add	r7, sp, #0
 80052e0:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80052e2:	2300      	movs	r3, #0
 80052e4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	3301      	adds	r3, #1
 80052ea:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80052f2:	d901      	bls.n	80052f8 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80052f4:	2303      	movs	r3, #3
 80052f6:	e01b      	b.n	8005330 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	691b      	ldr	r3, [r3, #16]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	daf2      	bge.n	80052e6 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005300:	2300      	movs	r3, #0
 8005302:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	691b      	ldr	r3, [r3, #16]
 8005308:	f043 0201 	orr.w	r2, r3, #1
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	3301      	adds	r3, #1
 8005314:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800531c:	d901      	bls.n	8005322 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800531e:	2303      	movs	r3, #3
 8005320:	e006      	b.n	8005330 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	691b      	ldr	r3, [r3, #16]
 8005326:	f003 0301 	and.w	r3, r3, #1
 800532a:	2b01      	cmp	r3, #1
 800532c:	d0f0      	beq.n	8005310 <USB_CoreReset+0x36>

  return HAL_OK;
 800532e:	2300      	movs	r3, #0
}
 8005330:	4618      	mov	r0, r3
 8005332:	3714      	adds	r7, #20
 8005334:	46bd      	mov	sp, r7
 8005336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533a:	4770      	bx	lr

0800533c <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800533c:	b084      	sub	sp, #16
 800533e:	b580      	push	{r7, lr}
 8005340:	b086      	sub	sp, #24
 8005342:	af00      	add	r7, sp, #0
 8005344:	6078      	str	r0, [r7, #4]
 8005346:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800534a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800534e:	2300      	movs	r3, #0
 8005350:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800535c:	461a      	mov	r2, r3
 800535e:	2300      	movs	r3, #0
 8005360:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005366:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005372:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800537e:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	68db      	ldr	r3, [r3, #12]
 800538a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800538e:	2b00      	cmp	r3, #0
 8005390:	d119      	bne.n	80053c6 <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8005392:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005396:	2b01      	cmp	r3, #1
 8005398:	d10a      	bne.n	80053b0 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	68fa      	ldr	r2, [r7, #12]
 80053a4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80053a8:	f043 0304 	orr.w	r3, r3, #4
 80053ac:	6013      	str	r3, [r2, #0]
 80053ae:	e014      	b.n	80053da <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	68fa      	ldr	r2, [r7, #12]
 80053ba:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80053be:	f023 0304 	bic.w	r3, r3, #4
 80053c2:	6013      	str	r3, [r2, #0]
 80053c4:	e009      	b.n	80053da <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	68fa      	ldr	r2, [r7, #12]
 80053d0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80053d4:	f023 0304 	bic.w	r3, r3, #4
 80053d8:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80053da:	2110      	movs	r1, #16
 80053dc:	6878      	ldr	r0, [r7, #4]
 80053de:	f7ff fe44 	bl	800506a <USB_FlushTxFifo>
 80053e2:	4603      	mov	r3, r0
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d001      	beq.n	80053ec <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 80053e8:	2301      	movs	r3, #1
 80053ea:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80053ec:	6878      	ldr	r0, [r7, #4]
 80053ee:	f7ff fe6e 	bl	80050ce <USB_FlushRxFifo>
 80053f2:	4603      	mov	r3, r0
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d001      	beq.n	80053fc <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 80053f8:	2301      	movs	r3, #1
 80053fa:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 80053fc:	2300      	movs	r3, #0
 80053fe:	613b      	str	r3, [r7, #16]
 8005400:	e015      	b.n	800542e <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8005402:	693b      	ldr	r3, [r7, #16]
 8005404:	015a      	lsls	r2, r3, #5
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	4413      	add	r3, r2
 800540a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800540e:	461a      	mov	r2, r3
 8005410:	f04f 33ff 	mov.w	r3, #4294967295
 8005414:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8005416:	693b      	ldr	r3, [r7, #16]
 8005418:	015a      	lsls	r2, r3, #5
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	4413      	add	r3, r2
 800541e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005422:	461a      	mov	r2, r3
 8005424:	2300      	movs	r3, #0
 8005426:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8005428:	693b      	ldr	r3, [r7, #16]
 800542a:	3301      	adds	r3, #1
 800542c:	613b      	str	r3, [r7, #16]
 800542e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005432:	461a      	mov	r2, r3
 8005434:	693b      	ldr	r3, [r7, #16]
 8005436:	4293      	cmp	r3, r2
 8005438:	d3e3      	bcc.n	8005402 <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	2200      	movs	r2, #0
 800543e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	f04f 32ff 	mov.w	r2, #4294967295
 8005446:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	4a18      	ldr	r2, [pc, #96]	@ (80054ac <USB_HostInit+0x170>)
 800544c:	4293      	cmp	r3, r2
 800544e:	d10b      	bne.n	8005468 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005456:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	4a15      	ldr	r2, [pc, #84]	@ (80054b0 <USB_HostInit+0x174>)
 800545c:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	4a14      	ldr	r2, [pc, #80]	@ (80054b4 <USB_HostInit+0x178>)
 8005462:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8005466:	e009      	b.n	800547c <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2280      	movs	r2, #128	@ 0x80
 800546c:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	4a11      	ldr	r2, [pc, #68]	@ (80054b8 <USB_HostInit+0x17c>)
 8005472:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	4a11      	ldr	r2, [pc, #68]	@ (80054bc <USB_HostInit+0x180>)
 8005478:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800547c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005480:	2b00      	cmp	r3, #0
 8005482:	d105      	bne.n	8005490 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	699b      	ldr	r3, [r3, #24]
 8005488:	f043 0210 	orr.w	r2, r3, #16
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	699a      	ldr	r2, [r3, #24]
 8005494:	4b0a      	ldr	r3, [pc, #40]	@ (80054c0 <USB_HostInit+0x184>)
 8005496:	4313      	orrs	r3, r2
 8005498:	687a      	ldr	r2, [r7, #4]
 800549a:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 800549c:	7dfb      	ldrb	r3, [r7, #23]
}
 800549e:	4618      	mov	r0, r3
 80054a0:	3718      	adds	r7, #24
 80054a2:	46bd      	mov	sp, r7
 80054a4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80054a8:	b004      	add	sp, #16
 80054aa:	4770      	bx	lr
 80054ac:	40040000 	.word	0x40040000
 80054b0:	01000200 	.word	0x01000200
 80054b4:	00e00300 	.word	0x00e00300
 80054b8:	00600080 	.word	0x00600080
 80054bc:	004000e0 	.word	0x004000e0
 80054c0:	a3200008 	.word	0xa3200008

080054c4 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80054c4:	b480      	push	{r7}
 80054c6:	b085      	sub	sp, #20
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
 80054cc:	460b      	mov	r3, r1
 80054ce:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	68fa      	ldr	r2, [r7, #12]
 80054de:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80054e2:	f023 0303 	bic.w	r3, r3, #3
 80054e6:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80054ee:	681a      	ldr	r2, [r3, #0]
 80054f0:	78fb      	ldrb	r3, [r7, #3]
 80054f2:	f003 0303 	and.w	r3, r3, #3
 80054f6:	68f9      	ldr	r1, [r7, #12]
 80054f8:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80054fc:	4313      	orrs	r3, r2
 80054fe:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8005500:	78fb      	ldrb	r3, [r7, #3]
 8005502:	2b01      	cmp	r3, #1
 8005504:	d107      	bne.n	8005516 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800550c:	461a      	mov	r2, r3
 800550e:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8005512:	6053      	str	r3, [r2, #4]
 8005514:	e00c      	b.n	8005530 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8005516:	78fb      	ldrb	r3, [r7, #3]
 8005518:	2b02      	cmp	r3, #2
 800551a:	d107      	bne.n	800552c <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005522:	461a      	mov	r2, r3
 8005524:	f241 7370 	movw	r3, #6000	@ 0x1770
 8005528:	6053      	str	r3, [r2, #4]
 800552a:	e001      	b.n	8005530 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 800552c:	2301      	movs	r3, #1
 800552e:	e000      	b.n	8005532 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8005530:	2300      	movs	r3, #0
}
 8005532:	4618      	mov	r0, r3
 8005534:	3714      	adds	r7, #20
 8005536:	46bd      	mov	sp, r7
 8005538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553c:	4770      	bx	lr

0800553e <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800553e:	b480      	push	{r7}
 8005540:	b085      	sub	sp, #20
 8005542:	af00      	add	r7, sp, #0
 8005544:	6078      	str	r0, [r7, #4]
 8005546:	460b      	mov	r3, r1
 8005548:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800554e:	2300      	movs	r3, #0
 8005550:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800555c:	68bb      	ldr	r3, [r7, #8]
 800555e:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8005562:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8005564:	68bb      	ldr	r3, [r7, #8]
 8005566:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800556a:	2b00      	cmp	r3, #0
 800556c:	d109      	bne.n	8005582 <USB_DriveVbus+0x44>
 800556e:	78fb      	ldrb	r3, [r7, #3]
 8005570:	2b01      	cmp	r3, #1
 8005572:	d106      	bne.n	8005582 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8005574:	68bb      	ldr	r3, [r7, #8]
 8005576:	68fa      	ldr	r2, [r7, #12]
 8005578:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800557c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005580:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8005582:	68bb      	ldr	r3, [r7, #8]
 8005584:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005588:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800558c:	d109      	bne.n	80055a2 <USB_DriveVbus+0x64>
 800558e:	78fb      	ldrb	r3, [r7, #3]
 8005590:	2b00      	cmp	r3, #0
 8005592:	d106      	bne.n	80055a2 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8005594:	68bb      	ldr	r3, [r7, #8]
 8005596:	68fa      	ldr	r2, [r7, #12]
 8005598:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800559c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80055a0:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80055a2:	2300      	movs	r3, #0
}
 80055a4:	4618      	mov	r0, r3
 80055a6:	3714      	adds	r7, #20
 80055a8:	46bd      	mov	sp, r7
 80055aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ae:	4770      	bx	lr

080055b0 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 80055b0:	b480      	push	{r7}
 80055b2:	b085      	sub	sp, #20
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80055bc:	2300      	movs	r3, #0
 80055be:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 80055ca:	68bb      	ldr	r3, [r7, #8]
 80055cc:	0c5b      	lsrs	r3, r3, #17
 80055ce:	f003 0303 	and.w	r3, r3, #3
}
 80055d2:	4618      	mov	r0, r3
 80055d4:	3714      	adds	r7, #20
 80055d6:	46bd      	mov	sp, r7
 80055d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055dc:	4770      	bx	lr

080055de <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 80055de:	b480      	push	{r7}
 80055e0:	b085      	sub	sp, #20
 80055e2:	af00      	add	r7, sp, #0
 80055e4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80055f0:	689b      	ldr	r3, [r3, #8]
 80055f2:	b29b      	uxth	r3, r3
}
 80055f4:	4618      	mov	r0, r3
 80055f6:	3714      	adds	r7, #20
 80055f8:	46bd      	mov	sp, r7
 80055fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fe:	4770      	bx	lr

08005600 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8005600:	b580      	push	{r7, lr}
 8005602:	b088      	sub	sp, #32
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
 8005608:	4608      	mov	r0, r1
 800560a:	4611      	mov	r1, r2
 800560c:	461a      	mov	r2, r3
 800560e:	4603      	mov	r3, r0
 8005610:	70fb      	strb	r3, [r7, #3]
 8005612:	460b      	mov	r3, r1
 8005614:	70bb      	strb	r3, [r7, #2]
 8005616:	4613      	mov	r3, r2
 8005618:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800561a:	2300      	movs	r3, #0
 800561c:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8005622:	78fb      	ldrb	r3, [r7, #3]
 8005624:	015a      	lsls	r2, r3, #5
 8005626:	693b      	ldr	r3, [r7, #16]
 8005628:	4413      	add	r3, r2
 800562a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800562e:	461a      	mov	r2, r3
 8005630:	f04f 33ff 	mov.w	r3, #4294967295
 8005634:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8005636:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800563a:	2b03      	cmp	r3, #3
 800563c:	d87c      	bhi.n	8005738 <USB_HC_Init+0x138>
 800563e:	a201      	add	r2, pc, #4	@ (adr r2, 8005644 <USB_HC_Init+0x44>)
 8005640:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005644:	08005655 	.word	0x08005655
 8005648:	080056fb 	.word	0x080056fb
 800564c:	08005655 	.word	0x08005655
 8005650:	080056bd 	.word	0x080056bd
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005654:	78fb      	ldrb	r3, [r7, #3]
 8005656:	015a      	lsls	r2, r3, #5
 8005658:	693b      	ldr	r3, [r7, #16]
 800565a:	4413      	add	r3, r2
 800565c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005660:	461a      	mov	r2, r3
 8005662:	f240 439d 	movw	r3, #1181	@ 0x49d
 8005666:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8005668:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800566c:	2b00      	cmp	r3, #0
 800566e:	da10      	bge.n	8005692 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005670:	78fb      	ldrb	r3, [r7, #3]
 8005672:	015a      	lsls	r2, r3, #5
 8005674:	693b      	ldr	r3, [r7, #16]
 8005676:	4413      	add	r3, r2
 8005678:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800567c:	68db      	ldr	r3, [r3, #12]
 800567e:	78fa      	ldrb	r2, [r7, #3]
 8005680:	0151      	lsls	r1, r2, #5
 8005682:	693a      	ldr	r2, [r7, #16]
 8005684:	440a      	add	r2, r1
 8005686:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800568a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800568e:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8005690:	e055      	b.n	800573e <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	4a6f      	ldr	r2, [pc, #444]	@ (8005854 <USB_HC_Init+0x254>)
 8005696:	4293      	cmp	r3, r2
 8005698:	d151      	bne.n	800573e <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800569a:	78fb      	ldrb	r3, [r7, #3]
 800569c:	015a      	lsls	r2, r3, #5
 800569e:	693b      	ldr	r3, [r7, #16]
 80056a0:	4413      	add	r3, r2
 80056a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80056a6:	68db      	ldr	r3, [r3, #12]
 80056a8:	78fa      	ldrb	r2, [r7, #3]
 80056aa:	0151      	lsls	r1, r2, #5
 80056ac:	693a      	ldr	r2, [r7, #16]
 80056ae:	440a      	add	r2, r1
 80056b0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80056b4:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80056b8:	60d3      	str	r3, [r2, #12]
      break;
 80056ba:	e040      	b.n	800573e <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80056bc:	78fb      	ldrb	r3, [r7, #3]
 80056be:	015a      	lsls	r2, r3, #5
 80056c0:	693b      	ldr	r3, [r7, #16]
 80056c2:	4413      	add	r3, r2
 80056c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80056c8:	461a      	mov	r2, r3
 80056ca:	f240 639d 	movw	r3, #1693	@ 0x69d
 80056ce:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80056d0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	da34      	bge.n	8005742 <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80056d8:	78fb      	ldrb	r3, [r7, #3]
 80056da:	015a      	lsls	r2, r3, #5
 80056dc:	693b      	ldr	r3, [r7, #16]
 80056de:	4413      	add	r3, r2
 80056e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80056e4:	68db      	ldr	r3, [r3, #12]
 80056e6:	78fa      	ldrb	r2, [r7, #3]
 80056e8:	0151      	lsls	r1, r2, #5
 80056ea:	693a      	ldr	r2, [r7, #16]
 80056ec:	440a      	add	r2, r1
 80056ee:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80056f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80056f6:	60d3      	str	r3, [r2, #12]
      }

      break;
 80056f8:	e023      	b.n	8005742 <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80056fa:	78fb      	ldrb	r3, [r7, #3]
 80056fc:	015a      	lsls	r2, r3, #5
 80056fe:	693b      	ldr	r3, [r7, #16]
 8005700:	4413      	add	r3, r2
 8005702:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005706:	461a      	mov	r2, r3
 8005708:	f240 2325 	movw	r3, #549	@ 0x225
 800570c:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800570e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005712:	2b00      	cmp	r3, #0
 8005714:	da17      	bge.n	8005746 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8005716:	78fb      	ldrb	r3, [r7, #3]
 8005718:	015a      	lsls	r2, r3, #5
 800571a:	693b      	ldr	r3, [r7, #16]
 800571c:	4413      	add	r3, r2
 800571e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005722:	68db      	ldr	r3, [r3, #12]
 8005724:	78fa      	ldrb	r2, [r7, #3]
 8005726:	0151      	lsls	r1, r2, #5
 8005728:	693a      	ldr	r2, [r7, #16]
 800572a:	440a      	add	r2, r1
 800572c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005730:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8005734:	60d3      	str	r3, [r2, #12]
      }
      break;
 8005736:	e006      	b.n	8005746 <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 8005738:	2301      	movs	r3, #1
 800573a:	77fb      	strb	r3, [r7, #31]
      break;
 800573c:	e004      	b.n	8005748 <USB_HC_Init+0x148>
      break;
 800573e:	bf00      	nop
 8005740:	e002      	b.n	8005748 <USB_HC_Init+0x148>
      break;
 8005742:	bf00      	nop
 8005744:	e000      	b.n	8005748 <USB_HC_Init+0x148>
      break;
 8005746:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8005748:	78fb      	ldrb	r3, [r7, #3]
 800574a:	015a      	lsls	r2, r3, #5
 800574c:	693b      	ldr	r3, [r7, #16]
 800574e:	4413      	add	r3, r2
 8005750:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005754:	461a      	mov	r2, r3
 8005756:	2300      	movs	r3, #0
 8005758:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 800575a:	78fb      	ldrb	r3, [r7, #3]
 800575c:	015a      	lsls	r2, r3, #5
 800575e:	693b      	ldr	r3, [r7, #16]
 8005760:	4413      	add	r3, r2
 8005762:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005766:	68db      	ldr	r3, [r3, #12]
 8005768:	78fa      	ldrb	r2, [r7, #3]
 800576a:	0151      	lsls	r1, r2, #5
 800576c:	693a      	ldr	r2, [r7, #16]
 800576e:	440a      	add	r2, r1
 8005770:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005774:	f043 0302 	orr.w	r3, r3, #2
 8005778:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800577a:	693b      	ldr	r3, [r7, #16]
 800577c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005780:	699a      	ldr	r2, [r3, #24]
 8005782:	78fb      	ldrb	r3, [r7, #3]
 8005784:	f003 030f 	and.w	r3, r3, #15
 8005788:	2101      	movs	r1, #1
 800578a:	fa01 f303 	lsl.w	r3, r1, r3
 800578e:	6939      	ldr	r1, [r7, #16]
 8005790:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8005794:	4313      	orrs	r3, r2
 8005796:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	699b      	ldr	r3, [r3, #24]
 800579c:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 80057a4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	da03      	bge.n	80057b4 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 80057ac:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80057b0:	61bb      	str	r3, [r7, #24]
 80057b2:	e001      	b.n	80057b8 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 80057b4:	2300      	movs	r3, #0
 80057b6:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 80057b8:	6878      	ldr	r0, [r7, #4]
 80057ba:	f7ff fef9 	bl	80055b0 <USB_GetHostSpeed>
 80057be:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 80057c0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80057c4:	2b02      	cmp	r3, #2
 80057c6:	d106      	bne.n	80057d6 <USB_HC_Init+0x1d6>
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	2b02      	cmp	r3, #2
 80057cc:	d003      	beq.n	80057d6 <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 80057ce:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80057d2:	617b      	str	r3, [r7, #20]
 80057d4:	e001      	b.n	80057da <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 80057d6:	2300      	movs	r3, #0
 80057d8:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80057da:	787b      	ldrb	r3, [r7, #1]
 80057dc:	059b      	lsls	r3, r3, #22
 80057de:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80057e2:	78bb      	ldrb	r3, [r7, #2]
 80057e4:	02db      	lsls	r3, r3, #11
 80057e6:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80057ea:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80057ec:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80057f0:	049b      	lsls	r3, r3, #18
 80057f2:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80057f6:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 80057f8:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80057fa:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80057fe:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8005800:	69bb      	ldr	r3, [r7, #24]
 8005802:	431a      	orrs	r2, r3
 8005804:	697b      	ldr	r3, [r7, #20]
 8005806:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005808:	78fa      	ldrb	r2, [r7, #3]
 800580a:	0151      	lsls	r1, r2, #5
 800580c:	693a      	ldr	r2, [r7, #16]
 800580e:	440a      	add	r2, r1
 8005810:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8005814:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005818:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 800581a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800581e:	2b03      	cmp	r3, #3
 8005820:	d003      	beq.n	800582a <USB_HC_Init+0x22a>
 8005822:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005826:	2b01      	cmp	r3, #1
 8005828:	d10f      	bne.n	800584a <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800582a:	78fb      	ldrb	r3, [r7, #3]
 800582c:	015a      	lsls	r2, r3, #5
 800582e:	693b      	ldr	r3, [r7, #16]
 8005830:	4413      	add	r3, r2
 8005832:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	78fa      	ldrb	r2, [r7, #3]
 800583a:	0151      	lsls	r1, r2, #5
 800583c:	693a      	ldr	r2, [r7, #16]
 800583e:	440a      	add	r2, r1
 8005840:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005844:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005848:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800584a:	7ffb      	ldrb	r3, [r7, #31]
}
 800584c:	4618      	mov	r0, r3
 800584e:	3720      	adds	r7, #32
 8005850:	46bd      	mov	sp, r7
 8005852:	bd80      	pop	{r7, pc}
 8005854:	40040000 	.word	0x40040000

08005858 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8005858:	b580      	push	{r7, lr}
 800585a:	b08c      	sub	sp, #48	@ 0x30
 800585c:	af02      	add	r7, sp, #8
 800585e:	60f8      	str	r0, [r7, #12]
 8005860:	60b9      	str	r1, [r7, #8]
 8005862:	4613      	mov	r3, r2
 8005864:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800586a:	68bb      	ldr	r3, [r7, #8]
 800586c:	785b      	ldrb	r3, [r3, #1]
 800586e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8005870:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005874:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	4a5d      	ldr	r2, [pc, #372]	@ (80059f0 <USB_HC_StartXfer+0x198>)
 800587a:	4293      	cmp	r3, r2
 800587c:	d12f      	bne.n	80058de <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 800587e:	79fb      	ldrb	r3, [r7, #7]
 8005880:	2b01      	cmp	r3, #1
 8005882:	d11c      	bne.n	80058be <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8005884:	68bb      	ldr	r3, [r7, #8]
 8005886:	7c9b      	ldrb	r3, [r3, #18]
 8005888:	2b00      	cmp	r3, #0
 800588a:	d003      	beq.n	8005894 <USB_HC_StartXfer+0x3c>
 800588c:	68bb      	ldr	r3, [r7, #8]
 800588e:	7c9b      	ldrb	r3, [r3, #18]
 8005890:	2b02      	cmp	r3, #2
 8005892:	d124      	bne.n	80058de <USB_HC_StartXfer+0x86>
 8005894:	68bb      	ldr	r3, [r7, #8]
 8005896:	799b      	ldrb	r3, [r3, #6]
 8005898:	2b00      	cmp	r3, #0
 800589a:	d120      	bne.n	80058de <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 800589c:	69fb      	ldr	r3, [r7, #28]
 800589e:	015a      	lsls	r2, r3, #5
 80058a0:	6a3b      	ldr	r3, [r7, #32]
 80058a2:	4413      	add	r3, r2
 80058a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80058a8:	68db      	ldr	r3, [r3, #12]
 80058aa:	69fa      	ldr	r2, [r7, #28]
 80058ac:	0151      	lsls	r1, r2, #5
 80058ae:	6a3a      	ldr	r2, [r7, #32]
 80058b0:	440a      	add	r2, r1
 80058b2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80058b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80058ba:	60d3      	str	r3, [r2, #12]
 80058bc:	e00f      	b.n	80058de <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 80058be:	68bb      	ldr	r3, [r7, #8]
 80058c0:	791b      	ldrb	r3, [r3, #4]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d10b      	bne.n	80058de <USB_HC_StartXfer+0x86>
 80058c6:	68bb      	ldr	r3, [r7, #8]
 80058c8:	795b      	ldrb	r3, [r3, #5]
 80058ca:	2b01      	cmp	r3, #1
 80058cc:	d107      	bne.n	80058de <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 80058ce:	68bb      	ldr	r3, [r7, #8]
 80058d0:	785b      	ldrb	r3, [r3, #1]
 80058d2:	4619      	mov	r1, r3
 80058d4:	68f8      	ldr	r0, [r7, #12]
 80058d6:	f000 fb6b 	bl	8005fb0 <USB_DoPing>
        return HAL_OK;
 80058da:	2300      	movs	r3, #0
 80058dc:	e232      	b.n	8005d44 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 80058de:	68bb      	ldr	r3, [r7, #8]
 80058e0:	799b      	ldrb	r3, [r3, #6]
 80058e2:	2b01      	cmp	r3, #1
 80058e4:	d158      	bne.n	8005998 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 80058e6:	2301      	movs	r3, #1
 80058e8:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 80058ea:	68bb      	ldr	r3, [r7, #8]
 80058ec:	78db      	ldrb	r3, [r3, #3]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d007      	beq.n	8005902 <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80058f2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80058f4:	68ba      	ldr	r2, [r7, #8]
 80058f6:	8a92      	ldrh	r2, [r2, #20]
 80058f8:	fb03 f202 	mul.w	r2, r3, r2
 80058fc:	68bb      	ldr	r3, [r7, #8]
 80058fe:	61da      	str	r2, [r3, #28]
 8005900:	e07c      	b.n	80059fc <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8005902:	68bb      	ldr	r3, [r7, #8]
 8005904:	7c9b      	ldrb	r3, [r3, #18]
 8005906:	2b01      	cmp	r3, #1
 8005908:	d130      	bne.n	800596c <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 800590a:	68bb      	ldr	r3, [r7, #8]
 800590c:	6a1b      	ldr	r3, [r3, #32]
 800590e:	2bbc      	cmp	r3, #188	@ 0xbc
 8005910:	d918      	bls.n	8005944 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8005912:	68bb      	ldr	r3, [r7, #8]
 8005914:	8a9b      	ldrh	r3, [r3, #20]
 8005916:	461a      	mov	r2, r3
 8005918:	68bb      	ldr	r3, [r7, #8]
 800591a:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 800591c:	68bb      	ldr	r3, [r7, #8]
 800591e:	69da      	ldr	r2, [r3, #28]
 8005920:	68bb      	ldr	r3, [r7, #8]
 8005922:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8005924:	68bb      	ldr	r3, [r7, #8]
 8005926:	68db      	ldr	r3, [r3, #12]
 8005928:	2b01      	cmp	r3, #1
 800592a:	d003      	beq.n	8005934 <USB_HC_StartXfer+0xdc>
 800592c:	68bb      	ldr	r3, [r7, #8]
 800592e:	68db      	ldr	r3, [r3, #12]
 8005930:	2b02      	cmp	r3, #2
 8005932:	d103      	bne.n	800593c <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8005934:	68bb      	ldr	r3, [r7, #8]
 8005936:	2202      	movs	r2, #2
 8005938:	60da      	str	r2, [r3, #12]
 800593a:	e05f      	b.n	80059fc <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 800593c:	68bb      	ldr	r3, [r7, #8]
 800593e:	2201      	movs	r2, #1
 8005940:	60da      	str	r2, [r3, #12]
 8005942:	e05b      	b.n	80059fc <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8005944:	68bb      	ldr	r3, [r7, #8]
 8005946:	6a1a      	ldr	r2, [r3, #32]
 8005948:	68bb      	ldr	r3, [r7, #8]
 800594a:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 800594c:	68bb      	ldr	r3, [r7, #8]
 800594e:	68db      	ldr	r3, [r3, #12]
 8005950:	2b01      	cmp	r3, #1
 8005952:	d007      	beq.n	8005964 <USB_HC_StartXfer+0x10c>
 8005954:	68bb      	ldr	r3, [r7, #8]
 8005956:	68db      	ldr	r3, [r3, #12]
 8005958:	2b02      	cmp	r3, #2
 800595a:	d003      	beq.n	8005964 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 800595c:	68bb      	ldr	r3, [r7, #8]
 800595e:	2204      	movs	r2, #4
 8005960:	60da      	str	r2, [r3, #12]
 8005962:	e04b      	b.n	80059fc <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8005964:	68bb      	ldr	r3, [r7, #8]
 8005966:	2203      	movs	r2, #3
 8005968:	60da      	str	r2, [r3, #12]
 800596a:	e047      	b.n	80059fc <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 800596c:	79fb      	ldrb	r3, [r7, #7]
 800596e:	2b01      	cmp	r3, #1
 8005970:	d10d      	bne.n	800598e <USB_HC_StartXfer+0x136>
 8005972:	68bb      	ldr	r3, [r7, #8]
 8005974:	6a1b      	ldr	r3, [r3, #32]
 8005976:	68ba      	ldr	r2, [r7, #8]
 8005978:	8a92      	ldrh	r2, [r2, #20]
 800597a:	4293      	cmp	r3, r2
 800597c:	d907      	bls.n	800598e <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800597e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005980:	68ba      	ldr	r2, [r7, #8]
 8005982:	8a92      	ldrh	r2, [r2, #20]
 8005984:	fb03 f202 	mul.w	r2, r3, r2
 8005988:	68bb      	ldr	r3, [r7, #8]
 800598a:	61da      	str	r2, [r3, #28]
 800598c:	e036      	b.n	80059fc <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800598e:	68bb      	ldr	r3, [r7, #8]
 8005990:	6a1a      	ldr	r2, [r3, #32]
 8005992:	68bb      	ldr	r3, [r7, #8]
 8005994:	61da      	str	r2, [r3, #28]
 8005996:	e031      	b.n	80059fc <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	6a1b      	ldr	r3, [r3, #32]
 800599c:	2b00      	cmp	r3, #0
 800599e:	d018      	beq.n	80059d2 <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 80059a0:	68bb      	ldr	r3, [r7, #8]
 80059a2:	6a1b      	ldr	r3, [r3, #32]
 80059a4:	68ba      	ldr	r2, [r7, #8]
 80059a6:	8a92      	ldrh	r2, [r2, #20]
 80059a8:	4413      	add	r3, r2
 80059aa:	3b01      	subs	r3, #1
 80059ac:	68ba      	ldr	r2, [r7, #8]
 80059ae:	8a92      	ldrh	r2, [r2, #20]
 80059b0:	fbb3 f3f2 	udiv	r3, r3, r2
 80059b4:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 80059b6:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80059b8:	8b7b      	ldrh	r3, [r7, #26]
 80059ba:	429a      	cmp	r2, r3
 80059bc:	d90b      	bls.n	80059d6 <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 80059be:	8b7b      	ldrh	r3, [r7, #26]
 80059c0:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80059c2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80059c4:	68ba      	ldr	r2, [r7, #8]
 80059c6:	8a92      	ldrh	r2, [r2, #20]
 80059c8:	fb03 f202 	mul.w	r2, r3, r2
 80059cc:	68bb      	ldr	r3, [r7, #8]
 80059ce:	61da      	str	r2, [r3, #28]
 80059d0:	e001      	b.n	80059d6 <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 80059d2:	2301      	movs	r3, #1
 80059d4:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 80059d6:	68bb      	ldr	r3, [r7, #8]
 80059d8:	78db      	ldrb	r3, [r3, #3]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d00a      	beq.n	80059f4 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80059de:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80059e0:	68ba      	ldr	r2, [r7, #8]
 80059e2:	8a92      	ldrh	r2, [r2, #20]
 80059e4:	fb03 f202 	mul.w	r2, r3, r2
 80059e8:	68bb      	ldr	r3, [r7, #8]
 80059ea:	61da      	str	r2, [r3, #28]
 80059ec:	e006      	b.n	80059fc <USB_HC_StartXfer+0x1a4>
 80059ee:	bf00      	nop
 80059f0:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 80059f4:	68bb      	ldr	r3, [r7, #8]
 80059f6:	6a1a      	ldr	r2, [r3, #32]
 80059f8:	68bb      	ldr	r3, [r7, #8]
 80059fa:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80059fc:	68bb      	ldr	r3, [r7, #8]
 80059fe:	69db      	ldr	r3, [r3, #28]
 8005a00:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005a04:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005a06:	04d9      	lsls	r1, r3, #19
 8005a08:	4ba3      	ldr	r3, [pc, #652]	@ (8005c98 <USB_HC_StartXfer+0x440>)
 8005a0a:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005a0c:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8005a0e:	68bb      	ldr	r3, [r7, #8]
 8005a10:	7d9b      	ldrb	r3, [r3, #22]
 8005a12:	075b      	lsls	r3, r3, #29
 8005a14:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005a18:	69f9      	ldr	r1, [r7, #28]
 8005a1a:	0148      	lsls	r0, r1, #5
 8005a1c:	6a39      	ldr	r1, [r7, #32]
 8005a1e:	4401      	add	r1, r0
 8005a20:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005a24:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005a26:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8005a28:	79fb      	ldrb	r3, [r7, #7]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d009      	beq.n	8005a42 <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8005a2e:	68bb      	ldr	r3, [r7, #8]
 8005a30:	6999      	ldr	r1, [r3, #24]
 8005a32:	69fb      	ldr	r3, [r7, #28]
 8005a34:	015a      	lsls	r2, r3, #5
 8005a36:	6a3b      	ldr	r3, [r7, #32]
 8005a38:	4413      	add	r3, r2
 8005a3a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005a3e:	460a      	mov	r2, r1
 8005a40:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8005a42:	6a3b      	ldr	r3, [r7, #32]
 8005a44:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005a48:	689b      	ldr	r3, [r3, #8]
 8005a4a:	f003 0301 	and.w	r3, r3, #1
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	bf0c      	ite	eq
 8005a52:	2301      	moveq	r3, #1
 8005a54:	2300      	movne	r3, #0
 8005a56:	b2db      	uxtb	r3, r3
 8005a58:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8005a5a:	69fb      	ldr	r3, [r7, #28]
 8005a5c:	015a      	lsls	r2, r3, #5
 8005a5e:	6a3b      	ldr	r3, [r7, #32]
 8005a60:	4413      	add	r3, r2
 8005a62:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	69fa      	ldr	r2, [r7, #28]
 8005a6a:	0151      	lsls	r1, r2, #5
 8005a6c:	6a3a      	ldr	r2, [r7, #32]
 8005a6e:	440a      	add	r2, r1
 8005a70:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005a74:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005a78:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8005a7a:	69fb      	ldr	r3, [r7, #28]
 8005a7c:	015a      	lsls	r2, r3, #5
 8005a7e:	6a3b      	ldr	r3, [r7, #32]
 8005a80:	4413      	add	r3, r2
 8005a82:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005a86:	681a      	ldr	r2, [r3, #0]
 8005a88:	7e7b      	ldrb	r3, [r7, #25]
 8005a8a:	075b      	lsls	r3, r3, #29
 8005a8c:	69f9      	ldr	r1, [r7, #28]
 8005a8e:	0148      	lsls	r0, r1, #5
 8005a90:	6a39      	ldr	r1, [r7, #32]
 8005a92:	4401      	add	r1, r0
 8005a94:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8005a98:	4313      	orrs	r3, r2
 8005a9a:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8005a9c:	68bb      	ldr	r3, [r7, #8]
 8005a9e:	799b      	ldrb	r3, [r3, #6]
 8005aa0:	2b01      	cmp	r3, #1
 8005aa2:	f040 80c3 	bne.w	8005c2c <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8005aa6:	68bb      	ldr	r3, [r7, #8]
 8005aa8:	7c5b      	ldrb	r3, [r3, #17]
 8005aaa:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8005aac:	68ba      	ldr	r2, [r7, #8]
 8005aae:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8005ab0:	4313      	orrs	r3, r2
 8005ab2:	69fa      	ldr	r2, [r7, #28]
 8005ab4:	0151      	lsls	r1, r2, #5
 8005ab6:	6a3a      	ldr	r2, [r7, #32]
 8005ab8:	440a      	add	r2, r1
 8005aba:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8005abe:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8005ac2:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8005ac4:	69fb      	ldr	r3, [r7, #28]
 8005ac6:	015a      	lsls	r2, r3, #5
 8005ac8:	6a3b      	ldr	r3, [r7, #32]
 8005aca:	4413      	add	r3, r2
 8005acc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005ad0:	68db      	ldr	r3, [r3, #12]
 8005ad2:	69fa      	ldr	r2, [r7, #28]
 8005ad4:	0151      	lsls	r1, r2, #5
 8005ad6:	6a3a      	ldr	r2, [r7, #32]
 8005ad8:	440a      	add	r2, r1
 8005ada:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005ade:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8005ae2:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8005ae4:	68bb      	ldr	r3, [r7, #8]
 8005ae6:	79db      	ldrb	r3, [r3, #7]
 8005ae8:	2b01      	cmp	r3, #1
 8005aea:	d123      	bne.n	8005b34 <USB_HC_StartXfer+0x2dc>
 8005aec:	68bb      	ldr	r3, [r7, #8]
 8005aee:	78db      	ldrb	r3, [r3, #3]
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d11f      	bne.n	8005b34 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8005af4:	69fb      	ldr	r3, [r7, #28]
 8005af6:	015a      	lsls	r2, r3, #5
 8005af8:	6a3b      	ldr	r3, [r7, #32]
 8005afa:	4413      	add	r3, r2
 8005afc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005b00:	685b      	ldr	r3, [r3, #4]
 8005b02:	69fa      	ldr	r2, [r7, #28]
 8005b04:	0151      	lsls	r1, r2, #5
 8005b06:	6a3a      	ldr	r2, [r7, #32]
 8005b08:	440a      	add	r2, r1
 8005b0a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005b0e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b12:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8005b14:	69fb      	ldr	r3, [r7, #28]
 8005b16:	015a      	lsls	r2, r3, #5
 8005b18:	6a3b      	ldr	r3, [r7, #32]
 8005b1a:	4413      	add	r3, r2
 8005b1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005b20:	68db      	ldr	r3, [r3, #12]
 8005b22:	69fa      	ldr	r2, [r7, #28]
 8005b24:	0151      	lsls	r1, r2, #5
 8005b26:	6a3a      	ldr	r2, [r7, #32]
 8005b28:	440a      	add	r2, r1
 8005b2a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005b2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005b32:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8005b34:	68bb      	ldr	r3, [r7, #8]
 8005b36:	7c9b      	ldrb	r3, [r3, #18]
 8005b38:	2b01      	cmp	r3, #1
 8005b3a:	d003      	beq.n	8005b44 <USB_HC_StartXfer+0x2ec>
 8005b3c:	68bb      	ldr	r3, [r7, #8]
 8005b3e:	7c9b      	ldrb	r3, [r3, #18]
 8005b40:	2b03      	cmp	r3, #3
 8005b42:	d117      	bne.n	8005b74 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8005b44:	68bb      	ldr	r3, [r7, #8]
 8005b46:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8005b48:	2b01      	cmp	r3, #1
 8005b4a:	d113      	bne.n	8005b74 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8005b4c:	68bb      	ldr	r3, [r7, #8]
 8005b4e:	78db      	ldrb	r3, [r3, #3]
 8005b50:	2b01      	cmp	r3, #1
 8005b52:	d10f      	bne.n	8005b74 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8005b54:	69fb      	ldr	r3, [r7, #28]
 8005b56:	015a      	lsls	r2, r3, #5
 8005b58:	6a3b      	ldr	r3, [r7, #32]
 8005b5a:	4413      	add	r3, r2
 8005b5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005b60:	685b      	ldr	r3, [r3, #4]
 8005b62:	69fa      	ldr	r2, [r7, #28]
 8005b64:	0151      	lsls	r1, r2, #5
 8005b66:	6a3a      	ldr	r2, [r7, #32]
 8005b68:	440a      	add	r2, r1
 8005b6a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005b6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b72:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8005b74:	68bb      	ldr	r3, [r7, #8]
 8005b76:	7c9b      	ldrb	r3, [r3, #18]
 8005b78:	2b01      	cmp	r3, #1
 8005b7a:	d162      	bne.n	8005c42 <USB_HC_StartXfer+0x3ea>
 8005b7c:	68bb      	ldr	r3, [r7, #8]
 8005b7e:	78db      	ldrb	r3, [r3, #3]
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d15e      	bne.n	8005c42 <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8005b84:	68bb      	ldr	r3, [r7, #8]
 8005b86:	68db      	ldr	r3, [r3, #12]
 8005b88:	3b01      	subs	r3, #1
 8005b8a:	2b03      	cmp	r3, #3
 8005b8c:	d858      	bhi.n	8005c40 <USB_HC_StartXfer+0x3e8>
 8005b8e:	a201      	add	r2, pc, #4	@ (adr r2, 8005b94 <USB_HC_StartXfer+0x33c>)
 8005b90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b94:	08005ba5 	.word	0x08005ba5
 8005b98:	08005bc7 	.word	0x08005bc7
 8005b9c:	08005be9 	.word	0x08005be9
 8005ba0:	08005c0b 	.word	0x08005c0b
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8005ba4:	69fb      	ldr	r3, [r7, #28]
 8005ba6:	015a      	lsls	r2, r3, #5
 8005ba8:	6a3b      	ldr	r3, [r7, #32]
 8005baa:	4413      	add	r3, r2
 8005bac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005bb0:	685b      	ldr	r3, [r3, #4]
 8005bb2:	69fa      	ldr	r2, [r7, #28]
 8005bb4:	0151      	lsls	r1, r2, #5
 8005bb6:	6a3a      	ldr	r2, [r7, #32]
 8005bb8:	440a      	add	r2, r1
 8005bba:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005bbe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005bc2:	6053      	str	r3, [r2, #4]
          break;
 8005bc4:	e03d      	b.n	8005c42 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8005bc6:	69fb      	ldr	r3, [r7, #28]
 8005bc8:	015a      	lsls	r2, r3, #5
 8005bca:	6a3b      	ldr	r3, [r7, #32]
 8005bcc:	4413      	add	r3, r2
 8005bce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005bd2:	685b      	ldr	r3, [r3, #4]
 8005bd4:	69fa      	ldr	r2, [r7, #28]
 8005bd6:	0151      	lsls	r1, r2, #5
 8005bd8:	6a3a      	ldr	r2, [r7, #32]
 8005bda:	440a      	add	r2, r1
 8005bdc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005be0:	f043 030e 	orr.w	r3, r3, #14
 8005be4:	6053      	str	r3, [r2, #4]
          break;
 8005be6:	e02c      	b.n	8005c42 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8005be8:	69fb      	ldr	r3, [r7, #28]
 8005bea:	015a      	lsls	r2, r3, #5
 8005bec:	6a3b      	ldr	r3, [r7, #32]
 8005bee:	4413      	add	r3, r2
 8005bf0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005bf4:	685b      	ldr	r3, [r3, #4]
 8005bf6:	69fa      	ldr	r2, [r7, #28]
 8005bf8:	0151      	lsls	r1, r2, #5
 8005bfa:	6a3a      	ldr	r2, [r7, #32]
 8005bfc:	440a      	add	r2, r1
 8005bfe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005c02:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005c06:	6053      	str	r3, [r2, #4]
          break;
 8005c08:	e01b      	b.n	8005c42 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 8005c0a:	69fb      	ldr	r3, [r7, #28]
 8005c0c:	015a      	lsls	r2, r3, #5
 8005c0e:	6a3b      	ldr	r3, [r7, #32]
 8005c10:	4413      	add	r3, r2
 8005c12:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005c16:	685b      	ldr	r3, [r3, #4]
 8005c18:	69fa      	ldr	r2, [r7, #28]
 8005c1a:	0151      	lsls	r1, r2, #5
 8005c1c:	6a3a      	ldr	r2, [r7, #32]
 8005c1e:	440a      	add	r2, r1
 8005c20:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005c24:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005c28:	6053      	str	r3, [r2, #4]
          break;
 8005c2a:	e00a      	b.n	8005c42 <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8005c2c:	69fb      	ldr	r3, [r7, #28]
 8005c2e:	015a      	lsls	r2, r3, #5
 8005c30:	6a3b      	ldr	r3, [r7, #32]
 8005c32:	4413      	add	r3, r2
 8005c34:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005c38:	461a      	mov	r2, r3
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	6053      	str	r3, [r2, #4]
 8005c3e:	e000      	b.n	8005c42 <USB_HC_StartXfer+0x3ea>
          break;
 8005c40:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005c42:	69fb      	ldr	r3, [r7, #28]
 8005c44:	015a      	lsls	r2, r3, #5
 8005c46:	6a3b      	ldr	r3, [r7, #32]
 8005c48:	4413      	add	r3, r2
 8005c4a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005c52:	693b      	ldr	r3, [r7, #16]
 8005c54:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005c58:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8005c5a:	68bb      	ldr	r3, [r7, #8]
 8005c5c:	78db      	ldrb	r3, [r3, #3]
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d004      	beq.n	8005c6c <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8005c62:	693b      	ldr	r3, [r7, #16]
 8005c64:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005c68:	613b      	str	r3, [r7, #16]
 8005c6a:	e003      	b.n	8005c74 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8005c6c:	693b      	ldr	r3, [r7, #16]
 8005c6e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005c72:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005c74:	693b      	ldr	r3, [r7, #16]
 8005c76:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005c7a:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005c7c:	69fb      	ldr	r3, [r7, #28]
 8005c7e:	015a      	lsls	r2, r3, #5
 8005c80:	6a3b      	ldr	r3, [r7, #32]
 8005c82:	4413      	add	r3, r2
 8005c84:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005c88:	461a      	mov	r2, r3
 8005c8a:	693b      	ldr	r3, [r7, #16]
 8005c8c:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8005c8e:	79fb      	ldrb	r3, [r7, #7]
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d003      	beq.n	8005c9c <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8005c94:	2300      	movs	r3, #0
 8005c96:	e055      	b.n	8005d44 <USB_HC_StartXfer+0x4ec>
 8005c98:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8005c9c:	68bb      	ldr	r3, [r7, #8]
 8005c9e:	78db      	ldrb	r3, [r3, #3]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d14e      	bne.n	8005d42 <USB_HC_StartXfer+0x4ea>
 8005ca4:	68bb      	ldr	r3, [r7, #8]
 8005ca6:	6a1b      	ldr	r3, [r3, #32]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d04a      	beq.n	8005d42 <USB_HC_StartXfer+0x4ea>
 8005cac:	68bb      	ldr	r3, [r7, #8]
 8005cae:	79db      	ldrb	r3, [r3, #7]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d146      	bne.n	8005d42 <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 8005cb4:	68bb      	ldr	r3, [r7, #8]
 8005cb6:	7c9b      	ldrb	r3, [r3, #18]
 8005cb8:	2b03      	cmp	r3, #3
 8005cba:	d831      	bhi.n	8005d20 <USB_HC_StartXfer+0x4c8>
 8005cbc:	a201      	add	r2, pc, #4	@ (adr r2, 8005cc4 <USB_HC_StartXfer+0x46c>)
 8005cbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cc2:	bf00      	nop
 8005cc4:	08005cd5 	.word	0x08005cd5
 8005cc8:	08005cf9 	.word	0x08005cf9
 8005ccc:	08005cd5 	.word	0x08005cd5
 8005cd0:	08005cf9 	.word	0x08005cf9
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8005cd4:	68bb      	ldr	r3, [r7, #8]
 8005cd6:	6a1b      	ldr	r3, [r3, #32]
 8005cd8:	3303      	adds	r3, #3
 8005cda:	089b      	lsrs	r3, r3, #2
 8005cdc:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8005cde:	8afa      	ldrh	r2, [r7, #22]
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ce4:	b29b      	uxth	r3, r3
 8005ce6:	429a      	cmp	r2, r3
 8005ce8:	d91c      	bls.n	8005d24 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	699b      	ldr	r3, [r3, #24]
 8005cee:	f043 0220 	orr.w	r2, r3, #32
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	619a      	str	r2, [r3, #24]
        }
        break;
 8005cf6:	e015      	b.n	8005d24 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8005cf8:	68bb      	ldr	r3, [r7, #8]
 8005cfa:	6a1b      	ldr	r3, [r3, #32]
 8005cfc:	3303      	adds	r3, #3
 8005cfe:	089b      	lsrs	r3, r3, #2
 8005d00:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8005d02:	8afa      	ldrh	r2, [r7, #22]
 8005d04:	6a3b      	ldr	r3, [r7, #32]
 8005d06:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005d0a:	691b      	ldr	r3, [r3, #16]
 8005d0c:	b29b      	uxth	r3, r3
 8005d0e:	429a      	cmp	r2, r3
 8005d10:	d90a      	bls.n	8005d28 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	699b      	ldr	r3, [r3, #24]
 8005d16:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	619a      	str	r2, [r3, #24]
        }
        break;
 8005d1e:	e003      	b.n	8005d28 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8005d20:	bf00      	nop
 8005d22:	e002      	b.n	8005d2a <USB_HC_StartXfer+0x4d2>
        break;
 8005d24:	bf00      	nop
 8005d26:	e000      	b.n	8005d2a <USB_HC_StartXfer+0x4d2>
        break;
 8005d28:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8005d2a:	68bb      	ldr	r3, [r7, #8]
 8005d2c:	6999      	ldr	r1, [r3, #24]
 8005d2e:	68bb      	ldr	r3, [r7, #8]
 8005d30:	785a      	ldrb	r2, [r3, #1]
 8005d32:	68bb      	ldr	r3, [r7, #8]
 8005d34:	6a1b      	ldr	r3, [r3, #32]
 8005d36:	b29b      	uxth	r3, r3
 8005d38:	2000      	movs	r0, #0
 8005d3a:	9000      	str	r0, [sp, #0]
 8005d3c:	68f8      	ldr	r0, [r7, #12]
 8005d3e:	f7ff f9f4 	bl	800512a <USB_WritePacket>
  }

  return HAL_OK;
 8005d42:	2300      	movs	r3, #0
}
 8005d44:	4618      	mov	r0, r3
 8005d46:	3728      	adds	r7, #40	@ 0x28
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	bd80      	pop	{r7, pc}

08005d4c <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8005d4c:	b480      	push	{r7}
 8005d4e:	b085      	sub	sp, #20
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005d5e:	695b      	ldr	r3, [r3, #20]
 8005d60:	b29b      	uxth	r3, r3
}
 8005d62:	4618      	mov	r0, r3
 8005d64:	3714      	adds	r7, #20
 8005d66:	46bd      	mov	sp, r7
 8005d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6c:	4770      	bx	lr

08005d6e <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8005d6e:	b480      	push	{r7}
 8005d70:	b089      	sub	sp, #36	@ 0x24
 8005d72:	af00      	add	r7, sp, #0
 8005d74:	6078      	str	r0, [r7, #4]
 8005d76:	460b      	mov	r3, r1
 8005d78:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8005d7e:	78fb      	ldrb	r3, [r7, #3]
 8005d80:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8005d82:	2300      	movs	r3, #0
 8005d84:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8005d86:	69bb      	ldr	r3, [r7, #24]
 8005d88:	015a      	lsls	r2, r3, #5
 8005d8a:	69fb      	ldr	r3, [r7, #28]
 8005d8c:	4413      	add	r3, r2
 8005d8e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	0c9b      	lsrs	r3, r3, #18
 8005d96:	f003 0303 	and.w	r3, r3, #3
 8005d9a:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8005d9c:	69bb      	ldr	r3, [r7, #24]
 8005d9e:	015a      	lsls	r2, r3, #5
 8005da0:	69fb      	ldr	r3, [r7, #28]
 8005da2:	4413      	add	r3, r2
 8005da4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	0fdb      	lsrs	r3, r3, #31
 8005dac:	f003 0301 	and.w	r3, r3, #1
 8005db0:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8005db2:	69bb      	ldr	r3, [r7, #24]
 8005db4:	015a      	lsls	r2, r3, #5
 8005db6:	69fb      	ldr	r3, [r7, #28]
 8005db8:	4413      	add	r3, r2
 8005dba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005dbe:	685b      	ldr	r3, [r3, #4]
 8005dc0:	0fdb      	lsrs	r3, r3, #31
 8005dc2:	f003 0301 	and.w	r3, r3, #1
 8005dc6:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	689b      	ldr	r3, [r3, #8]
 8005dcc:	f003 0320 	and.w	r3, r3, #32
 8005dd0:	2b20      	cmp	r3, #32
 8005dd2:	d10d      	bne.n	8005df0 <USB_HC_Halt+0x82>
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d10a      	bne.n	8005df0 <USB_HC_Halt+0x82>
 8005dda:	693b      	ldr	r3, [r7, #16]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d005      	beq.n	8005dec <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8005de0:	697b      	ldr	r3, [r7, #20]
 8005de2:	2b01      	cmp	r3, #1
 8005de4:	d002      	beq.n	8005dec <USB_HC_Halt+0x7e>
 8005de6:	697b      	ldr	r3, [r7, #20]
 8005de8:	2b03      	cmp	r3, #3
 8005dea:	d101      	bne.n	8005df0 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8005dec:	2300      	movs	r3, #0
 8005dee:	e0d8      	b.n	8005fa2 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8005df0:	697b      	ldr	r3, [r7, #20]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d002      	beq.n	8005dfc <USB_HC_Halt+0x8e>
 8005df6:	697b      	ldr	r3, [r7, #20]
 8005df8:	2b02      	cmp	r3, #2
 8005dfa:	d173      	bne.n	8005ee4 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8005dfc:	69bb      	ldr	r3, [r7, #24]
 8005dfe:	015a      	lsls	r2, r3, #5
 8005e00:	69fb      	ldr	r3, [r7, #28]
 8005e02:	4413      	add	r3, r2
 8005e04:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	69ba      	ldr	r2, [r7, #24]
 8005e0c:	0151      	lsls	r1, r2, #5
 8005e0e:	69fa      	ldr	r2, [r7, #28]
 8005e10:	440a      	add	r2, r1
 8005e12:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005e16:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005e1a:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	689b      	ldr	r3, [r3, #8]
 8005e20:	f003 0320 	and.w	r3, r3, #32
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d14a      	bne.n	8005ebe <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e2c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d133      	bne.n	8005e9c <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8005e34:	69bb      	ldr	r3, [r7, #24]
 8005e36:	015a      	lsls	r2, r3, #5
 8005e38:	69fb      	ldr	r3, [r7, #28]
 8005e3a:	4413      	add	r3, r2
 8005e3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	69ba      	ldr	r2, [r7, #24]
 8005e44:	0151      	lsls	r1, r2, #5
 8005e46:	69fa      	ldr	r2, [r7, #28]
 8005e48:	440a      	add	r2, r1
 8005e4a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005e4e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005e52:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005e54:	69bb      	ldr	r3, [r7, #24]
 8005e56:	015a      	lsls	r2, r3, #5
 8005e58:	69fb      	ldr	r3, [r7, #28]
 8005e5a:	4413      	add	r3, r2
 8005e5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	69ba      	ldr	r2, [r7, #24]
 8005e64:	0151      	lsls	r1, r2, #5
 8005e66:	69fa      	ldr	r2, [r7, #28]
 8005e68:	440a      	add	r2, r1
 8005e6a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005e6e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005e72:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8005e74:	68bb      	ldr	r3, [r7, #8]
 8005e76:	3301      	adds	r3, #1
 8005e78:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8005e7a:	68bb      	ldr	r3, [r7, #8]
 8005e7c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005e80:	d82e      	bhi.n	8005ee0 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005e82:	69bb      	ldr	r3, [r7, #24]
 8005e84:	015a      	lsls	r2, r3, #5
 8005e86:	69fb      	ldr	r3, [r7, #28]
 8005e88:	4413      	add	r3, r2
 8005e8a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005e94:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005e98:	d0ec      	beq.n	8005e74 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005e9a:	e081      	b.n	8005fa0 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005e9c:	69bb      	ldr	r3, [r7, #24]
 8005e9e:	015a      	lsls	r2, r3, #5
 8005ea0:	69fb      	ldr	r3, [r7, #28]
 8005ea2:	4413      	add	r3, r2
 8005ea4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	69ba      	ldr	r2, [r7, #24]
 8005eac:	0151      	lsls	r1, r2, #5
 8005eae:	69fa      	ldr	r2, [r7, #28]
 8005eb0:	440a      	add	r2, r1
 8005eb2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005eb6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005eba:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005ebc:	e070      	b.n	8005fa0 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005ebe:	69bb      	ldr	r3, [r7, #24]
 8005ec0:	015a      	lsls	r2, r3, #5
 8005ec2:	69fb      	ldr	r3, [r7, #28]
 8005ec4:	4413      	add	r3, r2
 8005ec6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	69ba      	ldr	r2, [r7, #24]
 8005ece:	0151      	lsls	r1, r2, #5
 8005ed0:	69fa      	ldr	r2, [r7, #28]
 8005ed2:	440a      	add	r2, r1
 8005ed4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005ed8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005edc:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005ede:	e05f      	b.n	8005fa0 <USB_HC_Halt+0x232>
            break;
 8005ee0:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005ee2:	e05d      	b.n	8005fa0 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8005ee4:	69bb      	ldr	r3, [r7, #24]
 8005ee6:	015a      	lsls	r2, r3, #5
 8005ee8:	69fb      	ldr	r3, [r7, #28]
 8005eea:	4413      	add	r3, r2
 8005eec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	69ba      	ldr	r2, [r7, #24]
 8005ef4:	0151      	lsls	r1, r2, #5
 8005ef6:	69fa      	ldr	r2, [r7, #28]
 8005ef8:	440a      	add	r2, r1
 8005efa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005efe:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005f02:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8005f04:	69fb      	ldr	r3, [r7, #28]
 8005f06:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005f0a:	691b      	ldr	r3, [r3, #16]
 8005f0c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d133      	bne.n	8005f7c <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8005f14:	69bb      	ldr	r3, [r7, #24]
 8005f16:	015a      	lsls	r2, r3, #5
 8005f18:	69fb      	ldr	r3, [r7, #28]
 8005f1a:	4413      	add	r3, r2
 8005f1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	69ba      	ldr	r2, [r7, #24]
 8005f24:	0151      	lsls	r1, r2, #5
 8005f26:	69fa      	ldr	r2, [r7, #28]
 8005f28:	440a      	add	r2, r1
 8005f2a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005f2e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005f32:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005f34:	69bb      	ldr	r3, [r7, #24]
 8005f36:	015a      	lsls	r2, r3, #5
 8005f38:	69fb      	ldr	r3, [r7, #28]
 8005f3a:	4413      	add	r3, r2
 8005f3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	69ba      	ldr	r2, [r7, #24]
 8005f44:	0151      	lsls	r1, r2, #5
 8005f46:	69fa      	ldr	r2, [r7, #28]
 8005f48:	440a      	add	r2, r1
 8005f4a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005f4e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005f52:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8005f54:	68bb      	ldr	r3, [r7, #8]
 8005f56:	3301      	adds	r3, #1
 8005f58:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8005f5a:	68bb      	ldr	r3, [r7, #8]
 8005f5c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005f60:	d81d      	bhi.n	8005f9e <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005f62:	69bb      	ldr	r3, [r7, #24]
 8005f64:	015a      	lsls	r2, r3, #5
 8005f66:	69fb      	ldr	r3, [r7, #28]
 8005f68:	4413      	add	r3, r2
 8005f6a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005f74:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005f78:	d0ec      	beq.n	8005f54 <USB_HC_Halt+0x1e6>
 8005f7a:	e011      	b.n	8005fa0 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005f7c:	69bb      	ldr	r3, [r7, #24]
 8005f7e:	015a      	lsls	r2, r3, #5
 8005f80:	69fb      	ldr	r3, [r7, #28]
 8005f82:	4413      	add	r3, r2
 8005f84:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	69ba      	ldr	r2, [r7, #24]
 8005f8c:	0151      	lsls	r1, r2, #5
 8005f8e:	69fa      	ldr	r2, [r7, #28]
 8005f90:	440a      	add	r2, r1
 8005f92:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005f96:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005f9a:	6013      	str	r3, [r2, #0]
 8005f9c:	e000      	b.n	8005fa0 <USB_HC_Halt+0x232>
          break;
 8005f9e:	bf00      	nop
    }
  }

  return HAL_OK;
 8005fa0:	2300      	movs	r3, #0
}
 8005fa2:	4618      	mov	r0, r3
 8005fa4:	3724      	adds	r7, #36	@ 0x24
 8005fa6:	46bd      	mov	sp, r7
 8005fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fac:	4770      	bx	lr
	...

08005fb0 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8005fb0:	b480      	push	{r7}
 8005fb2:	b087      	sub	sp, #28
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
 8005fb8:	460b      	mov	r3, r1
 8005fba:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8005fc0:	78fb      	ldrb	r3, [r7, #3]
 8005fc2:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8005fc4:	2301      	movs	r3, #1
 8005fc6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	04da      	lsls	r2, r3, #19
 8005fcc:	4b15      	ldr	r3, [pc, #84]	@ (8006024 <USB_DoPing+0x74>)
 8005fce:	4013      	ands	r3, r2
 8005fd0:	693a      	ldr	r2, [r7, #16]
 8005fd2:	0151      	lsls	r1, r2, #5
 8005fd4:	697a      	ldr	r2, [r7, #20]
 8005fd6:	440a      	add	r2, r1
 8005fd8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005fdc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005fe0:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8005fe2:	693b      	ldr	r3, [r7, #16]
 8005fe4:	015a      	lsls	r2, r3, #5
 8005fe6:	697b      	ldr	r3, [r7, #20]
 8005fe8:	4413      	add	r3, r2
 8005fea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005ff2:	68bb      	ldr	r3, [r7, #8]
 8005ff4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005ff8:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005ffa:	68bb      	ldr	r3, [r7, #8]
 8005ffc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006000:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8006002:	693b      	ldr	r3, [r7, #16]
 8006004:	015a      	lsls	r2, r3, #5
 8006006:	697b      	ldr	r3, [r7, #20]
 8006008:	4413      	add	r3, r2
 800600a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800600e:	461a      	mov	r2, r3
 8006010:	68bb      	ldr	r3, [r7, #8]
 8006012:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8006014:	2300      	movs	r3, #0
}
 8006016:	4618      	mov	r0, r3
 8006018:	371c      	adds	r7, #28
 800601a:	46bd      	mov	sp, r7
 800601c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006020:	4770      	bx	lr
 8006022:	bf00      	nop
 8006024:	1ff80000 	.word	0x1ff80000

08006028 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8006028:	b580      	push	{r7, lr}
 800602a:	b088      	sub	sp, #32
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8006030:	2300      	movs	r3, #0
 8006032:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8006038:	2300      	movs	r3, #0
 800603a:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800603c:	6878      	ldr	r0, [r7, #4]
 800603e:	f7fe ffb7 	bl	8004fb0 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006042:	2110      	movs	r1, #16
 8006044:	6878      	ldr	r0, [r7, #4]
 8006046:	f7ff f810 	bl	800506a <USB_FlushTxFifo>
 800604a:	4603      	mov	r3, r0
 800604c:	2b00      	cmp	r3, #0
 800604e:	d001      	beq.n	8006054 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8006050:	2301      	movs	r3, #1
 8006052:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006054:	6878      	ldr	r0, [r7, #4]
 8006056:	f7ff f83a 	bl	80050ce <USB_FlushRxFifo>
 800605a:	4603      	mov	r3, r0
 800605c:	2b00      	cmp	r3, #0
 800605e:	d001      	beq.n	8006064 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8006060:	2301      	movs	r3, #1
 8006062:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8006064:	2300      	movs	r3, #0
 8006066:	61bb      	str	r3, [r7, #24]
 8006068:	e01f      	b.n	80060aa <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800606a:	69bb      	ldr	r3, [r7, #24]
 800606c:	015a      	lsls	r2, r3, #5
 800606e:	697b      	ldr	r3, [r7, #20]
 8006070:	4413      	add	r3, r2
 8006072:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800607a:	693b      	ldr	r3, [r7, #16]
 800607c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006080:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8006082:	693b      	ldr	r3, [r7, #16]
 8006084:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006088:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800608a:	693b      	ldr	r3, [r7, #16]
 800608c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006090:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8006092:	69bb      	ldr	r3, [r7, #24]
 8006094:	015a      	lsls	r2, r3, #5
 8006096:	697b      	ldr	r3, [r7, #20]
 8006098:	4413      	add	r3, r2
 800609a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800609e:	461a      	mov	r2, r3
 80060a0:	693b      	ldr	r3, [r7, #16]
 80060a2:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80060a4:	69bb      	ldr	r3, [r7, #24]
 80060a6:	3301      	adds	r3, #1
 80060a8:	61bb      	str	r3, [r7, #24]
 80060aa:	69bb      	ldr	r3, [r7, #24]
 80060ac:	2b0f      	cmp	r3, #15
 80060ae:	d9dc      	bls.n	800606a <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 80060b0:	2300      	movs	r3, #0
 80060b2:	61bb      	str	r3, [r7, #24]
 80060b4:	e034      	b.n	8006120 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 80060b6:	69bb      	ldr	r3, [r7, #24]
 80060b8:	015a      	lsls	r2, r3, #5
 80060ba:	697b      	ldr	r3, [r7, #20]
 80060bc:	4413      	add	r3, r2
 80060be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 80060c6:	693b      	ldr	r3, [r7, #16]
 80060c8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80060cc:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 80060ce:	693b      	ldr	r3, [r7, #16]
 80060d0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80060d4:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80060d6:	693b      	ldr	r3, [r7, #16]
 80060d8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80060dc:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80060de:	69bb      	ldr	r3, [r7, #24]
 80060e0:	015a      	lsls	r2, r3, #5
 80060e2:	697b      	ldr	r3, [r7, #20]
 80060e4:	4413      	add	r3, r2
 80060e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80060ea:	461a      	mov	r2, r3
 80060ec:	693b      	ldr	r3, [r7, #16]
 80060ee:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	3301      	adds	r3, #1
 80060f4:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80060fc:	d80c      	bhi.n	8006118 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80060fe:	69bb      	ldr	r3, [r7, #24]
 8006100:	015a      	lsls	r2, r3, #5
 8006102:	697b      	ldr	r3, [r7, #20]
 8006104:	4413      	add	r3, r2
 8006106:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006110:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006114:	d0ec      	beq.n	80060f0 <USB_StopHost+0xc8>
 8006116:	e000      	b.n	800611a <USB_StopHost+0xf2>
        break;
 8006118:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800611a:	69bb      	ldr	r3, [r7, #24]
 800611c:	3301      	adds	r3, #1
 800611e:	61bb      	str	r3, [r7, #24]
 8006120:	69bb      	ldr	r3, [r7, #24]
 8006122:	2b0f      	cmp	r3, #15
 8006124:	d9c7      	bls.n	80060b6 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8006126:	697b      	ldr	r3, [r7, #20]
 8006128:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800612c:	461a      	mov	r2, r3
 800612e:	f04f 33ff 	mov.w	r3, #4294967295
 8006132:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	f04f 32ff 	mov.w	r2, #4294967295
 800613a:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800613c:	6878      	ldr	r0, [r7, #4]
 800613e:	f7fe ff26 	bl	8004f8e <USB_EnableGlobalInt>

  return ret;
 8006142:	7ffb      	ldrb	r3, [r7, #31]
}
 8006144:	4618      	mov	r0, r3
 8006146:	3720      	adds	r7, #32
 8006148:	46bd      	mov	sp, r7
 800614a:	bd80      	pop	{r7, pc}

0800614c <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800614c:	b590      	push	{r4, r7, lr}
 800614e:	b089      	sub	sp, #36	@ 0x24
 8006150:	af04      	add	r7, sp, #16
 8006152:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8006154:	2301      	movs	r3, #1
 8006156:	2202      	movs	r2, #2
 8006158:	2102      	movs	r1, #2
 800615a:	6878      	ldr	r0, [r7, #4]
 800615c:	f000 fc85 	bl	8006a6a <USBH_FindInterface>
 8006160:	4603      	mov	r3, r0
 8006162:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8006164:	7bfb      	ldrb	r3, [r7, #15]
 8006166:	2bff      	cmp	r3, #255	@ 0xff
 8006168:	d002      	beq.n	8006170 <USBH_CDC_InterfaceInit+0x24>
 800616a:	7bfb      	ldrb	r3, [r7, #15]
 800616c:	2b01      	cmp	r3, #1
 800616e:	d901      	bls.n	8006174 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8006170:	2302      	movs	r3, #2
 8006172:	e13d      	b.n	80063f0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8006174:	7bfb      	ldrb	r3, [r7, #15]
 8006176:	4619      	mov	r1, r3
 8006178:	6878      	ldr	r0, [r7, #4]
 800617a:	f000 fc5a 	bl	8006a32 <USBH_SelectInterface>
 800617e:	4603      	mov	r3, r0
 8006180:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8006182:	7bbb      	ldrb	r3, [r7, #14]
 8006184:	2b00      	cmp	r3, #0
 8006186:	d001      	beq.n	800618c <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8006188:	2302      	movs	r3, #2
 800618a:	e131      	b.n	80063f0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 8006192:	2050      	movs	r0, #80	@ 0x50
 8006194:	f001 fb0a 	bl	80077ac <malloc>
 8006198:	4603      	mov	r3, r0
 800619a:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80061a2:	69db      	ldr	r3, [r3, #28]
 80061a4:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 80061a6:	68bb      	ldr	r3, [r7, #8]
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d101      	bne.n	80061b0 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 80061ac:	2302      	movs	r3, #2
 80061ae:	e11f      	b.n	80063f0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 80061b0:	2250      	movs	r2, #80	@ 0x50
 80061b2:	2100      	movs	r1, #0
 80061b4:	68b8      	ldr	r0, [r7, #8]
 80061b6:	f001 fbb7 	bl	8007928 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 80061ba:	7bfb      	ldrb	r3, [r7, #15]
 80061bc:	687a      	ldr	r2, [r7, #4]
 80061be:	211a      	movs	r1, #26
 80061c0:	fb01 f303 	mul.w	r3, r1, r3
 80061c4:	4413      	add	r3, r2
 80061c6:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80061ca:	781b      	ldrb	r3, [r3, #0]
 80061cc:	b25b      	sxtb	r3, r3
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	da15      	bge.n	80061fe <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80061d2:	7bfb      	ldrb	r3, [r7, #15]
 80061d4:	687a      	ldr	r2, [r7, #4]
 80061d6:	211a      	movs	r1, #26
 80061d8:	fb01 f303 	mul.w	r3, r1, r3
 80061dc:	4413      	add	r3, r2
 80061de:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80061e2:	781a      	ldrb	r2, [r3, #0]
 80061e4:	68bb      	ldr	r3, [r7, #8]
 80061e6:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80061e8:	7bfb      	ldrb	r3, [r7, #15]
 80061ea:	687a      	ldr	r2, [r7, #4]
 80061ec:	211a      	movs	r1, #26
 80061ee:	fb01 f303 	mul.w	r3, r1, r3
 80061f2:	4413      	add	r3, r2
 80061f4:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80061f8:	881a      	ldrh	r2, [r3, #0]
 80061fa:	68bb      	ldr	r3, [r7, #8]
 80061fc:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 80061fe:	68bb      	ldr	r3, [r7, #8]
 8006200:	785b      	ldrb	r3, [r3, #1]
 8006202:	4619      	mov	r1, r3
 8006204:	6878      	ldr	r0, [r7, #4]
 8006206:	f000 ffba 	bl	800717e <USBH_AllocPipe>
 800620a:	4603      	mov	r3, r0
 800620c:	461a      	mov	r2, r3
 800620e:	68bb      	ldr	r3, [r7, #8]
 8006210:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8006212:	68bb      	ldr	r3, [r7, #8]
 8006214:	7819      	ldrb	r1, [r3, #0]
 8006216:	68bb      	ldr	r3, [r7, #8]
 8006218:	7858      	ldrb	r0, [r3, #1]
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8006226:	68ba      	ldr	r2, [r7, #8]
 8006228:	8952      	ldrh	r2, [r2, #10]
 800622a:	9202      	str	r2, [sp, #8]
 800622c:	2203      	movs	r2, #3
 800622e:	9201      	str	r2, [sp, #4]
 8006230:	9300      	str	r3, [sp, #0]
 8006232:	4623      	mov	r3, r4
 8006234:	4602      	mov	r2, r0
 8006236:	6878      	ldr	r0, [r7, #4]
 8006238:	f000 ff72 	bl	8007120 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800623c:	68bb      	ldr	r3, [r7, #8]
 800623e:	781b      	ldrb	r3, [r3, #0]
 8006240:	2200      	movs	r2, #0
 8006242:	4619      	mov	r1, r3
 8006244:	6878      	ldr	r0, [r7, #4]
 8006246:	f001 fa35 	bl	80076b4 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800624a:	2300      	movs	r3, #0
 800624c:	2200      	movs	r2, #0
 800624e:	210a      	movs	r1, #10
 8006250:	6878      	ldr	r0, [r7, #4]
 8006252:	f000 fc0a 	bl	8006a6a <USBH_FindInterface>
 8006256:	4603      	mov	r3, r0
 8006258:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800625a:	7bfb      	ldrb	r3, [r7, #15]
 800625c:	2bff      	cmp	r3, #255	@ 0xff
 800625e:	d002      	beq.n	8006266 <USBH_CDC_InterfaceInit+0x11a>
 8006260:	7bfb      	ldrb	r3, [r7, #15]
 8006262:	2b01      	cmp	r3, #1
 8006264:	d901      	bls.n	800626a <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8006266:	2302      	movs	r3, #2
 8006268:	e0c2      	b.n	80063f0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800626a:	7bfb      	ldrb	r3, [r7, #15]
 800626c:	687a      	ldr	r2, [r7, #4]
 800626e:	211a      	movs	r1, #26
 8006270:	fb01 f303 	mul.w	r3, r1, r3
 8006274:	4413      	add	r3, r2
 8006276:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800627a:	781b      	ldrb	r3, [r3, #0]
 800627c:	b25b      	sxtb	r3, r3
 800627e:	2b00      	cmp	r3, #0
 8006280:	da16      	bge.n	80062b0 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006282:	7bfb      	ldrb	r3, [r7, #15]
 8006284:	687a      	ldr	r2, [r7, #4]
 8006286:	211a      	movs	r1, #26
 8006288:	fb01 f303 	mul.w	r3, r1, r3
 800628c:	4413      	add	r3, r2
 800628e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8006292:	781a      	ldrb	r2, [r3, #0]
 8006294:	68bb      	ldr	r3, [r7, #8]
 8006296:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006298:	7bfb      	ldrb	r3, [r7, #15]
 800629a:	687a      	ldr	r2, [r7, #4]
 800629c:	211a      	movs	r1, #26
 800629e:	fb01 f303 	mul.w	r3, r1, r3
 80062a2:	4413      	add	r3, r2
 80062a4:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80062a8:	881a      	ldrh	r2, [r3, #0]
 80062aa:	68bb      	ldr	r3, [r7, #8]
 80062ac:	835a      	strh	r2, [r3, #26]
 80062ae:	e015      	b.n	80062dc <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80062b0:	7bfb      	ldrb	r3, [r7, #15]
 80062b2:	687a      	ldr	r2, [r7, #4]
 80062b4:	211a      	movs	r1, #26
 80062b6:	fb01 f303 	mul.w	r3, r1, r3
 80062ba:	4413      	add	r3, r2
 80062bc:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80062c0:	781a      	ldrb	r2, [r3, #0]
 80062c2:	68bb      	ldr	r3, [r7, #8]
 80062c4:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80062c6:	7bfb      	ldrb	r3, [r7, #15]
 80062c8:	687a      	ldr	r2, [r7, #4]
 80062ca:	211a      	movs	r1, #26
 80062cc:	fb01 f303 	mul.w	r3, r1, r3
 80062d0:	4413      	add	r3, r2
 80062d2:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80062d6:	881a      	ldrh	r2, [r3, #0]
 80062d8:	68bb      	ldr	r3, [r7, #8]
 80062da:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 80062dc:	7bfb      	ldrb	r3, [r7, #15]
 80062de:	687a      	ldr	r2, [r7, #4]
 80062e0:	211a      	movs	r1, #26
 80062e2:	fb01 f303 	mul.w	r3, r1, r3
 80062e6:	4413      	add	r3, r2
 80062e8:	f203 3356 	addw	r3, r3, #854	@ 0x356
 80062ec:	781b      	ldrb	r3, [r3, #0]
 80062ee:	b25b      	sxtb	r3, r3
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	da16      	bge.n	8006322 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80062f4:	7bfb      	ldrb	r3, [r7, #15]
 80062f6:	687a      	ldr	r2, [r7, #4]
 80062f8:	211a      	movs	r1, #26
 80062fa:	fb01 f303 	mul.w	r3, r1, r3
 80062fe:	4413      	add	r3, r2
 8006300:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8006304:	781a      	ldrb	r2, [r3, #0]
 8006306:	68bb      	ldr	r3, [r7, #8]
 8006308:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800630a:	7bfb      	ldrb	r3, [r7, #15]
 800630c:	687a      	ldr	r2, [r7, #4]
 800630e:	211a      	movs	r1, #26
 8006310:	fb01 f303 	mul.w	r3, r1, r3
 8006314:	4413      	add	r3, r2
 8006316:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800631a:	881a      	ldrh	r2, [r3, #0]
 800631c:	68bb      	ldr	r3, [r7, #8]
 800631e:	835a      	strh	r2, [r3, #26]
 8006320:	e015      	b.n	800634e <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8006322:	7bfb      	ldrb	r3, [r7, #15]
 8006324:	687a      	ldr	r2, [r7, #4]
 8006326:	211a      	movs	r1, #26
 8006328:	fb01 f303 	mul.w	r3, r1, r3
 800632c:	4413      	add	r3, r2
 800632e:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8006332:	781a      	ldrb	r2, [r3, #0]
 8006334:	68bb      	ldr	r3, [r7, #8]
 8006336:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8006338:	7bfb      	ldrb	r3, [r7, #15]
 800633a:	687a      	ldr	r2, [r7, #4]
 800633c:	211a      	movs	r1, #26
 800633e:	fb01 f303 	mul.w	r3, r1, r3
 8006342:	4413      	add	r3, r2
 8006344:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8006348:	881a      	ldrh	r2, [r3, #0]
 800634a:	68bb      	ldr	r3, [r7, #8]
 800634c:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800634e:	68bb      	ldr	r3, [r7, #8]
 8006350:	7b9b      	ldrb	r3, [r3, #14]
 8006352:	4619      	mov	r1, r3
 8006354:	6878      	ldr	r0, [r7, #4]
 8006356:	f000 ff12 	bl	800717e <USBH_AllocPipe>
 800635a:	4603      	mov	r3, r0
 800635c:	461a      	mov	r2, r3
 800635e:	68bb      	ldr	r3, [r7, #8]
 8006360:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8006362:	68bb      	ldr	r3, [r7, #8]
 8006364:	7bdb      	ldrb	r3, [r3, #15]
 8006366:	4619      	mov	r1, r3
 8006368:	6878      	ldr	r0, [r7, #4]
 800636a:	f000 ff08 	bl	800717e <USBH_AllocPipe>
 800636e:	4603      	mov	r3, r0
 8006370:	461a      	mov	r2, r3
 8006372:	68bb      	ldr	r3, [r7, #8]
 8006374:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8006376:	68bb      	ldr	r3, [r7, #8]
 8006378:	7b59      	ldrb	r1, [r3, #13]
 800637a:	68bb      	ldr	r3, [r7, #8]
 800637c:	7b98      	ldrb	r0, [r3, #14]
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800638a:	68ba      	ldr	r2, [r7, #8]
 800638c:	8b12      	ldrh	r2, [r2, #24]
 800638e:	9202      	str	r2, [sp, #8]
 8006390:	2202      	movs	r2, #2
 8006392:	9201      	str	r2, [sp, #4]
 8006394:	9300      	str	r3, [sp, #0]
 8006396:	4623      	mov	r3, r4
 8006398:	4602      	mov	r2, r0
 800639a:	6878      	ldr	r0, [r7, #4]
 800639c:	f000 fec0 	bl	8007120 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 80063a0:	68bb      	ldr	r3, [r7, #8]
 80063a2:	7b19      	ldrb	r1, [r3, #12]
 80063a4:	68bb      	ldr	r3, [r7, #8]
 80063a6:	7bd8      	ldrb	r0, [r3, #15]
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80063b4:	68ba      	ldr	r2, [r7, #8]
 80063b6:	8b52      	ldrh	r2, [r2, #26]
 80063b8:	9202      	str	r2, [sp, #8]
 80063ba:	2202      	movs	r2, #2
 80063bc:	9201      	str	r2, [sp, #4]
 80063be:	9300      	str	r3, [sp, #0]
 80063c0:	4623      	mov	r3, r4
 80063c2:	4602      	mov	r2, r0
 80063c4:	6878      	ldr	r0, [r7, #4]
 80063c6:	f000 feab 	bl	8007120 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 80063ca:	68bb      	ldr	r3, [r7, #8]
 80063cc:	2200      	movs	r2, #0
 80063ce:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 80063d2:	68bb      	ldr	r3, [r7, #8]
 80063d4:	7b5b      	ldrb	r3, [r3, #13]
 80063d6:	2200      	movs	r2, #0
 80063d8:	4619      	mov	r1, r3
 80063da:	6878      	ldr	r0, [r7, #4]
 80063dc:	f001 f96a 	bl	80076b4 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 80063e0:	68bb      	ldr	r3, [r7, #8]
 80063e2:	7b1b      	ldrb	r3, [r3, #12]
 80063e4:	2200      	movs	r2, #0
 80063e6:	4619      	mov	r1, r3
 80063e8:	6878      	ldr	r0, [r7, #4]
 80063ea:	f001 f963 	bl	80076b4 <USBH_LL_SetToggle>

  return USBH_OK;
 80063ee:	2300      	movs	r3, #0
}
 80063f0:	4618      	mov	r0, r3
 80063f2:	3714      	adds	r7, #20
 80063f4:	46bd      	mov	sp, r7
 80063f6:	bd90      	pop	{r4, r7, pc}

080063f8 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b084      	sub	sp, #16
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006406:	69db      	ldr	r3, [r3, #28]
 8006408:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	781b      	ldrb	r3, [r3, #0]
 800640e:	2b00      	cmp	r3, #0
 8006410:	d00e      	beq.n	8006430 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	781b      	ldrb	r3, [r3, #0]
 8006416:	4619      	mov	r1, r3
 8006418:	6878      	ldr	r0, [r7, #4]
 800641a:	f000 fea0 	bl	800715e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	781b      	ldrb	r3, [r3, #0]
 8006422:	4619      	mov	r1, r3
 8006424:	6878      	ldr	r0, [r7, #4]
 8006426:	f000 fecb 	bl	80071c0 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	2200      	movs	r2, #0
 800642e:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	7b1b      	ldrb	r3, [r3, #12]
 8006434:	2b00      	cmp	r3, #0
 8006436:	d00e      	beq.n	8006456 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	7b1b      	ldrb	r3, [r3, #12]
 800643c:	4619      	mov	r1, r3
 800643e:	6878      	ldr	r0, [r7, #4]
 8006440:	f000 fe8d 	bl	800715e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	7b1b      	ldrb	r3, [r3, #12]
 8006448:	4619      	mov	r1, r3
 800644a:	6878      	ldr	r0, [r7, #4]
 800644c:	f000 feb8 	bl	80071c0 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	2200      	movs	r2, #0
 8006454:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	7b5b      	ldrb	r3, [r3, #13]
 800645a:	2b00      	cmp	r3, #0
 800645c:	d00e      	beq.n	800647c <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	7b5b      	ldrb	r3, [r3, #13]
 8006462:	4619      	mov	r1, r3
 8006464:	6878      	ldr	r0, [r7, #4]
 8006466:	f000 fe7a 	bl	800715e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	7b5b      	ldrb	r3, [r3, #13]
 800646e:	4619      	mov	r1, r3
 8006470:	6878      	ldr	r0, [r7, #4]
 8006472:	f000 fea5 	bl	80071c0 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	2200      	movs	r2, #0
 800647a:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006482:	69db      	ldr	r3, [r3, #28]
 8006484:	2b00      	cmp	r3, #0
 8006486:	d00b      	beq.n	80064a0 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800648e:	69db      	ldr	r3, [r3, #28]
 8006490:	4618      	mov	r0, r3
 8006492:	f001 f993 	bl	80077bc <free>
    phost->pActiveClass->pData = 0U;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800649c:	2200      	movs	r2, #0
 800649e:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 80064a0:	2300      	movs	r3, #0
}
 80064a2:	4618      	mov	r0, r3
 80064a4:	3710      	adds	r7, #16
 80064a6:	46bd      	mov	sp, r7
 80064a8:	bd80      	pop	{r7, pc}

080064aa <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 80064aa:	b580      	push	{r7, lr}
 80064ac:	b084      	sub	sp, #16
 80064ae:	af00      	add	r7, sp, #0
 80064b0:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80064b8:	69db      	ldr	r3, [r3, #28]
 80064ba:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	3340      	adds	r3, #64	@ 0x40
 80064c0:	4619      	mov	r1, r3
 80064c2:	6878      	ldr	r0, [r7, #4]
 80064c4:	f000 f8b1 	bl	800662a <GetLineCoding>
 80064c8:	4603      	mov	r3, r0
 80064ca:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 80064cc:	7afb      	ldrb	r3, [r7, #11]
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d105      	bne.n	80064de <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80064d8:	2102      	movs	r1, #2
 80064da:	6878      	ldr	r0, [r7, #4]
 80064dc:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 80064de:	7afb      	ldrb	r3, [r7, #11]
}
 80064e0:	4618      	mov	r0, r3
 80064e2:	3710      	adds	r7, #16
 80064e4:	46bd      	mov	sp, r7
 80064e6:	bd80      	pop	{r7, pc}

080064e8 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 80064e8:	b580      	push	{r7, lr}
 80064ea:	b084      	sub	sp, #16
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 80064f0:	2301      	movs	r3, #1
 80064f2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 80064f4:	2300      	movs	r3, #0
 80064f6:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80064fe:	69db      	ldr	r3, [r3, #28]
 8006500:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8006502:	68bb      	ldr	r3, [r7, #8]
 8006504:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8006508:	2b04      	cmp	r3, #4
 800650a:	d877      	bhi.n	80065fc <USBH_CDC_Process+0x114>
 800650c:	a201      	add	r2, pc, #4	@ (adr r2, 8006514 <USBH_CDC_Process+0x2c>)
 800650e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006512:	bf00      	nop
 8006514:	08006529 	.word	0x08006529
 8006518:	0800652f 	.word	0x0800652f
 800651c:	0800655f 	.word	0x0800655f
 8006520:	080065d3 	.word	0x080065d3
 8006524:	080065e1 	.word	0x080065e1
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8006528:	2300      	movs	r3, #0
 800652a:	73fb      	strb	r3, [r7, #15]
      break;
 800652c:	e06d      	b.n	800660a <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800652e:	68bb      	ldr	r3, [r7, #8]
 8006530:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006532:	4619      	mov	r1, r3
 8006534:	6878      	ldr	r0, [r7, #4]
 8006536:	f000 f897 	bl	8006668 <SetLineCoding>
 800653a:	4603      	mov	r3, r0
 800653c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800653e:	7bbb      	ldrb	r3, [r7, #14]
 8006540:	2b00      	cmp	r3, #0
 8006542:	d104      	bne.n	800654e <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8006544:	68bb      	ldr	r3, [r7, #8]
 8006546:	2202      	movs	r2, #2
 8006548:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800654c:	e058      	b.n	8006600 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800654e:	7bbb      	ldrb	r3, [r7, #14]
 8006550:	2b01      	cmp	r3, #1
 8006552:	d055      	beq.n	8006600 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8006554:	68bb      	ldr	r3, [r7, #8]
 8006556:	2204      	movs	r2, #4
 8006558:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 800655c:	e050      	b.n	8006600 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800655e:	68bb      	ldr	r3, [r7, #8]
 8006560:	3340      	adds	r3, #64	@ 0x40
 8006562:	4619      	mov	r1, r3
 8006564:	6878      	ldr	r0, [r7, #4]
 8006566:	f000 f860 	bl	800662a <GetLineCoding>
 800656a:	4603      	mov	r3, r0
 800656c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800656e:	7bbb      	ldrb	r3, [r7, #14]
 8006570:	2b00      	cmp	r3, #0
 8006572:	d126      	bne.n	80065c2 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8006574:	68bb      	ldr	r3, [r7, #8]
 8006576:	2200      	movs	r2, #0
 8006578:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800657c:	68bb      	ldr	r3, [r7, #8]
 800657e:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8006582:	68bb      	ldr	r3, [r7, #8]
 8006584:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006586:	791b      	ldrb	r3, [r3, #4]
 8006588:	429a      	cmp	r2, r3
 800658a:	d13b      	bne.n	8006604 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800658c:	68bb      	ldr	r3, [r7, #8]
 800658e:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 8006592:	68bb      	ldr	r3, [r7, #8]
 8006594:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006596:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8006598:	429a      	cmp	r2, r3
 800659a:	d133      	bne.n	8006604 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800659c:	68bb      	ldr	r3, [r7, #8]
 800659e:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 80065a2:	68bb      	ldr	r3, [r7, #8]
 80065a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80065a6:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80065a8:	429a      	cmp	r2, r3
 80065aa:	d12b      	bne.n	8006604 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 80065ac:	68bb      	ldr	r3, [r7, #8]
 80065ae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80065b0:	68bb      	ldr	r3, [r7, #8]
 80065b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80065b4:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80065b6:	429a      	cmp	r2, r3
 80065b8:	d124      	bne.n	8006604 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 80065ba:	6878      	ldr	r0, [r7, #4]
 80065bc:	f000 f958 	bl	8006870 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80065c0:	e020      	b.n	8006604 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 80065c2:	7bbb      	ldrb	r3, [r7, #14]
 80065c4:	2b01      	cmp	r3, #1
 80065c6:	d01d      	beq.n	8006604 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 80065c8:	68bb      	ldr	r3, [r7, #8]
 80065ca:	2204      	movs	r2, #4
 80065cc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 80065d0:	e018      	b.n	8006604 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 80065d2:	6878      	ldr	r0, [r7, #4]
 80065d4:	f000 f867 	bl	80066a6 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 80065d8:	6878      	ldr	r0, [r7, #4]
 80065da:	f000 f8da 	bl	8006792 <CDC_ProcessReception>
      break;
 80065de:	e014      	b.n	800660a <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 80065e0:	2100      	movs	r1, #0
 80065e2:	6878      	ldr	r0, [r7, #4]
 80065e4:	f000 fb27 	bl	8006c36 <USBH_ClrFeature>
 80065e8:	4603      	mov	r3, r0
 80065ea:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80065ec:	7bbb      	ldrb	r3, [r7, #14]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d10a      	bne.n	8006608 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 80065f2:	68bb      	ldr	r3, [r7, #8]
 80065f4:	2200      	movs	r2, #0
 80065f6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 80065fa:	e005      	b.n	8006608 <USBH_CDC_Process+0x120>

    default:
      break;
 80065fc:	bf00      	nop
 80065fe:	e004      	b.n	800660a <USBH_CDC_Process+0x122>
      break;
 8006600:	bf00      	nop
 8006602:	e002      	b.n	800660a <USBH_CDC_Process+0x122>
      break;
 8006604:	bf00      	nop
 8006606:	e000      	b.n	800660a <USBH_CDC_Process+0x122>
      break;
 8006608:	bf00      	nop

  }

  return status;
 800660a:	7bfb      	ldrb	r3, [r7, #15]
}
 800660c:	4618      	mov	r0, r3
 800660e:	3710      	adds	r7, #16
 8006610:	46bd      	mov	sp, r7
 8006612:	bd80      	pop	{r7, pc}

08006614 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8006614:	b480      	push	{r7}
 8006616:	b083      	sub	sp, #12
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800661c:	2300      	movs	r3, #0
}
 800661e:	4618      	mov	r0, r3
 8006620:	370c      	adds	r7, #12
 8006622:	46bd      	mov	sp, r7
 8006624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006628:	4770      	bx	lr

0800662a <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800662a:	b580      	push	{r7, lr}
 800662c:	b082      	sub	sp, #8
 800662e:	af00      	add	r7, sp, #0
 8006630:	6078      	str	r0, [r7, #4]
 8006632:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	22a1      	movs	r2, #161	@ 0xa1
 8006638:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2221      	movs	r2, #33	@ 0x21
 800663e:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2200      	movs	r2, #0
 8006644:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	2200      	movs	r2, #0
 800664a:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	2207      	movs	r2, #7
 8006650:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	2207      	movs	r2, #7
 8006656:	4619      	mov	r1, r3
 8006658:	6878      	ldr	r0, [r7, #4]
 800665a:	f000 fb10 	bl	8006c7e <USBH_CtlReq>
 800665e:	4603      	mov	r3, r0
}
 8006660:	4618      	mov	r0, r3
 8006662:	3708      	adds	r7, #8
 8006664:	46bd      	mov	sp, r7
 8006666:	bd80      	pop	{r7, pc}

08006668 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8006668:	b580      	push	{r7, lr}
 800666a:	b082      	sub	sp, #8
 800666c:	af00      	add	r7, sp, #0
 800666e:	6078      	str	r0, [r7, #4]
 8006670:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	2221      	movs	r2, #33	@ 0x21
 8006676:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	2220      	movs	r2, #32
 800667c:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	2200      	movs	r2, #0
 8006682:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2200      	movs	r2, #0
 8006688:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	2207      	movs	r2, #7
 800668e:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8006690:	683b      	ldr	r3, [r7, #0]
 8006692:	2207      	movs	r2, #7
 8006694:	4619      	mov	r1, r3
 8006696:	6878      	ldr	r0, [r7, #4]
 8006698:	f000 faf1 	bl	8006c7e <USBH_CtlReq>
 800669c:	4603      	mov	r3, r0
}
 800669e:	4618      	mov	r0, r3
 80066a0:	3708      	adds	r7, #8
 80066a2:	46bd      	mov	sp, r7
 80066a4:	bd80      	pop	{r7, pc}

080066a6 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 80066a6:	b580      	push	{r7, lr}
 80066a8:	b086      	sub	sp, #24
 80066aa:	af02      	add	r7, sp, #8
 80066ac:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80066b4:	69db      	ldr	r3, [r3, #28]
 80066b6:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80066b8:	2300      	movs	r3, #0
 80066ba:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 80066c2:	2b01      	cmp	r3, #1
 80066c4:	d002      	beq.n	80066cc <CDC_ProcessTransmission+0x26>
 80066c6:	2b02      	cmp	r3, #2
 80066c8:	d023      	beq.n	8006712 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 80066ca:	e05e      	b.n	800678a <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066d0:	68fa      	ldr	r2, [r7, #12]
 80066d2:	8b12      	ldrh	r2, [r2, #24]
 80066d4:	4293      	cmp	r3, r2
 80066d6:	d90b      	bls.n	80066f0 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	69d9      	ldr	r1, [r3, #28]
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	8b1a      	ldrh	r2, [r3, #24]
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	7b5b      	ldrb	r3, [r3, #13]
 80066e4:	2001      	movs	r0, #1
 80066e6:	9000      	str	r0, [sp, #0]
 80066e8:	6878      	ldr	r0, [r7, #4]
 80066ea:	f000 fcd6 	bl	800709a <USBH_BulkSendData>
 80066ee:	e00b      	b.n	8006708 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 80066f8:	b29a      	uxth	r2, r3
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	7b5b      	ldrb	r3, [r3, #13]
 80066fe:	2001      	movs	r0, #1
 8006700:	9000      	str	r0, [sp, #0]
 8006702:	6878      	ldr	r0, [r7, #4]
 8006704:	f000 fcc9 	bl	800709a <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	2202      	movs	r2, #2
 800670c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8006710:	e03b      	b.n	800678a <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	7b5b      	ldrb	r3, [r3, #13]
 8006716:	4619      	mov	r1, r3
 8006718:	6878      	ldr	r0, [r7, #4]
 800671a:	f000 ffa1 	bl	8007660 <USBH_LL_GetURBState>
 800671e:	4603      	mov	r3, r0
 8006720:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8006722:	7afb      	ldrb	r3, [r7, #11]
 8006724:	2b01      	cmp	r3, #1
 8006726:	d128      	bne.n	800677a <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800672c:	68fa      	ldr	r2, [r7, #12]
 800672e:	8b12      	ldrh	r2, [r2, #24]
 8006730:	4293      	cmp	r3, r2
 8006732:	d90e      	bls.n	8006752 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006738:	68fa      	ldr	r2, [r7, #12]
 800673a:	8b12      	ldrh	r2, [r2, #24]
 800673c:	1a9a      	subs	r2, r3, r2
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	69db      	ldr	r3, [r3, #28]
 8006746:	68fa      	ldr	r2, [r7, #12]
 8006748:	8b12      	ldrh	r2, [r2, #24]
 800674a:	441a      	add	r2, r3
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	61da      	str	r2, [r3, #28]
 8006750:	e002      	b.n	8006758 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	2200      	movs	r2, #0
 8006756:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800675c:	2b00      	cmp	r3, #0
 800675e:	d004      	beq.n	800676a <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	2201      	movs	r2, #1
 8006764:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8006768:	e00e      	b.n	8006788 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	2200      	movs	r2, #0
 800676e:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 8006772:	6878      	ldr	r0, [r7, #4]
 8006774:	f000 f868 	bl	8006848 <USBH_CDC_TransmitCallback>
      break;
 8006778:	e006      	b.n	8006788 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 800677a:	7afb      	ldrb	r3, [r7, #11]
 800677c:	2b02      	cmp	r3, #2
 800677e:	d103      	bne.n	8006788 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	2201      	movs	r2, #1
 8006784:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8006788:	bf00      	nop
  }
}
 800678a:	bf00      	nop
 800678c:	3710      	adds	r7, #16
 800678e:	46bd      	mov	sp, r7
 8006790:	bd80      	pop	{r7, pc}

08006792 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8006792:	b580      	push	{r7, lr}
 8006794:	b086      	sub	sp, #24
 8006796:	af00      	add	r7, sp, #0
 8006798:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80067a0:	69db      	ldr	r3, [r3, #28]
 80067a2:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80067a4:	2300      	movs	r3, #0
 80067a6:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 80067a8:	697b      	ldr	r3, [r7, #20]
 80067aa:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 80067ae:	2b03      	cmp	r3, #3
 80067b0:	d002      	beq.n	80067b8 <CDC_ProcessReception+0x26>
 80067b2:	2b04      	cmp	r3, #4
 80067b4:	d00e      	beq.n	80067d4 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 80067b6:	e043      	b.n	8006840 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 80067b8:	697b      	ldr	r3, [r7, #20]
 80067ba:	6a19      	ldr	r1, [r3, #32]
 80067bc:	697b      	ldr	r3, [r7, #20]
 80067be:	8b5a      	ldrh	r2, [r3, #26]
 80067c0:	697b      	ldr	r3, [r7, #20]
 80067c2:	7b1b      	ldrb	r3, [r3, #12]
 80067c4:	6878      	ldr	r0, [r7, #4]
 80067c6:	f000 fc8d 	bl	80070e4 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 80067ca:	697b      	ldr	r3, [r7, #20]
 80067cc:	2204      	movs	r2, #4
 80067ce:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 80067d2:	e035      	b.n	8006840 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 80067d4:	697b      	ldr	r3, [r7, #20]
 80067d6:	7b1b      	ldrb	r3, [r3, #12]
 80067d8:	4619      	mov	r1, r3
 80067da:	6878      	ldr	r0, [r7, #4]
 80067dc:	f000 ff40 	bl	8007660 <USBH_LL_GetURBState>
 80067e0:	4603      	mov	r3, r0
 80067e2:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 80067e4:	7cfb      	ldrb	r3, [r7, #19]
 80067e6:	2b01      	cmp	r3, #1
 80067e8:	d129      	bne.n	800683e <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 80067ea:	697b      	ldr	r3, [r7, #20]
 80067ec:	7b1b      	ldrb	r3, [r3, #12]
 80067ee:	4619      	mov	r1, r3
 80067f0:	6878      	ldr	r0, [r7, #4]
 80067f2:	f000 fea3 	bl	800753c <USBH_LL_GetLastXferSize>
 80067f6:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 80067f8:	697b      	ldr	r3, [r7, #20]
 80067fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067fc:	68fa      	ldr	r2, [r7, #12]
 80067fe:	429a      	cmp	r2, r3
 8006800:	d016      	beq.n	8006830 <CDC_ProcessReception+0x9e>
 8006802:	697b      	ldr	r3, [r7, #20]
 8006804:	8b5b      	ldrh	r3, [r3, #26]
 8006806:	461a      	mov	r2, r3
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	4293      	cmp	r3, r2
 800680c:	d110      	bne.n	8006830 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 800680e:	697b      	ldr	r3, [r7, #20]
 8006810:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	1ad2      	subs	r2, r2, r3
 8006816:	697b      	ldr	r3, [r7, #20]
 8006818:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 800681a:	697b      	ldr	r3, [r7, #20]
 800681c:	6a1a      	ldr	r2, [r3, #32]
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	441a      	add	r2, r3
 8006822:	697b      	ldr	r3, [r7, #20]
 8006824:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8006826:	697b      	ldr	r3, [r7, #20]
 8006828:	2203      	movs	r2, #3
 800682a:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800682e:	e006      	b.n	800683e <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8006830:	697b      	ldr	r3, [r7, #20]
 8006832:	2200      	movs	r2, #0
 8006834:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8006838:	6878      	ldr	r0, [r7, #4]
 800683a:	f000 f80f 	bl	800685c <USBH_CDC_ReceiveCallback>
      break;
 800683e:	bf00      	nop
  }
}
 8006840:	bf00      	nop
 8006842:	3718      	adds	r7, #24
 8006844:	46bd      	mov	sp, r7
 8006846:	bd80      	pop	{r7, pc}

08006848 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8006848:	b480      	push	{r7}
 800684a:	b083      	sub	sp, #12
 800684c:	af00      	add	r7, sp, #0
 800684e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8006850:	bf00      	nop
 8006852:	370c      	adds	r7, #12
 8006854:	46bd      	mov	sp, r7
 8006856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685a:	4770      	bx	lr

0800685c <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800685c:	b480      	push	{r7}
 800685e:	b083      	sub	sp, #12
 8006860:	af00      	add	r7, sp, #0
 8006862:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8006864:	bf00      	nop
 8006866:	370c      	adds	r7, #12
 8006868:	46bd      	mov	sp, r7
 800686a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686e:	4770      	bx	lr

08006870 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8006870:	b480      	push	{r7}
 8006872:	b083      	sub	sp, #12
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8006878:	bf00      	nop
 800687a:	370c      	adds	r7, #12
 800687c:	46bd      	mov	sp, r7
 800687e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006882:	4770      	bx	lr

08006884 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8006884:	b580      	push	{r7, lr}
 8006886:	b084      	sub	sp, #16
 8006888:	af00      	add	r7, sp, #0
 800688a:	60f8      	str	r0, [r7, #12]
 800688c:	60b9      	str	r1, [r7, #8]
 800688e:	4613      	mov	r3, r2
 8006890:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	2b00      	cmp	r3, #0
 8006896:	d101      	bne.n	800689c <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8006898:	2302      	movs	r3, #2
 800689a:	e029      	b.n	80068f0 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	79fa      	ldrb	r2, [r7, #7]
 80068a0:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	2200      	movs	r2, #0
 80068a8:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	2200      	movs	r2, #0
 80068b0:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 80068b4:	68f8      	ldr	r0, [r7, #12]
 80068b6:	f000 f81f 	bl	80068f8 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	2200      	movs	r2, #0
 80068be:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	2200      	movs	r2, #0
 80068c6:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	2200      	movs	r2, #0
 80068ce:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	2200      	movs	r2, #0
 80068d6:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 80068da:	68bb      	ldr	r3, [r7, #8]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d003      	beq.n	80068e8 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	68ba      	ldr	r2, [r7, #8]
 80068e4:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 80068e8:	68f8      	ldr	r0, [r7, #12]
 80068ea:	f000 fdb5 	bl	8007458 <USBH_LL_Init>

  return USBH_OK;
 80068ee:	2300      	movs	r3, #0
}
 80068f0:	4618      	mov	r0, r3
 80068f2:	3710      	adds	r7, #16
 80068f4:	46bd      	mov	sp, r7
 80068f6:	bd80      	pop	{r7, pc}

080068f8 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 80068f8:	b580      	push	{r7, lr}
 80068fa:	b084      	sub	sp, #16
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8006900:	2300      	movs	r3, #0
 8006902:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8006904:	2300      	movs	r3, #0
 8006906:	60fb      	str	r3, [r7, #12]
 8006908:	e009      	b.n	800691e <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 800690a:	687a      	ldr	r2, [r7, #4]
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	33e0      	adds	r3, #224	@ 0xe0
 8006910:	009b      	lsls	r3, r3, #2
 8006912:	4413      	add	r3, r2
 8006914:	2200      	movs	r2, #0
 8006916:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	3301      	adds	r3, #1
 800691c:	60fb      	str	r3, [r7, #12]
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	2b0f      	cmp	r3, #15
 8006922:	d9f2      	bls.n	800690a <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8006924:	2300      	movs	r3, #0
 8006926:	60fb      	str	r3, [r7, #12]
 8006928:	e009      	b.n	800693e <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 800692a:	687a      	ldr	r2, [r7, #4]
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	4413      	add	r3, r2
 8006930:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8006934:	2200      	movs	r2, #0
 8006936:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	3301      	adds	r3, #1
 800693c:	60fb      	str	r3, [r7, #12]
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006944:	d3f1      	bcc.n	800692a <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	2200      	movs	r2, #0
 800694a:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2200      	movs	r2, #0
 8006950:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	2201      	movs	r2, #1
 8006956:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2200      	movs	r2, #0
 800695c:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2201      	movs	r2, #1
 8006964:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	2240      	movs	r2, #64	@ 0x40
 800696a:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	2200      	movs	r2, #0
 8006970:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	2200      	movs	r2, #0
 8006976:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	2201      	movs	r2, #1
 800697e:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	2200      	movs	r2, #0
 8006986:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	2200      	movs	r2, #0
 800698e:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	331c      	adds	r3, #28
 8006996:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800699a:	2100      	movs	r1, #0
 800699c:	4618      	mov	r0, r3
 800699e:	f000 ffc3 	bl	8007928 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80069a8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80069ac:	2100      	movs	r1, #0
 80069ae:	4618      	mov	r0, r3
 80069b0:	f000 ffba 	bl	8007928 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	f203 3326 	addw	r3, r3, #806	@ 0x326
 80069ba:	2212      	movs	r2, #18
 80069bc:	2100      	movs	r1, #0
 80069be:	4618      	mov	r0, r3
 80069c0:	f000 ffb2 	bl	8007928 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80069ca:	223e      	movs	r2, #62	@ 0x3e
 80069cc:	2100      	movs	r1, #0
 80069ce:	4618      	mov	r0, r3
 80069d0:	f000 ffaa 	bl	8007928 <memset>

  return USBH_OK;
 80069d4:	2300      	movs	r3, #0
}
 80069d6:	4618      	mov	r0, r3
 80069d8:	3710      	adds	r7, #16
 80069da:	46bd      	mov	sp, r7
 80069dc:	bd80      	pop	{r7, pc}

080069de <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 80069de:	b480      	push	{r7}
 80069e0:	b085      	sub	sp, #20
 80069e2:	af00      	add	r7, sp, #0
 80069e4:	6078      	str	r0, [r7, #4]
 80069e6:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 80069e8:	2300      	movs	r3, #0
 80069ea:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 80069ec:	683b      	ldr	r3, [r7, #0]
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d016      	beq.n	8006a20 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d10e      	bne.n	8006a1a <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8006a02:	1c59      	adds	r1, r3, #1
 8006a04:	687a      	ldr	r2, [r7, #4]
 8006a06:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8006a0a:	687a      	ldr	r2, [r7, #4]
 8006a0c:	33de      	adds	r3, #222	@ 0xde
 8006a0e:	6839      	ldr	r1, [r7, #0]
 8006a10:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8006a14:	2300      	movs	r3, #0
 8006a16:	73fb      	strb	r3, [r7, #15]
 8006a18:	e004      	b.n	8006a24 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8006a1a:	2302      	movs	r3, #2
 8006a1c:	73fb      	strb	r3, [r7, #15]
 8006a1e:	e001      	b.n	8006a24 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8006a20:	2302      	movs	r3, #2
 8006a22:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8006a24:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a26:	4618      	mov	r0, r3
 8006a28:	3714      	adds	r7, #20
 8006a2a:	46bd      	mov	sp, r7
 8006a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a30:	4770      	bx	lr

08006a32 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8006a32:	b480      	push	{r7}
 8006a34:	b085      	sub	sp, #20
 8006a36:	af00      	add	r7, sp, #0
 8006a38:	6078      	str	r0, [r7, #4]
 8006a3a:	460b      	mov	r3, r1
 8006a3c:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8006a3e:	2300      	movs	r3, #0
 8006a40:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8006a48:	78fa      	ldrb	r2, [r7, #3]
 8006a4a:	429a      	cmp	r2, r3
 8006a4c:	d204      	bcs.n	8006a58 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	78fa      	ldrb	r2, [r7, #3]
 8006a52:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8006a56:	e001      	b.n	8006a5c <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8006a58:	2302      	movs	r3, #2
 8006a5a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8006a5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a5e:	4618      	mov	r0, r3
 8006a60:	3714      	adds	r7, #20
 8006a62:	46bd      	mov	sp, r7
 8006a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a68:	4770      	bx	lr

08006a6a <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8006a6a:	b480      	push	{r7}
 8006a6c:	b087      	sub	sp, #28
 8006a6e:	af00      	add	r7, sp, #0
 8006a70:	6078      	str	r0, [r7, #4]
 8006a72:	4608      	mov	r0, r1
 8006a74:	4611      	mov	r1, r2
 8006a76:	461a      	mov	r2, r3
 8006a78:	4603      	mov	r3, r0
 8006a7a:	70fb      	strb	r3, [r7, #3]
 8006a7c:	460b      	mov	r3, r1
 8006a7e:	70bb      	strb	r3, [r7, #2]
 8006a80:	4613      	mov	r3, r2
 8006a82:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8006a84:	2300      	movs	r3, #0
 8006a86:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8006a88:	2300      	movs	r3, #0
 8006a8a:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8006a92:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8006a94:	e025      	b.n	8006ae2 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8006a96:	7dfb      	ldrb	r3, [r7, #23]
 8006a98:	221a      	movs	r2, #26
 8006a9a:	fb02 f303 	mul.w	r3, r2, r3
 8006a9e:	3308      	adds	r3, #8
 8006aa0:	68fa      	ldr	r2, [r7, #12]
 8006aa2:	4413      	add	r3, r2
 8006aa4:	3302      	adds	r3, #2
 8006aa6:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8006aa8:	693b      	ldr	r3, [r7, #16]
 8006aaa:	795b      	ldrb	r3, [r3, #5]
 8006aac:	78fa      	ldrb	r2, [r7, #3]
 8006aae:	429a      	cmp	r2, r3
 8006ab0:	d002      	beq.n	8006ab8 <USBH_FindInterface+0x4e>
 8006ab2:	78fb      	ldrb	r3, [r7, #3]
 8006ab4:	2bff      	cmp	r3, #255	@ 0xff
 8006ab6:	d111      	bne.n	8006adc <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8006ab8:	693b      	ldr	r3, [r7, #16]
 8006aba:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8006abc:	78ba      	ldrb	r2, [r7, #2]
 8006abe:	429a      	cmp	r2, r3
 8006ac0:	d002      	beq.n	8006ac8 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8006ac2:	78bb      	ldrb	r3, [r7, #2]
 8006ac4:	2bff      	cmp	r3, #255	@ 0xff
 8006ac6:	d109      	bne.n	8006adc <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8006ac8:	693b      	ldr	r3, [r7, #16]
 8006aca:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8006acc:	787a      	ldrb	r2, [r7, #1]
 8006ace:	429a      	cmp	r2, r3
 8006ad0:	d002      	beq.n	8006ad8 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8006ad2:	787b      	ldrb	r3, [r7, #1]
 8006ad4:	2bff      	cmp	r3, #255	@ 0xff
 8006ad6:	d101      	bne.n	8006adc <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8006ad8:	7dfb      	ldrb	r3, [r7, #23]
 8006ada:	e006      	b.n	8006aea <USBH_FindInterface+0x80>
    }
    if_ix++;
 8006adc:	7dfb      	ldrb	r3, [r7, #23]
 8006ade:	3301      	adds	r3, #1
 8006ae0:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8006ae2:	7dfb      	ldrb	r3, [r7, #23]
 8006ae4:	2b01      	cmp	r3, #1
 8006ae6:	d9d6      	bls.n	8006a96 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8006ae8:	23ff      	movs	r3, #255	@ 0xff
}
 8006aea:	4618      	mov	r0, r3
 8006aec:	371c      	adds	r7, #28
 8006aee:	46bd      	mov	sp, r7
 8006af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af4:	4770      	bx	lr

08006af6 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8006af6:	b580      	push	{r7, lr}
 8006af8:	b082      	sub	sp, #8
 8006afa:	af00      	add	r7, sp, #0
 8006afc:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8006afe:	6878      	ldr	r0, [r7, #4]
 8006b00:	f000 fce6 	bl	80074d0 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8006b04:	2101      	movs	r1, #1
 8006b06:	6878      	ldr	r0, [r7, #4]
 8006b08:	f000 fdbd 	bl	8007686 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8006b0c:	2300      	movs	r3, #0
}
 8006b0e:	4618      	mov	r0, r3
 8006b10:	3708      	adds	r7, #8
 8006b12:	46bd      	mov	sp, r7
 8006b14:	bd80      	pop	{r7, pc}

08006b16 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8006b16:	b480      	push	{r7}
 8006b18:	b083      	sub	sp, #12
 8006b1a:	af00      	add	r7, sp, #0
 8006b1c:	6078      	str	r0, [r7, #4]
 8006b1e:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	683a      	ldr	r2, [r7, #0]
 8006b24:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 8006b28:	bf00      	nop
 8006b2a:	370c      	adds	r7, #12
 8006b2c:	46bd      	mov	sp, r7
 8006b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b32:	4770      	bx	lr

08006b34 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8006b34:	b580      	push	{r7, lr}
 8006b36:	b082      	sub	sp, #8
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8006b42:	1c5a      	adds	r2, r3, #1
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8006b4a:	6878      	ldr	r0, [r7, #4]
 8006b4c:	f000 f804 	bl	8006b58 <USBH_HandleSof>
}
 8006b50:	bf00      	nop
 8006b52:	3708      	adds	r7, #8
 8006b54:	46bd      	mov	sp, r7
 8006b56:	bd80      	pop	{r7, pc}

08006b58 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	b082      	sub	sp, #8
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	781b      	ldrb	r3, [r3, #0]
 8006b64:	b2db      	uxtb	r3, r3
 8006b66:	2b0b      	cmp	r3, #11
 8006b68:	d10a      	bne.n	8006b80 <USBH_HandleSof+0x28>
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d005      	beq.n	8006b80 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006b7a:	699b      	ldr	r3, [r3, #24]
 8006b7c:	6878      	ldr	r0, [r7, #4]
 8006b7e:	4798      	blx	r3
  }
}
 8006b80:	bf00      	nop
 8006b82:	3708      	adds	r7, #8
 8006b84:	46bd      	mov	sp, r7
 8006b86:	bd80      	pop	{r7, pc}

08006b88 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8006b88:	b480      	push	{r7}
 8006b8a:	b083      	sub	sp, #12
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2201      	movs	r2, #1
 8006b94:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 8006b98:	bf00      	nop
}
 8006b9a:	370c      	adds	r7, #12
 8006b9c:	46bd      	mov	sp, r7
 8006b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba2:	4770      	bx	lr

08006ba4 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8006ba4:	b480      	push	{r7}
 8006ba6:	b083      	sub	sp, #12
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	2200      	movs	r2, #0
 8006bb0:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  return;
 8006bb4:	bf00      	nop
}
 8006bb6:	370c      	adds	r7, #12
 8006bb8:	46bd      	mov	sp, r7
 8006bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bbe:	4770      	bx	lr

08006bc0 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8006bc0:	b480      	push	{r7}
 8006bc2:	b083      	sub	sp, #12
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	2201      	movs	r2, #1
 8006bcc:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	2200      	movs	r2, #0
 8006bdc:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8006be0:	2300      	movs	r3, #0
}
 8006be2:	4618      	mov	r0, r3
 8006be4:	370c      	adds	r7, #12
 8006be6:	46bd      	mov	sp, r7
 8006be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bec:	4770      	bx	lr

08006bee <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8006bee:	b580      	push	{r7, lr}
 8006bf0:	b082      	sub	sp, #8
 8006bf2:	af00      	add	r7, sp, #0
 8006bf4:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	2201      	movs	r2, #1
 8006bfa:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	2200      	movs	r2, #0
 8006c02:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	2200      	movs	r2, #0
 8006c0a:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8006c0e:	6878      	ldr	r0, [r7, #4]
 8006c10:	f000 fc79 	bl	8007506 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	791b      	ldrb	r3, [r3, #4]
 8006c18:	4619      	mov	r1, r3
 8006c1a:	6878      	ldr	r0, [r7, #4]
 8006c1c:	f000 fad0 	bl	80071c0 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	795b      	ldrb	r3, [r3, #5]
 8006c24:	4619      	mov	r1, r3
 8006c26:	6878      	ldr	r0, [r7, #4]
 8006c28:	f000 faca 	bl	80071c0 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8006c2c:	2300      	movs	r3, #0
}
 8006c2e:	4618      	mov	r0, r3
 8006c30:	3708      	adds	r7, #8
 8006c32:	46bd      	mov	sp, r7
 8006c34:	bd80      	pop	{r7, pc}

08006c36 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8006c36:	b580      	push	{r7, lr}
 8006c38:	b082      	sub	sp, #8
 8006c3a:	af00      	add	r7, sp, #0
 8006c3c:	6078      	str	r0, [r7, #4]
 8006c3e:	460b      	mov	r3, r1
 8006c40:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	789b      	ldrb	r3, [r3, #2]
 8006c46:	2b01      	cmp	r3, #1
 8006c48:	d10f      	bne.n	8006c6a <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	2202      	movs	r2, #2
 8006c4e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2201      	movs	r2, #1
 8006c54:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	2200      	movs	r2, #0
 8006c5a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8006c5c:	78fb      	ldrb	r3, [r7, #3]
 8006c5e:	b29a      	uxth	r2, r3
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	2200      	movs	r2, #0
 8006c68:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8006c6a:	2200      	movs	r2, #0
 8006c6c:	2100      	movs	r1, #0
 8006c6e:	6878      	ldr	r0, [r7, #4]
 8006c70:	f000 f805 	bl	8006c7e <USBH_CtlReq>
 8006c74:	4603      	mov	r3, r0
}
 8006c76:	4618      	mov	r0, r3
 8006c78:	3708      	adds	r7, #8
 8006c7a:	46bd      	mov	sp, r7
 8006c7c:	bd80      	pop	{r7, pc}

08006c7e <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8006c7e:	b580      	push	{r7, lr}
 8006c80:	b086      	sub	sp, #24
 8006c82:	af00      	add	r7, sp, #0
 8006c84:	60f8      	str	r0, [r7, #12]
 8006c86:	60b9      	str	r1, [r7, #8]
 8006c88:	4613      	mov	r3, r2
 8006c8a:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8006c8c:	2301      	movs	r3, #1
 8006c8e:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	789b      	ldrb	r3, [r3, #2]
 8006c94:	2b01      	cmp	r3, #1
 8006c96:	d002      	beq.n	8006c9e <USBH_CtlReq+0x20>
 8006c98:	2b02      	cmp	r3, #2
 8006c9a:	d00f      	beq.n	8006cbc <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 8006c9c:	e027      	b.n	8006cee <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	68ba      	ldr	r2, [r7, #8]
 8006ca2:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	88fa      	ldrh	r2, [r7, #6]
 8006ca8:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	2201      	movs	r2, #1
 8006cae:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	2202      	movs	r2, #2
 8006cb4:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8006cb6:	2301      	movs	r3, #1
 8006cb8:	75fb      	strb	r3, [r7, #23]
      break;
 8006cba:	e018      	b.n	8006cee <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8006cbc:	68f8      	ldr	r0, [r7, #12]
 8006cbe:	f000 f81b 	bl	8006cf8 <USBH_HandleControl>
 8006cc2:	4603      	mov	r3, r0
 8006cc4:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8006cc6:	7dfb      	ldrb	r3, [r7, #23]
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d002      	beq.n	8006cd2 <USBH_CtlReq+0x54>
 8006ccc:	7dfb      	ldrb	r3, [r7, #23]
 8006cce:	2b03      	cmp	r3, #3
 8006cd0:	d106      	bne.n	8006ce0 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	2201      	movs	r2, #1
 8006cd6:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	2200      	movs	r2, #0
 8006cdc:	761a      	strb	r2, [r3, #24]
      break;
 8006cde:	e005      	b.n	8006cec <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8006ce0:	7dfb      	ldrb	r3, [r7, #23]
 8006ce2:	2b02      	cmp	r3, #2
 8006ce4:	d102      	bne.n	8006cec <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	2201      	movs	r2, #1
 8006cea:	709a      	strb	r2, [r3, #2]
      break;
 8006cec:	bf00      	nop
  }
  return status;
 8006cee:	7dfb      	ldrb	r3, [r7, #23]
}
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	3718      	adds	r7, #24
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	bd80      	pop	{r7, pc}

08006cf8 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8006cf8:	b580      	push	{r7, lr}
 8006cfa:	b086      	sub	sp, #24
 8006cfc:	af02      	add	r7, sp, #8
 8006cfe:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8006d00:	2301      	movs	r3, #1
 8006d02:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006d04:	2300      	movs	r3, #0
 8006d06:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	7e1b      	ldrb	r3, [r3, #24]
 8006d0c:	3b01      	subs	r3, #1
 8006d0e:	2b0a      	cmp	r3, #10
 8006d10:	f200 8156 	bhi.w	8006fc0 <USBH_HandleControl+0x2c8>
 8006d14:	a201      	add	r2, pc, #4	@ (adr r2, 8006d1c <USBH_HandleControl+0x24>)
 8006d16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d1a:	bf00      	nop
 8006d1c:	08006d49 	.word	0x08006d49
 8006d20:	08006d63 	.word	0x08006d63
 8006d24:	08006dcd 	.word	0x08006dcd
 8006d28:	08006df3 	.word	0x08006df3
 8006d2c:	08006e2b 	.word	0x08006e2b
 8006d30:	08006e55 	.word	0x08006e55
 8006d34:	08006ea7 	.word	0x08006ea7
 8006d38:	08006ec9 	.word	0x08006ec9
 8006d3c:	08006f05 	.word	0x08006f05
 8006d40:	08006f2b 	.word	0x08006f2b
 8006d44:	08006f69 	.word	0x08006f69
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	f103 0110 	add.w	r1, r3, #16
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	795b      	ldrb	r3, [r3, #5]
 8006d52:	461a      	mov	r2, r3
 8006d54:	6878      	ldr	r0, [r7, #4]
 8006d56:	f000 f943 	bl	8006fe0 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	2202      	movs	r2, #2
 8006d5e:	761a      	strb	r2, [r3, #24]
      break;
 8006d60:	e139      	b.n	8006fd6 <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	795b      	ldrb	r3, [r3, #5]
 8006d66:	4619      	mov	r1, r3
 8006d68:	6878      	ldr	r0, [r7, #4]
 8006d6a:	f000 fc79 	bl	8007660 <USBH_LL_GetURBState>
 8006d6e:	4603      	mov	r3, r0
 8006d70:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8006d72:	7bbb      	ldrb	r3, [r7, #14]
 8006d74:	2b01      	cmp	r3, #1
 8006d76:	d11e      	bne.n	8006db6 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	7c1b      	ldrb	r3, [r3, #16]
 8006d7c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8006d80:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	8adb      	ldrh	r3, [r3, #22]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d00a      	beq.n	8006da0 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8006d8a:	7b7b      	ldrb	r3, [r7, #13]
 8006d8c:	2b80      	cmp	r3, #128	@ 0x80
 8006d8e:	d103      	bne.n	8006d98 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2203      	movs	r2, #3
 8006d94:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8006d96:	e115      	b.n	8006fc4 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2205      	movs	r2, #5
 8006d9c:	761a      	strb	r2, [r3, #24]
      break;
 8006d9e:	e111      	b.n	8006fc4 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 8006da0:	7b7b      	ldrb	r3, [r7, #13]
 8006da2:	2b80      	cmp	r3, #128	@ 0x80
 8006da4:	d103      	bne.n	8006dae <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	2209      	movs	r2, #9
 8006daa:	761a      	strb	r2, [r3, #24]
      break;
 8006dac:	e10a      	b.n	8006fc4 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	2207      	movs	r2, #7
 8006db2:	761a      	strb	r2, [r3, #24]
      break;
 8006db4:	e106      	b.n	8006fc4 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8006db6:	7bbb      	ldrb	r3, [r7, #14]
 8006db8:	2b04      	cmp	r3, #4
 8006dba:	d003      	beq.n	8006dc4 <USBH_HandleControl+0xcc>
 8006dbc:	7bbb      	ldrb	r3, [r7, #14]
 8006dbe:	2b02      	cmp	r3, #2
 8006dc0:	f040 8100 	bne.w	8006fc4 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	220b      	movs	r2, #11
 8006dc8:	761a      	strb	r2, [r3, #24]
      break;
 8006dca:	e0fb      	b.n	8006fc4 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8006dd2:	b29a      	uxth	r2, r3
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	6899      	ldr	r1, [r3, #8]
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	899a      	ldrh	r2, [r3, #12]
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	791b      	ldrb	r3, [r3, #4]
 8006de4:	6878      	ldr	r0, [r7, #4]
 8006de6:	f000 f93a 	bl	800705e <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	2204      	movs	r2, #4
 8006dee:	761a      	strb	r2, [r3, #24]
      break;
 8006df0:	e0f1      	b.n	8006fd6 <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	791b      	ldrb	r3, [r3, #4]
 8006df6:	4619      	mov	r1, r3
 8006df8:	6878      	ldr	r0, [r7, #4]
 8006dfa:	f000 fc31 	bl	8007660 <USBH_LL_GetURBState>
 8006dfe:	4603      	mov	r3, r0
 8006e00:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8006e02:	7bbb      	ldrb	r3, [r7, #14]
 8006e04:	2b01      	cmp	r3, #1
 8006e06:	d102      	bne.n	8006e0e <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	2209      	movs	r2, #9
 8006e0c:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8006e0e:	7bbb      	ldrb	r3, [r7, #14]
 8006e10:	2b05      	cmp	r3, #5
 8006e12:	d102      	bne.n	8006e1a <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 8006e14:	2303      	movs	r3, #3
 8006e16:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8006e18:	e0d6      	b.n	8006fc8 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 8006e1a:	7bbb      	ldrb	r3, [r7, #14]
 8006e1c:	2b04      	cmp	r3, #4
 8006e1e:	f040 80d3 	bne.w	8006fc8 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	220b      	movs	r2, #11
 8006e26:	761a      	strb	r2, [r3, #24]
      break;
 8006e28:	e0ce      	b.n	8006fc8 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	6899      	ldr	r1, [r3, #8]
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	899a      	ldrh	r2, [r3, #12]
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	795b      	ldrb	r3, [r3, #5]
 8006e36:	2001      	movs	r0, #1
 8006e38:	9000      	str	r0, [sp, #0]
 8006e3a:	6878      	ldr	r0, [r7, #4]
 8006e3c:	f000 f8ea 	bl	8007014 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8006e46:	b29a      	uxth	r2, r3
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2206      	movs	r2, #6
 8006e50:	761a      	strb	r2, [r3, #24]
      break;
 8006e52:	e0c0      	b.n	8006fd6 <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	795b      	ldrb	r3, [r3, #5]
 8006e58:	4619      	mov	r1, r3
 8006e5a:	6878      	ldr	r0, [r7, #4]
 8006e5c:	f000 fc00 	bl	8007660 <USBH_LL_GetURBState>
 8006e60:	4603      	mov	r3, r0
 8006e62:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8006e64:	7bbb      	ldrb	r3, [r7, #14]
 8006e66:	2b01      	cmp	r3, #1
 8006e68:	d103      	bne.n	8006e72 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	2207      	movs	r2, #7
 8006e6e:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8006e70:	e0ac      	b.n	8006fcc <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 8006e72:	7bbb      	ldrb	r3, [r7, #14]
 8006e74:	2b05      	cmp	r3, #5
 8006e76:	d105      	bne.n	8006e84 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	220c      	movs	r2, #12
 8006e7c:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8006e7e:	2303      	movs	r3, #3
 8006e80:	73fb      	strb	r3, [r7, #15]
      break;
 8006e82:	e0a3      	b.n	8006fcc <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 8006e84:	7bbb      	ldrb	r3, [r7, #14]
 8006e86:	2b02      	cmp	r3, #2
 8006e88:	d103      	bne.n	8006e92 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	2205      	movs	r2, #5
 8006e8e:	761a      	strb	r2, [r3, #24]
      break;
 8006e90:	e09c      	b.n	8006fcc <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 8006e92:	7bbb      	ldrb	r3, [r7, #14]
 8006e94:	2b04      	cmp	r3, #4
 8006e96:	f040 8099 	bne.w	8006fcc <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	220b      	movs	r2, #11
 8006e9e:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8006ea0:	2302      	movs	r3, #2
 8006ea2:	73fb      	strb	r3, [r7, #15]
      break;
 8006ea4:	e092      	b.n	8006fcc <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	791b      	ldrb	r3, [r3, #4]
 8006eaa:	2200      	movs	r2, #0
 8006eac:	2100      	movs	r1, #0
 8006eae:	6878      	ldr	r0, [r7, #4]
 8006eb0:	f000 f8d5 	bl	800705e <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8006eba:	b29a      	uxth	r2, r3
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2208      	movs	r2, #8
 8006ec4:	761a      	strb	r2, [r3, #24]

      break;
 8006ec6:	e086      	b.n	8006fd6 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	791b      	ldrb	r3, [r3, #4]
 8006ecc:	4619      	mov	r1, r3
 8006ece:	6878      	ldr	r0, [r7, #4]
 8006ed0:	f000 fbc6 	bl	8007660 <USBH_LL_GetURBState>
 8006ed4:	4603      	mov	r3, r0
 8006ed6:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8006ed8:	7bbb      	ldrb	r3, [r7, #14]
 8006eda:	2b01      	cmp	r3, #1
 8006edc:	d105      	bne.n	8006eea <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	220d      	movs	r2, #13
 8006ee2:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8006ee4:	2300      	movs	r3, #0
 8006ee6:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8006ee8:	e072      	b.n	8006fd0 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 8006eea:	7bbb      	ldrb	r3, [r7, #14]
 8006eec:	2b04      	cmp	r3, #4
 8006eee:	d103      	bne.n	8006ef8 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	220b      	movs	r2, #11
 8006ef4:	761a      	strb	r2, [r3, #24]
      break;
 8006ef6:	e06b      	b.n	8006fd0 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 8006ef8:	7bbb      	ldrb	r3, [r7, #14]
 8006efa:	2b05      	cmp	r3, #5
 8006efc:	d168      	bne.n	8006fd0 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 8006efe:	2303      	movs	r3, #3
 8006f00:	73fb      	strb	r3, [r7, #15]
      break;
 8006f02:	e065      	b.n	8006fd0 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	795b      	ldrb	r3, [r3, #5]
 8006f08:	2201      	movs	r2, #1
 8006f0a:	9200      	str	r2, [sp, #0]
 8006f0c:	2200      	movs	r2, #0
 8006f0e:	2100      	movs	r1, #0
 8006f10:	6878      	ldr	r0, [r7, #4]
 8006f12:	f000 f87f 	bl	8007014 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8006f1c:	b29a      	uxth	r2, r3
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	220a      	movs	r2, #10
 8006f26:	761a      	strb	r2, [r3, #24]
      break;
 8006f28:	e055      	b.n	8006fd6 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	795b      	ldrb	r3, [r3, #5]
 8006f2e:	4619      	mov	r1, r3
 8006f30:	6878      	ldr	r0, [r7, #4]
 8006f32:	f000 fb95 	bl	8007660 <USBH_LL_GetURBState>
 8006f36:	4603      	mov	r3, r0
 8006f38:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8006f3a:	7bbb      	ldrb	r3, [r7, #14]
 8006f3c:	2b01      	cmp	r3, #1
 8006f3e:	d105      	bne.n	8006f4c <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 8006f40:	2300      	movs	r3, #0
 8006f42:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	220d      	movs	r2, #13
 8006f48:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8006f4a:	e043      	b.n	8006fd4 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 8006f4c:	7bbb      	ldrb	r3, [r7, #14]
 8006f4e:	2b02      	cmp	r3, #2
 8006f50:	d103      	bne.n	8006f5a <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	2209      	movs	r2, #9
 8006f56:	761a      	strb	r2, [r3, #24]
      break;
 8006f58:	e03c      	b.n	8006fd4 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 8006f5a:	7bbb      	ldrb	r3, [r7, #14]
 8006f5c:	2b04      	cmp	r3, #4
 8006f5e:	d139      	bne.n	8006fd4 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	220b      	movs	r2, #11
 8006f64:	761a      	strb	r2, [r3, #24]
      break;
 8006f66:	e035      	b.n	8006fd4 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	7e5b      	ldrb	r3, [r3, #25]
 8006f6c:	3301      	adds	r3, #1
 8006f6e:	b2da      	uxtb	r2, r3
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	765a      	strb	r2, [r3, #25]
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	7e5b      	ldrb	r3, [r3, #25]
 8006f78:	2b02      	cmp	r3, #2
 8006f7a:	d806      	bhi.n	8006f8a <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	2201      	movs	r2, #1
 8006f80:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	2201      	movs	r2, #1
 8006f86:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8006f88:	e025      	b.n	8006fd6 <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8006f90:	2106      	movs	r1, #6
 8006f92:	6878      	ldr	r0, [r7, #4]
 8006f94:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	2200      	movs	r2, #0
 8006f9a:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	795b      	ldrb	r3, [r3, #5]
 8006fa0:	4619      	mov	r1, r3
 8006fa2:	6878      	ldr	r0, [r7, #4]
 8006fa4:	f000 f90c 	bl	80071c0 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	791b      	ldrb	r3, [r3, #4]
 8006fac:	4619      	mov	r1, r3
 8006fae:	6878      	ldr	r0, [r7, #4]
 8006fb0:	f000 f906 	bl	80071c0 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8006fba:	2302      	movs	r3, #2
 8006fbc:	73fb      	strb	r3, [r7, #15]
      break;
 8006fbe:	e00a      	b.n	8006fd6 <USBH_HandleControl+0x2de>

    default:
      break;
 8006fc0:	bf00      	nop
 8006fc2:	e008      	b.n	8006fd6 <USBH_HandleControl+0x2de>
      break;
 8006fc4:	bf00      	nop
 8006fc6:	e006      	b.n	8006fd6 <USBH_HandleControl+0x2de>
      break;
 8006fc8:	bf00      	nop
 8006fca:	e004      	b.n	8006fd6 <USBH_HandleControl+0x2de>
      break;
 8006fcc:	bf00      	nop
 8006fce:	e002      	b.n	8006fd6 <USBH_HandleControl+0x2de>
      break;
 8006fd0:	bf00      	nop
 8006fd2:	e000      	b.n	8006fd6 <USBH_HandleControl+0x2de>
      break;
 8006fd4:	bf00      	nop
  }

  return status;
 8006fd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fd8:	4618      	mov	r0, r3
 8006fda:	3710      	adds	r7, #16
 8006fdc:	46bd      	mov	sp, r7
 8006fde:	bd80      	pop	{r7, pc}

08006fe0 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8006fe0:	b580      	push	{r7, lr}
 8006fe2:	b088      	sub	sp, #32
 8006fe4:	af04      	add	r7, sp, #16
 8006fe6:	60f8      	str	r0, [r7, #12]
 8006fe8:	60b9      	str	r1, [r7, #8]
 8006fea:	4613      	mov	r3, r2
 8006fec:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8006fee:	79f9      	ldrb	r1, [r7, #7]
 8006ff0:	2300      	movs	r3, #0
 8006ff2:	9303      	str	r3, [sp, #12]
 8006ff4:	2308      	movs	r3, #8
 8006ff6:	9302      	str	r3, [sp, #8]
 8006ff8:	68bb      	ldr	r3, [r7, #8]
 8006ffa:	9301      	str	r3, [sp, #4]
 8006ffc:	2300      	movs	r3, #0
 8006ffe:	9300      	str	r3, [sp, #0]
 8007000:	2300      	movs	r3, #0
 8007002:	2200      	movs	r2, #0
 8007004:	68f8      	ldr	r0, [r7, #12]
 8007006:	f000 fafa 	bl	80075fe <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800700a:	2300      	movs	r3, #0
}
 800700c:	4618      	mov	r0, r3
 800700e:	3710      	adds	r7, #16
 8007010:	46bd      	mov	sp, r7
 8007012:	bd80      	pop	{r7, pc}

08007014 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8007014:	b580      	push	{r7, lr}
 8007016:	b088      	sub	sp, #32
 8007018:	af04      	add	r7, sp, #16
 800701a:	60f8      	str	r0, [r7, #12]
 800701c:	60b9      	str	r1, [r7, #8]
 800701e:	4611      	mov	r1, r2
 8007020:	461a      	mov	r2, r3
 8007022:	460b      	mov	r3, r1
 8007024:	80fb      	strh	r3, [r7, #6]
 8007026:	4613      	mov	r3, r2
 8007028:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007030:	2b00      	cmp	r3, #0
 8007032:	d001      	beq.n	8007038 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8007034:	2300      	movs	r3, #0
 8007036:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007038:	7979      	ldrb	r1, [r7, #5]
 800703a:	7e3b      	ldrb	r3, [r7, #24]
 800703c:	9303      	str	r3, [sp, #12]
 800703e:	88fb      	ldrh	r3, [r7, #6]
 8007040:	9302      	str	r3, [sp, #8]
 8007042:	68bb      	ldr	r3, [r7, #8]
 8007044:	9301      	str	r3, [sp, #4]
 8007046:	2301      	movs	r3, #1
 8007048:	9300      	str	r3, [sp, #0]
 800704a:	2300      	movs	r3, #0
 800704c:	2200      	movs	r2, #0
 800704e:	68f8      	ldr	r0, [r7, #12]
 8007050:	f000 fad5 	bl	80075fe <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8007054:	2300      	movs	r3, #0
}
 8007056:	4618      	mov	r0, r3
 8007058:	3710      	adds	r7, #16
 800705a:	46bd      	mov	sp, r7
 800705c:	bd80      	pop	{r7, pc}

0800705e <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800705e:	b580      	push	{r7, lr}
 8007060:	b088      	sub	sp, #32
 8007062:	af04      	add	r7, sp, #16
 8007064:	60f8      	str	r0, [r7, #12]
 8007066:	60b9      	str	r1, [r7, #8]
 8007068:	4611      	mov	r1, r2
 800706a:	461a      	mov	r2, r3
 800706c:	460b      	mov	r3, r1
 800706e:	80fb      	strh	r3, [r7, #6]
 8007070:	4613      	mov	r3, r2
 8007072:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007074:	7979      	ldrb	r1, [r7, #5]
 8007076:	2300      	movs	r3, #0
 8007078:	9303      	str	r3, [sp, #12]
 800707a:	88fb      	ldrh	r3, [r7, #6]
 800707c:	9302      	str	r3, [sp, #8]
 800707e:	68bb      	ldr	r3, [r7, #8]
 8007080:	9301      	str	r3, [sp, #4]
 8007082:	2301      	movs	r3, #1
 8007084:	9300      	str	r3, [sp, #0]
 8007086:	2300      	movs	r3, #0
 8007088:	2201      	movs	r2, #1
 800708a:	68f8      	ldr	r0, [r7, #12]
 800708c:	f000 fab7 	bl	80075fe <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8007090:	2300      	movs	r3, #0

}
 8007092:	4618      	mov	r0, r3
 8007094:	3710      	adds	r7, #16
 8007096:	46bd      	mov	sp, r7
 8007098:	bd80      	pop	{r7, pc}

0800709a <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800709a:	b580      	push	{r7, lr}
 800709c:	b088      	sub	sp, #32
 800709e:	af04      	add	r7, sp, #16
 80070a0:	60f8      	str	r0, [r7, #12]
 80070a2:	60b9      	str	r1, [r7, #8]
 80070a4:	4611      	mov	r1, r2
 80070a6:	461a      	mov	r2, r3
 80070a8:	460b      	mov	r3, r1
 80070aa:	80fb      	strh	r3, [r7, #6]
 80070ac:	4613      	mov	r3, r2
 80070ae:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d001      	beq.n	80070be <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 80070ba:	2300      	movs	r3, #0
 80070bc:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80070be:	7979      	ldrb	r1, [r7, #5]
 80070c0:	7e3b      	ldrb	r3, [r7, #24]
 80070c2:	9303      	str	r3, [sp, #12]
 80070c4:	88fb      	ldrh	r3, [r7, #6]
 80070c6:	9302      	str	r3, [sp, #8]
 80070c8:	68bb      	ldr	r3, [r7, #8]
 80070ca:	9301      	str	r3, [sp, #4]
 80070cc:	2301      	movs	r3, #1
 80070ce:	9300      	str	r3, [sp, #0]
 80070d0:	2302      	movs	r3, #2
 80070d2:	2200      	movs	r2, #0
 80070d4:	68f8      	ldr	r0, [r7, #12]
 80070d6:	f000 fa92 	bl	80075fe <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 80070da:	2300      	movs	r3, #0
}
 80070dc:	4618      	mov	r0, r3
 80070de:	3710      	adds	r7, #16
 80070e0:	46bd      	mov	sp, r7
 80070e2:	bd80      	pop	{r7, pc}

080070e4 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 80070e4:	b580      	push	{r7, lr}
 80070e6:	b088      	sub	sp, #32
 80070e8:	af04      	add	r7, sp, #16
 80070ea:	60f8      	str	r0, [r7, #12]
 80070ec:	60b9      	str	r1, [r7, #8]
 80070ee:	4611      	mov	r1, r2
 80070f0:	461a      	mov	r2, r3
 80070f2:	460b      	mov	r3, r1
 80070f4:	80fb      	strh	r3, [r7, #6]
 80070f6:	4613      	mov	r3, r2
 80070f8:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80070fa:	7979      	ldrb	r1, [r7, #5]
 80070fc:	2300      	movs	r3, #0
 80070fe:	9303      	str	r3, [sp, #12]
 8007100:	88fb      	ldrh	r3, [r7, #6]
 8007102:	9302      	str	r3, [sp, #8]
 8007104:	68bb      	ldr	r3, [r7, #8]
 8007106:	9301      	str	r3, [sp, #4]
 8007108:	2301      	movs	r3, #1
 800710a:	9300      	str	r3, [sp, #0]
 800710c:	2302      	movs	r3, #2
 800710e:	2201      	movs	r2, #1
 8007110:	68f8      	ldr	r0, [r7, #12]
 8007112:	f000 fa74 	bl	80075fe <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8007116:	2300      	movs	r3, #0
}
 8007118:	4618      	mov	r0, r3
 800711a:	3710      	adds	r7, #16
 800711c:	46bd      	mov	sp, r7
 800711e:	bd80      	pop	{r7, pc}

08007120 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8007120:	b580      	push	{r7, lr}
 8007122:	b086      	sub	sp, #24
 8007124:	af04      	add	r7, sp, #16
 8007126:	6078      	str	r0, [r7, #4]
 8007128:	4608      	mov	r0, r1
 800712a:	4611      	mov	r1, r2
 800712c:	461a      	mov	r2, r3
 800712e:	4603      	mov	r3, r0
 8007130:	70fb      	strb	r3, [r7, #3]
 8007132:	460b      	mov	r3, r1
 8007134:	70bb      	strb	r3, [r7, #2]
 8007136:	4613      	mov	r3, r2
 8007138:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800713a:	7878      	ldrb	r0, [r7, #1]
 800713c:	78ba      	ldrb	r2, [r7, #2]
 800713e:	78f9      	ldrb	r1, [r7, #3]
 8007140:	8b3b      	ldrh	r3, [r7, #24]
 8007142:	9302      	str	r3, [sp, #8]
 8007144:	7d3b      	ldrb	r3, [r7, #20]
 8007146:	9301      	str	r3, [sp, #4]
 8007148:	7c3b      	ldrb	r3, [r7, #16]
 800714a:	9300      	str	r3, [sp, #0]
 800714c:	4603      	mov	r3, r0
 800714e:	6878      	ldr	r0, [r7, #4]
 8007150:	f000 fa07 	bl	8007562 <USBH_LL_OpenPipe>

  return USBH_OK;
 8007154:	2300      	movs	r3, #0
}
 8007156:	4618      	mov	r0, r3
 8007158:	3708      	adds	r7, #8
 800715a:	46bd      	mov	sp, r7
 800715c:	bd80      	pop	{r7, pc}

0800715e <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800715e:	b580      	push	{r7, lr}
 8007160:	b082      	sub	sp, #8
 8007162:	af00      	add	r7, sp, #0
 8007164:	6078      	str	r0, [r7, #4]
 8007166:	460b      	mov	r3, r1
 8007168:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800716a:	78fb      	ldrb	r3, [r7, #3]
 800716c:	4619      	mov	r1, r3
 800716e:	6878      	ldr	r0, [r7, #4]
 8007170:	f000 fa26 	bl	80075c0 <USBH_LL_ClosePipe>

  return USBH_OK;
 8007174:	2300      	movs	r3, #0
}
 8007176:	4618      	mov	r0, r3
 8007178:	3708      	adds	r7, #8
 800717a:	46bd      	mov	sp, r7
 800717c:	bd80      	pop	{r7, pc}

0800717e <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800717e:	b580      	push	{r7, lr}
 8007180:	b084      	sub	sp, #16
 8007182:	af00      	add	r7, sp, #0
 8007184:	6078      	str	r0, [r7, #4]
 8007186:	460b      	mov	r3, r1
 8007188:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800718a:	6878      	ldr	r0, [r7, #4]
 800718c:	f000 f836 	bl	80071fc <USBH_GetFreePipe>
 8007190:	4603      	mov	r3, r0
 8007192:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8007194:	89fb      	ldrh	r3, [r7, #14]
 8007196:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800719a:	4293      	cmp	r3, r2
 800719c:	d00a      	beq.n	80071b4 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800719e:	78fa      	ldrb	r2, [r7, #3]
 80071a0:	89fb      	ldrh	r3, [r7, #14]
 80071a2:	f003 030f 	and.w	r3, r3, #15
 80071a6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80071aa:	6879      	ldr	r1, [r7, #4]
 80071ac:	33e0      	adds	r3, #224	@ 0xe0
 80071ae:	009b      	lsls	r3, r3, #2
 80071b0:	440b      	add	r3, r1
 80071b2:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 80071b4:	89fb      	ldrh	r3, [r7, #14]
 80071b6:	b2db      	uxtb	r3, r3
}
 80071b8:	4618      	mov	r0, r3
 80071ba:	3710      	adds	r7, #16
 80071bc:	46bd      	mov	sp, r7
 80071be:	bd80      	pop	{r7, pc}

080071c0 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 80071c0:	b480      	push	{r7}
 80071c2:	b083      	sub	sp, #12
 80071c4:	af00      	add	r7, sp, #0
 80071c6:	6078      	str	r0, [r7, #4]
 80071c8:	460b      	mov	r3, r1
 80071ca:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 80071cc:	78fb      	ldrb	r3, [r7, #3]
 80071ce:	2b0f      	cmp	r3, #15
 80071d0:	d80d      	bhi.n	80071ee <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 80071d2:	78fb      	ldrb	r3, [r7, #3]
 80071d4:	687a      	ldr	r2, [r7, #4]
 80071d6:	33e0      	adds	r3, #224	@ 0xe0
 80071d8:	009b      	lsls	r3, r3, #2
 80071da:	4413      	add	r3, r2
 80071dc:	685a      	ldr	r2, [r3, #4]
 80071de:	78fb      	ldrb	r3, [r7, #3]
 80071e0:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80071e4:	6879      	ldr	r1, [r7, #4]
 80071e6:	33e0      	adds	r3, #224	@ 0xe0
 80071e8:	009b      	lsls	r3, r3, #2
 80071ea:	440b      	add	r3, r1
 80071ec:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 80071ee:	2300      	movs	r3, #0
}
 80071f0:	4618      	mov	r0, r3
 80071f2:	370c      	adds	r7, #12
 80071f4:	46bd      	mov	sp, r7
 80071f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071fa:	4770      	bx	lr

080071fc <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 80071fc:	b480      	push	{r7}
 80071fe:	b085      	sub	sp, #20
 8007200:	af00      	add	r7, sp, #0
 8007202:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8007204:	2300      	movs	r3, #0
 8007206:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8007208:	2300      	movs	r3, #0
 800720a:	73fb      	strb	r3, [r7, #15]
 800720c:	e00f      	b.n	800722e <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800720e:	7bfb      	ldrb	r3, [r7, #15]
 8007210:	687a      	ldr	r2, [r7, #4]
 8007212:	33e0      	adds	r3, #224	@ 0xe0
 8007214:	009b      	lsls	r3, r3, #2
 8007216:	4413      	add	r3, r2
 8007218:	685b      	ldr	r3, [r3, #4]
 800721a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800721e:	2b00      	cmp	r3, #0
 8007220:	d102      	bne.n	8007228 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8007222:	7bfb      	ldrb	r3, [r7, #15]
 8007224:	b29b      	uxth	r3, r3
 8007226:	e007      	b.n	8007238 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8007228:	7bfb      	ldrb	r3, [r7, #15]
 800722a:	3301      	adds	r3, #1
 800722c:	73fb      	strb	r3, [r7, #15]
 800722e:	7bfb      	ldrb	r3, [r7, #15]
 8007230:	2b0f      	cmp	r3, #15
 8007232:	d9ec      	bls.n	800720e <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8007234:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8007238:	4618      	mov	r0, r3
 800723a:	3714      	adds	r7, #20
 800723c:	46bd      	mov	sp, r7
 800723e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007242:	4770      	bx	lr

08007244 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8007244:	b580      	push	{r7, lr}
 8007246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8007248:	2201      	movs	r2, #1
 800724a:	490e      	ldr	r1, [pc, #56]	@ (8007284 <MX_USB_HOST_Init+0x40>)
 800724c:	480e      	ldr	r0, [pc, #56]	@ (8007288 <MX_USB_HOST_Init+0x44>)
 800724e:	f7ff fb19 	bl	8006884 <USBH_Init>
 8007252:	4603      	mov	r3, r0
 8007254:	2b00      	cmp	r3, #0
 8007256:	d001      	beq.n	800725c <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8007258:	f7f9 fb70 	bl	800093c <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800725c:	490b      	ldr	r1, [pc, #44]	@ (800728c <MX_USB_HOST_Init+0x48>)
 800725e:	480a      	ldr	r0, [pc, #40]	@ (8007288 <MX_USB_HOST_Init+0x44>)
 8007260:	f7ff fbbd 	bl	80069de <USBH_RegisterClass>
 8007264:	4603      	mov	r3, r0
 8007266:	2b00      	cmp	r3, #0
 8007268:	d001      	beq.n	800726e <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800726a:	f7f9 fb67 	bl	800093c <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800726e:	4806      	ldr	r0, [pc, #24]	@ (8007288 <MX_USB_HOST_Init+0x44>)
 8007270:	f7ff fc41 	bl	8006af6 <USBH_Start>
 8007274:	4603      	mov	r3, r0
 8007276:	2b00      	cmp	r3, #0
 8007278:	d001      	beq.n	800727e <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800727a:	f7f9 fb5f 	bl	800093c <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800727e:	bf00      	nop
 8007280:	bd80      	pop	{r7, pc}
 8007282:	bf00      	nop
 8007284:	08007291 	.word	0x08007291
 8007288:	20000198 	.word	0x20000198
 800728c:	2000000c 	.word	0x2000000c

08007290 <USBH_UserProcess>:
}
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8007290:	b480      	push	{r7}
 8007292:	b083      	sub	sp, #12
 8007294:	af00      	add	r7, sp, #0
 8007296:	6078      	str	r0, [r7, #4]
 8007298:	460b      	mov	r3, r1
 800729a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800729c:	78fb      	ldrb	r3, [r7, #3]
 800729e:	3b01      	subs	r3, #1
 80072a0:	2b04      	cmp	r3, #4
 80072a2:	d819      	bhi.n	80072d8 <USBH_UserProcess+0x48>
 80072a4:	a201      	add	r2, pc, #4	@ (adr r2, 80072ac <USBH_UserProcess+0x1c>)
 80072a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072aa:	bf00      	nop
 80072ac:	080072d9 	.word	0x080072d9
 80072b0:	080072c9 	.word	0x080072c9
 80072b4:	080072d9 	.word	0x080072d9
 80072b8:	080072d1 	.word	0x080072d1
 80072bc:	080072c1 	.word	0x080072c1
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 80072c0:	4b09      	ldr	r3, [pc, #36]	@ (80072e8 <USBH_UserProcess+0x58>)
 80072c2:	2203      	movs	r2, #3
 80072c4:	701a      	strb	r2, [r3, #0]
  break;
 80072c6:	e008      	b.n	80072da <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 80072c8:	4b07      	ldr	r3, [pc, #28]	@ (80072e8 <USBH_UserProcess+0x58>)
 80072ca:	2202      	movs	r2, #2
 80072cc:	701a      	strb	r2, [r3, #0]
  break;
 80072ce:	e004      	b.n	80072da <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 80072d0:	4b05      	ldr	r3, [pc, #20]	@ (80072e8 <USBH_UserProcess+0x58>)
 80072d2:	2201      	movs	r2, #1
 80072d4:	701a      	strb	r2, [r3, #0]
  break;
 80072d6:	e000      	b.n	80072da <USBH_UserProcess+0x4a>

  default:
  break;
 80072d8:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 80072da:	bf00      	nop
 80072dc:	370c      	adds	r7, #12
 80072de:	46bd      	mov	sp, r7
 80072e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e4:	4770      	bx	lr
 80072e6:	bf00      	nop
 80072e8:	20000570 	.word	0x20000570

080072ec <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 80072ec:	b580      	push	{r7, lr}
 80072ee:	b08a      	sub	sp, #40	@ 0x28
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80072f4:	f107 0314 	add.w	r3, r7, #20
 80072f8:	2200      	movs	r2, #0
 80072fa:	601a      	str	r2, [r3, #0]
 80072fc:	605a      	str	r2, [r3, #4]
 80072fe:	609a      	str	r2, [r3, #8]
 8007300:	60da      	str	r2, [r3, #12]
 8007302:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800730c:	d147      	bne.n	800739e <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800730e:	2300      	movs	r3, #0
 8007310:	613b      	str	r3, [r7, #16]
 8007312:	4b25      	ldr	r3, [pc, #148]	@ (80073a8 <HAL_HCD_MspInit+0xbc>)
 8007314:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007316:	4a24      	ldr	r2, [pc, #144]	@ (80073a8 <HAL_HCD_MspInit+0xbc>)
 8007318:	f043 0301 	orr.w	r3, r3, #1
 800731c:	6313      	str	r3, [r2, #48]	@ 0x30
 800731e:	4b22      	ldr	r3, [pc, #136]	@ (80073a8 <HAL_HCD_MspInit+0xbc>)
 8007320:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007322:	f003 0301 	and.w	r3, r3, #1
 8007326:	613b      	str	r3, [r7, #16]
 8007328:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800732a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800732e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007330:	2300      	movs	r3, #0
 8007332:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007334:	2300      	movs	r3, #0
 8007336:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8007338:	f107 0314 	add.w	r3, r7, #20
 800733c:	4619      	mov	r1, r3
 800733e:	481b      	ldr	r0, [pc, #108]	@ (80073ac <HAL_HCD_MspInit+0xc0>)
 8007340:	f7f9 fe8e 	bl	8001060 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8007344:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8007348:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800734a:	2302      	movs	r3, #2
 800734c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800734e:	2300      	movs	r3, #0
 8007350:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007352:	2300      	movs	r3, #0
 8007354:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8007356:	230a      	movs	r3, #10
 8007358:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800735a:	f107 0314 	add.w	r3, r7, #20
 800735e:	4619      	mov	r1, r3
 8007360:	4812      	ldr	r0, [pc, #72]	@ (80073ac <HAL_HCD_MspInit+0xc0>)
 8007362:	f7f9 fe7d 	bl	8001060 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8007366:	4b10      	ldr	r3, [pc, #64]	@ (80073a8 <HAL_HCD_MspInit+0xbc>)
 8007368:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800736a:	4a0f      	ldr	r2, [pc, #60]	@ (80073a8 <HAL_HCD_MspInit+0xbc>)
 800736c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007370:	6353      	str	r3, [r2, #52]	@ 0x34
 8007372:	2300      	movs	r3, #0
 8007374:	60fb      	str	r3, [r7, #12]
 8007376:	4b0c      	ldr	r3, [pc, #48]	@ (80073a8 <HAL_HCD_MspInit+0xbc>)
 8007378:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800737a:	4a0b      	ldr	r2, [pc, #44]	@ (80073a8 <HAL_HCD_MspInit+0xbc>)
 800737c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007380:	6453      	str	r3, [r2, #68]	@ 0x44
 8007382:	4b09      	ldr	r3, [pc, #36]	@ (80073a8 <HAL_HCD_MspInit+0xbc>)
 8007384:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007386:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800738a:	60fb      	str	r3, [r7, #12]
 800738c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800738e:	2200      	movs	r2, #0
 8007390:	2100      	movs	r1, #0
 8007392:	2043      	movs	r0, #67	@ 0x43
 8007394:	f7f9 fe2d 	bl	8000ff2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8007398:	2043      	movs	r0, #67	@ 0x43
 800739a:	f7f9 fe46 	bl	800102a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800739e:	bf00      	nop
 80073a0:	3728      	adds	r7, #40	@ 0x28
 80073a2:	46bd      	mov	sp, r7
 80073a4:	bd80      	pop	{r7, pc}
 80073a6:	bf00      	nop
 80073a8:	40023800 	.word	0x40023800
 80073ac:	40020000 	.word	0x40020000

080073b0 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 80073b0:	b580      	push	{r7, lr}
 80073b2:	b082      	sub	sp, #8
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80073be:	4618      	mov	r0, r3
 80073c0:	f7ff fbb8 	bl	8006b34 <USBH_LL_IncTimer>
}
 80073c4:	bf00      	nop
 80073c6:	3708      	adds	r7, #8
 80073c8:	46bd      	mov	sp, r7
 80073ca:	bd80      	pop	{r7, pc}

080073cc <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 80073cc:	b580      	push	{r7, lr}
 80073ce:	b082      	sub	sp, #8
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80073da:	4618      	mov	r0, r3
 80073dc:	f7ff fbf0 	bl	8006bc0 <USBH_LL_Connect>
}
 80073e0:	bf00      	nop
 80073e2:	3708      	adds	r7, #8
 80073e4:	46bd      	mov	sp, r7
 80073e6:	bd80      	pop	{r7, pc}

080073e8 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 80073e8:	b580      	push	{r7, lr}
 80073ea:	b082      	sub	sp, #8
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80073f6:	4618      	mov	r0, r3
 80073f8:	f7ff fbf9 	bl	8006bee <USBH_LL_Disconnect>
}
 80073fc:	bf00      	nop
 80073fe:	3708      	adds	r7, #8
 8007400:	46bd      	mov	sp, r7
 8007402:	bd80      	pop	{r7, pc}

08007404 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8007404:	b480      	push	{r7}
 8007406:	b083      	sub	sp, #12
 8007408:	af00      	add	r7, sp, #0
 800740a:	6078      	str	r0, [r7, #4]
 800740c:	460b      	mov	r3, r1
 800740e:	70fb      	strb	r3, [r7, #3]
 8007410:	4613      	mov	r3, r2
 8007412:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8007414:	bf00      	nop
 8007416:	370c      	adds	r7, #12
 8007418:	46bd      	mov	sp, r7
 800741a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741e:	4770      	bx	lr

08007420 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8007420:	b580      	push	{r7, lr}
 8007422:	b082      	sub	sp, #8
 8007424:	af00      	add	r7, sp, #0
 8007426:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800742e:	4618      	mov	r0, r3
 8007430:	f7ff fbaa 	bl	8006b88 <USBH_LL_PortEnabled>
}
 8007434:	bf00      	nop
 8007436:	3708      	adds	r7, #8
 8007438:	46bd      	mov	sp, r7
 800743a:	bd80      	pop	{r7, pc}

0800743c <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800743c:	b580      	push	{r7, lr}
 800743e:	b082      	sub	sp, #8
 8007440:	af00      	add	r7, sp, #0
 8007442:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800744a:	4618      	mov	r0, r3
 800744c:	f7ff fbaa 	bl	8006ba4 <USBH_LL_PortDisabled>
}
 8007450:	bf00      	nop
 8007452:	3708      	adds	r7, #8
 8007454:	46bd      	mov	sp, r7
 8007456:	bd80      	pop	{r7, pc}

08007458 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8007458:	b580      	push	{r7, lr}
 800745a:	b082      	sub	sp, #8
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8007466:	2b01      	cmp	r3, #1
 8007468:	d12a      	bne.n	80074c0 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800746a:	4a18      	ldr	r2, [pc, #96]	@ (80074cc <USBH_LL_Init+0x74>)
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	4a15      	ldr	r2, [pc, #84]	@ (80074cc <USBH_LL_Init+0x74>)
 8007476:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800747a:	4b14      	ldr	r3, [pc, #80]	@ (80074cc <USBH_LL_Init+0x74>)
 800747c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8007480:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8007482:	4b12      	ldr	r3, [pc, #72]	@ (80074cc <USBH_LL_Init+0x74>)
 8007484:	2208      	movs	r2, #8
 8007486:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8007488:	4b10      	ldr	r3, [pc, #64]	@ (80074cc <USBH_LL_Init+0x74>)
 800748a:	2201      	movs	r2, #1
 800748c:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800748e:	4b0f      	ldr	r3, [pc, #60]	@ (80074cc <USBH_LL_Init+0x74>)
 8007490:	2200      	movs	r2, #0
 8007492:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8007494:	4b0d      	ldr	r3, [pc, #52]	@ (80074cc <USBH_LL_Init+0x74>)
 8007496:	2202      	movs	r2, #2
 8007498:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800749a:	4b0c      	ldr	r3, [pc, #48]	@ (80074cc <USBH_LL_Init+0x74>)
 800749c:	2200      	movs	r2, #0
 800749e:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 80074a0:	480a      	ldr	r0, [pc, #40]	@ (80074cc <USBH_LL_Init+0x74>)
 80074a2:	f7f9 ffc4 	bl	800142e <HAL_HCD_Init>
 80074a6:	4603      	mov	r3, r0
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d001      	beq.n	80074b0 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 80074ac:	f7f9 fa46 	bl	800093c <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 80074b0:	4806      	ldr	r0, [pc, #24]	@ (80074cc <USBH_LL_Init+0x74>)
 80074b2:	f7fa fc17 	bl	8001ce4 <HAL_HCD_GetCurrentFrame>
 80074b6:	4603      	mov	r3, r0
 80074b8:	4619      	mov	r1, r3
 80074ba:	6878      	ldr	r0, [r7, #4]
 80074bc:	f7ff fb2b 	bl	8006b16 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 80074c0:	2300      	movs	r3, #0
}
 80074c2:	4618      	mov	r0, r3
 80074c4:	3708      	adds	r7, #8
 80074c6:	46bd      	mov	sp, r7
 80074c8:	bd80      	pop	{r7, pc}
 80074ca:	bf00      	nop
 80074cc:	20000574 	.word	0x20000574

080074d0 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b084      	sub	sp, #16
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80074d8:	2300      	movs	r3, #0
 80074da:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80074dc:	2300      	movs	r3, #0
 80074de:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80074e6:	4618      	mov	r0, r3
 80074e8:	f7fa fb92 	bl	8001c10 <HAL_HCD_Start>
 80074ec:	4603      	mov	r3, r0
 80074ee:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80074f0:	7bfb      	ldrb	r3, [r7, #15]
 80074f2:	4618      	mov	r0, r3
 80074f4:	f000 f912 	bl	800771c <USBH_Get_USB_Status>
 80074f8:	4603      	mov	r3, r0
 80074fa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80074fc:	7bbb      	ldrb	r3, [r7, #14]
}
 80074fe:	4618      	mov	r0, r3
 8007500:	3710      	adds	r7, #16
 8007502:	46bd      	mov	sp, r7
 8007504:	bd80      	pop	{r7, pc}

08007506 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8007506:	b580      	push	{r7, lr}
 8007508:	b084      	sub	sp, #16
 800750a:	af00      	add	r7, sp, #0
 800750c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800750e:	2300      	movs	r3, #0
 8007510:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007512:	2300      	movs	r3, #0
 8007514:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800751c:	4618      	mov	r0, r3
 800751e:	f7fa fb9a 	bl	8001c56 <HAL_HCD_Stop>
 8007522:	4603      	mov	r3, r0
 8007524:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8007526:	7bfb      	ldrb	r3, [r7, #15]
 8007528:	4618      	mov	r0, r3
 800752a:	f000 f8f7 	bl	800771c <USBH_Get_USB_Status>
 800752e:	4603      	mov	r3, r0
 8007530:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007532:	7bbb      	ldrb	r3, [r7, #14]
}
 8007534:	4618      	mov	r0, r3
 8007536:	3710      	adds	r7, #16
 8007538:	46bd      	mov	sp, r7
 800753a:	bd80      	pop	{r7, pc}

0800753c <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800753c:	b580      	push	{r7, lr}
 800753e:	b082      	sub	sp, #8
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
 8007544:	460b      	mov	r3, r1
 8007546:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800754e:	78fa      	ldrb	r2, [r7, #3]
 8007550:	4611      	mov	r1, r2
 8007552:	4618      	mov	r0, r3
 8007554:	f7fa fbb1 	bl	8001cba <HAL_HCD_HC_GetXferCount>
 8007558:	4603      	mov	r3, r0
}
 800755a:	4618      	mov	r0, r3
 800755c:	3708      	adds	r7, #8
 800755e:	46bd      	mov	sp, r7
 8007560:	bd80      	pop	{r7, pc}

08007562 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8007562:	b590      	push	{r4, r7, lr}
 8007564:	b089      	sub	sp, #36	@ 0x24
 8007566:	af04      	add	r7, sp, #16
 8007568:	6078      	str	r0, [r7, #4]
 800756a:	4608      	mov	r0, r1
 800756c:	4611      	mov	r1, r2
 800756e:	461a      	mov	r2, r3
 8007570:	4603      	mov	r3, r0
 8007572:	70fb      	strb	r3, [r7, #3]
 8007574:	460b      	mov	r3, r1
 8007576:	70bb      	strb	r3, [r7, #2]
 8007578:	4613      	mov	r3, r2
 800757a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800757c:	2300      	movs	r3, #0
 800757e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007580:	2300      	movs	r3, #0
 8007582:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800758a:	787c      	ldrb	r4, [r7, #1]
 800758c:	78ba      	ldrb	r2, [r7, #2]
 800758e:	78f9      	ldrb	r1, [r7, #3]
 8007590:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007592:	9302      	str	r3, [sp, #8]
 8007594:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007598:	9301      	str	r3, [sp, #4]
 800759a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800759e:	9300      	str	r3, [sp, #0]
 80075a0:	4623      	mov	r3, r4
 80075a2:	f7f9 ffab 	bl	80014fc <HAL_HCD_HC_Init>
 80075a6:	4603      	mov	r3, r0
 80075a8:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 80075aa:	7bfb      	ldrb	r3, [r7, #15]
 80075ac:	4618      	mov	r0, r3
 80075ae:	f000 f8b5 	bl	800771c <USBH_Get_USB_Status>
 80075b2:	4603      	mov	r3, r0
 80075b4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80075b6:	7bbb      	ldrb	r3, [r7, #14]
}
 80075b8:	4618      	mov	r0, r3
 80075ba:	3714      	adds	r7, #20
 80075bc:	46bd      	mov	sp, r7
 80075be:	bd90      	pop	{r4, r7, pc}

080075c0 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80075c0:	b580      	push	{r7, lr}
 80075c2:	b084      	sub	sp, #16
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	6078      	str	r0, [r7, #4]
 80075c8:	460b      	mov	r3, r1
 80075ca:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80075cc:	2300      	movs	r3, #0
 80075ce:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80075d0:	2300      	movs	r3, #0
 80075d2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80075da:	78fa      	ldrb	r2, [r7, #3]
 80075dc:	4611      	mov	r1, r2
 80075de:	4618      	mov	r0, r3
 80075e0:	f7fa f844 	bl	800166c <HAL_HCD_HC_Halt>
 80075e4:	4603      	mov	r3, r0
 80075e6:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80075e8:	7bfb      	ldrb	r3, [r7, #15]
 80075ea:	4618      	mov	r0, r3
 80075ec:	f000 f896 	bl	800771c <USBH_Get_USB_Status>
 80075f0:	4603      	mov	r3, r0
 80075f2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80075f4:	7bbb      	ldrb	r3, [r7, #14]
}
 80075f6:	4618      	mov	r0, r3
 80075f8:	3710      	adds	r7, #16
 80075fa:	46bd      	mov	sp, r7
 80075fc:	bd80      	pop	{r7, pc}

080075fe <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 80075fe:	b590      	push	{r4, r7, lr}
 8007600:	b089      	sub	sp, #36	@ 0x24
 8007602:	af04      	add	r7, sp, #16
 8007604:	6078      	str	r0, [r7, #4]
 8007606:	4608      	mov	r0, r1
 8007608:	4611      	mov	r1, r2
 800760a:	461a      	mov	r2, r3
 800760c:	4603      	mov	r3, r0
 800760e:	70fb      	strb	r3, [r7, #3]
 8007610:	460b      	mov	r3, r1
 8007612:	70bb      	strb	r3, [r7, #2]
 8007614:	4613      	mov	r3, r2
 8007616:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007618:	2300      	movs	r3, #0
 800761a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800761c:	2300      	movs	r3, #0
 800761e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8007626:	787c      	ldrb	r4, [r7, #1]
 8007628:	78ba      	ldrb	r2, [r7, #2]
 800762a:	78f9      	ldrb	r1, [r7, #3]
 800762c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007630:	9303      	str	r3, [sp, #12]
 8007632:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007634:	9302      	str	r3, [sp, #8]
 8007636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007638:	9301      	str	r3, [sp, #4]
 800763a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800763e:	9300      	str	r3, [sp, #0]
 8007640:	4623      	mov	r3, r4
 8007642:	f7fa f837 	bl	80016b4 <HAL_HCD_HC_SubmitRequest>
 8007646:	4603      	mov	r3, r0
 8007648:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800764a:	7bfb      	ldrb	r3, [r7, #15]
 800764c:	4618      	mov	r0, r3
 800764e:	f000 f865 	bl	800771c <USBH_Get_USB_Status>
 8007652:	4603      	mov	r3, r0
 8007654:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007656:	7bbb      	ldrb	r3, [r7, #14]
}
 8007658:	4618      	mov	r0, r3
 800765a:	3714      	adds	r7, #20
 800765c:	46bd      	mov	sp, r7
 800765e:	bd90      	pop	{r4, r7, pc}

08007660 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8007660:	b580      	push	{r7, lr}
 8007662:	b082      	sub	sp, #8
 8007664:	af00      	add	r7, sp, #0
 8007666:	6078      	str	r0, [r7, #4]
 8007668:	460b      	mov	r3, r1
 800766a:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8007672:	78fa      	ldrb	r2, [r7, #3]
 8007674:	4611      	mov	r1, r2
 8007676:	4618      	mov	r0, r3
 8007678:	f7fa fb0a 	bl	8001c90 <HAL_HCD_HC_GetURBState>
 800767c:	4603      	mov	r3, r0
}
 800767e:	4618      	mov	r0, r3
 8007680:	3708      	adds	r7, #8
 8007682:	46bd      	mov	sp, r7
 8007684:	bd80      	pop	{r7, pc}

08007686 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8007686:	b580      	push	{r7, lr}
 8007688:	b082      	sub	sp, #8
 800768a:	af00      	add	r7, sp, #0
 800768c:	6078      	str	r0, [r7, #4]
 800768e:	460b      	mov	r3, r1
 8007690:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8007698:	2b01      	cmp	r3, #1
 800769a:	d103      	bne.n	80076a4 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800769c:	78fb      	ldrb	r3, [r7, #3]
 800769e:	4618      	mov	r0, r3
 80076a0:	f000 f868 	bl	8007774 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 80076a4:	20c8      	movs	r0, #200	@ 0xc8
 80076a6:	f7f9 fba5 	bl	8000df4 <HAL_Delay>
  return USBH_OK;
 80076aa:	2300      	movs	r3, #0
}
 80076ac:	4618      	mov	r0, r3
 80076ae:	3708      	adds	r7, #8
 80076b0:	46bd      	mov	sp, r7
 80076b2:	bd80      	pop	{r7, pc}

080076b4 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 80076b4:	b480      	push	{r7}
 80076b6:	b085      	sub	sp, #20
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	6078      	str	r0, [r7, #4]
 80076bc:	460b      	mov	r3, r1
 80076be:	70fb      	strb	r3, [r7, #3]
 80076c0:	4613      	mov	r3, r2
 80076c2:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80076ca:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 80076cc:	78fa      	ldrb	r2, [r7, #3]
 80076ce:	68f9      	ldr	r1, [r7, #12]
 80076d0:	4613      	mov	r3, r2
 80076d2:	011b      	lsls	r3, r3, #4
 80076d4:	1a9b      	subs	r3, r3, r2
 80076d6:	009b      	lsls	r3, r3, #2
 80076d8:	440b      	add	r3, r1
 80076da:	3317      	adds	r3, #23
 80076dc:	781b      	ldrb	r3, [r3, #0]
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d00a      	beq.n	80076f8 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 80076e2:	78fa      	ldrb	r2, [r7, #3]
 80076e4:	68f9      	ldr	r1, [r7, #12]
 80076e6:	4613      	mov	r3, r2
 80076e8:	011b      	lsls	r3, r3, #4
 80076ea:	1a9b      	subs	r3, r3, r2
 80076ec:	009b      	lsls	r3, r3, #2
 80076ee:	440b      	add	r3, r1
 80076f0:	333c      	adds	r3, #60	@ 0x3c
 80076f2:	78ba      	ldrb	r2, [r7, #2]
 80076f4:	701a      	strb	r2, [r3, #0]
 80076f6:	e009      	b.n	800770c <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 80076f8:	78fa      	ldrb	r2, [r7, #3]
 80076fa:	68f9      	ldr	r1, [r7, #12]
 80076fc:	4613      	mov	r3, r2
 80076fe:	011b      	lsls	r3, r3, #4
 8007700:	1a9b      	subs	r3, r3, r2
 8007702:	009b      	lsls	r3, r3, #2
 8007704:	440b      	add	r3, r1
 8007706:	333d      	adds	r3, #61	@ 0x3d
 8007708:	78ba      	ldrb	r2, [r7, #2]
 800770a:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800770c:	2300      	movs	r3, #0
}
 800770e:	4618      	mov	r0, r3
 8007710:	3714      	adds	r7, #20
 8007712:	46bd      	mov	sp, r7
 8007714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007718:	4770      	bx	lr
	...

0800771c <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800771c:	b480      	push	{r7}
 800771e:	b085      	sub	sp, #20
 8007720:	af00      	add	r7, sp, #0
 8007722:	4603      	mov	r3, r0
 8007724:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007726:	2300      	movs	r3, #0
 8007728:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800772a:	79fb      	ldrb	r3, [r7, #7]
 800772c:	2b03      	cmp	r3, #3
 800772e:	d817      	bhi.n	8007760 <USBH_Get_USB_Status+0x44>
 8007730:	a201      	add	r2, pc, #4	@ (adr r2, 8007738 <USBH_Get_USB_Status+0x1c>)
 8007732:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007736:	bf00      	nop
 8007738:	08007749 	.word	0x08007749
 800773c:	0800774f 	.word	0x0800774f
 8007740:	08007755 	.word	0x08007755
 8007744:	0800775b 	.word	0x0800775b
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8007748:	2300      	movs	r3, #0
 800774a:	73fb      	strb	r3, [r7, #15]
    break;
 800774c:	e00b      	b.n	8007766 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800774e:	2302      	movs	r3, #2
 8007750:	73fb      	strb	r3, [r7, #15]
    break;
 8007752:	e008      	b.n	8007766 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8007754:	2301      	movs	r3, #1
 8007756:	73fb      	strb	r3, [r7, #15]
    break;
 8007758:	e005      	b.n	8007766 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800775a:	2302      	movs	r3, #2
 800775c:	73fb      	strb	r3, [r7, #15]
    break;
 800775e:	e002      	b.n	8007766 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8007760:	2302      	movs	r3, #2
 8007762:	73fb      	strb	r3, [r7, #15]
    break;
 8007764:	bf00      	nop
  }
  return usb_status;
 8007766:	7bfb      	ldrb	r3, [r7, #15]
}
 8007768:	4618      	mov	r0, r3
 800776a:	3714      	adds	r7, #20
 800776c:	46bd      	mov	sp, r7
 800776e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007772:	4770      	bx	lr

08007774 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8007774:	b580      	push	{r7, lr}
 8007776:	b084      	sub	sp, #16
 8007778:	af00      	add	r7, sp, #0
 800777a:	4603      	mov	r3, r0
 800777c:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800777e:	79fb      	ldrb	r3, [r7, #7]
 8007780:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8007782:	79fb      	ldrb	r3, [r7, #7]
 8007784:	2b00      	cmp	r3, #0
 8007786:	d102      	bne.n	800778e <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 8007788:	2300      	movs	r3, #0
 800778a:	73fb      	strb	r3, [r7, #15]
 800778c:	e001      	b.n	8007792 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800778e:	2301      	movs	r3, #1
 8007790:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 8007792:	7bfb      	ldrb	r3, [r7, #15]
 8007794:	461a      	mov	r2, r3
 8007796:	2101      	movs	r1, #1
 8007798:	4803      	ldr	r0, [pc, #12]	@ (80077a8 <MX_DriverVbusFS+0x34>)
 800779a:	f7f9 fe15 	bl	80013c8 <HAL_GPIO_WritePin>
}
 800779e:	bf00      	nop
 80077a0:	3710      	adds	r7, #16
 80077a2:	46bd      	mov	sp, r7
 80077a4:	bd80      	pop	{r7, pc}
 80077a6:	bf00      	nop
 80077a8:	40020800 	.word	0x40020800

080077ac <malloc>:
 80077ac:	4b02      	ldr	r3, [pc, #8]	@ (80077b8 <malloc+0xc>)
 80077ae:	4601      	mov	r1, r0
 80077b0:	6818      	ldr	r0, [r3, #0]
 80077b2:	f000 b82d 	b.w	8007810 <_malloc_r>
 80077b6:	bf00      	nop
 80077b8:	2000002c 	.word	0x2000002c

080077bc <free>:
 80077bc:	4b02      	ldr	r3, [pc, #8]	@ (80077c8 <free+0xc>)
 80077be:	4601      	mov	r1, r0
 80077c0:	6818      	ldr	r0, [r3, #0]
 80077c2:	f000 b8f5 	b.w	80079b0 <_free_r>
 80077c6:	bf00      	nop
 80077c8:	2000002c 	.word	0x2000002c

080077cc <sbrk_aligned>:
 80077cc:	b570      	push	{r4, r5, r6, lr}
 80077ce:	4e0f      	ldr	r6, [pc, #60]	@ (800780c <sbrk_aligned+0x40>)
 80077d0:	460c      	mov	r4, r1
 80077d2:	6831      	ldr	r1, [r6, #0]
 80077d4:	4605      	mov	r5, r0
 80077d6:	b911      	cbnz	r1, 80077de <sbrk_aligned+0x12>
 80077d8:	f000 f8ae 	bl	8007938 <_sbrk_r>
 80077dc:	6030      	str	r0, [r6, #0]
 80077de:	4621      	mov	r1, r4
 80077e0:	4628      	mov	r0, r5
 80077e2:	f000 f8a9 	bl	8007938 <_sbrk_r>
 80077e6:	1c43      	adds	r3, r0, #1
 80077e8:	d103      	bne.n	80077f2 <sbrk_aligned+0x26>
 80077ea:	f04f 34ff 	mov.w	r4, #4294967295
 80077ee:	4620      	mov	r0, r4
 80077f0:	bd70      	pop	{r4, r5, r6, pc}
 80077f2:	1cc4      	adds	r4, r0, #3
 80077f4:	f024 0403 	bic.w	r4, r4, #3
 80077f8:	42a0      	cmp	r0, r4
 80077fa:	d0f8      	beq.n	80077ee <sbrk_aligned+0x22>
 80077fc:	1a21      	subs	r1, r4, r0
 80077fe:	4628      	mov	r0, r5
 8007800:	f000 f89a 	bl	8007938 <_sbrk_r>
 8007804:	3001      	adds	r0, #1
 8007806:	d1f2      	bne.n	80077ee <sbrk_aligned+0x22>
 8007808:	e7ef      	b.n	80077ea <sbrk_aligned+0x1e>
 800780a:	bf00      	nop
 800780c:	20000954 	.word	0x20000954

08007810 <_malloc_r>:
 8007810:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007814:	1ccd      	adds	r5, r1, #3
 8007816:	f025 0503 	bic.w	r5, r5, #3
 800781a:	3508      	adds	r5, #8
 800781c:	2d0c      	cmp	r5, #12
 800781e:	bf38      	it	cc
 8007820:	250c      	movcc	r5, #12
 8007822:	2d00      	cmp	r5, #0
 8007824:	4606      	mov	r6, r0
 8007826:	db01      	blt.n	800782c <_malloc_r+0x1c>
 8007828:	42a9      	cmp	r1, r5
 800782a:	d904      	bls.n	8007836 <_malloc_r+0x26>
 800782c:	230c      	movs	r3, #12
 800782e:	6033      	str	r3, [r6, #0]
 8007830:	2000      	movs	r0, #0
 8007832:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007836:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800790c <_malloc_r+0xfc>
 800783a:	f000 f869 	bl	8007910 <__malloc_lock>
 800783e:	f8d8 3000 	ldr.w	r3, [r8]
 8007842:	461c      	mov	r4, r3
 8007844:	bb44      	cbnz	r4, 8007898 <_malloc_r+0x88>
 8007846:	4629      	mov	r1, r5
 8007848:	4630      	mov	r0, r6
 800784a:	f7ff ffbf 	bl	80077cc <sbrk_aligned>
 800784e:	1c43      	adds	r3, r0, #1
 8007850:	4604      	mov	r4, r0
 8007852:	d158      	bne.n	8007906 <_malloc_r+0xf6>
 8007854:	f8d8 4000 	ldr.w	r4, [r8]
 8007858:	4627      	mov	r7, r4
 800785a:	2f00      	cmp	r7, #0
 800785c:	d143      	bne.n	80078e6 <_malloc_r+0xd6>
 800785e:	2c00      	cmp	r4, #0
 8007860:	d04b      	beq.n	80078fa <_malloc_r+0xea>
 8007862:	6823      	ldr	r3, [r4, #0]
 8007864:	4639      	mov	r1, r7
 8007866:	4630      	mov	r0, r6
 8007868:	eb04 0903 	add.w	r9, r4, r3
 800786c:	f000 f864 	bl	8007938 <_sbrk_r>
 8007870:	4581      	cmp	r9, r0
 8007872:	d142      	bne.n	80078fa <_malloc_r+0xea>
 8007874:	6821      	ldr	r1, [r4, #0]
 8007876:	1a6d      	subs	r5, r5, r1
 8007878:	4629      	mov	r1, r5
 800787a:	4630      	mov	r0, r6
 800787c:	f7ff ffa6 	bl	80077cc <sbrk_aligned>
 8007880:	3001      	adds	r0, #1
 8007882:	d03a      	beq.n	80078fa <_malloc_r+0xea>
 8007884:	6823      	ldr	r3, [r4, #0]
 8007886:	442b      	add	r3, r5
 8007888:	6023      	str	r3, [r4, #0]
 800788a:	f8d8 3000 	ldr.w	r3, [r8]
 800788e:	685a      	ldr	r2, [r3, #4]
 8007890:	bb62      	cbnz	r2, 80078ec <_malloc_r+0xdc>
 8007892:	f8c8 7000 	str.w	r7, [r8]
 8007896:	e00f      	b.n	80078b8 <_malloc_r+0xa8>
 8007898:	6822      	ldr	r2, [r4, #0]
 800789a:	1b52      	subs	r2, r2, r5
 800789c:	d420      	bmi.n	80078e0 <_malloc_r+0xd0>
 800789e:	2a0b      	cmp	r2, #11
 80078a0:	d917      	bls.n	80078d2 <_malloc_r+0xc2>
 80078a2:	1961      	adds	r1, r4, r5
 80078a4:	42a3      	cmp	r3, r4
 80078a6:	6025      	str	r5, [r4, #0]
 80078a8:	bf18      	it	ne
 80078aa:	6059      	strne	r1, [r3, #4]
 80078ac:	6863      	ldr	r3, [r4, #4]
 80078ae:	bf08      	it	eq
 80078b0:	f8c8 1000 	streq.w	r1, [r8]
 80078b4:	5162      	str	r2, [r4, r5]
 80078b6:	604b      	str	r3, [r1, #4]
 80078b8:	4630      	mov	r0, r6
 80078ba:	f000 f82f 	bl	800791c <__malloc_unlock>
 80078be:	f104 000b 	add.w	r0, r4, #11
 80078c2:	1d23      	adds	r3, r4, #4
 80078c4:	f020 0007 	bic.w	r0, r0, #7
 80078c8:	1ac2      	subs	r2, r0, r3
 80078ca:	bf1c      	itt	ne
 80078cc:	1a1b      	subne	r3, r3, r0
 80078ce:	50a3      	strne	r3, [r4, r2]
 80078d0:	e7af      	b.n	8007832 <_malloc_r+0x22>
 80078d2:	6862      	ldr	r2, [r4, #4]
 80078d4:	42a3      	cmp	r3, r4
 80078d6:	bf0c      	ite	eq
 80078d8:	f8c8 2000 	streq.w	r2, [r8]
 80078dc:	605a      	strne	r2, [r3, #4]
 80078de:	e7eb      	b.n	80078b8 <_malloc_r+0xa8>
 80078e0:	4623      	mov	r3, r4
 80078e2:	6864      	ldr	r4, [r4, #4]
 80078e4:	e7ae      	b.n	8007844 <_malloc_r+0x34>
 80078e6:	463c      	mov	r4, r7
 80078e8:	687f      	ldr	r7, [r7, #4]
 80078ea:	e7b6      	b.n	800785a <_malloc_r+0x4a>
 80078ec:	461a      	mov	r2, r3
 80078ee:	685b      	ldr	r3, [r3, #4]
 80078f0:	42a3      	cmp	r3, r4
 80078f2:	d1fb      	bne.n	80078ec <_malloc_r+0xdc>
 80078f4:	2300      	movs	r3, #0
 80078f6:	6053      	str	r3, [r2, #4]
 80078f8:	e7de      	b.n	80078b8 <_malloc_r+0xa8>
 80078fa:	230c      	movs	r3, #12
 80078fc:	6033      	str	r3, [r6, #0]
 80078fe:	4630      	mov	r0, r6
 8007900:	f000 f80c 	bl	800791c <__malloc_unlock>
 8007904:	e794      	b.n	8007830 <_malloc_r+0x20>
 8007906:	6005      	str	r5, [r0, #0]
 8007908:	e7d6      	b.n	80078b8 <_malloc_r+0xa8>
 800790a:	bf00      	nop
 800790c:	20000958 	.word	0x20000958

08007910 <__malloc_lock>:
 8007910:	4801      	ldr	r0, [pc, #4]	@ (8007918 <__malloc_lock+0x8>)
 8007912:	f000 b84b 	b.w	80079ac <__retarget_lock_acquire_recursive>
 8007916:	bf00      	nop
 8007918:	20000a98 	.word	0x20000a98

0800791c <__malloc_unlock>:
 800791c:	4801      	ldr	r0, [pc, #4]	@ (8007924 <__malloc_unlock+0x8>)
 800791e:	f000 b846 	b.w	80079ae <__retarget_lock_release_recursive>
 8007922:	bf00      	nop
 8007924:	20000a98 	.word	0x20000a98

08007928 <memset>:
 8007928:	4402      	add	r2, r0
 800792a:	4603      	mov	r3, r0
 800792c:	4293      	cmp	r3, r2
 800792e:	d100      	bne.n	8007932 <memset+0xa>
 8007930:	4770      	bx	lr
 8007932:	f803 1b01 	strb.w	r1, [r3], #1
 8007936:	e7f9      	b.n	800792c <memset+0x4>

08007938 <_sbrk_r>:
 8007938:	b538      	push	{r3, r4, r5, lr}
 800793a:	4d06      	ldr	r5, [pc, #24]	@ (8007954 <_sbrk_r+0x1c>)
 800793c:	2300      	movs	r3, #0
 800793e:	4604      	mov	r4, r0
 8007940:	4608      	mov	r0, r1
 8007942:	602b      	str	r3, [r5, #0]
 8007944:	f7f9 f972 	bl	8000c2c <_sbrk>
 8007948:	1c43      	adds	r3, r0, #1
 800794a:	d102      	bne.n	8007952 <_sbrk_r+0x1a>
 800794c:	682b      	ldr	r3, [r5, #0]
 800794e:	b103      	cbz	r3, 8007952 <_sbrk_r+0x1a>
 8007950:	6023      	str	r3, [r4, #0]
 8007952:	bd38      	pop	{r3, r4, r5, pc}
 8007954:	20000a94 	.word	0x20000a94

08007958 <__errno>:
 8007958:	4b01      	ldr	r3, [pc, #4]	@ (8007960 <__errno+0x8>)
 800795a:	6818      	ldr	r0, [r3, #0]
 800795c:	4770      	bx	lr
 800795e:	bf00      	nop
 8007960:	2000002c 	.word	0x2000002c

08007964 <__libc_init_array>:
 8007964:	b570      	push	{r4, r5, r6, lr}
 8007966:	4d0d      	ldr	r5, [pc, #52]	@ (800799c <__libc_init_array+0x38>)
 8007968:	4c0d      	ldr	r4, [pc, #52]	@ (80079a0 <__libc_init_array+0x3c>)
 800796a:	1b64      	subs	r4, r4, r5
 800796c:	10a4      	asrs	r4, r4, #2
 800796e:	2600      	movs	r6, #0
 8007970:	42a6      	cmp	r6, r4
 8007972:	d109      	bne.n	8007988 <__libc_init_array+0x24>
 8007974:	4d0b      	ldr	r5, [pc, #44]	@ (80079a4 <__libc_init_array+0x40>)
 8007976:	4c0c      	ldr	r4, [pc, #48]	@ (80079a8 <__libc_init_array+0x44>)
 8007978:	f000 f864 	bl	8007a44 <_init>
 800797c:	1b64      	subs	r4, r4, r5
 800797e:	10a4      	asrs	r4, r4, #2
 8007980:	2600      	movs	r6, #0
 8007982:	42a6      	cmp	r6, r4
 8007984:	d105      	bne.n	8007992 <__libc_init_array+0x2e>
 8007986:	bd70      	pop	{r4, r5, r6, pc}
 8007988:	f855 3b04 	ldr.w	r3, [r5], #4
 800798c:	4798      	blx	r3
 800798e:	3601      	adds	r6, #1
 8007990:	e7ee      	b.n	8007970 <__libc_init_array+0xc>
 8007992:	f855 3b04 	ldr.w	r3, [r5], #4
 8007996:	4798      	blx	r3
 8007998:	3601      	adds	r6, #1
 800799a:	e7f2      	b.n	8007982 <__libc_init_array+0x1e>
 800799c:	08007a80 	.word	0x08007a80
 80079a0:	08007a80 	.word	0x08007a80
 80079a4:	08007a80 	.word	0x08007a80
 80079a8:	08007a84 	.word	0x08007a84

080079ac <__retarget_lock_acquire_recursive>:
 80079ac:	4770      	bx	lr

080079ae <__retarget_lock_release_recursive>:
 80079ae:	4770      	bx	lr

080079b0 <_free_r>:
 80079b0:	b538      	push	{r3, r4, r5, lr}
 80079b2:	4605      	mov	r5, r0
 80079b4:	2900      	cmp	r1, #0
 80079b6:	d041      	beq.n	8007a3c <_free_r+0x8c>
 80079b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80079bc:	1f0c      	subs	r4, r1, #4
 80079be:	2b00      	cmp	r3, #0
 80079c0:	bfb8      	it	lt
 80079c2:	18e4      	addlt	r4, r4, r3
 80079c4:	f7ff ffa4 	bl	8007910 <__malloc_lock>
 80079c8:	4a1d      	ldr	r2, [pc, #116]	@ (8007a40 <_free_r+0x90>)
 80079ca:	6813      	ldr	r3, [r2, #0]
 80079cc:	b933      	cbnz	r3, 80079dc <_free_r+0x2c>
 80079ce:	6063      	str	r3, [r4, #4]
 80079d0:	6014      	str	r4, [r2, #0]
 80079d2:	4628      	mov	r0, r5
 80079d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80079d8:	f7ff bfa0 	b.w	800791c <__malloc_unlock>
 80079dc:	42a3      	cmp	r3, r4
 80079de:	d908      	bls.n	80079f2 <_free_r+0x42>
 80079e0:	6820      	ldr	r0, [r4, #0]
 80079e2:	1821      	adds	r1, r4, r0
 80079e4:	428b      	cmp	r3, r1
 80079e6:	bf01      	itttt	eq
 80079e8:	6819      	ldreq	r1, [r3, #0]
 80079ea:	685b      	ldreq	r3, [r3, #4]
 80079ec:	1809      	addeq	r1, r1, r0
 80079ee:	6021      	streq	r1, [r4, #0]
 80079f0:	e7ed      	b.n	80079ce <_free_r+0x1e>
 80079f2:	461a      	mov	r2, r3
 80079f4:	685b      	ldr	r3, [r3, #4]
 80079f6:	b10b      	cbz	r3, 80079fc <_free_r+0x4c>
 80079f8:	42a3      	cmp	r3, r4
 80079fa:	d9fa      	bls.n	80079f2 <_free_r+0x42>
 80079fc:	6811      	ldr	r1, [r2, #0]
 80079fe:	1850      	adds	r0, r2, r1
 8007a00:	42a0      	cmp	r0, r4
 8007a02:	d10b      	bne.n	8007a1c <_free_r+0x6c>
 8007a04:	6820      	ldr	r0, [r4, #0]
 8007a06:	4401      	add	r1, r0
 8007a08:	1850      	adds	r0, r2, r1
 8007a0a:	4283      	cmp	r3, r0
 8007a0c:	6011      	str	r1, [r2, #0]
 8007a0e:	d1e0      	bne.n	80079d2 <_free_r+0x22>
 8007a10:	6818      	ldr	r0, [r3, #0]
 8007a12:	685b      	ldr	r3, [r3, #4]
 8007a14:	6053      	str	r3, [r2, #4]
 8007a16:	4408      	add	r0, r1
 8007a18:	6010      	str	r0, [r2, #0]
 8007a1a:	e7da      	b.n	80079d2 <_free_r+0x22>
 8007a1c:	d902      	bls.n	8007a24 <_free_r+0x74>
 8007a1e:	230c      	movs	r3, #12
 8007a20:	602b      	str	r3, [r5, #0]
 8007a22:	e7d6      	b.n	80079d2 <_free_r+0x22>
 8007a24:	6820      	ldr	r0, [r4, #0]
 8007a26:	1821      	adds	r1, r4, r0
 8007a28:	428b      	cmp	r3, r1
 8007a2a:	bf04      	itt	eq
 8007a2c:	6819      	ldreq	r1, [r3, #0]
 8007a2e:	685b      	ldreq	r3, [r3, #4]
 8007a30:	6063      	str	r3, [r4, #4]
 8007a32:	bf04      	itt	eq
 8007a34:	1809      	addeq	r1, r1, r0
 8007a36:	6021      	streq	r1, [r4, #0]
 8007a38:	6054      	str	r4, [r2, #4]
 8007a3a:	e7ca      	b.n	80079d2 <_free_r+0x22>
 8007a3c:	bd38      	pop	{r3, r4, r5, pc}
 8007a3e:	bf00      	nop
 8007a40:	20000958 	.word	0x20000958

08007a44 <_init>:
 8007a44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a46:	bf00      	nop
 8007a48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a4a:	bc08      	pop	{r3}
 8007a4c:	469e      	mov	lr, r3
 8007a4e:	4770      	bx	lr

08007a50 <_fini>:
 8007a50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a52:	bf00      	nop
 8007a54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a56:	bc08      	pop	{r3}
 8007a58:	469e      	mov	lr, r3
 8007a5a:	4770      	bx	lr
