# PipelinedMIPS

Implementation for controller, datapath, main-decoder and hazards control unit
for 5 stage pipline MIPS processor in SystemVerilog.
