vendor_name = ModelSim
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/component_test.bdf
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/IMEM.mif
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/DMEM.mif
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/registers.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/PC_reg.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/PC_inc.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_tristate_buffer.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_reg_en.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_reg.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_mux2.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_inc1.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_extend_mBits.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_decoder.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_cla4_adder.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_adder_subtraction_block.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/mux2.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/mux_2powMBits.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MIPS_RISK_SingleCycle_VARS.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MIPS_RISK_SingleCycle_instruction_breakdown.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MIPC_RISK_SimpleCPU.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MEM_Branch.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MainControlUnit.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/LU_Simple.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ID_CTRL_REG.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/half_adder.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/EX_ALU_Branch.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_flipflop_en.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_flipflop.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/CPU_Types.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/cla4_adder.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/bit8_mux_8Bits.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/AU_Simple.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ALUControlUnit.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ALU_Simple.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/component_test.vwf
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/component_test2.vwf
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/db/MIPS_RISK_PipelinedProcessor.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = component_test
instance = comp, \REG_data1[7]~output , REG_data1[7]~output, component_test, 1
instance = comp, \REG_data1[6]~output , REG_data1[6]~output, component_test, 1
instance = comp, \REG_data1[5]~output , REG_data1[5]~output, component_test, 1
instance = comp, \REG_data1[4]~output , REG_data1[4]~output, component_test, 1
instance = comp, \REG_data1[3]~output , REG_data1[3]~output, component_test, 1
instance = comp, \REG_data1[2]~output , REG_data1[2]~output, component_test, 1
instance = comp, \REG_data1[1]~output , REG_data1[1]~output, component_test, 1
instance = comp, \REG_data1[0]~output , REG_data1[0]~output, component_test, 1
instance = comp, \REG_data2[7]~output , REG_data2[7]~output, component_test, 1
instance = comp, \REG_data2[6]~output , REG_data2[6]~output, component_test, 1
instance = comp, \REG_data2[5]~output , REG_data2[5]~output, component_test, 1
instance = comp, \REG_data2[4]~output , REG_data2[4]~output, component_test, 1
instance = comp, \REG_data2[3]~output , REG_data2[3]~output, component_test, 1
instance = comp, \REG_data2[2]~output , REG_data2[2]~output, component_test, 1
instance = comp, \REG_data2[1]~output , REG_data2[1]~output, component_test, 1
instance = comp, \REG_data2[0]~output , REG_data2[0]~output, component_test, 1
instance = comp, \REG_write_outp~output , REG_write_outp~output, component_test, 1
instance = comp, \ALU_src~output , ALU_src~output, component_test, 1
instance = comp, \MEM_write~output , MEM_write~output, component_test, 1
instance = comp, \MEM_read~output , MEM_read~output, component_test, 1
instance = comp, \MEM_to_REG~output , MEM_to_REG~output, component_test, 1
instance = comp, \jump~output , jump~output, component_test, 1
instance = comp, \branch~output , branch~output, component_test, 1
instance = comp, \ALU_funct[5]~output , ALU_funct[5]~output, component_test, 1
instance = comp, \ALU_funct[4]~output , ALU_funct[4]~output, component_test, 1
instance = comp, \ALU_funct[3]~output , ALU_funct[3]~output, component_test, 1
instance = comp, \ALU_funct[2]~output , ALU_funct[2]~output, component_test, 1
instance = comp, \ALU_funct[1]~output , ALU_funct[1]~output, component_test, 1
instance = comp, \ALU_funct[0]~output , ALU_funct[0]~output, component_test, 1
instance = comp, \ALU_op[5]~output , ALU_op[5]~output, component_test, 1
instance = comp, \ALU_op[4]~output , ALU_op[4]~output, component_test, 1
instance = comp, \ALU_op[3]~output , ALU_op[3]~output, component_test, 1
instance = comp, \ALU_op[2]~output , ALU_op[2]~output, component_test, 1
instance = comp, \ALU_op[1]~output , ALU_op[1]~output, component_test, 1
instance = comp, \ALU_op[0]~output , ALU_op[0]~output, component_test, 1
instance = comp, \ALU_shamt[10]~output , ALU_shamt[10]~output, component_test, 1
instance = comp, \ALU_shamt[9]~output , ALU_shamt[9]~output, component_test, 1
instance = comp, \ALU_shamt[8]~output , ALU_shamt[8]~output, component_test, 1
instance = comp, \ALU_shamt[7]~output , ALU_shamt[7]~output, component_test, 1
instance = comp, \ALU_shamt[6]~output , ALU_shamt[6]~output, component_test, 1
instance = comp, \PC_branch_offset[31]~output , PC_branch_offset[31]~output, component_test, 1
instance = comp, \PC_branch_offset[30]~output , PC_branch_offset[30]~output, component_test, 1
instance = comp, \PC_branch_offset[29]~output , PC_branch_offset[29]~output, component_test, 1
instance = comp, \PC_branch_offset[28]~output , PC_branch_offset[28]~output, component_test, 1
instance = comp, \PC_branch_offset[27]~output , PC_branch_offset[27]~output, component_test, 1
instance = comp, \PC_branch_offset[26]~output , PC_branch_offset[26]~output, component_test, 1
instance = comp, \PC_branch_offset[25]~output , PC_branch_offset[25]~output, component_test, 1
instance = comp, \PC_branch_offset[24]~output , PC_branch_offset[24]~output, component_test, 1
instance = comp, \PC_branch_offset[23]~output , PC_branch_offset[23]~output, component_test, 1
instance = comp, \PC_branch_offset[22]~output , PC_branch_offset[22]~output, component_test, 1
instance = comp, \PC_branch_offset[21]~output , PC_branch_offset[21]~output, component_test, 1
instance = comp, \PC_branch_offset[20]~output , PC_branch_offset[20]~output, component_test, 1
instance = comp, \PC_branch_offset[19]~output , PC_branch_offset[19]~output, component_test, 1
instance = comp, \PC_branch_offset[18]~output , PC_branch_offset[18]~output, component_test, 1
instance = comp, \PC_branch_offset[17]~output , PC_branch_offset[17]~output, component_test, 1
instance = comp, \PC_branch_offset[16]~output , PC_branch_offset[16]~output, component_test, 1
instance = comp, \PC_branch_offset[15]~output , PC_branch_offset[15]~output, component_test, 1
instance = comp, \PC_branch_offset[14]~output , PC_branch_offset[14]~output, component_test, 1
instance = comp, \PC_branch_offset[13]~output , PC_branch_offset[13]~output, component_test, 1
instance = comp, \PC_branch_offset[12]~output , PC_branch_offset[12]~output, component_test, 1
instance = comp, \PC_branch_offset[11]~output , PC_branch_offset[11]~output, component_test, 1
instance = comp, \PC_branch_offset[10]~output , PC_branch_offset[10]~output, component_test, 1
instance = comp, \PC_branch_offset[9]~output , PC_branch_offset[9]~output, component_test, 1
instance = comp, \PC_branch_offset[8]~output , PC_branch_offset[8]~output, component_test, 1
instance = comp, \PC_branch_offset[7]~output , PC_branch_offset[7]~output, component_test, 1
instance = comp, \PC_branch_offset[6]~output , PC_branch_offset[6]~output, component_test, 1
instance = comp, \PC_branch_offset[5]~output , PC_branch_offset[5]~output, component_test, 1
instance = comp, \PC_branch_offset[4]~output , PC_branch_offset[4]~output, component_test, 1
instance = comp, \PC_branch_offset[3]~output , PC_branch_offset[3]~output, component_test, 1
instance = comp, \PC_branch_offset[2]~output , PC_branch_offset[2]~output, component_test, 1
instance = comp, \PC_branch_offset[1]~output , PC_branch_offset[1]~output, component_test, 1
instance = comp, \PC_branch_offset[0]~output , PC_branch_offset[0]~output, component_test, 1
instance = comp, \PC_jump[31]~output , PC_jump[31]~output, component_test, 1
instance = comp, \PC_jump[30]~output , PC_jump[30]~output, component_test, 1
instance = comp, \PC_jump[29]~output , PC_jump[29]~output, component_test, 1
instance = comp, \PC_jump[28]~output , PC_jump[28]~output, component_test, 1
instance = comp, \PC_jump[27]~output , PC_jump[27]~output, component_test, 1
instance = comp, \PC_jump[26]~output , PC_jump[26]~output, component_test, 1
instance = comp, \PC_jump[25]~output , PC_jump[25]~output, component_test, 1
instance = comp, \PC_jump[24]~output , PC_jump[24]~output, component_test, 1
instance = comp, \PC_jump[23]~output , PC_jump[23]~output, component_test, 1
instance = comp, \PC_jump[22]~output , PC_jump[22]~output, component_test, 1
instance = comp, \PC_jump[21]~output , PC_jump[21]~output, component_test, 1
instance = comp, \PC_jump[20]~output , PC_jump[20]~output, component_test, 1
instance = comp, \PC_jump[19]~output , PC_jump[19]~output, component_test, 1
instance = comp, \PC_jump[18]~output , PC_jump[18]~output, component_test, 1
instance = comp, \PC_jump[17]~output , PC_jump[17]~output, component_test, 1
instance = comp, \PC_jump[16]~output , PC_jump[16]~output, component_test, 1
instance = comp, \PC_jump[15]~output , PC_jump[15]~output, component_test, 1
instance = comp, \PC_jump[14]~output , PC_jump[14]~output, component_test, 1
instance = comp, \PC_jump[13]~output , PC_jump[13]~output, component_test, 1
instance = comp, \PC_jump[12]~output , PC_jump[12]~output, component_test, 1
instance = comp, \PC_jump[11]~output , PC_jump[11]~output, component_test, 1
instance = comp, \PC_jump[10]~output , PC_jump[10]~output, component_test, 1
instance = comp, \PC_jump[9]~output , PC_jump[9]~output, component_test, 1
instance = comp, \PC_jump[8]~output , PC_jump[8]~output, component_test, 1
instance = comp, \PC_jump[7]~output , PC_jump[7]~output, component_test, 1
instance = comp, \PC_jump[6]~output , PC_jump[6]~output, component_test, 1
instance = comp, \PC_jump[5]~output , PC_jump[5]~output, component_test, 1
instance = comp, \PC_jump[4]~output , PC_jump[4]~output, component_test, 1
instance = comp, \PC_jump[3]~output , PC_jump[3]~output, component_test, 1
instance = comp, \PC_jump[2]~output , PC_jump[2]~output, component_test, 1
instance = comp, \PC_jump[1]~output , PC_jump[1]~output, component_test, 1
instance = comp, \PC_jump[0]~output , PC_jump[0]~output, component_test, 1
instance = comp, \REG_write_adr_outp[2]~output , REG_write_adr_outp[2]~output, component_test, 1
instance = comp, \REG_write_adr_outp[1]~output , REG_write_adr_outp[1]~output, component_test, 1
instance = comp, \REG_write_adr_outp[0]~output , REG_write_adr_outp[0]~output, component_test, 1
instance = comp, \instruction[21]~input , instruction[21]~input, component_test, 1
instance = comp, \instruction[22]~input , instruction[22]~input, component_test, 1
instance = comp, \instruction[23]~input , instruction[23]~input, component_test, 1
instance = comp, \inst|registers|dec1|Equal0~1 , inst|registers|dec1|Equal0~1, component_test, 1
instance = comp, \inst|registers|dec1|Equal0~0 , inst|registers|dec1|Equal0~0, component_test, 1
instance = comp, \clk~input , clk~input, component_test, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, component_test, 1
instance = comp, \REG_write_data_inp[7]~input , REG_write_data_inp[7]~input, component_test, 1
instance = comp, \global_reset~input , global_reset~input, component_test, 1
instance = comp, \global_reset~inputclkctrl , global_reset~inputclkctrl, component_test, 1
instance = comp, \instruction[12]~input , instruction[12]~input, component_test, 1
instance = comp, \instruction[28]~input , instruction[28]~input, component_test, 1
instance = comp, \instruction[17]~input , instruction[17]~input, component_test, 1
instance = comp, \instruction[27]~input , instruction[27]~input, component_test, 1
instance = comp, \inst|REG_mux|tsb0|loop0:1:tsb|outp~0 , inst|REG_mux|tsb0|\loop0:1:tsb|outp~0, component_test, 1
instance = comp, \instruction[13]~input , instruction[13]~input, component_test, 1
instance = comp, \instruction[18]~input , instruction[18]~input, component_test, 1
instance = comp, \inst|REG_mux|tsb0|loop0:2:tsb|outp~0 , inst|REG_mux|tsb0|\loop0:2:tsb|outp~0, component_test, 1
instance = comp, \REG_write_inp~input , REG_write_inp~input, component_test, 1
instance = comp, \instruction[11]~input , instruction[11]~input, component_test, 1
instance = comp, \instruction[16]~input , instruction[16]~input, component_test, 1
instance = comp, \inst|REG_mux|tsb0|loop0:0:tsb|outp~0 , inst|REG_mux|tsb0|\loop0:0:tsb|outp~0, component_test, 1
instance = comp, \inst|registers|decode|Equal0~0 , inst|registers|decode|Equal0~0, component_test, 1
instance = comp, \inst|registers|loop0:0:reg|loop0:7:dff|master|q_t , inst|registers|\loop0:0:reg|\loop0:7:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:0:reg|loop0:7:dff|slave|q_t , inst|registers|\loop0:0:reg|\loop0:7:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop0:1:reg|loop0:7:dff|master|q_t~feeder , inst|registers|\loop0:1:reg|\loop0:7:dff|master|q_t~feeder, component_test, 1
instance = comp, \inst|registers|decode|Equal0~1 , inst|registers|decode|Equal0~1, component_test, 1
instance = comp, \inst|registers|loop0:1:reg|loop0:7:dff|master|q_t , inst|registers|\loop0:1:reg|\loop0:7:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:1:reg|loop0:7:dff|slave|q_t , inst|registers|\loop0:1:reg|\loop0:7:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop1:0:tsb1|loop0:7:tsb|outp~1 , inst|registers|\loop1:0:tsb1|\loop0:7:tsb|outp~1, component_test, 1
instance = comp, \inst|registers|dec1|Equal0~3 , inst|registers|dec1|Equal0~3, component_test, 1
instance = comp, \inst|registers|loop0:3:reg|loop0:7:dff|master|q_t~feeder , inst|registers|\loop0:3:reg|\loop0:7:dff|master|q_t~feeder, component_test, 1
instance = comp, \inst|registers|decode|Equal0~3 , inst|registers|decode|Equal0~3, component_test, 1
instance = comp, \inst|registers|loop0:3:reg|loop0:7:dff|master|q_t , inst|registers|\loop0:3:reg|\loop0:7:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:3:reg|loop0:7:dff|slave|q_t~feeder , inst|registers|\loop0:3:reg|\loop0:7:dff|slave|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:3:reg|loop0:7:dff|slave|q_t , inst|registers|\loop0:3:reg|\loop0:7:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|dec1|Equal0~2 , inst|registers|dec1|Equal0~2, component_test, 1
instance = comp, \inst|registers|decode|Equal0~2 , inst|registers|decode|Equal0~2, component_test, 1
instance = comp, \inst|registers|loop0:2:reg|loop0:7:dff|master|q_t , inst|registers|\loop0:2:reg|\loop0:7:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:2:reg|loop0:7:dff|slave|q_t , inst|registers|\loop0:2:reg|\loop0:7:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop1:0:tsb1|loop0:7:tsb|outp~2 , inst|registers|\loop1:0:tsb1|\loop0:7:tsb|outp~2, component_test, 1
instance = comp, \inst|registers|loop0:7:reg|loop0:7:dff|master|q_t~feeder , inst|registers|\loop0:7:reg|\loop0:7:dff|master|q_t~feeder, component_test, 1
instance = comp, \inst|registers|decode|Equal0~7 , inst|registers|decode|Equal0~7, component_test, 1
instance = comp, \inst|registers|loop0:7:reg|loop0:7:dff|master|q_t , inst|registers|\loop0:7:reg|\loop0:7:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:7:reg|loop0:7:dff|slave|q_t , inst|registers|\loop0:7:reg|\loop0:7:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|dec1|Equal0~6 , inst|registers|dec1|Equal0~6, component_test, 1
instance = comp, \inst|registers|loop0:6:reg|loop0:7:dff|master|q_t~feeder , inst|registers|\loop0:6:reg|\loop0:7:dff|master|q_t~feeder, component_test, 1
instance = comp, \inst|registers|decode|Equal0~6 , inst|registers|decode|Equal0~6, component_test, 1
instance = comp, \inst|registers|loop0:6:reg|loop0:7:dff|master|q_t , inst|registers|\loop0:6:reg|\loop0:7:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:6:reg|loop0:7:dff|slave|q_t , inst|registers|\loop0:6:reg|\loop0:7:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|dec1|Equal0~7 , inst|registers|dec1|Equal0~7, component_test, 1
instance = comp, \inst|registers|loop1:0:tsb1|loop0:7:tsb|outp~4 , inst|registers|\loop1:0:tsb1|\loop0:7:tsb|outp~4, component_test, 1
instance = comp, \inst|registers|loop0:4:reg|loop0:7:dff|master|q_t~feeder , inst|registers|\loop0:4:reg|\loop0:7:dff|master|q_t~feeder, component_test, 1
instance = comp, \inst|registers|decode|Equal0~4 , inst|registers|decode|Equal0~4, component_test, 1
instance = comp, \inst|registers|loop0:4:reg|loop0:7:dff|master|q_t , inst|registers|\loop0:4:reg|\loop0:7:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:4:reg|loop0:7:dff|slave|q_t~feeder , inst|registers|\loop0:4:reg|\loop0:7:dff|slave|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:4:reg|loop0:7:dff|slave|q_t , inst|registers|\loop0:4:reg|\loop0:7:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|dec1|Equal0~4 , inst|registers|dec1|Equal0~4, component_test, 1
instance = comp, \inst|registers|dec1|Equal0~5 , inst|registers|dec1|Equal0~5, component_test, 1
instance = comp, \inst|registers|loop0:5:reg|loop0:7:dff|master|q_t~feeder , inst|registers|\loop0:5:reg|\loop0:7:dff|master|q_t~feeder, component_test, 1
instance = comp, \inst|registers|decode|Equal0~5 , inst|registers|decode|Equal0~5, component_test, 1
instance = comp, \inst|registers|loop0:5:reg|loop0:7:dff|master|q_t , inst|registers|\loop0:5:reg|\loop0:7:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:5:reg|loop0:7:dff|slave|q_t~feeder , inst|registers|\loop0:5:reg|\loop0:7:dff|slave|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:5:reg|loop0:7:dff|slave|q_t , inst|registers|\loop0:5:reg|\loop0:7:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop1:0:tsb1|loop0:7:tsb|outp~3 , inst|registers|\loop1:0:tsb1|\loop0:7:tsb|outp~3, component_test, 1
instance = comp, \inst|registers|loop1:0:tsb1|loop0:7:tsb|outp~5 , inst|registers|\loop1:0:tsb1|\loop0:7:tsb|outp~5, component_test, 1
instance = comp, \REG_write_data_inp[6]~input , REG_write_data_inp[6]~input, component_test, 1
instance = comp, \inst|registers|loop0:4:reg|loop0:6:dff|master|q_t , inst|registers|\loop0:4:reg|\loop0:6:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:4:reg|loop0:6:dff|slave|q_t , inst|registers|\loop0:4:reg|\loop0:6:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop0:5:reg|loop0:6:dff|master|q_t~feeder , inst|registers|\loop0:5:reg|\loop0:6:dff|master|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:5:reg|loop0:6:dff|master|q_t , inst|registers|\loop0:5:reg|\loop0:6:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:5:reg|loop0:6:dff|slave|q_t~feeder , inst|registers|\loop0:5:reg|\loop0:6:dff|slave|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:5:reg|loop0:6:dff|slave|q_t , inst|registers|\loop0:5:reg|\loop0:6:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop1:0:tsb1|loop0:6:tsb|outp~3 , inst|registers|\loop1:0:tsb1|\loop0:6:tsb|outp~3, component_test, 1
instance = comp, \inst|registers|loop0:1:reg|loop0:6:dff|master|q_t , inst|registers|\loop0:1:reg|\loop0:6:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:1:reg|loop0:6:dff|slave|q_t , inst|registers|\loop0:1:reg|\loop0:6:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop0:0:reg|loop0:6:dff|master|q_t~feeder , inst|registers|\loop0:0:reg|\loop0:6:dff|master|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:0:reg|loop0:6:dff|master|q_t , inst|registers|\loop0:0:reg|\loop0:6:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:0:reg|loop0:6:dff|slave|q_t , inst|registers|\loop0:0:reg|\loop0:6:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop1:0:tsb1|loop0:6:tsb|outp~1 , inst|registers|\loop1:0:tsb1|\loop0:6:tsb|outp~1, component_test, 1
instance = comp, \inst|registers|loop0:7:reg|loop0:6:dff|master|q_t , inst|registers|\loop0:7:reg|\loop0:6:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:7:reg|loop0:6:dff|slave|q_t , inst|registers|\loop0:7:reg|\loop0:6:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop0:6:reg|loop0:6:dff|master|q_t , inst|registers|\loop0:6:reg|\loop0:6:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:6:reg|loop0:6:dff|slave|q_t , inst|registers|\loop0:6:reg|\loop0:6:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop1:0:tsb1|loop0:6:tsb|outp~4 , inst|registers|\loop1:0:tsb1|\loop0:6:tsb|outp~4, component_test, 1
instance = comp, \inst|registers|loop0:3:reg|loop0:6:dff|master|q_t , inst|registers|\loop0:3:reg|\loop0:6:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:3:reg|loop0:6:dff|slave|q_t~feeder , inst|registers|\loop0:3:reg|\loop0:6:dff|slave|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:3:reg|loop0:6:dff|slave|q_t , inst|registers|\loop0:3:reg|\loop0:6:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop0:2:reg|loop0:6:dff|master|q_t , inst|registers|\loop0:2:reg|\loop0:6:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:2:reg|loop0:6:dff|slave|q_t , inst|registers|\loop0:2:reg|\loop0:6:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop1:0:tsb1|loop0:6:tsb|outp~2 , inst|registers|\loop1:0:tsb1|\loop0:6:tsb|outp~2, component_test, 1
instance = comp, \inst|registers|loop1:0:tsb1|loop0:6:tsb|outp~5 , inst|registers|\loop1:0:tsb1|\loop0:6:tsb|outp~5, component_test, 1
instance = comp, \REG_write_data_inp[5]~input , REG_write_data_inp[5]~input, component_test, 1
instance = comp, \inst|registers|loop0:4:reg|loop0:5:dff|master|q_t~feeder , inst|registers|\loop0:4:reg|\loop0:5:dff|master|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:4:reg|loop0:5:dff|master|q_t , inst|registers|\loop0:4:reg|\loop0:5:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:4:reg|loop0:5:dff|slave|q_t , inst|registers|\loop0:4:reg|\loop0:5:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop0:5:reg|loop0:5:dff|master|q_t , inst|registers|\loop0:5:reg|\loop0:5:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:5:reg|loop0:5:dff|slave|q_t~feeder , inst|registers|\loop0:5:reg|\loop0:5:dff|slave|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:5:reg|loop0:5:dff|slave|q_t , inst|registers|\loop0:5:reg|\loop0:5:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop1:0:tsb1|loop0:5:tsb|outp~3 , inst|registers|\loop1:0:tsb1|\loop0:5:tsb|outp~3, component_test, 1
instance = comp, \inst|registers|loop0:7:reg|loop0:5:dff|master|q_t , inst|registers|\loop0:7:reg|\loop0:5:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:7:reg|loop0:5:dff|slave|q_t~feeder , inst|registers|\loop0:7:reg|\loop0:5:dff|slave|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:7:reg|loop0:5:dff|slave|q_t , inst|registers|\loop0:7:reg|\loop0:5:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop0:6:reg|loop0:5:dff|master|q_t~feeder , inst|registers|\loop0:6:reg|\loop0:5:dff|master|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:6:reg|loop0:5:dff|master|q_t , inst|registers|\loop0:6:reg|\loop0:5:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:6:reg|loop0:5:dff|slave|q_t~feeder , inst|registers|\loop0:6:reg|\loop0:5:dff|slave|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:6:reg|loop0:5:dff|slave|q_t , inst|registers|\loop0:6:reg|\loop0:5:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop1:0:tsb1|loop0:5:tsb|outp~4 , inst|registers|\loop1:0:tsb1|\loop0:5:tsb|outp~4, component_test, 1
instance = comp, \inst|registers|loop0:3:reg|loop0:5:dff|master|q_t~feeder , inst|registers|\loop0:3:reg|\loop0:5:dff|master|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:3:reg|loop0:5:dff|master|q_t , inst|registers|\loop0:3:reg|\loop0:5:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:3:reg|loop0:5:dff|slave|q_t~feeder , inst|registers|\loop0:3:reg|\loop0:5:dff|slave|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:3:reg|loop0:5:dff|slave|q_t , inst|registers|\loop0:3:reg|\loop0:5:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop0:2:reg|loop0:5:dff|master|q_t , inst|registers|\loop0:2:reg|\loop0:5:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:2:reg|loop0:5:dff|slave|q_t , inst|registers|\loop0:2:reg|\loop0:5:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop1:0:tsb1|loop0:5:tsb|outp~2 , inst|registers|\loop1:0:tsb1|\loop0:5:tsb|outp~2, component_test, 1
instance = comp, \inst|registers|loop0:1:reg|loop0:5:dff|master|q_t , inst|registers|\loop0:1:reg|\loop0:5:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:1:reg|loop0:5:dff|slave|q_t , inst|registers|\loop0:1:reg|\loop0:5:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop0:0:reg|loop0:5:dff|master|q_t~feeder , inst|registers|\loop0:0:reg|\loop0:5:dff|master|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:0:reg|loop0:5:dff|master|q_t , inst|registers|\loop0:0:reg|\loop0:5:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:0:reg|loop0:5:dff|slave|q_t , inst|registers|\loop0:0:reg|\loop0:5:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop1:0:tsb1|loop0:5:tsb|outp~1 , inst|registers|\loop1:0:tsb1|\loop0:5:tsb|outp~1, component_test, 1
instance = comp, \inst|registers|loop1:0:tsb1|loop0:5:tsb|outp~5 , inst|registers|\loop1:0:tsb1|\loop0:5:tsb|outp~5, component_test, 1
instance = comp, \REG_write_data_inp[4]~input , REG_write_data_inp[4]~input, component_test, 1
instance = comp, \inst|registers|loop0:1:reg|loop0:4:dff|master|q_t~feeder , inst|registers|\loop0:1:reg|\loop0:4:dff|master|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:1:reg|loop0:4:dff|master|q_t , inst|registers|\loop0:1:reg|\loop0:4:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:1:reg|loop0:4:dff|slave|q_t , inst|registers|\loop0:1:reg|\loop0:4:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop0:0:reg|loop0:4:dff|master|q_t~feeder , inst|registers|\loop0:0:reg|\loop0:4:dff|master|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:0:reg|loop0:4:dff|master|q_t , inst|registers|\loop0:0:reg|\loop0:4:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:0:reg|loop0:4:dff|slave|q_t , inst|registers|\loop0:0:reg|\loop0:4:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop1:0:tsb1|loop0:4:tsb|outp~1 , inst|registers|\loop1:0:tsb1|\loop0:4:tsb|outp~1, component_test, 1
instance = comp, \inst|registers|loop0:7:reg|loop0:4:dff|master|q_t~feeder , inst|registers|\loop0:7:reg|\loop0:4:dff|master|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:7:reg|loop0:4:dff|master|q_t , inst|registers|\loop0:7:reg|\loop0:4:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:7:reg|loop0:4:dff|slave|q_t , inst|registers|\loop0:7:reg|\loop0:4:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop0:6:reg|loop0:4:dff|master|q_t~feeder , inst|registers|\loop0:6:reg|\loop0:4:dff|master|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:6:reg|loop0:4:dff|master|q_t , inst|registers|\loop0:6:reg|\loop0:4:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:6:reg|loop0:4:dff|slave|q_t , inst|registers|\loop0:6:reg|\loop0:4:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop1:0:tsb1|loop0:4:tsb|outp~4 , inst|registers|\loop1:0:tsb1|\loop0:4:tsb|outp~4, component_test, 1
instance = comp, \inst|registers|loop0:3:reg|loop0:4:dff|master|q_t~feeder , inst|registers|\loop0:3:reg|\loop0:4:dff|master|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:3:reg|loop0:4:dff|master|q_t , inst|registers|\loop0:3:reg|\loop0:4:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:3:reg|loop0:4:dff|slave|q_t~feeder , inst|registers|\loop0:3:reg|\loop0:4:dff|slave|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:3:reg|loop0:4:dff|slave|q_t , inst|registers|\loop0:3:reg|\loop0:4:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop0:2:reg|loop0:4:dff|master|q_t~feeder , inst|registers|\loop0:2:reg|\loop0:4:dff|master|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:2:reg|loop0:4:dff|master|q_t , inst|registers|\loop0:2:reg|\loop0:4:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:2:reg|loop0:4:dff|slave|q_t , inst|registers|\loop0:2:reg|\loop0:4:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop1:0:tsb1|loop0:4:tsb|outp~2 , inst|registers|\loop1:0:tsb1|\loop0:4:tsb|outp~2, component_test, 1
instance = comp, \inst|registers|loop0:5:reg|loop0:4:dff|master|q_t , inst|registers|\loop0:5:reg|\loop0:4:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:5:reg|loop0:4:dff|slave|q_t , inst|registers|\loop0:5:reg|\loop0:4:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop0:4:reg|loop0:4:dff|master|q_t , inst|registers|\loop0:4:reg|\loop0:4:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:4:reg|loop0:4:dff|slave|q_t , inst|registers|\loop0:4:reg|\loop0:4:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop1:0:tsb1|loop0:4:tsb|outp~3 , inst|registers|\loop1:0:tsb1|\loop0:4:tsb|outp~3, component_test, 1
instance = comp, \inst|registers|loop1:0:tsb1|loop0:4:tsb|outp~5 , inst|registers|\loop1:0:tsb1|\loop0:4:tsb|outp~5, component_test, 1
instance = comp, \REG_write_data_inp[3]~input , REG_write_data_inp[3]~input, component_test, 1
instance = comp, \inst|registers|loop0:5:reg|loop0:3:dff|master|q_t , inst|registers|\loop0:5:reg|\loop0:3:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:5:reg|loop0:3:dff|slave|q_t , inst|registers|\loop0:5:reg|\loop0:3:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop0:4:reg|loop0:3:dff|master|q_t~feeder , inst|registers|\loop0:4:reg|\loop0:3:dff|master|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:4:reg|loop0:3:dff|master|q_t , inst|registers|\loop0:4:reg|\loop0:3:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:4:reg|loop0:3:dff|slave|q_t , inst|registers|\loop0:4:reg|\loop0:3:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop1:0:tsb1|loop0:3:tsb|outp~3 , inst|registers|\loop1:0:tsb1|\loop0:3:tsb|outp~3, component_test, 1
instance = comp, \inst|registers|loop0:3:reg|loop0:3:dff|master|q_t~feeder , inst|registers|\loop0:3:reg|\loop0:3:dff|master|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:3:reg|loop0:3:dff|master|q_t , inst|registers|\loop0:3:reg|\loop0:3:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:3:reg|loop0:3:dff|slave|q_t~feeder , inst|registers|\loop0:3:reg|\loop0:3:dff|slave|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:3:reg|loop0:3:dff|slave|q_t , inst|registers|\loop0:3:reg|\loop0:3:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop0:2:reg|loop0:3:dff|master|q_t~feeder , inst|registers|\loop0:2:reg|\loop0:3:dff|master|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:2:reg|loop0:3:dff|master|q_t , inst|registers|\loop0:2:reg|\loop0:3:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:2:reg|loop0:3:dff|slave|q_t , inst|registers|\loop0:2:reg|\loop0:3:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop1:0:tsb1|loop0:3:tsb|outp~2 , inst|registers|\loop1:0:tsb1|\loop0:3:tsb|outp~2, component_test, 1
instance = comp, \inst|registers|loop0:1:reg|loop0:3:dff|master|q_t~feeder , inst|registers|\loop0:1:reg|\loop0:3:dff|master|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:1:reg|loop0:3:dff|master|q_t , inst|registers|\loop0:1:reg|\loop0:3:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:1:reg|loop0:3:dff|slave|q_t , inst|registers|\loop0:1:reg|\loop0:3:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop0:0:reg|loop0:3:dff|master|q_t~feeder , inst|registers|\loop0:0:reg|\loop0:3:dff|master|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:0:reg|loop0:3:dff|master|q_t , inst|registers|\loop0:0:reg|\loop0:3:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:0:reg|loop0:3:dff|slave|q_t , inst|registers|\loop0:0:reg|\loop0:3:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop1:0:tsb1|loop0:3:tsb|outp~1 , inst|registers|\loop1:0:tsb1|\loop0:3:tsb|outp~1, component_test, 1
instance = comp, \inst|registers|loop0:7:reg|loop0:3:dff|master|q_t~feeder , inst|registers|\loop0:7:reg|\loop0:3:dff|master|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:7:reg|loop0:3:dff|master|q_t , inst|registers|\loop0:7:reg|\loop0:3:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:7:reg|loop0:3:dff|slave|q_t , inst|registers|\loop0:7:reg|\loop0:3:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop0:6:reg|loop0:3:dff|master|q_t~feeder , inst|registers|\loop0:6:reg|\loop0:3:dff|master|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:6:reg|loop0:3:dff|master|q_t , inst|registers|\loop0:6:reg|\loop0:3:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:6:reg|loop0:3:dff|slave|q_t , inst|registers|\loop0:6:reg|\loop0:3:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop1:0:tsb1|loop0:3:tsb|outp~4 , inst|registers|\loop1:0:tsb1|\loop0:3:tsb|outp~4, component_test, 1
instance = comp, \inst|registers|loop1:0:tsb1|loop0:3:tsb|outp~5 , inst|registers|\loop1:0:tsb1|\loop0:3:tsb|outp~5, component_test, 1
instance = comp, \REG_write_data_inp[2]~input , REG_write_data_inp[2]~input, component_test, 1
instance = comp, \inst|registers|loop0:5:reg|loop0:2:dff|master|q_t~feeder , inst|registers|\loop0:5:reg|\loop0:2:dff|master|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:5:reg|loop0:2:dff|master|q_t , inst|registers|\loop0:5:reg|\loop0:2:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:5:reg|loop0:2:dff|slave|q_t , inst|registers|\loop0:5:reg|\loop0:2:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop0:4:reg|loop0:2:dff|master|q_t~feeder , inst|registers|\loop0:4:reg|\loop0:2:dff|master|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:4:reg|loop0:2:dff|master|q_t , inst|registers|\loop0:4:reg|\loop0:2:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:4:reg|loop0:2:dff|slave|q_t , inst|registers|\loop0:4:reg|\loop0:2:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop1:0:tsb1|loop0:2:tsb|outp~3 , inst|registers|\loop1:0:tsb1|\loop0:2:tsb|outp~3, component_test, 1
instance = comp, \inst|registers|loop0:7:reg|loop0:2:dff|master|q_t , inst|registers|\loop0:7:reg|\loop0:2:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:7:reg|loop0:2:dff|slave|q_t~feeder , inst|registers|\loop0:7:reg|\loop0:2:dff|slave|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:7:reg|loop0:2:dff|slave|q_t , inst|registers|\loop0:7:reg|\loop0:2:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop0:6:reg|loop0:2:dff|master|q_t~feeder , inst|registers|\loop0:6:reg|\loop0:2:dff|master|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:6:reg|loop0:2:dff|master|q_t , inst|registers|\loop0:6:reg|\loop0:2:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:6:reg|loop0:2:dff|slave|q_t~feeder , inst|registers|\loop0:6:reg|\loop0:2:dff|slave|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:6:reg|loop0:2:dff|slave|q_t , inst|registers|\loop0:6:reg|\loop0:2:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop1:0:tsb1|loop0:2:tsb|outp~4 , inst|registers|\loop1:0:tsb1|\loop0:2:tsb|outp~4, component_test, 1
instance = comp, \inst|registers|loop0:3:reg|loop0:2:dff|master|q_t , inst|registers|\loop0:3:reg|\loop0:2:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:3:reg|loop0:2:dff|slave|q_t~feeder , inst|registers|\loop0:3:reg|\loop0:2:dff|slave|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:3:reg|loop0:2:dff|slave|q_t , inst|registers|\loop0:3:reg|\loop0:2:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop0:2:reg|loop0:2:dff|master|q_t~feeder , inst|registers|\loop0:2:reg|\loop0:2:dff|master|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:2:reg|loop0:2:dff|master|q_t , inst|registers|\loop0:2:reg|\loop0:2:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:2:reg|loop0:2:dff|slave|q_t~feeder , inst|registers|\loop0:2:reg|\loop0:2:dff|slave|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:2:reg|loop0:2:dff|slave|q_t , inst|registers|\loop0:2:reg|\loop0:2:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop1:0:tsb1|loop0:2:tsb|outp~2 , inst|registers|\loop1:0:tsb1|\loop0:2:tsb|outp~2, component_test, 1
instance = comp, \inst|registers|loop0:0:reg|loop0:2:dff|master|q_t , inst|registers|\loop0:0:reg|\loop0:2:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:0:reg|loop0:2:dff|slave|q_t~feeder , inst|registers|\loop0:0:reg|\loop0:2:dff|slave|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:0:reg|loop0:2:dff|slave|q_t , inst|registers|\loop0:0:reg|\loop0:2:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop0:1:reg|loop0:2:dff|master|q_t , inst|registers|\loop0:1:reg|\loop0:2:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:1:reg|loop0:2:dff|slave|q_t , inst|registers|\loop0:1:reg|\loop0:2:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop1:0:tsb1|loop0:2:tsb|outp~1 , inst|registers|\loop1:0:tsb1|\loop0:2:tsb|outp~1, component_test, 1
instance = comp, \inst|registers|loop1:0:tsb1|loop0:2:tsb|outp~5 , inst|registers|\loop1:0:tsb1|\loop0:2:tsb|outp~5, component_test, 1
instance = comp, \REG_write_data_inp[1]~input , REG_write_data_inp[1]~input, component_test, 1
instance = comp, \inst|registers|loop0:7:reg|loop0:1:dff|master|q_t~feeder , inst|registers|\loop0:7:reg|\loop0:1:dff|master|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:7:reg|loop0:1:dff|master|q_t , inst|registers|\loop0:7:reg|\loop0:1:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:7:reg|loop0:1:dff|slave|q_t~feeder , inst|registers|\loop0:7:reg|\loop0:1:dff|slave|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:7:reg|loop0:1:dff|slave|q_t , inst|registers|\loop0:7:reg|\loop0:1:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop0:6:reg|loop0:1:dff|master|q_t~feeder , inst|registers|\loop0:6:reg|\loop0:1:dff|master|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:6:reg|loop0:1:dff|master|q_t , inst|registers|\loop0:6:reg|\loop0:1:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:6:reg|loop0:1:dff|slave|q_t~feeder , inst|registers|\loop0:6:reg|\loop0:1:dff|slave|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:6:reg|loop0:1:dff|slave|q_t , inst|registers|\loop0:6:reg|\loop0:1:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop1:0:tsb1|loop0:1:tsb|outp~4 , inst|registers|\loop1:0:tsb1|\loop0:1:tsb|outp~4, component_test, 1
instance = comp, \inst|registers|loop0:2:reg|loop0:1:dff|master|q_t~feeder , inst|registers|\loop0:2:reg|\loop0:1:dff|master|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:2:reg|loop0:1:dff|master|q_t , inst|registers|\loop0:2:reg|\loop0:1:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:2:reg|loop0:1:dff|slave|q_t , inst|registers|\loop0:2:reg|\loop0:1:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop0:3:reg|loop0:1:dff|master|q_t , inst|registers|\loop0:3:reg|\loop0:1:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:3:reg|loop0:1:dff|slave|q_t , inst|registers|\loop0:3:reg|\loop0:1:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop1:0:tsb1|loop0:1:tsb|outp~2 , inst|registers|\loop1:0:tsb1|\loop0:1:tsb|outp~2, component_test, 1
instance = comp, \inst|registers|loop0:5:reg|loop0:1:dff|master|q_t~feeder , inst|registers|\loop0:5:reg|\loop0:1:dff|master|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:5:reg|loop0:1:dff|master|q_t , inst|registers|\loop0:5:reg|\loop0:1:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:5:reg|loop0:1:dff|slave|q_t~feeder , inst|registers|\loop0:5:reg|\loop0:1:dff|slave|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:5:reg|loop0:1:dff|slave|q_t , inst|registers|\loop0:5:reg|\loop0:1:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop0:4:reg|loop0:1:dff|master|q_t , inst|registers|\loop0:4:reg|\loop0:1:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:4:reg|loop0:1:dff|slave|q_t , inst|registers|\loop0:4:reg|\loop0:1:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop1:0:tsb1|loop0:1:tsb|outp~3 , inst|registers|\loop1:0:tsb1|\loop0:1:tsb|outp~3, component_test, 1
instance = comp, \inst|registers|loop0:0:reg|loop0:1:dff|master|q_t~feeder , inst|registers|\loop0:0:reg|\loop0:1:dff|master|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:0:reg|loop0:1:dff|master|q_t , inst|registers|\loop0:0:reg|\loop0:1:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:0:reg|loop0:1:dff|slave|q_t , inst|registers|\loop0:0:reg|\loop0:1:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop0:1:reg|loop0:1:dff|master|q_t , inst|registers|\loop0:1:reg|\loop0:1:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:1:reg|loop0:1:dff|slave|q_t~feeder , inst|registers|\loop0:1:reg|\loop0:1:dff|slave|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:1:reg|loop0:1:dff|slave|q_t , inst|registers|\loop0:1:reg|\loop0:1:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop1:0:tsb1|loop0:1:tsb|outp~1 , inst|registers|\loop1:0:tsb1|\loop0:1:tsb|outp~1, component_test, 1
instance = comp, \inst|registers|loop1:0:tsb1|loop0:1:tsb|outp~5 , inst|registers|\loop1:0:tsb1|\loop0:1:tsb|outp~5, component_test, 1
instance = comp, \REG_write_data_inp[0]~input , REG_write_data_inp[0]~input, component_test, 1
instance = comp, \inst|registers|loop0:1:reg|loop0:0:dff|master|q_t~feeder , inst|registers|\loop0:1:reg|\loop0:0:dff|master|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:1:reg|loop0:0:dff|master|q_t , inst|registers|\loop0:1:reg|\loop0:0:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:1:reg|loop0:0:dff|slave|q_t , inst|registers|\loop0:1:reg|\loop0:0:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop0:0:reg|loop0:0:dff|master|q_t , inst|registers|\loop0:0:reg|\loop0:0:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:0:reg|loop0:0:dff|slave|q_t , inst|registers|\loop0:0:reg|\loop0:0:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop1:0:tsb1|loop0:0:tsb|outp~1 , inst|registers|\loop1:0:tsb1|\loop0:0:tsb|outp~1, component_test, 1
instance = comp, \inst|registers|loop0:4:reg|loop0:0:dff|master|q_t~feeder , inst|registers|\loop0:4:reg|\loop0:0:dff|master|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:4:reg|loop0:0:dff|master|q_t , inst|registers|\loop0:4:reg|\loop0:0:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:4:reg|loop0:0:dff|slave|q_t~feeder , inst|registers|\loop0:4:reg|\loop0:0:dff|slave|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:4:reg|loop0:0:dff|slave|q_t , inst|registers|\loop0:4:reg|\loop0:0:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop0:5:reg|loop0:0:dff|master|q_t~feeder , inst|registers|\loop0:5:reg|\loop0:0:dff|master|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:5:reg|loop0:0:dff|master|q_t , inst|registers|\loop0:5:reg|\loop0:0:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:5:reg|loop0:0:dff|slave|q_t , inst|registers|\loop0:5:reg|\loop0:0:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop1:0:tsb1|loop0:0:tsb|outp~3 , inst|registers|\loop1:0:tsb1|\loop0:0:tsb|outp~3, component_test, 1
instance = comp, \inst|registers|loop0:3:reg|loop0:0:dff|master|q_t~feeder , inst|registers|\loop0:3:reg|\loop0:0:dff|master|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:3:reg|loop0:0:dff|master|q_t , inst|registers|\loop0:3:reg|\loop0:0:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:3:reg|loop0:0:dff|slave|q_t~feeder , inst|registers|\loop0:3:reg|\loop0:0:dff|slave|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:3:reg|loop0:0:dff|slave|q_t , inst|registers|\loop0:3:reg|\loop0:0:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop0:2:reg|loop0:0:dff|master|q_t , inst|registers|\loop0:2:reg|\loop0:0:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:2:reg|loop0:0:dff|slave|q_t , inst|registers|\loop0:2:reg|\loop0:0:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop1:0:tsb1|loop0:0:tsb|outp~2 , inst|registers|\loop1:0:tsb1|\loop0:0:tsb|outp~2, component_test, 1
instance = comp, \inst|registers|loop0:6:reg|loop0:0:dff|master|q_t~feeder , inst|registers|\loop0:6:reg|\loop0:0:dff|master|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:6:reg|loop0:0:dff|master|q_t , inst|registers|\loop0:6:reg|\loop0:0:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:6:reg|loop0:0:dff|slave|q_t~feeder , inst|registers|\loop0:6:reg|\loop0:0:dff|slave|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:6:reg|loop0:0:dff|slave|q_t , inst|registers|\loop0:6:reg|\loop0:0:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop0:7:reg|loop0:0:dff|master|q_t , inst|registers|\loop0:7:reg|\loop0:0:dff|master|q_t, component_test, 1
instance = comp, \inst|registers|loop0:7:reg|loop0:0:dff|slave|q_t~feeder , inst|registers|\loop0:7:reg|\loop0:0:dff|slave|q_t~feeder, component_test, 1
instance = comp, \inst|registers|loop0:7:reg|loop0:0:dff|slave|q_t , inst|registers|\loop0:7:reg|\loop0:0:dff|slave|q_t, component_test, 1
instance = comp, \inst|registers|loop1:0:tsb1|loop0:0:tsb|outp~4 , inst|registers|\loop1:0:tsb1|\loop0:0:tsb|outp~4, component_test, 1
instance = comp, \inst|registers|loop1:0:tsb1|loop0:0:tsb|outp~5 , inst|registers|\loop1:0:tsb1|\loop0:0:tsb|outp~5, component_test, 1
instance = comp, \inst|registers|dec2|Equal0~1 , inst|registers|dec2|Equal0~1, component_test, 1
instance = comp, \inst|registers|dec2|Equal0~0 , inst|registers|dec2|Equal0~0, component_test, 1
instance = comp, \inst|registers|loop2:0:tsb2|loop0:7:tsb|outp~1 , inst|registers|\loop2:0:tsb2|\loop0:7:tsb|outp~1, component_test, 1
instance = comp, \inst|registers|dec2|Equal0~7 , inst|registers|dec2|Equal0~7, component_test, 1
instance = comp, \inst|registers|dec2|Equal0~6 , inst|registers|dec2|Equal0~6, component_test, 1
instance = comp, \inst|registers|loop2:0:tsb2|loop0:7:tsb|outp~4 , inst|registers|\loop2:0:tsb2|\loop0:7:tsb|outp~4, component_test, 1
instance = comp, \inst|registers|dec2|Equal0~5 , inst|registers|dec2|Equal0~5, component_test, 1
instance = comp, \inst|registers|dec2|Equal0~4 , inst|registers|dec2|Equal0~4, component_test, 1
instance = comp, \inst|registers|loop2:0:tsb2|loop0:7:tsb|outp~3 , inst|registers|\loop2:0:tsb2|\loop0:7:tsb|outp~3, component_test, 1
instance = comp, \inst|registers|dec2|Equal0~3 , inst|registers|dec2|Equal0~3, component_test, 1
instance = comp, \inst|registers|dec2|Equal0~2 , inst|registers|dec2|Equal0~2, component_test, 1
instance = comp, \inst|registers|loop2:0:tsb2|loop0:7:tsb|outp~2 , inst|registers|\loop2:0:tsb2|\loop0:7:tsb|outp~2, component_test, 1
instance = comp, \inst|registers|loop2:0:tsb2|loop0:7:tsb|outp~5 , inst|registers|\loop2:0:tsb2|\loop0:7:tsb|outp~5, component_test, 1
instance = comp, \inst|registers|loop2:0:tsb2|loop0:6:tsb|outp~2 , inst|registers|\loop2:0:tsb2|\loop0:6:tsb|outp~2, component_test, 1
instance = comp, \inst|registers|loop2:0:tsb2|loop0:6:tsb|outp~3 , inst|registers|\loop2:0:tsb2|\loop0:6:tsb|outp~3, component_test, 1
instance = comp, \inst|registers|loop2:0:tsb2|loop0:6:tsb|outp~4 , inst|registers|\loop2:0:tsb2|\loop0:6:tsb|outp~4, component_test, 1
instance = comp, \inst|registers|loop2:0:tsb2|loop0:6:tsb|outp~1 , inst|registers|\loop2:0:tsb2|\loop0:6:tsb|outp~1, component_test, 1
instance = comp, \inst|registers|loop2:0:tsb2|loop0:6:tsb|outp~5 , inst|registers|\loop2:0:tsb2|\loop0:6:tsb|outp~5, component_test, 1
instance = comp, \inst|registers|loop2:0:tsb2|loop0:5:tsb|outp~1 , inst|registers|\loop2:0:tsb2|\loop0:5:tsb|outp~1, component_test, 1
instance = comp, \inst|registers|loop2:0:tsb2|loop0:5:tsb|outp~3 , inst|registers|\loop2:0:tsb2|\loop0:5:tsb|outp~3, component_test, 1
instance = comp, \inst|registers|loop2:0:tsb2|loop0:5:tsb|outp~2 , inst|registers|\loop2:0:tsb2|\loop0:5:tsb|outp~2, component_test, 1
instance = comp, \inst|registers|loop2:0:tsb2|loop0:5:tsb|outp~4 , inst|registers|\loop2:0:tsb2|\loop0:5:tsb|outp~4, component_test, 1
instance = comp, \inst|registers|loop2:0:tsb2|loop0:5:tsb|outp~5 , inst|registers|\loop2:0:tsb2|\loop0:5:tsb|outp~5, component_test, 1
instance = comp, \inst|registers|loop2:0:tsb2|loop0:4:tsb|outp~4 , inst|registers|\loop2:0:tsb2|\loop0:4:tsb|outp~4, component_test, 1
instance = comp, \inst|registers|loop2:0:tsb2|loop0:4:tsb|outp~1 , inst|registers|\loop2:0:tsb2|\loop0:4:tsb|outp~1, component_test, 1
instance = comp, \inst|registers|loop2:0:tsb2|loop0:4:tsb|outp~2 , inst|registers|\loop2:0:tsb2|\loop0:4:tsb|outp~2, component_test, 1
instance = comp, \inst|registers|loop2:0:tsb2|loop0:4:tsb|outp~3 , inst|registers|\loop2:0:tsb2|\loop0:4:tsb|outp~3, component_test, 1
instance = comp, \inst|registers|loop2:0:tsb2|loop0:4:tsb|outp~5 , inst|registers|\loop2:0:tsb2|\loop0:4:tsb|outp~5, component_test, 1
instance = comp, \inst|registers|loop2:0:tsb2|loop0:3:tsb|outp~2 , inst|registers|\loop2:0:tsb2|\loop0:3:tsb|outp~2, component_test, 1
instance = comp, \inst|registers|loop2:0:tsb2|loop0:3:tsb|outp~3 , inst|registers|\loop2:0:tsb2|\loop0:3:tsb|outp~3, component_test, 1
instance = comp, \inst|registers|loop2:0:tsb2|loop0:3:tsb|outp~4 , inst|registers|\loop2:0:tsb2|\loop0:3:tsb|outp~4, component_test, 1
instance = comp, \inst|registers|loop2:0:tsb2|loop0:3:tsb|outp~1 , inst|registers|\loop2:0:tsb2|\loop0:3:tsb|outp~1, component_test, 1
instance = comp, \inst|registers|loop2:0:tsb2|loop0:3:tsb|outp~5 , inst|registers|\loop2:0:tsb2|\loop0:3:tsb|outp~5, component_test, 1
instance = comp, \inst|registers|loop2:0:tsb2|loop0:2:tsb|outp~2 , inst|registers|\loop2:0:tsb2|\loop0:2:tsb|outp~2, component_test, 1
instance = comp, \inst|registers|loop2:0:tsb2|loop0:2:tsb|outp~1 , inst|registers|\loop2:0:tsb2|\loop0:2:tsb|outp~1, component_test, 1
instance = comp, \inst|registers|loop2:0:tsb2|loop0:2:tsb|outp~3 , inst|registers|\loop2:0:tsb2|\loop0:2:tsb|outp~3, component_test, 1
instance = comp, \inst|registers|loop2:0:tsb2|loop0:2:tsb|outp~4 , inst|registers|\loop2:0:tsb2|\loop0:2:tsb|outp~4, component_test, 1
instance = comp, \inst|registers|loop2:0:tsb2|loop0:2:tsb|outp~5 , inst|registers|\loop2:0:tsb2|\loop0:2:tsb|outp~5, component_test, 1
instance = comp, \inst|registers|loop2:0:tsb2|loop0:1:tsb|outp~4 , inst|registers|\loop2:0:tsb2|\loop0:1:tsb|outp~4, component_test, 1
instance = comp, \inst|registers|loop2:0:tsb2|loop0:1:tsb|outp~2 , inst|registers|\loop2:0:tsb2|\loop0:1:tsb|outp~2, component_test, 1
instance = comp, \inst|registers|loop2:0:tsb2|loop0:1:tsb|outp~3 , inst|registers|\loop2:0:tsb2|\loop0:1:tsb|outp~3, component_test, 1
instance = comp, \inst|registers|loop2:0:tsb2|loop0:1:tsb|outp~1 , inst|registers|\loop2:0:tsb2|\loop0:1:tsb|outp~1, component_test, 1
instance = comp, \inst|registers|loop2:0:tsb2|loop0:1:tsb|outp~5 , inst|registers|\loop2:0:tsb2|\loop0:1:tsb|outp~5, component_test, 1
instance = comp, \inst|registers|loop2:0:tsb2|loop0:0:tsb|outp~1 , inst|registers|\loop2:0:tsb2|\loop0:0:tsb|outp~1, component_test, 1
instance = comp, \inst|registers|loop2:0:tsb2|loop0:0:tsb|outp~4 , inst|registers|\loop2:0:tsb2|\loop0:0:tsb|outp~4, component_test, 1
instance = comp, \inst|registers|loop2:0:tsb2|loop0:0:tsb|outp~3 , inst|registers|\loop2:0:tsb2|\loop0:0:tsb|outp~3, component_test, 1
instance = comp, \inst|registers|loop2:0:tsb2|loop0:0:tsb|outp~2 , inst|registers|\loop2:0:tsb2|\loop0:0:tsb|outp~2, component_test, 1
instance = comp, \inst|registers|loop2:0:tsb2|loop0:0:tsb|outp~5 , inst|registers|\loop2:0:tsb2|\loop0:0:tsb|outp~5, component_test, 1
instance = comp, \instruction[29]~input , instruction[29]~input, component_test, 1
instance = comp, \instruction[26]~input , instruction[26]~input, component_test, 1
instance = comp, \inst|MainControlUnit_rkjerh|RegWrite , inst|MainControlUnit_rkjerh|RegWrite, component_test, 1
instance = comp, \inst|MainControlUnit_rkjerh|MemWrite , inst|MainControlUnit_rkjerh|MemWrite, component_test, 1
instance = comp, \inst|MainControlUnit_rkjerh|MemRead , inst|MainControlUnit_rkjerh|MemRead, component_test, 1
instance = comp, \instruction[5]~input , instruction[5]~input, component_test, 1
instance = comp, \instruction[4]~input , instruction[4]~input, component_test, 1
instance = comp, \instruction[3]~input , instruction[3]~input, component_test, 1
instance = comp, \instruction[2]~input , instruction[2]~input, component_test, 1
instance = comp, \instruction[1]~input , instruction[1]~input, component_test, 1
instance = comp, \instruction[0]~input , instruction[0]~input, component_test, 1
instance = comp, \inst|MainControlUnit_rkjerh|R~0 , inst|MainControlUnit_rkjerh|R~0, component_test, 1
instance = comp, \instruction[10]~input , instruction[10]~input, component_test, 1
instance = comp, \instruction[9]~input , instruction[9]~input, component_test, 1
instance = comp, \instruction[8]~input , instruction[8]~input, component_test, 1
instance = comp, \instruction[7]~input , instruction[7]~input, component_test, 1
instance = comp, \instruction[6]~input , instruction[6]~input, component_test, 1
instance = comp, \instruction[15]~input , instruction[15]~input, component_test, 1
instance = comp, \instruction[14]~input , instruction[14]~input, component_test, 1
instance = comp, \PC_inc[31]~input , PC_inc[31]~input, component_test, 1
instance = comp, \PC_inc[30]~input , PC_inc[30]~input, component_test, 1
instance = comp, \PC_inc[29]~input , PC_inc[29]~input, component_test, 1
instance = comp, \PC_inc[28]~input , PC_inc[28]~input, component_test, 1
instance = comp, \PC_inc[27]~input , PC_inc[27]~input, component_test, 1
instance = comp, \PC_inc[26]~input , PC_inc[26]~input, component_test, 1
instance = comp, \instruction[25]~input , instruction[25]~input, component_test, 1
instance = comp, \instruction[24]~input , instruction[24]~input, component_test, 1
instance = comp, \instruction[20]~input , instruction[20]~input, component_test, 1
instance = comp, \instruction[19]~input , instruction[19]~input, component_test, 1
instance = comp, \instruction[31]~input , instruction[31]~input, component_test, 1
instance = comp, \instruction[30]~input , instruction[30]~input, component_test, 1
instance = comp, \PC_inc[25]~input , PC_inc[25]~input, component_test, 1
instance = comp, \PC_inc[24]~input , PC_inc[24]~input, component_test, 1
instance = comp, \PC_inc[23]~input , PC_inc[23]~input, component_test, 1
instance = comp, \PC_inc[22]~input , PC_inc[22]~input, component_test, 1
instance = comp, \PC_inc[21]~input , PC_inc[21]~input, component_test, 1
instance = comp, \PC_inc[20]~input , PC_inc[20]~input, component_test, 1
instance = comp, \PC_inc[19]~input , PC_inc[19]~input, component_test, 1
instance = comp, \PC_inc[18]~input , PC_inc[18]~input, component_test, 1
instance = comp, \PC_inc[17]~input , PC_inc[17]~input, component_test, 1
instance = comp, \PC_inc[16]~input , PC_inc[16]~input, component_test, 1
instance = comp, \PC_inc[15]~input , PC_inc[15]~input, component_test, 1
instance = comp, \PC_inc[14]~input , PC_inc[14]~input, component_test, 1
instance = comp, \PC_inc[13]~input , PC_inc[13]~input, component_test, 1
instance = comp, \PC_inc[12]~input , PC_inc[12]~input, component_test, 1
instance = comp, \PC_inc[11]~input , PC_inc[11]~input, component_test, 1
instance = comp, \PC_inc[10]~input , PC_inc[10]~input, component_test, 1
instance = comp, \PC_inc[9]~input , PC_inc[9]~input, component_test, 1
instance = comp, \PC_inc[8]~input , PC_inc[8]~input, component_test, 1
instance = comp, \PC_inc[7]~input , PC_inc[7]~input, component_test, 1
instance = comp, \PC_inc[6]~input , PC_inc[6]~input, component_test, 1
instance = comp, \PC_inc[5]~input , PC_inc[5]~input, component_test, 1
instance = comp, \PC_inc[4]~input , PC_inc[4]~input, component_test, 1
instance = comp, \PC_inc[3]~input , PC_inc[3]~input, component_test, 1
instance = comp, \PC_inc[2]~input , PC_inc[2]~input, component_test, 1
instance = comp, \PC_inc[1]~input , PC_inc[1]~input, component_test, 1
instance = comp, \PC_inc[0]~input , PC_inc[0]~input, component_test, 1
instance = comp, \REG_write_adr_inp[2]~input , REG_write_adr_inp[2]~input, component_test, 1
instance = comp, \REG_write_adr_inp[1]~input , REG_write_adr_inp[1]~input, component_test, 1
instance = comp, \REG_write_adr_inp[0]~input , REG_write_adr_inp[0]~input, component_test, 1
