Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Program/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto aac5bdf98a854ce5b07eca578441014e --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CPU_behav xil_defaultlib.tb_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'a' [C:/Users/xujh2649/Desktop/workspace/vivado/lab5/lab5.srcs/sources_1/new/pipeline_cpu.v:121]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in_0' [C:/Users/xujh2649/Desktop/workspace/vivado/lab5/lab5.srcs/sources_1/new/pipeline_cpu.v:365]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'in_1' [C:/Users/xujh2649/Desktop/workspace/vivado/lab5/lab5.srcs/sources_1/new/pipeline_cpu.v:366]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'out' [C:/Users/xujh2649/Desktop/workspace/vivado/lab5/lab5.srcs/sources_1/new/pipeline_cpu.v:367]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'a' [C:/Users/xujh2649/Desktop/workspace/vivado/lab5/lab5.srcs/sources_1/new/pipeline_cpu.v:439]
WARNING: [VRFC 10-5021] port 'd' is not connected on this instance [C:/Users/xujh2649/Desktop/workspace/vivado/lab5/lab5.srcs/sources_1/new/pipeline_cpu.v:120]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
