// Seed: 1384162362
module module_0 (
    output tri1 id_0,
    input supply1 id_1,
    input supply0 id_2,
    output wor id_3
);
  wand id_5 = 1;
  assign module_1.id_1 = 0;
  wire id_6;
  wire id_7;
endmodule
module module_1 #(
    parameter id_0 = 32'd26
) (
    output wire _id_0
    , id_6,
    input  tri  id_1,
    output wire id_2,
    input  tri1 id_3,
    output tri  id_4
);
  logic [-1 : id_0] id_7;
  ;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_3,
      id_2
  );
endmodule
module module_2 #(
    parameter id_1  = 32'd88,
    parameter id_19 = 32'd20,
    parameter id_5  = 32'd90,
    parameter id_6  = 32'd40
) (
    input supply1 id_0,
    input uwire _id_1,
    output supply1 id_2,
    output tri0 id_3,
    output wor id_4,
    input wand _id_5,
    input supply0 _id_6,
    input tri1 id_7,
    input wor id_8
    , id_14,
    input tri0 id_9,
    output supply0 id_10,
    input uwire id_11,
    output tri1 id_12
);
  localparam id_15 = -1 == -1;
  tri0 id_16;
  logic [7:0][(  1 'b0 ) : id_5] id_17;
  assign id_17[-1] = id_5;
  logic [7:0] id_18, _id_19, id_20, id_21, id_22, id_23;
  assign id_14[id_6] = -1 ? id_20[1+id_1] : id_21[~id_19];
  assign id_16 = id_6 >= "";
  module_0 modCall_1 (
      id_2,
      id_11,
      id_7,
      id_3
  );
endmodule
