#![no_std]
#![no_main]

extern crate alloc;

use defmt::*;
use defmt_rtt as _;
use panic_probe as _;

use embassy_executor::Spawner;
use dx7_core::voice::{Voice, VoiceState};
use dx7_core::load_rom1a_voice;
use dx7_core::tables::N;

const MAX_VOICES: usize = 8;

const SAMPLE_RATE: u32 = 48000;
const CPU_HZ: u32 = 200_000_000;
#[cfg(feature = "pwm")]
const CYCLES_PER_SAMPLE: u32 = CPU_HZ / SAMPLE_RATE;

// --- Heap allocator ---
use embedded_alloc::LlffHeap as Heap;

#[global_allocator]
static HEAP: Heap = Heap::empty();

fn init_heap() {
    const HEAP_SIZE: usize = 16 * 1024;
    static mut HEAP_MEM: [u8; HEAP_SIZE] = [0u8; HEAP_SIZE];
    #[allow(static_mut_refs)]
    unsafe {
        HEAP.init(HEAP_MEM.as_mut_ptr() as usize, HEAP_SIZE);
    }
}

// --- f32 output filters (DC blocker + 4th-order Butterworth LPF) ---

/// Biquad (2nd-order IIR) filter using f32 single-precision FPU.
/// Direct Form I: y[n] = b0*x[n] + b1*x[n-1] + b2*x[n-2] - a1*y[n-1] - a2*y[n-2]
struct BiquadF32 {
    b0: f32, b1: f32, b2: f32,
    a1: f32, a2: f32,
    x1: f32, x2: f32, // input delay
    y1: f32, y2: f32, // output delay
}

impl BiquadF32 {
    const fn new(b0: f32, b1: f32, b2: f32, a1: f32, a2: f32) -> Self {
        Self { b0, b1, b2, a1, a2, x1: 0.0, x2: 0.0, y1: 0.0, y2: 0.0 }
    }

    #[inline(always)]
    fn process(&mut self, x: f32) -> f32 {
        let y = self.b0 * x + self.b1 * self.x1 + self.b2 * self.x2
              - self.a1 * self.y1 - self.a2 * self.y2;
        self.x2 = self.x1;
        self.x1 = x;
        self.y2 = self.y1;
        self.y1 = y;
        y
    }
}

/// DC-blocking high-pass filter (1st-order, ~5Hz cutoff at 48kHz).
/// y[n] = x[n] - x[n-1] + r * y[n-1], where r ≈ 0.9993455
struct DcBlockerF32 {
    r: f32,
    x1: f32,
    y1: f32,
}

impl DcBlockerF32 {
    const fn new(r: f32) -> Self {
        Self { r, x1: 0.0, y1: 0.0 }
    }

    #[inline(always)]
    fn process(&mut self, x: f32) -> f32 {
        let y = x - self.x1 + self.r * self.y1;
        self.x1 = x;
        self.y1 = y;
        y
    }
}

/// Output filter chain: DC blocker → 4th-order Butterworth LPF at 10.5kHz.
/// Removes DC offset from asymmetric FM and aliases above Nyquist/2.
struct OutputFilterF32 {
    dc1: DcBlockerF32,
    dc2: DcBlockerF32,
    lpf1: BiquadF32, // Stage 1 (Q=0.5412)
    lpf2: BiquadF32, // Stage 2 (Q=1.3066)
}

impl OutputFilterF32 {
    fn new() -> Self {
        // Coefficients for 4th-order Butterworth LPF at 10500 Hz / 48000 Hz
        Self {
            dc1: DcBlockerF32::new(0.9993455),
            dc2: DcBlockerF32::new(0.9993455),
            // Stage 1 (Q=0.5412)
            lpf1: BiquadF32::new(
                0.21113742, 0.42227485, 0.21113742,
                -0.20469809, 0.04924778,
            ),
            // Stage 2 (Q=1.3066)
            lpf2: BiquadF32::new(
                0.29262414, 0.58524828, 0.29262414,
                -0.28369960, 0.45419615,
            ),
        }
    }

    #[inline(always)]
    fn process(&mut self, x: f32) -> f32 {
        let x = self.dc1.process(x);
        let x = self.dc2.process(x);
        let x = self.lpf1.process(x);
        self.lpf2.process(x)
    }
}

// --- Cortex-M33 DSP intrinsics ---

/// Saturating 32-bit signed add (QADD instruction, 1 cycle).
/// Clamps result to [i32::MIN, i32::MAX] instead of wrapping.
#[inline(always)]
fn qadd(a: i32, b: i32) -> i32 {
    let result: i32;
    unsafe {
        core::arch::asm!(
            "qadd {out}, {a}, {b}",
            a = in(reg) a,
            b = in(reg) b,
            out = lateout(reg) result,
        );
    }
    result
}

/// Unsigned saturate to N bits (USAT instruction, 1 cycle).
/// Clamps signed i32 to [0, 2^N - 1].
#[inline(always)]
fn usat<const N: u32>(val: i32) -> u32 {
    let result: u32;
    unsafe {
        core::arch::asm!(
            "usat {out}, #{n}, {val}",
            val = in(reg) val,
            n = const N,
            out = lateout(reg) result,
        );
    }
    result
}

// --- DWT cycle counter (Cortex-M33) ---

fn enable_cycle_counter() {
    unsafe {
        // DEMCR: enable trace (bit 24 = TRCENA)
        let demcr = 0xE000_EDFC as *mut u32;
        core::ptr::write_volatile(demcr, core::ptr::read_volatile(demcr) | (1 << 24));
        // DWT CTRL: enable cycle counter (bit 0 = CYCCNTENA)
        let dwt_ctrl = 0xE000_1000 as *mut u32;
        core::ptr::write_volatile(dwt_ctrl, core::ptr::read_volatile(dwt_ctrl) | 1);
    }
}

#[inline(always)]
fn read_cycles() -> u32 {
    unsafe { core::ptr::read_volatile(0xE000_1004 as *const u32) }
}

// --- DMA-driven PWM audio output (ping-pong, zero CPU) ---

#[cfg(feature = "pwm")]
mod dma_audio {
    use core::sync::atomic::{AtomicU8, Ordering};
    use dx7_core::tables::N;

    /// Ping-pong DMA buffers. Each entry = (duty << 16) for PWM CC channel B.
    static mut BUF_A: [u32; N] = [512 << 16; N];
    static mut BUF_B: [u32; N] = [512 << 16; N];

    // DMA register addresses (RP2350)
    const DMA_BASE: u32 = 0x5000_0000;
    // CH0 registers
    const CH0_READ_ADDR:   *mut u32 = (DMA_BASE + 0x000) as *mut u32;
    const CH0_WRITE_ADDR:  *mut u32 = (DMA_BASE + 0x004) as *mut u32;
    const CH0_TRANS_COUNT: *mut u32 = (DMA_BASE + 0x008) as *mut u32;
    const CH0_CTRL_TRIG:   *mut u32 = (DMA_BASE + 0x00C) as *mut u32;
    // CH1 registers (stride = 0x40)
    const CH1_READ_ADDR:   *mut u32 = (DMA_BASE + 0x040) as *mut u32;
    const CH1_WRITE_ADDR:  *mut u32 = (DMA_BASE + 0x044) as *mut u32;
    const CH1_TRANS_COUNT: *mut u32 = (DMA_BASE + 0x048) as *mut u32;
    const CH1_CTRL_TRIG:   *mut u32 = (DMA_BASE + 0x04C) as *mut u32;
    const CH1_AL1_CTRL:    *mut u32 = (DMA_BASE + 0x050) as *mut u32;
    // Interrupt, abort, and timer registers (RP2350: 4 IRQ sets shift timer to 0x440)
    const DMA_INTR:      *mut u32 = (DMA_BASE + 0x400) as *mut u32;
    const DMA_INTE0:     *mut u32 = (DMA_BASE + 0x404) as *mut u32;
    const DMA_TIMER0:    *mut u32 = (DMA_BASE + 0x440) as *mut u32;
    const DMA_CHAN_ABORT: *mut u32 = (DMA_BASE + 0x474) as *mut u32;

    /// PWM slice 7 CC register (channel B in upper 16 bits).
    const PWM_CC7: u32 = 0x400A_8000 + 7 * 0x14 + 0x0C;

    // CTRL register (RP2350): EN(0), DATA_SIZE(3:2), INCR_READ(4),
    //   CHAIN_TO(16:13), TREQ_SEL(22:17)
    const CTRL_BASE: u32 = (1 << 0)       // EN
                         | (2 << 2)        // DATA_SIZE = word (32-bit)
                         | (1 << 4);       // INCR_READ
    const TREQ_DMA_TIMER0: u32 = 0x3B << 17;
    const CH0_CTRL_VAL: u32 = CTRL_BASE | (1 << 13) | TREQ_DMA_TIMER0; // CHAIN_TO = CH1
    const CH1_CTRL_VAL: u32 = CTRL_BASE | (0 << 13) | TREQ_DMA_TIMER0; // CHAIN_TO = CH0

    /// Which buffer is available for filling (0=A, 1=B, 2=none yet).
    static FILL_WHICH: AtomicU8 = AtomicU8::new(2);

    /// Initialize DMA ping-pong for PWM audio output at 48kHz.
    /// Both buffers start with silence (duty=512). CH0 starts immediately.
    #[allow(static_mut_refs)]
    pub unsafe fn init() {
        // First: disable INTE0 bits 0-1 so embassy's DMA IRQ handler ignores CH0/CH1.
        // Embassy init sets INTE0=0xFFFF — we must clear our bits before any DMA activity.
        let inte = core::ptr::read_volatile(DMA_INTE0);
        core::ptr::write_volatile(DMA_INTE0, inte & !0x03);

        // Abort any pre-existing activity on CH0/CH1
        core::ptr::write_volatile(DMA_CHAN_ABORT, 0x03);
        // Wait for abort to complete (BUSY bits clear)
        while core::ptr::read_volatile(CH0_CTRL_TRIG) & (1 << 26) != 0 {}
        while core::ptr::read_volatile(CH1_CTRL_TRIG) & (1 << 26) != 0 {}

        // Clear any pending raw interrupts for CH0/CH1
        core::ptr::write_volatile(DMA_INTR, 0x03);

        // DMA pace timer 0: 200MHz × 3/12500 = 48000 Hz
        core::ptr::write_volatile(DMA_TIMER0, (3 << 16) | 12500);

        // CH0: reads BUF_A → writes PWM_CC7, N transfers, chains to CH1
        core::ptr::write_volatile(CH0_READ_ADDR, BUF_A.as_ptr() as u32);
        core::ptr::write_volatile(CH0_WRITE_ADDR, PWM_CC7);
        core::ptr::write_volatile(CH0_TRANS_COUNT, N as u32);

        // CH1: reads BUF_B → writes PWM_CC7, N transfers, chains to CH0
        core::ptr::write_volatile(CH1_READ_ADDR, BUF_B.as_ptr() as u32);
        core::ptr::write_volatile(CH1_WRITE_ADDR, PWM_CC7);
        core::ptr::write_volatile(CH1_TRANS_COUNT, N as u32);

        // Arm CH1 (non-triggering write — waits for chain from CH0)
        core::ptr::write_volatile(CH1_AL1_CTRL, CH1_CTRL_VAL);

        FILL_WHICH.store(2, Ordering::Release);

        // Start CH0 (writing CTRL_TRIG triggers the first transfer)
        core::ptr::write_volatile(CH0_CTRL_TRIG, CH0_CTRL_VAL);
    }

    /// Poll DMA completion. Returns true when a buffer is ready for refilling.
    /// IMPORTANT: Immediately reloads the completed channel's READ_ADDR and
    /// TRANS_COUNT to prevent runaway chain (TRANS_COUNT=0 → instant completion).
    /// If the fill is too slow, the channel replays old data instead of crashing.
    #[inline]
    #[allow(static_mut_refs)]
    pub fn poll_and_check() -> bool {
        let intr = unsafe { core::ptr::read_volatile(DMA_INTR) };
        if intr & 0x01 != 0 {
            // CH0 finished playing BUF_A → immediately reload CH0 so chain is safe
            unsafe {
                core::ptr::write_volatile(DMA_INTR, 0x01);
                core::ptr::write_volatile(CH0_READ_ADDR, BUF_A.as_ptr() as u32);
                core::ptr::write_volatile(CH0_TRANS_COUNT, N as u32);
            }
            FILL_WHICH.store(0, Ordering::Release);
            true
        } else if intr & 0x02 != 0 {
            // CH1 finished playing BUF_B → immediately reload CH1 so chain is safe
            unsafe {
                core::ptr::write_volatile(DMA_INTR, 0x02);
                core::ptr::write_volatile(CH1_READ_ADDR, BUF_B.as_ptr() as u32);
                core::ptr::write_volatile(CH1_TRANS_COUNT, N as u32);
            }
            FILL_WHICH.store(1, Ordering::Release);
            true
        } else {
            false
        }
    }

    /// Get the buffer that needs filling. Only valid after poll_and_check() returns true.
    #[allow(static_mut_refs)]
    pub unsafe fn get_fill_buffer() -> &'static mut [u32; N] {
        if FILL_WHICH.load(Ordering::Acquire) == 0 { &mut BUF_A } else { &mut BUF_B }
    }

    /// Signal that the fill buffer has been written.
    pub fn buffer_filled() {
        FILL_WHICH.store(2, Ordering::Release);
    }
}

// --- Multi-core voice rendering (DMA handles PWM output) ---

#[cfg(all(feature = "usb-midi", feature = "pwm"))]
mod mc_render {
    use core::sync::atomic::{AtomicBool, Ordering};
    use dx7_core::voice::Voice;
    use dx7_core::tables::N;
    use super::MAX_VOICES;

    /// Shared voice pool. Core 0 handles all note_on/note_off (when core 1 is idle).
    /// During render: core 0 renders voices 0..2, core 1 renders voices 3..5.
    pub static mut VOICES: core::mem::MaybeUninit<[Voice; MAX_VOICES]> =
        core::mem::MaybeUninit::uninit();
    pub static mut VOICE_AGES: [u32; MAX_VOICES] = [0; MAX_VOICES];
    pub static mut VOICE_AGE: u32 = 0;

    /// Core 1 render output buffer (written by core 1, read by core 0 after RENDER_DONE).
    pub static mut CORE1_BUF: [i32; N] = [0i32; N];

    /// Core 0 sets RENDER_START=true to signal core 1 to begin rendering.
    pub static RENDER_START: AtomicBool = AtomicBool::new(false);
    /// Core 1 sets RENDER_DONE=true when finished. Core 0 checks before combining.
    pub static RENDER_DONE: AtomicBool = AtomicBool::new(true);

    /// Core 1 entry: render voices MAX_VOICES/2..MAX_VOICES on demand.
    /// DMA handles PWM output — core 1 only renders voices.
    #[allow(static_mut_refs)]
    pub unsafe fn core1_entry() -> ! {
        let voices = VOICES.assume_init_mut();

        loop {
            while !RENDER_START.load(Ordering::Acquire) {
                cortex_m::asm::nop();
            }
            RENDER_START.store(false, Ordering::Relaxed);

            // Render voices MAX_VOICES/2..MAX_VOICES into CORE1_BUF
            CORE1_BUF.fill(0);
            for idx in (MAX_VOICES / 2)..MAX_VOICES {
                if !voices[idx].is_finished() {
                    let mut buf = [0i32; N];
                    voices[idx].render(&mut buf);
                    for j in 0..N {
                        CORE1_BUF[j] = super::qadd(CORE1_BUF[j], buf[j]);
                    }
                }
            }

            RENDER_DONE.store(true, Ordering::Release);
        }
    }
}

// --- USB interrupt binding ---

#[cfg(feature = "usb-midi")]
embassy_rp::bind_interrupts!(struct Irqs {
    USBCTRL_IRQ => embassy_rp::usb::InterruptHandler<embassy_rp::peripherals::USB>;
});

// --- Entry point ---

#[embassy_executor::main]
async fn main(_spawner: Spawner) {
    // Overclock to 200 MHz for audio headroom
    // PLL: 12MHz * 100 / 6 / 1 = 200MHz (VCO=1200MHz, within 750-1600 range)
    let mut config = embassy_rp::config::Config::default();
    {
        let pll = config.clocks.xosc.as_mut().unwrap().sys_pll.as_mut().unwrap();
        pll.fbdiv = 100;
        pll.post_div1 = 6;
        pll.post_div2 = 1;
    }
    let p = embassy_rp::init(config);
    init_heap();
    enable_cycle_counter();

    info!("DX7 Raspberry Pi Pico 2 W");

    dx7_core::tables::init_tables(SAMPLE_RATE);
    dx7_core::lfo::init_lfo(SAMPLE_RATE);
    dx7_core::pitchenv::init_pitchenv(SAMPLE_RATE);

    // === Benchmark ===
    let patch = load_rom1a_voice(10).unwrap();
    let mut voice = Voice::new();
    voice.note_on(&patch, 36, 100);
    let mut output = [0i32; N];

    let start = read_cycles();
    voice.render(&mut output);
    let end = read_cycles();

    let total_cycles = end.wrapping_sub(start);
    let us_per_block = total_cycles / (CPU_HZ / 1_000_000);
    let deadline_us = (N as u32 * 1_000_000) / SAMPLE_RATE;
    let status = if us_per_block < deadline_us { "OK" } else { "OVER" };
    info!("1v: {} cyc/blk  {} us/blk  {}", total_cycles, us_per_block, status);

    // === Feature-gated playback ===

    // USB MIDI synth never returns — handle separately to avoid unreachable-code warning
    #[cfg(all(feature = "usb-midi", feature = "pwm"))]
    usb_midi_pwm_synth(p.USB, p.PWM_SLICE7, p.PIN_15, p.CORE1).await;

    #[cfg(not(all(feature = "usb-midi", feature = "pwm")))]
    {
        #[cfg(all(feature = "pwm", not(feature = "usb-midi")))]
        pwm_demo(&patch, p.PWM_SLICE7, p.PIN_15, p.CORE1);

        #[cfg(not(feature = "pwm"))]
        let _ = p;

        info!("Done.");
        loop {
            embassy_time::Timer::after_secs(1).await;
        }
    }
}

// === PWM demo playback (hardcoded note, single-core with DMA) ===

#[cfg(all(feature = "pwm", not(feature = "usb-midi")))]
fn pwm_demo(
    patch: &dx7_core::DxVoice,
    slice: embassy_rp::peripherals::PWM_SLICE7,
    pin: embassy_rp::peripherals::PIN_15,
    _core1: embassy_rp::peripherals::CORE1,
) {
    use embassy_rp::pwm::{Config as PwmConfig, Pwm};

    info!("PWM audio on GP15 (DMA output, 10-bit, ~195 kHz carrier)");

    let mut config = PwmConfig::default();
    config.top = 1023;
    config.compare_b = 512;
    let _pwm = Pwm::new_output_b(slice, pin, config);

    // Start DMA ping-pong (both buffers initialized to silence)
    unsafe { dma_audio::init(); }

    let mut voice = Voice::new();
    voice.note_on(patch, 60, 100);
    let note_blocks = (SAMPLE_RATE as usize * 2) / N;
    let mut output = [0i32; N];

    info!("Playing {} blocks...", note_blocks);
    for block in 0..note_blocks {
        voice.render(&mut output);
        if block == note_blocks / 2 {
            voice.note_off();
        }
        // Wait for DMA buffer available, then fill it
        while !dma_audio::poll_and_check() {
            cortex_m::asm::nop();
        }
        unsafe {
            let buf = dma_audio::get_fill_buffer();
            for i in 0..N {
                let duty = (output[i] >> 17) + 512;
                buf[i] = (usat::<10>(duty) as u32) << 16;
            }
            dma_audio::buffer_filled();
        }
    }
    // Flush: fill remaining buffers with silence
    for _ in 0..2 {
        while !dma_audio::poll_and_check() {
            cortex_m::asm::nop();
        }
        unsafe {
            let buf = dma_audio::get_fill_buffer();
            buf.fill(512 << 16);
            dma_audio::buffer_filled();
        }
    }
    info!("Playback done.");
}

// === Core 1 stack (used by USB MIDI synth for parallel voice rendering) ===

#[cfg(all(feature = "usb-midi", feature = "pwm"))]
static mut CORE1_STACK: embassy_rp::multicore::Stack<4096> = embassy_rp::multicore::Stack::new();

// === USB MIDI + PWM live synth (dual-core) ===

#[cfg(all(feature = "usb-midi", feature = "pwm"))]
async fn usb_midi_pwm_synth(
    usb_peripheral: embassy_rp::peripherals::USB,
    pwm_slice: embassy_rp::peripherals::PWM_SLICE7,
    pwm_pin: embassy_rp::peripherals::PIN_15,
    core1: embassy_rp::peripherals::CORE1,
) -> ! {
    use embassy_rp::pwm::{Config as PwmConfig, Pwm};
    use embassy_rp::usb::Driver;

    info!("USB MIDI synth with PWM output on GP15 (dual-core render)");

    // Setup PWM on core 0 (10-bit: 200MHz/1024 ≈ 195kHz carrier)
    let mut pwm_config = PwmConfig::default();
    pwm_config.top = 1023;
    pwm_config.compare_b = 512;
    let _pwm = Pwm::new_output_b(pwm_slice, pwm_pin, pwm_config);

    // Initialize shared voice pool
    #[allow(static_mut_refs)]
    unsafe {
        mc_render::VOICES.write(core::array::from_fn(|_| Voice::new()));
    }

    // Start core 1 for parallel voice rendering (DMA handles PWM output)
    #[allow(static_mut_refs)]
    unsafe {
        embassy_rp::multicore::spawn_core1(core1, &mut CORE1_STACK, || -> ! {
            mc_render::core1_entry()
        });
    }

    // Setup USB
    let driver = Driver::new(usb_peripheral, Irqs);
    let mut usb_config = embassy_usb::Config::new(0x1209, 0x0001);
    usb_config.manufacturer = Some("DX7");
    usb_config.product = Some("DX7 MIDI Synth");
    usb_config.serial_number = Some("DX7-RPI-001");

    let mut config_descriptor = [0u8; 256];
    let mut bos_descriptor = [0u8; 256];
    let mut msos_descriptor = [0u8; 256];
    let mut control_buf = [0u8; 64];

    let mut builder = embassy_usb::Builder::new(
        driver,
        usb_config,
        &mut config_descriptor,
        &mut bos_descriptor,
        &mut msos_descriptor,
        &mut control_buf,
    );

    let midi = embassy_usb::class::midi::MidiClass::new(&mut builder, 1, 1, 64);
    let mut usb = builder.build();

    let (mut sender, mut receiver) = midi.split();

    static MIDI_QUEUE: dx7_midi::MidiQueue = dx7_midi::MidiQueue::new();

    // SysEx reception buffer (max 4104 bytes for DX7 32-voice bulk dump)
    static mut SYSEX_RX_BUF: [u8; 4200] = [0u8; 4200];
    static mut SYSEX_RX_POS: usize = 0;
    static mut SYSEX_RX_ACTIVE: bool = false;

    // SysEx voice bank storage (32 packed voices × 128 bytes)
    static mut SYSEX_BANK: [u8; 4096] = [0u8; 4096];
    static SYSEX_BANK_LOADED: core::sync::atomic::AtomicBool =
        core::sync::atomic::AtomicBool::new(false);

    // Task 1: USB device driver
    let usb_run = usb.run();

    // Task 2: Read USB MIDI packets (with SysEx accumulation)
    let midi_read = async {
        loop {
            receiver.wait_connection().await;
            let mut buf = [0u8; 64];
            match receiver.read_packet(&mut buf).await {
                Ok(n) => {
                    for chunk in buf[..n].chunks_exact(4) {
                        let cin = chunk[0] & 0x0F;
                        match cin {
                            0x04 => {
                                // SysEx start or continue — 3 data bytes
                                #[allow(static_mut_refs)]
                                unsafe {
                                    if chunk[1] == 0xF0 {
                                        SYSEX_RX_POS = 0;
                                        SYSEX_RX_ACTIVE = true;
                                    }
                                    if SYSEX_RX_ACTIVE {
                                        for &b in &chunk[1..4] {
                                            if SYSEX_RX_POS < SYSEX_RX_BUF.len() {
                                                SYSEX_RX_BUF[SYSEX_RX_POS] = b;
                                                SYSEX_RX_POS += 1;
                                            }
                                        }
                                    }
                                }
                            }
                            0x05 | 0x06 | 0x07 => {
                                // SysEx end: 1, 2, or 3 final bytes
                                #[allow(static_mut_refs)]
                                unsafe {
                                    if SYSEX_RX_ACTIVE {
                                        let count = (cin - 0x04) as usize; // 1, 2, or 3
                                        for &b in &chunk[1..1 + count] {
                                            if SYSEX_RX_POS < SYSEX_RX_BUF.len() {
                                                SYSEX_RX_BUF[SYSEX_RX_POS] = b;
                                                SYSEX_RX_POS += 1;
                                            }
                                        }
                                        // Process complete SysEx
                                        let len = SYSEX_RX_POS;
                                        if len == 4104
                                            && SYSEX_RX_BUF[0] == 0xF0
                                            && SYSEX_RX_BUF[1] == 0x43
                                            && (SYSEX_RX_BUF[2] & 0xF0) == 0x00
                                            && SYSEX_RX_BUF[3] == 0x09
                                            && SYSEX_RX_BUF[4] == 0x20
                                            && SYSEX_RX_BUF[5] == 0x00
                                            && SYSEX_RX_BUF[4103] == 0xF7
                                        {
                                            // DX7 32-voice bulk dump — verify checksum
                                            let sum: u8 = SYSEX_RX_BUF[6..4102]
                                                .iter()
                                                .fold(0u8, |acc, &b| acc.wrapping_add(b));
                                            let expected = (!sum).wrapping_add(1) & 0x7F;
                                            if expected == SYSEX_RX_BUF[4102] {
                                                SYSEX_BANK.copy_from_slice(
                                                    &SYSEX_RX_BUF[6..4102],
                                                );
                                                SYSEX_BANK_LOADED.store(
                                                    true,
                                                    core::sync::atomic::Ordering::Release,
                                                );
                                                info!("SysEx: loaded 32-voice bank");
                                            } else {
                                                info!(
                                                    "SysEx: checksum mismatch ({} vs {})",
                                                    expected, SYSEX_RX_BUF[4102]
                                                );
                                            }
                                        } else if len > 0 {
                                            info!("SysEx: ignored ({} bytes)", len);
                                        }
                                        SYSEX_RX_ACTIVE = false;
                                    }
                                }
                            }
                            _ => {
                                // Regular MIDI message
                                dx7_midi::usb::parse_usb_midi_event(chunk, &MIDI_QUEUE);
                            }
                        }
                    }
                }
                Err(_) => continue,
            }
        }
    };

    // Task 3: Audio render loop (core 0 renders voices 0..2, core 1 renders 2..4)
    let audio_render = async {
        #[allow(static_mut_refs)]
        let voices = unsafe { mc_render::VOICES.assume_init_mut() };
        #[allow(static_mut_refs)]
        let voice_ages = unsafe { &mut mc_render::VOICE_AGES };
        #[allow(static_mut_refs)]
        let voice_age = unsafe { &mut mc_render::VOICE_AGE };
        let mut current_patch = load_rom1a_voice(0).unwrap();
        let mut output = [0i32; N];
        let mut duties = [0u16; N];
        // Static to avoid async stack pressure (~96 bytes)
        static mut FILTER: OutputFilterF32 = OutputFilterF32 {
            dc1: DcBlockerF32 { r: 0.9993455, x1: 0.0, y1: 0.0 },
            dc2: DcBlockerF32 { r: 0.9993455, x1: 0.0, y1: 0.0 },
            // 4th-order Butterworth LPF at 10500 Hz / 48000 Hz
            lpf1: BiquadF32 {
                b0: 0.21113742, b1: 0.42227485, b2: 0.21113742,
                a1: -0.20469809, a2: 0.04924778,
                x1: 0.0, x2: 0.0, y1: 0.0, y2: 0.0,
            },
            lpf2: BiquadF32 {
                b0: 0.29262414, b1: 0.58524828, b2: 0.29262414,
                a1: -0.28369960, a2: 0.45419615,
                x1: 0.0, x2: 0.0, y1: 0.0, y2: 0.0,
            },
        };
        #[allow(static_mut_refs)]
        let filter = unsafe { &mut FILTER };

        // CPU utilization tracking
        let budget_cycles = (N as u32 * CPU_HZ) / SAMPLE_RATE;
        let blocks_per_sec = SAMPLE_RATE / N as u32;
        let mut block_count: u32 = 0;
        let mut peak_cycles: u32 = 0;
        let mut peak_raw: i32 = 0;      // peak |output[i]| over 1 second
        let mut peak_duty_off: u16 = 0; // peak |duty - 128| over 1 second

        unsafe { dma_audio::init(); }

        info!("USB MIDI ready — dual-core, {} voices, DMA audio", MAX_VOICES);

        loop {
            // Drain MIDI queue
            while let Some(msg) = MIDI_QUEUE.pop() {
                match msg {
                    dx7_midi::MidiMessage::NoteOn { note, velocity } => {
                        *voice_age += 1;
                        let slot = voices.iter().position(|v| v.is_finished())
                            .or_else(|| {
                                // oldest released voice
                                voices.iter().enumerate()
                                    .filter(|(_, v)| v.state == VoiceState::Released)
                                    .min_by_key(|(i, _)| voice_ages[*i])
                                    .map(|(i, _)| i)
                            })
                            .unwrap_or_else(|| {
                                // steal oldest active
                                (0..MAX_VOICES).min_by_key(|&i| voice_ages[i]).unwrap()
                            });
                        voices[slot].note_on(&current_patch, note, velocity);
                        voice_ages[slot] = *voice_age;
                    }
                    dx7_midi::MidiMessage::NoteOff { note, .. } => {
                        for v in voices.iter_mut() {
                            if v.note == note && !v.is_finished() {
                                v.note_off();
                                break;
                            }
                        }
                    }
                    dx7_midi::MidiMessage::ProgramChange { program } => {
                        if program == 32 {
                            // Pure sine test patch (INIT VOICE)
                            current_patch = dx7_core::DxVoice::init_voice();
                        } else if SYSEX_BANK_LOADED.load(core::sync::atomic::Ordering::Acquire)
                        {
                            // Load from received SysEx bank
                            let idx = program as usize;
                            if idx < 32 {
                                let start = idx * 128;
                                let mut voice_data = [0u8; 128];
                                #[allow(static_mut_refs)]
                                unsafe {
                                    voice_data.copy_from_slice(
                                        &SYSEX_BANK[start..start + 128],
                                    );
                                }
                                current_patch =
                                    dx7_core::DxVoice::from_packed(&voice_data);
                                info!("Loaded sysex patch {}", idx);
                            }
                        } else if let Some(p) = load_rom1a_voice(program as usize) {
                            current_patch = p;
                        }
                    }
                    dx7_midi::MidiMessage::ControlChange { .. } => {}
                    _ => {}
                }
            }

            // Signal core 1 to render voices 2..4
            mc_render::RENDER_DONE.store(false, core::sync::atomic::Ordering::Relaxed);
            mc_render::RENDER_START.store(true, core::sync::atomic::Ordering::Release);

            // Render voices 0..MAX_VOICES/2 on core 0
            output.fill(0);
            let render_start = read_cycles();
            for idx in 0..(MAX_VOICES / 2) {
                if !voices[idx].is_finished() {
                    let mut voice_buf = [0i32; N];
                    voices[idx].render(&mut voice_buf);
                    for i in 0..N {
                        output[i] = qadd(output[i], voice_buf[i]);
                    }
                }
            }
            let render_cycles = read_cycles().wrapping_sub(render_start);

            // Wait for core 1 to finish, yielding to let USB tasks run
            while !mc_render::RENDER_DONE.load(core::sync::atomic::Ordering::Acquire) {
                embassy_futures::yield_now().await;
            }

            // Combine core 1's rendered output
            #[allow(static_mut_refs)]
            for i in 0..N {
                output[i] = qadd(output[i], unsafe { mc_render::CORE1_BUF[i] });
            }

            if render_cycles > peak_cycles {
                peak_cycles = render_cycles;
            }

            // Convert to f32, apply DC blocker + LPF, then scale to 10-bit PWM duty
            for i in 0..N {
                let raw_abs = output[i].abs();
                if raw_abs > peak_raw {
                    peak_raw = raw_abs;
                }
                // Convert i32 to f32. Single voice peaks ±2^26.
                // Divide by 2^26 * 3 for 8-voice mix — soft-clip handles peaks.
                let sample_f32 = output[i] as f32 / (67108864.0 * 3.0);
                let filtered = filter.process(sample_f32);
                // Soft clip: tanh approximation (smooth limiting, no harsh distortion)
                let x = filtered;
                let soft = if x > 1.0 {
                    1.0
                } else if x < -1.0 {
                    -1.0
                } else {
                    x * (27.0 + x * x) / (27.0 + 9.0 * x * x)
                };
                // Scale to 10-bit PWM: ±1.0 → ±512, center at 512
                let duty = (soft * 512.0 + 512.5) as i32;
                duties[i] = usat::<10>(duty) as u16;
                let off = if duties[i] >= 512 { duties[i] - 512 } else { 512 - duties[i] };
                if off > peak_duty_off {
                    peak_duty_off = off;
                }
            }

            // Wait for DMA buffer available, yielding to let USB tasks run
            while !dma_audio::poll_and_check() {
                embassy_futures::yield_now().await;
            }
            // Fill DMA buffer with rendered duties
            unsafe {
                let buf = dma_audio::get_fill_buffer();
                for i in 0..N {
                    buf[i] = (duties[i] as u32) << 16;
                }
                dma_audio::buffer_filled();
            }

            // Send diagnostics once per second
            block_count += 1;
            if block_count >= blocks_per_sec {
                let cpu_pct = ((peak_cycles as u64 * 127) / budget_cycles as u64) as u8;
                let cpu_val = if cpu_pct > 127 { 127 } else { cpu_pct };
                // CC 119: CPU utilization (0-127)
                let _ = sender.write_packet(&[0x0B, 0xB0, 0x77, cpu_val]).await;
                // CC 118: peak duty offset from 512 (0=silence, 127=max swing)
                let duty_val = ((peak_duty_off as u32 * 127) / 512).min(127) as u8;
                let _ = sender.write_packet(&[0x0B, 0xB0, 0x76, duty_val]).await;
                // CC 117: peak raw output (log scale: bits used, 0=silent, 26=max)
                let raw_bits = if peak_raw == 0 { 0u8 } else { (32 - peak_raw.leading_zeros()) as u8 };
                // Scale 0-26 range to 0-127
                let raw_val = ((raw_bits as u16 * 127) / 26).min(127) as u8;
                let _ = sender.write_packet(&[0x0B, 0xB0, 0x75, raw_val]).await;

                block_count = 0;
                peak_cycles = 0;
                peak_raw = 0;
                peak_duty_off = 0;
            }

            // Yield to let USB tasks process
            embassy_futures::yield_now().await;
        }
    };

    // Run all three concurrently on core 0
    embassy_futures::join::join3(usb_run, midi_read, audio_render).await;
    core::unreachable!()
}
