

================================================================
== Vivado HLS Report for 'Context_layer'
================================================================
* Date:           Thu Aug 24 04:13:36 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.836 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    11750|    11750| 0.117 ms | 0.117 ms |  11750|  11750|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1            |      792|      792|        66|          -|          -|    12|    no    |
        | + Loop 1.1         |       64|       64|         1|          -|          -|    64|    no    |
        |- l_gemm_i4         |    10956|    10956|       913|          -|          -|    12|    no    |
        | + l_j_init2        |       64|       64|         1|          1|          1|    64|    yes   |
        | + l_S_k_0_k2_l_j6  |      778|      778|        12|          1|          1|   768|    yes   |
        | + l_j_back2        |       64|       64|         2|          1|          1|    64|    yes   |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 12
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 5 }
  Pipeline-1 : II = 1, D = 12, States = { 7 8 9 10 11 12 13 14 15 16 17 18 }
  Pipeline-2 : II = 1, D = 2, States = { 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 5 
5 --> 6 5 
6 --> 7 
7 --> 19 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 7 
19 --> 20 
20 --> 22 21 
21 --> 20 
22 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%v64 = alloca [64 x float], align 16" [kernel.cpp:142]   --->   Operation 23 'alloca' 'v64' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 24 [1/1] (1.76ns)   --->   "br label %.loopexit" [kernel.cpp:136]   --->   Operation 24 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%v61_0 = phi i4 [ 0, %0 ], [ %v61, %.loopexit.loopexit ]"   --->   Operation 25 'phi' 'v61_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.30ns)   --->   "%icmp_ln136 = icmp eq i4 %v61_0, -4" [kernel.cpp:136]   --->   Operation 26 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.73ns)   --->   "%v61 = add i4 %v61_0, 1" [kernel.cpp:136]   --->   Operation 28 'add' 'v61' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln136, label %.preheader2.preheader, label %.preheader3.preheader" [kernel.cpp:136]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_48 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %v61_0, i6 0)" [kernel.cpp:138]   --->   Operation 30 'bitconcatenate' 'tmp_48' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i10 %tmp_48 to i11" [kernel.cpp:137]   --->   Operation 31 'zext' 'zext_ln137' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.76ns)   --->   "br label %.preheader3" [kernel.cpp:137]   --->   Operation 32 'br' <Predicate = (!icmp_ln136)> <Delay = 1.76>
ST_2 : Operation 33 [1/1] (1.76ns)   --->   "br label %.preheader2" [kernel.cpp:141]   --->   Operation 33 'br' <Predicate = (icmp_ln136)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 4.98>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%v62_0 = phi i7 [ %v62, %1 ], [ 0, %.preheader3.preheader ]"   --->   Operation 34 'phi' 'v62_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.48ns)   --->   "%icmp_ln137 = icmp eq i7 %v62_0, -64" [kernel.cpp:137]   --->   Operation 35 'icmp' 'icmp_ln137' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty_391 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 36 'speclooptripcount' 'empty_391' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.87ns)   --->   "%v62 = add i7 %v62_0, 1" [kernel.cpp:137]   --->   Operation 37 'add' 'v62' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln137, label %.loopexit.loopexit, label %1" [kernel.cpp:137]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i7 %v62_0 to i11" [kernel.cpp:138]   --->   Operation 39 'zext' 'zext_ln138' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.73ns)   --->   "%add_ln138 = add i11 %zext_ln137, %zext_ln138" [kernel.cpp:138]   --->   Operation 40 'add' 'add_ln138' <Predicate = (!icmp_ln137)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln138_1 = zext i11 %add_ln138 to i64" [kernel.cpp:138]   --->   Operation 41 'zext' 'zext_ln138_1' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%v60_addr = getelementptr [768 x float]* %v60, i64 0, i64 %zext_ln138_1" [kernel.cpp:138]   --->   Operation 42 'getelementptr' 'v60_addr' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %v60_addr, align 4" [kernel.cpp:138]   --->   Operation 43 'store' <Predicate = (!icmp_ln137)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br label %.preheader3" [kernel.cpp:137]   --->   Operation 44 'br' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 45 'br' <Predicate = (icmp_ln137)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.76>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%i4_0 = phi i4 [ %i4, %l_gemm_i4_end ], [ 0, %.preheader2.preheader ]"   --->   Operation 46 'phi' 'i4_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.30ns)   --->   "%icmp_ln141 = icmp eq i4 %i4_0, -4" [kernel.cpp:141]   --->   Operation 47 'icmp' 'icmp_ln141' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%empty_392 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 48 'speclooptripcount' 'empty_392' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.73ns)   --->   "%i4 = add i4 %i4_0, 1" [kernel.cpp:141]   --->   Operation 49 'add' 'i4' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln141, label %4, label %l_gemm_i4_begin" [kernel.cpp:141]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str17) nounwind" [kernel.cpp:141]   --->   Operation 51 'specloopname' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str17)" [kernel.cpp:141]   --->   Operation 52 'specregionbegin' 'tmp' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:143]   --->   Operation 53 'br' <Predicate = (!icmp_ln141)> <Delay = 1.76>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:164]   --->   Operation 54 'ret' <Predicate = (icmp_ln141)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 3.25>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%j_init2_0 = phi i7 [ 0, %l_gemm_i4_begin ], [ %j_init2, %l_j_init2 ]"   --->   Operation 55 'phi' 'j_init2_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.48ns)   --->   "%icmp_ln143 = icmp eq i7 %j_init2_0, -64" [kernel.cpp:143]   --->   Operation 56 'icmp' 'icmp_ln143' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%empty_393 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 57 'speclooptripcount' 'empty_393' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (1.87ns)   --->   "%j_init2 = add i7 %j_init2_0, 1" [kernel.cpp:143]   --->   Operation 58 'add' 'j_init2' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln143, label %.preheader1.preheader, label %l_j_init2" [kernel.cpp:143]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str18) nounwind" [kernel.cpp:143]   --->   Operation 60 'specloopname' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str18)" [kernel.cpp:143]   --->   Operation 61 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [kernel.cpp:144]   --->   Operation 62 'specpipeline' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i7 %j_init2_0 to i64" [kernel.cpp:145]   --->   Operation 63 'zext' 'zext_ln145' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%v64_addr = getelementptr inbounds [64 x float]* %v64, i64 0, i64 %zext_ln145" [kernel.cpp:145]   --->   Operation 64 'getelementptr' 'v64_addr' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %v64_addr, align 4" [kernel.cpp:145]   --->   Operation 65 'store' <Predicate = (!icmp_ln143)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%empty_394 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str18, i32 %tmp_s)" [kernel.cpp:146]   --->   Operation 66 'specregionend' 'empty_394' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:143]   --->   Operation 67 'br' <Predicate = (!icmp_ln143)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.91>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_49 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i4_0, i4 0)" [kernel.cpp:150]   --->   Operation 68 'bitconcatenate' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i8 %tmp_49 to i9" [kernel.cpp:150]   --->   Operation 69 'zext' 'zext_ln150' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_50 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %i4_0, i2 0)" [kernel.cpp:150]   --->   Operation 70 'bitconcatenate' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln150_1 = zext i6 %tmp_50 to i9" [kernel.cpp:150]   --->   Operation 71 'zext' 'zext_ln150_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (1.91ns)   --->   "%sub_ln150 = sub i9 %zext_ln150, %zext_ln150_1" [kernel.cpp:150]   --->   Operation 72 'sub' 'sub_ln150' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_51 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %i4_0, i6 0)" [kernel.cpp:161]   --->   Operation 73 'bitconcatenate' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln147 = zext i10 %tmp_51 to i11" [kernel.cpp:147]   --->   Operation 74 'zext' 'zext_ln147' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (1.76ns)   --->   "br label %3" [kernel.cpp:147]   --->   Operation 75 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 5> <Delay = 7.83>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %.preheader1.preheader ], [ %add_ln147, %l_j6 ]" [kernel.cpp:147]   --->   Operation 76 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%k2_0 = phi i4 [ 0, %.preheader1.preheader ], [ %select_ln150_1, %l_j6 ]" [kernel.cpp:150]   --->   Operation 77 'phi' 'k2_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%j6_0 = phi i7 [ 0, %.preheader1.preheader ], [ %j6, %l_j6 ]"   --->   Operation 78 'phi' 'j6_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (1.77ns)   --->   "%icmp_ln147 = icmp eq i10 %indvar_flatten, -256" [kernel.cpp:147]   --->   Operation 79 'icmp' 'icmp_ln147' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (1.73ns)   --->   "%add_ln147 = add i10 %indvar_flatten, 1" [kernel.cpp:147]   --->   Operation 80 'add' 'add_ln147' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %icmp_ln147, label %.preheader.preheader, label %l_j6" [kernel.cpp:147]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (1.73ns)   --->   "%k2 = add i4 %k2_0, 1" [kernel.cpp:147]   --->   Operation 82 'add' 'k2' <Predicate = (!icmp_ln147)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (1.48ns)   --->   "%icmp_ln148 = icmp eq i7 %j6_0, -64" [kernel.cpp:148]   --->   Operation 83 'icmp' 'icmp_ln148' <Predicate = (!icmp_ln147)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.99ns)   --->   "%select_ln150 = select i1 %icmp_ln148, i7 0, i7 %j6_0" [kernel.cpp:150]   --->   Operation 84 'select' 'select_ln150' <Predicate = (!icmp_ln147)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (1.02ns)   --->   "%select_ln150_1 = select i1 %icmp_ln148, i4 %k2, i4 %k2_0" [kernel.cpp:150]   --->   Operation 85 'select' 'select_ln150_1' <Predicate = (!icmp_ln147)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_31 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %select_ln150_1, i6 0)" [kernel.cpp:150]   --->   Operation 86 'bitconcatenate' 'tmp_31' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln150_2 = zext i10 %tmp_31 to i11" [kernel.cpp:150]   --->   Operation 87 'zext' 'zext_ln150_2' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln150_3 = zext i4 %select_ln150_1 to i9" [kernel.cpp:150]   --->   Operation 88 'zext' 'zext_ln150_3' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (1.82ns)   --->   "%add_ln150 = add i9 %sub_ln150, %zext_ln150_3" [kernel.cpp:150]   --->   Operation 89 'add' 'add_ln150' <Predicate = (!icmp_ln147)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln150 = sext i9 %add_ln150 to i64" [kernel.cpp:150]   --->   Operation 90 'sext' 'sext_ln150' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%v58_addr = getelementptr [144 x float]* %v58, i64 0, i64 %sext_ln150" [kernel.cpp:150]   --->   Operation 91 'getelementptr' 'v58_addr' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_7 : Operation 92 [2/2] (3.25ns)   --->   "%v58_load = load float* %v58_addr, align 4" [kernel.cpp:150]   --->   Operation 92 'load' 'v58_load' <Predicate = (!icmp_ln147)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i7 %select_ln150 to i64" [kernel.cpp:151]   --->   Operation 93 'zext' 'zext_ln151' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln151_1 = zext i7 %select_ln150 to i11" [kernel.cpp:151]   --->   Operation 94 'zext' 'zext_ln151_1' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (1.73ns)   --->   "%add_ln151 = add i11 %zext_ln150_2, %zext_ln151_1" [kernel.cpp:151]   --->   Operation 95 'add' 'add_ln151' <Predicate = (!icmp_ln147)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln151_2 = zext i11 %add_ln151 to i64" [kernel.cpp:151]   --->   Operation 96 'zext' 'zext_ln151_2' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%v59_addr = getelementptr [768 x float]* %v59, i64 0, i64 %zext_ln151_2" [kernel.cpp:151]   --->   Operation 97 'getelementptr' 'v59_addr' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_7 : Operation 98 [2/2] (3.25ns)   --->   "%v69 = load float* %v59_addr, align 4" [kernel.cpp:151]   --->   Operation 98 'load' 'v69' <Predicate = (!icmp_ln147)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%v64_addr_2 = getelementptr inbounds [64 x float]* %v64, i64 0, i64 %zext_ln151" [kernel.cpp:153]   --->   Operation 99 'getelementptr' 'v64_addr_2' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (1.87ns)   --->   "%j6 = add i7 %select_ln150, 1" [kernel.cpp:148]   --->   Operation 100 'add' 'j6' <Predicate = (!icmp_ln147)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 3.25>
ST_8 : Operation 101 [1/2] (3.25ns)   --->   "%v58_load = load float* %v58_addr, align 4" [kernel.cpp:150]   --->   Operation 101 'load' 'v58_load' <Predicate = (!icmp_ln147)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_8 : Operation 102 [1/2] (3.25ns)   --->   "%v69 = load float* %v59_addr, align 4" [kernel.cpp:151]   --->   Operation 102 'load' 'v69' <Predicate = (!icmp_ln147)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 9 <SV = 7> <Delay = 5.70>
ST_9 : Operation 103 [4/4] (5.70ns)   --->   "%v70 = fmul float %v58_load, %v69" [kernel.cpp:152]   --->   Operation 103 'fmul' 'v70' <Predicate = (!icmp_ln147)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 5.70>
ST_10 : Operation 104 [3/4] (5.70ns)   --->   "%v70 = fmul float %v58_load, %v69" [kernel.cpp:152]   --->   Operation 104 'fmul' 'v70' <Predicate = (!icmp_ln147)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 5.70>
ST_11 : Operation 105 [2/4] (5.70ns)   --->   "%v70 = fmul float %v58_load, %v69" [kernel.cpp:152]   --->   Operation 105 'fmul' 'v70' <Predicate = (!icmp_ln147)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 106 [2/2] (3.25ns)   --->   "%v71 = load float* %v64_addr_2, align 4" [kernel.cpp:153]   --->   Operation 106 'load' 'v71' <Predicate = (!icmp_ln147)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 12 <SV = 10> <Delay = 5.70>
ST_12 : Operation 107 [1/4] (5.70ns)   --->   "%v70 = fmul float %v58_load, %v69" [kernel.cpp:152]   --->   Operation 107 'fmul' 'v70' <Predicate = (!icmp_ln147)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 108 [1/2] (3.25ns)   --->   "%v71 = load float* %v64_addr_2, align 4" [kernel.cpp:153]   --->   Operation 108 'load' 'v71' <Predicate = (!icmp_ln147)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 13 <SV = 11> <Delay = 7.25>
ST_13 : Operation 109 [5/5] (7.25ns)   --->   "%v72 = fadd float %v71, %v70" [kernel.cpp:154]   --->   Operation 109 'fadd' 'v72' <Predicate = (!icmp_ln147)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 7.25>
ST_14 : Operation 110 [4/5] (7.25ns)   --->   "%v72 = fadd float %v71, %v70" [kernel.cpp:154]   --->   Operation 110 'fadd' 'v72' <Predicate = (!icmp_ln147)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 7.25>
ST_15 : Operation 111 [3/5] (7.25ns)   --->   "%v72 = fadd float %v71, %v70" [kernel.cpp:154]   --->   Operation 111 'fadd' 'v72' <Predicate = (!icmp_ln147)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 7.25>
ST_16 : Operation 112 [2/5] (7.25ns)   --->   "%v72 = fadd float %v71, %v70" [kernel.cpp:154]   --->   Operation 112 'fadd' 'v72' <Predicate = (!icmp_ln147)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 7.25>
ST_17 : Operation 113 [1/5] (7.25ns)   --->   "%v72 = fadd float %v71, %v70" [kernel.cpp:154]   --->   Operation 113 'fadd' 'v72' <Predicate = (!icmp_ln147)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 3.25>
ST_18 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @l_S_k_0_k2_l_j6_str)"   --->   Operation 114 'specloopname' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_18 : Operation 115 [1/1] (0.00ns)   --->   "%empty_395 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 115 'speclooptripcount' 'empty_395' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_18 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str20) nounwind" [kernel.cpp:148]   --->   Operation 116 'specloopname' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_18 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str20)" [kernel.cpp:148]   --->   Operation 117 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_18 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [kernel.cpp:149]   --->   Operation 118 'specpipeline' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_18 : Operation 119 [1/1] (3.25ns)   --->   "store float %v72, float* %v64_addr_2, align 4" [kernel.cpp:155]   --->   Operation 119 'store' <Predicate = (!icmp_ln147)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_18 : Operation 120 [1/1] (0.00ns)   --->   "%empty_396 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str20, i32 %tmp_8)" [kernel.cpp:156]   --->   Operation 120 'specregionend' 'empty_396' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_18 : Operation 121 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 121 'br' <Predicate = (!icmp_ln147)> <Delay = 0.00>

State 19 <SV = 6> <Delay = 1.76>
ST_19 : Operation 122 [1/1] (1.76ns)   --->   "br label %.preheader" [kernel.cpp:158]   --->   Operation 122 'br' <Predicate = true> <Delay = 1.76>

State 20 <SV = 7> <Delay = 3.25>
ST_20 : Operation 123 [1/1] (0.00ns)   --->   "%j_back2_0 = phi i7 [ %j_back2, %l_j_back2 ], [ 0, %.preheader.preheader ]"   --->   Operation 123 'phi' 'j_back2_0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 124 [1/1] (1.48ns)   --->   "%icmp_ln158 = icmp eq i7 %j_back2_0, -64" [kernel.cpp:158]   --->   Operation 124 'icmp' 'icmp_ln158' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 125 [1/1] (0.00ns)   --->   "%empty_397 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 125 'speclooptripcount' 'empty_397' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 126 [1/1] (1.87ns)   --->   "%j_back2 = add i7 %j_back2_0, 1" [kernel.cpp:158]   --->   Operation 126 'add' 'j_back2' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %icmp_ln158, label %l_gemm_i4_end, label %l_j_back2" [kernel.cpp:158]   --->   Operation 127 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln160 = zext i7 %j_back2_0 to i64" [kernel.cpp:160]   --->   Operation 128 'zext' 'zext_ln160' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_20 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln161 = zext i7 %j_back2_0 to i11" [kernel.cpp:161]   --->   Operation 129 'zext' 'zext_ln161' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_20 : Operation 130 [1/1] (1.73ns)   --->   "%add_ln161 = add i11 %zext_ln147, %zext_ln161" [kernel.cpp:161]   --->   Operation 130 'add' 'add_ln161' <Predicate = (!icmp_ln158)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 131 [1/1] (0.00ns)   --->   "%v64_addr_1 = getelementptr inbounds [64 x float]* %v64, i64 0, i64 %zext_ln160" [kernel.cpp:160]   --->   Operation 131 'getelementptr' 'v64_addr_1' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_20 : Operation 132 [2/2] (3.25ns)   --->   "%v74 = load float* %v64_addr_1, align 4" [kernel.cpp:160]   --->   Operation 132 'load' 'v74' <Predicate = (!icmp_ln158)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 21 <SV = 8> <Delay = 6.50>
ST_21 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str21) nounwind" [kernel.cpp:158]   --->   Operation 133 'specloopname' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_21 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str21)" [kernel.cpp:158]   --->   Operation 134 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_21 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [kernel.cpp:159]   --->   Operation 135 'specpipeline' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_21 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln161_1 = zext i11 %add_ln161 to i64" [kernel.cpp:161]   --->   Operation 136 'zext' 'zext_ln161_1' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_21 : Operation 137 [1/1] (0.00ns)   --->   "%v60_addr_1 = getelementptr [768 x float]* %v60, i64 0, i64 %zext_ln161_1" [kernel.cpp:161]   --->   Operation 137 'getelementptr' 'v60_addr_1' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_21 : Operation 138 [1/2] (3.25ns)   --->   "%v74 = load float* %v64_addr_1, align 4" [kernel.cpp:160]   --->   Operation 138 'load' 'v74' <Predicate = (!icmp_ln158)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_21 : Operation 139 [1/1] (3.25ns)   --->   "store float %v74, float* %v60_addr_1, align 4" [kernel.cpp:161]   --->   Operation 139 'store' <Predicate = (!icmp_ln158)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_21 : Operation 140 [1/1] (0.00ns)   --->   "%empty_398 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str21, i32 %tmp_9)" [kernel.cpp:162]   --->   Operation 140 'specregionend' 'empty_398' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_21 : Operation 141 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel.cpp:158]   --->   Operation 141 'br' <Predicate = (!icmp_ln158)> <Delay = 0.00>

State 22 <SV = 8> <Delay = 0.00>
ST_22 : Operation 142 [1/1] (0.00ns)   --->   "%empty_399 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str17, i32 %tmp)" [kernel.cpp:163]   --->   Operation 142 'specregionend' 'empty_399' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 143 [1/1] (0.00ns)   --->   "br label %.preheader2" [kernel.cpp:141]   --->   Operation 143 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v61') with incoming values : ('v61', kernel.cpp:136) [7]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v62') with incoming values : ('v62', kernel.cpp:137) [17]  (1.77 ns)

 <State 3>: 4.98ns
The critical path consists of the following:
	'phi' operation ('v62') with incoming values : ('v62', kernel.cpp:137) [17]  (0 ns)
	'add' operation ('add_ln138', kernel.cpp:138) [24]  (1.73 ns)
	'getelementptr' operation ('v60_addr', kernel.cpp:138) [26]  (0 ns)
	'store' operation ('store_ln138', kernel.cpp:138) of constant 0 on array 'v60' [27]  (3.25 ns)

 <State 4>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j_init2') with incoming values : ('j_init2', kernel.cpp:143) [44]  (1.77 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j_init2') with incoming values : ('j_init2', kernel.cpp:143) [44]  (0 ns)
	'getelementptr' operation ('v64_addr', kernel.cpp:145) [54]  (0 ns)
	'store' operation ('store_ln145', kernel.cpp:145) of constant 0 on array 'v64', kernel.cpp:142 [55]  (3.25 ns)

 <State 6>: 1.92ns
The critical path consists of the following:
	'sub' operation ('sub_ln150', kernel.cpp:150) [63]  (1.92 ns)

 <State 7>: 7.84ns
The critical path consists of the following:
	'phi' operation ('k2_0', kernel.cpp:150) with incoming values : ('select_ln150_1', kernel.cpp:150) [69]  (0 ns)
	'add' operation ('k2', kernel.cpp:147) [75]  (1.74 ns)
	'select' operation ('select_ln150_1', kernel.cpp:150) [80]  (1.02 ns)
	'add' operation ('add_ln150', kernel.cpp:150) [84]  (1.82 ns)
	'getelementptr' operation ('v58_addr', kernel.cpp:150) [86]  (0 ns)
	'load' operation ('v58_load', kernel.cpp:150) on array 'v58' [87]  (3.25 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'load' operation ('v58_load', kernel.cpp:150) on array 'v58' [87]  (3.25 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v70', kernel.cpp:152) [97]  (5.7 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v70', kernel.cpp:152) [97]  (5.7 ns)

 <State 11>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v70', kernel.cpp:152) [97]  (5.7 ns)

 <State 12>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v70', kernel.cpp:152) [97]  (5.7 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v72', kernel.cpp:154) [100]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v72', kernel.cpp:154) [100]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v72', kernel.cpp:154) [100]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v72', kernel.cpp:154) [100]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v72', kernel.cpp:154) [100]  (7.26 ns)

 <State 18>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln155', kernel.cpp:155) of variable 'v72', kernel.cpp:154 on array 'v64', kernel.cpp:142 [101]  (3.25 ns)

 <State 19>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j_back2') with incoming values : ('j_back2', kernel.cpp:158) [108]  (1.77 ns)

 <State 20>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j_back2') with incoming values : ('j_back2', kernel.cpp:158) [108]  (0 ns)
	'getelementptr' operation ('v64_addr_1', kernel.cpp:160) [122]  (0 ns)
	'load' operation ('v74', kernel.cpp:160) on array 'v64', kernel.cpp:142 [123]  (3.25 ns)

 <State 21>: 6.51ns
The critical path consists of the following:
	'load' operation ('v74', kernel.cpp:160) on array 'v64', kernel.cpp:142 [123]  (3.25 ns)
	'store' operation ('store_ln161', kernel.cpp:161) of variable 'v74', kernel.cpp:160 on array 'v60' [124]  (3.25 ns)

 <State 22>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
