;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 30
	JMP -1, @-20
	SUB 0, @100
	SLT 0, 10
	CMP 12, @10
	JMN @400, 1
	CMP -35, 14
	ADD 0, <1
	CMP -240, 0
	CMP @121, 103
	SUB #400, 1
	CMP -240, 0
	ADD #2, 0
	CMP #400, 0
	DJN -1, @-20
	SUB @127, 106
	CMP -35, 14
	CMP 0, 10
	ADD -1, <-20
	ADD #205, @140
	ADD #205, @140
	ADD 210, 30
	SUB #400, 0
	DJN -1, @-20
	ADD 30, 9
	ADD 210, 30
	SUB -240, 0
	SUB -240, 0
	SUB -240, 0
	JMZ 0, 170
	JMZ 0, 170
	SUB 0, @100
	SPL 0, <402
	SPL 0, <402
	SUB <0, @2
	SUB 0, 10
	CMP #2, 0
	ADD #205, @140
	ADD #205, @140
	SPL 0, 10
	MOV <-7, <-20
	SPL 0, <402
	CMP -207, <-120
	SPL 0, <402
	SPL 0, <402
	CMP -207, <-120
