
<!--
////////////////////////////////////////////////////////////////////////////////
# THIS FILE WAS AUTOMATICALLY GENERATED FROM DO NOT EDIT
////////////////////////////////////////////////////////////////////////////////
-->
<openfpga_bitstream_setting>
  <!-- <pb_type name="clb.fle[arithmetic].soft_adder.adder_lut4" source="eblif" content=".param LUT"/> -->
  <!-- <pb_type name="clb.fle[arithmetic].soft_adder.adder_lut4" source="eblif" content=".param IN2_IS_CIN" is_mode_select_bitstream="true" bitstream_offset="0"/> -->
  <pb_type name="bram.bram_rtl[RS_TDP36K].RS_TDP36K" source="eblif" content=".param MODE_BITS" is_mode_select_bitstream="true" bitstream_offset="0"/>
  <pb_type name="dsp.dsp_rtl[RS_DSP].RS_DSP" source="eblif" content=".param DSP_COEF" is_mode_select_bitstream="true" bitstream_offset="0"/>
</openfpga_bitstream_setting>
