
UESTC_drone.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004dcc  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000398  08004ed8  08004ed8  00005ed8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005270  08005270  00007158  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005270  08005270  00006270  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005278  08005278  00007158  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005278  08005278  00006278  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800527c  0800527c  0000627c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000158  20000000  08005280  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003e0  20000158  080053d8  00007158  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000538  080053d8  00007538  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00007158  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fe44  00000000  00000000  00007181  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ab4  00000000  00000000  00016fc5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010f8  00000000  00000000  00019a80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d1d  00000000  00000000  0001ab78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019253  00000000  00000000  0001b895  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012db6  00000000  00000000  00034ae8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008ddba  00000000  00000000  0004789e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d5658  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004c3c  00000000  00000000  000d569c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  000da2d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000158 	.word	0x20000158
 8000128:	00000000 	.word	0x00000000
 800012c:	08004ec0 	.word	0x08004ec0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000015c 	.word	0x2000015c
 8000148:	08004ec0 	.word	0x08004ec0

0800014c <strcmp>:
 800014c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000150:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000154:	2a01      	cmp	r2, #1
 8000156:	bf28      	it	cs
 8000158:	429a      	cmpcs	r2, r3
 800015a:	d0f7      	beq.n	800014c <strcmp>
 800015c:	1ad0      	subs	r0, r2, r3
 800015e:	4770      	bx	lr

08000160 <strlen>:
 8000160:	4603      	mov	r3, r0
 8000162:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000166:	2a00      	cmp	r2, #0
 8000168:	d1fb      	bne.n	8000162 <strlen+0x2>
 800016a:	1a18      	subs	r0, r3, r0
 800016c:	3801      	subs	r0, #1
 800016e:	4770      	bx	lr

08000170 <__aeabi_frsub>:
 8000170:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000174:	e002      	b.n	800017c <__addsf3>
 8000176:	bf00      	nop

08000178 <__aeabi_fsub>:
 8000178:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

0800017c <__addsf3>:
 800017c:	0042      	lsls	r2, r0, #1
 800017e:	bf1f      	itttt	ne
 8000180:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000184:	ea92 0f03 	teqne	r2, r3
 8000188:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800018c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000190:	d06a      	beq.n	8000268 <__addsf3+0xec>
 8000192:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000196:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800019a:	bfc1      	itttt	gt
 800019c:	18d2      	addgt	r2, r2, r3
 800019e:	4041      	eorgt	r1, r0
 80001a0:	4048      	eorgt	r0, r1
 80001a2:	4041      	eorgt	r1, r0
 80001a4:	bfb8      	it	lt
 80001a6:	425b      	neglt	r3, r3
 80001a8:	2b19      	cmp	r3, #25
 80001aa:	bf88      	it	hi
 80001ac:	4770      	bxhi	lr
 80001ae:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80001b2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80001b6:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 80001ba:	bf18      	it	ne
 80001bc:	4240      	negne	r0, r0
 80001be:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c2:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001c6:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001ca:	bf18      	it	ne
 80001cc:	4249      	negne	r1, r1
 80001ce:	ea92 0f03 	teq	r2, r3
 80001d2:	d03f      	beq.n	8000254 <__addsf3+0xd8>
 80001d4:	f1a2 0201 	sub.w	r2, r2, #1
 80001d8:	fa41 fc03 	asr.w	ip, r1, r3
 80001dc:	eb10 000c 	adds.w	r0, r0, ip
 80001e0:	f1c3 0320 	rsb	r3, r3, #32
 80001e4:	fa01 f103 	lsl.w	r1, r1, r3
 80001e8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80001ec:	d502      	bpl.n	80001f4 <__addsf3+0x78>
 80001ee:	4249      	negs	r1, r1
 80001f0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001f4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80001f8:	d313      	bcc.n	8000222 <__addsf3+0xa6>
 80001fa:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80001fe:	d306      	bcc.n	800020e <__addsf3+0x92>
 8000200:	0840      	lsrs	r0, r0, #1
 8000202:	ea4f 0131 	mov.w	r1, r1, rrx
 8000206:	f102 0201 	add.w	r2, r2, #1
 800020a:	2afe      	cmp	r2, #254	@ 0xfe
 800020c:	d251      	bcs.n	80002b2 <__addsf3+0x136>
 800020e:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000212:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000216:	bf08      	it	eq
 8000218:	f020 0001 	biceq.w	r0, r0, #1
 800021c:	ea40 0003 	orr.w	r0, r0, r3
 8000220:	4770      	bx	lr
 8000222:	0049      	lsls	r1, r1, #1
 8000224:	eb40 0000 	adc.w	r0, r0, r0
 8000228:	3a01      	subs	r2, #1
 800022a:	bf28      	it	cs
 800022c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000230:	d2ed      	bcs.n	800020e <__addsf3+0x92>
 8000232:	fab0 fc80 	clz	ip, r0
 8000236:	f1ac 0c08 	sub.w	ip, ip, #8
 800023a:	ebb2 020c 	subs.w	r2, r2, ip
 800023e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000242:	bfaa      	itet	ge
 8000244:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000248:	4252      	neglt	r2, r2
 800024a:	4318      	orrge	r0, r3
 800024c:	bfbc      	itt	lt
 800024e:	40d0      	lsrlt	r0, r2
 8000250:	4318      	orrlt	r0, r3
 8000252:	4770      	bx	lr
 8000254:	f092 0f00 	teq	r2, #0
 8000258:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 800025c:	bf06      	itte	eq
 800025e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000262:	3201      	addeq	r2, #1
 8000264:	3b01      	subne	r3, #1
 8000266:	e7b5      	b.n	80001d4 <__addsf3+0x58>
 8000268:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800026c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000270:	bf18      	it	ne
 8000272:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000276:	d021      	beq.n	80002bc <__addsf3+0x140>
 8000278:	ea92 0f03 	teq	r2, r3
 800027c:	d004      	beq.n	8000288 <__addsf3+0x10c>
 800027e:	f092 0f00 	teq	r2, #0
 8000282:	bf08      	it	eq
 8000284:	4608      	moveq	r0, r1
 8000286:	4770      	bx	lr
 8000288:	ea90 0f01 	teq	r0, r1
 800028c:	bf1c      	itt	ne
 800028e:	2000      	movne	r0, #0
 8000290:	4770      	bxne	lr
 8000292:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000296:	d104      	bne.n	80002a2 <__addsf3+0x126>
 8000298:	0040      	lsls	r0, r0, #1
 800029a:	bf28      	it	cs
 800029c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 80002a0:	4770      	bx	lr
 80002a2:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 80002a6:	bf3c      	itt	cc
 80002a8:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 80002ac:	4770      	bxcc	lr
 80002ae:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80002b2:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 80002b6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002ba:	4770      	bx	lr
 80002bc:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002c0:	bf16      	itet	ne
 80002c2:	4608      	movne	r0, r1
 80002c4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002c8:	4601      	movne	r1, r0
 80002ca:	0242      	lsls	r2, r0, #9
 80002cc:	bf06      	itte	eq
 80002ce:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002d2:	ea90 0f01 	teqeq	r0, r1
 80002d6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002da:	4770      	bx	lr

080002dc <__aeabi_ui2f>:
 80002dc:	f04f 0300 	mov.w	r3, #0
 80002e0:	e004      	b.n	80002ec <__aeabi_i2f+0x8>
 80002e2:	bf00      	nop

080002e4 <__aeabi_i2f>:
 80002e4:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80002e8:	bf48      	it	mi
 80002ea:	4240      	negmi	r0, r0
 80002ec:	ea5f 0c00 	movs.w	ip, r0
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80002f8:	4601      	mov	r1, r0
 80002fa:	f04f 0000 	mov.w	r0, #0
 80002fe:	e01c      	b.n	800033a <__aeabi_l2f+0x2a>

08000300 <__aeabi_ul2f>:
 8000300:	ea50 0201 	orrs.w	r2, r0, r1
 8000304:	bf08      	it	eq
 8000306:	4770      	bxeq	lr
 8000308:	f04f 0300 	mov.w	r3, #0
 800030c:	e00a      	b.n	8000324 <__aeabi_l2f+0x14>
 800030e:	bf00      	nop

08000310 <__aeabi_l2f>:
 8000310:	ea50 0201 	orrs.w	r2, r0, r1
 8000314:	bf08      	it	eq
 8000316:	4770      	bxeq	lr
 8000318:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 800031c:	d502      	bpl.n	8000324 <__aeabi_l2f+0x14>
 800031e:	4240      	negs	r0, r0
 8000320:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000324:	ea5f 0c01 	movs.w	ip, r1
 8000328:	bf02      	ittt	eq
 800032a:	4684      	moveq	ip, r0
 800032c:	4601      	moveq	r1, r0
 800032e:	2000      	moveq	r0, #0
 8000330:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000334:	bf08      	it	eq
 8000336:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 800033a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800033e:	fabc f28c 	clz	r2, ip
 8000342:	3a08      	subs	r2, #8
 8000344:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000348:	db10      	blt.n	800036c <__aeabi_l2f+0x5c>
 800034a:	fa01 fc02 	lsl.w	ip, r1, r2
 800034e:	4463      	add	r3, ip
 8000350:	fa00 fc02 	lsl.w	ip, r0, r2
 8000354:	f1c2 0220 	rsb	r2, r2, #32
 8000358:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800035c:	fa20 f202 	lsr.w	r2, r0, r2
 8000360:	eb43 0002 	adc.w	r0, r3, r2
 8000364:	bf08      	it	eq
 8000366:	f020 0001 	biceq.w	r0, r0, #1
 800036a:	4770      	bx	lr
 800036c:	f102 0220 	add.w	r2, r2, #32
 8000370:	fa01 fc02 	lsl.w	ip, r1, r2
 8000374:	f1c2 0220 	rsb	r2, r2, #32
 8000378:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800037c:	fa21 f202 	lsr.w	r2, r1, r2
 8000380:	eb43 0002 	adc.w	r0, r3, r2
 8000384:	bf08      	it	eq
 8000386:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800038a:	4770      	bx	lr

0800038c <__aeabi_fmul>:
 800038c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000390:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000394:	bf1e      	ittt	ne
 8000396:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800039a:	ea92 0f0c 	teqne	r2, ip
 800039e:	ea93 0f0c 	teqne	r3, ip
 80003a2:	d06f      	beq.n	8000484 <__aeabi_fmul+0xf8>
 80003a4:	441a      	add	r2, r3
 80003a6:	ea80 0c01 	eor.w	ip, r0, r1
 80003aa:	0240      	lsls	r0, r0, #9
 80003ac:	bf18      	it	ne
 80003ae:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80003b2:	d01e      	beq.n	80003f2 <__aeabi_fmul+0x66>
 80003b4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80003b8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80003bc:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003c0:	fba0 3101 	umull	r3, r1, r0, r1
 80003c4:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003c8:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003cc:	bf3e      	ittt	cc
 80003ce:	0049      	lslcc	r1, r1, #1
 80003d0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003d4:	005b      	lslcc	r3, r3, #1
 80003d6:	ea40 0001 	orr.w	r0, r0, r1
 80003da:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003de:	2afd      	cmp	r2, #253	@ 0xfd
 80003e0:	d81d      	bhi.n	800041e <__aeabi_fmul+0x92>
 80003e2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003e6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003ea:	bf08      	it	eq
 80003ec:	f020 0001 	biceq.w	r0, r0, #1
 80003f0:	4770      	bx	lr
 80003f2:	f090 0f00 	teq	r0, #0
 80003f6:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80003fa:	bf08      	it	eq
 80003fc:	0249      	lsleq	r1, r1, #9
 80003fe:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000402:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000406:	3a7f      	subs	r2, #127	@ 0x7f
 8000408:	bfc2      	ittt	gt
 800040a:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 800040e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000412:	4770      	bxgt	lr
 8000414:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000418:	f04f 0300 	mov.w	r3, #0
 800041c:	3a01      	subs	r2, #1
 800041e:	dc5d      	bgt.n	80004dc <__aeabi_fmul+0x150>
 8000420:	f112 0f19 	cmn.w	r2, #25
 8000424:	bfdc      	itt	le
 8000426:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 800042a:	4770      	bxle	lr
 800042c:	f1c2 0200 	rsb	r2, r2, #0
 8000430:	0041      	lsls	r1, r0, #1
 8000432:	fa21 f102 	lsr.w	r1, r1, r2
 8000436:	f1c2 0220 	rsb	r2, r2, #32
 800043a:	fa00 fc02 	lsl.w	ip, r0, r2
 800043e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000442:	f140 0000 	adc.w	r0, r0, #0
 8000446:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800044a:	bf08      	it	eq
 800044c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000450:	4770      	bx	lr
 8000452:	f092 0f00 	teq	r2, #0
 8000456:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800045a:	bf02      	ittt	eq
 800045c:	0040      	lsleq	r0, r0, #1
 800045e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000462:	3a01      	subeq	r2, #1
 8000464:	d0f9      	beq.n	800045a <__aeabi_fmul+0xce>
 8000466:	ea40 000c 	orr.w	r0, r0, ip
 800046a:	f093 0f00 	teq	r3, #0
 800046e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000472:	bf02      	ittt	eq
 8000474:	0049      	lsleq	r1, r1, #1
 8000476:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800047a:	3b01      	subeq	r3, #1
 800047c:	d0f9      	beq.n	8000472 <__aeabi_fmul+0xe6>
 800047e:	ea41 010c 	orr.w	r1, r1, ip
 8000482:	e78f      	b.n	80003a4 <__aeabi_fmul+0x18>
 8000484:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000488:	ea92 0f0c 	teq	r2, ip
 800048c:	bf18      	it	ne
 800048e:	ea93 0f0c 	teqne	r3, ip
 8000492:	d00a      	beq.n	80004aa <__aeabi_fmul+0x11e>
 8000494:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000498:	bf18      	it	ne
 800049a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800049e:	d1d8      	bne.n	8000452 <__aeabi_fmul+0xc6>
 80004a0:	ea80 0001 	eor.w	r0, r0, r1
 80004a4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004a8:	4770      	bx	lr
 80004aa:	f090 0f00 	teq	r0, #0
 80004ae:	bf17      	itett	ne
 80004b0:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 80004b4:	4608      	moveq	r0, r1
 80004b6:	f091 0f00 	teqne	r1, #0
 80004ba:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 80004be:	d014      	beq.n	80004ea <__aeabi_fmul+0x15e>
 80004c0:	ea92 0f0c 	teq	r2, ip
 80004c4:	d101      	bne.n	80004ca <__aeabi_fmul+0x13e>
 80004c6:	0242      	lsls	r2, r0, #9
 80004c8:	d10f      	bne.n	80004ea <__aeabi_fmul+0x15e>
 80004ca:	ea93 0f0c 	teq	r3, ip
 80004ce:	d103      	bne.n	80004d8 <__aeabi_fmul+0x14c>
 80004d0:	024b      	lsls	r3, r1, #9
 80004d2:	bf18      	it	ne
 80004d4:	4608      	movne	r0, r1
 80004d6:	d108      	bne.n	80004ea <__aeabi_fmul+0x15e>
 80004d8:	ea80 0001 	eor.w	r0, r0, r1
 80004dc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004e0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004e4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004e8:	4770      	bx	lr
 80004ea:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004ee:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80004f2:	4770      	bx	lr

080004f4 <__aeabi_fdiv>:
 80004f4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004f8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004fc:	bf1e      	ittt	ne
 80004fe:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000502:	ea92 0f0c 	teqne	r2, ip
 8000506:	ea93 0f0c 	teqne	r3, ip
 800050a:	d069      	beq.n	80005e0 <__aeabi_fdiv+0xec>
 800050c:	eba2 0203 	sub.w	r2, r2, r3
 8000510:	ea80 0c01 	eor.w	ip, r0, r1
 8000514:	0249      	lsls	r1, r1, #9
 8000516:	ea4f 2040 	mov.w	r0, r0, lsl #9
 800051a:	d037      	beq.n	800058c <__aeabi_fdiv+0x98>
 800051c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000520:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000524:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000528:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800052c:	428b      	cmp	r3, r1
 800052e:	bf38      	it	cc
 8000530:	005b      	lslcc	r3, r3, #1
 8000532:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000536:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 800053a:	428b      	cmp	r3, r1
 800053c:	bf24      	itt	cs
 800053e:	1a5b      	subcs	r3, r3, r1
 8000540:	ea40 000c 	orrcs.w	r0, r0, ip
 8000544:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000548:	bf24      	itt	cs
 800054a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800054e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000552:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000556:	bf24      	itt	cs
 8000558:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800055c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000560:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000564:	bf24      	itt	cs
 8000566:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800056a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800056e:	011b      	lsls	r3, r3, #4
 8000570:	bf18      	it	ne
 8000572:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000576:	d1e0      	bne.n	800053a <__aeabi_fdiv+0x46>
 8000578:	2afd      	cmp	r2, #253	@ 0xfd
 800057a:	f63f af50 	bhi.w	800041e <__aeabi_fmul+0x92>
 800057e:	428b      	cmp	r3, r1
 8000580:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000584:	bf08      	it	eq
 8000586:	f020 0001 	biceq.w	r0, r0, #1
 800058a:	4770      	bx	lr
 800058c:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000590:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000594:	327f      	adds	r2, #127	@ 0x7f
 8000596:	bfc2      	ittt	gt
 8000598:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 800059c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80005a0:	4770      	bxgt	lr
 80005a2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80005a6:	f04f 0300 	mov.w	r3, #0
 80005aa:	3a01      	subs	r2, #1
 80005ac:	e737      	b.n	800041e <__aeabi_fmul+0x92>
 80005ae:	f092 0f00 	teq	r2, #0
 80005b2:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 80005b6:	bf02      	ittt	eq
 80005b8:	0040      	lsleq	r0, r0, #1
 80005ba:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 80005be:	3a01      	subeq	r2, #1
 80005c0:	d0f9      	beq.n	80005b6 <__aeabi_fdiv+0xc2>
 80005c2:	ea40 000c 	orr.w	r0, r0, ip
 80005c6:	f093 0f00 	teq	r3, #0
 80005ca:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005ce:	bf02      	ittt	eq
 80005d0:	0049      	lsleq	r1, r1, #1
 80005d2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80005d6:	3b01      	subeq	r3, #1
 80005d8:	d0f9      	beq.n	80005ce <__aeabi_fdiv+0xda>
 80005da:	ea41 010c 	orr.w	r1, r1, ip
 80005de:	e795      	b.n	800050c <__aeabi_fdiv+0x18>
 80005e0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005e4:	ea92 0f0c 	teq	r2, ip
 80005e8:	d108      	bne.n	80005fc <__aeabi_fdiv+0x108>
 80005ea:	0242      	lsls	r2, r0, #9
 80005ec:	f47f af7d 	bne.w	80004ea <__aeabi_fmul+0x15e>
 80005f0:	ea93 0f0c 	teq	r3, ip
 80005f4:	f47f af70 	bne.w	80004d8 <__aeabi_fmul+0x14c>
 80005f8:	4608      	mov	r0, r1
 80005fa:	e776      	b.n	80004ea <__aeabi_fmul+0x15e>
 80005fc:	ea93 0f0c 	teq	r3, ip
 8000600:	d104      	bne.n	800060c <__aeabi_fdiv+0x118>
 8000602:	024b      	lsls	r3, r1, #9
 8000604:	f43f af4c 	beq.w	80004a0 <__aeabi_fmul+0x114>
 8000608:	4608      	mov	r0, r1
 800060a:	e76e      	b.n	80004ea <__aeabi_fmul+0x15e>
 800060c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000610:	bf18      	it	ne
 8000612:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000616:	d1ca      	bne.n	80005ae <__aeabi_fdiv+0xba>
 8000618:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 800061c:	f47f af5c 	bne.w	80004d8 <__aeabi_fmul+0x14c>
 8000620:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000624:	f47f af3c 	bne.w	80004a0 <__aeabi_fmul+0x114>
 8000628:	e75f      	b.n	80004ea <__aeabi_fmul+0x15e>
 800062a:	bf00      	nop

0800062c <__gesf2>:
 800062c:	f04f 3cff 	mov.w	ip, #4294967295
 8000630:	e006      	b.n	8000640 <__cmpsf2+0x4>
 8000632:	bf00      	nop

08000634 <__lesf2>:
 8000634:	f04f 0c01 	mov.w	ip, #1
 8000638:	e002      	b.n	8000640 <__cmpsf2+0x4>
 800063a:	bf00      	nop

0800063c <__cmpsf2>:
 800063c:	f04f 0c01 	mov.w	ip, #1
 8000640:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000644:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000648:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800064c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000650:	bf18      	it	ne
 8000652:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000656:	d011      	beq.n	800067c <__cmpsf2+0x40>
 8000658:	b001      	add	sp, #4
 800065a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800065e:	bf18      	it	ne
 8000660:	ea90 0f01 	teqne	r0, r1
 8000664:	bf58      	it	pl
 8000666:	ebb2 0003 	subspl.w	r0, r2, r3
 800066a:	bf88      	it	hi
 800066c:	17c8      	asrhi	r0, r1, #31
 800066e:	bf38      	it	cc
 8000670:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000674:	bf18      	it	ne
 8000676:	f040 0001 	orrne.w	r0, r0, #1
 800067a:	4770      	bx	lr
 800067c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000680:	d102      	bne.n	8000688 <__cmpsf2+0x4c>
 8000682:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000686:	d105      	bne.n	8000694 <__cmpsf2+0x58>
 8000688:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800068c:	d1e4      	bne.n	8000658 <__cmpsf2+0x1c>
 800068e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000692:	d0e1      	beq.n	8000658 <__cmpsf2+0x1c>
 8000694:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000698:	4770      	bx	lr
 800069a:	bf00      	nop

0800069c <__aeabi_cfrcmple>:
 800069c:	4684      	mov	ip, r0
 800069e:	4608      	mov	r0, r1
 80006a0:	4661      	mov	r1, ip
 80006a2:	e7ff      	b.n	80006a4 <__aeabi_cfcmpeq>

080006a4 <__aeabi_cfcmpeq>:
 80006a4:	b50f      	push	{r0, r1, r2, r3, lr}
 80006a6:	f7ff ffc9 	bl	800063c <__cmpsf2>
 80006aa:	2800      	cmp	r0, #0
 80006ac:	bf48      	it	mi
 80006ae:	f110 0f00 	cmnmi.w	r0, #0
 80006b2:	bd0f      	pop	{r0, r1, r2, r3, pc}

080006b4 <__aeabi_fcmpeq>:
 80006b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006b8:	f7ff fff4 	bl	80006a4 <__aeabi_cfcmpeq>
 80006bc:	bf0c      	ite	eq
 80006be:	2001      	moveq	r0, #1
 80006c0:	2000      	movne	r0, #0
 80006c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006c6:	bf00      	nop

080006c8 <__aeabi_fcmplt>:
 80006c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006cc:	f7ff ffea 	bl	80006a4 <__aeabi_cfcmpeq>
 80006d0:	bf34      	ite	cc
 80006d2:	2001      	movcc	r0, #1
 80006d4:	2000      	movcs	r0, #0
 80006d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006da:	bf00      	nop

080006dc <__aeabi_fcmple>:
 80006dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e0:	f7ff ffe0 	bl	80006a4 <__aeabi_cfcmpeq>
 80006e4:	bf94      	ite	ls
 80006e6:	2001      	movls	r0, #1
 80006e8:	2000      	movhi	r0, #0
 80006ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ee:	bf00      	nop

080006f0 <__aeabi_fcmpge>:
 80006f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006f4:	f7ff ffd2 	bl	800069c <__aeabi_cfrcmple>
 80006f8:	bf94      	ite	ls
 80006fa:	2001      	movls	r0, #1
 80006fc:	2000      	movhi	r0, #0
 80006fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000702:	bf00      	nop

08000704 <__aeabi_fcmpgt>:
 8000704:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000708:	f7ff ffc8 	bl	800069c <__aeabi_cfrcmple>
 800070c:	bf34      	ite	cc
 800070e:	2001      	movcc	r0, #1
 8000710:	2000      	movcs	r0, #0
 8000712:	f85d fb08 	ldr.w	pc, [sp], #8
 8000716:	bf00      	nop

08000718 <__aeabi_f2uiz>:
 8000718:	0042      	lsls	r2, r0, #1
 800071a:	d20e      	bcs.n	800073a <__aeabi_f2uiz+0x22>
 800071c:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000720:	d30b      	bcc.n	800073a <__aeabi_f2uiz+0x22>
 8000722:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000726:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800072a:	d409      	bmi.n	8000740 <__aeabi_f2uiz+0x28>
 800072c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000730:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000734:	fa23 f002 	lsr.w	r0, r3, r2
 8000738:	4770      	bx	lr
 800073a:	f04f 0000 	mov.w	r0, #0
 800073e:	4770      	bx	lr
 8000740:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000744:	d101      	bne.n	800074a <__aeabi_f2uiz+0x32>
 8000746:	0242      	lsls	r2, r0, #9
 8000748:	d102      	bne.n	8000750 <__aeabi_f2uiz+0x38>
 800074a:	f04f 30ff 	mov.w	r0, #4294967295
 800074e:	4770      	bx	lr
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	4770      	bx	lr
 8000756:	bf00      	nop

08000758 <DC_Motor_SetDuty>:
        ramps[i].active = 0;
    }
}

void DC_Motor_SetDuty(uint8_t motor_id, float duty)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b084      	sub	sp, #16
 800075c:	af00      	add	r7, sp, #0
 800075e:	4603      	mov	r3, r0
 8000760:	6039      	str	r1, [r7, #0]
 8000762:	71fb      	strb	r3, [r7, #7]
    if (motor_id < 1 || motor_id > 4) return;
 8000764:	79fb      	ldrb	r3, [r7, #7]
 8000766:	2b00      	cmp	r3, #0
 8000768:	d045      	beq.n	80007f6 <DC_Motor_SetDuty+0x9e>
 800076a:	79fb      	ldrb	r3, [r7, #7]
 800076c:	2b04      	cmp	r3, #4
 800076e:	d842      	bhi.n	80007f6 <DC_Motor_SetDuty+0x9e>

    if (duty < 0) duty = 0;
 8000770:	f04f 0100 	mov.w	r1, #0
 8000774:	6838      	ldr	r0, [r7, #0]
 8000776:	f7ff ffa7 	bl	80006c8 <__aeabi_fcmplt>
 800077a:	4603      	mov	r3, r0
 800077c:	2b00      	cmp	r3, #0
 800077e:	d002      	beq.n	8000786 <DC_Motor_SetDuty+0x2e>
 8000780:	f04f 0300 	mov.w	r3, #0
 8000784:	603b      	str	r3, [r7, #0]
    if (duty > 100) duty = 100;
 8000786:	491e      	ldr	r1, [pc, #120]	@ (8000800 <DC_Motor_SetDuty+0xa8>)
 8000788:	6838      	ldr	r0, [r7, #0]
 800078a:	f7ff ffbb 	bl	8000704 <__aeabi_fcmpgt>
 800078e:	4603      	mov	r3, r0
 8000790:	2b00      	cmp	r3, #0
 8000792:	d001      	beq.n	8000798 <DC_Motor_SetDuty+0x40>
 8000794:	4b1a      	ldr	r3, [pc, #104]	@ (8000800 <DC_Motor_SetDuty+0xa8>)
 8000796:	603b      	str	r3, [r7, #0]

    // ARR = 9 → période PWM = 10 ticks (0..9)
    uint32_t pulse = (uint32_t)((duty * 10) / 100);
 8000798:	491a      	ldr	r1, [pc, #104]	@ (8000804 <DC_Motor_SetDuty+0xac>)
 800079a:	6838      	ldr	r0, [r7, #0]
 800079c:	f7ff fdf6 	bl	800038c <__aeabi_fmul>
 80007a0:	4603      	mov	r3, r0
 80007a2:	4917      	ldr	r1, [pc, #92]	@ (8000800 <DC_Motor_SetDuty+0xa8>)
 80007a4:	4618      	mov	r0, r3
 80007a6:	f7ff fea5 	bl	80004f4 <__aeabi_fdiv>
 80007aa:	4603      	mov	r3, r0
 80007ac:	4618      	mov	r0, r3
 80007ae:	f7ff ffb3 	bl	8000718 <__aeabi_f2uiz>
 80007b2:	4603      	mov	r3, r0
 80007b4:	60fb      	str	r3, [r7, #12]

    switch (motor_id) {
 80007b6:	79fb      	ldrb	r3, [r7, #7]
 80007b8:	3b01      	subs	r3, #1
 80007ba:	2b03      	cmp	r3, #3
 80007bc:	d81c      	bhi.n	80007f8 <DC_Motor_SetDuty+0xa0>
 80007be:	a201      	add	r2, pc, #4	@ (adr r2, 80007c4 <DC_Motor_SetDuty+0x6c>)
 80007c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007c4:	080007d5 	.word	0x080007d5
 80007c8:	080007dd 	.word	0x080007dd
 80007cc:	080007e7 	.word	0x080007e7
 80007d0:	080007ef 	.word	0x080007ef
        case 1: TIM1->CCR1 = pulse; break;
 80007d4:	4a0c      	ldr	r2, [pc, #48]	@ (8000808 <DC_Motor_SetDuty+0xb0>)
 80007d6:	68fb      	ldr	r3, [r7, #12]
 80007d8:	6353      	str	r3, [r2, #52]	@ 0x34
 80007da:	e00d      	b.n	80007f8 <DC_Motor_SetDuty+0xa0>
        case 2: TIM2->CCR3 = pulse; break;
 80007dc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80007e0:	68fb      	ldr	r3, [r7, #12]
 80007e2:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80007e4:	e008      	b.n	80007f8 <DC_Motor_SetDuty+0xa0>
        case 3: TIM3->CCR1 = pulse; break;
 80007e6:	4a09      	ldr	r2, [pc, #36]	@ (800080c <DC_Motor_SetDuty+0xb4>)
 80007e8:	68fb      	ldr	r3, [r7, #12]
 80007ea:	6353      	str	r3, [r2, #52]	@ 0x34
 80007ec:	e004      	b.n	80007f8 <DC_Motor_SetDuty+0xa0>
        case 4: TIM4->CCR3 = pulse; break;
 80007ee:	4a08      	ldr	r2, [pc, #32]	@ (8000810 <DC_Motor_SetDuty+0xb8>)
 80007f0:	68fb      	ldr	r3, [r7, #12]
 80007f2:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80007f4:	e000      	b.n	80007f8 <DC_Motor_SetDuty+0xa0>
    if (motor_id < 1 || motor_id > 4) return;
 80007f6:	bf00      	nop
    }
}
 80007f8:	3710      	adds	r7, #16
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bd80      	pop	{r7, pc}
 80007fe:	bf00      	nop
 8000800:	42c80000 	.word	0x42c80000
 8000804:	41200000 	.word	0x41200000
 8000808:	40012c00 	.word	0x40012c00
 800080c:	40000400 	.word	0x40000400
 8000810:	40000800 	.word	0x40000800

08000814 <DC_Motor_RampTick>:

    DC_Motor_SetDuty(motor_id, start);
}

void DC_Motor_RampTick(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b082      	sub	sp, #8
 8000818:	af00      	add	r7, sp, #0
    for (int i = 0; i < 4; i++) {
 800081a:	2300      	movs	r3, #0
 800081c:	607b      	str	r3, [r7, #4]
 800081e:	e079      	b.n	8000914 <DC_Motor_RampTick+0x100>
        Ramp_t *r = &ramps[i];
 8000820:	687a      	ldr	r2, [r7, #4]
 8000822:	4613      	mov	r3, r2
 8000824:	005b      	lsls	r3, r3, #1
 8000826:	4413      	add	r3, r2
 8000828:	00db      	lsls	r3, r3, #3
 800082a:	4a3e      	ldr	r2, [pc, #248]	@ (8000924 <DC_Motor_RampTick+0x110>)
 800082c:	4413      	add	r3, r2
 800082e:	603b      	str	r3, [r7, #0]
        if (!r->active) continue;
 8000830:	683b      	ldr	r3, [r7, #0]
 8000832:	7d1b      	ldrb	r3, [r3, #20]
 8000834:	2b00      	cmp	r3, #0
 8000836:	d069      	beq.n	800090c <DC_Motor_RampTick+0xf8>

        r->counter_ms++;
 8000838:	683b      	ldr	r3, [r7, #0]
 800083a:	691b      	ldr	r3, [r3, #16]
 800083c:	1c5a      	adds	r2, r3, #1
 800083e:	683b      	ldr	r3, [r7, #0]
 8000840:	611a      	str	r2, [r3, #16]
        if (r->counter_ms >= r->interval_ms) {
 8000842:	683b      	ldr	r3, [r7, #0]
 8000844:	691a      	ldr	r2, [r3, #16]
 8000846:	683b      	ldr	r3, [r7, #0]
 8000848:	68db      	ldr	r3, [r3, #12]
 800084a:	429a      	cmp	r2, r3
 800084c:	d35f      	bcc.n	800090e <DC_Motor_RampTick+0xfa>
            r->counter_ms = 0;
 800084e:	683b      	ldr	r3, [r7, #0]
 8000850:	2200      	movs	r2, #0
 8000852:	611a      	str	r2, [r3, #16]

            if (r->current_duty < r->target_duty) {
 8000854:	683b      	ldr	r3, [r7, #0]
 8000856:	681a      	ldr	r2, [r3, #0]
 8000858:	683b      	ldr	r3, [r7, #0]
 800085a:	685b      	ldr	r3, [r3, #4]
 800085c:	4619      	mov	r1, r3
 800085e:	4610      	mov	r0, r2
 8000860:	f7ff ff32 	bl	80006c8 <__aeabi_fcmplt>
 8000864:	4603      	mov	r3, r0
 8000866:	2b00      	cmp	r3, #0
 8000868:	d01b      	beq.n	80008a2 <DC_Motor_RampTick+0x8e>
                r->current_duty += r->step;
 800086a:	683b      	ldr	r3, [r7, #0]
 800086c:	681a      	ldr	r2, [r3, #0]
 800086e:	683b      	ldr	r3, [r7, #0]
 8000870:	689b      	ldr	r3, [r3, #8]
 8000872:	4619      	mov	r1, r3
 8000874:	4610      	mov	r0, r2
 8000876:	f7ff fc81 	bl	800017c <__addsf3>
 800087a:	4603      	mov	r3, r0
 800087c:	461a      	mov	r2, r3
 800087e:	683b      	ldr	r3, [r7, #0]
 8000880:	601a      	str	r2, [r3, #0]
                if (r->current_duty > r->target_duty)
 8000882:	683b      	ldr	r3, [r7, #0]
 8000884:	681a      	ldr	r2, [r3, #0]
 8000886:	683b      	ldr	r3, [r7, #0]
 8000888:	685b      	ldr	r3, [r3, #4]
 800088a:	4619      	mov	r1, r3
 800088c:	4610      	mov	r0, r2
 800088e:	f7ff ff39 	bl	8000704 <__aeabi_fcmpgt>
 8000892:	4603      	mov	r3, r0
 8000894:	2b00      	cmp	r3, #0
 8000896:	d02e      	beq.n	80008f6 <DC_Motor_RampTick+0xe2>
                    r->current_duty = r->target_duty;
 8000898:	683b      	ldr	r3, [r7, #0]
 800089a:	685a      	ldr	r2, [r3, #4]
 800089c:	683b      	ldr	r3, [r7, #0]
 800089e:	601a      	str	r2, [r3, #0]
 80008a0:	e029      	b.n	80008f6 <DC_Motor_RampTick+0xe2>
            }
            else if (r->current_duty > r->target_duty) {
 80008a2:	683b      	ldr	r3, [r7, #0]
 80008a4:	681a      	ldr	r2, [r3, #0]
 80008a6:	683b      	ldr	r3, [r7, #0]
 80008a8:	685b      	ldr	r3, [r3, #4]
 80008aa:	4619      	mov	r1, r3
 80008ac:	4610      	mov	r0, r2
 80008ae:	f7ff ff29 	bl	8000704 <__aeabi_fcmpgt>
 80008b2:	4603      	mov	r3, r0
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d01b      	beq.n	80008f0 <DC_Motor_RampTick+0xdc>
                r->current_duty -= r->step;
 80008b8:	683b      	ldr	r3, [r7, #0]
 80008ba:	681a      	ldr	r2, [r3, #0]
 80008bc:	683b      	ldr	r3, [r7, #0]
 80008be:	689b      	ldr	r3, [r3, #8]
 80008c0:	4619      	mov	r1, r3
 80008c2:	4610      	mov	r0, r2
 80008c4:	f7ff fc58 	bl	8000178 <__aeabi_fsub>
 80008c8:	4603      	mov	r3, r0
 80008ca:	461a      	mov	r2, r3
 80008cc:	683b      	ldr	r3, [r7, #0]
 80008ce:	601a      	str	r2, [r3, #0]
                if (r->current_duty < r->target_duty)
 80008d0:	683b      	ldr	r3, [r7, #0]
 80008d2:	681a      	ldr	r2, [r3, #0]
 80008d4:	683b      	ldr	r3, [r7, #0]
 80008d6:	685b      	ldr	r3, [r3, #4]
 80008d8:	4619      	mov	r1, r3
 80008da:	4610      	mov	r0, r2
 80008dc:	f7ff fef4 	bl	80006c8 <__aeabi_fcmplt>
 80008e0:	4603      	mov	r3, r0
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d007      	beq.n	80008f6 <DC_Motor_RampTick+0xe2>
                    r->current_duty = r->target_duty;
 80008e6:	683b      	ldr	r3, [r7, #0]
 80008e8:	685a      	ldr	r2, [r3, #4]
 80008ea:	683b      	ldr	r3, [r7, #0]
 80008ec:	601a      	str	r2, [r3, #0]
 80008ee:	e002      	b.n	80008f6 <DC_Motor_RampTick+0xe2>
            }
            else {
                r->active = 0; // fin rampe
 80008f0:	683b      	ldr	r3, [r7, #0]
 80008f2:	2200      	movs	r2, #0
 80008f4:	751a      	strb	r2, [r3, #20]
            }

            DC_Motor_SetDuty(i + 1, r->current_duty);
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	b2db      	uxtb	r3, r3
 80008fa:	3301      	adds	r3, #1
 80008fc:	b2da      	uxtb	r2, r3
 80008fe:	683b      	ldr	r3, [r7, #0]
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	4619      	mov	r1, r3
 8000904:	4610      	mov	r0, r2
 8000906:	f7ff ff27 	bl	8000758 <DC_Motor_SetDuty>
 800090a:	e000      	b.n	800090e <DC_Motor_RampTick+0xfa>
        if (!r->active) continue;
 800090c:	bf00      	nop
    for (int i = 0; i < 4; i++) {
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	3301      	adds	r3, #1
 8000912:	607b      	str	r3, [r7, #4]
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	2b03      	cmp	r3, #3
 8000918:	dd82      	ble.n	8000820 <DC_Motor_RampTick+0xc>
        }
    }
}
 800091a:	bf00      	nop
 800091c:	bf00      	nop
 800091e:	3708      	adds	r7, #8
 8000920:	46bd      	mov	sp, r7
 8000922:	bd80      	pop	{r7, pc}
 8000924:	20000174 	.word	0x20000174

08000928 <BLE_SendCommand>:

#define huart_BLE huart1
extern UART_HandleTypeDef huart_BLE;

// Fonction d'envoi générique
void BLE_SendCommand(const char* cmd) {
 8000928:	b580      	push	{r7, lr}
 800092a:	b082      	sub	sp, #8
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart_BLE, (uint8_t*)cmd, strlen(cmd), HAL_MAX_DELAY);
 8000930:	6878      	ldr	r0, [r7, #4]
 8000932:	f7ff fc15 	bl	8000160 <strlen>
 8000936:	4603      	mov	r3, r0
 8000938:	b29a      	uxth	r2, r3
 800093a:	f04f 33ff 	mov.w	r3, #4294967295
 800093e:	6879      	ldr	r1, [r7, #4]
 8000940:	4803      	ldr	r0, [pc, #12]	@ (8000950 <BLE_SendCommand+0x28>)
 8000942:	f002 ffd6 	bl	80038f2 <HAL_UART_Transmit>
}
 8000946:	bf00      	nop
 8000948:	3708      	adds	r7, #8
 800094a:	46bd      	mov	sp, r7
 800094c:	bd80      	pop	{r7, pc}
 800094e:	bf00      	nop
 8000950:	20000308 	.word	0x20000308

08000954 <BLE_SendTrame>:

void BLE_SendTrame(const uint8_t* cmd) {
 8000954:	b580      	push	{r7, lr}
 8000956:	b082      	sub	sp, #8
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart_BLE, cmd, strlen((const char*)cmd), HAL_MAX_DELAY);
 800095c:	6878      	ldr	r0, [r7, #4]
 800095e:	f7ff fbff 	bl	8000160 <strlen>
 8000962:	4603      	mov	r3, r0
 8000964:	b29a      	uxth	r2, r3
 8000966:	f04f 33ff 	mov.w	r3, #4294967295
 800096a:	6879      	ldr	r1, [r7, #4]
 800096c:	4803      	ldr	r0, [pc, #12]	@ (800097c <BLE_SendTrame+0x28>)
 800096e:	f002 ffc0 	bl	80038f2 <HAL_UART_Transmit>
}
 8000972:	bf00      	nop
 8000974:	3708      	adds	r7, #8
 8000976:	46bd      	mov	sp, r7
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	20000308 	.word	0x20000308

08000980 <BLE_AT>:

// Test AT
void BLE_AT(void) {
 8000980:	b580      	push	{r7, lr}
 8000982:	af00      	add	r7, sp, #0
    BLE_SendCommand("AT\r\n");
 8000984:	4802      	ldr	r0, [pc, #8]	@ (8000990 <BLE_AT+0x10>)
 8000986:	f7ff ffcf 	bl	8000928 <BLE_SendCommand>
}
 800098a:	bf00      	nop
 800098c:	bd80      	pop	{r7, pc}
 800098e:	bf00      	nop
 8000990:	08004ed8 	.word	0x08004ed8

08000994 <BLE_Reset>:

// Redémarrage du module
void BLE_Reset(void) {
 8000994:	b580      	push	{r7, lr}
 8000996:	af00      	add	r7, sp, #0
    BLE_SendCommand("AT+RESET\r\n");
 8000998:	4802      	ldr	r0, [pc, #8]	@ (80009a4 <BLE_Reset+0x10>)
 800099a:	f7ff ffc5 	bl	8000928 <BLE_SendCommand>
}
 800099e:	bf00      	nop
 80009a0:	bd80      	pop	{r7, pc}
 80009a2:	bf00      	nop
 80009a4:	08004ee0 	.word	0x08004ee0

080009a8 <BLE_RestoreDefaults>:

// Restauration usine
void BLE_RestoreDefaults(void) {
 80009a8:	b580      	push	{r7, lr}
 80009aa:	af00      	add	r7, sp, #0
    BLE_SendCommand("AT+RESTORE\r\n");
 80009ac:	4802      	ldr	r0, [pc, #8]	@ (80009b8 <BLE_RestoreDefaults+0x10>)
 80009ae:	f7ff ffbb 	bl	8000928 <BLE_SendCommand>
}
 80009b2:	bf00      	nop
 80009b4:	bd80      	pop	{r7, pc}
 80009b6:	bf00      	nop
 80009b8:	08004eec 	.word	0x08004eec

080009bc <BLE_ReadVersion>:

// Lire version du firmware
void BLE_ReadVersion(void) {
 80009bc:	b580      	push	{r7, lr}
 80009be:	af00      	add	r7, sp, #0
    BLE_SendCommand("AT+VER\r\n");
 80009c0:	4802      	ldr	r0, [pc, #8]	@ (80009cc <BLE_ReadVersion+0x10>)
 80009c2:	f7ff ffb1 	bl	8000928 <BLE_SendCommand>
}
 80009c6:	bf00      	nop
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	bf00      	nop
 80009cc:	08004efc 	.word	0x08004efc

080009d0 <BLE_ReadName>:

// Lire nom BLE
void BLE_ReadName(void) {
 80009d0:	b580      	push	{r7, lr}
 80009d2:	af00      	add	r7, sp, #0
    BLE_SendCommand("AT+BLENAME\r\n");
 80009d4:	4802      	ldr	r0, [pc, #8]	@ (80009e0 <BLE_ReadName+0x10>)
 80009d6:	f7ff ffa7 	bl	8000928 <BLE_SendCommand>
}
 80009da:	bf00      	nop
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	bf00      	nop
 80009e0:	08004f08 	.word	0x08004f08

080009e4 <BLE_SetName>:

// Définir nom BLE
void BLE_SetName(const char* name) {
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b092      	sub	sp, #72	@ 0x48
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
    char cmd[64];
    snprintf(cmd, sizeof(cmd), "AT+BLENAME=%s\r\n", name);
 80009ec:	f107 0008 	add.w	r0, r7, #8
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	4a06      	ldr	r2, [pc, #24]	@ (8000a0c <BLE_SetName+0x28>)
 80009f4:	2140      	movs	r1, #64	@ 0x40
 80009f6:	f003 fd97 	bl	8004528 <sniprintf>
    BLE_SendCommand(cmd);
 80009fa:	f107 0308 	add.w	r3, r7, #8
 80009fe:	4618      	mov	r0, r3
 8000a00:	f7ff ff92 	bl	8000928 <BLE_SendCommand>
}
 8000a04:	bf00      	nop
 8000a06:	3748      	adds	r7, #72	@ 0x48
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	bd80      	pop	{r7, pc}
 8000a0c:	08004f18 	.word	0x08004f18

08000a10 <BLE_ReadMAC>:

// Lire l’adresse MAC BLE
void BLE_ReadMAC(void) {
 8000a10:	b580      	push	{r7, lr}
 8000a12:	af00      	add	r7, sp, #0
    BLE_SendCommand("AT+BLEMAC\r\n");
 8000a14:	4802      	ldr	r0, [pc, #8]	@ (8000a20 <BLE_ReadMAC+0x10>)
 8000a16:	f7ff ff87 	bl	8000928 <BLE_SendCommand>
}
 8000a1a:	bf00      	nop
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	08004f28 	.word	0x08004f28

08000a24 <BLE_ReadRole>:

// Lire le rôle actuel
void BLE_ReadRole(void) {
 8000a24:	b580      	push	{r7, lr}
 8000a26:	af00      	add	r7, sp, #0
    BLE_SendCommand("AT+ROLE\r\n");
 8000a28:	4802      	ldr	r0, [pc, #8]	@ (8000a34 <BLE_ReadRole+0x10>)
 8000a2a:	f7ff ff7d 	bl	8000928 <BLE_SendCommand>
}
 8000a2e:	bf00      	nop
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	bf00      	nop
 8000a34:	08004f34 	.word	0x08004f34

08000a38 <BLE_SetRole>:

// Définir rôle (0 = slave, 1 = master)
void BLE_SetRole(uint8_t role) {
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b08a      	sub	sp, #40	@ 0x28
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	4603      	mov	r3, r0
 8000a40:	71fb      	strb	r3, [r7, #7]
    char cmd[32];
    snprintf(cmd, sizeof(cmd), "AT+ROLE=%d\r\n", (char)role);
 8000a42:	79fb      	ldrb	r3, [r7, #7]
 8000a44:	f107 0008 	add.w	r0, r7, #8
 8000a48:	4a06      	ldr	r2, [pc, #24]	@ (8000a64 <BLE_SetRole+0x2c>)
 8000a4a:	2120      	movs	r1, #32
 8000a4c:	f003 fd6c 	bl	8004528 <sniprintf>
    BLE_SendCommand(cmd);
 8000a50:	f107 0308 	add.w	r3, r7, #8
 8000a54:	4618      	mov	r0, r3
 8000a56:	f7ff ff67 	bl	8000928 <BLE_SendCommand>
}
 8000a5a:	bf00      	nop
 8000a5c:	3728      	adds	r7, #40	@ 0x28
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bd80      	pop	{r7, pc}
 8000a62:	bf00      	nop
 8000a64:	08004f40 	.word	0x08004f40

08000a68 <BLE_SetPIN>:

// Définir mot de passe
void BLE_SetPIN(const char* pin6digits) {
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b08a      	sub	sp, #40	@ 0x28
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
    char cmd[32];
    snprintf(cmd, sizeof(cmd), "AT+PIN=%s\r\n", pin6digits);
 8000a70:	f107 0008 	add.w	r0, r7, #8
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	4a06      	ldr	r2, [pc, #24]	@ (8000a90 <BLE_SetPIN+0x28>)
 8000a78:	2120      	movs	r1, #32
 8000a7a:	f003 fd55 	bl	8004528 <sniprintf>
    BLE_SendCommand(cmd);
 8000a7e:	f107 0308 	add.w	r3, r7, #8
 8000a82:	4618      	mov	r0, r3
 8000a84:	f7ff ff50 	bl	8000928 <BLE_SendCommand>
}
 8000a88:	bf00      	nop
 8000a8a:	3728      	adds	r7, #40	@ 0x28
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	bd80      	pop	{r7, pc}
 8000a90:	08004f50 	.word	0x08004f50

08000a94 <BLE_SetSecurity>:

// Définir le niveau de sécurité
void BLE_SetSecurity(uint8_t level) {
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b08a      	sub	sp, #40	@ 0x28
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	71fb      	strb	r3, [r7, #7]
    char cmd[32];
    snprintf(cmd, sizeof(cmd), "AT+SECURITY=%d\r\n", (char)level);
 8000a9e:	79fb      	ldrb	r3, [r7, #7]
 8000aa0:	f107 0008 	add.w	r0, r7, #8
 8000aa4:	4a06      	ldr	r2, [pc, #24]	@ (8000ac0 <BLE_SetSecurity+0x2c>)
 8000aa6:	2120      	movs	r1, #32
 8000aa8:	f003 fd3e 	bl	8004528 <sniprintf>
    BLE_SendCommand(cmd);
 8000aac:	f107 0308 	add.w	r3, r7, #8
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	f7ff ff39 	bl	8000928 <BLE_SendCommand>
}
 8000ab6:	bf00      	nop
 8000ab8:	3728      	adds	r7, #40	@ 0x28
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	08004f5c 	.word	0x08004f5c

08000ac4 <BLE_ReadSecurity>:

// Lire niveau de sécurité
void BLE_ReadSecurity(void) {
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	af00      	add	r7, sp, #0
    BLE_SendCommand("AT+SECURITY\r\n");
 8000ac8:	4802      	ldr	r0, [pc, #8]	@ (8000ad4 <BLE_ReadSecurity+0x10>)
 8000aca:	f7ff ff2d 	bl	8000928 <BLE_SendCommand>
}
 8000ace:	bf00      	nop
 8000ad0:	bd80      	pop	{r7, pc}
 8000ad2:	bf00      	nop
 8000ad4:	08004f70 	.word	0x08004f70

08000ad8 <BLE_ReadPIN>:

// Lire PIN actuel
void BLE_ReadPIN(void) {
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	af00      	add	r7, sp, #0
    BLE_SendCommand("AT+PIN\r\n");
 8000adc:	4802      	ldr	r0, [pc, #8]	@ (8000ae8 <BLE_ReadPIN+0x10>)
 8000ade:	f7ff ff23 	bl	8000928 <BLE_SendCommand>
}
 8000ae2:	bf00      	nop
 8000ae4:	bd80      	pop	{r7, pc}
 8000ae6:	bf00      	nop
 8000ae8:	08004f80 	.word	0x08004f80

08000aec <BLE_EnterATMode>:

// Passer en mode AT
void BLE_EnterATMode(void) {
 8000aec:	b580      	push	{r7, lr}
 8000aee:	af00      	add	r7, sp, #0
    BLE_SendCommand("AT>9\r\n");
 8000af0:	4802      	ldr	r0, [pc, #8]	@ (8000afc <BLE_EnterATMode+0x10>)
 8000af2:	f7ff ff19 	bl	8000928 <BLE_SendCommand>
}
 8000af6:	bf00      	nop
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	08004f8c 	.word	0x08004f8c

08000b00 <BLE_EnterBLEMode>:

// Revenir au mode BLE
void BLE_EnterBLEMode(void) {
 8000b00:	b580      	push	{r7, lr}
 8000b02:	af00      	add	r7, sp, #0
    BLE_SendCommand("AT>8\r\n");
 8000b04:	4802      	ldr	r0, [pc, #8]	@ (8000b10 <BLE_EnterBLEMode+0x10>)
 8000b06:	f7ff ff0f 	bl	8000928 <BLE_SendCommand>
}
 8000b0a:	bf00      	nop
 8000b0c:	bd80      	pop	{r7, pc}
 8000b0e:	bf00      	nop
 8000b10:	08004f94 	.word	0x08004f94

08000b14 <BLE_SetLog>:

// Activer/désactiver le log
void BLE_SetLog(uint8_t enable) {
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b08a      	sub	sp, #40	@ 0x28
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	71fb      	strb	r3, [r7, #7]
    char cmd[32];
    snprintf(cmd, sizeof(cmd), "AT+LOG=%d\r\n", (char)enable);
 8000b1e:	79fb      	ldrb	r3, [r7, #7]
 8000b20:	f107 0008 	add.w	r0, r7, #8
 8000b24:	4a06      	ldr	r2, [pc, #24]	@ (8000b40 <BLE_SetLog+0x2c>)
 8000b26:	2120      	movs	r1, #32
 8000b28:	f003 fcfe 	bl	8004528 <sniprintf>
    BLE_SendCommand(cmd);
 8000b2c:	f107 0308 	add.w	r3, r7, #8
 8000b30:	4618      	mov	r0, r3
 8000b32:	f7ff fef9 	bl	8000928 <BLE_SendCommand>
}
 8000b36:	bf00      	nop
 8000b38:	3728      	adds	r7, #40	@ 0x28
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bd80      	pop	{r7, pc}
 8000b3e:	bf00      	nop
 8000b40:	08004f9c 	.word	0x08004f9c

08000b44 <BLE_ReadLog>:

// Lire état du log
void BLE_ReadLog(void) {
 8000b44:	b580      	push	{r7, lr}
 8000b46:	af00      	add	r7, sp, #0
    BLE_SendCommand("AT+LOG\r\n");
 8000b48:	4802      	ldr	r0, [pc, #8]	@ (8000b54 <BLE_ReadLog+0x10>)
 8000b4a:	f7ff feed 	bl	8000928 <BLE_SendCommand>
}
 8000b4e:	bf00      	nop
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	08004fa8 	.word	0x08004fa8

08000b58 <BLE_SetLED>:

// Réglage LED d’état
void BLE_SetLED(uint8_t mode) {
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b08a      	sub	sp, #40	@ 0x28
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	4603      	mov	r3, r0
 8000b60:	71fb      	strb	r3, [r7, #7]
    char cmd[32];
    snprintf(cmd, sizeof(cmd), "AT+LED=%d\r\n", (char)mode);
 8000b62:	79fb      	ldrb	r3, [r7, #7]
 8000b64:	f107 0008 	add.w	r0, r7, #8
 8000b68:	4a06      	ldr	r2, [pc, #24]	@ (8000b84 <BLE_SetLED+0x2c>)
 8000b6a:	2120      	movs	r1, #32
 8000b6c:	f003 fcdc 	bl	8004528 <sniprintf>
    BLE_SendCommand(cmd);
 8000b70:	f107 0308 	add.w	r3, r7, #8
 8000b74:	4618      	mov	r0, r3
 8000b76:	f7ff fed7 	bl	8000928 <BLE_SendCommand>
}
 8000b7a:	bf00      	nop
 8000b7c:	3728      	adds	r7, #40	@ 0x28
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	08004fb4 	.word	0x08004fb4

08000b88 <BLE_ReadLED>:

// Lire mode LED
void BLE_ReadLED(void) {
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	af00      	add	r7, sp, #0
    BLE_SendCommand("AT+LED\r\n");
 8000b8c:	4802      	ldr	r0, [pc, #8]	@ (8000b98 <BLE_ReadLED+0x10>)
 8000b8e:	f7ff fecb 	bl	8000928 <BLE_SendCommand>
}
 8000b92:	bf00      	nop
 8000b94:	bd80      	pop	{r7, pc}
 8000b96:	bf00      	nop
 8000b98:	08004fc0 	.word	0x08004fc0

08000b9c <BLE_SetRFPower>:

// Définir puissance d’émission (0 à 9)
void BLE_SetRFPower(uint8_t level) {
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b08a      	sub	sp, #40	@ 0x28
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	71fb      	strb	r3, [r7, #7]
    char cmd[32];
    snprintf(cmd, sizeof(cmd), "AT+RFPWR=%d\r\n", (char)level);
 8000ba6:	79fb      	ldrb	r3, [r7, #7]
 8000ba8:	f107 0008 	add.w	r0, r7, #8
 8000bac:	4a06      	ldr	r2, [pc, #24]	@ (8000bc8 <BLE_SetRFPower+0x2c>)
 8000bae:	2120      	movs	r1, #32
 8000bb0:	f003 fcba 	bl	8004528 <sniprintf>
    BLE_SendCommand(cmd);
 8000bb4:	f107 0308 	add.w	r3, r7, #8
 8000bb8:	4618      	mov	r0, r3
 8000bba:	f7ff feb5 	bl	8000928 <BLE_SendCommand>
}
 8000bbe:	bf00      	nop
 8000bc0:	3728      	adds	r7, #40	@ 0x28
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bd80      	pop	{r7, pc}
 8000bc6:	bf00      	nop
 8000bc8:	08004fcc 	.word	0x08004fcc

08000bcc <BLE_ReadUUID>:

// Lire UUID
void BLE_ReadUUID(void) {
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	af00      	add	r7, sp, #0
    BLE_SendCommand("AT+UUID\r\n");
 8000bd0:	4802      	ldr	r0, [pc, #8]	@ (8000bdc <BLE_ReadUUID+0x10>)
 8000bd2:	f7ff fea9 	bl	8000928 <BLE_SendCommand>
}
 8000bd6:	bf00      	nop
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	08004fdc 	.word	0x08004fdc

08000be0 <BLE_SetUUID>:

// Modifier UUID d’un service ou caractéristique
void BLE_SetUUID(uint8_t index, const char* uuid) {
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b0a4      	sub	sp, #144	@ 0x90
 8000be4:	af02      	add	r7, sp, #8
 8000be6:	4603      	mov	r3, r0
 8000be8:	6039      	str	r1, [r7, #0]
 8000bea:	71fb      	strb	r3, [r7, #7]
    char cmd[128];
    snprintf(cmd, sizeof(cmd), "AT+UUID=%d,%s\r\n", (char)index, (char)uuid);
 8000bec:	79fb      	ldrb	r3, [r7, #7]
 8000bee:	683a      	ldr	r2, [r7, #0]
 8000bf0:	b2d2      	uxtb	r2, r2
 8000bf2:	f107 0008 	add.w	r0, r7, #8
 8000bf6:	9200      	str	r2, [sp, #0]
 8000bf8:	4a07      	ldr	r2, [pc, #28]	@ (8000c18 <BLE_SetUUID+0x38>)
 8000bfa:	2180      	movs	r1, #128	@ 0x80
 8000bfc:	f003 fc94 	bl	8004528 <sniprintf>
    BLE_SendCommand(cmd);
 8000c00:	f107 0308 	add.w	r3, r7, #8
 8000c04:	4618      	mov	r0, r3
 8000c06:	f7ff fe8f 	bl	8000928 <BLE_SendCommand>
    BLE_Reset();  // UUID settings require reboot
 8000c0a:	f7ff fec3 	bl	8000994 <BLE_Reset>
}
 8000c0e:	bf00      	nop
 8000c10:	3788      	adds	r7, #136	@ 0x88
 8000c12:	46bd      	mov	sp, r7
 8000c14:	bd80      	pop	{r7, pc}
 8000c16:	bf00      	nop
 8000c18:	08004fe8 	.word	0x08004fe8

08000c1c <BLE_ReadAdvData>:

// Lire données du paquet de broadcast
void BLE_ReadAdvData(void) {
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	af00      	add	r7, sp, #0
    BLE_SendCommand("AT+ADVDATA\r\n");
 8000c20:	4802      	ldr	r0, [pc, #8]	@ (8000c2c <BLE_ReadAdvData+0x10>)
 8000c22:	f7ff fe81 	bl	8000928 <BLE_SendCommand>
}
 8000c26:	bf00      	nop
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	08004ff8 	.word	0x08004ff8

08000c30 <BLE_SetAdvData>:

// Définir données broadcast personnalisées
void BLE_SetAdvData(const char* adv_data_hex) {
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b0a2      	sub	sp, #136	@ 0x88
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
    char cmd[128];
    snprintf(cmd, sizeof(cmd), "AT+ADVDATA=%s\r\n", adv_data_hex);
 8000c38:	f107 0008 	add.w	r0, r7, #8
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	4a06      	ldr	r2, [pc, #24]	@ (8000c58 <BLE_SetAdvData+0x28>)
 8000c40:	2180      	movs	r1, #128	@ 0x80
 8000c42:	f003 fc71 	bl	8004528 <sniprintf>
    BLE_SendCommand(cmd);
 8000c46:	f107 0308 	add.w	r3, r7, #8
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	f7ff fe6c 	bl	8000928 <BLE_SendCommand>
}
 8000c50:	bf00      	nop
 8000c52:	3788      	adds	r7, #136	@ 0x88
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd80      	pop	{r7, pc}
 8000c58:	08005008 	.word	0x08005008

08000c5c <BLE_ReadAdvInterval>:

// Lire intervalle broadcast
void BLE_ReadAdvInterval(void) {
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	af00      	add	r7, sp, #0
    BLE_SendCommand("AT+ADVPARAM\r\n");
 8000c60:	4802      	ldr	r0, [pc, #8]	@ (8000c6c <BLE_ReadAdvInterval+0x10>)
 8000c62:	f7ff fe61 	bl	8000928 <BLE_SendCommand>
}
 8000c66:	bf00      	nop
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	08005018 	.word	0x08005018

08000c70 <BLE_SetAdvInterval>:

// Définir intervalle broadcast (10~4000 ms)
void BLE_SetAdvInterval(uint16_t interval_ms) {
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b092      	sub	sp, #72	@ 0x48
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	4603      	mov	r3, r0
 8000c78:	80fb      	strh	r3, [r7, #6]
    char cmd[64];
    snprintf(cmd, sizeof(cmd), "AT+ADVPARAM=%d\r\n", (char)interval_ms);
 8000c7a:	88fb      	ldrh	r3, [r7, #6]
 8000c7c:	b2db      	uxtb	r3, r3
 8000c7e:	f107 0008 	add.w	r0, r7, #8
 8000c82:	4a06      	ldr	r2, [pc, #24]	@ (8000c9c <BLE_SetAdvInterval+0x2c>)
 8000c84:	2140      	movs	r1, #64	@ 0x40
 8000c86:	f003 fc4f 	bl	8004528 <sniprintf>
    BLE_SendCommand(cmd);
 8000c8a:	f107 0308 	add.w	r3, r7, #8
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f7ff fe4a 	bl	8000928 <BLE_SendCommand>
}
 8000c94:	bf00      	nop
 8000c96:	3748      	adds	r7, #72	@ 0x48
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bd80      	pop	{r7, pc}
 8000c9c:	08005028 	.word	0x08005028

08000ca0 <BLE_SetBroadcast>:

// Activer/désactiver le broadcast
void BLE_SetBroadcast(uint8_t enable) {
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b08a      	sub	sp, #40	@ 0x28
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	71fb      	strb	r3, [r7, #7]
    char cmd[32];
    snprintf(cmd, sizeof(cmd), "AT+ADV=%d\r\n", (char)enable);
 8000caa:	79fb      	ldrb	r3, [r7, #7]
 8000cac:	f107 0008 	add.w	r0, r7, #8
 8000cb0:	4a06      	ldr	r2, [pc, #24]	@ (8000ccc <BLE_SetBroadcast+0x2c>)
 8000cb2:	2120      	movs	r1, #32
 8000cb4:	f003 fc38 	bl	8004528 <sniprintf>
    BLE_SendCommand(cmd);
 8000cb8:	f107 0308 	add.w	r3, r7, #8
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	f7ff fe33 	bl	8000928 <BLE_SendCommand>
}
 8000cc2:	bf00      	nop
 8000cc4:	3728      	adds	r7, #40	@ 0x28
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	bf00      	nop
 8000ccc:	0800503c 	.word	0x0800503c

08000cd0 <BLE_SetLowPowerMode>:

// Activer ou désactiver le mode low power
void BLE_SetLowPowerMode(uint8_t enable) {
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b08a      	sub	sp, #40	@ 0x28
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	71fb      	strb	r3, [r7, #7]
    char cmd[32];
    snprintf(cmd, sizeof(cmd), "AT+LPM=%d\r\n", (char)enable);
 8000cda:	79fb      	ldrb	r3, [r7, #7]
 8000cdc:	f107 0008 	add.w	r0, r7, #8
 8000ce0:	4a06      	ldr	r2, [pc, #24]	@ (8000cfc <BLE_SetLowPowerMode+0x2c>)
 8000ce2:	2120      	movs	r1, #32
 8000ce4:	f003 fc20 	bl	8004528 <sniprintf>
    BLE_SendCommand(cmd);
 8000ce8:	f107 0308 	add.w	r3, r7, #8
 8000cec:	4618      	mov	r0, r3
 8000cee:	f7ff fe1b 	bl	8000928 <BLE_SendCommand>
}
 8000cf2:	bf00      	nop
 8000cf4:	3728      	adds	r7, #40	@ 0x28
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	bd80      	pop	{r7, pc}
 8000cfa:	bf00      	nop
 8000cfc:	08005048 	.word	0x08005048

08000d00 <BLE_ReadLowPowerMode>:

// Lire état low power
void BLE_ReadLowPowerMode(void) {
 8000d00:	b580      	push	{r7, lr}
 8000d02:	af00      	add	r7, sp, #0
    BLE_SendCommand("AT+LPM\r\n");
 8000d04:	4802      	ldr	r0, [pc, #8]	@ (8000d10 <BLE_ReadLowPowerMode+0x10>)
 8000d06:	f7ff fe0f 	bl	8000928 <BLE_SendCommand>
}
 8000d0a:	bf00      	nop
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	bf00      	nop
 8000d10:	08005054 	.word	0x08005054

08000d14 <BLE_ConnectTo>:
void BLE_Scan(void) {
    BLE_SendCommand("AT+SCAN=1\r\n");
}

// Connexion à un périphérique BLE (master mode)
void BLE_ConnectTo(const char* mac_addr) {
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b092      	sub	sp, #72	@ 0x48
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
    char cmd[64];
    snprintf(cmd, sizeof(cmd), "AT+CONN=%s\r\n", mac_addr);
 8000d1c:	f107 0008 	add.w	r0, r7, #8
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	4a06      	ldr	r2, [pc, #24]	@ (8000d3c <BLE_ConnectTo+0x28>)
 8000d24:	2140      	movs	r1, #64	@ 0x40
 8000d26:	f003 fbff 	bl	8004528 <sniprintf>
    BLE_SendCommand(cmd);
 8000d2a:	f107 0308 	add.w	r3, r7, #8
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f7ff fdfa 	bl	8000928 <BLE_SendCommand>
}
 8000d34:	bf00      	nop
 8000d36:	3748      	adds	r7, #72	@ 0x48
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	0800506c 	.word	0x0800506c

08000d40 <BLE_Disconnect>:

// Déconnexion (nécessite d’abord AT>9)
void BLE_Disconnect(uint8_t mode) {
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b08a      	sub	sp, #40	@ 0x28
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	4603      	mov	r3, r0
 8000d48:	71fb      	strb	r3, [r7, #7]
    char cmd[32];
    snprintf(cmd, sizeof(cmd), "AT+DISC=%d\r\n", (char)mode);
 8000d4a:	79fb      	ldrb	r3, [r7, #7]
 8000d4c:	f107 0008 	add.w	r0, r7, #8
 8000d50:	4a06      	ldr	r2, [pc, #24]	@ (8000d6c <BLE_Disconnect+0x2c>)
 8000d52:	2120      	movs	r1, #32
 8000d54:	f003 fbe8 	bl	8004528 <sniprintf>
    BLE_SendCommand(cmd);
 8000d58:	f107 0308 	add.w	r3, r7, #8
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	f7ff fde3 	bl	8000928 <BLE_SendCommand>
}
 8000d62:	bf00      	nop
 8000d64:	3728      	adds	r7, #40	@ 0x28
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bd80      	pop	{r7, pc}
 8000d6a:	bf00      	nop
 8000d6c:	0800507c 	.word	0x0800507c

08000d70 <BLE_Sleep>:

// Mise en veille (soft shutdown)
void BLE_Sleep(void) {
 8000d70:	b580      	push	{r7, lr}
 8000d72:	af00      	add	r7, sp, #0
    BLE_SendCommand("AT+SLEEP\r\n");
 8000d74:	4802      	ldr	r0, [pc, #8]	@ (8000d80 <BLE_Sleep+0x10>)
 8000d76:	f7ff fdd7 	bl	8000928 <BLE_SendCommand>
}
 8000d7a:	bf00      	nop
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	bf00      	nop
 8000d80:	0800508c 	.word	0x0800508c

08000d84 <BLE_ReadBaudrate>:
// Lire le baudrate
void BLE_ReadBaudrate(void) {
 8000d84:	b580      	push	{r7, lr}
 8000d86:	af00      	add	r7, sp, #0
    BLE_SendCommand("AT+BAUD\r\n");
 8000d88:	4802      	ldr	r0, [pc, #8]	@ (8000d94 <BLE_ReadBaudrate+0x10>)
 8000d8a:	f7ff fdcd 	bl	8000928 <BLE_SendCommand>
}
 8000d8e:	bf00      	nop
 8000d90:	bd80      	pop	{r7, pc}
 8000d92:	bf00      	nop
 8000d94:	08005098 	.word	0x08005098

08000d98 <BLE_SetBaudrate>:

// Définir le baudrate (ex: 9600, 115200, etc.)
void BLE_SetBaudrate(uint32_t baudrate) {
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b08a      	sub	sp, #40	@ 0x28
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
    char cmd[32];
    snprintf(cmd, sizeof(cmd), "AT+BAUD=%lu\r\n", (char)baudrate);
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	b2db      	uxtb	r3, r3
 8000da4:	f107 0008 	add.w	r0, r7, #8
 8000da8:	4a06      	ldr	r2, [pc, #24]	@ (8000dc4 <BLE_SetBaudrate+0x2c>)
 8000daa:	2120      	movs	r1, #32
 8000dac:	f003 fbbc 	bl	8004528 <sniprintf>
    BLE_SendCommand(cmd);
 8000db0:	f107 0308 	add.w	r3, r7, #8
 8000db4:	4618      	mov	r0, r3
 8000db6:	f7ff fdb7 	bl	8000928 <BLE_SendCommand>
}
 8000dba:	bf00      	nop
 8000dbc:	3728      	adds	r7, #40	@ 0x28
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bd80      	pop	{r7, pc}
 8000dc2:	bf00      	nop
 8000dc4:	080050a4 	.word	0x080050a4

08000dc8 <BLE_ReadMode>:

// Lire le mode (0 = BLE / 1 = BLE&SPP)
void BLE_ReadMode(void) {
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	af00      	add	r7, sp, #0
    BLE_SendCommand("AT+MODE\r\n");
 8000dcc:	4802      	ldr	r0, [pc, #8]	@ (8000dd8 <BLE_ReadMode+0x10>)
 8000dce:	f7ff fdab 	bl	8000928 <BLE_SendCommand>
}
 8000dd2:	bf00      	nop
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	080050b4 	.word	0x080050b4

08000ddc <BLE_SetMode>:

// Définir le mode BLE ou BLE+SPP
void BLE_SetMode(uint8_t mode) {
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b08a      	sub	sp, #40	@ 0x28
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	4603      	mov	r3, r0
 8000de4:	71fb      	strb	r3, [r7, #7]
    char cmd[32];
    snprintf(cmd, sizeof(cmd), "AT+MODE=%d\r\n", (char)mode);
 8000de6:	79fb      	ldrb	r3, [r7, #7]
 8000de8:	f107 0008 	add.w	r0, r7, #8
 8000dec:	4a06      	ldr	r2, [pc, #24]	@ (8000e08 <BLE_SetMode+0x2c>)
 8000dee:	2120      	movs	r1, #32
 8000df0:	f003 fb9a 	bl	8004528 <sniprintf>
    BLE_SendCommand(cmd);
 8000df4:	f107 0308 	add.w	r3, r7, #8
 8000df8:	4618      	mov	r0, r3
 8000dfa:	f7ff fd95 	bl	8000928 <BLE_SendCommand>
}
 8000dfe:	bf00      	nop
 8000e00:	3728      	adds	r7, #40	@ 0x28
 8000e02:	46bd      	mov	sp, r7
 8000e04:	bd80      	pop	{r7, pc}
 8000e06:	bf00      	nop
 8000e08:	080050c0 	.word	0x080050c0

08000e0c <BLE_ReadSPPName>:

// Lire nom SPP
void BLE_ReadSPPName(void) {
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	af00      	add	r7, sp, #0
    BLE_SendCommand("AT+SPPNAME\r\n");
 8000e10:	4802      	ldr	r0, [pc, #8]	@ (8000e1c <BLE_ReadSPPName+0x10>)
 8000e12:	f7ff fd89 	bl	8000928 <BLE_SendCommand>
}
 8000e16:	bf00      	nop
 8000e18:	bd80      	pop	{r7, pc}
 8000e1a:	bf00      	nop
 8000e1c:	080050d0 	.word	0x080050d0

08000e20 <BLE_SetSPPName>:

// Définir nom SPP
void BLE_SetSPPName(const char* name) {
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b092      	sub	sp, #72	@ 0x48
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
    char cmd[64];
    snprintf(cmd, sizeof(cmd), "AT+SPPNAME=%s\r\n", name);
 8000e28:	f107 0008 	add.w	r0, r7, #8
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	4a06      	ldr	r2, [pc, #24]	@ (8000e48 <BLE_SetSPPName+0x28>)
 8000e30:	2140      	movs	r1, #64	@ 0x40
 8000e32:	f003 fb79 	bl	8004528 <sniprintf>
    BLE_SendCommand(cmd);
 8000e36:	f107 0308 	add.w	r3, r7, #8
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	f7ff fd74 	bl	8000928 <BLE_SendCommand>
}
 8000e40:	bf00      	nop
 8000e42:	3748      	adds	r7, #72	@ 0x48
 8000e44:	46bd      	mov	sp, r7
 8000e46:	bd80      	pop	{r7, pc}
 8000e48:	080050e0 	.word	0x080050e0

08000e4c <BLE_ReadSPPMAC>:

// Lire MAC SPP
void BLE_ReadSPPMAC(void) {
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	af00      	add	r7, sp, #0
    BLE_SendCommand("AT+SPPMAC\r\n");
 8000e50:	4802      	ldr	r0, [pc, #8]	@ (8000e5c <BLE_ReadSPPMAC+0x10>)
 8000e52:	f7ff fd69 	bl	8000928 <BLE_SendCommand>
}
 8000e56:	bf00      	nop
 8000e58:	bd80      	pop	{r7, pc}
 8000e5a:	bf00      	nop
 8000e5c:	080050f0 	.word	0x080050f0

08000e60 <BLE_SetBLEMAC>:

// Définir MAC BLE
void BLE_SetBLEMAC(const char* mac12) {
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b092      	sub	sp, #72	@ 0x48
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
    char cmd[64];
    snprintf(cmd, sizeof(cmd), "AT+BLEMAC=%s\r\n", mac12);
 8000e68:	f107 0008 	add.w	r0, r7, #8
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	4a06      	ldr	r2, [pc, #24]	@ (8000e88 <BLE_SetBLEMAC+0x28>)
 8000e70:	2140      	movs	r1, #64	@ 0x40
 8000e72:	f003 fb59 	bl	8004528 <sniprintf>
    BLE_SendCommand(cmd);
 8000e76:	f107 0308 	add.w	r3, r7, #8
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	f7ff fd54 	bl	8000928 <BLE_SendCommand>
}
 8000e80:	bf00      	nop
 8000e82:	3748      	adds	r7, #72	@ 0x48
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bd80      	pop	{r7, pc}
 8000e88:	080050fc 	.word	0x080050fc

08000e8c <BLE_SetSPPMAC>:

// Définir MAC SPP
void BLE_SetSPPMAC(const char* mac12) {
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b092      	sub	sp, #72	@ 0x48
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
    char cmd[64];
    snprintf(cmd, sizeof(cmd), "AT+SPPMAC=%s\r\n", mac12);
 8000e94:	f107 0008 	add.w	r0, r7, #8
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	4a06      	ldr	r2, [pc, #24]	@ (8000eb4 <BLE_SetSPPMAC+0x28>)
 8000e9c:	2140      	movs	r1, #64	@ 0x40
 8000e9e:	f003 fb43 	bl	8004528 <sniprintf>
    BLE_SendCommand(cmd);
 8000ea2:	f107 0308 	add.w	r3, r7, #8
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	f7ff fd3e 	bl	8000928 <BLE_SendCommand>
}
 8000eac:	bf00      	nop
 8000eae:	3748      	adds	r7, #72	@ 0x48
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bd80      	pop	{r7, pc}
 8000eb4:	0800510c 	.word	0x0800510c

08000eb8 <BLE_SetTargetUUID>:

// Définir UUID cible pour connexion (client mode)
void BLE_SetTargetUUID(const char* uuid) {
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b0a2      	sub	sp, #136	@ 0x88
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
    char cmd[128];
    snprintf(cmd, sizeof(cmd), "AT+TARGETUUID=%s\r\n", uuid);
 8000ec0:	f107 0008 	add.w	r0, r7, #8
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	4a06      	ldr	r2, [pc, #24]	@ (8000ee0 <BLE_SetTargetUUID+0x28>)
 8000ec8:	2180      	movs	r1, #128	@ 0x80
 8000eca:	f003 fb2d 	bl	8004528 <sniprintf>
    BLE_SendCommand(cmd);
 8000ece:	f107 0308 	add.w	r3, r7, #8
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	f7ff fd28 	bl	8000928 <BLE_SendCommand>
}
 8000ed8:	bf00      	nop
 8000eda:	3788      	adds	r7, #136	@ 0x88
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd80      	pop	{r7, pc}
 8000ee0:	0800511c 	.word	0x0800511c

08000ee4 <BLE_ScanStart>:

// Scanner les périphériques BLE
void BLE_ScanStart(void) {
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	af00      	add	r7, sp, #0
    BLE_SendCommand("AT+SCAN=1\r\n");
 8000ee8:	4802      	ldr	r0, [pc, #8]	@ (8000ef4 <BLE_ScanStart+0x10>)
 8000eea:	f7ff fd1d 	bl	8000928 <BLE_SendCommand>
}
 8000eee:	bf00      	nop
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	08005060 	.word	0x08005060

08000ef8 <BLE_SetScanLimits>:

// Configurer paramètres de scan (nombre, timeout)
void BLE_SetScanLimits(uint8_t count, uint8_t timeout_sec) {
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b08c      	sub	sp, #48	@ 0x30
 8000efc:	af02      	add	r7, sp, #8
 8000efe:	4603      	mov	r3, r0
 8000f00:	460a      	mov	r2, r1
 8000f02:	71fb      	strb	r3, [r7, #7]
 8000f04:	4613      	mov	r3, r2
 8000f06:	71bb      	strb	r3, [r7, #6]
    char cmd[32];
    snprintf(cmd, sizeof(cmd), "AT+SCANM=%d,%d\r\n", (char)count, (char)timeout_sec);
 8000f08:	79fa      	ldrb	r2, [r7, #7]
 8000f0a:	79bb      	ldrb	r3, [r7, #6]
 8000f0c:	f107 0008 	add.w	r0, r7, #8
 8000f10:	9300      	str	r3, [sp, #0]
 8000f12:	4613      	mov	r3, r2
 8000f14:	4a06      	ldr	r2, [pc, #24]	@ (8000f30 <BLE_SetScanLimits+0x38>)
 8000f16:	2120      	movs	r1, #32
 8000f18:	f003 fb06 	bl	8004528 <sniprintf>
    BLE_SendCommand(cmd);
 8000f1c:	f107 0308 	add.w	r3, r7, #8
 8000f20:	4618      	mov	r0, r3
 8000f22:	f7ff fd01 	bl	8000928 <BLE_SendCommand>
}
 8000f26:	bf00      	nop
 8000f28:	3728      	adds	r7, #40	@ 0x28
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	08005130 	.word	0x08005130

08000f34 <BLE_SetScanParams>:

// Configurer scan params (mode, interval, window)
void BLE_SetScanParams(uint8_t active, uint8_t interval, uint8_t window) {
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b094      	sub	sp, #80	@ 0x50
 8000f38:	af02      	add	r7, sp, #8
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	71fb      	strb	r3, [r7, #7]
 8000f3e:	460b      	mov	r3, r1
 8000f40:	71bb      	strb	r3, [r7, #6]
 8000f42:	4613      	mov	r3, r2
 8000f44:	717b      	strb	r3, [r7, #5]
    char cmd[64];
    snprintf(cmd, sizeof(cmd), "AT+SCANPARAM=%d,%d,%d\r\n", (char)active, (char)interval, (char)window);
 8000f46:	79f9      	ldrb	r1, [r7, #7]
 8000f48:	79bb      	ldrb	r3, [r7, #6]
 8000f4a:	797a      	ldrb	r2, [r7, #5]
 8000f4c:	f107 0008 	add.w	r0, r7, #8
 8000f50:	9201      	str	r2, [sp, #4]
 8000f52:	9300      	str	r3, [sp, #0]
 8000f54:	460b      	mov	r3, r1
 8000f56:	4a06      	ldr	r2, [pc, #24]	@ (8000f70 <BLE_SetScanParams+0x3c>)
 8000f58:	2140      	movs	r1, #64	@ 0x40
 8000f5a:	f003 fae5 	bl	8004528 <sniprintf>
    BLE_SendCommand(cmd);
 8000f5e:	f107 0308 	add.w	r3, r7, #8
 8000f62:	4618      	mov	r0, r3
 8000f64:	f7ff fce0 	bl	8000928 <BLE_SendCommand>
}
 8000f68:	bf00      	nop
 8000f6a:	3748      	adds	r7, #72	@ 0x48
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	08005144 	.word	0x08005144

08000f74 <BLE_ClearBindings>:

// Effacer les liaisons enregistrées
void BLE_ClearBindings(void) {
 8000f74:	b580      	push	{r7, lr}
 8000f76:	af00      	add	r7, sp, #0
    BLE_SendCommand("AT+CLRBIND\r\n");
 8000f78:	4802      	ldr	r0, [pc, #8]	@ (8000f84 <BLE_ClearBindings+0x10>)
 8000f7a:	f7ff fcd5 	bl	8000928 <BLE_SendCommand>
}
 8000f7e:	bf00      	nop
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	bf00      	nop
 8000f84:	0800515c 	.word	0x0800515c

08000f88 <BLE_SetAutoConnect>:

// Configurer auto-connexion (client mode uniquement)
void BLE_SetAutoConnect(const char* mac) {
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b092      	sub	sp, #72	@ 0x48
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
    char cmd[64];
    snprintf(cmd, sizeof(cmd), "AT+SERVER=%s\r\n", mac);
 8000f90:	f107 0008 	add.w	r0, r7, #8
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	4a07      	ldr	r2, [pc, #28]	@ (8000fb4 <BLE_SetAutoConnect+0x2c>)
 8000f98:	2140      	movs	r1, #64	@ 0x40
 8000f9a:	f003 fac5 	bl	8004528 <sniprintf>
    BLE_SendCommand(cmd);
 8000f9e:	f107 0308 	add.w	r3, r7, #8
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	f7ff fcc0 	bl	8000928 <BLE_SendCommand>
    BLE_Reset();  // Reboot pour appliquer
 8000fa8:	f7ff fcf4 	bl	8000994 <BLE_Reset>
}
 8000fac:	bf00      	nop
 8000fae:	3748      	adds	r7, #72	@ 0x48
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	0800516c 	.word	0x0800516c

08000fb8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fbc:	f000 fe12 	bl	8001be4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fc0:	f000 f81c 	bl	8000ffc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fc4:	f000 fa3c 	bl	8001440 <MX_GPIO_Init>
  MX_TIM1_Init();
 8000fc8:	f000 f886 	bl	80010d8 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000fcc:	f000 f906 	bl	80011dc <MX_TIM2_Init>
  MX_TIM3_Init();
 8000fd0:	f000 f95c 	bl	800128c <MX_TIM3_Init>
  MX_TIM4_Init();
 8000fd4:	f000 f9b2 	bl	800133c <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8000fd8:	f000 fa08 	bl	80013ec <MX_USART1_UART_Init>
  MX_RTC_Init();
 8000fdc:	f000 f860 	bl	80010a0 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  //Config de l'USART1 pour le BLE RX
  HAL_UART_Receive_IT(&huart_BLE, &rx_it_buffer, 1);
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	4904      	ldr	r1, [pc, #16]	@ (8000ff4 <main+0x3c>)
 8000fe4:	4804      	ldr	r0, [pc, #16]	@ (8000ff8 <main+0x40>)
 8000fe6:	f002 fd0f 	bl	8003a08 <HAL_UART_Receive_IT>
  // chaque caractère va être écrit dans le buff et une interruption sera envoyée à HAL_UART_RxCpltCallback

  //Config du module BLE
  config_BLE();
 8000fea:	f000 fb45 	bl	8001678 <config_BLE>
  //BLE.ReadSPPMAC();
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000fee:	bf00      	nop
 8000ff0:	e7fd      	b.n	8000fee <main+0x36>
 8000ff2:	bf00      	nop
 8000ff4:	20000350 	.word	0x20000350
 8000ff8:	20000308 	.word	0x20000308

08000ffc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b094      	sub	sp, #80	@ 0x50
 8001000:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001002:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001006:	2228      	movs	r2, #40	@ 0x28
 8001008:	2100      	movs	r1, #0
 800100a:	4618      	mov	r0, r3
 800100c:	f003 fac2 	bl	8004594 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001010:	f107 0314 	add.w	r3, r7, #20
 8001014:	2200      	movs	r2, #0
 8001016:	601a      	str	r2, [r3, #0]
 8001018:	605a      	str	r2, [r3, #4]
 800101a:	609a      	str	r2, [r3, #8]
 800101c:	60da      	str	r2, [r3, #12]
 800101e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001020:	1d3b      	adds	r3, r7, #4
 8001022:	2200      	movs	r2, #0
 8001024:	601a      	str	r2, [r3, #0]
 8001026:	605a      	str	r2, [r3, #4]
 8001028:	609a      	str	r2, [r3, #8]
 800102a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 800102c:	2309      	movs	r3, #9
 800102e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001030:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001034:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001036:	2301      	movs	r3, #1
 8001038:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800103a:	2300      	movs	r3, #0
 800103c:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800103e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001042:	4618      	mov	r0, r3
 8001044:	f001 f980 	bl	8002348 <HAL_RCC_OscConfig>
 8001048:	4603      	mov	r3, r0
 800104a:	2b00      	cmp	r3, #0
 800104c:	d001      	beq.n	8001052 <SystemClock_Config+0x56>
  {
    Error_Handler();
 800104e:	f000 fa81 	bl	8001554 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001052:	230f      	movs	r3, #15
 8001054:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8001056:	2301      	movs	r3, #1
 8001058:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800105a:	2300      	movs	r3, #0
 800105c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800105e:	2300      	movs	r3, #0
 8001060:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001062:	2300      	movs	r3, #0
 8001064:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001066:	f107 0314 	add.w	r3, r7, #20
 800106a:	2100      	movs	r1, #0
 800106c:	4618      	mov	r0, r3
 800106e:	f001 fbed 	bl	800284c <HAL_RCC_ClockConfig>
 8001072:	4603      	mov	r3, r0
 8001074:	2b00      	cmp	r3, #0
 8001076:	d001      	beq.n	800107c <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001078:	f000 fa6c 	bl	8001554 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800107c:	2301      	movs	r3, #1
 800107e:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001080:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001084:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001086:	1d3b      	adds	r3, r7, #4
 8001088:	4618      	mov	r0, r3
 800108a:	f001 fd6d 	bl	8002b68 <HAL_RCCEx_PeriphCLKConfig>
 800108e:	4603      	mov	r3, r0
 8001090:	2b00      	cmp	r3, #0
 8001092:	d001      	beq.n	8001098 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001094:	f000 fa5e 	bl	8001554 <Error_Handler>
  }
}
 8001098:	bf00      	nop
 800109a:	3750      	adds	r7, #80	@ 0x50
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}

080010a0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80010a4:	4b0a      	ldr	r3, [pc, #40]	@ (80010d0 <MX_RTC_Init+0x30>)
 80010a6:	4a0b      	ldr	r2, [pc, #44]	@ (80010d4 <MX_RTC_Init+0x34>)
 80010a8:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 80010aa:	4b09      	ldr	r3, [pc, #36]	@ (80010d0 <MX_RTC_Init+0x30>)
 80010ac:	f04f 32ff 	mov.w	r2, #4294967295
 80010b0:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 80010b2:	4b07      	ldr	r3, [pc, #28]	@ (80010d0 <MX_RTC_Init+0x30>)
 80010b4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80010b8:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80010ba:	4805      	ldr	r0, [pc, #20]	@ (80010d0 <MX_RTC_Init+0x30>)
 80010bc:	f001 fec0 	bl	8002e40 <HAL_RTC_Init>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d001      	beq.n	80010ca <MX_RTC_Init+0x2a>
  {
    Error_Handler();
 80010c6:	f000 fa45 	bl	8001554 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80010ca:	bf00      	nop
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	200001d4 	.word	0x200001d4
 80010d4:	40002800 	.word	0x40002800

080010d8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b092      	sub	sp, #72	@ 0x48
 80010dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010de:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80010e2:	2200      	movs	r2, #0
 80010e4:	601a      	str	r2, [r3, #0]
 80010e6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80010e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010ec:	2200      	movs	r2, #0
 80010ee:	601a      	str	r2, [r3, #0]
 80010f0:	605a      	str	r2, [r3, #4]
 80010f2:	609a      	str	r2, [r3, #8]
 80010f4:	60da      	str	r2, [r3, #12]
 80010f6:	611a      	str	r2, [r3, #16]
 80010f8:	615a      	str	r2, [r3, #20]
 80010fa:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80010fc:	1d3b      	adds	r3, r7, #4
 80010fe:	2220      	movs	r2, #32
 8001100:	2100      	movs	r1, #0
 8001102:	4618      	mov	r0, r3
 8001104:	f003 fa46 	bl	8004594 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001108:	4b32      	ldr	r3, [pc, #200]	@ (80011d4 <MX_TIM1_Init+0xfc>)
 800110a:	4a33      	ldr	r2, [pc, #204]	@ (80011d8 <MX_TIM1_Init+0x100>)
 800110c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 20-1;
 800110e:	4b31      	ldr	r3, [pc, #196]	@ (80011d4 <MX_TIM1_Init+0xfc>)
 8001110:	2213      	movs	r2, #19
 8001112:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001114:	4b2f      	ldr	r3, [pc, #188]	@ (80011d4 <MX_TIM1_Init+0xfc>)
 8001116:	2200      	movs	r2, #0
 8001118:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10-1;
 800111a:	4b2e      	ldr	r3, [pc, #184]	@ (80011d4 <MX_TIM1_Init+0xfc>)
 800111c:	2209      	movs	r2, #9
 800111e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001120:	4b2c      	ldr	r3, [pc, #176]	@ (80011d4 <MX_TIM1_Init+0xfc>)
 8001122:	2200      	movs	r2, #0
 8001124:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001126:	4b2b      	ldr	r3, [pc, #172]	@ (80011d4 <MX_TIM1_Init+0xfc>)
 8001128:	2200      	movs	r2, #0
 800112a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800112c:	4b29      	ldr	r3, [pc, #164]	@ (80011d4 <MX_TIM1_Init+0xfc>)
 800112e:	2200      	movs	r2, #0
 8001130:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001132:	4828      	ldr	r0, [pc, #160]	@ (80011d4 <MX_TIM1_Init+0xfc>)
 8001134:	f001 ffd6 	bl	80030e4 <HAL_TIM_PWM_Init>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d001      	beq.n	8001142 <MX_TIM1_Init+0x6a>
  {
    Error_Handler();
 800113e:	f000 fa09 	bl	8001554 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001142:	2300      	movs	r3, #0
 8001144:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001146:	2300      	movs	r3, #0
 8001148:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800114a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800114e:	4619      	mov	r1, r3
 8001150:	4820      	ldr	r0, [pc, #128]	@ (80011d4 <MX_TIM1_Init+0xfc>)
 8001152:	f002 facf 	bl	80036f4 <HAL_TIMEx_MasterConfigSynchronization>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d001      	beq.n	8001160 <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 800115c:	f000 f9fa 	bl	8001554 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001160:	2360      	movs	r3, #96	@ 0x60
 8001162:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001164:	2300      	movs	r3, #0
 8001166:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001168:	2300      	movs	r3, #0
 800116a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800116c:	2300      	movs	r3, #0
 800116e:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001170:	2300      	movs	r3, #0
 8001172:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001174:	2300      	movs	r3, #0
 8001176:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001178:	2300      	movs	r3, #0
 800117a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800117c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001180:	2200      	movs	r2, #0
 8001182:	4619      	mov	r1, r3
 8001184:	4813      	ldr	r0, [pc, #76]	@ (80011d4 <MX_TIM1_Init+0xfc>)
 8001186:	f001 fffd 	bl	8003184 <HAL_TIM_PWM_ConfigChannel>
 800118a:	4603      	mov	r3, r0
 800118c:	2b00      	cmp	r3, #0
 800118e:	d001      	beq.n	8001194 <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 8001190:	f000 f9e0 	bl	8001554 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001194:	2300      	movs	r3, #0
 8001196:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001198:	2300      	movs	r3, #0
 800119a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800119c:	2300      	movs	r3, #0
 800119e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80011a0:	2300      	movs	r3, #0
 80011a2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80011a4:	2300      	movs	r3, #0
 80011a6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80011a8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80011ac:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80011ae:	2300      	movs	r3, #0
 80011b0:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80011b2:	1d3b      	adds	r3, r7, #4
 80011b4:	4619      	mov	r1, r3
 80011b6:	4807      	ldr	r0, [pc, #28]	@ (80011d4 <MX_TIM1_Init+0xfc>)
 80011b8:	f002 fafa 	bl	80037b0 <HAL_TIMEx_ConfigBreakDeadTime>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d001      	beq.n	80011c6 <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 80011c2:	f000 f9c7 	bl	8001554 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80011c6:	4803      	ldr	r0, [pc, #12]	@ (80011d4 <MX_TIM1_Init+0xfc>)
 80011c8:	f000 fb80 	bl	80018cc <HAL_TIM_MspPostInit>

}
 80011cc:	bf00      	nop
 80011ce:	3748      	adds	r7, #72	@ 0x48
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	200001e8 	.word	0x200001e8
 80011d8:	40012c00 	.word	0x40012c00

080011dc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b08a      	sub	sp, #40	@ 0x28
 80011e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011e2:	f107 0320 	add.w	r3, r7, #32
 80011e6:	2200      	movs	r2, #0
 80011e8:	601a      	str	r2, [r3, #0]
 80011ea:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011ec:	1d3b      	adds	r3, r7, #4
 80011ee:	2200      	movs	r2, #0
 80011f0:	601a      	str	r2, [r3, #0]
 80011f2:	605a      	str	r2, [r3, #4]
 80011f4:	609a      	str	r2, [r3, #8]
 80011f6:	60da      	str	r2, [r3, #12]
 80011f8:	611a      	str	r2, [r3, #16]
 80011fa:	615a      	str	r2, [r3, #20]
 80011fc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80011fe:	4b22      	ldr	r3, [pc, #136]	@ (8001288 <MX_TIM2_Init+0xac>)
 8001200:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001204:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 20-1;
 8001206:	4b20      	ldr	r3, [pc, #128]	@ (8001288 <MX_TIM2_Init+0xac>)
 8001208:	2213      	movs	r2, #19
 800120a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800120c:	4b1e      	ldr	r3, [pc, #120]	@ (8001288 <MX_TIM2_Init+0xac>)
 800120e:	2200      	movs	r2, #0
 8001210:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10-1;
 8001212:	4b1d      	ldr	r3, [pc, #116]	@ (8001288 <MX_TIM2_Init+0xac>)
 8001214:	2209      	movs	r2, #9
 8001216:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001218:	4b1b      	ldr	r3, [pc, #108]	@ (8001288 <MX_TIM2_Init+0xac>)
 800121a:	2200      	movs	r2, #0
 800121c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800121e:	4b1a      	ldr	r3, [pc, #104]	@ (8001288 <MX_TIM2_Init+0xac>)
 8001220:	2200      	movs	r2, #0
 8001222:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001224:	4818      	ldr	r0, [pc, #96]	@ (8001288 <MX_TIM2_Init+0xac>)
 8001226:	f001 ff5d 	bl	80030e4 <HAL_TIM_PWM_Init>
 800122a:	4603      	mov	r3, r0
 800122c:	2b00      	cmp	r3, #0
 800122e:	d001      	beq.n	8001234 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8001230:	f000 f990 	bl	8001554 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001234:	2300      	movs	r3, #0
 8001236:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001238:	2300      	movs	r3, #0
 800123a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800123c:	f107 0320 	add.w	r3, r7, #32
 8001240:	4619      	mov	r1, r3
 8001242:	4811      	ldr	r0, [pc, #68]	@ (8001288 <MX_TIM2_Init+0xac>)
 8001244:	f002 fa56 	bl	80036f4 <HAL_TIMEx_MasterConfigSynchronization>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d001      	beq.n	8001252 <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 800124e:	f000 f981 	bl	8001554 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001252:	2360      	movs	r3, #96	@ 0x60
 8001254:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001256:	2300      	movs	r3, #0
 8001258:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800125a:	2300      	movs	r3, #0
 800125c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800125e:	2300      	movs	r3, #0
 8001260:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001262:	1d3b      	adds	r3, r7, #4
 8001264:	2208      	movs	r2, #8
 8001266:	4619      	mov	r1, r3
 8001268:	4807      	ldr	r0, [pc, #28]	@ (8001288 <MX_TIM2_Init+0xac>)
 800126a:	f001 ff8b 	bl	8003184 <HAL_TIM_PWM_ConfigChannel>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	d001      	beq.n	8001278 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8001274:	f000 f96e 	bl	8001554 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001278:	4803      	ldr	r0, [pc, #12]	@ (8001288 <MX_TIM2_Init+0xac>)
 800127a:	f000 fb27 	bl	80018cc <HAL_TIM_MspPostInit>

}
 800127e:	bf00      	nop
 8001280:	3728      	adds	r7, #40	@ 0x28
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	20000230 	.word	0x20000230

0800128c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b08a      	sub	sp, #40	@ 0x28
 8001290:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001292:	f107 0320 	add.w	r3, r7, #32
 8001296:	2200      	movs	r2, #0
 8001298:	601a      	str	r2, [r3, #0]
 800129a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800129c:	1d3b      	adds	r3, r7, #4
 800129e:	2200      	movs	r2, #0
 80012a0:	601a      	str	r2, [r3, #0]
 80012a2:	605a      	str	r2, [r3, #4]
 80012a4:	609a      	str	r2, [r3, #8]
 80012a6:	60da      	str	r2, [r3, #12]
 80012a8:	611a      	str	r2, [r3, #16]
 80012aa:	615a      	str	r2, [r3, #20]
 80012ac:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80012ae:	4b21      	ldr	r3, [pc, #132]	@ (8001334 <MX_TIM3_Init+0xa8>)
 80012b0:	4a21      	ldr	r2, [pc, #132]	@ (8001338 <MX_TIM3_Init+0xac>)
 80012b2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 20-1;
 80012b4:	4b1f      	ldr	r3, [pc, #124]	@ (8001334 <MX_TIM3_Init+0xa8>)
 80012b6:	2213      	movs	r2, #19
 80012b8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012ba:	4b1e      	ldr	r3, [pc, #120]	@ (8001334 <MX_TIM3_Init+0xa8>)
 80012bc:	2200      	movs	r2, #0
 80012be:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10-1;
 80012c0:	4b1c      	ldr	r3, [pc, #112]	@ (8001334 <MX_TIM3_Init+0xa8>)
 80012c2:	2209      	movs	r2, #9
 80012c4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012c6:	4b1b      	ldr	r3, [pc, #108]	@ (8001334 <MX_TIM3_Init+0xa8>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012cc:	4b19      	ldr	r3, [pc, #100]	@ (8001334 <MX_TIM3_Init+0xa8>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80012d2:	4818      	ldr	r0, [pc, #96]	@ (8001334 <MX_TIM3_Init+0xa8>)
 80012d4:	f001 ff06 	bl	80030e4 <HAL_TIM_PWM_Init>
 80012d8:	4603      	mov	r3, r0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d001      	beq.n	80012e2 <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 80012de:	f000 f939 	bl	8001554 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012e2:	2300      	movs	r3, #0
 80012e4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012e6:	2300      	movs	r3, #0
 80012e8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80012ea:	f107 0320 	add.w	r3, r7, #32
 80012ee:	4619      	mov	r1, r3
 80012f0:	4810      	ldr	r0, [pc, #64]	@ (8001334 <MX_TIM3_Init+0xa8>)
 80012f2:	f002 f9ff 	bl	80036f4 <HAL_TIMEx_MasterConfigSynchronization>
 80012f6:	4603      	mov	r3, r0
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d001      	beq.n	8001300 <MX_TIM3_Init+0x74>
  {
    Error_Handler();
 80012fc:	f000 f92a 	bl	8001554 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001300:	2360      	movs	r3, #96	@ 0x60
 8001302:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001304:	2300      	movs	r3, #0
 8001306:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001308:	2300      	movs	r3, #0
 800130a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800130c:	2300      	movs	r3, #0
 800130e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001310:	1d3b      	adds	r3, r7, #4
 8001312:	2200      	movs	r2, #0
 8001314:	4619      	mov	r1, r3
 8001316:	4807      	ldr	r0, [pc, #28]	@ (8001334 <MX_TIM3_Init+0xa8>)
 8001318:	f001 ff34 	bl	8003184 <HAL_TIM_PWM_ConfigChannel>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d001      	beq.n	8001326 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8001322:	f000 f917 	bl	8001554 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001326:	4803      	ldr	r0, [pc, #12]	@ (8001334 <MX_TIM3_Init+0xa8>)
 8001328:	f000 fad0 	bl	80018cc <HAL_TIM_MspPostInit>

}
 800132c:	bf00      	nop
 800132e:	3728      	adds	r7, #40	@ 0x28
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}
 8001334:	20000278 	.word	0x20000278
 8001338:	40000400 	.word	0x40000400

0800133c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b08a      	sub	sp, #40	@ 0x28
 8001340:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001342:	f107 0320 	add.w	r3, r7, #32
 8001346:	2200      	movs	r2, #0
 8001348:	601a      	str	r2, [r3, #0]
 800134a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800134c:	1d3b      	adds	r3, r7, #4
 800134e:	2200      	movs	r2, #0
 8001350:	601a      	str	r2, [r3, #0]
 8001352:	605a      	str	r2, [r3, #4]
 8001354:	609a      	str	r2, [r3, #8]
 8001356:	60da      	str	r2, [r3, #12]
 8001358:	611a      	str	r2, [r3, #16]
 800135a:	615a      	str	r2, [r3, #20]
 800135c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800135e:	4b21      	ldr	r3, [pc, #132]	@ (80013e4 <MX_TIM4_Init+0xa8>)
 8001360:	4a21      	ldr	r2, [pc, #132]	@ (80013e8 <MX_TIM4_Init+0xac>)
 8001362:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 20-1;
 8001364:	4b1f      	ldr	r3, [pc, #124]	@ (80013e4 <MX_TIM4_Init+0xa8>)
 8001366:	2213      	movs	r2, #19
 8001368:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800136a:	4b1e      	ldr	r3, [pc, #120]	@ (80013e4 <MX_TIM4_Init+0xa8>)
 800136c:	2200      	movs	r2, #0
 800136e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 10-1;
 8001370:	4b1c      	ldr	r3, [pc, #112]	@ (80013e4 <MX_TIM4_Init+0xa8>)
 8001372:	2209      	movs	r2, #9
 8001374:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001376:	4b1b      	ldr	r3, [pc, #108]	@ (80013e4 <MX_TIM4_Init+0xa8>)
 8001378:	2200      	movs	r2, #0
 800137a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800137c:	4b19      	ldr	r3, [pc, #100]	@ (80013e4 <MX_TIM4_Init+0xa8>)
 800137e:	2200      	movs	r2, #0
 8001380:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001382:	4818      	ldr	r0, [pc, #96]	@ (80013e4 <MX_TIM4_Init+0xa8>)
 8001384:	f001 feae 	bl	80030e4 <HAL_TIM_PWM_Init>
 8001388:	4603      	mov	r3, r0
 800138a:	2b00      	cmp	r3, #0
 800138c:	d001      	beq.n	8001392 <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 800138e:	f000 f8e1 	bl	8001554 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001392:	2300      	movs	r3, #0
 8001394:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001396:	2300      	movs	r3, #0
 8001398:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800139a:	f107 0320 	add.w	r3, r7, #32
 800139e:	4619      	mov	r1, r3
 80013a0:	4810      	ldr	r0, [pc, #64]	@ (80013e4 <MX_TIM4_Init+0xa8>)
 80013a2:	f002 f9a7 	bl	80036f4 <HAL_TIMEx_MasterConfigSynchronization>
 80013a6:	4603      	mov	r3, r0
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d001      	beq.n	80013b0 <MX_TIM4_Init+0x74>
  {
    Error_Handler();
 80013ac:	f000 f8d2 	bl	8001554 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013b0:	2360      	movs	r3, #96	@ 0x60
 80013b2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80013b4:	2300      	movs	r3, #0
 80013b6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013b8:	2300      	movs	r3, #0
 80013ba:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013bc:	2300      	movs	r3, #0
 80013be:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80013c0:	1d3b      	adds	r3, r7, #4
 80013c2:	2208      	movs	r2, #8
 80013c4:	4619      	mov	r1, r3
 80013c6:	4807      	ldr	r0, [pc, #28]	@ (80013e4 <MX_TIM4_Init+0xa8>)
 80013c8:	f001 fedc 	bl	8003184 <HAL_TIM_PWM_ConfigChannel>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d001      	beq.n	80013d6 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 80013d2:	f000 f8bf 	bl	8001554 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80013d6:	4803      	ldr	r0, [pc, #12]	@ (80013e4 <MX_TIM4_Init+0xa8>)
 80013d8:	f000 fa78 	bl	80018cc <HAL_TIM_MspPostInit>

}
 80013dc:	bf00      	nop
 80013de:	3728      	adds	r7, #40	@ 0x28
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}
 80013e4:	200002c0 	.word	0x200002c0
 80013e8:	40000800 	.word	0x40000800

080013ec <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80013f0:	4b11      	ldr	r3, [pc, #68]	@ (8001438 <MX_USART1_UART_Init+0x4c>)
 80013f2:	4a12      	ldr	r2, [pc, #72]	@ (800143c <MX_USART1_UART_Init+0x50>)
 80013f4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80013f6:	4b10      	ldr	r3, [pc, #64]	@ (8001438 <MX_USART1_UART_Init+0x4c>)
 80013f8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80013fc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80013fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001438 <MX_USART1_UART_Init+0x4c>)
 8001400:	2200      	movs	r2, #0
 8001402:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001404:	4b0c      	ldr	r3, [pc, #48]	@ (8001438 <MX_USART1_UART_Init+0x4c>)
 8001406:	2200      	movs	r2, #0
 8001408:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800140a:	4b0b      	ldr	r3, [pc, #44]	@ (8001438 <MX_USART1_UART_Init+0x4c>)
 800140c:	2200      	movs	r2, #0
 800140e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001410:	4b09      	ldr	r3, [pc, #36]	@ (8001438 <MX_USART1_UART_Init+0x4c>)
 8001412:	220c      	movs	r2, #12
 8001414:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001416:	4b08      	ldr	r3, [pc, #32]	@ (8001438 <MX_USART1_UART_Init+0x4c>)
 8001418:	2200      	movs	r2, #0
 800141a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800141c:	4b06      	ldr	r3, [pc, #24]	@ (8001438 <MX_USART1_UART_Init+0x4c>)
 800141e:	2200      	movs	r2, #0
 8001420:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001422:	4805      	ldr	r0, [pc, #20]	@ (8001438 <MX_USART1_UART_Init+0x4c>)
 8001424:	f002 fa15 	bl	8003852 <HAL_UART_Init>
 8001428:	4603      	mov	r3, r0
 800142a:	2b00      	cmp	r3, #0
 800142c:	d001      	beq.n	8001432 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800142e:	f000 f891 	bl	8001554 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001432:	bf00      	nop
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	20000308 	.word	0x20000308
 800143c:	40013800 	.word	0x40013800

08001440 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001440:	b480      	push	{r7}
 8001442:	b085      	sub	sp, #20
 8001444:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001446:	4b14      	ldr	r3, [pc, #80]	@ (8001498 <MX_GPIO_Init+0x58>)
 8001448:	699b      	ldr	r3, [r3, #24]
 800144a:	4a13      	ldr	r2, [pc, #76]	@ (8001498 <MX_GPIO_Init+0x58>)
 800144c:	f043 0320 	orr.w	r3, r3, #32
 8001450:	6193      	str	r3, [r2, #24]
 8001452:	4b11      	ldr	r3, [pc, #68]	@ (8001498 <MX_GPIO_Init+0x58>)
 8001454:	699b      	ldr	r3, [r3, #24]
 8001456:	f003 0320 	and.w	r3, r3, #32
 800145a:	60fb      	str	r3, [r7, #12]
 800145c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800145e:	4b0e      	ldr	r3, [pc, #56]	@ (8001498 <MX_GPIO_Init+0x58>)
 8001460:	699b      	ldr	r3, [r3, #24]
 8001462:	4a0d      	ldr	r2, [pc, #52]	@ (8001498 <MX_GPIO_Init+0x58>)
 8001464:	f043 0304 	orr.w	r3, r3, #4
 8001468:	6193      	str	r3, [r2, #24]
 800146a:	4b0b      	ldr	r3, [pc, #44]	@ (8001498 <MX_GPIO_Init+0x58>)
 800146c:	699b      	ldr	r3, [r3, #24]
 800146e:	f003 0304 	and.w	r3, r3, #4
 8001472:	60bb      	str	r3, [r7, #8]
 8001474:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001476:	4b08      	ldr	r3, [pc, #32]	@ (8001498 <MX_GPIO_Init+0x58>)
 8001478:	699b      	ldr	r3, [r3, #24]
 800147a:	4a07      	ldr	r2, [pc, #28]	@ (8001498 <MX_GPIO_Init+0x58>)
 800147c:	f043 0308 	orr.w	r3, r3, #8
 8001480:	6193      	str	r3, [r2, #24]
 8001482:	4b05      	ldr	r3, [pc, #20]	@ (8001498 <MX_GPIO_Init+0x58>)
 8001484:	699b      	ldr	r3, [r3, #24]
 8001486:	f003 0308 	and.w	r3, r3, #8
 800148a:	607b      	str	r3, [r7, #4]
 800148c:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800148e:	bf00      	nop
 8001490:	3714      	adds	r7, #20
 8001492:	46bd      	mov	sp, r7
 8001494:	bc80      	pop	{r7}
 8001496:	4770      	bx	lr
 8001498:	40021000 	.word	0x40021000

0800149c <HAL_UART_RxCpltCallback>:
/* USER CODE BEGIN 4 */

////////////////////////////////////////////////////////////////// CODE RX


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800149c:	b580      	push	{r7, lr}
 800149e:	b082      	sub	sp, #8
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
	static int receive_index = 0;
	static bool debut_de_trame = false;
	static bool fin_de_trame = false;
    if (huart->Instance == USART1) {
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	4a23      	ldr	r2, [pc, #140]	@ (8001538 <HAL_UART_RxCpltCallback+0x9c>)
 80014aa:	4293      	cmp	r3, r2
 80014ac:	d13f      	bne.n	800152e <HAL_UART_RxCpltCallback+0x92>
        // Copier le caractère dans le buffer
        if (receive_index < sizeof(receive_buffer) - 1) {
 80014ae:	4b23      	ldr	r3, [pc, #140]	@ (800153c <HAL_UART_RxCpltCallback+0xa0>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	2b3e      	cmp	r3, #62	@ 0x3e
 80014b4:	d81e      	bhi.n	80014f4 <HAL_UART_RxCpltCallback+0x58>
        	if(debut_de_trame){						//debug
 80014b6:	4b22      	ldr	r3, [pc, #136]	@ (8001540 <HAL_UART_RxCpltCallback+0xa4>)
 80014b8:	781b      	ldrb	r3, [r3, #0]
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d008      	beq.n	80014d0 <HAL_UART_RxCpltCallback+0x34>
            receive_buffer[receive_index++] = (char)rx_it_buffer;
 80014be:	4b1f      	ldr	r3, [pc, #124]	@ (800153c <HAL_UART_RxCpltCallback+0xa0>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	1c5a      	adds	r2, r3, #1
 80014c4:	491d      	ldr	r1, [pc, #116]	@ (800153c <HAL_UART_RxCpltCallback+0xa0>)
 80014c6:	600a      	str	r2, [r1, #0]
 80014c8:	4a1e      	ldr	r2, [pc, #120]	@ (8001544 <HAL_UART_RxCpltCallback+0xa8>)
 80014ca:	7811      	ldrb	r1, [r2, #0]
 80014cc:	4a1e      	ldr	r2, [pc, #120]	@ (8001548 <HAL_UART_RxCpltCallback+0xac>)
 80014ce:	54d1      	strb	r1, [r2, r3]
        	}
            if((char)rx_it_buffer == '\n'){
 80014d0:	4b1c      	ldr	r3, [pc, #112]	@ (8001544 <HAL_UART_RxCpltCallback+0xa8>)
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	2b0a      	cmp	r3, #10
 80014d6:	d10d      	bne.n	80014f4 <HAL_UART_RxCpltCallback+0x58>
            	if (!debut_de_trame){
 80014d8:	4b19      	ldr	r3, [pc, #100]	@ (8001540 <HAL_UART_RxCpltCallback+0xa4>)
 80014da:	781b      	ldrb	r3, [r3, #0]
 80014dc:	f083 0301 	eor.w	r3, r3, #1
 80014e0:	b2db      	uxtb	r3, r3
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d003      	beq.n	80014ee <HAL_UART_RxCpltCallback+0x52>
            		debut_de_trame = true;
 80014e6:	4b16      	ldr	r3, [pc, #88]	@ (8001540 <HAL_UART_RxCpltCallback+0xa4>)
 80014e8:	2201      	movs	r2, #1
 80014ea:	701a      	strb	r2, [r3, #0]
 80014ec:	e002      	b.n	80014f4 <HAL_UART_RxCpltCallback+0x58>
            	}
            	else{
            		fin_de_trame = true;
 80014ee:	4b17      	ldr	r3, [pc, #92]	@ (800154c <HAL_UART_RxCpltCallback+0xb0>)
 80014f0:	2201      	movs	r2, #1
 80014f2:	701a      	strb	r2, [r3, #0]
            	}

            }
        }
        // Vérifier si la trame est terminée
        if (fin_de_trame) {
 80014f4:	4b15      	ldr	r3, [pc, #84]	@ (800154c <HAL_UART_RxCpltCallback+0xb0>)
 80014f6:	781b      	ldrb	r3, [r3, #0]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d013      	beq.n	8001524 <HAL_UART_RxCpltCallback+0x88>
        	process_trame_rx(receive_buffer);  // traite la trame
 80014fc:	4812      	ldr	r0, [pc, #72]	@ (8001548 <HAL_UART_RxCpltCallback+0xac>)
 80014fe:	f000 f883 	bl	8001608 <process_trame_rx>
        	memset(receive_buffer, 0, sizeof(receive_buffer));
 8001502:	2240      	movs	r2, #64	@ 0x40
 8001504:	2100      	movs	r1, #0
 8001506:	4810      	ldr	r0, [pc, #64]	@ (8001548 <HAL_UART_RxCpltCallback+0xac>)
 8001508:	f003 f844 	bl	8004594 <memset>
            receive_index = 0;              // réinitialise l'index
 800150c:	4b0b      	ldr	r3, [pc, #44]	@ (800153c <HAL_UART_RxCpltCallback+0xa0>)
 800150e:	2200      	movs	r2, #0
 8001510:	601a      	str	r2, [r3, #0]
            debut_de_trame = false;
 8001512:	4b0b      	ldr	r3, [pc, #44]	@ (8001540 <HAL_UART_RxCpltCallback+0xa4>)
 8001514:	2200      	movs	r2, #0
 8001516:	701a      	strb	r2, [r3, #0]
            fin_de_trame = false;
 8001518:	4b0c      	ldr	r3, [pc, #48]	@ (800154c <HAL_UART_RxCpltCallback+0xb0>)
 800151a:	2200      	movs	r2, #0
 800151c:	701a      	strb	r2, [r3, #0]
            rx_it_buffer = 0;
 800151e:	4b09      	ldr	r3, [pc, #36]	@ (8001544 <HAL_UART_RxCpltCallback+0xa8>)
 8001520:	2200      	movs	r2, #0
 8001522:	701a      	strb	r2, [r3, #0]


        }

        // Remet à écouter un octet
        HAL_UART_Receive_IT(&huart_BLE, &rx_it_buffer, 1);
 8001524:	2201      	movs	r2, #1
 8001526:	4907      	ldr	r1, [pc, #28]	@ (8001544 <HAL_UART_RxCpltCallback+0xa8>)
 8001528:	4809      	ldr	r0, [pc, #36]	@ (8001550 <HAL_UART_RxCpltCallback+0xb4>)
 800152a:	f002 fa6d 	bl	8003a08 <HAL_UART_Receive_IT>
    }
}
 800152e:	bf00      	nop
 8001530:	3708      	adds	r7, #8
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	40013800 	.word	0x40013800
 800153c:	20000354 	.word	0x20000354
 8001540:	20000358 	.word	0x20000358
 8001544:	20000350 	.word	0x20000350
 8001548:	2000035c 	.word	0x2000035c
 800154c:	20000359 	.word	0x20000359
 8001550:	20000308 	.word	0x20000308

08001554 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001554:	b480      	push	{r7}
 8001556:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001558:	b672      	cpsid	i
}
 800155a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800155c:	bf00      	nop
 800155e:	e7fd      	b.n	800155c <Error_Handler+0x8>

08001560 <handle_BLE_DISC>:
    {"BLE_CONN\r\n", handle_BLE_CONN}
};

// Handles

void handle_BLE_DISC(void){
 8001560:	b480      	push	{r7}
 8001562:	af00      	add	r7, sp, #0
	flags.BLE_CONNECTED = false;
 8001564:	4b03      	ldr	r3, [pc, #12]	@ (8001574 <handle_BLE_DISC+0x14>)
 8001566:	2200      	movs	r2, #0
 8001568:	701a      	strb	r2, [r3, #0]
}
 800156a:	bf00      	nop
 800156c:	46bd      	mov	sp, r7
 800156e:	bc80      	pop	{r7}
 8001570:	4770      	bx	lr
 8001572:	bf00      	nop
 8001574:	200003dc 	.word	0x200003dc

08001578 <handle_BLE_CONN>:

void handle_BLE_CONN(void){
 8001578:	b480      	push	{r7}
 800157a:	af00      	add	r7, sp, #0
	flags.BLE_CONNECTED = true;
 800157c:	4b03      	ldr	r3, [pc, #12]	@ (800158c <handle_BLE_CONN+0x14>)
 800157e:	2201      	movs	r2, #1
 8001580:	701a      	strb	r2, [r3, #0]
}
 8001582:	bf00      	nop
 8001584:	46bd      	mov	sp, r7
 8001586:	bc80      	pop	{r7}
 8001588:	4770      	bx	lr
 800158a:	bf00      	nop
 800158c:	200003dc 	.word	0x200003dc

08001590 <handle_OK>:

void handle_OK(void){
 8001590:	b480      	push	{r7}
 8001592:	af00      	add	r7, sp, #0
	flags.OK = true;
 8001594:	4b03      	ldr	r3, [pc, #12]	@ (80015a4 <handle_OK+0x14>)
 8001596:	2201      	movs	r2, #1
 8001598:	70da      	strb	r2, [r3, #3]
}
 800159a:	bf00      	nop
 800159c:	46bd      	mov	sp, r7
 800159e:	bc80      	pop	{r7}
 80015a0:	4770      	bx	lr
 80015a2:	bf00      	nop
 80015a4:	200003dc 	.word	0x200003dc

080015a8 <handle_ERR_CMD>:

void handle_ERR_CMD(void){
 80015a8:	b480      	push	{r7}
 80015aa:	af00      	add	r7, sp, #0
	flags.ERR_CMD = true;
 80015ac:	4b03      	ldr	r3, [pc, #12]	@ (80015bc <handle_ERR_CMD+0x14>)
 80015ae:	2201      	movs	r2, #1
 80015b0:	711a      	strb	r2, [r3, #4]
}
 80015b2:	bf00      	nop
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bc80      	pop	{r7}
 80015b8:	4770      	bx	lr
 80015ba:	bf00      	nop
 80015bc:	200003dc 	.word	0x200003dc

080015c0 <handle_RSTING>:

void handle_RSTING(void){
 80015c0:	b480      	push	{r7}
 80015c2:	af00      	add	r7, sp, #0
	flags.RSTING = true;
 80015c4:	4b03      	ldr	r3, [pc, #12]	@ (80015d4 <handle_RSTING+0x14>)
 80015c6:	2201      	movs	r2, #1
 80015c8:	715a      	strb	r2, [r3, #5]
}
 80015ca:	bf00      	nop
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bc80      	pop	{r7}
 80015d0:	4770      	bx	lr
 80015d2:	bf00      	nop
 80015d4:	200003dc 	.word	0x200003dc

080015d8 <handle_CONNECTING>:
void handle_CONNECTING(void){
 80015d8:	b480      	push	{r7}
 80015da:	af00      	add	r7, sp, #0
	flags.CONNECTING = true;
 80015dc:	4b03      	ldr	r3, [pc, #12]	@ (80015ec <handle_CONNECTING+0x14>)
 80015de:	2201      	movs	r2, #1
 80015e0:	719a      	strb	r2, [r3, #6]
}
 80015e2:	bf00      	nop
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bc80      	pop	{r7}
 80015e8:	4770      	bx	lr
 80015ea:	bf00      	nop
 80015ec:	200003dc 	.word	0x200003dc

080015f0 <handle_RESTORING>:

void handle_RESTORING(void){
 80015f0:	b480      	push	{r7}
 80015f2:	af00      	add	r7, sp, #0
	flags.RESTORING = true;
 80015f4:	4b03      	ldr	r3, [pc, #12]	@ (8001604 <handle_RESTORING+0x14>)
 80015f6:	2201      	movs	r2, #1
 80015f8:	71da      	strb	r2, [r3, #7]
}
 80015fa:	bf00      	nop
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bc80      	pop	{r7}
 8001600:	4770      	bx	lr
 8001602:	bf00      	nop
 8001604:	200003dc 	.word	0x200003dc

08001608 <process_trame_rx>:


// fonctions
void process_trame_rx(char* receive_buffer) {
 8001608:	b580      	push	{r7, lr}
 800160a:	b084      	sub	sp, #16
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
	if(receive_buffer[0] == '\0'){
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	781b      	ldrb	r3, [r3, #0]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d025      	beq.n	8001664 <process_trame_rx+0x5c>
		return;
	}
	else {
		for (int i = 0; i < COMMAND_COUNT_RX; ++i) {
 8001618:	2300      	movs	r3, #0
 800161a:	60fb      	str	r3, [r7, #12]
 800161c:	e017      	b.n	800164e <process_trame_rx+0x46>
			if (strcmp(receive_buffer, command_table_rx[i].command) == 0) {
 800161e:	4a13      	ldr	r2, [pc, #76]	@ (800166c <process_trame_rx+0x64>)
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001626:	4619      	mov	r1, r3
 8001628:	6878      	ldr	r0, [r7, #4]
 800162a:	f7fe fd8f 	bl	800014c <strcmp>
 800162e:	4603      	mov	r3, r0
 8001630:	2b00      	cmp	r3, #0
 8001632:	d109      	bne.n	8001648 <process_trame_rx+0x40>
				command_table_rx[i].handler(); // Exécute le handler associé
 8001634:	4a0d      	ldr	r2, [pc, #52]	@ (800166c <process_trame_rx+0x64>)
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	00db      	lsls	r3, r3, #3
 800163a:	4413      	add	r3, r2
 800163c:	685b      	ldr	r3, [r3, #4]
 800163e:	4798      	blx	r3
				flags.UNKNOW_COMMAND = false;
 8001640:	4b0b      	ldr	r3, [pc, #44]	@ (8001670 <process_trame_rx+0x68>)
 8001642:	2200      	movs	r2, #0
 8001644:	709a      	strb	r2, [r3, #2]
				return; // Optionnel : on quitte après exécution
 8001646:	e00e      	b.n	8001666 <process_trame_rx+0x5e>
		for (int i = 0; i < COMMAND_COUNT_RX; ++i) {
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	3301      	adds	r3, #1
 800164c:	60fb      	str	r3, [r7, #12]
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	2b06      	cmp	r3, #6
 8001652:	dde4      	ble.n	800161e <process_trame_rx+0x16>
			}
		}
		flags.UNKNOW_COMMAND = true;
 8001654:	4b06      	ldr	r3, [pc, #24]	@ (8001670 <process_trame_rx+0x68>)
 8001656:	2201      	movs	r2, #1
 8001658:	709a      	strb	r2, [r3, #2]
		strcpy(receive_buffer, unknow_command); //utile pr le debug
 800165a:	4906      	ldr	r1, [pc, #24]	@ (8001674 <process_trame_rx+0x6c>)
 800165c:	6878      	ldr	r0, [r7, #4]
 800165e:	f002 ffcd 	bl	80045fc <strcpy>
		return;
 8001662:	e000      	b.n	8001666 <process_trame_rx+0x5e>
		return;
 8001664:	bf00      	nop
		}
}
 8001666:	3710      	adds	r7, #16
 8001668:	46bd      	mov	sp, r7
 800166a:	bd80      	pop	{r7, pc}
 800166c:	200000c4 	.word	0x200000c4
 8001670:	200003dc 	.word	0x200003dc
 8001674:	2000039c 	.word	0x2000039c

08001678 <config_BLE>:

bool flag_timeout_err = false;


// config du module BLE
void config_BLE(void){
 8001678:	b580      	push	{r7, lr}
 800167a:	af00      	add	r7, sp, #0
	BLE.RestoreDefaults();
 800167c:	4b1a      	ldr	r3, [pc, #104]	@ (80016e8 <config_BLE+0x70>)
 800167e:	691b      	ldr	r3, [r3, #16]
 8001680:	4798      	blx	r3
	wait_until_flag(&flags.RESTORING,BLE_TIMEOUT_MS);
 8001682:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001686:	4819      	ldr	r0, [pc, #100]	@ (80016ec <config_BLE+0x74>)
 8001688:	f000 f83a 	bl	8001700 <wait_until_flag>
	BLE.SetRole(BLE_ROLE);
 800168c:	4b16      	ldr	r3, [pc, #88]	@ (80016e8 <config_BLE+0x70>)
 800168e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001690:	2000      	movs	r0, #0
 8001692:	4798      	blx	r3
	wait_until_flag(&flags.OK,BLE_TIMEOUT_MS);
 8001694:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001698:	4815      	ldr	r0, [pc, #84]	@ (80016f0 <config_BLE+0x78>)
 800169a:	f000 f831 	bl	8001700 <wait_until_flag>
	BLE.SetBLEMAC(BLE_MAC_SERVEUR);
 800169e:	4b12      	ldr	r3, [pc, #72]	@ (80016e8 <config_BLE+0x70>)
 80016a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80016a2:	4814      	ldr	r0, [pc, #80]	@ (80016f4 <config_BLE+0x7c>)
 80016a4:	4798      	blx	r3
	wait_until_flag(&flags.OK,BLE_TIMEOUT_MS);
 80016a6:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80016aa:	4811      	ldr	r0, [pc, #68]	@ (80016f0 <config_BLE+0x78>)
 80016ac:	f000 f828 	bl	8001700 <wait_until_flag>
	BLE.SetName(NAME);
 80016b0:	4b0d      	ldr	r3, [pc, #52]	@ (80016e8 <config_BLE+0x70>)
 80016b2:	6a1b      	ldr	r3, [r3, #32]
 80016b4:	4810      	ldr	r0, [pc, #64]	@ (80016f8 <config_BLE+0x80>)
 80016b6:	4798      	blx	r3
	wait_until_flag(&flags.OK,BLE_TIMEOUT_MS);
 80016b8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80016bc:	480c      	ldr	r0, [pc, #48]	@ (80016f0 <config_BLE+0x78>)
 80016be:	f000 f81f 	bl	8001700 <wait_until_flag>
	BLE.SetSecurity(SECURITY);
 80016c2:	4b09      	ldr	r3, [pc, #36]	@ (80016e8 <config_BLE+0x70>)
 80016c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80016c6:	2000      	movs	r0, #0
 80016c8:	4798      	blx	r3
	wait_until_flag(&flags.OK,BLE_TIMEOUT_MS);
 80016ca:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80016ce:	4808      	ldr	r0, [pc, #32]	@ (80016f0 <config_BLE+0x78>)
 80016d0:	f000 f816 	bl	8001700 <wait_until_flag>
	BLE.Reset();                 // Redémarre pour appliquer
 80016d4:	4b04      	ldr	r3, [pc, #16]	@ (80016e8 <config_BLE+0x70>)
 80016d6:	68db      	ldr	r3, [r3, #12]
 80016d8:	4798      	blx	r3
	wait_until_flag(&flags.RSTING,BLE_TIMEOUT_MS);
 80016da:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80016de:	4807      	ldr	r0, [pc, #28]	@ (80016fc <config_BLE+0x84>)
 80016e0:	f000 f80e 	bl	8001700 <wait_until_flag>
}
 80016e4:	bf00      	nop
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	20000000 	.word	0x20000000
 80016ec:	200003e3 	.word	0x200003e3
 80016f0:	200003df 	.word	0x200003df
 80016f4:	080051e0 	.word	0x080051e0
 80016f8:	080051f0 	.word	0x080051f0
 80016fc:	200003e1 	.word	0x200003e1

08001700 <wait_until_flag>:



void wait_until_flag(volatile bool* flag, uint32_t timeout_ms) {
 8001700:	b580      	push	{r7, lr}
 8001702:	b084      	sub	sp, #16
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
 8001708:	6039      	str	r1, [r7, #0]
    uint32_t start = HAL_GetTick();
 800170a:	f000 fac3 	bl	8001c94 <HAL_GetTick>
 800170e:	60f8      	str	r0, [r7, #12]

    while (!(*flag)) {
 8001710:	e00d      	b.n	800172e <wait_until_flag+0x2e>
        if (HAL_GetTick() - start >= timeout_ms) {
 8001712:	f000 fabf 	bl	8001c94 <HAL_GetTick>
 8001716:	4602      	mov	r2, r0
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	1ad3      	subs	r3, r2, r3
 800171c:	683a      	ldr	r2, [r7, #0]
 800171e:	429a      	cmp	r2, r3
 8001720:	d805      	bhi.n	800172e <wait_until_flag+0x2e>
            flag_timeout_err = true;      // Indique qu'un timeout s’est produit
 8001722:	4b0b      	ldr	r3, [pc, #44]	@ (8001750 <wait_until_flag+0x50>)
 8001724:	2201      	movs	r2, #1
 8001726:	701a      	strb	r2, [r3, #0]
            TIMEOUT_ERR_HANDLER();        // Fonction de traitement personnalisée
 8001728:	f000 f814 	bl	8001754 <TIMEOUT_ERR_HANDLER>
            return;                       // Sort de la fonction
 800172c:	e00d      	b.n	800174a <wait_until_flag+0x4a>
    while (!(*flag)) {
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	781b      	ldrb	r3, [r3, #0]
 8001732:	b2db      	uxtb	r3, r3
 8001734:	f083 0301 	eor.w	r3, r3, #1
 8001738:	b2db      	uxtb	r3, r3
 800173a:	2b00      	cmp	r3, #0
 800173c:	d1e9      	bne.n	8001712 <wait_until_flag+0x12>
        }
    }

    *flag = false;                        // Réinitialise le flag une fois traité
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	2200      	movs	r2, #0
 8001742:	701a      	strb	r2, [r3, #0]
    flag_timeout_err = false;             // Tout s’est bien passé
 8001744:	4b02      	ldr	r3, [pc, #8]	@ (8001750 <wait_until_flag+0x50>)
 8001746:	2200      	movs	r2, #0
 8001748:	701a      	strb	r2, [r3, #0]
}
 800174a:	3710      	adds	r7, #16
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}
 8001750:	200003e4 	.word	0x200003e4

08001754 <TIMEOUT_ERR_HANDLER>:


void TIMEOUT_ERR_HANDLER(void){
 8001754:	b480      	push	{r7}
 8001756:	af00      	add	r7, sp, #0
	//Ecrire ça plus tard
}
 8001758:	bf00      	nop
 800175a:	46bd      	mov	sp, r7
 800175c:	bc80      	pop	{r7}
 800175e:	4770      	bx	lr

08001760 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001760:	b480      	push	{r7}
 8001762:	b085      	sub	sp, #20
 8001764:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001766:	4b15      	ldr	r3, [pc, #84]	@ (80017bc <HAL_MspInit+0x5c>)
 8001768:	699b      	ldr	r3, [r3, #24]
 800176a:	4a14      	ldr	r2, [pc, #80]	@ (80017bc <HAL_MspInit+0x5c>)
 800176c:	f043 0301 	orr.w	r3, r3, #1
 8001770:	6193      	str	r3, [r2, #24]
 8001772:	4b12      	ldr	r3, [pc, #72]	@ (80017bc <HAL_MspInit+0x5c>)
 8001774:	699b      	ldr	r3, [r3, #24]
 8001776:	f003 0301 	and.w	r3, r3, #1
 800177a:	60bb      	str	r3, [r7, #8]
 800177c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800177e:	4b0f      	ldr	r3, [pc, #60]	@ (80017bc <HAL_MspInit+0x5c>)
 8001780:	69db      	ldr	r3, [r3, #28]
 8001782:	4a0e      	ldr	r2, [pc, #56]	@ (80017bc <HAL_MspInit+0x5c>)
 8001784:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001788:	61d3      	str	r3, [r2, #28]
 800178a:	4b0c      	ldr	r3, [pc, #48]	@ (80017bc <HAL_MspInit+0x5c>)
 800178c:	69db      	ldr	r3, [r3, #28]
 800178e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001792:	607b      	str	r3, [r7, #4]
 8001794:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001796:	4b0a      	ldr	r3, [pc, #40]	@ (80017c0 <HAL_MspInit+0x60>)
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	60fb      	str	r3, [r7, #12]
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80017a2:	60fb      	str	r3, [r7, #12]
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80017aa:	60fb      	str	r3, [r7, #12]
 80017ac:	4a04      	ldr	r2, [pc, #16]	@ (80017c0 <HAL_MspInit+0x60>)
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017b2:	bf00      	nop
 80017b4:	3714      	adds	r7, #20
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bc80      	pop	{r7}
 80017ba:	4770      	bx	lr
 80017bc:	40021000 	.word	0x40021000
 80017c0:	40010000 	.word	0x40010000

080017c4 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b084      	sub	sp, #16
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	4a0f      	ldr	r2, [pc, #60]	@ (8001810 <HAL_RTC_MspInit+0x4c>)
 80017d2:	4293      	cmp	r3, r2
 80017d4:	d118      	bne.n	8001808 <HAL_RTC_MspInit+0x44>
  {
    /* USER CODE BEGIN RTC_MspInit 0 */

    /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 80017d6:	f000 fdab 	bl	8002330 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 80017da:	4b0e      	ldr	r3, [pc, #56]	@ (8001814 <HAL_RTC_MspInit+0x50>)
 80017dc:	69db      	ldr	r3, [r3, #28]
 80017de:	4a0d      	ldr	r2, [pc, #52]	@ (8001814 <HAL_RTC_MspInit+0x50>)
 80017e0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80017e4:	61d3      	str	r3, [r2, #28]
 80017e6:	4b0b      	ldr	r3, [pc, #44]	@ (8001814 <HAL_RTC_MspInit+0x50>)
 80017e8:	69db      	ldr	r3, [r3, #28]
 80017ea:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80017ee:	60fb      	str	r3, [r7, #12]
 80017f0:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80017f2:	4b09      	ldr	r3, [pc, #36]	@ (8001818 <HAL_RTC_MspInit+0x54>)
 80017f4:	2201      	movs	r2, #1
 80017f6:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 80017f8:	2200      	movs	r2, #0
 80017fa:	2100      	movs	r1, #0
 80017fc:	2003      	movs	r0, #3
 80017fe:	f000 fb2a 	bl	8001e56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8001802:	2003      	movs	r0, #3
 8001804:	f000 fb43 	bl	8001e8e <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8001808:	bf00      	nop
 800180a:	3710      	adds	r7, #16
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}
 8001810:	40002800 	.word	0x40002800
 8001814:	40021000 	.word	0x40021000
 8001818:	4242043c 	.word	0x4242043c

0800181c <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800181c:	b480      	push	{r7}
 800181e:	b087      	sub	sp, #28
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4a24      	ldr	r2, [pc, #144]	@ (80018bc <HAL_TIM_PWM_MspInit+0xa0>)
 800182a:	4293      	cmp	r3, r2
 800182c:	d10c      	bne.n	8001848 <HAL_TIM_PWM_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800182e:	4b24      	ldr	r3, [pc, #144]	@ (80018c0 <HAL_TIM_PWM_MspInit+0xa4>)
 8001830:	699b      	ldr	r3, [r3, #24]
 8001832:	4a23      	ldr	r2, [pc, #140]	@ (80018c0 <HAL_TIM_PWM_MspInit+0xa4>)
 8001834:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001838:	6193      	str	r3, [r2, #24]
 800183a:	4b21      	ldr	r3, [pc, #132]	@ (80018c0 <HAL_TIM_PWM_MspInit+0xa4>)
 800183c:	699b      	ldr	r3, [r3, #24]
 800183e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001842:	617b      	str	r3, [r7, #20]
 8001844:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001846:	e034      	b.n	80018b2 <HAL_TIM_PWM_MspInit+0x96>
  else if(htim_pwm->Instance==TIM2)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001850:	d10c      	bne.n	800186c <HAL_TIM_PWM_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001852:	4b1b      	ldr	r3, [pc, #108]	@ (80018c0 <HAL_TIM_PWM_MspInit+0xa4>)
 8001854:	69db      	ldr	r3, [r3, #28]
 8001856:	4a1a      	ldr	r2, [pc, #104]	@ (80018c0 <HAL_TIM_PWM_MspInit+0xa4>)
 8001858:	f043 0301 	orr.w	r3, r3, #1
 800185c:	61d3      	str	r3, [r2, #28]
 800185e:	4b18      	ldr	r3, [pc, #96]	@ (80018c0 <HAL_TIM_PWM_MspInit+0xa4>)
 8001860:	69db      	ldr	r3, [r3, #28]
 8001862:	f003 0301 	and.w	r3, r3, #1
 8001866:	613b      	str	r3, [r7, #16]
 8001868:	693b      	ldr	r3, [r7, #16]
}
 800186a:	e022      	b.n	80018b2 <HAL_TIM_PWM_MspInit+0x96>
  else if(htim_pwm->Instance==TIM3)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	4a14      	ldr	r2, [pc, #80]	@ (80018c4 <HAL_TIM_PWM_MspInit+0xa8>)
 8001872:	4293      	cmp	r3, r2
 8001874:	d10c      	bne.n	8001890 <HAL_TIM_PWM_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001876:	4b12      	ldr	r3, [pc, #72]	@ (80018c0 <HAL_TIM_PWM_MspInit+0xa4>)
 8001878:	69db      	ldr	r3, [r3, #28]
 800187a:	4a11      	ldr	r2, [pc, #68]	@ (80018c0 <HAL_TIM_PWM_MspInit+0xa4>)
 800187c:	f043 0302 	orr.w	r3, r3, #2
 8001880:	61d3      	str	r3, [r2, #28]
 8001882:	4b0f      	ldr	r3, [pc, #60]	@ (80018c0 <HAL_TIM_PWM_MspInit+0xa4>)
 8001884:	69db      	ldr	r3, [r3, #28]
 8001886:	f003 0302 	and.w	r3, r3, #2
 800188a:	60fb      	str	r3, [r7, #12]
 800188c:	68fb      	ldr	r3, [r7, #12]
}
 800188e:	e010      	b.n	80018b2 <HAL_TIM_PWM_MspInit+0x96>
  else if(htim_pwm->Instance==TIM4)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4a0c      	ldr	r2, [pc, #48]	@ (80018c8 <HAL_TIM_PWM_MspInit+0xac>)
 8001896:	4293      	cmp	r3, r2
 8001898:	d10b      	bne.n	80018b2 <HAL_TIM_PWM_MspInit+0x96>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800189a:	4b09      	ldr	r3, [pc, #36]	@ (80018c0 <HAL_TIM_PWM_MspInit+0xa4>)
 800189c:	69db      	ldr	r3, [r3, #28]
 800189e:	4a08      	ldr	r2, [pc, #32]	@ (80018c0 <HAL_TIM_PWM_MspInit+0xa4>)
 80018a0:	f043 0304 	orr.w	r3, r3, #4
 80018a4:	61d3      	str	r3, [r2, #28]
 80018a6:	4b06      	ldr	r3, [pc, #24]	@ (80018c0 <HAL_TIM_PWM_MspInit+0xa4>)
 80018a8:	69db      	ldr	r3, [r3, #28]
 80018aa:	f003 0304 	and.w	r3, r3, #4
 80018ae:	60bb      	str	r3, [r7, #8]
 80018b0:	68bb      	ldr	r3, [r7, #8]
}
 80018b2:	bf00      	nop
 80018b4:	371c      	adds	r7, #28
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bc80      	pop	{r7}
 80018ba:	4770      	bx	lr
 80018bc:	40012c00 	.word	0x40012c00
 80018c0:	40021000 	.word	0x40021000
 80018c4:	40000400 	.word	0x40000400
 80018c8:	40000800 	.word	0x40000800

080018cc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b08a      	sub	sp, #40	@ 0x28
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018d4:	f107 0318 	add.w	r3, r7, #24
 80018d8:	2200      	movs	r2, #0
 80018da:	601a      	str	r2, [r3, #0]
 80018dc:	605a      	str	r2, [r3, #4]
 80018de:	609a      	str	r2, [r3, #8]
 80018e0:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4a3d      	ldr	r2, [pc, #244]	@ (80019dc <HAL_TIM_MspPostInit+0x110>)
 80018e8:	4293      	cmp	r3, r2
 80018ea:	d119      	bne.n	8001920 <HAL_TIM_MspPostInit+0x54>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ec:	4b3c      	ldr	r3, [pc, #240]	@ (80019e0 <HAL_TIM_MspPostInit+0x114>)
 80018ee:	699b      	ldr	r3, [r3, #24]
 80018f0:	4a3b      	ldr	r2, [pc, #236]	@ (80019e0 <HAL_TIM_MspPostInit+0x114>)
 80018f2:	f043 0304 	orr.w	r3, r3, #4
 80018f6:	6193      	str	r3, [r2, #24]
 80018f8:	4b39      	ldr	r3, [pc, #228]	@ (80019e0 <HAL_TIM_MspPostInit+0x114>)
 80018fa:	699b      	ldr	r3, [r3, #24]
 80018fc:	f003 0304 	and.w	r3, r3, #4
 8001900:	617b      	str	r3, [r7, #20]
 8001902:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001904:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001908:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800190a:	2302      	movs	r3, #2
 800190c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800190e:	2302      	movs	r3, #2
 8001910:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001912:	f107 0318 	add.w	r3, r7, #24
 8001916:	4619      	mov	r1, r3
 8001918:	4832      	ldr	r0, [pc, #200]	@ (80019e4 <HAL_TIM_MspPostInit+0x118>)
 800191a:	f000 fb85 	bl	8002028 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspPostInit 1 */

    /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800191e:	e059      	b.n	80019d4 <HAL_TIM_MspPostInit+0x108>
  else if(htim->Instance==TIM2)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001928:	d118      	bne.n	800195c <HAL_TIM_MspPostInit+0x90>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800192a:	4b2d      	ldr	r3, [pc, #180]	@ (80019e0 <HAL_TIM_MspPostInit+0x114>)
 800192c:	699b      	ldr	r3, [r3, #24]
 800192e:	4a2c      	ldr	r2, [pc, #176]	@ (80019e0 <HAL_TIM_MspPostInit+0x114>)
 8001930:	f043 0304 	orr.w	r3, r3, #4
 8001934:	6193      	str	r3, [r2, #24]
 8001936:	4b2a      	ldr	r3, [pc, #168]	@ (80019e0 <HAL_TIM_MspPostInit+0x114>)
 8001938:	699b      	ldr	r3, [r3, #24]
 800193a:	f003 0304 	and.w	r3, r3, #4
 800193e:	613b      	str	r3, [r7, #16]
 8001940:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001942:	2304      	movs	r3, #4
 8001944:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001946:	2302      	movs	r3, #2
 8001948:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800194a:	2302      	movs	r3, #2
 800194c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800194e:	f107 0318 	add.w	r3, r7, #24
 8001952:	4619      	mov	r1, r3
 8001954:	4823      	ldr	r0, [pc, #140]	@ (80019e4 <HAL_TIM_MspPostInit+0x118>)
 8001956:	f000 fb67 	bl	8002028 <HAL_GPIO_Init>
}
 800195a:	e03b      	b.n	80019d4 <HAL_TIM_MspPostInit+0x108>
  else if(htim->Instance==TIM3)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	4a21      	ldr	r2, [pc, #132]	@ (80019e8 <HAL_TIM_MspPostInit+0x11c>)
 8001962:	4293      	cmp	r3, r2
 8001964:	d118      	bne.n	8001998 <HAL_TIM_MspPostInit+0xcc>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001966:	4b1e      	ldr	r3, [pc, #120]	@ (80019e0 <HAL_TIM_MspPostInit+0x114>)
 8001968:	699b      	ldr	r3, [r3, #24]
 800196a:	4a1d      	ldr	r2, [pc, #116]	@ (80019e0 <HAL_TIM_MspPostInit+0x114>)
 800196c:	f043 0304 	orr.w	r3, r3, #4
 8001970:	6193      	str	r3, [r2, #24]
 8001972:	4b1b      	ldr	r3, [pc, #108]	@ (80019e0 <HAL_TIM_MspPostInit+0x114>)
 8001974:	699b      	ldr	r3, [r3, #24]
 8001976:	f003 0304 	and.w	r3, r3, #4
 800197a:	60fb      	str	r3, [r7, #12]
 800197c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800197e:	2340      	movs	r3, #64	@ 0x40
 8001980:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001982:	2302      	movs	r3, #2
 8001984:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001986:	2302      	movs	r3, #2
 8001988:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800198a:	f107 0318 	add.w	r3, r7, #24
 800198e:	4619      	mov	r1, r3
 8001990:	4814      	ldr	r0, [pc, #80]	@ (80019e4 <HAL_TIM_MspPostInit+0x118>)
 8001992:	f000 fb49 	bl	8002028 <HAL_GPIO_Init>
}
 8001996:	e01d      	b.n	80019d4 <HAL_TIM_MspPostInit+0x108>
  else if(htim->Instance==TIM4)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4a13      	ldr	r2, [pc, #76]	@ (80019ec <HAL_TIM_MspPostInit+0x120>)
 800199e:	4293      	cmp	r3, r2
 80019a0:	d118      	bne.n	80019d4 <HAL_TIM_MspPostInit+0x108>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019a2:	4b0f      	ldr	r3, [pc, #60]	@ (80019e0 <HAL_TIM_MspPostInit+0x114>)
 80019a4:	699b      	ldr	r3, [r3, #24]
 80019a6:	4a0e      	ldr	r2, [pc, #56]	@ (80019e0 <HAL_TIM_MspPostInit+0x114>)
 80019a8:	f043 0308 	orr.w	r3, r3, #8
 80019ac:	6193      	str	r3, [r2, #24]
 80019ae:	4b0c      	ldr	r3, [pc, #48]	@ (80019e0 <HAL_TIM_MspPostInit+0x114>)
 80019b0:	699b      	ldr	r3, [r3, #24]
 80019b2:	f003 0308 	and.w	r3, r3, #8
 80019b6:	60bb      	str	r3, [r7, #8]
 80019b8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80019ba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80019be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019c0:	2302      	movs	r3, #2
 80019c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019c4:	2302      	movs	r3, #2
 80019c6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019c8:	f107 0318 	add.w	r3, r7, #24
 80019cc:	4619      	mov	r1, r3
 80019ce:	4808      	ldr	r0, [pc, #32]	@ (80019f0 <HAL_TIM_MspPostInit+0x124>)
 80019d0:	f000 fb2a 	bl	8002028 <HAL_GPIO_Init>
}
 80019d4:	bf00      	nop
 80019d6:	3728      	adds	r7, #40	@ 0x28
 80019d8:	46bd      	mov	sp, r7
 80019da:	bd80      	pop	{r7, pc}
 80019dc:	40012c00 	.word	0x40012c00
 80019e0:	40021000 	.word	0x40021000
 80019e4:	40010800 	.word	0x40010800
 80019e8:	40000400 	.word	0x40000400
 80019ec:	40000800 	.word	0x40000800
 80019f0:	40010c00 	.word	0x40010c00

080019f4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b088      	sub	sp, #32
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019fc:	f107 0310 	add.w	r3, r7, #16
 8001a00:	2200      	movs	r2, #0
 8001a02:	601a      	str	r2, [r3, #0]
 8001a04:	605a      	str	r2, [r3, #4]
 8001a06:	609a      	str	r2, [r3, #8]
 8001a08:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	4a20      	ldr	r2, [pc, #128]	@ (8001a90 <HAL_UART_MspInit+0x9c>)
 8001a10:	4293      	cmp	r3, r2
 8001a12:	d139      	bne.n	8001a88 <HAL_UART_MspInit+0x94>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001a14:	4b1f      	ldr	r3, [pc, #124]	@ (8001a94 <HAL_UART_MspInit+0xa0>)
 8001a16:	699b      	ldr	r3, [r3, #24]
 8001a18:	4a1e      	ldr	r2, [pc, #120]	@ (8001a94 <HAL_UART_MspInit+0xa0>)
 8001a1a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a1e:	6193      	str	r3, [r2, #24]
 8001a20:	4b1c      	ldr	r3, [pc, #112]	@ (8001a94 <HAL_UART_MspInit+0xa0>)
 8001a22:	699b      	ldr	r3, [r3, #24]
 8001a24:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a28:	60fb      	str	r3, [r7, #12]
 8001a2a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a2c:	4b19      	ldr	r3, [pc, #100]	@ (8001a94 <HAL_UART_MspInit+0xa0>)
 8001a2e:	699b      	ldr	r3, [r3, #24]
 8001a30:	4a18      	ldr	r2, [pc, #96]	@ (8001a94 <HAL_UART_MspInit+0xa0>)
 8001a32:	f043 0304 	orr.w	r3, r3, #4
 8001a36:	6193      	str	r3, [r2, #24]
 8001a38:	4b16      	ldr	r3, [pc, #88]	@ (8001a94 <HAL_UART_MspInit+0xa0>)
 8001a3a:	699b      	ldr	r3, [r3, #24]
 8001a3c:	f003 0304 	and.w	r3, r3, #4
 8001a40:	60bb      	str	r3, [r7, #8]
 8001a42:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001a44:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001a48:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a4a:	2302      	movs	r3, #2
 8001a4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a4e:	2303      	movs	r3, #3
 8001a50:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a52:	f107 0310 	add.w	r3, r7, #16
 8001a56:	4619      	mov	r1, r3
 8001a58:	480f      	ldr	r0, [pc, #60]	@ (8001a98 <HAL_UART_MspInit+0xa4>)
 8001a5a:	f000 fae5 	bl	8002028 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001a5e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001a62:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a64:	2300      	movs	r3, #0
 8001a66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a6c:	f107 0310 	add.w	r3, r7, #16
 8001a70:	4619      	mov	r1, r3
 8001a72:	4809      	ldr	r0, [pc, #36]	@ (8001a98 <HAL_UART_MspInit+0xa4>)
 8001a74:	f000 fad8 	bl	8002028 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001a78:	2200      	movs	r2, #0
 8001a7a:	2100      	movs	r1, #0
 8001a7c:	2025      	movs	r0, #37	@ 0x25
 8001a7e:	f000 f9ea 	bl	8001e56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001a82:	2025      	movs	r0, #37	@ 0x25
 8001a84:	f000 fa03 	bl	8001e8e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001a88:	bf00      	nop
 8001a8a:	3720      	adds	r7, #32
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}
 8001a90:	40013800 	.word	0x40013800
 8001a94:	40021000 	.word	0x40021000
 8001a98:	40010800 	.word	0x40010800

08001a9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001aa0:	bf00      	nop
 8001aa2:	e7fd      	b.n	8001aa0 <NMI_Handler+0x4>

08001aa4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001aa8:	bf00      	nop
 8001aaa:	e7fd      	b.n	8001aa8 <HardFault_Handler+0x4>

08001aac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001aac:	b480      	push	{r7}
 8001aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ab0:	bf00      	nop
 8001ab2:	e7fd      	b.n	8001ab0 <MemManage_Handler+0x4>

08001ab4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ab8:	bf00      	nop
 8001aba:	e7fd      	b.n	8001ab8 <BusFault_Handler+0x4>

08001abc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001abc:	b480      	push	{r7}
 8001abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ac0:	bf00      	nop
 8001ac2:	e7fd      	b.n	8001ac0 <UsageFault_Handler+0x4>

08001ac4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ac8:	bf00      	nop
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bc80      	pop	{r7}
 8001ace:	4770      	bx	lr

08001ad0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ad4:	bf00      	nop
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bc80      	pop	{r7}
 8001ada:	4770      	bx	lr

08001adc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001adc:	b480      	push	{r7}
 8001ade:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ae0:	bf00      	nop
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bc80      	pop	{r7}
 8001ae6:	4770      	bx	lr

08001ae8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001aec:	f000 f8c0 	bl	8001c70 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  DC_Motor_RampTick();
 8001af0:	f7fe fe90 	bl	8000814 <DC_Motor_RampTick>
  /* USER CODE END SysTick_IRQn 1 */
}
 8001af4:	bf00      	nop
 8001af6:	bd80      	pop	{r7, pc}

08001af8 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt.
  */
void RTC_IRQHandler(void)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTCEx_RTCIRQHandler(&hrtc);
 8001afc:	4802      	ldr	r0, [pc, #8]	@ (8001b08 <RTC_IRQHandler+0x10>)
 8001afe:	f001 faa8 	bl	8003052 <HAL_RTCEx_RTCIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8001b02:	bf00      	nop
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	200001d4 	.word	0x200001d4

08001b0c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001b10:	4802      	ldr	r0, [pc, #8]	@ (8001b1c <USART1_IRQHandler+0x10>)
 8001b12:	f001 ff9f 	bl	8003a54 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001b16:	bf00      	nop
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	20000308 	.word	0x20000308

08001b20 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b086      	sub	sp, #24
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b28:	4a14      	ldr	r2, [pc, #80]	@ (8001b7c <_sbrk+0x5c>)
 8001b2a:	4b15      	ldr	r3, [pc, #84]	@ (8001b80 <_sbrk+0x60>)
 8001b2c:	1ad3      	subs	r3, r2, r3
 8001b2e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b30:	697b      	ldr	r3, [r7, #20]
 8001b32:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b34:	4b13      	ldr	r3, [pc, #76]	@ (8001b84 <_sbrk+0x64>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d102      	bne.n	8001b42 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b3c:	4b11      	ldr	r3, [pc, #68]	@ (8001b84 <_sbrk+0x64>)
 8001b3e:	4a12      	ldr	r2, [pc, #72]	@ (8001b88 <_sbrk+0x68>)
 8001b40:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b42:	4b10      	ldr	r3, [pc, #64]	@ (8001b84 <_sbrk+0x64>)
 8001b44:	681a      	ldr	r2, [r3, #0]
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	4413      	add	r3, r2
 8001b4a:	693a      	ldr	r2, [r7, #16]
 8001b4c:	429a      	cmp	r2, r3
 8001b4e:	d207      	bcs.n	8001b60 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b50:	f002 fd28 	bl	80045a4 <__errno>
 8001b54:	4603      	mov	r3, r0
 8001b56:	220c      	movs	r2, #12
 8001b58:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b5a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b5e:	e009      	b.n	8001b74 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b60:	4b08      	ldr	r3, [pc, #32]	@ (8001b84 <_sbrk+0x64>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b66:	4b07      	ldr	r3, [pc, #28]	@ (8001b84 <_sbrk+0x64>)
 8001b68:	681a      	ldr	r2, [r3, #0]
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	4413      	add	r3, r2
 8001b6e:	4a05      	ldr	r2, [pc, #20]	@ (8001b84 <_sbrk+0x64>)
 8001b70:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b72:	68fb      	ldr	r3, [r7, #12]
}
 8001b74:	4618      	mov	r0, r3
 8001b76:	3718      	adds	r7, #24
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd80      	pop	{r7, pc}
 8001b7c:	20005000 	.word	0x20005000
 8001b80:	00000400 	.word	0x00000400
 8001b84:	200003e8 	.word	0x200003e8
 8001b88:	20000538 	.word	0x20000538

08001b8c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b90:	bf00      	nop
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bc80      	pop	{r7}
 8001b96:	4770      	bx	lr

08001b98 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001b98:	f7ff fff8 	bl	8001b8c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b9c:	480b      	ldr	r0, [pc, #44]	@ (8001bcc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001b9e:	490c      	ldr	r1, [pc, #48]	@ (8001bd0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001ba0:	4a0c      	ldr	r2, [pc, #48]	@ (8001bd4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001ba2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ba4:	e002      	b.n	8001bac <LoopCopyDataInit>

08001ba6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ba6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ba8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001baa:	3304      	adds	r3, #4

08001bac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bb0:	d3f9      	bcc.n	8001ba6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bb2:	4a09      	ldr	r2, [pc, #36]	@ (8001bd8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001bb4:	4c09      	ldr	r4, [pc, #36]	@ (8001bdc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001bb6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bb8:	e001      	b.n	8001bbe <LoopFillZerobss>

08001bba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bbc:	3204      	adds	r2, #4

08001bbe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bbe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bc0:	d3fb      	bcc.n	8001bba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001bc2:	f002 fcf5 	bl	80045b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001bc6:	f7ff f9f7 	bl	8000fb8 <main>
  bx lr
 8001bca:	4770      	bx	lr
  ldr r0, =_sdata
 8001bcc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bd0:	20000158 	.word	0x20000158
  ldr r2, =_sidata
 8001bd4:	08005280 	.word	0x08005280
  ldr r2, =_sbss
 8001bd8:	20000158 	.word	0x20000158
  ldr r4, =_ebss
 8001bdc:	20000538 	.word	0x20000538

08001be0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001be0:	e7fe      	b.n	8001be0 <ADC1_2_IRQHandler>
	...

08001be4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001be8:	4b08      	ldr	r3, [pc, #32]	@ (8001c0c <HAL_Init+0x28>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4a07      	ldr	r2, [pc, #28]	@ (8001c0c <HAL_Init+0x28>)
 8001bee:	f043 0310 	orr.w	r3, r3, #16
 8001bf2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bf4:	2003      	movs	r0, #3
 8001bf6:	f000 f923 	bl	8001e40 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001bfa:	200f      	movs	r0, #15
 8001bfc:	f000 f808 	bl	8001c10 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c00:	f7ff fdae 	bl	8001760 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c04:	2300      	movs	r3, #0
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	40022000 	.word	0x40022000

08001c10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b082      	sub	sp, #8
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c18:	4b12      	ldr	r3, [pc, #72]	@ (8001c64 <HAL_InitTick+0x54>)
 8001c1a:	681a      	ldr	r2, [r3, #0]
 8001c1c:	4b12      	ldr	r3, [pc, #72]	@ (8001c68 <HAL_InitTick+0x58>)
 8001c1e:	781b      	ldrb	r3, [r3, #0]
 8001c20:	4619      	mov	r1, r3
 8001c22:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c26:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f000 f93b 	bl	8001eaa <HAL_SYSTICK_Config>
 8001c34:	4603      	mov	r3, r0
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d001      	beq.n	8001c3e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	e00e      	b.n	8001c5c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	2b0f      	cmp	r3, #15
 8001c42:	d80a      	bhi.n	8001c5a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c44:	2200      	movs	r2, #0
 8001c46:	6879      	ldr	r1, [r7, #4]
 8001c48:	f04f 30ff 	mov.w	r0, #4294967295
 8001c4c:	f000 f903 	bl	8001e56 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c50:	4a06      	ldr	r2, [pc, #24]	@ (8001c6c <HAL_InitTick+0x5c>)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c56:	2300      	movs	r3, #0
 8001c58:	e000      	b.n	8001c5c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c5a:	2301      	movs	r3, #1
}
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	3708      	adds	r7, #8
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}
 8001c64:	200000fc 	.word	0x200000fc
 8001c68:	20000104 	.word	0x20000104
 8001c6c:	20000100 	.word	0x20000100

08001c70 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c70:	b480      	push	{r7}
 8001c72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c74:	4b05      	ldr	r3, [pc, #20]	@ (8001c8c <HAL_IncTick+0x1c>)
 8001c76:	781b      	ldrb	r3, [r3, #0]
 8001c78:	461a      	mov	r2, r3
 8001c7a:	4b05      	ldr	r3, [pc, #20]	@ (8001c90 <HAL_IncTick+0x20>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	4413      	add	r3, r2
 8001c80:	4a03      	ldr	r2, [pc, #12]	@ (8001c90 <HAL_IncTick+0x20>)
 8001c82:	6013      	str	r3, [r2, #0]
}
 8001c84:	bf00      	nop
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bc80      	pop	{r7}
 8001c8a:	4770      	bx	lr
 8001c8c:	20000104 	.word	0x20000104
 8001c90:	200003ec 	.word	0x200003ec

08001c94 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c94:	b480      	push	{r7}
 8001c96:	af00      	add	r7, sp, #0
  return uwTick;
 8001c98:	4b02      	ldr	r3, [pc, #8]	@ (8001ca4 <HAL_GetTick+0x10>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
}
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bc80      	pop	{r7}
 8001ca2:	4770      	bx	lr
 8001ca4:	200003ec 	.word	0x200003ec

08001ca8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b085      	sub	sp, #20
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	f003 0307 	and.w	r3, r3, #7
 8001cb6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001cb8:	4b0c      	ldr	r3, [pc, #48]	@ (8001cec <__NVIC_SetPriorityGrouping+0x44>)
 8001cba:	68db      	ldr	r3, [r3, #12]
 8001cbc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cbe:	68ba      	ldr	r2, [r7, #8]
 8001cc0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001cc4:	4013      	ands	r3, r2
 8001cc6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ccc:	68bb      	ldr	r3, [r7, #8]
 8001cce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001cd0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001cd4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001cd8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cda:	4a04      	ldr	r2, [pc, #16]	@ (8001cec <__NVIC_SetPriorityGrouping+0x44>)
 8001cdc:	68bb      	ldr	r3, [r7, #8]
 8001cde:	60d3      	str	r3, [r2, #12]
}
 8001ce0:	bf00      	nop
 8001ce2:	3714      	adds	r7, #20
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bc80      	pop	{r7}
 8001ce8:	4770      	bx	lr
 8001cea:	bf00      	nop
 8001cec:	e000ed00 	.word	0xe000ed00

08001cf0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001cf4:	4b04      	ldr	r3, [pc, #16]	@ (8001d08 <__NVIC_GetPriorityGrouping+0x18>)
 8001cf6:	68db      	ldr	r3, [r3, #12]
 8001cf8:	0a1b      	lsrs	r3, r3, #8
 8001cfa:	f003 0307 	and.w	r3, r3, #7
}
 8001cfe:	4618      	mov	r0, r3
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bc80      	pop	{r7}
 8001d04:	4770      	bx	lr
 8001d06:	bf00      	nop
 8001d08:	e000ed00 	.word	0xe000ed00

08001d0c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	b083      	sub	sp, #12
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	4603      	mov	r3, r0
 8001d14:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	db0b      	blt.n	8001d36 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d1e:	79fb      	ldrb	r3, [r7, #7]
 8001d20:	f003 021f 	and.w	r2, r3, #31
 8001d24:	4906      	ldr	r1, [pc, #24]	@ (8001d40 <__NVIC_EnableIRQ+0x34>)
 8001d26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d2a:	095b      	lsrs	r3, r3, #5
 8001d2c:	2001      	movs	r0, #1
 8001d2e:	fa00 f202 	lsl.w	r2, r0, r2
 8001d32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001d36:	bf00      	nop
 8001d38:	370c      	adds	r7, #12
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bc80      	pop	{r7}
 8001d3e:	4770      	bx	lr
 8001d40:	e000e100 	.word	0xe000e100

08001d44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d44:	b480      	push	{r7}
 8001d46:	b083      	sub	sp, #12
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	6039      	str	r1, [r7, #0]
 8001d4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	db0a      	blt.n	8001d6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	b2da      	uxtb	r2, r3
 8001d5c:	490c      	ldr	r1, [pc, #48]	@ (8001d90 <__NVIC_SetPriority+0x4c>)
 8001d5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d62:	0112      	lsls	r2, r2, #4
 8001d64:	b2d2      	uxtb	r2, r2
 8001d66:	440b      	add	r3, r1
 8001d68:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d6c:	e00a      	b.n	8001d84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	b2da      	uxtb	r2, r3
 8001d72:	4908      	ldr	r1, [pc, #32]	@ (8001d94 <__NVIC_SetPriority+0x50>)
 8001d74:	79fb      	ldrb	r3, [r7, #7]
 8001d76:	f003 030f 	and.w	r3, r3, #15
 8001d7a:	3b04      	subs	r3, #4
 8001d7c:	0112      	lsls	r2, r2, #4
 8001d7e:	b2d2      	uxtb	r2, r2
 8001d80:	440b      	add	r3, r1
 8001d82:	761a      	strb	r2, [r3, #24]
}
 8001d84:	bf00      	nop
 8001d86:	370c      	adds	r7, #12
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bc80      	pop	{r7}
 8001d8c:	4770      	bx	lr
 8001d8e:	bf00      	nop
 8001d90:	e000e100 	.word	0xe000e100
 8001d94:	e000ed00 	.word	0xe000ed00

08001d98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b089      	sub	sp, #36	@ 0x24
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	60f8      	str	r0, [r7, #12]
 8001da0:	60b9      	str	r1, [r7, #8]
 8001da2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	f003 0307 	and.w	r3, r3, #7
 8001daa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001dac:	69fb      	ldr	r3, [r7, #28]
 8001dae:	f1c3 0307 	rsb	r3, r3, #7
 8001db2:	2b04      	cmp	r3, #4
 8001db4:	bf28      	it	cs
 8001db6:	2304      	movcs	r3, #4
 8001db8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001dba:	69fb      	ldr	r3, [r7, #28]
 8001dbc:	3304      	adds	r3, #4
 8001dbe:	2b06      	cmp	r3, #6
 8001dc0:	d902      	bls.n	8001dc8 <NVIC_EncodePriority+0x30>
 8001dc2:	69fb      	ldr	r3, [r7, #28]
 8001dc4:	3b03      	subs	r3, #3
 8001dc6:	e000      	b.n	8001dca <NVIC_EncodePriority+0x32>
 8001dc8:	2300      	movs	r3, #0
 8001dca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dcc:	f04f 32ff 	mov.w	r2, #4294967295
 8001dd0:	69bb      	ldr	r3, [r7, #24]
 8001dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd6:	43da      	mvns	r2, r3
 8001dd8:	68bb      	ldr	r3, [r7, #8]
 8001dda:	401a      	ands	r2, r3
 8001ddc:	697b      	ldr	r3, [r7, #20]
 8001dde:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001de0:	f04f 31ff 	mov.w	r1, #4294967295
 8001de4:	697b      	ldr	r3, [r7, #20]
 8001de6:	fa01 f303 	lsl.w	r3, r1, r3
 8001dea:	43d9      	mvns	r1, r3
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001df0:	4313      	orrs	r3, r2
         );
}
 8001df2:	4618      	mov	r0, r3
 8001df4:	3724      	adds	r7, #36	@ 0x24
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bc80      	pop	{r7}
 8001dfa:	4770      	bx	lr

08001dfc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b082      	sub	sp, #8
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	3b01      	subs	r3, #1
 8001e08:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001e0c:	d301      	bcc.n	8001e12 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e0e:	2301      	movs	r3, #1
 8001e10:	e00f      	b.n	8001e32 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e12:	4a0a      	ldr	r2, [pc, #40]	@ (8001e3c <SysTick_Config+0x40>)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	3b01      	subs	r3, #1
 8001e18:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e1a:	210f      	movs	r1, #15
 8001e1c:	f04f 30ff 	mov.w	r0, #4294967295
 8001e20:	f7ff ff90 	bl	8001d44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e24:	4b05      	ldr	r3, [pc, #20]	@ (8001e3c <SysTick_Config+0x40>)
 8001e26:	2200      	movs	r2, #0
 8001e28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e2a:	4b04      	ldr	r3, [pc, #16]	@ (8001e3c <SysTick_Config+0x40>)
 8001e2c:	2207      	movs	r2, #7
 8001e2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e30:	2300      	movs	r3, #0
}
 8001e32:	4618      	mov	r0, r3
 8001e34:	3708      	adds	r7, #8
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	e000e010 	.word	0xe000e010

08001e40 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b082      	sub	sp, #8
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e48:	6878      	ldr	r0, [r7, #4]
 8001e4a:	f7ff ff2d 	bl	8001ca8 <__NVIC_SetPriorityGrouping>
}
 8001e4e:	bf00      	nop
 8001e50:	3708      	adds	r7, #8
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}

08001e56 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e56:	b580      	push	{r7, lr}
 8001e58:	b086      	sub	sp, #24
 8001e5a:	af00      	add	r7, sp, #0
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	60b9      	str	r1, [r7, #8]
 8001e60:	607a      	str	r2, [r7, #4]
 8001e62:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e64:	2300      	movs	r3, #0
 8001e66:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e68:	f7ff ff42 	bl	8001cf0 <__NVIC_GetPriorityGrouping>
 8001e6c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e6e:	687a      	ldr	r2, [r7, #4]
 8001e70:	68b9      	ldr	r1, [r7, #8]
 8001e72:	6978      	ldr	r0, [r7, #20]
 8001e74:	f7ff ff90 	bl	8001d98 <NVIC_EncodePriority>
 8001e78:	4602      	mov	r2, r0
 8001e7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e7e:	4611      	mov	r1, r2
 8001e80:	4618      	mov	r0, r3
 8001e82:	f7ff ff5f 	bl	8001d44 <__NVIC_SetPriority>
}
 8001e86:	bf00      	nop
 8001e88:	3718      	adds	r7, #24
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}

08001e8e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e8e:	b580      	push	{r7, lr}
 8001e90:	b082      	sub	sp, #8
 8001e92:	af00      	add	r7, sp, #0
 8001e94:	4603      	mov	r3, r0
 8001e96:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	f7ff ff35 	bl	8001d0c <__NVIC_EnableIRQ>
}
 8001ea2:	bf00      	nop
 8001ea4:	3708      	adds	r7, #8
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}

08001eaa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001eaa:	b580      	push	{r7, lr}
 8001eac:	b082      	sub	sp, #8
 8001eae:	af00      	add	r7, sp, #0
 8001eb0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001eb2:	6878      	ldr	r0, [r7, #4]
 8001eb4:	f7ff ffa2 	bl	8001dfc <SysTick_Config>
 8001eb8:	4603      	mov	r3, r0
}
 8001eba:	4618      	mov	r0, r3
 8001ebc:	3708      	adds	r7, #8
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}

08001ec2 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001ec2:	b480      	push	{r7}
 8001ec4:	b085      	sub	sp, #20
 8001ec6:	af00      	add	r7, sp, #0
 8001ec8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001ed4:	b2db      	uxtb	r3, r3
 8001ed6:	2b02      	cmp	r3, #2
 8001ed8:	d008      	beq.n	8001eec <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2204      	movs	r2, #4
 8001ede:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001ee8:	2301      	movs	r3, #1
 8001eea:	e020      	b.n	8001f2e <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	681a      	ldr	r2, [r3, #0]
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f022 020e 	bic.w	r2, r2, #14
 8001efa:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	681a      	ldr	r2, [r3, #0]
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f022 0201 	bic.w	r2, r2, #1
 8001f0a:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f14:	2101      	movs	r1, #1
 8001f16:	fa01 f202 	lsl.w	r2, r1, r2
 8001f1a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2201      	movs	r2, #1
 8001f20:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2200      	movs	r2, #0
 8001f28:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001f2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f2e:	4618      	mov	r0, r3
 8001f30:	3714      	adds	r7, #20
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bc80      	pop	{r7}
 8001f36:	4770      	bx	lr

08001f38 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b084      	sub	sp, #16
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f40:	2300      	movs	r3, #0
 8001f42:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001f4a:	b2db      	uxtb	r3, r3
 8001f4c:	2b02      	cmp	r3, #2
 8001f4e:	d005      	beq.n	8001f5c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2204      	movs	r2, #4
 8001f54:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001f56:	2301      	movs	r3, #1
 8001f58:	73fb      	strb	r3, [r7, #15]
 8001f5a:	e051      	b.n	8002000 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	681a      	ldr	r2, [r3, #0]
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f022 020e 	bic.w	r2, r2, #14
 8001f6a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	681a      	ldr	r2, [r3, #0]
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f022 0201 	bic.w	r2, r2, #1
 8001f7a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a22      	ldr	r2, [pc, #136]	@ (800200c <HAL_DMA_Abort_IT+0xd4>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d029      	beq.n	8001fda <HAL_DMA_Abort_IT+0xa2>
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4a21      	ldr	r2, [pc, #132]	@ (8002010 <HAL_DMA_Abort_IT+0xd8>)
 8001f8c:	4293      	cmp	r3, r2
 8001f8e:	d022      	beq.n	8001fd6 <HAL_DMA_Abort_IT+0x9e>
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a1f      	ldr	r2, [pc, #124]	@ (8002014 <HAL_DMA_Abort_IT+0xdc>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d01a      	beq.n	8001fd0 <HAL_DMA_Abort_IT+0x98>
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	4a1e      	ldr	r2, [pc, #120]	@ (8002018 <HAL_DMA_Abort_IT+0xe0>)
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	d012      	beq.n	8001fca <HAL_DMA_Abort_IT+0x92>
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a1c      	ldr	r2, [pc, #112]	@ (800201c <HAL_DMA_Abort_IT+0xe4>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d00a      	beq.n	8001fc4 <HAL_DMA_Abort_IT+0x8c>
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	4a1b      	ldr	r2, [pc, #108]	@ (8002020 <HAL_DMA_Abort_IT+0xe8>)
 8001fb4:	4293      	cmp	r3, r2
 8001fb6:	d102      	bne.n	8001fbe <HAL_DMA_Abort_IT+0x86>
 8001fb8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001fbc:	e00e      	b.n	8001fdc <HAL_DMA_Abort_IT+0xa4>
 8001fbe:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001fc2:	e00b      	b.n	8001fdc <HAL_DMA_Abort_IT+0xa4>
 8001fc4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001fc8:	e008      	b.n	8001fdc <HAL_DMA_Abort_IT+0xa4>
 8001fca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001fce:	e005      	b.n	8001fdc <HAL_DMA_Abort_IT+0xa4>
 8001fd0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001fd4:	e002      	b.n	8001fdc <HAL_DMA_Abort_IT+0xa4>
 8001fd6:	2310      	movs	r3, #16
 8001fd8:	e000      	b.n	8001fdc <HAL_DMA_Abort_IT+0xa4>
 8001fda:	2301      	movs	r3, #1
 8001fdc:	4a11      	ldr	r2, [pc, #68]	@ (8002024 <HAL_DMA_Abort_IT+0xec>)
 8001fde:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	2201      	movs	r2, #1
 8001fe4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2200      	movs	r2, #0
 8001fec:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d003      	beq.n	8002000 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ffc:	6878      	ldr	r0, [r7, #4]
 8001ffe:	4798      	blx	r3
    } 
  }
  return status;
 8002000:	7bfb      	ldrb	r3, [r7, #15]
}
 8002002:	4618      	mov	r0, r3
 8002004:	3710      	adds	r7, #16
 8002006:	46bd      	mov	sp, r7
 8002008:	bd80      	pop	{r7, pc}
 800200a:	bf00      	nop
 800200c:	40020008 	.word	0x40020008
 8002010:	4002001c 	.word	0x4002001c
 8002014:	40020030 	.word	0x40020030
 8002018:	40020044 	.word	0x40020044
 800201c:	40020058 	.word	0x40020058
 8002020:	4002006c 	.word	0x4002006c
 8002024:	40020000 	.word	0x40020000

08002028 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002028:	b480      	push	{r7}
 800202a:	b08b      	sub	sp, #44	@ 0x2c
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
 8002030:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002032:	2300      	movs	r3, #0
 8002034:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002036:	2300      	movs	r3, #0
 8002038:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800203a:	e169      	b.n	8002310 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800203c:	2201      	movs	r2, #1
 800203e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002040:	fa02 f303 	lsl.w	r3, r2, r3
 8002044:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	69fa      	ldr	r2, [r7, #28]
 800204c:	4013      	ands	r3, r2
 800204e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002050:	69ba      	ldr	r2, [r7, #24]
 8002052:	69fb      	ldr	r3, [r7, #28]
 8002054:	429a      	cmp	r2, r3
 8002056:	f040 8158 	bne.w	800230a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	4a9a      	ldr	r2, [pc, #616]	@ (80022c8 <HAL_GPIO_Init+0x2a0>)
 8002060:	4293      	cmp	r3, r2
 8002062:	d05e      	beq.n	8002122 <HAL_GPIO_Init+0xfa>
 8002064:	4a98      	ldr	r2, [pc, #608]	@ (80022c8 <HAL_GPIO_Init+0x2a0>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d875      	bhi.n	8002156 <HAL_GPIO_Init+0x12e>
 800206a:	4a98      	ldr	r2, [pc, #608]	@ (80022cc <HAL_GPIO_Init+0x2a4>)
 800206c:	4293      	cmp	r3, r2
 800206e:	d058      	beq.n	8002122 <HAL_GPIO_Init+0xfa>
 8002070:	4a96      	ldr	r2, [pc, #600]	@ (80022cc <HAL_GPIO_Init+0x2a4>)
 8002072:	4293      	cmp	r3, r2
 8002074:	d86f      	bhi.n	8002156 <HAL_GPIO_Init+0x12e>
 8002076:	4a96      	ldr	r2, [pc, #600]	@ (80022d0 <HAL_GPIO_Init+0x2a8>)
 8002078:	4293      	cmp	r3, r2
 800207a:	d052      	beq.n	8002122 <HAL_GPIO_Init+0xfa>
 800207c:	4a94      	ldr	r2, [pc, #592]	@ (80022d0 <HAL_GPIO_Init+0x2a8>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d869      	bhi.n	8002156 <HAL_GPIO_Init+0x12e>
 8002082:	4a94      	ldr	r2, [pc, #592]	@ (80022d4 <HAL_GPIO_Init+0x2ac>)
 8002084:	4293      	cmp	r3, r2
 8002086:	d04c      	beq.n	8002122 <HAL_GPIO_Init+0xfa>
 8002088:	4a92      	ldr	r2, [pc, #584]	@ (80022d4 <HAL_GPIO_Init+0x2ac>)
 800208a:	4293      	cmp	r3, r2
 800208c:	d863      	bhi.n	8002156 <HAL_GPIO_Init+0x12e>
 800208e:	4a92      	ldr	r2, [pc, #584]	@ (80022d8 <HAL_GPIO_Init+0x2b0>)
 8002090:	4293      	cmp	r3, r2
 8002092:	d046      	beq.n	8002122 <HAL_GPIO_Init+0xfa>
 8002094:	4a90      	ldr	r2, [pc, #576]	@ (80022d8 <HAL_GPIO_Init+0x2b0>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d85d      	bhi.n	8002156 <HAL_GPIO_Init+0x12e>
 800209a:	2b12      	cmp	r3, #18
 800209c:	d82a      	bhi.n	80020f4 <HAL_GPIO_Init+0xcc>
 800209e:	2b12      	cmp	r3, #18
 80020a0:	d859      	bhi.n	8002156 <HAL_GPIO_Init+0x12e>
 80020a2:	a201      	add	r2, pc, #4	@ (adr r2, 80020a8 <HAL_GPIO_Init+0x80>)
 80020a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020a8:	08002123 	.word	0x08002123
 80020ac:	080020fd 	.word	0x080020fd
 80020b0:	0800210f 	.word	0x0800210f
 80020b4:	08002151 	.word	0x08002151
 80020b8:	08002157 	.word	0x08002157
 80020bc:	08002157 	.word	0x08002157
 80020c0:	08002157 	.word	0x08002157
 80020c4:	08002157 	.word	0x08002157
 80020c8:	08002157 	.word	0x08002157
 80020cc:	08002157 	.word	0x08002157
 80020d0:	08002157 	.word	0x08002157
 80020d4:	08002157 	.word	0x08002157
 80020d8:	08002157 	.word	0x08002157
 80020dc:	08002157 	.word	0x08002157
 80020e0:	08002157 	.word	0x08002157
 80020e4:	08002157 	.word	0x08002157
 80020e8:	08002157 	.word	0x08002157
 80020ec:	08002105 	.word	0x08002105
 80020f0:	08002119 	.word	0x08002119
 80020f4:	4a79      	ldr	r2, [pc, #484]	@ (80022dc <HAL_GPIO_Init+0x2b4>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d013      	beq.n	8002122 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80020fa:	e02c      	b.n	8002156 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	68db      	ldr	r3, [r3, #12]
 8002100:	623b      	str	r3, [r7, #32]
          break;
 8002102:	e029      	b.n	8002158 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	68db      	ldr	r3, [r3, #12]
 8002108:	3304      	adds	r3, #4
 800210a:	623b      	str	r3, [r7, #32]
          break;
 800210c:	e024      	b.n	8002158 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	68db      	ldr	r3, [r3, #12]
 8002112:	3308      	adds	r3, #8
 8002114:	623b      	str	r3, [r7, #32]
          break;
 8002116:	e01f      	b.n	8002158 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	68db      	ldr	r3, [r3, #12]
 800211c:	330c      	adds	r3, #12
 800211e:	623b      	str	r3, [r7, #32]
          break;
 8002120:	e01a      	b.n	8002158 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	689b      	ldr	r3, [r3, #8]
 8002126:	2b00      	cmp	r3, #0
 8002128:	d102      	bne.n	8002130 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800212a:	2304      	movs	r3, #4
 800212c:	623b      	str	r3, [r7, #32]
          break;
 800212e:	e013      	b.n	8002158 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	689b      	ldr	r3, [r3, #8]
 8002134:	2b01      	cmp	r3, #1
 8002136:	d105      	bne.n	8002144 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002138:	2308      	movs	r3, #8
 800213a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	69fa      	ldr	r2, [r7, #28]
 8002140:	611a      	str	r2, [r3, #16]
          break;
 8002142:	e009      	b.n	8002158 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002144:	2308      	movs	r3, #8
 8002146:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	69fa      	ldr	r2, [r7, #28]
 800214c:	615a      	str	r2, [r3, #20]
          break;
 800214e:	e003      	b.n	8002158 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002150:	2300      	movs	r3, #0
 8002152:	623b      	str	r3, [r7, #32]
          break;
 8002154:	e000      	b.n	8002158 <HAL_GPIO_Init+0x130>
          break;
 8002156:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002158:	69bb      	ldr	r3, [r7, #24]
 800215a:	2bff      	cmp	r3, #255	@ 0xff
 800215c:	d801      	bhi.n	8002162 <HAL_GPIO_Init+0x13a>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	e001      	b.n	8002166 <HAL_GPIO_Init+0x13e>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	3304      	adds	r3, #4
 8002166:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002168:	69bb      	ldr	r3, [r7, #24]
 800216a:	2bff      	cmp	r3, #255	@ 0xff
 800216c:	d802      	bhi.n	8002174 <HAL_GPIO_Init+0x14c>
 800216e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002170:	009b      	lsls	r3, r3, #2
 8002172:	e002      	b.n	800217a <HAL_GPIO_Init+0x152>
 8002174:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002176:	3b08      	subs	r3, #8
 8002178:	009b      	lsls	r3, r3, #2
 800217a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800217c:	697b      	ldr	r3, [r7, #20]
 800217e:	681a      	ldr	r2, [r3, #0]
 8002180:	210f      	movs	r1, #15
 8002182:	693b      	ldr	r3, [r7, #16]
 8002184:	fa01 f303 	lsl.w	r3, r1, r3
 8002188:	43db      	mvns	r3, r3
 800218a:	401a      	ands	r2, r3
 800218c:	6a39      	ldr	r1, [r7, #32]
 800218e:	693b      	ldr	r3, [r7, #16]
 8002190:	fa01 f303 	lsl.w	r3, r1, r3
 8002194:	431a      	orrs	r2, r3
 8002196:	697b      	ldr	r3, [r7, #20]
 8002198:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	f000 80b1 	beq.w	800230a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80021a8:	4b4d      	ldr	r3, [pc, #308]	@ (80022e0 <HAL_GPIO_Init+0x2b8>)
 80021aa:	699b      	ldr	r3, [r3, #24]
 80021ac:	4a4c      	ldr	r2, [pc, #304]	@ (80022e0 <HAL_GPIO_Init+0x2b8>)
 80021ae:	f043 0301 	orr.w	r3, r3, #1
 80021b2:	6193      	str	r3, [r2, #24]
 80021b4:	4b4a      	ldr	r3, [pc, #296]	@ (80022e0 <HAL_GPIO_Init+0x2b8>)
 80021b6:	699b      	ldr	r3, [r3, #24]
 80021b8:	f003 0301 	and.w	r3, r3, #1
 80021bc:	60bb      	str	r3, [r7, #8]
 80021be:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80021c0:	4a48      	ldr	r2, [pc, #288]	@ (80022e4 <HAL_GPIO_Init+0x2bc>)
 80021c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021c4:	089b      	lsrs	r3, r3, #2
 80021c6:	3302      	adds	r3, #2
 80021c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021cc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80021ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021d0:	f003 0303 	and.w	r3, r3, #3
 80021d4:	009b      	lsls	r3, r3, #2
 80021d6:	220f      	movs	r2, #15
 80021d8:	fa02 f303 	lsl.w	r3, r2, r3
 80021dc:	43db      	mvns	r3, r3
 80021de:	68fa      	ldr	r2, [r7, #12]
 80021e0:	4013      	ands	r3, r2
 80021e2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	4a40      	ldr	r2, [pc, #256]	@ (80022e8 <HAL_GPIO_Init+0x2c0>)
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d013      	beq.n	8002214 <HAL_GPIO_Init+0x1ec>
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	4a3f      	ldr	r2, [pc, #252]	@ (80022ec <HAL_GPIO_Init+0x2c4>)
 80021f0:	4293      	cmp	r3, r2
 80021f2:	d00d      	beq.n	8002210 <HAL_GPIO_Init+0x1e8>
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	4a3e      	ldr	r2, [pc, #248]	@ (80022f0 <HAL_GPIO_Init+0x2c8>)
 80021f8:	4293      	cmp	r3, r2
 80021fa:	d007      	beq.n	800220c <HAL_GPIO_Init+0x1e4>
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	4a3d      	ldr	r2, [pc, #244]	@ (80022f4 <HAL_GPIO_Init+0x2cc>)
 8002200:	4293      	cmp	r3, r2
 8002202:	d101      	bne.n	8002208 <HAL_GPIO_Init+0x1e0>
 8002204:	2303      	movs	r3, #3
 8002206:	e006      	b.n	8002216 <HAL_GPIO_Init+0x1ee>
 8002208:	2304      	movs	r3, #4
 800220a:	e004      	b.n	8002216 <HAL_GPIO_Init+0x1ee>
 800220c:	2302      	movs	r3, #2
 800220e:	e002      	b.n	8002216 <HAL_GPIO_Init+0x1ee>
 8002210:	2301      	movs	r3, #1
 8002212:	e000      	b.n	8002216 <HAL_GPIO_Init+0x1ee>
 8002214:	2300      	movs	r3, #0
 8002216:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002218:	f002 0203 	and.w	r2, r2, #3
 800221c:	0092      	lsls	r2, r2, #2
 800221e:	4093      	lsls	r3, r2
 8002220:	68fa      	ldr	r2, [r7, #12]
 8002222:	4313      	orrs	r3, r2
 8002224:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002226:	492f      	ldr	r1, [pc, #188]	@ (80022e4 <HAL_GPIO_Init+0x2bc>)
 8002228:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800222a:	089b      	lsrs	r3, r3, #2
 800222c:	3302      	adds	r3, #2
 800222e:	68fa      	ldr	r2, [r7, #12]
 8002230:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800223c:	2b00      	cmp	r3, #0
 800223e:	d006      	beq.n	800224e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002240:	4b2d      	ldr	r3, [pc, #180]	@ (80022f8 <HAL_GPIO_Init+0x2d0>)
 8002242:	689a      	ldr	r2, [r3, #8]
 8002244:	492c      	ldr	r1, [pc, #176]	@ (80022f8 <HAL_GPIO_Init+0x2d0>)
 8002246:	69bb      	ldr	r3, [r7, #24]
 8002248:	4313      	orrs	r3, r2
 800224a:	608b      	str	r3, [r1, #8]
 800224c:	e006      	b.n	800225c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800224e:	4b2a      	ldr	r3, [pc, #168]	@ (80022f8 <HAL_GPIO_Init+0x2d0>)
 8002250:	689a      	ldr	r2, [r3, #8]
 8002252:	69bb      	ldr	r3, [r7, #24]
 8002254:	43db      	mvns	r3, r3
 8002256:	4928      	ldr	r1, [pc, #160]	@ (80022f8 <HAL_GPIO_Init+0x2d0>)
 8002258:	4013      	ands	r3, r2
 800225a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002264:	2b00      	cmp	r3, #0
 8002266:	d006      	beq.n	8002276 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002268:	4b23      	ldr	r3, [pc, #140]	@ (80022f8 <HAL_GPIO_Init+0x2d0>)
 800226a:	68da      	ldr	r2, [r3, #12]
 800226c:	4922      	ldr	r1, [pc, #136]	@ (80022f8 <HAL_GPIO_Init+0x2d0>)
 800226e:	69bb      	ldr	r3, [r7, #24]
 8002270:	4313      	orrs	r3, r2
 8002272:	60cb      	str	r3, [r1, #12]
 8002274:	e006      	b.n	8002284 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002276:	4b20      	ldr	r3, [pc, #128]	@ (80022f8 <HAL_GPIO_Init+0x2d0>)
 8002278:	68da      	ldr	r2, [r3, #12]
 800227a:	69bb      	ldr	r3, [r7, #24]
 800227c:	43db      	mvns	r3, r3
 800227e:	491e      	ldr	r1, [pc, #120]	@ (80022f8 <HAL_GPIO_Init+0x2d0>)
 8002280:	4013      	ands	r3, r2
 8002282:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	685b      	ldr	r3, [r3, #4]
 8002288:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800228c:	2b00      	cmp	r3, #0
 800228e:	d006      	beq.n	800229e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002290:	4b19      	ldr	r3, [pc, #100]	@ (80022f8 <HAL_GPIO_Init+0x2d0>)
 8002292:	685a      	ldr	r2, [r3, #4]
 8002294:	4918      	ldr	r1, [pc, #96]	@ (80022f8 <HAL_GPIO_Init+0x2d0>)
 8002296:	69bb      	ldr	r3, [r7, #24]
 8002298:	4313      	orrs	r3, r2
 800229a:	604b      	str	r3, [r1, #4]
 800229c:	e006      	b.n	80022ac <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800229e:	4b16      	ldr	r3, [pc, #88]	@ (80022f8 <HAL_GPIO_Init+0x2d0>)
 80022a0:	685a      	ldr	r2, [r3, #4]
 80022a2:	69bb      	ldr	r3, [r7, #24]
 80022a4:	43db      	mvns	r3, r3
 80022a6:	4914      	ldr	r1, [pc, #80]	@ (80022f8 <HAL_GPIO_Init+0x2d0>)
 80022a8:	4013      	ands	r3, r2
 80022aa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d021      	beq.n	80022fc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80022b8:	4b0f      	ldr	r3, [pc, #60]	@ (80022f8 <HAL_GPIO_Init+0x2d0>)
 80022ba:	681a      	ldr	r2, [r3, #0]
 80022bc:	490e      	ldr	r1, [pc, #56]	@ (80022f8 <HAL_GPIO_Init+0x2d0>)
 80022be:	69bb      	ldr	r3, [r7, #24]
 80022c0:	4313      	orrs	r3, r2
 80022c2:	600b      	str	r3, [r1, #0]
 80022c4:	e021      	b.n	800230a <HAL_GPIO_Init+0x2e2>
 80022c6:	bf00      	nop
 80022c8:	10320000 	.word	0x10320000
 80022cc:	10310000 	.word	0x10310000
 80022d0:	10220000 	.word	0x10220000
 80022d4:	10210000 	.word	0x10210000
 80022d8:	10120000 	.word	0x10120000
 80022dc:	10110000 	.word	0x10110000
 80022e0:	40021000 	.word	0x40021000
 80022e4:	40010000 	.word	0x40010000
 80022e8:	40010800 	.word	0x40010800
 80022ec:	40010c00 	.word	0x40010c00
 80022f0:	40011000 	.word	0x40011000
 80022f4:	40011400 	.word	0x40011400
 80022f8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80022fc:	4b0b      	ldr	r3, [pc, #44]	@ (800232c <HAL_GPIO_Init+0x304>)
 80022fe:	681a      	ldr	r2, [r3, #0]
 8002300:	69bb      	ldr	r3, [r7, #24]
 8002302:	43db      	mvns	r3, r3
 8002304:	4909      	ldr	r1, [pc, #36]	@ (800232c <HAL_GPIO_Init+0x304>)
 8002306:	4013      	ands	r3, r2
 8002308:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800230a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800230c:	3301      	adds	r3, #1
 800230e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	681a      	ldr	r2, [r3, #0]
 8002314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002316:	fa22 f303 	lsr.w	r3, r2, r3
 800231a:	2b00      	cmp	r3, #0
 800231c:	f47f ae8e 	bne.w	800203c <HAL_GPIO_Init+0x14>
  }
}
 8002320:	bf00      	nop
 8002322:	bf00      	nop
 8002324:	372c      	adds	r7, #44	@ 0x2c
 8002326:	46bd      	mov	sp, r7
 8002328:	bc80      	pop	{r7}
 800232a:	4770      	bx	lr
 800232c:	40010400 	.word	0x40010400

08002330 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002330:	b480      	push	{r7}
 8002332:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8002334:	4b03      	ldr	r3, [pc, #12]	@ (8002344 <HAL_PWR_EnableBkUpAccess+0x14>)
 8002336:	2201      	movs	r2, #1
 8002338:	601a      	str	r2, [r3, #0]
}
 800233a:	bf00      	nop
 800233c:	46bd      	mov	sp, r7
 800233e:	bc80      	pop	{r7}
 8002340:	4770      	bx	lr
 8002342:	bf00      	nop
 8002344:	420e0020 	.word	0x420e0020

08002348 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b086      	sub	sp, #24
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d101      	bne.n	800235a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002356:	2301      	movs	r3, #1
 8002358:	e272      	b.n	8002840 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f003 0301 	and.w	r3, r3, #1
 8002362:	2b00      	cmp	r3, #0
 8002364:	f000 8087 	beq.w	8002476 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002368:	4b92      	ldr	r3, [pc, #584]	@ (80025b4 <HAL_RCC_OscConfig+0x26c>)
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	f003 030c 	and.w	r3, r3, #12
 8002370:	2b04      	cmp	r3, #4
 8002372:	d00c      	beq.n	800238e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002374:	4b8f      	ldr	r3, [pc, #572]	@ (80025b4 <HAL_RCC_OscConfig+0x26c>)
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	f003 030c 	and.w	r3, r3, #12
 800237c:	2b08      	cmp	r3, #8
 800237e:	d112      	bne.n	80023a6 <HAL_RCC_OscConfig+0x5e>
 8002380:	4b8c      	ldr	r3, [pc, #560]	@ (80025b4 <HAL_RCC_OscConfig+0x26c>)
 8002382:	685b      	ldr	r3, [r3, #4]
 8002384:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002388:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800238c:	d10b      	bne.n	80023a6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800238e:	4b89      	ldr	r3, [pc, #548]	@ (80025b4 <HAL_RCC_OscConfig+0x26c>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002396:	2b00      	cmp	r3, #0
 8002398:	d06c      	beq.n	8002474 <HAL_RCC_OscConfig+0x12c>
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d168      	bne.n	8002474 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80023a2:	2301      	movs	r3, #1
 80023a4:	e24c      	b.n	8002840 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	685b      	ldr	r3, [r3, #4]
 80023aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023ae:	d106      	bne.n	80023be <HAL_RCC_OscConfig+0x76>
 80023b0:	4b80      	ldr	r3, [pc, #512]	@ (80025b4 <HAL_RCC_OscConfig+0x26c>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4a7f      	ldr	r2, [pc, #508]	@ (80025b4 <HAL_RCC_OscConfig+0x26c>)
 80023b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023ba:	6013      	str	r3, [r2, #0]
 80023bc:	e02e      	b.n	800241c <HAL_RCC_OscConfig+0xd4>
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	685b      	ldr	r3, [r3, #4]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d10c      	bne.n	80023e0 <HAL_RCC_OscConfig+0x98>
 80023c6:	4b7b      	ldr	r3, [pc, #492]	@ (80025b4 <HAL_RCC_OscConfig+0x26c>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	4a7a      	ldr	r2, [pc, #488]	@ (80025b4 <HAL_RCC_OscConfig+0x26c>)
 80023cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80023d0:	6013      	str	r3, [r2, #0]
 80023d2:	4b78      	ldr	r3, [pc, #480]	@ (80025b4 <HAL_RCC_OscConfig+0x26c>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	4a77      	ldr	r2, [pc, #476]	@ (80025b4 <HAL_RCC_OscConfig+0x26c>)
 80023d8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80023dc:	6013      	str	r3, [r2, #0]
 80023de:	e01d      	b.n	800241c <HAL_RCC_OscConfig+0xd4>
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80023e8:	d10c      	bne.n	8002404 <HAL_RCC_OscConfig+0xbc>
 80023ea:	4b72      	ldr	r3, [pc, #456]	@ (80025b4 <HAL_RCC_OscConfig+0x26c>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	4a71      	ldr	r2, [pc, #452]	@ (80025b4 <HAL_RCC_OscConfig+0x26c>)
 80023f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80023f4:	6013      	str	r3, [r2, #0]
 80023f6:	4b6f      	ldr	r3, [pc, #444]	@ (80025b4 <HAL_RCC_OscConfig+0x26c>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4a6e      	ldr	r2, [pc, #440]	@ (80025b4 <HAL_RCC_OscConfig+0x26c>)
 80023fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002400:	6013      	str	r3, [r2, #0]
 8002402:	e00b      	b.n	800241c <HAL_RCC_OscConfig+0xd4>
 8002404:	4b6b      	ldr	r3, [pc, #428]	@ (80025b4 <HAL_RCC_OscConfig+0x26c>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	4a6a      	ldr	r2, [pc, #424]	@ (80025b4 <HAL_RCC_OscConfig+0x26c>)
 800240a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800240e:	6013      	str	r3, [r2, #0]
 8002410:	4b68      	ldr	r3, [pc, #416]	@ (80025b4 <HAL_RCC_OscConfig+0x26c>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	4a67      	ldr	r2, [pc, #412]	@ (80025b4 <HAL_RCC_OscConfig+0x26c>)
 8002416:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800241a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	685b      	ldr	r3, [r3, #4]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d013      	beq.n	800244c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002424:	f7ff fc36 	bl	8001c94 <HAL_GetTick>
 8002428:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800242a:	e008      	b.n	800243e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800242c:	f7ff fc32 	bl	8001c94 <HAL_GetTick>
 8002430:	4602      	mov	r2, r0
 8002432:	693b      	ldr	r3, [r7, #16]
 8002434:	1ad3      	subs	r3, r2, r3
 8002436:	2b64      	cmp	r3, #100	@ 0x64
 8002438:	d901      	bls.n	800243e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800243a:	2303      	movs	r3, #3
 800243c:	e200      	b.n	8002840 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800243e:	4b5d      	ldr	r3, [pc, #372]	@ (80025b4 <HAL_RCC_OscConfig+0x26c>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002446:	2b00      	cmp	r3, #0
 8002448:	d0f0      	beq.n	800242c <HAL_RCC_OscConfig+0xe4>
 800244a:	e014      	b.n	8002476 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800244c:	f7ff fc22 	bl	8001c94 <HAL_GetTick>
 8002450:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002452:	e008      	b.n	8002466 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002454:	f7ff fc1e 	bl	8001c94 <HAL_GetTick>
 8002458:	4602      	mov	r2, r0
 800245a:	693b      	ldr	r3, [r7, #16]
 800245c:	1ad3      	subs	r3, r2, r3
 800245e:	2b64      	cmp	r3, #100	@ 0x64
 8002460:	d901      	bls.n	8002466 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002462:	2303      	movs	r3, #3
 8002464:	e1ec      	b.n	8002840 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002466:	4b53      	ldr	r3, [pc, #332]	@ (80025b4 <HAL_RCC_OscConfig+0x26c>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800246e:	2b00      	cmp	r3, #0
 8002470:	d1f0      	bne.n	8002454 <HAL_RCC_OscConfig+0x10c>
 8002472:	e000      	b.n	8002476 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002474:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f003 0302 	and.w	r3, r3, #2
 800247e:	2b00      	cmp	r3, #0
 8002480:	d063      	beq.n	800254a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002482:	4b4c      	ldr	r3, [pc, #304]	@ (80025b4 <HAL_RCC_OscConfig+0x26c>)
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	f003 030c 	and.w	r3, r3, #12
 800248a:	2b00      	cmp	r3, #0
 800248c:	d00b      	beq.n	80024a6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800248e:	4b49      	ldr	r3, [pc, #292]	@ (80025b4 <HAL_RCC_OscConfig+0x26c>)
 8002490:	685b      	ldr	r3, [r3, #4]
 8002492:	f003 030c 	and.w	r3, r3, #12
 8002496:	2b08      	cmp	r3, #8
 8002498:	d11c      	bne.n	80024d4 <HAL_RCC_OscConfig+0x18c>
 800249a:	4b46      	ldr	r3, [pc, #280]	@ (80025b4 <HAL_RCC_OscConfig+0x26c>)
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d116      	bne.n	80024d4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024a6:	4b43      	ldr	r3, [pc, #268]	@ (80025b4 <HAL_RCC_OscConfig+0x26c>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f003 0302 	and.w	r3, r3, #2
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d005      	beq.n	80024be <HAL_RCC_OscConfig+0x176>
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	691b      	ldr	r3, [r3, #16]
 80024b6:	2b01      	cmp	r3, #1
 80024b8:	d001      	beq.n	80024be <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80024ba:	2301      	movs	r3, #1
 80024bc:	e1c0      	b.n	8002840 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024be:	4b3d      	ldr	r3, [pc, #244]	@ (80025b4 <HAL_RCC_OscConfig+0x26c>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	695b      	ldr	r3, [r3, #20]
 80024ca:	00db      	lsls	r3, r3, #3
 80024cc:	4939      	ldr	r1, [pc, #228]	@ (80025b4 <HAL_RCC_OscConfig+0x26c>)
 80024ce:	4313      	orrs	r3, r2
 80024d0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024d2:	e03a      	b.n	800254a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	691b      	ldr	r3, [r3, #16]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d020      	beq.n	800251e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80024dc:	4b36      	ldr	r3, [pc, #216]	@ (80025b8 <HAL_RCC_OscConfig+0x270>)
 80024de:	2201      	movs	r2, #1
 80024e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024e2:	f7ff fbd7 	bl	8001c94 <HAL_GetTick>
 80024e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024e8:	e008      	b.n	80024fc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024ea:	f7ff fbd3 	bl	8001c94 <HAL_GetTick>
 80024ee:	4602      	mov	r2, r0
 80024f0:	693b      	ldr	r3, [r7, #16]
 80024f2:	1ad3      	subs	r3, r2, r3
 80024f4:	2b02      	cmp	r3, #2
 80024f6:	d901      	bls.n	80024fc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80024f8:	2303      	movs	r3, #3
 80024fa:	e1a1      	b.n	8002840 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024fc:	4b2d      	ldr	r3, [pc, #180]	@ (80025b4 <HAL_RCC_OscConfig+0x26c>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f003 0302 	and.w	r3, r3, #2
 8002504:	2b00      	cmp	r3, #0
 8002506:	d0f0      	beq.n	80024ea <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002508:	4b2a      	ldr	r3, [pc, #168]	@ (80025b4 <HAL_RCC_OscConfig+0x26c>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	695b      	ldr	r3, [r3, #20]
 8002514:	00db      	lsls	r3, r3, #3
 8002516:	4927      	ldr	r1, [pc, #156]	@ (80025b4 <HAL_RCC_OscConfig+0x26c>)
 8002518:	4313      	orrs	r3, r2
 800251a:	600b      	str	r3, [r1, #0]
 800251c:	e015      	b.n	800254a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800251e:	4b26      	ldr	r3, [pc, #152]	@ (80025b8 <HAL_RCC_OscConfig+0x270>)
 8002520:	2200      	movs	r2, #0
 8002522:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002524:	f7ff fbb6 	bl	8001c94 <HAL_GetTick>
 8002528:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800252a:	e008      	b.n	800253e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800252c:	f7ff fbb2 	bl	8001c94 <HAL_GetTick>
 8002530:	4602      	mov	r2, r0
 8002532:	693b      	ldr	r3, [r7, #16]
 8002534:	1ad3      	subs	r3, r2, r3
 8002536:	2b02      	cmp	r3, #2
 8002538:	d901      	bls.n	800253e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800253a:	2303      	movs	r3, #3
 800253c:	e180      	b.n	8002840 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800253e:	4b1d      	ldr	r3, [pc, #116]	@ (80025b4 <HAL_RCC_OscConfig+0x26c>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f003 0302 	and.w	r3, r3, #2
 8002546:	2b00      	cmp	r3, #0
 8002548:	d1f0      	bne.n	800252c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f003 0308 	and.w	r3, r3, #8
 8002552:	2b00      	cmp	r3, #0
 8002554:	d03a      	beq.n	80025cc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	699b      	ldr	r3, [r3, #24]
 800255a:	2b00      	cmp	r3, #0
 800255c:	d019      	beq.n	8002592 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800255e:	4b17      	ldr	r3, [pc, #92]	@ (80025bc <HAL_RCC_OscConfig+0x274>)
 8002560:	2201      	movs	r2, #1
 8002562:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002564:	f7ff fb96 	bl	8001c94 <HAL_GetTick>
 8002568:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800256a:	e008      	b.n	800257e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800256c:	f7ff fb92 	bl	8001c94 <HAL_GetTick>
 8002570:	4602      	mov	r2, r0
 8002572:	693b      	ldr	r3, [r7, #16]
 8002574:	1ad3      	subs	r3, r2, r3
 8002576:	2b02      	cmp	r3, #2
 8002578:	d901      	bls.n	800257e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800257a:	2303      	movs	r3, #3
 800257c:	e160      	b.n	8002840 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800257e:	4b0d      	ldr	r3, [pc, #52]	@ (80025b4 <HAL_RCC_OscConfig+0x26c>)
 8002580:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002582:	f003 0302 	and.w	r3, r3, #2
 8002586:	2b00      	cmp	r3, #0
 8002588:	d0f0      	beq.n	800256c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800258a:	2001      	movs	r0, #1
 800258c:	f000 face 	bl	8002b2c <RCC_Delay>
 8002590:	e01c      	b.n	80025cc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002592:	4b0a      	ldr	r3, [pc, #40]	@ (80025bc <HAL_RCC_OscConfig+0x274>)
 8002594:	2200      	movs	r2, #0
 8002596:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002598:	f7ff fb7c 	bl	8001c94 <HAL_GetTick>
 800259c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800259e:	e00f      	b.n	80025c0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025a0:	f7ff fb78 	bl	8001c94 <HAL_GetTick>
 80025a4:	4602      	mov	r2, r0
 80025a6:	693b      	ldr	r3, [r7, #16]
 80025a8:	1ad3      	subs	r3, r2, r3
 80025aa:	2b02      	cmp	r3, #2
 80025ac:	d908      	bls.n	80025c0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80025ae:	2303      	movs	r3, #3
 80025b0:	e146      	b.n	8002840 <HAL_RCC_OscConfig+0x4f8>
 80025b2:	bf00      	nop
 80025b4:	40021000 	.word	0x40021000
 80025b8:	42420000 	.word	0x42420000
 80025bc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025c0:	4b92      	ldr	r3, [pc, #584]	@ (800280c <HAL_RCC_OscConfig+0x4c4>)
 80025c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025c4:	f003 0302 	and.w	r3, r3, #2
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d1e9      	bne.n	80025a0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f003 0304 	and.w	r3, r3, #4
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	f000 80a6 	beq.w	8002726 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80025da:	2300      	movs	r3, #0
 80025dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80025de:	4b8b      	ldr	r3, [pc, #556]	@ (800280c <HAL_RCC_OscConfig+0x4c4>)
 80025e0:	69db      	ldr	r3, [r3, #28]
 80025e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d10d      	bne.n	8002606 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80025ea:	4b88      	ldr	r3, [pc, #544]	@ (800280c <HAL_RCC_OscConfig+0x4c4>)
 80025ec:	69db      	ldr	r3, [r3, #28]
 80025ee:	4a87      	ldr	r2, [pc, #540]	@ (800280c <HAL_RCC_OscConfig+0x4c4>)
 80025f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80025f4:	61d3      	str	r3, [r2, #28]
 80025f6:	4b85      	ldr	r3, [pc, #532]	@ (800280c <HAL_RCC_OscConfig+0x4c4>)
 80025f8:	69db      	ldr	r3, [r3, #28]
 80025fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025fe:	60bb      	str	r3, [r7, #8]
 8002600:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002602:	2301      	movs	r3, #1
 8002604:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002606:	4b82      	ldr	r3, [pc, #520]	@ (8002810 <HAL_RCC_OscConfig+0x4c8>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800260e:	2b00      	cmp	r3, #0
 8002610:	d118      	bne.n	8002644 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002612:	4b7f      	ldr	r3, [pc, #508]	@ (8002810 <HAL_RCC_OscConfig+0x4c8>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4a7e      	ldr	r2, [pc, #504]	@ (8002810 <HAL_RCC_OscConfig+0x4c8>)
 8002618:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800261c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800261e:	f7ff fb39 	bl	8001c94 <HAL_GetTick>
 8002622:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002624:	e008      	b.n	8002638 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002626:	f7ff fb35 	bl	8001c94 <HAL_GetTick>
 800262a:	4602      	mov	r2, r0
 800262c:	693b      	ldr	r3, [r7, #16]
 800262e:	1ad3      	subs	r3, r2, r3
 8002630:	2b64      	cmp	r3, #100	@ 0x64
 8002632:	d901      	bls.n	8002638 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002634:	2303      	movs	r3, #3
 8002636:	e103      	b.n	8002840 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002638:	4b75      	ldr	r3, [pc, #468]	@ (8002810 <HAL_RCC_OscConfig+0x4c8>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002640:	2b00      	cmp	r3, #0
 8002642:	d0f0      	beq.n	8002626 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	68db      	ldr	r3, [r3, #12]
 8002648:	2b01      	cmp	r3, #1
 800264a:	d106      	bne.n	800265a <HAL_RCC_OscConfig+0x312>
 800264c:	4b6f      	ldr	r3, [pc, #444]	@ (800280c <HAL_RCC_OscConfig+0x4c4>)
 800264e:	6a1b      	ldr	r3, [r3, #32]
 8002650:	4a6e      	ldr	r2, [pc, #440]	@ (800280c <HAL_RCC_OscConfig+0x4c4>)
 8002652:	f043 0301 	orr.w	r3, r3, #1
 8002656:	6213      	str	r3, [r2, #32]
 8002658:	e02d      	b.n	80026b6 <HAL_RCC_OscConfig+0x36e>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	68db      	ldr	r3, [r3, #12]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d10c      	bne.n	800267c <HAL_RCC_OscConfig+0x334>
 8002662:	4b6a      	ldr	r3, [pc, #424]	@ (800280c <HAL_RCC_OscConfig+0x4c4>)
 8002664:	6a1b      	ldr	r3, [r3, #32]
 8002666:	4a69      	ldr	r2, [pc, #420]	@ (800280c <HAL_RCC_OscConfig+0x4c4>)
 8002668:	f023 0301 	bic.w	r3, r3, #1
 800266c:	6213      	str	r3, [r2, #32]
 800266e:	4b67      	ldr	r3, [pc, #412]	@ (800280c <HAL_RCC_OscConfig+0x4c4>)
 8002670:	6a1b      	ldr	r3, [r3, #32]
 8002672:	4a66      	ldr	r2, [pc, #408]	@ (800280c <HAL_RCC_OscConfig+0x4c4>)
 8002674:	f023 0304 	bic.w	r3, r3, #4
 8002678:	6213      	str	r3, [r2, #32]
 800267a:	e01c      	b.n	80026b6 <HAL_RCC_OscConfig+0x36e>
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	68db      	ldr	r3, [r3, #12]
 8002680:	2b05      	cmp	r3, #5
 8002682:	d10c      	bne.n	800269e <HAL_RCC_OscConfig+0x356>
 8002684:	4b61      	ldr	r3, [pc, #388]	@ (800280c <HAL_RCC_OscConfig+0x4c4>)
 8002686:	6a1b      	ldr	r3, [r3, #32]
 8002688:	4a60      	ldr	r2, [pc, #384]	@ (800280c <HAL_RCC_OscConfig+0x4c4>)
 800268a:	f043 0304 	orr.w	r3, r3, #4
 800268e:	6213      	str	r3, [r2, #32]
 8002690:	4b5e      	ldr	r3, [pc, #376]	@ (800280c <HAL_RCC_OscConfig+0x4c4>)
 8002692:	6a1b      	ldr	r3, [r3, #32]
 8002694:	4a5d      	ldr	r2, [pc, #372]	@ (800280c <HAL_RCC_OscConfig+0x4c4>)
 8002696:	f043 0301 	orr.w	r3, r3, #1
 800269a:	6213      	str	r3, [r2, #32]
 800269c:	e00b      	b.n	80026b6 <HAL_RCC_OscConfig+0x36e>
 800269e:	4b5b      	ldr	r3, [pc, #364]	@ (800280c <HAL_RCC_OscConfig+0x4c4>)
 80026a0:	6a1b      	ldr	r3, [r3, #32]
 80026a2:	4a5a      	ldr	r2, [pc, #360]	@ (800280c <HAL_RCC_OscConfig+0x4c4>)
 80026a4:	f023 0301 	bic.w	r3, r3, #1
 80026a8:	6213      	str	r3, [r2, #32]
 80026aa:	4b58      	ldr	r3, [pc, #352]	@ (800280c <HAL_RCC_OscConfig+0x4c4>)
 80026ac:	6a1b      	ldr	r3, [r3, #32]
 80026ae:	4a57      	ldr	r2, [pc, #348]	@ (800280c <HAL_RCC_OscConfig+0x4c4>)
 80026b0:	f023 0304 	bic.w	r3, r3, #4
 80026b4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	68db      	ldr	r3, [r3, #12]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d015      	beq.n	80026ea <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026be:	f7ff fae9 	bl	8001c94 <HAL_GetTick>
 80026c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026c4:	e00a      	b.n	80026dc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026c6:	f7ff fae5 	bl	8001c94 <HAL_GetTick>
 80026ca:	4602      	mov	r2, r0
 80026cc:	693b      	ldr	r3, [r7, #16]
 80026ce:	1ad3      	subs	r3, r2, r3
 80026d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026d4:	4293      	cmp	r3, r2
 80026d6:	d901      	bls.n	80026dc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80026d8:	2303      	movs	r3, #3
 80026da:	e0b1      	b.n	8002840 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026dc:	4b4b      	ldr	r3, [pc, #300]	@ (800280c <HAL_RCC_OscConfig+0x4c4>)
 80026de:	6a1b      	ldr	r3, [r3, #32]
 80026e0:	f003 0302 	and.w	r3, r3, #2
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d0ee      	beq.n	80026c6 <HAL_RCC_OscConfig+0x37e>
 80026e8:	e014      	b.n	8002714 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026ea:	f7ff fad3 	bl	8001c94 <HAL_GetTick>
 80026ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026f0:	e00a      	b.n	8002708 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026f2:	f7ff facf 	bl	8001c94 <HAL_GetTick>
 80026f6:	4602      	mov	r2, r0
 80026f8:	693b      	ldr	r3, [r7, #16]
 80026fa:	1ad3      	subs	r3, r2, r3
 80026fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002700:	4293      	cmp	r3, r2
 8002702:	d901      	bls.n	8002708 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002704:	2303      	movs	r3, #3
 8002706:	e09b      	b.n	8002840 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002708:	4b40      	ldr	r3, [pc, #256]	@ (800280c <HAL_RCC_OscConfig+0x4c4>)
 800270a:	6a1b      	ldr	r3, [r3, #32]
 800270c:	f003 0302 	and.w	r3, r3, #2
 8002710:	2b00      	cmp	r3, #0
 8002712:	d1ee      	bne.n	80026f2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002714:	7dfb      	ldrb	r3, [r7, #23]
 8002716:	2b01      	cmp	r3, #1
 8002718:	d105      	bne.n	8002726 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800271a:	4b3c      	ldr	r3, [pc, #240]	@ (800280c <HAL_RCC_OscConfig+0x4c4>)
 800271c:	69db      	ldr	r3, [r3, #28]
 800271e:	4a3b      	ldr	r2, [pc, #236]	@ (800280c <HAL_RCC_OscConfig+0x4c4>)
 8002720:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002724:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	69db      	ldr	r3, [r3, #28]
 800272a:	2b00      	cmp	r3, #0
 800272c:	f000 8087 	beq.w	800283e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002730:	4b36      	ldr	r3, [pc, #216]	@ (800280c <HAL_RCC_OscConfig+0x4c4>)
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	f003 030c 	and.w	r3, r3, #12
 8002738:	2b08      	cmp	r3, #8
 800273a:	d061      	beq.n	8002800 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	69db      	ldr	r3, [r3, #28]
 8002740:	2b02      	cmp	r3, #2
 8002742:	d146      	bne.n	80027d2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002744:	4b33      	ldr	r3, [pc, #204]	@ (8002814 <HAL_RCC_OscConfig+0x4cc>)
 8002746:	2200      	movs	r2, #0
 8002748:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800274a:	f7ff faa3 	bl	8001c94 <HAL_GetTick>
 800274e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002750:	e008      	b.n	8002764 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002752:	f7ff fa9f 	bl	8001c94 <HAL_GetTick>
 8002756:	4602      	mov	r2, r0
 8002758:	693b      	ldr	r3, [r7, #16]
 800275a:	1ad3      	subs	r3, r2, r3
 800275c:	2b02      	cmp	r3, #2
 800275e:	d901      	bls.n	8002764 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002760:	2303      	movs	r3, #3
 8002762:	e06d      	b.n	8002840 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002764:	4b29      	ldr	r3, [pc, #164]	@ (800280c <HAL_RCC_OscConfig+0x4c4>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800276c:	2b00      	cmp	r3, #0
 800276e:	d1f0      	bne.n	8002752 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6a1b      	ldr	r3, [r3, #32]
 8002774:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002778:	d108      	bne.n	800278c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800277a:	4b24      	ldr	r3, [pc, #144]	@ (800280c <HAL_RCC_OscConfig+0x4c4>)
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	689b      	ldr	r3, [r3, #8]
 8002786:	4921      	ldr	r1, [pc, #132]	@ (800280c <HAL_RCC_OscConfig+0x4c4>)
 8002788:	4313      	orrs	r3, r2
 800278a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800278c:	4b1f      	ldr	r3, [pc, #124]	@ (800280c <HAL_RCC_OscConfig+0x4c4>)
 800278e:	685b      	ldr	r3, [r3, #4]
 8002790:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6a19      	ldr	r1, [r3, #32]
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800279c:	430b      	orrs	r3, r1
 800279e:	491b      	ldr	r1, [pc, #108]	@ (800280c <HAL_RCC_OscConfig+0x4c4>)
 80027a0:	4313      	orrs	r3, r2
 80027a2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80027a4:	4b1b      	ldr	r3, [pc, #108]	@ (8002814 <HAL_RCC_OscConfig+0x4cc>)
 80027a6:	2201      	movs	r2, #1
 80027a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027aa:	f7ff fa73 	bl	8001c94 <HAL_GetTick>
 80027ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80027b0:	e008      	b.n	80027c4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027b2:	f7ff fa6f 	bl	8001c94 <HAL_GetTick>
 80027b6:	4602      	mov	r2, r0
 80027b8:	693b      	ldr	r3, [r7, #16]
 80027ba:	1ad3      	subs	r3, r2, r3
 80027bc:	2b02      	cmp	r3, #2
 80027be:	d901      	bls.n	80027c4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80027c0:	2303      	movs	r3, #3
 80027c2:	e03d      	b.n	8002840 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80027c4:	4b11      	ldr	r3, [pc, #68]	@ (800280c <HAL_RCC_OscConfig+0x4c4>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d0f0      	beq.n	80027b2 <HAL_RCC_OscConfig+0x46a>
 80027d0:	e035      	b.n	800283e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027d2:	4b10      	ldr	r3, [pc, #64]	@ (8002814 <HAL_RCC_OscConfig+0x4cc>)
 80027d4:	2200      	movs	r2, #0
 80027d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027d8:	f7ff fa5c 	bl	8001c94 <HAL_GetTick>
 80027dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027de:	e008      	b.n	80027f2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027e0:	f7ff fa58 	bl	8001c94 <HAL_GetTick>
 80027e4:	4602      	mov	r2, r0
 80027e6:	693b      	ldr	r3, [r7, #16]
 80027e8:	1ad3      	subs	r3, r2, r3
 80027ea:	2b02      	cmp	r3, #2
 80027ec:	d901      	bls.n	80027f2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80027ee:	2303      	movs	r3, #3
 80027f0:	e026      	b.n	8002840 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027f2:	4b06      	ldr	r3, [pc, #24]	@ (800280c <HAL_RCC_OscConfig+0x4c4>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d1f0      	bne.n	80027e0 <HAL_RCC_OscConfig+0x498>
 80027fe:	e01e      	b.n	800283e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	69db      	ldr	r3, [r3, #28]
 8002804:	2b01      	cmp	r3, #1
 8002806:	d107      	bne.n	8002818 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002808:	2301      	movs	r3, #1
 800280a:	e019      	b.n	8002840 <HAL_RCC_OscConfig+0x4f8>
 800280c:	40021000 	.word	0x40021000
 8002810:	40007000 	.word	0x40007000
 8002814:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002818:	4b0b      	ldr	r3, [pc, #44]	@ (8002848 <HAL_RCC_OscConfig+0x500>)
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6a1b      	ldr	r3, [r3, #32]
 8002828:	429a      	cmp	r2, r3
 800282a:	d106      	bne.n	800283a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002836:	429a      	cmp	r2, r3
 8002838:	d001      	beq.n	800283e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800283a:	2301      	movs	r3, #1
 800283c:	e000      	b.n	8002840 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800283e:	2300      	movs	r3, #0
}
 8002840:	4618      	mov	r0, r3
 8002842:	3718      	adds	r7, #24
 8002844:	46bd      	mov	sp, r7
 8002846:	bd80      	pop	{r7, pc}
 8002848:	40021000 	.word	0x40021000

0800284c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b084      	sub	sp, #16
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
 8002854:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d101      	bne.n	8002860 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800285c:	2301      	movs	r3, #1
 800285e:	e0d0      	b.n	8002a02 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002860:	4b6a      	ldr	r3, [pc, #424]	@ (8002a0c <HAL_RCC_ClockConfig+0x1c0>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f003 0307 	and.w	r3, r3, #7
 8002868:	683a      	ldr	r2, [r7, #0]
 800286a:	429a      	cmp	r2, r3
 800286c:	d910      	bls.n	8002890 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800286e:	4b67      	ldr	r3, [pc, #412]	@ (8002a0c <HAL_RCC_ClockConfig+0x1c0>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f023 0207 	bic.w	r2, r3, #7
 8002876:	4965      	ldr	r1, [pc, #404]	@ (8002a0c <HAL_RCC_ClockConfig+0x1c0>)
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	4313      	orrs	r3, r2
 800287c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800287e:	4b63      	ldr	r3, [pc, #396]	@ (8002a0c <HAL_RCC_ClockConfig+0x1c0>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f003 0307 	and.w	r3, r3, #7
 8002886:	683a      	ldr	r2, [r7, #0]
 8002888:	429a      	cmp	r2, r3
 800288a:	d001      	beq.n	8002890 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800288c:	2301      	movs	r3, #1
 800288e:	e0b8      	b.n	8002a02 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f003 0302 	and.w	r3, r3, #2
 8002898:	2b00      	cmp	r3, #0
 800289a:	d020      	beq.n	80028de <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f003 0304 	and.w	r3, r3, #4
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d005      	beq.n	80028b4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80028a8:	4b59      	ldr	r3, [pc, #356]	@ (8002a10 <HAL_RCC_ClockConfig+0x1c4>)
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	4a58      	ldr	r2, [pc, #352]	@ (8002a10 <HAL_RCC_ClockConfig+0x1c4>)
 80028ae:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80028b2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f003 0308 	and.w	r3, r3, #8
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d005      	beq.n	80028cc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80028c0:	4b53      	ldr	r3, [pc, #332]	@ (8002a10 <HAL_RCC_ClockConfig+0x1c4>)
 80028c2:	685b      	ldr	r3, [r3, #4]
 80028c4:	4a52      	ldr	r2, [pc, #328]	@ (8002a10 <HAL_RCC_ClockConfig+0x1c4>)
 80028c6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80028ca:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028cc:	4b50      	ldr	r3, [pc, #320]	@ (8002a10 <HAL_RCC_ClockConfig+0x1c4>)
 80028ce:	685b      	ldr	r3, [r3, #4]
 80028d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	689b      	ldr	r3, [r3, #8]
 80028d8:	494d      	ldr	r1, [pc, #308]	@ (8002a10 <HAL_RCC_ClockConfig+0x1c4>)
 80028da:	4313      	orrs	r3, r2
 80028dc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f003 0301 	and.w	r3, r3, #1
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d040      	beq.n	800296c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	2b01      	cmp	r3, #1
 80028f0:	d107      	bne.n	8002902 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028f2:	4b47      	ldr	r3, [pc, #284]	@ (8002a10 <HAL_RCC_ClockConfig+0x1c4>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d115      	bne.n	800292a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028fe:	2301      	movs	r3, #1
 8002900:	e07f      	b.n	8002a02 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	2b02      	cmp	r3, #2
 8002908:	d107      	bne.n	800291a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800290a:	4b41      	ldr	r3, [pc, #260]	@ (8002a10 <HAL_RCC_ClockConfig+0x1c4>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002912:	2b00      	cmp	r3, #0
 8002914:	d109      	bne.n	800292a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002916:	2301      	movs	r3, #1
 8002918:	e073      	b.n	8002a02 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800291a:	4b3d      	ldr	r3, [pc, #244]	@ (8002a10 <HAL_RCC_ClockConfig+0x1c4>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f003 0302 	and.w	r3, r3, #2
 8002922:	2b00      	cmp	r3, #0
 8002924:	d101      	bne.n	800292a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002926:	2301      	movs	r3, #1
 8002928:	e06b      	b.n	8002a02 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800292a:	4b39      	ldr	r3, [pc, #228]	@ (8002a10 <HAL_RCC_ClockConfig+0x1c4>)
 800292c:	685b      	ldr	r3, [r3, #4]
 800292e:	f023 0203 	bic.w	r2, r3, #3
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	685b      	ldr	r3, [r3, #4]
 8002936:	4936      	ldr	r1, [pc, #216]	@ (8002a10 <HAL_RCC_ClockConfig+0x1c4>)
 8002938:	4313      	orrs	r3, r2
 800293a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800293c:	f7ff f9aa 	bl	8001c94 <HAL_GetTick>
 8002940:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002942:	e00a      	b.n	800295a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002944:	f7ff f9a6 	bl	8001c94 <HAL_GetTick>
 8002948:	4602      	mov	r2, r0
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	1ad3      	subs	r3, r2, r3
 800294e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002952:	4293      	cmp	r3, r2
 8002954:	d901      	bls.n	800295a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002956:	2303      	movs	r3, #3
 8002958:	e053      	b.n	8002a02 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800295a:	4b2d      	ldr	r3, [pc, #180]	@ (8002a10 <HAL_RCC_ClockConfig+0x1c4>)
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	f003 020c 	and.w	r2, r3, #12
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	685b      	ldr	r3, [r3, #4]
 8002966:	009b      	lsls	r3, r3, #2
 8002968:	429a      	cmp	r2, r3
 800296a:	d1eb      	bne.n	8002944 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800296c:	4b27      	ldr	r3, [pc, #156]	@ (8002a0c <HAL_RCC_ClockConfig+0x1c0>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f003 0307 	and.w	r3, r3, #7
 8002974:	683a      	ldr	r2, [r7, #0]
 8002976:	429a      	cmp	r2, r3
 8002978:	d210      	bcs.n	800299c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800297a:	4b24      	ldr	r3, [pc, #144]	@ (8002a0c <HAL_RCC_ClockConfig+0x1c0>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f023 0207 	bic.w	r2, r3, #7
 8002982:	4922      	ldr	r1, [pc, #136]	@ (8002a0c <HAL_RCC_ClockConfig+0x1c0>)
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	4313      	orrs	r3, r2
 8002988:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800298a:	4b20      	ldr	r3, [pc, #128]	@ (8002a0c <HAL_RCC_ClockConfig+0x1c0>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f003 0307 	and.w	r3, r3, #7
 8002992:	683a      	ldr	r2, [r7, #0]
 8002994:	429a      	cmp	r2, r3
 8002996:	d001      	beq.n	800299c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002998:	2301      	movs	r3, #1
 800299a:	e032      	b.n	8002a02 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f003 0304 	and.w	r3, r3, #4
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d008      	beq.n	80029ba <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80029a8:	4b19      	ldr	r3, [pc, #100]	@ (8002a10 <HAL_RCC_ClockConfig+0x1c4>)
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	68db      	ldr	r3, [r3, #12]
 80029b4:	4916      	ldr	r1, [pc, #88]	@ (8002a10 <HAL_RCC_ClockConfig+0x1c4>)
 80029b6:	4313      	orrs	r3, r2
 80029b8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f003 0308 	and.w	r3, r3, #8
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d009      	beq.n	80029da <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80029c6:	4b12      	ldr	r3, [pc, #72]	@ (8002a10 <HAL_RCC_ClockConfig+0x1c4>)
 80029c8:	685b      	ldr	r3, [r3, #4]
 80029ca:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	691b      	ldr	r3, [r3, #16]
 80029d2:	00db      	lsls	r3, r3, #3
 80029d4:	490e      	ldr	r1, [pc, #56]	@ (8002a10 <HAL_RCC_ClockConfig+0x1c4>)
 80029d6:	4313      	orrs	r3, r2
 80029d8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80029da:	f000 f821 	bl	8002a20 <HAL_RCC_GetSysClockFreq>
 80029de:	4602      	mov	r2, r0
 80029e0:	4b0b      	ldr	r3, [pc, #44]	@ (8002a10 <HAL_RCC_ClockConfig+0x1c4>)
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	091b      	lsrs	r3, r3, #4
 80029e6:	f003 030f 	and.w	r3, r3, #15
 80029ea:	490a      	ldr	r1, [pc, #40]	@ (8002a14 <HAL_RCC_ClockConfig+0x1c8>)
 80029ec:	5ccb      	ldrb	r3, [r1, r3]
 80029ee:	fa22 f303 	lsr.w	r3, r2, r3
 80029f2:	4a09      	ldr	r2, [pc, #36]	@ (8002a18 <HAL_RCC_ClockConfig+0x1cc>)
 80029f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80029f6:	4b09      	ldr	r3, [pc, #36]	@ (8002a1c <HAL_RCC_ClockConfig+0x1d0>)
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4618      	mov	r0, r3
 80029fc:	f7ff f908 	bl	8001c10 <HAL_InitTick>

  return HAL_OK;
 8002a00:	2300      	movs	r3, #0
}
 8002a02:	4618      	mov	r0, r3
 8002a04:	3710      	adds	r7, #16
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd80      	pop	{r7, pc}
 8002a0a:	bf00      	nop
 8002a0c:	40022000 	.word	0x40022000
 8002a10:	40021000 	.word	0x40021000
 8002a14:	080051fc 	.word	0x080051fc
 8002a18:	200000fc 	.word	0x200000fc
 8002a1c:	20000100 	.word	0x20000100

08002a20 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a20:	b480      	push	{r7}
 8002a22:	b087      	sub	sp, #28
 8002a24:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002a26:	2300      	movs	r3, #0
 8002a28:	60fb      	str	r3, [r7, #12]
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	60bb      	str	r3, [r7, #8]
 8002a2e:	2300      	movs	r3, #0
 8002a30:	617b      	str	r3, [r7, #20]
 8002a32:	2300      	movs	r3, #0
 8002a34:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002a36:	2300      	movs	r3, #0
 8002a38:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002a3a:	4b1e      	ldr	r3, [pc, #120]	@ (8002ab4 <HAL_RCC_GetSysClockFreq+0x94>)
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	f003 030c 	and.w	r3, r3, #12
 8002a46:	2b04      	cmp	r3, #4
 8002a48:	d002      	beq.n	8002a50 <HAL_RCC_GetSysClockFreq+0x30>
 8002a4a:	2b08      	cmp	r3, #8
 8002a4c:	d003      	beq.n	8002a56 <HAL_RCC_GetSysClockFreq+0x36>
 8002a4e:	e027      	b.n	8002aa0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002a50:	4b19      	ldr	r3, [pc, #100]	@ (8002ab8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002a52:	613b      	str	r3, [r7, #16]
      break;
 8002a54:	e027      	b.n	8002aa6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	0c9b      	lsrs	r3, r3, #18
 8002a5a:	f003 030f 	and.w	r3, r3, #15
 8002a5e:	4a17      	ldr	r2, [pc, #92]	@ (8002abc <HAL_RCC_GetSysClockFreq+0x9c>)
 8002a60:	5cd3      	ldrb	r3, [r2, r3]
 8002a62:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d010      	beq.n	8002a90 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002a6e:	4b11      	ldr	r3, [pc, #68]	@ (8002ab4 <HAL_RCC_GetSysClockFreq+0x94>)
 8002a70:	685b      	ldr	r3, [r3, #4]
 8002a72:	0c5b      	lsrs	r3, r3, #17
 8002a74:	f003 0301 	and.w	r3, r3, #1
 8002a78:	4a11      	ldr	r2, [pc, #68]	@ (8002ac0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002a7a:	5cd3      	ldrb	r3, [r2, r3]
 8002a7c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	4a0d      	ldr	r2, [pc, #52]	@ (8002ab8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002a82:	fb03 f202 	mul.w	r2, r3, r2
 8002a86:	68bb      	ldr	r3, [r7, #8]
 8002a88:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a8c:	617b      	str	r3, [r7, #20]
 8002a8e:	e004      	b.n	8002a9a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	4a0c      	ldr	r2, [pc, #48]	@ (8002ac4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002a94:	fb02 f303 	mul.w	r3, r2, r3
 8002a98:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002a9a:	697b      	ldr	r3, [r7, #20]
 8002a9c:	613b      	str	r3, [r7, #16]
      break;
 8002a9e:	e002      	b.n	8002aa6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002aa0:	4b05      	ldr	r3, [pc, #20]	@ (8002ab8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002aa2:	613b      	str	r3, [r7, #16]
      break;
 8002aa4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002aa6:	693b      	ldr	r3, [r7, #16]
}
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	371c      	adds	r7, #28
 8002aac:	46bd      	mov	sp, r7
 8002aae:	bc80      	pop	{r7}
 8002ab0:	4770      	bx	lr
 8002ab2:	bf00      	nop
 8002ab4:	40021000 	.word	0x40021000
 8002ab8:	007a1200 	.word	0x007a1200
 8002abc:	08005214 	.word	0x08005214
 8002ac0:	08005224 	.word	0x08005224
 8002ac4:	003d0900 	.word	0x003d0900

08002ac8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002acc:	4b02      	ldr	r3, [pc, #8]	@ (8002ad8 <HAL_RCC_GetHCLKFreq+0x10>)
 8002ace:	681b      	ldr	r3, [r3, #0]
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bc80      	pop	{r7}
 8002ad6:	4770      	bx	lr
 8002ad8:	200000fc 	.word	0x200000fc

08002adc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002ae0:	f7ff fff2 	bl	8002ac8 <HAL_RCC_GetHCLKFreq>
 8002ae4:	4602      	mov	r2, r0
 8002ae6:	4b05      	ldr	r3, [pc, #20]	@ (8002afc <HAL_RCC_GetPCLK1Freq+0x20>)
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	0a1b      	lsrs	r3, r3, #8
 8002aec:	f003 0307 	and.w	r3, r3, #7
 8002af0:	4903      	ldr	r1, [pc, #12]	@ (8002b00 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002af2:	5ccb      	ldrb	r3, [r1, r3]
 8002af4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002af8:	4618      	mov	r0, r3
 8002afa:	bd80      	pop	{r7, pc}
 8002afc:	40021000 	.word	0x40021000
 8002b00:	0800520c 	.word	0x0800520c

08002b04 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002b08:	f7ff ffde 	bl	8002ac8 <HAL_RCC_GetHCLKFreq>
 8002b0c:	4602      	mov	r2, r0
 8002b0e:	4b05      	ldr	r3, [pc, #20]	@ (8002b24 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002b10:	685b      	ldr	r3, [r3, #4]
 8002b12:	0adb      	lsrs	r3, r3, #11
 8002b14:	f003 0307 	and.w	r3, r3, #7
 8002b18:	4903      	ldr	r1, [pc, #12]	@ (8002b28 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002b1a:	5ccb      	ldrb	r3, [r1, r3]
 8002b1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b20:	4618      	mov	r0, r3
 8002b22:	bd80      	pop	{r7, pc}
 8002b24:	40021000 	.word	0x40021000
 8002b28:	0800520c 	.word	0x0800520c

08002b2c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b085      	sub	sp, #20
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002b34:	4b0a      	ldr	r3, [pc, #40]	@ (8002b60 <RCC_Delay+0x34>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4a0a      	ldr	r2, [pc, #40]	@ (8002b64 <RCC_Delay+0x38>)
 8002b3a:	fba2 2303 	umull	r2, r3, r2, r3
 8002b3e:	0a5b      	lsrs	r3, r3, #9
 8002b40:	687a      	ldr	r2, [r7, #4]
 8002b42:	fb02 f303 	mul.w	r3, r2, r3
 8002b46:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002b48:	bf00      	nop
  }
  while (Delay --);
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	1e5a      	subs	r2, r3, #1
 8002b4e:	60fa      	str	r2, [r7, #12]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d1f9      	bne.n	8002b48 <RCC_Delay+0x1c>
}
 8002b54:	bf00      	nop
 8002b56:	bf00      	nop
 8002b58:	3714      	adds	r7, #20
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bc80      	pop	{r7}
 8002b5e:	4770      	bx	lr
 8002b60:	200000fc 	.word	0x200000fc
 8002b64:	10624dd3 	.word	0x10624dd3

08002b68 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b086      	sub	sp, #24
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002b70:	2300      	movs	r3, #0
 8002b72:	613b      	str	r3, [r7, #16]
 8002b74:	2300      	movs	r3, #0
 8002b76:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f003 0301 	and.w	r3, r3, #1
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d07d      	beq.n	8002c80 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002b84:	2300      	movs	r3, #0
 8002b86:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b88:	4b4f      	ldr	r3, [pc, #316]	@ (8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b8a:	69db      	ldr	r3, [r3, #28]
 8002b8c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d10d      	bne.n	8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b94:	4b4c      	ldr	r3, [pc, #304]	@ (8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b96:	69db      	ldr	r3, [r3, #28]
 8002b98:	4a4b      	ldr	r2, [pc, #300]	@ (8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b9a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b9e:	61d3      	str	r3, [r2, #28]
 8002ba0:	4b49      	ldr	r3, [pc, #292]	@ (8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ba2:	69db      	ldr	r3, [r3, #28]
 8002ba4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ba8:	60bb      	str	r3, [r7, #8]
 8002baa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002bac:	2301      	movs	r3, #1
 8002bae:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bb0:	4b46      	ldr	r3, [pc, #280]	@ (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d118      	bne.n	8002bee <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002bbc:	4b43      	ldr	r3, [pc, #268]	@ (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a42      	ldr	r2, [pc, #264]	@ (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002bc2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002bc6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002bc8:	f7ff f864 	bl	8001c94 <HAL_GetTick>
 8002bcc:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bce:	e008      	b.n	8002be2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bd0:	f7ff f860 	bl	8001c94 <HAL_GetTick>
 8002bd4:	4602      	mov	r2, r0
 8002bd6:	693b      	ldr	r3, [r7, #16]
 8002bd8:	1ad3      	subs	r3, r2, r3
 8002bda:	2b64      	cmp	r3, #100	@ 0x64
 8002bdc:	d901      	bls.n	8002be2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002bde:	2303      	movs	r3, #3
 8002be0:	e06d      	b.n	8002cbe <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002be2:	4b3a      	ldr	r3, [pc, #232]	@ (8002ccc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d0f0      	beq.n	8002bd0 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002bee:	4b36      	ldr	r3, [pc, #216]	@ (8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002bf0:	6a1b      	ldr	r3, [r3, #32]
 8002bf2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002bf6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d02e      	beq.n	8002c5c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002c06:	68fa      	ldr	r2, [r7, #12]
 8002c08:	429a      	cmp	r2, r3
 8002c0a:	d027      	beq.n	8002c5c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002c0c:	4b2e      	ldr	r3, [pc, #184]	@ (8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c0e:	6a1b      	ldr	r3, [r3, #32]
 8002c10:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002c14:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002c16:	4b2e      	ldr	r3, [pc, #184]	@ (8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002c18:	2201      	movs	r2, #1
 8002c1a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002c1c:	4b2c      	ldr	r3, [pc, #176]	@ (8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002c1e:	2200      	movs	r2, #0
 8002c20:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002c22:	4a29      	ldr	r2, [pc, #164]	@ (8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	f003 0301 	and.w	r3, r3, #1
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d014      	beq.n	8002c5c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c32:	f7ff f82f 	bl	8001c94 <HAL_GetTick>
 8002c36:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c38:	e00a      	b.n	8002c50 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c3a:	f7ff f82b 	bl	8001c94 <HAL_GetTick>
 8002c3e:	4602      	mov	r2, r0
 8002c40:	693b      	ldr	r3, [r7, #16]
 8002c42:	1ad3      	subs	r3, r2, r3
 8002c44:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d901      	bls.n	8002c50 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002c4c:	2303      	movs	r3, #3
 8002c4e:	e036      	b.n	8002cbe <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c50:	4b1d      	ldr	r3, [pc, #116]	@ (8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c52:	6a1b      	ldr	r3, [r3, #32]
 8002c54:	f003 0302 	and.w	r3, r3, #2
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d0ee      	beq.n	8002c3a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002c5c:	4b1a      	ldr	r3, [pc, #104]	@ (8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c5e:	6a1b      	ldr	r3, [r3, #32]
 8002c60:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	685b      	ldr	r3, [r3, #4]
 8002c68:	4917      	ldr	r1, [pc, #92]	@ (8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c6a:	4313      	orrs	r3, r2
 8002c6c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002c6e:	7dfb      	ldrb	r3, [r7, #23]
 8002c70:	2b01      	cmp	r3, #1
 8002c72:	d105      	bne.n	8002c80 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c74:	4b14      	ldr	r3, [pc, #80]	@ (8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c76:	69db      	ldr	r3, [r3, #28]
 8002c78:	4a13      	ldr	r2, [pc, #76]	@ (8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c7a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c7e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f003 0302 	and.w	r3, r3, #2
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d008      	beq.n	8002c9e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002c8c:	4b0e      	ldr	r3, [pc, #56]	@ (8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	689b      	ldr	r3, [r3, #8]
 8002c98:	490b      	ldr	r1, [pc, #44]	@ (8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c9a:	4313      	orrs	r3, r2
 8002c9c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f003 0310 	and.w	r3, r3, #16
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d008      	beq.n	8002cbc <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002caa:	4b07      	ldr	r3, [pc, #28]	@ (8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	68db      	ldr	r3, [r3, #12]
 8002cb6:	4904      	ldr	r1, [pc, #16]	@ (8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cb8:	4313      	orrs	r3, r2
 8002cba:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002cbc:	2300      	movs	r3, #0
}
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	3718      	adds	r7, #24
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bd80      	pop	{r7, pc}
 8002cc6:	bf00      	nop
 8002cc8:	40021000 	.word	0x40021000
 8002ccc:	40007000 	.word	0x40007000
 8002cd0:	42420440 	.word	0x42420440

08002cd4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b088      	sub	sp, #32
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	617b      	str	r3, [r7, #20]
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	61fb      	str	r3, [r7, #28]
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	60fb      	str	r3, [r7, #12]
 8002cec:	2300      	movs	r3, #0
 8002cee:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2b10      	cmp	r3, #16
 8002cf4:	d00a      	beq.n	8002d0c <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2b10      	cmp	r3, #16
 8002cfa:	f200 808a 	bhi.w	8002e12 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2b01      	cmp	r3, #1
 8002d02:	d045      	beq.n	8002d90 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2b02      	cmp	r3, #2
 8002d08:	d075      	beq.n	8002df6 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8002d0a:	e082      	b.n	8002e12 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8002d0c:	4b46      	ldr	r3, [pc, #280]	@ (8002e28 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8002d12:	4b45      	ldr	r3, [pc, #276]	@ (8002e28 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d07b      	beq.n	8002e16 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	0c9b      	lsrs	r3, r3, #18
 8002d22:	f003 030f 	and.w	r3, r3, #15
 8002d26:	4a41      	ldr	r2, [pc, #260]	@ (8002e2c <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8002d28:	5cd3      	ldrb	r3, [r2, r3]
 8002d2a:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d015      	beq.n	8002d62 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002d36:	4b3c      	ldr	r3, [pc, #240]	@ (8002e28 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	0c5b      	lsrs	r3, r3, #17
 8002d3c:	f003 0301 	and.w	r3, r3, #1
 8002d40:	4a3b      	ldr	r2, [pc, #236]	@ (8002e30 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8002d42:	5cd3      	ldrb	r3, [r2, r3]
 8002d44:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d00d      	beq.n	8002d6c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8002d50:	4a38      	ldr	r2, [pc, #224]	@ (8002e34 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8002d52:	697b      	ldr	r3, [r7, #20]
 8002d54:	fbb2 f2f3 	udiv	r2, r2, r3
 8002d58:	693b      	ldr	r3, [r7, #16]
 8002d5a:	fb02 f303 	mul.w	r3, r2, r3
 8002d5e:	61fb      	str	r3, [r7, #28]
 8002d60:	e004      	b.n	8002d6c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002d62:	693b      	ldr	r3, [r7, #16]
 8002d64:	4a34      	ldr	r2, [pc, #208]	@ (8002e38 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8002d66:	fb02 f303 	mul.w	r3, r2, r3
 8002d6a:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8002d6c:	4b2e      	ldr	r3, [pc, #184]	@ (8002e28 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d74:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002d78:	d102      	bne.n	8002d80 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8002d7a:	69fb      	ldr	r3, [r7, #28]
 8002d7c:	61bb      	str	r3, [r7, #24]
      break;
 8002d7e:	e04a      	b.n	8002e16 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8002d80:	69fb      	ldr	r3, [r7, #28]
 8002d82:	005b      	lsls	r3, r3, #1
 8002d84:	4a2d      	ldr	r2, [pc, #180]	@ (8002e3c <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8002d86:	fba2 2303 	umull	r2, r3, r2, r3
 8002d8a:	085b      	lsrs	r3, r3, #1
 8002d8c:	61bb      	str	r3, [r7, #24]
      break;
 8002d8e:	e042      	b.n	8002e16 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8002d90:	4b25      	ldr	r3, [pc, #148]	@ (8002e28 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002d92:	6a1b      	ldr	r3, [r3, #32]
 8002d94:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d9c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002da0:	d108      	bne.n	8002db4 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	f003 0302 	and.w	r3, r3, #2
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d003      	beq.n	8002db4 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8002dac:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002db0:	61bb      	str	r3, [r7, #24]
 8002db2:	e01f      	b.n	8002df4 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002dba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002dbe:	d109      	bne.n	8002dd4 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8002dc0:	4b19      	ldr	r3, [pc, #100]	@ (8002e28 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002dc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dc4:	f003 0302 	and.w	r3, r3, #2
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d003      	beq.n	8002dd4 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8002dcc:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8002dd0:	61bb      	str	r3, [r7, #24]
 8002dd2:	e00f      	b.n	8002df4 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002dda:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002dde:	d11c      	bne.n	8002e1a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8002de0:	4b11      	ldr	r3, [pc, #68]	@ (8002e28 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d016      	beq.n	8002e1a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8002dec:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8002df0:	61bb      	str	r3, [r7, #24]
      break;
 8002df2:	e012      	b.n	8002e1a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8002df4:	e011      	b.n	8002e1a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8002df6:	f7ff fe85 	bl	8002b04 <HAL_RCC_GetPCLK2Freq>
 8002dfa:	4602      	mov	r2, r0
 8002dfc:	4b0a      	ldr	r3, [pc, #40]	@ (8002e28 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	0b9b      	lsrs	r3, r3, #14
 8002e02:	f003 0303 	and.w	r3, r3, #3
 8002e06:	3301      	adds	r3, #1
 8002e08:	005b      	lsls	r3, r3, #1
 8002e0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e0e:	61bb      	str	r3, [r7, #24]
      break;
 8002e10:	e004      	b.n	8002e1c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002e12:	bf00      	nop
 8002e14:	e002      	b.n	8002e1c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002e16:	bf00      	nop
 8002e18:	e000      	b.n	8002e1c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002e1a:	bf00      	nop
    }
  }
  return (frequency);
 8002e1c:	69bb      	ldr	r3, [r7, #24]
}
 8002e1e:	4618      	mov	r0, r3
 8002e20:	3720      	adds	r7, #32
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}
 8002e26:	bf00      	nop
 8002e28:	40021000 	.word	0x40021000
 8002e2c:	08005228 	.word	0x08005228
 8002e30:	08005238 	.word	0x08005238
 8002e34:	007a1200 	.word	0x007a1200
 8002e38:	003d0900 	.word	0x003d0900
 8002e3c:	aaaaaaab 	.word	0xaaaaaaab

08002e40 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b084      	sub	sp, #16
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d101      	bne.n	8002e56 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8002e52:	2301      	movs	r3, #1
 8002e54:	e07a      	b.n	8002f4c <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	7c5b      	ldrb	r3, [r3, #17]
 8002e5a:	b2db      	uxtb	r3, r3
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d105      	bne.n	8002e6c <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2200      	movs	r2, #0
 8002e64:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8002e66:	6878      	ldr	r0, [r7, #4]
 8002e68:	f7fe fcac 	bl	80017c4 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2202      	movs	r2, #2
 8002e70:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002e72:	6878      	ldr	r0, [r7, #4]
 8002e74:	f000 f870 	bl	8002f58 <HAL_RTC_WaitForSynchro>
 8002e78:	4603      	mov	r3, r0
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d004      	beq.n	8002e88 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2204      	movs	r2, #4
 8002e82:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8002e84:	2301      	movs	r3, #1
 8002e86:	e061      	b.n	8002f4c <HAL_RTC_Init+0x10c>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8002e88:	6878      	ldr	r0, [r7, #4]
 8002e8a:	f000 f892 	bl	8002fb2 <RTC_EnterInitMode>
 8002e8e:	4603      	mov	r3, r0
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d004      	beq.n	8002e9e <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2204      	movs	r2, #4
 8002e98:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	e056      	b.n	8002f4c <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	685a      	ldr	r2, [r3, #4]
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f022 0207 	bic.w	r2, r2, #7
 8002eac:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	689b      	ldr	r3, [r3, #8]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d005      	beq.n	8002ec2 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8002eb6:	4b27      	ldr	r3, [pc, #156]	@ (8002f54 <HAL_RTC_Init+0x114>)
 8002eb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eba:	4a26      	ldr	r2, [pc, #152]	@ (8002f54 <HAL_RTC_Init+0x114>)
 8002ebc:	f023 0301 	bic.w	r3, r3, #1
 8002ec0:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8002ec2:	4b24      	ldr	r3, [pc, #144]	@ (8002f54 <HAL_RTC_Init+0x114>)
 8002ec4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ec6:	f423 7260 	bic.w	r2, r3, #896	@ 0x380
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	689b      	ldr	r3, [r3, #8]
 8002ece:	4921      	ldr	r1, [pc, #132]	@ (8002f54 <HAL_RTC_Init+0x114>)
 8002ed0:	4313      	orrs	r3, r2
 8002ed2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002edc:	d003      	beq.n	8002ee6 <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	60fb      	str	r3, [r7, #12]
 8002ee4:	e00e      	b.n	8002f04 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8002ee6:	2001      	movs	r0, #1
 8002ee8:	f7ff fef4 	bl	8002cd4 <HAL_RCCEx_GetPeriphCLKFreq>
 8002eec:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d104      	bne.n	8002efe <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2204      	movs	r2, #4
 8002ef8:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8002efa:	2301      	movs	r3, #1
 8002efc:	e026      	b.n	8002f4c <HAL_RTC_Init+0x10c>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	3b01      	subs	r3, #1
 8002f02:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	0c1a      	lsrs	r2, r3, #16
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f002 020f 	and.w	r2, r2, #15
 8002f10:	609a      	str	r2, [r3, #8]
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	68fa      	ldr	r2, [r7, #12]
 8002f18:	b292      	uxth	r2, r2
 8002f1a:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8002f1c:	6878      	ldr	r0, [r7, #4]
 8002f1e:	f000 f870 	bl	8003002 <RTC_ExitInitMode>
 8002f22:	4603      	mov	r3, r0
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d004      	beq.n	8002f32 <HAL_RTC_Init+0xf2>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2204      	movs	r2, #4
 8002f2c:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	e00c      	b.n	8002f4c <HAL_RTC_Init+0x10c>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2200      	movs	r2, #0
 8002f36:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2201      	movs	r2, #1
 8002f3c:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2201      	movs	r2, #1
 8002f42:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2201      	movs	r2, #1
 8002f48:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8002f4a:	2300      	movs	r3, #0
  }
}
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	3710      	adds	r7, #16
 8002f50:	46bd      	mov	sp, r7
 8002f52:	bd80      	pop	{r7, pc}
 8002f54:	40006c00 	.word	0x40006c00

08002f58 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b084      	sub	sp, #16
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002f60:	2300      	movs	r3, #0
 8002f62:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d101      	bne.n	8002f6e <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	e01d      	b.n	8002faa <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	685a      	ldr	r2, [r3, #4]
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f022 0208 	bic.w	r2, r2, #8
 8002f7c:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8002f7e:	f7fe fe89 	bl	8001c94 <HAL_GetTick>
 8002f82:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8002f84:	e009      	b.n	8002f9a <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8002f86:	f7fe fe85 	bl	8001c94 <HAL_GetTick>
 8002f8a:	4602      	mov	r2, r0
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	1ad3      	subs	r3, r2, r3
 8002f90:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002f94:	d901      	bls.n	8002f9a <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 8002f96:	2303      	movs	r3, #3
 8002f98:	e007      	b.n	8002faa <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	685b      	ldr	r3, [r3, #4]
 8002fa0:	f003 0308 	and.w	r3, r3, #8
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d0ee      	beq.n	8002f86 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8002fa8:	2300      	movs	r3, #0
}
 8002faa:	4618      	mov	r0, r3
 8002fac:	3710      	adds	r7, #16
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd80      	pop	{r7, pc}

08002fb2 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8002fb2:	b580      	push	{r7, lr}
 8002fb4:	b084      	sub	sp, #16
 8002fb6:	af00      	add	r7, sp, #0
 8002fb8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002fba:	2300      	movs	r3, #0
 8002fbc:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8002fbe:	f7fe fe69 	bl	8001c94 <HAL_GetTick>
 8002fc2:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8002fc4:	e009      	b.n	8002fda <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8002fc6:	f7fe fe65 	bl	8001c94 <HAL_GetTick>
 8002fca:	4602      	mov	r2, r0
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	1ad3      	subs	r3, r2, r3
 8002fd0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002fd4:	d901      	bls.n	8002fda <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8002fd6:	2303      	movs	r3, #3
 8002fd8:	e00f      	b.n	8002ffa <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	685b      	ldr	r3, [r3, #4]
 8002fe0:	f003 0320 	and.w	r3, r3, #32
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d0ee      	beq.n	8002fc6 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	685a      	ldr	r2, [r3, #4]
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f042 0210 	orr.w	r2, r2, #16
 8002ff6:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8002ff8:	2300      	movs	r3, #0
}
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	3710      	adds	r7, #16
 8002ffe:	46bd      	mov	sp, r7
 8003000:	bd80      	pop	{r7, pc}

08003002 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003002:	b580      	push	{r7, lr}
 8003004:	b084      	sub	sp, #16
 8003006:	af00      	add	r7, sp, #0
 8003008:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800300a:	2300      	movs	r3, #0
 800300c:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	685a      	ldr	r2, [r3, #4]
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f022 0210 	bic.w	r2, r2, #16
 800301c:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 800301e:	f7fe fe39 	bl	8001c94 <HAL_GetTick>
 8003022:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8003024:	e009      	b.n	800303a <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8003026:	f7fe fe35 	bl	8001c94 <HAL_GetTick>
 800302a:	4602      	mov	r2, r0
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	1ad3      	subs	r3, r2, r3
 8003030:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003034:	d901      	bls.n	800303a <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 8003036:	2303      	movs	r3, #3
 8003038:	e007      	b.n	800304a <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	685b      	ldr	r3, [r3, #4]
 8003040:	f003 0320 	and.w	r3, r3, #32
 8003044:	2b00      	cmp	r3, #0
 8003046:	d0ee      	beq.n	8003026 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 8003048:	2300      	movs	r3, #0
}
 800304a:	4618      	mov	r0, r3
 800304c:	3710      	adds	r7, #16
 800304e:	46bd      	mov	sp, r7
 8003050:	bd80      	pop	{r7, pc}

08003052 <HAL_RTCEx_RTCIRQHandler>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_RTCIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8003052:	b580      	push	{r7, lr}
 8003054:	b082      	sub	sp, #8
 8003056:	af00      	add	r7, sp, #0
 8003058:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_SECOND_GET_IT_SOURCE(hrtc, RTC_IT_SEC))
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f003 0301 	and.w	r3, r3, #1
 8003064:	2b00      	cmp	r3, #0
 8003066:	d027      	beq.n	80030b8 <HAL_RTCEx_RTCIRQHandler+0x66>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_SEC))
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	685b      	ldr	r3, [r3, #4]
 800306e:	f003 0301 	and.w	r3, r3, #1
 8003072:	2b00      	cmp	r3, #0
 8003074:	d020      	beq.n	80030b8 <HAL_RTCEx_RTCIRQHandler+0x66>
    {
      /* Check if Overrun occurred */
      if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_OW))
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	f003 0304 	and.w	r3, r3, #4
 8003080:	2b00      	cmp	r3, #0
 8003082:	d00b      	beq.n	800309c <HAL_RTCEx_RTCIRQHandler+0x4a>
      {
        /* Second error callback */
        HAL_RTCEx_RTCEventErrorCallback(hrtc);
 8003084:	6878      	ldr	r0, [r7, #4]
 8003086:	f000 f824 	bl	80030d2 <HAL_RTCEx_RTCEventErrorCallback>

        /* Clear flag Second */
        __HAL_RTC_OVERFLOW_CLEAR_FLAG(hrtc, RTC_FLAG_OW);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f06f 0204 	mvn.w	r2, #4
 8003092:	605a      	str	r2, [r3, #4]

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2204      	movs	r2, #4
 8003098:	745a      	strb	r2, [r3, #17]
 800309a:	e005      	b.n	80030a8 <HAL_RTCEx_RTCIRQHandler+0x56>
      }
      else
      {
        /* Second callback */
        HAL_RTCEx_RTCEventCallback(hrtc);
 800309c:	6878      	ldr	r0, [r7, #4]
 800309e:	f000 f80f 	bl	80030c0 <HAL_RTCEx_RTCEventCallback>

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_READY;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2201      	movs	r2, #1
 80030a6:	745a      	strb	r2, [r3, #17]
      }

      /* Clear flag Second */
      __HAL_RTC_SECOND_CLEAR_FLAG(hrtc, RTC_FLAG_SEC);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	685a      	ldr	r2, [r3, #4]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f022 0201 	bic.w	r2, r2, #1
 80030b6:	605a      	str	r2, [r3, #4]
    }
  }
}
 80030b8:	bf00      	nop
 80030ba:	3708      	adds	r7, #8
 80030bc:	46bd      	mov	sp, r7
 80030be:	bd80      	pop	{r7, pc}

080030c0 <HAL_RTCEx_RTCEventCallback>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_RTCEventCallback(RTC_HandleTypeDef *hrtc)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b083      	sub	sp, #12
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_RTCEventCallback could be implemented in the user file
   */
}
 80030c8:	bf00      	nop
 80030ca:	370c      	adds	r7, #12
 80030cc:	46bd      	mov	sp, r7
 80030ce:	bc80      	pop	{r7}
 80030d0:	4770      	bx	lr

080030d2 <HAL_RTCEx_RTCEventErrorCallback>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_RTCEventErrorCallback(RTC_HandleTypeDef *hrtc)
{
 80030d2:	b480      	push	{r7}
 80030d4:	b083      	sub	sp, #12
 80030d6:	af00      	add	r7, sp, #0
 80030d8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_RTCEventErrorCallback could be implemented in the user file
   */
}
 80030da:	bf00      	nop
 80030dc:	370c      	adds	r7, #12
 80030de:	46bd      	mov	sp, r7
 80030e0:	bc80      	pop	{r7}
 80030e2:	4770      	bx	lr

080030e4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b082      	sub	sp, #8
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d101      	bne.n	80030f6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	e041      	b.n	800317a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030fc:	b2db      	uxtb	r3, r3
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d106      	bne.n	8003110 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2200      	movs	r2, #0
 8003106:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800310a:	6878      	ldr	r0, [r7, #4]
 800310c:	f7fe fb86 	bl	800181c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2202      	movs	r2, #2
 8003114:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681a      	ldr	r2, [r3, #0]
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	3304      	adds	r3, #4
 8003120:	4619      	mov	r1, r3
 8003122:	4610      	mov	r0, r2
 8003124:	f000 f8f0 	bl	8003308 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2201      	movs	r2, #1
 800312c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2201      	movs	r2, #1
 8003134:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2201      	movs	r2, #1
 800313c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2201      	movs	r2, #1
 8003144:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2201      	movs	r2, #1
 800314c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2201      	movs	r2, #1
 8003154:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2201      	movs	r2, #1
 800315c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2201      	movs	r2, #1
 8003164:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2201      	movs	r2, #1
 800316c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2201      	movs	r2, #1
 8003174:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003178:	2300      	movs	r3, #0
}
 800317a:	4618      	mov	r0, r3
 800317c:	3708      	adds	r7, #8
 800317e:	46bd      	mov	sp, r7
 8003180:	bd80      	pop	{r7, pc}
	...

08003184 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b086      	sub	sp, #24
 8003188:	af00      	add	r7, sp, #0
 800318a:	60f8      	str	r0, [r7, #12]
 800318c:	60b9      	str	r1, [r7, #8]
 800318e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003190:	2300      	movs	r3, #0
 8003192:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800319a:	2b01      	cmp	r3, #1
 800319c:	d101      	bne.n	80031a2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800319e:	2302      	movs	r3, #2
 80031a0:	e0ae      	b.n	8003300 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	2201      	movs	r2, #1
 80031a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2b0c      	cmp	r3, #12
 80031ae:	f200 809f 	bhi.w	80032f0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80031b2:	a201      	add	r2, pc, #4	@ (adr r2, 80031b8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80031b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031b8:	080031ed 	.word	0x080031ed
 80031bc:	080032f1 	.word	0x080032f1
 80031c0:	080032f1 	.word	0x080032f1
 80031c4:	080032f1 	.word	0x080032f1
 80031c8:	0800322d 	.word	0x0800322d
 80031cc:	080032f1 	.word	0x080032f1
 80031d0:	080032f1 	.word	0x080032f1
 80031d4:	080032f1 	.word	0x080032f1
 80031d8:	0800326f 	.word	0x0800326f
 80031dc:	080032f1 	.word	0x080032f1
 80031e0:	080032f1 	.word	0x080032f1
 80031e4:	080032f1 	.word	0x080032f1
 80031e8:	080032af 	.word	0x080032af
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	68b9      	ldr	r1, [r7, #8]
 80031f2:	4618      	mov	r0, r3
 80031f4:	f000 f8f6 	bl	80033e4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	699a      	ldr	r2, [r3, #24]
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f042 0208 	orr.w	r2, r2, #8
 8003206:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	699a      	ldr	r2, [r3, #24]
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f022 0204 	bic.w	r2, r2, #4
 8003216:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	6999      	ldr	r1, [r3, #24]
 800321e:	68bb      	ldr	r3, [r7, #8]
 8003220:	691a      	ldr	r2, [r3, #16]
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	430a      	orrs	r2, r1
 8003228:	619a      	str	r2, [r3, #24]
      break;
 800322a:	e064      	b.n	80032f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	68b9      	ldr	r1, [r7, #8]
 8003232:	4618      	mov	r0, r3
 8003234:	f000 f93c 	bl	80034b0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	699a      	ldr	r2, [r3, #24]
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003246:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	699a      	ldr	r2, [r3, #24]
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003256:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	6999      	ldr	r1, [r3, #24]
 800325e:	68bb      	ldr	r3, [r7, #8]
 8003260:	691b      	ldr	r3, [r3, #16]
 8003262:	021a      	lsls	r2, r3, #8
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	430a      	orrs	r2, r1
 800326a:	619a      	str	r2, [r3, #24]
      break;
 800326c:	e043      	b.n	80032f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	68b9      	ldr	r1, [r7, #8]
 8003274:	4618      	mov	r0, r3
 8003276:	f000 f985 	bl	8003584 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	69da      	ldr	r2, [r3, #28]
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f042 0208 	orr.w	r2, r2, #8
 8003288:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	69da      	ldr	r2, [r3, #28]
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f022 0204 	bic.w	r2, r2, #4
 8003298:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	69d9      	ldr	r1, [r3, #28]
 80032a0:	68bb      	ldr	r3, [r7, #8]
 80032a2:	691a      	ldr	r2, [r3, #16]
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	430a      	orrs	r2, r1
 80032aa:	61da      	str	r2, [r3, #28]
      break;
 80032ac:	e023      	b.n	80032f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	68b9      	ldr	r1, [r7, #8]
 80032b4:	4618      	mov	r0, r3
 80032b6:	f000 f9cf 	bl	8003658 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	69da      	ldr	r2, [r3, #28]
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80032c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	69da      	ldr	r2, [r3, #28]
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80032d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	69d9      	ldr	r1, [r3, #28]
 80032e0:	68bb      	ldr	r3, [r7, #8]
 80032e2:	691b      	ldr	r3, [r3, #16]
 80032e4:	021a      	lsls	r2, r3, #8
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	430a      	orrs	r2, r1
 80032ec:	61da      	str	r2, [r3, #28]
      break;
 80032ee:	e002      	b.n	80032f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80032f0:	2301      	movs	r3, #1
 80032f2:	75fb      	strb	r3, [r7, #23]
      break;
 80032f4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	2200      	movs	r2, #0
 80032fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80032fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8003300:	4618      	mov	r0, r3
 8003302:	3718      	adds	r7, #24
 8003304:	46bd      	mov	sp, r7
 8003306:	bd80      	pop	{r7, pc}

08003308 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003308:	b480      	push	{r7}
 800330a:	b085      	sub	sp, #20
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
 8003310:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	4a2f      	ldr	r2, [pc, #188]	@ (80033d8 <TIM_Base_SetConfig+0xd0>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d00b      	beq.n	8003338 <TIM_Base_SetConfig+0x30>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003326:	d007      	beq.n	8003338 <TIM_Base_SetConfig+0x30>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	4a2c      	ldr	r2, [pc, #176]	@ (80033dc <TIM_Base_SetConfig+0xd4>)
 800332c:	4293      	cmp	r3, r2
 800332e:	d003      	beq.n	8003338 <TIM_Base_SetConfig+0x30>
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	4a2b      	ldr	r2, [pc, #172]	@ (80033e0 <TIM_Base_SetConfig+0xd8>)
 8003334:	4293      	cmp	r3, r2
 8003336:	d108      	bne.n	800334a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800333e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	68fa      	ldr	r2, [r7, #12]
 8003346:	4313      	orrs	r3, r2
 8003348:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	4a22      	ldr	r2, [pc, #136]	@ (80033d8 <TIM_Base_SetConfig+0xd0>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d00b      	beq.n	800336a <TIM_Base_SetConfig+0x62>
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003358:	d007      	beq.n	800336a <TIM_Base_SetConfig+0x62>
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	4a1f      	ldr	r2, [pc, #124]	@ (80033dc <TIM_Base_SetConfig+0xd4>)
 800335e:	4293      	cmp	r3, r2
 8003360:	d003      	beq.n	800336a <TIM_Base_SetConfig+0x62>
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	4a1e      	ldr	r2, [pc, #120]	@ (80033e0 <TIM_Base_SetConfig+0xd8>)
 8003366:	4293      	cmp	r3, r2
 8003368:	d108      	bne.n	800337c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003370:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	68db      	ldr	r3, [r3, #12]
 8003376:	68fa      	ldr	r2, [r7, #12]
 8003378:	4313      	orrs	r3, r2
 800337a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	695b      	ldr	r3, [r3, #20]
 8003386:	4313      	orrs	r3, r2
 8003388:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	68fa      	ldr	r2, [r7, #12]
 800338e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	689a      	ldr	r2, [r3, #8]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	681a      	ldr	r2, [r3, #0]
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	4a0d      	ldr	r2, [pc, #52]	@ (80033d8 <TIM_Base_SetConfig+0xd0>)
 80033a4:	4293      	cmp	r3, r2
 80033a6:	d103      	bne.n	80033b0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	691a      	ldr	r2, [r3, #16]
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2201      	movs	r2, #1
 80033b4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	691b      	ldr	r3, [r3, #16]
 80033ba:	f003 0301 	and.w	r3, r3, #1
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d005      	beq.n	80033ce <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	691b      	ldr	r3, [r3, #16]
 80033c6:	f023 0201 	bic.w	r2, r3, #1
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	611a      	str	r2, [r3, #16]
  }
}
 80033ce:	bf00      	nop
 80033d0:	3714      	adds	r7, #20
 80033d2:	46bd      	mov	sp, r7
 80033d4:	bc80      	pop	{r7}
 80033d6:	4770      	bx	lr
 80033d8:	40012c00 	.word	0x40012c00
 80033dc:	40000400 	.word	0x40000400
 80033e0:	40000800 	.word	0x40000800

080033e4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80033e4:	b480      	push	{r7}
 80033e6:	b087      	sub	sp, #28
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
 80033ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6a1b      	ldr	r3, [r3, #32]
 80033f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6a1b      	ldr	r3, [r3, #32]
 80033f8:	f023 0201 	bic.w	r2, r3, #1
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	685b      	ldr	r3, [r3, #4]
 8003404:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	699b      	ldr	r3, [r3, #24]
 800340a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003412:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	f023 0303 	bic.w	r3, r3, #3
 800341a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	68fa      	ldr	r2, [r7, #12]
 8003422:	4313      	orrs	r3, r2
 8003424:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003426:	697b      	ldr	r3, [r7, #20]
 8003428:	f023 0302 	bic.w	r3, r3, #2
 800342c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	689b      	ldr	r3, [r3, #8]
 8003432:	697a      	ldr	r2, [r7, #20]
 8003434:	4313      	orrs	r3, r2
 8003436:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	4a1c      	ldr	r2, [pc, #112]	@ (80034ac <TIM_OC1_SetConfig+0xc8>)
 800343c:	4293      	cmp	r3, r2
 800343e:	d10c      	bne.n	800345a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003440:	697b      	ldr	r3, [r7, #20]
 8003442:	f023 0308 	bic.w	r3, r3, #8
 8003446:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	68db      	ldr	r3, [r3, #12]
 800344c:	697a      	ldr	r2, [r7, #20]
 800344e:	4313      	orrs	r3, r2
 8003450:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003452:	697b      	ldr	r3, [r7, #20]
 8003454:	f023 0304 	bic.w	r3, r3, #4
 8003458:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	4a13      	ldr	r2, [pc, #76]	@ (80034ac <TIM_OC1_SetConfig+0xc8>)
 800345e:	4293      	cmp	r3, r2
 8003460:	d111      	bne.n	8003486 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003462:	693b      	ldr	r3, [r7, #16]
 8003464:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003468:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800346a:	693b      	ldr	r3, [r7, #16]
 800346c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003470:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	695b      	ldr	r3, [r3, #20]
 8003476:	693a      	ldr	r2, [r7, #16]
 8003478:	4313      	orrs	r3, r2
 800347a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	699b      	ldr	r3, [r3, #24]
 8003480:	693a      	ldr	r2, [r7, #16]
 8003482:	4313      	orrs	r3, r2
 8003484:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	693a      	ldr	r2, [r7, #16]
 800348a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	68fa      	ldr	r2, [r7, #12]
 8003490:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	685a      	ldr	r2, [r3, #4]
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	697a      	ldr	r2, [r7, #20]
 800349e:	621a      	str	r2, [r3, #32]
}
 80034a0:	bf00      	nop
 80034a2:	371c      	adds	r7, #28
 80034a4:	46bd      	mov	sp, r7
 80034a6:	bc80      	pop	{r7}
 80034a8:	4770      	bx	lr
 80034aa:	bf00      	nop
 80034ac:	40012c00 	.word	0x40012c00

080034b0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80034b0:	b480      	push	{r7}
 80034b2:	b087      	sub	sp, #28
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
 80034b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6a1b      	ldr	r3, [r3, #32]
 80034be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6a1b      	ldr	r3, [r3, #32]
 80034c4:	f023 0210 	bic.w	r2, r3, #16
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	685b      	ldr	r3, [r3, #4]
 80034d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	699b      	ldr	r3, [r3, #24]
 80034d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80034de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80034e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	021b      	lsls	r3, r3, #8
 80034ee:	68fa      	ldr	r2, [r7, #12]
 80034f0:	4313      	orrs	r3, r2
 80034f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80034f4:	697b      	ldr	r3, [r7, #20]
 80034f6:	f023 0320 	bic.w	r3, r3, #32
 80034fa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	689b      	ldr	r3, [r3, #8]
 8003500:	011b      	lsls	r3, r3, #4
 8003502:	697a      	ldr	r2, [r7, #20]
 8003504:	4313      	orrs	r3, r2
 8003506:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	4a1d      	ldr	r2, [pc, #116]	@ (8003580 <TIM_OC2_SetConfig+0xd0>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d10d      	bne.n	800352c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003510:	697b      	ldr	r3, [r7, #20]
 8003512:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003516:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	68db      	ldr	r3, [r3, #12]
 800351c:	011b      	lsls	r3, r3, #4
 800351e:	697a      	ldr	r2, [r7, #20]
 8003520:	4313      	orrs	r3, r2
 8003522:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003524:	697b      	ldr	r3, [r7, #20]
 8003526:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800352a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	4a14      	ldr	r2, [pc, #80]	@ (8003580 <TIM_OC2_SetConfig+0xd0>)
 8003530:	4293      	cmp	r3, r2
 8003532:	d113      	bne.n	800355c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003534:	693b      	ldr	r3, [r7, #16]
 8003536:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800353a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800353c:	693b      	ldr	r3, [r7, #16]
 800353e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003542:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003544:	683b      	ldr	r3, [r7, #0]
 8003546:	695b      	ldr	r3, [r3, #20]
 8003548:	009b      	lsls	r3, r3, #2
 800354a:	693a      	ldr	r2, [r7, #16]
 800354c:	4313      	orrs	r3, r2
 800354e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	699b      	ldr	r3, [r3, #24]
 8003554:	009b      	lsls	r3, r3, #2
 8003556:	693a      	ldr	r2, [r7, #16]
 8003558:	4313      	orrs	r3, r2
 800355a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	693a      	ldr	r2, [r7, #16]
 8003560:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	68fa      	ldr	r2, [r7, #12]
 8003566:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	685a      	ldr	r2, [r3, #4]
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	697a      	ldr	r2, [r7, #20]
 8003574:	621a      	str	r2, [r3, #32]
}
 8003576:	bf00      	nop
 8003578:	371c      	adds	r7, #28
 800357a:	46bd      	mov	sp, r7
 800357c:	bc80      	pop	{r7}
 800357e:	4770      	bx	lr
 8003580:	40012c00 	.word	0x40012c00

08003584 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003584:	b480      	push	{r7}
 8003586:	b087      	sub	sp, #28
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
 800358c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6a1b      	ldr	r3, [r3, #32]
 8003592:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6a1b      	ldr	r3, [r3, #32]
 8003598:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	685b      	ldr	r3, [r3, #4]
 80035a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	69db      	ldr	r3, [r3, #28]
 80035aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80035b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	f023 0303 	bic.w	r3, r3, #3
 80035ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	68fa      	ldr	r2, [r7, #12]
 80035c2:	4313      	orrs	r3, r2
 80035c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80035c6:	697b      	ldr	r3, [r7, #20]
 80035c8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80035cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	689b      	ldr	r3, [r3, #8]
 80035d2:	021b      	lsls	r3, r3, #8
 80035d4:	697a      	ldr	r2, [r7, #20]
 80035d6:	4313      	orrs	r3, r2
 80035d8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	4a1d      	ldr	r2, [pc, #116]	@ (8003654 <TIM_OC3_SetConfig+0xd0>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d10d      	bne.n	80035fe <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80035e2:	697b      	ldr	r3, [r7, #20]
 80035e4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80035e8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	68db      	ldr	r3, [r3, #12]
 80035ee:	021b      	lsls	r3, r3, #8
 80035f0:	697a      	ldr	r2, [r7, #20]
 80035f2:	4313      	orrs	r3, r2
 80035f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80035f6:	697b      	ldr	r3, [r7, #20]
 80035f8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80035fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	4a14      	ldr	r2, [pc, #80]	@ (8003654 <TIM_OC3_SetConfig+0xd0>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d113      	bne.n	800362e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003606:	693b      	ldr	r3, [r7, #16]
 8003608:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800360c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800360e:	693b      	ldr	r3, [r7, #16]
 8003610:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003614:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	695b      	ldr	r3, [r3, #20]
 800361a:	011b      	lsls	r3, r3, #4
 800361c:	693a      	ldr	r2, [r7, #16]
 800361e:	4313      	orrs	r3, r2
 8003620:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	699b      	ldr	r3, [r3, #24]
 8003626:	011b      	lsls	r3, r3, #4
 8003628:	693a      	ldr	r2, [r7, #16]
 800362a:	4313      	orrs	r3, r2
 800362c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	693a      	ldr	r2, [r7, #16]
 8003632:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	68fa      	ldr	r2, [r7, #12]
 8003638:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	685a      	ldr	r2, [r3, #4]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	697a      	ldr	r2, [r7, #20]
 8003646:	621a      	str	r2, [r3, #32]
}
 8003648:	bf00      	nop
 800364a:	371c      	adds	r7, #28
 800364c:	46bd      	mov	sp, r7
 800364e:	bc80      	pop	{r7}
 8003650:	4770      	bx	lr
 8003652:	bf00      	nop
 8003654:	40012c00 	.word	0x40012c00

08003658 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003658:	b480      	push	{r7}
 800365a:	b087      	sub	sp, #28
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
 8003660:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6a1b      	ldr	r3, [r3, #32]
 8003666:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6a1b      	ldr	r3, [r3, #32]
 800366c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	69db      	ldr	r3, [r3, #28]
 800367e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003686:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800368e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	021b      	lsls	r3, r3, #8
 8003696:	68fa      	ldr	r2, [r7, #12]
 8003698:	4313      	orrs	r3, r2
 800369a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800369c:	693b      	ldr	r3, [r7, #16]
 800369e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80036a2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	689b      	ldr	r3, [r3, #8]
 80036a8:	031b      	lsls	r3, r3, #12
 80036aa:	693a      	ldr	r2, [r7, #16]
 80036ac:	4313      	orrs	r3, r2
 80036ae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	4a0f      	ldr	r2, [pc, #60]	@ (80036f0 <TIM_OC4_SetConfig+0x98>)
 80036b4:	4293      	cmp	r3, r2
 80036b6:	d109      	bne.n	80036cc <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80036b8:	697b      	ldr	r3, [r7, #20]
 80036ba:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80036be:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	695b      	ldr	r3, [r3, #20]
 80036c4:	019b      	lsls	r3, r3, #6
 80036c6:	697a      	ldr	r2, [r7, #20]
 80036c8:	4313      	orrs	r3, r2
 80036ca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	697a      	ldr	r2, [r7, #20]
 80036d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	68fa      	ldr	r2, [r7, #12]
 80036d6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	685a      	ldr	r2, [r3, #4]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	693a      	ldr	r2, [r7, #16]
 80036e4:	621a      	str	r2, [r3, #32]
}
 80036e6:	bf00      	nop
 80036e8:	371c      	adds	r7, #28
 80036ea:	46bd      	mov	sp, r7
 80036ec:	bc80      	pop	{r7}
 80036ee:	4770      	bx	lr
 80036f0:	40012c00 	.word	0x40012c00

080036f4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80036f4:	b480      	push	{r7}
 80036f6:	b085      	sub	sp, #20
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
 80036fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003704:	2b01      	cmp	r3, #1
 8003706:	d101      	bne.n	800370c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003708:	2302      	movs	r3, #2
 800370a:	e046      	b.n	800379a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2201      	movs	r2, #1
 8003710:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2202      	movs	r2, #2
 8003718:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	689b      	ldr	r3, [r3, #8]
 800372a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003732:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	68fa      	ldr	r2, [r7, #12]
 800373a:	4313      	orrs	r3, r2
 800373c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	68fa      	ldr	r2, [r7, #12]
 8003744:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4a16      	ldr	r2, [pc, #88]	@ (80037a4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800374c:	4293      	cmp	r3, r2
 800374e:	d00e      	beq.n	800376e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003758:	d009      	beq.n	800376e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	4a12      	ldr	r2, [pc, #72]	@ (80037a8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003760:	4293      	cmp	r3, r2
 8003762:	d004      	beq.n	800376e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4a10      	ldr	r2, [pc, #64]	@ (80037ac <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d10c      	bne.n	8003788 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800376e:	68bb      	ldr	r3, [r7, #8]
 8003770:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003774:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	68ba      	ldr	r2, [r7, #8]
 800377c:	4313      	orrs	r3, r2
 800377e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	68ba      	ldr	r2, [r7, #8]
 8003786:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2201      	movs	r2, #1
 800378c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2200      	movs	r2, #0
 8003794:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003798:	2300      	movs	r3, #0
}
 800379a:	4618      	mov	r0, r3
 800379c:	3714      	adds	r7, #20
 800379e:	46bd      	mov	sp, r7
 80037a0:	bc80      	pop	{r7}
 80037a2:	4770      	bx	lr
 80037a4:	40012c00 	.word	0x40012c00
 80037a8:	40000400 	.word	0x40000400
 80037ac:	40000800 	.word	0x40000800

080037b0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80037b0:	b480      	push	{r7}
 80037b2:	b085      	sub	sp, #20
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
 80037b8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80037ba:	2300      	movs	r3, #0
 80037bc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80037c4:	2b01      	cmp	r3, #1
 80037c6:	d101      	bne.n	80037cc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80037c8:	2302      	movs	r3, #2
 80037ca:	e03d      	b.n	8003848 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2201      	movs	r2, #1
 80037d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	68db      	ldr	r3, [r3, #12]
 80037de:	4313      	orrs	r3, r2
 80037e0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	689b      	ldr	r3, [r3, #8]
 80037ec:	4313      	orrs	r3, r2
 80037ee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	4313      	orrs	r3, r2
 80037fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	4313      	orrs	r3, r2
 800380a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	691b      	ldr	r3, [r3, #16]
 8003816:	4313      	orrs	r3, r2
 8003818:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	695b      	ldr	r3, [r3, #20]
 8003824:	4313      	orrs	r3, r2
 8003826:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	69db      	ldr	r3, [r3, #28]
 8003832:	4313      	orrs	r3, r2
 8003834:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	68fa      	ldr	r2, [r7, #12]
 800383c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2200      	movs	r2, #0
 8003842:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003846:	2300      	movs	r3, #0
}
 8003848:	4618      	mov	r0, r3
 800384a:	3714      	adds	r7, #20
 800384c:	46bd      	mov	sp, r7
 800384e:	bc80      	pop	{r7}
 8003850:	4770      	bx	lr

08003852 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003852:	b580      	push	{r7, lr}
 8003854:	b082      	sub	sp, #8
 8003856:	af00      	add	r7, sp, #0
 8003858:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d101      	bne.n	8003864 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003860:	2301      	movs	r3, #1
 8003862:	e042      	b.n	80038ea <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800386a:	b2db      	uxtb	r3, r3
 800386c:	2b00      	cmp	r3, #0
 800386e:	d106      	bne.n	800387e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2200      	movs	r2, #0
 8003874:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003878:	6878      	ldr	r0, [r7, #4]
 800387a:	f7fe f8bb 	bl	80019f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2224      	movs	r2, #36	@ 0x24
 8003882:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	68da      	ldr	r2, [r3, #12]
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003894:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003896:	6878      	ldr	r0, [r7, #4]
 8003898:	f000 fdb8 	bl	800440c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	691a      	ldr	r2, [r3, #16]
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80038aa:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	695a      	ldr	r2, [r3, #20]
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80038ba:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	68da      	ldr	r2, [r3, #12]
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80038ca:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2200      	movs	r2, #0
 80038d0:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	2220      	movs	r2, #32
 80038d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2220      	movs	r2, #32
 80038de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2200      	movs	r2, #0
 80038e6:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80038e8:	2300      	movs	r3, #0
}
 80038ea:	4618      	mov	r0, r3
 80038ec:	3708      	adds	r7, #8
 80038ee:	46bd      	mov	sp, r7
 80038f0:	bd80      	pop	{r7, pc}

080038f2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80038f2:	b580      	push	{r7, lr}
 80038f4:	b08a      	sub	sp, #40	@ 0x28
 80038f6:	af02      	add	r7, sp, #8
 80038f8:	60f8      	str	r0, [r7, #12]
 80038fa:	60b9      	str	r1, [r7, #8]
 80038fc:	603b      	str	r3, [r7, #0]
 80038fe:	4613      	mov	r3, r2
 8003900:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003902:	2300      	movs	r3, #0
 8003904:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800390c:	b2db      	uxtb	r3, r3
 800390e:	2b20      	cmp	r3, #32
 8003910:	d175      	bne.n	80039fe <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003912:	68bb      	ldr	r3, [r7, #8]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d002      	beq.n	800391e <HAL_UART_Transmit+0x2c>
 8003918:	88fb      	ldrh	r3, [r7, #6]
 800391a:	2b00      	cmp	r3, #0
 800391c:	d101      	bne.n	8003922 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800391e:	2301      	movs	r3, #1
 8003920:	e06e      	b.n	8003a00 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	2200      	movs	r2, #0
 8003926:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	2221      	movs	r2, #33	@ 0x21
 800392c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003930:	f7fe f9b0 	bl	8001c94 <HAL_GetTick>
 8003934:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	88fa      	ldrh	r2, [r7, #6]
 800393a:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	88fa      	ldrh	r2, [r7, #6]
 8003940:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	689b      	ldr	r3, [r3, #8]
 8003946:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800394a:	d108      	bne.n	800395e <HAL_UART_Transmit+0x6c>
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	691b      	ldr	r3, [r3, #16]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d104      	bne.n	800395e <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003954:	2300      	movs	r3, #0
 8003956:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003958:	68bb      	ldr	r3, [r7, #8]
 800395a:	61bb      	str	r3, [r7, #24]
 800395c:	e003      	b.n	8003966 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800395e:	68bb      	ldr	r3, [r7, #8]
 8003960:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003962:	2300      	movs	r3, #0
 8003964:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003966:	e02e      	b.n	80039c6 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	9300      	str	r3, [sp, #0]
 800396c:	697b      	ldr	r3, [r7, #20]
 800396e:	2200      	movs	r2, #0
 8003970:	2180      	movs	r1, #128	@ 0x80
 8003972:	68f8      	ldr	r0, [r7, #12]
 8003974:	f000 fb1d 	bl	8003fb2 <UART_WaitOnFlagUntilTimeout>
 8003978:	4603      	mov	r3, r0
 800397a:	2b00      	cmp	r3, #0
 800397c:	d005      	beq.n	800398a <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	2220      	movs	r2, #32
 8003982:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003986:	2303      	movs	r3, #3
 8003988:	e03a      	b.n	8003a00 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800398a:	69fb      	ldr	r3, [r7, #28]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d10b      	bne.n	80039a8 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003990:	69bb      	ldr	r3, [r7, #24]
 8003992:	881b      	ldrh	r3, [r3, #0]
 8003994:	461a      	mov	r2, r3
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800399e:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80039a0:	69bb      	ldr	r3, [r7, #24]
 80039a2:	3302      	adds	r3, #2
 80039a4:	61bb      	str	r3, [r7, #24]
 80039a6:	e007      	b.n	80039b8 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80039a8:	69fb      	ldr	r3, [r7, #28]
 80039aa:	781a      	ldrb	r2, [r3, #0]
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80039b2:	69fb      	ldr	r3, [r7, #28]
 80039b4:	3301      	adds	r3, #1
 80039b6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80039bc:	b29b      	uxth	r3, r3
 80039be:	3b01      	subs	r3, #1
 80039c0:	b29a      	uxth	r2, r3
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80039ca:	b29b      	uxth	r3, r3
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d1cb      	bne.n	8003968 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	9300      	str	r3, [sp, #0]
 80039d4:	697b      	ldr	r3, [r7, #20]
 80039d6:	2200      	movs	r2, #0
 80039d8:	2140      	movs	r1, #64	@ 0x40
 80039da:	68f8      	ldr	r0, [r7, #12]
 80039dc:	f000 fae9 	bl	8003fb2 <UART_WaitOnFlagUntilTimeout>
 80039e0:	4603      	mov	r3, r0
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d005      	beq.n	80039f2 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	2220      	movs	r2, #32
 80039ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80039ee:	2303      	movs	r3, #3
 80039f0:	e006      	b.n	8003a00 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	2220      	movs	r2, #32
 80039f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80039fa:	2300      	movs	r3, #0
 80039fc:	e000      	b.n	8003a00 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80039fe:	2302      	movs	r3, #2
  }
}
 8003a00:	4618      	mov	r0, r3
 8003a02:	3720      	adds	r7, #32
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bd80      	pop	{r7, pc}

08003a08 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b084      	sub	sp, #16
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	60f8      	str	r0, [r7, #12]
 8003a10:	60b9      	str	r1, [r7, #8]
 8003a12:	4613      	mov	r3, r2
 8003a14:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003a1c:	b2db      	uxtb	r3, r3
 8003a1e:	2b20      	cmp	r3, #32
 8003a20:	d112      	bne.n	8003a48 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a22:	68bb      	ldr	r3, [r7, #8]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d002      	beq.n	8003a2e <HAL_UART_Receive_IT+0x26>
 8003a28:	88fb      	ldrh	r3, [r7, #6]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d101      	bne.n	8003a32 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003a2e:	2301      	movs	r3, #1
 8003a30:	e00b      	b.n	8003a4a <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	2200      	movs	r2, #0
 8003a36:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003a38:	88fb      	ldrh	r3, [r7, #6]
 8003a3a:	461a      	mov	r2, r3
 8003a3c:	68b9      	ldr	r1, [r7, #8]
 8003a3e:	68f8      	ldr	r0, [r7, #12]
 8003a40:	f000 fb10 	bl	8004064 <UART_Start_Receive_IT>
 8003a44:	4603      	mov	r3, r0
 8003a46:	e000      	b.n	8003a4a <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003a48:	2302      	movs	r3, #2
  }
}
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	3710      	adds	r7, #16
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	bd80      	pop	{r7, pc}
	...

08003a54 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b0ba      	sub	sp, #232	@ 0xe8
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	68db      	ldr	r3, [r3, #12]
 8003a6c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	695b      	ldr	r3, [r3, #20]
 8003a76:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003a80:	2300      	movs	r3, #0
 8003a82:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003a86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a8a:	f003 030f 	and.w	r3, r3, #15
 8003a8e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003a92:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d10f      	bne.n	8003aba <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003a9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a9e:	f003 0320 	and.w	r3, r3, #32
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d009      	beq.n	8003aba <HAL_UART_IRQHandler+0x66>
 8003aa6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003aaa:	f003 0320 	and.w	r3, r3, #32
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d003      	beq.n	8003aba <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003ab2:	6878      	ldr	r0, [r7, #4]
 8003ab4:	f000 fbec 	bl	8004290 <UART_Receive_IT>
      return;
 8003ab8:	e25b      	b.n	8003f72 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003aba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	f000 80de 	beq.w	8003c80 <HAL_UART_IRQHandler+0x22c>
 8003ac4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003ac8:	f003 0301 	and.w	r3, r3, #1
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d106      	bne.n	8003ade <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003ad0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ad4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	f000 80d1 	beq.w	8003c80 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003ade:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ae2:	f003 0301 	and.w	r3, r3, #1
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d00b      	beq.n	8003b02 <HAL_UART_IRQHandler+0xae>
 8003aea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003aee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d005      	beq.n	8003b02 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003afa:	f043 0201 	orr.w	r2, r3, #1
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003b02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b06:	f003 0304 	and.w	r3, r3, #4
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d00b      	beq.n	8003b26 <HAL_UART_IRQHandler+0xd2>
 8003b0e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003b12:	f003 0301 	and.w	r3, r3, #1
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d005      	beq.n	8003b26 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b1e:	f043 0202 	orr.w	r2, r3, #2
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003b26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b2a:	f003 0302 	and.w	r3, r3, #2
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d00b      	beq.n	8003b4a <HAL_UART_IRQHandler+0xf6>
 8003b32:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003b36:	f003 0301 	and.w	r3, r3, #1
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d005      	beq.n	8003b4a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b42:	f043 0204 	orr.w	r2, r3, #4
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003b4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b4e:	f003 0308 	and.w	r3, r3, #8
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d011      	beq.n	8003b7a <HAL_UART_IRQHandler+0x126>
 8003b56:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b5a:	f003 0320 	and.w	r3, r3, #32
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d105      	bne.n	8003b6e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003b62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003b66:	f003 0301 	and.w	r3, r3, #1
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d005      	beq.n	8003b7a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b72:	f043 0208 	orr.w	r2, r3, #8
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	f000 81f2 	beq.w	8003f68 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003b84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b88:	f003 0320 	and.w	r3, r3, #32
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d008      	beq.n	8003ba2 <HAL_UART_IRQHandler+0x14e>
 8003b90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b94:	f003 0320 	and.w	r3, r3, #32
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d002      	beq.n	8003ba2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003b9c:	6878      	ldr	r0, [r7, #4]
 8003b9e:	f000 fb77 	bl	8004290 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	695b      	ldr	r3, [r3, #20]
 8003ba8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	bf14      	ite	ne
 8003bb0:	2301      	movne	r3, #1
 8003bb2:	2300      	moveq	r3, #0
 8003bb4:	b2db      	uxtb	r3, r3
 8003bb6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bbe:	f003 0308 	and.w	r3, r3, #8
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d103      	bne.n	8003bce <HAL_UART_IRQHandler+0x17a>
 8003bc6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d04f      	beq.n	8003c6e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003bce:	6878      	ldr	r0, [r7, #4]
 8003bd0:	f000 fa81 	bl	80040d6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	695b      	ldr	r3, [r3, #20]
 8003bda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d041      	beq.n	8003c66 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	3314      	adds	r3, #20
 8003be8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bec:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003bf0:	e853 3f00 	ldrex	r3, [r3]
 8003bf4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003bf8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003bfc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003c00:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	3314      	adds	r3, #20
 8003c0a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003c0e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003c12:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c16:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003c1a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003c1e:	e841 2300 	strex	r3, r2, [r1]
 8003c22:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003c26:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d1d9      	bne.n	8003be2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d013      	beq.n	8003c5e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c3a:	4a7e      	ldr	r2, [pc, #504]	@ (8003e34 <HAL_UART_IRQHandler+0x3e0>)
 8003c3c:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c42:	4618      	mov	r0, r3
 8003c44:	f7fe f978 	bl	8001f38 <HAL_DMA_Abort_IT>
 8003c48:	4603      	mov	r3, r0
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d016      	beq.n	8003c7c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c54:	687a      	ldr	r2, [r7, #4]
 8003c56:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003c58:	4610      	mov	r0, r2
 8003c5a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c5c:	e00e      	b.n	8003c7c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003c5e:	6878      	ldr	r0, [r7, #4]
 8003c60:	f000 f993 	bl	8003f8a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c64:	e00a      	b.n	8003c7c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003c66:	6878      	ldr	r0, [r7, #4]
 8003c68:	f000 f98f 	bl	8003f8a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c6c:	e006      	b.n	8003c7c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003c6e:	6878      	ldr	r0, [r7, #4]
 8003c70:	f000 f98b 	bl	8003f8a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2200      	movs	r2, #0
 8003c78:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003c7a:	e175      	b.n	8003f68 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c7c:	bf00      	nop
    return;
 8003c7e:	e173      	b.n	8003f68 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c84:	2b01      	cmp	r3, #1
 8003c86:	f040 814f 	bne.w	8003f28 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003c8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c8e:	f003 0310 	and.w	r3, r3, #16
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	f000 8148 	beq.w	8003f28 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003c98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c9c:	f003 0310 	and.w	r3, r3, #16
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	f000 8141 	beq.w	8003f28 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	60bb      	str	r3, [r7, #8]
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	60bb      	str	r3, [r7, #8]
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	60bb      	str	r3, [r7, #8]
 8003cba:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	695b      	ldr	r3, [r3, #20]
 8003cc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	f000 80b6 	beq.w	8003e38 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	685b      	ldr	r3, [r3, #4]
 8003cd4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003cd8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	f000 8145 	beq.w	8003f6c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003ce6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003cea:	429a      	cmp	r2, r3
 8003cec:	f080 813e 	bcs.w	8003f6c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003cf6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cfc:	699b      	ldr	r3, [r3, #24]
 8003cfe:	2b20      	cmp	r3, #32
 8003d00:	f000 8088 	beq.w	8003e14 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	330c      	adds	r3, #12
 8003d0a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d0e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003d12:	e853 3f00 	ldrex	r3, [r3]
 8003d16:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003d1a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003d1e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003d22:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	330c      	adds	r3, #12
 8003d2c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003d30:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003d34:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d38:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003d3c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003d40:	e841 2300 	strex	r3, r2, [r1]
 8003d44:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003d48:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d1d9      	bne.n	8003d04 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	3314      	adds	r3, #20
 8003d56:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d58:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003d5a:	e853 3f00 	ldrex	r3, [r3]
 8003d5e:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003d60:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003d62:	f023 0301 	bic.w	r3, r3, #1
 8003d66:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	3314      	adds	r3, #20
 8003d70:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003d74:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003d78:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d7a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003d7c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003d80:	e841 2300 	strex	r3, r2, [r1]
 8003d84:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003d86:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d1e1      	bne.n	8003d50 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	3314      	adds	r3, #20
 8003d92:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d94:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003d96:	e853 3f00 	ldrex	r3, [r3]
 8003d9a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003d9c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003d9e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003da2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	3314      	adds	r3, #20
 8003dac:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003db0:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003db2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003db4:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003db6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003db8:	e841 2300 	strex	r3, r2, [r1]
 8003dbc:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003dbe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d1e3      	bne.n	8003d8c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2220      	movs	r2, #32
 8003dc8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2200      	movs	r2, #0
 8003dd0:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	330c      	adds	r3, #12
 8003dd8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dda:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003ddc:	e853 3f00 	ldrex	r3, [r3]
 8003de0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003de2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003de4:	f023 0310 	bic.w	r3, r3, #16
 8003de8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	330c      	adds	r3, #12
 8003df2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003df6:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003df8:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dfa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003dfc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003dfe:	e841 2300 	strex	r3, r2, [r1]
 8003e02:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003e04:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d1e3      	bne.n	8003dd2 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e0e:	4618      	mov	r0, r3
 8003e10:	f7fe f857 	bl	8001ec2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2202      	movs	r2, #2
 8003e18:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003e22:	b29b      	uxth	r3, r3
 8003e24:	1ad3      	subs	r3, r2, r3
 8003e26:	b29b      	uxth	r3, r3
 8003e28:	4619      	mov	r1, r3
 8003e2a:	6878      	ldr	r0, [r7, #4]
 8003e2c:	f000 f8b6 	bl	8003f9c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003e30:	e09c      	b.n	8003f6c <HAL_UART_IRQHandler+0x518>
 8003e32:	bf00      	nop
 8003e34:	0800419b 	.word	0x0800419b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003e40:	b29b      	uxth	r3, r3
 8003e42:	1ad3      	subs	r3, r2, r3
 8003e44:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003e4c:	b29b      	uxth	r3, r3
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	f000 808e 	beq.w	8003f70 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003e54:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	f000 8089 	beq.w	8003f70 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	330c      	adds	r3, #12
 8003e64:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e68:	e853 3f00 	ldrex	r3, [r3]
 8003e6c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003e6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e70:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003e74:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	330c      	adds	r3, #12
 8003e7e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003e82:	647a      	str	r2, [r7, #68]	@ 0x44
 8003e84:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e86:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003e88:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003e8a:	e841 2300 	strex	r3, r2, [r1]
 8003e8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003e90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d1e3      	bne.n	8003e5e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	3314      	adds	r3, #20
 8003e9c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ea0:	e853 3f00 	ldrex	r3, [r3]
 8003ea4:	623b      	str	r3, [r7, #32]
   return(result);
 8003ea6:	6a3b      	ldr	r3, [r7, #32]
 8003ea8:	f023 0301 	bic.w	r3, r3, #1
 8003eac:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	3314      	adds	r3, #20
 8003eb6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003eba:	633a      	str	r2, [r7, #48]	@ 0x30
 8003ebc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ebe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003ec0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003ec2:	e841 2300 	strex	r3, r2, [r1]
 8003ec6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003ec8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d1e3      	bne.n	8003e96 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	2220      	movs	r2, #32
 8003ed2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	330c      	adds	r3, #12
 8003ee2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ee4:	693b      	ldr	r3, [r7, #16]
 8003ee6:	e853 3f00 	ldrex	r3, [r3]
 8003eea:	60fb      	str	r3, [r7, #12]
   return(result);
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	f023 0310 	bic.w	r3, r3, #16
 8003ef2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	330c      	adds	r3, #12
 8003efc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003f00:	61fa      	str	r2, [r7, #28]
 8003f02:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f04:	69b9      	ldr	r1, [r7, #24]
 8003f06:	69fa      	ldr	r2, [r7, #28]
 8003f08:	e841 2300 	strex	r3, r2, [r1]
 8003f0c:	617b      	str	r3, [r7, #20]
   return(result);
 8003f0e:	697b      	ldr	r3, [r7, #20]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d1e3      	bne.n	8003edc <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2202      	movs	r2, #2
 8003f18:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003f1a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003f1e:	4619      	mov	r1, r3
 8003f20:	6878      	ldr	r0, [r7, #4]
 8003f22:	f000 f83b 	bl	8003f9c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003f26:	e023      	b.n	8003f70 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003f28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d009      	beq.n	8003f48 <HAL_UART_IRQHandler+0x4f4>
 8003f34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d003      	beq.n	8003f48 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003f40:	6878      	ldr	r0, [r7, #4]
 8003f42:	f000 f93e 	bl	80041c2 <UART_Transmit_IT>
    return;
 8003f46:	e014      	b.n	8003f72 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003f48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d00e      	beq.n	8003f72 <HAL_UART_IRQHandler+0x51e>
 8003f54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d008      	beq.n	8003f72 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003f60:	6878      	ldr	r0, [r7, #4]
 8003f62:	f000 f97d 	bl	8004260 <UART_EndTransmit_IT>
    return;
 8003f66:	e004      	b.n	8003f72 <HAL_UART_IRQHandler+0x51e>
    return;
 8003f68:	bf00      	nop
 8003f6a:	e002      	b.n	8003f72 <HAL_UART_IRQHandler+0x51e>
      return;
 8003f6c:	bf00      	nop
 8003f6e:	e000      	b.n	8003f72 <HAL_UART_IRQHandler+0x51e>
      return;
 8003f70:	bf00      	nop
  }
}
 8003f72:	37e8      	adds	r7, #232	@ 0xe8
 8003f74:	46bd      	mov	sp, r7
 8003f76:	bd80      	pop	{r7, pc}

08003f78 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003f78:	b480      	push	{r7}
 8003f7a:	b083      	sub	sp, #12
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003f80:	bf00      	nop
 8003f82:	370c      	adds	r7, #12
 8003f84:	46bd      	mov	sp, r7
 8003f86:	bc80      	pop	{r7}
 8003f88:	4770      	bx	lr

08003f8a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003f8a:	b480      	push	{r7}
 8003f8c:	b083      	sub	sp, #12
 8003f8e:	af00      	add	r7, sp, #0
 8003f90:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003f92:	bf00      	nop
 8003f94:	370c      	adds	r7, #12
 8003f96:	46bd      	mov	sp, r7
 8003f98:	bc80      	pop	{r7}
 8003f9a:	4770      	bx	lr

08003f9c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003f9c:	b480      	push	{r7}
 8003f9e:	b083      	sub	sp, #12
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
 8003fa4:	460b      	mov	r3, r1
 8003fa6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003fa8:	bf00      	nop
 8003faa:	370c      	adds	r7, #12
 8003fac:	46bd      	mov	sp, r7
 8003fae:	bc80      	pop	{r7}
 8003fb0:	4770      	bx	lr

08003fb2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003fb2:	b580      	push	{r7, lr}
 8003fb4:	b086      	sub	sp, #24
 8003fb6:	af00      	add	r7, sp, #0
 8003fb8:	60f8      	str	r0, [r7, #12]
 8003fba:	60b9      	str	r1, [r7, #8]
 8003fbc:	603b      	str	r3, [r7, #0]
 8003fbe:	4613      	mov	r3, r2
 8003fc0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003fc2:	e03b      	b.n	800403c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fc4:	6a3b      	ldr	r3, [r7, #32]
 8003fc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fca:	d037      	beq.n	800403c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fcc:	f7fd fe62 	bl	8001c94 <HAL_GetTick>
 8003fd0:	4602      	mov	r2, r0
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	1ad3      	subs	r3, r2, r3
 8003fd6:	6a3a      	ldr	r2, [r7, #32]
 8003fd8:	429a      	cmp	r2, r3
 8003fda:	d302      	bcc.n	8003fe2 <UART_WaitOnFlagUntilTimeout+0x30>
 8003fdc:	6a3b      	ldr	r3, [r7, #32]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d101      	bne.n	8003fe6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003fe2:	2303      	movs	r3, #3
 8003fe4:	e03a      	b.n	800405c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	68db      	ldr	r3, [r3, #12]
 8003fec:	f003 0304 	and.w	r3, r3, #4
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d023      	beq.n	800403c <UART_WaitOnFlagUntilTimeout+0x8a>
 8003ff4:	68bb      	ldr	r3, [r7, #8]
 8003ff6:	2b80      	cmp	r3, #128	@ 0x80
 8003ff8:	d020      	beq.n	800403c <UART_WaitOnFlagUntilTimeout+0x8a>
 8003ffa:	68bb      	ldr	r3, [r7, #8]
 8003ffc:	2b40      	cmp	r3, #64	@ 0x40
 8003ffe:	d01d      	beq.n	800403c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f003 0308 	and.w	r3, r3, #8
 800400a:	2b08      	cmp	r3, #8
 800400c:	d116      	bne.n	800403c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800400e:	2300      	movs	r3, #0
 8004010:	617b      	str	r3, [r7, #20]
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	617b      	str	r3, [r7, #20]
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	617b      	str	r3, [r7, #20]
 8004022:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004024:	68f8      	ldr	r0, [r7, #12]
 8004026:	f000 f856 	bl	80040d6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	2208      	movs	r2, #8
 800402e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	2200      	movs	r2, #0
 8004034:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004038:	2301      	movs	r3, #1
 800403a:	e00f      	b.n	800405c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	681a      	ldr	r2, [r3, #0]
 8004042:	68bb      	ldr	r3, [r7, #8]
 8004044:	4013      	ands	r3, r2
 8004046:	68ba      	ldr	r2, [r7, #8]
 8004048:	429a      	cmp	r2, r3
 800404a:	bf0c      	ite	eq
 800404c:	2301      	moveq	r3, #1
 800404e:	2300      	movne	r3, #0
 8004050:	b2db      	uxtb	r3, r3
 8004052:	461a      	mov	r2, r3
 8004054:	79fb      	ldrb	r3, [r7, #7]
 8004056:	429a      	cmp	r2, r3
 8004058:	d0b4      	beq.n	8003fc4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800405a:	2300      	movs	r3, #0
}
 800405c:	4618      	mov	r0, r3
 800405e:	3718      	adds	r7, #24
 8004060:	46bd      	mov	sp, r7
 8004062:	bd80      	pop	{r7, pc}

08004064 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004064:	b480      	push	{r7}
 8004066:	b085      	sub	sp, #20
 8004068:	af00      	add	r7, sp, #0
 800406a:	60f8      	str	r0, [r7, #12]
 800406c:	60b9      	str	r1, [r7, #8]
 800406e:	4613      	mov	r3, r2
 8004070:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	68ba      	ldr	r2, [r7, #8]
 8004076:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	88fa      	ldrh	r2, [r7, #6]
 800407c:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	88fa      	ldrh	r2, [r7, #6]
 8004082:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	2200      	movs	r2, #0
 8004088:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	2222      	movs	r2, #34	@ 0x22
 800408e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	691b      	ldr	r3, [r3, #16]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d007      	beq.n	80040aa <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	68da      	ldr	r2, [r3, #12]
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80040a8:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	695a      	ldr	r2, [r3, #20]
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f042 0201 	orr.w	r2, r2, #1
 80040b8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	68da      	ldr	r2, [r3, #12]
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f042 0220 	orr.w	r2, r2, #32
 80040c8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80040ca:	2300      	movs	r3, #0
}
 80040cc:	4618      	mov	r0, r3
 80040ce:	3714      	adds	r7, #20
 80040d0:	46bd      	mov	sp, r7
 80040d2:	bc80      	pop	{r7}
 80040d4:	4770      	bx	lr

080040d6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80040d6:	b480      	push	{r7}
 80040d8:	b095      	sub	sp, #84	@ 0x54
 80040da:	af00      	add	r7, sp, #0
 80040dc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	330c      	adds	r3, #12
 80040e4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040e8:	e853 3f00 	ldrex	r3, [r3]
 80040ec:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80040ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040f0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80040f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	330c      	adds	r3, #12
 80040fc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80040fe:	643a      	str	r2, [r7, #64]	@ 0x40
 8004100:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004102:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004104:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004106:	e841 2300 	strex	r3, r2, [r1]
 800410a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800410c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800410e:	2b00      	cmp	r3, #0
 8004110:	d1e5      	bne.n	80040de <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	3314      	adds	r3, #20
 8004118:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800411a:	6a3b      	ldr	r3, [r7, #32]
 800411c:	e853 3f00 	ldrex	r3, [r3]
 8004120:	61fb      	str	r3, [r7, #28]
   return(result);
 8004122:	69fb      	ldr	r3, [r7, #28]
 8004124:	f023 0301 	bic.w	r3, r3, #1
 8004128:	64bb      	str	r3, [r7, #72]	@ 0x48
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	3314      	adds	r3, #20
 8004130:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004132:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004134:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004136:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004138:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800413a:	e841 2300 	strex	r3, r2, [r1]
 800413e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004142:	2b00      	cmp	r3, #0
 8004144:	d1e5      	bne.n	8004112 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800414a:	2b01      	cmp	r3, #1
 800414c:	d119      	bne.n	8004182 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	330c      	adds	r3, #12
 8004154:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	e853 3f00 	ldrex	r3, [r3]
 800415c:	60bb      	str	r3, [r7, #8]
   return(result);
 800415e:	68bb      	ldr	r3, [r7, #8]
 8004160:	f023 0310 	bic.w	r3, r3, #16
 8004164:	647b      	str	r3, [r7, #68]	@ 0x44
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	330c      	adds	r3, #12
 800416c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800416e:	61ba      	str	r2, [r7, #24]
 8004170:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004172:	6979      	ldr	r1, [r7, #20]
 8004174:	69ba      	ldr	r2, [r7, #24]
 8004176:	e841 2300 	strex	r3, r2, [r1]
 800417a:	613b      	str	r3, [r7, #16]
   return(result);
 800417c:	693b      	ldr	r3, [r7, #16]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d1e5      	bne.n	800414e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2220      	movs	r2, #32
 8004186:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	2200      	movs	r2, #0
 800418e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004190:	bf00      	nop
 8004192:	3754      	adds	r7, #84	@ 0x54
 8004194:	46bd      	mov	sp, r7
 8004196:	bc80      	pop	{r7}
 8004198:	4770      	bx	lr

0800419a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800419a:	b580      	push	{r7, lr}
 800419c:	b084      	sub	sp, #16
 800419e:	af00      	add	r7, sp, #0
 80041a0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041a6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	2200      	movs	r2, #0
 80041ac:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	2200      	movs	r2, #0
 80041b2:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80041b4:	68f8      	ldr	r0, [r7, #12]
 80041b6:	f7ff fee8 	bl	8003f8a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80041ba:	bf00      	nop
 80041bc:	3710      	adds	r7, #16
 80041be:	46bd      	mov	sp, r7
 80041c0:	bd80      	pop	{r7, pc}

080041c2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80041c2:	b480      	push	{r7}
 80041c4:	b085      	sub	sp, #20
 80041c6:	af00      	add	r7, sp, #0
 80041c8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80041d0:	b2db      	uxtb	r3, r3
 80041d2:	2b21      	cmp	r3, #33	@ 0x21
 80041d4:	d13e      	bne.n	8004254 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	689b      	ldr	r3, [r3, #8]
 80041da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041de:	d114      	bne.n	800420a <UART_Transmit_IT+0x48>
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	691b      	ldr	r3, [r3, #16]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d110      	bne.n	800420a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6a1b      	ldr	r3, [r3, #32]
 80041ec:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	881b      	ldrh	r3, [r3, #0]
 80041f2:	461a      	mov	r2, r3
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80041fc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6a1b      	ldr	r3, [r3, #32]
 8004202:	1c9a      	adds	r2, r3, #2
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	621a      	str	r2, [r3, #32]
 8004208:	e008      	b.n	800421c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6a1b      	ldr	r3, [r3, #32]
 800420e:	1c59      	adds	r1, r3, #1
 8004210:	687a      	ldr	r2, [r7, #4]
 8004212:	6211      	str	r1, [r2, #32]
 8004214:	781a      	ldrb	r2, [r3, #0]
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004220:	b29b      	uxth	r3, r3
 8004222:	3b01      	subs	r3, #1
 8004224:	b29b      	uxth	r3, r3
 8004226:	687a      	ldr	r2, [r7, #4]
 8004228:	4619      	mov	r1, r3
 800422a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800422c:	2b00      	cmp	r3, #0
 800422e:	d10f      	bne.n	8004250 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	68da      	ldr	r2, [r3, #12]
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800423e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	68da      	ldr	r2, [r3, #12]
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800424e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004250:	2300      	movs	r3, #0
 8004252:	e000      	b.n	8004256 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004254:	2302      	movs	r3, #2
  }
}
 8004256:	4618      	mov	r0, r3
 8004258:	3714      	adds	r7, #20
 800425a:	46bd      	mov	sp, r7
 800425c:	bc80      	pop	{r7}
 800425e:	4770      	bx	lr

08004260 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b082      	sub	sp, #8
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	68da      	ldr	r2, [r3, #12]
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004276:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2220      	movs	r2, #32
 800427c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004280:	6878      	ldr	r0, [r7, #4]
 8004282:	f7ff fe79 	bl	8003f78 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004286:	2300      	movs	r3, #0
}
 8004288:	4618      	mov	r0, r3
 800428a:	3708      	adds	r7, #8
 800428c:	46bd      	mov	sp, r7
 800428e:	bd80      	pop	{r7, pc}

08004290 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	b08c      	sub	sp, #48	@ 0x30
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800429e:	b2db      	uxtb	r3, r3
 80042a0:	2b22      	cmp	r3, #34	@ 0x22
 80042a2:	f040 80ae 	bne.w	8004402 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	689b      	ldr	r3, [r3, #8]
 80042aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80042ae:	d117      	bne.n	80042e0 <UART_Receive_IT+0x50>
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	691b      	ldr	r3, [r3, #16]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d113      	bne.n	80042e0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80042b8:	2300      	movs	r3, #0
 80042ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042c0:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	685b      	ldr	r3, [r3, #4]
 80042c8:	b29b      	uxth	r3, r3
 80042ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042ce:	b29a      	uxth	r2, r3
 80042d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042d2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042d8:	1c9a      	adds	r2, r3, #2
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	629a      	str	r2, [r3, #40]	@ 0x28
 80042de:	e026      	b.n	800432e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80042e6:	2300      	movs	r3, #0
 80042e8:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	689b      	ldr	r3, [r3, #8]
 80042ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80042f2:	d007      	beq.n	8004304 <UART_Receive_IT+0x74>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	689b      	ldr	r3, [r3, #8]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d10a      	bne.n	8004312 <UART_Receive_IT+0x82>
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	691b      	ldr	r3, [r3, #16]
 8004300:	2b00      	cmp	r3, #0
 8004302:	d106      	bne.n	8004312 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	685b      	ldr	r3, [r3, #4]
 800430a:	b2da      	uxtb	r2, r3
 800430c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800430e:	701a      	strb	r2, [r3, #0]
 8004310:	e008      	b.n	8004324 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	685b      	ldr	r3, [r3, #4]
 8004318:	b2db      	uxtb	r3, r3
 800431a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800431e:	b2da      	uxtb	r2, r3
 8004320:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004322:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004328:	1c5a      	adds	r2, r3, #1
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004332:	b29b      	uxth	r3, r3
 8004334:	3b01      	subs	r3, #1
 8004336:	b29b      	uxth	r3, r3
 8004338:	687a      	ldr	r2, [r7, #4]
 800433a:	4619      	mov	r1, r3
 800433c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800433e:	2b00      	cmp	r3, #0
 8004340:	d15d      	bne.n	80043fe <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	68da      	ldr	r2, [r3, #12]
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f022 0220 	bic.w	r2, r2, #32
 8004350:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	68da      	ldr	r2, [r3, #12]
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004360:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	695a      	ldr	r2, [r3, #20]
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f022 0201 	bic.w	r2, r2, #1
 8004370:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2220      	movs	r2, #32
 8004376:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2200      	movs	r2, #0
 800437e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004384:	2b01      	cmp	r3, #1
 8004386:	d135      	bne.n	80043f4 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2200      	movs	r2, #0
 800438c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	330c      	adds	r3, #12
 8004394:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004396:	697b      	ldr	r3, [r7, #20]
 8004398:	e853 3f00 	ldrex	r3, [r3]
 800439c:	613b      	str	r3, [r7, #16]
   return(result);
 800439e:	693b      	ldr	r3, [r7, #16]
 80043a0:	f023 0310 	bic.w	r3, r3, #16
 80043a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	330c      	adds	r3, #12
 80043ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043ae:	623a      	str	r2, [r7, #32]
 80043b0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043b2:	69f9      	ldr	r1, [r7, #28]
 80043b4:	6a3a      	ldr	r2, [r7, #32]
 80043b6:	e841 2300 	strex	r3, r2, [r1]
 80043ba:	61bb      	str	r3, [r7, #24]
   return(result);
 80043bc:	69bb      	ldr	r3, [r7, #24]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d1e5      	bne.n	800438e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f003 0310 	and.w	r3, r3, #16
 80043cc:	2b10      	cmp	r3, #16
 80043ce:	d10a      	bne.n	80043e6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80043d0:	2300      	movs	r3, #0
 80043d2:	60fb      	str	r3, [r7, #12]
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	60fb      	str	r3, [r7, #12]
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	685b      	ldr	r3, [r3, #4]
 80043e2:	60fb      	str	r3, [r7, #12]
 80043e4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80043ea:	4619      	mov	r1, r3
 80043ec:	6878      	ldr	r0, [r7, #4]
 80043ee:	f7ff fdd5 	bl	8003f9c <HAL_UARTEx_RxEventCallback>
 80043f2:	e002      	b.n	80043fa <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80043f4:	6878      	ldr	r0, [r7, #4]
 80043f6:	f7fd f851 	bl	800149c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80043fa:	2300      	movs	r3, #0
 80043fc:	e002      	b.n	8004404 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80043fe:	2300      	movs	r3, #0
 8004400:	e000      	b.n	8004404 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004402:	2302      	movs	r3, #2
  }
}
 8004404:	4618      	mov	r0, r3
 8004406:	3730      	adds	r7, #48	@ 0x30
 8004408:	46bd      	mov	sp, r7
 800440a:	bd80      	pop	{r7, pc}

0800440c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b084      	sub	sp, #16
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	691b      	ldr	r3, [r3, #16]
 800441a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	68da      	ldr	r2, [r3, #12]
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	430a      	orrs	r2, r1
 8004428:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	689a      	ldr	r2, [r3, #8]
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	691b      	ldr	r3, [r3, #16]
 8004432:	431a      	orrs	r2, r3
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	695b      	ldr	r3, [r3, #20]
 8004438:	4313      	orrs	r3, r2
 800443a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	68db      	ldr	r3, [r3, #12]
 8004442:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004446:	f023 030c 	bic.w	r3, r3, #12
 800444a:	687a      	ldr	r2, [r7, #4]
 800444c:	6812      	ldr	r2, [r2, #0]
 800444e:	68b9      	ldr	r1, [r7, #8]
 8004450:	430b      	orrs	r3, r1
 8004452:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	695b      	ldr	r3, [r3, #20]
 800445a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	699a      	ldr	r2, [r3, #24]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	430a      	orrs	r2, r1
 8004468:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	4a2c      	ldr	r2, [pc, #176]	@ (8004520 <UART_SetConfig+0x114>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d103      	bne.n	800447c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004474:	f7fe fb46 	bl	8002b04 <HAL_RCC_GetPCLK2Freq>
 8004478:	60f8      	str	r0, [r7, #12]
 800447a:	e002      	b.n	8004482 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800447c:	f7fe fb2e 	bl	8002adc <HAL_RCC_GetPCLK1Freq>
 8004480:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004482:	68fa      	ldr	r2, [r7, #12]
 8004484:	4613      	mov	r3, r2
 8004486:	009b      	lsls	r3, r3, #2
 8004488:	4413      	add	r3, r2
 800448a:	009a      	lsls	r2, r3, #2
 800448c:	441a      	add	r2, r3
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	685b      	ldr	r3, [r3, #4]
 8004492:	009b      	lsls	r3, r3, #2
 8004494:	fbb2 f3f3 	udiv	r3, r2, r3
 8004498:	4a22      	ldr	r2, [pc, #136]	@ (8004524 <UART_SetConfig+0x118>)
 800449a:	fba2 2303 	umull	r2, r3, r2, r3
 800449e:	095b      	lsrs	r3, r3, #5
 80044a0:	0119      	lsls	r1, r3, #4
 80044a2:	68fa      	ldr	r2, [r7, #12]
 80044a4:	4613      	mov	r3, r2
 80044a6:	009b      	lsls	r3, r3, #2
 80044a8:	4413      	add	r3, r2
 80044aa:	009a      	lsls	r2, r3, #2
 80044ac:	441a      	add	r2, r3
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	685b      	ldr	r3, [r3, #4]
 80044b2:	009b      	lsls	r3, r3, #2
 80044b4:	fbb2 f2f3 	udiv	r2, r2, r3
 80044b8:	4b1a      	ldr	r3, [pc, #104]	@ (8004524 <UART_SetConfig+0x118>)
 80044ba:	fba3 0302 	umull	r0, r3, r3, r2
 80044be:	095b      	lsrs	r3, r3, #5
 80044c0:	2064      	movs	r0, #100	@ 0x64
 80044c2:	fb00 f303 	mul.w	r3, r0, r3
 80044c6:	1ad3      	subs	r3, r2, r3
 80044c8:	011b      	lsls	r3, r3, #4
 80044ca:	3332      	adds	r3, #50	@ 0x32
 80044cc:	4a15      	ldr	r2, [pc, #84]	@ (8004524 <UART_SetConfig+0x118>)
 80044ce:	fba2 2303 	umull	r2, r3, r2, r3
 80044d2:	095b      	lsrs	r3, r3, #5
 80044d4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80044d8:	4419      	add	r1, r3
 80044da:	68fa      	ldr	r2, [r7, #12]
 80044dc:	4613      	mov	r3, r2
 80044de:	009b      	lsls	r3, r3, #2
 80044e0:	4413      	add	r3, r2
 80044e2:	009a      	lsls	r2, r3, #2
 80044e4:	441a      	add	r2, r3
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	685b      	ldr	r3, [r3, #4]
 80044ea:	009b      	lsls	r3, r3, #2
 80044ec:	fbb2 f2f3 	udiv	r2, r2, r3
 80044f0:	4b0c      	ldr	r3, [pc, #48]	@ (8004524 <UART_SetConfig+0x118>)
 80044f2:	fba3 0302 	umull	r0, r3, r3, r2
 80044f6:	095b      	lsrs	r3, r3, #5
 80044f8:	2064      	movs	r0, #100	@ 0x64
 80044fa:	fb00 f303 	mul.w	r3, r0, r3
 80044fe:	1ad3      	subs	r3, r2, r3
 8004500:	011b      	lsls	r3, r3, #4
 8004502:	3332      	adds	r3, #50	@ 0x32
 8004504:	4a07      	ldr	r2, [pc, #28]	@ (8004524 <UART_SetConfig+0x118>)
 8004506:	fba2 2303 	umull	r2, r3, r2, r3
 800450a:	095b      	lsrs	r3, r3, #5
 800450c:	f003 020f 	and.w	r2, r3, #15
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	440a      	add	r2, r1
 8004516:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004518:	bf00      	nop
 800451a:	3710      	adds	r7, #16
 800451c:	46bd      	mov	sp, r7
 800451e:	bd80      	pop	{r7, pc}
 8004520:	40013800 	.word	0x40013800
 8004524:	51eb851f 	.word	0x51eb851f

08004528 <sniprintf>:
 8004528:	b40c      	push	{r2, r3}
 800452a:	b530      	push	{r4, r5, lr}
 800452c:	4b18      	ldr	r3, [pc, #96]	@ (8004590 <sniprintf+0x68>)
 800452e:	1e0c      	subs	r4, r1, #0
 8004530:	681d      	ldr	r5, [r3, #0]
 8004532:	b09d      	sub	sp, #116	@ 0x74
 8004534:	da08      	bge.n	8004548 <sniprintf+0x20>
 8004536:	238b      	movs	r3, #139	@ 0x8b
 8004538:	f04f 30ff 	mov.w	r0, #4294967295
 800453c:	602b      	str	r3, [r5, #0]
 800453e:	b01d      	add	sp, #116	@ 0x74
 8004540:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004544:	b002      	add	sp, #8
 8004546:	4770      	bx	lr
 8004548:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800454c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004550:	f04f 0300 	mov.w	r3, #0
 8004554:	931b      	str	r3, [sp, #108]	@ 0x6c
 8004556:	bf0c      	ite	eq
 8004558:	4623      	moveq	r3, r4
 800455a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800455e:	9304      	str	r3, [sp, #16]
 8004560:	9307      	str	r3, [sp, #28]
 8004562:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004566:	9002      	str	r0, [sp, #8]
 8004568:	9006      	str	r0, [sp, #24]
 800456a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800456e:	4628      	mov	r0, r5
 8004570:	ab21      	add	r3, sp, #132	@ 0x84
 8004572:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004574:	a902      	add	r1, sp, #8
 8004576:	9301      	str	r3, [sp, #4]
 8004578:	f000 f99a 	bl	80048b0 <_svfiprintf_r>
 800457c:	1c43      	adds	r3, r0, #1
 800457e:	bfbc      	itt	lt
 8004580:	238b      	movlt	r3, #139	@ 0x8b
 8004582:	602b      	strlt	r3, [r5, #0]
 8004584:	2c00      	cmp	r4, #0
 8004586:	d0da      	beq.n	800453e <sniprintf+0x16>
 8004588:	2200      	movs	r2, #0
 800458a:	9b02      	ldr	r3, [sp, #8]
 800458c:	701a      	strb	r2, [r3, #0]
 800458e:	e7d6      	b.n	800453e <sniprintf+0x16>
 8004590:	20000108 	.word	0x20000108

08004594 <memset>:
 8004594:	4603      	mov	r3, r0
 8004596:	4402      	add	r2, r0
 8004598:	4293      	cmp	r3, r2
 800459a:	d100      	bne.n	800459e <memset+0xa>
 800459c:	4770      	bx	lr
 800459e:	f803 1b01 	strb.w	r1, [r3], #1
 80045a2:	e7f9      	b.n	8004598 <memset+0x4>

080045a4 <__errno>:
 80045a4:	4b01      	ldr	r3, [pc, #4]	@ (80045ac <__errno+0x8>)
 80045a6:	6818      	ldr	r0, [r3, #0]
 80045a8:	4770      	bx	lr
 80045aa:	bf00      	nop
 80045ac:	20000108 	.word	0x20000108

080045b0 <__libc_init_array>:
 80045b0:	b570      	push	{r4, r5, r6, lr}
 80045b2:	2600      	movs	r6, #0
 80045b4:	4d0c      	ldr	r5, [pc, #48]	@ (80045e8 <__libc_init_array+0x38>)
 80045b6:	4c0d      	ldr	r4, [pc, #52]	@ (80045ec <__libc_init_array+0x3c>)
 80045b8:	1b64      	subs	r4, r4, r5
 80045ba:	10a4      	asrs	r4, r4, #2
 80045bc:	42a6      	cmp	r6, r4
 80045be:	d109      	bne.n	80045d4 <__libc_init_array+0x24>
 80045c0:	f000 fc7e 	bl	8004ec0 <_init>
 80045c4:	2600      	movs	r6, #0
 80045c6:	4d0a      	ldr	r5, [pc, #40]	@ (80045f0 <__libc_init_array+0x40>)
 80045c8:	4c0a      	ldr	r4, [pc, #40]	@ (80045f4 <__libc_init_array+0x44>)
 80045ca:	1b64      	subs	r4, r4, r5
 80045cc:	10a4      	asrs	r4, r4, #2
 80045ce:	42a6      	cmp	r6, r4
 80045d0:	d105      	bne.n	80045de <__libc_init_array+0x2e>
 80045d2:	bd70      	pop	{r4, r5, r6, pc}
 80045d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80045d8:	4798      	blx	r3
 80045da:	3601      	adds	r6, #1
 80045dc:	e7ee      	b.n	80045bc <__libc_init_array+0xc>
 80045de:	f855 3b04 	ldr.w	r3, [r5], #4
 80045e2:	4798      	blx	r3
 80045e4:	3601      	adds	r6, #1
 80045e6:	e7f2      	b.n	80045ce <__libc_init_array+0x1e>
 80045e8:	08005278 	.word	0x08005278
 80045ec:	08005278 	.word	0x08005278
 80045f0:	08005278 	.word	0x08005278
 80045f4:	0800527c 	.word	0x0800527c

080045f8 <__retarget_lock_acquire_recursive>:
 80045f8:	4770      	bx	lr

080045fa <__retarget_lock_release_recursive>:
 80045fa:	4770      	bx	lr

080045fc <strcpy>:
 80045fc:	4603      	mov	r3, r0
 80045fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004602:	f803 2b01 	strb.w	r2, [r3], #1
 8004606:	2a00      	cmp	r2, #0
 8004608:	d1f9      	bne.n	80045fe <strcpy+0x2>
 800460a:	4770      	bx	lr

0800460c <_free_r>:
 800460c:	b538      	push	{r3, r4, r5, lr}
 800460e:	4605      	mov	r5, r0
 8004610:	2900      	cmp	r1, #0
 8004612:	d040      	beq.n	8004696 <_free_r+0x8a>
 8004614:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004618:	1f0c      	subs	r4, r1, #4
 800461a:	2b00      	cmp	r3, #0
 800461c:	bfb8      	it	lt
 800461e:	18e4      	addlt	r4, r4, r3
 8004620:	f000 f8de 	bl	80047e0 <__malloc_lock>
 8004624:	4a1c      	ldr	r2, [pc, #112]	@ (8004698 <_free_r+0x8c>)
 8004626:	6813      	ldr	r3, [r2, #0]
 8004628:	b933      	cbnz	r3, 8004638 <_free_r+0x2c>
 800462a:	6063      	str	r3, [r4, #4]
 800462c:	6014      	str	r4, [r2, #0]
 800462e:	4628      	mov	r0, r5
 8004630:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004634:	f000 b8da 	b.w	80047ec <__malloc_unlock>
 8004638:	42a3      	cmp	r3, r4
 800463a:	d908      	bls.n	800464e <_free_r+0x42>
 800463c:	6820      	ldr	r0, [r4, #0]
 800463e:	1821      	adds	r1, r4, r0
 8004640:	428b      	cmp	r3, r1
 8004642:	bf01      	itttt	eq
 8004644:	6819      	ldreq	r1, [r3, #0]
 8004646:	685b      	ldreq	r3, [r3, #4]
 8004648:	1809      	addeq	r1, r1, r0
 800464a:	6021      	streq	r1, [r4, #0]
 800464c:	e7ed      	b.n	800462a <_free_r+0x1e>
 800464e:	461a      	mov	r2, r3
 8004650:	685b      	ldr	r3, [r3, #4]
 8004652:	b10b      	cbz	r3, 8004658 <_free_r+0x4c>
 8004654:	42a3      	cmp	r3, r4
 8004656:	d9fa      	bls.n	800464e <_free_r+0x42>
 8004658:	6811      	ldr	r1, [r2, #0]
 800465a:	1850      	adds	r0, r2, r1
 800465c:	42a0      	cmp	r0, r4
 800465e:	d10b      	bne.n	8004678 <_free_r+0x6c>
 8004660:	6820      	ldr	r0, [r4, #0]
 8004662:	4401      	add	r1, r0
 8004664:	1850      	adds	r0, r2, r1
 8004666:	4283      	cmp	r3, r0
 8004668:	6011      	str	r1, [r2, #0]
 800466a:	d1e0      	bne.n	800462e <_free_r+0x22>
 800466c:	6818      	ldr	r0, [r3, #0]
 800466e:	685b      	ldr	r3, [r3, #4]
 8004670:	4408      	add	r0, r1
 8004672:	6010      	str	r0, [r2, #0]
 8004674:	6053      	str	r3, [r2, #4]
 8004676:	e7da      	b.n	800462e <_free_r+0x22>
 8004678:	d902      	bls.n	8004680 <_free_r+0x74>
 800467a:	230c      	movs	r3, #12
 800467c:	602b      	str	r3, [r5, #0]
 800467e:	e7d6      	b.n	800462e <_free_r+0x22>
 8004680:	6820      	ldr	r0, [r4, #0]
 8004682:	1821      	adds	r1, r4, r0
 8004684:	428b      	cmp	r3, r1
 8004686:	bf01      	itttt	eq
 8004688:	6819      	ldreq	r1, [r3, #0]
 800468a:	685b      	ldreq	r3, [r3, #4]
 800468c:	1809      	addeq	r1, r1, r0
 800468e:	6021      	streq	r1, [r4, #0]
 8004690:	6063      	str	r3, [r4, #4]
 8004692:	6054      	str	r4, [r2, #4]
 8004694:	e7cb      	b.n	800462e <_free_r+0x22>
 8004696:	bd38      	pop	{r3, r4, r5, pc}
 8004698:	20000534 	.word	0x20000534

0800469c <sbrk_aligned>:
 800469c:	b570      	push	{r4, r5, r6, lr}
 800469e:	4e0f      	ldr	r6, [pc, #60]	@ (80046dc <sbrk_aligned+0x40>)
 80046a0:	460c      	mov	r4, r1
 80046a2:	6831      	ldr	r1, [r6, #0]
 80046a4:	4605      	mov	r5, r0
 80046a6:	b911      	cbnz	r1, 80046ae <sbrk_aligned+0x12>
 80046a8:	f000 fba8 	bl	8004dfc <_sbrk_r>
 80046ac:	6030      	str	r0, [r6, #0]
 80046ae:	4621      	mov	r1, r4
 80046b0:	4628      	mov	r0, r5
 80046b2:	f000 fba3 	bl	8004dfc <_sbrk_r>
 80046b6:	1c43      	adds	r3, r0, #1
 80046b8:	d103      	bne.n	80046c2 <sbrk_aligned+0x26>
 80046ba:	f04f 34ff 	mov.w	r4, #4294967295
 80046be:	4620      	mov	r0, r4
 80046c0:	bd70      	pop	{r4, r5, r6, pc}
 80046c2:	1cc4      	adds	r4, r0, #3
 80046c4:	f024 0403 	bic.w	r4, r4, #3
 80046c8:	42a0      	cmp	r0, r4
 80046ca:	d0f8      	beq.n	80046be <sbrk_aligned+0x22>
 80046cc:	1a21      	subs	r1, r4, r0
 80046ce:	4628      	mov	r0, r5
 80046d0:	f000 fb94 	bl	8004dfc <_sbrk_r>
 80046d4:	3001      	adds	r0, #1
 80046d6:	d1f2      	bne.n	80046be <sbrk_aligned+0x22>
 80046d8:	e7ef      	b.n	80046ba <sbrk_aligned+0x1e>
 80046da:	bf00      	nop
 80046dc:	20000530 	.word	0x20000530

080046e0 <_malloc_r>:
 80046e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80046e4:	1ccd      	adds	r5, r1, #3
 80046e6:	f025 0503 	bic.w	r5, r5, #3
 80046ea:	3508      	adds	r5, #8
 80046ec:	2d0c      	cmp	r5, #12
 80046ee:	bf38      	it	cc
 80046f0:	250c      	movcc	r5, #12
 80046f2:	2d00      	cmp	r5, #0
 80046f4:	4606      	mov	r6, r0
 80046f6:	db01      	blt.n	80046fc <_malloc_r+0x1c>
 80046f8:	42a9      	cmp	r1, r5
 80046fa:	d904      	bls.n	8004706 <_malloc_r+0x26>
 80046fc:	230c      	movs	r3, #12
 80046fe:	6033      	str	r3, [r6, #0]
 8004700:	2000      	movs	r0, #0
 8004702:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004706:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80047dc <_malloc_r+0xfc>
 800470a:	f000 f869 	bl	80047e0 <__malloc_lock>
 800470e:	f8d8 3000 	ldr.w	r3, [r8]
 8004712:	461c      	mov	r4, r3
 8004714:	bb44      	cbnz	r4, 8004768 <_malloc_r+0x88>
 8004716:	4629      	mov	r1, r5
 8004718:	4630      	mov	r0, r6
 800471a:	f7ff ffbf 	bl	800469c <sbrk_aligned>
 800471e:	1c43      	adds	r3, r0, #1
 8004720:	4604      	mov	r4, r0
 8004722:	d158      	bne.n	80047d6 <_malloc_r+0xf6>
 8004724:	f8d8 4000 	ldr.w	r4, [r8]
 8004728:	4627      	mov	r7, r4
 800472a:	2f00      	cmp	r7, #0
 800472c:	d143      	bne.n	80047b6 <_malloc_r+0xd6>
 800472e:	2c00      	cmp	r4, #0
 8004730:	d04b      	beq.n	80047ca <_malloc_r+0xea>
 8004732:	6823      	ldr	r3, [r4, #0]
 8004734:	4639      	mov	r1, r7
 8004736:	4630      	mov	r0, r6
 8004738:	eb04 0903 	add.w	r9, r4, r3
 800473c:	f000 fb5e 	bl	8004dfc <_sbrk_r>
 8004740:	4581      	cmp	r9, r0
 8004742:	d142      	bne.n	80047ca <_malloc_r+0xea>
 8004744:	6821      	ldr	r1, [r4, #0]
 8004746:	4630      	mov	r0, r6
 8004748:	1a6d      	subs	r5, r5, r1
 800474a:	4629      	mov	r1, r5
 800474c:	f7ff ffa6 	bl	800469c <sbrk_aligned>
 8004750:	3001      	adds	r0, #1
 8004752:	d03a      	beq.n	80047ca <_malloc_r+0xea>
 8004754:	6823      	ldr	r3, [r4, #0]
 8004756:	442b      	add	r3, r5
 8004758:	6023      	str	r3, [r4, #0]
 800475a:	f8d8 3000 	ldr.w	r3, [r8]
 800475e:	685a      	ldr	r2, [r3, #4]
 8004760:	bb62      	cbnz	r2, 80047bc <_malloc_r+0xdc>
 8004762:	f8c8 7000 	str.w	r7, [r8]
 8004766:	e00f      	b.n	8004788 <_malloc_r+0xa8>
 8004768:	6822      	ldr	r2, [r4, #0]
 800476a:	1b52      	subs	r2, r2, r5
 800476c:	d420      	bmi.n	80047b0 <_malloc_r+0xd0>
 800476e:	2a0b      	cmp	r2, #11
 8004770:	d917      	bls.n	80047a2 <_malloc_r+0xc2>
 8004772:	1961      	adds	r1, r4, r5
 8004774:	42a3      	cmp	r3, r4
 8004776:	6025      	str	r5, [r4, #0]
 8004778:	bf18      	it	ne
 800477a:	6059      	strne	r1, [r3, #4]
 800477c:	6863      	ldr	r3, [r4, #4]
 800477e:	bf08      	it	eq
 8004780:	f8c8 1000 	streq.w	r1, [r8]
 8004784:	5162      	str	r2, [r4, r5]
 8004786:	604b      	str	r3, [r1, #4]
 8004788:	4630      	mov	r0, r6
 800478a:	f000 f82f 	bl	80047ec <__malloc_unlock>
 800478e:	f104 000b 	add.w	r0, r4, #11
 8004792:	1d23      	adds	r3, r4, #4
 8004794:	f020 0007 	bic.w	r0, r0, #7
 8004798:	1ac2      	subs	r2, r0, r3
 800479a:	bf1c      	itt	ne
 800479c:	1a1b      	subne	r3, r3, r0
 800479e:	50a3      	strne	r3, [r4, r2]
 80047a0:	e7af      	b.n	8004702 <_malloc_r+0x22>
 80047a2:	6862      	ldr	r2, [r4, #4]
 80047a4:	42a3      	cmp	r3, r4
 80047a6:	bf0c      	ite	eq
 80047a8:	f8c8 2000 	streq.w	r2, [r8]
 80047ac:	605a      	strne	r2, [r3, #4]
 80047ae:	e7eb      	b.n	8004788 <_malloc_r+0xa8>
 80047b0:	4623      	mov	r3, r4
 80047b2:	6864      	ldr	r4, [r4, #4]
 80047b4:	e7ae      	b.n	8004714 <_malloc_r+0x34>
 80047b6:	463c      	mov	r4, r7
 80047b8:	687f      	ldr	r7, [r7, #4]
 80047ba:	e7b6      	b.n	800472a <_malloc_r+0x4a>
 80047bc:	461a      	mov	r2, r3
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	42a3      	cmp	r3, r4
 80047c2:	d1fb      	bne.n	80047bc <_malloc_r+0xdc>
 80047c4:	2300      	movs	r3, #0
 80047c6:	6053      	str	r3, [r2, #4]
 80047c8:	e7de      	b.n	8004788 <_malloc_r+0xa8>
 80047ca:	230c      	movs	r3, #12
 80047cc:	4630      	mov	r0, r6
 80047ce:	6033      	str	r3, [r6, #0]
 80047d0:	f000 f80c 	bl	80047ec <__malloc_unlock>
 80047d4:	e794      	b.n	8004700 <_malloc_r+0x20>
 80047d6:	6005      	str	r5, [r0, #0]
 80047d8:	e7d6      	b.n	8004788 <_malloc_r+0xa8>
 80047da:	bf00      	nop
 80047dc:	20000534 	.word	0x20000534

080047e0 <__malloc_lock>:
 80047e0:	4801      	ldr	r0, [pc, #4]	@ (80047e8 <__malloc_lock+0x8>)
 80047e2:	f7ff bf09 	b.w	80045f8 <__retarget_lock_acquire_recursive>
 80047e6:	bf00      	nop
 80047e8:	2000052c 	.word	0x2000052c

080047ec <__malloc_unlock>:
 80047ec:	4801      	ldr	r0, [pc, #4]	@ (80047f4 <__malloc_unlock+0x8>)
 80047ee:	f7ff bf04 	b.w	80045fa <__retarget_lock_release_recursive>
 80047f2:	bf00      	nop
 80047f4:	2000052c 	.word	0x2000052c

080047f8 <__ssputs_r>:
 80047f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80047fc:	461f      	mov	r7, r3
 80047fe:	688e      	ldr	r6, [r1, #8]
 8004800:	4682      	mov	sl, r0
 8004802:	42be      	cmp	r6, r7
 8004804:	460c      	mov	r4, r1
 8004806:	4690      	mov	r8, r2
 8004808:	680b      	ldr	r3, [r1, #0]
 800480a:	d82d      	bhi.n	8004868 <__ssputs_r+0x70>
 800480c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004810:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004814:	d026      	beq.n	8004864 <__ssputs_r+0x6c>
 8004816:	6965      	ldr	r5, [r4, #20]
 8004818:	6909      	ldr	r1, [r1, #16]
 800481a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800481e:	eba3 0901 	sub.w	r9, r3, r1
 8004822:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004826:	1c7b      	adds	r3, r7, #1
 8004828:	444b      	add	r3, r9
 800482a:	106d      	asrs	r5, r5, #1
 800482c:	429d      	cmp	r5, r3
 800482e:	bf38      	it	cc
 8004830:	461d      	movcc	r5, r3
 8004832:	0553      	lsls	r3, r2, #21
 8004834:	d527      	bpl.n	8004886 <__ssputs_r+0x8e>
 8004836:	4629      	mov	r1, r5
 8004838:	f7ff ff52 	bl	80046e0 <_malloc_r>
 800483c:	4606      	mov	r6, r0
 800483e:	b360      	cbz	r0, 800489a <__ssputs_r+0xa2>
 8004840:	464a      	mov	r2, r9
 8004842:	6921      	ldr	r1, [r4, #16]
 8004844:	f000 faf8 	bl	8004e38 <memcpy>
 8004848:	89a3      	ldrh	r3, [r4, #12]
 800484a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800484e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004852:	81a3      	strh	r3, [r4, #12]
 8004854:	6126      	str	r6, [r4, #16]
 8004856:	444e      	add	r6, r9
 8004858:	6026      	str	r6, [r4, #0]
 800485a:	463e      	mov	r6, r7
 800485c:	6165      	str	r5, [r4, #20]
 800485e:	eba5 0509 	sub.w	r5, r5, r9
 8004862:	60a5      	str	r5, [r4, #8]
 8004864:	42be      	cmp	r6, r7
 8004866:	d900      	bls.n	800486a <__ssputs_r+0x72>
 8004868:	463e      	mov	r6, r7
 800486a:	4632      	mov	r2, r6
 800486c:	4641      	mov	r1, r8
 800486e:	6820      	ldr	r0, [r4, #0]
 8004870:	f000 faaa 	bl	8004dc8 <memmove>
 8004874:	2000      	movs	r0, #0
 8004876:	68a3      	ldr	r3, [r4, #8]
 8004878:	1b9b      	subs	r3, r3, r6
 800487a:	60a3      	str	r3, [r4, #8]
 800487c:	6823      	ldr	r3, [r4, #0]
 800487e:	4433      	add	r3, r6
 8004880:	6023      	str	r3, [r4, #0]
 8004882:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004886:	462a      	mov	r2, r5
 8004888:	f000 fae4 	bl	8004e54 <_realloc_r>
 800488c:	4606      	mov	r6, r0
 800488e:	2800      	cmp	r0, #0
 8004890:	d1e0      	bne.n	8004854 <__ssputs_r+0x5c>
 8004892:	4650      	mov	r0, sl
 8004894:	6921      	ldr	r1, [r4, #16]
 8004896:	f7ff feb9 	bl	800460c <_free_r>
 800489a:	230c      	movs	r3, #12
 800489c:	f8ca 3000 	str.w	r3, [sl]
 80048a0:	89a3      	ldrh	r3, [r4, #12]
 80048a2:	f04f 30ff 	mov.w	r0, #4294967295
 80048a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80048aa:	81a3      	strh	r3, [r4, #12]
 80048ac:	e7e9      	b.n	8004882 <__ssputs_r+0x8a>
	...

080048b0 <_svfiprintf_r>:
 80048b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048b4:	4698      	mov	r8, r3
 80048b6:	898b      	ldrh	r3, [r1, #12]
 80048b8:	4607      	mov	r7, r0
 80048ba:	061b      	lsls	r3, r3, #24
 80048bc:	460d      	mov	r5, r1
 80048be:	4614      	mov	r4, r2
 80048c0:	b09d      	sub	sp, #116	@ 0x74
 80048c2:	d510      	bpl.n	80048e6 <_svfiprintf_r+0x36>
 80048c4:	690b      	ldr	r3, [r1, #16]
 80048c6:	b973      	cbnz	r3, 80048e6 <_svfiprintf_r+0x36>
 80048c8:	2140      	movs	r1, #64	@ 0x40
 80048ca:	f7ff ff09 	bl	80046e0 <_malloc_r>
 80048ce:	6028      	str	r0, [r5, #0]
 80048d0:	6128      	str	r0, [r5, #16]
 80048d2:	b930      	cbnz	r0, 80048e2 <_svfiprintf_r+0x32>
 80048d4:	230c      	movs	r3, #12
 80048d6:	603b      	str	r3, [r7, #0]
 80048d8:	f04f 30ff 	mov.w	r0, #4294967295
 80048dc:	b01d      	add	sp, #116	@ 0x74
 80048de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80048e2:	2340      	movs	r3, #64	@ 0x40
 80048e4:	616b      	str	r3, [r5, #20]
 80048e6:	2300      	movs	r3, #0
 80048e8:	9309      	str	r3, [sp, #36]	@ 0x24
 80048ea:	2320      	movs	r3, #32
 80048ec:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80048f0:	2330      	movs	r3, #48	@ 0x30
 80048f2:	f04f 0901 	mov.w	r9, #1
 80048f6:	f8cd 800c 	str.w	r8, [sp, #12]
 80048fa:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8004a94 <_svfiprintf_r+0x1e4>
 80048fe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004902:	4623      	mov	r3, r4
 8004904:	469a      	mov	sl, r3
 8004906:	f813 2b01 	ldrb.w	r2, [r3], #1
 800490a:	b10a      	cbz	r2, 8004910 <_svfiprintf_r+0x60>
 800490c:	2a25      	cmp	r2, #37	@ 0x25
 800490e:	d1f9      	bne.n	8004904 <_svfiprintf_r+0x54>
 8004910:	ebba 0b04 	subs.w	fp, sl, r4
 8004914:	d00b      	beq.n	800492e <_svfiprintf_r+0x7e>
 8004916:	465b      	mov	r3, fp
 8004918:	4622      	mov	r2, r4
 800491a:	4629      	mov	r1, r5
 800491c:	4638      	mov	r0, r7
 800491e:	f7ff ff6b 	bl	80047f8 <__ssputs_r>
 8004922:	3001      	adds	r0, #1
 8004924:	f000 80a7 	beq.w	8004a76 <_svfiprintf_r+0x1c6>
 8004928:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800492a:	445a      	add	r2, fp
 800492c:	9209      	str	r2, [sp, #36]	@ 0x24
 800492e:	f89a 3000 	ldrb.w	r3, [sl]
 8004932:	2b00      	cmp	r3, #0
 8004934:	f000 809f 	beq.w	8004a76 <_svfiprintf_r+0x1c6>
 8004938:	2300      	movs	r3, #0
 800493a:	f04f 32ff 	mov.w	r2, #4294967295
 800493e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004942:	f10a 0a01 	add.w	sl, sl, #1
 8004946:	9304      	str	r3, [sp, #16]
 8004948:	9307      	str	r3, [sp, #28]
 800494a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800494e:	931a      	str	r3, [sp, #104]	@ 0x68
 8004950:	4654      	mov	r4, sl
 8004952:	2205      	movs	r2, #5
 8004954:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004958:	484e      	ldr	r0, [pc, #312]	@ (8004a94 <_svfiprintf_r+0x1e4>)
 800495a:	f000 fa5f 	bl	8004e1c <memchr>
 800495e:	9a04      	ldr	r2, [sp, #16]
 8004960:	b9d8      	cbnz	r0, 800499a <_svfiprintf_r+0xea>
 8004962:	06d0      	lsls	r0, r2, #27
 8004964:	bf44      	itt	mi
 8004966:	2320      	movmi	r3, #32
 8004968:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800496c:	0711      	lsls	r1, r2, #28
 800496e:	bf44      	itt	mi
 8004970:	232b      	movmi	r3, #43	@ 0x2b
 8004972:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004976:	f89a 3000 	ldrb.w	r3, [sl]
 800497a:	2b2a      	cmp	r3, #42	@ 0x2a
 800497c:	d015      	beq.n	80049aa <_svfiprintf_r+0xfa>
 800497e:	4654      	mov	r4, sl
 8004980:	2000      	movs	r0, #0
 8004982:	f04f 0c0a 	mov.w	ip, #10
 8004986:	9a07      	ldr	r2, [sp, #28]
 8004988:	4621      	mov	r1, r4
 800498a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800498e:	3b30      	subs	r3, #48	@ 0x30
 8004990:	2b09      	cmp	r3, #9
 8004992:	d94b      	bls.n	8004a2c <_svfiprintf_r+0x17c>
 8004994:	b1b0      	cbz	r0, 80049c4 <_svfiprintf_r+0x114>
 8004996:	9207      	str	r2, [sp, #28]
 8004998:	e014      	b.n	80049c4 <_svfiprintf_r+0x114>
 800499a:	eba0 0308 	sub.w	r3, r0, r8
 800499e:	fa09 f303 	lsl.w	r3, r9, r3
 80049a2:	4313      	orrs	r3, r2
 80049a4:	46a2      	mov	sl, r4
 80049a6:	9304      	str	r3, [sp, #16]
 80049a8:	e7d2      	b.n	8004950 <_svfiprintf_r+0xa0>
 80049aa:	9b03      	ldr	r3, [sp, #12]
 80049ac:	1d19      	adds	r1, r3, #4
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	9103      	str	r1, [sp, #12]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	bfbb      	ittet	lt
 80049b6:	425b      	neglt	r3, r3
 80049b8:	f042 0202 	orrlt.w	r2, r2, #2
 80049bc:	9307      	strge	r3, [sp, #28]
 80049be:	9307      	strlt	r3, [sp, #28]
 80049c0:	bfb8      	it	lt
 80049c2:	9204      	strlt	r2, [sp, #16]
 80049c4:	7823      	ldrb	r3, [r4, #0]
 80049c6:	2b2e      	cmp	r3, #46	@ 0x2e
 80049c8:	d10a      	bne.n	80049e0 <_svfiprintf_r+0x130>
 80049ca:	7863      	ldrb	r3, [r4, #1]
 80049cc:	2b2a      	cmp	r3, #42	@ 0x2a
 80049ce:	d132      	bne.n	8004a36 <_svfiprintf_r+0x186>
 80049d0:	9b03      	ldr	r3, [sp, #12]
 80049d2:	3402      	adds	r4, #2
 80049d4:	1d1a      	adds	r2, r3, #4
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	9203      	str	r2, [sp, #12]
 80049da:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80049de:	9305      	str	r3, [sp, #20]
 80049e0:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8004a98 <_svfiprintf_r+0x1e8>
 80049e4:	2203      	movs	r2, #3
 80049e6:	4650      	mov	r0, sl
 80049e8:	7821      	ldrb	r1, [r4, #0]
 80049ea:	f000 fa17 	bl	8004e1c <memchr>
 80049ee:	b138      	cbz	r0, 8004a00 <_svfiprintf_r+0x150>
 80049f0:	2240      	movs	r2, #64	@ 0x40
 80049f2:	9b04      	ldr	r3, [sp, #16]
 80049f4:	eba0 000a 	sub.w	r0, r0, sl
 80049f8:	4082      	lsls	r2, r0
 80049fa:	4313      	orrs	r3, r2
 80049fc:	3401      	adds	r4, #1
 80049fe:	9304      	str	r3, [sp, #16]
 8004a00:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004a04:	2206      	movs	r2, #6
 8004a06:	4825      	ldr	r0, [pc, #148]	@ (8004a9c <_svfiprintf_r+0x1ec>)
 8004a08:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004a0c:	f000 fa06 	bl	8004e1c <memchr>
 8004a10:	2800      	cmp	r0, #0
 8004a12:	d036      	beq.n	8004a82 <_svfiprintf_r+0x1d2>
 8004a14:	4b22      	ldr	r3, [pc, #136]	@ (8004aa0 <_svfiprintf_r+0x1f0>)
 8004a16:	bb1b      	cbnz	r3, 8004a60 <_svfiprintf_r+0x1b0>
 8004a18:	9b03      	ldr	r3, [sp, #12]
 8004a1a:	3307      	adds	r3, #7
 8004a1c:	f023 0307 	bic.w	r3, r3, #7
 8004a20:	3308      	adds	r3, #8
 8004a22:	9303      	str	r3, [sp, #12]
 8004a24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004a26:	4433      	add	r3, r6
 8004a28:	9309      	str	r3, [sp, #36]	@ 0x24
 8004a2a:	e76a      	b.n	8004902 <_svfiprintf_r+0x52>
 8004a2c:	460c      	mov	r4, r1
 8004a2e:	2001      	movs	r0, #1
 8004a30:	fb0c 3202 	mla	r2, ip, r2, r3
 8004a34:	e7a8      	b.n	8004988 <_svfiprintf_r+0xd8>
 8004a36:	2300      	movs	r3, #0
 8004a38:	f04f 0c0a 	mov.w	ip, #10
 8004a3c:	4619      	mov	r1, r3
 8004a3e:	3401      	adds	r4, #1
 8004a40:	9305      	str	r3, [sp, #20]
 8004a42:	4620      	mov	r0, r4
 8004a44:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004a48:	3a30      	subs	r2, #48	@ 0x30
 8004a4a:	2a09      	cmp	r2, #9
 8004a4c:	d903      	bls.n	8004a56 <_svfiprintf_r+0x1a6>
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d0c6      	beq.n	80049e0 <_svfiprintf_r+0x130>
 8004a52:	9105      	str	r1, [sp, #20]
 8004a54:	e7c4      	b.n	80049e0 <_svfiprintf_r+0x130>
 8004a56:	4604      	mov	r4, r0
 8004a58:	2301      	movs	r3, #1
 8004a5a:	fb0c 2101 	mla	r1, ip, r1, r2
 8004a5e:	e7f0      	b.n	8004a42 <_svfiprintf_r+0x192>
 8004a60:	ab03      	add	r3, sp, #12
 8004a62:	9300      	str	r3, [sp, #0]
 8004a64:	462a      	mov	r2, r5
 8004a66:	4638      	mov	r0, r7
 8004a68:	4b0e      	ldr	r3, [pc, #56]	@ (8004aa4 <_svfiprintf_r+0x1f4>)
 8004a6a:	a904      	add	r1, sp, #16
 8004a6c:	f3af 8000 	nop.w
 8004a70:	1c42      	adds	r2, r0, #1
 8004a72:	4606      	mov	r6, r0
 8004a74:	d1d6      	bne.n	8004a24 <_svfiprintf_r+0x174>
 8004a76:	89ab      	ldrh	r3, [r5, #12]
 8004a78:	065b      	lsls	r3, r3, #25
 8004a7a:	f53f af2d 	bmi.w	80048d8 <_svfiprintf_r+0x28>
 8004a7e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004a80:	e72c      	b.n	80048dc <_svfiprintf_r+0x2c>
 8004a82:	ab03      	add	r3, sp, #12
 8004a84:	9300      	str	r3, [sp, #0]
 8004a86:	462a      	mov	r2, r5
 8004a88:	4638      	mov	r0, r7
 8004a8a:	4b06      	ldr	r3, [pc, #24]	@ (8004aa4 <_svfiprintf_r+0x1f4>)
 8004a8c:	a904      	add	r1, sp, #16
 8004a8e:	f000 f87d 	bl	8004b8c <_printf_i>
 8004a92:	e7ed      	b.n	8004a70 <_svfiprintf_r+0x1c0>
 8004a94:	0800523a 	.word	0x0800523a
 8004a98:	08005240 	.word	0x08005240
 8004a9c:	08005244 	.word	0x08005244
 8004aa0:	00000000 	.word	0x00000000
 8004aa4:	080047f9 	.word	0x080047f9

08004aa8 <_printf_common>:
 8004aa8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004aac:	4616      	mov	r6, r2
 8004aae:	4698      	mov	r8, r3
 8004ab0:	688a      	ldr	r2, [r1, #8]
 8004ab2:	690b      	ldr	r3, [r1, #16]
 8004ab4:	4607      	mov	r7, r0
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	bfb8      	it	lt
 8004aba:	4613      	movlt	r3, r2
 8004abc:	6033      	str	r3, [r6, #0]
 8004abe:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004ac2:	460c      	mov	r4, r1
 8004ac4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004ac8:	b10a      	cbz	r2, 8004ace <_printf_common+0x26>
 8004aca:	3301      	adds	r3, #1
 8004acc:	6033      	str	r3, [r6, #0]
 8004ace:	6823      	ldr	r3, [r4, #0]
 8004ad0:	0699      	lsls	r1, r3, #26
 8004ad2:	bf42      	ittt	mi
 8004ad4:	6833      	ldrmi	r3, [r6, #0]
 8004ad6:	3302      	addmi	r3, #2
 8004ad8:	6033      	strmi	r3, [r6, #0]
 8004ada:	6825      	ldr	r5, [r4, #0]
 8004adc:	f015 0506 	ands.w	r5, r5, #6
 8004ae0:	d106      	bne.n	8004af0 <_printf_common+0x48>
 8004ae2:	f104 0a19 	add.w	sl, r4, #25
 8004ae6:	68e3      	ldr	r3, [r4, #12]
 8004ae8:	6832      	ldr	r2, [r6, #0]
 8004aea:	1a9b      	subs	r3, r3, r2
 8004aec:	42ab      	cmp	r3, r5
 8004aee:	dc2b      	bgt.n	8004b48 <_printf_common+0xa0>
 8004af0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004af4:	6822      	ldr	r2, [r4, #0]
 8004af6:	3b00      	subs	r3, #0
 8004af8:	bf18      	it	ne
 8004afa:	2301      	movne	r3, #1
 8004afc:	0692      	lsls	r2, r2, #26
 8004afe:	d430      	bmi.n	8004b62 <_printf_common+0xba>
 8004b00:	4641      	mov	r1, r8
 8004b02:	4638      	mov	r0, r7
 8004b04:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004b08:	47c8      	blx	r9
 8004b0a:	3001      	adds	r0, #1
 8004b0c:	d023      	beq.n	8004b56 <_printf_common+0xae>
 8004b0e:	6823      	ldr	r3, [r4, #0]
 8004b10:	6922      	ldr	r2, [r4, #16]
 8004b12:	f003 0306 	and.w	r3, r3, #6
 8004b16:	2b04      	cmp	r3, #4
 8004b18:	bf14      	ite	ne
 8004b1a:	2500      	movne	r5, #0
 8004b1c:	6833      	ldreq	r3, [r6, #0]
 8004b1e:	f04f 0600 	mov.w	r6, #0
 8004b22:	bf08      	it	eq
 8004b24:	68e5      	ldreq	r5, [r4, #12]
 8004b26:	f104 041a 	add.w	r4, r4, #26
 8004b2a:	bf08      	it	eq
 8004b2c:	1aed      	subeq	r5, r5, r3
 8004b2e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004b32:	bf08      	it	eq
 8004b34:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	bfc4      	itt	gt
 8004b3c:	1a9b      	subgt	r3, r3, r2
 8004b3e:	18ed      	addgt	r5, r5, r3
 8004b40:	42b5      	cmp	r5, r6
 8004b42:	d11a      	bne.n	8004b7a <_printf_common+0xd2>
 8004b44:	2000      	movs	r0, #0
 8004b46:	e008      	b.n	8004b5a <_printf_common+0xb2>
 8004b48:	2301      	movs	r3, #1
 8004b4a:	4652      	mov	r2, sl
 8004b4c:	4641      	mov	r1, r8
 8004b4e:	4638      	mov	r0, r7
 8004b50:	47c8      	blx	r9
 8004b52:	3001      	adds	r0, #1
 8004b54:	d103      	bne.n	8004b5e <_printf_common+0xb6>
 8004b56:	f04f 30ff 	mov.w	r0, #4294967295
 8004b5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b5e:	3501      	adds	r5, #1
 8004b60:	e7c1      	b.n	8004ae6 <_printf_common+0x3e>
 8004b62:	2030      	movs	r0, #48	@ 0x30
 8004b64:	18e1      	adds	r1, r4, r3
 8004b66:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004b6a:	1c5a      	adds	r2, r3, #1
 8004b6c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004b70:	4422      	add	r2, r4
 8004b72:	3302      	adds	r3, #2
 8004b74:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004b78:	e7c2      	b.n	8004b00 <_printf_common+0x58>
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	4622      	mov	r2, r4
 8004b7e:	4641      	mov	r1, r8
 8004b80:	4638      	mov	r0, r7
 8004b82:	47c8      	blx	r9
 8004b84:	3001      	adds	r0, #1
 8004b86:	d0e6      	beq.n	8004b56 <_printf_common+0xae>
 8004b88:	3601      	adds	r6, #1
 8004b8a:	e7d9      	b.n	8004b40 <_printf_common+0x98>

08004b8c <_printf_i>:
 8004b8c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004b90:	7e0f      	ldrb	r7, [r1, #24]
 8004b92:	4691      	mov	r9, r2
 8004b94:	2f78      	cmp	r7, #120	@ 0x78
 8004b96:	4680      	mov	r8, r0
 8004b98:	460c      	mov	r4, r1
 8004b9a:	469a      	mov	sl, r3
 8004b9c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004b9e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004ba2:	d807      	bhi.n	8004bb4 <_printf_i+0x28>
 8004ba4:	2f62      	cmp	r7, #98	@ 0x62
 8004ba6:	d80a      	bhi.n	8004bbe <_printf_i+0x32>
 8004ba8:	2f00      	cmp	r7, #0
 8004baa:	f000 80d1 	beq.w	8004d50 <_printf_i+0x1c4>
 8004bae:	2f58      	cmp	r7, #88	@ 0x58
 8004bb0:	f000 80b8 	beq.w	8004d24 <_printf_i+0x198>
 8004bb4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004bb8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004bbc:	e03a      	b.n	8004c34 <_printf_i+0xa8>
 8004bbe:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004bc2:	2b15      	cmp	r3, #21
 8004bc4:	d8f6      	bhi.n	8004bb4 <_printf_i+0x28>
 8004bc6:	a101      	add	r1, pc, #4	@ (adr r1, 8004bcc <_printf_i+0x40>)
 8004bc8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004bcc:	08004c25 	.word	0x08004c25
 8004bd0:	08004c39 	.word	0x08004c39
 8004bd4:	08004bb5 	.word	0x08004bb5
 8004bd8:	08004bb5 	.word	0x08004bb5
 8004bdc:	08004bb5 	.word	0x08004bb5
 8004be0:	08004bb5 	.word	0x08004bb5
 8004be4:	08004c39 	.word	0x08004c39
 8004be8:	08004bb5 	.word	0x08004bb5
 8004bec:	08004bb5 	.word	0x08004bb5
 8004bf0:	08004bb5 	.word	0x08004bb5
 8004bf4:	08004bb5 	.word	0x08004bb5
 8004bf8:	08004d37 	.word	0x08004d37
 8004bfc:	08004c63 	.word	0x08004c63
 8004c00:	08004cf1 	.word	0x08004cf1
 8004c04:	08004bb5 	.word	0x08004bb5
 8004c08:	08004bb5 	.word	0x08004bb5
 8004c0c:	08004d59 	.word	0x08004d59
 8004c10:	08004bb5 	.word	0x08004bb5
 8004c14:	08004c63 	.word	0x08004c63
 8004c18:	08004bb5 	.word	0x08004bb5
 8004c1c:	08004bb5 	.word	0x08004bb5
 8004c20:	08004cf9 	.word	0x08004cf9
 8004c24:	6833      	ldr	r3, [r6, #0]
 8004c26:	1d1a      	adds	r2, r3, #4
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	6032      	str	r2, [r6, #0]
 8004c2c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004c30:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004c34:	2301      	movs	r3, #1
 8004c36:	e09c      	b.n	8004d72 <_printf_i+0x1e6>
 8004c38:	6833      	ldr	r3, [r6, #0]
 8004c3a:	6820      	ldr	r0, [r4, #0]
 8004c3c:	1d19      	adds	r1, r3, #4
 8004c3e:	6031      	str	r1, [r6, #0]
 8004c40:	0606      	lsls	r6, r0, #24
 8004c42:	d501      	bpl.n	8004c48 <_printf_i+0xbc>
 8004c44:	681d      	ldr	r5, [r3, #0]
 8004c46:	e003      	b.n	8004c50 <_printf_i+0xc4>
 8004c48:	0645      	lsls	r5, r0, #25
 8004c4a:	d5fb      	bpl.n	8004c44 <_printf_i+0xb8>
 8004c4c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004c50:	2d00      	cmp	r5, #0
 8004c52:	da03      	bge.n	8004c5c <_printf_i+0xd0>
 8004c54:	232d      	movs	r3, #45	@ 0x2d
 8004c56:	426d      	negs	r5, r5
 8004c58:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004c5c:	230a      	movs	r3, #10
 8004c5e:	4858      	ldr	r0, [pc, #352]	@ (8004dc0 <_printf_i+0x234>)
 8004c60:	e011      	b.n	8004c86 <_printf_i+0xfa>
 8004c62:	6821      	ldr	r1, [r4, #0]
 8004c64:	6833      	ldr	r3, [r6, #0]
 8004c66:	0608      	lsls	r0, r1, #24
 8004c68:	f853 5b04 	ldr.w	r5, [r3], #4
 8004c6c:	d402      	bmi.n	8004c74 <_printf_i+0xe8>
 8004c6e:	0649      	lsls	r1, r1, #25
 8004c70:	bf48      	it	mi
 8004c72:	b2ad      	uxthmi	r5, r5
 8004c74:	2f6f      	cmp	r7, #111	@ 0x6f
 8004c76:	6033      	str	r3, [r6, #0]
 8004c78:	bf14      	ite	ne
 8004c7a:	230a      	movne	r3, #10
 8004c7c:	2308      	moveq	r3, #8
 8004c7e:	4850      	ldr	r0, [pc, #320]	@ (8004dc0 <_printf_i+0x234>)
 8004c80:	2100      	movs	r1, #0
 8004c82:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004c86:	6866      	ldr	r6, [r4, #4]
 8004c88:	2e00      	cmp	r6, #0
 8004c8a:	60a6      	str	r6, [r4, #8]
 8004c8c:	db05      	blt.n	8004c9a <_printf_i+0x10e>
 8004c8e:	6821      	ldr	r1, [r4, #0]
 8004c90:	432e      	orrs	r6, r5
 8004c92:	f021 0104 	bic.w	r1, r1, #4
 8004c96:	6021      	str	r1, [r4, #0]
 8004c98:	d04b      	beq.n	8004d32 <_printf_i+0x1a6>
 8004c9a:	4616      	mov	r6, r2
 8004c9c:	fbb5 f1f3 	udiv	r1, r5, r3
 8004ca0:	fb03 5711 	mls	r7, r3, r1, r5
 8004ca4:	5dc7      	ldrb	r7, [r0, r7]
 8004ca6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004caa:	462f      	mov	r7, r5
 8004cac:	42bb      	cmp	r3, r7
 8004cae:	460d      	mov	r5, r1
 8004cb0:	d9f4      	bls.n	8004c9c <_printf_i+0x110>
 8004cb2:	2b08      	cmp	r3, #8
 8004cb4:	d10b      	bne.n	8004cce <_printf_i+0x142>
 8004cb6:	6823      	ldr	r3, [r4, #0]
 8004cb8:	07df      	lsls	r7, r3, #31
 8004cba:	d508      	bpl.n	8004cce <_printf_i+0x142>
 8004cbc:	6923      	ldr	r3, [r4, #16]
 8004cbe:	6861      	ldr	r1, [r4, #4]
 8004cc0:	4299      	cmp	r1, r3
 8004cc2:	bfde      	ittt	le
 8004cc4:	2330      	movle	r3, #48	@ 0x30
 8004cc6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004cca:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004cce:	1b92      	subs	r2, r2, r6
 8004cd0:	6122      	str	r2, [r4, #16]
 8004cd2:	464b      	mov	r3, r9
 8004cd4:	4621      	mov	r1, r4
 8004cd6:	4640      	mov	r0, r8
 8004cd8:	f8cd a000 	str.w	sl, [sp]
 8004cdc:	aa03      	add	r2, sp, #12
 8004cde:	f7ff fee3 	bl	8004aa8 <_printf_common>
 8004ce2:	3001      	adds	r0, #1
 8004ce4:	d14a      	bne.n	8004d7c <_printf_i+0x1f0>
 8004ce6:	f04f 30ff 	mov.w	r0, #4294967295
 8004cea:	b004      	add	sp, #16
 8004cec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004cf0:	6823      	ldr	r3, [r4, #0]
 8004cf2:	f043 0320 	orr.w	r3, r3, #32
 8004cf6:	6023      	str	r3, [r4, #0]
 8004cf8:	2778      	movs	r7, #120	@ 0x78
 8004cfa:	4832      	ldr	r0, [pc, #200]	@ (8004dc4 <_printf_i+0x238>)
 8004cfc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004d00:	6823      	ldr	r3, [r4, #0]
 8004d02:	6831      	ldr	r1, [r6, #0]
 8004d04:	061f      	lsls	r7, r3, #24
 8004d06:	f851 5b04 	ldr.w	r5, [r1], #4
 8004d0a:	d402      	bmi.n	8004d12 <_printf_i+0x186>
 8004d0c:	065f      	lsls	r7, r3, #25
 8004d0e:	bf48      	it	mi
 8004d10:	b2ad      	uxthmi	r5, r5
 8004d12:	6031      	str	r1, [r6, #0]
 8004d14:	07d9      	lsls	r1, r3, #31
 8004d16:	bf44      	itt	mi
 8004d18:	f043 0320 	orrmi.w	r3, r3, #32
 8004d1c:	6023      	strmi	r3, [r4, #0]
 8004d1e:	b11d      	cbz	r5, 8004d28 <_printf_i+0x19c>
 8004d20:	2310      	movs	r3, #16
 8004d22:	e7ad      	b.n	8004c80 <_printf_i+0xf4>
 8004d24:	4826      	ldr	r0, [pc, #152]	@ (8004dc0 <_printf_i+0x234>)
 8004d26:	e7e9      	b.n	8004cfc <_printf_i+0x170>
 8004d28:	6823      	ldr	r3, [r4, #0]
 8004d2a:	f023 0320 	bic.w	r3, r3, #32
 8004d2e:	6023      	str	r3, [r4, #0]
 8004d30:	e7f6      	b.n	8004d20 <_printf_i+0x194>
 8004d32:	4616      	mov	r6, r2
 8004d34:	e7bd      	b.n	8004cb2 <_printf_i+0x126>
 8004d36:	6833      	ldr	r3, [r6, #0]
 8004d38:	6825      	ldr	r5, [r4, #0]
 8004d3a:	1d18      	adds	r0, r3, #4
 8004d3c:	6961      	ldr	r1, [r4, #20]
 8004d3e:	6030      	str	r0, [r6, #0]
 8004d40:	062e      	lsls	r6, r5, #24
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	d501      	bpl.n	8004d4a <_printf_i+0x1be>
 8004d46:	6019      	str	r1, [r3, #0]
 8004d48:	e002      	b.n	8004d50 <_printf_i+0x1c4>
 8004d4a:	0668      	lsls	r0, r5, #25
 8004d4c:	d5fb      	bpl.n	8004d46 <_printf_i+0x1ba>
 8004d4e:	8019      	strh	r1, [r3, #0]
 8004d50:	2300      	movs	r3, #0
 8004d52:	4616      	mov	r6, r2
 8004d54:	6123      	str	r3, [r4, #16]
 8004d56:	e7bc      	b.n	8004cd2 <_printf_i+0x146>
 8004d58:	6833      	ldr	r3, [r6, #0]
 8004d5a:	2100      	movs	r1, #0
 8004d5c:	1d1a      	adds	r2, r3, #4
 8004d5e:	6032      	str	r2, [r6, #0]
 8004d60:	681e      	ldr	r6, [r3, #0]
 8004d62:	6862      	ldr	r2, [r4, #4]
 8004d64:	4630      	mov	r0, r6
 8004d66:	f000 f859 	bl	8004e1c <memchr>
 8004d6a:	b108      	cbz	r0, 8004d70 <_printf_i+0x1e4>
 8004d6c:	1b80      	subs	r0, r0, r6
 8004d6e:	6060      	str	r0, [r4, #4]
 8004d70:	6863      	ldr	r3, [r4, #4]
 8004d72:	6123      	str	r3, [r4, #16]
 8004d74:	2300      	movs	r3, #0
 8004d76:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004d7a:	e7aa      	b.n	8004cd2 <_printf_i+0x146>
 8004d7c:	4632      	mov	r2, r6
 8004d7e:	4649      	mov	r1, r9
 8004d80:	4640      	mov	r0, r8
 8004d82:	6923      	ldr	r3, [r4, #16]
 8004d84:	47d0      	blx	sl
 8004d86:	3001      	adds	r0, #1
 8004d88:	d0ad      	beq.n	8004ce6 <_printf_i+0x15a>
 8004d8a:	6823      	ldr	r3, [r4, #0]
 8004d8c:	079b      	lsls	r3, r3, #30
 8004d8e:	d413      	bmi.n	8004db8 <_printf_i+0x22c>
 8004d90:	68e0      	ldr	r0, [r4, #12]
 8004d92:	9b03      	ldr	r3, [sp, #12]
 8004d94:	4298      	cmp	r0, r3
 8004d96:	bfb8      	it	lt
 8004d98:	4618      	movlt	r0, r3
 8004d9a:	e7a6      	b.n	8004cea <_printf_i+0x15e>
 8004d9c:	2301      	movs	r3, #1
 8004d9e:	4632      	mov	r2, r6
 8004da0:	4649      	mov	r1, r9
 8004da2:	4640      	mov	r0, r8
 8004da4:	47d0      	blx	sl
 8004da6:	3001      	adds	r0, #1
 8004da8:	d09d      	beq.n	8004ce6 <_printf_i+0x15a>
 8004daa:	3501      	adds	r5, #1
 8004dac:	68e3      	ldr	r3, [r4, #12]
 8004dae:	9903      	ldr	r1, [sp, #12]
 8004db0:	1a5b      	subs	r3, r3, r1
 8004db2:	42ab      	cmp	r3, r5
 8004db4:	dcf2      	bgt.n	8004d9c <_printf_i+0x210>
 8004db6:	e7eb      	b.n	8004d90 <_printf_i+0x204>
 8004db8:	2500      	movs	r5, #0
 8004dba:	f104 0619 	add.w	r6, r4, #25
 8004dbe:	e7f5      	b.n	8004dac <_printf_i+0x220>
 8004dc0:	0800524b 	.word	0x0800524b
 8004dc4:	0800525c 	.word	0x0800525c

08004dc8 <memmove>:
 8004dc8:	4288      	cmp	r0, r1
 8004dca:	b510      	push	{r4, lr}
 8004dcc:	eb01 0402 	add.w	r4, r1, r2
 8004dd0:	d902      	bls.n	8004dd8 <memmove+0x10>
 8004dd2:	4284      	cmp	r4, r0
 8004dd4:	4623      	mov	r3, r4
 8004dd6:	d807      	bhi.n	8004de8 <memmove+0x20>
 8004dd8:	1e43      	subs	r3, r0, #1
 8004dda:	42a1      	cmp	r1, r4
 8004ddc:	d008      	beq.n	8004df0 <memmove+0x28>
 8004dde:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004de2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004de6:	e7f8      	b.n	8004dda <memmove+0x12>
 8004de8:	4601      	mov	r1, r0
 8004dea:	4402      	add	r2, r0
 8004dec:	428a      	cmp	r2, r1
 8004dee:	d100      	bne.n	8004df2 <memmove+0x2a>
 8004df0:	bd10      	pop	{r4, pc}
 8004df2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004df6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004dfa:	e7f7      	b.n	8004dec <memmove+0x24>

08004dfc <_sbrk_r>:
 8004dfc:	b538      	push	{r3, r4, r5, lr}
 8004dfe:	2300      	movs	r3, #0
 8004e00:	4d05      	ldr	r5, [pc, #20]	@ (8004e18 <_sbrk_r+0x1c>)
 8004e02:	4604      	mov	r4, r0
 8004e04:	4608      	mov	r0, r1
 8004e06:	602b      	str	r3, [r5, #0]
 8004e08:	f7fc fe8a 	bl	8001b20 <_sbrk>
 8004e0c:	1c43      	adds	r3, r0, #1
 8004e0e:	d102      	bne.n	8004e16 <_sbrk_r+0x1a>
 8004e10:	682b      	ldr	r3, [r5, #0]
 8004e12:	b103      	cbz	r3, 8004e16 <_sbrk_r+0x1a>
 8004e14:	6023      	str	r3, [r4, #0]
 8004e16:	bd38      	pop	{r3, r4, r5, pc}
 8004e18:	20000528 	.word	0x20000528

08004e1c <memchr>:
 8004e1c:	4603      	mov	r3, r0
 8004e1e:	b510      	push	{r4, lr}
 8004e20:	b2c9      	uxtb	r1, r1
 8004e22:	4402      	add	r2, r0
 8004e24:	4293      	cmp	r3, r2
 8004e26:	4618      	mov	r0, r3
 8004e28:	d101      	bne.n	8004e2e <memchr+0x12>
 8004e2a:	2000      	movs	r0, #0
 8004e2c:	e003      	b.n	8004e36 <memchr+0x1a>
 8004e2e:	7804      	ldrb	r4, [r0, #0]
 8004e30:	3301      	adds	r3, #1
 8004e32:	428c      	cmp	r4, r1
 8004e34:	d1f6      	bne.n	8004e24 <memchr+0x8>
 8004e36:	bd10      	pop	{r4, pc}

08004e38 <memcpy>:
 8004e38:	440a      	add	r2, r1
 8004e3a:	4291      	cmp	r1, r2
 8004e3c:	f100 33ff 	add.w	r3, r0, #4294967295
 8004e40:	d100      	bne.n	8004e44 <memcpy+0xc>
 8004e42:	4770      	bx	lr
 8004e44:	b510      	push	{r4, lr}
 8004e46:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004e4a:	4291      	cmp	r1, r2
 8004e4c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004e50:	d1f9      	bne.n	8004e46 <memcpy+0xe>
 8004e52:	bd10      	pop	{r4, pc}

08004e54 <_realloc_r>:
 8004e54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e58:	4607      	mov	r7, r0
 8004e5a:	4614      	mov	r4, r2
 8004e5c:	460d      	mov	r5, r1
 8004e5e:	b921      	cbnz	r1, 8004e6a <_realloc_r+0x16>
 8004e60:	4611      	mov	r1, r2
 8004e62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004e66:	f7ff bc3b 	b.w	80046e0 <_malloc_r>
 8004e6a:	b92a      	cbnz	r2, 8004e78 <_realloc_r+0x24>
 8004e6c:	f7ff fbce 	bl	800460c <_free_r>
 8004e70:	4625      	mov	r5, r4
 8004e72:	4628      	mov	r0, r5
 8004e74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004e78:	f000 f81a 	bl	8004eb0 <_malloc_usable_size_r>
 8004e7c:	4284      	cmp	r4, r0
 8004e7e:	4606      	mov	r6, r0
 8004e80:	d802      	bhi.n	8004e88 <_realloc_r+0x34>
 8004e82:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004e86:	d8f4      	bhi.n	8004e72 <_realloc_r+0x1e>
 8004e88:	4621      	mov	r1, r4
 8004e8a:	4638      	mov	r0, r7
 8004e8c:	f7ff fc28 	bl	80046e0 <_malloc_r>
 8004e90:	4680      	mov	r8, r0
 8004e92:	b908      	cbnz	r0, 8004e98 <_realloc_r+0x44>
 8004e94:	4645      	mov	r5, r8
 8004e96:	e7ec      	b.n	8004e72 <_realloc_r+0x1e>
 8004e98:	42b4      	cmp	r4, r6
 8004e9a:	4622      	mov	r2, r4
 8004e9c:	4629      	mov	r1, r5
 8004e9e:	bf28      	it	cs
 8004ea0:	4632      	movcs	r2, r6
 8004ea2:	f7ff ffc9 	bl	8004e38 <memcpy>
 8004ea6:	4629      	mov	r1, r5
 8004ea8:	4638      	mov	r0, r7
 8004eaa:	f7ff fbaf 	bl	800460c <_free_r>
 8004eae:	e7f1      	b.n	8004e94 <_realloc_r+0x40>

08004eb0 <_malloc_usable_size_r>:
 8004eb0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004eb4:	1f18      	subs	r0, r3, #4
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	bfbc      	itt	lt
 8004eba:	580b      	ldrlt	r3, [r1, r0]
 8004ebc:	18c0      	addlt	r0, r0, r3
 8004ebe:	4770      	bx	lr

08004ec0 <_init>:
 8004ec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ec2:	bf00      	nop
 8004ec4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ec6:	bc08      	pop	{r3}
 8004ec8:	469e      	mov	lr, r3
 8004eca:	4770      	bx	lr

08004ecc <_fini>:
 8004ecc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ece:	bf00      	nop
 8004ed0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ed2:	bc08      	pop	{r3}
 8004ed4:	469e      	mov	lr, r3
 8004ed6:	4770      	bx	lr
