{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.75656,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79113,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0434407,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0515687,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0105723,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0515687,
	"finish__design__instance__count__class:antenna_cell": 108,
	"finish__design__instance__area__class:antenna_cell": 270.259,
	"finish__design__instance__count__class:clock_buffer": 405,
	"finish__design__instance__area__class:clock_buffer": 8658.3,
	"finish__design__instance__count__class:timing_repair_buffer": 1513,
	"finish__design__instance__area__class:timing_repair_buffer": 16747.3,
	"finish__design__instance__count__class:inverter": 658,
	"finish__design__instance__area__class:inverter": 2700.09,
	"finish__design__instance__count__class:clock_inverter": 189,
	"finish__design__instance__area__class:clock_inverter": 2038.2,
	"finish__design__instance__count__class:sequential_cell": 2787,
	"finish__design__instance__area__class:sequential_cell": 79248.5,
	"finish__design__instance__count__class:multi_input_combinational_cell": 11815,
	"finish__design__instance__area__class:multi_input_combinational_cell": 160229,
	"finish__design__instance__count": 17475,
	"finish__design__instance__area": 269891,
	"finish__timing__setup__tns": -197.768,
	"finish__timing__setup__ws": -3.06791,
	"finish__clock__skew__setup": 0.0940464,
	"finish__clock__skew__hold": 0.0940464,
	"finish__timing__drv__max_slew_limit": 0.0451994,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.828861,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 594,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.377532,
	"finish__power__switching__total": 0.477257,
	"finish__power__leakage__total": 1.06973e-07,
	"finish__power__total": 0.854789,
	"finish__design__io": 771,
	"finish__design__die__area": 393041,
	"finish__design__core__area": 388814,
	"finish__design__instance__count": 22672,
	"finish__design__instance__area": 276394,
	"finish__design__instance__count__stdcell": 22672,
	"finish__design__instance__area__stdcell": 276394,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.710864,
	"finish__design__instance__utilization__stdcell": 0.710864,
	"finish__design__rows": 229,
	"finish__design__rows:unithd": 229,
	"finish__design__sites": 310753,
	"finish__design__sites:unithd": 310753,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}