# Generate Verilog code
gen:
	sbt run

# Run the test
test:
	sbt test


