<!-- HTML header for doxygen 1.8.15-->
<!-- Remember to use version doxygen 1.8.15 +-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="robots" content="NOINDEX, NOFOLLOW" /> <!-- Prevent indexing by search engines -->
<title>Compute Library: src/common/cpuinfo/CpuIsaInfo.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="https://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <img alt="Compute Library" src="https://raw.githubusercontent.com/ARM-software/ComputeLibrary/gh-pages/ACL_logo.png" style="max-width: 100%;margin-top: 15px;margin-left: 10px"/>
  <td style="padding-left: 0.5em;">
   <div id="projectname">
   &#160;<span id="projectnumber">22.11</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('_cpu_isa_info_8cpp_source.xhtml','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">CpuIsaInfo.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_cpu_isa_info_8cpp.xhtml">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2021 Arm Limited.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * SPDX-License-Identifier: MIT</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * Permission is hereby granted, free of charge, to any person obtaining a copy</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * of this software and associated documentation files (the &quot;Software&quot;), to</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * deal in the Software without restriction, including without limitation the</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * rights to use, copy, modify, merge, publish, distribute, sublicense, and/or</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * sell copies of the Software, and to permit persons to whom the Software is</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * furnished to do so, subject to the following conditions:</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * The above copyright notice and this permission notice shall be included in all</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * copies or substantial portions of the Software.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * SOFTWARE.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="_cpu_isa_info_8h.xhtml">src/common/cpuinfo/CpuIsaInfo.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="_error_8h.xhtml">arm_compute/core/Error.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="_cpu_model_8h.xhtml">src/common/cpuinfo/CpuModel.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/* Arm Feature flags */</span></div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="_cpu_isa_info_8cpp.xhtml#a799d68596d8b96b9f41374c3e98beeba">   30</a></span>&#160;<span class="preprocessor">#define ARM_COMPUTE_CPU_FEATURE_HWCAP_HALF (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="_cpu_isa_info_8cpp.xhtml#aa94fa838ec994f56d56d252d54294454">   31</a></span>&#160;<span class="preprocessor">#define ARM_COMPUTE_CPU_FEATURE_HWCAP_NEON (1 &lt;&lt; 12)</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/* Arm64 Feature flags */</span></div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="_cpu_isa_info_8cpp.xhtml#aae6a95f1c66007df91264800d7bb337d">   34</a></span>&#160;<span class="preprocessor">#define ARM_COMPUTE_CPU_FEATURE_HWCAP_ASIMD (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="_cpu_isa_info_8cpp.xhtml#a65b778ecd3f4ba7ef80291b8e3bf0708">   35</a></span>&#160;<span class="preprocessor">#define ARM_COMPUTE_CPU_FEATURE_HWCAP_FPHP (1 &lt;&lt; 9)</span></div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="_cpu_isa_info_8cpp.xhtml#a8f4bb8e4d8ddbe9e9d523c5fa6d6432a">   36</a></span>&#160;<span class="preprocessor">#define ARM_COMPUTE_CPU_FEATURE_HWCAP_ASIMDHP (1 &lt;&lt; 10)</span></div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="_cpu_isa_info_8cpp.xhtml#ae484c85742c6134ec6bf8fc44e713f0b">   37</a></span>&#160;<span class="preprocessor">#define ARM_COMPUTE_CPU_FEATURE_HWCAP_ASIMDDP (1 &lt;&lt; 20)</span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="_cpu_isa_info_8cpp.xhtml#acd7caa2b971e01f4ad204b5cf6afbdd3">   38</a></span>&#160;<span class="preprocessor">#define ARM_COMPUTE_CPU_FEATURE_HWCAP_SVE (1 &lt;&lt; 22)</span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="_cpu_isa_info_8cpp.xhtml#af374137f61d8e4d370da2080bfcfe7f4">   39</a></span>&#160;<span class="preprocessor">#define ARM_COMPUTE_CPU_FEATURE_HWCAP2_SVE2 (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="_cpu_isa_info_8cpp.xhtml#a5f1c51c88899c5283db646e7f025ecaf">   40</a></span>&#160;<span class="preprocessor">#define ARM_COMPUTE_CPU_FEATURE_HWCAP2_SVEI8MM (1 &lt;&lt; 9)</span></div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="_cpu_isa_info_8cpp.xhtml#acb466f87bfa55bf8f82f4c57fda800ad">   41</a></span>&#160;<span class="preprocessor">#define ARM_COMPUTE_CPU_FEATURE_HWCAP2_SVEF32MM (1 &lt;&lt; 10)</span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="_cpu_isa_info_8cpp.xhtml#a8e8a193ebda55fff3d0cf9b79e549005">   42</a></span>&#160;<span class="preprocessor">#define ARM_COMPUTE_CPU_FEATURE_HWCAP2_SVEBF16 (1 &lt;&lt; 12)</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="_cpu_isa_info_8cpp.xhtml#a37950b7a4cd69257f761f3dcbf96538c">   43</a></span>&#160;<span class="preprocessor">#define ARM_COMPUTE_CPU_FEATURE_HWCAP2_I8MM (1 &lt;&lt; 13)</span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="_cpu_isa_info_8cpp.xhtml#addc61daa493e43ef956b30f81209a539">   44</a></span>&#160;<span class="preprocessor">#define ARM_COMPUTE_CPU_FEATURE_HWCAP2_BF16 (1 &lt;&lt; 14)</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacearm__compute.xhtml">arm_compute</a></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;{</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="keyword">namespace </span>cpuinfo</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;{</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="keyword">namespace</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;{</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="keyword">inline</span> <span class="keywordtype">bool</span> is_feature_supported(uint64_t features, uint64_t feature_mask)</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;{</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    <span class="keywordflow">return</span> (features &amp; feature_mask);</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;}</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#if defined(__arm__)</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="keywordtype">void</span> decode_hwcaps(CpuIsaInfo &amp;<a class="code" href="_n_e_fuse_batch_normalization_kernel_8cpp.xhtml#a1659171e98a705cddffe279eda7c17b8">isa</a>, <span class="keyword">const</span> uint32_t hwcaps, <span class="keyword">const</span> uint32_t hwcaps2)</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;{</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <a class="code" href="_error_8h.xhtml#a6dc630a6ae9cc063b3924bcea8dee9d6">ARM_COMPUTE_UNUSED</a>(hwcaps2);</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    isa.fp16 = is_feature_supported(hwcaps, <a class="code" href="_cpu_isa_info_8cpp.xhtml#a799d68596d8b96b9f41374c3e98beeba">ARM_COMPUTE_CPU_FEATURE_HWCAP_HALF</a>);</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    isa.neon = is_feature_supported(hwcaps, <a class="code" href="_cpu_isa_info_8cpp.xhtml#aa94fa838ec994f56d56d252d54294454">ARM_COMPUTE_CPU_FEATURE_HWCAP_NEON</a>);</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;}</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#elif defined(__aarch64__)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="keywordtype">void</span> decode_hwcaps(CpuIsaInfo &amp;isa, <span class="keyword">const</span> uint32_t hwcaps, <span class="keyword">const</span> uint32_t hwcaps2)</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;{</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <span class="comment">// High-level SIMD support</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    isa.neon = is_feature_supported(hwcaps, <a class="code" href="_cpu_isa_info_8cpp.xhtml#aae6a95f1c66007df91264800d7bb337d">ARM_COMPUTE_CPU_FEATURE_HWCAP_ASIMD</a>);</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    isa.sve  = is_feature_supported(hwcaps, <a class="code" href="_cpu_isa_info_8cpp.xhtml#acd7caa2b971e01f4ad204b5cf6afbdd3">ARM_COMPUTE_CPU_FEATURE_HWCAP_SVE</a>);</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    isa.sve2 = is_feature_supported(hwcaps2, <a class="code" href="_cpu_isa_info_8cpp.xhtml#af374137f61d8e4d370da2080bfcfe7f4">ARM_COMPUTE_CPU_FEATURE_HWCAP2_SVE2</a>);</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <span class="comment">// Data-type support</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    isa.fp16    = is_feature_supported(hwcaps, <a class="code" href="_cpu_isa_info_8cpp.xhtml#a65b778ecd3f4ba7ef80291b8e3bf0708">ARM_COMPUTE_CPU_FEATURE_HWCAP_FPHP</a> | <a class="code" href="_cpu_isa_info_8cpp.xhtml#a8f4bb8e4d8ddbe9e9d523c5fa6d6432a">ARM_COMPUTE_CPU_FEATURE_HWCAP_ASIMDHP</a>);</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    isa.bf16    = is_feature_supported(hwcaps2, <a class="code" href="_cpu_isa_info_8cpp.xhtml#addc61daa493e43ef956b30f81209a539">ARM_COMPUTE_CPU_FEATURE_HWCAP2_BF16</a>);</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    isa.svebf16 = is_feature_supported(hwcaps2, <a class="code" href="_cpu_isa_info_8cpp.xhtml#a8e8a193ebda55fff3d0cf9b79e549005">ARM_COMPUTE_CPU_FEATURE_HWCAP2_SVEBF16</a>);</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <span class="comment">// Instruction extensions</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    isa.dot      = is_feature_supported(hwcaps, <a class="code" href="_cpu_isa_info_8cpp.xhtml#ae484c85742c6134ec6bf8fc44e713f0b">ARM_COMPUTE_CPU_FEATURE_HWCAP_ASIMDDP</a>);</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    isa.i8mm     = is_feature_supported(hwcaps2, <a class="code" href="_cpu_isa_info_8cpp.xhtml#a37950b7a4cd69257f761f3dcbf96538c">ARM_COMPUTE_CPU_FEATURE_HWCAP2_I8MM</a>);</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    isa.svei8mm  = is_feature_supported(hwcaps2, <a class="code" href="_cpu_isa_info_8cpp.xhtml#a5f1c51c88899c5283db646e7f025ecaf">ARM_COMPUTE_CPU_FEATURE_HWCAP2_SVEI8MM</a>);</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    isa.svef32mm = is_feature_supported(hwcaps2, <a class="code" href="_cpu_isa_info_8cpp.xhtml#acb466f87bfa55bf8f82f4c57fda800ad">ARM_COMPUTE_CPU_FEATURE_HWCAP2_SVEF32MM</a>);</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;}</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#else  </span><span class="comment">/* defined(__aarch64__) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="keywordtype">void</span> decode_hwcaps(CpuIsaInfo &amp;isa, <span class="keyword">const</span> uint32_t hwcaps, <span class="keyword">const</span> uint32_t hwcaps2)</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;{</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    <a class="code" href="_error_8h.xhtml#a6dc630a6ae9cc063b3924bcea8dee9d6">ARM_COMPUTE_UNUSED</a>(isa, hwcaps, hwcaps2);</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;}</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined(__aarch64__) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="keywordtype">void</span> decode_regs(CpuIsaInfo &amp;isa, <span class="keyword">const</span> uint64_t isar0, <span class="keyword">const</span> uint64_t isar1, <span class="keyword">const</span> uint64_t pfr0, <span class="keyword">const</span> uint64_t svefr0)</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;{</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <span class="keyword">auto</span> <a class="code" href="namespacearm__conv_1_1pooling.xhtml#a6b83db4cc0278aff2e41048195fea7c4">is_supported</a> = [](uint64_t feature_reg, uint8_t feature_pos) -&gt; <span class="keywordtype">bool</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    {</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        <span class="keywordflow">return</span> ((feature_reg &gt;&gt; feature_pos) &amp; 0xf);</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    };</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="comment">// High-level SIMD support</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    isa.sve  = <a class="code" href="namespacearm__conv_1_1pooling.xhtml#a6b83db4cc0278aff2e41048195fea7c4">is_supported</a>(pfr0, 32);</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    isa.sve2 = <a class="code" href="namespacearm__conv_1_1pooling.xhtml#a6b83db4cc0278aff2e41048195fea7c4">is_supported</a>(svefr0, 0);</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <span class="comment">// Data-type support</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    isa.fp16    = <a class="code" href="namespacearm__conv_1_1pooling.xhtml#a6b83db4cc0278aff2e41048195fea7c4">is_supported</a>(pfr0, 16);</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    isa.bf16    = <a class="code" href="namespacearm__conv_1_1pooling.xhtml#a6b83db4cc0278aff2e41048195fea7c4">is_supported</a>(isar1, 44);</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    isa.svebf16 = <a class="code" href="namespacearm__conv_1_1pooling.xhtml#a6b83db4cc0278aff2e41048195fea7c4">is_supported</a>(svefr0, 20);</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <span class="comment">// Instruction extensions</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    isa.dot      = <a class="code" href="namespacearm__conv_1_1pooling.xhtml#a6b83db4cc0278aff2e41048195fea7c4">is_supported</a>(isar0, 44);</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    isa.i8mm     = <a class="code" href="namespacearm__conv_1_1pooling.xhtml#a6b83db4cc0278aff2e41048195fea7c4">is_supported</a>(isar1, 48);</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    isa.svei8mm  = <a class="code" href="namespacearm__conv_1_1pooling.xhtml#a6b83db4cc0278aff2e41048195fea7c4">is_supported</a>(svefr0, 44);</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    isa.svef32mm = <a class="code" href="namespacearm__conv_1_1pooling.xhtml#a6b83db4cc0278aff2e41048195fea7c4">is_supported</a>(svefr0, 52);</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;}</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">/** Handle features from allow-listed models in case of problematic kernels</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment"> * @param[in, out] isa   ISA to update</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment"> * @param[in]      model CPU model type</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="keywordtype">void</span> allowlisted_model_features(CpuIsaInfo &amp;isa, <a class="code" href="namespacearm__compute_1_1cpuinfo.xhtml#a720e47e8a41ea0be30c84d7b823cda31">CpuModel</a> model)</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;{</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <span class="keywordflow">if</span>(isa.dot == <span class="keyword">false</span>)</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    {</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        isa.dot = <a class="code" href="namespacearm__compute_1_1cpuinfo.xhtml#a5e26897fb7a2bbc90743bd9f4839befa">model_supports_dot</a>(model);</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    }</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <span class="keywordflow">if</span>(isa.fp16 == <span class="keyword">false</span>)</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    {</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        isa.fp16 = <a class="code" href="namespacearm__compute_1_1cpuinfo.xhtml#ad074222de6568d252c109c49c90c3568">model_supports_fp16</a>(model);</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    }</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;}</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;} <span class="comment">// namespace</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="namespacearm__compute_1_1cpuinfo.xhtml#a9abbd59830c6b78524e28478b2f78208">  131</a></span>&#160;<a class="code" href="structarm__compute_1_1cpuinfo_1_1_cpu_isa_info.xhtml">CpuIsaInfo</a> <a class="code" href="namespacearm__compute_1_1cpuinfo.xhtml#a9abbd59830c6b78524e28478b2f78208">init_cpu_isa_from_hwcaps</a>(uint32_t hwcaps, uint32_t hwcaps2, uint32_t midr)</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;{</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <a class="code" href="structarm__compute_1_1cpuinfo_1_1_cpu_isa_info.xhtml">CpuIsaInfo</a> <a class="code" href="_n_e_fuse_batch_normalization_kernel_8cpp.xhtml#a1659171e98a705cddffe279eda7c17b8">isa</a>;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    decode_hwcaps(isa, hwcaps, hwcaps2);</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <span class="keyword">const</span> <a class="code" href="namespacearm__compute.xhtml#aa41d7415a5386798147cccae2333d5d4">CpuModel</a> model = <a class="code" href="namespacearm__compute_1_1cpuinfo.xhtml#ac48afee48f0c8e4b0e0be117385694d7">midr_to_model</a>(midr);</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    allowlisted_model_features(isa, model);</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="_n_e_fuse_batch_normalization_kernel_8cpp.xhtml#a1659171e98a705cddffe279eda7c17b8">isa</a>;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;}</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="namespacearm__compute_1_1cpuinfo.xhtml#af9f330aea877a3ee086032da587732d6">  143</a></span>&#160;<a class="code" href="structarm__compute_1_1cpuinfo_1_1_cpu_isa_info.xhtml">CpuIsaInfo</a> <a class="code" href="namespacearm__compute_1_1cpuinfo.xhtml#af9f330aea877a3ee086032da587732d6">init_cpu_isa_from_regs</a>(uint64_t isar0, uint64_t isar1, uint64_t pfr0, uint64_t svefr0, uint64_t midr)</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;{</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <a class="code" href="structarm__compute_1_1cpuinfo_1_1_cpu_isa_info.xhtml">CpuIsaInfo</a> <a class="code" href="_n_e_fuse_batch_normalization_kernel_8cpp.xhtml#a1659171e98a705cddffe279eda7c17b8">isa</a>;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    decode_regs(isa, isar0, isar1, pfr0, svefr0);</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <span class="keyword">const</span> <a class="code" href="namespacearm__compute.xhtml#aa41d7415a5386798147cccae2333d5d4">CpuModel</a> model = <a class="code" href="namespacearm__compute_1_1cpuinfo.xhtml#ac48afee48f0c8e4b0e0be117385694d7">midr_to_model</a>(midr);</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    allowlisted_model_features(isa, model);</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="_n_e_fuse_batch_normalization_kernel_8cpp.xhtml#a1659171e98a705cddffe279eda7c17b8">isa</a>;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;}</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;} <span class="comment">// namespace cpuinfo</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;} <span class="comment">// namespace arm_compute</span></div><div class="ttc" id="_cpu_isa_info_8cpp_xhtml_a37950b7a4cd69257f761f3dcbf96538c"><div class="ttname"><a href="_cpu_isa_info_8cpp.xhtml#a37950b7a4cd69257f761f3dcbf96538c">ARM_COMPUTE_CPU_FEATURE_HWCAP2_I8MM</a></div><div class="ttdeci">#define ARM_COMPUTE_CPU_FEATURE_HWCAP2_I8MM</div><div class="ttdef"><b>Definition:</b> <a href="_cpu_isa_info_8cpp_source.xhtml#l00043">CpuIsaInfo.cpp:43</a></div></div>
<div class="ttc" id="_cpu_model_8h_xhtml"><div class="ttname"><a href="_cpu_model_8h.xhtml">CpuModel.h</a></div></div>
<div class="ttc" id="_cpu_isa_info_8cpp_xhtml_a799d68596d8b96b9f41374c3e98beeba"><div class="ttname"><a href="_cpu_isa_info_8cpp.xhtml#a799d68596d8b96b9f41374c3e98beeba">ARM_COMPUTE_CPU_FEATURE_HWCAP_HALF</a></div><div class="ttdeci">#define ARM_COMPUTE_CPU_FEATURE_HWCAP_HALF</div><div class="ttdef"><b>Definition:</b> <a href="_cpu_isa_info_8cpp_source.xhtml#l00030">CpuIsaInfo.cpp:30</a></div></div>
<div class="ttc" id="_cpu_isa_info_8cpp_xhtml_a5f1c51c88899c5283db646e7f025ecaf"><div class="ttname"><a href="_cpu_isa_info_8cpp.xhtml#a5f1c51c88899c5283db646e7f025ecaf">ARM_COMPUTE_CPU_FEATURE_HWCAP2_SVEI8MM</a></div><div class="ttdeci">#define ARM_COMPUTE_CPU_FEATURE_HWCAP2_SVEI8MM</div><div class="ttdef"><b>Definition:</b> <a href="_cpu_isa_info_8cpp_source.xhtml#l00040">CpuIsaInfo.cpp:40</a></div></div>
<div class="ttc" id="_cpu_isa_info_8cpp_xhtml_af374137f61d8e4d370da2080bfcfe7f4"><div class="ttname"><a href="_cpu_isa_info_8cpp.xhtml#af374137f61d8e4d370da2080bfcfe7f4">ARM_COMPUTE_CPU_FEATURE_HWCAP2_SVE2</a></div><div class="ttdeci">#define ARM_COMPUTE_CPU_FEATURE_HWCAP2_SVE2</div><div class="ttdef"><b>Definition:</b> <a href="_cpu_isa_info_8cpp_source.xhtml#l00039">CpuIsaInfo.cpp:39</a></div></div>
<div class="ttc" id="namespacearm__compute_1_1cpuinfo_xhtml_a720e47e8a41ea0be30c84d7b823cda31"><div class="ttname"><a href="namespacearm__compute_1_1cpuinfo.xhtml#a720e47e8a41ea0be30c84d7b823cda31">arm_compute::cpuinfo::CpuModel</a></div><div class="ttdeci">arm_compute::CPUModel CpuModel</div><div class="ttdef"><b>Definition:</b> <a href="_cpu_model_8h_source.xhtml#l00036">CpuModel.h:36</a></div></div>
<div class="ttc" id="namespacearm__conv_1_1pooling_xhtml_a6b83db4cc0278aff2e41048195fea7c4"><div class="ttname"><a href="namespacearm__conv_1_1pooling.xhtml#a6b83db4cc0278aff2e41048195fea7c4">arm_conv::pooling::is_supported</a></div><div class="ttdeci">bool is_supported(const PoolingArgs &amp;args, const Nothing &amp;)</div><div class="ttdef"><b>Definition:</b> <a href="pooling__implementation_8hpp_source.xhtml#l00103">pooling_implementation.hpp:103</a></div></div>
<div class="ttc" id="namespacearm__compute_xhtml_aa41d7415a5386798147cccae2333d5d4"><div class="ttname"><a href="namespacearm__compute.xhtml#aa41d7415a5386798147cccae2333d5d4">arm_compute::CPUModel</a></div><div class="ttdeci">CPUModel</div><div class="ttdoc">CPU models types. </div><div class="ttdef"><b>Definition:</b> <a href="_c_p_p_types_8h_source.xhtml#l00058">CPPTypes.h:58</a></div></div>
<div class="ttc" id="_cpu_isa_info_8cpp_xhtml_a8e8a193ebda55fff3d0cf9b79e549005"><div class="ttname"><a href="_cpu_isa_info_8cpp.xhtml#a8e8a193ebda55fff3d0cf9b79e549005">ARM_COMPUTE_CPU_FEATURE_HWCAP2_SVEBF16</a></div><div class="ttdeci">#define ARM_COMPUTE_CPU_FEATURE_HWCAP2_SVEBF16</div><div class="ttdef"><b>Definition:</b> <a href="_cpu_isa_info_8cpp_source.xhtml#l00042">CpuIsaInfo.cpp:42</a></div></div>
<div class="ttc" id="_cpu_isa_info_8cpp_xhtml_a8f4bb8e4d8ddbe9e9d523c5fa6d6432a"><div class="ttname"><a href="_cpu_isa_info_8cpp.xhtml#a8f4bb8e4d8ddbe9e9d523c5fa6d6432a">ARM_COMPUTE_CPU_FEATURE_HWCAP_ASIMDHP</a></div><div class="ttdeci">#define ARM_COMPUTE_CPU_FEATURE_HWCAP_ASIMDHP</div><div class="ttdef"><b>Definition:</b> <a href="_cpu_isa_info_8cpp_source.xhtml#l00036">CpuIsaInfo.cpp:36</a></div></div>
<div class="ttc" id="_n_e_fuse_batch_normalization_kernel_8cpp_xhtml_a1659171e98a705cddffe279eda7c17b8"><div class="ttname"><a href="_n_e_fuse_batch_normalization_kernel_8cpp.xhtml#a1659171e98a705cddffe279eda7c17b8">isa</a></div><div class="ttdeci">cpuinfo::CpuIsaInfo isa</div><div class="ttdef"><b>Definition:</b> <a href="_n_e_fuse_batch_normalization_kernel_8cpp_source.xhtml#l00051">NEFuseBatchNormalizationKernel.cpp:51</a></div></div>
<div class="ttc" id="namespacearm__compute_xhtml"><div class="ttname"><a href="namespacearm__compute.xhtml">arm_compute</a></div><div class="ttdoc">Copyright (c) 2017-2022 Arm Limited. </div><div class="ttdef"><b>Definition:</b> <a href="introduction_8dox_source.xhtml#l00024">introduction.dox:24</a></div></div>
<div class="ttc" id="namespacearm__compute_1_1cpuinfo_xhtml_ad074222de6568d252c109c49c90c3568"><div class="ttname"><a href="namespacearm__compute_1_1cpuinfo.xhtml#ad074222de6568d252c109c49c90c3568">arm_compute::cpuinfo::model_supports_fp16</a></div><div class="ttdeci">bool model_supports_fp16(CpuModel model)</div><div class="ttdoc">Check if a model supports half-precision floating point arithmetic. </div><div class="ttdef"><b>Definition:</b> <a href="_cpu_model_8cpp_source.xhtml#l00046">CpuModel.cpp:46</a></div></div>
<div class="ttc" id="structarm__compute_1_1cpuinfo_1_1_cpu_isa_info_xhtml"><div class="ttname"><a href="structarm__compute_1_1cpuinfo_1_1_cpu_isa_info.xhtml">arm_compute::cpuinfo::CpuIsaInfo</a></div><div class="ttdoc">CPU ISA (Instruction Set Architecture) information. </div><div class="ttdef"><b>Definition:</b> <a href="_cpu_isa_info_8h_source.xhtml#l00037">CpuIsaInfo.h:37</a></div></div>
<div class="ttc" id="namespacearm__compute_1_1cpuinfo_xhtml_a5e26897fb7a2bbc90743bd9f4839befa"><div class="ttname"><a href="namespacearm__compute_1_1cpuinfo.xhtml#a5e26897fb7a2bbc90743bd9f4839befa">arm_compute::cpuinfo::model_supports_dot</a></div><div class="ttdeci">bool model_supports_dot(CpuModel model)</div><div class="ttdoc">Check if a model supports dot product. </div><div class="ttdef"><b>Definition:</b> <a href="_cpu_model_8cpp_source.xhtml#l00063">CpuModel.cpp:63</a></div></div>
<div class="ttc" id="_error_8h_xhtml_a6dc630a6ae9cc063b3924bcea8dee9d6"><div class="ttname"><a href="_error_8h.xhtml#a6dc630a6ae9cc063b3924bcea8dee9d6">ARM_COMPUTE_UNUSED</a></div><div class="ttdeci">#define ARM_COMPUTE_UNUSED(...)</div><div class="ttdoc">To avoid unused variables warnings. </div><div class="ttdef"><b>Definition:</b> <a href="_error_8h_source.xhtml#l00152">Error.h:152</a></div></div>
<div class="ttc" id="_cpu_isa_info_8h_xhtml"><div class="ttname"><a href="_cpu_isa_info_8h.xhtml">CpuIsaInfo.h</a></div></div>
<div class="ttc" id="_cpu_isa_info_8cpp_xhtml_acd7caa2b971e01f4ad204b5cf6afbdd3"><div class="ttname"><a href="_cpu_isa_info_8cpp.xhtml#acd7caa2b971e01f4ad204b5cf6afbdd3">ARM_COMPUTE_CPU_FEATURE_HWCAP_SVE</a></div><div class="ttdeci">#define ARM_COMPUTE_CPU_FEATURE_HWCAP_SVE</div><div class="ttdef"><b>Definition:</b> <a href="_cpu_isa_info_8cpp_source.xhtml#l00038">CpuIsaInfo.cpp:38</a></div></div>
<div class="ttc" id="namespacearm__compute_1_1cpuinfo_xhtml_a9abbd59830c6b78524e28478b2f78208"><div class="ttname"><a href="namespacearm__compute_1_1cpuinfo.xhtml#a9abbd59830c6b78524e28478b2f78208">arm_compute::cpuinfo::init_cpu_isa_from_hwcaps</a></div><div class="ttdeci">CpuIsaInfo init_cpu_isa_from_hwcaps(uint32_t hwcaps, uint32_t hwcaps2, uint32_t midr)</div><div class="ttdoc">Identify ISA related information through system information. </div><div class="ttdef"><b>Definition:</b> <a href="_cpu_isa_info_8cpp_source.xhtml#l00131">CpuIsaInfo.cpp:131</a></div></div>
<div class="ttc" id="_cpu_isa_info_8cpp_xhtml_ae484c85742c6134ec6bf8fc44e713f0b"><div class="ttname"><a href="_cpu_isa_info_8cpp.xhtml#ae484c85742c6134ec6bf8fc44e713f0b">ARM_COMPUTE_CPU_FEATURE_HWCAP_ASIMDDP</a></div><div class="ttdeci">#define ARM_COMPUTE_CPU_FEATURE_HWCAP_ASIMDDP</div><div class="ttdef"><b>Definition:</b> <a href="_cpu_isa_info_8cpp_source.xhtml#l00037">CpuIsaInfo.cpp:37</a></div></div>
<div class="ttc" id="_cpu_isa_info_8cpp_xhtml_aa94fa838ec994f56d56d252d54294454"><div class="ttname"><a href="_cpu_isa_info_8cpp.xhtml#aa94fa838ec994f56d56d252d54294454">ARM_COMPUTE_CPU_FEATURE_HWCAP_NEON</a></div><div class="ttdeci">#define ARM_COMPUTE_CPU_FEATURE_HWCAP_NEON</div><div class="ttdef"><b>Definition:</b> <a href="_cpu_isa_info_8cpp_source.xhtml#l00031">CpuIsaInfo.cpp:31</a></div></div>
<div class="ttc" id="_error_8h_xhtml"><div class="ttname"><a href="_error_8h.xhtml">Error.h</a></div></div>
<div class="ttc" id="_cpu_isa_info_8cpp_xhtml_acb466f87bfa55bf8f82f4c57fda800ad"><div class="ttname"><a href="_cpu_isa_info_8cpp.xhtml#acb466f87bfa55bf8f82f4c57fda800ad">ARM_COMPUTE_CPU_FEATURE_HWCAP2_SVEF32MM</a></div><div class="ttdeci">#define ARM_COMPUTE_CPU_FEATURE_HWCAP2_SVEF32MM</div><div class="ttdef"><b>Definition:</b> <a href="_cpu_isa_info_8cpp_source.xhtml#l00041">CpuIsaInfo.cpp:41</a></div></div>
<div class="ttc" id="_cpu_isa_info_8cpp_xhtml_aae6a95f1c66007df91264800d7bb337d"><div class="ttname"><a href="_cpu_isa_info_8cpp.xhtml#aae6a95f1c66007df91264800d7bb337d">ARM_COMPUTE_CPU_FEATURE_HWCAP_ASIMD</a></div><div class="ttdeci">#define ARM_COMPUTE_CPU_FEATURE_HWCAP_ASIMD</div><div class="ttdef"><b>Definition:</b> <a href="_cpu_isa_info_8cpp_source.xhtml#l00034">CpuIsaInfo.cpp:34</a></div></div>
<div class="ttc" id="_cpu_isa_info_8cpp_xhtml_a65b778ecd3f4ba7ef80291b8e3bf0708"><div class="ttname"><a href="_cpu_isa_info_8cpp.xhtml#a65b778ecd3f4ba7ef80291b8e3bf0708">ARM_COMPUTE_CPU_FEATURE_HWCAP_FPHP</a></div><div class="ttdeci">#define ARM_COMPUTE_CPU_FEATURE_HWCAP_FPHP</div><div class="ttdef"><b>Definition:</b> <a href="_cpu_isa_info_8cpp_source.xhtml#l00035">CpuIsaInfo.cpp:35</a></div></div>
<div class="ttc" id="_cpu_isa_info_8cpp_xhtml_addc61daa493e43ef956b30f81209a539"><div class="ttname"><a href="_cpu_isa_info_8cpp.xhtml#addc61daa493e43ef956b30f81209a539">ARM_COMPUTE_CPU_FEATURE_HWCAP2_BF16</a></div><div class="ttdeci">#define ARM_COMPUTE_CPU_FEATURE_HWCAP2_BF16</div><div class="ttdef"><b>Definition:</b> <a href="_cpu_isa_info_8cpp_source.xhtml#l00044">CpuIsaInfo.cpp:44</a></div></div>
<div class="ttc" id="namespacearm__compute_1_1cpuinfo_xhtml_af9f330aea877a3ee086032da587732d6"><div class="ttname"><a href="namespacearm__compute_1_1cpuinfo.xhtml#af9f330aea877a3ee086032da587732d6">arm_compute::cpuinfo::init_cpu_isa_from_regs</a></div><div class="ttdeci">CpuIsaInfo init_cpu_isa_from_regs(uint64_t isar0, uint64_t isar1, uint64_t pfr0, uint64_t svefr0, uint64_t midr)</div><div class="ttdoc">Identify ISA related information through register information. </div><div class="ttdef"><b>Definition:</b> <a href="_cpu_isa_info_8cpp_source.xhtml#l00143">CpuIsaInfo.cpp:143</a></div></div>
<div class="ttc" id="namespacearm__compute_1_1cpuinfo_xhtml_ac48afee48f0c8e4b0e0be117385694d7"><div class="ttname"><a href="namespacearm__compute_1_1cpuinfo.xhtml#ac48afee48f0c8e4b0e0be117385694d7">arm_compute::cpuinfo::midr_to_model</a></div><div class="ttdeci">CpuModel midr_to_model(uint32_t midr)</div><div class="ttdoc">Extract the model type from the MIDR value. </div><div class="ttdef"><b>Definition:</b> <a href="_cpu_model_8cpp_source.xhtml#l00078">CpuModel.cpp:78</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_fdedb0aba14d44ce9d99bc100e026e6a.xhtml">common</a></li><li class="navelem"><a class="el" href="dir_6af2047187e4f1498fa09099c58202d5.xhtml">cpuinfo</a></li><li class="navelem"><a class="el" href="_cpu_isa_info_8cpp.xhtml">CpuIsaInfo.cpp</a></li>
    <li class="footer">Generated on Fri Nov 18 2022 10:56:49 for Compute Library by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
