# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
# Copyright (C) 2021 Texas Instruments Incorporated - http://www.ti.com/
%YAML 1.2
---
$id: "http://devicetree.org/schemas/pci/ti,am65-pci-host.yaml#"
$schema: "http://devicetree.org/meta-schemas/core.yaml#"

title: TI AM65 PCI Host

maintainers:
  - Kishon Vijay Abraham I <kishon@ti.com>

allOf:
  - $ref: /schemas/pci/pci-bus.yaml#

properties:
  compatible:
    enum:
      - ti,am654-pcie-rc

  reg:
    maxItems: 4

  reg-names:
    items:
      - const: app
      - const: dbics
      - const: config
      - const: atu

  power-domains:
    maxItems: 1

  ti,syscon-pcie-id:
    description: Phandle to the SYSCON entry required for getting PCIe device/vendor ID
    $ref: /schemas/types.yaml#/definitions/phandle

  ti,syscon-pcie-mode:
    description: Phandle to the SYSCON entry required for configuring PCIe in RC or EP mode.
    $ref: /schemas/types.yaml#/definitions/phandle

  phys:
    description:
      One per lane if more than one in the list. If only one PHY listed it must
      manage all lanes.
    minItems: 1
    maxItems: 16

  phy-names:
    items:
      - const: pcie-phy0

  msi-map: true

  dma-coherent: true

patternProperties:
  interrupt-controller:
    type: object
    description: interrupt controller to handle legacy interrupts.

required:
  - compatible
  - reg
  - reg-names
  - max-link-speed
  - num-lanes
  - power-domains
  - ti,syscon-pcie-id
  - ti,syscon-pcie-mode
  - msi-map
  - ranges
  - reset-gpios
  - phys
  - phy-names
  - dma-coherent

unevaluatedProperties: false

examples:
  - |
    #include <dt-bindings/interrupt-controller/arm-gic.h>
    #include <dt-bindings/interrupt-controller/irq.h>
    #include <dt-bindings/soc/ti,sci_pm_domain.h>
    #include <dt-bindings/gpio/gpio.h>
    #include <dt-bindings/phy/phy.h>

    bus {
        #address-cells = <2>;
        #size-cells = <2>;

        pcie0_rc: pcie@5500000 {
                compatible = "ti,am654-pcie-rc";
                reg =  <0x0 0x5500000 0x0 0x1000>,
                       <0x0 0x5501000 0x0 0x1000>,
                       <0x0 0x10000000 0x0 0x2000>,
                       <0x0 0x5506000 0x0 0x1000>;
                reg-names = "app", "dbics", "config", "atu";
                power-domains = <&k3_pds 120 TI_SCI_PD_EXCLUSIVE>;
                #address-cells = <3>;
                #size-cells = <2>;
                ranges = <0x81000000 0 0          0x0 0x10020000 0 0x00010000>,
                         <0x82000000 0 0x10030000 0x0 0x10030000 0 0x07FD0000>;
                ti,syscon-pcie-id = <&pcie_devid>;
                ti,syscon-pcie-mode = <&pcie0_mode>;
                bus-range = <0x0 0xff>;
                num-viewport = <16>;
                max-link-speed = <2>;
                dma-coherent;
                device_type = "pci";
                num-lanes = <1>;
                phys = <&serdes1 PHY_TYPE_PCIE 0>;
                phy-names = "pcie-phy0";
                reset-gpios = <&pca9555 5 GPIO_ACTIVE_HIGH>;
                interrupts = <GIC_SPI 340 IRQ_TYPE_EDGE_RISING>;
                msi-map = <0x0 &gic_its 0x0 0x10000>;
                #interrupt-cells = <1>;
                interrupt-map-mask = <0 0 0 7>;
                interrupt-map = <0 0 0 1 &pcie0_intc 0>, /* INT A */
                                <0 0 0 2 &pcie0_intc 0>, /* INT B */
                                <0 0 0 3 &pcie0_intc 0>, /* INT C */
                                <0 0 0 4 &pcie0_intc 0>; /* INT D */

                pcie0_intc: interrupt-controller {
                        interrupt-controller;
                        #interrupt-cells = <1>;
                        interrupt-parent = <&gic500>;
                        interrupts = <GIC_SPI 328 IRQ_TYPE_EDGE_RISING>;
                };
        };
    };
