-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Sat Aug 14 12:18:57 EDT 2021                        

Solution Settings: modExp.v1
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src/modExp_tb.cpp
    $PROJECT_HOME/src/modExp.cpp
      $PROJECT_HOME/include/modExp.h
        $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /modExp/core                       19      26         29            1  0        ? 
    Design Total:                      19      26         29            1  0          
    
  Bill Of Materials (Datapath)
    Component Name                         Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs)   Delay Post Alloc Post Assign 
    -------------------------------------- ---------- --------- ---------- ---------------- ------- ---------- -----------
    [Lib: ccs_ioport]                                                                                                      
    ccs_in(1,64)                                0.000     0.000      0.000            0.000   0.000          1           1 
    ccs_in(2,64)                                0.000     0.000      0.000            0.000   0.000          1           1 
    ccs_in(3,64)                                0.000     0.000      0.000            0.000   0.000          1           1 
    [Lib: mgc_Xilinx-VIRTEX-uplus-3_beh]                                                                                   
    mgc_add(64,0,1,1,64)                       64.000     0.000     64.000           63.000   0.774          1           1 
    mgc_add(65,0,2,1,65)                       65.000     0.000     65.000           64.000   0.778          1           1 
    mgc_and(1,2)                                1.000     0.000      1.000            0.000   0.266          0           3 
    mgc_mul_pipe(64,0,64,0,64,1,1,0,1,3,1)   7188.000    10.000     68.000            0.000   0.500          1           1 
    mgc_mux(1,1,2)                              1.000     0.000      1.000            0.000   0.266          0           1 
    mgc_mux(64,1,2)                            64.000     0.000     64.000            0.000   0.532          0           4 
    mgc_nand(1,2)                               1.000     0.000      1.000            0.000   0.266          0           1 
    mgc_nor(1,2)                                1.000     0.000      1.000            0.000   0.266          0           2 
    mgc_nor(1,9)                                2.000     0.000      2.000            0.000   0.532          0           1 
    mgc_not(1)                                  0.000     0.000      0.000            0.000   0.000          0           7 
    mgc_not(64)                                 0.000     0.000      0.000            0.000   0.000          0           2 
    mgc_or(1,2)                                 1.000     0.000      1.000            0.000   0.266          0           4 
    mgc_or(1,3)                                 1.000     0.000      1.000            0.000   0.266          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0)                  0.000     0.000      0.000            0.000   0.103          0           2 
    mgc_reg_pos(1,0,0,1,1,1,1)                  0.000     0.000      0.000            0.000   0.103          0           1 
    mgc_reg_pos(64,0,0,0,0,0,0)                 0.000     0.000      0.000            0.000   0.103          0           2 
    mgc_reg_pos(64,0,0,0,0,1,1)                 0.000     0.000      0.000            0.000   0.103          0           4 
    mgc_rem(64,64,0)                         5068.821     0.000   5068.821            0.000 200.671          1           1 
    [Lib: mgc_ioport]                                                                                                      
    mgc_inout_prereg_en(4,64)                   0.000     0.000      0.000            0.000   0.000          1           1 
    mgc_io_sync(0)                              0.000     0.000      0.000            0.000   0.000          4           4 
                                                                                                                           
    TOTAL AREA (After Assignment):          12655.821    10.000   5536.000          127.000                                
    
  Area Scores
                       Post-Scheduling    Post-DP & FSM  Post-Assignment 
    ----------------- ---------------- ---------------- ----------------
    Total Area Score:   12385.8          12750.6          12658.8        
    Total Reg:              0.0              0.0              0.0        
                                                                         
    DataPath:           12385.8 (100%)   12747.6 (100%)   12655.8 (100%) 
      MUX:                  0.0            279.8   (2%)     257.0   (2%) 
      FUNC:             12385.8 (100%)   12450.8  (98%)   12385.8  (98%) 
      LOGIC:                0.0             17.0   (0%)      13.0   (0%) 
      BUFFER:               0.0              0.0              0.0        
      MEM:                  0.0              0.0              0.0        
      ROM:                  0.0              0.0              0.0        
      REG:                  0.0              0.0              0.0        
                                                                         
    
    FSM:                    0.0              3.0   (0%)       3.0   (0%) 
      FSM-REG:              0.0              0.0              0.0        
      FSM-COMB:             0.0              3.0 (100%)       3.0 (100%) 
                                                                         
    
  Register-to-Variable Mappings
    Register                        Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    base.sva                                64         Y           Y      base.sva                                              
    exp_count.sva                           64         Y           Y      exp_count.sva                                         
    m.sva                                   64         Y           Y      m.sva                                                 
    while:mul.mut                           64         Y           Y      while:mul.mut                                         
    while:rem:cmp.a                         64                            while:rem:cmp.a                                       
    while:rem:cmp.b                         64                            while:rem:cmp.b                                       
    exit:while.sva                           1         Y           Y      exit:while.sva                                        
                                                                          operator><64,false>:slc()(65)#1.itm                   
    reg(base:rsc.triosy:obj.ld).cse          1                            reg(base:rsc.triosy:obj.ld).cse                       
    reg(ensig.cgo).cse                       1                            reg(ensig.cgo).cse                                    
                                                                                                                                
    Total:                                 387            257         257 (Total Gating Ratio: 0.66, CG Opt Gating Ratio: 0.66) 
    
  Timing Report
    Critical Path
      Max Delay:  2.4530471025641027
      Slack:      7.546952897435897
      
      Path                                                          Startpoint                            Endpoint                                Delay  Slack  
      ------------------------------------------------------------- ------------------------------------- --------------------------------------- ------ ------
      1                                                             modExp:core/reg(exp_count)            modExp:core/reg(exit:while)             2.4530 7.5470 
                                                                                                                                                                
        Instance                                                    Component                                                                     Delta  Delay  
        --------                                                    ---------                                                                     -----  -----  
        modExp:core/reg(exp_count)                                  mgc_reg_pos_64_0_0_0_0_1_1                                                    0.1026 0.1026 
        modExp:core/exp_count.sva                                                                                                                 0.0000 0.1026 
        modExp:core/while:acc                                       mgc_addc_64_0_1_1_64                                                          0.7742 0.8768 
        modExp:core/exp_count.sva#2                                                                                                               0.0000 0.8768 
        modExp:core/operator><64,false>:not                         mgc_not_64                                                                    0.0000 0.8768 
        modExp:core/operator><64,false>:not.itm                                                                                                   0.0000 0.8768 
        modExp:core/operator><64,false>:mux#2                       mgc_mux_64_1_2                                                                0.5321 1.4088 
        modExp:core/operator><64,false>:mux#2.itm                                                                                                 0.0000 1.4088 
        modExp:core/operator><64,false>:conc                                                                                                      0.0000 1.4088 
        modExp:core/operator><64,false>:conc.itm                                                                                                  0.0000 1.4088 
        modExp:core/operator><64,false>:acc:rg                      mgc_addc_65_0_2_1_65                                                          0.7782 2.1870 
        modExp:core/z.out                                                                                                                         0.0000 2.1870 
        modExp:core/operator><64,false>:slc(z.out)(64)#1                                                                                          0.0000 2.1870 
        modExp:core/operator><64,false>:slc(z.out)(64)#1.itm                                                                                      0.0000 2.1870 
        modExp:core/while:not                                       mgc_not_1                                                                     0.0000 2.1870 
        modExp:core/while:not.itm                                                                                                                 0.0000 2.1870 
        modExp:core/operator><64,false>:operator><64,false>:mux     mgc_mux_1_1_2                                                                 0.2660 2.4530 
        modExp:core/operator><64,false>:operator><64,false>:mux.itm                                                                               0.0000 2.4530 
        modExp:core/reg(exit:while)                                 mgc_reg_pos_1_0_0_1_1_1_1                                                     0.0000 2.4530 
                                                                                                                                                                
      2                                                             modExp:core/reg(exp_count)            modExp:core/reg(exit:while)             2.4530 7.5470 
                                                                                                                                                                
        Instance                                                    Component                                                                     Delta  Delay  
        --------                                                    ---------                                                                     -----  -----  
        modExp:core/reg(exp_count)                                  mgc_reg_pos_64_0_0_0_0_1_1                                                    0.1026 0.1026 
        modExp:core/exp_count.sva                                                                                                                 0.0000 0.1026 
        modExp:core/while:acc                                       mgc_addc_64_0_1_1_64                                                          0.7742 0.8768 
        modExp:core/exp_count.sva#2                                                                                                               0.0000 0.8768 
        modExp:core/operator><64,false>:not                         mgc_not_64                                                                    0.0000 0.8768 
        modExp:core/operator><64,false>:not.itm                                                                                                   0.0000 0.8768 
        modExp:core/operator><64,false>:mux#2                       mgc_mux_64_1_2                                                                0.5321 1.4088 
        modExp:core/operator><64,false>:mux#2.itm                                                                                                 0.0000 1.4088 
        modExp:core/operator><64,false>:conc                                                                                                      0.0000 1.4088 
        modExp:core/operator><64,false>:conc.itm                                                                                                  0.0000 1.4088 
        modExp:core/operator><64,false>:acc:rg                      mgc_addc_65_0_2_1_65                                                          0.7782 2.1870 
        modExp:core/z.out                                                                                                                         0.0000 2.1870 
        modExp:core/operator><64,false>:slc(z.out)(64)                                                                                            0.0000 2.1870 
        modExp:core/operator><64,false>:slc(z.out)(64).itm                                                                                        0.0000 2.1870 
        modExp:core/operator><64,false>:operator><64,false>:mux     mgc_mux_1_1_2                                                                 0.2660 2.4530 
        modExp:core/operator><64,false>:operator><64,false>:mux.itm                                                                               0.0000 2.4530 
        modExp:core/reg(exit:while)                                 mgc_reg_pos_1_0_0_1_1_1_1                                                     0.0000 2.4530 
                                                                                                                                                                
      3                                                             modExp:core/exp:rsc.dat               modExp:core/reg(exit:while)             1.5763 8.4237 
                                                                                                                                                                
        Instance                                                    Component                                                                     Delta  Delay  
        --------                                                    ---------                                                                     -----  -----  
        modExp:core/exp:rsc.dat                                                                                                                   0.0000 0.0000 
        modExp:core/exp:rsci                                        ccs_in_v1_2_64                                                                0.0000 0.0000 
        modExp:core/exp:rsci.idat                                                                                                                 0.0000 0.0000 
        modExp:core/operator><64,false>:not#1                       mgc_not_64                                                                    0.0000 0.0000 
        modExp:core/operator><64,false>:not#1.itm                                                                                                 0.0000 0.0000 
        modExp:core/operator><64,false>:mux#2                       mgc_mux_64_1_2                                                                0.5321 0.5321 
        modExp:core/operator><64,false>:mux#2.itm                                                                                                 0.0000 0.5321 
        modExp:core/operator><64,false>:conc                                                                                                      0.0000 0.5321 
        modExp:core/operator><64,false>:conc.itm                                                                                                  0.0000 0.5321 
        modExp:core/operator><64,false>:acc:rg                      mgc_addc_65_0_2_1_65                                                          0.7782 1.3103 
        modExp:core/z.out                                                                                                                         0.0000 1.3103 
        modExp:core/operator><64,false>:slc(z.out)(64)                                                                                            0.0000 1.3103 
        modExp:core/operator><64,false>:slc(z.out)(64).itm                                                                                        0.0000 1.3103 
        modExp:core/operator><64,false>:operator><64,false>:mux     mgc_mux_1_1_2                                                                 0.2660 1.5763 
        modExp:core/operator><64,false>:operator><64,false>:mux.itm                                                                               0.0000 1.5763 
        modExp:core/reg(exit:while)                                 mgc_reg_pos_1_0_0_1_1_1_1                                                     0.0000 1.5763 
                                                                                                                                                                
      4                                                             modExp:core/modExp:core_core:fsm:inst modExp:core/reg(exit:while)             1.5763 8.4237 
                                                                                                                                                                
        Instance                                                    Component                                                                     Delta  Delay  
        --------                                                    ---------                                                                     -----  -----  
        modExp:core/modExp:core_core:fsm:inst                       modExp:core_core:fsm                                                          0.0000 0.0000 
        modExp:core/fsm_output                                                                                                                    0.0000 0.0000 
        modExp:core/slc(fsm_output)(3)#7                                                                                                          0.0000 0.0000 
        modExp:core/slc(fsm_output)(3)#7.itm                                                                                                      0.0000 0.0000 
        modExp:core/operator><64,false>:mux#2                       mgc_mux_64_1_2                                                                0.5321 0.5321 
        modExp:core/operator><64,false>:mux#2.itm                                                                                                 0.0000 0.5321 
        modExp:core/operator><64,false>:conc                                                                                                      0.0000 0.5321 
        modExp:core/operator><64,false>:conc.itm                                                                                                  0.0000 0.5321 
        modExp:core/operator><64,false>:acc:rg                      mgc_addc_65_0_2_1_65                                                          0.7782 1.3103 
        modExp:core/z.out                                                                                                                         0.0000 1.3103 
        modExp:core/operator><64,false>:slc(z.out)(64)                                                                                            0.0000 1.3103 
        modExp:core/operator><64,false>:slc(z.out)(64).itm                                                                                        0.0000 1.3103 
        modExp:core/operator><64,false>:operator><64,false>:mux     mgc_mux_1_1_2                                                                 0.2660 1.5763 
        modExp:core/operator><64,false>:operator><64,false>:mux.itm                                                                               0.0000 1.5763 
        modExp:core/reg(exit:while)                                 mgc_reg_pos_1_0_0_1_1_1_1                                                     0.0000 1.5763 
                                                                                                                                                                
      5                                                             modExp:core/reg(exp_count)            modExp:core/exp_count:exp_count:mux.itm 1.4088 8.5912 
                                                                                                                                                                
        Instance                                                    Component                                                                     Delta  Delay  
        --------                                                    ---------                                                                     -----  -----  
        modExp:core/reg(exp_count)                                  mgc_reg_pos_64_0_0_0_0_1_1                                                    0.1026 0.1026 
        modExp:core/exp_count.sva                                                                                                                 0.0000 0.1026 
        modExp:core/while:acc                                       mgc_addc_64_0_1_1_64                                                          0.7742 0.8768 
        modExp:core/exp_count.sva#2                                                                                                               0.0000 0.8768 
        modExp:core/exp_count:exp_count:mux                         mgc_mux_64_1_2                                                                0.5321 1.4088 
        modExp:core/exp_count:exp_count:mux.itm                                                                                                   0.0000 1.4088 
                                                                                                                                                                
      6                                                             modExp:core/result:rsci               modExp/result:rsc.lzout                 1.3053 8.6947 
                                                                                                                                                                
        Instance                                                    Component                                                                     Delta  Delay  
        --------                                                    ---------                                                                     -----  -----  
        modExp:core/result:rsci                                     mgc_inout_prereg_en_v1_4_64                                                   1.3053 1.3053 
        modExp:core/result:rsc.lzout                                                                                                              0.0000 1.3053 
        modExp/result:rsc.lzout                                                                                                                   0.0000 1.3053 
                                                                                                                                                                
      7                                                             modExp:core/result:rsci               modExp/result:rsc.zout                  1.3053 8.6947 
                                                                                                                                                                
        Instance                                                    Component                                                                     Delta  Delay  
        --------                                                    ---------                                                                     -----  -----  
        modExp:core/result:rsci                                     mgc_inout_prereg_en_v1_4_64                                                   1.3053 1.3053 
        modExp:core/result:rsc.zout                                                                                                               0.0000 1.3053 
        modExp/result:rsc.zout                                                                                                                    0.0000 1.3053 
                                                                                                                                                                
      8                                                             modExp:core/modExp:core_core:fsm:inst modExp:core/reg(while:rem:cmp.a)        1.0641 8.9359 
                                                                                                                                                                
        Instance                                                    Component                                                                     Delta  Delay  
        --------                                                    ---------                                                                     -----  -----  
        modExp:core/modExp:core_core:fsm:inst                       modExp:core_core:fsm                                                          0.0000 0.0000 
        modExp:core/fsm_output                                                                                                                    0.0000 0.0000 
        modExp:core/slc(fsm_output)(1)#4                                                                                                          0.0000 0.0000 
        modExp:core/slc(fsm_output)(1)#4.itm                                                                                                      0.0000 0.0000 
        modExp:core/nor#5                                           mgc_nor_1_2                                                                   0.0000 0.0000 
        modExp:core/and.dcpl#6                                                                                                                    0.0000 0.0000 
        modExp:core/not#25                                          mgc_not_1                                                                     0.0000 0.0000 
        modExp:core/not#25.itm                                                                                                                    0.0000 0.0000 
        modExp:core/nor                                             mgc_nor_1_9                                                                   0.5321 0.5321 
        modExp:core/nor.itm                                                                                                                       0.0000 0.5321 
        modExp:core/while:mux                                       mgc_mux_64_1_2                                                                0.5321 1.0641 
        modExp:core/while:mux.itm                                                                                                                 0.0000 1.0641 
        modExp:core/reg(while:rem:cmp.a)                            mgc_reg_pos_64_0_0_0_0_0_0                                                    0.0000 1.0641 
                                                                                                                                                                
      9                                                             modExp:core/modExp:core_core:fsm:inst modExp:core/reg(while:rem:cmp.a)        1.0641 8.9359 
                                                                                                                                                                
        Instance                                                    Component                                                                     Delta  Delay  
        --------                                                    ---------                                                                     -----  -----  
        modExp:core/modExp:core_core:fsm:inst                       modExp:core_core:fsm                                                          0.0000 0.0000 
        modExp:core/fsm_output                                                                                                                    0.0000 0.0000 
        modExp:core/slc(fsm_output)(3)#1                                                                                                          0.0000 0.0000 
        modExp:core/slc(fsm_output)(3)#1.itm                                                                                                      0.0000 0.0000 
        modExp:core/nor#5                                           mgc_nor_1_2                                                                   0.0000 0.0000 
        modExp:core/and.dcpl#6                                                                                                                    0.0000 0.0000 
        modExp:core/not#25                                          mgc_not_1                                                                     0.0000 0.0000 
        modExp:core/not#25.itm                                                                                                                    0.0000 0.0000 
        modExp:core/nor                                             mgc_nor_1_9                                                                   0.5321 0.5321 
        modExp:core/nor.itm                                                                                                                       0.0000 0.5321 
        modExp:core/while:mux                                       mgc_mux_64_1_2                                                                0.5321 1.0641 
        modExp:core/while:mux.itm                                                                                                                 0.0000 1.0641 
        modExp:core/reg(while:rem:cmp.a)                            mgc_reg_pos_64_0_0_0_0_0_0                                                    0.0000 1.0641 
                                                                                                                                                                
      10                                                            modExp:core/modExp:core_core:fsm:inst modExp:core/reg(while:rem:cmp.a)        1.0641 8.9359 
                                                                                                                                                                
        Instance                                                    Component                                                                     Delta  Delay  
        --------                                                    ---------                                                                     -----  -----  
        modExp:core/modExp:core_core:fsm:inst                       modExp:core_core:fsm                                                          0.0000 0.0000 
        modExp:core/fsm_output                                                                                                                    0.0000 0.0000 
        modExp:core/slc(fsm_output)(28)#2                                                                                                         0.0000 0.0000 
        modExp:core/slc(fsm_output)(28)#2.itm                                                                                                     0.0000 0.0000 
        modExp:core/nor                                             mgc_nor_1_9                                                                   0.5321 0.5321 
        modExp:core/nor.itm                                                                                                                       0.0000 0.5321 
        modExp:core/while:mux                                       mgc_mux_64_1_2                                                                0.5321 1.0641 
        modExp:core/while:mux.itm                                                                                                                 0.0000 1.0641 
        modExp:core/reg(while:rem:cmp.a)                            mgc_reg_pos_64_0_0_0_0_0_0                                                    0.0000 1.0641 
                                                                                                                                                                
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                Port                                              Slack (Delay) Messages 
      --------------------------------------- ----------------------------------------------- ------- ------- --------
      modExp:core/reg(base:rsc.triosy:obj.ld) or#8.itm                                         9.6314  0.3686          
      modExp:core/reg(while:rem:cmp.a)        while:mux.itm                                    8.9359  1.0641          
      modExp:core/reg(while:rem:cmp.b)        m.sva                                            9.8974  0.1026          
      modExp:core/reg(ensig.cgo)              or#10.rmff                                       9.4679  0.5321          
      modExp:core/reg(m)                      m:rsci.idat                                     10.0000  0.0000          
      modExp:core/reg(exp_count)              exp_count:exp_count:mux.itm                      8.5912  1.4088          
      modExp:core/reg(base)                   base:rsci.idat                                  10.0000  0.0000          
      modExp:core/reg(exit:while)             operator><64,false>:operator><64,false>:mux.itm  7.5470  2.4530          
      modExp:core/reg(while:mul.mut)          while:mul:cmp.z                                  8.9679  1.0321          
      modExp                                  base:rsc.triosy.lz                               9.8974  0.1026          
      modExp                                  exp:rsc.triosy.lz                                9.8974  0.1026          
      modExp                                  m:rsc.triosy.lz                                  9.8974  0.1026          
      modExp                                  result:rsc.zout                                  8.6947  1.3053          
      modExp                                  result:rsc.lzout                                 8.6947  1.3053          
      modExp                                  result:rsc.triosy.lz                             9.8974  0.1026          
      
  Operator Bitwidth Summary
    Operation Size (bits) Count 
    --------- ----------- -----
    add                         
    -                  65     1 
    -                  64     1 
    and                         
    -                   1     3 
    mul                         
    -                  64     1 
    mux                         
    -                  64     4 
    -                   1     1 
    nand                        
    -                   1     1 
    nor                         
    -                   1     3 
    not                         
    -                  64     2 
    -                   1     7 
    or                          
    -                   1     5 
    read_port                   
    -                  64     4 
    read_sync                   
    -                   0     4 
    reg                         
    -                  64     6 
    -                   1     3 
    rem                         
    -                  64     1 
    
  End of Report
