#! /usr/local/Cellar/icarus-verilog/0.9.7/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f8138578d80 .scope module, "t_cpu" "t_cpu" 2 1;
 .timescale 0 0;
v0x7f8138633e70_0 .var "clk", 0 0;
v0x7f8138633ef0_0 .net "hlt", 0 0, L_0x7f8138643bd0; 1 drivers
v0x7f8138633f70_0 .var "i", 15 0;
v0x7f81386341c0_0 .net "pc", 15 0, L_0x7f8138643b70; 1 drivers
v0x7f8138634240_0 .var "rst_n", 0 0;
E_0x7f81387026d0 .event posedge, v0x7f8138632570_0;
S_0x7f81387025f0 .scope module, "iCPU" "cpu" 2 11, 3 1, S_0x7f8138578d80;
 .timescale 0 0;
L_0x7f8138643b70 .functor BUFZ 16, v0x7f8138629b10_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f8138643bd0 .functor AND 1, v0x7f8138627eb0_0, v0x7f813862b200_0, C4<1>, C4<1>;
v0x7f8138631900_0 .net "allow_hlt", 0 0, v0x7f813862b200_0; 1 drivers
v0x7f8138631980_0 .net "alu_func_ID_EX", 2 0, v0x7f81386271f0_0; 1 drivers
v0x7f8138631a00_0 .net "br_instr_ID_EX", 0 0, v0x7f8138627370_0; 1 drivers
v0x7f8138631a80_0 .net "byp0_DM", 0 0, v0x7f8138627270_0; 1 drivers
v0x7f8138631b40_0 .net "byp0_EX", 0 0, v0x7f8138627480_0; 1 drivers
v0x7f8138631c00_0 .net "byp1_DM", 0 0, v0x7f81386273f0_0; 1 drivers
v0x7f8138631cc0_0 .net "byp1_EX", 0 0, v0x7f81386275a0_0; 1 drivers
v0x7f8138631d40_0 .net "cc_ID_EX", 2 0, L_0x7f8138637f90; 1 drivers
v0x7f8138631e00_0 .net "clk", 0 0, v0x7f8138633e70_0; 1 drivers
v0x7f8138631ed0_0 .net "clk_nv_ID_EX", 0 0, v0x7f8138627890_0; 1 drivers
v0x7f8138631f50_0 .net "clk_z_ID_EX", 0 0, v0x7f8138627750_0; 1 drivers
v0x7f8138632030_0 .net "d_rdy", 0 0, v0x7f813862b6d0_0; 1 drivers
v0x7f81386320b0_0 .net "dm_rd_data_EX_DM", 15 0, v0x7f8138631360_0; 1 drivers
v0x7f81386321e0_0 .net "dm_re_EX_DM", 0 0, v0x7f8138627ac0_0; 1 drivers
v0x7f81386322e0_0 .net "dm_we_EX_DM", 0 0, v0x7f8138627d30_0; 1 drivers
v0x7f81386323e0_0 .net "dst_EX_DM", 15 0, v0x7f81386212a0_0; 1 drivers
v0x7f8138632460_0 .net "dst_ID_EX", 15 0, L_0x7f81386433f0; 1 drivers
v0x7f8138632360_0 .net "flow_change_ID_EX", 0 0, v0x7f8138611990_0; 1 drivers
v0x7f8138632570_0 .alias "hlt", 0 0, v0x7f8138633ef0_0;
v0x7f8138632690_0 .net "hlt_DM_WB", 0 0, v0x7f8138627eb0_0; 1 drivers
v0x7f81386324e0_0 .net "i_rdy", 0 0, v0x7f813862bcf0_0; 1 drivers
v0x7f81386325f0_0 .net "iaddr", 15 0, v0x7f8138629b10_0; 1 drivers
v0x7f8138632840_0 .net "instr", 15 0, v0x7f8138631030_0; 1 drivers
v0x7f8138632710_0 .net "instr_ID_EX", 11 0, v0x7f8138628130_0; 1 drivers
v0x7f8138632980_0 .net "jmp_imm_EX_DM", 0 0, v0x7f8138628420_0; 1 drivers
v0x7f81386328c0_0 .net "jmp_imm_ID_EX", 0 0, v0x7f81386284a0_0; 1 drivers
v0x7f8138632b10_0 .net "jmp_reg_ID_EX", 0 0, v0x7f8138628330_0; 1 drivers
v0x7f8138632a00_0 .net "neg", 0 0, L_0x7f8138643a50; 1 drivers
v0x7f8138632cb0_0 .net "ov", 0 0, L_0x7f813863f0f0; 1 drivers
v0x7f8138632b90_0 .net "p0", 15 0, v0x7f8138625a00_0; 1 drivers
v0x7f8138632e60_0 .net "p0_EX_DM", 15 0, v0x7f8138624e20_0; 1 drivers
v0x7f8138632fe0_0 .net "p1", 15 0, v0x7f8138625b40_0; 1 drivers
v0x7f8138632d30_0 .net "padd_ID_EX", 0 0, v0x7f8138628640_0; 1 drivers
v0x7f8138632ee0_0 .alias "pc", 15 0, v0x7f81386341c0_0;
v0x7f8138632f60_0 .net "pc_EX_DM", 15 0, v0x7f8138629b90_0; 1 drivers
v0x7f81386330e0_0 .net "pc_ID_EX", 15 0, v0x7f8138629c70_0; 1 drivers
v0x7f81386332d0_0 .net "rf_dst_addr_DM_WB", 3 0, v0x7f8138628740_0; 1 drivers
v0x7f81386331a0_0 .net "rf_p0_addr", 3 0, v0x7f8138628a80_0; 1 drivers
v0x7f8138633220_0 .net "rf_p1_addr", 3 0, v0x7f8138628b00_0; 1 drivers
v0x7f8138633390_0 .net "rf_re0", 0 0, v0x7f8138628840_0; 1 drivers
v0x7f81386335c0_0 .net "rf_re1", 0 0, v0x7f81386288c0_0; 1 drivers
v0x7f8138633450_0 .net "rf_w_data_DM_WB", 15 0, v0x7f813861a9a0_0; 1 drivers
v0x7f81386334d0_0 .net "rf_we_DM_WB", 0 0, v0x7f8138628d70_0; 1 drivers
v0x7f8138633640_0 .net "rst_n", 0 0, v0x7f8138634240_0; 1 drivers
v0x7f813862c5b0_0 .net "src0", 15 0, L_0x7f8138639a00; 1 drivers
v0x7f8138633700_0 .net "src0sel_ID_EX", 1 0, v0x7f8138628c20_0; 1 drivers
v0x7f81386337c0_0 .net "src1", 15 0, L_0x7f813863a4a0; 1 drivers
v0x7f81386339f0_0 .net "src1sel_ID_EX", 1 0, v0x7f8138629190_0; 1 drivers
v0x7f8138633a70_0 .net "stall_DM_WB", 0 0, L_0x7f8138637e00; 1 drivers
v0x7f8138633b30_0 .net "stall_EX_DM", 0 0, L_0x7f8138637d30; 1 drivers
v0x7f8138633bb0_0 .net "stall_ID_EX", 0 0, L_0x7f8138637ca0; 1 drivers
v0x7f8138633cb0_0 .net "stall_IM_ID", 0 0, L_0x7f8138637c40; 1 drivers
v0x7f8138633d30_0 .net "stall_pc", 0 0, C4<z>; 0 drivers
v0x7f8138633db0_0 .net "zr", 0 0, L_0x7f8138643940; 1 drivers
L_0x7f8138643ae0 .part v0x7f8138628130_0, 0, 4;
S_0x7f813862a170 .scope module, "mem_h" "two_way_mem_hierarchy" 3 50, 4 1, S_0x7f81387025f0;
 .timescale 0 0;
v0x7f813862fde0_0 .alias "allow_hlt", 0 0, v0x7f8138631900_0;
v0x7f813862fe60_0 .alias "clk", 0 0, v0x7f8138631e00_0;
v0x7f8138630070_0 .alias "d_addr", 15 0, v0x7f81386323e0_0;
v0x7f8138630170_0 .net "d_dirty", 0 0, L_0x7f8138636b30; 1 drivers
v0x7f81386301f0_0 .net "d_dirty_in", 0 0, v0x7f813862b4c0_0; 1 drivers
v0x7f8138630270_0 .net "d_hit", 0 0, v0x7f813862d7b0_0; 1 drivers
v0x7f8138630330_0 .net "d_rd_data", 63 0, v0x7f813862dd10_0; 1 drivers
v0x7f8138630430_0 .alias "d_rdy", 0 0, v0x7f8138632030_0;
v0x7f81386304b0_0 .net "d_re", 0 0, v0x7f813862b750_0; 1 drivers
v0x7f8138630580_0 .net "d_sel", 1 0, v0x7f813862b820_0; 1 drivers
v0x7f8138630600_0 .net "d_tag", 8 0, v0x7f813862de10_0; 1 drivers
v0x7f8138630720_0 .net "d_toggle", 0 0, v0x7f813862b980_0; 1 drivers
v0x7f81386307a0_0 .net "d_we", 0 0, v0x7f813862ba00_0; 1 drivers
v0x7f8138630890_0 .net "d_wr_data", 63 0, v0x7f813862baf0_0; 1 drivers
v0x7f8138630910_0 .alias "i_addr", 15 0, v0x7f81386325f0_0;
v0x7f8138630a50_0 .net "i_dirty", 0 0, L_0x7f8138635580; 1 drivers
v0x7f8138630ad0_0 .net "i_hit", 0 0, v0x7f813862f590_0; 1 drivers
v0x7f8138630990_0 .net "i_rd_data", 63 0, v0x7f813862f8e0_0; 1 drivers
v0x7f8138630be0_0 .alias "i_rdy", 0 0, v0x7f81386324e0_0;
v0x7f8138630d00_0 .net "i_sel", 1 0, v0x7f813862bbf0_0; 1 drivers
v0x7f8138630b50_0 .net "i_tag", 8 0, v0x7f813862fae0_0; 1 drivers
v0x7f8138630c60_0 .net "i_toggle", 0 0, C4<1>; 1 drivers
v0x7f8138630e70_0 .net "i_we", 0 0, v0x7f813862bf20_0; 1 drivers
v0x7f8138630d80_0 .net "i_wr_data", 63 0, v0x7f813862bfa0_0; 1 drivers
v0x7f8138631030_0 .var "instr", 15 0;
v0x7f8138630ef0_0 .net "m_addr", 13 0, v0x7f813862bd70_0; 1 drivers
v0x7f8138631180_0 .net "m_rd_data", 63 0, v0x7f813862a8b0_0; 1 drivers
v0x7f81386310b0_0 .net "m_rdy", 0 0, v0x7f813862a980_0; 1 drivers
v0x7f81386312e0_0 .net "m_re", 0 0, v0x7f813862c190_0; 1 drivers
v0x7f8138631200_0 .net "m_we", 0 0, v0x7f813862c0c0_0; 1 drivers
v0x7f8138631490_0 .net "m_wr_data", 63 0, v0x7f813862c2e0_0; 1 drivers
v0x7f8138631360_0 .var "rd_data", 15 0;
v0x7f8138631650_0 .alias "re", 0 0, v0x7f81386321e0_0;
v0x7f8138631510_0 .alias "rst_n", 0 0, v0x7f8138633640_0;
v0x7f8138631590_0 .alias "we", 0 0, v0x7f81386322e0_0;
v0x7f81386316d0_0 .alias "wrt_data", 15 0, v0x7f8138632e60_0;
E_0x7f8138625020 .event negedge, v0x7f8138619ca0_0;
L_0x7f81386356e0 .part v0x7f8138629b10_0, 2, 14;
L_0x7f8138636c90 .part v0x7f81386212a0_0, 2, 14;
S_0x7f813862e210 .scope module, "iCache" "new_2way_cache" 4 24, 5 1, S_0x7f813862a170;
 .timescale 0 0;
L_0x7f81386342c0 .functor AND 1, v0x7f813862bf20_0, v0x7f813862fce0_0, C4<1>, C4<1>;
L_0x7f8138634550 .functor OR 1, C4<1>, v0x7f813862bf20_0, C4<0>, C4<0>;
L_0x7f8138634630 .functor AND 1, L_0x7f8138634440, L_0x7f8138634550, C4<1>, C4<1>;
L_0x7f8138634b60 .functor OR 1, C4<1>, v0x7f813862bf20_0, C4<0>, C4<0>;
L_0x7f8138634c00 .functor AND 1, L_0x7f8138634a90, L_0x7f8138634b60, C4<1>, C4<1>;
L_0x7f8138634fe0 .functor AND 1, L_0x7f81386350d0, L_0x7f81386351d0, C4<1>, C4<1>;
L_0x7f8138635160 .functor AND 1, L_0x7f8138635320, L_0x7f8138635430, C4<1>, C4<1>;
v0x7f813862e360_0 .var "LRU", 31 0;
v0x7f813862e560_0 .net *"_s10", 0 0, L_0x7f8138634630; 1 drivers
v0x7f813862e5e0_0 .net *"_s13", 0 0, L_0x7f81386346d0; 1 drivers
v0x7f813862e660_0 .net *"_s14", 0 0, C4<0>; 1 drivers
v0x7f813862e6f0_0 .net *"_s19", 8 0, L_0x7f81386348f0; 1 drivers
v0x7f813862e7b0_0 .net *"_s21", 8 0, L_0x7f8138634980; 1 drivers
v0x7f813862e840_0 .net *"_s22", 0 0, L_0x7f8138634a90; 1 drivers
v0x7f813862e900_0 .net *"_s24", 0 0, L_0x7f8138634b60; 1 drivers
v0x7f813862e980_0 .net *"_s26", 0 0, L_0x7f8138634c00; 1 drivers
v0x7f813862ea50_0 .net *"_s29", 0 0, L_0x7f8138634ce0; 1 drivers
v0x7f813862ead0_0 .net *"_s3", 8 0, L_0x7f8138634320; 1 drivers
v0x7f813862ebb0_0 .net *"_s30", 0 0, C4<0>; 1 drivers
v0x7f813862ec30_0 .net *"_s35", 4 0, L_0x7f8138634f50; 1 drivers
v0x7f813862ed20_0 .net *"_s37", 0 0, L_0x7f8138635040; 1 drivers
v0x7f813862eda0_0 .net *"_s39", 0 0, L_0x7f81386350d0; 1 drivers
v0x7f813862eea0_0 .net *"_s41", 0 0, L_0x7f81386351d0; 1 drivers
v0x7f813862ef20_0 .net *"_s42", 0 0, L_0x7f8138634fe0; 1 drivers
v0x7f813862ee20_0 .net *"_s45", 0 0, L_0x7f8138635320; 1 drivers
v0x7f813862f030_0 .net *"_s47", 0 0, L_0x7f8138635430; 1 drivers
v0x7f813862f150_0 .net *"_s48", 0 0, L_0x7f8138635160; 1 drivers
v0x7f813862f1d0_0 .net *"_s5", 8 0, L_0x7f81386343b0; 1 drivers
v0x7f813862efa0_0 .net *"_s6", 0 0, L_0x7f8138634440; 1 drivers
v0x7f813862f300_0 .net *"_s8", 0 0, L_0x7f8138634550; 1 drivers
v0x7f813862f0b0_0 .net "addr", 13 0, L_0x7f81386356e0; 1 drivers
v0x7f813862f440_0 .alias "clk", 0 0, v0x7f8138631e00_0;
v0x7f813862f250_0 .alias "dirty", 0 0, v0x7f8138630a50_0;
v0x7f813862f590_0 .var "hit", 0 0;
v0x7f813862f380_0 .net "hit0", 0 0, L_0x7f8138634e00; 1 drivers
v0x7f813862f4c0_0 .net "hit1", 0 0, L_0x7f81386347a0; 1 drivers
v0x7f813862f7e0 .array "mem0", 31 0, 74 0;
v0x7f813862f860_0 .var "mem0_line", 74 0;
v0x7f813862f610 .array "mem1", 31 0, 74 0;
v0x7f813862f9e0_0 .var "mem1_line", 74 0;
v0x7f813862f8e0_0 .var "rd_data", 63 0;
v0x7f813862f960_0 .net "re", 0 0, C4<1>; 1 drivers
v0x7f813862fa60_0 .alias "rst_n", 0 0, v0x7f8138633640_0;
v0x7f813862fae0_0 .var "tag_out", 8 0;
v0x7f813862fb60_0 .alias "toggle", 0 0, v0x7f8138630c60_0;
v0x7f813862fbe0_0 .net "wdirty", 0 0, C4<0>; 1 drivers
v0x7f813862fc60_0 .alias "we", 0 0, v0x7f8138630e70_0;
v0x7f813862fce0_0 .var "we_del", 0 0;
v0x7f813862f690_0 .net "we_filt", 0 0, L_0x7f81386342c0; 1 drivers
v0x7f813862f710_0 .alias "wr_data", 63 0, v0x7f8138630d80_0;
v0x7f813862fd60_0 .var "x", 5 0;
E_0x7f813862dba0 .event edge, v0x7f813862f4c0_0, v0x7f813862f380_0, v0x7f813862f9e0_0, v0x7f813862f860_0;
E_0x7f813862d0e0 .event edge, v0x7f813862f0b0_0, v0x7f813862f960_0, v0x7f8138619ca0_0;
E_0x7f813862d110/0 .event edge, v0x7f813862f690_0, v0x7f8138619ca0_0;
E_0x7f813862d110/1 .event negedge, v0x7f813861a240_0;
E_0x7f813862d110 .event/or E_0x7f813862d110/0, E_0x7f813862d110/1;
E_0x7f813862e330 .event edge, v0x7f813862bf20_0;
L_0x7f8138634320 .part v0x7f813862f9e0_0, 64, 9;
L_0x7f81386343b0 .part L_0x7f81386356e0, 5, 9;
L_0x7f8138634440 .cmp/eq 9, L_0x7f8138634320, L_0x7f81386343b0;
L_0x7f81386346d0 .part v0x7f813862f9e0_0, 74, 1;
L_0x7f81386347a0 .functor MUXZ 1, C4<0>, L_0x7f81386346d0, L_0x7f8138634630, C4<>;
L_0x7f81386348f0 .part v0x7f813862f860_0, 64, 9;
L_0x7f8138634980 .part L_0x7f81386356e0, 5, 9;
L_0x7f8138634a90 .cmp/eq 9, L_0x7f81386348f0, L_0x7f8138634980;
L_0x7f8138634ce0 .part v0x7f813862f860_0, 74, 1;
L_0x7f8138634e00 .functor MUXZ 1, C4<0>, L_0x7f8138634ce0, L_0x7f8138634c00, C4<>;
L_0x7f8138634f50 .part L_0x7f81386356e0, 0, 5;
L_0x7f8138635040 .part/v v0x7f813862e360_0, L_0x7f8138634f50, 1;
L_0x7f81386350d0 .part v0x7f813862f9e0_0, 74, 1;
L_0x7f81386351d0 .part v0x7f813862f9e0_0, 73, 1;
L_0x7f8138635320 .part v0x7f813862f860_0, 74, 1;
L_0x7f8138635430 .part v0x7f813862f860_0, 73, 1;
L_0x7f8138635580 .functor MUXZ 1, L_0x7f8138635160, L_0x7f8138634fe0, L_0x7f8138635040, C4<>;
S_0x7f813862c6b0 .scope module, "dCache" "new_2way_cache" 4 37, 5 1, S_0x7f813862a170;
 .timescale 0 0;
L_0x7f8138635870 .functor AND 1, v0x7f813862ba00_0, v0x7f813862e010_0, C4<1>, C4<1>;
L_0x7f8138635ac0 .functor OR 1, v0x7f813862b750_0, v0x7f813862ba00_0, C4<0>, C4<0>;
L_0x7f8138635ba0 .functor AND 1, L_0x7f81386359f0, L_0x7f8138635ac0, C4<1>, C4<1>;
L_0x7f8138636110 .functor OR 1, v0x7f813862b750_0, v0x7f813862ba00_0, C4<0>, C4<0>;
L_0x7f81386361f0 .functor AND 1, L_0x7f8138636000, L_0x7f8138636110, C4<1>, C4<1>;
L_0x7f8138636590 .functor AND 1, L_0x7f8138636680, L_0x7f8138636780, C4<1>, C4<1>;
L_0x7f8138636710 .functor AND 1, L_0x7f81386368d0, L_0x7f81386369e0, C4<1>, C4<1>;
v0x7f813862c940_0 .var "LRU", 31 0;
v0x7f813862c9c0_0 .net *"_s10", 0 0, L_0x7f8138635ba0; 1 drivers
v0x7f813862ca40_0 .net *"_s13", 0 0, L_0x7f8138635c00; 1 drivers
v0x7f813862cac0_0 .net *"_s14", 0 0, C4<0>; 1 drivers
v0x7f813862cb40_0 .net *"_s19", 8 0, L_0x7f8138635e60; 1 drivers
v0x7f813862cbf0_0 .net *"_s21", 8 0, L_0x7f8138635ef0; 1 drivers
v0x7f813862cc70_0 .net *"_s22", 0 0, L_0x7f8138636000; 1 drivers
v0x7f813862cd30_0 .net *"_s24", 0 0, L_0x7f8138636110; 1 drivers
v0x7f813862cdb0_0 .net *"_s26", 0 0, L_0x7f81386361f0; 1 drivers
v0x7f813862ce80_0 .net *"_s29", 0 0, L_0x7f8138636290; 1 drivers
v0x7f813862cf00_0 .net *"_s3", 8 0, L_0x7f81386358d0; 1 drivers
v0x7f813862cfe0_0 .net *"_s30", 0 0, C4<0>; 1 drivers
v0x7f813862d060_0 .net *"_s35", 4 0, L_0x7f8138636500; 1 drivers
v0x7f813862d150_0 .net *"_s37", 0 0, L_0x7f81386365f0; 1 drivers
v0x7f813862d1d0_0 .net *"_s39", 0 0, L_0x7f8138636680; 1 drivers
v0x7f813862d2d0_0 .net *"_s41", 0 0, L_0x7f8138636780; 1 drivers
v0x7f813862d350_0 .net *"_s42", 0 0, L_0x7f8138636590; 1 drivers
v0x7f813862d250_0 .net *"_s45", 0 0, L_0x7f81386368d0; 1 drivers
v0x7f813862d460_0 .net *"_s47", 0 0, L_0x7f81386369e0; 1 drivers
v0x7f813862d580_0 .net *"_s48", 0 0, L_0x7f8138636710; 1 drivers
v0x7f813862d600_0 .net *"_s5", 8 0, L_0x7f8138635960; 1 drivers
v0x7f813862d3d0_0 .net *"_s6", 0 0, L_0x7f81386359f0; 1 drivers
v0x7f813862d730_0 .net *"_s8", 0 0, L_0x7f8138635ac0; 1 drivers
v0x7f813862d4e0_0 .net "addr", 13 0, L_0x7f8138636c90; 1 drivers
v0x7f813862d870_0 .alias "clk", 0 0, v0x7f8138631e00_0;
v0x7f813862d680_0 .alias "dirty", 0 0, v0x7f8138630170_0;
v0x7f813862d7b0_0 .var "hit", 0 0;
v0x7f813862d8f0_0 .net "hit0", 0 0, L_0x7f81386363b0; 1 drivers
v0x7f813862daa0_0 .net "hit1", 0 0, L_0x7f8138635d10; 1 drivers
v0x7f813862dc10 .array "mem0", 31 0, 74 0;
v0x7f813862dc90_0 .var "mem0_line", 74 0;
v0x7f813862d970 .array "mem1", 31 0, 74 0;
v0x7f813862d9f0_0 .var "mem1_line", 74 0;
v0x7f813862dd10_0 .var "rd_data", 63 0;
v0x7f813862dd90_0 .alias "re", 0 0, v0x7f81386304b0_0;
v0x7f813862db20_0 .alias "rst_n", 0 0, v0x7f8138633640_0;
v0x7f813862de10_0 .var "tag_out", 8 0;
v0x7f813862de90_0 .alias "toggle", 0 0, v0x7f8138630720_0;
v0x7f813862df10_0 .alias "wdirty", 0 0, v0x7f81386301f0_0;
v0x7f813862df90_0 .alias "we", 0 0, v0x7f81386307a0_0;
v0x7f813862e010_0 .var "we_del", 0 0;
v0x7f813862e090_0 .net "we_filt", 0 0, L_0x7f8138635870; 1 drivers
v0x7f813862e110_0 .alias "wr_data", 63 0, v0x7f8138630890_0;
v0x7f813862e190_0 .var "x", 5 0;
E_0x7f8138629800 .event edge, v0x7f813862daa0_0, v0x7f813862d8f0_0, v0x7f813862d9f0_0, v0x7f813862dc90_0;
E_0x7f813862baa0 .event edge, v0x7f813862d4e0_0, v0x7f813862b750_0, v0x7f8138619ca0_0;
E_0x7f813862c3e0/0 .event edge, v0x7f813862e090_0, v0x7f8138619ca0_0;
E_0x7f813862c3e0/1 .event negedge, v0x7f813861a240_0;
E_0x7f813862c3e0 .event/or E_0x7f813862c3e0/0, E_0x7f813862c3e0/1;
E_0x7f813862c560 .event edge, v0x7f813862ba00_0;
L_0x7f81386358d0 .part v0x7f813862d9f0_0, 64, 9;
L_0x7f8138635960 .part L_0x7f8138636c90, 5, 9;
L_0x7f81386359f0 .cmp/eq 9, L_0x7f81386358d0, L_0x7f8138635960;
L_0x7f8138635c00 .part v0x7f813862d9f0_0, 74, 1;
L_0x7f8138635d10 .functor MUXZ 1, C4<0>, L_0x7f8138635c00, L_0x7f8138635ba0, C4<>;
L_0x7f8138635e60 .part v0x7f813862dc90_0, 64, 9;
L_0x7f8138635ef0 .part L_0x7f8138636c90, 5, 9;
L_0x7f8138636000 .cmp/eq 9, L_0x7f8138635e60, L_0x7f8138635ef0;
L_0x7f8138636290 .part v0x7f813862dc90_0, 74, 1;
L_0x7f81386363b0 .functor MUXZ 1, C4<0>, L_0x7f8138636290, L_0x7f81386361f0, C4<>;
L_0x7f8138636500 .part L_0x7f8138636c90, 0, 5;
L_0x7f81386365f0 .part/v v0x7f813862c940_0, L_0x7f8138636500, 1;
L_0x7f8138636680 .part v0x7f813862d9f0_0, 74, 1;
L_0x7f8138636780 .part v0x7f813862d9f0_0, 73, 1;
L_0x7f81386368d0 .part v0x7f813862dc90_0, 74, 1;
L_0x7f81386369e0 .part v0x7f813862dc90_0, 73, 1;
L_0x7f8138636b30 .functor MUXZ 1, L_0x7f8138636710, L_0x7f8138636590, L_0x7f81386365f0, C4<>;
S_0x7f813862ae50 .scope module, "controller" "two_way_cache_controller" 4 50, 6 1, S_0x7f813862a170;
 .timescale 0 0;
P_0x7f813862af38 .param/l "DCACHE_TO_MEM" 6 25, C4<010>;
P_0x7f813862af60 .param/l "IDLE" 6 23, C4<000>;
P_0x7f813862af88 .param/l "MEM_TO_DCACHE" 6 26, C4<011>;
P_0x7f813862afb0 .param/l "MEM_TO_ICACHE" 6 29, C4<110>;
P_0x7f813862afd8 .param/l "READ_DCACHE" 6 27, C4<100>;
P_0x7f813862b000 .param/l "READ_ICACHE" 6 28, C4<101>;
P_0x7f813862b028 .param/l "WRITE_DCACHE" 6 24, C4<001>;
v0x7f813862b200_0 .var "allow_hlt", 0 0;
v0x7f813862b2a0_0 .alias "clk", 0 0, v0x7f8138631e00_0;
v0x7f81386256d0_0 .alias "d_addr", 15 0, v0x7f81386323e0_0;
v0x7f813862b440_0 .alias "d_dirty_read", 0 0, v0x7f8138630170_0;
v0x7f813862b4c0_0 .var "d_dirty_write", 0 0;
v0x7f813862b580_0 .alias "d_hit", 0 0, v0x7f8138630270_0;
v0x7f813862b610_0 .alias "d_rd_data", 63 0, v0x7f8138630330_0;
v0x7f813862b6d0_0 .var "d_rdy", 0 0;
v0x7f813862b750_0 .var "d_re", 0 0;
v0x7f813862b820_0 .var "d_sel", 1 0;
v0x7f813862b8a0_0 .alias "d_tag", 8 0, v0x7f8138630600_0;
v0x7f813862b980_0 .var "d_toggle", 0 0;
v0x7f813862ba00_0 .var "d_we", 0 0;
v0x7f813862baf0_0 .var "d_wr_data", 63 0;
v0x7f813862bb70_0 .alias "i_addr", 15 0, v0x7f81386325f0_0;
v0x7f813862bc70_0 .alias "i_hit", 0 0, v0x7f8138630ad0_0;
v0x7f813862bcf0_0 .var "i_rdy", 0 0;
v0x7f813862bbf0_0 .var "i_sel", 1 0;
v0x7f813862be00_0 .alias "i_tag", 8 0, v0x7f8138630b50_0;
v0x7f813862bf20_0 .var "i_we", 0 0;
v0x7f813862bfa0_0 .var "i_wr_data", 63 0;
v0x7f813862bd70_0 .var "m_addr", 13 0;
v0x7f813862be80_0 .alias "m_rd_data", 63 0, v0x7f8138631180_0;
v0x7f813862c020_0 .alias "m_rdy", 0 0, v0x7f81386310b0_0;
v0x7f813862c190_0 .var "m_re", 0 0;
v0x7f813862c0c0_0 .var "m_we", 0 0;
v0x7f813862c2e0_0 .var "m_wr_data", 63 0;
v0x7f813862c210_0 .var "nextState", 2 0;
v0x7f813862c440_0 .alias "re", 0 0, v0x7f81386321e0_0;
v0x7f813862c360_0 .alias "rst_n", 0 0, v0x7f8138633640_0;
v0x7f813862c630_0 .var "state", 2 0;
v0x7f813862c7b0_0 .alias "we", 0 0, v0x7f81386322e0_0;
v0x7f813862c4c0_0 .alias "wrt_data", 15 0, v0x7f8138632e60_0;
E_0x7f813862b160/0 .event edge, v0x7f8138629b10_0, v0x7f813862a8b0_0, v0x7f813862b610_0, v0x7f813861a820_0;
E_0x7f813862b160/1 .event edge, v0x7f813862c630_0, v0x7f8138627d30_0, v0x7f813862b580_0, v0x7f813862b440_0;
E_0x7f813862b160/2 .event edge, v0x7f813861a7a0_0, v0x7f813862bc70_0, v0x7f8138624e20_0, v0x7f813862b8a0_0;
E_0x7f813862b160/3 .event edge, v0x7f813862a980_0;
E_0x7f813862b160 .event/or E_0x7f813862b160/0, E_0x7f813862b160/1, E_0x7f813862b160/2, E_0x7f813862b160/3;
S_0x7f813862a250 .scope module, "memory" "unified_mem" 4 82, 7 1, S_0x7f813862a170;
 .timescale 0 0;
P_0x7f8138629ee8 .param/l "IDLE" 7 20, C4<00>;
P_0x7f8138629f10 .param/l "READ" 7 22, C4<10>;
P_0x7f8138629f38 .param/l "WRITE" 7 21, C4<01>;
v0x7f813862a3d0_0 .alias "addr", 13 0, v0x7f8138630ef0_0;
v0x7f813862a470_0 .var "addr_capture", 13 0;
v0x7f813862a500_0 .alias "clk", 0 0, v0x7f8138631e00_0;
v0x7f813862a5a0_0 .var "clr_cnt", 0 0;
v0x7f813862a620_0 .var "int_re", 0 0;
v0x7f813862a6e0_0 .var "int_we", 0 0;
v0x7f813862a770 .array "mem", 65535 0, 15 0;
v0x7f813862a830_0 .var "nxt_state", 1 0;
v0x7f813862a8b0_0 .var "rd_data", 63 0;
v0x7f813862a980_0 .var "rdy", 0 0;
v0x7f813862aa00_0 .alias "re", 0 0, v0x7f81386312e0_0;
v0x7f813862aae0_0 .alias "rst_n", 0 0, v0x7f8138633640_0;
v0x7f813862ab60_0 .var "state", 1 0;
v0x7f813862ac50_0 .var "wait_state_cnt", 1 0;
v0x7f813862acd0_0 .alias "wdata", 63 0, v0x7f8138631490_0;
v0x7f813862add0_0 .alias "we", 0 0, v0x7f8138631200_0;
E_0x7f8138629db0 .event edge, v0x7f813862ac50_0, v0x7f813862add0_0, v0x7f813862aa00_0, v0x7f813862ab60_0;
E_0x7f813862a350 .event edge, v0x7f813862a620_0, v0x7f8138619ca0_0;
E_0x7f813862a380 .event edge, v0x7f813862a6e0_0, v0x7f8138619ca0_0;
S_0x7f81386290b0 .scope module, "iPC" "pc" 3 57, 8 1, S_0x7f81387025f0;
 .timescale 0 0;
v0x7f8138629580_0 .net *"_s0", 31 0, L_0x7f8138636e20; 1 drivers
v0x7f8138629600_0 .net *"_s3", 15 0, C4<0000000000000000>; 1 drivers
v0x7f8138629680_0 .net *"_s4", 31 0, C4<00000000000000000000000000000001>; 1 drivers
v0x7f8138629700_0 .net *"_s6", 31 0, L_0x7f8138636fc0; 1 drivers
v0x7f8138629780_0 .alias "clk", 0 0, v0x7f8138631e00_0;
v0x7f8138629840_0 .alias "dst_ID_EX", 15 0, v0x7f8138632460_0;
v0x7f81386298c0_0 .alias "flow_change_ID_EX", 0 0, v0x7f8138632360_0;
v0x7f81386299c0_0 .alias "i_rdy", 0 0, v0x7f81386324e0_0;
v0x7f8138629a40_0 .net "nxt_pc", 15 0, L_0x7f81386370b0; 1 drivers
v0x7f8138629b10_0 .var "pc", 15 0;
v0x7f8138629b90_0 .var "pc_EX_DM", 15 0;
v0x7f8138629c70_0 .var "pc_ID_EX", 15 0;
v0x7f8138629cf0_0 .var "pc_IM_ID", 15 0;
v0x7f8138629de0_0 .alias "rst_n", 0 0, v0x7f8138633640_0;
v0x7f8138629e60_0 .alias "stall_EX_DM", 0 0, v0x7f8138633b30_0;
v0x7f8138629fe0_0 .alias "stall_ID_EX", 0 0, v0x7f8138633bb0_0;
v0x7f813862a060_0 .alias "stall_IM_ID", 0 0, v0x7f8138633cb0_0;
L_0x7f8138636e20 .concat [ 16 16 0 0], v0x7f8138629b10_0, C4<0000000000000000>;
L_0x7f8138636fc0 .arith/sum 32, L_0x7f8138636e20, C4<00000000000000000000000000000001>;
L_0x7f81386370b0 .part L_0x7f8138636fc0, 0, 16;
S_0x7f8138625ee0 .scope module, "iID" "id" 3 78, 9 1, S_0x7f81387025f0;
 .timescale 0 0;
P_0x7f813a022808 .param/l "ADD" 10 5, C4<000>;
P_0x7f813a022830 .param/l "ADDi" 10 17, C4<0000>;
P_0x7f813a022858 .param/l "AND" 10 7, C4<010>;
P_0x7f813a022880 .param/l "ANDi" 10 20, C4<0011>;
P_0x7f813a0228a8 .param/l "BRi" 10 29, C4<1100>;
P_0x7f813a0228d0 .param/l "HLTi" 10 32, C4<1111>;
P_0x7f813a0228f8 .param/l "IMM2SRC0" 10 40, C4<11>;
P_0x7f813a022920 .param/l "IMM2SRC1" 10 46, C4<01>;
P_0x7f813a022948 .param/l "IMM_BR2SRC0" 10 38, C4<01>;
P_0x7f813a022970 .param/l "IMM_JMP2SRC0" 10 39, C4<10>;
P_0x7f813a022998 .param/l "JALi" 10 30, C4<1101>;
P_0x7f813a0229c0 .param/l "JRi" 10 31, C4<1110>;
P_0x7f813a0229e8 .param/l "LHB" 10 12, C4<111>;
P_0x7f813a022a10 .param/l "LHBi" 10 27, C4<1010>;
P_0x7f813a022a38 .param/l "LLBi" 10 28, C4<1011>;
P_0x7f813a022a60 .param/l "LWi" 10 25, C4<1000>;
P_0x7f813a022a88 .param/l "NOR" 10 8, C4<011>;
P_0x7f813a022ab0 .param/l "NORi" 10 21, C4<0100>;
P_0x7f813a022ad8 .param/l "NPC2SRC1" 10 47, C4<10>;
P_0x7f813a022b00 .param/l "PADDSBi" 10 18, C4<0001>;
P_0x7f813a022b28 .param/l "RF2SRC0" 10 37, C4<00>;
P_0x7f813a022b50 .param/l "RF2SRC1" 10 45, C4<00>;
P_0x7f813a022b78 .param/l "SLL" 10 9, C4<100>;
P_0x7f813a022ba0 .param/l "SLLi" 10 22, C4<0101>;
P_0x7f813a022bc8 .param/l "SRA" 10 11, C4<110>;
P_0x7f813a022bf0 .param/l "SRAi" 10 24, C4<0111>;
P_0x7f813a022c18 .param/l "SRL" 10 10, C4<101>;
P_0x7f813a022c40 .param/l "SRLi" 10 23, C4<0110>;
P_0x7f813a022c68 .param/l "SUB" 10 6, C4<001>;
P_0x7f813a022c90 .param/l "SUBi" 10 19, C4<0010>;
P_0x7f813a022cb8 .param/l "SWi" 10 26, C4<1001>;
L_0x7f8138637180 .functor OR 1, v0x7f8138611990_0, v0x7f8138627c30_0, C4<0>, C4<0>;
L_0x7f8138637260 .functor OR 1, L_0x7f8138637180, v0x7f8138627fb0_0, C4<0>, C4<0>;
L_0x7f81386372c0 .functor OR 1, L_0x7f8138637260, v0x7f8138627f30_0, C4<0>, C4<0>;
L_0x7f81386373b0 .functor AND 1, L_0x7f8138637320, v0x7f8138628840_0, C4<1>, C4<1>;
L_0x7f8138637520 .functor AND 1, L_0x7f8138637450, v0x7f81386288c0_0, C4<1>, C4<1>;
L_0x7f81386375c0 .functor OR 1, L_0x7f81386373b0, L_0x7f8138637520, C4<0>, C4<0>;
L_0x7f81386378c0 .functor AND 1, v0x7f8138627e30_0, L_0x7f81386377f0, C4<1>, C4<1>;
L_0x7f81386379a0 .functor OR 1, L_0x7f81386378c0, v0x7f8138627fb0_0, C4<0>, C4<0>;
L_0x7f8138637a80 .functor OR 1, L_0x7f81386379a0, L_0x7f81386376e0, C4<0>, C4<0>;
L_0x7f8138637c40 .functor OR 1, L_0x7f8138637a80, L_0x7f8138637bb0, C4<0>, C4<0>;
v0x7f81386268e0_0 .net *"_s0", 0 0, L_0x7f8138637180; 1 drivers
v0x7f8138626980_0 .net *"_s10", 0 0, L_0x7f8138637450; 1 drivers
v0x7f8138626a10_0 .net *"_s12", 0 0, L_0x7f8138637520; 1 drivers
v0x7f8138626ab0_0 .net *"_s14", 0 0, L_0x7f81386375c0; 1 drivers
v0x7f8138626b40_0 .net *"_s16", 0 0, C4<0>; 1 drivers
v0x7f8138626c00_0 .net *"_s2", 0 0, L_0x7f8138637260; 1 drivers
v0x7f8138626c90_0 .net *"_s21", 0 0, L_0x7f81386377f0; 1 drivers
v0x7f8138626d50_0 .net *"_s22", 0 0, L_0x7f81386378c0; 1 drivers
v0x7f8138626dd0_0 .net *"_s24", 0 0, L_0x7f81386379a0; 1 drivers
v0x7f8138626ea0_0 .net *"_s26", 0 0, L_0x7f8138637a80; 1 drivers
v0x7f8138626f20_0 .net *"_s29", 0 0, L_0x7f8138637bb0; 1 drivers
v0x7f8138627000_0 .net *"_s6", 0 0, L_0x7f8138637320; 1 drivers
v0x7f8138627080_0 .net *"_s8", 0 0, L_0x7f81386373b0; 1 drivers
v0x7f8138627170_0 .var "alu_func", 2 0;
v0x7f81386271f0_0 .var "alu_func_ID_EX", 2 0;
v0x7f81386272f0_0 .var "br_instr", 0 0;
v0x7f8138627370_0 .var "br_instr_ID_EX", 0 0;
v0x7f8138627270_0 .var "byp0_DM", 0 0;
v0x7f8138627480_0 .var "byp0_EX", 0 0;
v0x7f81386273f0_0 .var "byp1_DM", 0 0;
v0x7f81386275a0_0 .var "byp1_EX", 0 0;
v0x7f8138627500_0 .alias "cc_ID_EX", 2 0, v0x7f8138631d40_0;
v0x7f81386276d0_0 .alias "clk", 0 0, v0x7f8138631e00_0;
v0x7f8138627810_0 .var "clk_nv", 0 0;
v0x7f8138627890_0 .var "clk_nv_ID_EX", 0 0;
v0x7f8138627620_0 .var "clk_z", 0 0;
v0x7f8138627750_0 .var "clk_z_ID_EX", 0 0;
v0x7f8138627910_0 .var "dm_re", 0 0;
v0x7f8138627ac0_0 .var "dm_re_EX_DM", 0 0;
v0x7f8138627990_0 .var "dm_re_ID_EX", 0 0;
v0x7f8138627a10_0 .var "dm_we", 0 0;
v0x7f8138627d30_0 .var "dm_we_EX_DM", 0 0;
v0x7f8138627db0_0 .var "dm_we_ID_EX", 0 0;
v0x7f8138627c30_0 .var "flow_change_EX_DM", 0 0;
v0x7f8138627cb0_0 .alias "flow_change_ID_EX", 0 0, v0x7f8138632360_0;
v0x7f8138627b40_0 .net "flush", 0 0, L_0x7f81386372c0; 1 drivers
v0x7f8138627e30_0 .var "hlt", 0 0;
v0x7f8138627eb0_0 .var "hlt_DM_WB", 0 0;
v0x7f8138627f30_0 .var "hlt_EX_DM", 0 0;
v0x7f8138627fb0_0 .var "hlt_ID_EX", 0 0;
v0x7f8138628030_0 .alias "i_rdy", 0 0, v0x7f81386324e0_0;
v0x7f81386280b0_0 .alias "instr", 15 0, v0x7f8138632840_0;
v0x7f8138628130_0 .var "instr_ID_EX", 11 0;
v0x7f81386281b0_0 .var "instr_IM_ID", 15 0;
v0x7f8138628230_0 .var "jmp_imm", 0 0;
v0x7f8138628420_0 .var "jmp_imm_EX_DM", 0 0;
v0x7f81386284a0_0 .var "jmp_imm_ID_EX", 0 0;
v0x7f81386282b0_0 .var "jmp_reg", 0 0;
v0x7f8138628330_0 .var "jmp_reg_ID_EX", 0 0;
v0x7f8138628540_0 .net "load_use_hazard", 0 0, L_0x7f81386376e0; 1 drivers
v0x7f81386285c0_0 .var "padd", 0 0;
v0x7f8138628640_0 .var "padd_ID_EX", 0 0;
v0x7f81386286c0_0 .var "rf_dst_addr", 3 0;
v0x7f8138628740_0 .var "rf_dst_addr_DM_WB", 3 0;
v0x7f81386287c0_0 .var "rf_dst_addr_EX_DM", 3 0;
v0x7f8138628a00_0 .var "rf_dst_addr_ID_EX", 3 0;
v0x7f8138628a80_0 .var "rf_p0_addr", 3 0;
v0x7f8138628b00_0 .var "rf_p1_addr", 3 0;
v0x7f8138628840_0 .var "rf_re0", 0 0;
v0x7f81386288c0_0 .var "rf_re1", 0 0;
v0x7f8138628960_0 .var "rf_we", 0 0;
v0x7f8138628d70_0 .var "rf_we_DM_WB", 0 0;
v0x7f8138628df0_0 .var "rf_we_EX_DM", 0 0;
v0x7f8138628e70_0 .var "rf_we_ID_EX", 0 0;
v0x7f8138628ef0_0 .alias "rst_n", 0 0, v0x7f8138633640_0;
v0x7f8138628ba0_0 .var "src0sel", 1 0;
v0x7f8138628c20_0 .var "src0sel_ID_EX", 1 0;
v0x7f8138628cc0_0 .var "src1sel", 1 0;
v0x7f8138629190_0 .var "src1sel_ID_EX", 1 0;
v0x7f8138629210_0 .alias "stall_DM_WB", 0 0, v0x7f8138633a70_0;
v0x7f81386292b0_0 .alias "stall_EX_DM", 0 0, v0x7f8138633b30_0;
v0x7f8138628f70_0 .alias "stall_ID_EX", 0 0, v0x7f8138633bb0_0;
v0x7f8138629030_0 .alias "stall_IM_ID", 0 0, v0x7f8138633cb0_0;
E_0x7f81386268a0 .event edge, v0x7f81386281b0_0;
L_0x7f8138637320 .cmp/eq 4, v0x7f8138628a00_0, v0x7f8138628a80_0;
L_0x7f8138637450 .cmp/eq 4, v0x7f8138628a00_0, v0x7f8138628b00_0;
L_0x7f81386376e0 .functor MUXZ 1, C4<0>, v0x7f8138627990_0, L_0x7f81386375c0, C4<>;
L_0x7f81386377f0 .reduce/nor L_0x7f81386372c0;
L_0x7f8138637bb0 .reduce/nor v0x7f813862bcf0_0;
L_0x7f8138637ca0 .reduce/nor v0x7f813862bcf0_0;
L_0x7f8138637d30 .reduce/nor v0x7f813862bcf0_0;
L_0x7f8138637e00 .reduce/nor v0x7f813862bcf0_0;
L_0x7f8138637f90 .part v0x7f8138628130_0, 9, 3;
S_0x7f8138625450 .scope module, "iRF" "rf" 3 93, 11 1, S_0x7f81387025f0;
 .timescale 0 0;
v0x7f8138625650_0 .alias "clk", 0 0, v0x7f8138631e00_0;
v0x7f8138625750_0 .alias "dst", 15 0, v0x7f8138633450_0;
v0x7f81386257d0_0 .alias "dst_addr", 3 0, v0x7f81386332d0_0;
v0x7f8138625850_0 .alias "hlt", 0 0, v0x7f8138632690_0;
v0x7f81386258d0_0 .var/i "indx", 31 0;
v0x7f8138625980 .array "mem", 15 0, 15 0;
v0x7f8138625a00_0 .var "p0", 15 0;
v0x7f8138625ac0_0 .alias "p0_addr", 3 0, v0x7f81386331a0_0;
v0x7f8138625b40_0 .var "p1", 15 0;
v0x7f8138625c10_0 .alias "p1_addr", 3 0, v0x7f8138633220_0;
v0x7f8138625c90_0 .alias "re0", 0 0, v0x7f8138633390_0;
v0x7f8138625d70_0 .alias "re1", 0 0, v0x7f81386335c0_0;
v0x7f8138625df0_0 .alias "we", 0 0, v0x7f81386334d0_0;
E_0x7f8138625530 .event edge, v0x7f8138625c10_0, v0x7f8138625d70_0, v0x7f8138619ca0_0;
E_0x7f8138625560 .event edge, v0x7f8138625ac0_0, v0x7f8138625c90_0, v0x7f8138619ca0_0;
E_0x7f81386255b0 .event edge, v0x7f813861a9a0_0, v0x7f81386257d0_0, v0x7f8138625df0_0, v0x7f8138619ca0_0;
S_0x7f81386224c0 .scope module, "ISRCMUX" "src_mux" 3 100, 12 1, S_0x7f81387025f0;
 .timescale 0 0;
P_0x7f813a022208 .param/l "ADD" 10 5, C4<000>;
P_0x7f813a022230 .param/l "ADDi" 10 17, C4<0000>;
P_0x7f813a022258 .param/l "AND" 10 7, C4<010>;
P_0x7f813a022280 .param/l "ANDi" 10 20, C4<0011>;
P_0x7f813a0222a8 .param/l "BRi" 10 29, C4<1100>;
P_0x7f813a0222d0 .param/l "HLTi" 10 32, C4<1111>;
P_0x7f813a0222f8 .param/l "IMM2SRC0" 10 40, C4<11>;
P_0x7f813a022320 .param/l "IMM2SRC1" 10 46, C4<01>;
P_0x7f813a022348 .param/l "IMM_BR2SRC0" 10 38, C4<01>;
P_0x7f813a022370 .param/l "IMM_JMP2SRC0" 10 39, C4<10>;
P_0x7f813a022398 .param/l "JALi" 10 30, C4<1101>;
P_0x7f813a0223c0 .param/l "JRi" 10 31, C4<1110>;
P_0x7f813a0223e8 .param/l "LHB" 10 12, C4<111>;
P_0x7f813a022410 .param/l "LHBi" 10 27, C4<1010>;
P_0x7f813a022438 .param/l "LLBi" 10 28, C4<1011>;
P_0x7f813a022460 .param/l "LWi" 10 25, C4<1000>;
P_0x7f813a022488 .param/l "NOR" 10 8, C4<011>;
P_0x7f813a0224b0 .param/l "NORi" 10 21, C4<0100>;
P_0x7f813a0224d8 .param/l "NPC2SRC1" 10 47, C4<10>;
P_0x7f813a022500 .param/l "PADDSBi" 10 18, C4<0001>;
P_0x7f813a022528 .param/l "RF2SRC0" 10 37, C4<00>;
P_0x7f813a022550 .param/l "RF2SRC1" 10 45, C4<00>;
P_0x7f813a022578 .param/l "SLL" 10 9, C4<100>;
P_0x7f813a0225a0 .param/l "SLLi" 10 22, C4<0101>;
P_0x7f813a0225c8 .param/l "SRA" 10 11, C4<110>;
P_0x7f813a0225f0 .param/l "SRAi" 10 24, C4<0111>;
P_0x7f813a022618 .param/l "SRL" 10 10, C4<101>;
P_0x7f813a022640 .param/l "SRLi" 10 23, C4<0110>;
P_0x7f813a022668 .param/l "SUB" 10 6, C4<001>;
P_0x7f813a022690 .param/l "SUBi" 10 19, C4<0010>;
P_0x7f813a0226b8 .param/l "SWi" 10 26, C4<1001>;
v0x7f8138622f50_0 .net "RF_p0", 15 0, L_0x7f81386380f0; 1 drivers
v0x7f8138622fe0_0 .net "RF_p1", 15 0, L_0x7f8138638210; 1 drivers
v0x7f8138623070_0 .net *"_s0", 15 0, L_0x7f8138632790; 1 drivers
v0x7f8138623110_0 .net *"_s11", 0 0, C4<0>; 1 drivers
v0x7f81386231a0_0 .net *"_s12", 2 0, C4<000>; 1 drivers
v0x7f8138623260_0 .net *"_s14", 0 0, L_0x7f81386384d0; 1 drivers
v0x7f81386232f0_0 .net *"_s16", 2 0, L_0x7f81386385a0; 1 drivers
v0x7f81386233b0_0 .net *"_s19", 0 0, C4<0>; 1 drivers
v0x7f8138623430_0 .net *"_s20", 2 0, C4<001>; 1 drivers
v0x7f8138623500_0 .net *"_s22", 0 0, L_0x7f81386387e0; 1 drivers
v0x7f8138623580_0 .net *"_s25", 0 0, L_0x7f81386388b0; 1 drivers
v0x7f8138623660_0 .net *"_s26", 6 0, L_0x7f8138638a10; 1 drivers
v0x7f81386236e0_0 .net *"_s29", 8 0, L_0x7f8138638c20; 1 drivers
v0x7f81386237d0_0 .net *"_s30", 15 0, L_0x7f8138638cb0; 1 drivers
v0x7f8138623850_0 .net *"_s32", 2 0, L_0x7f8138638d40; 1 drivers
v0x7f8138623950_0 .net *"_s35", 0 0, C4<0>; 1 drivers
v0x7f81386239d0_0 .net *"_s36", 2 0, C4<010>; 1 drivers
v0x7f81386238d0_0 .net *"_s38", 0 0, L_0x7f8138638e90; 1 drivers
v0x7f8138623ae0_0 .net *"_s4", 15 0, L_0x7f8138638180; 1 drivers
v0x7f8138623c00_0 .net *"_s41", 0 0, L_0x7f8138638f60; 1 drivers
v0x7f8138623c80_0 .net *"_s42", 3 0, L_0x7f8138639070; 1 drivers
v0x7f8138623a50_0 .net *"_s44", 15 0, L_0x7f8138639180; 1 drivers
v0x7f8138623db0_0 .net *"_s47", 0 0, L_0x7f81386392a0; 1 drivers
v0x7f8138623b60_0 .net *"_s48", 11 0, L_0x7f8138639430; 1 drivers
v0x7f8138623ef0_0 .net *"_s51", 3 0, L_0x7f8138639210; 1 drivers
v0x7f8138623d00_0 .net *"_s52", 15 0, L_0x7f81386396e0; 1 drivers
v0x7f8138624040_0 .net *"_s54", 15 0, L_0x7f8138639820; 1 drivers
v0x7f8138623e30_0 .net *"_s56", 15 0, L_0x7f81386398b0; 1 drivers
v0x7f81386241a0_0 .net *"_s60", 2 0, L_0x7f8138639b50; 1 drivers
v0x7f8138623f70_0 .net *"_s63", 0 0, C4<0>; 1 drivers
v0x7f8138624310_0 .net *"_s64", 2 0, C4<000>; 1 drivers
v0x7f81386240c0_0 .net *"_s66", 0 0, L_0x7f8138639d70; 1 drivers
v0x7f8138624490_0 .net *"_s68", 2 0, L_0x7f8138639e00; 1 drivers
v0x7f8138624390_0 .net *"_s71", 0 0, C4<0>; 1 drivers
v0x7f8138624410_0 .net *"_s72", 2 0, C4<010>; 1 drivers
v0x7f8138624510_0 .net *"_s74", 0 0, L_0x7f8138639940; 1 drivers
v0x7f8138624590_0 .net *"_s77", 0 0, L_0x7f813863a070; 1 drivers
v0x7f8138624610_0 .net *"_s78", 7 0, L_0x7f813863a1f0; 1 drivers
v0x7f8138624690_0 .net *"_s8", 2 0, L_0x7f81386383a0; 1 drivers
v0x7f8138624710_0 .net *"_s81", 7 0, L_0x7f813863a3d0; 1 drivers
v0x7f8138624790_0 .net *"_s82", 15 0, L_0x7f8138639f10; 1 drivers
v0x7f8138624810_0 .net *"_s84", 15 0, L_0x7f813863a100; 1 drivers
v0x7f8138624890_0 .alias "byp0_DM", 0 0, v0x7f8138631a80_0;
v0x7f8138624910_0 .alias "byp0_EX", 0 0, v0x7f8138631b40_0;
v0x7f8138624990_0 .alias "byp1_DM", 0 0, v0x7f8138631c00_0;
v0x7f8138624a10_0 .alias "byp1_EX", 0 0, v0x7f8138631cc0_0;
v0x7f8138624a90_0 .alias "clk", 0 0, v0x7f8138631e00_0;
v0x7f8138624b10_0 .alias "dst_DM_WB", 15 0, v0x7f8138633450_0;
v0x7f8138624220_0 .alias "dst_EX_DM", 15 0, v0x7f81386323e0_0;
v0x7f8138624d20_0 .alias "imm_ID_EX", 11 0, v0x7f8138632710_0;
v0x7f8138624da0_0 .alias "p0", 15 0, v0x7f8138632b90_0;
v0x7f8138624e20_0 .var "p0_EX_DM", 15 0;
v0x7f8138624ea0_0 .var "p0_ID_EX", 15 0;
v0x7f8138624b90_0 .alias "p1", 15 0, v0x7f8138632fe0_0;
v0x7f8138624c10_0 .var "p1_ID_EX", 15 0;
v0x7f8138624c90_0 .alias "pc_ID_EX", 15 0, v0x7f81386330e0_0;
v0x7f81386250e0_0 .alias "src0", 15 0, v0x7f813862c5b0_0;
v0x7f8138625160_0 .alias "src0sel_ID_EX", 1 0, v0x7f8138633700_0;
v0x7f81386251e0_0 .alias "src1", 15 0, v0x7f81386337c0_0;
v0x7f8138624f20_0 .alias "src1sel_ID_EX", 1 0, v0x7f81386339f0_0;
v0x7f8138624fa0_0 .alias "stall_EX_DM", 0 0, v0x7f8138633b30_0;
v0x7f8138625060_0 .alias "stall_ID_EX", 0 0, v0x7f8138633bb0_0;
L_0x7f8138632790 .functor MUXZ 16, v0x7f8138624ea0_0, v0x7f813861a9a0_0, v0x7f8138627270_0, C4<>;
L_0x7f81386380f0 .functor MUXZ 16, L_0x7f8138632790, v0x7f81386212a0_0, v0x7f8138627480_0, C4<>;
L_0x7f8138638180 .functor MUXZ 16, v0x7f8138624c10_0, v0x7f813861a9a0_0, v0x7f81386273f0_0, C4<>;
L_0x7f8138638210 .functor MUXZ 16, L_0x7f8138638180, v0x7f81386212a0_0, v0x7f81386275a0_0, C4<>;
L_0x7f81386383a0 .concat [ 2 1 0 0], v0x7f8138628c20_0, C4<0>;
L_0x7f81386384d0 .cmp/eq 3, L_0x7f81386383a0, C4<000>;
L_0x7f81386385a0 .concat [ 2 1 0 0], v0x7f8138628c20_0, C4<0>;
L_0x7f81386387e0 .cmp/eq 3, L_0x7f81386385a0, C4<001>;
L_0x7f81386388b0 .part v0x7f8138628130_0, 8, 1;
LS_0x7f8138638a10_0_0 .concat [ 1 1 1 1], L_0x7f81386388b0, L_0x7f81386388b0, L_0x7f81386388b0, L_0x7f81386388b0;
LS_0x7f8138638a10_0_4 .concat [ 1 1 1 0], L_0x7f81386388b0, L_0x7f81386388b0, L_0x7f81386388b0;
L_0x7f8138638a10 .concat [ 4 3 0 0], LS_0x7f8138638a10_0_0, LS_0x7f8138638a10_0_4;
L_0x7f8138638c20 .part v0x7f8138628130_0, 0, 9;
L_0x7f8138638cb0 .concat [ 9 7 0 0], L_0x7f8138638c20, L_0x7f8138638a10;
L_0x7f8138638d40 .concat [ 2 1 0 0], v0x7f8138628c20_0, C4<0>;
L_0x7f8138638e90 .cmp/eq 3, L_0x7f8138638d40, C4<010>;
L_0x7f8138638f60 .part v0x7f8138628130_0, 11, 1;
L_0x7f8138639070 .concat [ 1 1 1 1], L_0x7f8138638f60, L_0x7f8138638f60, L_0x7f8138638f60, L_0x7f8138638f60;
L_0x7f8138639180 .concat [ 12 4 0 0], v0x7f8138628130_0, L_0x7f8138639070;
L_0x7f81386392a0 .part v0x7f8138628130_0, 3, 1;
LS_0x7f8138639430_0_0 .concat [ 1 1 1 1], L_0x7f81386392a0, L_0x7f81386392a0, L_0x7f81386392a0, L_0x7f81386392a0;
LS_0x7f8138639430_0_4 .concat [ 1 1 1 1], L_0x7f81386392a0, L_0x7f81386392a0, L_0x7f81386392a0, L_0x7f81386392a0;
LS_0x7f8138639430_0_8 .concat [ 1 1 1 1], L_0x7f81386392a0, L_0x7f81386392a0, L_0x7f81386392a0, L_0x7f81386392a0;
L_0x7f8138639430 .concat [ 4 4 4 0], LS_0x7f8138639430_0_0, LS_0x7f8138639430_0_4, LS_0x7f8138639430_0_8;
L_0x7f8138639210 .part v0x7f8138628130_0, 0, 4;
L_0x7f81386396e0 .concat [ 4 12 0 0], L_0x7f8138639210, L_0x7f8138639430;
L_0x7f8138639820 .functor MUXZ 16, L_0x7f81386396e0, L_0x7f8138639180, L_0x7f8138638e90, C4<>;
L_0x7f81386398b0 .functor MUXZ 16, L_0x7f8138639820, L_0x7f8138638cb0, L_0x7f81386387e0, C4<>;
L_0x7f8138639a00 .functor MUXZ 16, L_0x7f81386398b0, L_0x7f81386380f0, L_0x7f81386384d0, C4<>;
L_0x7f8138639b50 .concat [ 2 1 0 0], v0x7f8138629190_0, C4<0>;
L_0x7f8138639d70 .cmp/eq 3, L_0x7f8138639b50, C4<000>;
L_0x7f8138639e00 .concat [ 2 1 0 0], v0x7f8138629190_0, C4<0>;
L_0x7f8138639940 .cmp/eq 3, L_0x7f8138639e00, C4<010>;
L_0x7f813863a070 .part v0x7f8138628130_0, 7, 1;
LS_0x7f813863a1f0_0_0 .concat [ 1 1 1 1], L_0x7f813863a070, L_0x7f813863a070, L_0x7f813863a070, L_0x7f813863a070;
LS_0x7f813863a1f0_0_4 .concat [ 1 1 1 1], L_0x7f813863a070, L_0x7f813863a070, L_0x7f813863a070, L_0x7f813863a070;
L_0x7f813863a1f0 .concat [ 4 4 0 0], LS_0x7f813863a1f0_0_0, LS_0x7f813863a1f0_0_4;
L_0x7f813863a3d0 .part v0x7f8138628130_0, 0, 8;
L_0x7f8138639f10 .concat [ 8 8 0 0], L_0x7f813863a3d0, L_0x7f813863a1f0;
L_0x7f813863a100 .functor MUXZ 16, L_0x7f8138639f10, v0x7f8138629c70_0, L_0x7f8138639940, C4<>;
L_0x7f813863a4a0 .functor MUXZ 16, L_0x7f813863a100, L_0x7f8138638210, L_0x7f8138639d70, C4<>;
S_0x7f813861aae0 .scope module, "iALU" "alu" 3 114, 13 1, S_0x7f81387025f0;
 .timescale 0 0;
P_0x7f813a010008 .param/l "ADD" 10 5, C4<000>;
P_0x7f813a010030 .param/l "ADDi" 10 17, C4<0000>;
P_0x7f813a010058 .param/l "AND" 10 7, C4<010>;
P_0x7f813a010080 .param/l "ANDi" 10 20, C4<0011>;
P_0x7f813a0100a8 .param/l "BRi" 10 29, C4<1100>;
P_0x7f813a0100d0 .param/l "HLTi" 10 32, C4<1111>;
P_0x7f813a0100f8 .param/l "IMM2SRC0" 10 40, C4<11>;
P_0x7f813a010120 .param/l "IMM2SRC1" 10 46, C4<01>;
P_0x7f813a010148 .param/l "IMM_BR2SRC0" 10 38, C4<01>;
P_0x7f813a010170 .param/l "IMM_JMP2SRC0" 10 39, C4<10>;
P_0x7f813a010198 .param/l "JALi" 10 30, C4<1101>;
P_0x7f813a0101c0 .param/l "JRi" 10 31, C4<1110>;
P_0x7f813a0101e8 .param/l "LHB" 10 12, C4<111>;
P_0x7f813a010210 .param/l "LHBi" 10 27, C4<1010>;
P_0x7f813a010238 .param/l "LLBi" 10 28, C4<1011>;
P_0x7f813a010260 .param/l "LWi" 10 25, C4<1000>;
P_0x7f813a010288 .param/l "NOR" 10 8, C4<011>;
P_0x7f813a0102b0 .param/l "NORi" 10 21, C4<0100>;
P_0x7f813a0102d8 .param/l "NPC2SRC1" 10 47, C4<10>;
P_0x7f813a010300 .param/l "PADDSBi" 10 18, C4<0001>;
P_0x7f813a010328 .param/l "RF2SRC0" 10 37, C4<00>;
P_0x7f813a010350 .param/l "RF2SRC1" 10 45, C4<00>;
P_0x7f813a010378 .param/l "SLL" 10 9, C4<100>;
P_0x7f813a0103a0 .param/l "SLLi" 10 22, C4<0101>;
P_0x7f813a0103c8 .param/l "SRA" 10 11, C4<110>;
P_0x7f813a0103f0 .param/l "SRAi" 10 24, C4<0111>;
P_0x7f813a010418 .param/l "SRL" 10 10, C4<101>;
P_0x7f813a010440 .param/l "SRLi" 10 23, C4<0110>;
P_0x7f813a010468 .param/l "SUB" 10 6, C4<001>;
P_0x7f813a010490 .param/l "SUBi" 10 19, C4<0010>;
P_0x7f813a0104b8 .param/l "SWi" 10 26, C4<1001>;
L_0x7f813863a970 .functor NOT 16, L_0x7f8138639a00, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f813863be10 .functor NOT 1, L_0x7f813863c160, C4<0>, C4<0>, C4<0>;
L_0x7f813863c3c0 .functor AND 1, L_0x7f813863be10, L_0x7f813863c1f0, C4<1>, C4<1>;
L_0x7f813863c420 .functor AND 1, L_0x7f813863c3c0, L_0x7f813863b920, C4<1>, C4<1>;
L_0x7f813863c960 .functor NOT 1, L_0x7f813863c7f0, C4<0>, C4<0>, C4<0>;
L_0x7f813863c690 .functor AND 1, L_0x7f813863c760, L_0x7f813863c960, C4<1>, C4<1>;
L_0x7f813863ca90 .functor NOT 1, L_0x7f813863ca00, C4<0>, C4<0>, C4<0>;
L_0x7f813863cb70 .functor AND 1, L_0x7f813863c690, L_0x7f813863ca90, C4<1>, C4<1>;
L_0x7f813863cf20 .functor NOT 1, L_0x7f813863c8c0, C4<0>, C4<0>, C4<0>;
L_0x7f813863d1a0 .functor AND 1, L_0x7f813863cf20, L_0x7f813863d010, C4<1>, C4<1>;
L_0x7f813863d300 .functor AND 1, L_0x7f813863d1a0, L_0x7f813863ce30, C4<1>, C4<1>;
L_0x7f813863d530 .functor NOT 1, L_0x7f813863d640, C4<0>, C4<0>, C4<0>;
L_0x7f813863d590 .functor AND 1, L_0x7f813863d0e0, L_0x7f813863d530, C4<1>, C4<1>;
L_0x7f813863d360 .functor NOT 1, L_0x7f813863d8a0, C4<0>, C4<0>, C4<0>;
L_0x7f813863d970 .functor AND 1, L_0x7f813863d590, L_0x7f813863d360, C4<1>, C4<1>;
L_0x7f813863e4f0 .functor AND 1, L_0x7f813863e290, L_0x7f813863e320, C4<1>, C4<1>;
L_0x7f813863e8c0 .functor NOT 1, L_0x7f813863e550, C4<0>, C4<0>, C4<0>;
L_0x7f813863e9f0 .functor AND 1, L_0x7f813863e4f0, L_0x7f813863e8c0, C4<1>, C4<1>;
L_0x7f813863e860 .functor NOT 1, L_0x7f813863e7d0, C4<0>, C4<0>, C4<0>;
L_0x7f813863ebf0 .functor AND 1, L_0x7f813863e860, L_0x7f813863eb20, C4<1>, C4<1>;
L_0x7f813863ed80 .functor AND 1, L_0x7f813863ebf0, L_0x7f813863ef50, C4<1>, C4<1>;
L_0x7f813863f0f0 .functor OR 1, L_0x7f813863e070, L_0x7f813863ea90, C4<0>, C4<0>;
L_0x7f81386423f0 .functor AND 16, L_0x7f813863a4a0, L_0x7f8138639a00, C4<1111111111111111>, C4<1111111111111111>;
L_0x7f8138642110 .functor OR 16, L_0x7f813863a4a0, L_0x7f8138639a00, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f8138642170 .functor NOT 16, L_0x7f8138642110, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f8138642770 .functor OR 1, L_0x7f8138641da0, L_0x7f8138642660, C4<0>, C4<0>;
v0x7f813861b550_0 .net *"_s0", 3 0, L_0x7f813863a730; 1 drivers
v0x7f813861b5e0_0 .net *"_s104", 0 0, L_0x7f813863c8c0; 1 drivers
v0x7f813861b670_0 .net *"_s105", 0 0, L_0x7f813863cf20; 1 drivers
v0x7f813861b710_0 .net *"_s108", 0 0, L_0x7f813863d010; 1 drivers
v0x7f813861b7a0_0 .net *"_s109", 0 0, L_0x7f813863d1a0; 1 drivers
v0x7f813861b860_0 .net *"_s112", 0 0, L_0x7f813863ce30; 1 drivers
v0x7f813861b8f0_0 .net *"_s113", 0 0, L_0x7f813863d300; 1 drivers
v0x7f813861b9b0_0 .net/s *"_s115", 0 0, C4<1>; 1 drivers
v0x7f813861ba30_0 .net/s *"_s117", 0 0, C4<0>; 1 drivers
v0x7f813861bb00_0 .net *"_s12", 3 0, L_0x7f813863ab20; 1 drivers
v0x7f813861bb80_0 .net *"_s122", 0 0, L_0x7f813863d0e0; 1 drivers
v0x7f813861bc60_0 .net *"_s124", 0 0, L_0x7f813863d640; 1 drivers
v0x7f813861bce0_0 .net *"_s125", 0 0, L_0x7f813863d530; 1 drivers
v0x7f813861bdd0_0 .net *"_s127", 0 0, L_0x7f813863d590; 1 drivers
v0x7f813861be50_0 .net *"_s130", 0 0, L_0x7f813863d8a0; 1 drivers
v0x7f813861bf50_0 .net *"_s131", 0 0, L_0x7f813863d360; 1 drivers
v0x7f813861bfd0_0 .net *"_s133", 0 0, L_0x7f813863d970; 1 drivers
v0x7f813861bed0_0 .net/s *"_s135", 0 0, C4<1>; 1 drivers
v0x7f813861c0e0_0 .net/s *"_s137", 0 0, C4<0>; 1 drivers
v0x7f813861c200_0 .net *"_s141", 7 0, C4<01111111>; 1 drivers
v0x7f813861c280_0 .net *"_s143", 7 0, C4<10000000>; 1 drivers
v0x7f813861c050_0 .net *"_s145", 7 0, L_0x7f813863d750; 1 drivers
v0x7f813861c3b0_0 .net *"_s149", 7 0, C4<01111111>; 1 drivers
v0x7f813861c160_0 .net *"_s15", 0 0, C4<0>; 1 drivers
v0x7f813861c4f0_0 .net *"_s151", 7 0, C4<10000000>; 1 drivers
v0x7f813861c300_0 .net *"_s153", 7 0, L_0x7f813863dcd0; 1 drivers
v0x7f813861c640_0 .net *"_s16", 3 0, C4<0001>; 1 drivers
v0x7f813861c430_0 .net *"_s162", 0 0, L_0x7f813863e290; 1 drivers
v0x7f813861c7a0_0 .net *"_s164", 0 0, L_0x7f813863e320; 1 drivers
v0x7f813861c570_0 .net *"_s165", 0 0, L_0x7f813863e4f0; 1 drivers
v0x7f813861c910_0 .net *"_s168", 0 0, L_0x7f813863e550; 1 drivers
v0x7f813861c6c0_0 .net *"_s169", 0 0, L_0x7f813863e8c0; 1 drivers
v0x7f813861ca90_0 .net *"_s171", 0 0, L_0x7f813863e9f0; 1 drivers
v0x7f813861c990_0 .net/s *"_s173", 0 0, C4<1>; 1 drivers
v0x7f813861ca10_0 .net/s *"_s175", 0 0, C4<0>; 1 drivers
v0x7f813861cb10_0 .net *"_s18", 0 0, L_0x7f813863a840; 1 drivers
v0x7f813861cb90_0 .net *"_s180", 0 0, L_0x7f813863e7d0; 1 drivers
v0x7f813861cc10_0 .net *"_s181", 0 0, L_0x7f813863e860; 1 drivers
v0x7f813861cc90_0 .net *"_s184", 0 0, L_0x7f813863e960; 1 drivers
v0x7f813861cd10_0 .net *"_s186", 0 0, L_0x7f813863eb20; 1 drivers
v0x7f813861cd90_0 .net *"_s187", 0 0, L_0x7f813863ebf0; 1 drivers
v0x7f813861ce10_0 .net *"_s190", 0 0, L_0x7f813863ef50; 1 drivers
v0x7f813861ce90_0 .net *"_s191", 0 0, L_0x7f813863ed80; 1 drivers
v0x7f813861cf10_0 .net/s *"_s193", 0 0, C4<1>; 1 drivers
v0x7f813861cf90_0 .net/s *"_s195", 0 0, C4<0>; 1 drivers
v0x7f813861d010_0 .net *"_s199", 15 0, C4<0111111111111111>; 1 drivers
v0x7f813861d090_0 .net/s *"_s20", 0 0, C4<1>; 1 drivers
v0x7f813861d110_0 .net *"_s201", 15 0, C4<1000000000000000>; 1 drivers
v0x7f813861d190_0 .net *"_s203", 15 0, L_0x7f813863f1c0; 1 drivers
v0x7f813861d3a0_0 .net *"_s210", 0 0, L_0x7f813863f680; 1 drivers
v0x7f813861d420_0 .net *"_s212", 14 0, L_0x7f813863f4d0; 1 drivers
v0x7f813861d4a0_0 .net *"_s213", 0 0, C4<0>; 1 drivers
v0x7f813861d210_0 .net *"_s215", 15 0, L_0x7f813863f5a0; 1 drivers
v0x7f813861d290_0 .net/s *"_s22", 0 0, C4<0>; 1 drivers
v0x7f813861d310_0 .net *"_s220", 0 0, L_0x7f813863f820; 1 drivers
v0x7f813861d6f0_0 .net *"_s222", 13 0, L_0x7f813863f910; 1 drivers
v0x7f813861d770_0 .net *"_s223", 1 0, C4<00>; 1 drivers
v0x7f813861d800_0 .net *"_s225", 15 0, L_0x7f813863fa20; 1 drivers
v0x7f813861d530_0 .net *"_s230", 0 0, L_0x7f813863fb20; 1 drivers
v0x7f813861d5c0_0 .net *"_s232", 11 0, L_0x7f813863fbb0; 1 drivers
v0x7f813861d650_0 .net *"_s233", 3 0, C4<0000>; 1 drivers
v0x7f813861d890_0 .net *"_s235", 15 0, L_0x7f813863fe60; 1 drivers
v0x7f813861d910_0 .net *"_s240", 0 0, L_0x7f8138640080; 1 drivers
v0x7f813861dba0_0 .net *"_s242", 7 0, L_0x7f8138640190; 1 drivers
v0x7f813861dc30_0 .net *"_s243", 7 0, C4<00000000>; 1 drivers
v0x7f813861dcc0_0 .net *"_s245", 15 0, L_0x7f8138640410; 1 drivers
v0x7f813861dd50_0 .net *"_s249", 3 0, L_0x7f81386404a0; 1 drivers
v0x7f813861d9a0_0 .net *"_s252", 0 0, C4<0>; 1 drivers
v0x7f813861da30_0 .net *"_s253", 3 0, C4<0110>; 1 drivers
v0x7f813861dac0_0 .net *"_s255", 0 0, L_0x7f81386407b0; 1 drivers
v0x7f813861e000_0 .net *"_s258", 0 0, L_0x7f8138640260; 1 drivers
v0x7f813861e080_0 .net *"_s259", 0 0, C4<0>; 1 drivers
v0x7f813861e100_0 .net *"_s264", 0 0, L_0x7f8138640940; 1 drivers
v0x7f813861ddd0_0 .net *"_s266", 14 0, L_0x7f81386409d0; 1 drivers
v0x7f813861de50_0 .net *"_s267", 15 0, L_0x7f8138640a60; 1 drivers
v0x7f813861dee0_0 .net *"_s272", 0 0, L_0x7f813863d240; 1 drivers
v0x7f813861df70_0 .net *"_s273", 1 0, L_0x7f8138640e40; 1 drivers
v0x7f813861e3f0_0 .net *"_s276", 13 0, L_0x7f8138640f50; 1 drivers
v0x7f813861e480_0 .net *"_s277", 15 0, L_0x7f8138640fe0; 1 drivers
v0x7f813861e510_0 .net *"_s282", 0 0, L_0x7f81386414a0; 1 drivers
v0x7f813861e5a0_0 .net *"_s283", 3 0, L_0x7f8138641530; 1 drivers
v0x7f813861e190_0 .net *"_s286", 11 0, L_0x7f81386416c0; 1 drivers
v0x7f813861e220_0 .net *"_s287", 15 0, L_0x7f8138641180; 1 drivers
v0x7f813861e2b0_0 .net *"_s292", 0 0, L_0x7f8138641360; 1 drivers
v0x7f813861e340_0 .net *"_s293", 7 0, L_0x7f8138641850; 1 drivers
v0x7f813861e8d0_0 .net *"_s296", 7 0, L_0x7f81386415c0; 1 drivers
v0x7f813861e950_0 .net *"_s297", 15 0, L_0x7f8138641b30; 1 drivers
v0x7f813861e9d0_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x7f813861ea60_0 .net *"_s30", 7 0, L_0x7f813863b1a0; 1 drivers
v0x7f813861e630_0 .net *"_s301", 3 0, L_0x7f8138641fc0; 1 drivers
v0x7f813861e6c0_0 .net *"_s304", 0 0, C4<0>; 1 drivers
v0x7f813861e750_0 .net *"_s305", 3 0, C4<0010>; 1 drivers
v0x7f813861e7e0_0 .net *"_s307", 0 0, L_0x7f81386422e0; 1 drivers
v0x7f813861edd0_0 .net *"_s309", 15 0, L_0x7f81386423f0; 1 drivers
v0x7f813861ee50_0 .net *"_s31", 8 0, L_0x7f813863b2c0; 1 drivers
v0x7f813861eed0_0 .net *"_s311", 3 0, L_0x7f81386406b0; 1 drivers
v0x7f813861ef50_0 .net *"_s314", 0 0, C4<0>; 1 drivers
v0x7f813861eae0_0 .net *"_s315", 3 0, C4<0011>; 1 drivers
v0x7f813861eb60_0 .net *"_s317", 0 0, L_0x7f8138641e30; 1 drivers
v0x7f813861ebe0_0 .net *"_s319", 15 0, L_0x7f8138642110; 1 drivers
v0x7f813861ec70_0 .net *"_s321", 15 0, L_0x7f8138642170; 1 drivers
v0x7f813861ed00_0 .net *"_s323", 3 0, L_0x7f8138642450; 1 drivers
v0x7f813861f300_0 .net *"_s326", 0 0, C4<0>; 1 drivers
v0x7f813861f6c0_0 .net *"_s327", 3 0, C4<0100>; 1 drivers
v0x7f813861efd0_0 .net *"_s329", 0 0, L_0x7f81386405f0; 1 drivers
v0x7f813861f050_0 .net *"_s331", 3 0, L_0x7f8138641c50; 1 drivers
v0x7f813861f0d0_0 .net *"_s334", 0 0, C4<0>; 1 drivers
v0x7f813861f160_0 .net *"_s335", 3 0, C4<0101>; 1 drivers
v0x7f813861f1f0_0 .net *"_s337", 0 0, L_0x7f8138641da0; 1 drivers
v0x7f813861f280_0 .net *"_s339", 3 0, L_0x7f8138642c10; 1 drivers
v0x7f813861f390_0 .net *"_s34", 0 0, C4<0>; 1 drivers
v0x7f813861f420_0 .net *"_s342", 0 0, C4<0>; 1 drivers
v0x7f813861f4b0_0 .net *"_s343", 3 0, C4<0110>; 1 drivers
v0x7f813861f540_0 .net *"_s345", 0 0, L_0x7f8138642660; 1 drivers
v0x7f813861f5d0_0 .net *"_s347", 0 0, L_0x7f8138642770; 1 drivers
v0x7f813861fae0_0 .net *"_s349", 3 0, L_0x7f81386428e0; 1 drivers
v0x7f813861fb60_0 .net *"_s352", 0 0, C4<0>; 1 drivers
v0x7f813861fbe0_0 .net *"_s353", 3 0, C4<0111>; 1 drivers
v0x7f813861fc60_0 .net *"_s355", 0 0, L_0x7f8138642d60; 1 drivers
v0x7f813861f740_0 .net *"_s358", 7 0, L_0x7f8138642e70; 1 drivers
v0x7f813861f7c0_0 .net *"_s36", 7 0, L_0x7f813863b4b0; 1 drivers
v0x7f813861f840_0 .net *"_s360", 7 0, L_0x7f8138642f70; 1 drivers
v0x7f813861f8d0_0 .net *"_s361", 15 0, L_0x7f8138643100; 1 drivers
v0x7f813861f960_0 .net *"_s363", 15 0, L_0x7f8138643190; 1 drivers
v0x7f813861f9f0_0 .net *"_s365", 15 0, L_0x7f8138643610; 1 drivers
v0x7f81386200d0_0 .net *"_s367", 15 0, L_0x7f8138643760; 1 drivers
v0x7f8138620150_0 .net *"_s369", 15 0, L_0x7f8138643870; 1 drivers
v0x7f813861fce0_0 .net *"_s37", 8 0, L_0x7f813863b5a0; 1 drivers
v0x7f813861fd60_0 .net *"_s371", 15 0, L_0x7f81386432a0; 1 drivers
v0x7f813861fde0_0 .net *"_s4", 3 0, C4<0001>; 1 drivers
v0x7f813861fe60_0 .net *"_s40", 0 0, C4<0>; 1 drivers
v0x7f813861fee0_0 .net *"_s41", 8 0, L_0x7f813863b630; 1 drivers
v0x7f813861ff70_0 .net *"_s43", 8 0, L_0x7f813863b7d0; 1 drivers
v0x7f8138620000_0 .net *"_s46", 7 0, C4<00000000>; 1 drivers
v0x7f81386201d0_0 .net *"_s47", 8 0, L_0x7f813863b9d0; 1 drivers
v0x7f8138620250_0 .net *"_s49", 0 0, C4<0>; 1 drivers
v0x7f81386202d0_0 .net *"_s54", 7 0, L_0x7f813863bbd0; 1 drivers
v0x7f8138620350_0 .net *"_s56", 7 0, L_0x7f813863bcf0; 1 drivers
v0x7f81386203d0_0 .net *"_s57", 7 0, L_0x7f813863bd80; 1 drivers
v0x7f8138620460_0 .net *"_s59", 7 0, L_0x7f813863bc60; 1 drivers
v0x7f81386204f0_0 .net *"_s6", 0 0, L_0x7f8138639be0; 1 drivers
v0x7f81386205d0_0 .net *"_s62", 6 0, C4<0000000>; 1 drivers
v0x7f8138620650_0 .net *"_s66", 0 0, L_0x7f813863c160; 1 drivers
v0x7f81386206d0_0 .net *"_s67", 0 0, L_0x7f813863be10; 1 drivers
v0x7f8138620750_0 .net *"_s70", 0 0, L_0x7f813863c1f0; 1 drivers
v0x7f81386207d0_0 .net *"_s71", 0 0, L_0x7f813863c3c0; 1 drivers
v0x7f8138620850_0 .net *"_s74", 0 0, L_0x7f813863b920; 1 drivers
v0x7f81386208e0_0 .net *"_s75", 0 0, L_0x7f813863c420; 1 drivers
v0x7f8138620970_0 .net/s *"_s77", 0 0, C4<1>; 1 drivers
v0x7f8138620a00_0 .net/s *"_s79", 0 0, C4<0>; 1 drivers
v0x7f8138620a90_0 .net *"_s8", 15 0, L_0x7f813863a970; 1 drivers
v0x7f8138620b20_0 .net *"_s84", 0 0, L_0x7f813863c760; 1 drivers
v0x7f8138620bb0_0 .net *"_s86", 0 0, L_0x7f813863c7f0; 1 drivers
v0x7f8138620c40_0 .net *"_s87", 0 0, L_0x7f813863c960; 1 drivers
v0x7f8138620cd0_0 .net *"_s89", 0 0, L_0x7f813863c690; 1 drivers
v0x7f8138620d60_0 .net *"_s92", 0 0, L_0x7f813863ca00; 1 drivers
v0x7f8138620df0_0 .net *"_s93", 0 0, L_0x7f813863ca90; 1 drivers
v0x7f8138620e80_0 .net *"_s95", 0 0, L_0x7f813863cb70; 1 drivers
v0x7f8138620f10_0 .net/s *"_s97", 0 0, C4<1>; 1 drivers
v0x7f8138620fa0_0 .net/s *"_s99", 0 0, C4<0>; 1 drivers
v0x7f8138621030_0 .net "cin", 0 0, L_0x7f813863ac70; 1 drivers
v0x7f81386210c0_0 .net "cin_real_right_to_left", 0 0, L_0x7f813863bb00; 1 drivers
v0x7f8138621150_0 .net "cin_right_to_left", 0 0, L_0x7f813863b000; 1 drivers
v0x7f81386211e0_0 .alias "clk", 0 0, v0x7f8138631e00_0;
v0x7f813861c820_0 .alias "dst", 15 0, v0x7f8138632460_0;
v0x7f81386212a0_0 .var "dst_EX_DM", 15 0;
v0x7f8138621320_0 .alias "func", 2 0, v0x7f8138631980_0;
v0x7f81386213a0_0 .net "left_sat_neg", 0 0, L_0x7f813863bf70; 1 drivers
v0x7f8138621420_0 .net "left_sat_pos", 0 0, L_0x7f813863c580; 1 drivers
v0x7f81386214a0_0 .net "left_sum", 7 0, L_0x7f813863c070; 1 drivers
v0x7f8138621520_0 .net "left_sum_sat", 7 0, L_0x7f813863ded0; 1 drivers
v0x7f81386215a0_0 .alias "neg", 0 0, v0x7f8138632a00_0;
v0x7f8138621620_0 .alias "ov", 0 0, v0x7f8138632cb0_0;
v0x7f81386216c0_0 .alias "padd", 0 0, v0x7f8138632d30_0;
v0x7f8138621740_0 .net "right_sat_neg", 0 0, L_0x7f813863ccd0; 1 drivers
v0x7f81386217c0_0 .net "right_sat_pos", 0 0, L_0x7f813863d400; 1 drivers
v0x7f8138621850_0 .net "right_sum", 7 0, L_0x7f813863b0d0; 1 drivers
v0x7f81386218e0_0 .net "right_sum_sat", 7 0, L_0x7f813863e200; 1 drivers
v0x7f8138621970_0 .net "sat_neg", 0 0, L_0x7f813863ea90; 1 drivers
v0x7f8138621a00_0 .net "sat_pos", 0 0, L_0x7f813863e070; 1 drivers
v0x7f8138621a90_0 .net "shamt", 3 0, L_0x7f8138643ae0; 1 drivers
v0x7f8138621b20_0 .net "shft_in", 0 0, L_0x7f8138640330; 1 drivers
v0x7f8138621bb0_0 .net "shft_l", 15 0, L_0x7f813863fd40; 1 drivers
v0x7f8138621c40_0 .net "shft_l1", 15 0, L_0x7f813863f710; 1 drivers
v0x7f8138621cd0_0 .net "shft_l2", 15 0, L_0x7f813863f390; 1 drivers
v0x7f8138621d60_0 .net "shft_l4", 15 0, L_0x7f813863ff70; 1 drivers
v0x7f8138621df0_0 .net "shft_r", 15 0, L_0x7f8138641bc0; 1 drivers
v0x7f8138621e80_0 .net "shft_r1", 15 0, L_0x7f8138640b70; 1 drivers
v0x7f8138621f10_0 .net "shft_r2", 15 0, L_0x7f81386410f0; 1 drivers
v0x7f8138621fa0_0 .net "shft_r4", 15 0, L_0x7f8138641250; 1 drivers
v0x7f8138622030_0 .alias "src0", 15 0, v0x7f813862c5b0_0;
v0x7f81386220c0_0 .net "src0_2s_cmp", 15 0, L_0x7f813863aa50; 1 drivers
v0x7f8138622150_0 .alias "src1", 15 0, v0x7f81386337c0_0;
v0x7f81386221e0_0 .alias "stall_EX_DM", 0 0, v0x7f8138633b30_0;
v0x7f8138622280_0 .net "sum", 15 0, L_0x7f813863e460; 1 drivers
v0x7f8138622300_0 .net "sum_padd", 15 0, L_0x7f813863dfe0; 1 drivers
v0x7f8138622390_0 .net "sum_sat", 15 0, L_0x7f813863efe0; 1 drivers
v0x7f8138622420_0 .alias "zr", 0 0, v0x7f8138633db0_0;
L_0x7f813863a730 .concat [ 3 1 0 0], v0x7f81386271f0_0, C4<0>;
L_0x7f8138639be0 .cmp/eq 4, L_0x7f813863a730, C4<0001>;
L_0x7f813863aa50 .functor MUXZ 16, L_0x7f8138639a00, L_0x7f813863a970, L_0x7f8138639be0, C4<>;
L_0x7f813863ab20 .concat [ 3 1 0 0], v0x7f81386271f0_0, C4<0>;
L_0x7f813863a840 .cmp/eq 4, L_0x7f813863ab20, C4<0001>;
L_0x7f813863ac70 .functor MUXZ 1, C4<0>, C4<1>, L_0x7f813863a840, C4<>;
L_0x7f813863b000 .part L_0x7f813863b9d0, 8, 1;
L_0x7f813863b0d0 .part L_0x7f813863b9d0, 0, 8;
L_0x7f813863b1a0 .part L_0x7f813863aa50, 0, 8;
L_0x7f813863b2c0 .concat [ 8 1 0 0], L_0x7f813863b1a0, C4<0>;
L_0x7f813863b4b0 .part L_0x7f813863a4a0, 0, 8;
L_0x7f813863b5a0 .concat [ 8 1 0 0], L_0x7f813863b4b0, C4<0>;
L_0x7f813863b630 .arith/sum 9, L_0x7f813863b2c0, L_0x7f813863b5a0;
L_0x7f813863b7d0 .concat [ 1 8 0 0], L_0x7f813863ac70, C4<00000000>;
L_0x7f813863b9d0 .arith/sum 9, L_0x7f813863b630, L_0x7f813863b7d0;
L_0x7f813863bb00 .functor MUXZ 1, L_0x7f813863b000, C4<0>, v0x7f8138628640_0, C4<>;
L_0x7f813863bbd0 .part L_0x7f813863aa50, 8, 8;
L_0x7f813863bcf0 .part L_0x7f813863a4a0, 8, 8;
L_0x7f813863bd80 .arith/sum 8, L_0x7f813863bbd0, L_0x7f813863bcf0;
L_0x7f813863bc60 .concat [ 1 7 0 0], L_0x7f813863bb00, C4<0000000>;
L_0x7f813863c070 .arith/sum 8, L_0x7f813863bd80, L_0x7f813863bc60;
L_0x7f813863c160 .part L_0x7f813863c070, 7, 1;
L_0x7f813863c1f0 .part L_0x7f813863aa50, 15, 1;
L_0x7f813863b920 .part L_0x7f813863a4a0, 15, 1;
L_0x7f813863bf70 .functor MUXZ 1, C4<0>, C4<1>, L_0x7f813863c420, C4<>;
L_0x7f813863c760 .part L_0x7f813863c070, 7, 1;
L_0x7f813863c7f0 .part L_0x7f813863aa50, 15, 1;
L_0x7f813863ca00 .part L_0x7f813863a4a0, 15, 1;
L_0x7f813863c580 .functor MUXZ 1, C4<0>, C4<1>, L_0x7f813863cb70, C4<>;
L_0x7f813863c8c0 .part L_0x7f813863b0d0, 7, 1;
L_0x7f813863d010 .part L_0x7f813863aa50, 7, 1;
L_0x7f813863ce30 .part L_0x7f813863a4a0, 7, 1;
L_0x7f813863ccd0 .functor MUXZ 1, C4<0>, C4<1>, L_0x7f813863d300, C4<>;
L_0x7f813863d0e0 .part L_0x7f813863b0d0, 7, 1;
L_0x7f813863d640 .part L_0x7f813863aa50, 7, 1;
L_0x7f813863d8a0 .part L_0x7f813863a4a0, 7, 1;
L_0x7f813863d400 .functor MUXZ 1, C4<0>, C4<1>, L_0x7f813863d970, C4<>;
L_0x7f813863d750 .functor MUXZ 8, L_0x7f813863c070, C4<10000000>, L_0x7f813863bf70, C4<>;
L_0x7f813863ded0 .functor MUXZ 8, L_0x7f813863d750, C4<01111111>, L_0x7f813863c580, C4<>;
L_0x7f813863dcd0 .functor MUXZ 8, L_0x7f813863b0d0, C4<10000000>, L_0x7f813863ccd0, C4<>;
L_0x7f813863e200 .functor MUXZ 8, L_0x7f813863dcd0, C4<01111111>, L_0x7f813863d400, C4<>;
L_0x7f813863dfe0 .concat [ 8 8 0 0], L_0x7f813863e200, L_0x7f813863ded0;
L_0x7f813863e460 .concat [ 8 8 0 0], L_0x7f813863b0d0, L_0x7f813863c070;
L_0x7f813863e290 .part L_0x7f813863a4a0, 15, 1;
L_0x7f813863e320 .part L_0x7f813863aa50, 15, 1;
L_0x7f813863e550 .part L_0x7f813863e460, 15, 1;
L_0x7f813863ea90 .functor MUXZ 1, C4<0>, C4<1>, L_0x7f813863e9f0, C4<>;
L_0x7f813863e7d0 .part L_0x7f813863a4a0, 15, 1;
L_0x7f813863e960 .part L_0x7f813863aa50, 15, 1;
L_0x7f813863eb20 .reduce/nor L_0x7f813863e960;
L_0x7f813863ef50 .part L_0x7f813863e460, 15, 1;
L_0x7f813863e070 .functor MUXZ 1, C4<0>, C4<1>, L_0x7f813863ed80, C4<>;
L_0x7f813863f1c0 .functor MUXZ 16, L_0x7f813863e460, C4<1000000000000000>, L_0x7f813863ea90, C4<>;
L_0x7f813863efe0 .functor MUXZ 16, L_0x7f813863f1c0, C4<0111111111111111>, L_0x7f813863e070, C4<>;
L_0x7f813863f680 .part L_0x7f8138643ae0, 0, 1;
L_0x7f813863f4d0 .part L_0x7f813863a4a0, 0, 15;
L_0x7f813863f5a0 .concat [ 1 15 0 0], C4<0>, L_0x7f813863f4d0;
L_0x7f813863f710 .functor MUXZ 16, L_0x7f813863a4a0, L_0x7f813863f5a0, L_0x7f813863f680, C4<>;
L_0x7f813863f820 .part L_0x7f8138643ae0, 1, 1;
L_0x7f813863f910 .part L_0x7f813863f710, 0, 14;
L_0x7f813863fa20 .concat [ 2 14 0 0], C4<00>, L_0x7f813863f910;
L_0x7f813863f390 .functor MUXZ 16, L_0x7f813863f710, L_0x7f813863fa20, L_0x7f813863f820, C4<>;
L_0x7f813863fb20 .part L_0x7f8138643ae0, 2, 1;
L_0x7f813863fbb0 .part L_0x7f813863f390, 0, 12;
L_0x7f813863fe60 .concat [ 4 12 0 0], C4<0000>, L_0x7f813863fbb0;
L_0x7f813863ff70 .functor MUXZ 16, L_0x7f813863f390, L_0x7f813863fe60, L_0x7f813863fb20, C4<>;
L_0x7f8138640080 .part L_0x7f8138643ae0, 3, 1;
L_0x7f8138640190 .part L_0x7f813863ff70, 0, 8;
L_0x7f8138640410 .concat [ 8 8 0 0], C4<00000000>, L_0x7f8138640190;
L_0x7f813863fd40 .functor MUXZ 16, L_0x7f813863ff70, L_0x7f8138640410, L_0x7f8138640080, C4<>;
L_0x7f81386404a0 .concat [ 3 1 0 0], v0x7f81386271f0_0, C4<0>;
L_0x7f81386407b0 .cmp/eq 4, L_0x7f81386404a0, C4<0110>;
L_0x7f8138640260 .part L_0x7f813863a4a0, 15, 1;
L_0x7f8138640330 .functor MUXZ 1, C4<0>, L_0x7f8138640260, L_0x7f81386407b0, C4<>;
L_0x7f8138640940 .part L_0x7f8138643ae0, 0, 1;
L_0x7f81386409d0 .part L_0x7f813863a4a0, 1, 15;
L_0x7f8138640a60 .concat [ 15 1 0 0], L_0x7f81386409d0, L_0x7f8138640330;
L_0x7f8138640b70 .functor MUXZ 16, L_0x7f813863a4a0, L_0x7f8138640a60, L_0x7f8138640940, C4<>;
L_0x7f813863d240 .part L_0x7f8138643ae0, 1, 1;
L_0x7f8138640e40 .concat [ 1 1 0 0], L_0x7f8138640330, L_0x7f8138640330;
L_0x7f8138640f50 .part L_0x7f8138640b70, 2, 14;
L_0x7f8138640fe0 .concat [ 14 2 0 0], L_0x7f8138640f50, L_0x7f8138640e40;
L_0x7f81386410f0 .functor MUXZ 16, L_0x7f8138640b70, L_0x7f8138640fe0, L_0x7f813863d240, C4<>;
L_0x7f81386414a0 .part L_0x7f8138643ae0, 2, 1;
L_0x7f8138641530 .concat [ 1 1 1 1], L_0x7f8138640330, L_0x7f8138640330, L_0x7f8138640330, L_0x7f8138640330;
L_0x7f81386416c0 .part L_0x7f81386410f0, 4, 12;
L_0x7f8138641180 .concat [ 12 4 0 0], L_0x7f81386416c0, L_0x7f8138641530;
L_0x7f8138641250 .functor MUXZ 16, L_0x7f81386410f0, L_0x7f8138641180, L_0x7f81386414a0, C4<>;
L_0x7f8138641360 .part L_0x7f8138643ae0, 3, 1;
LS_0x7f8138641850_0_0 .concat [ 1 1 1 1], L_0x7f8138640330, L_0x7f8138640330, L_0x7f8138640330, L_0x7f8138640330;
LS_0x7f8138641850_0_4 .concat [ 1 1 1 1], L_0x7f8138640330, L_0x7f8138640330, L_0x7f8138640330, L_0x7f8138640330;
L_0x7f8138641850 .concat [ 4 4 0 0], LS_0x7f8138641850_0_0, LS_0x7f8138641850_0_4;
L_0x7f81386415c0 .part L_0x7f8138641250, 8, 8;
L_0x7f8138641b30 .concat [ 8 8 0 0], L_0x7f81386415c0, L_0x7f8138641850;
L_0x7f8138641bc0 .functor MUXZ 16, L_0x7f8138641250, L_0x7f8138641b30, L_0x7f8138641360, C4<>;
L_0x7f8138641fc0 .concat [ 3 1 0 0], v0x7f81386271f0_0, C4<0>;
L_0x7f81386422e0 .cmp/eq 4, L_0x7f8138641fc0, C4<0010>;
L_0x7f81386406b0 .concat [ 3 1 0 0], v0x7f81386271f0_0, C4<0>;
L_0x7f8138641e30 .cmp/eq 4, L_0x7f81386406b0, C4<0011>;
L_0x7f8138642450 .concat [ 3 1 0 0], v0x7f81386271f0_0, C4<0>;
L_0x7f81386405f0 .cmp/eq 4, L_0x7f8138642450, C4<0100>;
L_0x7f8138641c50 .concat [ 3 1 0 0], v0x7f81386271f0_0, C4<0>;
L_0x7f8138641da0 .cmp/eq 4, L_0x7f8138641c50, C4<0101>;
L_0x7f8138642c10 .concat [ 3 1 0 0], v0x7f81386271f0_0, C4<0>;
L_0x7f8138642660 .cmp/eq 4, L_0x7f8138642c10, C4<0110>;
L_0x7f81386428e0 .concat [ 3 1 0 0], v0x7f81386271f0_0, C4<0>;
L_0x7f8138642d60 .cmp/eq 4, L_0x7f81386428e0, C4<0111>;
L_0x7f8138642e70 .part L_0x7f813863a4a0, 0, 8;
L_0x7f8138642f70 .part L_0x7f8138639a00, 0, 8;
L_0x7f8138643100 .concat [ 8 8 0 0], L_0x7f8138642f70, L_0x7f8138642e70;
L_0x7f8138643190 .functor MUXZ 16, L_0x7f813863efe0, L_0x7f8138643100, L_0x7f8138642d60, C4<>;
L_0x7f8138643610 .functor MUXZ 16, L_0x7f8138643190, L_0x7f8138641bc0, L_0x7f8138642770, C4<>;
L_0x7f8138643760 .functor MUXZ 16, L_0x7f8138643610, L_0x7f813863fd40, L_0x7f81386405f0, C4<>;
L_0x7f8138643870 .functor MUXZ 16, L_0x7f8138643760, L_0x7f8138642170, L_0x7f8138641e30, C4<>;
L_0x7f81386432a0 .functor MUXZ 16, L_0x7f8138643870, L_0x7f81386423f0, L_0x7f81386422e0, C4<>;
L_0x7f81386433f0 .functor MUXZ 16, L_0x7f81386432a0, L_0x7f813863dfe0, v0x7f8138628640_0, C4<>;
L_0x7f8138643940 .reduce/nor L_0x7f81386433f0;
L_0x7f8138643a50 .part L_0x7f81386433f0, 15, 1;
S_0x7f813861a640 .scope module, "iDSTMUX" "dst_mux" 3 122, 14 1, S_0x7f81387025f0;
 .timescale 0 0;
v0x7f813861a430_0 .alias "clk", 0 0, v0x7f8138631e00_0;
v0x7f813861a720_0 .alias "dm_rd_data_EX_DM", 15 0, v0x7f81386320b0_0;
v0x7f813861a7a0_0 .alias "dm_re_EX_DM", 0 0, v0x7f81386321e0_0;
v0x7f813861a820_0 .alias "dst_EX_DM", 15 0, v0x7f81386323e0_0;
v0x7f813861a8a0_0 .alias "jmp_imm_EX_DM", 0 0, v0x7f8138632980_0;
v0x7f813861a920_0 .alias "pc_EX_DM", 15 0, v0x7f8138632f60_0;
v0x7f813861a9a0_0 .var "rf_w_data_DM_WB", 15 0;
v0x7f813861aa60_0 .alias "stall_DM_WB", 0 0, v0x7f8138633a70_0;
E_0x7f813861a030 .event posedge, v0x7f8138619ca0_0;
S_0x7f8138700a80 .scope module, "iBRL" "br_bool" 3 129, 15 1, S_0x7f81387025f0;
 .timescale 0 0;
v0x7f8138703ae0_0 .alias "br_instr_ID_EX", 0 0, v0x7f8138631a00_0;
v0x7f8138619c10_0 .alias "cc_ID_EX", 2 0, v0x7f8138631d40_0;
v0x7f8138619ca0_0 .alias "clk", 0 0, v0x7f8138631e00_0;
v0x7f8138619d50_0 .alias "clk_nv_ID_EX", 0 0, v0x7f8138631ed0_0;
v0x7f8138619de0_0 .alias "clk_z_ID_EX", 0 0, v0x7f8138631f50_0;
v0x7f8138611990_0 .var "flow_change_ID_EX", 0 0;
v0x7f8138619e90_0 .alias "jmp_imm_ID_EX", 0 0, v0x7f81386328c0_0;
v0x7f8138619f10_0 .alias "jmp_reg_ID_EX", 0 0, v0x7f8138632b10_0;
v0x7f8138619f90_0 .alias "neg", 0 0, v0x7f8138632a00_0;
v0x7f813861a060_0 .var "neg_EX_DM", 0 0;
v0x7f813861a0e0_0 .alias "ov", 0 0, v0x7f8138632cb0_0;
v0x7f813861a1c0_0 .var "ov_EX_DM", 0 0;
v0x7f813861a240_0 .alias "rst_n", 0 0, v0x7f8138633640_0;
v0x7f813861a330_0 .alias "stall_EX_DM", 0 0, v0x7f8138633b30_0;
v0x7f813861a3b0_0 .alias "stall_ID_EX", 0 0, v0x7f8138633bb0_0;
v0x7f813861a4b0_0 .alias "zr", 0 0, v0x7f8138633db0_0;
v0x7f813861a530_0 .var "zr_EX_DM", 0 0;
E_0x7f8138702700/0 .event edge, v0x7f8138619e90_0, v0x7f8138619f10_0, v0x7f813861a060_0, v0x7f813861a1c0_0;
E_0x7f8138702700/1 .event edge, v0x7f813861a530_0, v0x7f8138619c10_0, v0x7f8138703ae0_0;
E_0x7f8138702700 .event/or E_0x7f8138702700/0, E_0x7f8138702700/1;
E_0x7f8138703ab0/0 .event negedge, v0x7f813861a240_0;
E_0x7f8138703ab0/1 .event posedge, v0x7f8138619ca0_0;
E_0x7f8138703ab0 .event/or E_0x7f8138703ab0/0, E_0x7f8138703ab0/1;
    .scope S_0x7f813862e210;
T_0 ;
    %wait E_0x7f813862e330;
    %load/v 8, v0x7f813862fc60_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f813862fce0_0, 0, 8;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f813862e210;
T_1 ;
    %wait E_0x7f813862d110;
    %load/v 8, v0x7f813862fa60_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_1.0, 8;
    %set/v v0x7f813862fd60_0, 0, 6;
T_1.2 ;
    %load/v 8, v0x7f813862fd60_0, 6;
    %mov 14, 0, 2;
   %cmpi/u 8, 32, 8;
    %jmp/0xz T_1.3, 5;
    %mov 8, 2, 73;
    %movi 81, 0, 2;
    %ix/getv 3, v0x7f813862fd60_0;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7f813862f610, 8, 75;
t_0 ;
    %mov 83, 2, 73;
    %movi 156, 0, 2;
    %ix/getv 3, v0x7f813862fd60_0;
   %jmp/1 t_1, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7f813862f7e0, 83, 75;
t_1 ;
    %ix/getv 0, v0x7f813862fd60_0;
    %jmp/1 t_2, 4;
    %set/x0 v0x7f813862e360_0, 0, 1;
t_2 ;
    %load/v 158, v0x7f813862fd60_0, 6;
    %mov 164, 0, 26;
    %addi 158, 1, 32;
    %set/v v0x7f813862fd60_0, 158, 6;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x7f813862f440_0, 1;
    %inv 8, 1;
    %load/v 9, v0x7f813862f690_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.4, 8;
    %load/v 8, v0x7f813862f0b0_0, 5; Only need 5 of 14 bits
; Save base=8 wid=5 in lookaside.
    %ix/get 1, 8, 5;
    %jmp/1 T_1.6, 4;
    %load/x1p 8, v0x7f813862e360_0, 1;
    %jmp T_1.7;
T_1.6 ;
    %mov 8, 2, 1;
T_1.7 ;
; Save base=8 wid=1 in lookaside.
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_1.8, 4;
    %vpi_call 5 44 "$display", "LRU = low, writing";
    %load/v 8, v0x7f813862f710_0, 64;
    %ix/load 1, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.10, 4;
    %load/x1p 83, v0x7f813862f0b0_0, 9;
    %jmp T_1.11;
T_1.10 ;
    %mov 83, 2, 9;
T_1.11 ;
    %mov 72, 83, 9; Move signal select into place
    %load/v 81, v0x7f813862fbe0_0, 1;
    %mov 82, 1, 1;
    %load/v 83, v0x7f813862f0b0_0, 5; Only need 5 of 14 bits
; Save base=83 wid=5 in lookaside.
    %ix/get 3, 83, 5;
   %jmp/1 t_3, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7f813862f7e0, 8, 75;
t_3 ;
    %load/v 8, v0x7f813862fb60_0, 1;
    %jmp/0xz  T_1.12, 8;
    %load/v 8, v0x7f813862f0b0_0, 5; Only need 5 of 14 bits
; Save base=8 wid=5 in lookaside.
    %ix/get 0, 8, 5;
    %jmp/1 t_4, 4;
    %set/x0 v0x7f813862e360_0, 1, 1;
t_4 ;
T_1.12 ;
    %jmp T_1.9;
T_1.8 ;
    %vpi_call 5 49 "$display", "LRU = high, writing";
    %load/v 8, v0x7f813862f710_0, 64;
    %ix/load 1, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.14, 4;
    %load/x1p 83, v0x7f813862f0b0_0, 9;
    %jmp T_1.15;
T_1.14 ;
    %mov 83, 2, 9;
T_1.15 ;
    %mov 72, 83, 9; Move signal select into place
    %load/v 81, v0x7f813862fbe0_0, 1;
    %mov 82, 1, 1;
    %load/v 83, v0x7f813862f0b0_0, 5; Only need 5 of 14 bits
; Save base=83 wid=5 in lookaside.
    %ix/get 3, 83, 5;
   %jmp/1 t_5, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7f813862f610, 8, 75;
t_5 ;
    %load/v 8, v0x7f813862fb60_0, 1;
    %jmp/0xz  T_1.16, 8;
    %load/v 8, v0x7f813862f0b0_0, 5; Only need 5 of 14 bits
; Save base=8 wid=5 in lookaside.
    %ix/get 0, 8, 5;
    %jmp/1 t_6, 4;
    %set/x0 v0x7f813862e360_0, 0, 1;
t_6 ;
T_1.16 ;
T_1.9 ;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f813862e210;
T_2 ;
    %wait E_0x7f813862d0e0;
    %load/v 8, v0x7f813862f440_0, 1;
    %load/v 9, v0x7f813862f960_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.0, 8;
    %load/v 83, v0x7f813862f0b0_0, 5; Only need 5 of 14 bits
; Save base=83 wid=5 in lookaside.
    %ix/get 3, 83, 5;
    %load/av 8, v0x7f813862f610, 75;
    %set/v v0x7f813862f9e0_0, 8, 75;
    %load/v 83, v0x7f813862f0b0_0, 5; Only need 5 of 14 bits
; Save base=83 wid=5 in lookaside.
    %ix/get 3, 83, 5;
    %load/av 8, v0x7f813862f7e0, 75;
    %set/v v0x7f813862f860_0, 8, 75;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7f813862e210;
T_3 ;
    %wait E_0x7f813862dba0;
    %load/v 8, v0x7f813862f4c0_0, 1;
    %load/v 9, v0x7f813862f380_0, 1;
    %or 8, 9, 1;
    %set/v v0x7f813862f590_0, 8, 1;
    %vpi_call 5 72 "$display", "hit1=%b, hit0=%b", v0x7f813862f4c0_0, v0x7f813862f380_0;
    %load/v 8, v0x7f813862f4c0_0, 1;
    %jmp/0xz  T_3.0, 8;
    %vpi_call 5 74 "$display", "Accessing high";
    %load/v 8, v0x7f813862f9e0_0, 64; Only need 64 of 75 bits
; Save base=8 wid=64 in lookaside.
    %set/v v0x7f813862f8e0_0, 8, 64;
    %ix/load 1, 64, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.2, 4;
    %load/x1p 8, v0x7f813862f9e0_0, 9;
    %jmp T_3.3;
T_3.2 ;
    %mov 8, 2, 9;
T_3.3 ;
; Save base=8 wid=9 in lookaside.
    %set/v v0x7f813862fae0_0, 8, 9;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0x7f813862f380_0, 1;
    %jmp/0xz  T_3.4, 8;
    %vpi_call 5 78 "$display", "Accessing low";
    %load/v 8, v0x7f813862f860_0, 64; Only need 64 of 75 bits
; Save base=8 wid=64 in lookaside.
    %set/v v0x7f813862f8e0_0, 8, 64;
    %ix/load 1, 64, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.6, 4;
    %load/x1p 8, v0x7f813862f860_0, 9;
    %jmp T_3.7;
T_3.6 ;
    %mov 8, 2, 9;
T_3.7 ;
; Save base=8 wid=9 in lookaside.
    %set/v v0x7f813862fae0_0, 8, 9;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7f813862c6b0;
T_4 ;
    %wait E_0x7f813862c560;
    %load/v 8, v0x7f813862df90_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f813862e010_0, 0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f813862c6b0;
T_5 ;
    %wait E_0x7f813862c3e0;
    %load/v 8, v0x7f813862db20_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_5.0, 8;
    %set/v v0x7f813862e190_0, 0, 6;
T_5.2 ;
    %load/v 8, v0x7f813862e190_0, 6;
    %mov 14, 0, 2;
   %cmpi/u 8, 32, 8;
    %jmp/0xz T_5.3, 5;
    %mov 8, 2, 73;
    %movi 81, 0, 2;
    %ix/getv 3, v0x7f813862e190_0;
   %jmp/1 t_7, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7f813862d970, 8, 75;
t_7 ;
    %mov 83, 2, 73;
    %movi 156, 0, 2;
    %ix/getv 3, v0x7f813862e190_0;
   %jmp/1 t_8, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7f813862dc10, 83, 75;
t_8 ;
    %ix/getv 0, v0x7f813862e190_0;
    %jmp/1 t_9, 4;
    %set/x0 v0x7f813862c940_0, 0, 1;
t_9 ;
    %load/v 158, v0x7f813862e190_0, 6;
    %mov 164, 0, 26;
    %addi 158, 1, 32;
    %set/v v0x7f813862e190_0, 158, 6;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0x7f813862d870_0, 1;
    %inv 8, 1;
    %load/v 9, v0x7f813862e090_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.4, 8;
    %load/v 8, v0x7f813862d4e0_0, 5; Only need 5 of 14 bits
; Save base=8 wid=5 in lookaside.
    %ix/get 1, 8, 5;
    %jmp/1 T_5.6, 4;
    %load/x1p 8, v0x7f813862c940_0, 1;
    %jmp T_5.7;
T_5.6 ;
    %mov 8, 2, 1;
T_5.7 ;
; Save base=8 wid=1 in lookaside.
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_5.8, 4;
    %vpi_call 5 44 "$display", "LRU = low, writing";
    %load/v 8, v0x7f813862e110_0, 64;
    %ix/load 1, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.10, 4;
    %load/x1p 83, v0x7f813862d4e0_0, 9;
    %jmp T_5.11;
T_5.10 ;
    %mov 83, 2, 9;
T_5.11 ;
    %mov 72, 83, 9; Move signal select into place
    %load/v 81, v0x7f813862df10_0, 1;
    %mov 82, 1, 1;
    %load/v 83, v0x7f813862d4e0_0, 5; Only need 5 of 14 bits
; Save base=83 wid=5 in lookaside.
    %ix/get 3, 83, 5;
   %jmp/1 t_10, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7f813862dc10, 8, 75;
t_10 ;
    %load/v 8, v0x7f813862de90_0, 1;
    %jmp/0xz  T_5.12, 8;
    %load/v 8, v0x7f813862d4e0_0, 5; Only need 5 of 14 bits
; Save base=8 wid=5 in lookaside.
    %ix/get 0, 8, 5;
    %jmp/1 t_11, 4;
    %set/x0 v0x7f813862c940_0, 1, 1;
t_11 ;
T_5.12 ;
    %jmp T_5.9;
T_5.8 ;
    %vpi_call 5 49 "$display", "LRU = high, writing";
    %load/v 8, v0x7f813862e110_0, 64;
    %ix/load 1, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.14, 4;
    %load/x1p 83, v0x7f813862d4e0_0, 9;
    %jmp T_5.15;
T_5.14 ;
    %mov 83, 2, 9;
T_5.15 ;
    %mov 72, 83, 9; Move signal select into place
    %load/v 81, v0x7f813862df10_0, 1;
    %mov 82, 1, 1;
    %load/v 83, v0x7f813862d4e0_0, 5; Only need 5 of 14 bits
; Save base=83 wid=5 in lookaside.
    %ix/get 3, 83, 5;
   %jmp/1 t_12, 4;
   %ix/load 1, 0, 0;
   %set/av v0x7f813862d970, 8, 75;
t_12 ;
    %load/v 8, v0x7f813862de90_0, 1;
    %jmp/0xz  T_5.16, 8;
    %load/v 8, v0x7f813862d4e0_0, 5; Only need 5 of 14 bits
; Save base=8 wid=5 in lookaside.
    %ix/get 0, 8, 5;
    %jmp/1 t_13, 4;
    %set/x0 v0x7f813862c940_0, 0, 1;
t_13 ;
T_5.16 ;
T_5.9 ;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f813862c6b0;
T_6 ;
    %wait E_0x7f813862baa0;
    %load/v 8, v0x7f813862d870_0, 1;
    %load/v 9, v0x7f813862dd90_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.0, 8;
    %load/v 83, v0x7f813862d4e0_0, 5; Only need 5 of 14 bits
; Save base=83 wid=5 in lookaside.
    %ix/get 3, 83, 5;
    %load/av 8, v0x7f813862d970, 75;
    %set/v v0x7f813862d9f0_0, 8, 75;
    %load/v 83, v0x7f813862d4e0_0, 5; Only need 5 of 14 bits
; Save base=83 wid=5 in lookaside.
    %ix/get 3, 83, 5;
    %load/av 8, v0x7f813862dc10, 75;
    %set/v v0x7f813862dc90_0, 8, 75;
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7f813862c6b0;
T_7 ;
    %wait E_0x7f8138629800;
    %load/v 8, v0x7f813862daa0_0, 1;
    %load/v 9, v0x7f813862d8f0_0, 1;
    %or 8, 9, 1;
    %set/v v0x7f813862d7b0_0, 8, 1;
    %vpi_call 5 72 "$display", "hit1=%b, hit0=%b", v0x7f813862daa0_0, v0x7f813862d8f0_0;
    %load/v 8, v0x7f813862daa0_0, 1;
    %jmp/0xz  T_7.0, 8;
    %vpi_call 5 74 "$display", "Accessing high";
    %load/v 8, v0x7f813862d9f0_0, 64; Only need 64 of 75 bits
; Save base=8 wid=64 in lookaside.
    %set/v v0x7f813862dd10_0, 8, 64;
    %ix/load 1, 64, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.2, 4;
    %load/x1p 8, v0x7f813862d9f0_0, 9;
    %jmp T_7.3;
T_7.2 ;
    %mov 8, 2, 9;
T_7.3 ;
; Save base=8 wid=9 in lookaside.
    %set/v v0x7f813862de10_0, 8, 9;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v0x7f813862d8f0_0, 1;
    %jmp/0xz  T_7.4, 8;
    %vpi_call 5 78 "$display", "Accessing low";
    %load/v 8, v0x7f813862dc90_0, 64; Only need 64 of 75 bits
; Save base=8 wid=64 in lookaside.
    %set/v v0x7f813862dd10_0, 8, 64;
    %ix/load 1, 64, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.6, 4;
    %load/x1p 8, v0x7f813862dc90_0, 9;
    %jmp T_7.7;
T_7.6 ;
    %mov 8, 2, 9;
T_7.7 ;
; Save base=8 wid=9 in lookaside.
    %set/v v0x7f813862de10_0, 8, 9;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7f813862ae50;
T_8 ;
    %wait E_0x7f8138703ab0;
    %load/v 8, v0x7f813862c360_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7f813862c630_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0x7f813862c210_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7f813862c630_0, 0, 8;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7f813862ae50;
T_9 ;
    %wait E_0x7f813862b160;
    %set/v v0x7f813862bcf0_0, 0, 1;
    %load/v 8, v0x7f813862bb70_0, 2; Only need 2 of 16 bits
; Save base=8 wid=2 in lookaside.
    %set/v v0x7f813862bbf0_0, 8, 2;
    %set/v v0x7f813862bf20_0, 0, 1;
    %load/v 8, v0x7f813862be80_0, 64;
    %set/v v0x7f813862bfa0_0, 8, 64;
    %set/v v0x7f813862c0c0_0, 0, 1;
    %set/v v0x7f813862c190_0, 0, 1;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_9.0, 4;
    %load/x1p 8, v0x7f813862bb70_0, 14;
    %jmp T_9.1;
T_9.0 ;
    %mov 8, 2, 14;
T_9.1 ;
; Save base=8 wid=14 in lookaside.
    %set/v v0x7f813862bd70_0, 8, 14;
    %load/v 8, v0x7f813862b610_0, 64;
    %set/v v0x7f813862c2e0_0, 8, 64;
    %set/v v0x7f813862b4c0_0, 0, 1;
    %set/v v0x7f813862ba00_0, 0, 1;
    %set/v v0x7f813862b750_0, 0, 1;
    %load/v 8, v0x7f813862b610_0, 64;
    %set/v v0x7f813862baf0_0, 8, 64;
    %load/v 8, v0x7f81386256d0_0, 2; Only need 2 of 16 bits
; Save base=8 wid=2 in lookaside.
    %set/v v0x7f813862b820_0, 8, 2;
    %set/v v0x7f813862b6d0_0, 0, 1;
    %set/v v0x7f813862b200_0, 0, 1;
    %set/v v0x7f813862b980_0, 0, 1;
    %set/v v0x7f813862c210_0, 0, 3;
    %load/v 8, v0x7f813862c630_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_9.2, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_9.3, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_9.4, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_9.5, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_9.6, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_9.7, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_9.8, 6;
    %jmp T_9.10;
T_9.2 ;
    %set/v v0x7f813862b200_0, 1, 1;
    %set/v v0x7f813862b750_0, 1, 1;
    %load/v 8, v0x7f813862c7b0_0, 1;
    %jmp/0xz  T_9.11, 8;
    %load/v 8, v0x7f813862b580_0, 1;
    %jmp/0  T_9.13, 8;
    %movi 9, 1, 3;
    %jmp/1  T_9.15, 8;
T_9.13 ; End of true expr.
    %load/v 12, v0x7f813862b440_0, 1;
    %jmp/0  T_9.16, 12;
    %movi 13, 2, 3;
    %jmp/1  T_9.18, 12;
T_9.16 ; End of true expr.
    %movi 16, 3, 3;
    %jmp/0  T_9.17, 12;
 ; End of false expr.
    %blend  13, 16, 3; Condition unknown.
    %jmp  T_9.18;
T_9.17 ;
    %mov 13, 16, 3; Return false value
T_9.18 ;
    %jmp/0  T_9.14, 8;
 ; End of false expr.
    %blend  9, 13, 3; Condition unknown.
    %jmp  T_9.15;
T_9.14 ;
    %mov 9, 13, 3; Return false value
T_9.15 ;
    %set/v v0x7f813862c210_0, 9, 3;
    %jmp T_9.12;
T_9.11 ;
    %load/v 8, v0x7f813862c440_0, 1;
    %jmp/0xz  T_9.19, 8;
    %load/v 8, v0x7f813862b580_0, 1;
    %jmp/0  T_9.21, 8;
    %movi 9, 4, 3;
    %jmp/1  T_9.23, 8;
T_9.21 ; End of true expr.
    %load/v 12, v0x7f813862b440_0, 1;
    %jmp/0  T_9.24, 12;
    %movi 13, 2, 3;
    %jmp/1  T_9.26, 12;
T_9.24 ; End of true expr.
    %movi 16, 3, 3;
    %jmp/0  T_9.25, 12;
 ; End of false expr.
    %blend  13, 16, 3; Condition unknown.
    %jmp  T_9.26;
T_9.25 ;
    %mov 13, 16, 3; Return false value
T_9.26 ;
    %jmp/0  T_9.22, 8;
 ; End of false expr.
    %blend  9, 13, 3; Condition unknown.
    %jmp  T_9.23;
T_9.22 ;
    %mov 9, 13, 3; Return false value
T_9.23 ;
    %set/v v0x7f813862c210_0, 9, 3;
    %jmp T_9.20;
T_9.19 ;
    %load/v 8, v0x7f813862bc70_0, 1;
    %jmp/0  T_9.27, 8;
    %movi 9, 5, 3;
    %jmp/1  T_9.29, 8;
T_9.27 ; End of true expr.
    %movi 12, 6, 3;
    %jmp/0  T_9.28, 8;
 ; End of false expr.
    %blend  9, 12, 3; Condition unknown.
    %jmp  T_9.29;
T_9.28 ;
    %mov 9, 12, 3; Return false value
T_9.29 ;
    %set/v v0x7f813862c210_0, 9, 3;
T_9.20 ;
T_9.12 ;
    %jmp T_9.10;
T_9.3 ;
    %set/v v0x7f813862ba00_0, 1, 1;
    %set/v v0x7f813862b4c0_0, 1, 1;
    %set/v v0x7f813862b980_0, 1, 1;
    %load/v 8, v0x7f81386256d0_0, 2; Only need 2 of 16 bits
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 0, 2;
    %jmp/1 T_9.30, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_9.31, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_9.32, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_9.33, 6;
    %jmp T_9.35;
T_9.30 ;
    %load/v 8, v0x7f813862c4c0_0, 16;
    %ix/load 0, 0, 0;
    %set/x0 v0x7f813862baf0_0, 8, 16;
    %jmp T_9.35;
T_9.31 ;
    %load/v 8, v0x7f813862c4c0_0, 16;
    %ix/load 0, 16, 0;
    %set/x0 v0x7f813862baf0_0, 8, 16;
    %jmp T_9.35;
T_9.32 ;
    %load/v 8, v0x7f813862c4c0_0, 16;
    %ix/load 0, 32, 0;
    %set/x0 v0x7f813862baf0_0, 8, 16;
    %jmp T_9.35;
T_9.33 ;
    %load/v 8, v0x7f813862c4c0_0, 16;
    %ix/load 0, 48, 0;
    %set/x0 v0x7f813862baf0_0, 8, 16;
    %jmp T_9.35;
T_9.35 ;
    %set/v v0x7f813862b6d0_0, 1, 1;
    %load/v 8, v0x7f813862bc70_0, 1;
    %jmp/0  T_9.36, 8;
    %movi 9, 5, 3;
    %jmp/1  T_9.38, 8;
T_9.36 ; End of true expr.
    %movi 12, 6, 3;
    %jmp/0  T_9.37, 8;
 ; End of false expr.
    %blend  9, 12, 3; Condition unknown.
    %jmp  T_9.38;
T_9.37 ;
    %mov 9, 12, 3; Return false value
T_9.38 ;
    %set/v v0x7f813862c210_0, 9, 3;
    %jmp T_9.10;
T_9.4 ;
    %set/v v0x7f813862c0c0_0, 1, 1;
    %set/v v0x7f813862b750_0, 1, 1;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_9.39, 4;
    %load/x1p 23, v0x7f81386256d0_0, 6;
    %jmp T_9.40;
T_9.39 ;
    %mov 23, 2, 6;
T_9.40 ;
    %mov 8, 23, 6; Move signal select into place
    %load/v 14, v0x7f813862b8a0_0, 9;
    %set/v v0x7f813862bd70_0, 8, 14;
    %load/v 8, v0x7f813862c020_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_9.41, 8;
    %movi 8, 2, 3;
    %set/v v0x7f813862c210_0, 8, 3;
    %jmp T_9.42;
T_9.41 ;
    %movi 8, 3, 3;
    %set/v v0x7f813862c210_0, 8, 3;
T_9.42 ;
    %jmp T_9.10;
T_9.5 ;
    %set/v v0x7f813862c190_0, 1, 1;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_9.43, 4;
    %load/x1p 8, v0x7f81386256d0_0, 14;
    %jmp T_9.44;
T_9.43 ;
    %mov 8, 2, 14;
T_9.44 ;
; Save base=8 wid=14 in lookaside.
    %set/v v0x7f813862bd70_0, 8, 14;
    %load/v 8, v0x7f813862be80_0, 64;
    %set/v v0x7f813862baf0_0, 8, 64;
    %load/v 8, v0x7f813862c020_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_9.45, 8;
    %movi 8, 3, 3;
    %set/v v0x7f813862c210_0, 8, 3;
    %jmp T_9.46;
T_9.45 ;
    %set/v v0x7f813862ba00_0, 1, 1;
    %load/v 8, v0x7f813862c7b0_0, 1;
    %jmp/0  T_9.47, 8;
    %movi 9, 1, 3;
    %jmp/1  T_9.49, 8;
T_9.47 ; End of true expr.
    %movi 12, 4, 3;
    %jmp/0  T_9.48, 8;
 ; End of false expr.
    %blend  9, 12, 3; Condition unknown.
    %jmp  T_9.49;
T_9.48 ;
    %mov 9, 12, 3; Return false value
T_9.49 ;
    %set/v v0x7f813862c210_0, 9, 3;
T_9.46 ;
    %jmp T_9.10;
T_9.6 ;
    %set/v v0x7f813862b750_0, 1, 1;
    %set/v v0x7f813862b6d0_0, 1, 1;
    %load/v 8, v0x7f813862bc70_0, 1;
    %jmp/0  T_9.50, 8;
    %movi 9, 5, 3;
    %jmp/1  T_9.52, 8;
T_9.50 ; End of true expr.
    %movi 12, 6, 3;
    %jmp/0  T_9.51, 8;
 ; End of false expr.
    %blend  9, 12, 3; Condition unknown.
    %jmp  T_9.52;
T_9.51 ;
    %mov 9, 12, 3; Return false value
T_9.52 ;
    %set/v v0x7f813862c210_0, 9, 3;
    %jmp T_9.10;
T_9.7 ;
    %set/v v0x7f813862bcf0_0, 1, 1;
    %set/v v0x7f813862c210_0, 0, 3;
    %jmp T_9.10;
T_9.8 ;
    %set/v v0x7f813862c190_0, 1, 1;
    %load/v 8, v0x7f813862c020_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_9.53, 8;
    %movi 8, 6, 3;
    %set/v v0x7f813862c210_0, 8, 3;
    %jmp T_9.54;
T_9.53 ;
    %set/v v0x7f813862bf20_0, 1, 1;
    %movi 8, 5, 3;
    %set/v v0x7f813862c210_0, 8, 3;
T_9.54 ;
    %jmp T_9.10;
T_9.10 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7f813862a250;
T_10 ;
    %vpi_call 7 33 "$readmemh", "move_stuff.hex", v0x7f813862a770;
    %end;
    .thread T_10;
    .scope S_0x7f813862a250;
T_11 ;
    %wait E_0x7f813861a030;
    %load/v 8, v0x7f813862aa00_0, 1;
    %load/v 9, v0x7f813862add0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_11.0, 8;
    %load/v 8, v0x7f813862a3d0_0, 14;
    %ix/load 0, 14, 0;
    %assign/v0 v0x7f813862a470_0, 0, 8;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7f813862a250;
T_12 ;
    %wait E_0x7f813862a380;
    %load/v 8, v0x7f813862a500_0, 1;
    %load/v 9, v0x7f813862a6e0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.0, 8;
    %load/v 8, v0x7f813862acd0_0, 16; Only need 16 of 64 bits
; Save base=8 wid=16 in lookaside.
    %mov 24, 0, 2;
    %load/v 26, v0x7f813862a470_0, 14;
    %ix/get 3, 24, 16;
    %jmp/1 t_14, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x7f813862a770, 0, 8;
t_14 ;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.2, 4;
    %load/x1p 8, v0x7f813862acd0_0, 16;
    %jmp T_12.3;
T_12.2 ;
    %mov 8, 2, 16;
T_12.3 ;
; Save base=8 wid=16 in lookaside.
    %movi 40, 1, 2;
    %mov 24, 40, 2;
    %load/v 26, v0x7f813862a470_0, 14;
    %ix/get 3, 24, 16;
    %jmp/1 t_15, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x7f813862a770, 0, 8;
t_15 ;
    %ix/load 1, 32, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.4, 4;
    %load/x1p 8, v0x7f813862acd0_0, 16;
    %jmp T_12.5;
T_12.4 ;
    %mov 8, 2, 16;
T_12.5 ;
; Save base=8 wid=16 in lookaside.
    %movi 40, 2, 2;
    %mov 24, 40, 2;
    %load/v 26, v0x7f813862a470_0, 14;
    %ix/get 3, 24, 16;
    %jmp/1 t_16, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x7f813862a770, 0, 8;
t_16 ;
    %ix/load 1, 48, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.6, 4;
    %load/x1p 8, v0x7f813862acd0_0, 16;
    %jmp T_12.7;
T_12.6 ;
    %mov 8, 2, 16;
T_12.7 ;
; Save base=8 wid=16 in lookaside.
    %mov 24, 1, 2;
    %load/v 26, v0x7f813862a470_0, 14;
    %ix/get 3, 24, 16;
    %jmp/1 t_17, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x7f813862a770, 0, 8;
t_17 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7f813862a250;
T_13 ;
    %wait E_0x7f813862a350;
    %load/v 8, v0x7f813862a500_0, 1;
    %load/v 9, v0x7f813862a620_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_13.0, 8;
    %mov 72, 0, 2;
    %load/v 74, v0x7f813862a470_0, 14;
    %ix/get 3, 72, 16;
    %load/av 8, v0x7f813862a770, 16;
    %movi 88, 1, 2;
    %mov 72, 88, 2;
    %load/v 74, v0x7f813862a470_0, 14;
    %ix/get 3, 72, 16;
    %load/av 24, v0x7f813862a770, 16;
    %movi 90, 2, 2;
    %mov 72, 90, 2;
    %load/v 74, v0x7f813862a470_0, 14;
    %ix/get 3, 72, 16;
    %load/av 40, v0x7f813862a770, 16;
    %mov 72, 1, 2;
    %load/v 74, v0x7f813862a470_0, 14;
    %ix/get 3, 72, 16;
    %load/av 56, v0x7f813862a770, 16;
    %set/v v0x7f813862a8b0_0, 8, 64;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7f813862a250;
T_14 ;
    %wait E_0x7f8138703ab0;
    %load/v 8, v0x7f813862aae0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_14.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7f813862ab60_0, 0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/v 8, v0x7f813862a830_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7f813862ab60_0, 0, 8;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7f813862a250;
T_15 ;
    %wait E_0x7f8138703ab0;
    %load/v 8, v0x7f813862aae0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_15.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7f813862ac50_0, 0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/v 8, v0x7f813862a5a0_0, 1;
    %jmp/0xz  T_15.2, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7f813862ac50_0, 0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/v 8, v0x7f813862ac50_0, 2;
    %mov 10, 0, 30;
    %addi 8, 1, 32;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7f813862ac50_0, 0, 8;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7f813862a250;
T_16 ;
    %wait E_0x7f8138629db0;
    %set/v v0x7f813862a5a0_0, 1, 1;
    %set/v v0x7f813862a6e0_0, 0, 1;
    %set/v v0x7f813862a620_0, 0, 1;
    %set/v v0x7f813862a830_0, 0, 2;
    %load/v 8, v0x7f813862ab60_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_16.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_16.1, 6;
    %load/v 8, v0x7f813862ac50_0, 2;
    %and/r 8, 8, 2;
    %jmp/0xz  T_16.4, 8;
    %set/v v0x7f813862a620_0, 1, 1;
    %set/v v0x7f813862a980_0, 1, 1;
    %jmp T_16.5;
T_16.4 ;
    %set/v v0x7f813862a5a0_0, 0, 1;
    %set/v v0x7f813862a980_0, 0, 1;
    %movi 8, 2, 2;
    %set/v v0x7f813862a830_0, 8, 2;
T_16.5 ;
    %jmp T_16.3;
T_16.0 ;
    %load/v 8, v0x7f813862add0_0, 1;
    %jmp/0xz  T_16.6, 8;
    %set/v v0x7f813862a5a0_0, 0, 1;
    %set/v v0x7f813862a980_0, 0, 1;
    %movi 8, 1, 2;
    %set/v v0x7f813862a830_0, 8, 2;
    %jmp T_16.7;
T_16.6 ;
    %load/v 8, v0x7f813862aa00_0, 1;
    %jmp/0xz  T_16.8, 8;
    %set/v v0x7f813862a5a0_0, 0, 1;
    %set/v v0x7f813862a980_0, 0, 1;
    %movi 8, 2, 2;
    %set/v v0x7f813862a830_0, 8, 2;
    %jmp T_16.9;
T_16.8 ;
    %set/v v0x7f813862a980_0, 1, 1;
T_16.9 ;
T_16.7 ;
    %jmp T_16.3;
T_16.1 ;
    %load/v 8, v0x7f813862ac50_0, 2;
    %and/r 8, 8, 2;
    %jmp/0xz  T_16.10, 8;
    %set/v v0x7f813862a6e0_0, 1, 1;
    %set/v v0x7f813862a980_0, 1, 1;
    %jmp T_16.11;
T_16.10 ;
    %set/v v0x7f813862a5a0_0, 0, 1;
    %set/v v0x7f813862a980_0, 0, 1;
    %movi 8, 1, 2;
    %set/v v0x7f813862a830_0, 8, 2;
T_16.11 ;
    %jmp T_16.3;
T_16.3 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7f813862a170;
T_17 ;
    %wait E_0x7f8138625020;
    %load/v 8, v0x7f8138630d00_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_17.0, 4;
    %load/v 8, v0x7f8138630990_0, 16; Only need 16 of 64 bits
; Save base=8 wid=16 in lookaside.
    %set/v v0x7f8138631030_0, 8, 16;
    %jmp T_17.1;
T_17.0 ;
    %load/v 8, v0x7f8138630d00_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_17.2, 4;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_17.4, 4;
    %load/x1p 8, v0x7f8138630990_0, 16;
    %jmp T_17.5;
T_17.4 ;
    %mov 8, 2, 16;
T_17.5 ;
; Save base=8 wid=16 in lookaside.
    %set/v v0x7f8138631030_0, 8, 16;
    %jmp T_17.3;
T_17.2 ;
    %load/v 8, v0x7f8138630d00_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_17.6, 4;
    %ix/load 1, 32, 0;
    %mov 4, 0, 1;
    %jmp/1 T_17.8, 4;
    %load/x1p 8, v0x7f8138630990_0, 16;
    %jmp T_17.9;
T_17.8 ;
    %mov 8, 2, 16;
T_17.9 ;
; Save base=8 wid=16 in lookaside.
    %set/v v0x7f8138631030_0, 8, 16;
    %jmp T_17.7;
T_17.6 ;
    %ix/load 1, 48, 0;
    %mov 4, 0, 1;
    %jmp/1 T_17.10, 4;
    %load/x1p 8, v0x7f8138630990_0, 16;
    %jmp T_17.11;
T_17.10 ;
    %mov 8, 2, 16;
T_17.11 ;
; Save base=8 wid=16 in lookaside.
    %set/v v0x7f8138631030_0, 8, 16;
T_17.7 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7f813862a170;
T_18 ;
    %wait E_0x7f813861a030;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7f813862a170;
T_19 ;
    %wait E_0x7f8138625020;
    %load/v 8, v0x7f8138630580_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_19.0, 4;
    %load/v 8, v0x7f8138630330_0, 16; Only need 16 of 64 bits
; Save base=8 wid=16 in lookaside.
    %set/v v0x7f8138631360_0, 8, 16;
    %jmp T_19.1;
T_19.0 ;
    %load/v 8, v0x7f8138630580_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_19.2, 4;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_19.4, 4;
    %load/x1p 8, v0x7f8138630330_0, 16;
    %jmp T_19.5;
T_19.4 ;
    %mov 8, 2, 16;
T_19.5 ;
; Save base=8 wid=16 in lookaside.
    %set/v v0x7f8138631360_0, 8, 16;
    %jmp T_19.3;
T_19.2 ;
    %load/v 8, v0x7f8138630580_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_19.6, 4;
    %ix/load 1, 32, 0;
    %mov 4, 0, 1;
    %jmp/1 T_19.8, 4;
    %load/x1p 8, v0x7f8138630330_0, 16;
    %jmp T_19.9;
T_19.8 ;
    %mov 8, 2, 16;
T_19.9 ;
; Save base=8 wid=16 in lookaside.
    %set/v v0x7f8138631360_0, 8, 16;
    %jmp T_19.7;
T_19.6 ;
    %ix/load 1, 48, 0;
    %mov 4, 0, 1;
    %jmp/1 T_19.10, 4;
    %load/x1p 8, v0x7f8138630330_0, 16;
    %jmp T_19.11;
T_19.10 ;
    %mov 8, 2, 16;
T_19.11 ;
; Save base=8 wid=16 in lookaside.
    %set/v v0x7f8138631360_0, 8, 16;
T_19.7 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7f81386290b0;
T_20 ;
    %wait E_0x7f8138703ab0;
    %load/v 8, v0x7f8138629de0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_20.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7f8138629b10_0, 0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/v 8, v0x7f813862a060_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_20.2, 8;
    %load/v 8, v0x7f81386298c0_0, 1;
    %jmp/0xz  T_20.4, 8;
    %load/v 8, v0x7f8138629840_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7f8138629b10_0, 0, 8;
    %jmp T_20.5;
T_20.4 ;
    %load/v 8, v0x7f8138629a40_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7f8138629b10_0, 0, 8;
T_20.5 ;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7f81386290b0;
T_21 ;
    %wait E_0x7f813861a030;
    %load/v 8, v0x7f813862a060_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_21.0, 8;
    %load/v 8, v0x7f8138629a40_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7f8138629cf0_0, 0, 8;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7f81386290b0;
T_22 ;
    %wait E_0x7f813861a030;
    %load/v 8, v0x7f8138629fe0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_22.0, 8;
    %load/v 8, v0x7f8138629cf0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7f8138629c70_0, 0, 8;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7f81386290b0;
T_23 ;
    %wait E_0x7f813861a030;
    %load/v 8, v0x7f8138629e60_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_23.0, 8;
    %load/v 8, v0x7f8138629c70_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7f8138629b90_0, 0, 8;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7f8138625ee0;
T_24 ;
    %wait E_0x7f8138703ab0;
    %load/v 8, v0x7f8138628ef0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_24.0, 8;
    %movi 8, 45056, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7f81386281b0_0, 0, 8;
    %jmp T_24.1;
T_24.0 ;
    %load/v 8, v0x7f8138629030_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_24.2, 8;
    %load/v 8, v0x7f81386280b0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7f81386281b0_0, 0, 8;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7f8138625ee0;
T_25 ;
    %wait E_0x7f813861a030;
    %load/v 8, v0x7f8138628f70_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_25.0, 8;
    %load/v 8, v0x7f81386272f0_0, 1;
    %load/v 9, v0x7f8138627b40_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f8138627370_0, 0, 8;
    %load/v 8, v0x7f8138628230_0, 1;
    %load/v 9, v0x7f8138627b40_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f81386284a0_0, 0, 8;
    %load/v 8, v0x7f81386282b0_0, 1;
    %load/v 9, v0x7f8138627b40_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f8138628330_0, 0, 8;
    %load/v 8, v0x7f8138628960_0, 1;
    %load/v 9, v0x7f8138628540_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0x7f8138627b40_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f8138628e70_0, 0, 8;
    %load/v 8, v0x7f81386286c0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7f8138628a00_0, 0, 8;
    %load/v 8, v0x7f8138627170_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7f81386271f0_0, 0, 8;
    %load/v 8, v0x7f8138628ba0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7f8138628c20_0, 0, 8;
    %load/v 8, v0x7f8138628cc0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x7f8138629190_0, 0, 8;
    %load/v 8, v0x7f8138627910_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f8138627990_0, 0, 8;
    %load/v 8, v0x7f8138627a10_0, 1;
    %load/v 9, v0x7f8138628540_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0x7f8138627b40_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f8138627db0_0, 0, 8;
    %load/v 8, v0x7f8138627620_0, 1;
    %load/v 9, v0x7f8138628540_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0x7f8138627b40_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f8138627750_0, 0, 8;
    %load/v 8, v0x7f8138627810_0, 1;
    %load/v 9, v0x7f8138628540_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0x7f8138627b40_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f8138627890_0, 0, 8;
    %load/v 8, v0x7f81386281b0_0, 12; Only need 12 of 16 bits
; Save base=8 wid=12 in lookaside.
    %ix/load 0, 12, 0;
    %assign/v0 v0x7f8138628130_0, 0, 8;
    %load/v 8, v0x7f81386285c0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f8138628640_0, 0, 8;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7f8138625ee0;
T_26 ;
    %wait E_0x7f813861a030;
    %load/v 8, v0x7f81386292b0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_26.0, 8;
    %load/v 8, v0x7f8138628e70_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f8138628df0_0, 0, 8;
    %load/v 8, v0x7f8138628a00_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7f81386287c0_0, 0, 8;
    %load/v 8, v0x7f8138627990_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f8138627ac0_0, 0, 8;
    %load/v 8, v0x7f8138627db0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f8138627d30_0, 0, 8;
    %load/v 8, v0x7f81386284a0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f8138628420_0, 0, 8;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x7f8138625ee0;
T_27 ;
    %wait E_0x7f813861a030;
    %load/v 8, v0x7f8138629210_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_27.0, 8;
    %load/v 8, v0x7f8138628df0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f8138628d70_0, 0, 8;
    %load/v 8, v0x7f81386287c0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x7f8138628740_0, 0, 8;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x7f8138625ee0;
T_28 ;
    %wait E_0x7f8138703ab0;
    %load/v 8, v0x7f8138628ef0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_28.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f8138627480_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f8138627270_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f81386275a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f81386273f0_0, 0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/v 8, v0x7f8138628f70_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_28.2, 8;
    %load/v 8, v0x7f8138628a00_0, 4;
    %load/v 12, v0x7f8138628a80_0, 4;
    %cmp/u 8, 12, 4;
    %mov 8, 4, 1;
    %jmp/0  T_28.4, 8;
    %load/v 9, v0x7f8138628e70_0, 1;
    %load/v 10, v0x7f8138628a80_0, 4;
    %or/r 10, 10, 4;
    %and 9, 10, 1;
    %jmp/1  T_28.6, 8;
T_28.4 ; End of true expr.
    %jmp/0  T_28.5, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_28.6;
T_28.5 ;
    %mov 9, 0, 1; Return false value
T_28.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f8138627480_0, 0, 9;
    %load/v 8, v0x7f81386287c0_0, 4;
    %load/v 12, v0x7f8138628a80_0, 4;
    %cmp/u 8, 12, 4;
    %mov 8, 4, 1;
    %jmp/0  T_28.7, 8;
    %load/v 9, v0x7f8138628df0_0, 1;
    %load/v 10, v0x7f8138628a80_0, 4;
    %or/r 10, 10, 4;
    %and 9, 10, 1;
    %jmp/1  T_28.9, 8;
T_28.7 ; End of true expr.
    %jmp/0  T_28.8, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_28.9;
T_28.8 ;
    %mov 9, 0, 1; Return false value
T_28.9 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f8138627270_0, 0, 9;
    %load/v 8, v0x7f8138628a00_0, 4;
    %load/v 12, v0x7f8138628b00_0, 4;
    %cmp/u 8, 12, 4;
    %mov 8, 4, 1;
    %jmp/0  T_28.10, 8;
    %load/v 9, v0x7f8138628e70_0, 1;
    %load/v 10, v0x7f8138628b00_0, 4;
    %or/r 10, 10, 4;
    %and 9, 10, 1;
    %jmp/1  T_28.12, 8;
T_28.10 ; End of true expr.
    %jmp/0  T_28.11, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_28.12;
T_28.11 ;
    %mov 9, 0, 1; Return false value
T_28.12 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f81386275a0_0, 0, 9;
    %load/v 8, v0x7f81386287c0_0, 4;
    %load/v 12, v0x7f8138628b00_0, 4;
    %cmp/u 8, 12, 4;
    %mov 8, 4, 1;
    %jmp/0  T_28.13, 8;
    %load/v 9, v0x7f8138628df0_0, 1;
    %load/v 10, v0x7f8138628b00_0, 4;
    %or/r 10, 10, 4;
    %and 9, 10, 1;
    %jmp/1  T_28.15, 8;
T_28.13 ; End of true expr.
    %jmp/0  T_28.14, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_28.15;
T_28.14 ;
    %mov 9, 0, 1; Return false value
T_28.15 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f81386273f0_0, 0, 9;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x7f8138625ee0;
T_29 ;
    %wait E_0x7f8138703ab0;
    %load/v 8, v0x7f8138628ef0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_29.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f8138627fb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f8138627f30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f8138627eb0_0, 0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/v 8, v0x7f8138628f70_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_29.2, 8;
    %load/v 8, v0x7f8138627e30_0, 1;
    %load/v 9, v0x7f8138627b40_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0x7f8138627fb0_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f8138627fb0_0, 0, 8;
    %load/v 8, v0x7f8138627fb0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f8138627f30_0, 0, 8;
    %load/v 8, v0x7f8138627f30_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f8138627eb0_0, 0, 8;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x7f8138625ee0;
T_30 ;
    %wait E_0x7f8138703ab0;
    %load/v 8, v0x7f8138628ef0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_30.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f8138627c30_0, 0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/v 8, v0x7f81386292b0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_30.2, 8;
    %load/v 8, v0x7f8138627cb0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f8138627c30_0, 0, 8;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x7f8138625ee0;
T_31 ;
    %wait E_0x7f81386268a0;
    %set/v v0x7f81386272f0_0, 0, 1;
    %set/v v0x7f8138628230_0, 0, 1;
    %set/v v0x7f81386282b0_0, 0, 1;
    %set/v v0x7f8138628840_0, 0, 1;
    %set/v v0x7f81386288c0_0, 0, 1;
    %set/v v0x7f8138628960_0, 0, 1;
    %load/v 8, v0x7f81386281b0_0, 4; Only need 4 of 16 bits
; Save base=8 wid=4 in lookaside.
    %set/v v0x7f8138628a80_0, 8, 4;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_31.0, 4;
    %load/x1p 8, v0x7f81386281b0_0, 4;
    %jmp T_31.1;
T_31.0 ;
    %mov 8, 2, 4;
T_31.1 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x7f8138628b00_0, 8, 4;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_31.2, 4;
    %load/x1p 8, v0x7f81386281b0_0, 4;
    %jmp T_31.3;
T_31.2 ;
    %mov 8, 2, 4;
T_31.3 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x7f81386286c0_0, 8, 4;
    %set/v v0x7f8138627170_0, 0, 3;
    %set/v v0x7f8138628ba0_0, 0, 2;
    %set/v v0x7f8138628cc0_0, 0, 2;
    %set/v v0x7f8138627910_0, 0, 1;
    %set/v v0x7f8138627a10_0, 0, 1;
    %set/v v0x7f8138627620_0, 0, 1;
    %set/v v0x7f8138627810_0, 0, 1;
    %set/v v0x7f8138627e30_0, 0, 1;
    %set/v v0x7f81386285c0_0, 0, 1;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_31.4, 4;
    %load/x1p 8, v0x7f81386281b0_0, 4;
    %jmp T_31.5;
T_31.4 ;
    %mov 8, 2, 4;
T_31.5 ;
; Save base=8 wid=4 in lookaside.
    %cmpi/u 8, 0, 4;
    %jmp/1 T_31.6, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_31.7, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_31.8, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_31.9, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_31.10, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_31.11, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_31.12, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_31.13, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_31.14, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_31.15, 6;
    %cmpi/u 8, 10, 4;
    %jmp/1 T_31.16, 6;
    %cmpi/u 8, 11, 4;
    %jmp/1 T_31.17, 6;
    %cmpi/u 8, 12, 4;
    %jmp/1 T_31.18, 6;
    %cmpi/u 8, 13, 4;
    %jmp/1 T_31.19, 6;
    %cmpi/u 8, 14, 4;
    %jmp/1 T_31.20, 6;
    %cmpi/u 8, 15, 4;
    %jmp/1 T_31.21, 6;
    %jmp T_31.22;
T_31.6 ;
    %set/v v0x7f8138628840_0, 1, 1;
    %set/v v0x7f81386288c0_0, 1, 1;
    %set/v v0x7f8138628960_0, 1, 1;
    %set/v v0x7f8138627620_0, 1, 1;
    %set/v v0x7f8138627810_0, 1, 1;
    %jmp T_31.22;
T_31.7 ;
    %set/v v0x7f8138628840_0, 1, 1;
    %set/v v0x7f81386288c0_0, 1, 1;
    %set/v v0x7f8138628960_0, 1, 1;
    %set/v v0x7f81386285c0_0, 1, 1;
    %jmp T_31.22;
T_31.8 ;
    %set/v v0x7f8138628840_0, 1, 1;
    %set/v v0x7f81386288c0_0, 1, 1;
    %set/v v0x7f8138628960_0, 1, 1;
    %movi 8, 1, 3;
    %set/v v0x7f8138627170_0, 8, 3;
    %set/v v0x7f8138627620_0, 1, 1;
    %set/v v0x7f8138627810_0, 1, 1;
    %jmp T_31.22;
T_31.9 ;
    %set/v v0x7f8138628840_0, 1, 1;
    %set/v v0x7f81386288c0_0, 1, 1;
    %set/v v0x7f8138628960_0, 1, 1;
    %movi 8, 2, 3;
    %set/v v0x7f8138627170_0, 8, 3;
    %set/v v0x7f8138627620_0, 1, 1;
    %jmp T_31.22;
T_31.10 ;
    %set/v v0x7f8138628840_0, 1, 1;
    %set/v v0x7f81386288c0_0, 1, 1;
    %set/v v0x7f8138628960_0, 1, 1;
    %movi 8, 3, 3;
    %set/v v0x7f8138627170_0, 8, 3;
    %set/v v0x7f8138627620_0, 1, 1;
    %jmp T_31.22;
T_31.11 ;
    %set/v v0x7f81386288c0_0, 1, 1;
    %set/v v0x7f8138628960_0, 1, 1;
    %movi 8, 4, 3;
    %set/v v0x7f8138627170_0, 8, 3;
    %set/v v0x7f8138627620_0, 1, 1;
    %jmp T_31.22;
T_31.12 ;
    %set/v v0x7f81386288c0_0, 1, 1;
    %set/v v0x7f8138628960_0, 1, 1;
    %movi 8, 5, 3;
    %set/v v0x7f8138627170_0, 8, 3;
    %set/v v0x7f8138627620_0, 1, 1;
    %jmp T_31.22;
T_31.13 ;
    %set/v v0x7f81386288c0_0, 1, 1;
    %set/v v0x7f8138628960_0, 1, 1;
    %movi 8, 6, 3;
    %set/v v0x7f8138627170_0, 8, 3;
    %set/v v0x7f8138627620_0, 1, 1;
    %jmp T_31.22;
T_31.14 ;
    %set/v v0x7f8138628ba0_0, 1, 2;
    %set/v v0x7f81386288c0_0, 1, 1;
    %set/v v0x7f8138628960_0, 1, 1;
    %set/v v0x7f8138627910_0, 1, 1;
    %jmp T_31.22;
T_31.15 ;
    %set/v v0x7f8138628ba0_0, 1, 2;
    %set/v v0x7f81386288c0_0, 1, 1;
    %set/v v0x7f8138628840_0, 1, 1;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_31.23, 4;
    %load/x1p 8, v0x7f81386281b0_0, 4;
    %jmp T_31.24;
T_31.23 ;
    %mov 8, 2, 4;
T_31.24 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x7f8138628a80_0, 8, 4;
    %set/v v0x7f8138627a10_0, 1, 1;
    %jmp T_31.22;
T_31.16 ;
    %set/v v0x7f8138628840_0, 1, 1;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_31.25, 4;
    %load/x1p 8, v0x7f81386281b0_0, 4;
    %jmp T_31.26;
T_31.25 ;
    %mov 8, 2, 4;
T_31.26 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0x7f8138628a80_0, 8, 4;
    %movi 8, 1, 2;
    %set/v v0x7f8138628cc0_0, 8, 2;
    %set/v v0x7f8138628960_0, 1, 1;
    %set/v v0x7f8138627170_0, 1, 3;
    %jmp T_31.22;
T_31.17 ;
    %set/v v0x7f8138628840_0, 1, 1;
    %set/v v0x7f8138628a80_0, 0, 4;
    %movi 8, 1, 2;
    %set/v v0x7f8138628cc0_0, 8, 2;
    %set/v v0x7f8138628960_0, 1, 1;
    %jmp T_31.22;
T_31.18 ;
    %movi 8, 1, 2;
    %set/v v0x7f8138628ba0_0, 8, 2;
    %movi 8, 2, 2;
    %set/v v0x7f8138628cc0_0, 8, 2;
    %set/v v0x7f81386272f0_0, 1, 1;
    %jmp T_31.22;
T_31.19 ;
    %movi 8, 2, 2;
    %set/v v0x7f8138628ba0_0, 8, 2;
    %movi 8, 2, 2;
    %set/v v0x7f8138628cc0_0, 8, 2;
    %set/v v0x7f8138628960_0, 1, 1;
    %set/v v0x7f81386286c0_0, 1, 4;
    %set/v v0x7f8138628230_0, 1, 1;
    %jmp T_31.22;
T_31.20 ;
    %set/v v0x7f8138628840_0, 1, 1;
    %set/v v0x7f8138628a80_0, 0, 4;
    %set/v v0x7f81386288c0_0, 1, 1;
    %set/v v0x7f81386282b0_0, 1, 1;
    %jmp T_31.22;
T_31.21 ;
    %set/v v0x7f8138627e30_0, 1, 1;
    %jmp T_31.22;
T_31.22 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x7f8138625450;
T_32 ;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x7f8138625980, 0, 16;
    %end;
    .thread T_32;
    .scope S_0x7f8138625450;
T_33 ;
    %wait E_0x7f81386255b0;
    %load/v 8, v0x7f8138625650_0, 1;
    %load/v 9, v0x7f8138625df0_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0x7f81386257d0_0, 4;
    %or/r 9, 9, 4;
    %and 8, 9, 1;
    %jmp/0xz  T_33.0, 8;
    %load/v 8, v0x7f8138625750_0, 16;
    %ix/getv 3, v0x7f81386257d0_0;
    %jmp/1 t_18, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x7f8138625980, 0, 8;
t_18 ;
T_33.0 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x7f8138625450;
T_34 ;
    %wait E_0x7f8138625560;
    %load/v 8, v0x7f8138625650_0, 1;
    %inv 8, 1;
    %load/v 9, v0x7f8138625c90_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_34.0, 8;
    %ix/getv 3, v0x7f8138625ac0_0;
    %load/av 8, v0x7f8138625980, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7f8138625a00_0, 0, 8;
T_34.0 ;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x7f8138625450;
T_35 ;
    %wait E_0x7f8138625530;
    %load/v 8, v0x7f8138625650_0, 1;
    %inv 8, 1;
    %load/v 9, v0x7f8138625d70_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_35.0, 8;
    %ix/getv 3, v0x7f8138625c10_0;
    %load/av 8, v0x7f8138625980, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7f8138625b40_0, 0, 8;
T_35.0 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x7f8138625450;
T_36 ;
    %wait E_0x7f813861a030;
    %movi 8, 1, 32;
    %set/v v0x7f81386258d0_0, 8, 32;
T_36.0 ;
    %load/v 8, v0x7f81386258d0_0, 32;
   %cmpi/s 8, 16, 32;
    %jmp/0xz T_36.1, 5;
    %vpi_call 11 79 "$display", "R%1h = %h", v0x7f81386258d0_0, &A<v0x7f8138625980, v0x7f81386258d0_0 >;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x7f81386258d0_0, 32;
    %set/v v0x7f81386258d0_0, 8, 32;
    %jmp T_36.0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x7f81386224c0;
T_37 ;
    %wait E_0x7f813861a030;
    %load/v 8, v0x7f8138625060_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_37.0, 8;
    %load/v 8, v0x7f8138624da0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7f8138624ea0_0, 0, 8;
    %load/v 8, v0x7f8138624b90_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7f8138624c10_0, 0, 8;
T_37.0 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x7f81386224c0;
T_38 ;
    %wait E_0x7f813861a030;
    %load/v 8, v0x7f8138624fa0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_38.0, 8;
    %load/v 8, v0x7f8138622f50_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7f8138624e20_0, 0, 8;
T_38.0 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x7f813861aae0;
T_39 ;
    %wait E_0x7f813861a030;
    %load/v 8, v0x7f81386221e0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_39.0, 8;
    %load/v 8, v0x7f813861c820_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7f81386212a0_0, 0, 8;
T_39.0 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x7f813861a640;
T_40 ;
    %wait E_0x7f813861a030;
    %load/v 8, v0x7f813861aa60_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_40.0, 8;
    %load/v 8, v0x7f813861a7a0_0, 1;
    %jmp/0xz  T_40.2, 8;
    %load/v 8, v0x7f813861a720_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7f813861a9a0_0, 0, 8;
    %jmp T_40.3;
T_40.2 ;
    %load/v 8, v0x7f813861a8a0_0, 1;
    %jmp/0xz  T_40.4, 8;
    %load/v 8, v0x7f813861a920_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7f813861a9a0_0, 0, 8;
    %jmp T_40.5;
T_40.4 ;
    %load/v 8, v0x7f813861a820_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7f813861a9a0_0, 0, 8;
T_40.5 ;
T_40.3 ;
T_40.0 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x7f8138700a80;
T_41 ;
    %wait E_0x7f8138703ab0;
    %load/v 8, v0x7f813861a240_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_41.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f813861a530_0, 0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/v 8, v0x7f8138619de0_0, 1;
    %load/v 9, v0x7f813861a330_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_41.2, 8;
    %load/v 8, v0x7f813861a4b0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f813861a530_0, 0, 8;
T_41.2 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x7f8138700a80;
T_42 ;
    %wait E_0x7f8138703ab0;
    %load/v 8, v0x7f813861a240_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_42.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f813861a1c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f813861a060_0, 0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/v 8, v0x7f8138619d50_0, 1;
    %load/v 9, v0x7f813861a330_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_42.2, 8;
    %load/v 8, v0x7f813861a0e0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f813861a1c0_0, 0, 8;
    %load/v 8, v0x7f8138619f90_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f813861a060_0, 0, 8;
T_42.2 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x7f8138700a80;
T_43 ;
    %wait E_0x7f8138702700;
    %load/v 8, v0x7f8138619e90_0, 1;
    %load/v 9, v0x7f8138619f10_0, 1;
    %or 8, 9, 1;
    %set/v v0x7f8138611990_0, 8, 1;
    %load/v 8, v0x7f8138703ae0_0, 1;
    %jmp/0xz  T_43.0, 8;
    %load/v 8, v0x7f8138619c10_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_43.2, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_43.3, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_43.4, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_43.5, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_43.6, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_43.7, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_43.8, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_43.9, 6;
    %jmp T_43.10;
T_43.2 ;
    %load/v 8, v0x7f813861a530_0, 1;
    %inv 8, 1;
    %set/v v0x7f8138611990_0, 8, 1;
    %jmp T_43.10;
T_43.3 ;
    %load/v 8, v0x7f813861a530_0, 1;
    %set/v v0x7f8138611990_0, 8, 1;
    %jmp T_43.10;
T_43.4 ;
    %load/v 8, v0x7f813861a530_0, 1;
    %inv 8, 1;
    %load/v 9, v0x7f813861a060_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %set/v v0x7f8138611990_0, 8, 1;
    %jmp T_43.10;
T_43.5 ;
    %load/v 8, v0x7f813861a060_0, 1;
    %set/v v0x7f8138611990_0, 8, 1;
    %jmp T_43.10;
T_43.6 ;
    %load/v 8, v0x7f813861a530_0, 1;
    %load/v 9, v0x7f813861a530_0, 1;
    %inv 9, 1;
    %load/v 10, v0x7f813861a060_0, 1;
    %inv 10, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %set/v v0x7f8138611990_0, 8, 1;
    %jmp T_43.10;
T_43.7 ;
    %load/v 8, v0x7f813861a060_0, 1;
    %load/v 9, v0x7f813861a530_0, 1;
    %or 8, 9, 1;
    %set/v v0x7f8138611990_0, 8, 1;
    %jmp T_43.10;
T_43.8 ;
    %load/v 8, v0x7f813861a1c0_0, 1;
    %set/v v0x7f8138611990_0, 8, 1;
    %jmp T_43.10;
T_43.9 ;
    %set/v v0x7f8138611990_0, 1, 1;
    %jmp T_43.10;
T_43.10 ;
T_43.0 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x7f81387025f0;
T_44 ;
    %wait E_0x7f813861a030;
    %load/v 8, v0x7f81386324e0_0, 1;
    %jmp/0xz  T_44.0, 8;
    %vpi_call 3 37 "$display", "iCache valid, instr=%h", v0x7f8138632840_0;
    %jmp T_44.1;
T_44.0 ;
    %vpi_call 3 40 "$display", "instr=%h\012", v0x7f8138632840_0;
T_44.1 ;
    %vpi_call 3 43 "$display", "stall_pc=%b, i_rdy=%b, stall_IM_ID=%b, iaddr=%h, flow_change_ID_EX=%h,zr=%b,rf_w_data_DM_WB=%h, rf_dst_addr_DM_WB=%h\012", v0x7f8138633d30_0, v0x7f81386324e0_0, v0x7f8138633cb0_0, v0x7f81386325f0_0, v0x7f8138632360_0, v0x7f8138633db0_0, v0x7f8138633450_0, v0x7f81386332d0_0;
    %jmp T_44;
    .thread T_44;
    .scope S_0x7f8138578d80;
T_45 ;
    %set/v v0x7f8138633e70_0, 0, 1;
    %vpi_call 2 15 "$display", "rst assert\012";
    %set/v v0x7f8138634240_0, 0, 1;
    %wait E_0x7f813861a030;
    %wait E_0x7f8138625020;
    %set/v v0x7f8138634240_0, 1, 1;
    %vpi_call 2 20 "$display", "rst deassert\012";
    %end;
    .thread T_45;
    .scope S_0x7f8138578d80;
T_46 ;
    %delay 5, 0;
    %load/v 8, v0x7f8138633e70_0, 1;
    %inv 8, 1;
    %set/v v0x7f8138633e70_0, 8, 1;
    %jmp T_46;
    .thread T_46;
    .scope S_0x7f8138578d80;
T_47 ;
    %wait E_0x7f8138703ab0;
    %load/v 8, v0x7f8138634240_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_47.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7f8138633f70_0, 0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/v 8, v0x7f8138633f70_0, 16;
    %mov 24, 0, 16;
    %addi 8, 1, 32;
    %ix/load 0, 16, 0;
    %assign/v0 v0x7f8138633f70_0, 0, 8;
T_47.1 ;
    %vpi_call 2 32 "$display", "\012\012clk=%d%d%d%d%d%d%d%d%d%d%d%d%d\012\012", v0x7f8138633f70_0, v0x7f8138633f70_0, v0x7f8138633f70_0, v0x7f8138633f70_0, v0x7f8138633f70_0, v0x7f8138633f70_0, v0x7f8138633f70_0, v0x7f8138633f70_0, v0x7f8138633f70_0, v0x7f8138633f70_0, v0x7f8138633f70_0, v0x7f8138633f70_0, v0x7f8138633f70_0;
    %load/v 8, v0x7f8138633f70_0, 16;
    %mov 24, 0, 1;
    %cmpi/u 8, 1000, 17;
    %jmp/0xz  T_47.2, 4;
T_47.2 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x7f8138578d80;
T_48 ;
    %wait E_0x7f81387026d0;
    %wait E_0x7f813861a030;
    %vpi_call 2 41 "$stop";
    %end;
    .thread T_48;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "t_cpu.v";
    "cpu.v";
    "two_way_mem_hierarchy.v";
    "new_2way_cache.v";
    "two_way_cache_controller.v";
    "unified_mem.v";
    "prgm_cntr.v";
    "id.v";
    "./common_params.inc";
    "rf_pipelined.v";
    "src_mux.v";
    "alu.v";
    "dst_mux.v";
    "br_bool.v";
