Analysis & Synthesis report for DE0_TOP
Tue Feb 11 20:40:08 2014
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2.11 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_next
 12. State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_state
 13. State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_next
 14. State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_state
 15. State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize
 16. State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|DE0_SOPC_clock_8_master_FSM:master_FSM|master_state
 17. State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|DE0_SOPC_clock_8_slave_FSM:slave_FSM|slave_state
 18. State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|DE0_SOPC_clock_7_master_FSM:master_FSM|master_state
 19. State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|DE0_SOPC_clock_7_slave_FSM:slave_FSM|slave_state
 20. State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|DE0_SOPC_clock_6_master_FSM:master_FSM|master_state
 21. State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|DE0_SOPC_clock_6_slave_FSM:slave_FSM|slave_state
 22. State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|DE0_SOPC_clock_5_master_FSM:master_FSM|master_state
 23. State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|DE0_SOPC_clock_5_slave_FSM:slave_FSM|slave_state
 24. State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|DE0_SOPC_clock_4_master_FSM:master_FSM|master_state
 25. State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|DE0_SOPC_clock_4_slave_FSM:slave_FSM|slave_state
 26. State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|DE0_SOPC_clock_3_master_FSM:master_FSM|master_state
 27. State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|DE0_SOPC_clock_3_slave_FSM:slave_FSM|slave_state
 28. State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|DE0_SOPC_clock_2_master_FSM:master_FSM|master_state
 29. State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|DE0_SOPC_clock_2_slave_FSM:slave_FSM|slave_state
 30. State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|DE0_SOPC_clock_1_master_FSM:master_FSM|master_state
 31. State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|DE0_SOPC_clock_1_slave_FSM:slave_FSM|slave_state
 32. State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_master_FSM:master_FSM|master_state
 33. State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_slave_FSM:slave_FSM|slave_state
 34. Registers Protected by Synthesis
 35. Registers Removed During Synthesis
 36. Removed Registers Triggering Further Register Optimizations
 37. General Register Statistics
 38. Inverted Register Statistics
 39. Registers Packed Into Inferred Megafunctions
 40. Multiplexer Restructuring Statistics (Restructuring Performed)
 41. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0
 42. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
 43. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
 44. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
 45. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
 46. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_bit_pipe:endofpacket_bit_pipe
 47. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1
 48. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer
 49. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1
 50. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2
 51. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3
 52. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|DE0_SOPC_clock_1_bit_pipe:endofpacket_bit_pipe
 53. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2
 54. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer
 55. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1
 56. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2
 57. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3
 58. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|DE0_SOPC_clock_2_bit_pipe:endofpacket_bit_pipe
 59. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3
 60. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer
 61. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer1
 62. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer2
 63. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer3
 64. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|DE0_SOPC_clock_3_bit_pipe:endofpacket_bit_pipe
 65. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4
 66. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|altera_std_synchronizer:the_altera_std_synchronizer
 67. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|altera_std_synchronizer:the_altera_std_synchronizer1
 68. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|altera_std_synchronizer:the_altera_std_synchronizer2
 69. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|altera_std_synchronizer:the_altera_std_synchronizer3
 70. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|DE0_SOPC_clock_4_bit_pipe:endofpacket_bit_pipe
 71. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5
 72. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|altera_std_synchronizer:the_altera_std_synchronizer
 73. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|altera_std_synchronizer:the_altera_std_synchronizer1
 74. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|altera_std_synchronizer:the_altera_std_synchronizer2
 75. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|altera_std_synchronizer:the_altera_std_synchronizer3
 76. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|DE0_SOPC_clock_5_bit_pipe:endofpacket_bit_pipe
 77. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6
 78. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|altera_std_synchronizer:the_altera_std_synchronizer
 79. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|altera_std_synchronizer:the_altera_std_synchronizer1
 80. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|altera_std_synchronizer:the_altera_std_synchronizer2
 81. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|altera_std_synchronizer:the_altera_std_synchronizer3
 82. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|DE0_SOPC_clock_6_bit_pipe:endofpacket_bit_pipe
 83. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7
 84. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|altera_std_synchronizer:the_altera_std_synchronizer
 85. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|altera_std_synchronizer:the_altera_std_synchronizer1
 86. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|altera_std_synchronizer:the_altera_std_synchronizer2
 87. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|altera_std_synchronizer:the_altera_std_synchronizer3
 88. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|DE0_SOPC_clock_7_bit_pipe:endofpacket_bit_pipe
 89. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8
 90. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|altera_std_synchronizer:the_altera_std_synchronizer
 91. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|altera_std_synchronizer:the_altera_std_synchronizer1
 92. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|altera_std_synchronizer:the_altera_std_synchronizer2
 93. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|altera_std_synchronizer:the_altera_std_synchronizer3
 94. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|DE0_SOPC_clock_8_bit_pipe:endofpacket_bit_pipe
 95. Source assignments for DE0_SOPC:DE0_SOPC_inst|altpll_0:the_altpll_0
 96. Source assignments for DE0_SOPC:DE0_SOPC_inst|altpll_0:the_altpll_0|altpll_0_stdsync_sv6:stdsync2|altpll_0_dffpipe_l2c:dffpipe3
 97. Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo
 98. Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated
 99. Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|a_graycounter_g47:rdptr_g1p
100. Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|a_graycounter_cic:wrptr_g1p
101. Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|altsyncram_bi31:fifo_ram
102. Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp
103. Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12
104. Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp
105. Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15
106. Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo
107. Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated
108. Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p
109. Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_eic:wrptr_g1p
110. Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram
111. Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp
112. Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12
113. Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_gd9:ws_brp
114. Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_gd9:ws_bwp
115. Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp
116. Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_hd9:dffpipe16
117. Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|buttons_s1_irq_from_sa_clock_crossing_cpu_data_master_module:buttons_s1_irq_from_sa_clock_crossing_cpu_data_master
118. Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|port_a_s1_irq_from_sa_clock_crossing_cpu_data_master_module:port_a_s1_irq_from_sa_clock_crossing_cpu_data_master
119. Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|profile_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:profile_timer_s1_irq_from_sa_clock_crossing_cpu_data_master
120. Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|switches_s1_irq_from_sa_clock_crossing_cpu_data_master_module:switches_s1_irq_from_sa_clock_crossing_cpu_data_master
121. Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:timer_s1_irq_from_sa_clock_crossing_cpu_data_master
122. Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|uart_s1_irq_from_sa_clock_crossing_cpu_data_master_module:uart_s1_irq_from_sa_clock_crossing_cpu_data_master
123. Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|user_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:user_timer_s1_irq_from_sa_clock_crossing_cpu_data_master
124. Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_p9f1:auto_generated
125. Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_q9f1:auto_generated
126. Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6472:auto_generated
127. Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated
128. Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
129. Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
130. Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
131. Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
132. Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated
133. Source assignments for DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1
134. Source assignments for DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1
135. Source assignments for DE0_SOPC:DE0_SOPC_inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_smb1:auto_generated
136. Source assignments for DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram
137. Source assignments for DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave
138. Source assignments for DE0_SOPC:DE0_SOPC_inst|uart:the_uart
139. Source assignments for DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_rx:the_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer
140. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_cpu_domain_synch_module:DE0_SOPC_reset_pll_cpu_domain_synch
141. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_io_domain_synch_module:DE0_SOPC_reset_pll_io_domain_synch
142. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_clk_domain_synch_module:DE0_SOPC_reset_clk_domain_synch
143. Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_sdram_domain_synch_module:DE0_SOPC_reset_pll_sdram_domain_synch
144. Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_o4n:auto_generated|altsyncram_4861:altsyncram4
145. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
146. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
147. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
148. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
149. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer
150. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1
151. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2
152. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3
153. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer
154. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1
155. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2
156. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3
157. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer
158. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer1
159. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer2
160. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer3
161. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|altera_std_synchronizer:the_altera_std_synchronizer
162. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|altera_std_synchronizer:the_altera_std_synchronizer1
163. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|altera_std_synchronizer:the_altera_std_synchronizer2
164. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|altera_std_synchronizer:the_altera_std_synchronizer3
165. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|altera_std_synchronizer:the_altera_std_synchronizer
166. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|altera_std_synchronizer:the_altera_std_synchronizer1
167. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|altera_std_synchronizer:the_altera_std_synchronizer2
168. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|altera_std_synchronizer:the_altera_std_synchronizer3
169. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|altera_std_synchronizer:the_altera_std_synchronizer
170. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|altera_std_synchronizer:the_altera_std_synchronizer1
171. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|altera_std_synchronizer:the_altera_std_synchronizer2
172. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|altera_std_synchronizer:the_altera_std_synchronizer3
173. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|altera_std_synchronizer:the_altera_std_synchronizer
174. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|altera_std_synchronizer:the_altera_std_synchronizer1
175. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|altera_std_synchronizer:the_altera_std_synchronizer2
176. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|altera_std_synchronizer:the_altera_std_synchronizer3
177. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|altera_std_synchronizer:the_altera_std_synchronizer
178. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|altera_std_synchronizer:the_altera_std_synchronizer1
179. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|altera_std_synchronizer:the_altera_std_synchronizer2
180. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|altera_std_synchronizer:the_altera_std_synchronizer3
181. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo
182. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo
183. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a
184. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram
185. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b
186. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram
187. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component
188. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
189. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component
190. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
191. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
192. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
193. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
194. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
195. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy
196. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst
197. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder
198. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_adj_adder
199. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_bias_subtr
200. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:man_round_adder
201. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult
202. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1
203. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub2
204. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3
205. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4
206. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5
207. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub6
208. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower
209. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0
210. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1
211. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower
212. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0
213. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1
214. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower
215. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1
216. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator
217. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo
218. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo
219. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic
220. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|onchip_mem:the_onchip_mem
221. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram
222. Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_rx:the_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer
223. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
224. Parameter Settings for Inferred Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0
225. dcfifo Parameter Settings by Entity Instance
226. scfifo Parameter Settings by Entity Instance
227. altsyncram Parameter Settings by Entity Instance
228. lpm_mult Parameter Settings by Entity Instance
229. altshift_taps Parameter Settings by Entity Instance
230. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_sdram_domain_synch_module:DE0_SOPC_reset_pll_sdram_domain_synch"
231. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_clk_domain_synch_module:DE0_SOPC_reset_clk_domain_synch"
232. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_io_domain_synch_module:DE0_SOPC_reset_pll_io_domain_synch"
233. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_cpu_domain_synch_module:DE0_SOPC_reset_pll_cpu_domain_synch"
234. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|uart_s1_arbitrator:the_uart_s1"
235. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|sysid:the_sysid"
236. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module"
237. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_DE0_SOPC_clock_1_out_to_sdram_s1_module:rdv_fifo_for_DE0_SOPC_clock_1_out_to_sdram_s1"
238. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_DE0_SOPC_clock_0_out_to_sdram_s1_module:rdv_fifo_for_DE0_SOPC_clock_0_out_to_sdram_s1"
239. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
240. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"
241. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt"
242. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt"
243. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift"
244. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift"
245. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
246. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
247. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2"
248. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component"
249. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib"
250. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp"
251. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode"
252. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace"
253. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk"
254. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk"
255. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component"
256. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug"
257. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci"
258. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench"
259. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu"
260. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge_s1_arbitrator:the_clock_crossing_bridge_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1"
261. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge_s1_arbitrator:the_clock_crossing_bridge_s1"
262. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|altpll_0:the_altpll_0|altpll_0_altpll_trn2:sd1"
263. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8"
264. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7"
265. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6"
266. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5"
267. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4"
268. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3"
269. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2"
270. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2_in_arbitrator:the_DE0_SOPC_clock_2_in"
271. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1"
272. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1_in_arbitrator:the_DE0_SOPC_clock_1_in"
273. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0"
274. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0_in_arbitrator:the_DE0_SOPC_clock_0_in"
275. Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst"
276. Elapsed Time Per Partition
277. Analysis & Synthesis Messages
278. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Feb 11 20:40:08 2014            ;
; Quartus II 32-bit Version          ; 11.1 Build 259 01/25/2012 SP 2.11 SJ Web Edition ;
; Revision Name                      ; DE0_TOP                                          ;
; Top-level Entity Name              ; DE0_TOP                                          ;
; Family                             ; Cyclone III                                      ;
; Total logic elements               ; 8,042                                            ;
;     Total combinational functions  ; 5,740                                            ;
;     Dedicated logic registers      ; 5,075                                            ;
; Total registers                    ; 5075                                             ;
; Total pins                         ; 183                                              ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 259,955                                          ;
; Embedded Multiplier 9-bit elements ; 7                                                ;
; Total PLLs                         ; 1                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; DE0_TOP            ; DE0_TOP            ;
; Family name                                                                ; Cyclone III        ; Stratix II         ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                        ; All                ;                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path                                                                            ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                        ;
+-------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------+
; port_a.v                                                                                                    ; yes             ; User Verilog HDL File                  ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/port_a.v                                           ;
; DE0_SOPC_clock_0.v                                                                                          ; yes             ; User Verilog HDL File                  ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_0.v                                 ;
; DE0_SOPC_clock_1.v                                                                                          ; yes             ; User Verilog HDL File                  ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_1.v                                 ;
; sd_wp_n.v                                                                                                   ; yes             ; User Verilog HDL File                  ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/sd_wp_n.v                                          ;
; cpu_jtag_debug_module_tck.v                                                                                 ; yes             ; User Verilog HDL File                  ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/cpu_jtag_debug_module_tck.v                        ;
; cpu_jtag_debug_module_sysclk.v                                                                              ; yes             ; User Verilog HDL File                  ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/cpu_jtag_debug_module_sysclk.v                     ;
; profile_timer.v                                                                                             ; yes             ; User Verilog HDL File                  ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/profile_timer.v                                    ;
; cpu.v                                                                                                       ; yes             ; User Verilog HDL File                  ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/cpu.v                                              ;
; sd_cmd.v                                                                                                    ; yes             ; User Verilog HDL File                  ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/sd_cmd.v                                           ;
; cpu_test_bench.v                                                                                            ; yes             ; User Verilog HDL File                  ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/cpu_test_bench.v                                   ;
; DE0_SOPC_clock_2.v                                                                                          ; yes             ; User Verilog HDL File                  ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/DE0_SOPC_clock_2.v                                 ;
; cpu_oci_test_bench.v                                                                                        ; yes             ; User Verilog HDL File                  ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/cpu_oci_test_bench.v                               ;
; sd_dat.v                                                                                                    ; yes             ; User Verilog HDL File                  ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/sd_dat.v                                           ;
; sd_clk.v                                                                                                    ; yes             ; User Verilog HDL File                  ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/sd_clk.v                                           ;
; sdram.v                                                                                                     ; yes             ; User Verilog HDL File                  ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/sdram.v                                            ;
; onchip_mem.v                                                                                                ; yes             ; User Verilog HDL File                  ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/onchip_mem.v                                       ;
; cpu_jtag_debug_module_wrapper.v                                                                             ; yes             ; User Verilog HDL File                  ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/cpu_jtag_debug_module_wrapper.v                    ;
; user_timer.v                                                                                                ; yes             ; User Verilog HDL File                  ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/user_timer.v                                       ;
; uart.v                                                                                                      ; yes             ; User Verilog HDL File                  ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/uart.v                                             ;
; timer.v                                                                                                     ; yes             ; User Verilog HDL File                  ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/timer.v                                            ;
; sysid.v                                                                                                     ; yes             ; User Verilog HDL File                  ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/sysid.v                                            ;
; switches.v                                                                                                  ; yes             ; User Verilog HDL File                  ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/switches.v                                         ;
; seg7.v                                                                                                      ; yes             ; User Verilog HDL File                  ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/seg7.v                                             ;
; leds.v                                                                                                      ; yes             ; User Verilog HDL File                  ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/leds.v                                             ;
; lcd_light.v                                                                                                 ; yes             ; User Verilog HDL File                  ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/lcd_light.v                                        ;
; lcd.v                                                                                                       ; yes             ; User Verilog HDL File                  ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/lcd.v                                              ;
; jtag_uart.v                                                                                                 ; yes             ; User Verilog HDL File                  ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/jtag_uart.v                                        ;
; clock_crossing_bridge.v                                                                                     ; yes             ; User Verilog HDL File                  ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/clock_crossing_bridge.v                            ;
; buttons.v                                                                                                   ; yes             ; User Verilog HDL File                  ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/buttons.v                                          ;
; DE0_TOP.v                                                                                                   ; yes             ; User Verilog HDL File                  ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/DE0_TOP.v                                          ;
; altpll_0.v                                                                                                  ; yes             ; User Verilog HDL File                  ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/altpll_0.v                                         ;
; my_pwm.vhd                                                                                                  ; yes             ; User VHDL File                         ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/my_pwm.vhd                                         ;
; my_pwm_0.vhd                                                                                                ; yes             ; User VHDL File                         ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/my_pwm_0.vhd                                       ;
; my_pwm_1.vhd                                                                                                ; yes             ; User VHDL File                         ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/my_pwm_1.vhd                                       ;
; my_pwm_2.vhd                                                                                                ; yes             ; User VHDL File                         ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/my_pwm_2.vhd                                       ;
; my_pwm_3.vhd                                                                                                ; yes             ; User VHDL File                         ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/my_pwm_3.vhd                                       ;
; my_pwm_4.vhd                                                                                                ; yes             ; User VHDL File                         ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/my_pwm_4.vhd                                       ;
; my_pwm_5.vhd                                                                                                ; yes             ; User VHDL File                         ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/my_pwm_5.vhd                                       ;
; ../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_wrapper.v ; yes             ; User Verilog HDL File                  ; C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_wrapper.v  ;
; ../../../../altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v    ; yes             ; User Verilog HDL File                  ; C:/altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v     ;
; cpu_altera_nios_custom_instr_floating_point_inst.v                                                          ; yes             ; User Verilog HDL File                  ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/cpu_altera_nios_custom_instr_floating_point_inst.v ;
; de0_sopc.v                                                                                                  ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/de0_sopc.v                                         ;
; altera_std_synchronizer.v                                                                                   ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altera_std_synchronizer.v                         ;
; de0_sopc_clock_3.v                                                                                          ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_3.v                                 ;
; de0_sopc_clock_4.v                                                                                          ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_4.v                                 ;
; de0_sopc_clock_5.v                                                                                          ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_5.v                                 ;
; de0_sopc_clock_6.v                                                                                          ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_6.v                                 ;
; de0_sopc_clock_7.v                                                                                          ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_7.v                                 ;
; de0_sopc_clock_8.v                                                                                          ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/de0_sopc_clock_8.v                                 ;
; dcfifo.tdf                                                                                                  ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/dcfifo.tdf                                        ;
; lpm_counter.inc                                                                                             ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_counter.inc                                   ;
; lpm_add_sub.inc                                                                                             ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_add_sub.inc                                   ;
; altdpram.inc                                                                                                ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altdpram.inc                                      ;
; a_graycounter.inc                                                                                           ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/a_graycounter.inc                                 ;
; a_fefifo.inc                                                                                                ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/a_fefifo.inc                                      ;
; a_gray2bin.inc                                                                                              ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/a_gray2bin.inc                                    ;
; dffpipe.inc                                                                                                 ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/dffpipe.inc                                       ;
; alt_sync_fifo.inc                                                                                           ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/alt_sync_fifo.inc                                 ;
; lpm_compare.inc                                                                                             ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_compare.inc                                   ;
; altsyncram_fifo.inc                                                                                         ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram_fifo.inc                               ;
; aglobal111.inc                                                                                              ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/aglobal111.inc                                    ;
; db/dcfifo_4uf1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/dcfifo_4uf1.tdf                                 ;
; db/a_graycounter_g47.tdf                                                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/a_graycounter_g47.tdf                           ;
; db/a_graycounter_cic.tdf                                                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/a_graycounter_cic.tdf                           ;
; db/altsyncram_bi31.tdf                                                                                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/altsyncram_bi31.tdf                             ;
; db/alt_synch_pipe_ekd.tdf                                                                                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/alt_synch_pipe_ekd.tdf                          ;
; db/dffpipe_dd9.tdf                                                                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/dffpipe_dd9.tdf                                 ;
; db/alt_synch_pipe_fkd.tdf                                                                                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/alt_synch_pipe_fkd.tdf                          ;
; db/dffpipe_ed9.tdf                                                                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/dffpipe_ed9.tdf                                 ;
; db/cmpr_056.tdf                                                                                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/cmpr_056.tdf                                    ;
; db/cmpr_v46.tdf                                                                                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/cmpr_v46.tdf                                    ;
; db/mux_a18.tdf                                                                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/mux_a18.tdf                                     ;
; db/dcfifo_u1g1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/dcfifo_u1g1.tdf                                 ;
; db/a_gray2bin_jfb.tdf                                                                                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/a_gray2bin_jfb.tdf                              ;
; db/a_graycounter_i47.tdf                                                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/a_graycounter_i47.tdf                           ;
; db/a_graycounter_eic.tdf                                                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/a_graycounter_eic.tdf                           ;
; db/altsyncram_di31.tdf                                                                                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/altsyncram_di31.tdf                             ;
; db/alt_synch_pipe_gkd.tdf                                                                                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/alt_synch_pipe_gkd.tdf                          ;
; db/dffpipe_fd9.tdf                                                                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/dffpipe_fd9.tdf                                 ;
; db/dffpipe_gd9.tdf                                                                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/dffpipe_gd9.tdf                                 ;
; db/alt_synch_pipe_hkd.tdf                                                                                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/alt_synch_pipe_hkd.tdf                          ;
; db/dffpipe_hd9.tdf                                                                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/dffpipe_hd9.tdf                                 ;
; db/cmpr_156.tdf                                                                                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/cmpr_156.tdf                                    ;
; altsyncram.tdf                                                                                              ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf                                    ;
; stratix_ram_block.inc                                                                                       ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/stratix_ram_block.inc                             ;
; lpm_mux.inc                                                                                                 ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_mux.inc                                       ;
; lpm_decode.inc                                                                                              ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_decode.inc                                    ;
; a_rdenreg.inc                                                                                               ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/a_rdenreg.inc                                     ;
; altrom.inc                                                                                                  ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altrom.inc                                        ;
; altram.inc                                                                                                  ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altram.inc                                        ;
; db/altsyncram_p9f1.tdf                                                                                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/altsyncram_p9f1.tdf                             ;
; cpu_rf_ram_a.mif                                                                                            ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/cpu_rf_ram_a.mif                                   ;
; db/altsyncram_q9f1.tdf                                                                                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/altsyncram_q9f1.tdf                             ;
; cpu_rf_ram_b.mif                                                                                            ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/cpu_rf_ram_b.mif                                   ;
; db/altsyncram_6472.tdf                                                                                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/altsyncram_6472.tdf                             ;
; cpu_ociram_default_contents.mif                                                                             ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/cpu_ociram_default_contents.mif                    ;
; db/altsyncram_n802.tdf                                                                                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/altsyncram_n802.tdf                             ;
; sld_virtual_jtag_basic.v                                                                                    ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                          ;
; lpm_add_sub.tdf                                                                                             ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf                                   ;
; addcore.inc                                                                                                 ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/addcore.inc                                       ;
; look_add.inc                                                                                                ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/look_add.inc                                      ;
; bypassff.inc                                                                                                ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/bypassff.inc                                      ;
; altshift.inc                                                                                                ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altshift.inc                                      ;
; alt_stratix_add_sub.inc                                                                                     ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                           ;
; db/add_sub_omd.tdf                                                                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/add_sub_omd.tdf                                 ;
; db/add_sub_47c.tdf                                                                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/add_sub_47c.tdf                                 ;
; db/add_sub_njg.tdf                                                                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/add_sub_njg.tdf                                 ;
; db/add_sub_gsb.tdf                                                                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/add_sub_gsb.tdf                                 ;
; lpm_mult.tdf                                                                                                ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_mult.tdf                                      ;
; multcore.inc                                                                                                ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/multcore.inc                                      ;
; db/mult_eit.tdf                                                                                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/mult_eit.tdf                                    ;
; db/add_sub_8sh.tdf                                                                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/add_sub_8sh.tdf                                 ;
; db/add_sub_uue.tdf                                                                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/add_sub_uue.tdf                                 ;
; db/add_sub_0ue.tdf                                                                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/add_sub_0ue.tdf                                 ;
; db/add_sub_7rh.tdf                                                                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/add_sub_7rh.tdf                                 ;
; db/add_sub_7kh.tdf                                                                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/add_sub_7kh.tdf                                 ;
; db/add_sub_c5h.tdf                                                                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/add_sub_c5h.tdf                                 ;
; db/add_sub_6ef.tdf                                                                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/add_sub_6ef.tdf                                 ;
; db/add_sub_fmf.tdf                                                                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/add_sub_fmf.tdf                                 ;
; lpm_compare.tdf                                                                                             ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_compare.tdf                                   ;
; comptree.inc                                                                                                ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/comptree.inc                                      ;
; db/cmpr_jdg.tdf                                                                                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/cmpr_jdg.tdf                                    ;
; scfifo.tdf                                                                                                  ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/scfifo.tdf                                        ;
; a_regfifo.inc                                                                                               ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/a_regfifo.inc                                     ;
; a_dpfifo.inc                                                                                                ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/a_dpfifo.inc                                      ;
; a_i2fifo.inc                                                                                                ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/a_i2fifo.inc                                      ;
; a_fffifo.inc                                                                                                ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/a_fffifo.inc                                      ;
; a_f2fifo.inc                                                                                                ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/a_f2fifo.inc                                      ;
; db/scfifo_aq21.tdf                                                                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/scfifo_aq21.tdf                                 ;
; db/a_dpfifo_h031.tdf                                                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/a_dpfifo_h031.tdf                               ;
; db/a_fefifo_7cf.tdf                                                                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/a_fefifo_7cf.tdf                                ;
; db/cntr_4n7.tdf                                                                                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/cntr_4n7.tdf                                    ;
; db/dpram_ek21.tdf                                                                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/dpram_ek21.tdf                                  ;
; db/altsyncram_i0m1.tdf                                                                                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/altsyncram_i0m1.tdf                             ;
; db/cntr_omb.tdf                                                                                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/cntr_omb.tdf                                    ;
; alt_jtag_atlantic.v                                                                                         ; yes             ; Encrypted Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/megafunctions/alt_jtag_atlantic.v                               ;
; key_out.v                                                                                                   ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/key_out.v                                          ;
; db/altsyncram_smb1.tdf                                                                                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/altsyncram_smb1.tdf                             ;
; onchip_mem.hex                                                                                              ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/onchip_mem.hex                                     ;
; sld_hub.vhd                                                                                                 ; yes             ; Encrypted Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/megafunctions/sld_hub.vhd                                       ;
; sld_rom_sr.vhd                                                                                              ; yes             ; Encrypted Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/megafunctions/sld_rom_sr.vhd                                    ;
; altshift_taps.tdf                                                                                           ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altshift_taps.tdf                                 ;
; lpm_constant.inc                                                                                            ; yes             ; Megafunction                           ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_constant.inc                                  ;
; db/shift_taps_o4n.tdf                                                                                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/shift_taps_o4n.tdf                              ;
; db/altsyncram_4861.tdf                                                                                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/altsyncram_4861.tdf                             ;
; db/add_sub_p2e.tdf                                                                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/add_sub_p2e.tdf                                 ;
; db/cntr_tnf.tdf                                                                                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/cntr_tnf.tdf                                    ;
; db/cmpr_ffc.tdf                                                                                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/cmpr_ffc.tdf                                    ;
; db/cntr_g7h.tdf                                                                                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/db/cntr_g7h.tdf                                    ;
+-------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                          ;
+---------------------------------------------+----------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                  ;
+---------------------------------------------+----------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 8,042                                                                                  ;
;                                             ;                                                                                        ;
; Total combinational functions               ; 5740                                                                                   ;
; Logic element usage by number of LUT inputs ;                                                                                        ;
;     -- 4 input functions                    ; 2648                                                                                   ;
;     -- 3 input functions                    ; 1803                                                                                   ;
;     -- <=2 input functions                  ; 1289                                                                                   ;
;                                             ;                                                                                        ;
; Logic elements by mode                      ;                                                                                        ;
;     -- normal mode                          ; 4814                                                                                   ;
;     -- arithmetic mode                      ; 926                                                                                    ;
;                                             ;                                                                                        ;
; Total registers                             ; 5075                                                                                   ;
;     -- Dedicated logic registers            ; 5075                                                                                   ;
;     -- I/O registers                        ; 0                                                                                      ;
;                                             ;                                                                                        ;
; I/O pins                                    ; 183                                                                                    ;
; Total memory bits                           ; 259955                                                                                 ;
; Embedded Multiplier 9-bit elements          ; 7                                                                                      ;
; Total PLLs                                  ; 1                                                                                      ;
;     -- PLLs                                 ; 1                                                                                      ;
;                                             ;                                                                                        ;
; Maximum fan-out node                        ; DE0_SOPC:DE0_SOPC_inst|altpll_0:the_altpll_0|altpll_0_altpll_trn2:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 3815                                                                                   ;
; Total fan-out                               ; 41363                                                                                  ;
; Average fan-out                             ; 3.59                                                                                   ;
+---------------------------------------------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Library Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE0_TOP                                                                                                                                  ; 5740 (1)          ; 5075 (0)     ; 259955      ; 7            ; 1       ; 3         ; 183  ; 0            ; |DE0_TOP                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;    |DE0_SOPC:DE0_SOPC_inst|                                                                                                               ; 5617 (0)          ; 4999 (0)     ; 259955      ; 7            ; 1       ; 3         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;       |DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|                                                                                             ; 22 (1)            ; 136 (112)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |DE0_SOPC_clock_0_edge_to_pulse:read_done_edge_to_pulse|                                                                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;          |DE0_SOPC_clock_0_edge_to_pulse:read_request_edge_to_pulse|                                                                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;          |DE0_SOPC_clock_0_edge_to_pulse:write_done_edge_to_pulse|                                                                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;          |DE0_SOPC_clock_0_edge_to_pulse:write_request_edge_to_pulse|                                                                     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |DE0_SOPC_clock_0_master_FSM:master_FSM|                                                                                         ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_master_FSM:master_FSM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;          |DE0_SOPC_clock_0_slave_FSM:slave_FSM|                                                                                           ; 10 (10)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_slave_FSM:slave_FSM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;       |DE0_SOPC_clock_0_in_arbitrator:the_DE0_SOPC_clock_0_in|                                                                            ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0_in_arbitrator:the_DE0_SOPC_clock_0_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |DE0_SOPC_clock_0_out_arbitrator:the_DE0_SOPC_clock_0_out|                                                                          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0_out_arbitrator:the_DE0_SOPC_clock_0_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;       |DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|                                                                                             ; 32 (17)           ; 130 (112)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |DE0_SOPC_clock_1_edge_to_pulse:read_done_edge_to_pulse|                                                                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|DE0_SOPC_clock_1_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;          |DE0_SOPC_clock_1_edge_to_pulse:read_request_edge_to_pulse|                                                                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|DE0_SOPC_clock_1_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;          |DE0_SOPC_clock_1_edge_to_pulse:write_request_edge_to_pulse|                                                                     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|DE0_SOPC_clock_1_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |DE0_SOPC_clock_1_master_FSM:master_FSM|                                                                                         ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|DE0_SOPC_clock_1_master_FSM:master_FSM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;          |DE0_SOPC_clock_1_slave_FSM:slave_FSM|                                                                                           ; 4 (4)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|DE0_SOPC_clock_1_slave_FSM:slave_FSM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                           ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;       |DE0_SOPC_clock_1_in_arbitrator:the_DE0_SOPC_clock_1_in|                                                                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1_in_arbitrator:the_DE0_SOPC_clock_1_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |DE0_SOPC_clock_1_out_arbitrator:the_DE0_SOPC_clock_1_out|                                                                          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1_out_arbitrator:the_DE0_SOPC_clock_1_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;       |DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|                                                                                             ; 16 (0)            ; 34 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |DE0_SOPC_clock_2_edge_to_pulse:read_done_edge_to_pulse|                                                                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|DE0_SOPC_clock_2_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;          |DE0_SOPC_clock_2_edge_to_pulse:read_request_edge_to_pulse|                                                                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|DE0_SOPC_clock_2_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;          |DE0_SOPC_clock_2_edge_to_pulse:write_done_edge_to_pulse|                                                                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|DE0_SOPC_clock_2_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;          |DE0_SOPC_clock_2_edge_to_pulse:write_request_edge_to_pulse|                                                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|DE0_SOPC_clock_2_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |DE0_SOPC_clock_2_master_FSM:master_FSM|                                                                                         ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|DE0_SOPC_clock_2_master_FSM:master_FSM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;          |DE0_SOPC_clock_2_slave_FSM:slave_FSM|                                                                                           ; 10 (10)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|DE0_SOPC_clock_2_slave_FSM:slave_FSM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;       |DE0_SOPC_clock_2_in_arbitrator:the_DE0_SOPC_clock_2_in|                                                                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2_in_arbitrator:the_DE0_SOPC_clock_2_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|                                                                                             ; 23 (1)            ; 155 (132)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |DE0_SOPC_clock_3_edge_to_pulse:read_done_edge_to_pulse|                                                                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|DE0_SOPC_clock_3_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;          |DE0_SOPC_clock_3_edge_to_pulse:read_request_edge_to_pulse|                                                                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|DE0_SOPC_clock_3_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;          |DE0_SOPC_clock_3_edge_to_pulse:write_done_edge_to_pulse|                                                                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|DE0_SOPC_clock_3_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;          |DE0_SOPC_clock_3_edge_to_pulse:write_request_edge_to_pulse|                                                                     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|DE0_SOPC_clock_3_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |DE0_SOPC_clock_3_master_FSM:master_FSM|                                                                                         ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|DE0_SOPC_clock_3_master_FSM:master_FSM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;          |DE0_SOPC_clock_3_slave_FSM:slave_FSM|                                                                                           ; 11 (11)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|DE0_SOPC_clock_3_slave_FSM:slave_FSM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;       |DE0_SOPC_clock_3_in_arbitrator:the_DE0_SOPC_clock_3_in|                                                                            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3_in_arbitrator:the_DE0_SOPC_clock_3_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|                                                                                             ; 23 (1)            ; 155 (132)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |DE0_SOPC_clock_4_edge_to_pulse:read_done_edge_to_pulse|                                                                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|DE0_SOPC_clock_4_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;          |DE0_SOPC_clock_4_edge_to_pulse:read_request_edge_to_pulse|                                                                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|DE0_SOPC_clock_4_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;          |DE0_SOPC_clock_4_edge_to_pulse:write_done_edge_to_pulse|                                                                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|DE0_SOPC_clock_4_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;          |DE0_SOPC_clock_4_edge_to_pulse:write_request_edge_to_pulse|                                                                     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|DE0_SOPC_clock_4_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |DE0_SOPC_clock_4_master_FSM:master_FSM|                                                                                         ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|DE0_SOPC_clock_4_master_FSM:master_FSM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;          |DE0_SOPC_clock_4_slave_FSM:slave_FSM|                                                                                           ; 12 (12)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|DE0_SOPC_clock_4_slave_FSM:slave_FSM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;       |DE0_SOPC_clock_4_in_arbitrator:the_DE0_SOPC_clock_4_in|                                                                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4_in_arbitrator:the_DE0_SOPC_clock_4_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|                                                                                             ; 22 (1)            ; 155 (132)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |DE0_SOPC_clock_5_edge_to_pulse:read_done_edge_to_pulse|                                                                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|DE0_SOPC_clock_5_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;          |DE0_SOPC_clock_5_edge_to_pulse:read_request_edge_to_pulse|                                                                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|DE0_SOPC_clock_5_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;          |DE0_SOPC_clock_5_edge_to_pulse:write_done_edge_to_pulse|                                                                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|DE0_SOPC_clock_5_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;          |DE0_SOPC_clock_5_edge_to_pulse:write_request_edge_to_pulse|                                                                     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|DE0_SOPC_clock_5_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |DE0_SOPC_clock_5_master_FSM:master_FSM|                                                                                         ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|DE0_SOPC_clock_5_master_FSM:master_FSM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;          |DE0_SOPC_clock_5_slave_FSM:slave_FSM|                                                                                           ; 11 (11)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|DE0_SOPC_clock_5_slave_FSM:slave_FSM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;       |DE0_SOPC_clock_5_in_arbitrator:the_DE0_SOPC_clock_5_in|                                                                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5_in_arbitrator:the_DE0_SOPC_clock_5_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|                                                                                             ; 23 (1)            ; 155 (132)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |DE0_SOPC_clock_6_edge_to_pulse:read_done_edge_to_pulse|                                                                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|DE0_SOPC_clock_6_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;          |DE0_SOPC_clock_6_edge_to_pulse:read_request_edge_to_pulse|                                                                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|DE0_SOPC_clock_6_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;          |DE0_SOPC_clock_6_edge_to_pulse:write_done_edge_to_pulse|                                                                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|DE0_SOPC_clock_6_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;          |DE0_SOPC_clock_6_edge_to_pulse:write_request_edge_to_pulse|                                                                     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|DE0_SOPC_clock_6_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |DE0_SOPC_clock_6_master_FSM:master_FSM|                                                                                         ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|DE0_SOPC_clock_6_master_FSM:master_FSM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;          |DE0_SOPC_clock_6_slave_FSM:slave_FSM|                                                                                           ; 12 (12)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|DE0_SOPC_clock_6_slave_FSM:slave_FSM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;       |DE0_SOPC_clock_6_in_arbitrator:the_DE0_SOPC_clock_6_in|                                                                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6_in_arbitrator:the_DE0_SOPC_clock_6_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|                                                                                             ; 22 (1)            ; 155 (132)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |DE0_SOPC_clock_7_edge_to_pulse:read_done_edge_to_pulse|                                                                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|DE0_SOPC_clock_7_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;          |DE0_SOPC_clock_7_edge_to_pulse:read_request_edge_to_pulse|                                                                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|DE0_SOPC_clock_7_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;          |DE0_SOPC_clock_7_edge_to_pulse:write_done_edge_to_pulse|                                                                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|DE0_SOPC_clock_7_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;          |DE0_SOPC_clock_7_edge_to_pulse:write_request_edge_to_pulse|                                                                     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|DE0_SOPC_clock_7_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |DE0_SOPC_clock_7_master_FSM:master_FSM|                                                                                         ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|DE0_SOPC_clock_7_master_FSM:master_FSM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;          |DE0_SOPC_clock_7_slave_FSM:slave_FSM|                                                                                           ; 11 (11)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|DE0_SOPC_clock_7_slave_FSM:slave_FSM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;       |DE0_SOPC_clock_7_in_arbitrator:the_DE0_SOPC_clock_7_in|                                                                            ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7_in_arbitrator:the_DE0_SOPC_clock_7_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|                                                                                             ; 22 (1)            ; 155 (132)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |DE0_SOPC_clock_8_edge_to_pulse:read_done_edge_to_pulse|                                                                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|DE0_SOPC_clock_8_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;          |DE0_SOPC_clock_8_edge_to_pulse:read_request_edge_to_pulse|                                                                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|DE0_SOPC_clock_8_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;          |DE0_SOPC_clock_8_edge_to_pulse:write_done_edge_to_pulse|                                                                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|DE0_SOPC_clock_8_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;          |DE0_SOPC_clock_8_edge_to_pulse:write_request_edge_to_pulse|                                                                     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|DE0_SOPC_clock_8_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |DE0_SOPC_clock_8_master_FSM:master_FSM|                                                                                         ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|DE0_SOPC_clock_8_master_FSM:master_FSM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;          |DE0_SOPC_clock_8_slave_FSM:slave_FSM|                                                                                           ; 11 (11)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|DE0_SOPC_clock_8_slave_FSM:slave_FSM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;       |DE0_SOPC_clock_8_in_arbitrator:the_DE0_SOPC_clock_8_in|                                                                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8_in_arbitrator:the_DE0_SOPC_clock_8_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |DE0_SOPC_reset_clk_domain_synch_module:DE0_SOPC_reset_clk_domain_synch|                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_clk_domain_synch_module:DE0_SOPC_reset_clk_domain_synch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |DE0_SOPC_reset_pll_cpu_domain_synch_module:DE0_SOPC_reset_pll_cpu_domain_synch|                                                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_cpu_domain_synch_module:DE0_SOPC_reset_pll_cpu_domain_synch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;       |DE0_SOPC_reset_pll_io_domain_synch_module:DE0_SOPC_reset_pll_io_domain_synch|                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_io_domain_synch_module:DE0_SOPC_reset_pll_io_domain_synch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;       |DE0_SOPC_reset_pll_sdram_domain_synch_module:DE0_SOPC_reset_pll_sdram_domain_synch|                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_sdram_domain_synch_module:DE0_SOPC_reset_pll_sdram_domain_synch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;       |altpll_0:the_altpll_0|                                                                                                             ; 6 (5)             ; 6 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|altpll_0:the_altpll_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |altpll_0_altpll_trn2:sd1|                                                                                                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|altpll_0:the_altpll_0|altpll_0_altpll_trn2:sd1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;          |altpll_0_stdsync_sv6:stdsync2|                                                                                                  ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|altpll_0:the_altpll_0|altpll_0_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;             |altpll_0_dffpipe_l2c:dffpipe3|                                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|altpll_0:the_altpll_0|altpll_0_stdsync_sv6:stdsync2|altpll_0_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;       |buttons:the_buttons|                                                                                                               ; 13 (13)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|buttons:the_buttons                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;       |buttons_s1_arbitrator:the_buttons_s1|                                                                                              ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|buttons_s1_arbitrator:the_buttons_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;       |clock_crossing_bridge:the_clock_crossing_bridge|                                                                                   ; 125 (5)           ; 152 (5)      ; 2784        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;          |clock_crossing_bridge_downstream_fifo:the_downstream_fifo|                                                                      ; 45 (0)            ; 55 (0)       ; 736         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;             |dcfifo:downstream_fifo|                                                                                                      ; 45 (0)            ; 55 (0)       ; 736         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;                |dcfifo_4uf1:auto_generated|                                                                                               ; 45 (7)            ; 55 (19)      ; 736         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;                   |a_graycounter_cic:wrptr_g1p|                                                                                           ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|a_graycounter_cic:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;                   |a_graycounter_g47:rdptr_g1p|                                                                                           ; 14 (14)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|a_graycounter_g47:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;                   |alt_synch_pipe_ekd:rs_dgwp|                                                                                            ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;                      |dffpipe_dd9:dffpipe12|                                                                                              ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;                   |alt_synch_pipe_fkd:ws_dgrp|                                                                                            ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;                      |dffpipe_ed9:dffpipe15|                                                                                              ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;                   |altsyncram_bi31:fifo_ram|                                                                                              ; 0 (0)             ; 0 (0)        ; 736         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|altsyncram_bi31:fifo_ram                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;                   |mux_a18:rdemp_eq_comp_lsb_mux|                                                                                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;                   |mux_a18:rdemp_eq_comp_msb_mux|                                                                                         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;                   |mux_a18:wrfull_eq_comp_lsb_mux|                                                                                        ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;                   |mux_a18:wrfull_eq_comp_msb_mux|                                                                                        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |clock_crossing_bridge_upstream_fifo:the_upstream_fifo|                                                                          ; 75 (0)            ; 92 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;             |dcfifo:upstream_fifo|                                                                                                        ; 75 (0)            ; 92 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;                |dcfifo_u1g1:auto_generated|                                                                                               ; 75 (12)           ; 92 (32)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;                   |a_gray2bin_jfb:wrptr_g_gray2bin|                                                                                       ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_gray2bin_jfb:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;                   |a_gray2bin_jfb:ws_dgrp_gray2bin|                                                                                       ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_gray2bin_jfb:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;                   |a_graycounter_eic:wrptr_g1p|                                                                                           ; 15 (15)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_eic:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;                   |a_graycounter_i47:rdptr_g1p|                                                                                           ; 14 (14)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;                   |alt_synch_pipe_gkd:rs_dgwp|                                                                                            ; 0 (0)             ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;                      |dffpipe_fd9:dffpipe12|                                                                                              ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;                   |alt_synch_pipe_hkd:ws_dgrp|                                                                                            ; 0 (0)             ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;                      |dffpipe_hd9:dffpipe16|                                                                                              ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_hd9:dffpipe16                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;                   |altsyncram_di31:fifo_ram|                                                                                              ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                   |cmpr_156:rdempty_eq_comp1_lsb|                                                                                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_156:rdempty_eq_comp1_lsb                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;                   |cmpr_156:wrfull_eq_comp1_lsb|                                                                                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_156:wrfull_eq_comp1_lsb                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;                   |dffpipe_gd9:ws_brp|                                                                                                    ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_gd9:ws_brp                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;                   |dffpipe_gd9:ws_bwp|                                                                                                    ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_gd9:ws_bwp                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;                   |mux_a18:rdemp_eq_comp_lsb_mux|                                                                                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;                   |mux_a18:rdemp_eq_comp_msb_mux|                                                                                         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;                   |mux_a18:wrfull_eq_comp_lsb_mux|                                                                                        ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;                   |mux_a18:wrfull_eq_comp_msb_mux|                                                                                        ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;       |clock_crossing_bridge_m1_arbitrator:the_clock_crossing_bridge_m1|                                                                  ; 327 (327)         ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge_m1_arbitrator:the_clock_crossing_bridge_m1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;       |clock_crossing_bridge_s1_arbitrator:the_clock_crossing_bridge_s1|                                                                  ; 156 (7)           ; 72 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge_s1_arbitrator:the_clock_crossing_bridge_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1|       ; 149 (149)         ; 72 (72)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge_s1_arbitrator:the_clock_crossing_bridge_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;       |cpu:the_cpu|                                                                                                                       ; 1036 (824)        ; 526 (336)    ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;          |cpu_nios2_oci:the_cpu_nios2_oci|                                                                                                ; 212 (14)          ; 189 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;             |cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|                                                             ; 92 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;                |cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|                                                            ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                |cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|                                                                  ; 82 (82)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;                |sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|                                                                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;             |cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|                                                                               ; 15 (15)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;             |cpu_nios2_oci_break:the_cpu_nios2_oci_break|                                                                                 ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;             |cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|                                                                                 ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;             |cpu_nios2_ocimem:the_cpu_nios2_ocimem|                                                                                       ; 51 (51)           ; 44 (44)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;                |cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|                                               ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;                   |altsyncram:the_altsyncram|                                                                                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;                      |altsyncram_6472:auto_generated|                                                                                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6472:auto_generated                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |cpu_register_bank_a_module:cpu_register_bank_a|                                                                                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;             |altsyncram:the_altsyncram|                                                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;                |altsyncram_p9f1:auto_generated|                                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_p9f1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;          |cpu_register_bank_b_module:cpu_register_bank_b|                                                                                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;             |altsyncram:the_altsyncram|                                                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;                |altsyncram_q9f1:auto_generated|                                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_q9f1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;          |cpu_test_bench:the_cpu_test_bench|                                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;       |cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|                             ; 1040 (0)          ; 818 (0)      ; 147         ; 7            ; 1       ; 3         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|                                                                ; 1040 (0)          ; 818 (0)      ; 147         ; 7            ; 1       ; 3         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;             |fpoint_qsys:fpoint_instance|                                                                                                 ; 1040 (7)          ; 818 (68)     ; 147         ; 7            ; 1       ; 3         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;                |fpoint_qsys_addsub_single:the_fp_addsub|                                                                                  ; 802 (316)         ; 431 (291)    ; 147         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;                   |altshift_taps:man_res_is_not_zero_dffe31_rtl_0|                                                                        ; 10 (0)            ; 6 (0)        ; 147         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0                                                                                                                                                                                                                                                                                                                       ;              ;
;                      |shift_taps_o4n:auto_generated|                                                                                      ; 10 (2)            ; 6 (3)        ; 147         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_o4n:auto_generated                                                                                                                                                                                                                                                                                         ;              ;
;                         |altsyncram_4861:altsyncram4|                                                                                     ; 0 (0)             ; 0 (0)        ; 147         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_o4n:auto_generated|altsyncram_4861:altsyncram4                                                                                                                                                                                                                                                             ;              ;
;                         |cntr_g7h:cntr5|                                                                                                  ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_o4n:auto_generated|cntr_g7h:cntr5                                                                                                                                                                                                                                                                          ;              ;
;                         |cntr_tnf:cntr1|                                                                                                  ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_o4n:auto_generated|cntr_tnf:cntr1                                                                                                                                                                                                                                                                          ;              ;
;                   |fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift|                                                           ; 104 (104)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift                                                                                                                                                                                                                                                                                                          ;              ;
;                   |fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift|                                                           ; 111 (111)         ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift                                                                                                                                                                                                                                                                                                          ;              ;
;                   |fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|                                                  ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt                                                                                                                                                                                                                                                                                                 ;              ;
;                   |fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|                                                  ; 27 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt                                                                                                                                                                                                                                                                                                 ;              ;
;                      |fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|                                            ; 12 (7)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21                                                                                                                                                                                                                         ;              ;
;                         |fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|                                         ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23                                                                                                                                                 ;              ;
;                            |fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25|                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25                                                                         ;              ;
;                         |fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|                                         ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder24                                                                                                                                                 ;              ;
;                            |fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25|                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25                                                                         ;              ;
;                            |fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder26|                                      ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder26                                                                         ;              ;
;                               |fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27|                                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder26|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27 ;              ;
;                   |lpm_add_sub:add_sub1|                                                                                                  ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                      |add_sub_8sh:auto_generated|                                                                                         ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1|add_sub_8sh:auto_generated                                                                                                                                                                                                                                                                                                                      ;              ;
;                   |lpm_add_sub:add_sub2|                                                                                                  ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub2                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                      |add_sub_8sh:auto_generated|                                                                                         ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub2|add_sub_8sh:auto_generated                                                                                                                                                                                                                                                                                                                      ;              ;
;                   |lpm_add_sub:add_sub3|                                                                                                  ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                      |add_sub_uue:auto_generated|                                                                                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3|add_sub_uue:auto_generated                                                                                                                                                                                                                                                                                                                      ;              ;
;                   |lpm_add_sub:add_sub4|                                                                                                  ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                      |add_sub_0ue:auto_generated|                                                                                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4|add_sub_0ue:auto_generated                                                                                                                                                                                                                                                                                                                      ;              ;
;                   |lpm_add_sub:add_sub5|                                                                                                  ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                      |add_sub_7rh:auto_generated|                                                                                         ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5|add_sub_7rh:auto_generated                                                                                                                                                                                                                                                                                                                      ;              ;
;                   |lpm_add_sub:add_sub6|                                                                                                  ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                      |add_sub_0ue:auto_generated|                                                                                         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub6|add_sub_0ue:auto_generated                                                                                                                                                                                                                                                                                                                      ;              ;
;                   |lpm_add_sub:man_2comp_res_lower|                                                                                       ; 30 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                                                                                                                                                      ;              ;
;                      |add_sub_7kh:auto_generated|                                                                                         ; 30 (30)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower|add_sub_7kh:auto_generated                                                                                                                                                                                                                                                                                                           ;              ;
;                   |lpm_add_sub:man_2comp_res_upper0|                                                                                      ; 25 (0)            ; 13 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                                                                                                                                                     ;              ;
;                      |add_sub_c5h:auto_generated|                                                                                         ; 25 (25)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0|add_sub_c5h:auto_generated                                                                                                                                                                                                                                                                                                          ;              ;
;                   |lpm_add_sub:man_2comp_res_upper1|                                                                                      ; 13 (0)            ; 13 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                                                                                                                                                     ;              ;
;                      |add_sub_c5h:auto_generated|                                                                                         ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1|add_sub_c5h:auto_generated                                                                                                                                                                                                                                                                                                          ;              ;
;                   |lpm_add_sub:man_add_sub_lower|                                                                                         ; 30 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                                                                                                                                                        ;              ;
;                      |add_sub_7kh:auto_generated|                                                                                         ; 30 (30)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower|add_sub_7kh:auto_generated                                                                                                                                                                                                                                                                                                             ;              ;
;                   |lpm_add_sub:man_add_sub_upper0|                                                                                        ; 26 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                                                                                                                                                       ;              ;
;                      |add_sub_c5h:auto_generated|                                                                                         ; 26 (26)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0|add_sub_c5h:auto_generated                                                                                                                                                                                                                                                                                                            ;              ;
;                   |lpm_add_sub:man_add_sub_upper1|                                                                                        ; 14 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                                                                                                                                                       ;              ;
;                      |add_sub_c5h:auto_generated|                                                                                         ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1|add_sub_c5h:auto_generated                                                                                                                                                                                                                                                                                                            ;              ;
;                   |lpm_add_sub:man_res_rounding_add_sub_lower|                                                                            ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                                                                                                                                                           ;              ;
;                      |add_sub_6ef:auto_generated|                                                                                         ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_6ef:auto_generated                                                                                                                                                                                                                                                                                                ;              ;
;                   |lpm_add_sub:man_res_rounding_add_sub_upper1|                                                                           ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1                                                                                                                                                                                                                                                                                                                          ;              ;
;                      |add_sub_fmf:auto_generated|                                                                                         ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_fmf:auto_generated                                                                                                                                                                                                                                                                                               ;              ;
;                   |lpm_compare:trailing_zeros_limit_comparator|                                                                           ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                                                                                                          ;              ;
;                      |cmpr_jdg:auto_generated|                                                                                            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator|cmpr_jdg:auto_generated                                                                                                                                                                                                                                                                                                  ;              ;
;                |fpoint_qsys_mult_single:the_fp_mult|                                                                                      ; 231 (167)         ; 319 (195)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;                   |lpm_add_sub:exp_add_adder|                                                                                             ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder                                                                                                                                                                                                                                                                                                                                                ;              ;
;                      |add_sub_omd:auto_generated|                                                                                         ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_omd:auto_generated                                                                                                                                                                                                                                                                                                                     ;              ;
;                   |lpm_mult:man_product2_mult|                                                                                            ; 55 (0)            ; 115 (0)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult                                                                                                                                                                                                                                                                                                                                               ;              ;
;                      |mult_eit:auto_generated|                                                                                            ; 55 (55)           ; 115 (115)    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated                                                                                                                                                                                                                                                                                                                       ;              ;
;       |cpu_data_master_arbitrator:the_cpu_data_master|                                                                                    ; 173 (173)         ; 65 (51)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;          |buttons_s1_irq_from_sa_clock_crossing_cpu_data_master_module:buttons_s1_irq_from_sa_clock_crossing_cpu_data_master|             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|buttons_s1_irq_from_sa_clock_crossing_cpu_data_master_module:buttons_s1_irq_from_sa_clock_crossing_cpu_data_master                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;          |port_a_s1_irq_from_sa_clock_crossing_cpu_data_master_module:port_a_s1_irq_from_sa_clock_crossing_cpu_data_master|               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|port_a_s1_irq_from_sa_clock_crossing_cpu_data_master_module:port_a_s1_irq_from_sa_clock_crossing_cpu_data_master                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;          |profile_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:profile_timer_s1_irq_from_sa_clock_crossing_cpu_data_master| ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|profile_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:profile_timer_s1_irq_from_sa_clock_crossing_cpu_data_master                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;          |switches_s1_irq_from_sa_clock_crossing_cpu_data_master_module:switches_s1_irq_from_sa_clock_crossing_cpu_data_master|           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|switches_s1_irq_from_sa_clock_crossing_cpu_data_master_module:switches_s1_irq_from_sa_clock_crossing_cpu_data_master                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;          |timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:timer_s1_irq_from_sa_clock_crossing_cpu_data_master|                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:timer_s1_irq_from_sa_clock_crossing_cpu_data_master                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;          |uart_s1_irq_from_sa_clock_crossing_cpu_data_master_module:uart_s1_irq_from_sa_clock_crossing_cpu_data_master|                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|uart_s1_irq_from_sa_clock_crossing_cpu_data_master_module:uart_s1_irq_from_sa_clock_crossing_cpu_data_master                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;          |user_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:user_timer_s1_irq_from_sa_clock_crossing_cpu_data_master|       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|user_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:user_timer_s1_irq_from_sa_clock_crossing_cpu_data_master                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;       |cpu_instruction_master_arbitrator:the_cpu_instruction_master|                                                                      ; 26 (26)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;       |cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|                                                                        ; 31 (31)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;       |jtag_uart:the_jtag_uart|                                                                                                           ; 151 (47)          ; 113 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;          |alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|                                                                                  ; 53 (53)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|                                                                                      ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;             |scfifo:rfifo|                                                                                                                ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                |scfifo_aq21:auto_generated|                                                                                               ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;                   |a_dpfifo_h031:dpfifo|                                                                                                  ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                                            ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;                         |cntr_4n7:count_usedw|                                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;                      |cntr_omb:rd_ptr_count|                                                                                              ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;                      |cntr_omb:wr_ptr|                                                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                      |dpram_ek21:FIFOram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;                         |altsyncram_i0m1:altsyncram1|                                                                                     ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;          |jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|                                                                                      ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;             |scfifo:wfifo|                                                                                                                ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                |scfifo_aq21:auto_generated|                                                                                               ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;                   |a_dpfifo_h031:dpfifo|                                                                                                  ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                                            ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;                         |cntr_4n7:count_usedw|                                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;                      |cntr_omb:rd_ptr_count|                                                                                              ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;                      |cntr_omb:wr_ptr|                                                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                      |dpram_ek21:FIFOram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;                         |altsyncram_i0m1:altsyncram1|                                                                                     ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;       |jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|                                                            ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |key_out:the_key_out|                                                                                                               ; 3 (3)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|key_out:the_key_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;       |key_out_s1_arbitrator:the_key_out_s1|                                                                                              ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|key_out_s1_arbitrator:the_key_out_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;       |lcd:the_lcd|                                                                                                                       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|lcd:the_lcd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;       |lcd_control_slave_arbitrator:the_lcd_control_slave|                                                                                ; 12 (12)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|lcd_control_slave_arbitrator:the_lcd_control_slave                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;       |lcd_light:the_lcd_light|                                                                                                           ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|lcd_light:the_lcd_light                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;       |lcd_light_s1_arbitrator:the_lcd_light_s1|                                                                                          ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|lcd_light_s1_arbitrator:the_lcd_light_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;       |leds:the_leds|                                                                                                                     ; 6 (6)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|leds:the_leds                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;       |leds_s1_arbitrator:the_leds_s1|                                                                                                    ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|leds_s1_arbitrator:the_leds_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;       |my_pwm_0:the_my_pwm_0|                                                                                                             ; 170 (0)           ; 147 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|my_pwm_0:the_my_pwm_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |my_pwm:my_pwm_0|                                                                                                                ; 170 (170)         ; 147 (147)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|my_pwm_0:the_my_pwm_0|my_pwm:my_pwm_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;       |my_pwm_0_avalon_slave_0_arbitrator:the_my_pwm_0_avalon_slave_0|                                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|my_pwm_0_avalon_slave_0_arbitrator:the_my_pwm_0_avalon_slave_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;       |my_pwm_1:the_my_pwm_1|                                                                                                             ; 170 (0)           ; 147 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|my_pwm_1:the_my_pwm_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |my_pwm:my_pwm_1|                                                                                                                ; 170 (170)         ; 147 (147)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|my_pwm_1:the_my_pwm_1|my_pwm:my_pwm_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;       |my_pwm_1_avalon_slave_0_arbitrator:the_my_pwm_1_avalon_slave_0|                                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|my_pwm_1_avalon_slave_0_arbitrator:the_my_pwm_1_avalon_slave_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;       |my_pwm_2:the_my_pwm_2|                                                                                                             ; 170 (0)           ; 147 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|my_pwm_2:the_my_pwm_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |my_pwm:my_pwm_2|                                                                                                                ; 170 (170)         ; 147 (147)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|my_pwm_2:the_my_pwm_2|my_pwm:my_pwm_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;       |my_pwm_2_avalon_slave_0_arbitrator:the_my_pwm_2_avalon_slave_0|                                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|my_pwm_2_avalon_slave_0_arbitrator:the_my_pwm_2_avalon_slave_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;       |my_pwm_3:the_my_pwm_3|                                                                                                             ; 170 (0)           ; 147 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|my_pwm_3:the_my_pwm_3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |my_pwm:my_pwm_3|                                                                                                                ; 170 (170)         ; 147 (147)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|my_pwm_3:the_my_pwm_3|my_pwm:my_pwm_3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;       |my_pwm_3_avalon_slave_0_arbitrator:the_my_pwm_3_avalon_slave_0|                                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|my_pwm_3_avalon_slave_0_arbitrator:the_my_pwm_3_avalon_slave_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;       |my_pwm_4:the_my_pwm_4|                                                                                                             ; 170 (0)           ; 147 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|my_pwm_4:the_my_pwm_4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |my_pwm:my_pwm_4|                                                                                                                ; 170 (170)         ; 147 (147)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|my_pwm_4:the_my_pwm_4|my_pwm:my_pwm_4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;       |my_pwm_4_avalon_slave_0_arbitrator:the_my_pwm_4_avalon_slave_0|                                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|my_pwm_4_avalon_slave_0_arbitrator:the_my_pwm_4_avalon_slave_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;       |my_pwm_5:the_my_pwm_5|                                                                                                             ; 170 (0)           ; 147 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|my_pwm_5:the_my_pwm_5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |my_pwm:my_pwm_5|                                                                                                                ; 170 (170)         ; 147 (147)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|my_pwm_5:the_my_pwm_5|my_pwm:my_pwm_5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;       |my_pwm_5_avalon_slave_0_arbitrator:the_my_pwm_5_avalon_slave_0|                                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|my_pwm_5_avalon_slave_0_arbitrator:the_my_pwm_5_avalon_slave_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;       |onchip_mem:the_onchip_mem|                                                                                                         ; 1 (1)             ; 0 (0)        ; 245760      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|onchip_mem:the_onchip_mem                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;          |altsyncram:the_altsyncram|                                                                                                      ; 0 (0)             ; 0 (0)        ; 245760      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;             |altsyncram_smb1:auto_generated|                                                                                              ; 0 (0)             ; 0 (0)        ; 245760      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_smb1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;       |onchip_mem_s1_arbitrator:the_onchip_mem_s1|                                                                                        ; 33 (33)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;       |port_a:the_port_a|                                                                                                                 ; 61 (61)           ; 56 (56)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|port_a:the_port_a                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;       |port_a_s1_arbitrator:the_port_a_s1|                                                                                                ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|port_a_s1_arbitrator:the_port_a_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;       |profile_timer:the_profile_timer|                                                                                                   ; 215 (215)         ; 216 (216)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|profile_timer:the_profile_timer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;       |profile_timer_s1_arbitrator:the_profile_timer_s1|                                                                                  ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|profile_timer_s1_arbitrator:the_profile_timer_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;       |sd_clk:the_sd_clk|                                                                                                                 ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sd_clk:the_sd_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;       |sd_clk_s1_arbitrator:the_sd_clk_s1|                                                                                                ; 6 (6)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sd_clk_s1_arbitrator:the_sd_clk_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;       |sd_cmd:the_sd_cmd|                                                                                                                 ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sd_cmd:the_sd_cmd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;       |sd_cmd_s1_arbitrator:the_sd_cmd_s1|                                                                                                ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sd_cmd_s1_arbitrator:the_sd_cmd_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;       |sd_dat:the_sd_dat|                                                                                                                 ; 4 (4)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sd_dat:the_sd_dat                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;       |sd_dat_s1_arbitrator:the_sd_dat_s1|                                                                                                ; 5 (5)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sd_dat_s1_arbitrator:the_sd_dat_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;       |sd_wp_n:the_sd_wp_n|                                                                                                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sd_wp_n:the_sd_wp_n                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;       |sd_wp_n_s1_arbitrator:the_sd_wp_n_s1|                                                                                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sd_wp_n_s1_arbitrator:the_sd_wp_n_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;       |sdram:the_sdram|                                                                                                                   ; 265 (214)         ; 238 (152)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;          |sdram_input_efifo_module:the_sdram_input_efifo_module|                                                                          ; 51 (51)           ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;       |sdram_s1_arbitrator:the_sdram_s1|                                                                                                  ; 104 (54)          ; 34 (3)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |rdv_fifo_for_DE0_SOPC_clock_0_out_to_sdram_s1_module:rdv_fifo_for_DE0_SOPC_clock_0_out_to_sdram_s1|                             ; 25 (25)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_DE0_SOPC_clock_0_out_to_sdram_s1_module:rdv_fifo_for_DE0_SOPC_clock_0_out_to_sdram_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;          |rdv_fifo_for_DE0_SOPC_clock_1_out_to_sdram_s1_module:rdv_fifo_for_DE0_SOPC_clock_1_out_to_sdram_s1|                             ; 25 (25)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_DE0_SOPC_clock_1_out_to_sdram_s1_module:rdv_fifo_for_DE0_SOPC_clock_1_out_to_sdram_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;       |seg7:the_seg7|                                                                                                                     ; 36 (36)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|seg7:the_seg7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;       |seg7_s1_arbitrator:the_seg7_s1|                                                                                                    ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|seg7_s1_arbitrator:the_seg7_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;       |switches:the_switches|                                                                                                             ; 39 (39)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|switches:the_switches                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;       |switches_s1_arbitrator:the_switches_s1|                                                                                            ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|switches_s1_arbitrator:the_switches_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |sysid_control_slave_arbitrator:the_sysid_control_slave|                                                                            ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sysid_control_slave_arbitrator:the_sysid_control_slave                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |timer:the_timer|                                                                                                                   ; 122 (122)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|timer:the_timer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;       |timer_s1_arbitrator:the_timer_s1|                                                                                                  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|timer_s1_arbitrator:the_timer_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;       |tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|                                                          ; 73 (73)           ; 76 (76)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;       |uart:the_uart|                                                                                                                     ; 112 (0)           ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|uart:the_uart                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;          |uart_regs:the_uart_regs|                                                                                                        ; 39 (39)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_regs:the_uart_regs                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |uart_rx:the_uart_rx|                                                                                                            ; 39 (39)           ; 35 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_rx:the_uart_rx                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_rx:the_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |uart_tx:the_uart_tx|                                                                                                            ; 34 (34)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_tx:the_uart_tx                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;       |uart_s1_arbitrator:the_uart_s1|                                                                                                    ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|uart_s1_arbitrator:the_uart_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;       |user_timer:the_user_timer|                                                                                                         ; 133 (133)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|user_timer:the_user_timer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;       |user_timer_s1_arbitrator:the_user_timer_s1|                                                                                        ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|user_timer_s1_arbitrator:the_user_timer_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;    |sld_hub:auto_hub|                                                                                                                     ; 122 (81)          ; 76 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                                                           ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                                                         ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|altsyncram_bi31:fifo_ram|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 16           ; 52           ; 16           ; 52           ; 832    ; None                            ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|ALTSYNCRAM                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 33           ; 64           ; 33           ; 2112   ; None                            ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6472:auto_generated|ALTSYNCRAM                                                                                                                              ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192   ; cpu_ociram_default_contents.mif ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_p9f1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; cpu_rf_ram_a.mif                ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_q9f1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; cpu_rf_ram_b.mif                ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_o4n:auto_generated|altsyncram_4861:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 3            ; 49           ; 3            ; 49           ; 147    ; None                            ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ALTSYNCRAM                                                                                                                                                                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                            ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ALTSYNCRAM                                                                                                                                                                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                            ;
; DE0_SOPC:DE0_SOPC_inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_smb1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                 ; AUTO ; Single Port      ; 7680         ; 32           ; --           ; --           ; 245760 ; onchip_mem.hex                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 7           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                         ;
+--------+--------------+---------+--------------+--------------+---------------------------------+-------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                 ; IP Include File                                             ;
+--------+--------------+---------+--------------+--------------+---------------------------------+-------------------------------------------------------------+
; Altera ; sopc         ; 11.1sp2 ; N/A          ; N/A          ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst ; C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/de0_sopc.v ;
+--------+--------------+---------+--------------+--------------+---------------------------------+-------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_next                       ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_state                                                                                                                               ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_next ;
+------------+------------+------------+------------+--------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000         ;
+------------+------------+------------+------------+--------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                  ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                  ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                  ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                  ;
+------------+------------+------------+------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_state                         ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                   ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                            ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                            ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                            ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                            ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                            ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                            ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|DE0_SOPC_clock_8_master_FSM:master_FSM|master_state ;
+------------------+------------------+------------------+----------------------------------------------------------------------------------+
; Name             ; master_state.100 ; master_state.010 ; master_state.001                                                                 ;
+------------------+------------------+------------------+----------------------------------------------------------------------------------+
; master_state.001 ; 0                ; 0                ; 0                                                                                ;
; master_state.010 ; 0                ; 1                ; 1                                                                                ;
; master_state.100 ; 1                ; 0                ; 1                                                                                ;
+------------------+------------------+------------------+----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|DE0_SOPC_clock_8_slave_FSM:slave_FSM|slave_state ;
+-----------------+-----------------+-----------------+----------------------------------------------------------------------------------+
; Name            ; slave_state.100 ; slave_state.010 ; slave_state.001                                                                  ;
+-----------------+-----------------+-----------------+----------------------------------------------------------------------------------+
; slave_state.001 ; 0               ; 0               ; 0                                                                                ;
; slave_state.010 ; 0               ; 1               ; 1                                                                                ;
; slave_state.100 ; 1               ; 0               ; 1                                                                                ;
+-----------------+-----------------+-----------------+----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|DE0_SOPC_clock_7_master_FSM:master_FSM|master_state ;
+------------------+------------------+------------------+----------------------------------------------------------------------------------+
; Name             ; master_state.100 ; master_state.010 ; master_state.001                                                                 ;
+------------------+------------------+------------------+----------------------------------------------------------------------------------+
; master_state.001 ; 0                ; 0                ; 0                                                                                ;
; master_state.010 ; 0                ; 1                ; 1                                                                                ;
; master_state.100 ; 1                ; 0                ; 1                                                                                ;
+------------------+------------------+------------------+----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|DE0_SOPC_clock_7_slave_FSM:slave_FSM|slave_state ;
+-----------------+-----------------+-----------------+----------------------------------------------------------------------------------+
; Name            ; slave_state.100 ; slave_state.010 ; slave_state.001                                                                  ;
+-----------------+-----------------+-----------------+----------------------------------------------------------------------------------+
; slave_state.001 ; 0               ; 0               ; 0                                                                                ;
; slave_state.010 ; 0               ; 1               ; 1                                                                                ;
; slave_state.100 ; 1               ; 0               ; 1                                                                                ;
+-----------------+-----------------+-----------------+----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|DE0_SOPC_clock_6_master_FSM:master_FSM|master_state ;
+------------------+------------------+------------------+----------------------------------------------------------------------------------+
; Name             ; master_state.100 ; master_state.010 ; master_state.001                                                                 ;
+------------------+------------------+------------------+----------------------------------------------------------------------------------+
; master_state.001 ; 0                ; 0                ; 0                                                                                ;
; master_state.010 ; 0                ; 1                ; 1                                                                                ;
; master_state.100 ; 1                ; 0                ; 1                                                                                ;
+------------------+------------------+------------------+----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|DE0_SOPC_clock_6_slave_FSM:slave_FSM|slave_state ;
+-----------------+-----------------+-----------------+----------------------------------------------------------------------------------+
; Name            ; slave_state.100 ; slave_state.010 ; slave_state.001                                                                  ;
+-----------------+-----------------+-----------------+----------------------------------------------------------------------------------+
; slave_state.001 ; 0               ; 0               ; 0                                                                                ;
; slave_state.010 ; 0               ; 1               ; 1                                                                                ;
; slave_state.100 ; 1               ; 0               ; 1                                                                                ;
+-----------------+-----------------+-----------------+----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|DE0_SOPC_clock_5_master_FSM:master_FSM|master_state ;
+------------------+------------------+------------------+----------------------------------------------------------------------------------+
; Name             ; master_state.100 ; master_state.010 ; master_state.001                                                                 ;
+------------------+------------------+------------------+----------------------------------------------------------------------------------+
; master_state.001 ; 0                ; 0                ; 0                                                                                ;
; master_state.010 ; 0                ; 1                ; 1                                                                                ;
; master_state.100 ; 1                ; 0                ; 1                                                                                ;
+------------------+------------------+------------------+----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|DE0_SOPC_clock_5_slave_FSM:slave_FSM|slave_state ;
+-----------------+-----------------+-----------------+----------------------------------------------------------------------------------+
; Name            ; slave_state.100 ; slave_state.010 ; slave_state.001                                                                  ;
+-----------------+-----------------+-----------------+----------------------------------------------------------------------------------+
; slave_state.001 ; 0               ; 0               ; 0                                                                                ;
; slave_state.010 ; 0               ; 1               ; 1                                                                                ;
; slave_state.100 ; 1               ; 0               ; 1                                                                                ;
+-----------------+-----------------+-----------------+----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|DE0_SOPC_clock_4_master_FSM:master_FSM|master_state ;
+------------------+------------------+------------------+----------------------------------------------------------------------------------+
; Name             ; master_state.100 ; master_state.010 ; master_state.001                                                                 ;
+------------------+------------------+------------------+----------------------------------------------------------------------------------+
; master_state.001 ; 0                ; 0                ; 0                                                                                ;
; master_state.010 ; 0                ; 1                ; 1                                                                                ;
; master_state.100 ; 1                ; 0                ; 1                                                                                ;
+------------------+------------------+------------------+----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|DE0_SOPC_clock_4_slave_FSM:slave_FSM|slave_state ;
+-----------------+-----------------+-----------------+----------------------------------------------------------------------------------+
; Name            ; slave_state.100 ; slave_state.010 ; slave_state.001                                                                  ;
+-----------------+-----------------+-----------------+----------------------------------------------------------------------------------+
; slave_state.001 ; 0               ; 0               ; 0                                                                                ;
; slave_state.010 ; 0               ; 1               ; 1                                                                                ;
; slave_state.100 ; 1               ; 0               ; 1                                                                                ;
+-----------------+-----------------+-----------------+----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|DE0_SOPC_clock_3_master_FSM:master_FSM|master_state ;
+------------------+------------------+------------------+----------------------------------------------------------------------------------+
; Name             ; master_state.100 ; master_state.010 ; master_state.001                                                                 ;
+------------------+------------------+------------------+----------------------------------------------------------------------------------+
; master_state.001 ; 0                ; 0                ; 0                                                                                ;
; master_state.010 ; 0                ; 1                ; 1                                                                                ;
; master_state.100 ; 1                ; 0                ; 1                                                                                ;
+------------------+------------------+------------------+----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|DE0_SOPC_clock_3_slave_FSM:slave_FSM|slave_state ;
+-----------------+-----------------+-----------------+----------------------------------------------------------------------------------+
; Name            ; slave_state.100 ; slave_state.010 ; slave_state.001                                                                  ;
+-----------------+-----------------+-----------------+----------------------------------------------------------------------------------+
; slave_state.001 ; 0               ; 0               ; 0                                                                                ;
; slave_state.010 ; 0               ; 1               ; 1                                                                                ;
; slave_state.100 ; 1               ; 0               ; 1                                                                                ;
+-----------------+-----------------+-----------------+----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|DE0_SOPC_clock_2_master_FSM:master_FSM|master_state ;
+------------------+------------------+------------------+----------------------------------------------------------------------------------+
; Name             ; master_state.100 ; master_state.010 ; master_state.001                                                                 ;
+------------------+------------------+------------------+----------------------------------------------------------------------------------+
; master_state.001 ; 0                ; 0                ; 0                                                                                ;
; master_state.010 ; 0                ; 1                ; 1                                                                                ;
; master_state.100 ; 1                ; 0                ; 1                                                                                ;
+------------------+------------------+------------------+----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|DE0_SOPC_clock_2_slave_FSM:slave_FSM|slave_state ;
+-----------------+-----------------+-----------------+----------------------------------------------------------------------------------+
; Name            ; slave_state.100 ; slave_state.010 ; slave_state.001                                                                  ;
+-----------------+-----------------+-----------------+----------------------------------------------------------------------------------+
; slave_state.001 ; 0               ; 0               ; 0                                                                                ;
; slave_state.010 ; 0               ; 1               ; 1                                                                                ;
; slave_state.100 ; 1               ; 0               ; 1                                                                                ;
+-----------------+-----------------+-----------------+----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|DE0_SOPC_clock_1_master_FSM:master_FSM|master_state ;
+------------------+------------------+------------------+----------------------------------------------------------------------------------+
; Name             ; master_state.100 ; master_state.010 ; master_state.001                                                                 ;
+------------------+------------------+------------------+----------------------------------------------------------------------------------+
; master_state.001 ; 0                ; 0                ; 0                                                                                ;
; master_state.010 ; 0                ; 1                ; 1                                                                                ;
; master_state.100 ; 1                ; 0                ; 1                                                                                ;
+------------------+------------------+------------------+----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|DE0_SOPC_clock_1_slave_FSM:slave_FSM|slave_state ;
+-----------------+-----------------+-----------------+----------------------------------------------------------------------------------+
; Name            ; slave_state.100 ; slave_state.010 ; slave_state.001                                                                  ;
+-----------------+-----------------+-----------------+----------------------------------------------------------------------------------+
; slave_state.001 ; 0               ; 0               ; 0                                                                                ;
; slave_state.010 ; 0               ; 1               ; 1                                                                                ;
; slave_state.100 ; 1               ; 0               ; 1                                                                                ;
+-----------------+-----------------+-----------------+----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_master_FSM:master_FSM|master_state ;
+------------------+------------------+------------------+----------------------------------------------------------------------------------+
; Name             ; master_state.100 ; master_state.010 ; master_state.001                                                                 ;
+------------------+------------------+------------------+----------------------------------------------------------------------------------+
; master_state.001 ; 0                ; 0                ; 0                                                                                ;
; master_state.010 ; 0                ; 1                ; 1                                                                                ;
; master_state.100 ; 1                ; 0                ; 1                                                                                ;
+------------------+------------------+------------------+----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_slave_FSM:slave_FSM|slave_state ;
+-----------------+-----------------+-----------------+----------------------------------------------------------------------------------+
; Name            ; slave_state.100 ; slave_state.010 ; slave_state.001                                                                  ;
+-----------------+-----------------+-----------------+----------------------------------------------------------------------------------+
; slave_state.001 ; 0               ; 0               ; 0                                                                                ;
; slave_state.010 ; 0               ; 1               ; 1                                                                                ;
; slave_state.100 ; 1               ; 0               ; 1                                                                                ;
+-----------------+-----------------+-----------------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                 ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_io_domain_synch_module:DE0_SOPC_reset_pll_io_domain_synch|data_out                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_sdram_domain_synch_module:DE0_SOPC_reset_pll_sdram_domain_synch|data_out                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_cpu_domain_synch_module:DE0_SOPC_reset_pll_cpu_domain_synch|data_out                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_clk_domain_synch_module:DE0_SOPC_reset_clk_domain_synch|data_out                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]        ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_io_domain_synch_module:DE0_SOPC_reset_pll_io_domain_synch|data_in_d1                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|master_address[9]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_address[9]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|master_address[22]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_address[22]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|master_address[10]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_address[10]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|master_address[11]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_address[11]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|master_address[12]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_address[12]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|master_address[13]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_address[13]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|master_address[14]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_address[14]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|master_address[15]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_address[15]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|master_address[16]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_address[16]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|master_address[17]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_address[17]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|master_address[18]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_address[18]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|master_address[19]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_address[19]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|master_address[20]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_address[20]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|master_address[21]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_address[21]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|master_address[1]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_address[1]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_sdram_domain_synch_module:DE0_SOPC_reset_pll_sdram_domain_synch|data_in_d1                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|master_address[2]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_address[2]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|master_address[3]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_address[3]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|master_address[4]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_address[4]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|master_address[5]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_address[5]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|master_address[6]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_address[6]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|master_address[7]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_address[7]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|master_address[8]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_address[8]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|master_byteenable[0]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_byteenable[0]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|master_byteenable[1]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_byteenable[1]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|master_writedata[0]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|master_address[3]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|master_address[2]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_cpu_domain_synch_module:DE0_SOPC_reset_pll_cpu_domain_synch|data_in_d1                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|master_writedata[0]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|master_address[3]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|master_address[2]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|master_writedata[15]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|master_writedata[14]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|master_writedata[13]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|master_writedata[12]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|master_writedata[11]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|master_writedata[10]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|master_writedata[9]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|master_writedata[8]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|master_writedata[7]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|master_writedata[6]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|master_writedata[5]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|master_writedata[4]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|master_writedata[3]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|master_writedata[2]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|master_writedata[1]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_clk_domain_synch_module:DE0_SOPC_reset_clk_domain_synch|data_in_d1                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|master_writedata[0]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|master_address[3]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|master_address[2]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|master_writedata[15]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|master_writedata[14]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|master_writedata[13]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|master_writedata[12]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|master_writedata[11]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|master_writedata[10]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|master_writedata[9]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|master_writedata[8]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|master_writedata[7]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|master_writedata[6]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|master_writedata[5]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|master_writedata[4]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|master_writedata[3]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|master_writedata[2]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|master_writedata[1]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|master_writedata[0]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|master_address[3]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|master_address[2]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|master_writedata[15]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|master_writedata[14]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|master_writedata[13]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|master_writedata[12]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|master_writedata[11]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|master_writedata[10]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|master_writedata[9]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|master_writedata[8]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|master_writedata[7]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|master_writedata[6]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|master_writedata[5]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|master_writedata[4]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|master_writedata[3]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|master_writedata[2]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|master_writedata[1]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|master_writedata[0]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|master_address[3]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|master_address[2]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|master_writedata[15]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|master_writedata[14]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|master_writedata[13]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|master_writedata[12]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|master_writedata[11]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|master_writedata[10]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|master_writedata[9]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|master_writedata[8]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|master_writedata[7]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|master_writedata[6]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|master_writedata[5]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|master_writedata[4]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|master_writedata[3]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|master_writedata[2]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|master_writedata[1]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|master_writedata[0]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|master_address[3]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|master_address[2]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|master_writedata[15]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|master_writedata[14]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|master_writedata[13]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|master_writedata[12]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|master_writedata[11]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|master_writedata[10]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|master_writedata[9]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|master_writedata[8]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|master_writedata[7]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|master_writedata[6]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|master_writedata[5]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|master_writedata[4]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|master_writedata[3]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|master_writedata[2]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|master_writedata[1]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|master_writedata[0]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|master_address[3]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|master_address[2]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|master_writedata[15]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|master_writedata[14]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|master_writedata[13]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|master_writedata[12]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|master_writedata[11]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|master_writedata[10]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|master_writedata[9]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|master_writedata[8]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|master_writedata[7]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|master_writedata[6]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|master_writedata[5]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|master_writedata[4]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|master_writedata[3]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|master_writedata[2]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|master_writedata[1]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1         ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|slave_address_d1[9]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_address_d1[9]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|slave_address_d1[22]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_address_d1[22]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|slave_address_d1[10]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_address_d1[10]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|slave_address_d1[11]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_address_d1[11]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|slave_address_d1[12]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_address_d1[12]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|slave_address_d1[13]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_address_d1[13]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|slave_address_d1[14]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_address_d1[14]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|slave_address_d1[15]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_address_d1[15]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|slave_address_d1[16]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_address_d1[16]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|slave_address_d1[17]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_address_d1[17]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|slave_address_d1[18]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_address_d1[18]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|slave_address_d1[19]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_address_d1[19]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|slave_address_d1[20]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_address_d1[20]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|slave_address_d1[21]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_address_d1[21]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|slave_address_d1[1]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_address_d1[1]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|slave_address_d1[2]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_address_d1[2]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|slave_address_d1[3]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_address_d1[3]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|slave_address_d1[4]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_address_d1[4]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|slave_address_d1[5]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_address_d1[5]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|slave_address_d1[6]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_address_d1[6]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|slave_address_d1[7]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_address_d1[7]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|slave_address_d1[8]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_address_d1[8]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|slave_byteenable_d1[0]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_byteenable_d1[0]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|slave_byteenable_d1[1]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_byteenable_d1[1]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_writedata_d1[0]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_address_d1[3]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_address_d1[2]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|slave_writedata_d1[0]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|slave_address_d1[3]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|slave_address_d1[2]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|slave_writedata_d1[15]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|slave_writedata_d1[14]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|slave_writedata_d1[13]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|slave_writedata_d1[12]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|slave_writedata_d1[11]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|slave_writedata_d1[10]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|slave_writedata_d1[9]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|slave_writedata_d1[8]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|slave_writedata_d1[7]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|slave_writedata_d1[6]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|slave_writedata_d1[5]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|slave_writedata_d1[4]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|slave_writedata_d1[3]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|slave_writedata_d1[2]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|slave_writedata_d1[1]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|master_writedata[16]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|master_writedata[17]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|master_writedata[18]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|master_writedata[19]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|master_writedata[20]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|master_writedata[21]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|master_writedata[22]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|master_writedata[23]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|master_writedata[24]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|master_writedata[25]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|master_writedata[26]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|master_writedata[27]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|master_writedata[28]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|master_writedata[29]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|master_writedata[30]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|master_writedata[31]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|slave_writedata_d1[0]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|slave_address_d1[3]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|slave_address_d1[2]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|slave_writedata_d1[15]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|slave_writedata_d1[14]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|slave_writedata_d1[13]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|slave_writedata_d1[12]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|slave_writedata_d1[11]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|slave_writedata_d1[10]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|slave_writedata_d1[9]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|slave_writedata_d1[8]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|slave_writedata_d1[7]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|slave_writedata_d1[6]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|slave_writedata_d1[5]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|slave_writedata_d1[4]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|slave_writedata_d1[3]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|slave_writedata_d1[2]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|slave_writedata_d1[1]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|master_writedata[16]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|master_writedata[17]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|master_writedata[18]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|master_writedata[19]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|master_writedata[20]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|master_writedata[21]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|master_writedata[22]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|master_writedata[23]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|master_writedata[24]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|master_writedata[25]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|master_writedata[26]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|master_writedata[27]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|master_writedata[28]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|master_writedata[29]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|master_writedata[30]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|master_writedata[31]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|slave_writedata_d1[0]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|slave_address_d1[3]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|slave_address_d1[2]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|slave_writedata_d1[15]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|slave_writedata_d1[14]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|slave_writedata_d1[13]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|slave_writedata_d1[12]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|slave_writedata_d1[11]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|slave_writedata_d1[10]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|slave_writedata_d1[9]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|slave_writedata_d1[8]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|slave_writedata_d1[7]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|slave_writedata_d1[6]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|slave_writedata_d1[5]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|slave_writedata_d1[4]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|slave_writedata_d1[3]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|slave_writedata_d1[2]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|slave_writedata_d1[1]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|master_writedata[16]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|master_writedata[17]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|master_writedata[18]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|master_writedata[19]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|master_writedata[20]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|master_writedata[21]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|master_writedata[22]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|master_writedata[23]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|master_writedata[24]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|master_writedata[25]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|master_writedata[26]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|master_writedata[27]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|master_writedata[28]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|master_writedata[29]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|master_writedata[30]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|master_writedata[31]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|slave_writedata_d1[0]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|slave_address_d1[3]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|slave_address_d1[2]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|slave_writedata_d1[15]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|slave_writedata_d1[14]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|slave_writedata_d1[13]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|slave_writedata_d1[12]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|slave_writedata_d1[11]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|slave_writedata_d1[10]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|slave_writedata_d1[9]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|slave_writedata_d1[8]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|slave_writedata_d1[7]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|slave_writedata_d1[6]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|slave_writedata_d1[5]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|slave_writedata_d1[4]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|slave_writedata_d1[3]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|slave_writedata_d1[2]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|slave_writedata_d1[1]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|master_writedata[16]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|master_writedata[17]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|master_writedata[18]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|master_writedata[19]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|master_writedata[20]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|master_writedata[21]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|master_writedata[22]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|master_writedata[23]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|master_writedata[24]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|master_writedata[25]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|master_writedata[26]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|master_writedata[27]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|master_writedata[28]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|master_writedata[29]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|master_writedata[30]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|master_writedata[31]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|slave_writedata_d1[0]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|slave_address_d1[3]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|slave_address_d1[2]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|slave_writedata_d1[15]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|slave_writedata_d1[14]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|slave_writedata_d1[13]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|slave_writedata_d1[12]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|slave_writedata_d1[11]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|slave_writedata_d1[10]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|slave_writedata_d1[9]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|slave_writedata_d1[8]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|slave_writedata_d1[7]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|slave_writedata_d1[6]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|slave_writedata_d1[5]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|slave_writedata_d1[4]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|slave_writedata_d1[3]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|slave_writedata_d1[2]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|slave_writedata_d1[1]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|master_writedata[16]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|master_writedata[17]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|master_writedata[18]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|master_writedata[19]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|master_writedata[20]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|master_writedata[21]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|master_writedata[22]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|master_writedata[23]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|master_writedata[24]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|master_writedata[25]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|master_writedata[26]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|master_writedata[27]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|master_writedata[28]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|master_writedata[29]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|master_writedata[30]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|master_writedata[31]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|slave_writedata_d1[0]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|slave_address_d1[3]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|slave_address_d1[2]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|slave_writedata_d1[15]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|slave_writedata_d1[14]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|slave_writedata_d1[13]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|slave_writedata_d1[12]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|slave_writedata_d1[11]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|slave_writedata_d1[10]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|slave_writedata_d1[9]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|slave_writedata_d1[8]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|slave_writedata_d1[7]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|slave_writedata_d1[6]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|slave_writedata_d1[5]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|slave_writedata_d1[4]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|slave_writedata_d1[3]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|slave_writedata_d1[2]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|slave_writedata_d1[1]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|master_writedata[16]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|master_writedata[17]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|master_writedata[18]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|master_writedata[19]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|master_writedata[20]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|master_writedata[21]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|master_writedata[22]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|master_writedata[23]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|master_writedata[24]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|master_writedata[25]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|master_writedata[26]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|master_writedata[27]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|master_writedata[28]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|master_writedata[29]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|master_writedata[30]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|master_writedata[31]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|port_a_s1_irq_from_sa_clock_crossing_cpu_data_master_module:port_a_s1_irq_from_sa_clock_crossing_cpu_data_master|data_out                                                               ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|user_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:user_timer_s1_irq_from_sa_clock_crossing_cpu_data_master|data_out                                                       ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|profile_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:profile_timer_s1_irq_from_sa_clock_crossing_cpu_data_master|data_out                                                 ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|switches_s1_irq_from_sa_clock_crossing_cpu_data_master_module:switches_s1_irq_from_sa_clock_crossing_cpu_data_master|data_out                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|buttons_s1_irq_from_sa_clock_crossing_cpu_data_master_module:buttons_s1_irq_from_sa_clock_crossing_cpu_data_master|data_out                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:timer_s1_irq_from_sa_clock_crossing_cpu_data_master|data_out                                                                 ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|uart_s1_irq_from_sa_clock_crossing_cpu_data_master_module:uart_s1_irq_from_sa_clock_crossing_cpu_data_master|data_out                                                                   ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|slave_writedata_d1[16]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|slave_writedata_d1[17]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|slave_writedata_d1[18]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|slave_writedata_d1[19]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|slave_writedata_d1[20]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|slave_writedata_d1[21]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|slave_writedata_d1[22]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|slave_writedata_d1[23]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|slave_writedata_d1[24]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|slave_writedata_d1[25]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|slave_writedata_d1[26]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|slave_writedata_d1[27]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|slave_writedata_d1[28]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|slave_writedata_d1[29]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|slave_writedata_d1[30]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|slave_writedata_d1[31]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|slave_writedata_d1[16]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|slave_writedata_d1[17]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|slave_writedata_d1[18]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|slave_writedata_d1[19]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|slave_writedata_d1[20]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|slave_writedata_d1[21]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|slave_writedata_d1[22]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|slave_writedata_d1[23]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|slave_writedata_d1[24]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|slave_writedata_d1[25]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|slave_writedata_d1[26]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|slave_writedata_d1[27]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|slave_writedata_d1[28]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|slave_writedata_d1[29]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|slave_writedata_d1[30]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|slave_writedata_d1[31]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|slave_writedata_d1[16]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|slave_writedata_d1[17]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|slave_writedata_d1[18]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|slave_writedata_d1[19]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|slave_writedata_d1[20]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|slave_writedata_d1[21]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|slave_writedata_d1[22]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|slave_writedata_d1[23]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|slave_writedata_d1[24]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|slave_writedata_d1[25]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|slave_writedata_d1[26]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|slave_writedata_d1[27]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|slave_writedata_d1[28]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|slave_writedata_d1[29]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|slave_writedata_d1[30]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|slave_writedata_d1[31]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|slave_writedata_d1[16]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|slave_writedata_d1[17]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|slave_writedata_d1[18]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|slave_writedata_d1[19]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|slave_writedata_d1[20]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|slave_writedata_d1[21]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|slave_writedata_d1[22]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|slave_writedata_d1[23]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|slave_writedata_d1[24]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|slave_writedata_d1[25]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|slave_writedata_d1[26]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|slave_writedata_d1[27]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|slave_writedata_d1[28]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|slave_writedata_d1[29]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|slave_writedata_d1[30]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|slave_writedata_d1[31]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|slave_writedata_d1[16]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|slave_writedata_d1[17]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|slave_writedata_d1[18]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|slave_writedata_d1[19]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|slave_writedata_d1[20]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|slave_writedata_d1[21]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|slave_writedata_d1[22]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|slave_writedata_d1[23]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|slave_writedata_d1[24]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|slave_writedata_d1[25]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|slave_writedata_d1[26]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|slave_writedata_d1[27]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|slave_writedata_d1[28]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|slave_writedata_d1[29]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|slave_writedata_d1[30]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|slave_writedata_d1[31]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|slave_writedata_d1[16]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|slave_writedata_d1[17]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|slave_writedata_d1[18]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|slave_writedata_d1[19]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|slave_writedata_d1[20]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|slave_writedata_d1[21]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|slave_writedata_d1[22]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|slave_writedata_d1[23]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|slave_writedata_d1[24]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|slave_writedata_d1[25]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|slave_writedata_d1[26]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|slave_writedata_d1[27]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|slave_writedata_d1[28]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|slave_writedata_d1[29]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|slave_writedata_d1[30]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|slave_writedata_d1[31]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|master_writedata[0]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[0]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|master_writedata[1]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[1]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|master_writedata[2]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[2]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|master_writedata[3]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[3]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|master_writedata[4]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[4]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|master_writedata[5]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[5]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|master_writedata[6]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[6]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|master_writedata[7]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[7]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|master_writedata[8]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[8]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|master_writedata[9]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[9]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|master_writedata[10]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[10]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|master_writedata[11]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[11]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|master_writedata[12]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[12]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|master_writedata[13]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[13]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|master_writedata[14]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[14]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|master_writedata[15]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|master_writedata[15]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|port_a_s1_irq_from_sa_clock_crossing_cpu_data_master_module:port_a_s1_irq_from_sa_clock_crossing_cpu_data_master|data_in_d1                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|user_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:user_timer_s1_irq_from_sa_clock_crossing_cpu_data_master|data_in_d1                                                     ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|profile_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:profile_timer_s1_irq_from_sa_clock_crossing_cpu_data_master|data_in_d1                                               ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|switches_s1_irq_from_sa_clock_crossing_cpu_data_master_module:switches_s1_irq_from_sa_clock_crossing_cpu_data_master|data_in_d1                                                         ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|buttons_s1_irq_from_sa_clock_crossing_cpu_data_master_module:buttons_s1_irq_from_sa_clock_crossing_cpu_data_master|data_in_d1                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:timer_s1_irq_from_sa_clock_crossing_cpu_data_master|data_in_d1                                                               ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|uart_s1_irq_from_sa_clock_crossing_cpu_data_master_module:uart_s1_irq_from_sa_clock_crossing_cpu_data_master|data_in_d1                                                                 ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|slave_writedata_d1[0]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_writedata_d1[0]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|slave_writedata_d1[1]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_writedata_d1[1]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|slave_writedata_d1[2]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_writedata_d1[2]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|slave_writedata_d1[3]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_writedata_d1[3]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|slave_writedata_d1[4]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_writedata_d1[4]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|slave_writedata_d1[5]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_writedata_d1[5]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|slave_writedata_d1[6]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_writedata_d1[6]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|slave_writedata_d1[7]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_writedata_d1[7]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|slave_writedata_d1[8]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_writedata_d1[8]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|slave_writedata_d1[9]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_writedata_d1[9]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|slave_writedata_d1[10]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_writedata_d1[10]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|slave_writedata_d1[11]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_writedata_d1[11]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|slave_writedata_d1[12]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_writedata_d1[12]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|slave_writedata_d1[13]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_writedata_d1[13]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|slave_writedata_d1[14]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_writedata_d1[14]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|slave_writedata_d1[15]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|slave_writedata_d1[15]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|master_writedata[1]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_rx:the_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_writedata_d1[1]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_rx:the_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                           ; yes                                                              ; yes                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                               ; Reason for Removal                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[0..35]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|DE0_SOPC_clock_8_bit_pipe:endofpacket_bit_pipe|data_out                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|DE0_SOPC_clock_8_bit_pipe:endofpacket_bit_pipe|data_in_d1                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|DE0_SOPC_clock_7_bit_pipe:endofpacket_bit_pipe|data_out                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|DE0_SOPC_clock_7_bit_pipe:endofpacket_bit_pipe|data_in_d1                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|DE0_SOPC_clock_6_bit_pipe:endofpacket_bit_pipe|data_out                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|DE0_SOPC_clock_6_bit_pipe:endofpacket_bit_pipe|data_in_d1                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|DE0_SOPC_clock_5_bit_pipe:endofpacket_bit_pipe|data_out                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|DE0_SOPC_clock_5_bit_pipe:endofpacket_bit_pipe|data_in_d1                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|DE0_SOPC_clock_4_bit_pipe:endofpacket_bit_pipe|data_out                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|DE0_SOPC_clock_4_bit_pipe:endofpacket_bit_pipe|data_in_d1                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|DE0_SOPC_clock_3_bit_pipe:endofpacket_bit_pipe|data_out                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|DE0_SOPC_clock_3_bit_pipe:endofpacket_bit_pipe|data_in_d1                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_regs:the_uart_regs|readdata[13..15]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_regs:the_uart_regs|cts_status_bit                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|switches:the_switches|readdata[10..31]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_addr[4,5]                                                                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|sd_wp_n:the_sd_wp_n|readdata[1..31]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|sd_dat:the_sd_dat|readdata[1..31]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|sd_cmd:the_sd_cmd|readdata[1..31]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|port_a:the_port_a|readdata[8..31]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|d1_reasons_to_wait                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|W_ienable_reg[8..31]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|W_ipending_reg[8..31]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_wrap                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_break                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|buttons:the_buttons|readdata[3..31]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata_p1[2..31]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata[2..31]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|W_control_rd_data[8..31]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[0..16]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_gd9:ws_bwp|dffe15a[6]                                                                  ; Lost fanout                                                                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_gd9:ws_brp|dffe15a[6]                                                                  ; Lost fanout                                                                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_slavearbiterlockenable                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge_m1_arbitrator:the_clock_crossing_bridge_m1|clock_crossing_bridge_m1_latency_counter                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|d1_reasons_to_wait                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_share_counter                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|last_cycle_DE0_SOPC_clock_1_out_granted_slave_sdram_s1                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|last_cycle_DE0_SOPC_clock_0_out_granted_slave_sdram_s1                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_saved_chosen_master_vector[1]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_reg_firsttransfer                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                                                             ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                                                             ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                                                            ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                                                            ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                                                            ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                                                            ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                                                            ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                                                            ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                                                            ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                                                            ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                                                            ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                                                            ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                                                            ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                                                            ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                                                            ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                                                            ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                                                            ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                                                            ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                                                            ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                                                            ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                                                            ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                                                            ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                                                            ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|user_timer_s1_arbitrator:the_user_timer_s1|d1_user_timer_s1_end_xfer                                                                                                                                                                                 ; Merged with DE0_SOPC:DE0_SOPC_inst|user_timer_s1_arbitrator:the_user_timer_s1|d1_reasons_to_wait                                                                                                                                                                                  ;
; DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_rx:the_uart_rx|delayed_unxsync_rxdxx2                                                                                                                                                                                             ; Merged with DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_rx:the_uart_rx|delayed_unxsync_rxdxx1                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|uart_s1_arbitrator:the_uart_s1|d1_uart_s1_end_xfer                                                                                                                                                                                                   ; Merged with DE0_SOPC:DE0_SOPC_inst|uart_s1_arbitrator:the_uart_s1|d1_reasons_to_wait                                                                                                                                                                                              ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_tristate_bridge_avalon_slave_end_xfer                                                                                                                                    ; Merged with DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|d1_reasons_to_wait                                                                                                                                                    ;
; DE0_SOPC:DE0_SOPC_inst|timer_s1_arbitrator:the_timer_s1|d1_timer_s1_end_xfer                                                                                                                                                                                                ; Merged with DE0_SOPC:DE0_SOPC_inst|timer_s1_arbitrator:the_timer_s1|d1_reasons_to_wait                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|sysid_control_slave_arbitrator:the_sysid_control_slave|d1_sysid_control_slave_end_xfer                                                                                                                                                               ; Merged with DE0_SOPC:DE0_SOPC_inst|sysid_control_slave_arbitrator:the_sysid_control_slave|d1_reasons_to_wait                                                                                                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|switches_s1_arbitrator:the_switches_s1|d1_switches_s1_end_xfer                                                                                                                                                                                       ; Merged with DE0_SOPC:DE0_SOPC_inst|switches_s1_arbitrator:the_switches_s1|d1_reasons_to_wait                                                                                                                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|seg7_s1_arbitrator:the_seg7_s1|d1_seg7_s1_end_xfer                                                                                                                                                                                                   ; Merged with DE0_SOPC:DE0_SOPC_inst|seg7_s1_arbitrator:the_seg7_s1|d1_reasons_to_wait                                                                                                                                                                                              ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_addr[0..3,6..10]                                                                                                                                                                                                                   ; Merged with DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_addr[11]                                                                                                                                                                                                                     ;
; DE0_SOPC:DE0_SOPC_inst|sd_wp_n_s1_arbitrator:the_sd_wp_n_s1|d1_sd_wp_n_s1_end_xfer                                                                                                                                                                                          ; Merged with DE0_SOPC:DE0_SOPC_inst|sd_wp_n_s1_arbitrator:the_sd_wp_n_s1|d1_reasons_to_wait                                                                                                                                                                                        ;
; DE0_SOPC:DE0_SOPC_inst|sd_dat_s1_arbitrator:the_sd_dat_s1|d1_sd_dat_s1_end_xfer                                                                                                                                                                                             ; Merged with DE0_SOPC:DE0_SOPC_inst|sd_dat_s1_arbitrator:the_sd_dat_s1|d1_reasons_to_wait                                                                                                                                                                                          ;
; DE0_SOPC:DE0_SOPC_inst|sd_cmd_s1_arbitrator:the_sd_cmd_s1|d1_sd_cmd_s1_end_xfer                                                                                                                                                                                             ; Merged with DE0_SOPC:DE0_SOPC_inst|sd_cmd_s1_arbitrator:the_sd_cmd_s1|d1_reasons_to_wait                                                                                                                                                                                          ;
; DE0_SOPC:DE0_SOPC_inst|sd_clk_s1_arbitrator:the_sd_clk_s1|d1_sd_clk_s1_end_xfer                                                                                                                                                                                             ; Merged with DE0_SOPC:DE0_SOPC_inst|sd_clk_s1_arbitrator:the_sd_clk_s1|d1_reasons_to_wait                                                                                                                                                                                          ;
; DE0_SOPC:DE0_SOPC_inst|profile_timer_s1_arbitrator:the_profile_timer_s1|d1_profile_timer_s1_end_xfer                                                                                                                                                                        ; Merged with DE0_SOPC:DE0_SOPC_inst|profile_timer_s1_arbitrator:the_profile_timer_s1|d1_reasons_to_wait                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|port_a_s1_arbitrator:the_port_a_s1|d1_port_a_s1_end_xfer                                                                                                                                                                                             ; Merged with DE0_SOPC:DE0_SOPC_inst|port_a_s1_arbitrator:the_port_a_s1|d1_reasons_to_wait                                                                                                                                                                                          ;
; DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_arb_addend[0]                                                                                                                                                                               ; Merged with DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_arb_addend[1]                                                                                                                                                                         ;
; DE0_SOPC:DE0_SOPC_inst|my_pwm_5_avalon_slave_0_arbitrator:the_my_pwm_5_avalon_slave_0|d1_my_pwm_5_avalon_slave_0_end_xfer                                                                                                                                                   ; Merged with DE0_SOPC:DE0_SOPC_inst|my_pwm_5_avalon_slave_0_arbitrator:the_my_pwm_5_avalon_slave_0|d1_reasons_to_wait                                                                                                                                                              ;
; DE0_SOPC:DE0_SOPC_inst|my_pwm_4_avalon_slave_0_arbitrator:the_my_pwm_4_avalon_slave_0|d1_my_pwm_4_avalon_slave_0_end_xfer                                                                                                                                                   ; Merged with DE0_SOPC:DE0_SOPC_inst|my_pwm_4_avalon_slave_0_arbitrator:the_my_pwm_4_avalon_slave_0|d1_reasons_to_wait                                                                                                                                                              ;
; DE0_SOPC:DE0_SOPC_inst|my_pwm_3_avalon_slave_0_arbitrator:the_my_pwm_3_avalon_slave_0|d1_my_pwm_3_avalon_slave_0_end_xfer                                                                                                                                                   ; Merged with DE0_SOPC:DE0_SOPC_inst|my_pwm_3_avalon_slave_0_arbitrator:the_my_pwm_3_avalon_slave_0|d1_reasons_to_wait                                                                                                                                                              ;
; DE0_SOPC:DE0_SOPC_inst|my_pwm_2_avalon_slave_0_arbitrator:the_my_pwm_2_avalon_slave_0|d1_my_pwm_2_avalon_slave_0_end_xfer                                                                                                                                                   ; Merged with DE0_SOPC:DE0_SOPC_inst|my_pwm_2_avalon_slave_0_arbitrator:the_my_pwm_2_avalon_slave_0|d1_reasons_to_wait                                                                                                                                                              ;
; DE0_SOPC:DE0_SOPC_inst|my_pwm_1_avalon_slave_0_arbitrator:the_my_pwm_1_avalon_slave_0|d1_my_pwm_1_avalon_slave_0_end_xfer                                                                                                                                                   ; Merged with DE0_SOPC:DE0_SOPC_inst|my_pwm_1_avalon_slave_0_arbitrator:the_my_pwm_1_avalon_slave_0|d1_reasons_to_wait                                                                                                                                                              ;
; DE0_SOPC:DE0_SOPC_inst|my_pwm_0_avalon_slave_0_arbitrator:the_my_pwm_0_avalon_slave_0|d1_my_pwm_0_avalon_slave_0_end_xfer                                                                                                                                                   ; Merged with DE0_SOPC:DE0_SOPC_inst|my_pwm_0_avalon_slave_0_arbitrator:the_my_pwm_0_avalon_slave_0|d1_reasons_to_wait                                                                                                                                                              ;
; DE0_SOPC:DE0_SOPC_inst|leds_s1_arbitrator:the_leds_s1|d1_leds_s1_end_xfer                                                                                                                                                                                                   ; Merged with DE0_SOPC:DE0_SOPC_inst|leds_s1_arbitrator:the_leds_s1|d1_reasons_to_wait                                                                                                                                                                                              ;
; DE0_SOPC:DE0_SOPC_inst|lcd_light_s1_arbitrator:the_lcd_light_s1|d1_lcd_light_s1_end_xfer                                                                                                                                                                                    ; Merged with DE0_SOPC:DE0_SOPC_inst|lcd_light_s1_arbitrator:the_lcd_light_s1|d1_reasons_to_wait                                                                                                                                                                                    ;
; DE0_SOPC:DE0_SOPC_inst|lcd_control_slave_arbitrator:the_lcd_control_slave|d1_lcd_control_slave_end_xfer                                                                                                                                                                     ; Merged with DE0_SOPC:DE0_SOPC_inst|lcd_control_slave_arbitrator:the_lcd_control_slave|d1_reasons_to_wait                                                                                                                                                                          ;
; DE0_SOPC:DE0_SOPC_inst|key_out_s1_arbitrator:the_key_out_s1|d1_key_out_s1_end_xfer                                                                                                                                                                                          ; Merged with DE0_SOPC:DE0_SOPC_inst|key_out_s1_arbitrator:the_key_out_s1|d1_reasons_to_wait                                                                                                                                                                                        ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|man_round_p[0] ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lsb_dffe ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|R_ctrl_custom_multi                                                                                                                                                                                                                      ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|R_ctrl_custom                                                                                                                                                                                                                      ;
; DE0_SOPC:DE0_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_cpu_jtag_debug_module_end_xfer                                                                                                                                                         ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_reasons_to_wait                                                                                                                                                                  ;
; DE0_SOPC:DE0_SOPC_inst|buttons_s1_arbitrator:the_buttons_s1|d1_buttons_s1_end_xfer                                                                                                                                                                                          ; Merged with DE0_SOPC:DE0_SOPC_inst|buttons_s1_arbitrator:the_buttons_s1|d1_reasons_to_wait                                                                                                                                                                                        ;
; DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_DE0_SOPC_clock_1_out_to_sdram_s1_module:rdv_fifo_for_DE0_SOPC_clock_1_out_to_sdram_s1|full_6                                                                                                           ; Merged with DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_DE0_SOPC_clock_0_out_to_sdram_s1_module:rdv_fifo_for_DE0_SOPC_clock_0_out_to_sdram_s1|full_6                                                                                                     ;
; DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_DE0_SOPC_clock_1_out_to_sdram_s1_module:rdv_fifo_for_DE0_SOPC_clock_1_out_to_sdram_s1|full_5                                                                                                           ; Merged with DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_DE0_SOPC_clock_0_out_to_sdram_s1_module:rdv_fifo_for_DE0_SOPC_clock_0_out_to_sdram_s1|full_5                                                                                                     ;
; DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_DE0_SOPC_clock_1_out_to_sdram_s1_module:rdv_fifo_for_DE0_SOPC_clock_1_out_to_sdram_s1|full_4                                                                                                           ; Merged with DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_DE0_SOPC_clock_0_out_to_sdram_s1_module:rdv_fifo_for_DE0_SOPC_clock_0_out_to_sdram_s1|full_4                                                                                                     ;
; DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_DE0_SOPC_clock_1_out_to_sdram_s1_module:rdv_fifo_for_DE0_SOPC_clock_1_out_to_sdram_s1|full_3                                                                                                           ; Merged with DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_DE0_SOPC_clock_0_out_to_sdram_s1_module:rdv_fifo_for_DE0_SOPC_clock_0_out_to_sdram_s1|full_3                                                                                                     ;
; DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_DE0_SOPC_clock_1_out_to_sdram_s1_module:rdv_fifo_for_DE0_SOPC_clock_1_out_to_sdram_s1|full_2                                                                                                           ; Merged with DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_DE0_SOPC_clock_0_out_to_sdram_s1_module:rdv_fifo_for_DE0_SOPC_clock_0_out_to_sdram_s1|full_2                                                                                                     ;
; DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_DE0_SOPC_clock_1_out_to_sdram_s1_module:rdv_fifo_for_DE0_SOPC_clock_1_out_to_sdram_s1|full_1                                                                                                           ; Merged with DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_DE0_SOPC_clock_0_out_to_sdram_s1_module:rdv_fifo_for_DE0_SOPC_clock_0_out_to_sdram_s1|full_1                                                                                                     ;
; DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_DE0_SOPC_clock_1_out_to_sdram_s1_module:rdv_fifo_for_DE0_SOPC_clock_1_out_to_sdram_s1|full_0                                                                                                           ; Merged with DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_DE0_SOPC_clock_0_out_to_sdram_s1_module:rdv_fifo_for_DE0_SOPC_clock_0_out_to_sdram_s1|full_0                                                                                                     ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigger_state                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_address[0]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[0]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|DE0_SOPC_clock_1_slave_FSM:slave_FSM|slave_write_request                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[1]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_arb_share_counter[1]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_arb_share_counter[0]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_slavearbiterlockenable                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_slavearbiterlockenable                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|last_cycle_cpu_instruction_master_granted_slave_onchip_mem_s1                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|last_cycle_cpu_data_master_granted_slave_onchip_mem_s1                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[0]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_reg_firsttransfer                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_saved_chosen_master_vector[1]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_reg_firsttransfer                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_saved_chosen_master_vector[0,1]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_next~9                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_next~10                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_next~13                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_next~14                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_next~16                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_next~4                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_next~5                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_next~6                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_state~14                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_state~15                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_state~16                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~3                                                                         ; Lost fanout                                                                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~4                                                                         ; Lost fanout                                                                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~5                                                                         ; Lost fanout                                                                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.101                                                                       ; Lost fanout                                                                                                                                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|DE0_SOPC_clock_2_master_FSM:master_FSM|master_write                                                                                                                                                            ; Merged with DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|DE0_SOPC_clock_2_master_FSM:master_FSM|master_state.100                                                                                                                                                  ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|DE0_SOPC_clock_2_master_FSM:master_FSM|master_state.010                                                                                                                                                        ; Merged with DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|DE0_SOPC_clock_2_master_FSM:master_FSM|master_read                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.011                                                                       ; Merged with DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.001                                                                 ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|DE0_SOPC_clock_1_slave_FSM:slave_FSM|slave_state.100                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.001                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|DE0_SOPC_clock_3_master_FSM:master_FSM|master_state.010                                                                                                                                                        ; Merged with DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|DE0_SOPC_clock_3_master_FSM:master_FSM|master_read                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|DE0_SOPC_clock_4_master_FSM:master_FSM|master_state.010                                                                                                                                                        ; Merged with DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|DE0_SOPC_clock_4_master_FSM:master_FSM|master_read                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|DE0_SOPC_clock_5_master_FSM:master_FSM|master_state.010                                                                                                                                                        ; Merged with DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|DE0_SOPC_clock_5_master_FSM:master_FSM|master_read                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|DE0_SOPC_clock_6_master_FSM:master_FSM|master_state.010                                                                                                                                                        ; Merged with DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|DE0_SOPC_clock_6_master_FSM:master_FSM|master_read                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|DE0_SOPC_clock_7_master_FSM:master_FSM|master_state.010                                                                                                                                                        ; Merged with DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|DE0_SOPC_clock_7_master_FSM:master_FSM|master_read                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|DE0_SOPC_clock_8_master_FSM:master_FSM|master_state.010                                                                                                                                                        ; Merged with DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|DE0_SOPC_clock_8_master_FSM:master_FSM|master_read                                                                                                                                                       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_count[2]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                            ;
; Total Number of Removed Registers = 510                                                                                                                                                                                                                                     ;                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                  ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|d1_reasons_to_wait                                           ; Stuck at GND              ; DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_arb_share_counter[1],                                                    ;
;                                                                                                                                ; due to stuck port data_in ; DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_slavearbiterlockenable,                                                  ;
;                                                                                                                                ;                           ; DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|last_cycle_cpu_instruction_master_granted_slave_onchip_mem_s1,                         ;
;                                                                                                                                ;                           ; DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|last_cycle_cpu_data_master_granted_slave_onchip_mem_s1,                                ;
;                                                                                                                                ;                           ; DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_reg_firsttransfer,                                                       ;
;                                                                                                                                ;                           ; DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_saved_chosen_master_vector[1],                                           ;
;                                                                                                                                ;                           ; DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_saved_chosen_master_vector[0]                                            ;
; DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_slavearbiterlockenable                                        ; Stuck at GND              ; DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|d1_reasons_to_wait,                                                                              ;
;                                                                                                                                ; due to stuck port data_in ; DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|last_cycle_DE0_SOPC_clock_1_out_granted_slave_sdram_s1,                                          ;
;                                                                                                                                ;                           ; DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|last_cycle_DE0_SOPC_clock_0_out_granted_slave_sdram_s1,                                          ;
;                                                                                                                                ;                           ; DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_saved_chosen_master_vector[1]                                                           ;
; DE0_SOPC:DE0_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_slavearbiterlockenable ; Stuck at GND              ; DE0_SOPC:DE0_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module, ;
;                                                                                                                                ; due to stuck port data_in ; DE0_SOPC:DE0_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_saved_chosen_master_vector[1]                    ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|DE0_SOPC_clock_6_bit_pipe:endofpacket_bit_pipe|data_out           ; Lost Fanouts              ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|DE0_SOPC_clock_6_bit_pipe:endofpacket_bit_pipe|data_in_d1                                   ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|DE0_SOPC_clock_5_bit_pipe:endofpacket_bit_pipe|data_out           ; Lost Fanouts              ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|DE0_SOPC_clock_5_bit_pipe:endofpacket_bit_pipe|data_in_d1                                   ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|DE0_SOPC_clock_4_bit_pipe:endofpacket_bit_pipe|data_out           ; Lost Fanouts              ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|DE0_SOPC_clock_4_bit_pipe:endofpacket_bit_pipe|data_in_d1                                   ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|DE0_SOPC_clock_3_bit_pipe:endofpacket_bit_pipe|data_out           ; Lost Fanouts              ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|DE0_SOPC_clock_3_bit_pipe:endofpacket_bit_pipe|data_in_d1                                   ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata_p1[31]                                             ; Stuck at GND              ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata[31]                                                                          ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                          ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata_p1[30]                                             ; Stuck at GND              ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata[30]                                                                          ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                          ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata_p1[29]                                             ; Stuck at GND              ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata[29]                                                                          ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                          ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata_p1[28]                                             ; Stuck at GND              ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata[28]                                                                          ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                          ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata_p1[27]                                             ; Stuck at GND              ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata[27]                                                                          ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                          ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata_p1[26]                                             ; Stuck at GND              ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata[26]                                                                          ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                          ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata_p1[25]                                             ; Stuck at GND              ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata[25]                                                                          ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                          ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata_p1[24]                                             ; Stuck at GND              ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata[24]                                                                          ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                          ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata_p1[23]                                             ; Stuck at GND              ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata[23]                                                                          ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                          ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata_p1[22]                                             ; Stuck at GND              ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata[22]                                                                          ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                          ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata_p1[21]                                             ; Stuck at GND              ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata[21]                                                                          ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                          ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata_p1[20]                                             ; Stuck at GND              ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata[20]                                                                          ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                          ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata_p1[19]                                             ; Stuck at GND              ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata[19]                                                                          ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                          ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|DE0_SOPC_clock_8_bit_pipe:endofpacket_bit_pipe|data_out           ; Lost Fanouts              ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|DE0_SOPC_clock_8_bit_pipe:endofpacket_bit_pipe|data_in_d1                                   ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata_p1[17]                                             ; Stuck at GND              ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata[17]                                                                          ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                          ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata_p1[16]                                             ; Stuck at GND              ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata[16]                                                                          ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                          ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata_p1[15]                                             ; Stuck at GND              ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata[15]                                                                          ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                          ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata_p1[14]                                             ; Stuck at GND              ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata[14]                                                                          ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                          ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata_p1[13]                                             ; Stuck at GND              ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata[13]                                                                          ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                          ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata_p1[12]                                             ; Stuck at GND              ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata[12]                                                                          ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                          ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata_p1[11]                                             ; Stuck at GND              ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata[11]                                                                          ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                          ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata_p1[10]                                             ; Stuck at GND              ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata[10]                                                                          ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                          ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata_p1[9]                                              ; Stuck at GND              ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata[9]                                                                           ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                          ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata_p1[8]                                              ; Stuck at GND              ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata[8]                                                                           ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                          ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata_p1[7]                                              ; Stuck at GND              ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata[7]                                                                           ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                          ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata_p1[6]                                              ; Stuck at GND              ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata[6]                                                                           ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                          ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata_p1[5]                                              ; Stuck at GND              ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata[5]                                                                           ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                          ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata_p1[4]                                              ; Stuck at GND              ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata[4]                                                                           ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                          ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata_p1[3]                                              ; Stuck at GND              ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata[3]                                                                           ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                          ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata_p1[2]                                              ; Stuck at GND              ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata[2]                                                                           ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                          ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|DE0_SOPC_clock_7_bit_pipe:endofpacket_bit_pipe|data_out           ; Lost Fanouts              ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|DE0_SOPC_clock_7_bit_pipe:endofpacket_bit_pipe|data_in_d1                                   ;
; DE0_SOPC:DE0_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[1]   ; Stuck at GND              ; DE0_SOPC:DE0_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_reg_firsttransfer                                ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                          ;
; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata_p1[18]                                             ; Stuck at GND              ; DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|slave_readdata[18]                                                                          ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5075  ;
; Number of registers using Synchronous Clear  ; 441   ;
; Number of registers using Synchronous Load   ; 420   ;
; Number of registers using Asynchronous Clear ; 4344  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3011  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                     ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; DE0_SOPC:DE0_SOPC_inst|user_timer:the_user_timer|internal_counter[0]                                                                                                                                                                  ; 3       ;
; DE0_SOPC:DE0_SOPC_inst|user_timer:the_user_timer|internal_counter[1]                                                                                                                                                                  ; 3       ;
; DE0_SOPC:DE0_SOPC_inst|user_timer:the_user_timer|internal_counter[2]                                                                                                                                                                  ; 3       ;
; DE0_SOPC:DE0_SOPC_inst|user_timer:the_user_timer|internal_counter[3]                                                                                                                                                                  ; 3       ;
; DE0_SOPC:DE0_SOPC_inst|user_timer:the_user_timer|internal_counter[4]                                                                                                                                                                  ; 3       ;
; DE0_SOPC:DE0_SOPC_inst|user_timer:the_user_timer|internal_counter[5]                                                                                                                                                                  ; 3       ;
; DE0_SOPC:DE0_SOPC_inst|user_timer:the_user_timer|internal_counter[6]                                                                                                                                                                  ; 3       ;
; DE0_SOPC:DE0_SOPC_inst|user_timer:the_user_timer|internal_counter[9]                                                                                                                                                                  ; 3       ;
; DE0_SOPC:DE0_SOPC_inst|user_timer:the_user_timer|internal_counter[10]                                                                                                                                                                 ; 3       ;
; DE0_SOPC:DE0_SOPC_inst|user_timer:the_user_timer|internal_counter[12]                                                                                                                                                                 ; 3       ;
; DE0_SOPC:DE0_SOPC_inst|user_timer:the_user_timer|internal_counter[15]                                                                                                                                                                 ; 3       ;
; DE0_SOPC:DE0_SOPC_inst|user_timer:the_user_timer|internal_counter[19]                                                                                                                                                                 ; 3       ;
; DE0_SOPC:DE0_SOPC_inst|user_timer:the_user_timer|internal_counter[20]                                                                                                                                                                 ; 3       ;
; DE0_SOPC:DE0_SOPC_inst|user_timer:the_user_timer|internal_counter[23]                                                                                                                                                                 ; 3       ;
; DE0_SOPC:DE0_SOPC_inst|profile_timer:the_profile_timer|internal_counter[0]                                                                                                                                                            ; 3       ;
; DE0_SOPC:DE0_SOPC_inst|profile_timer:the_profile_timer|internal_counter[1]                                                                                                                                                            ; 3       ;
; DE0_SOPC:DE0_SOPC_inst|profile_timer:the_profile_timer|internal_counter[4]                                                                                                                                                            ; 3       ;
; DE0_SOPC:DE0_SOPC_inst|profile_timer:the_profile_timer|internal_counter[5]                                                                                                                                                            ; 3       ;
; DE0_SOPC:DE0_SOPC_inst|profile_timer:the_profile_timer|internal_counter[6]                                                                                                                                                            ; 3       ;
; DE0_SOPC:DE0_SOPC_inst|profile_timer:the_profile_timer|internal_counter[7]                                                                                                                                                            ; 3       ;
; DE0_SOPC:DE0_SOPC_inst|profile_timer:the_profile_timer|internal_counter[8]                                                                                                                                                            ; 3       ;
; DE0_SOPC:DE0_SOPC_inst|timer:the_timer|internal_counter[0]                                                                                                                                                                            ; 3       ;
; DE0_SOPC:DE0_SOPC_inst|timer:the_timer|internal_counter[1]                                                                                                                                                                            ; 3       ;
; DE0_SOPC:DE0_SOPC_inst|timer:the_timer|internal_counter[2]                                                                                                                                                                            ; 3       ;
; DE0_SOPC:DE0_SOPC_inst|timer:the_timer|internal_counter[3]                                                                                                                                                                            ; 3       ;
; DE0_SOPC:DE0_SOPC_inst|timer:the_timer|internal_counter[8]                                                                                                                                                                            ; 3       ;
; DE0_SOPC:DE0_SOPC_inst|timer:the_timer|internal_counter[9]                                                                                                                                                                            ; 3       ;
; DE0_SOPC:DE0_SOPC_inst|timer:the_timer|internal_counter[10]                                                                                                                                                                           ; 3       ;
; DE0_SOPC:DE0_SOPC_inst|timer:the_timer|internal_counter[13]                                                                                                                                                                           ; 3       ;
; DE0_SOPC:DE0_SOPC_inst|seg7:the_seg7|data_out[1]                                                                                                                                                                                      ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|seg7:the_seg7|data_out[4]                                                                                                                                                                                      ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|seg7:the_seg7|data_out[7]                                                                                                                                                                                      ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|seg7:the_seg7|data_out[14]                                                                                                                                                                                     ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|seg7:the_seg7|data_out[15]                                                                                                                                                                                     ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|seg7:the_seg7|data_out[16]                                                                                                                                                                                     ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|seg7:the_seg7|data_out[19]                                                                                                                                                                                     ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|seg7:the_seg7|data_out[20]                                                                                                                                                                                     ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|seg7:the_seg7|data_out[21]                                                                                                                                                                                     ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|seg7:the_seg7|data_out[22]                                                                                                                                                                                     ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|seg7:the_seg7|data_out[23]                                                                                                                                                                                     ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|seg7:the_seg7|data_out[27]                                                                                                                                                                                     ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|seg7:the_seg7|data_out[30]                                                                                                                                                                                     ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|seg7:the_seg7|data_out[31]                                                                                                                                                                                     ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|leds:the_leds|data_out[0]                                                                                                                                                                                      ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|leds:the_leds|data_out[2]                                                                                                                                                                                      ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_tx:the_uart_tx|txd                                                                                                                                                                          ; 1       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_cmd[0]                                                                                                                                                                                       ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_cmd[1]                                                                                                                                                                                       ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_cmd[2]                                                                                                                                                                                       ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_cmd[3]                                                                                                                                                                                       ; 1       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|write_n_to_the_cfi_flash                                                                                                              ; 1       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|read_n_to_the_cfi_flash                                                                                                               ; 1       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|select_n_to_the_cfi_flash                                                                                                             ; 1       ;
; DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_tx:the_uart_tx|pre_txd                                                                                                                                                                      ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_addr[11]                                                                                                                                                                                     ; 10      ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_cmd[0]                                                                                                                                                                                       ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_cmd[1]                                                                                                                                                                                       ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_cmd[2]                                                                                                                                                                                       ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_cmd[3]                                                                                                                                                                                       ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|F_pc[23]                                                                                                                                                                                           ; 5       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|i_read                                                                                                                                                                                             ; 8       ;
; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|F_pc[21]                                                                                                                                                                                           ; 5       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|tristate_bridge_avalon_slave_arb_addend[0]                                                                                            ; 5       ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge_s1_arbitrator:the_clock_crossing_bridge_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1|fifo_contains_ones_n ; 3       ;
; DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_waitrequest                                                                                                                                     ; 15      ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|rdemp_eq_comp_lsb_aeb                              ; 1       ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|rdemp_eq_comp_msb_aeb                              ; 1       ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|a_graycounter_g47:rdptr_g1p|counter5a0             ; 8       ;
; DE0_SOPC:DE0_SOPC_inst|my_pwm_0:the_my_pwm_0|my_pwm:my_pwm_0|duty_cycle_reg[15]                                                                                                                                                       ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|my_pwm_1:the_my_pwm_1|my_pwm:my_pwm_1|duty_cycle_reg[15]                                                                                                                                                       ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|my_pwm_2:the_my_pwm_2|my_pwm:my_pwm_2|duty_cycle_reg[15]                                                                                                                                                       ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|my_pwm_3:the_my_pwm_3|my_pwm:my_pwm_3|duty_cycle_reg[15]                                                                                                                                                       ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|my_pwm_4:the_my_pwm_4|my_pwm:my_pwm_4|duty_cycle_reg[15]                                                                                                                                                       ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|my_pwm_5:the_my_pwm_5|my_pwm:my_pwm_5|duty_cycle_reg[15]                                                                                                                                                       ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_DE0_SOPC_clock_1_out_to_sdram_s1_module:rdv_fifo_for_DE0_SOPC_clock_1_out_to_sdram_s1|fifo_contains_ones_n                                                       ; 3       ;
; DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_DE0_SOPC_clock_0_out_to_sdram_s1_module:rdv_fifo_for_DE0_SOPC_clock_0_out_to_sdram_s1|fifo_contains_ones_n                                                       ; 3       ;
; DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_addend[0]                                                                                                                                                        ; 6       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|refresh_counter[12]                                                                                                                                                                            ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|refresh_counter[9]                                                                                                                                                                             ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|refresh_counter[8]                                                                                                                                                                             ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|refresh_counter[7]                                                                                                                                                                             ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|refresh_counter[3]                                                                                                                                                                             ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|tristate_bridge_avalon_slave_reg_firsttransfer                                                                                        ; 1       ;
; DE0_SOPC:DE0_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[0]                                                                                                                 ; 6       ;
; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|av_waitrequest                                                                                                                                                                         ; 1       ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|a_graycounter_cic:wrptr_g1p|counter8a0             ; 7       ;
; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|a_graycounter_g47:rdptr_g1p|parity6                ; 4       ;
; DE0_SOPC:DE0_SOPC_inst|my_pwm_0:the_my_pwm_0|my_pwm:my_pwm_0|period_reg[1]                                                                                                                                                            ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|my_pwm_0:the_my_pwm_0|my_pwm:my_pwm_0|period_reg[0]                                                                                                                                                            ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|my_pwm_0:the_my_pwm_0|my_pwm:my_pwm_0|period_reg[3]                                                                                                                                                            ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|my_pwm_0:the_my_pwm_0|my_pwm:my_pwm_0|period_reg[2]                                                                                                                                                            ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|my_pwm_0:the_my_pwm_0|my_pwm:my_pwm_0|period_reg[5]                                                                                                                                                            ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|my_pwm_0:the_my_pwm_0|my_pwm:my_pwm_0|period_reg[4]                                                                                                                                                            ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|my_pwm_0:the_my_pwm_0|my_pwm:my_pwm_0|period_reg[7]                                                                                                                                                            ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|my_pwm_0:the_my_pwm_0|my_pwm:my_pwm_0|period_reg[6]                                                                                                                                                            ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|my_pwm_0:the_my_pwm_0|my_pwm:my_pwm_0|period_reg[9]                                                                                                                                                            ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|my_pwm_0:the_my_pwm_0|my_pwm:my_pwm_0|period_reg[8]                                                                                                                                                            ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|my_pwm_0:the_my_pwm_0|my_pwm:my_pwm_0|period_reg[11]                                                                                                                                                           ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|my_pwm_0:the_my_pwm_0|my_pwm:my_pwm_0|period_reg[10]                                                                                                                                                           ; 2       ;
; DE0_SOPC:DE0_SOPC_inst|my_pwm_0:the_my_pwm_0|my_pwm:my_pwm_0|period_reg[15]                                                                                                                                                           ; 2       ;
; Total number of inverted registers = 239*                                                                                                                                                                                             ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                                                                                                                                                                                                          ; Megafunction                                                                                                                                                                                                                                                                                      ; Type       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe4                             ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe3                             ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31                            ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|round_bit_dffe3                                       ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|round_bit_dffe31                                      ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|round_bit_dffe21                                      ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sticky_bit_dffe3                                      ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sticky_bit_dffe31                                     ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sticky_bit_dffe21                                     ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_man_product_msb2                                    ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_man_product_msb                                     ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_man_product_msb_p0                                  ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_adj_p1[1..9]                                          ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_exp3_bias[1..9]                                     ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|delay_exp2_bias[1..9]                                     ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_res_dffe21[0..7]                                  ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_res_dffe2[0..7]                                   ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|data_exp_dffe1[0..7]                                  ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_res_dffe4                                        ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_res_dffe3                                        ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|sign_dffe31                                           ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe10 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe9  ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe11 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe13 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe12 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe14 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe16 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe15 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe17 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe19 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe18 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe20 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe22 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe21 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe23 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe25 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe24 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe26 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe28 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe27 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe29 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe31 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe30 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe32 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe34 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe33 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe35 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe37 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe36 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe38 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe40 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe39 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe41 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe43 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe42 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe44 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe46 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe45 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe47 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe49 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe48 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe50 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe52 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe51 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe53 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe55 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe54 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe56 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe58 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe57 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe59 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe61 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe60 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated|dffe62 ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_bias_p2[0..8]                                         ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_bias_p1[0..8]                                         ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|exp_add_p1[0..8]                                          ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0 ; SHIFT_TAPS ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                                                                                                                                                                                                                                                                                             ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|d_byteenable[1]                                                                                                                                                                                                                                                                                            ;                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|my_pwm_0:the_my_pwm_0|my_pwm:my_pwm_0|data_out[8]                                                                                                                                                                                                                                                                      ;                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|my_pwm_1:the_my_pwm_1|my_pwm:my_pwm_1|data_out[5]                                                                                                                                                                                                                                                                      ;                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|my_pwm_2:the_my_pwm_2|my_pwm:my_pwm_2|data_out[12]                                                                                                                                                                                                                                                                     ;                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|my_pwm_3:the_my_pwm_3|my_pwm:my_pwm_3|data_out[11]                                                                                                                                                                                                                                                                     ;                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|my_pwm_4:the_my_pwm_4|my_pwm:my_pwm_4|data_out[6]                                                                                                                                                                                                                                                                      ;                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|my_pwm_5:the_my_pwm_5|my_pwm:my_pwm_5|data_out[1]                                                                                                                                                                                                                                                                      ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                         ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|D_iw[26]                                                                                                                                                                                                                                                                                                   ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|E_src2[2]                                                                                                                                                                                                                                                                                                  ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|E_src1[31]                                                                                                                                                                                                                                                                                                 ;                            ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|E_src1[22]                                                                                                                                                                                                                                                                                                 ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|E_shift_rot_result[26]                                                                                                                                                                                                                                                                                     ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|av_ld_byte0_data[6]                                                                                                                                                                                                                                                                                        ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|av_ld_byte2_data[2]                                                                                                                                                                                                                                                                                        ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift|sbit_piper1d[17] ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_rx:the_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[8]                                                                                                                                                                                                                               ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                                                       ;                            ;
; 8:1                ; 7 bits    ; 35 LEs        ; 14 LEs               ; 21 LEs                 ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|W_control_rd_data[1]                                                                                                                                                                                                                                                                                       ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                      ;                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|E_src2[28]                                                                                                                                                                                                                                                                                                 ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_tx:the_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[6]                                                                                                                                                                                                                       ;                            ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[30]                                                                                                                                                                                                                          ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[16]                                                                                                                                                                                                                          ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift|sbit_piper1d[21] ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|lcd_control_slave_arbitrator:the_lcd_control_slave|lcd_control_slave_wait_counter[0]                                                                                                                                                                                                                                   ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave|cfi_flash_s1_wait_counter[3]                                                                                                                                                                                                                  ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|d_writedata[31]                                                                                                                                                                                                                                                                                            ;                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[3]                                                                                                                                                                                                                           ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[36]                                                                                                                                             ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33]                                                                                                                                             ;                            ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[8]                                                                                                                                              ;                            ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23]                                                                                                                                             ;                            ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|F_pc[1]                                                                                                                                                                                                                                                                                                    ;                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[6]                                                                                                                                                                                                                           ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift|sbit_piper1d[22] ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_bank[0]                                                                                                                                                                                                                                                                                              ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|d_byteenable[2]                                                                                                                                                                                                                                                                                            ;                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[26]                                                                                                                                                                                                              ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift|sbit_piper1d[25] ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_count[0]                                                                                                                                                                                                                                                                                             ;                            ;
; 6:1                ; 26 bits   ; 104 LEs       ; 104 LEs              ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|W_alu_result[15]                                                                                                                                                                                                                                                                                           ;                            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_addr[8]                                                                                                                                                                                                                                                                                              ;                            ;
; 7:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|W_alu_result[31]                                                                                                                                                                                                                                                                                           ;                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_addr[5]                                                                                                                                                                                                                                                                                              ;                            ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_addr[2]                                                                                                                                                                                                                                                                                              ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                      ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                      ;                            ;
; 12:1               ; 41 bits   ; 328 LEs       ; 0 LEs                ; 328 LEs                ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|active_addr[17]                                                                                                                                                                                                                                                                                        ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_data[9]                                                                                                                                                                                                                                                                                              ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|F_pc[21]                                                                                                                                                                                                                                                                                                   ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|port_a:the_port_a|data_out[4]                                                                                                                                                                                                                                                                                          ;                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|E_logic_result[11]                                                                                                                                                                                                                                                                                         ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter_next_value[1]                                                                                                                                                                                                       ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_arb_share_counter_next_value[0]                                                                                                                                                                                                                               ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift|result[9]        ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|DE0_SOPC_clock_1_slave_FSM:slave_FSM|Selector0                                                                                                                                                                                                                                   ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|comb                                                                                                                                                                                                                                                                                                   ;                            ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|W_rf_wr_data[31]                                                                                                                                                                                                                                                                                           ;                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|W_rf_wr_data[7]                                                                                                                                                                                                                                                                                            ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_DE0_SOPC_clock_1_out_to_sdram_s1_module:rdv_fifo_for_DE0_SOPC_clock_1_out_to_sdram_s1|updated_one_count                                                                                                                                                                  ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_DE0_SOPC_clock_0_out_to_sdram_s1_module:rdv_fifo_for_DE0_SOPC_clock_0_out_to_sdram_s1|updated_one_count                                                                                                                                                                  ;                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge_s1_arbitrator:the_clock_crossing_bridge_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1|updated_one_count                                                                                                            ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[4]                                                                                                                                                                                                                                                                ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[2]                                                                                                                                                                                                                                                                ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|D_dst_regnum[3]                                                                                                                                                                                                                                                                                            ;                            ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_w2[22]                                                   ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift|result[0]        ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|DE0_SOPC_clock_8_slave_FSM:slave_FSM|Selector3                                                                                                                                                                                                                                   ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|DE0_SOPC_clock_7_slave_FSM:slave_FSM|Selector0                                                                                                                                                                                                                                   ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|DE0_SOPC_clock_6_slave_FSM:slave_FSM|Selector0                                                                                                                                                                                                                                   ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|DE0_SOPC_clock_5_slave_FSM:slave_FSM|Selector0                                                                                                                                                                                                                                   ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|DE0_SOPC_clock_4_slave_FSM:slave_FSM|Selector0                                                                                                                                                                                                                                   ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|DE0_SOPC_clock_3_slave_FSM:slave_FSM|Selector0                                                                                                                                                                                                                                   ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|DE0_SOPC_clock_2_slave_FSM:slave_FSM|Selector0                                                                                                                                                                                                                                   ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_slave_FSM:slave_FSM|Selector0                                                                                                                                                                                                                                   ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift|result[2]        ;                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|Selector35                                                                                                                                                                                                                                                                                             ;                            ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; |DE0_TOP|DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|Selector27                                                                                                                                                                                                                                                                                             ;                            ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; |DE0_TOP|sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                ;                            ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; |DE0_TOP|sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                ;                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; |DE0_TOP|sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                                                                                      ;                            ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; |DE0_TOP|sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                         ;                            ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; |DE0_TOP|sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                         ;                            ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; |DE0_TOP|sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                                                  ;                            ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; |DE0_TOP|sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                                                                           ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0 ;
+-------------------+-------+------+--------------------------------------------------+
; Assignment        ; Value ; From ; To                                               ;
+-------------------+-------+------+--------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[22]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[21]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[20]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[19]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[18]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[17]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[16]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[15]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[14]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[13]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[12]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[11]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[10]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[9]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[8]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[7]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[6]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[5]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[4]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[21]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[20]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[19]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[18]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[17]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[16]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[15]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[14]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[13]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[12]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[11]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[10]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[9]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[8]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[7]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[6]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[5]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[4]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[3]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[22]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[21]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[20]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[19]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[18]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[17]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[16]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[15]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[14]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[13]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[12]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[11]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[10]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[9]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[8]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[7]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[6]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[5]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[4]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[22]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[21]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[20]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[19]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[18]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[17]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[16]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[15]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[14]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[13]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[12]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[11]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[10]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[9]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[8]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[7]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[6]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[5]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[4]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[21]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[20]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[19]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[18]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[17]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[16]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[15]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[14]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[13]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[12]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[11]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[10]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[9]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[8]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[7]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[6]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[5]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[4]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[3]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[2]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[21]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[20]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[19]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[18]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[17]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[16]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[15]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[14]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[13]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[12]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[11]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[10]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[9]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[8]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[7]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[6]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[5]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[4]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[3]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0                        ;
+-------------------+-------+------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                      ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1 ;
+-------------------+-------+------+--------------------------------------------------+
; Assignment        ; Value ; From ; To                                               ;
+-------------------+-------+------+--------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[22]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[21]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[20]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[19]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[18]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[17]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[16]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[15]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[14]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[13]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[12]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[11]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[10]                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[9]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[8]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[7]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[6]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[5]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[4]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[21]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[20]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[19]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[18]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[17]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[16]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[15]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[14]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[13]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[12]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[11]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[10]                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[9]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[8]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[7]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[6]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[5]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[4]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[3]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[22]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[21]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[20]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[19]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[18]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[17]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[16]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[15]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[14]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[13]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[12]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[11]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[10]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[9]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[8]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[7]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[6]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[5]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[4]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[22]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[21]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[20]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[19]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[18]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[17]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[16]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[15]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[14]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[13]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[12]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[11]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[10]~reg0                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[9]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[8]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[7]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[6]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[5]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[4]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[21]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[20]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[19]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[18]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[17]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[16]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[15]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[14]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[13]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[12]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[11]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[10]                       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[9]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[8]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[7]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[6]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[5]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[4]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[3]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[2]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[21]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[20]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[19]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[18]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[17]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[16]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[15]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[14]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[13]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[12]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[11]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[10]~reg0                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[9]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[8]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[7]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[6]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[5]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[4]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[3]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0                        ;
+-------------------+-------+------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|DE0_SOPC_clock_1_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                      ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2 ;
+-------------------+-------+------+--------------------------------------------------+
; Assignment        ; Value ; From ; To                                               ;
+-------------------+-------+------+--------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[31]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[30]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[29]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[28]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[27]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[26]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[25]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[24]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[23]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[22]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[21]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[20]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[19]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[18]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[17]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[16]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[3]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[2]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0                        ;
+-------------------+-------+------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|DE0_SOPC_clock_2_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                      ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3 ;
+-------------------+-------+------+--------------------------------------------------+
; Assignment        ; Value ; From ; To                                               ;
+-------------------+-------+------+--------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[31]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[30]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[29]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[28]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[27]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[26]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[25]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[24]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[23]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[22]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[21]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[20]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[19]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[18]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[17]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[16]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[3]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[2]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0                        ;
+-------------------+-------+------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|DE0_SOPC_clock_3_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                      ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4 ;
+-------------------+-------+------+--------------------------------------------------+
; Assignment        ; Value ; From ; To                                               ;
+-------------------+-------+------+--------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[31]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[30]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[29]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[28]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[27]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[26]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[25]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[24]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[23]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[22]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[21]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[20]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[19]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[18]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[17]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[16]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[3]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[2]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0                        ;
+-------------------+-------+------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|DE0_SOPC_clock_4_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                      ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5 ;
+-------------------+-------+------+--------------------------------------------------+
; Assignment        ; Value ; From ; To                                               ;
+-------------------+-------+------+--------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[31]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[30]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[29]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[28]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[27]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[26]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[25]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[24]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[23]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[22]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[21]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[20]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[19]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[18]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[17]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[16]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[3]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[2]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0                        ;
+-------------------+-------+------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|DE0_SOPC_clock_5_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                      ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6 ;
+-------------------+-------+------+--------------------------------------------------+
; Assignment        ; Value ; From ; To                                               ;
+-------------------+-------+------+--------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[31]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[30]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[29]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[28]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[27]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[26]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[25]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[24]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[23]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[22]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[21]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[20]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[19]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[18]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[17]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[16]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[3]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[2]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0                        ;
+-------------------+-------+------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|DE0_SOPC_clock_6_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                      ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7 ;
+-------------------+-------+------+--------------------------------------------------+
; Assignment        ; Value ; From ; To                                               ;
+-------------------+-------+------+--------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[31]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[30]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[29]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[28]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[27]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[26]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[25]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[24]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[23]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[22]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[21]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[20]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[19]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[18]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[17]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[16]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[3]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[2]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0                        ;
+-------------------+-------+------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|DE0_SOPC_clock_7_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                      ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8 ;
+-------------------+-------+------+--------------------------------------------------+
; Assignment        ; Value ; From ; To                                               ;
+-------------------+-------+------+--------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[31]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[30]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[29]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[28]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[27]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[26]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[25]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[24]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[23]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[22]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[21]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[20]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[19]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[18]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[17]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[16]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[3]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[2]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]~reg0                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0                        ;
+-------------------+-------+------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|DE0_SOPC_clock_8_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                      ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|altpll_0:the_altpll_0 ;
+----------------+-------+------+-------------------------------------+
; Assignment     ; Value ; From ; To                                  ;
+----------------+-------+------+-------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                          ;
+----------------+-------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|altpll_0:the_altpll_0|altpll_0_stdsync_sv6:stdsync2|altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                            ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                             ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated ;
+---------------------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                                                                                                ;
+---------------------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                                                                                                 ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                                                                                                 ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                             ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                                                                                             ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                                                                                        ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                                                                                                       ;
+---------------------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|a_graycounter_g47:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                    ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                                                               ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|a_graycounter_cic:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                    ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                                               ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|altsyncram_bi31:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                      ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                      ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated ;
+---------------------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                                                                                          ;
+---------------------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                                                                                           ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                                                                                           ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                       ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                                                                                       ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                                                                                  ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                                                                                                 ;
+---------------------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_eic:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_gd9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_gd9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_hd9:dffpipe16 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|buttons_s1_irq_from_sa_clock_crossing_cpu_data_master_module:buttons_s1_irq_from_sa_clock_crossing_cpu_data_master ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                           ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|port_a_s1_irq_from_sa_clock_crossing_cpu_data_master_module:port_a_s1_irq_from_sa_clock_crossing_cpu_data_master ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|profile_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:profile_timer_s1_irq_from_sa_clock_crossing_cpu_data_master ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|switches_s1_irq_from_sa_clock_crossing_cpu_data_master_module:switches_s1_irq_from_sa_clock_crossing_cpu_data_master ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                             ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:timer_s1_irq_from_sa_clock_crossing_cpu_data_master ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                       ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|uart_s1_irq_from_sa_clock_crossing_cpu_data_master_module:uart_s1_irq_from_sa_clock_crossing_cpu_data_master ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                     ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|user_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:user_timer_s1_irq_from_sa_clock_crossing_cpu_data_master ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_p9f1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_q9f1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6472:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe139                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe140                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe141                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe142                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe143                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe144                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe145                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe146                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe147                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe148                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe149                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe150                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe151                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe152                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe153                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe154                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe155                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe156                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe157                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe158                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe159                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe160                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe161                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe162                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe163                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe164                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe165                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe166                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe167                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe168                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe169                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe170                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe171                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe172                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe173                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe174                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe175                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe176                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe177                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe178                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe179                                                                                                                                                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                                                                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_smb1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave ;
+-----------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                        ;
+-----------------------------+-------+------+---------------------------------------------------------------------------+
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[21]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[20]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[19]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[18]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[17]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[16]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[15]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[14]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[13]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[12]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[11]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[10]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[9]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[8]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[7]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[6]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[5]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[4]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[3]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[2]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[1]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[0]                                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[15]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[14]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[13]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[12]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[11]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[10]                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[9]                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[8]                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[7]                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[6]                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[5]                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[4]                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[3]                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[2]                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[1]                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[0]                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; read_n_to_the_cfi_flash                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; select_n_to_the_cfi_flash                                                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; write_n_to_the_cfi_flash                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; select_n_to_the_cfi_flash~reg0                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[15]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[14]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[13]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[12]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[11]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[10]~reg0                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[9]~reg0                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[8]~reg0                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[7]~reg0                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[6]~reg0                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[5]~reg0                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[4]~reg0                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[3]~reg0                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[2]~reg0                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[1]~reg0                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_data_to_and_from_the_cfi_flash[0]~reg0                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[15]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[14]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[13]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[12]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[11]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[10]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[9]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[8]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[7]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[6]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[5]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[4]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[3]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[2]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[1]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_data_to_and_from_the_cfi_flash[0]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; d1_in_a_write_cycle                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; read_n_to_the_cfi_flash~reg0                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; write_n_to_the_cfi_flash~reg0                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[21]~reg0                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[20]~reg0                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[19]~reg0                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[18]~reg0                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[17]~reg0                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[16]~reg0                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[15]~reg0                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[14]~reg0                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[13]~reg0                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[12]~reg0                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[11]~reg0                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[10]~reg0                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[9]~reg0                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[8]~reg0                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[7]~reg0                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[6]~reg0                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[5]~reg0                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[4]~reg0                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[3]~reg0                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[2]~reg0                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[1]~reg0                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[0]~reg0                                          ;
+-----------------------------+-------+------+---------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|uart:the_uart ;
+-----------------------------+-------+------+----------------+
; Assignment                  ; Value ; From ; To             ;
+-----------------------------+-------+------+----------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -              ;
+-----------------------------+-------+------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_rx:the_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_cpu_domain_synch_module:DE0_SOPC_reset_pll_cpu_domain_synch ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_io_domain_synch_module:DE0_SOPC_reset_pll_io_domain_synch ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_clk_domain_synch_module:DE0_SOPC_reset_clk_domain_synch ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_sdram_domain_synch_module:DE0_SOPC_reset_pll_sdram_domain_synch ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_o4n:auto_generated|altsyncram_4861:altsyncram4 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                                                      ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                               ;
; LPM_WIDTH               ; 52          ; Signed Integer                                                                                                                                               ;
; LPM_NUMWORDS            ; 16          ; Signed Integer                                                                                                                                               ;
; LPM_WIDTHU              ; 4           ; Signed Integer                                                                                                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                      ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                                                      ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                                                      ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                                                                               ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                                                                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                                                                      ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                                                      ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                                                                      ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                                                                      ;
; CBXI_PARAMETER          ; dcfifo_4uf1 ; Untyped                                                                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                   ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                                                ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                         ;
; LPM_WIDTH               ; 33          ; Signed Integer                                                                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                                                ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                                                ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                                                                         ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                                                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                                                                ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                                                ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                                                                ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER          ; dcfifo_u1g1 ; Untyped                                                                                                                                                ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a ;
+----------------+------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                       ;
+----------------+------------------+--------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_rf_ram_a.mif ; String                                                                                     ;
+----------------+------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                               ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                               ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                               ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                               ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; INIT_FILE                          ; cpu_rf_ram_a.mif     ; Untyped                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_p9f1      ; Untyped                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b ;
+----------------+------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                       ;
+----------------+------------------+--------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_rf_ram_b.mif ; String                                                                                     ;
+----------------+------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                               ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                               ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                               ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                               ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; INIT_FILE                          ; cpu_rf_ram_b.mif     ; Untyped                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_q9f1      ; Untyped                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component ;
+----------------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                           ; Type                                                                                                                                                                          ;
+----------------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_ociram_default_contents.mif ; String                                                                                                                                                                        ;
+----------------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                                                                                                                                                ;
+------------------------------------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                                                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                                                                                                                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                 ; Untyped                                                                                                                                                                             ;
; WIDTH_A                            ; 32                              ; Signed Integer                                                                                                                                                                      ;
; WIDTHAD_A                          ; 8                               ; Signed Integer                                                                                                                                                                      ;
; NUMWORDS_A                         ; 256                             ; Signed Integer                                                                                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                             ;
; WIDTH_B                            ; 32                              ; Signed Integer                                                                                                                                                                      ;
; WIDTHAD_B                          ; 8                               ; Signed Integer                                                                                                                                                                      ;
; NUMWORDS_B                         ; 256                             ; Signed Integer                                                                                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 4                               ; Signed Integer                                                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                                                                                                                                             ;
; BYTE_SIZE                          ; 8                               ; Untyped                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                        ; Untyped                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                                                                                                                             ;
; INIT_FILE                          ; cpu_ociram_default_contents.mif ; Untyped                                                                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone III                     ; Untyped                                                                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_6472                 ; Untyped                                                                                                                                                                             ;
+------------------------------------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                     ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                               ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                                            ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                                                                                                                                     ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                                                                     ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                                                                                                                                     ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                                                                     ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_n802      ; Untyped                                                                                                                                                                                            ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                          ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                        ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                ;
; sld_sim_action          ;                        ; String                                                                                                                                                                        ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                        ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                        ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; useDivider     ; 0     ; Signed Integer                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                         ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                                                                                                                                                               ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                                                                                                      ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                                                                                                                                                      ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                                                                                                      ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                                                                                                                                               ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                                                                                                      ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                                                                                                      ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                                                                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                                           ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                      ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                                                                                                      ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                                                                                                      ;
; CBXI_PARAMETER         ; add_sub_omd ; Untyped                                                                                                                                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_adj_adder ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                         ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 10          ; Signed Integer                                                                                                                                                                                                                                                                               ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                                                                                                      ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                                                                                                                                                      ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                                                                                                      ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                                                                                                                               ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                                                                                                      ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                                                                                                      ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                                                                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                                           ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                      ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                                                                                                      ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                                                                                                      ;
; CBXI_PARAMETER         ; add_sub_47c ; Untyped                                                                                                                                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                               ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_bias_subtr ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                          ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 10          ; Signed Integer                                                                                                                                                                                                                                                                                ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                                                                                                                                                                                                       ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                                                                                                                                                                       ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                                                                                                       ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                                                                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                                                                                                       ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                                                                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                                                                                                       ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                                                                                                       ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                                                                                                       ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                                            ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                       ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                                                                                                       ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                                                                                                       ;
; CBXI_PARAMETER         ; add_sub_njg ; Untyped                                                                                                                                                                                                                                                                                       ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:man_round_adder ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                           ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 25          ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                                                                                                        ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                                                                                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                                                                                                        ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                                                                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                                                                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                                                                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                                                                                                        ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                                                                                                        ;
; CBXI_PARAMETER         ; add_sub_gsb ; Untyped                                                                                                                                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                                                                                                                                                  ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                        ;
; LPM_WIDTHA                                     ; 24          ; Signed Integer                                                                                                                                                                                                                                                        ;
; LPM_WIDTHB                                     ; 24          ; Signed Integer                                                                                                                                                                                                                                                        ;
; LPM_WIDTHP                                     ; 48          ; Signed Integer                                                                                                                                                                                                                                                        ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                                                                                                                                                                               ;
; LPM_WIDTHS                                     ; 1           ; Signed Integer                                                                                                                                                                                                                                                        ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                                                                                                                                                                                               ;
; LPM_PIPELINE                                   ; 5           ; Signed Integer                                                                                                                                                                                                                                                        ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                                                                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                                                                                                               ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                                                                                                                                               ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                                                                                                                                               ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                                                                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                                                                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                                                                                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES         ; Untyped                                                                                                                                                                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                                                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER                                 ; mult_eit    ; Untyped                                                                                                                                                                                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                                                                                                                                               ;
+------------------------------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                                                                                                                                                              ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                                                                                                     ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                                                                                                                                                                     ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                                                                                                     ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                                                                                                                                              ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                                                                                                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                                                                                                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                                          ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                     ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                                                                                                     ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER         ; add_sub_8sh ; Untyped                                                                                                                                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                              ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub2 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                                                                                                                                                              ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                                                                                                     ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                                                                                                                                                                     ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                                                                                                     ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                                                                                                                                              ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                                                                                                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                                                                                                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                                          ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                     ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                                                                                                     ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER         ; add_sub_8sh ; Untyped                                                                                                                                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                              ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 6           ; Signed Integer                                                                                                                                                                                                                                                                              ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                                                                                                     ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                                                                                                                                                                                                                                     ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                                                                                                     ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                                                                                                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                                                                                                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                                          ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                     ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                                                                                                     ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER         ; add_sub_uue ; Untyped                                                                                                                                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                              ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                                                                                                                                                              ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                                                                                                     ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                                                                                                                     ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                                                                                                     ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                                                                                                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                                                                                                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                                          ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                     ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                                                                                                     ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER         ; add_sub_0ue ; Untyped                                                                                                                                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                              ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                                                                                                                                                              ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                                                                                                     ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                                                                                                                     ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                                                                                                     ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                                                                                                                                              ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                                                                                                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                                                                                                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                                          ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                     ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                                                                                                     ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER         ; add_sub_7rh ; Untyped                                                                                                                                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                              ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub6 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                        ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                                                                                                                                                                                              ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                                                                                                     ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                                                                                                                     ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                                                                                                     ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                                                                                                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                                                                                                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                                          ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                     ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                                                                                                     ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER         ; add_sub_0ue ; Untyped                                                                                                                                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                              ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                                   ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                                                                                                                ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                                                                                                                ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                                                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                                                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                                                                                                                ;
; CBXI_PARAMETER         ; add_sub_7kh ; Untyped                                                                                                                                                                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                                    ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                                                                                                                 ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                                                                                                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                                                                                                                 ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                                                                                                                 ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                                                                                                                 ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                 ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                 ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                                                                                                                 ;
; CBXI_PARAMETER         ; add_sub_c5h ; Untyped                                                                                                                                                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                          ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1 ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                                    ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                                                                                                                 ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                                                                                                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                                                                                                                 ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                                                                                                                 ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                                                                                                                 ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                 ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                 ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                                                                                                                 ;
; CBXI_PARAMETER         ; add_sub_c5h ; Untyped                                                                                                                                                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                          ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                                 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                                                                                                              ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                                                                                                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                                                                                                              ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                                                                                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                                                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                                                                                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                                                                                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                              ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                                                                                                              ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                                                                                                              ;
; CBXI_PARAMETER         ; add_sub_7kh ; Untyped                                                                                                                                                                                                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                       ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0 ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                                  ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                                                                                                               ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                                                                                                               ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                                                                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                                                                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                                                                                                               ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER         ; add_sub_c5h ; Untyped                                                                                                                                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                        ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1 ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                                  ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14          ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                                                                                                               ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                                                                                                                                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                                                                                                               ;
; LPM_PIPELINE           ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                                                                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                                                                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                                                                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                                                                                                               ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER         ; add_sub_c5h ; Untyped                                                                                                                                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                        ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                                              ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 13          ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                                                                                                                                                           ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_6ef ; Untyped                                                                                                                                                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                    ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                                               ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 13          ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                                                                                                                            ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                                                                                                                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                                                                                                                            ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                                                                                                                                                            ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                                                                                                                                                                                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                                                                                                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                                                                                                                                                                                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                                                                                                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                            ;
; STYLE                  ; FAST        ; Untyped                                                                                                                                                                                                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_fmf ; Untyped                                                                                                                                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                     ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                                               ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 6           ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                                                                                                                                                                                                                            ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                                                                                                                                                                                                                            ;
; CHAIN_SIZE             ; 8           ; Untyped                                                                                                                                                                                                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                                                                                                                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                                                                                                                                                                                            ;
; CASCADE_CHAIN          ; MANUAL      ; Untyped                                                                                                                                                                                                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                                                                                                                                                                                                                 ;
; CASCADE_CHAIN_LENGTH   ; 2           ; CASCADE_CHAIN_LENGTH                                                                                                                                                                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                            ;
; CBXI_PARAMETER         ; cmpr_jdg    ; Untyped                                                                                                                                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                     ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                       ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                             ;
; lpm_width               ; 8           ; Signed Integer                                                                                             ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                             ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_aq21 ; Untyped                                                                                                    ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                       ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                             ;
; lpm_width               ; 8           ; Signed Integer                                                                                             ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                             ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_aq21 ; Untyped                                                                                                    ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic ;
+-------------------------+----------------------------------+------------------------------------------------------------------------------+
; Parameter Name          ; Value                            ; Type                                                                         ;
+-------------------------+----------------------------------+------------------------------------------------------------------------------+
; INSTANCE_ID             ; 0                                ; Signed Integer                                                               ;
; SLD_NODE_INFO           ; 00001100000000000110111000000000 ; Unsigned Binary                                                              ;
; SLD_AUTO_INSTANCE_INDEX ; YES                              ; String                                                                       ;
; LOG2_TXFIFO_DEPTH       ; 6                                ; Signed Integer                                                               ;
; LOG2_RXFIFO_DEPTH       ; 6                                ; Signed Integer                                                               ;
; RESERVED                ; 0                                ; Signed Integer                                                               ;
; DATA_WIDTH              ; 8                                ; Signed Integer                                                               ;
; NODE_IR_WIDTH           ; 1                                ; Signed Integer                                                               ;
; SCAN_LENGTH             ; 11                               ; Signed Integer                                                               ;
+-------------------------+----------------------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|onchip_mem:the_onchip_mem ;
+----------------+-------------------+----------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                     ;
+----------------+-------------------+----------------------------------------------------------+
; INIT_FILE      ; ../onchip_mem.hex ; String                                                   ;
+----------------+-------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                              ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                              ;
; NUMWORDS_A                         ; 7680                 ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; onchip_mem.hex       ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 7680                 ; Signed Integer                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_smb1      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_rx:the_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub                                             ;
+--------------------------+------------------------------------------------------------------+-----------------+
; Parameter Name           ; Value                                                            ; Type            ;
+--------------------------+------------------------------------------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                                                ; Untyped         ;
; sld_common_ip_version    ; 0                                                                ; Untyped         ;
; device_family            ; Cyclone III                                                      ; Untyped         ;
; n_nodes                  ; 2                                                                ; Untyped         ;
; n_sel_bits               ; 2                                                                ; Untyped         ;
; n_node_ir_bits           ; 5                                                                ; Untyped         ;
; node_info                ; 0000110000000000011011100000000000011001000100000100011000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                                                ; Signed Integer  ;
+--------------------------+------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0 ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                                                                                                                                           ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; WIDTH          ; 49             ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; CBXI_PARAMETER ; shift_taps_o4n ; Untyped                                                                                                                                                                                                                                                                                                                        ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                                                                         ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                   ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                       ;
; Entity Instance            ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                              ;
;     -- LPM_WIDTH           ; 52                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 16                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                      ;
; Entity Instance            ; DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo       ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                              ;
;     -- LPM_WIDTH           ; 33                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                      ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                       ;
+----------------------------+-------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                 ;
+----------------------------+-------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                     ;
; Entity Instance            ; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                          ;
;     -- lpm_width           ; 8                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                    ;
; Entity Instance            ; DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                          ;
;     -- lpm_width           ; 8                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                    ;
+----------------------------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                              ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                             ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                                                                                                                                                 ;
; Entity Instance                           ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                      ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                         ;
; Entity Instance                           ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                      ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                         ;
; Entity Instance                           ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                      ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                          ;
; Entity Instance                           ; DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 36                                                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                      ;
;     -- WIDTH_B                            ; 36                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                          ;
; Entity Instance                           ; DE0_SOPC:DE0_SOPC_inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram                                                                                                                                        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 7680                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                         ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                  ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                                                                                                                                                                   ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                                                                                                                                                                                                                                       ;
; Entity Instance                       ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                                                                                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                                                                                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                                                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                                                      ;
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                          ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                                                                                                           ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                                                                                                                                                                               ;
; Entity Instance            ; DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                                                                                                                               ;
;     -- TAP_DISTANCE        ; 3                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH               ; 49                                                                                                                                                                                                                                                                                                              ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_sdram_domain_synch_module:DE0_SOPC_reset_pll_sdram_domain_synch" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                  ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                             ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_clk_domain_synch_module:DE0_SOPC_reset_clk_domain_synch" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                      ;
+---------+-------+----------+----------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                 ;
+---------+-------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_io_domain_synch_module:DE0_SOPC_reset_pll_io_domain_synch" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                            ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                       ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_cpu_domain_synch_module:DE0_SOPC_reset_pll_cpu_domain_synch" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                         ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|uart_s1_arbitrator:the_uart_s1"                                                       ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                             ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; uart_s1_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uart_s1_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|sysid:the_sysid" ;
+-------+-------+----------+-----------------------------------------+
; Port  ; Type  ; Severity ; Details                                 ;
+-------+-------+----------+-----------------------------------------+
; clock ; Input ; Info     ; Stuck at GND                            ;
+-------+-------+----------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                               ;
+--------------+--------+----------+---------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
+--------------+--------+----------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_DE0_SOPC_clock_1_out_to_sdram_s1_module:rdv_fifo_for_DE0_SOPC_clock_1_out_to_sdram_s1" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_DE0_SOPC_clock_0_out_to_sdram_s1_module:rdv_fifo_for_DE0_SOPC_clock_0_out_to_sdram_s1" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"                                                          ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"                                   ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                              ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; jtag_uart_avalon_jtag_slave_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_uart_avalon_jtag_slave_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt" ;
+--------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+--------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data[31..23] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                    ;
+--------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt" ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                           ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data[5..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                      ;
; data[6]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                      ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift" ;
+------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                  ;
+------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                             ;
+------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                               ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; result[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                   ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                         ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                         ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_b ; Input  ; Warning  ; Input port expression (17 bits) is wider than the input port (7 bits) it drives.  The 10 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; clocken0  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; clocken1  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; q_a       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; q_b       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; clkx2   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; tr_clk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                          ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifowp_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                             ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace"                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                           ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clocken0 ; Input ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; clocken1 ; Input ; Info     ; Stuck at VCC                                                                                                                                                                      ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                      ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                 ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci"                               ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; oci_ienable[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench" ;
+-----------------+-------+----------+-------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                     ;
+-----------------+-------+----------+-------------------------------------------------------------+
; F_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                                ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                                ;
+-----------------+-------+----------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu"                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; D_ci_a           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; D_ci_b           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; D_ci_c           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; D_ci_readra      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; D_ci_readrb      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; D_ci_writerc     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; E_ci_multi_clock ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; E_ci_multi_reset ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; W_ci_estatus     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; W_ci_ipending    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; W_ci_status      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge_s1_arbitrator:the_clock_crossing_bridge_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                ;
; data_out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                         ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                      ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                      ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge_s1_arbitrator:the_clock_crossing_bridge_s1"                                    ;
+----------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                         ; Type   ; Severity ; Details                                                                             ;
+----------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; clock_crossing_bridge_s1_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|altpll_0:the_altpll_0|altpll_0_altpll_trn2:sd1"                  ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1] ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8"                                       ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_endofpacket   ; Input  ; Info     ; Stuck at GND                                                                        ;
; master_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7"                                       ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_endofpacket   ; Input  ; Info     ; Stuck at GND                                                                        ;
; master_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6"                                       ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_endofpacket   ; Input  ; Info     ; Stuck at GND                                                                        ;
; master_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5"                                       ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_endofpacket   ; Input  ; Info     ; Stuck at GND                                                                        ;
; master_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4"                                       ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_endofpacket   ; Input  ; Info     ; Stuck at GND                                                                        ;
; master_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3"                                       ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_endofpacket   ; Input  ; Info     ; Stuck at GND                                                                        ;
; master_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2"                                       ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_endofpacket   ; Input  ; Info     ; Stuck at GND                                                                        ;
; master_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2_in_arbitrator:the_DE0_SOPC_clock_2_in"                                         ;
+-----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                    ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; DE0_SOPC_clock_2_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1"                                       ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_endofpacket   ; Input  ; Info     ; Stuck at GND                                                                        ;
; master_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; slave_writedata      ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1_in_arbitrator:the_DE0_SOPC_clock_1_in"                                         ;
+-----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                    ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; DE0_SOPC_clock_1_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0"                                       ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_endofpacket   ; Input  ; Info     ; Stuck at GND                                                                        ;
; master_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0_in_arbitrator:the_DE0_SOPC_clock_0_in"                                         ;
+-----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                    ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; DE0_SOPC_clock_0_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_SOPC:DE0_SOPC_inst"                                                                                                                                                                        ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pll_cpu                     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; reset_n                     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; zs_addr_from_the_sdram      ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; address_to_the_cfi_flash    ; Output ; Warning  ; Output or bidir port (22 bits) is smaller than the port expression (23 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; address_to_the_cfi_flash[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; rts_n_from_the_uart         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; pll_io                      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
; pll_vga                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
; areset_to_the_altpll_0      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                            ;
; locked_from_the_altpll_0    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
; phasedone_from_the_altpll_0 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:34     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2.11 SJ Web Edition
    Info: Processing started: Tue Feb 11 20:39:18 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_TOP -c DE0_TOP
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file port_a.v
    Info (12023): Found entity 1: port_a
Info (12021): Found 5 design units, including 5 entities, in source file de0_sopc_clock_0.v
    Info (12023): Found entity 1: DE0_SOPC_clock_0_edge_to_pulse
    Info (12023): Found entity 2: DE0_SOPC_clock_0_slave_FSM
    Info (12023): Found entity 3: DE0_SOPC_clock_0_master_FSM
    Info (12023): Found entity 4: DE0_SOPC_clock_0_bit_pipe
    Info (12023): Found entity 5: DE0_SOPC_clock_0
Info (12021): Found 5 design units, including 5 entities, in source file de0_sopc_clock_1.v
    Info (12023): Found entity 1: DE0_SOPC_clock_1_edge_to_pulse
    Info (12023): Found entity 2: DE0_SOPC_clock_1_slave_FSM
    Info (12023): Found entity 3: DE0_SOPC_clock_1_master_FSM
    Info (12023): Found entity 4: DE0_SOPC_clock_1_bit_pipe
    Info (12023): Found entity 5: DE0_SOPC_clock_1
Info (12021): Found 1 design units, including 1 entities, in source file sd_wp_n.v
    Info (12023): Found entity 1: sd_wp_n
Info (12021): Found 1 design units, including 1 entities, in source file cpu_jtag_debug_module_tck.v
    Info (12023): Found entity 1: cpu_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file cpu_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: cpu_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file profile_timer.v
    Info (12023): Found entity 1: profile_timer
Info (12021): Found 22 design units, including 22 entities, in source file cpu.v
    Info (12023): Found entity 1: cpu_register_bank_a_module
    Info (12023): Found entity 2: cpu_register_bank_b_module
    Info (12023): Found entity 3: cpu_nios2_oci_debug
    Info (12023): Found entity 4: cpu_ociram_lpm_dram_bdp_component_module
    Info (12023): Found entity 5: cpu_nios2_ocimem
    Info (12023): Found entity 6: cpu_nios2_avalon_reg
    Info (12023): Found entity 7: cpu_nios2_oci_break
    Info (12023): Found entity 8: cpu_nios2_oci_xbrk
    Info (12023): Found entity 9: cpu_nios2_oci_dbrk
    Info (12023): Found entity 10: cpu_nios2_oci_itrace
    Info (12023): Found entity 11: cpu_nios2_oci_td_mode
    Info (12023): Found entity 12: cpu_nios2_oci_dtrace
    Info (12023): Found entity 13: cpu_nios2_oci_compute_tm_count
    Info (12023): Found entity 14: cpu_nios2_oci_fifowp_inc
    Info (12023): Found entity 15: cpu_nios2_oci_fifocount_inc
    Info (12023): Found entity 16: cpu_nios2_oci_fifo
    Info (12023): Found entity 17: cpu_nios2_oci_pib
    Info (12023): Found entity 18: cpu_traceram_lpm_dram_bdp_component_module
    Info (12023): Found entity 19: cpu_nios2_oci_im
    Info (12023): Found entity 20: cpu_nios2_performance_monitors
    Info (12023): Found entity 21: cpu_nios2_oci
    Info (12023): Found entity 22: cpu
Info (12021): Found 1 design units, including 1 entities, in source file sd_cmd.v
    Info (12023): Found entity 1: sd_cmd
Info (12021): Found 1 design units, including 1 entities, in source file cpu_test_bench.v
    Info (12023): Found entity 1: cpu_test_bench
Info (12021): Found 5 design units, including 5 entities, in source file de0_sopc_clock_2.v
    Info (12023): Found entity 1: DE0_SOPC_clock_2_edge_to_pulse
    Info (12023): Found entity 2: DE0_SOPC_clock_2_slave_FSM
    Info (12023): Found entity 3: DE0_SOPC_clock_2_master_FSM
    Info (12023): Found entity 4: DE0_SOPC_clock_2_bit_pipe
    Info (12023): Found entity 5: DE0_SOPC_clock_2
Info (12021): Found 1 design units, including 1 entities, in source file cpu_oci_test_bench.v
    Info (12023): Found entity 1: cpu_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file sd_dat.v
    Info (12023): Found entity 1: sd_dat
Info (12021): Found 1 design units, including 1 entities, in source file altpllpll_bb.v
    Info (12023): Found entity 1: altpllpll
Info (12021): Found 1 design units, including 1 entities, in source file sd_clk.v
    Info (12023): Found entity 1: sd_clk
Info (12021): Found 2 design units, including 2 entities, in source file sdram_test_component.v
    Info (12023): Found entity 1: sdram_test_component_ram_module
    Info (12023): Found entity 2: sdram_test_component
Info (12021): Found 2 design units, including 2 entities, in source file sdram.v
    Info (12023): Found entity 1: sdram_input_efifo_module
    Info (12023): Found entity 2: sdram
Info (12021): Found 1 design units, including 1 entities, in source file onchip_mem.v
    Info (12023): Found entity 1: onchip_mem
Info (12021): Found 1 design units, including 1 entities, in source file cpu_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: cpu_jtag_debug_module_wrapper
Info (12021): Found 2 design units, including 1 entities, in source file i2c_master_top_0.vhd
    Info (12022): Found design unit 1: i2c_master_top_0-rtl
    Info (12023): Found entity 1: i2c_master_top_0
Info (12021): Found 1 design units, including 1 entities, in source file user_timer.v
    Info (12023): Found entity 1: user_timer
Info (12021): Found 7 design units, including 7 entities, in source file uart.v
    Info (12023): Found entity 1: uart_log_module
    Info (12023): Found entity 2: uart_tx
    Info (12023): Found entity 3: uart_rx_stimulus_source_character_source_rom_module
    Info (12023): Found entity 4: uart_rx_stimulus_source
    Info (12023): Found entity 5: uart_rx
    Info (12023): Found entity 6: uart_regs
    Info (12023): Found entity 7: uart
Info (12021): Found 1 design units, including 1 entities, in source file timer.v
    Info (12023): Found entity 1: timer
Info (12021): Found 1 design units, including 1 entities, in source file sysid.v
    Info (12023): Found entity 1: sysid
Info (12021): Found 1 design units, including 1 entities, in source file switches.v
    Info (12023): Found entity 1: switches
Info (12021): Found 1 design units, including 1 entities, in source file seg7.v
    Info (12023): Found entity 1: seg7
Info (12021): Found 1 design units, including 1 entities, in source file leds.v
    Info (12023): Found entity 1: leds
Info (12021): Found 1 design units, including 1 entities, in source file lcd_light.v
    Info (12023): Found entity 1: lcd_light
Info (12021): Found 1 design units, including 1 entities, in source file lcd.v
    Info (12023): Found entity 1: lcd
Info (12021): Found 7 design units, including 7 entities, in source file jtag_uart.v
    Info (12023): Found entity 1: jtag_uart_log_module
    Info (12023): Found entity 2: jtag_uart_sim_scfifo_w
    Info (12023): Found entity 3: jtag_uart_scfifo_w
    Info (12023): Found entity 4: jtag_uart_drom_module
    Info (12023): Found entity 5: jtag_uart_sim_scfifo_r
    Info (12023): Found entity 6: jtag_uart_scfifo_r
    Info (12023): Found entity 7: jtag_uart
Info (12021): Found 3 design units, including 3 entities, in source file clock_crossing_bridge.v
    Info (12023): Found entity 1: clock_crossing_bridge_downstream_fifo
    Info (12023): Found entity 2: clock_crossing_bridge_upstream_fifo
    Info (12023): Found entity 3: clock_crossing_bridge
Info (12021): Found 1 design units, including 1 entities, in source file buttons.v
    Info (12023): Found entity 1: buttons
Info (12021): Found 1 design units, including 1 entities, in source file de0_top.v
    Info (12023): Found entity 1: DE0_TOP
Info (12021): Found 1 design units, including 1 entities, in source file vga_gen.v
    Info (12023): Found entity 1: VGA_Gen
Warning (10238): Verilog Module Declaration warning at PAT_640x480_GEN.v(14): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "PAT_640x480_GEN"
Info (12021): Found 1 design units, including 1 entities, in source file pat_640x480_gen.v
    Info (12023): Found entity 1: PAT_640x480_GEN
Info (12021): Found 4 design units, including 4 entities, in source file altpll_0.v
    Info (12023): Found entity 1: altpll_0_dffpipe_l2c
    Info (12023): Found entity 2: altpll_0_stdsync_sv6
    Info (12023): Found entity 3: altpll_0_altpll_trn2
    Info (12023): Found entity 4: altpll_0
Info (12021): Found 2 design units, including 1 entities, in source file my_pwm.vhd
    Info (12022): Found design unit 1: my_pwm-behavioural
    Info (12023): Found entity 1: my_pwm
Info (12021): Found 2 design units, including 1 entities, in source file my_pwm_0.vhd
    Info (12022): Found design unit 1: my_pwm_0-rtl
    Info (12023): Found entity 1: my_pwm_0
Info (12021): Found 2 design units, including 1 entities, in source file my_pwm_1.vhd
    Info (12022): Found design unit 1: my_pwm_1-rtl
    Info (12023): Found entity 1: my_pwm_1
Info (12021): Found 2 design units, including 1 entities, in source file my_pwm_2.vhd
    Info (12022): Found design unit 1: my_pwm_2-rtl
    Info (12023): Found entity 1: my_pwm_2
Info (12021): Found 2 design units, including 1 entities, in source file my_pwm_3.vhd
    Info (12022): Found design unit 1: my_pwm_3-rtl
    Info (12023): Found entity 1: my_pwm_3
Info (12021): Found 2 design units, including 1 entities, in source file my_pwm_4.vhd
    Info (12022): Found design unit 1: my_pwm_4-rtl
    Info (12023): Found entity 1: my_pwm_4
Info (12021): Found 2 design units, including 1 entities, in source file my_pwm_5.vhd
    Info (12022): Found design unit 1: my_pwm_5-rtl
    Info (12023): Found entity 1: my_pwm_5
Info (12021): Found 1 design units, including 1 entities, in source file /altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_wrapper.v
    Info (12023): Found entity 1: fpoint_wrapper
Info (12021): Found 23 design units, including 23 entities, in source file /altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_qsys.v
    Info (12023): Found entity 1: fpoint_qsys_mult_single
    Info (12023): Found entity 2: fpoint_qsys_addsub_single_altbarrel_shift_fjg
    Info (12023): Found entity 3: fpoint_qsys_addsub_single_altbarrel_shift_44e
    Info (12023): Found entity 4: fpoint_qsys_addsub_single_altpriority_encoder_i0b
    Info (12023): Found entity 5: fpoint_qsys_addsub_single_altpriority_encoder_l0b
    Info (12023): Found entity 6: fpoint_qsys_addsub_single_altpriority_encoder_q0b
    Info (12023): Found entity 7: fpoint_qsys_addsub_single_altpriority_encoder_iha
    Info (12023): Found entity 8: fpoint_qsys_addsub_single_altpriority_encoder_lha
    Info (12023): Found entity 9: fpoint_qsys_addsub_single_altpriority_encoder_qha
    Info (12023): Found entity 10: fpoint_qsys_addsub_single_altpriority_encoder_aja
    Info (12023): Found entity 11: fpoint_qsys_addsub_single_altpriority_encoder_a2b
    Info (12023): Found entity 12: fpoint_qsys_addsub_single_altpriority_encoder_9u8
    Info (12023): Found entity 13: fpoint_qsys_addsub_single_altpriority_encoder_64b
    Info (12023): Found entity 14: fpoint_qsys_addsub_single_altpriority_encoder_94b
    Info (12023): Found entity 15: fpoint_qsys_addsub_single_altpriority_encoder_e4b
    Info (12023): Found entity 16: fpoint_qsys_addsub_single_altpriority_encoder_u5b
    Info (12023): Found entity 17: fpoint_qsys_addsub_single_altpriority_encoder_6la
    Info (12023): Found entity 18: fpoint_qsys_addsub_single_altpriority_encoder_9la
    Info (12023): Found entity 19: fpoint_qsys_addsub_single_altpriority_encoder_ela
    Info (12023): Found entity 20: fpoint_qsys_addsub_single_altpriority_encoder_uma
    Info (12023): Found entity 21: fpoint_qsys_addsub_single_altpriority_encoder_tma
    Info (12023): Found entity 22: fpoint_qsys_addsub_single
    Info (12023): Found entity 23: fpoint_qsys
Info (12021): Found 36 design units, including 36 entities, in source file /altera/11.1sp2/ip/altera/nios2_ip/altera_nios_custom_instr_floating_point_qsys/fpoint_hw_qsys.v
    Info (12023): Found entity 1: fpoint_hw_qsys_mult_single
    Info (12023): Found entity 2: fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg
    Info (12023): Found entity 3: fpoint_hw_qsys_addsub_single_altbarrel_shift_44e
    Info (12023): Found entity 4: fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b
    Info (12023): Found entity 5: fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b
    Info (12023): Found entity 6: fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b
    Info (12023): Found entity 7: fpoint_hw_qsys_addsub_single_altpriority_encoder_iha
    Info (12023): Found entity 8: fpoint_hw_qsys_addsub_single_altpriority_encoder_lha
    Info (12023): Found entity 9: fpoint_hw_qsys_addsub_single_altpriority_encoder_qha
    Info (12023): Found entity 10: fpoint_hw_qsys_addsub_single_altpriority_encoder_aja
    Info (12023): Found entity 11: fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b
    Info (12023): Found entity 12: fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8
    Info (12023): Found entity 13: fpoint_hw_qsys_addsub_single_altpriority_encoder_64b
    Info (12023): Found entity 14: fpoint_hw_qsys_addsub_single_altpriority_encoder_94b
    Info (12023): Found entity 15: fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b
    Info (12023): Found entity 16: fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b
    Info (12023): Found entity 17: fpoint_hw_qsys_addsub_single_altpriority_encoder_6la
    Info (12023): Found entity 18: fpoint_hw_qsys_addsub_single_altpriority_encoder_9la
    Info (12023): Found entity 19: fpoint_hw_qsys_addsub_single_altpriority_encoder_ela
    Info (12023): Found entity 20: fpoint_hw_qsys_addsub_single_altpriority_encoder_uma
    Info (12023): Found entity 21: fpoint_hw_qsys_addsub_single_altpriority_encoder_tma
    Info (12023): Found entity 22: fpoint_hw_qsys_addsub_single
    Info (12023): Found entity 23: fpoint_hw_qsys_div_single_altfp_div_csa_vhf
    Info (12023): Found entity 24: fpoint_hw_qsys_div_single_altfp_div_csa_mke
    Info (12023): Found entity 25: fpoint_hw_qsys_div_single_altfp_div_csa_2jh
    Info (12023): Found entity 26: fpoint_hw_qsys_div_single_altfp_div_csa_rle
    Info (12023): Found entity 27: fpoint_hw_qsys_div_single_altfp_div_csa_pke
    Info (12023): Found entity 28: fpoint_hw_qsys_div_single_altfp_div_csa_qle
    Info (12023): Found entity 29: fpoint_hw_qsys_div_single_qds_block_mab
    Info (12023): Found entity 30: fpoint_hw_qsys_div_single_srt_block_int_02n
    Info (12023): Found entity 31: fpoint_hw_qsys_div_single_qds_block_ls9
    Info (12023): Found entity 32: fpoint_hw_qsys_div_single_srt_block_int_84n
    Info (12023): Found entity 33: fpoint_hw_qsys_div_single_srt_block_int_fum
    Info (12023): Found entity 34: fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh
    Info (12023): Found entity 35: fpoint_hw_qsys_div_single
    Info (12023): Found entity 36: fpoint_hw_qsys
Info (12021): Found 1 design units, including 1 entities, in source file cpu_altera_nios_custom_instr_floating_point_inst.v
    Info (12023): Found entity 1: cpu_altera_nios_custom_instr_floating_point_inst
Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_0.v(98): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_0.v(107): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_0.v(116): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_0.v(245): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_0.v(254): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_0.v(263): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_0.v(272): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_0.v(281): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_1.v(98): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_1.v(107): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_1.v(116): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_1.v(245): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_1.v(254): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_1.v(263): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_1.v(272): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_1.v(281): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cpu.v(1501): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cpu.v(1503): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cpu.v(1659): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cpu.v(2578): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_2.v(98): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_2.v(107): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_2.v(116): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_2.v(245): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_2.v(254): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_2.v(263): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_2.v(272): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at DE0_SOPC_clock_2.v(281): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at sdram.v(316): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at sdram.v(326): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at sdram.v(336): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at sdram.v(680): conditional expression evaluates to a constant
Info (12127): Elaborating entity "DE0_TOP" for the top level hierarchy
Warning (10034): Output port "GPIO1_CLKOUT" at DE0_TOP.v(207) has no driver
Warning (12125): Using design file de0_sopc.v, which is not specified as a design file for the current project, but contains definitions for 73 design units and 73 entities in project
    Info (12023): Found entity 1: DE0_SOPC_clock_0_in_arbitrator
    Info (12023): Found entity 2: DE0_SOPC_clock_0_out_arbitrator
    Info (12023): Found entity 3: DE0_SOPC_clock_1_in_arbitrator
    Info (12023): Found entity 4: DE0_SOPC_clock_1_out_arbitrator
    Info (12023): Found entity 5: DE0_SOPC_clock_2_in_arbitrator
    Info (12023): Found entity 6: DE0_SOPC_clock_2_out_arbitrator
    Info (12023): Found entity 7: DE0_SOPC_clock_3_in_arbitrator
    Info (12023): Found entity 8: DE0_SOPC_clock_3_out_arbitrator
    Info (12023): Found entity 9: DE0_SOPC_clock_4_in_arbitrator
    Info (12023): Found entity 10: DE0_SOPC_clock_4_out_arbitrator
    Info (12023): Found entity 11: DE0_SOPC_clock_5_in_arbitrator
    Info (12023): Found entity 12: DE0_SOPC_clock_5_out_arbitrator
    Info (12023): Found entity 13: DE0_SOPC_clock_6_in_arbitrator
    Info (12023): Found entity 14: DE0_SOPC_clock_6_out_arbitrator
    Info (12023): Found entity 15: DE0_SOPC_clock_7_in_arbitrator
    Info (12023): Found entity 16: DE0_SOPC_clock_7_out_arbitrator
    Info (12023): Found entity 17: DE0_SOPC_clock_8_in_arbitrator
    Info (12023): Found entity 18: DE0_SOPC_clock_8_out_arbitrator
    Info (12023): Found entity 19: altpll_0_pll_slave_arbitrator
    Info (12023): Found entity 20: buttons_s1_arbitrator
    Info (12023): Found entity 21: rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1_module
    Info (12023): Found entity 22: clock_crossing_bridge_s1_arbitrator
    Info (12023): Found entity 23: clock_crossing_bridge_m1_arbitrator
    Info (12023): Found entity 24: clock_crossing_bridge_bridge_arbitrator
    Info (12023): Found entity 25: cpu_jtag_debug_module_arbitrator
    Info (12023): Found entity 26: cpu_custom_instruction_master_arbitrator
    Info (12023): Found entity 27: buttons_s1_irq_from_sa_clock_crossing_cpu_data_master_module
    Info (12023): Found entity 28: port_a_s1_irq_from_sa_clock_crossing_cpu_data_master_module
    Info (12023): Found entity 29: profile_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module
    Info (12023): Found entity 30: switches_s1_irq_from_sa_clock_crossing_cpu_data_master_module
    Info (12023): Found entity 31: timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module
    Info (12023): Found entity 32: uart_s1_irq_from_sa_clock_crossing_cpu_data_master_module
    Info (12023): Found entity 33: user_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module
    Info (12023): Found entity 34: cpu_data_master_arbitrator
    Info (12023): Found entity 35: cpu_instruction_master_arbitrator
    Info (12023): Found entity 36: cpu_altera_nios_custom_instr_floating_point_inst_s1_arbitrator
    Info (12023): Found entity 37: jtag_uart_avalon_jtag_slave_arbitrator
    Info (12023): Found entity 38: key_out_s1_arbitrator
    Info (12023): Found entity 39: lcd_control_slave_arbitrator
    Info (12023): Found entity 40: lcd_light_s1_arbitrator
    Info (12023): Found entity 41: leds_s1_arbitrator
    Info (12023): Found entity 42: my_pwm_0_avalon_slave_0_arbitrator
    Info (12023): Found entity 43: my_pwm_1_avalon_slave_0_arbitrator
    Info (12023): Found entity 44: my_pwm_2_avalon_slave_0_arbitrator
    Info (12023): Found entity 45: my_pwm_3_avalon_slave_0_arbitrator
    Info (12023): Found entity 46: my_pwm_4_avalon_slave_0_arbitrator
    Info (12023): Found entity 47: my_pwm_5_avalon_slave_0_arbitrator
    Info (12023): Found entity 48: onchip_mem_s1_arbitrator
    Info (12023): Found entity 49: port_a_s1_arbitrator
    Info (12023): Found entity 50: profile_timer_s1_arbitrator
    Info (12023): Found entity 51: sd_clk_s1_arbitrator
    Info (12023): Found entity 52: sd_cmd_s1_arbitrator
    Info (12023): Found entity 53: sd_dat_s1_arbitrator
    Info (12023): Found entity 54: sd_wp_n_s1_arbitrator
    Info (12023): Found entity 55: rdv_fifo_for_DE0_SOPC_clock_0_out_to_sdram_s1_module
    Info (12023): Found entity 56: rdv_fifo_for_DE0_SOPC_clock_1_out_to_sdram_s1_module
    Info (12023): Found entity 57: sdram_s1_arbitrator
    Info (12023): Found entity 58: seg7_s1_arbitrator
    Info (12023): Found entity 59: switches_s1_arbitrator
    Info (12023): Found entity 60: sysid_control_slave_arbitrator
    Info (12023): Found entity 61: timer_s1_arbitrator
    Info (12023): Found entity 62: tristate_bridge_avalon_slave_arbitrator
    Info (12023): Found entity 63: tristate_bridge_bridge_arbitrator
    Info (12023): Found entity 64: uart_s1_arbitrator
    Info (12023): Found entity 65: user_timer_s1_arbitrator
    Info (12023): Found entity 66: DE0_SOPC_reset_pll_cpu_domain_synch_module
    Info (12023): Found entity 67: DE0_SOPC_reset_pll_io_domain_synch_module
    Info (12023): Found entity 68: DE0_SOPC_reset_clk_domain_synch_module
    Info (12023): Found entity 69: DE0_SOPC_reset_pll_sdram_domain_synch_module
    Info (12023): Found entity 70: DE0_SOPC
    Info (12023): Found entity 71: cfi_flash_lane0_module
    Info (12023): Found entity 72: cfi_flash_lane1_module
    Info (12023): Found entity 73: cfi_flash
Info (12128): Elaborating entity "DE0_SOPC" for hierarchy "DE0_SOPC:DE0_SOPC_inst"
Info (12128): Elaborating entity "DE0_SOPC_clock_0_in_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0_in_arbitrator:the_DE0_SOPC_clock_0_in"
Info (12128): Elaborating entity "DE0_SOPC_clock_0_out_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0_out_arbitrator:the_DE0_SOPC_clock_0_out"
Info (12128): Elaborating entity "DE0_SOPC_clock_0" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "DE0_SOPC_clock_0_edge_to_pulse" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_edge_to_pulse:read_done_edge_to_pulse"
Info (12128): Elaborating entity "DE0_SOPC_clock_0_slave_FSM" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_slave_FSM:slave_FSM"
Info (12128): Elaborating entity "DE0_SOPC_clock_0_master_FSM" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_master_FSM:master_FSM"
Info (12128): Elaborating entity "DE0_SOPC_clock_0_bit_pipe" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_0:the_DE0_SOPC_clock_0|DE0_SOPC_clock_0_bit_pipe:endofpacket_bit_pipe"
Info (12128): Elaborating entity "DE0_SOPC_clock_1_in_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1_in_arbitrator:the_DE0_SOPC_clock_1_in"
Info (12128): Elaborating entity "DE0_SOPC_clock_1_out_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1_out_arbitrator:the_DE0_SOPC_clock_1_out"
Info (12128): Elaborating entity "DE0_SOPC_clock_1" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1"
Info (12128): Elaborating entity "DE0_SOPC_clock_1_edge_to_pulse" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|DE0_SOPC_clock_1_edge_to_pulse:read_done_edge_to_pulse"
Info (12128): Elaborating entity "DE0_SOPC_clock_1_slave_FSM" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|DE0_SOPC_clock_1_slave_FSM:slave_FSM"
Info (12128): Elaborating entity "DE0_SOPC_clock_1_master_FSM" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|DE0_SOPC_clock_1_master_FSM:master_FSM"
Info (12128): Elaborating entity "DE0_SOPC_clock_1_bit_pipe" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_1:the_DE0_SOPC_clock_1|DE0_SOPC_clock_1_bit_pipe:endofpacket_bit_pipe"
Info (12128): Elaborating entity "DE0_SOPC_clock_2_in_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2_in_arbitrator:the_DE0_SOPC_clock_2_in"
Info (12128): Elaborating entity "DE0_SOPC_clock_2_out_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2_out_arbitrator:the_DE0_SOPC_clock_2_out"
Info (12128): Elaborating entity "DE0_SOPC_clock_2" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2"
Info (12128): Elaborating entity "DE0_SOPC_clock_2_edge_to_pulse" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|DE0_SOPC_clock_2_edge_to_pulse:read_done_edge_to_pulse"
Info (12128): Elaborating entity "DE0_SOPC_clock_2_slave_FSM" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|DE0_SOPC_clock_2_slave_FSM:slave_FSM"
Info (12128): Elaborating entity "DE0_SOPC_clock_2_master_FSM" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|DE0_SOPC_clock_2_master_FSM:master_FSM"
Info (12128): Elaborating entity "DE0_SOPC_clock_2_bit_pipe" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_2:the_DE0_SOPC_clock_2|DE0_SOPC_clock_2_bit_pipe:endofpacket_bit_pipe"
Info (12128): Elaborating entity "DE0_SOPC_clock_3_in_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3_in_arbitrator:the_DE0_SOPC_clock_3_in"
Info (12128): Elaborating entity "DE0_SOPC_clock_3_out_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3_out_arbitrator:the_DE0_SOPC_clock_3_out"
Warning (12125): Using design file de0_sopc_clock_3.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project
    Info (12023): Found entity 1: DE0_SOPC_clock_3_edge_to_pulse
    Info (12023): Found entity 2: DE0_SOPC_clock_3_slave_FSM
    Info (12023): Found entity 3: DE0_SOPC_clock_3_master_FSM
    Info (12023): Found entity 4: DE0_SOPC_clock_3_bit_pipe
    Info (12023): Found entity 5: DE0_SOPC_clock_3
Info (12128): Elaborating entity "DE0_SOPC_clock_3" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3"
Info (12128): Elaborating entity "DE0_SOPC_clock_3_edge_to_pulse" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|DE0_SOPC_clock_3_edge_to_pulse:read_done_edge_to_pulse"
Info (12128): Elaborating entity "DE0_SOPC_clock_3_slave_FSM" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|DE0_SOPC_clock_3_slave_FSM:slave_FSM"
Info (12128): Elaborating entity "DE0_SOPC_clock_3_master_FSM" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|DE0_SOPC_clock_3_master_FSM:master_FSM"
Info (12128): Elaborating entity "DE0_SOPC_clock_3_bit_pipe" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|DE0_SOPC_clock_3_bit_pipe:endofpacket_bit_pipe"
Info (12128): Elaborating entity "DE0_SOPC_clock_4_in_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4_in_arbitrator:the_DE0_SOPC_clock_4_in"
Info (12128): Elaborating entity "DE0_SOPC_clock_4_out_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4_out_arbitrator:the_DE0_SOPC_clock_4_out"
Warning (12125): Using design file de0_sopc_clock_4.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project
    Info (12023): Found entity 1: DE0_SOPC_clock_4_edge_to_pulse
    Info (12023): Found entity 2: DE0_SOPC_clock_4_slave_FSM
    Info (12023): Found entity 3: DE0_SOPC_clock_4_master_FSM
    Info (12023): Found entity 4: DE0_SOPC_clock_4_bit_pipe
    Info (12023): Found entity 5: DE0_SOPC_clock_4
Info (12128): Elaborating entity "DE0_SOPC_clock_4" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4"
Info (12128): Elaborating entity "DE0_SOPC_clock_4_edge_to_pulse" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|DE0_SOPC_clock_4_edge_to_pulse:read_done_edge_to_pulse"
Info (12128): Elaborating entity "DE0_SOPC_clock_4_slave_FSM" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|DE0_SOPC_clock_4_slave_FSM:slave_FSM"
Info (12128): Elaborating entity "DE0_SOPC_clock_4_master_FSM" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|DE0_SOPC_clock_4_master_FSM:master_FSM"
Info (12128): Elaborating entity "DE0_SOPC_clock_4_bit_pipe" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|DE0_SOPC_clock_4_bit_pipe:endofpacket_bit_pipe"
Info (12128): Elaborating entity "DE0_SOPC_clock_5_in_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5_in_arbitrator:the_DE0_SOPC_clock_5_in"
Info (12128): Elaborating entity "DE0_SOPC_clock_5_out_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5_out_arbitrator:the_DE0_SOPC_clock_5_out"
Warning (12125): Using design file de0_sopc_clock_5.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project
    Info (12023): Found entity 1: DE0_SOPC_clock_5_edge_to_pulse
    Info (12023): Found entity 2: DE0_SOPC_clock_5_slave_FSM
    Info (12023): Found entity 3: DE0_SOPC_clock_5_master_FSM
    Info (12023): Found entity 4: DE0_SOPC_clock_5_bit_pipe
    Info (12023): Found entity 5: DE0_SOPC_clock_5
Info (12128): Elaborating entity "DE0_SOPC_clock_5" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5"
Info (12128): Elaborating entity "DE0_SOPC_clock_5_edge_to_pulse" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|DE0_SOPC_clock_5_edge_to_pulse:read_done_edge_to_pulse"
Info (12128): Elaborating entity "DE0_SOPC_clock_5_slave_FSM" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|DE0_SOPC_clock_5_slave_FSM:slave_FSM"
Info (12128): Elaborating entity "DE0_SOPC_clock_5_master_FSM" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|DE0_SOPC_clock_5_master_FSM:master_FSM"
Info (12128): Elaborating entity "DE0_SOPC_clock_5_bit_pipe" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|DE0_SOPC_clock_5_bit_pipe:endofpacket_bit_pipe"
Info (12128): Elaborating entity "DE0_SOPC_clock_6_in_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6_in_arbitrator:the_DE0_SOPC_clock_6_in"
Info (12128): Elaborating entity "DE0_SOPC_clock_6_out_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6_out_arbitrator:the_DE0_SOPC_clock_6_out"
Warning (12125): Using design file de0_sopc_clock_6.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project
    Info (12023): Found entity 1: DE0_SOPC_clock_6_edge_to_pulse
    Info (12023): Found entity 2: DE0_SOPC_clock_6_slave_FSM
    Info (12023): Found entity 3: DE0_SOPC_clock_6_master_FSM
    Info (12023): Found entity 4: DE0_SOPC_clock_6_bit_pipe
    Info (12023): Found entity 5: DE0_SOPC_clock_6
Info (12128): Elaborating entity "DE0_SOPC_clock_6" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6"
Info (12128): Elaborating entity "DE0_SOPC_clock_6_edge_to_pulse" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|DE0_SOPC_clock_6_edge_to_pulse:read_done_edge_to_pulse"
Info (12128): Elaborating entity "DE0_SOPC_clock_6_slave_FSM" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|DE0_SOPC_clock_6_slave_FSM:slave_FSM"
Info (12128): Elaborating entity "DE0_SOPC_clock_6_master_FSM" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|DE0_SOPC_clock_6_master_FSM:master_FSM"
Info (12128): Elaborating entity "DE0_SOPC_clock_6_bit_pipe" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|DE0_SOPC_clock_6_bit_pipe:endofpacket_bit_pipe"
Info (12128): Elaborating entity "DE0_SOPC_clock_7_in_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7_in_arbitrator:the_DE0_SOPC_clock_7_in"
Info (12128): Elaborating entity "DE0_SOPC_clock_7_out_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7_out_arbitrator:the_DE0_SOPC_clock_7_out"
Warning (12125): Using design file de0_sopc_clock_7.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project
    Info (12023): Found entity 1: DE0_SOPC_clock_7_edge_to_pulse
    Info (12023): Found entity 2: DE0_SOPC_clock_7_slave_FSM
    Info (12023): Found entity 3: DE0_SOPC_clock_7_master_FSM
    Info (12023): Found entity 4: DE0_SOPC_clock_7_bit_pipe
    Info (12023): Found entity 5: DE0_SOPC_clock_7
Info (12128): Elaborating entity "DE0_SOPC_clock_7" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7"
Info (12128): Elaborating entity "DE0_SOPC_clock_7_edge_to_pulse" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|DE0_SOPC_clock_7_edge_to_pulse:read_done_edge_to_pulse"
Info (12128): Elaborating entity "DE0_SOPC_clock_7_slave_FSM" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|DE0_SOPC_clock_7_slave_FSM:slave_FSM"
Info (12128): Elaborating entity "DE0_SOPC_clock_7_master_FSM" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|DE0_SOPC_clock_7_master_FSM:master_FSM"
Info (12128): Elaborating entity "DE0_SOPC_clock_7_bit_pipe" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|DE0_SOPC_clock_7_bit_pipe:endofpacket_bit_pipe"
Info (12128): Elaborating entity "DE0_SOPC_clock_8_in_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8_in_arbitrator:the_DE0_SOPC_clock_8_in"
Info (12128): Elaborating entity "DE0_SOPC_clock_8_out_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8_out_arbitrator:the_DE0_SOPC_clock_8_out"
Warning (12125): Using design file de0_sopc_clock_8.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project
    Info (12023): Found entity 1: DE0_SOPC_clock_8_edge_to_pulse
    Info (12023): Found entity 2: DE0_SOPC_clock_8_slave_FSM
    Info (12023): Found entity 3: DE0_SOPC_clock_8_master_FSM
    Info (12023): Found entity 4: DE0_SOPC_clock_8_bit_pipe
    Info (12023): Found entity 5: DE0_SOPC_clock_8
Info (12128): Elaborating entity "DE0_SOPC_clock_8" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8"
Info (12128): Elaborating entity "DE0_SOPC_clock_8_edge_to_pulse" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|DE0_SOPC_clock_8_edge_to_pulse:read_done_edge_to_pulse"
Info (12128): Elaborating entity "DE0_SOPC_clock_8_slave_FSM" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|DE0_SOPC_clock_8_slave_FSM:slave_FSM"
Info (12128): Elaborating entity "DE0_SOPC_clock_8_master_FSM" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|DE0_SOPC_clock_8_master_FSM:master_FSM"
Info (12128): Elaborating entity "DE0_SOPC_clock_8_bit_pipe" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|DE0_SOPC_clock_8_bit_pipe:endofpacket_bit_pipe"
Info (12128): Elaborating entity "altpll_0_pll_slave_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|altpll_0_pll_slave_arbitrator:the_altpll_0_pll_slave"
Info (12128): Elaborating entity "altpll_0" for hierarchy "DE0_SOPC:DE0_SOPC_inst|altpll_0:the_altpll_0"
Info (12128): Elaborating entity "altpll_0_stdsync_sv6" for hierarchy "DE0_SOPC:DE0_SOPC_inst|altpll_0:the_altpll_0|altpll_0_stdsync_sv6:stdsync2"
Info (12128): Elaborating entity "altpll_0_dffpipe_l2c" for hierarchy "DE0_SOPC:DE0_SOPC_inst|altpll_0:the_altpll_0|altpll_0_stdsync_sv6:stdsync2|altpll_0_dffpipe_l2c:dffpipe3"
Info (12128): Elaborating entity "altpll_0_altpll_trn2" for hierarchy "DE0_SOPC:DE0_SOPC_inst|altpll_0:the_altpll_0|altpll_0_altpll_trn2:sd1"
Info (12128): Elaborating entity "buttons_s1_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|buttons_s1_arbitrator:the_buttons_s1"
Info (12128): Elaborating entity "buttons" for hierarchy "DE0_SOPC:DE0_SOPC_inst|buttons:the_buttons"
Info (12128): Elaborating entity "clock_crossing_bridge_s1_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge_s1_arbitrator:the_clock_crossing_bridge_s1"
Info (12128): Elaborating entity "rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1_module" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge_s1_arbitrator:the_clock_crossing_bridge_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_bridge_s1"
Info (12128): Elaborating entity "clock_crossing_bridge_m1_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge_m1_arbitrator:the_clock_crossing_bridge_m1"
Info (12128): Elaborating entity "clock_crossing_bridge" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge"
Info (12128): Elaborating entity "clock_crossing_bridge_downstream_fifo" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo"
Info (12128): Elaborating entity "dcfifo" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo"
Info (12130): Elaborated megafunction instantiation "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo"
Info (12133): Instantiated megafunction "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "CYCLONEIII"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "52"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_4uf1.tdf
    Info (12023): Found entity 1: dcfifo_4uf1
Info (12128): Elaborating entity "dcfifo_4uf1" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_g47.tdf
    Info (12023): Found entity 1: a_graycounter_g47
Info (12128): Elaborating entity "a_graycounter_g47" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|a_graycounter_g47:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_cic.tdf
    Info (12023): Found entity 1: a_graycounter_cic
Info (12128): Elaborating entity "a_graycounter_cic" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|a_graycounter_cic:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bi31.tdf
    Info (12023): Found entity 1: altsyncram_bi31
Info (12128): Elaborating entity "altsyncram_bi31" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|altsyncram_bi31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ekd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ekd
Info (12128): Elaborating entity "alt_synch_pipe_ekd" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf
    Info (12023): Found entity 1: dffpipe_dd9
Info (12128): Elaborating entity "dffpipe_dd9" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|alt_synch_pipe_ekd:rs_dgwp|dffpipe_dd9:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_fkd
Info (12128): Elaborating entity "alt_synch_pipe_fkd" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf
    Info (12023): Found entity 1: dffpipe_ed9
Info (12128): Elaborating entity "dffpipe_ed9" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe15"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_056.tdf
    Info (12023): Found entity 1: cmpr_056
Info (12128): Elaborating entity "cmpr_056" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|cmpr_056:rdempty_eq_comp1_lsb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_v46.tdf
    Info (12023): Found entity 1: cmpr_v46
Info (12128): Elaborating entity "cmpr_v46" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|cmpr_v46:rdempty_eq_comp1_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_a18.tdf
    Info (12023): Found entity 1: mux_a18
Info (12128): Elaborating entity "mux_a18" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux"
Info (12128): Elaborating entity "clock_crossing_bridge_upstream_fifo" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo"
Info (12128): Elaborating entity "dcfifo" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo"
Info (12130): Elaborated megafunction instantiation "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo"
Info (12133): Instantiated megafunction "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "CYCLONEIII"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "33"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_u1g1.tdf
    Info (12023): Found entity 1: dcfifo_u1g1
Info (12128): Elaborating entity "dcfifo_u1g1" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_jfb.tdf
    Info (12023): Found entity 1: a_gray2bin_jfb
Info (12128): Elaborating entity "a_gray2bin_jfb" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_gray2bin_jfb:wrptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_i47.tdf
    Info (12023): Found entity 1: a_graycounter_i47
Info (12128): Elaborating entity "a_graycounter_i47" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_eic.tdf
    Info (12023): Found entity 1: a_graycounter_eic
Info (12128): Elaborating entity "a_graycounter_eic" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_eic:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_di31.tdf
    Info (12023): Found entity 1: altsyncram_di31
Info (12128): Elaborating entity "altsyncram_di31" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_gkd
Info (12128): Elaborating entity "alt_synch_pipe_gkd" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf
    Info (12023): Found entity 1: dffpipe_fd9
Info (12128): Elaborating entity "dffpipe_fd9" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_gd9:ws_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_hkd
Info (12128): Elaborating entity "alt_synch_pipe_hkd" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_hd9:dffpipe16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_156.tdf
    Info (12023): Found entity 1: cmpr_156
Info (12128): Elaborating entity "cmpr_156" for hierarchy "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_156:rdempty_eq_comp1_lsb"
Info (12128): Elaborating entity "cpu_jtag_debug_module_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module"
Info (12128): Elaborating entity "cpu_custom_instruction_master_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_custom_instruction_master_arbitrator:the_cpu_custom_instruction_master"
Info (12128): Elaborating entity "cpu_data_master_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master"
Info (12128): Elaborating entity "buttons_s1_irq_from_sa_clock_crossing_cpu_data_master_module" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|buttons_s1_irq_from_sa_clock_crossing_cpu_data_master_module:buttons_s1_irq_from_sa_clock_crossing_cpu_data_master"
Info (12128): Elaborating entity "port_a_s1_irq_from_sa_clock_crossing_cpu_data_master_module" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|port_a_s1_irq_from_sa_clock_crossing_cpu_data_master_module:port_a_s1_irq_from_sa_clock_crossing_cpu_data_master"
Info (12128): Elaborating entity "profile_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|profile_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:profile_timer_s1_irq_from_sa_clock_crossing_cpu_data_master"
Info (12128): Elaborating entity "switches_s1_irq_from_sa_clock_crossing_cpu_data_master_module" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|switches_s1_irq_from_sa_clock_crossing_cpu_data_master_module:switches_s1_irq_from_sa_clock_crossing_cpu_data_master"
Info (12128): Elaborating entity "timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:timer_s1_irq_from_sa_clock_crossing_cpu_data_master"
Info (12128): Elaborating entity "uart_s1_irq_from_sa_clock_crossing_cpu_data_master_module" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|uart_s1_irq_from_sa_clock_crossing_cpu_data_master_module:uart_s1_irq_from_sa_clock_crossing_cpu_data_master"
Info (12128): Elaborating entity "user_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|user_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:user_timer_s1_irq_from_sa_clock_crossing_cpu_data_master"
Info (12128): Elaborating entity "cpu_instruction_master_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master"
Info (12128): Elaborating entity "cpu" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu"
Info (12128): Elaborating entity "cpu_test_bench" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench"
Info (12128): Elaborating entity "cpu_register_bank_a_module" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cpu_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p9f1.tdf
    Info (12023): Found entity 1: altsyncram_p9f1
Info (12128): Elaborating entity "altsyncram_p9f1" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_p9f1:auto_generated"
Info (12128): Elaborating entity "cpu_register_bank_b_module" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cpu_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q9f1.tdf
    Info (12023): Found entity 1: altsyncram_q9f1
Info (12128): Elaborating entity "altsyncram_q9f1" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_q9f1:auto_generated"
Info (12128): Elaborating entity "cpu_nios2_oci" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci"
Info (12128): Elaborating entity "cpu_nios2_oci_debug" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug"
Info (12128): Elaborating entity "cpu_nios2_ocimem" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem"
Info (12128): Elaborating entity "cpu_ociram_lpm_dram_bdp_component_module" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = "cpu_ociram_default_contents.mif"
    Info (12134): Parameter "intended_device_family" = "CYCLONEIII"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6472.tdf
    Info (12023): Found entity 1: altsyncram_6472
Info (12128): Elaborating entity "altsyncram_6472" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6472:auto_generated"
Info (12128): Elaborating entity "cpu_nios2_avalon_reg" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg"
Info (12128): Elaborating entity "cpu_nios2_oci_break" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break"
Info (12128): Elaborating entity "cpu_nios2_oci_xbrk" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk"
Info (12128): Elaborating entity "cpu_nios2_oci_dbrk" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk"
Info (12128): Elaborating entity "cpu_nios2_oci_itrace" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace"
Info (12128): Elaborating entity "cpu_nios2_oci_dtrace" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace"
Info (12128): Elaborating entity "cpu_nios2_oci_td_mode" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "cpu_nios2_oci_fifo" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo"
Info (12128): Elaborating entity "cpu_nios2_oci_compute_tm_count" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count"
Info (12128): Elaborating entity "cpu_nios2_oci_fifowp_inc" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp"
Info (12128): Elaborating entity "cpu_nios2_oci_fifocount_inc" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount"
Info (12128): Elaborating entity "cpu_oci_test_bench" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_oci_test_bench:the_cpu_oci_test_bench"
Info (12128): Elaborating entity "cpu_nios2_oci_pib" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib"
Info (12128): Elaborating entity "cpu_nios2_oci_im" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im"
Info (12128): Elaborating entity "cpu_traceram_lpm_dram_bdp_component_module" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "CYCLONEIII"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "36"
    Info (12134): Parameter "width_b" = "36"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n802.tdf
    Info (12023): Found entity 1: altsyncram_n802
Info (12128): Elaborating entity "altsyncram_n802" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated"
Info (12128): Elaborating entity "cpu_jtag_debug_module_wrapper" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "cpu_jtag_debug_module_tck" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck"
Info (12128): Elaborating entity "cpu_jtag_debug_module_sysclk" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
Info (12128): Elaborating entity "cpu_altera_nios_custom_instr_floating_point_inst_s1_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst_s1_arbitrator:the_cpu_altera_nios_custom_instr_floating_point_inst_s1"
Info (12128): Elaborating entity "cpu_altera_nios_custom_instr_floating_point_inst" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst"
Info (12128): Elaborating entity "fpoint_wrapper" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst"
Info (12128): Elaborating entity "fpoint_qsys" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance"
Info (12128): Elaborating entity "fpoint_qsys_mult_single" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder"
Info (12130): Elaborated megafunction instantiation "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder"
Info (12133): Instantiated megafunction "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder" with the following parameter:
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_omd.tdf
    Info (12023): Found entity 1: add_sub_omd
Info (12128): Elaborating entity "add_sub_omd" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_omd:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_adj_adder"
Info (12130): Elaborated megafunction instantiation "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_adj_adder"
Info (12133): Instantiated megafunction "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_adj_adder" with the following parameter:
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_47c.tdf
    Info (12023): Found entity 1: add_sub_47c
Info (12128): Elaborating entity "add_sub_47c" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_adj_adder|add_sub_47c:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_bias_subtr"
Info (12130): Elaborated megafunction instantiation "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_bias_subtr"
Info (12133): Instantiated megafunction "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_bias_subtr" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_njg.tdf
    Info (12023): Found entity 1: add_sub_njg
Info (12128): Elaborating entity "add_sub_njg" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_bias_subtr|add_sub_njg:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:man_round_adder"
Info (12130): Elaborated megafunction instantiation "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:man_round_adder"
Info (12133): Instantiated megafunction "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:man_round_adder" with the following parameter:
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "25"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_gsb.tdf
    Info (12023): Found entity 1: add_sub_gsb
Info (12128): Elaborating entity "add_sub_gsb" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_add_sub:man_round_adder|add_sub_gsb:auto_generated"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult"
Info (12130): Elaborated megafunction instantiation "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult"
Info (12133): Instantiated megafunction "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult" with the following parameter:
    Info (12134): Parameter "lpm_pipeline" = "5"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_widtha" = "24"
    Info (12134): Parameter "lpm_widthb" = "24"
    Info (12134): Parameter "lpm_widthp" = "48"
    Info (12134): Parameter "lpm_widths" = "1"
    Info (12134): Parameter "lpm_type" = "lpm_mult"
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_eit.tdf
    Info (12023): Found entity 1: mult_eit
Info (12128): Elaborating entity "mult_eit" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_eit:auto_generated"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altbarrel_shift_fjg" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altbarrel_shift_44e" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_9u8" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_aja" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_q0b" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_l0b" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_i0b" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10|fpoint_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11|fpoint_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_qha" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_lha" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9|fpoint_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_iha" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9|fpoint_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15|fpoint_qsys_addsub_single_altpriority_encoder_iha:altpriority_encoder17"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_a2b" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_tma" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_u5b" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_e4b" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_94b" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_64b" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|fpoint_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25|fpoint_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_uma" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_ela" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_9la" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30|fpoint_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32"
Info (12128): Elaborating entity "fpoint_qsys_addsub_single_altpriority_encoder_6la" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|fpoint_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22|fpoint_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30|fpoint_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32|fpoint_qsys_addsub_single_altpriority_encoder_6la:altpriority_encoder34"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1"
Info (12130): Elaborated megafunction instantiation "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1"
Info (12133): Instantiated megafunction "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8sh.tdf
    Info (12023): Found entity 1: add_sub_8sh
Info (12128): Elaborating entity "add_sub_8sh" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1|add_sub_8sh:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3"
Info (12130): Elaborated megafunction instantiation "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3"
Info (12133): Instantiated megafunction "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_uue.tdf
    Info (12023): Found entity 1: add_sub_uue
Info (12128): Elaborating entity "add_sub_uue" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3|add_sub_uue:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4"
Info (12130): Elaborated megafunction instantiation "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4"
Info (12133): Instantiated megafunction "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_0ue.tdf
    Info (12023): Found entity 1: add_sub_0ue
Info (12128): Elaborating entity "add_sub_0ue" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4|add_sub_0ue:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5"
Info (12130): Elaborated megafunction instantiation "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5"
Info (12133): Instantiated megafunction "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7rh.tdf
    Info (12023): Found entity 1: add_sub_7rh
Info (12128): Elaborating entity "add_sub_7rh" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5|add_sub_7rh:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower"
Info (12130): Elaborated megafunction instantiation "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower"
Info (12133): Instantiated megafunction "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower" with the following parameter:
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "14"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7kh.tdf
    Info (12023): Found entity 1: add_sub_7kh
Info (12128): Elaborating entity "add_sub_7kh" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower|add_sub_7kh:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0"
Info (12130): Elaborated megafunction instantiation "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0"
Info (12133): Instantiated megafunction "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0" with the following parameter:
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "14"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_c5h.tdf
    Info (12023): Found entity 1: add_sub_c5h
Info (12128): Elaborating entity "add_sub_c5h" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0|add_sub_c5h:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1"
Info (12130): Elaborated megafunction instantiation "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1"
Info (12133): Instantiated megafunction "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1" with the following parameter:
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "14"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower"
Info (12130): Elaborated megafunction instantiation "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower"
Info (12133): Instantiated megafunction "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "13"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_6ef.tdf
    Info (12023): Found entity 1: add_sub_6ef
Info (12128): Elaborating entity "add_sub_6ef" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_6ef:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1"
Info (12130): Elaborated megafunction instantiation "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1"
Info (12133): Instantiated megafunction "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "13"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_fmf.tdf
    Info (12023): Found entity 1: add_sub_fmf
Info (12128): Elaborating entity "add_sub_fmf" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_fmf:auto_generated"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator"
Info (12130): Elaborated megafunction instantiation "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator"
Info (12133): Instantiated megafunction "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator" with the following parameter:
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_jdg.tdf
    Info (12023): Found entity 1: cmpr_jdg
Info (12128): Elaborating entity "cmpr_jdg" for hierarchy "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator|cmpr_jdg:auto_generated"
Info (12128): Elaborating entity "jtag_uart_avalon_jtag_slave_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"
Info (12128): Elaborating entity "jtag_uart" for hierarchy "DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart"
Info (12128): Elaborating entity "jtag_uart_scfifo_w" for hierarchy "DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_aq21.tdf
    Info (12023): Found entity 1: scfifo_aq21
Info (12128): Elaborating entity "scfifo_aq21" for hierarchy "DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_h031.tdf
    Info (12023): Found entity 1: a_dpfifo_h031
Info (12128): Elaborating entity "a_dpfifo_h031" for hierarchy "DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4n7.tdf
    Info (12023): Found entity 1: cntr_4n7
Info (12128): Elaborating entity "cntr_4n7" for hierarchy "DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_ek21.tdf
    Info (12023): Found entity 1: dpram_ek21
Info (12128): Elaborating entity "dpram_ek21" for hierarchy "DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i0m1.tdf
    Info (12023): Found entity 1: altsyncram_i0m1
Info (12128): Elaborating entity "altsyncram_i0m1" for hierarchy "DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_omb.tdf
    Info (12023): Found entity 1: cntr_omb
Info (12128): Elaborating entity "cntr_omb" for hierarchy "DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count"
Info (12128): Elaborating entity "jtag_uart_scfifo_r" for hierarchy "DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "DE0_SOPC:DE0_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "key_out_s1_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|key_out_s1_arbitrator:the_key_out_s1"
Warning (12125): Using design file key_out.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: key_out
Info (12128): Elaborating entity "key_out" for hierarchy "DE0_SOPC:DE0_SOPC_inst|key_out:the_key_out"
Info (12128): Elaborating entity "lcd_control_slave_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|lcd_control_slave_arbitrator:the_lcd_control_slave"
Info (12128): Elaborating entity "lcd" for hierarchy "DE0_SOPC:DE0_SOPC_inst|lcd:the_lcd"
Info (12128): Elaborating entity "lcd_light_s1_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|lcd_light_s1_arbitrator:the_lcd_light_s1"
Info (12128): Elaborating entity "lcd_light" for hierarchy "DE0_SOPC:DE0_SOPC_inst|lcd_light:the_lcd_light"
Info (12128): Elaborating entity "leds_s1_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|leds_s1_arbitrator:the_leds_s1"
Info (12128): Elaborating entity "leds" for hierarchy "DE0_SOPC:DE0_SOPC_inst|leds:the_leds"
Info (12128): Elaborating entity "my_pwm_0_avalon_slave_0_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|my_pwm_0_avalon_slave_0_arbitrator:the_my_pwm_0_avalon_slave_0"
Info (12128): Elaborating entity "my_pwm_0" for hierarchy "DE0_SOPC:DE0_SOPC_inst|my_pwm_0:the_my_pwm_0"
Info (12128): Elaborating entity "my_pwm" for hierarchy "DE0_SOPC:DE0_SOPC_inst|my_pwm_0:the_my_pwm_0|my_pwm:my_pwm_0"
Info (12128): Elaborating entity "my_pwm_1_avalon_slave_0_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|my_pwm_1_avalon_slave_0_arbitrator:the_my_pwm_1_avalon_slave_0"
Info (12128): Elaborating entity "my_pwm_1" for hierarchy "DE0_SOPC:DE0_SOPC_inst|my_pwm_1:the_my_pwm_1"
Info (12128): Elaborating entity "my_pwm_2_avalon_slave_0_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|my_pwm_2_avalon_slave_0_arbitrator:the_my_pwm_2_avalon_slave_0"
Info (12128): Elaborating entity "my_pwm_2" for hierarchy "DE0_SOPC:DE0_SOPC_inst|my_pwm_2:the_my_pwm_2"
Info (12128): Elaborating entity "my_pwm_3_avalon_slave_0_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|my_pwm_3_avalon_slave_0_arbitrator:the_my_pwm_3_avalon_slave_0"
Info (12128): Elaborating entity "my_pwm_3" for hierarchy "DE0_SOPC:DE0_SOPC_inst|my_pwm_3:the_my_pwm_3"
Info (12128): Elaborating entity "my_pwm_4_avalon_slave_0_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|my_pwm_4_avalon_slave_0_arbitrator:the_my_pwm_4_avalon_slave_0"
Info (12128): Elaborating entity "my_pwm_4" for hierarchy "DE0_SOPC:DE0_SOPC_inst|my_pwm_4:the_my_pwm_4"
Info (12128): Elaborating entity "my_pwm_5_avalon_slave_0_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|my_pwm_5_avalon_slave_0_arbitrator:the_my_pwm_5_avalon_slave_0"
Info (12128): Elaborating entity "my_pwm_5" for hierarchy "DE0_SOPC:DE0_SOPC_inst|my_pwm_5:the_my_pwm_5"
Info (12128): Elaborating entity "onchip_mem_s1_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1"
Info (12128): Elaborating entity "onchip_mem" for hierarchy "DE0_SOPC:DE0_SOPC_inst|onchip_mem:the_onchip_mem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE0_SOPC:DE0_SOPC_inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "DE0_SOPC:DE0_SOPC_inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "DE0_SOPC:DE0_SOPC_inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "onchip_mem.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "7680"
    Info (12134): Parameter "numwords_a" = "7680"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_smb1.tdf
    Info (12023): Found entity 1: altsyncram_smb1
Info (12128): Elaborating entity "altsyncram_smb1" for hierarchy "DE0_SOPC:DE0_SOPC_inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_smb1:auto_generated"
Info (12128): Elaborating entity "port_a_s1_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|port_a_s1_arbitrator:the_port_a_s1"
Info (12128): Elaborating entity "port_a" for hierarchy "DE0_SOPC:DE0_SOPC_inst|port_a:the_port_a"
Info (12128): Elaborating entity "profile_timer_s1_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|profile_timer_s1_arbitrator:the_profile_timer_s1"
Info (12128): Elaborating entity "profile_timer" for hierarchy "DE0_SOPC:DE0_SOPC_inst|profile_timer:the_profile_timer"
Info (12128): Elaborating entity "sd_clk_s1_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|sd_clk_s1_arbitrator:the_sd_clk_s1"
Info (12128): Elaborating entity "sd_clk" for hierarchy "DE0_SOPC:DE0_SOPC_inst|sd_clk:the_sd_clk"
Info (12128): Elaborating entity "sd_cmd_s1_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|sd_cmd_s1_arbitrator:the_sd_cmd_s1"
Info (12128): Elaborating entity "sd_cmd" for hierarchy "DE0_SOPC:DE0_SOPC_inst|sd_cmd:the_sd_cmd"
Info (12128): Elaborating entity "sd_dat_s1_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|sd_dat_s1_arbitrator:the_sd_dat_s1"
Info (12128): Elaborating entity "sd_dat" for hierarchy "DE0_SOPC:DE0_SOPC_inst|sd_dat:the_sd_dat"
Info (12128): Elaborating entity "sd_wp_n_s1_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|sd_wp_n_s1_arbitrator:the_sd_wp_n_s1"
Info (12128): Elaborating entity "sd_wp_n" for hierarchy "DE0_SOPC:DE0_SOPC_inst|sd_wp_n:the_sd_wp_n"
Info (12128): Elaborating entity "sdram_s1_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1"
Info (12128): Elaborating entity "rdv_fifo_for_DE0_SOPC_clock_0_out_to_sdram_s1_module" for hierarchy "DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_DE0_SOPC_clock_0_out_to_sdram_s1_module:rdv_fifo_for_DE0_SOPC_clock_0_out_to_sdram_s1"
Info (12128): Elaborating entity "rdv_fifo_for_DE0_SOPC_clock_1_out_to_sdram_s1_module" for hierarchy "DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_DE0_SOPC_clock_1_out_to_sdram_s1_module:rdv_fifo_for_DE0_SOPC_clock_1_out_to_sdram_s1"
Info (12128): Elaborating entity "sdram" for hierarchy "DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram"
Info (12128): Elaborating entity "sdram_input_efifo_module" for hierarchy "DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module"
Info (12128): Elaborating entity "seg7_s1_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|seg7_s1_arbitrator:the_seg7_s1"
Info (12128): Elaborating entity "seg7" for hierarchy "DE0_SOPC:DE0_SOPC_inst|seg7:the_seg7"
Info (12128): Elaborating entity "switches_s1_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|switches_s1_arbitrator:the_switches_s1"
Info (12128): Elaborating entity "switches" for hierarchy "DE0_SOPC:DE0_SOPC_inst|switches:the_switches"
Info (12128): Elaborating entity "sysid_control_slave_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|sysid_control_slave_arbitrator:the_sysid_control_slave"
Info (12128): Elaborating entity "sysid" for hierarchy "DE0_SOPC:DE0_SOPC_inst|sysid:the_sysid"
Info (12128): Elaborating entity "timer_s1_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|timer_s1_arbitrator:the_timer_s1"
Info (12128): Elaborating entity "timer" for hierarchy "DE0_SOPC:DE0_SOPC_inst|timer:the_timer"
Info (12128): Elaborating entity "tristate_bridge_avalon_slave_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|tristate_bridge_avalon_slave_arbitrator:the_tristate_bridge_avalon_slave"
Info (12128): Elaborating entity "uart_s1_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|uart_s1_arbitrator:the_uart_s1"
Info (12128): Elaborating entity "uart" for hierarchy "DE0_SOPC:DE0_SOPC_inst|uart:the_uart"
Info (12128): Elaborating entity "uart_tx" for hierarchy "DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_tx:the_uart_tx"
Info (12128): Elaborating entity "uart_rx" for hierarchy "DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_rx:the_uart_rx"
Info (12128): Elaborating entity "uart_rx_stimulus_source" for hierarchy "DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_rx:the_uart_rx|uart_rx_stimulus_source:the_uart_rx_stimulus_source"
Info (12128): Elaborating entity "uart_regs" for hierarchy "DE0_SOPC:DE0_SOPC_inst|uart:the_uart|uart_regs:the_uart_regs"
Info (12128): Elaborating entity "user_timer_s1_arbitrator" for hierarchy "DE0_SOPC:DE0_SOPC_inst|user_timer_s1_arbitrator:the_user_timer_s1"
Info (12128): Elaborating entity "user_timer" for hierarchy "DE0_SOPC:DE0_SOPC_inst|user_timer:the_user_timer"
Info (12128): Elaborating entity "DE0_SOPC_reset_pll_cpu_domain_synch_module" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_cpu_domain_synch_module:DE0_SOPC_reset_pll_cpu_domain_synch"
Info (12128): Elaborating entity "DE0_SOPC_reset_pll_io_domain_synch_module" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_io_domain_synch_module:DE0_SOPC_reset_pll_io_domain_synch"
Info (12128): Elaborating entity "DE0_SOPC_reset_clk_domain_synch_module" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_clk_domain_synch_module:DE0_SOPC_reset_clk_domain_synch"
Info (12128): Elaborating entity "DE0_SOPC_reset_pll_sdram_domain_synch_module" for hierarchy "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_reset_pll_sdram_domain_synch_module:DE0_SOPC_reset_pll_sdram_domain_synch"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[32]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[33]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[34]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[35]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|altsyncram_bi31:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|altsyncram_bi31:fifo_ram|q_b[2]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|altsyncram_bi31:fifo_ram|q_b[3]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|altsyncram_bi31:fifo_ram|q_b[8]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|altsyncram_bi31:fifo_ram|q_b[9]"
        Warning (14320): Synthesized away node "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_4uf1:auto_generated|altsyncram_bi31:fifo_ram|q_b[10]"
Info (13014): Ignored 158 buffer(s)
    Info (13019): Ignored 158 SOFT buffer(s)
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe31_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 49
Info (12130): Elaborated megafunction instantiation "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0"
Info (12133): Instantiated megafunction "DE0_SOPC:DE0_SOPC_inst|cpu_altera_nios_custom_instr_floating_point_inst:the_cpu_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_altera_nios_custom_instr_floating_point_inst|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|altshift_taps:man_res_is_not_zero_dffe31_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "49"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_o4n.tdf
    Info (12023): Found entity 1: shift_taps_o4n
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4861.tdf
    Info (12023): Found entity 1: altsyncram_4861
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_p2e.tdf
    Info (12023): Found entity 1: add_sub_p2e
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tnf.tdf
    Info (12023): Found entity 1: cntr_tnf
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ffc.tdf
    Info (12023): Found entity 1: cmpr_ffc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g7h.tdf
    Info (12023): Found entity 1: cntr_g7h
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (13005): Duplicate registers merged to single register
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "UART_CTS" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at VCC
    Warning (13410): Pin "FL_WP_N" is stuck at VCC
    Warning (13410): Pin "FL_BYTE_N" is stuck at VCC
    Warning (13410): Pin "GPIO1_CLKOUT[0]" is stuck at GND
    Warning (13410): Pin "GPIO1_CLKOUT[1]" is stuck at GND
Info (17049): 99 registers lost all their fanouts during netlist optimizations. The first 99 are displayed below.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[9]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[10]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[11]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[34]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[33]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[32]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[35]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|DE0_SOPC_clock_8_bit_pipe:endofpacket_bit_pipe|data_out" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_8:the_DE0_SOPC_clock_8|DE0_SOPC_clock_8_bit_pipe:endofpacket_bit_pipe|data_in_d1" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|DE0_SOPC_clock_7_bit_pipe:endofpacket_bit_pipe|data_out" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_7:the_DE0_SOPC_clock_7|DE0_SOPC_clock_7_bit_pipe:endofpacket_bit_pipe|data_in_d1" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|DE0_SOPC_clock_6_bit_pipe:endofpacket_bit_pipe|data_out" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_6:the_DE0_SOPC_clock_6|DE0_SOPC_clock_6_bit_pipe:endofpacket_bit_pipe|data_in_d1" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|DE0_SOPC_clock_5_bit_pipe:endofpacket_bit_pipe|data_out" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_5:the_DE0_SOPC_clock_5|DE0_SOPC_clock_5_bit_pipe:endofpacket_bit_pipe|data_in_d1" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|DE0_SOPC_clock_4_bit_pipe:endofpacket_bit_pipe|data_out" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_4:the_DE0_SOPC_clock_4|DE0_SOPC_clock_4_bit_pipe:endofpacket_bit_pipe|data_in_d1" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|DE0_SOPC_clock_3_bit_pipe:endofpacket_bit_pipe|data_out" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|DE0_SOPC_clock_3:the_DE0_SOPC_clock_3|DE0_SOPC_clock_3_bit_pipe:endofpacket_bit_pipe|data_in_d1" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[11]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[10]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[9]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_gd9:ws_bwp|dffe15a[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|clock_crossing_bridge:the_clock_crossing_bridge|clock_crossing_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_gd9:ws_brp|dffe15a[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|d1_reasons_to_wait" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_share_counter" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|last_cycle_DE0_SOPC_clock_1_out_granted_slave_sdram_s1" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|last_cycle_DE0_SOPC_clock_0_out_granted_slave_sdram_s1" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_saved_chosen_master_vector[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_reg_firsttransfer" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_arb_share_counter[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|last_cycle_cpu_instruction_master_granted_slave_onchip_mem_s1" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|last_cycle_cpu_data_master_granted_slave_onchip_mem_s1" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_reg_firsttransfer" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_saved_chosen_master_vector[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_reg_firsttransfer" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_saved_chosen_master_vector[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_saved_chosen_master_vector[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_next~9" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_next~10" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_next~13" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_next~14" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|m_next~16" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_next~4" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_next~5" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_next~6" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_state~14" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_state~15" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|sdram:the_sdram|i_state~16" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~3" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~4" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~5" lost all its fanouts during netlist optimizations.
    Info (17050): Register "DE0_SOPC:DE0_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.101" lost all its fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (144001): Generated suppressed messages file C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/DE0_TOP.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding node "DE0_SOPC:DE0_SOPC_inst|altpll_0:the_altpll_0|altpll_0_altpll_trn2:sd1|pll7"
Warning (15899): PLL "DE0_SOPC:DE0_SOPC_inst|altpll_0:the_altpll_0|altpll_0_altpll_trn2:sd1|pll7" has parameters clk3_multiply_by and clk3_divide_by specified but port CLK[3] is not connected
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_50_2"
    Warning (15610): No output dependent on input pin "UART_RTS"
    Warning (15610): No output dependent on input pin "FL_RY"
    Warning (15610): No output dependent on input pin "GPIO1_CLKIN[0]"
    Warning (15610): No output dependent on input pin "GPIO1_CLKIN[1]"
Info (21057): Implemented 8763 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 24 input pins
    Info (21059): Implemented 113 output pins
    Info (21060): Implemented 50 bidirectional pins
    Info (21061): Implemented 8296 logic cells
    Info (21064): Implemented 271 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 7 DSP elements
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 106 warnings
    Info: Peak virtual memory: 417 megabytes
    Info: Processing ended: Tue Feb 11 20:40:08 2014
    Info: Elapsed time: 00:00:50
    Info: Total CPU time (on all processors): 00:00:50


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Queron/Altera_Systems_Labs/EDM_Standard/DE0_TOP.map.smsg.


