-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
-- Date        : Wed May 13 23:13:19 2020
-- Host        : ARTIFANK-PC running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ blk_mem_gen_1_sim_netlist.vhdl
-- Design      : blk_mem_gen_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ena,
      I1 => addra(0),
      I2 => addra(1),
      O => ena_array(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(1),
      I1 => addra(0),
      I2 => ena,
      O => ena_array(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(0),
      I1 => ena,
      I2 => addra(1),
      O => ena_array(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    DOPADOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\douta[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(7),
      I1 => \douta[10]\(7),
      I2 => \douta[10]_0\(7),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_1\(7),
      O => douta(7)
    );
\douta[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOPADOP(0),
      I1 => \douta[11]\(0),
      I2 => \douta[11]_0\(0),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[11]_1\(0),
      O => douta(8)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(0),
      I1 => \douta[10]\(0),
      I2 => \douta[10]_0\(0),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_1\(0),
      O => douta(0)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(1),
      I1 => \douta[10]\(1),
      I2 => \douta[10]_0\(1),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_1\(1),
      O => douta(1)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(2),
      I1 => \douta[10]\(2),
      I2 => \douta[10]_0\(2),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_1\(2),
      O => douta(2)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(3),
      I1 => \douta[10]\(3),
      I2 => \douta[10]_0\(3),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_1\(3),
      O => douta(3)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(4),
      I1 => \douta[10]\(4),
      I2 => \douta[10]_0\(4),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_1\(4),
      O => douta(4)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(5),
      I1 => \douta[10]\(5),
      I2 => \douta[10]_0\(5),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_1\(5),
      O => douta(5)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(6),
      I1 => \douta[10]\(6),
      I2 => \douta[10]_0\(6),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_1\(6),
      O => douta(6)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1FFFFFFFFFFE655B3B20C7FFFFFC070C1FFFFFFFFFFFFFFFB00001FFFFFC0780",
      INIT_01 => X"1FFFFFFFFFFE6F1EFF7F1FFFE0B07CFC1FFFFFFFFFFE6F5DFC7F5FFFFFE03E3C",
      INIT_02 => X"1FFFFFFFFFFE6F1F6F631FF00001E3FC1FFFFFFFFFFE671F7F7B1FFC000071FC",
      INIT_03 => X"1FFFFFFFFFFE7F1EEFB33E001FFF8FFC1FFFFFFFFFFE7F1EEE3F3F800007C7FC",
      INIT_04 => X"0FFFFFFFFFFE771DD7E338007FC07FFC07FFFFFFFFFE771CFE0B3C007FFE1FFC",
      INIT_05 => X"1FFFFFFFFFFF90A230372007F81FFFFC03FFFFFFFFFF90E018E4F0007F07FFFC",
      INIT_06 => X"1FF9FFFFFFFE000001FF407FE0FFFFFC1C0FFFFFFFFE000000FFC03FF0FFFFFC",
      INIT_07 => X"01F9FFFFFFFFC00007FF80FC07FFFFFC107BFFFFFFFE000007FF00FF07FFFFFC",
      INIT_08 => X"000F3FFFFFFFE00607FC01FC00BFFFFC000E3FFFFFFF800007FE01F807FFFFFC",
      INIT_09 => X"000F1FFFFFFFF800463E00FFFFE0FFFC00071FFFFFFFFBF7C1FC01FF0001FFFC",
      INIT_0A => X"00F800FFFFFC7FFC3FC6000000FE00FC001E07FFFFFF8FF86F8C000B9FF83FFC",
      INIT_0B => X"002000000002001E000DA3FE600FE0080CC00007FFF1E07C01F3C00000FF0000",
      INIT_0C => X"180000000018003F0FE19BC7FBD01F1C0C320000000C003F070103FFF801FFFC",
      INIT_0D => X"038107001FF81C1F07F8CA90007E00000000000BBFD8001F1FF1D68077FC0800",
      INIT_0E => X"03FFFFFC07F0003FC1F82F88000FFC0001FFFFE007F0183F9BFC4880002FFFFC",
      INIT_0F => X"1FFFFFFFFBFE07FFF2FC26F403FE00001FFFFFF807F800FFEFFCBE1090FF0000",
      INIT_10 => X"1FFFFFFFF9FFE00003C2EDE713F300101FFFFFFFFDFFADC1FCE0C8F413F90000",
      INIT_11 => X"0BFFFFF89BFFF0001FF0321773FD90000FFFFFFCFBFFF00003E3DF0F43FB8000",
      INIT_12 => X"0FFFFFFAFBFFE0001FF0093EFBFF302C1FFFFFF4DBFFE0001FF0195F7BFE0000",
      INIT_13 => X"1FFFFFFFEFFFFE000179819CFDFFFFFC1FFFFFF7FFFFE2000578053EFBFFFC3C",
      INIT_14 => X"1FFFFFFFDFFFE1FFF87FFB00FD7FFFFC1FFFFFFFEFFF800000F9F380FDFFFFFC",
      INIT_15 => X"1FFFFFFFDFFE83E1BF3FFCC0FC3FFFFC1FFFFFFFDFDFC3FFFE7FF900FC3FFFFC",
      INIT_16 => X"1FFFFFFFDFE0860007BFF983B61FFFFC1FFFFFFFDFFC03000FBFF843FE1FFFFC",
      INIT_17 => X"1FFFFFFFE7E00600019FF0838601FFFC1FFFFFFFEFE0860003BFF8C38603FFFC",
      INIT_18 => X"1FFFFFFFF9780600009FF0008200040C1FFFFFFFFCF00600009FF80182000FFC",
      INIT_19 => X"1FFFFFFFFFB803FE0187F001800000001FFFFFFFFBFC0600008FE00082000000",
      INIT_1A => X"1FFFFFFFFFDE03F83F07201F810000001FFFFFFFF5FC03FFFF87C00181000000",
      INIT_1B => X"03FF1FFFFFEC00FFFE07789F81E0000007FE1FFFFFFE01FFFF07201F81000000",
      INIT_1C => X"00FFF3FFFFEC023F00073FFF9CFF000001FFFFFFFFEE007FF8077FFF99FC0000",
      INIT_1D => X"007FF00FFFE40000001F01103EFFFFFC00BFF03FFFF4000000073FFC3CFFFFF8",
      INIT_1E => X"003FF007FFE80000003780007E1FFFFC003FC00FFFE80000003F80103EFFFFFC",
      INIT_1F => X"000FC0023F903FFFC001C0007F060E40003FC007FF882A00000380007E00FFFC",
      INIT_20 => X"001C000000207FFFE003C001FF000000000F000030107FFFE003C001FF000000",
      INIT_21 => X"100000000041FFFF8003EE01FFA80200001800000020FFFF8003C001FF000000",
      INIT_22 => X"10000000060BFFFF0003F658FFFC87F8180000000083FFFF8003E941FFF6A0C0",
      INIT_23 => X"1C000FFFC1FFFFFF0003BE3C3C0347FC180003BFF86FFFFF0003F9373FD047FC",
      INIT_24 => X"1C003FE00FFFFFFF0001C3F83A0F00BC1C001FFC01FFFFFF00038FC3926007FC",
      INIT_25 => X"1FFFFF803FFFFFFFF000F9C01FFFC0081E7FFF001FFFFFFF8000E03F07F0C384",
      INIT_26 => X"1FF80000FFFFFFFFFC001FCFF7E001E01FFFFE00FFFFFFFFFC007E3F0C0FFE0C",
      INIT_27 => X"000000007FFFFFFFFE000781F83FFFFC01000000FFFFFFFFFF000FE078FA7804",
      INIT_28 => X"00000000FFFFFFFFFF001FFFFC00003C00000002FFFFFFFFFF800FFFFC0000FC",
      INIT_29 => X"05BDEF94E6F7DFFFFDCD44CDE4AFB7A000003FF7FFFFFFFFFF001FFFF800000C",
      INIT_2A => X"01BBADE7B9B7EEBF6FEEBCDFEF3DC79C059BBEBD9F8FBEF9FBECFEFD7EE7FFB8",
      INIT_2B => X"00F99D7739DCFD3CF3EEBDCE1F4DFCEC069BBD773FC6CEBCF3EEBDCE4FBFCEDC",
      INIT_2C => X"1F71ED777FCEEEBCF3EEBDCEE97FEEEC1F79FD773FCDCF3CF3EEBFCEBBF9FDDC",
      INIT_2D => X"1FEDDDB7B1BDFEFDF6CEFDEC77FFDDF41FE5CDEF39FCE4BCF3CCBDDF77FFFCFC",
      INIT_2E => X"1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1E144129367394020EC600B578BF87A4",
      INIT_2F => X"1FFFFFFFFFFFFFFFFFFFFFFFFFFE29341FFFFFFFFFFFFFFFFFFFFFFFFFFF8F9C",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(13 downto 0) => addra(13 downto 0),
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 1),
      DOADO(0) => douta(0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000010555555555555555555555AAAAABFF0",
      INIT_01 => X"000000000000000000000000EB3EFEBC3ABC4FFFC55555555555555AAAAAFFF0",
      INIT_02 => X"0000000000000000000000037D4FD7FFBFF7CBFFE5555555555556AAAAABFFF0",
      INIT_03 => X"0000000000000000000000037D7FD7FBFFF9FF3FE555555556AA65AAAAAFFFF0",
      INIT_04 => X"0000000000000000000000037D7FD7FA7EFDFE3FE555555AAAAAAAAAAAFFFFF0",
      INIT_05 => X"0000000000000000000000037EFFD7F9FCFEFFBFE55555AAAAAAAAAAABFFFFF0",
      INIT_06 => X"0000000000000000000000037FFFD7FAFEBCBFFFE5556AAAAAAAAAAAAFFFFFF0",
      INIT_07 => X"0000000000000000000000037FDFD7FBFFBDBFFFE556AAAAAAAAAAAABFFFFFF0",
      INIT_08 => X"0140000000000000000000037FEFD7F9FFFF957FE55AAAAAAAAAAAABFFFFFFF0",
      INIT_09 => X"0100000000000000000000037F2FD7FAFEBF85BFE56AAAAAAAAAAFFFFFFFFFF0",
      INIT_0A => X"0150000000000000000000033EBF93FFF93FC5AFA5AAAAAAAAAAFFFFFFFFFFF0",
      INIT_0B => X"000000000000000000000000FF0FCFFFFC3F157F16AAAAAAAABFFFFFFFFFFFF0",
      INIT_0C => X"00000000000000000000000155555555555555555AAAAAAAAAFFFFFFFFFFFFF0",
      INIT_0D => X"03FFFFC0000000000000000155555555555555559AAAAAAAABFFFFFFFFFFFFF0",
      INIT_0E => X"03FFFFC000000000000000015555555555555555AAAAAAAAFFFFFFFFFFFFFFF0",
      INIT_0F => X"03FFFFC4000000000000000005555555555555556AAAAAAFFFFFFFFFFFFFFFF0",
      INIT_10 => X"03FFFFFC00000000000000001555555555555556AAAAAABFFFFFFFFFFFFFFFF0",
      INIT_11 => X"03FFFFFF0000000000000000015555415555555AAAAAAAAFFFFFFFFFFFFFFFF0",
      INIT_12 => X"03FFFFFF0000000000000000001000000555555AAAAAAAAAFFFFFFFFFFFFFFF0",
      INIT_13 => X"03FFFFFF00000000000000000000000005415556AAAAAAAAAAAAABFFFFFFFFF0",
      INIT_14 => X"03FFFFFC000000000000000000FFFFC00140155AAAAAAAAAAAAAAABFFFFFFFF0",
      INIT_15 => X"03FFFFC000000000000000003FFFFFF000000556AAAAAAAAAAAAAAABFFFFFFF0",
      INIT_16 => X"03FFF0000000000000000003FFFFFFF000000056AAAAAAAAAAAAAAAAFFFFFFF0",
      INIT_17 => X"00000000000000000000000FFFFFFFFC000000056BA5555696AAAAAAABFFFFB0",
      INIT_18 => X"0000000000000000000000FFFFFFFFFF003F00006FE55555556AAAAAAAAAAAA0",
      INIT_19 => X"03C0000000000000000003FFFFFFFFFF00FFFC001FB55555556559AAAAAAAAA0",
      INIT_1A => X"00000000000000CFCFFFF3FFFFFFFFFF03FFFF0006E655555555555AAAAAAAA0",
      INIT_1B => X"000000000000000003FFFFFFFEAFFFFF003FFFC00A96545555555556AAAAAAA0",
      INIT_1C => X"0000000000000000003FFFFFFEBFFFFFC00FFFF0065655555555555555555550",
      INIT_1D => X"0000000000000000003FFFFFFFFFFFFFF053FFC00150151555555555555AAAA0",
      INIT_1E => X"0000000000000000003FFFFFFFFFFFFFFC13FFF00050005514555555AAAAAAA0",
      INIT_1F => X"0000000000000000000FFFFFFFFFFFFFFF00FFF06550FF0555555556AAAAAAA0",
      INIT_20 => X"00000000000000000003FFFFFFFFFFFFFFF0FC002E68FF0554555569AAAAAAA0",
      INIT_21 => X"00000000000000000003FFFFFFFFFFFFFFFFF0000658FC05545555A5AAAAA9A0",
      INIT_22 => X"0100000000000005000FFFFFFFFFFFFFFFFFFC0005540015455555656AAAAAA0",
      INIT_23 => X"0110000000000015140FFFFFFFFFFFFFFFFFFF00005500554055555969AAAAA0",
      INIT_24 => X"0000000000000045040FFFFFFFFFFFFFFFFFFF000014055540155556AAAAAAA0",
      INIT_25 => X"0100000000000011000FFFFFFFFFFFFFFFFFFF000014155500155555A5AAA650",
      INIT_26 => X"000000000000004000FFFFFFFFFFFFFFFFF03FC00004155500155555555AA550",
      INIT_27 => X"000000000000000000FFFFFFFFFFFFFFFFFF3FC3C00415550005555555555550",
      INIT_28 => X"000000000000000000FFFFFFFFFFFFFFFFFFFFC3FF0015550005555555555550",
      INIT_29 => X"000000000000000003FFFFFFFFFEAAAAAABFFFFFFFC005550005555555555550",
      INIT_2A => X"000000000000000003FFFFFFFFFAAAAAAAABFFFFFFC005550005555555555550",
      INIT_2B => X"000000000000000003FFFFFFFFFAAAAAAAAAFFFFFFF005550005555555555550",
      INIT_2C => X"000000000000000003FFFFFFFFFAAAAAAAAABFFFFFC005500001555555555550",
      INIT_2D => X"000000000000000003FFFFFFFFEAAAAAAAAABFFFFFC015500001555555555550",
      INIT_2E => X"000000000000000000FFFFFFFFEAAAAAAAAABFFFFFC005500001555555555550",
      INIT_2F => X"0000000000000000003FFFFFFFEAAAAAAAAABFFFFF0015500001555555555550",
      INIT_30 => X"00000000000000000000FFFFFFEAAAAAAAAABFFFFFC155540001555555555550",
      INIT_31 => X"000000000000000000143FFFFFEAAAAAAAAABFFFFF1555550001555555555550",
      INIT_32 => X"000000000000000000103FFFFFEAAAAAAAAABFFFFC5555550001555555555550",
      INIT_33 => X"000000000000000000000FFFFFFAAAAAAAAABFFFFC5555540001555555555550",
      INIT_34 => X"000000000000000000440FFFFFFAAAAAAAAABFFFF15555540000555555555550",
      INIT_35 => X"0000000000000000000003FFFFFAAABFFAAAFFFF015554000000555555555550",
      INIT_36 => X"0000000000000000000003FFFFFEAAAAAAAAFFFF015554000000555555555550",
      INIT_37 => X"0000000000000000000000FFFFFFAAAAAAABFFFF001514000000015555555550",
      INIT_38 => X"0000000000000000000000FFFFFFEAAAAABFFFFF0000000003C0000555555550",
      INIT_39 => X"0000000000000000000000FFFFFBFAAAFFFFFFFF0000000003F0000055555550",
      INIT_3A => X"00000000000000000000003FFFFFFFFFFFFFFFFF000000000FF0000000000010",
      INIT_3B => X"00000000000000000000003FFFFFFFFFFFFFFFFF000000000FFC000000000000",
      INIT_3C => X"0000000000000000000000FFFFFFFFFFFFFFFFFFC00000000FFC000000000000",
      INIT_3D => X"0000000000000000000000FFFFFFFFFFFFFFFFFFC00000003FFC000000000000",
      INIT_3E => X"0000000000000000000000FFFBBBFFFFFFFFFFFFC00000003FFC000000000000",
      INIT_3F => X"0000000000000000000003FFFAAAAAAAAFFFFFFFF00000003FFF000000000000",
      INIT_40 => X"0000000000000000000003FFEAAAAAAAABFFFFFFF0000003FFFF000000000000",
      INIT_41 => X"000000000000000000000FFFEAAAAAAAABFFFFFFF0000003FFFF000000000000",
      INIT_42 => X"000000000000000000000FFFAAAAAAAABFFFFFFFF0000003FFFF000000000000",
      INIT_43 => X"030000000000000000003FFEAAAAAAAABFFFFFFFFC000003FFFFCCC0000C0000",
      INIT_44 => X"03C00000000000000000FFFAAAAAAAAABFFFFFFFFC194003FFFFFF3CCC00F000",
      INIT_45 => X"0300000000000000003FFFBAAAAAAAAAFFFFFFFFFF069400FFFFFFF0C03FFFC0",
      INIT_46 => X"03C00000000FCFFFFFFFEBAAAAAAAAAAFFFFFFFFFFC055400FFFF300303FFFF0",
      INIT_47 => X"03F0000000FFFFFFFFFEAAAAAAAAAAAAFFFFFFFFCFFC00055000000F303FFFF0",
      INIT_48 => X"03F0000003FFFFFFFFFEAAAAAAAAAAAAFFFFFFFFC0FFF00015554000003FFFF0",
      INIT_49 => X"03F000000FFFFFFFFFAAAAAAAAAAAAAAFFFFFFFFF00FFFC0001655000000CFF0",
      INIT_4A => X"03FC3FFFFFFFFFFFFEAAAAAAAAAAAAAABFFFFFFFFC000FFF0000005505500030",
      INIT_4B => X"03FFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAFFFFFFFFC000000000000005555500",
      INIT_4C => X"03FFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAFFFFFFFFC00005500000000015500",
      INIT_4D => X"03FFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAFFFFFFFFFF000003FFC0000000000",
      INIT_4E => X"03FFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAFFFFFFFFFC003FFFFFCC3FC00030",
      INIT_4F => X"03FFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAABFFFFFFFFC003FFFFFFFFFFFFFFF0",
      INIT_50 => X"03FFFFFFFFFFFFFBAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFF0",
      INIT_51 => X"03FFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFF0",
      INIT_52 => X"03FFFFFFFAAAAAEAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFF0",
      INIT_53 => X"03E969595A56AAEAAAAA6A955AA9555555595A5AEAAFAFAFEBEABA556A956BF0",
      INIT_54 => X"03DFFBFBF3F95FFC6EFFBAFFF6A6FFEFFFFBF9FD9FC7BFEE9FFD5EFFE57FE6B0",
      INIT_55 => X"03E3DFD7F3FC3FFFDFD7F57FFAA56FE5FF5BF9FD9FC7F4FDFFBFEFCFE5FFF6A0",
      INIT_56 => X"03E7FBE7FFFCBE7F6FFFF9FEF2AA7FE9BE6BF9FD9FC7F3FEC0BFFFCBE6FBFAA0",
      INIT_57 => X"03F8FF5BFFFCBE7F5AA3F9FCF5AB6FE9BE6BF9FD9FC7F3FEA2FE97DFE3F6FEA0",
      INIT_58 => X"02A9FFABFFFCBE7F6FF3FBFAFDA4FFE9BE6BF9FD9FC7F3FEBFEDABEFE1F0F5A0",
      INIT_59 => X"02A97E6BFDFCBE7F5FFFF9F9FEAA7FE9BE6BF9FD9FC7F3FE7F958FCBE3F6F9A0",
      INIT_5A => X"02A93E6BFEFC7F7F2FF3F6FFFFAB8FE9BE6BFDFDAFC7F3FDBD7F8FDBE7FFFDA0",
      INIT_5B => X"02A93E6BF1FCBFFE6FFFD7F1FC67FFE9BE66FFF2FFC4FFF53FFE7FFFEFFBFEA0",
      INIT_5C => X"02AAC3A80A01AC0DAFB0D80903A8002A006AC526003A802AAC0EABFFFC0603A0",
      INIT_5D => X"02AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA0",
      INIT_5E => X"02AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFBFFFE0",
      INIT_5F => X"02AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFBBEFAE0",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"1FFFFFFFFFFF080101C07FFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC",
      INITP_01 => X"1FFFFFFFFFFEF7BC7E7FBFFFFFFFFFFC1FFFFFFFFFFEF7BC7E7FBFFFFFFFFFFC",
      INITP_02 => X"1FFFFFFFFFFEFFBCFE77BFFFFFFFFFFC1FFFFFFFFFFEFFBCFE77BFFFFFFFFFFC",
      INITP_03 => X"1FFFFFFFFFFEFFBCEF07BFFFFFFFFFFC1FFFFFFFFFFEFFBCEF7FBFFFFFFFFFFC",
      INITP_04 => X"1FFFFFFFFFFEFBBDEF77BFFFFFFFFFFC1FFFFFFFFFFEFBBDFF77BFFFFFFFFFFC",
      INITP_05 => X"1FFFFFFFFFFF0C4018FCFFFFFFFFFFFC1FFFFFFFFFFEF3BDEF77BFFFFFFFFFFC",
      INITP_06 => X"0007FFFFFFFFFFFFFFFFFFFFFFFFFFFC1FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFC",
      INITP_07 => X"0007FFFFFFFFFFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFFFFFFFFFC",
      INITP_08 => X"00007FFFFFFFFFFFFFFFFFFFFFFFFFFC00007FFFFFFFFFFFFFFFFFFFFFFFFFFC",
      INITP_09 => X"00007FFFFFFFFC13FFFFFFFFFFFFFFFC00007FFFFFFFFFFFFFFFFFFFFFFFFFFC",
      INITP_0A => X"0003FFFFFFFE0000FFFFFFFFFFFFFFFC0000FFFFFFFFE000FFFFFFFFFFFFFFFC",
      INITP_0B => X"10FFFFFFFFF000003FFFFFFFFFFFFFFC000FFFFFFFF800007FFFFFFFFFFFFFFC",
      INITP_0C => X"07FFFF1BF000000001FFFFFFFFFFFFFC1FFFFF9BFBC0000007FFFFFFFFFFFFFC",
      INITP_0D => X"1FFFFFE000000000380FFFFFFFFFFFFC07FFFF0000000000001FFFFFFFFFFFFC",
      INITP_0E => X"1FFFFFFFF00000001E07FFFFFFFFFFFC1FFFFFFFF00000003C07FFFFFFFFFFFC",
      INITP_0F => X"1FFFFFFFFC0000000203FFFFFFFFFFFC1FFFFFFFF00000000E07FFFFFFFFFFFC",
      INIT_00 => X"7777777777777777979797999999999999B9BBBBBBDBDBDDDDDDFDFDFFFF0000",
      INIT_01 => X"3333333335353555555555555555555555555555555555777777777777777777",
      INIT_02 => X"1313131111131313131313131313133333333333333333333333333333333333",
      INIT_03 => X"0000001111111111111111111111111111111113111111111111111111131113",
      INIT_04 => X"777777777797979799999999999999B9B9BBBBBBDBDBDDDDFDFDFFFFFFFF0000",
      INIT_05 => X"F1CCAAAAAACCEE335511EECCCCCCCCCCEE335555557777777777777777777777",
      INIT_06 => X"11131311131313131313131313133311CCAAAACC11CEAAAACCEECCAAAACCEE33",
      INIT_07 => X"0000001111111111111111111111111111111111111111111111111111131313",
      INIT_08 => X"979797999999999999999999999999B9BBBBDBDBDDDDDDDDFFFFFFFFFFFF0000",
      INIT_09 => X"AAFFFFFFFFFF55CCCC33BBFFFFFFFFFFDDAA5577777777777777777777777777",
      INIT_0A => X"131313131313331313131313133333CC55FFFF556633FFFFDD6655FFFFFFCCEE",
      INIT_0B => X"0000001111111111111111111311111111111111131111131311111111131313",
      INIT_0C => X"9999999999999999999999999999B9BBBBDBDDDDDDDDDDFFFFFFFFFFFFFF0000",
      INIT_0D => X"EEFFFFFFFFFFBB66CCFFFFFF33FFFFFFDD885577777777777777777797979999",
      INIT_0E => X"131313131313131333333333333333CC55FFFF5566FFFFFFDD4455FFFFFFAACC",
      INIT_0F => X"0000001313131111111111111111131111131313111113131313131313131313",
      INIT_10 => X"99999999999999999999999999B9BBBBBBDBDDDDDDFDFFFFFFFFFFFFFFFF0000",
      INIT_11 => X"55FFFFBBFFFFFF66CCFFFFBB22DDFFFFDD885577777777777777979999999999",
      INIT_12 => X"131313131333333333333333333333CC55FFFF5555FFFFFFDD4455FFFFFFAAAA",
      INIT_13 => X"0000001313131111111311111113131311131313131313131313131313133313",
      INIT_14 => X"999999999999999999B9B9B9B9BBBBBBDBDDDDDDFFFFFFFFFFFFFFFFFFFF0000",
      INIT_15 => X"DDFFFF11FFFFFFAACCFFFFDD88DDFFFFDD887777777777779999999999999999",
      INIT_16 => X"131333133333333333333333333333CC55FFFF99FFFFFFFFDD4455FFFFFFAA66",
      INIT_17 => X"0000001313111111111113131313111313131113131313131313131313131313",
      INIT_18 => X"99B9B9B9BBBBBBBBBBBBBBBBBBBBBBDBDDDDFDFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_19 => X"FFFFFF88BBFFFF1188DDFFFFFFFFFFFFDD887777777777979999999999999999",
      INIT_1A => X"131313133333333333333333333333CC55FFFFFFFFFFFFFFDD4455FFFFFFAA88",
      INIT_1B => X"0000003313131311111313131113131313131313131313131313131333331333",
      INIT_1C => X"BBBBBBBBBBBBBBBBBBBBBBBBDBDBDDDDDDDDFDFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_1D => X"FFFFFFCCBBFFFF77AACCEEEECCDDFFFFDDA8777777979999999999999999B9BB",
      INIT_1E => X"333333333333333333333333333333CC55FFFFFFFF77FFFFDD4455FFFFFFAACC",
      INIT_1F => X"0000001333131313111313131313131313131313131313131313131333333333",
      INIT_20 => X"BBBBBBBBBBBBBBDBDBDDDDDDDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_21 => X"FFFFFFFFFFFFFFDD8855555566DDFFFFDDA87777779999999999999999B9BBBB",
      INIT_22 => X"333333333333333333333333333333CC55FFFFFFDDAAFFFFDD4455FFFFFF8855",
      INIT_23 => X"0000003333331313131313131313131313131313131313131313131313333333",
      INIT_24 => X"BBBBBBBBBBBBDBDDDDDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_25 => X"FFFFDDAA99FFFFFFAA33775588DDFFFFDDAA77779799999999999999B9B9B9BB",
      INIT_26 => X"333333333333333333333333333333CC55FFFFFF11AAFFFFDD4455FFFFFF88BB",
      INIT_27 => X"0000001333333313131313131313131313131313131313131313131313133333",
      INIT_28 => X"BBBBBBBBDBDDDDDDDDDDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_29 => X"DDDD996633DDDDDDEE33775588BBDDDDBBCA779799999999999999B9B9B9BBBB",
      INIT_2A => X"333333333333333333333333333333CE33DDDDBB88CCDDDDBB6633DDDDDDCCDD",
      INIT_2B => X"0000001333333313131113131313131313131313131313131313131313333313",
      INIT_2C => X"BBDBDDDDDDDDDDDDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_2D => X"CCCCEE3311CCCCCC115577775510EEEE115599999999999999B9B9BBBBBBBBBB",
      INIT_2E => X"13333333333333333333333333333333EECCCCCE1111CCCCEE11EECCCCCCEECC",
      INIT_2F => X"0000001333333333131113131313131313131313131313131313133313331333",
      INIT_30 => X"DDDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_31 => X"5555555555555555777777777777777797999999999999B9B9BBBBBBBBBBBBBB",
      INIT_32 => X"3333333333333333333333333333333335353535355555555555555555555555",
      INIT_33 => X"000000111111111111F111111111131313131313131313131313133313333333",
      INIT_34 => X"DDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_35 => X"55555555555577777777777777777797999999999999B9B9BBBBBBBBBBBBDBDD",
      INIT_36 => X"3333333333333333333333333333333333333535355555555555555555555555",
      INIT_37 => X"000000EEEEEEEEEECECEEEEEEE11111113131313131313131313333333333333",
      INIT_38 => X"DDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_39 => X"55555555577777777777777777979797999999999999B9BBBBBBBBBBBBDBDDDD",
      INIT_3A => X"3333333333333333333333333333333333333335355555555555555555555555",
      INIT_3B => X"000000CCCCCCCCCCCCCEEEEEEE11111311131313131313131333333313333333",
      INIT_3C => X"DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_3D => X"555555555777777777777777777799999999999999B9BBBBBBBBBBDDDDDDDDDD",
      INIT_3E => X"3333333333333333333333333333333333333335355555555555555555555555",
      INIT_3F => X"000000CCCCCCCCCCEEEEEEEEEE11553313111313131313131313133313333333",
      INIT_40 => X"FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_41 => X"55555555577777777777777799999999999999B9BBBBBBBBBBBBDDDDDDDDDDDD",
      INIT_42 => X"3333333333333333333333333333333333333535355555555555555555555555",
      INIT_43 => X"000000CCCCCCCCCCCCCCCCCCEEEEEEF1F1111111131313131313131333333333",
      INIT_44 => X"DDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_45 => X"35355555557777777777777799999999999999B9BBBBBBBBBBBBDBDDDDDDDDDD",
      INIT_46 => X"3333333333333333333333333333333333333335353535355555555535333335",
      INIT_47 => X"000000CCCCCCCCCCCCCCCCCCCEEEEEEEEF111111111113131313131313333333",
      INIT_48 => X"DDFDFDFDFFFDFDFFFDFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_49 => X"3333355555555577777777777999999999999999BBBBBBBBBBBBBBDDDDDDDDDD",
      INIT_4A => X"3333333333333333333333333333333333333333333333333333131111131113",
      INIT_4B => X"000000CCCCCCCCCCCCCCCCCCCCEEEEEEF1111111111111111313131313131333",
      INIT_4C => X"DDDDDDDDDDDDDDDDDDDDDDFDDDFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_4D => X"11333355553333555555777777799999999999B9BBBBBBBBBBBBBBDDDDDDDDDD",
      INIT_4E => X"33333333333333333333333333333333333333331311F1EFEFEFEF11F1EF1111",
      INIT_4F => X"000000CCCCCCCCCCCCCCCCCCEEEEEEEEF1111111111111111111111313131333",
      INIT_50 => X"BBBBBBBBBBBBDBDBDBDBDDDDDDDDDDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_51 => X"11133355773333333355555577779999999999B9B9BBBBBBBBBBBBBBBBBBBBBB",
      INIT_52 => X"33133333333333333333333333333313111111EFEEEEEEEEEEEEEEEEEEEFEFF1",
      INIT_53 => X"000000CCCCCCCCCCCCCCCCEEEEEEEEF111111111111111111111111313131313",
      INIT_54 => X"BBBBBBBBBBBBBBBBBBBBDBDDDDDDDDFDFDFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_55 => X"11111133331111333333555555777999999999B9B9B9BBBBBBBBBBBBBBBBBBBB",
      INIT_56 => X"131333131313131313333313131111F1EFEEEEEEEEEEEEEEEEEEEEEEEEEEEFEF",
      INIT_57 => X"000000CCCCCCCCCCECEEEEEEEEEF111111111111111111111111111111111113",
      INIT_58 => X"99999999B9BBBBBBBBBBBBBBDBDDDDDDDDDDDDFDFFFFFDFDFFFFFFFFFFFF0000",
      INIT_59 => X"EF1111111111111133333353555577BBBBBBBB99999999999999999999999999",
      INIT_5A => X"11111113131313131311131111F1EFEEEECCCCCCCCCCCCCCCCCCCCEEEEEEEFEF",
      INIT_5B => X"000000CCEECECCCCEEEEEFF11111111111111111111111111111111111111111",
      INIT_5C => X"999999999999B9BBBBBBBBBBBBBBDBDBDDDDDDDDDDDDDDDDFDFDDDDDDDDD0000",
      INIT_5D => X"EFEF11111111111111111131335375777799BBDD999999999999999999999999",
      INIT_5E => X"111111111111111111111111F1EFEECCCCAAAAAACACCCCCCCCCCCCCCCCEEEEEF",
      INIT_5F => X"00000011F1F1EFF1111111111111111111111111111111111111111111111111",
      INIT_60 => X"979799999999999999B9B9BBBBBBBBBBDBDBDDDDDDDDDDDDDDDDDDDBDDDD0000",
      INIT_61 => X"EFEFF1F1EF0E0E0E0F111111113133335599DDDDDD9999977777777777779797",
      INIT_62 => X"1111111111F111111111F1EFEECCCCCCCCCCCCCCCCCCCCCCCCCCCCCCEEEEEEEE",
      INIT_63 => X"00000011111111111111111111111111111111111111111111F1F11111F11111",
      INIT_64 => X"777777777799999999999999999999BBBBBBBBDBDBDBDBBBBBBBBBBBBBBB0000",
      INIT_65 => X"EFEFEFEFEEEEEE0E0E0E1011111131333375DDFFBBDD99777777777777777777",
      INIT_66 => X"11111111F1F1F1F1F1F1EFEECCCCCCCCCCCCCACCCACCCCCCCCCCCCCCEEEEEEEE",
      INIT_67 => X"000000EEEE11111111111111111111111111111111111111F1F1F11111F11111",
      INIT_68 => X"77777777777777779977999999999999BBBBBBBBBBBBBBBBBBBBBBBBBBBB0000",
      INIT_69 => X"EFEFEFEEEEEEEEEEEEEEEE0E11111133335555BBDDBB77997755555555555555",
      INIT_6A => X"EEEFEEEEEEEEEEEEEEEEEFEECCCCCCCCCACACACACACACCCCCCCCCCCCEEEEEEEE",
      INIT_6B => X"000000EFF111111111111111111111111111111111111111F1F1F1F1EEEFEEEE",
      INIT_6C => X"5555555555757777777777779799999999999999BBBB999999999999B9B90000",
      INIT_6D => X"EFEF111111EEEEEEEEEEEEEE0E11111133539999BB7777997755555555555555",
      INIT_6E => X"F1F1F1EEEEEEEEEEEEEEEECCCCCCCCCCCCCCCAAAAAAACCCCCCCCCCCCECEEEEEE",
      INIT_6F => X"000000111111111111111111111111111111111111111111111111F1F1F1F1F1",
      INIT_70 => X"5555555555555555777777777777979999999999999999999999999999990000",
      INIT_71 => X"EEEF11113311EEEEEEEEEEEEEE0E111111335599775555997755555555555555",
      INIT_72 => X"11111111F1EEEEEECCCECCCCCCCCCCCCCCCCCCAAAACACCCACCCCCCCCECEEEEEE",
      INIT_73 => X"0000001111111111111111111111131313131313131313131111111111111111",
      INIT_74 => X"5555555555555555557777777777779999999999999999999999999999990000",
      INIT_75 => X"ECEEEF1155550FEEEEEEEEEEEE0F111111113155557733333355555555555555",
      INIT_76 => X"11111111EFEEEECECCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_77 => X"0000001111111113131111111111111313131313131313131313111111111111",
      INIT_78 => X"5555555555555577777777777799999999999999999999999999B9B9B9BB0000",
      INIT_79 => X"CCCCEEEF115513EEEEEEEEEEEE0E111133313133577733111111113355557555",
      INIT_7A => X"11111111F1EEEECCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_7B => X"0000001311131313131313111313131313131313131313131313111111111111",
      INIT_7C => X"5555555555557777777777999999999999999999999999999999B9B999B90000",
      INIT_7D => X"CCCCCCECEFF111EFEEEEEEEEEEEE111155997555557753110E100E1011335575",
      INIT_7E => X"333333331311EECECECCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_7F => X"0000001313133333333333333333331313133333333333133333333333333333",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"1FFFFFFFFC000000000FFFFFFFFFFFFC1FFFFFFFFC0000000003FFFFFFFFFFFC",
      INITP_01 => X"1FFFFFFFF80000000001FFFFFFFFFFFC1FFFFFFFFC0000000007FFFFFFFFFFFC",
      INITP_02 => X"1FFFFFFFF800000000001FFFFFFFFFFC1FFFFFFFF800000000003FFFFFFFFFFC",
      INITP_03 => X"1FFFFFFFE0000000000007FFFFFFFFFC1FFFFFFFF000000003000FFFFFFFFFFC",
      INITP_04 => X"1FFFFFFFC00000000000033FFFFFFFFC1FFFFFFFE0000000000003FFFFFFFFFC",
      INITP_05 => X"1FFFFFFFC0000000000000FFFFFFFFFC1FFFFFFFC0000000000001BFFFFFFFFC",
      INITP_06 => X"1FFFFFFFE0000000000003FFFFFFFFFC1FFFFFFFC00000000000007FFFFFFFFC",
      INITP_07 => X"1FFFFFFFF0000000000001FFFFFFFFFC1FFFFFFFE0000000000000FFFFFFFFFC",
      INITP_08 => X"1FFFFFFFFF00000000000FFFFFFFFFFC1FFFFFFFFC000000000003FFFFFFFFFC",
      INITP_09 => X"13FFFFFFFF80000000001FFFFFFFFFFC1FFFFFFFFF80000000000FFFFFFFFFFC",
      INITP_0A => X"01FFFFFFFFC0000000003FFFFFFFFFFC13FFFFFFFFC0000000003FFFFFFFFFFC",
      INITP_0B => X"03FFFFFFFFE0000000007FFFF7FFFFFC05FFFFFFFFE0000000007FFFF7FFFFFC",
      INITP_0C => X"01FFFFFFFFF0000000007FFFC3FFFFFC01FFFFFFFFF0000000007FFFC3FFFFFC",
      INITP_0D => X"0FFFFFFFFFF0000000007FFFC1FFFFFC03FFFFFFFFF0000000007FFF81FFFFFC",
      INITP_0E => X"07FFFFFFFFE0000000003FFF80FFFFFC07FFFFFFFFF0000000007FFF81FFFFFC",
      INITP_0F => X"01FFFFFFFF800000000007FC00FFFFFC03FFFFFFFFE0000000003FFF00FFFFFC",
      INIT_00 => X"5555555555557777797979999999999999999999999999999999999999990000",
      INIT_01 => X"CCCCCCCCCCECEFEFEEEEEEEFEFEF111133BBDD99779999310E0E0E0E11335777",
      INIT_02 => X"333333333311EFEEEECECCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_03 => X"0000003333333333333333333333331313133333333333333333333333333333",
      INIT_04 => X"5555555555557777777779799999999999999999999999999999999999990000",
      INIT_05 => X"CCCCCCCACACCCCEEEEEEEFEF1111111133337799777799331010101131337777",
      INIT_06 => X"333333333311EFCECECCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCAAAAAAAACACC",
      INIT_07 => X"0000003333333333333333333333331313133333333333333333333333333333",
      INIT_08 => X"5555555555557777777979799999999999999999999999999999999999990000",
      INIT_09 => X"CCCCCCCCCCCCCCCCCCEEEEEFEF11111111333355555577331111111335777777",
      INIT_0A => X"333333333311EECECECCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCACACACCCCCC",
      INIT_0B => X"0000003333333333333333333333333313333333333333333333333333333333",
      INIT_0C => X"5533553355557777777777779999999999999999999999999999999999990000",
      INIT_0D => X"CCCCCCCCCCCCCCCCCCEEEEEEEFEFEF1111111133555557551111113355777777",
      INIT_0E => X"3333333313F1EECECECCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCACACACCCCCCCA",
      INIT_0F => X"0000003333333333333333333333333333333333333333333333333333333333",
      INIT_10 => X"5533333335557777777777777999999999999999999999999999999999990000",
      INIT_11 => X"CCCCCCCCCCCCCCCCCCCCEEEEEFEFEFEFEFF11111335555333133557777777777",
      INIT_12 => X"3333333313EFEECECCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCACCCACACACACA",
      INIT_13 => X"0000003333333333333333333333333333333333333333333333333333333333",
      INIT_14 => X"5533333333557777777777777779797999999999999999999999999979790000",
      INIT_15 => X"AACACCCCCCEEEECCCCCCEEEEEFEFEFEFEFEFEF11113335331155777777777755",
      INIT_16 => X"3333333311EFCECECCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCACACAAAAACA",
      INIT_17 => X"0000003333333333333333333333333333333333333333333333333333333333",
      INIT_18 => X"3333333333557777777777777777777777777777777999999999797977770000",
      INIT_19 => X"AAAAAACACCCC1133EFEEEEEEEEEFEFEFEFEFEFEF111133331155577777777755",
      INIT_1A => X"33131311EECCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCAAAAAAAAAAAAAAA",
      INIT_1B => X"0000001333333333333333333333333333333333333333333333333333333333",
      INIT_1C => X"3333333333555577777777777777777777777777777779797779777777770000",
      INIT_1D => X"AAAACACACACACCECEFEECEEEEEEFEFEEEEEFEFEFEF1133131155575757775555",
      INIT_1E => X"331311EFCECCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCAAAAAAAAAAAAAAAAA",
      INIT_1F => X"0000001333331333333333333333333333333333333313333333333333333333",
      INIT_20 => X"3333333333335577777777777777777777777777777777777777777777770000",
      INIT_21 => X"CACCCACACACACACACCCCCECCEEEFEFEEEEEEEEEEEFEF11111133555555555555",
      INIT_22 => X"331311EFCECCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCAAAAAAAAAAAAAAAAAAAA",
      INIT_23 => X"0000001333131313131313333313131313131313131313333333333333333333",
      INIT_24 => X"3333333333335577777777777777777777777777777777777777777777770000",
      INIT_25 => X"AAAAAAAAAAAAAAAACCCCCCCECEEEEECCCCCCEEEEEEEF1111EFEF335555555555",
      INIT_26 => X"1313F1CECCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCAAAAAAAAAAAAAAAAAAAAA",
      INIT_27 => X"0000001313131313131313131313131313131313131313333333333333333333",
      INIT_28 => X"3333333333335557577777777777777777777777777777777777777777770000",
      INIT_29 => X"AAAAAAAAAAAAAAAACACCCCCCCECECECCCCCCCCEEEEEFEF110FEF555555555555",
      INIT_2A => X"1311EFCECCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCAAAAAAAAA8A8A8A8A8A8AAA8",
      INIT_2B => X"0000001313131313131313131333131313131313131313331333333333131333",
      INIT_2C => X"3333333333335555577777777777777777777777777777777777777777770000",
      INIT_2D => X"A8A8AAA8A8AAAAAAAACCCCCCCCCCCCCCCCCCCCCCCCEEEFEF0F11355555555555",
      INIT_2E => X"1311EFCECCCCCCCCCCCCCCCCCCCCCCACCCCCCCAAAAAAAAA8A8A888A8A8A8A8A8",
      INIT_2F => X"0000001313131313131313131313131313131313131313131313333333331313",
      INIT_30 => X"3333333333333555555577777777777777777777777777777777777777770000",
      INIT_31 => X"88A8A8A8A8AAAAAAAAAACCCCCCCCCCCCCCCCCCCCCCEFEFEFEF13355555553535",
      INIT_32 => X"1311EFCCCCCCCCCCCCCCCCCCCCCCACACACCCAAAAAAAAA8A8888888A888A8A888",
      INIT_33 => X"0000001313131313131313131313131313131313131313131313133333131313",
      INIT_34 => X"3313131313333355555577777777777777777777777777777777777777770000",
      INIT_35 => X"888888A8A8A8A8AAAAAACCCCCCCCCCCCCCCCCCCCCCEF11111155353555553333",
      INIT_36 => X"131311EECCCCCCCCCCCCCCACACACACACCCAAAAAAAAAAA8A88888888888888888",
      INIT_37 => X"0000001313131313131313131313131313131313131313131313133313131313",
      INIT_38 => X"3311131313333355555555575757777777777777777777777777777777770000",
      INIT_39 => X"888888A8A8A8A8A8AAAACCCCCCCCCCCCCCCCCCCCCEEFEFEF1133553535553333",
      INIT_3A => X"131311EFCECCCCCCCCCCCCACACACACACACAAAAAAAAAAA8888888888888888888",
      INIT_3B => X"0000001113111111111313131313111111131313131313131313133313131313",
      INIT_3C => X"3311111111333355555555555757577777777777777777777777777777770000",
      INIT_3D => X"88888888A8A8A8A8AAAACCCCCCCCCCCCCCCCCCCCEFEFEF113335555555553333",
      INIT_3E => X"33333311EFCCCCCCCCCCCCACACACACACACAAAAAAAAAAA8888888888888888888",
      INIT_3F => X"0000001111111111111111131311111111111313131313131313131333333313",
      INIT_40 => X"3311111111133355555555555555555757575757577757575757575757770000",
      INIT_41 => X"8888888888888888A8AAACCCCCCCCCCCCCCCCCCCEEEF11355555555555553533",
      INIT_42 => X"333333333311F1EFCCCCCCCCACACACACACAAAAAAAAAA88888888888888888888",
      INIT_43 => X"0000001111111111111111111111111111111113111113131313131333333333",
      INIT_44 => X"3311111111113355555555555555555555555555555755555557555557570000",
      INIT_45 => X"8888888888888888A8AAAAACCCCCCCCCCCCCCEEE115555555555555555553535",
      INIT_46 => X"3333333333333313EFCCCCCCCCACACACAAAAAAAAAAAA88888888888888888888",
      INIT_47 => X"0000001111111111111111111111111111111113111313131313131333133333",
      INIT_48 => X"3311111111113355555555555555555555555555555555555555555555550000",
      INIT_49 => X"888888888888888888AAAAACACCCCCCCCCCCEEF1555755555555555555555535",
      INIT_4A => X"333333333333333311EECCCCCCCCACACAAAAAAAAAAAA88888888888888888888",
      INIT_4B => X"0000001111111111111111111111111111111113111313131313131333333333",
      INIT_4C => X"3311111111111135555555555555555555555555555555555555555555550000",
      INIT_4D => X"8888888888888888A8AAAAAAACCCCCCCCCEEEE33555555555555555555555533",
      INIT_4E => X"333333333333333333F1CCCCCCCCACAAAAAAAAAAAAAAA8888888888888888888",
      INIT_4F => X"00000011F1F11111111111111111111111111111111113131313131333333333",
      INIT_50 => X"3311111111111133555555555555555555555555555555555555555555550000",
      INIT_51 => X"8888888888888888AAAAAAAAAAACCCCCCEEE1135555555555555555555553533",
      INIT_52 => X"33333333333333333311EECCCCCCACACAAAAAAAAAAAAA8888888888888888888",
      INIT_53 => X"00000011F1F11111111111111111111111111111111111131313131333331333",
      INIT_54 => X"3311111111111133555555555555555555555555555555555555555555550000",
      INIT_55 => X"AAAAAAAAA8A8A8A8AAAAAAAAACACCCCCEFF13355555555555555553333333333",
      INIT_56 => X"33333333333333333313F1CECCCCCCACAAAAAAAAAAAAA888888888AAAAAAAAAA",
      INIT_57 => X"000000F1F1F1F111111111111111111111111111111111131113131313333333",
      INIT_58 => X"33111111F1111133555555555555555555555555555555555555555555550000",
      INIT_59 => X"A8A88888A8A8A8AAAAAAAAAAACACCCEEEF113335353535555555353333333333",
      INIT_5A => X"3333333333333333331311CECCCCCCCCAAAAAAAAAAAAAA888888888888A8A8A8",
      INIT_5B => X"000000F1F111F111111111111111111111111111111111111313131313131333",
      INIT_5C => X"33111111F1111133333333353555555555555555555555555555555555550000",
      INIT_5D => X"8888A888A8A8A8AAAAAAAAAAAAACCCCEEF113333353535353355353333333333",
      INIT_5E => X"3333333333333333331313EFCCCCCCACAAAAAAAAAAAAAAA888888888A8A88888",
      INIT_5F => X"000000F1F1F11111111111111111111111111111111111111313131313131313",
      INIT_60 => X"3311F1EEEEF11113333333333333355555555555555555555555555555350000",
      INIT_61 => X"888888A8A8AAAAAAAAAAAAAAAAACCCCEEF113333333333333333333333333333",
      INIT_62 => X"131313333333331313131311CECCCCACAAAAAAAAAAAAAAAAAA88888888888888",
      INIT_63 => X"000000F1F1F1F111111111111111111111111111111111111111131313131313",
      INIT_64 => X"1311F1EEEEEE1111333333333333333335555555555535353535553535350000",
      INIT_65 => X"AAAAAAAAAAAAAAAAAAAAAAAAACCCCCCEEF111333333333333333333333333333",
      INIT_66 => X"131313133313131313131311EECCCCACAAAAAAAAAAAAAAAAAAAAAAA88888A8A8",
      INIT_67 => X"000000F1F1F1F111111111111111111111111111111111111111111313131313",
      INIT_68 => X"11F1EEEEEEEEF111333333333333333333333333333333333333333333350000",
      INIT_69 => X"AAAAAAAAAAAAAAAAAAAAAAACACCCCCCCEF111313133333333333333333131111",
      INIT_6A => X"131313131313131313131311EFCCCCACAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_6B => X"000000F1F1F11111111111111111111111111111111111111111111313131313",
      INIT_6C => X"1111EEEEEEEEEE11333333333333333333333333333333333333333333330000",
      INIT_6D => X"AAAAAAAAAAAAAAAAAAAAACCCCCCCCCCCEF111111111111131111111311131111",
      INIT_6E => X"131313131313131313131111EFCCCCACAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_6F => X"000000F111111111111111111111111111111111111111111111111111131313",
      INIT_70 => X"11F1EEEEEEEEEE11131313333333333333333333333333333333333333330000",
      INIT_71 => X"AAAAAAAAAAAAAAAAAAAAACCCCCCCCCCCEE111111111111111111111311111311",
      INIT_72 => X"111313131313131313111111EECCACAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_73 => X"000000F1F1111111111111111113131111111111111111111111111111131313",
      INIT_74 => X"11EEEEEEEEEEEEF1111111131333133313333333333333333333131333130000",
      INIT_75 => X"AAAAAAAAAAAAAAAAAAAAACACACCCCCCCCEF11111111111111111111111111111",
      INIT_76 => X"1111131313131111111111F1CCCCAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_77 => X"000000F1F1111111111111111111131111111111111111111111111111111111",
      INIT_78 => X"F1EEEEEEEEEEEEEF111111111111111113133333333313131313131313130000",
      INIT_79 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAACCCCCCCEF1111111111111111111111111111",
      INIT_7A => X"1111111111111111111111EFCCAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_7B => X"000000F1F1F11111111111111111111111111111111111111111111111111111",
      INIT_7C => X"F1EEEEEEEEEEEEEE111111111113131111111111133313111113111313110000",
      INIT_7D => X"8A88AAAAAAAAAAAAAAAAAAAAAAAAACCCCCEEF1F1F1111111111111111111F1F1",
      INIT_7E => X"111111111111111111F1F1CEACAAAAAAAAAAAA8A8A8A8A8888888888888A8A88",
      INIT_7F => X"000000EFF1F1F111111111111113111111111111111111111111111111111111",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00FFF01FFD0000000000001C000FFFFC00FFFE7FFE000000000021DC00FFFFFC",
      INITP_01 => X"00FF80000000000000000FF00000001400FFE0004000000000000008000618FC",
      INITP_02 => X"003E000000000000000007F80000000000FF00000000000000000FE000000000",
      INITP_03 => X"00000000000000000000001FFC0000000018000000000000000001FF00000000",
      INITP_04 => X"0000000000000000000000001FFF8000000000000000000000000000FFF00000",
      INITP_05 => X"000000000000000000000000003FFFFC00000000000000000000000003FFFF80",
      INITP_06 => X"000000000000000000000000E00001C0000000000000000000000000F80007FC",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"03DDDEF73FCFC1FBFDDE3DFE773FCFC0039DCE7F1F87C1FBFDDE3CFC7F1FCFC0",
      INITP_0B => X"01F9FEF783CFE0F8F1DE3DEE3F3FCFC001F9DEF7B9CFE038F1DE3DEE773BCFC0",
      INITP_0C => X"00F1FEF7B9DFE038F1DE3DEEF77BDFE000F1FEF7BFCEE1F8F1DE3DEE7C3FDFE0",
      INITP_0D => X"00F1EE7F3FDEF1F8F1FEFDFE7F3FDCE000F1EEF7BBDFE078F1DE3DEEF77BDFE0",
      INITP_0E => X"000000000000000000000000000000000061CE1C031CE1F86078F8381C001CE0",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"EEEEEEEEEEEEEEEE111111111111111111111111111111111111111111110000",
      INIT_01 => X"8888AAAAAAAAAAAAAAAAAAAAAAAAACCCCCCE11F1F1F1F1111111F1111111F1F0",
      INIT_02 => X"11111111111111F1F1F1EFCCAAAAAAAAAAAA8888888888888888888888888888",
      INIT_03 => X"000000EFEFF1F1F1111111111111111111111111111111F1F111111111111111",
      INIT_04 => X"EEEEEEEECECEEEEEF1F1F1F11111111111111111111111111111111111110000",
      INIT_05 => X"88888A8AAAAAAAAAAAAAAAAAAAAAACCCCCCCEFF1F1F1F1F1F1F1F1111111F1EE",
      INIT_06 => X"111111111111F111F1F1EEACAAAAAAAAAA8A8A88888888888888888888888888",
      INIT_07 => X"000000EFEFEFF1F1111111111111111111111111F1F1F1F1F1F1F11111111111",
      INIT_08 => X"EEEEEEEEEECEEEEEEFF1F1F1F11111F1F1F1F11111F1F1F11111111111110000",
      INIT_09 => X"888AAAAAAAAAAAAAAAAAAAAAAAAAACCCCCCCEFF1F1F1F1F1F1F1F1F111F1F1EE",
      INIT_0A => X"F111F1F1F1F1F1F1F1EFCCAAAAAAAAAA8A8A8A88888888888888888888888888",
      INIT_0B => X"000000EFEFEFF1F11111111111111111111111F1F1F1F1F1F1F1F1F1F1F1F1F1",
      INIT_0C => X"EEEEEEEECECEEEEEEEEFEEEFEEEFF1EFEFF1F1F1F1EFEEF1F1F1F111F1110000",
      INIT_0D => X"8A8AAAAAAAAAAAAAAAAAAAAAAAAAACCCCCACCCF11313111111111111F1EFEFEE",
      INIT_0E => X"F1F1F1F1F1F1F1EFEFCCAAAAAAAAAA8A8A8A8888888888888888888888888888",
      INIT_0F => X"000000EEEFEFF1F1111111111111111111F1F1F1F1F1F1F1F1EFEFF1EFEFF1F1",
      INIT_10 => X"EEEEEEEEEECEEEEEEEEEEEEEEFEEEEEFEEEFEEEFF1EFF1F1EEEEF1F1F1F10000",
      INIT_11 => X"8A8AAA8A8A8A8AAAAAAAAAAAAAAAACCCCCCCCCEF11357755331111F1F1EFF1EE",
      INIT_12 => X"EFEFEFEFEFEFEFCFCCAAAAAAAAAA8A8A8888888888888888888888888888888A",
      INIT_13 => X"000000EEEEEFF1F11111111111111111F1F1F1F1F1EFEFEFEFEFEFEFEFEFEFEF",
      INIT_14 => X"EEEEEEEECECECEEEEEEEEEEEEEEEEFEFEEEFEFEFEFEEEEEEEEEEEEEEEEEF0000",
      INIT_15 => X"888A8A8A8A8A8AAAAAAAAAAAAAAAACCCCCCCCCCCEF1355777757351311F1F1F1",
      INIT_16 => X"EFEFEFEFCFCECCAAAAAA8A8A8A8A8A8888888888888888888888888888888888",
      INIT_17 => X"000000EEEFEFEFEFF1F11111111111F1F1F1F1EFEFEFEFEFEFEFEFEFEFEFEFEF",
      INIT_18 => X"F1F1EEEEEEEEEEEEEEEEEFEEEFEFEFEFEFEEEFEFEFEEEEEEEEEEEEEEEEEE0000",
      INIT_19 => X"888A8A8A8A8AAAAAAAAAAAAAAAAAACACCCCCCCCCCCCFEF113335353533131311",
      INIT_1A => X"CECECCCCACAAAA8A8A8A8A8A8A8A888888888888888888888888888888888888",
      INIT_1B => X"000000CEEEEFEFEFF1F1F11111F1F1F1F1F1EFEFEFEFEEEEEEEFEEEECECECECE",
      INIT_1C => X"131313131311F1EFEFEFEFEFEFEFEEEEEFEEEFEFEFEEEEEEEEEEEEEEEEEE0000",
      INIT_1D => X"888A8A8A8A8A8AAAAAAAAAAAAAAAACACCCCFCCCCCCCCCCCFEFEFF11111111313",
      INIT_1E => X"ACACACAAAA8A8A8A8A8A8A8A8A8A888888888888888888888888888888888888",
      INIT_1F => X"000000CECEEEEFEFEFEFF1F1F1F1F1F1F1EFEFEFCECECECECECECECCCCCCCCCC",
      INIT_20 => X"111333553533353313111111F1F1EFEFEFEFEFEFEFEEEEEEEEEEEEEEEEEE0000",
      INIT_21 => X"8AAA8A8A8A8AAAAAAAAAAAAAAAAAACACCCCDCFCFCCCCCCCCCCCCCFCFEFEFF1F1",
      INIT_22 => X"AAAA8A8A8A8A8A8A8A8A8A8A8888888888888888888888888888888888888888",
      INIT_23 => X"000000CECECEEFEFEFEFEFEFEFEFEFEFEFEFEFCECECECCCCCCCCCCACACACACAA",
      INIT_24 => X"EFEFF11111133577331313131313111111F1F1F1F1F1EFEFEEEFEEEEEEEE0000",
      INIT_25 => X"888AAAAA8A8AAAAAAAAAAAAAAAAAAAACACCCCFCFCFCFCCCCCCCCCCCCCCCFCFCF",
      INIT_26 => X"8A8A8A8A8A8A8A8A8A8A88888888888888888888888888888888888888888888",
      INIT_27 => X"000000CECECECFEFEFEFEFEFEFCFCFCFCFCFCECCCCCCACCCACACACAAAAAAAAAA",
      INIT_28 => X"CFEFEFF1F1F111111111131313131313131313131313131111F1F1EFEFEE0000",
      INIT_29 => X"8888888A8A8A8A8A8A8A8AAAAAAAAAAAACACCCCFCFEFEFEFCFCFCCCCCCCCCCCE",
      INIT_2A => X"8A8A8A8A8A8A8A88888888888888888888888888888888888888888888888888",
      INIT_2B => X"000000CECCCECECFCFCECECCCCCECCCCCCCCCCCCCCACACACACAAAAAAAA8A8A8A",
      INIT_2C => X"EFEFF1F1F1F1F1F1F1F111111113131313131333131333333333331311110000",
      INIT_2D => X"888888888A8A8A8A8A8A8A8AAAAAAAAAAAACACACCCCFEFF1F1F1EFEFCFCFCFCF",
      INIT_2E => X"8A8A8A8A8A8A8888888888888888888888888888888888888888888888888888",
      INIT_2F => X"000000CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCACACACACACACACAAAAAA8A8A8A8A",
      INIT_30 => X"1313131311F1EFEFEFF1F1F1F1F1F1F1F1F1F1F1F11113131313333313130000",
      INIT_31 => X"8888888888888AAA8A8A8A8A8AAAAAAAAAAAACACACACCCCFEFEFF1F1F1F1F1F1",
      INIT_32 => X"8A8A8A8888888888888888888888888888888888888888888888888888888888",
      INIT_33 => X"000000CCACCCCCCCCCCCCCACACACACACACACACACACACACACAAAAAA8A8A8A8A8A",
      INIT_34 => X"111113F1EFCECCCCCCCCCECFCFEFEFEFEFCFCFEFEFEFF1111111F1F1EFEF0000",
      INIT_35 => X"8888888888888A888A8A8A8A8AAAAAAAAAAAAAACACACACACCCCCCFCFF1F1F1F1",
      INIT_36 => X"8A8A888888888888888888888888888888888888888888888888888888888888",
      INIT_37 => X"000000ACACACACACACACACACACACACACAAAAAAAAAAAAAAAAAA8A8A8A8A8A8A8A",
      INIT_38 => X"CFCCCCCCACACACACACACACCCCECFCCCFCFCECCCCCECFCFEFEFEFEFEFCFCC0000",
      INIT_39 => X"8888888888888888888A8A8A8A8A8A8A8AAAAAAAAAACACCCCCCCCCCFCFCFEFEF",
      INIT_3A => X"8A88888888888888888888888888888888888888888888888888888888888888",
      INIT_3B => X"000000ACAAACACACACAAACAAAAAAAAAAAAAAAAAAAAAAAA8A8A8A8A8A8A8A8A8A",
      INIT_3C => X"CCCCACACACAAAAAAACACACACACACACACCCCCCCCCCCCCCCCCCCCCCECECECC0000",
      INIT_3D => X"8888888888888888888A8A8A8A8A8A8A8AAAAAAAAAAAACCCCCCFCFCFCFCFCFCC",
      INIT_3E => X"8A88888888888888888888888888888888888888888888888888888888888888",
      INIT_3F => X"000000AAAAAAAAACAAAAAAAAAAAAAAAAAAAAAAAAAA8A8A8A8A8A8A8A8A8A8A8A",
      INIT_40 => X"CCCCCCCCCCACAAAAAAAAACACAAACACACAAACACACAAACACACACACCCCCCCCC0000",
      INIT_41 => X"8888888888888888888A8A8A8A8A8A8A8AAAAAAAACACACACCCCCCCCCCCCCCCCC",
      INIT_42 => X"8888888888888888888888888888888888888888888888888888888888888888",
      INIT_43 => X"000000AAAAAAAAAAAAAAAAAAAAAAAA8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888A",
      INIT_44 => X"CCCCCCCCCECCACAAAAAAAA8AAAAAAAAAAAAAAAAAAAAAAAAAACACACACACCC0000",
      INIT_45 => X"88888888888888888A8A8A8A8A8A8A8AAAAAAAAAACCCCCCCCCCCCCCCCCCCCCCC",
      INIT_46 => X"8888888888888888888888888888888888888888888888888888888888888888",
      INIT_47 => X"000000AAAAAAAAAAAAAAAA8AAAAAAA8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88",
      INIT_48 => X"CCCCCCACACACAAAA8A8A8A8A8A8AAA8AAAAAAAAAAAAAAAAAAAAAAAAAACCC0000",
      INIT_49 => X"88888888888888888A8A8A8A8A8A8A8AAAAAAAACACACACACACACACACCCCCCCCC",
      INIT_4A => X"8888888888888888888888888888888888888888888888888888888888888888",
      INIT_4B => X"000000AAAAAAAAAA8AAAAA8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888A888888",
      INIT_4C => X"CC8A88AAACAA68888A8A8866664646464666888A68664646466688AAAAAA0000",
      INIT_4D => X"44444444444666464646666646466688AA8866666688AAAA8888ACCC8A88ACCC",
      INIT_4E => X"8888886668AAAA88668888886644444444446688888888664444444444664644",
      INIT_4F => X"000000AAAA88666666688866466666664666886846466688886866AAAA8A6668",
      INIT_50 => X"6877FFFFFFFFFF556666EE99DDFFFFFFFFBB444677FFFFFFFF99448A8A8A0000",
      INIT_51 => X"FFFFFFFFFFDDAAFFFFFFAA55FFFFDD448A44FFFFFF3366AABBFFFFFFFFBBCC88",
      INIT_52 => X"6666AABBFFFFFFFFBBCC6666EEFFFFFFFFDF668888884499FFFFFFFFFF88DDFF",
      INIT_53 => X"000000AA8A66DDFFFFCC88FFFFDDAAFFFFDD22EEFFFFBB446655FFFFFFFFDD33",
      INIT_54 => X"EEFFFFDDAAFFFFFFCC88FFFFFF33DDFFFFBB4444DDFFFFFFFFDD44888A8A0000",
      INIT_55 => X"DDFFFFDD7777AAFFFFFFAA55FFFFFF248844FFFFFF3344DDFFFF5533FFFFFF46",
      INIT_56 => X"EE44FFFFFF5555FFFFDD464455FFFFFFFFFFAA66888846337799FFFFFF887777",
      INIT_57 => X"000000AAAA6611FFFF55EEFFFF5566FFFFDD22BDFFFFDD2233FFFFDDCCFFFFFF",
      INIT_58 => X"AA331111AAFFFFFFEECCFFFFFF22BBFFFFBB2488FFFFBBDDFFFF88888A8A0000",
      INIT_59 => X"BBFFFFBB2266AAFFFFFFAA55FFFFFF248844FFFFFF3344FFFFFF11CCFFFFFF88",
      INIT_5A => X"3368FFFFFFEEEEFFFFFF8844BBFFFF99FFFF11668888886644CCFFFFFFAA6622",
      INIT_5B => X"000000AAAA8866DDFFDD99FFFF8866FFFFDDEEFFFFFFDD2299FFFFBB44FFFFFF",
      INIT_5C => X"686611BBFFFFFFBB666655DDFF77DDFFFFBB22EEFFFF5599FFFFEE66888A0000",
      INIT_5D => X"BBFFFFBB4468AAFFFFFFAA55FFFFFF248844FFFFFF3344FFFFFF11CCFFFFFF88",
      INIT_5E => X"5544AAAAAA8811FFFFFF8866FFFFDD11FFFF7744888866EE5599FFFFFFAA6644",
      INIT_5F => X"000000AAAAAA6611FFFFFFFF774466FFFFDDDDFFFFFFDD0299FFFFBB44FFFFFF",
      INIT_60 => X"AADDFFFFFF99CC66888ABBFFFF99DDFFFFBB2257FFFF1133FFFF554688880000",
      INIT_61 => X"BBFFFFBB4468AAFFFFFFAA55FFFFFF248844FFFFFF3344FFFFFF11CCFFFFFF88",
      INIT_62 => X"5568FFFFFFFF33FFFFFF88CCFFFF99AAFFFFDD2488886633DDDDFFFFFFAA6644",
      INIT_63 => X"0000008A888A8866DDFFFFFFAA6666FFFFFFFFFFFFFFDD0099FFFFBB44FFFFFF",
      INIT_64 => X"77FFFFDDAA5555578833FFFFFF22BBFFFFBB22DDFFFF7799FFFFBB4488880000",
      INIT_65 => X"BBFFFFBB4468AAFFFFFFAA55FFFFFF248844FFFFFF3344FFFFFF11CCFFFFFF88",
      INIT_66 => X"5566FFFFFFEEEEFFFFFF8855FFFFBB55FFFFFF666888886644CCFFFFFFAA6644",
      INIT_67 => X"000000888A8A886635FFFFBB448866FFFFFFFF55FFFFDD0299FFFFBB44FFFFFF",
      INIT_68 => X"99FFFF7744FFFFFFAA33FFFFFF66BBFFFFBB66FFFFFFDDDDFFFFFF4488880000",
      INIT_69 => X"BBFFFFBB4468AAFFFFFFCC55FFFFDD44AA88FFFFFF3344FFFFFF11EEFFFFFF66",
      INIT_6A => X"1188FFFFFFCC11FFFFFF66BBFFFFDDDDFFFFFFCC668866AAAA11FFFFFFAA6644",
      INIT_6B => X"000000888888886633FFFF99448866FFFFFFDD88FFFFDD2277FFFFDD66FFFFFF",
      INIT_6C => X"EFFFFFFFDDFFFF9944CCFFFFFFFFFFFFFFBBCCFFFFFF88EEFFFFFFAA68880000",
      INIT_6D => X"BBFFFFBB44884699FFFFDDDDFFFF3388FFFFFFFFFF332433FFFFFFDDFFFF5544",
      INIT_6E => X"6688FFFFDDDDDDFFFF5566FFFFFF1166FFFFFF33468844DDFFFFFFFFFFAA6844",
      INIT_6F => X"000000888888886633FFFF99448866FFFFFF1166FFFFDD228ADDFFFFDDFFFFBB",
      INIT_70 => X"6688EE333311CC668866AAEEEEEEEEEEEECCCC1111116688111111AA68880000",
      INIT_71 => X"EF1111F166888866CC33555511AA66881111111111CC686688F1131311AA6688",
      INIT_72 => X"6866EEEE66EE3311AA6688111111AA44111111EE668866111111111111888866",
      INIT_73 => X"0000008888888866CC1111EE6688681111116666111111466866CC113311CC66",
      INIT_74 => X"8888888888888888888888888888888888888888686888888888888888880000",
      INIT_75 => X"8888888888888888888868688888888888888888888888888888888888888888",
      INIT_76 => X"8888888888886868888888686868888868686888888888888888888888888888",
      INIT_77 => X"0000008888888888888888888888888888888888888888888888888868888888",
      INIT_78 => X"888888888888888888888A8888888ACCCCACACAC8ACCCCEECCACCCCCCC880000",
      INIT_79 => X"8888888888888888888888888888888888888888888888888888888888888888",
      INIT_7A => X"8888888888888888888888888888888888888888888888888888888888888888",
      INIT_7B => X"0000008888888888888888888888888888888888888888888888888888888888",
      INIT_7C => X"8888888888888888888888888888888A8AAA8AAA88AA8A8AAAAC888AAA880000",
      INIT_7D => X"8888888888888888888888888888888888888888888888888888888888888888",
      INIT_7E => X"8888888888888888888888888888888888888888888888888888888888888888",
      INIT_7F => X"0000008888888888888888888888888888888888888888888888888888888888",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => DOPADOP(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => ena,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(0) => douta(0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(1 downto 0) => douta(1 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOPADOP(0) => DOPADOP(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_8\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec
     port map (
      addra(1 downto 0) => addra(13 downto 12),
      ena => ena,
      ena_array(2 downto 0) => ena_array(2 downto 0)
    );
\has_mux_a.A\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux
     port map (
      DOADO(7) => \ramloop[4].ram.r_n_0\,
      DOADO(6) => \ramloop[4].ram.r_n_1\,
      DOADO(5) => \ramloop[4].ram.r_n_2\,
      DOADO(4) => \ramloop[4].ram.r_n_3\,
      DOADO(3) => \ramloop[4].ram.r_n_4\,
      DOADO(2) => \ramloop[4].ram.r_n_5\,
      DOADO(1) => \ramloop[4].ram.r_n_6\,
      DOADO(0) => \ramloop[4].ram.r_n_7\,
      DOPADOP(0) => \ramloop[4].ram.r_n_8\,
      addra(1 downto 0) => addra(13 downto 12),
      clka => clka,
      douta(8 downto 0) => douta(11 downto 3),
      \douta[10]\(7) => \ramloop[5].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[5].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[5].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[5].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[5].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[5].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[5].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[5].ram.r_n_7\,
      \douta[10]_0\(7) => \ramloop[2].ram.r_n_0\,
      \douta[10]_0\(6) => \ramloop[2].ram.r_n_1\,
      \douta[10]_0\(5) => \ramloop[2].ram.r_n_2\,
      \douta[10]_0\(4) => \ramloop[2].ram.r_n_3\,
      \douta[10]_0\(3) => \ramloop[2].ram.r_n_4\,
      \douta[10]_0\(2) => \ramloop[2].ram.r_n_5\,
      \douta[10]_0\(1) => \ramloop[2].ram.r_n_6\,
      \douta[10]_0\(0) => \ramloop[2].ram.r_n_7\,
      \douta[10]_1\(7) => \ramloop[3].ram.r_n_0\,
      \douta[10]_1\(6) => \ramloop[3].ram.r_n_1\,
      \douta[10]_1\(5) => \ramloop[3].ram.r_n_2\,
      \douta[10]_1\(4) => \ramloop[3].ram.r_n_3\,
      \douta[10]_1\(3) => \ramloop[3].ram.r_n_4\,
      \douta[10]_1\(2) => \ramloop[3].ram.r_n_5\,
      \douta[10]_1\(1) => \ramloop[3].ram.r_n_6\,
      \douta[10]_1\(0) => \ramloop[3].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[5].ram.r_n_8\,
      \douta[11]_0\(0) => \ramloop[2].ram.r_n_8\,
      \douta[11]_1\(0) => \ramloop[3].ram.r_n_8\,
      ena => ena
    );
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(0) => douta(0),
      ena => ena
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(1 downto 0) => douta(2 downto 1),
      ena => ena
    );
\ramloop[2].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[2].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[2].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[2].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[2].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[2].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[2].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[2].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(0)
    );
\ramloop[3].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[3].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[3].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[3].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[3].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[3].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[3].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[3].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[3].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[3].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(1)
    );
\ramloop[4].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\
     port map (
      DOADO(7) => \ramloop[4].ram.r_n_0\,
      DOADO(6) => \ramloop[4].ram.r_n_1\,
      DOADO(5) => \ramloop[4].ram.r_n_2\,
      DOADO(4) => \ramloop[4].ram.r_n_3\,
      DOADO(3) => \ramloop[4].ram.r_n_4\,
      DOADO(2) => \ramloop[4].ram.r_n_5\,
      DOADO(1) => \ramloop[4].ram.r_n_6\,
      DOADO(0) => \ramloop[4].ram.r_n_7\,
      DOPADOP(0) => \ramloop[4].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(2)
    );
\ramloop[5].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[5].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[5].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[5].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[5].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[5].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[5].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[5].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[5].ram.r_n_8\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "5";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     5.761699 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_1.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_1.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 16384;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 16384;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 16384;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 16384;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_1,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_v8_4_4,Vivado 2019.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "5";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     5.761699 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "blk_mem_gen_1.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "blk_mem_gen_1.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 16384;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 16384;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 16384;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 16384;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => B"00000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(11 downto 0) => B"000000000000",
      dinb(11 downto 0) => B"000000000000",
      douta(11 downto 0) => douta(11 downto 0),
      doutb(11 downto 0) => NLW_U0_doutb_UNCONNECTED(11 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(13 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(13 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(13 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(13 downto 0),
      s_axi_rdata(11 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(11 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(11 downto 0) => B"000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
