/***********************************************************************************************************************
 * This file was generated by the MCUXpresso Config Tools. Any manual edits made to this file
 * will be overwritten if the respective MCUXpresso Config Tools is used to update this file.
 **********************************************************************************************************************/

/*
 * TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
!!GlobalInfo
product: Pins v6.0
processor: MCIMX6QPxxVT
package_id: MCIMX6QP7CVT8AA
mcu_data: i_mx_1_0
processor_version: 6.0.0
pin_labels:
- {pin_num: T4, pin_signal: GPIO_1, label: USB_OTG_ID, identifier: USB_OTG_ID}
- {pin_num: A23, pin_signal: SD2_DAT2, label: CHG_ENABLE, identifier: CHG_ENABLE}
- {pin_num: A22, pin_signal: SD2_DAT0, label: CHG_CAPGOOD, identifier: CHG_CAPGOOD}
- {pin_num: T1, pin_signal: GPIO_2, label: CHG_PFW, identifier: CHG_PFW}
- {pin_num: J19, pin_signal: EIM_D29, label: PMIC_INT_B, identifier: PMIC_INT_B}
- {pin_num: V25, pin_signal: DISP0_DAT18, label: EN_PMIC_I2C, identifier: EN_PMIC_I2C}
- {pin_num: A18, pin_signal: NANDF_D0, label: LED90, identifier: LED90}
- {pin_num: C17, pin_signal: NANDF_D1, label: LED91, identifier: LED91}
- {pin_num: F16, pin_signal: NANDF_D2, label: LED92, identifier: LED92}
- {pin_num: D17, pin_signal: NANDF_D3, label: LED93, identifier: LED93}
- {pin_num: N1, pin_signal: CSI0_DAT4, label: CAM1_TRIG, identifier: CAM1_TRIG}
- {pin_num: P2, pin_signal: CSI0_DAT5, label: CAM1_STRB, identifier: CAM1_STRB}
- {pin_num: N4, pin_signal: CSI0_DAT6, label: CAM1_RST_n, identifier: CAM1_RST_n}
- {pin_num: N3, pin_signal: CSI0_DAT7, label: CAM1_PWDN_n, identifier: CAM1_PWDN_n}
- {pin_num: R2, pin_signal: GPIO_16, label: CAM2_LFLT_n, identifier: CAM2_LFLT_n}
- {pin_num: R1, pin_signal: GPIO_17, label: CAM2_RST, identifier: CAM2_RST}
- {pin_num: T2, pin_signal: GPIO_9, label: CAM2_LOCK, identifier: CAM2_LOCK}
- {pin_num: P3, pin_signal: CSI0_DATA_EN, label: CAM2_ENPWR, identifier: CAM2_ENPWR}
- {pin_num: R7, pin_signal: GPIO_3, label: CPU_ENET_INTn, identifier: CPU_ENET_INTn}
- {pin_num: V22, pin_signal: ENET_REF_CLK, label: PHY_RSTn, identifier: PHY_RSTn}
- {pin_num: V5, pin_signal: KEY_ROW4, label: REMOTE_RST, identifier: REMOTE_RST}
- {pin_num: R6, pin_signal: GPIO_4, label: USB_PWREN, identifier: USB_PWREN}
- {pin_num: R4, pin_signal: GPIO_5, label: USB_RESETn, identifier: USB_RESETn}
- {pin_num: V6, pin_signal: KEY_ROW0, label: UART4_RX}
- {pin_num: W5, pin_signal: KEY_COL0, label: UART4_TX}
- {pin_num: T6, pin_signal: KEY_COL4, label: UX_PWR_EN, identifier: UX_PWR_EN}
- {pin_num: C25, pin_signal: EIM_D16, label: UX_5V_OC, identifier: UX_5V_OC}
- {pin_num: W6, pin_signal: KEY_COL2, label: UX_GSTIC_RSTn, identifier: UX_GSTIC_RSTn}
- {pin_num: W4, pin_signal: KEY_ROW2, label: UX_GSTIC_TS, identifier: UX_GSTIC_TS}
- {pin_num: M1, pin_signal: CSI0_DAT10, label: UART1_TX}
- {pin_num: M3, pin_signal: CSI0_DAT11, label: UART1_RX}
- {pin_num: G22, pin_signal: EIM_D25, label: RS485_DE, identifier: RS485_DE}
- {pin_num: E24, pin_signal: EIM_D26, label: RS485_D}
- {pin_num: E25, pin_signal: EIM_D27, label: RS485_R}
- {pin_num: G23, pin_signal: EIM_D28, label: RS485_REn, identifier: RS485_REn}
- {pin_num: T3, pin_signal: GPIO_6, label: SER_PWR_EN, identifier: SER_PWR_EN}
- {pin_num: G21, pin_signal: EIM_D19, label: WIF_PWREN, identifier: WIF_PWREN}
- {pin_num: G20, pin_signal: EIM_D20, label: WIF_RESETn, identifier: WIF_RESETn}
- {pin_num: B21, pin_signal: SD1_CMD, label: WIF_CMD}
- {pin_num: A21, pin_signal: SD1_DAT0, label: WIF_DAT0}
- {pin_num: C20, pin_signal: SD1_DAT1, label: WIF_DAT1}
- {pin_num: E19, pin_signal: SD1_DAT2, label: WIF_DAT2}
- {pin_num: F18, pin_signal: SD1_DAT3, label: WIF_DAT3}
- {pin_num: D25, pin_signal: EIM_D23, label: MOD_PWREN, identifier: MOD_PWREN}
- {pin_num: F22, pin_signal: EIM_D24, label: MOD_RESETn, identifier: MOD_RESETn}
- {pin_num: P6, pin_signal: GPIO_18, label: MOD_IGTn, identifier: MOD_IGTn}
- {pin_num: P5, pin_signal: GPIO_19, label: MOD_PWRIND, identifier: MOD_PWRIND}
- {pin_num: T25, pin_signal: DISP0_DAT9, label: LCD_3V3_EN, identifier: LCD_3V3_EN}
- {pin_num: P24, pin_signal: DISP0_DAT0, label: LCD_BLU_EN, identifier: LCD_BLU_EN}
- {pin_num: P22, pin_signal: DISP0_DAT1, label: LCD_REV_SCAN, identifier: LCD_REV_SCAN}
- {pin_num: P23, pin_signal: DISP0_DAT2, label: LCD_SEL_6OR8, identifier: LCD_SEL_6OR8}
- {pin_num: R22, pin_signal: DISP0_DAT8, label: LCD_PWM}
- {pin_num: H19, pin_signal: EIM_A25, label: HDMI_CEC}
- {pin_num: U5, pin_signal: KEY_COL3, label: I2C2_SCL}
- {pin_num: T7, pin_signal: KEY_ROW3, label: I2C2_SDA}
- {pin_num: T5, pin_signal: GPIO_0, label: AUD_MCLK}
- {pin_num: U22, pin_signal: DISP0_DAT20, label: AUD4_TXC}
- {pin_num: T20, pin_signal: DISP0_DAT21, label: AUD4_TXD}
- {pin_num: V24, pin_signal: DISP0_DAT22, label: AUD4_TXFS}
- {pin_num: W24, pin_signal: DISP0_DAT23, label: AUD4_RXD}
- {pin_num: F21, pin_signal: EIM_D17, label: I2C3_SCL}
- {pin_num: D24, pin_signal: EIM_D18, label: I2C3_SDA}
- {pin_num: P20, pin_signal: DISP0_DAT4, label: SPK_PWREN, identifier: SPK_PWREN}
- {pin_num: P21, pin_signal: DISP0_DAT3, label: USON_PWREN, identifier: USON_PWREN}
- {pin_num: B17, pin_signal: SD4_CMD, label: ULTS1_TXD3}
- {pin_num: E16, pin_signal: SD4_CLK, label: ULTS1_RXD3}
- {pin_num: U7, pin_signal: KEY_COL1, label: ULTS2_RXD5}
- {pin_num: U6, pin_signal: KEY_ROW1, label: ULTS2_TXD5}
- {pin_num: H20, pin_signal: EIM_D21, label: USB_OTG_OCn}
- {pin_num: E23, pin_signal: EIM_D22, label: USB_OTG_PWR}
- {pin_num: R3, pin_signal: GPIO_7, label: CAN_TX}
- {pin_num: R5, pin_signal: GPIO_8, label: CAN_RX}
 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS ***********
 */

#include "pin_mux.h"

/* FUNCTION ************************************************************************************************************
 *
 * Function Name : BOARD_InitBootPins
 * Description   : Calls initialization functions.
 *
 * END ****************************************************************************************************************/
void BOARD_InitBootPins(void)
{
}

/*
 * TEXT BELOW IS USED AS SETTING FOR TOOLS *************************************
BOARD_InitPins:
- options: {callFromInitBoot: 'false', coreID: ca9_0}
- pin_list:
  - {pin_num: C12, peripheral: SRC, signal: boot_mode0, pin_signal: BOOT_MODE0}
  - {pin_num: F12, peripheral: SRC, signal: boot_mode1, pin_signal: BOOT_MODE1}
  - {pin_num: A22, peripheral: GPIO1, signal: 'gpio, 15', pin_signal: SD2_DAT0, direction: INPUT}
  - {pin_num: A23, peripheral: GPIO1, signal: 'gpio, 13', pin_signal: SD2_DAT2, direction: OUTPUT}
  - {pin_num: T1, peripheral: GPIO1, signal: 'gpio, 2', pin_signal: GPIO_2, direction: INPUT}
  - {pin_num: F21, peripheral: I2C3, signal: scl, pin_signal: EIM_D17}
  - {pin_num: D24, peripheral: I2C3, signal: sda, pin_signal: EIM_D18}
  - {pin_num: J19, peripheral: GPIO3, signal: 'gpio, 29', pin_signal: EIM_D29, direction: INPUT}
  - {pin_num: V25, peripheral: GPIO5, signal: 'gpio, 12', pin_signal: DISP0_DAT18, direction: OUTPUT}
  - {pin_num: A18, peripheral: GPIO2, signal: 'gpio, 0', pin_signal: NANDF_D0, direction: OUTPUT}
  - {pin_num: C17, peripheral: GPIO2, signal: 'gpio, 1', pin_signal: NANDF_D1, direction: OUTPUT}
  - {pin_num: F16, peripheral: GPIO2, signal: 'gpio, 2', pin_signal: NANDF_D2, direction: OUTPUT}
  - {pin_num: D17, peripheral: GPIO2, signal: 'gpio, 3', pin_signal: NANDF_D3, direction: OUTPUT}
  - {pin_num: H20, peripheral: USB, signal: usbotg_oc, pin_signal: EIM_D21}
  - {pin_num: E23, peripheral: USB, signal: usbotg_pwr, pin_signal: EIM_D22}
  - {pin_num: T4, peripheral: GPIO1, signal: 'gpio, 1', pin_signal: GPIO_1, direction: INPUT}
  - {pin_num: N1, peripheral: GPIO5, signal: 'gpio, 22', pin_signal: CSI0_DAT4, direction: OUTPUT}
  - {pin_num: P2, peripheral: GPIO5, signal: 'gpio, 23', pin_signal: CSI0_DAT5, direction: OUTPUT}
  - {pin_num: N4, peripheral: GPIO5, signal: 'gpio, 24', pin_signal: CSI0_DAT6, direction: OUTPUT}
  - {pin_num: N3, peripheral: GPIO5, signal: 'gpio, 25', pin_signal: CSI0_DAT7, direction: OUTPUT}
  - {pin_num: R2, peripheral: GPIO7, signal: 'gpio, 11', pin_signal: GPIO_16, direction: INPUT}
  - {pin_num: R1, peripheral: GPIO7, signal: 'gpio, 12', pin_signal: GPIO_17, direction: OUTPUT}
  - {pin_num: T2, peripheral: GPIO1, signal: 'gpio, 9', pin_signal: GPIO_9, direction: INPUT}
  - {pin_num: P3, peripheral: GPIO5, signal: 'gpio, 20', pin_signal: CSI0_DATA_EN, direction: OUTPUT}
  - {pin_num: R7, peripheral: GPIO1, signal: 'gpio, 3', pin_signal: GPIO_3, direction: INPUT}
  - {pin_num: V22, peripheral: GPIO1, signal: 'gpio, 23', pin_signal: ENET_REF_CLK, direction: OUTPUT}
  - {pin_num: V5, peripheral: GPIO4, signal: 'gpio, 15', pin_signal: KEY_ROW4, direction: OUTPUT}
  - {pin_num: R6, peripheral: GPIO1, signal: 'gpio, 4', pin_signal: GPIO_4, direction: OUTPUT}
  - {pin_num: R4, peripheral: GPIO1, signal: 'gpio, 5', pin_signal: GPIO_5, direction: OUTPUT}
  - {pin_num: N6, peripheral: I2C1, signal: sda, pin_signal: CSI0_DAT8}
  - {pin_num: N5, peripheral: I2C1, signal: scl, pin_signal: CSI0_DAT9}
  - {pin_num: V6, peripheral: UART4, signal: rxd_mux, pin_signal: KEY_ROW0}
  - {pin_num: W5, peripheral: UART4, signal: txd_mux, pin_signal: KEY_COL0}
  - {pin_num: T6, peripheral: GPIO4, signal: 'gpio, 14', pin_signal: KEY_COL4, direction: OUTPUT}
  - {pin_num: C25, peripheral: GPIO3, signal: 'gpio, 16', pin_signal: EIM_D16, direction: INPUT}
  - {pin_num: W6, peripheral: GPIO4, signal: 'gpio, 10', pin_signal: KEY_COL2, direction: OUTPUT}
  - {pin_num: W4, peripheral: GPIO4, signal: 'gpio, 11', pin_signal: KEY_ROW2, direction: OUTPUT}
  - {pin_num: M1, peripheral: UART1, signal: txd_mux, pin_signal: CSI0_DAT10}
  - {pin_num: M3, peripheral: UART1, signal: rxd_mux, pin_signal: CSI0_DAT11}
  - {pin_num: G22, peripheral: GPIO3, signal: 'gpio, 25', pin_signal: EIM_D25, direction: OUTPUT}
  - {pin_num: E24, peripheral: UART2, signal: txd_mux, pin_signal: EIM_D26}
  - {pin_num: E25, peripheral: UART2, signal: rxd_mux, pin_signal: EIM_D27}
  - {pin_num: G23, peripheral: GPIO3, signal: 'gpio, 28', pin_signal: EIM_D28, direction: OUTPUT}
  - {pin_num: R3, peripheral: FLEXCAN1, signal: txcan, pin_signal: GPIO_7}
  - {pin_num: R5, peripheral: FLEXCAN1, signal: rxcan, pin_signal: GPIO_8}
  - {pin_num: T3, peripheral: GPIO1, signal: 'gpio, 6', pin_signal: GPIO_6, direction: OUTPUT}
  - {pin_num: G21, peripheral: GPIO3, signal: 'gpio, 19', pin_signal: EIM_D19, direction: OUTPUT}
  - {pin_num: G20, peripheral: GPIO3, signal: 'gpio, 20', pin_signal: EIM_D20, direction: OUTPUT}
  - {pin_num: B21, peripheral: uSDHC1, signal: cmd, pin_signal: SD1_CMD}
  - {pin_num: A21, peripheral: uSDHC1, signal: dat0, pin_signal: SD1_DAT0}
  - {pin_num: C20, peripheral: uSDHC1, signal: dat1, pin_signal: SD1_DAT1}
  - {pin_num: E19, peripheral: uSDHC1, signal: dat2, pin_signal: SD1_DAT2}
  - {pin_num: F18, peripheral: uSDHC1, signal: dat3, pin_signal: SD1_DAT3}
  - {pin_num: D25, peripheral: GPIO3, signal: 'gpio, 23', pin_signal: EIM_D23, direction: OUTPUT}
  - {pin_num: F22, peripheral: GPIO3, signal: 'gpio, 24', pin_signal: EIM_D24, direction: OUTPUT}
  - {pin_num: P6, peripheral: GPIO7, signal: 'gpio, 13', pin_signal: GPIO_18, direction: OUTPUT}
  - {pin_num: P5, peripheral: GPIO4, signal: 'gpio, 5', pin_signal: GPIO_19, direction: INPUT}
  - {pin_num: T25, peripheral: GPIO4, signal: 'gpio, 30', pin_signal: DISP0_DAT9, direction: OUTPUT}
  - {pin_num: P24, peripheral: GPIO4, signal: 'gpio, 21', pin_signal: DISP0_DAT0, direction: OUTPUT}
  - {pin_num: P22, peripheral: GPIO4, signal: 'gpio, 22', pin_signal: DISP0_DAT1, direction: OUTPUT}
  - {pin_num: P23, peripheral: GPIO4, signal: 'gpio, 23', pin_signal: DISP0_DAT2, direction: OUTPUT}
  - {pin_num: R22, peripheral: PWM1, signal: pwmo, pin_signal: DISP0_DAT8}
  - {pin_num: H19, peripheral: HDMI, signal: cec_line, pin_signal: EIM_A25}
  - {pin_num: U5, peripheral: I2C2, signal: scl, pin_signal: KEY_COL3}
  - {pin_num: T7, peripheral: I2C2, signal: sda, pin_signal: KEY_ROW3}
  - {pin_num: T5, peripheral: ASRC, signal: asrc_ext_clk, pin_signal: GPIO_0}
  - {pin_num: U22, peripheral: AUDMUX, signal: aud4_txc, pin_signal: DISP0_DAT20}
  - {pin_num: T20, peripheral: AUDMUX, signal: aud4_txd, pin_signal: DISP0_DAT21}
  - {pin_num: V24, peripheral: AUDMUX, signal: aud4_txfs, pin_signal: DISP0_DAT22}
  - {pin_num: W24, peripheral: AUDMUX, signal: aud4_rxd, pin_signal: DISP0_DAT23}
  - {pin_num: P20, peripheral: GPIO4, signal: 'gpio, 25', pin_signal: DISP0_DAT4, direction: OUTPUT}
  - {pin_num: P21, peripheral: GPIO4, signal: 'gpio, 24', pin_signal: DISP0_DAT3, direction: OUTPUT}
  - {pin_num: B17, peripheral: UART3, signal: txd_mux, pin_signal: SD4_CMD}
  - {pin_num: E16, peripheral: UART3, signal: rxd_mux, pin_signal: SD4_CLK}
  - {pin_num: U7, peripheral: UART5, signal: txd_mux, pin_signal: KEY_COL1}
  - {pin_num: U6, peripheral: UART5, signal: rxd_mux, pin_signal: KEY_ROW1}
  - {pin_num: A8, peripheral: PMU, signal: 'gnd, 1', pin_signal: GND1}
  - {pin_num: A13, peripheral: PMU, signal: 'gnd, 2', pin_signal: GND2}
  - {pin_num: A25, peripheral: PMU, signal: 'gnd, 3', pin_signal: GND3}
  - {pin_num: C1, peripheral: PMU, signal: 'gnd, 5', pin_signal: GND5}
  - {pin_num: B4, peripheral: PMU, signal: 'gnd, 4', pin_signal: GND4}
  - {pin_num: C4, peripheral: PMU, signal: 'gnd, 6', pin_signal: GND6}
  - {pin_num: C6, peripheral: PMU, signal: 'gnd, 7', pin_signal: GND7}
  - {pin_num: C10, peripheral: PMU, signal: 'gnd, 8', pin_signal: GND8}
  - {pin_num: D3, peripheral: PMU, signal: 'gnd, 9', pin_signal: GND9}
  - {pin_num: D6, peripheral: PMU, signal: 'gnd, 10', pin_signal: GND10}
  - {pin_num: D8, peripheral: PMU, signal: 'gnd, 11', pin_signal: GND11}
  - {pin_num: E5, peripheral: PMU, signal: 'gnd, 12', pin_signal: GND12}
  - {pin_num: E6, peripheral: PMU, signal: 'gnd, 13', pin_signal: GND13}
  - {pin_num: E7, peripheral: PMU, signal: 'gnd, 14', pin_signal: GND14}
  - {pin_num: F5, peripheral: PMU, signal: 'gnd, 15', pin_signal: GND15}
  - {pin_num: F6, peripheral: PMU, signal: 'gnd, 16', pin_signal: GND16}
  - {pin_num: F7, peripheral: PMU, signal: 'gnd, 17', pin_signal: GND17}
  - {pin_num: F8, peripheral: PMU, signal: 'gnd, 18', pin_signal: GND18}
  - {pin_num: G3, peripheral: PMU, signal: 'gnd, 19', pin_signal: GND19}
  - {pin_num: G10, peripheral: PMU, signal: 'gnd, 20', pin_signal: GND20}
  - {pin_num: G19, peripheral: PMU, signal: 'gnd, 21', pin_signal: GND21}
  - {pin_num: H8, peripheral: PMU, signal: 'gnd, 22', pin_signal: GND22}
  - {pin_num: H12, peripheral: PMU, signal: 'gnd, 23', pin_signal: GND23}
  - {pin_num: H15, peripheral: PMU, signal: 'gnd, 24', pin_signal: GND24}
  - {pin_num: H18, peripheral: PMU, signal: 'gnd, 25', pin_signal: GND25}
  - {pin_num: J2, peripheral: PMU, signal: 'gnd, 26', pin_signal: GND26}
  - {pin_num: J8, peripheral: PMU, signal: 'gnd, 27', pin_signal: GND27}
  - {pin_num: J12, peripheral: PMU, signal: 'gnd, 28', pin_signal: GND28}
  - {pin_num: J15, peripheral: PMU, signal: 'gnd, 29', pin_signal: GND29}
  - {pin_num: J18, peripheral: PMU, signal: 'gnd, 30', pin_signal: GND30}
  - {pin_num: K8, peripheral: PMU, signal: 'gnd, 31', pin_signal: GND31}
  - {pin_num: K10, peripheral: PMU, signal: 'gnd, 32', pin_signal: GND32}
  - {pin_num: K12, peripheral: PMU, signal: 'gnd, 33', pin_signal: GND33}
  - {pin_num: K15, peripheral: PMU, signal: 'gnd, 34', pin_signal: GND34}
  - {pin_num: K18, peripheral: PMU, signal: 'gnd, 35', pin_signal: GND35}
  - {pin_num: L2, peripheral: PMU, signal: 'gnd, 36', pin_signal: GND36}
  - {pin_num: L5, peripheral: PMU, signal: 'gnd, 37', pin_signal: GND37}
  - {pin_num: L8, peripheral: PMU, signal: 'gnd, 38', pin_signal: GND38}
  - {pin_num: L10, peripheral: PMU, signal: 'gnd, 39', pin_signal: GND39}
  - {pin_num: L12, peripheral: PMU, signal: 'gnd, 40', pin_signal: GND40}
  - {pin_num: L15, peripheral: PMU, signal: 'gnd, 41', pin_signal: GND41}
  - {pin_num: L18, peripheral: PMU, signal: 'gnd, 42', pin_signal: GND42}
  - {pin_num: M8, peripheral: PMU, signal: 'gnd, 43', pin_signal: GND43}
  - {pin_num: M10, peripheral: PMU, signal: 'gnd, 44', pin_signal: GND44}
  - {pin_num: M12, peripheral: PMU, signal: 'gnd, 45', pin_signal: GND45}
  - {pin_num: M15, peripheral: PMU, signal: 'gnd, 46', pin_signal: GND46}
  - {pin_num: M18, peripheral: PMU, signal: 'gnd, 47', pin_signal: GND47}
  - {pin_num: N8, peripheral: PMU, signal: 'gnd, 48', pin_signal: GND48}
  - {pin_num: N10, peripheral: PMU, signal: 'gnd, 49', pin_signal: GND49}
  - {pin_num: N15, peripheral: PMU, signal: 'gnd, 50', pin_signal: GND50}
  - {pin_num: N18, peripheral: PMU, signal: 'gnd, 51', pin_signal: GND51}
  - {pin_num: P8, peripheral: PMU, signal: 'gnd, 52', pin_signal: GND52}
  - {pin_num: P10, peripheral: PMU, signal: 'gnd, 53', pin_signal: GND53}
  - {pin_num: P12, peripheral: PMU, signal: 'gnd, 54', pin_signal: GND54}
  - {pin_num: P15, peripheral: PMU, signal: 'gnd, 55', pin_signal: GND55}
  - {pin_num: P18, peripheral: PMU, signal: 'gnd, 56', pin_signal: GND56}
  - {pin_num: R8, peripheral: PMU, signal: 'gnd, 57', pin_signal: GND57}
  - {pin_num: R12, peripheral: PMU, signal: 'gnd, 58', pin_signal: GND58}
  - {pin_num: R15, peripheral: PMU, signal: 'gnd, 59', pin_signal: GND59}
  - {pin_num: R17, peripheral: PMU, signal: 'gnd, 60', pin_signal: GND60}
  - {pin_num: T8, peripheral: PMU, signal: 'gnd, 61', pin_signal: GND61}
  - {pin_num: T11, peripheral: PMU, signal: 'gnd, 62', pin_signal: GND62}
  - {pin_num: T12, peripheral: PMU, signal: 'gnd, 63', pin_signal: GND63}
  - {pin_num: T15, peripheral: PMU, signal: 'gnd, 64', pin_signal: GND64}
  - {pin_num: T17, peripheral: PMU, signal: 'gnd, 65', pin_signal: GND65}
  - {pin_num: T19, peripheral: PMU, signal: 'gnd, 66', pin_signal: GND66}
  - {pin_num: U8, peripheral: PMU, signal: 'gnd, 67', pin_signal: GND67}
  - {pin_num: U11, peripheral: PMU, signal: 'gnd, 68', pin_signal: GND68}
  - {pin_num: U12, peripheral: PMU, signal: 'gnd, 69', pin_signal: GND69}
  - {pin_num: U15, peripheral: PMU, signal: 'gnd, 70', pin_signal: GND70}
  - {pin_num: U17, peripheral: PMU, signal: 'gnd, 71', pin_signal: GND71}
  - {pin_num: U19, peripheral: PMU, signal: 'gnd, 72', pin_signal: GND72}
  - {pin_num: V8, peripheral: PMU, signal: 'gnd, 73', pin_signal: GND73}
  - {pin_num: V19, peripheral: PMU, signal: 'gnd, 74', pin_signal: GND74}
  - {pin_num: W3, peripheral: PMU, signal: 'gnd, 75', pin_signal: GND75}
  - {pin_num: W7, peripheral: PMU, signal: 'gnd, 76', pin_signal: GND76}
  - {pin_num: W8, peripheral: PMU, signal: 'gnd, 77', pin_signal: GND77}
  - {pin_num: W9, peripheral: PMU, signal: 'gnd, 78', pin_signal: GND78}
  - {pin_num: W10, peripheral: PMU, signal: 'gnd, 79', pin_signal: GND79}
  - {pin_num: W11, peripheral: PMU, signal: 'gnd, 80', pin_signal: GND80}
  - {pin_num: W12, peripheral: PMU, signal: 'gnd, 81', pin_signal: GND81}
  - {pin_num: W13, peripheral: PMU, signal: 'gnd, 82', pin_signal: GND82}
  - {pin_num: W15, peripheral: PMU, signal: 'gnd, 83', pin_signal: GND83}
  - {pin_num: W16, peripheral: PMU, signal: 'gnd, 84', pin_signal: GND84}
  - {pin_num: W17, peripheral: PMU, signal: 'gnd, 85', pin_signal: GND85}
  - {pin_num: W18, peripheral: PMU, signal: 'gnd, 86', pin_signal: GND86}
  - {pin_num: W19, peripheral: PMU, signal: 'gnd, 87', pin_signal: GND87}
  - {pin_num: Y5, peripheral: PMU, signal: 'gnd, 88', pin_signal: GND88}
  - {pin_num: Y24, peripheral: PMU, signal: 'gnd, 89', pin_signal: GND89}
  - {pin_num: AA7, peripheral: PMU, signal: 'gnd, 90', pin_signal: GND90}
  - {pin_num: AA10, peripheral: PMU, signal: 'gnd, 91', pin_signal: GND91}
  - {pin_num: AA13, peripheral: PMU, signal: 'gnd, 92', pin_signal: GND92}
  - {pin_num: AA16, peripheral: PMU, signal: 'gnd, 93', pin_signal: GND93}
  - {pin_num: AA19, peripheral: PMU, signal: 'gnd, 94', pin_signal: GND94}
  - {pin_num: AA22, peripheral: PMU, signal: 'gnd, 95', pin_signal: GND95}
  - {pin_num: AB3, peripheral: PMU, signal: 'gnd, 96', pin_signal: GND96}
  - {pin_num: AB24, peripheral: PMU, signal: 'gnd, 97', pin_signal: GND97}
  - {pin_num: AD4, peripheral: PMU, signal: 'gnd, 98', pin_signal: GND98}
  - {pin_num: AD7, peripheral: PMU, signal: 'gnd, 99', pin_signal: GND99}
  - {pin_num: AD10, peripheral: PMU, signal: 'gnd, 100', pin_signal: GND100}
  - {pin_num: AD13, peripheral: PMU, signal: 'gnd, 101', pin_signal: GND101}
  - {pin_num: AD16, peripheral: PMU, signal: 'gnd, 102', pin_signal: GND102}
  - {pin_num: AD19, peripheral: PMU, signal: 'gnd, 103', pin_signal: GND103}
  - {pin_num: AD22, peripheral: PMU, signal: 'gnd, 104', pin_signal: GND104}
  - {pin_num: AE1, peripheral: PMU, signal: 'gnd, 105', pin_signal: GND105}
  - {pin_num: AE25, peripheral: PMU, signal: 'gnd, 106', pin_signal: GND106}
  - {pin_num: A4, peripheral: PMU, signal: 'gnd, 0', pin_signal: GND0}
  - {pin_num: R10, peripheral: PMU, signal: 'vdd_soc_cap, 0', pin_signal: VDDSOC_CAP0}
  - {pin_num: T10, peripheral: PMU, signal: 'vdd_soc_cap, 1', pin_signal: VDDSOC_CAP1}
  - {pin_num: T13, peripheral: PMU, signal: 'vdd_soc_cap, 2', pin_signal: VDDSOC_CAP2}
  - {pin_num: T14, peripheral: PMU, signal: 'vdd_soc_cap, 3', pin_signal: VDDSOC_CAP3}
  - {pin_num: U10, peripheral: PMU, signal: 'vdd_soc_cap, 4', pin_signal: VDDSOC_CAP4}
  - {pin_num: U13, peripheral: PMU, signal: 'vdd_soc_cap, 5', pin_signal: VDDSOC_CAP5}
  - {pin_num: U14, peripheral: PMU, signal: 'vdd_soc_cap, 6', pin_signal: VDDSOC_CAP6}
  - {pin_num: H16, peripheral: PMU, signal: 'vdd_soc_in, 0', pin_signal: VDDSOC_IN0}
  - {pin_num: J16, peripheral: PMU, signal: 'vdd_soc_in, 1', pin_signal: VDDSOC_IN1}
  - {pin_num: K16, peripheral: PMU, signal: 'vdd_soc_in, 2', pin_signal: VDDSOC_IN2}
  - {pin_num: L16, peripheral: PMU, signal: 'vdd_soc_in, 3', pin_signal: VDDSOC_IN3}
  - {pin_num: M16, peripheral: PMU, signal: 'vdd_soc_in, 4', pin_signal: VDDSOC_IN4}
  - {pin_num: N16, peripheral: PMU, signal: 'vdd_soc_in, 5', pin_signal: VDDSOC_IN5}
  - {pin_num: P16, peripheral: PMU, signal: 'vdd_soc_in, 6', pin_signal: VDDSOC_IN6}
  - {pin_num: R16, peripheral: PMU, signal: 'vdd_soc_in, 7', pin_signal: VDDSOC_IN7}
  - {pin_num: T16, peripheral: PMU, signal: 'vdd_soc_in, 8', pin_signal: VDDSOC_IN8}
  - {pin_num: U16, peripheral: PMU, signal: 'vdd_soc_in, 9', pin_signal: VDDSOC_IN9}
  - {pin_num: N12, peripheral: PMU, signal: vdd_cache_cap, pin_signal: VDD_CACHE_CAP}
  - {pin_num: G11, peripheral: PMU, signal: vdd_snvs_in, pin_signal: VDD_SNVS_IN}
  - {pin_num: G9, peripheral: PMU, signal: vdd_snvs_cap, pin_signal: VDD_SNVS_CAP}
  - {pin_num: H17, peripheral: PMU, signal: 'vdd_pu_cap, 0', pin_signal: VDDPU_CAP0}
  - {pin_num: J17, peripheral: PMU, signal: 'vdd_pu_cap, 1', pin_signal: VDDPU_CAP1}
  - {pin_num: K17, peripheral: PMU, signal: 'vdd_pu_cap, 2', pin_signal: VDDPU_CAP2}
  - {pin_num: L17, peripheral: PMU, signal: 'vdd_pu_cap, 3', pin_signal: VDDPU_CAP3}
  - {pin_num: M17, peripheral: PMU, signal: 'vdd_pu_cap, 4', pin_signal: VDDPU_CAP4}
  - {pin_num: N17, peripheral: PMU, signal: 'vdd_pu_cap, 5', pin_signal: VDDPU_CAP5}
  - {pin_num: P17, peripheral: PMU, signal: 'vdd_pu_cap, 6', pin_signal: VDDPU_CAP6}
  - {pin_num: H9, peripheral: PMU, signal: 'vdd_high_in, 0', pin_signal: VDDHIGH_IN0}
  - {pin_num: J9, peripheral: PMU, signal: 'vdd_high_in, 1', pin_signal: VDDHIGH_IN1}
  - {pin_num: H10, peripheral: PMU, signal: 'vdd_high_cap, 0', pin_signal: VDDHIGH_CAP0}
  - {pin_num: J10, peripheral: PMU, signal: 'vdd_high_cap, 1', pin_signal: VDDHIGH_CAP1}
  - {pin_num: H14, peripheral: PMU, signal: 'vdd_arm_in, 0', pin_signal: VDDARM_IN0}
  - {pin_num: J14, peripheral: PMU, signal: 'vdd_arm_in, 1', pin_signal: VDDARM_IN1}
  - {pin_num: K14, peripheral: PMU, signal: 'vdd_arm_in, 2', pin_signal: VDDARM_IN2}
  - {pin_num: L14, peripheral: PMU, signal: 'vdd_arm_in, 3', pin_signal: VDDARM_IN3}
  - {pin_num: M14, peripheral: PMU, signal: 'vdd_arm_in, 4', pin_signal: VDDARM_IN4}
  - {pin_num: N14, peripheral: PMU, signal: 'vdd_arm_in, 5', pin_signal: VDDARM_IN5}
  - {pin_num: P14, peripheral: PMU, signal: 'vdd_arm_in, 6', pin_signal: VDDARM_IN6}
  - {pin_num: R14, peripheral: PMU, signal: 'vdd_arm_in, 7', pin_signal: VDDARM_IN7}
  - {pin_num: H13, peripheral: PMU, signal: 'vdd_arm_cap, 0', pin_signal: VDDARM_CAP0}
  - {pin_num: J13, peripheral: PMU, signal: 'vdd_arm_cap, 1', pin_signal: VDDARM_CAP1}
  - {pin_num: K13, peripheral: PMU, signal: 'vdd_arm_cap, 2', pin_signal: VDDARM_CAP2}
  - {pin_num: L13, peripheral: PMU, signal: 'vdd_arm_cap, 3', pin_signal: VDDARM_CAP3}
  - {pin_num: M13, peripheral: PMU, signal: 'vdd_arm_cap, 4', pin_signal: VDDARM_CAP4}
  - {pin_num: N13, peripheral: PMU, signal: 'vdd_arm_cap, 5', pin_signal: VDDARM_CAP5}
  - {pin_num: P13, peripheral: PMU, signal: 'vdd_arm_cap, 6', pin_signal: VDDARM_CAP6}
  - {pin_num: R13, peripheral: PMU, signal: 'vdd_arm_cap, 7', pin_signal: VDDARM_CAP7}
  - {pin_num: K9, peripheral: PMU, signal: 'vdd_arm23_in, 0', pin_signal: VDDARM23_IN0}
  - {pin_num: L9, peripheral: PMU, signal: 'vdd_arm23_in, 1', pin_signal: VDDARM23_IN1}
  - {pin_num: M9, peripheral: PMU, signal: 'vdd_arm23_in, 2', pin_signal: VDDARM23_IN2}
  - {pin_num: N9, peripheral: PMU, signal: 'vdd_arm23_in, 3', pin_signal: VDDARM23_IN3}
  - {pin_num: P9, peripheral: PMU, signal: 'vdd_arm23_in, 4', pin_signal: VDDARM23_IN4}
  - {pin_num: R9, peripheral: PMU, signal: 'vdd_arm23_in, 5', pin_signal: VDDARM23_IN5}
  - {pin_num: T9, peripheral: PMU, signal: 'vdd_arm23_in, 6', pin_signal: VDDARM23_IN6}
  - {pin_num: U9, peripheral: PMU, signal: 'vdd_arm23_in, 7', pin_signal: VDDARM23_IN7}
  - {pin_num: H11, peripheral: PMU, signal: 'vdd_arm23_cap, 0', pin_signal: VDDARM23_CAP0}
  - {pin_num: J11, peripheral: PMU, signal: 'vdd_arm23_cap, 1', pin_signal: VDDARM23_CAP1}
  - {pin_num: K11, peripheral: PMU, signal: 'vdd_arm23_cap, 2', pin_signal: VDDARM23_CAP2}
  - {pin_num: L11, peripheral: PMU, signal: 'vdd_arm23_cap, 3', pin_signal: VDDARM23_CAP3}
  - {pin_num: M11, peripheral: PMU, signal: 'vdd_arm23_cap, 4', pin_signal: VDDARM23_CAP4}
  - {pin_num: N11, peripheral: PMU, signal: 'vdd_arm23_cap, 5', pin_signal: VDDARM23_CAP5}
  - {pin_num: P11, peripheral: PMU, signal: 'vdd_arm23_cap, 6', pin_signal: VDDARM23_CAP6}
  - {pin_num: R11, peripheral: PMU, signal: 'vdd_arm23_cap, 7', pin_signal: VDDARM23_CAP7}
  - {pin_num: P19, peripheral: PMU, signal: nvcc_lcd, pin_signal: NVCC_LCD}
  - {pin_num: N7, peripheral: PMU, signal: nvcc_csi, pin_signal: NVCC_CSI}
  - {pin_num: K7, peripheral: PMU, signal: nvcc_mipi, pin_signal: NVCC_MIPI}
  - {pin_num: K19, peripheral: PMU, signal: nvcc_eim0, pin_signal: NVCC_EIM0}
  - {pin_num: L19, peripheral: PMU, signal: nvcc_eim1, pin_signal: NVCC_EIM1}
  - {pin_num: M19, peripheral: PMU, signal: nvcc_eim2, pin_signal: NVCC_EIM2}
  - {pin_num: P7, peripheral: PMU, signal: nvcc_gpio, pin_signal: NVCC_GPIO}
  - {pin_num: R19, peripheral: PMU, signal: nvcc_enet, pin_signal: NVCC_ENET}
  - {pin_num: E8, peripheral: PMU, signal: nvcc_pll_out, pin_signal: NVCC_PLL_OUT}
  - {pin_num: G18, peripheral: PMU, signal: nvcc_rgmii, pin_signal: NVCC_RGMII}
  - {pin_num: G16, peripheral: PMU, signal: nvcc_sd1, pin_signal: NVCC_SD1}
  - {pin_num: G17, peripheral: PMU, signal: nvcc_sd2, pin_signal: NVCC_SD2}
  - {pin_num: G14, peripheral: PMU, signal: nvcc_sd3, pin_signal: NVCC_SD3}
  - {pin_num: G15, peripheral: PMU, signal: nvcc_nand, pin_signal: NVCC_NANDF}
  - {pin_num: J7, peripheral: PMU, signal: nvcc_jtag, pin_signal: NVCC_JTAG}
  - {pin_num: AB14, peripheral: MMDC, signal: 'dram_a, 1', pin_signal: DRAM_A1}
  - {pin_num: AC14, peripheral: MMDC, signal: 'dram_a, 0', pin_signal: DRAM_A0}
  - {pin_num: AA14, peripheral: MMDC, signal: 'dram_a, 2', pin_signal: DRAM_A2}
  - {pin_num: Y14, peripheral: MMDC, signal: 'dram_a, 3', pin_signal: DRAM_A3}
  - {pin_num: W14, peripheral: MMDC, signal: 'dram_a, 4', pin_signal: DRAM_A4}
  - {pin_num: AE13, peripheral: MMDC, signal: 'dram_a, 5', pin_signal: DRAM_A5}
  - {pin_num: AC13, peripheral: MMDC, signal: 'dram_a, 6', pin_signal: DRAM_A6}
  - {pin_num: Y13, peripheral: MMDC, signal: 'dram_a, 7', pin_signal: DRAM_A7}
  - {pin_num: AB13, peripheral: MMDC, signal: 'dram_a, 8', pin_signal: DRAM_A8}
  - {pin_num: AE12, peripheral: MMDC, signal: 'dram_a, 9', pin_signal: DRAM_A9}
  - {pin_num: AA15, peripheral: MMDC, signal: 'dram_a, 10', pin_signal: DRAM_A10}
  - {pin_num: AC12, peripheral: MMDC, signal: 'dram_a, 11', pin_signal: DRAM_A11}
  - {pin_num: AD12, peripheral: MMDC, signal: 'dram_a, 12', pin_signal: DRAM_A12}
  - {pin_num: AC17, peripheral: MMDC, signal: 'dram_a, 13', pin_signal: DRAM_A13}
  - {pin_num: AA12, peripheral: MMDC, signal: 'dram_a, 14', pin_signal: DRAM_A14}
  - {pin_num: Y12, peripheral: MMDC, signal: 'dram_a, 15', pin_signal: DRAM_A15}
  - {pin_num: AE16, peripheral: MMDC, signal: dram_cas, pin_signal: DRAM_CAS}
  - {pin_num: Y16, peripheral: MMDC, signal: 'dram_cs, 0', pin_signal: DRAM_CS0}
  - {pin_num: AD2, peripheral: MMDC, signal: 'dram_d, 0', pin_signal: DRAM_D0}
  - {pin_num: AE2, peripheral: MMDC, signal: 'dram_d, 1', pin_signal: DRAM_D1}
  - {pin_num: AC4, peripheral: MMDC, signal: 'dram_d, 2', pin_signal: DRAM_D2}
  - {pin_num: AA5, peripheral: MMDC, signal: 'dram_d, 3', pin_signal: DRAM_D3}
  - {pin_num: AC1, peripheral: MMDC, signal: 'dram_d, 4', pin_signal: DRAM_D4}
  - {pin_num: AD1, peripheral: MMDC, signal: 'dram_d, 5', pin_signal: DRAM_D5}
  - {pin_num: AB4, peripheral: MMDC, signal: 'dram_d, 6', pin_signal: DRAM_D6}
  - {pin_num: AE4, peripheral: MMDC, signal: 'dram_d, 7', pin_signal: DRAM_D7}
  - {pin_num: AD5, peripheral: MMDC, signal: 'dram_d, 8', pin_signal: DRAM_D8}
  - {pin_num: AE5, peripheral: MMDC, signal: 'dram_d, 9', pin_signal: DRAM_D9}
  - {pin_num: AA6, peripheral: MMDC, signal: 'dram_d, 10', pin_signal: DRAM_D10}
  - {pin_num: AE7, peripheral: MMDC, signal: 'dram_d, 11', pin_signal: DRAM_D11}
  - {pin_num: AB5, peripheral: MMDC, signal: 'dram_d, 12', pin_signal: DRAM_D12}
  - {pin_num: AC5, peripheral: MMDC, signal: 'dram_d, 13', pin_signal: DRAM_D13}
  - {pin_num: AB6, peripheral: MMDC, signal: 'dram_d, 14', pin_signal: DRAM_D14}
  - {pin_num: AC7, peripheral: MMDC, signal: 'dram_d, 15', pin_signal: DRAM_D15}
  - {pin_num: AB7, peripheral: MMDC, signal: 'dram_d, 16', pin_signal: DRAM_D16}
  - {pin_num: AA8, peripheral: MMDC, signal: 'dram_d, 17', pin_signal: DRAM_D17}
  - {pin_num: AB9, peripheral: MMDC, signal: 'dram_d, 18', pin_signal: DRAM_D18}
  - {pin_num: Y9, peripheral: MMDC, signal: 'dram_d, 19', pin_signal: DRAM_D19}
  - {pin_num: Y7, peripheral: MMDC, signal: 'dram_d, 20', pin_signal: DRAM_D20}
  - {pin_num: Y8, peripheral: MMDC, signal: 'dram_d, 21', pin_signal: DRAM_D21}
  - {pin_num: AC8, peripheral: MMDC, signal: 'dram_d, 22', pin_signal: DRAM_D22}
  - {pin_num: AA9, peripheral: MMDC, signal: 'dram_d, 23', pin_signal: DRAM_D23}
  - {pin_num: AE9, peripheral: MMDC, signal: 'dram_d, 24', pin_signal: DRAM_D24}
  - {pin_num: Y10, peripheral: MMDC, signal: 'dram_d, 25', pin_signal: DRAM_D25}
  - {pin_num: AE11, peripheral: MMDC, signal: 'dram_d, 26', pin_signal: DRAM_D26}
  - {pin_num: AB11, peripheral: MMDC, signal: 'dram_d, 27', pin_signal: DRAM_D27}
  - {pin_num: AC9, peripheral: MMDC, signal: 'dram_d, 28', pin_signal: DRAM_D28}
  - {pin_num: AD9, peripheral: MMDC, signal: 'dram_d, 29', pin_signal: DRAM_D29}
  - {pin_num: AD11, peripheral: MMDC, signal: 'dram_d, 30', pin_signal: DRAM_D30}
  - {pin_num: AC11, peripheral: MMDC, signal: 'dram_d, 31', pin_signal: DRAM_D31}
  - {pin_num: AA17, peripheral: MMDC, signal: 'dram_d, 32', pin_signal: DRAM_D32}
  - {pin_num: AA18, peripheral: MMDC, signal: 'dram_d, 33', pin_signal: DRAM_D33}
  - {pin_num: AC18, peripheral: MMDC, signal: 'dram_d, 34', pin_signal: DRAM_D34}
  - {pin_num: AE19, peripheral: MMDC, signal: 'dram_d, 35', pin_signal: DRAM_D35}
  - {pin_num: Y17, peripheral: MMDC, signal: 'dram_d, 36', pin_signal: DRAM_D36}
  - {pin_num: Y18, peripheral: MMDC, signal: 'dram_d, 37', pin_signal: DRAM_D37}
  - {pin_num: AB19, peripheral: MMDC, signal: 'dram_d, 38', pin_signal: DRAM_D38}
  - {pin_num: AC19, peripheral: MMDC, signal: 'dram_d, 39', pin_signal: DRAM_D39}
  - {pin_num: Y19, peripheral: MMDC, signal: 'dram_d, 40', pin_signal: DRAM_D40}
  - {pin_num: AB20, peripheral: MMDC, signal: 'dram_d, 41', pin_signal: DRAM_D41}
  - {pin_num: AB21, peripheral: MMDC, signal: 'dram_d, 42', pin_signal: DRAM_D42}
  - {pin_num: AD21, peripheral: MMDC, signal: 'dram_d, 43', pin_signal: DRAM_D43}
  - {pin_num: Y20, peripheral: MMDC, signal: 'dram_d, 44', pin_signal: DRAM_D44}
  - {pin_num: AA20, peripheral: MMDC, signal: 'dram_d, 45', pin_signal: DRAM_D45}
  - {pin_num: AE21, peripheral: MMDC, signal: 'dram_d, 46', pin_signal: DRAM_D46}
  - {pin_num: AC21, peripheral: MMDC, signal: 'dram_d, 47', pin_signal: DRAM_D47}
  - {pin_num: AC22, peripheral: MMDC, signal: 'dram_d, 48', pin_signal: DRAM_D48}
  - {pin_num: AE22, peripheral: MMDC, signal: 'dram_d, 49', pin_signal: DRAM_D49}
  - {pin_num: AE24, peripheral: MMDC, signal: 'dram_d, 50', pin_signal: DRAM_D50}
  - {pin_num: AC24, peripheral: MMDC, signal: 'dram_d, 51', pin_signal: DRAM_D51}
  - {pin_num: AB22, peripheral: MMDC, signal: 'dram_d, 52', pin_signal: DRAM_D52}
  - {pin_num: AC23, peripheral: MMDC, signal: 'dram_d, 53', pin_signal: DRAM_D53}
  - {pin_num: AD25, peripheral: MMDC, signal: 'dram_d, 54', pin_signal: DRAM_D54}
  - {pin_num: AC25, peripheral: MMDC, signal: 'dram_d, 55', pin_signal: DRAM_D55}
  - {pin_num: AB25, peripheral: MMDC, signal: 'dram_d, 56', pin_signal: DRAM_D56}
  - {pin_num: AA21, peripheral: MMDC, signal: 'dram_d, 57', pin_signal: DRAM_D57}
  - {pin_num: Y25, peripheral: MMDC, signal: 'dram_d, 58', pin_signal: DRAM_D58}
  - {pin_num: Y22, peripheral: MMDC, signal: 'dram_d, 59', pin_signal: DRAM_D59}
  - {pin_num: AB23, peripheral: MMDC, signal: 'dram_d, 60', pin_signal: DRAM_D60}
  - {pin_num: AA23, peripheral: MMDC, signal: 'dram_d, 61', pin_signal: DRAM_D61}
  - {pin_num: Y23, peripheral: MMDC, signal: 'dram_d, 62', pin_signal: DRAM_D62}
  - {pin_num: W25, peripheral: MMDC, signal: 'dram_d, 63', pin_signal: DRAM_D63}
  - {pin_num: AC3, peripheral: MMDC, signal: 'dram_dqm, 0', pin_signal: DRAM_DQM0}
  - {pin_num: AC6, peripheral: MMDC, signal: 'dram_dqm, 1', pin_signal: DRAM_DQM1}
  - {pin_num: AB8, peripheral: MMDC, signal: 'dram_dqm, 2', pin_signal: DRAM_DQM2}
  - {pin_num: AE10, peripheral: MMDC, signal: 'dram_dqm, 3', pin_signal: DRAM_DQM3}
  - {pin_num: AB18, peripheral: MMDC, signal: 'dram_dqm, 4', pin_signal: DRAM_DQM4}
  - {pin_num: AC20, peripheral: MMDC, signal: 'dram_dqm, 5', pin_signal: DRAM_DQM5}
  - {pin_num: AD24, peripheral: MMDC, signal: 'dram_dqm, 6', pin_signal: DRAM_DQM6}
  - {pin_num: Y21, peripheral: MMDC, signal: 'dram_dqm, 7', pin_signal: DRAM_DQM7}
  - {pin_num: AB15, peripheral: MMDC, signal: dram_ras, pin_signal: DRAM_RAS}
  - {pin_num: Y6, peripheral: MMDC, signal: dram_reset, pin_signal: DRAM_RESET}
  - {pin_num: AC15, peripheral: MMDC, signal: 'dram_sdba, 0', pin_signal: DRAM_SDBA0}
  - {pin_num: Y15, peripheral: MMDC, signal: 'dram_sdba, 1', pin_signal: DRAM_SDBA1}
  - {pin_num: AB12, peripheral: MMDC, signal: 'dram_sdba, 2', pin_signal: DRAM_SDBA2}
  - {pin_num: R18, peripheral: PMU, signal: 'nvcc_dram, 0', pin_signal: NVCC_DRAM0}
  - {pin_num: T18, peripheral: PMU, signal: 'nvcc_dram, 1', pin_signal: NVCC_DRAM1}
  - {pin_num: U18, peripheral: PMU, signal: 'nvcc_dram, 2', pin_signal: NVCC_DRAM2}
  - {pin_num: V9, peripheral: PMU, signal: 'nvcc_dram, 3', pin_signal: NVCC_DRAM3}
  - {pin_num: V10, peripheral: PMU, signal: 'nvcc_dram, 4', pin_signal: NVCC_DRAM4}
  - {pin_num: V11, peripheral: PMU, signal: 'nvcc_dram, 5', pin_signal: NVCC_DRAM5}
  - {pin_num: V12, peripheral: PMU, signal: 'nvcc_dram, 6', pin_signal: NVCC_DRAM6}
  - {pin_num: V13, peripheral: PMU, signal: 'nvcc_dram, 7', pin_signal: NVCC_DRAM7}
  - {pin_num: V14, peripheral: PMU, signal: 'nvcc_dram, 8', pin_signal: NVCC_DRAM8}
  - {pin_num: V15, peripheral: PMU, signal: 'nvcc_dram, 9', pin_signal: NVCC_DRAM9}
  - {pin_num: V16, peripheral: PMU, signal: 'nvcc_dram, 10', pin_signal: NVCC_DRAM10}
  - {pin_num: V17, peripheral: PMU, signal: 'nvcc_dram, 11', pin_signal: NVCC_DRAM11}
  - {pin_num: V18, peripheral: PMU, signal: 'nvcc_dram, 12', pin_signal: NVCC_DRAM12}
  - {pin_num: Y11, peripheral: MMDC, signal: 'dram_sdcke, 0', pin_signal: DRAM_SDCKE0}
  - {pin_num: AD15, peripheral: MMDC, signal: dram_sdclk_0, pin_signal: DRAM_SDCLK_0}
  - {pin_num: AE15, peripheral: MMDC, signal: dram_sdclk_0_b, pin_signal: DRAM_SDCLK_0_B}
  - {pin_num: AC16, peripheral: MMDC, signal: 'dram_odt, 0', pin_signal: DRAM_SDODT0}
  - {pin_num: AD14, peripheral: MMDC, signal: dram_sdclk_1, pin_signal: DRAM_SDCLK_1}
  - {pin_num: AE14, peripheral: MMDC, signal: dram_sdclk_1_b, pin_signal: DRAM_SDCLK_1_B}
  - {pin_num: AE3, peripheral: MMDC, signal: 'dram_sdqs, 0', pin_signal: DRAM_SDQS0}
  - {pin_num: AD3, peripheral: MMDC, signal: 'dram_sdqs_b, 0', pin_signal: DRAM_SDQS0_B}
  - {pin_num: AD6, peripheral: MMDC, signal: 'dram_sdqs, 1', pin_signal: DRAM_SDQS1}
  - {pin_num: AE6, peripheral: MMDC, signal: 'dram_sdqs_b, 1', pin_signal: DRAM_SDQS1_B}
  - {pin_num: AD8, peripheral: MMDC, signal: 'dram_sdqs, 2', pin_signal: DRAM_SDQS2}
  - {pin_num: AE8, peripheral: MMDC, signal: 'dram_sdqs_b, 2', pin_signal: DRAM_SDQS2_B}
  - {pin_num: AC10, peripheral: MMDC, signal: 'dram_sdqs, 3', pin_signal: DRAM_SDQS3}
  - {pin_num: AB10, peripheral: MMDC, signal: 'dram_sdqs_b, 3', pin_signal: DRAM_SDQS3_B}
  - {pin_num: AD18, peripheral: MMDC, signal: 'dram_sdqs, 4', pin_signal: DRAM_SDQS4}
  - {pin_num: AE18, peripheral: MMDC, signal: 'dram_sdqs_b, 4', pin_signal: DRAM_SDQS4_B}
  - {pin_num: AD20, peripheral: MMDC, signal: 'dram_sdqs, 5', pin_signal: DRAM_SDQS5}
  - {pin_num: AE20, peripheral: MMDC, signal: 'dram_sdqs_b, 5', pin_signal: DRAM_SDQS5_B}
  - {pin_num: AD23, peripheral: MMDC, signal: 'dram_sdqs, 6', pin_signal: DRAM_SDQS6}
  - {pin_num: AE23, peripheral: MMDC, signal: 'dram_sdqs_b, 6', pin_signal: DRAM_SDQS6_B}
  - {pin_num: AA25, peripheral: MMDC, signal: 'dram_sdqs, 7', pin_signal: DRAM_SDQS7}
  - {pin_num: AA24, peripheral: MMDC, signal: 'dram_sdqs_b, 7', pin_signal: DRAM_SDQS7_B}
  - {pin_num: AC2, peripheral: PMU, signal: dram_vref, pin_signal: DRAM_VREF}
  - {pin_num: AB16, peripheral: MMDC, signal: dram_sdwe, pin_signal: DRAM_SDWE}
  - {pin_num: AE17, peripheral: PMU, signal: zqpad, pin_signal: ZQPAD}
  - {pin_num: H25, peripheral: SRC, signal: 'bt_cfg, 16', pin_signal: EIM_A16}
  - {pin_num: G24, peripheral: SRC, signal: 'bt_cfg, 17', pin_signal: EIM_A17}
  - {pin_num: J22, peripheral: SRC, signal: 'bt_cfg, 18', pin_signal: EIM_A18}
  - {pin_num: G25, peripheral: SRC, signal: 'bt_cfg, 19', pin_signal: EIM_A19}
  - {pin_num: H22, peripheral: SRC, signal: 'bt_cfg, 20', pin_signal: EIM_A20}
  - {pin_num: H23, peripheral: SRC, signal: 'bt_cfg, 21', pin_signal: EIM_A21}
  - {pin_num: F24, peripheral: SRC, signal: 'bt_cfg, 22', pin_signal: EIM_A22}
  - {pin_num: J21, peripheral: SRC, signal: 'bt_cfg, 23', pin_signal: EIM_A23}
  - {pin_num: F25, peripheral: SRC, signal: 'bt_cfg, 24', pin_signal: EIM_A24}
  - {pin_num: K22, peripheral: SRC, signal: 'bt_cfg, 26', pin_signal: EIM_LBA}
  - {pin_num: K20, peripheral: SRC, signal: 'bt_cfg, 29', pin_signal: EIM_RW}
  - {pin_num: K21, peripheral: SRC, signal: 'bt_cfg, 27', pin_signal: EIM_EB0}
  - {pin_num: K23, peripheral: SRC, signal: 'bt_cfg, 28', pin_signal: EIM_EB1}
  - {pin_num: E22, peripheral: SRC, signal: 'bt_cfg, 30', pin_signal: EIM_EB2}
  - {pin_num: F23, peripheral: SRC, signal: 'bt_cfg, 31', pin_signal: EIM_EB3}
  - {pin_num: M25, peripheral: SRC, signal: 'bt_cfg, 25', pin_signal: EIM_WAIT}
  - {pin_num: L20, peripheral: SRC, signal: 'bt_cfg, 0', pin_signal: EIM_DA0}
  - {pin_num: J25, peripheral: SRC, signal: 'bt_cfg, 1', pin_signal: EIM_DA1}
  - {pin_num: L21, peripheral: SRC, signal: 'bt_cfg, 2', pin_signal: EIM_DA2}
  - {pin_num: K24, peripheral: SRC, signal: 'bt_cfg, 3', pin_signal: EIM_DA3}
  - {pin_num: L22, peripheral: SRC, signal: 'bt_cfg, 4', pin_signal: EIM_DA4}
  - {pin_num: L23, peripheral: SRC, signal: 'bt_cfg, 5', pin_signal: EIM_DA5}
  - {pin_num: K25, peripheral: SRC, signal: 'bt_cfg, 6', pin_signal: EIM_DA6}
  - {pin_num: L25, peripheral: SRC, signal: 'bt_cfg, 7', pin_signal: EIM_DA7}
  - {pin_num: L24, peripheral: SRC, signal: 'bt_cfg, 8', pin_signal: EIM_DA8}
  - {pin_num: M21, peripheral: SRC, signal: 'bt_cfg, 9', pin_signal: EIM_DA9}
  - {pin_num: M22, peripheral: SRC, signal: 'bt_cfg, 10', pin_signal: EIM_DA10}
  - {pin_num: M20, peripheral: SRC, signal: 'bt_cfg, 11', pin_signal: EIM_DA11}
  - {pin_num: M24, peripheral: SRC, signal: 'bt_cfg, 12', pin_signal: EIM_DA12}
  - {pin_num: M23, peripheral: SRC, signal: 'bt_cfg, 13', pin_signal: EIM_DA13}
  - {pin_num: N23, peripheral: SRC, signal: 'bt_cfg, 14', pin_signal: EIM_DA14}
  - {pin_num: N24, peripheral: SRC, signal: 'bt_cfg, 15', pin_signal: EIM_DA15}
  - {pin_num: U21, peripheral: ENET, signal: rx_en, pin_signal: ENET_CRS_DV}
  - {pin_num: V20, peripheral: ENET, signal: mdc, pin_signal: ENET_MDC}
  - {pin_num: V23, peripheral: ENET, signal: mdio, pin_signal: ENET_MDIO}
  - {pin_num: W21, peripheral: ENET, signal: 'rdata, 0', pin_signal: ENET_RXD0}
  - {pin_num: W22, peripheral: ENET, signal: 'rdata, 1', pin_signal: ENET_RXD1}
  - {pin_num: W23, peripheral: ENET, signal: rx_er, pin_signal: ENET_RX_ER}
  - {pin_num: U20, peripheral: ENET, signal: 'tdata, 0', pin_signal: ENET_TXD0}
  - {pin_num: W20, peripheral: ENET, signal: 'tdata, 1', pin_signal: ENET_TXD1}
  - {pin_num: V21, peripheral: ENET, signal: tx_en, pin_signal: ENET_TX_EN}
  - {pin_num: D14, peripheral: uSDHC3, signal: clk, pin_signal: SD3_CLK}
  - {pin_num: B13, peripheral: uSDHC3, signal: cmd, pin_signal: SD3_CMD}
  - {pin_num: E14, peripheral: uSDHC3, signal: dat0, pin_signal: SD3_DAT0}
  - {pin_num: F14, peripheral: uSDHC3, signal: dat1, pin_signal: SD3_DAT1}
  - {pin_num: A15, peripheral: uSDHC3, signal: dat2, pin_signal: SD3_DAT2}
  - {pin_num: B15, peripheral: uSDHC3, signal: dat3, pin_signal: SD3_DAT3}
  - {pin_num: D13, peripheral: uSDHC3, signal: dat4, pin_signal: SD3_DAT4}
  - {pin_num: C13, peripheral: uSDHC3, signal: dat5, pin_signal: SD3_DAT5}
  - {pin_num: E13, peripheral: uSDHC3, signal: dat6, pin_signal: SD3_DAT6}
  - {pin_num: F13, peripheral: uSDHC3, signal: dat7, pin_signal: SD3_DAT7}
  - {pin_num: D15, peripheral: uSDHC3, signal: rst, pin_signal: SD3_RST}
  - {pin_num: D20, peripheral: uSDHC1, signal: clk, pin_signal: SD1_CLK}
  - {pin_num: D9, peripheral: XTALOSC, signal: rtc_xtali, pin_signal: RTC_XTALI}
  - {pin_num: C9, peripheral: XTALOSC, signal: rtc_xtalo, pin_signal: RTC_XTALO}
  - {pin_num: A7, peripheral: XTALOSC, signal: xtali, pin_signal: XTALI}
  - {pin_num: B7, peripheral: XTALOSC, signal: xtalo, pin_signal: XTALO}
  - {pin_num: H6, peripheral: SJC, signal: mod, pin_signal: JTAG_MOD}
  - {pin_num: H5, peripheral: SJC, signal: tck, pin_signal: JTAG_TCK}
  - {pin_num: G5, peripheral: SJC, signal: tdi, pin_signal: JTAG_TDI}
  - {pin_num: G6, peripheral: SJC, signal: tdo, pin_signal: JTAG_TDO}
  - {pin_num: C3, peripheral: SJC, signal: tms, pin_signal: JTAG_TMS}
  - {pin_num: C2, peripheral: SJC, signal: trstb, pin_signal: JTAG_TRSTB}
  - {pin_num: D12, peripheral: SRC, signal: onoff, pin_signal: ONOFF}
  - {pin_num: C11, peripheral: SRC, signal: por_b, pin_signal: POR_B}
  - {pin_num: E11, peripheral: SNVS, signal: snvs_td1, pin_signal: TAMPER}
  - {pin_num: D11, peripheral: SNVS, signal: snvs_wakeup_alarm, pin_signal: PMIC_ON_REQ}
  - {pin_num: F11, peripheral: CCM, signal: pmic_vstby_req, pin_signal: PMIC_STBY_REQ}
  - {pin_num: F9, peripheral: PMU, signal: vdd_usb_cap, pin_signal: VDDUSB_CAP}
  - {pin_num: D10, peripheral: PMU, signal: usb_h1_vbus, pin_signal: USB_H1_VBUS}
  - {pin_num: F10, peripheral: USB, signal: usb_h1_dn, pin_signal: USB_H1_DN}
  - {pin_num: E10, peripheral: USB, signal: usb_h1_dp, pin_signal: USB_H1_DP}
  - {pin_num: B6, peripheral: USB, signal: usb_otg_dn, pin_signal: USB_OTG_DN}
  - {pin_num: A6, peripheral: USB, signal: usb_otg_dp, pin_signal: USB_OTG_DP}
  - {pin_num: E9, peripheral: PMU, signal: usb_otg_vbus, pin_signal: USB_OTG_VBUS}
  - {pin_num: G13, peripheral: PMU, signal: sata_vp, pin_signal: SATA_VP}
  - {pin_num: G12, peripheral: PMU, signal: sata_vph, pin_signal: SATA_VPH}
  - {pin_num: H7, peripheral: PMU, signal: pcie_vp, pin_signal: PCIE_VP}
  - {pin_num: G8, peripheral: PMU, signal: pcie_vptx, pin_signal: PCIE_VPTX}
  - {pin_num: G7, peripheral: PMU, signal: pcie_vph, pin_signal: PCIE_VPH}
  - {pin_num: V4, peripheral: LDB, signal: lvds0_clk_n, pin_signal: LVDS0_CLK_N}
  - {pin_num: V3, peripheral: LDB, signal: lvds0_clk_p, pin_signal: LVDS0_CLK_P}
  - {pin_num: U2, peripheral: LDB, signal: lvds0_tx0_n, pin_signal: LVDS0_TX0_N}
  - {pin_num: U1, peripheral: LDB, signal: lvds0_tx0_p, pin_signal: LVDS0_TX0_P}
  - {pin_num: U4, peripheral: LDB, signal: lvds0_tx1_n, pin_signal: LVDS0_TX1_N}
  - {pin_num: U3, peripheral: LDB, signal: lvds0_tx1_p, pin_signal: LVDS0_TX1_P}
  - {pin_num: V2, peripheral: LDB, signal: lvds0_tx2_n, pin_signal: LVDS0_TX2_N}
  - {pin_num: V1, peripheral: LDB, signal: lvds0_tx2_p, pin_signal: LVDS0_TX2_P}
  - {pin_num: W2, peripheral: LDB, signal: lvds0_tx3_n, pin_signal: LVDS0_TX3_N}
  - {pin_num: W1, peripheral: LDB, signal: lvds0_tx3_p, pin_signal: LVDS0_TX3_P}
  - {pin_num: J5, peripheral: HDMI, signal: clkm, pin_signal: HDMI_CLKM}
  - {pin_num: J6, peripheral: HDMI, signal: clkp, pin_signal: HDMI_CLKP}
  - {pin_num: K5, peripheral: HDMI, signal: d0m, pin_signal: HDMI_D0M}
  - {pin_num: K6, peripheral: HDMI, signal: d0p, pin_signal: HDMI_D0P}
  - {pin_num: J3, peripheral: HDMI, signal: d1m, pin_signal: HDMI_D1M}
  - {pin_num: J4, peripheral: HDMI, signal: d1p, pin_signal: HDMI_D1P}
  - {pin_num: K3, peripheral: HDMI, signal: d2m, pin_signal: HDMI_D2M}
  - {pin_num: K4, peripheral: HDMI, signal: d2p, pin_signal: HDMI_D2P}
  - {pin_num: K2, peripheral: HDMI, signal: ddc_cec, pin_signal: HDMI_DDCCEC}
  - {pin_num: K1, peripheral: HDMI, signal: hpd, pin_signal: HDMI_HPD}
  - {pin_num: J1, peripheral: PMU, signal: hdmi_ref, pin_signal: HDMI_REF}
  - {pin_num: L7, peripheral: PMU, signal: hdmi_vp, pin_signal: HDMI_VP}
  - {pin_num: M7, peripheral: PMU, signal: hdmi_vph, pin_signal: HDMI_VPH}
  - {pin_num: M2, peripheral: IPU1, signal: 'csi0_d, 12', pin_signal: CSI0_DAT12}
  - {pin_num: L1, peripheral: IPU1, signal: 'csi0_d, 13', pin_signal: CSI0_DAT13}
  - {pin_num: M4, peripheral: IPU1, signal: 'csi0_d, 14', pin_signal: CSI0_DAT14}
  - {pin_num: M5, peripheral: IPU1, signal: 'csi0_d, 15', pin_signal: CSI0_DAT15}
  - {pin_num: L4, peripheral: IPU1, signal: 'csi0_d, 16', pin_signal: CSI0_DAT16}
  - {pin_num: L3, peripheral: IPU1, signal: 'csi0_d, 17', pin_signal: CSI0_DAT17}
  - {pin_num: M6, peripheral: IPU1, signal: 'csi0_d, 18', pin_signal: CSI0_DAT18}
  - {pin_num: L6, peripheral: IPU1, signal: 'csi0_d, 19', pin_signal: CSI0_DAT19}
  - {pin_num: P4, peripheral: IPU1, signal: csi0_hsync, pin_signal: CSI0_MCLK}
  - {pin_num: P1, peripheral: IPU1, signal: csi0_pixclk, pin_signal: CSI0_PIXCLK}
  - {pin_num: N2, peripheral: IPU1, signal: csi0_vsync, pin_signal: CSI0_VSYNC}
  - {pin_num: D4, peripheral: PMU, signal: mipi_csi_rext, pin_signal: CSI_REXT}
  - {pin_num: F3, peripheral: MIPI_CSI, signal: csi_clk0p, pin_signal: CSI_CLK0P}
  - {pin_num: F4, peripheral: MIPI_CSI, signal: csi_clk0m, pin_signal: CSI_CLK0M}
  - {pin_num: E3, peripheral: MIPI_CSI, signal: csi_d0p, pin_signal: CSI_D0P}
  - {pin_num: E4, peripheral: MIPI_CSI, signal: csi_d0m, pin_signal: CSI_D0M}
  - {pin_num: D1, peripheral: MIPI_CSI, signal: csi_d1m, pin_signal: CSI_D1M}
  - {pin_num: D2, peripheral: MIPI_CSI, signal: csi_d1p, pin_signal: CSI_D1P}
  - {pin_num: E1, peripheral: MIPI_CSI, signal: csi_d2m, pin_signal: CSI_D2M}
  - {pin_num: E2, peripheral: MIPI_CSI, signal: csi_d2p, pin_signal: CSI_D2P}
  - {pin_num: F1, peripheral: MIPI_CSI, signal: csi_d3p, pin_signal: CSI_D3P}
  - {pin_num: F2, peripheral: MIPI_CSI, signal: csi_d3m, pin_signal: CSI_D3M}
  - {pin_num: C23, peripheral: ENET, signal: anatop_ethernet_ref_out, pin_signal: RGMII_TX_CTL}
 * BE CAREFUL MODIFYING THIS COMMENT - IT IS YAML SETTINGS FOR TOOLS ***********
 */

/* FUNCTION ************************************************************************************************************
 *
 * Function Name : BOARD_InitPins
 * Description   : Configures pin routing and optionally pin electrical features.
 *
 * END ****************************************************************************************************************/
void BOARD_InitPins(void) {                                /*!< Function assigned for the core: Cortex-A9 (Core #0)[ca9_0] */
  // HW_IOMUXC_ASRC_ASRCK_CLOCK_6_SELECT_INPUT_WR(IOMUXC_BASE, 0x00000001u);   /* IOMUXC_ASRC_ASRCK_CLOCK_6_SELECT_INPUT register modification value */
  // HW_IOMUXC_AUD4_INPUT_DA_AMX_SELECT_INPUT_WR(IOMUXC_BASE, 0x00000001u);    /* IOMUXC_AUD4_INPUT_DA_AMX_SELECT_INPUT register modification value */
  // HW_IOMUXC_AUD4_INPUT_DB_AMX_SELECT_INPUT_WR(IOMUXC_BASE, 0x00000001u);    /* IOMUXC_AUD4_INPUT_DB_AMX_SELECT_INPUT register modification value */
  // HW_IOMUXC_AUD4_INPUT_TXCLK_AMX_SELECT_INPUT_WR(IOMUXC_BASE, 0x00000000u); /* IOMUXC_AUD4_INPUT_TXCLK_AMX_SELECT_INPUT register modification value */
  // HW_IOMUXC_AUD4_INPUT_TXFS_AMX_SELECT_INPUT_WR(IOMUXC_BASE, 0x00000001u);  /* IOMUXC_AUD4_INPUT_TXFS_AMX_SELECT_INPUT register modification value */
  // HW_IOMUXC_ENET_MAC0_MDIO_SELECT_INPUT_WR(IOMUXC_BASE, 0x00000000u);       /* IOMUXC_ENET_MAC0_MDIO_SELECT_INPUT register modification value */
  // HW_IOMUXC_ENET_MAC0_RX_DATA0_SELECT_INPUT_WR(IOMUXC_BASE, 0x00000001u);   /* IOMUXC_ENET_MAC0_RX_DATA0_SELECT_INPUT register modification value */
  // HW_IOMUXC_ENET_MAC0_RX_DATA1_SELECT_INPUT_WR(IOMUXC_BASE, 0x00000001u);   /* IOMUXC_ENET_MAC0_RX_DATA1_SELECT_INPUT register modification value */
  // HW_IOMUXC_ENET_MAC0_RX_EN_SELECT_INPUT_WR(IOMUXC_BASE, 0x00000001u);      /* IOMUXC_ENET_MAC0_RX_EN_SELECT_INPUT register modification value */
  // HW_IOMUXC_ENET_REF_CLK_SELECT_INPUT_WR(IOMUXC_BASE, 0x00000000u);         /* IOMUXC_ENET_REF_CLK_SELECT_INPUT register modification value */
  // HW_IOMUXC_FLEXCAN1_RX_SELECT_INPUT_WR(IOMUXC_BASE, 0x00000001u);          /* IOMUXC_FLEXCAN1_RX_SELECT_INPUT register modification value */
  // HW_IOMUXC_HDMI_ICECIN_SELECT_INPUT_WR(IOMUXC_BASE, 0x00000000u);          /* IOMUXC_HDMI_ICECIN_SELECT_INPUT register modification value */
  // HW_IOMUXC_I2C1_SCL_IN_SELECT_INPUT_WR(IOMUXC_BASE, 0x00000001u);          /* IOMUXC_I2C1_SCL_IN_SELECT_INPUT register modification value */
  // HW_IOMUXC_I2C1_SDA_IN_SELECT_INPUT_WR(IOMUXC_BASE, 0x00000001u);          /* IOMUXC_I2C1_SDA_IN_SELECT_INPUT register modification value */
  // HW_IOMUXC_I2C2_SCL_IN_SELECT_INPUT_WR(IOMUXC_BASE, 0x00000001u);          /* IOMUXC_I2C2_SCL_IN_SELECT_INPUT register modification value */
  // HW_IOMUXC_I2C2_SDA_IN_SELECT_INPUT_WR(IOMUXC_BASE, 0x00000001u);          /* IOMUXC_I2C2_SDA_IN_SELECT_INPUT register modification value */
  // HW_IOMUXC_I2C3_SCL_IN_SELECT_INPUT_WR(IOMUXC_BASE, 0x00000000u);          /* IOMUXC_I2C3_SCL_IN_SELECT_INPUT register modification value */
  // HW_IOMUXC_I2C3_SDA_IN_SELECT_INPUT_WR(IOMUXC_BASE, 0x00000000u);          /* IOMUXC_I2C3_SDA_IN_SELECT_INPUT register modification value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA04_SET(IOMUXC_BASE, 0x00000005u);       /* IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA04 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA04_CLR(IOMUXC_BASE, 0x00000002u);       /* IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA04 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA05_SET(IOMUXC_BASE, 0x00000005u);       /* IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA05 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA05_CLR(IOMUXC_BASE, 0x00000002u);       /* IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA05 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA06_SET(IOMUXC_BASE, 0x00000005u);       /* IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA06 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA06_CLR(IOMUXC_BASE, 0x00000002u);       /* IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA06 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA07_SET(IOMUXC_BASE, 0x00000005u);       /* IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA07 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA07_CLR(IOMUXC_BASE, 0x00000002u);       /* IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA07 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA08_SET(IOMUXC_BASE, 0x00000004u);       /* IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA08 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA08_CLR(IOMUXC_BASE, 0x00000003u);       /* IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA08 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA09_SET(IOMUXC_BASE, 0x00000004u);       /* IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA09 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA09_CLR(IOMUXC_BASE, 0x00000003u);       /* IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA09 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA10_SET(IOMUXC_BASE, 0x00000003u);       /* IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA10 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA10_CLR(IOMUXC_BASE, 0x00000004u);       /* IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA10 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA11_SET(IOMUXC_BASE, 0x00000003u);       /* IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA11 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA11_CLR(IOMUXC_BASE, 0x00000004u);       /* IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA11 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA12_CLR(IOMUXC_BASE, 0x00000007u);       /* IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA12 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA13_CLR(IOMUXC_BASE, 0x00000007u);       /* IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA13 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA14_CLR(IOMUXC_BASE, 0x00000007u);       /* IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA14 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA15_CLR(IOMUXC_BASE, 0x00000007u);       /* IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA15 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA16_CLR(IOMUXC_BASE, 0x00000007u);       /* IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA16 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA17_CLR(IOMUXC_BASE, 0x00000007u);       /* IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA17 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA18_CLR(IOMUXC_BASE, 0x00000007u);       /* IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA18 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA19_CLR(IOMUXC_BASE, 0x00000007u);       /* IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA19 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA_EN_SET(IOMUXC_BASE, 0x00000005u);      /* IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA_EN register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA_EN_CLR(IOMUXC_BASE, 0x00000002u);      /* IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA_EN register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_HSYNC_CLR(IOMUXC_BASE, 0x00000007u);        /* IOMUXC_SW_MUX_CTL_PAD_CSI0_HSYNC register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_PIXCLK_CLR(IOMUXC_BASE, 0x00000007u);       /* IOMUXC_SW_MUX_CTL_PAD_CSI0_PIXCLK register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_VSYNC_CLR(IOMUXC_BASE, 0x00000007u);        /* IOMUXC_SW_MUX_CTL_PAD_CSI0_VSYNC register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA00_SET(IOMUXC_BASE, 0x00000005u);      /* IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA00 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA00_CLR(IOMUXC_BASE, 0x00000002u);      /* IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA00 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA01_SET(IOMUXC_BASE, 0x00000005u);      /* IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA01 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA01_CLR(IOMUXC_BASE, 0x00000002u);      /* IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA01 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA02_SET(IOMUXC_BASE, 0x00000005u);      /* IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA02 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA02_CLR(IOMUXC_BASE, 0x00000002u);      /* IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA02 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA03_SET(IOMUXC_BASE, 0x00000005u);      /* IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA03 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA03_CLR(IOMUXC_BASE, 0x00000002u);      /* IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA03 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA04_SET(IOMUXC_BASE, 0x00000005u);      /* IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA04 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA04_CLR(IOMUXC_BASE, 0x00000002u);      /* IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA04 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA08_SET(IOMUXC_BASE, 0x00000002u);      /* IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA08 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA08_CLR(IOMUXC_BASE, 0x00000005u);      /* IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA08 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA09_SET(IOMUXC_BASE, 0x00000005u);      /* IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA09 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA09_CLR(IOMUXC_BASE, 0x00000002u);      /* IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA09 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA18_SET(IOMUXC_BASE, 0x00000005u);      /* IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA18 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA18_CLR(IOMUXC_BASE, 0x00000002u);      /* IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA18 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA20_SET(IOMUXC_BASE, 0x00000003u);      /* IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA20 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA20_CLR(IOMUXC_BASE, 0x00000004u);      /* IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA20 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA21_SET(IOMUXC_BASE, 0x00000003u);      /* IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA21 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA21_CLR(IOMUXC_BASE, 0x00000004u);      /* IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA21 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA22_SET(IOMUXC_BASE, 0x00000003u);      /* IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA22 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA22_CLR(IOMUXC_BASE, 0x00000004u);      /* IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA22 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA23_SET(IOMUXC_BASE, 0x00000003u);      /* IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA23 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA23_CLR(IOMUXC_BASE, 0x00000004u);      /* IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA23 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_AD00_SET(IOMUXC_BASE, 0x00000007u);          /* IOMUXC_SW_MUX_CTL_PAD_EIM_AD00 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_AD01_SET(IOMUXC_BASE, 0x00000007u);          /* IOMUXC_SW_MUX_CTL_PAD_EIM_AD01 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_AD02_SET(IOMUXC_BASE, 0x00000007u);          /* IOMUXC_SW_MUX_CTL_PAD_EIM_AD02 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_AD03_SET(IOMUXC_BASE, 0x00000007u);          /* IOMUXC_SW_MUX_CTL_PAD_EIM_AD03 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_AD04_SET(IOMUXC_BASE, 0x00000007u);          /* IOMUXC_SW_MUX_CTL_PAD_EIM_AD04 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_AD05_SET(IOMUXC_BASE, 0x00000007u);          /* IOMUXC_SW_MUX_CTL_PAD_EIM_AD05 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_AD06_SET(IOMUXC_BASE, 0x00000007u);          /* IOMUXC_SW_MUX_CTL_PAD_EIM_AD06 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_AD07_SET(IOMUXC_BASE, 0x00000007u);          /* IOMUXC_SW_MUX_CTL_PAD_EIM_AD07 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_AD08_SET(IOMUXC_BASE, 0x00000007u);          /* IOMUXC_SW_MUX_CTL_PAD_EIM_AD08 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_AD09_SET(IOMUXC_BASE, 0x00000007u);          /* IOMUXC_SW_MUX_CTL_PAD_EIM_AD09 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_AD10_SET(IOMUXC_BASE, 0x00000007u);          /* IOMUXC_SW_MUX_CTL_PAD_EIM_AD10 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_AD11_SET(IOMUXC_BASE, 0x00000007u);          /* IOMUXC_SW_MUX_CTL_PAD_EIM_AD11 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_AD12_SET(IOMUXC_BASE, 0x00000007u);          /* IOMUXC_SW_MUX_CTL_PAD_EIM_AD12 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_AD13_SET(IOMUXC_BASE, 0x00000007u);          /* IOMUXC_SW_MUX_CTL_PAD_EIM_AD13 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_AD14_SET(IOMUXC_BASE, 0x00000007u);          /* IOMUXC_SW_MUX_CTL_PAD_EIM_AD14 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_AD15_SET(IOMUXC_BASE, 0x00000007u);          /* IOMUXC_SW_MUX_CTL_PAD_EIM_AD15 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR16_SET(IOMUXC_BASE, 0x00000007u);        /* IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR16 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR17_SET(IOMUXC_BASE, 0x00000007u);        /* IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR17 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR18_SET(IOMUXC_BASE, 0x00000007u);        /* IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR18 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR19_SET(IOMUXC_BASE, 0x00000007u);        /* IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR19 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR20_SET(IOMUXC_BASE, 0x00000007u);        /* IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR20 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR21_SET(IOMUXC_BASE, 0x00000007u);        /* IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR21 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR22_SET(IOMUXC_BASE, 0x00000007u);        /* IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR22 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR23_SET(IOMUXC_BASE, 0x00000007u);        /* IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR23 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR24_SET(IOMUXC_BASE, 0x00000007u);        /* IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR24 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR25_SET(IOMUXC_BASE, 0x00000006u);        /* IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR25 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR25_CLR(IOMUXC_BASE, 0x00000001u);        /* IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR25 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA16_SET(IOMUXC_BASE, 0x00000005u);        /* IOMUXC_SW_MUX_CTL_PAD_EIM_DATA16 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA16_CLR(IOMUXC_BASE, 0x00000002u);        /* IOMUXC_SW_MUX_CTL_PAD_EIM_DATA16 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA17_SET(IOMUXC_BASE, 0x00000006u);        /* IOMUXC_SW_MUX_CTL_PAD_EIM_DATA17 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA17_CLR(IOMUXC_BASE, 0x00000001u);        /* IOMUXC_SW_MUX_CTL_PAD_EIM_DATA17 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA18_SET(IOMUXC_BASE, 0x00000006u);        /* IOMUXC_SW_MUX_CTL_PAD_EIM_DATA18 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA18_CLR(IOMUXC_BASE, 0x00000001u);        /* IOMUXC_SW_MUX_CTL_PAD_EIM_DATA18 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA19_SET(IOMUXC_BASE, 0x00000005u);        /* IOMUXC_SW_MUX_CTL_PAD_EIM_DATA19 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA19_CLR(IOMUXC_BASE, 0x00000002u);        /* IOMUXC_SW_MUX_CTL_PAD_EIM_DATA19 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA20_SET(IOMUXC_BASE, 0x00000005u);        /* IOMUXC_SW_MUX_CTL_PAD_EIM_DATA20 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA20_CLR(IOMUXC_BASE, 0x00000002u);        /* IOMUXC_SW_MUX_CTL_PAD_EIM_DATA20 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA21_SET(IOMUXC_BASE, 0x00000004u);        /* IOMUXC_SW_MUX_CTL_PAD_EIM_DATA21 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA21_CLR(IOMUXC_BASE, 0x00000003u);        /* IOMUXC_SW_MUX_CTL_PAD_EIM_DATA21 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA22_SET(IOMUXC_BASE, 0x00000004u);        /* IOMUXC_SW_MUX_CTL_PAD_EIM_DATA22 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA22_CLR(IOMUXC_BASE, 0x00000003u);        /* IOMUXC_SW_MUX_CTL_PAD_EIM_DATA22 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA23_SET(IOMUXC_BASE, 0x00000005u);        /* IOMUXC_SW_MUX_CTL_PAD_EIM_DATA23 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA23_CLR(IOMUXC_BASE, 0x00000002u);        /* IOMUXC_SW_MUX_CTL_PAD_EIM_DATA23 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA24_SET(IOMUXC_BASE, 0x00000005u);        /* IOMUXC_SW_MUX_CTL_PAD_EIM_DATA24 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA24_CLR(IOMUXC_BASE, 0x00000002u);        /* IOMUXC_SW_MUX_CTL_PAD_EIM_DATA24 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA25_SET(IOMUXC_BASE, 0x00000005u);        /* IOMUXC_SW_MUX_CTL_PAD_EIM_DATA25 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA25_CLR(IOMUXC_BASE, 0x00000002u);        /* IOMUXC_SW_MUX_CTL_PAD_EIM_DATA25 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA26_SET(IOMUXC_BASE, 0x00000004u);        /* IOMUXC_SW_MUX_CTL_PAD_EIM_DATA26 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA26_CLR(IOMUXC_BASE, 0x00000003u);        /* IOMUXC_SW_MUX_CTL_PAD_EIM_DATA26 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA27_SET(IOMUXC_BASE, 0x00000004u);        /* IOMUXC_SW_MUX_CTL_PAD_EIM_DATA27 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA27_CLR(IOMUXC_BASE, 0x00000003u);        /* IOMUXC_SW_MUX_CTL_PAD_EIM_DATA27 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA28_SET(IOMUXC_BASE, 0x00000005u);        /* IOMUXC_SW_MUX_CTL_PAD_EIM_DATA28 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA28_CLR(IOMUXC_BASE, 0x00000002u);        /* IOMUXC_SW_MUX_CTL_PAD_EIM_DATA28 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA29_SET(IOMUXC_BASE, 0x00000005u);        /* IOMUXC_SW_MUX_CTL_PAD_EIM_DATA29 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA29_CLR(IOMUXC_BASE, 0x00000002u);        /* IOMUXC_SW_MUX_CTL_PAD_EIM_DATA29 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_EB0_B_SET(IOMUXC_BASE, 0x00000007u);         /* IOMUXC_SW_MUX_CTL_PAD_EIM_EB0_B register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_EB1_B_SET(IOMUXC_BASE, 0x00000007u);         /* IOMUXC_SW_MUX_CTL_PAD_EIM_EB1_B register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_EB2_B_SET(IOMUXC_BASE, 0x00000007u);         /* IOMUXC_SW_MUX_CTL_PAD_EIM_EB2_B register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_EB3_B_SET(IOMUXC_BASE, 0x00000007u);         /* IOMUXC_SW_MUX_CTL_PAD_EIM_EB3_B register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_LBA_B_SET(IOMUXC_BASE, 0x00000007u);         /* IOMUXC_SW_MUX_CTL_PAD_EIM_LBA_B register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_RW_SET(IOMUXC_BASE, 0x00000007u);            /* IOMUXC_SW_MUX_CTL_PAD_EIM_RW register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_WAIT_B_SET(IOMUXC_BASE, 0x00000007u);        /* IOMUXC_SW_MUX_CTL_PAD_EIM_WAIT_B register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_ENET_CRS_DV_SET(IOMUXC_BASE, 0x00000001u);       /* IOMUXC_SW_MUX_CTL_PAD_ENET_CRS_DV register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_ENET_CRS_DV_CLR(IOMUXC_BASE, 0x00000006u);       /* IOMUXC_SW_MUX_CTL_PAD_ENET_CRS_DV register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_ENET_MDC_SET(IOMUXC_BASE, 0x00000001u);          /* IOMUXC_SW_MUX_CTL_PAD_ENET_MDC register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_ENET_MDC_CLR(IOMUXC_BASE, 0x00000006u);          /* IOMUXC_SW_MUX_CTL_PAD_ENET_MDC register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_ENET_MDIO_SET(IOMUXC_BASE, 0x00000001u);         /* IOMUXC_SW_MUX_CTL_PAD_ENET_MDIO register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_ENET_MDIO_CLR(IOMUXC_BASE, 0x00000006u);         /* IOMUXC_SW_MUX_CTL_PAD_ENET_MDIO register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_ENET_REF_CLK_SET(IOMUXC_BASE, 0x00000005u);      /* IOMUXC_SW_MUX_CTL_PAD_ENET_REF_CLK register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_ENET_REF_CLK_CLR(IOMUXC_BASE, 0x00000002u);      /* IOMUXC_SW_MUX_CTL_PAD_ENET_REF_CLK register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_ENET_RX_DATA0_SET(IOMUXC_BASE, 0x00000001u);     /* IOMUXC_SW_MUX_CTL_PAD_ENET_RX_DATA0 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_ENET_RX_DATA0_CLR(IOMUXC_BASE, 0x00000006u);     /* IOMUXC_SW_MUX_CTL_PAD_ENET_RX_DATA0 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_ENET_RX_DATA1_SET(IOMUXC_BASE, 0x00000001u);     /* IOMUXC_SW_MUX_CTL_PAD_ENET_RX_DATA1 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_ENET_RX_DATA1_CLR(IOMUXC_BASE, 0x00000006u);     /* IOMUXC_SW_MUX_CTL_PAD_ENET_RX_DATA1 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_ENET_RX_ER_SET(IOMUXC_BASE, 0x00000001u);        /* IOMUXC_SW_MUX_CTL_PAD_ENET_RX_ER register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_ENET_RX_ER_CLR(IOMUXC_BASE, 0x00000006u);        /* IOMUXC_SW_MUX_CTL_PAD_ENET_RX_ER register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_ENET_TX_DATA0_SET(IOMUXC_BASE, 0x00000001u);     /* IOMUXC_SW_MUX_CTL_PAD_ENET_TX_DATA0 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_ENET_TX_DATA0_CLR(IOMUXC_BASE, 0x00000006u);     /* IOMUXC_SW_MUX_CTL_PAD_ENET_TX_DATA0 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_ENET_TX_DATA1_SET(IOMUXC_BASE, 0x00000001u);     /* IOMUXC_SW_MUX_CTL_PAD_ENET_TX_DATA1 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_ENET_TX_DATA1_CLR(IOMUXC_BASE, 0x00000006u);     /* IOMUXC_SW_MUX_CTL_PAD_ENET_TX_DATA1 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_ENET_TX_EN_SET(IOMUXC_BASE, 0x00000001u);        /* IOMUXC_SW_MUX_CTL_PAD_ENET_TX_EN register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_ENET_TX_EN_CLR(IOMUXC_BASE, 0x00000006u);        /* IOMUXC_SW_MUX_CTL_PAD_ENET_TX_EN register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_GPIO00_SET(IOMUXC_BASE, 0x00000003u);            /* IOMUXC_SW_MUX_CTL_PAD_GPIO00 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_GPIO00_CLR(IOMUXC_BASE, 0x00000004u);            /* IOMUXC_SW_MUX_CTL_PAD_GPIO00 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_GPIO01_SET(IOMUXC_BASE, 0x00000005u);            /* IOMUXC_SW_MUX_CTL_PAD_GPIO01 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_GPIO01_CLR(IOMUXC_BASE, 0x00000002u);            /* IOMUXC_SW_MUX_CTL_PAD_GPIO01 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_GPIO02_SET(IOMUXC_BASE, 0x00000005u);            /* IOMUXC_SW_MUX_CTL_PAD_GPIO02 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_GPIO02_CLR(IOMUXC_BASE, 0x00000002u);            /* IOMUXC_SW_MUX_CTL_PAD_GPIO02 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_GPIO03_SET(IOMUXC_BASE, 0x00000005u);            /* IOMUXC_SW_MUX_CTL_PAD_GPIO03 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_GPIO03_CLR(IOMUXC_BASE, 0x00000002u);            /* IOMUXC_SW_MUX_CTL_PAD_GPIO03 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_GPIO04_SET(IOMUXC_BASE, 0x00000005u);            /* IOMUXC_SW_MUX_CTL_PAD_GPIO04 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_GPIO04_CLR(IOMUXC_BASE, 0x00000002u);            /* IOMUXC_SW_MUX_CTL_PAD_GPIO04 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_GPIO05_SET(IOMUXC_BASE, 0x00000005u);            /* IOMUXC_SW_MUX_CTL_PAD_GPIO05 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_GPIO05_CLR(IOMUXC_BASE, 0x00000002u);            /* IOMUXC_SW_MUX_CTL_PAD_GPIO05 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_GPIO06_SET(IOMUXC_BASE, 0x00000005u);            /* IOMUXC_SW_MUX_CTL_PAD_GPIO06 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_GPIO06_CLR(IOMUXC_BASE, 0x00000002u);            /* IOMUXC_SW_MUX_CTL_PAD_GPIO06 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_GPIO07_SET(IOMUXC_BASE, 0x00000003u);            /* IOMUXC_SW_MUX_CTL_PAD_GPIO07 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_GPIO07_CLR(IOMUXC_BASE, 0x00000004u);            /* IOMUXC_SW_MUX_CTL_PAD_GPIO07 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_GPIO08_SET(IOMUXC_BASE, 0x00000003u);            /* IOMUXC_SW_MUX_CTL_PAD_GPIO08 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_GPIO08_CLR(IOMUXC_BASE, 0x00000004u);            /* IOMUXC_SW_MUX_CTL_PAD_GPIO08 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_GPIO09_SET(IOMUXC_BASE, 0x00000005u);            /* IOMUXC_SW_MUX_CTL_PAD_GPIO09 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_GPIO09_CLR(IOMUXC_BASE, 0x00000002u);            /* IOMUXC_SW_MUX_CTL_PAD_GPIO09 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_GPIO16_SET(IOMUXC_BASE, 0x00000005u);            /* IOMUXC_SW_MUX_CTL_PAD_GPIO16 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_GPIO16_CLR(IOMUXC_BASE, 0x00000002u);            /* IOMUXC_SW_MUX_CTL_PAD_GPIO16 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_GPIO17_SET(IOMUXC_BASE, 0x00000005u);            /* IOMUXC_SW_MUX_CTL_PAD_GPIO17 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_GPIO17_CLR(IOMUXC_BASE, 0x00000002u);            /* IOMUXC_SW_MUX_CTL_PAD_GPIO17 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_GPIO18_SET(IOMUXC_BASE, 0x00000005u);            /* IOMUXC_SW_MUX_CTL_PAD_GPIO18 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_GPIO18_CLR(IOMUXC_BASE, 0x00000002u);            /* IOMUXC_SW_MUX_CTL_PAD_GPIO18 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_GPIO19_SET(IOMUXC_BASE, 0x00000005u);            /* IOMUXC_SW_MUX_CTL_PAD_GPIO19 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_GPIO19_CLR(IOMUXC_BASE, 0x00000002u);            /* IOMUXC_SW_MUX_CTL_PAD_GPIO19 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_KEY_COL0_SET(IOMUXC_BASE, 0x00000004u);          /* IOMUXC_SW_MUX_CTL_PAD_KEY_COL0 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_KEY_COL0_CLR(IOMUXC_BASE, 0x00000003u);          /* IOMUXC_SW_MUX_CTL_PAD_KEY_COL0 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_KEY_COL1_SET(IOMUXC_BASE, 0x00000004u);          /* IOMUXC_SW_MUX_CTL_PAD_KEY_COL1 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_KEY_COL1_CLR(IOMUXC_BASE, 0x00000003u);          /* IOMUXC_SW_MUX_CTL_PAD_KEY_COL1 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_KEY_COL2_SET(IOMUXC_BASE, 0x00000005u);          /* IOMUXC_SW_MUX_CTL_PAD_KEY_COL2 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_KEY_COL2_CLR(IOMUXC_BASE, 0x00000002u);          /* IOMUXC_SW_MUX_CTL_PAD_KEY_COL2 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_KEY_COL3_SET(IOMUXC_BASE, 0x00000004u);          /* IOMUXC_SW_MUX_CTL_PAD_KEY_COL3 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_KEY_COL3_CLR(IOMUXC_BASE, 0x00000003u);          /* IOMUXC_SW_MUX_CTL_PAD_KEY_COL3 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_KEY_COL4_SET(IOMUXC_BASE, 0x00000005u);          /* IOMUXC_SW_MUX_CTL_PAD_KEY_COL4 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_KEY_COL4_CLR(IOMUXC_BASE, 0x00000002u);          /* IOMUXC_SW_MUX_CTL_PAD_KEY_COL4 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW0_SET(IOMUXC_BASE, 0x00000004u);          /* IOMUXC_SW_MUX_CTL_PAD_KEY_ROW0 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW0_CLR(IOMUXC_BASE, 0x00000003u);          /* IOMUXC_SW_MUX_CTL_PAD_KEY_ROW0 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW1_SET(IOMUXC_BASE, 0x00000004u);          /* IOMUXC_SW_MUX_CTL_PAD_KEY_ROW1 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW1_CLR(IOMUXC_BASE, 0x00000003u);          /* IOMUXC_SW_MUX_CTL_PAD_KEY_ROW1 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW2_SET(IOMUXC_BASE, 0x00000005u);          /* IOMUXC_SW_MUX_CTL_PAD_KEY_ROW2 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW2_CLR(IOMUXC_BASE, 0x00000002u);          /* IOMUXC_SW_MUX_CTL_PAD_KEY_ROW2 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW3_SET(IOMUXC_BASE, 0x00000004u);          /* IOMUXC_SW_MUX_CTL_PAD_KEY_ROW3 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW3_CLR(IOMUXC_BASE, 0x00000003u);          /* IOMUXC_SW_MUX_CTL_PAD_KEY_ROW3 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW4_SET(IOMUXC_BASE, 0x00000005u);          /* IOMUXC_SW_MUX_CTL_PAD_KEY_ROW4 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW4_CLR(IOMUXC_BASE, 0x00000002u);          /* IOMUXC_SW_MUX_CTL_PAD_KEY_ROW4 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_NAND_DATA00_SET(IOMUXC_BASE, 0x00000005u);       /* IOMUXC_SW_MUX_CTL_PAD_NAND_DATA00 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_NAND_DATA00_CLR(IOMUXC_BASE, 0x00000002u);       /* IOMUXC_SW_MUX_CTL_PAD_NAND_DATA00 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_NAND_DATA01_SET(IOMUXC_BASE, 0x00000005u);       /* IOMUXC_SW_MUX_CTL_PAD_NAND_DATA01 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_NAND_DATA01_CLR(IOMUXC_BASE, 0x00000002u);       /* IOMUXC_SW_MUX_CTL_PAD_NAND_DATA01 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_NAND_DATA02_SET(IOMUXC_BASE, 0x00000005u);       /* IOMUXC_SW_MUX_CTL_PAD_NAND_DATA02 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_NAND_DATA02_CLR(IOMUXC_BASE, 0x00000002u);       /* IOMUXC_SW_MUX_CTL_PAD_NAND_DATA02 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_NAND_DATA03_SET(IOMUXC_BASE, 0x00000005u);       /* IOMUXC_SW_MUX_CTL_PAD_NAND_DATA03 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_NAND_DATA03_CLR(IOMUXC_BASE, 0x00000002u);       /* IOMUXC_SW_MUX_CTL_PAD_NAND_DATA03 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_RGMII_TX_CTL_SET(IOMUXC_BASE, 0x00000007u);      /* IOMUXC_SW_MUX_CTL_PAD_RGMII_TX_CTL register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_SD1_CLK_CLR(IOMUXC_BASE, 0x00000007u);           /* IOMUXC_SW_MUX_CTL_PAD_SD1_CLK register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_SD1_CMD_CLR(IOMUXC_BASE, 0x00000007u);           /* IOMUXC_SW_MUX_CTL_PAD_SD1_CMD register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0_CLR(IOMUXC_BASE, 0x00000007u);         /* IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1_CLR(IOMUXC_BASE, 0x00000007u);         /* IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2_CLR(IOMUXC_BASE, 0x00000007u);         /* IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3_CLR(IOMUXC_BASE, 0x00000007u);         /* IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0_SET(IOMUXC_BASE, 0x00000005u);         /* IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0_CLR(IOMUXC_BASE, 0x00000002u);         /* IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2_SET(IOMUXC_BASE, 0x00000005u);         /* IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2 register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2_CLR(IOMUXC_BASE, 0x00000002u);         /* IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_SD3_CLK_CLR(IOMUXC_BASE, 0x00000007u);           /* IOMUXC_SW_MUX_CTL_PAD_SD3_CLK register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_SD3_CMD_CLR(IOMUXC_BASE, 0x00000007u);           /* IOMUXC_SW_MUX_CTL_PAD_SD3_CMD register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_SD3_DATA0_CLR(IOMUXC_BASE, 0x00000007u);         /* IOMUXC_SW_MUX_CTL_PAD_SD3_DATA0 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_SD3_DATA1_CLR(IOMUXC_BASE, 0x00000007u);         /* IOMUXC_SW_MUX_CTL_PAD_SD3_DATA1 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_SD3_DATA2_CLR(IOMUXC_BASE, 0x00000007u);         /* IOMUXC_SW_MUX_CTL_PAD_SD3_DATA2 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_SD3_DATA3_CLR(IOMUXC_BASE, 0x00000007u);         /* IOMUXC_SW_MUX_CTL_PAD_SD3_DATA3 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_SD3_DATA4_CLR(IOMUXC_BASE, 0x00000007u);         /* IOMUXC_SW_MUX_CTL_PAD_SD3_DATA4 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_SD3_DATA5_CLR(IOMUXC_BASE, 0x00000007u);         /* IOMUXC_SW_MUX_CTL_PAD_SD3_DATA5 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_SD3_DATA6_CLR(IOMUXC_BASE, 0x00000007u);         /* IOMUXC_SW_MUX_CTL_PAD_SD3_DATA6 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_SD3_DATA7_CLR(IOMUXC_BASE, 0x00000007u);         /* IOMUXC_SW_MUX_CTL_PAD_SD3_DATA7 register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_SD3_RESET_CLR(IOMUXC_BASE, 0x00000007u);         /* IOMUXC_SW_MUX_CTL_PAD_SD3_RESET register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_SD4_CLK_SET(IOMUXC_BASE, 0x00000002u);           /* IOMUXC_SW_MUX_CTL_PAD_SD4_CLK register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_SD4_CLK_CLR(IOMUXC_BASE, 0x00000005u);           /* IOMUXC_SW_MUX_CTL_PAD_SD4_CLK register clear mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_SD4_CMD_SET(IOMUXC_BASE, 0x00000002u);           /* IOMUXC_SW_MUX_CTL_PAD_SD4_CMD register set mask value */
  // HW_IOMUXC_SW_MUX_CTL_PAD_SD4_CMD_CLR(IOMUXC_BASE, 0x00000005u);           /* IOMUXC_SW_MUX_CTL_PAD_SD4_CMD register clear mask value */
  // HW_IOMUXC_UART1_UART_RX_DATA_SELECT_INPUT_WR(IOMUXC_BASE, 0x00000001u);   /* IOMUXC_UART1_UART_RX_DATA_SELECT_INPUT register modification value */
  // HW_IOMUXC_UART2_UART_RX_DATA_SELECT_INPUT_WR(IOMUXC_BASE, 0x00000001u);   /* IOMUXC_UART2_UART_RX_DATA_SELECT_INPUT register modification value */
  // HW_IOMUXC_UART3_UART_RX_DATA_SELECT_INPUT_WR(IOMUXC_BASE, 0x00000003u);   /* IOMUXC_UART3_UART_RX_DATA_SELECT_INPUT register modification value */
  // HW_IOMUXC_UART4_UART_RX_DATA_SELECT_INPUT_WR(IOMUXC_BASE, 0x00000001u);   /* IOMUXC_UART4_UART_RX_DATA_SELECT_INPUT register modification value */
  // HW_IOMUXC_UART5_UART_RX_DATA_SELECT_INPUT_WR(IOMUXC_BASE, 0x00000001u);   /* IOMUXC_UART5_UART_RX_DATA_SELECT_INPUT register modification value */
  // HW_IOMUXC_USB_OTG_OC_SELECT_INPUT_WR(IOMUXC_BASE, 0x00000000u);           /* IOMUXC_USB_OTG_OC_SELECT_INPUT register modification value */
  // Note: The commented code above is generated by the tool in case of simplified register modification using direct values only are needed.
  HW_IOMUXC_ASRC_ASRCK_CLOCK_6_SELECT_INPUT_WR(IOMUXC_BASE,
      BF_IOMUXC_ASRC_ASRCK_CLOCK_6_SELECT_INPUT_DAISY(BV_IOMUXC_ASRC_ASRCK_CLOCK_6_SELECT_INPUT_DAISY_GPIO00_ALT3)); /* Input Select (DAISY) Field: Selecting ALT3MUX Mode Select Field. mode of pad GPIO_0 for ASRC_EXT_CLK. */
  HW_IOMUXC_AUD4_INPUT_DA_AMX_SELECT_INPUT_WR(IOMUXC_BASE,
      BF_IOMUXC_AUD4_INPUT_DA_AMX_SELECT_INPUT_DAISY(BV_IOMUXC_AUD4_INPUT_DA_AMX_SELECT_INPUT_DAISY_DISP0_DATA23_ALT3)); /* Input Select (DAISY) Field: Selecting ALT3MUX Mode Select Field. mode of pad DISP0_DAT23 for AUD4_RXD. */
  HW_IOMUXC_AUD4_INPUT_DB_AMX_SELECT_INPUT_WR(IOMUXC_BASE,
      BF_IOMUXC_AUD4_INPUT_DB_AMX_SELECT_INPUT_DAISY(BV_IOMUXC_AUD4_INPUT_DB_AMX_SELECT_INPUT_DAISY_DISP0_DATA21_ALT3)); /* Input Select (DAISY) Field: Selecting ALT3MUX Mode Select Field. mode of pad DISP0_DAT21 for AUD4_TXD. */
  HW_IOMUXC_AUD4_INPUT_TXCLK_AMX_SELECT_INPUT_WR(IOMUXC_BASE,
      BF_IOMUXC_AUD4_INPUT_TXCLK_AMX_SELECT_INPUT_DAISY(BV_IOMUXC_AUD4_INPUT_TXCLK_AMX_SELECT_INPUT_DAISY_DISP0_DATA20_ALT3)); /* Input Select (DAISY) Field: Selecting ALT3MUX Mode Select Field. mode of pad DISP0_DAT20 for AUD4_TXC. */
  HW_IOMUXC_AUD4_INPUT_TXFS_AMX_SELECT_INPUT_WR(IOMUXC_BASE,
      BF_IOMUXC_AUD4_INPUT_TXFS_AMX_SELECT_INPUT_DAISY(BV_IOMUXC_AUD4_INPUT_TXFS_AMX_SELECT_INPUT_DAISY_DISP0_DATA22_ALT3)); /* Input Select (DAISY) Field: Selecting ALT3MUX Mode Select Field. mode of pad DISP0_DAT22 for AUD4_TXFS. */
  HW_IOMUXC_ENET_MAC0_MDIO_SELECT_INPUT_WR(IOMUXC_BASE,
      BF_IOMUXC_ENET_MAC0_MDIO_SELECT_INPUT_DAISY(BV_IOMUXC_ENET_MAC0_MDIO_SELECT_INPUT_DAISY_ENET_MDIO_ALT1)); /* Input Select (DAISY) Field: Selecting ALT1MUX Mode Select Field. mode of pad ENET_MDIO for ENET_MDIO. */
  HW_IOMUXC_ENET_MAC0_RX_DATA0_SELECT_INPUT_WR(IOMUXC_BASE,
      BF_IOMUXC_ENET_MAC0_RX_DATA0_SELECT_INPUT_DAISY(BV_IOMUXC_ENET_MAC0_RX_DATA0_SELECT_INPUT_DAISY_ENET_RX_DATA0_ALT1)); /* Input Select (DAISY) Field: Selecting ALT1MUX Mode Select Field. mode of pad ENET_RXD0 for ENET_RX_DATA0. */
  HW_IOMUXC_ENET_MAC0_RX_DATA1_SELECT_INPUT_WR(IOMUXC_BASE,
      BF_IOMUXC_ENET_MAC0_RX_DATA1_SELECT_INPUT_DAISY(BV_IOMUXC_ENET_MAC0_RX_DATA1_SELECT_INPUT_DAISY_ENET_RX_DATA1_ALT1)); /* Input Select (DAISY) Field: Selecting ALT1MUX Mode Select Field. mode of pad ENET_RXD1 for ENET_RX_DATA1. */
  HW_IOMUXC_ENET_MAC0_RX_EN_SELECT_INPUT_WR(IOMUXC_BASE,
      BF_IOMUXC_ENET_MAC0_RX_EN_SELECT_INPUT_DAISY(BV_IOMUXC_ENET_MAC0_RX_EN_SELECT_INPUT_DAISY_ENET_CRS_DV_ALT1)); /* Input Select (DAISY) Field: Selecting ALT1MUX Mode Select Field. mode of pad ENET_CRS_DV for ENET_RX_EN. */
  HW_IOMUXC_ENET_REF_CLK_SELECT_INPUT_WR(IOMUXC_BASE,
      BF_IOMUXC_ENET_REF_CLK_SELECT_INPUT_DAISY(BV_IOMUXC_ENET_REF_CLK_SELECT_INPUT_DAISY_RGMII_TX_CTL_ALT7)); /* Input Select (DAISY) Field: Selecting ALT7MUX Mode Select Field. mode of pad RGMII_TX_CTL for ENET_REF_CLK. */
  HW_IOMUXC_FLEXCAN1_RX_SELECT_INPUT_WR(IOMUXC_BASE,
      BF_IOMUXC_FLEXCAN1_RX_SELECT_INPUT_DAISY(BV_IOMUXC_FLEXCAN1_RX_SELECT_INPUT_DAISY_GPIO08_ALT3));       /* Input Select (DAISY) Field: Selecting ALT3MUX Mode Select Field. mode of pad GPIO_8 for FLEXCAN1_RX. */
  HW_IOMUXC_HDMI_ICECIN_SELECT_INPUT_WR(IOMUXC_BASE,
      BF_IOMUXC_HDMI_ICECIN_SELECT_INPUT_DAISY(BV_IOMUXC_HDMI_ICECIN_SELECT_INPUT_DAISY_EIM_ADDR25_ALT6));   /* Input Select (DAISY) Field: Selecting ALT6MUX Mode Select Field. mode of pad EIM_A25 for HDMI_TX_CEC_LINE. */
  HW_IOMUXC_I2C1_SCL_IN_SELECT_INPUT_WR(IOMUXC_BASE,
      BF_IOMUXC_I2C1_SCL_IN_SELECT_INPUT_DAISY(BV_IOMUXC_I2C1_SCL_IN_SELECT_INPUT_DAISY_CSI0_DATA09_ALT4));  /* Input Select (DAISY) Field: Selecting ALT4MUX Mode Select Field. mode of pad CSI0_DAT9 for I2C1_SCL. */
  HW_IOMUXC_I2C1_SDA_IN_SELECT_INPUT_WR(IOMUXC_BASE,
      BF_IOMUXC_I2C1_SDA_IN_SELECT_INPUT_DAISY(BV_IOMUXC_I2C1_SDA_IN_SELECT_INPUT_DAISY_CSI0_DATA08_ALT4));  /* Input Select (DAISY) Field: Selecting ALT4MUX Mode Select Field. mode of pad CSI0_DAT8 for I2C1_SDA. */
  HW_IOMUXC_I2C2_SCL_IN_SELECT_INPUT_WR(IOMUXC_BASE,
      BF_IOMUXC_I2C2_SCL_IN_SELECT_INPUT_DAISY(BV_IOMUXC_I2C2_SCL_IN_SELECT_INPUT_DAISY_KEY_COL3_ALT4));     /* Input Select (DAISY) Field: Selecting ALT4MUX Mode Select Field. mode of pad KEY_COL3 for I2C2_SCL. */
  HW_IOMUXC_I2C2_SDA_IN_SELECT_INPUT_WR(IOMUXC_BASE,
      BF_IOMUXC_I2C2_SDA_IN_SELECT_INPUT_DAISY(BV_IOMUXC_I2C2_SDA_IN_SELECT_INPUT_DAISY_KEY_ROW3_ALT4));     /* Input Select (DAISY) Field: Selecting ALT4MUX Mode Select Field. mode of pad KEY_ROW3 for I2C2_SDA. */
  HW_IOMUXC_I2C3_SCL_IN_SELECT_INPUT_WR(IOMUXC_BASE,
      BF_IOMUXC_I2C3_SCL_IN_SELECT_INPUT_DAISY(BV_IOMUXC_I2C3_SCL_IN_SELECT_INPUT_DAISY_EIM_DATA17_ALT6));   /* Input Select (DAISY) Field: Selecting ALT6MUX Mode Select Field. mode of pad EIM_D17 for I2C3_SCL. */
  HW_IOMUXC_I2C3_SDA_IN_SELECT_INPUT_WR(IOMUXC_BASE,
      BF_IOMUXC_I2C3_SDA_IN_SELECT_INPUT_DAISY(BV_IOMUXC_I2C3_SDA_IN_SELECT_INPUT_DAISY_EIM_DATA18_ALT6));   /* Input Select (DAISY) Field: Selecting ALT6MUX Mode Select Field. mode of pad EIM_D18 for I2C3_SDA. */
  HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA04_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA04_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA04_MUX_MODE_ALT5));    /* MUX Mode Select Field: Select signal GPIO5_IO22. */
  HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA05_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA05_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA05_MUX_MODE_ALT5));    /* MUX Mode Select Field: Select signal GPIO5_IO23. */
  HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA06_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA06_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA06_MUX_MODE_ALT5));    /* MUX Mode Select Field: Select signal GPIO5_IO24. */
  HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA07_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA07_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA07_MUX_MODE_ALT5));    /* MUX Mode Select Field: Select signal GPIO5_IO25. */
  HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA08_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA08_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA08_MUX_MODE_ALT4));    /* MUX Mode Select Field: Select signal I2C1_SDA.- Configure register IOMUXC_I2C1_SDA_IN_SELECT_INPUTSelect Input Register for mode ALT4. */
  HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA09_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA09_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA09_MUX_MODE_ALT4));    /* MUX Mode Select Field: Select signal I2C1_SCL.- Configure register IOMUXC_I2C1_SCL_IN_SELECT_INPUTSelect Input Register for mode ALT4. */
  HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA10_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA10_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA10_MUX_MODE_ALT3));    /* MUX Mode Select Field: Select signal UART1_TX_DATA.- Configure register IOMUXC_UART1_UART_RX_DATA_SELECT_INPUTSelect Input Register for mode ALT3. */
  HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA11_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA11_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA11_MUX_MODE_ALT3));    /* MUX Mode Select Field: Select signal UART1_RX_DATA.- Configure register IOMUXC_UART1_UART_RX_DATA_SELECT_INPUTSelect Input Register for mode ALT3. */
  HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA12_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA12_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA12_MUX_MODE_ALT0));    /* MUX Mode Select Field: Select signal IPU1_CSI0_DATA12. */
  HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA13_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA13_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA13_MUX_MODE_ALT0));    /* MUX Mode Select Field: Select signal IPU1_CSI0_DATA13. */
  HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA14_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA14_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA14_MUX_MODE_ALT0));    /* MUX Mode Select Field: Select signal IPU1_CSI0_DATA14. */
  HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA15_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA15_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA15_MUX_MODE_ALT0));    /* MUX Mode Select Field: Select signal IPU1_CSI0_DATA15. */
  HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA16_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA16_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA16_MUX_MODE_ALT0));    /* MUX Mode Select Field: Select signal IPU1_CSI0_DATA16. */
  HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA17_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA17_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA17_MUX_MODE_ALT0));    /* MUX Mode Select Field: Select signal IPU1_CSI0_DATA17. */
  HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA18_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA18_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA18_MUX_MODE_ALT0));    /* MUX Mode Select Field: Select signal IPU1_CSI0_DATA18. */
  HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA19_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA19_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA19_MUX_MODE_ALT0));    /* MUX Mode Select Field: Select signal IPU1_CSI0_DATA19. */
  HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA_EN_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA_EN_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_CSI0_DATA_EN_MUX_MODE_ALT5));  /* MUX Mode Select Field: Select signal GPIO5_IO20. */
  HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_HSYNC_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_HSYNC_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_CSI0_HSYNC_MUX_MODE_ALT0));      /* MUX Mode Select Field: Select signal IPU1_CSI0_HSYNC. */
  HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_PIXCLK_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_PIXCLK_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_CSI0_PIXCLK_MUX_MODE_ALT0));    /* MUX Mode Select Field: Select signal IPU1_CSI0_PIXCLK. */
  HW_IOMUXC_SW_MUX_CTL_PAD_CSI0_VSYNC_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_CSI0_VSYNC_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_CSI0_VSYNC_MUX_MODE_ALT0));      /* MUX Mode Select Field: Select signal IPU1_CSI0_VSYNC. */
  HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA00_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA00_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA00_MUX_MODE_ALT5));  /* MUX Mode Select Field: Select signal GPIO4_IO21. */
  HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA01_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA01_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA01_MUX_MODE_ALT5));  /* MUX Mode Select Field: Select signal GPIO4_IO22. */
  HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA02_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA02_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA02_MUX_MODE_ALT5));  /* MUX Mode Select Field: Select signal GPIO4_IO23. */
  HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA03_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA03_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA03_MUX_MODE_ALT5));  /* MUX Mode Select Field: Select signal GPIO4_IO24. */
  HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA04_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA04_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA04_MUX_MODE_ALT5));  /* MUX Mode Select Field: Select signal GPIO4_IO25. */
  HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA08_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA08_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA08_MUX_MODE_ALT2));  /* MUX Mode Select Field: Select signal PWM1_OUT. */
  HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA09_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA09_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA09_MUX_MODE_ALT5));  /* MUX Mode Select Field: Select signal GPIO4_IO30. */
  HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA18_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA18_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA18_MUX_MODE_ALT5));  /* MUX Mode Select Field: Select signal GPIO5_IO12. */
  HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA20_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA20_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA20_MUX_MODE_ALT3));  /* MUX Mode Select Field: Select signal AUD4_TXC.- Configure register IOMUXC_AUD4_INPUT_TXCLK_AMX_SELECT_INPUTSelect Input Register for mode ALT3. */
  HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA21_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA21_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA21_MUX_MODE_ALT3));  /* MUX Mode Select Field: Select signal AUD4_TXD.- Configure register IOMUXC_AUD4_INPUT_DB_AMX_SELECT_INPUTSelect Input Register for mode ALT3. */
  HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA22_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA22_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA22_MUX_MODE_ALT3));  /* MUX Mode Select Field: Select signal AUD4_TXFS.- Configure register IOMUXC_AUD4_INPUT_TXFS_AMX_SELECT_INPUTSelect Input Register for mode ALT3. */
  HW_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA23_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA23_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_DISP0_DATA23_MUX_MODE_ALT3));  /* MUX Mode Select Field: Select signal AUD4_RXD.- Configure register IOMUXC_AUD4_INPUT_DA_AMX_SELECT_INPUTSelect Input Register for mode ALT3. */
  HW_IOMUXC_SW_MUX_CTL_PAD_EIM_AD00_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_EIM_AD00_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_EIM_AD00_MUX_MODE_ALT7));          /* MUX Mode Select Field: Select signal SRC_BOOT_CFG00. */
  HW_IOMUXC_SW_MUX_CTL_PAD_EIM_AD01_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_EIM_AD01_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_EIM_AD01_MUX_MODE_ALT7));          /* MUX Mode Select Field: Select signal SRC_BOOT_CFG01. */
  HW_IOMUXC_SW_MUX_CTL_PAD_EIM_AD02_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_EIM_AD02_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_EIM_AD02_MUX_MODE_ALT7));          /* MUX Mode Select Field: Select signal SRC_BOOT_CFG02. */
  HW_IOMUXC_SW_MUX_CTL_PAD_EIM_AD03_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_EIM_AD03_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_EIM_AD03_MUX_MODE_ALT7));          /* MUX Mode Select Field: Select signal SRC_BOOT_CFG03. */
  HW_IOMUXC_SW_MUX_CTL_PAD_EIM_AD04_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_EIM_AD04_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_EIM_AD04_MUX_MODE_ALT7));          /* MUX Mode Select Field: Select signal SRC_BOOT_CFG04. */
  HW_IOMUXC_SW_MUX_CTL_PAD_EIM_AD05_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_EIM_AD05_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_EIM_AD05_MUX_MODE_ALT7));          /* MUX Mode Select Field: Select signal SRC_BOOT_CFG05. */
  HW_IOMUXC_SW_MUX_CTL_PAD_EIM_AD06_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_EIM_AD06_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_EIM_AD06_MUX_MODE_ALT7));          /* MUX Mode Select Field: Select signal SRC_BOOT_CFG06. */
  HW_IOMUXC_SW_MUX_CTL_PAD_EIM_AD07_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_EIM_AD07_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_EIM_AD07_MUX_MODE_ALT7));          /* MUX Mode Select Field: Select signal SRC_BOOT_CFG07. */
  HW_IOMUXC_SW_MUX_CTL_PAD_EIM_AD08_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_EIM_AD08_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_EIM_AD08_MUX_MODE_ALT7));          /* MUX Mode Select Field: Select signal SRC_BOOT_CFG08. */
  HW_IOMUXC_SW_MUX_CTL_PAD_EIM_AD09_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_EIM_AD09_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_EIM_AD09_MUX_MODE_ALT7));          /* MUX Mode Select Field: Select signal SRC_BOOT_CFG09. */
  HW_IOMUXC_SW_MUX_CTL_PAD_EIM_AD10_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_EIM_AD10_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_EIM_AD10_MUX_MODE_ALT7));          /* MUX Mode Select Field: Select signal SRC_BOOT_CFG10. */
  HW_IOMUXC_SW_MUX_CTL_PAD_EIM_AD11_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_EIM_AD11_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_EIM_AD11_MUX_MODE_ALT7));          /* MUX Mode Select Field: Select signal SRC_BOOT_CFG11. */
  HW_IOMUXC_SW_MUX_CTL_PAD_EIM_AD12_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_EIM_AD12_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_EIM_AD12_MUX_MODE_ALT7));          /* MUX Mode Select Field: Select signal SRC_BOOT_CFG12. */
  HW_IOMUXC_SW_MUX_CTL_PAD_EIM_AD13_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_EIM_AD13_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_EIM_AD13_MUX_MODE_ALT7));          /* MUX Mode Select Field: Select signal SRC_BOOT_CFG13. */
  HW_IOMUXC_SW_MUX_CTL_PAD_EIM_AD14_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_EIM_AD14_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_EIM_AD14_MUX_MODE_ALT7));          /* MUX Mode Select Field: Select signal SRC_BOOT_CFG14. */
  HW_IOMUXC_SW_MUX_CTL_PAD_EIM_AD15_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_EIM_AD15_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_EIM_AD15_MUX_MODE_ALT7));          /* MUX Mode Select Field: Select signal SRC_BOOT_CFG15. */
  HW_IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR16_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR16_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR16_MUX_MODE_ALT7));      /* MUX Mode Select Field: Select signal SRC_BOOT_CFG16. */
  HW_IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR17_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR17_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR17_MUX_MODE_ALT7));      /* MUX Mode Select Field: Select signal SRC_BOOT_CFG17. */
  HW_IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR18_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR18_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR18_MUX_MODE_ALT7));      /* MUX Mode Select Field: Select signal SRC_BOOT_CFG18. */
  HW_IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR19_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR19_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR19_MUX_MODE_ALT7));      /* MUX Mode Select Field: Select signal SRC_BOOT_CFG19. */
  HW_IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR20_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR20_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR20_MUX_MODE_ALT7));      /* MUX Mode Select Field: Select signal SRC_BOOT_CFG20. */
  HW_IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR21_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR21_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR21_MUX_MODE_ALT7));      /* MUX Mode Select Field: Select signal SRC_BOOT_CFG21. */
  HW_IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR22_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR22_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR22_MUX_MODE_ALT7));      /* MUX Mode Select Field: Select signal SRC_BOOT_CFG22. */
  HW_IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR23_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR23_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR23_MUX_MODE_ALT7));      /* MUX Mode Select Field: Select signal SRC_BOOT_CFG23. */
  HW_IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR24_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR24_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR24_MUX_MODE_ALT7));      /* MUX Mode Select Field: Select signal SRC_BOOT_CFG24. */
  HW_IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR25_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR25_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_EIM_ADDR25_MUX_MODE_ALT6));      /* MUX Mode Select Field: Select signal HDMI_TX_CEC_LINE.- Configure register IOMUXC_HDMI_ICECIN_SELECT_INPUTSelect Input Register for mode ALT6. */
  HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA16_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA16_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA16_MUX_MODE_ALT5));      /* MUX Mode Select Field: Select signal GPIO3_IO16. */
  HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA17_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA17_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA17_MUX_MODE_ALT6));      /* MUX Mode Select Field: Select signal I2C3_SCL.- Configure register IOMUXC_I2C3_SCL_IN_SELECT_INPUTSelect Input Register for mode ALT6. */
  HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA18_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA18_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA18_MUX_MODE_ALT6));      /* MUX Mode Select Field: Select signal I2C3_SDA.- Configure register IOMUXC_I2C3_SDA_IN_SELECT_INPUTSelect Input Register for mode ALT6. */
  HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA19_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA19_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA19_MUX_MODE_ALT5));      /* MUX Mode Select Field: Select signal GPIO3_IO19. */
  HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA20_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA20_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA20_MUX_MODE_ALT5));      /* MUX Mode Select Field: Select signal GPIO3_IO20. */
  HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA21_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA21_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA21_MUX_MODE_ALT4));      /* MUX Mode Select Field: Select signal USB_OTG_OC.- Configure register IOMUXC_USB_OTG_OC_SELECT_INPUTSelect Input Register for mode ALT4. */
  HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA22_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA22_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA22_MUX_MODE_ALT4));      /* MUX Mode Select Field: Select signal USB_OTG_PWR. */
  HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA23_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA23_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA23_MUX_MODE_ALT5));      /* MUX Mode Select Field: Select signal GPIO3_IO23. */
  HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA24_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA24_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA24_MUX_MODE_ALT5));      /* MUX Mode Select Field: Select signal GPIO3_IO24. */
  HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA25_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA25_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA25_MUX_MODE_ALT5));      /* MUX Mode Select Field: Select signal GPIO3_IO25. */
  HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA26_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA26_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA26_MUX_MODE_ALT4));      /* MUX Mode Select Field: Select signal UART2_TX_DATA.- Configure register IOMUXC_UART2_UART_RX_DATA_SELECT_INPUTSelect Input Register for mode ALT4. */
  HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA27_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA27_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA27_MUX_MODE_ALT4));      /* MUX Mode Select Field: Select signal UART2_RX_DATA.- Configure register IOMUXC_UART2_UART_RX_DATA_SELECT_INPUTSelect Input Register for mode ALT4. */
  HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA28_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA28_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA28_MUX_MODE_ALT5));      /* MUX Mode Select Field: Select signal GPIO3_IO28. */
  HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA29_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA29_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_EIM_DATA29_MUX_MODE_ALT5));      /* MUX Mode Select Field: Select signal GPIO3_IO29. */
  HW_IOMUXC_SW_MUX_CTL_PAD_EIM_EB0_B_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_EIM_EB0_B_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_EIM_EB0_B_MUX_MODE_ALT7));        /* MUX Mode Select Field: Select signal SRC_BOOT_CFG27. */
  HW_IOMUXC_SW_MUX_CTL_PAD_EIM_EB1_B_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_EIM_EB1_B_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_EIM_EB1_B_MUX_MODE_ALT7));        /* MUX Mode Select Field: Select signal SRC_BOOT_CFG28. */
  HW_IOMUXC_SW_MUX_CTL_PAD_EIM_EB2_B_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_EIM_EB2_B_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_EIM_EB2_B_MUX_MODE_ALT7));        /* MUX Mode Select Field: Select signal SRC_BOOT_CFG30. */
  HW_IOMUXC_SW_MUX_CTL_PAD_EIM_EB3_B_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_EIM_EB3_B_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_EIM_EB3_B_MUX_MODE_ALT7));        /* MUX Mode Select Field: Select signal SRC_BOOT_CFG31. */
  HW_IOMUXC_SW_MUX_CTL_PAD_EIM_LBA_B_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_EIM_LBA_B_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_EIM_LBA_B_MUX_MODE_ALT7));        /* MUX Mode Select Field: Select signal SRC_BOOT_CFG26. */
  HW_IOMUXC_SW_MUX_CTL_PAD_EIM_RW_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_EIM_RW_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_EIM_RW_MUX_MODE_ALT7));              /* MUX Mode Select Field: Select signal SRC_BOOT_CFG29. */
  HW_IOMUXC_SW_MUX_CTL_PAD_EIM_WAIT_B_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_EIM_WAIT_B_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_EIM_WAIT_B_MUX_MODE_ALT7));      /* MUX Mode Select Field: Select signal SRC_BOOT_CFG25. */
  HW_IOMUXC_SW_MUX_CTL_PAD_ENET_CRS_DV_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_ENET_CRS_DV_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_ENET_CRS_DV_MUX_MODE_ALT1));    /* MUX Mode Select Field: Select signal ENET_RX_EN.- Configure register IOMUXC_ENET_MAC0_RX_EN_SELECT_INPUTSelect Input Register for mode ALT1. */
  HW_IOMUXC_SW_MUX_CTL_PAD_ENET_MDC_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_ENET_MDC_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_ENET_MDC_MUX_MODE_ALT1));          /* MUX Mode Select Field: Select signal ENET_MDC. */
  HW_IOMUXC_SW_MUX_CTL_PAD_ENET_MDIO_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_ENET_MDIO_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_ENET_MDIO_MUX_MODE_ALT1));        /* MUX Mode Select Field: Select signal ENET_MDIO.- Configure register IOMUXC_ENET_MAC0_MDIO_SELECT_INPUTSelect Input Register for mode ALT1. */
  HW_IOMUXC_SW_MUX_CTL_PAD_ENET_REF_CLK_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_ENET_REF_CLK_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_ENET_REF_CLK_MUX_MODE_ALT5));  /* MUX Mode Select Field: Select signal GPIO1_IO23. */
  HW_IOMUXC_SW_MUX_CTL_PAD_ENET_RX_DATA0_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_ENET_RX_DATA0_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_ENET_RX_DATA0_MUX_MODE_ALT1)); /* MUX Mode Select Field: Select signal ENET_RX_DATA0.- Configure register IOMUXC_ENET_MAC0_RX_DATA0_SELECT_INPUTSelect Input Register for mode ALT1. */
  HW_IOMUXC_SW_MUX_CTL_PAD_ENET_RX_DATA1_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_ENET_RX_DATA1_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_ENET_RX_DATA1_MUX_MODE_ALT1)); /* MUX Mode Select Field: Select signal ENET_RX_DATA1.- Configure register IOMUXC_ENET_MAC0_RX_DATA1_SELECT_INPUTSelect Input Register for mode ALT1. */
  HW_IOMUXC_SW_MUX_CTL_PAD_ENET_RX_ER_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_ENET_RX_ER_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_ENET_RX_ER_MUX_MODE_ALT1));      /* MUX Mode Select Field: Select signal ENET_RX_ER. */
  HW_IOMUXC_SW_MUX_CTL_PAD_ENET_TX_DATA0_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_ENET_TX_DATA0_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_ENET_TX_DATA0_MUX_MODE_ALT1)); /* MUX Mode Select Field: Select signal ENET_TX_DATA0. */
  HW_IOMUXC_SW_MUX_CTL_PAD_ENET_TX_DATA1_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_ENET_TX_DATA1_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_ENET_TX_DATA1_MUX_MODE_ALT1)); /* MUX Mode Select Field: Select signal ENET_TX_DATA1. */
  HW_IOMUXC_SW_MUX_CTL_PAD_ENET_TX_EN_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_ENET_TX_EN_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_ENET_TX_EN_MUX_MODE_ALT1));      /* MUX Mode Select Field: Select signal ENET_TX_EN. */
  HW_IOMUXC_SW_MUX_CTL_PAD_GPIO00_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_GPIO00_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_GPIO00_MUX_MODE_ALT3));              /* MUX Mode Select Field: Select signal ASRC_EXT_CLK.- Configure register IOMUXC_ASRC_ASRCK_CLOCK_6_SELECT_INPUTSelect Input Register for mode ALT3. */
  HW_IOMUXC_SW_MUX_CTL_PAD_GPIO01_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_GPIO01_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_GPIO01_MUX_MODE_ALT5));              /* MUX Mode Select Field: Select signal GPIO1_IO01. */
  HW_IOMUXC_SW_MUX_CTL_PAD_GPIO02_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_GPIO02_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_GPIO02_MUX_MODE_ALT5));              /* MUX Mode Select Field: Select signal GPIO1_IO02. */
  HW_IOMUXC_SW_MUX_CTL_PAD_GPIO03_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_GPIO03_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_GPIO03_MUX_MODE_ALT5));              /* MUX Mode Select Field: Select signal GPIO1_IO03. */
  HW_IOMUXC_SW_MUX_CTL_PAD_GPIO04_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_GPIO04_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_GPIO04_MUX_MODE_ALT5));              /* MUX Mode Select Field: Select signal GPIO1_IO04. */
  HW_IOMUXC_SW_MUX_CTL_PAD_GPIO05_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_GPIO05_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_GPIO05_MUX_MODE_ALT5));              /* MUX Mode Select Field: Select signal GPIO1_IO05. */
  HW_IOMUXC_SW_MUX_CTL_PAD_GPIO06_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_GPIO06_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_GPIO06_MUX_MODE_ALT5));              /* MUX Mode Select Field: Select signal GPIO1_IO06. */
  HW_IOMUXC_SW_MUX_CTL_PAD_GPIO07_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_GPIO07_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_GPIO07_MUX_MODE_ALT3));              /* MUX Mode Select Field: Select signal FLEXCAN1_TX. */
  HW_IOMUXC_SW_MUX_CTL_PAD_GPIO08_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_GPIO08_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_GPIO08_MUX_MODE_ALT3));              /* MUX Mode Select Field: Select signal FLEXCAN1_RX.- Configure register IOMUXC_FLEXCAN1_RX_SELECT_INPUTSelect Input Register for mode ALT3. */
  HW_IOMUXC_SW_MUX_CTL_PAD_GPIO09_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_GPIO09_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_GPIO09_MUX_MODE_ALT5));              /* MUX Mode Select Field: Select signal GPIO1_IO09. */
  HW_IOMUXC_SW_MUX_CTL_PAD_GPIO16_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_GPIO16_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_GPIO16_MUX_MODE_ALT5));              /* MUX Mode Select Field: Select signal GPIO7_IO11. */
  HW_IOMUXC_SW_MUX_CTL_PAD_GPIO17_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_GPIO17_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_GPIO17_MUX_MODE_ALT5));              /* MUX Mode Select Field: Select signal GPIO7_IO12. */
  HW_IOMUXC_SW_MUX_CTL_PAD_GPIO18_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_GPIO18_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_GPIO18_MUX_MODE_ALT5));              /* MUX Mode Select Field: Select signal GPIO7_IO13. */
  HW_IOMUXC_SW_MUX_CTL_PAD_GPIO19_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_GPIO19_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_GPIO19_MUX_MODE_ALT5));              /* MUX Mode Select Field: Select signal GPIO4_IO05. */
  HW_IOMUXC_SW_MUX_CTL_PAD_KEY_COL0_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_KEY_COL0_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_KEY_COL0_MUX_MODE_ALT4));          /* MUX Mode Select Field: Select signal UART4_TX_DATA.- Configure register IOMUXC_UART4_UART_RX_DATA_SELECT_INPUTSelect Input Register for mode ALT4. */
  HW_IOMUXC_SW_MUX_CTL_PAD_KEY_COL1_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_KEY_COL1_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_KEY_COL1_MUX_MODE_ALT4));          /* MUX Mode Select Field: Select signal UART5_TX_DATA.- Configure register IOMUXC_UART5_UART_RX_DATA_SELECT_INPUTSelect Input Register for mode ALT4. */
  HW_IOMUXC_SW_MUX_CTL_PAD_KEY_COL2_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_KEY_COL2_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_KEY_COL2_MUX_MODE_ALT5));          /* MUX Mode Select Field: Select signal GPIO4_IO10. */
  HW_IOMUXC_SW_MUX_CTL_PAD_KEY_COL3_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_KEY_COL3_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_KEY_COL3_MUX_MODE_ALT4));          /* MUX Mode Select Field: Select signal I2C2_SCL.- Configure register IOMUXC_I2C2_SCL_IN_SELECT_INPUTSelect Input Register for mode ALT4. */
  HW_IOMUXC_SW_MUX_CTL_PAD_KEY_COL4_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_KEY_COL4_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_KEY_COL4_MUX_MODE_ALT5));          /* MUX Mode Select Field: Select signal GPIO4_IO14. */
  HW_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW0_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW0_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW0_MUX_MODE_ALT4));          /* MUX Mode Select Field: Select signal UART4_RX_DATA.- Configure register IOMUXC_UART4_UART_RX_DATA_SELECT_INPUTSelect Input Register for mode ALT4. */
  HW_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW1_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW1_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW1_MUX_MODE_ALT4));          /* MUX Mode Select Field: Select signal UART5_RX_DATA.- Configure register IOMUXC_UART5_UART_RX_DATA_SELECT_INPUTSelect Input Register for mode ALT4. */
  HW_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW2_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW2_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW2_MUX_MODE_ALT5));          /* MUX Mode Select Field: Select signal GPIO4_IO11. */
  HW_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW3_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW3_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW3_MUX_MODE_ALT4));          /* MUX Mode Select Field: Select signal I2C2_SDA.- Configure register IOMUXC_I2C2_SDA_IN_SELECT_INPUTSelect Input Register for mode ALT4. */
  HW_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW4_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW4_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW4_MUX_MODE_ALT5));          /* MUX Mode Select Field: Select signal GPIO4_IO15. */
  HW_IOMUXC_SW_MUX_CTL_PAD_NAND_DATA00_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_NAND_DATA00_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_NAND_DATA00_MUX_MODE_ALT5));    /* MUX Mode Select Field: Select signal GPIO2_IO00. */
  HW_IOMUXC_SW_MUX_CTL_PAD_NAND_DATA01_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_NAND_DATA01_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_NAND_DATA01_MUX_MODE_ALT5));    /* MUX Mode Select Field: Select signal GPIO2_IO01. */
  HW_IOMUXC_SW_MUX_CTL_PAD_NAND_DATA02_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_NAND_DATA02_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_NAND_DATA02_MUX_MODE_ALT5));    /* MUX Mode Select Field: Select signal GPIO2_IO02. */
  HW_IOMUXC_SW_MUX_CTL_PAD_NAND_DATA03_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_NAND_DATA03_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_NAND_DATA03_MUX_MODE_ALT5));    /* MUX Mode Select Field: Select signal GPIO2_IO03. */
  HW_IOMUXC_SW_MUX_CTL_PAD_RGMII_TX_CTL_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_RGMII_TX_CTL_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_RGMII_TX_CTL_MUX_MODE_ALT7));  /* MUX Mode Select Field: Select signal ENET_REF_CLK.- Configure register IOMUXC_ENET_REF_CLK_SELECT_INPUTSelect Input Register for mode ALT7. */
  HW_IOMUXC_SW_MUX_CTL_PAD_SD1_CLK_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_SD1_CLK_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_SD1_CLK_MUX_MODE_ALT0));            /* MUX Mode Select Field: Select signal SD1_CLK. */
  HW_IOMUXC_SW_MUX_CTL_PAD_SD1_CMD_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_SD1_CMD_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_SD1_CMD_MUX_MODE_ALT0));            /* MUX Mode Select Field: Select signal SD1_CMD. */
  HW_IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0_MUX_MODE_ALT0));        /* MUX Mode Select Field: Select signal SD1_DATA0. */
  HW_IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1_MUX_MODE_ALT0));        /* MUX Mode Select Field: Select signal SD1_DATA1. */
  HW_IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2_MUX_MODE_ALT0));        /* MUX Mode Select Field: Select signal SD1_DATA2. */
  HW_IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3_MUX_MODE_ALT0));        /* MUX Mode Select Field: Select signal SD1_DATA3. */
  HW_IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0_MUX_MODE_ALT5));        /* MUX Mode Select Field: Select signal GPIO1_IO15. */
  HW_IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2_MUX_MODE_ALT5));        /* MUX Mode Select Field: Select signal GPIO1_IO13. */
  HW_IOMUXC_SW_MUX_CTL_PAD_SD3_CLK_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_SD3_CLK_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_SD3_CLK_MUX_MODE_ALT0));            /* MUX Mode Select Field: Select signal SD3_CLK. */
  HW_IOMUXC_SW_MUX_CTL_PAD_SD3_CMD_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_SD3_CMD_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_SD3_CMD_MUX_MODE_ALT0));            /* MUX Mode Select Field: Select signal SD3_CMD. */
  HW_IOMUXC_SW_MUX_CTL_PAD_SD3_DATA0_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_SD3_DATA0_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_SD3_DATA0_MUX_MODE_ALT0));        /* MUX Mode Select Field: Select signal SD3_DATA0. */
  HW_IOMUXC_SW_MUX_CTL_PAD_SD3_DATA1_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_SD3_DATA1_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_SD3_DATA1_MUX_MODE_ALT0));        /* MUX Mode Select Field: Select signal SD3_DATA1. */
  HW_IOMUXC_SW_MUX_CTL_PAD_SD3_DATA2_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_SD3_DATA2_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_SD3_DATA2_MUX_MODE_ALT0));        /* MUX Mode Select Field: Select signal SD3_DATA2. */
  HW_IOMUXC_SW_MUX_CTL_PAD_SD3_DATA3_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_SD3_DATA3_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_SD3_DATA3_MUX_MODE_ALT0));        /* MUX Mode Select Field: Select signal SD3_DATA3. */
  HW_IOMUXC_SW_MUX_CTL_PAD_SD3_DATA4_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_SD3_DATA4_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_SD3_DATA4_MUX_MODE_ALT0));        /* MUX Mode Select Field: Select signal SD3_DATA4. */
  HW_IOMUXC_SW_MUX_CTL_PAD_SD3_DATA5_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_SD3_DATA5_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_SD3_DATA5_MUX_MODE_ALT0));        /* MUX Mode Select Field: Select signal SD3_DATA5. */
  HW_IOMUXC_SW_MUX_CTL_PAD_SD3_DATA6_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_SD3_DATA6_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_SD3_DATA6_MUX_MODE_ALT0));        /* MUX Mode Select Field: Select signal SD3_DATA6. */
  HW_IOMUXC_SW_MUX_CTL_PAD_SD3_DATA7_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_SD3_DATA7_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_SD3_DATA7_MUX_MODE_ALT0));        /* MUX Mode Select Field: Select signal SD3_DATA7. */
  HW_IOMUXC_SW_MUX_CTL_PAD_SD3_RESET_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_SD3_RESET_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_SD3_RESET_MUX_MODE_ALT0));        /* MUX Mode Select Field: Select signal SD3_RESET. */
  HW_IOMUXC_SW_MUX_CTL_PAD_SD4_CLK_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_SD4_CLK_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_SD4_CLK_MUX_MODE_ALT2));            /* MUX Mode Select Field: Select signal UART3_RX_DATA.- Configure register IOMUXC_UART3_UART_RX_DATA_SELECT_INPUTSelect Input Register for mode ALT2. */
  HW_IOMUXC_SW_MUX_CTL_PAD_SD4_CMD_WR(IOMUXC_BASE,
      BF_IOMUXC_SW_MUX_CTL_PAD_SD4_CMD_MUX_MODE(BV_IOMUXC_SW_MUX_CTL_PAD_SD4_CMD_MUX_MODE_ALT2));            /* MUX Mode Select Field: Select signal UART3_TX_DATA.- Configure register IOMUXC_UART3_UART_RX_DATA_SELECT_INPUTSelect Input Register for mode ALT2. */
  HW_IOMUXC_UART1_UART_RX_DATA_SELECT_INPUT_WR(IOMUXC_BASE,
      BF_IOMUXC_UART1_UART_RX_DATA_SELECT_INPUT_DAISY(BV_IOMUXC_UART1_UART_RX_DATA_SELECT_INPUT_DAISY_CSI0_DATA11_ALT3)); /* Input Select (DAISY) Field: Selecting ALT3MUX Mode Select Field. mode of pad CSI0_DAT11 for UART1_RX_DATA. */
  HW_IOMUXC_UART2_UART_RX_DATA_SELECT_INPUT_WR(IOMUXC_BASE,
      BF_IOMUXC_UART2_UART_RX_DATA_SELECT_INPUT_DAISY(BV_IOMUXC_UART2_UART_RX_DATA_SELECT_INPUT_DAISY_EIM_DATA27_ALT4)); /* Input Select (DAISY) Field: Selecting ALT4MUX Mode Select Field. mode of pad EIM_D27 for UART2_RX_DATA. */
  HW_IOMUXC_UART3_UART_RX_DATA_SELECT_INPUT_WR(IOMUXC_BASE,
      BF_IOMUXC_UART3_UART_RX_DATA_SELECT_INPUT_DAISY(BV_IOMUXC_UART3_UART_RX_DATA_SELECT_INPUT_DAISY_SD4_CLK_ALT2)); /* Input Select (DAISY) Field: Selecting ALT2MUX Mode Select Field. mode of pad SD4_CLK for UART3_RX_DATA. */
  HW_IOMUXC_UART4_UART_RX_DATA_SELECT_INPUT_WR(IOMUXC_BASE,
      BF_IOMUXC_UART4_UART_RX_DATA_SELECT_INPUT_DAISY(BV_IOMUXC_UART4_UART_RX_DATA_SELECT_INPUT_DAISY_KEY_ROW0_ALT4)); /* Input Select (DAISY) Field: Selecting ALT4MUX Mode Select Field. mode of pad KEY_ROW0 for UART4_RX_DATA. */
  HW_IOMUXC_UART5_UART_RX_DATA_SELECT_INPUT_WR(IOMUXC_BASE,
      BF_IOMUXC_UART5_UART_RX_DATA_SELECT_INPUT_DAISY(BV_IOMUXC_UART5_UART_RX_DATA_SELECT_INPUT_DAISY_KEY_ROW1_ALT4)); /* Input Select (DAISY) Field: Selecting ALT4MUX Mode Select Field. mode of pad KEY_ROW1 for UART5_RX_DATA. */
  HW_IOMUXC_USB_OTG_OC_SELECT_INPUT_WR(IOMUXC_BASE,
      BF_IOMUXC_USB_OTG_OC_SELECT_INPUT_DAISY(BV_IOMUXC_USB_OTG_OC_SELECT_INPUT_DAISY_EIM_DATA21_ALT4));     /* Input Select (DAISY) Field: Selecting ALT4MUX Mode Select Field. mode of pad EIM_D21 for USB_OTG_OC. */
}

/***********************************************************************************************************************
 * EOF
 **********************************************************************************************************************/
