<profile>

<section name = "Vitis HLS Report for 'xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9'" level="0">
<item name = "Date">Thu Mar 25 15:01:48 2021
</item>
<item name = "Version">2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)</item>
<item name = "Project">pyr_down_accel</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67 ns, 3.588 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">6, 2073605, 40.002 ns, 13.825 ms, 6, 2073605, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_39_1_VITIS_LOOP_43_2">1, 2073600, 2, 1, 1, 1 ~ 2073600, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 69, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 116, -</column>
<column name="Register">-, -, 75, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mul_mul_16ns_16ns_32_4_1_U80">mul_mul_16ns_16ns_32_4_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln39_fu_122_p2">+, 0, 0, 39, 32, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln39_fu_117_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">38, 7, 1, 7</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="in_cols_out_blk_n">9, 2, 1, 2</column>
<column name="in_rows_out_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_reg_98">9, 2, 32, 64</column>
<column name="p_filter_in_blk_n">9, 2, 1, 2</column>
<column name="pyr1_in_mat_431_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="bound_reg_144">32, 0, 32, 0</column>
<column name="icmp_ln39_reg_149">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_98">32, 0, 32, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, xFpyrDownKernel&lt;1080u, 1920u, 0u, 1u, 1, false&gt;_Loop_VITIS_LOOP_39_1_proc9, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, xFpyrDownKernel&lt;1080u, 1920u, 0u, 1u, 1, false&gt;_Loop_VITIS_LOOP_39_1_proc9, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, xFpyrDownKernel&lt;1080u, 1920u, 0u, 1u, 1, false&gt;_Loop_VITIS_LOOP_39_1_proc9, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, xFpyrDownKernel&lt;1080u, 1920u, 0u, 1u, 1, false&gt;_Loop_VITIS_LOOP_39_1_proc9, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, xFpyrDownKernel&lt;1080u, 1920u, 0u, 1u, 1, false&gt;_Loop_VITIS_LOOP_39_1_proc9, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, xFpyrDownKernel&lt;1080u, 1920u, 0u, 1u, 1, false&gt;_Loop_VITIS_LOOP_39_1_proc9, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, xFpyrDownKernel&lt;1080u, 1920u, 0u, 1u, 1, false&gt;_Loop_VITIS_LOOP_39_1_proc9, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, xFpyrDownKernel&lt;1080u, 1920u, 0u, 1u, 1, false&gt;_Loop_VITIS_LOOP_39_1_proc9, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, xFpyrDownKernel&lt;1080u, 1920u, 0u, 1u, 1, false&gt;_Loop_VITIS_LOOP_39_1_proc9, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, xFpyrDownKernel&lt;1080u, 1920u, 0u, 1u, 1, false&gt;_Loop_VITIS_LOOP_39_1_proc9, return value</column>
<column name="in_rows">in, 16, ap_none, in_rows, scalar</column>
<column name="in_cols">in, 16, ap_none, in_cols, scalar</column>
<column name="pyr1_in_mat_431_dout">in, 8, ap_fifo, pyr1_in_mat_431, pointer</column>
<column name="pyr1_in_mat_431_empty_n">in, 1, ap_fifo, pyr1_in_mat_431, pointer</column>
<column name="pyr1_in_mat_431_read">out, 1, ap_fifo, pyr1_in_mat_431, pointer</column>
<column name="p_filter_in_din">out, 8, ap_fifo, p_filter_in, pointer</column>
<column name="p_filter_in_full_n">in, 1, ap_fifo, p_filter_in, pointer</column>
<column name="p_filter_in_write">out, 1, ap_fifo, p_filter_in, pointer</column>
<column name="in_rows_out_din">out, 16, ap_fifo, in_rows_out, pointer</column>
<column name="in_rows_out_full_n">in, 1, ap_fifo, in_rows_out, pointer</column>
<column name="in_rows_out_write">out, 1, ap_fifo, in_rows_out, pointer</column>
<column name="in_cols_out_din">out, 16, ap_fifo, in_cols_out, pointer</column>
<column name="in_cols_out_full_n">in, 1, ap_fifo, in_cols_out, pointer</column>
<column name="in_cols_out_write">out, 1, ap_fifo, in_cols_out, pointer</column>
</table>
</item>
</section>
</profile>
