INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Farhad/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SEMESTRUL 1/CN2/Laborator 1/lucrare3/lucrare3/lucrare3.srcs/sources_1/new/alumodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alumodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Farhad/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SEMESTRUL 1/CN2/Laborator 1/lucrare3/lucrare3/lucrare3.srcs/sources_1/new/andmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Farhad/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SEMESTRUL 1/CN2/Laborator 1/lucrare3/lucrare3/lucrare3.srcs/sources_1/new/complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Farhad/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SEMESTRUL 1/CN2/Laborator 1/lucrare3/lucrare3/lucrare3.srcs/sources_1/new/equals.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module equals
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Farhad/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SEMESTRUL 1/CN2/Laborator 1/lucrare3/lucrare3/lucrare3.srcs/sources_1/new/rightshift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rightshift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Farhad/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SEMESTRUL 1/CN2/Laborator 1/lucrare3/lucrare3/lucrare3.srcs/sources_1/new/sumator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sumator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Farhad/OneDrive - Universitatea Politehnica Bucuresti/Desktop/SEMESTRUL 1/CN2/Laborator 1/lucrare3/lucrare3/lucrare3.srcs/sim_1/new/simulare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulare
