[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/Attributes/slpp_all/surelog.log".
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/Attributes/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<388> s<387> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<29> s<3> l<1:1> el<1:7>
n<bar> u<3> t<StringConst> p<29> s<28> l<1:8> el<1:11>
n<clk> u<4> t<StringConst> p<7> s<6> l<1:12> el<1:15>
n<> u<5> t<Constant_bit_select> p<6> l<1:15> el<1:15>
n<> u<6> t<Constant_select> p<7> c<5> l<1:15> el<1:15>
n<> u<7> t<Port_reference> p<8> c<4> l<1:12> el<1:15>
n<> u<8> t<Port_expression> p<9> c<7> l<1:12> el<1:15>
n<> u<9> t<Port> p<28> c<8> s<15> l<1:12> el<1:15>
n<rst> u<10> t<StringConst> p<13> s<12> l<1:17> el<1:20>
n<> u<11> t<Constant_bit_select> p<12> l<1:20> el<1:20>
n<> u<12> t<Constant_select> p<13> c<11> l<1:20> el<1:20>
n<> u<13> t<Port_reference> p<14> c<10> l<1:17> el<1:20>
n<> u<14> t<Port_expression> p<15> c<13> l<1:17> el<1:20>
n<> u<15> t<Port> p<28> c<14> s<21> l<1:17> el<1:20>
n<inp> u<16> t<StringConst> p<19> s<18> l<1:22> el<1:25>
n<> u<17> t<Constant_bit_select> p<18> l<1:25> el<1:25>
n<> u<18> t<Constant_select> p<19> c<17> l<1:25> el<1:25>
n<> u<19> t<Port_reference> p<20> c<16> l<1:22> el<1:25>
n<> u<20> t<Port_expression> p<21> c<19> l<1:22> el<1:25>
n<> u<21> t<Port> p<28> c<20> s<27> l<1:22> el<1:25>
n<out> u<22> t<StringConst> p<25> s<24> l<1:27> el<1:30>
n<> u<23> t<Constant_bit_select> p<24> l<1:30> el<1:30>
n<> u<24> t<Constant_select> p<25> c<23> l<1:30> el<1:30>
n<> u<25> t<Port_reference> p<26> c<22> l<1:27> el<1:30>
n<> u<26> t<Port_expression> p<27> c<25> l<1:27> el<1:30>
n<> u<27> t<Port> p<28> c<26> l<1:27> el<1:30>
n<> u<28> t<List_of_ports> p<29> c<9> l<1:11> el<1:31>
n<> u<29> t<Module_nonansi_header> p<119> c<2> s<37> l<1:1> el<1:32>
n<> u<30> t<NetType_Wire> p<32> s<31> l<2:10> el<2:14>
n<> u<31> t<Data_type_or_implicit> p<32> l<2:15> el<2:15>
n<> u<32> t<Net_port_type> p<35> c<30> s<34> l<2:10> el<2:14>
n<clk> u<33> t<StringConst> p<34> l<2:15> el<2:18>
n<> u<34> t<List_of_port_identifiers> p<35> c<33> l<2:15> el<2:18>
n<> u<35> t<Input_declaration> p<36> c<32> l<2:3> el<2:18>
n<> u<36> t<Port_declaration> p<37> c<35> l<2:3> el<2:18>
n<> u<37> t<Module_item> p<119> c<36> s<45> l<2:3> el<2:19>
n<> u<38> t<NetType_Wire> p<40> s<39> l<3:10> el<3:14>
n<> u<39> t<Data_type_or_implicit> p<40> l<3:15> el<3:15>
n<> u<40> t<Net_port_type> p<43> c<38> s<42> l<3:10> el<3:14>
n<rst> u<41> t<StringConst> p<42> l<3:15> el<3:18>
n<> u<42> t<List_of_port_identifiers> p<43> c<41> l<3:15> el<3:18>
n<> u<43> t<Input_declaration> p<44> c<40> l<3:3> el<3:18>
n<> u<44> t<Port_declaration> p<45> c<43> l<3:3> el<3:18>
n<> u<45> t<Module_item> p<119> c<44> s<53> l<3:3> el<3:19>
n<> u<46> t<NetType_Wire> p<48> s<47> l<4:10> el<4:14>
n<> u<47> t<Data_type_or_implicit> p<48> l<4:15> el<4:15>
n<> u<48> t<Net_port_type> p<51> c<46> s<50> l<4:10> el<4:14>
n<inp> u<49> t<StringConst> p<50> l<4:15> el<4:18>
n<> u<50> t<List_of_port_identifiers> p<51> c<49> l<4:15> el<4:18>
n<> u<51> t<Input_declaration> p<52> c<48> l<4:3> el<4:18>
n<> u<52> t<Port_declaration> p<53> c<51> l<4:3> el<4:18>
n<> u<53> t<Module_item> p<119> c<52> s<62> l<4:3> el<4:19>
n<> u<54> t<IntVec_TypeReg> p<55> l<5:10> el<5:13>
n<> u<55> t<Data_type> p<56> c<54> l<5:10> el<5:13>
n<> u<56> t<Data_type_or_implicit> p<57> c<55> l<5:10> el<5:13>
n<> u<57> t<Net_port_type> p<60> c<56> s<59> l<5:10> el<5:13>
n<out> u<58> t<StringConst> p<59> l<5:15> el<5:18>
n<> u<59> t<List_of_port_identifiers> p<60> c<58> l<5:15> el<5:18>
n<> u<60> t<Output_declaration> p<61> c<57> l<5:3> el<5:18>
n<> u<61> t<Port_declaration> p<62> c<60> l<5:3> el<5:18>
n<> u<62> t<Module_item> p<119> c<61> s<117> l<5:3> el<5:19>
n<> u<63> t<ALWAYS> p<113> s<112> l<7:3> el<7:9>
n<> u<64> t<Edge_Posedge> p<69> s<68> l<7:12> el<7:19>
n<clk> u<65> t<StringConst> p<66> l<7:20> el<7:23>
n<> u<66> t<Primary_literal> p<67> c<65> l<7:20> el<7:23>
n<> u<67> t<Primary> p<68> c<66> l<7:20> el<7:23>
n<> u<68> t<Expression> p<69> c<67> l<7:20> el<7:23>
n<> u<69> t<Event_expression> p<70> c<64> l<7:12> el<7:23>
n<> u<70> t<Event_control> p<71> c<69> l<7:10> el<7:24>
n<> u<71> t<Procedural_timing_control> p<110> c<70> s<109> l<7:10> el<7:24>
n<rst> u<72> t<StringConst> p<73> l<8:9> el<8:12>
n<> u<73> t<Primary_literal> p<74> c<72> l<8:9> el<8:12>
n<> u<74> t<Primary> p<75> c<73> l<8:9> el<8:12>
n<> u<75> t<Expression> p<76> c<74> l<8:9> el<8:12>
n<> u<76> t<Expression_or_cond_pattern> p<77> c<75> l<8:9> el<8:12>
n<> u<77> t<Cond_predicate> p<106> c<76> s<90> l<8:9> el<8:12>
n<out> u<78> t<StringConst> p<79> l<8:14> el<8:17>
n<> u<79> t<Ps_or_hierarchical_identifier> p<82> c<78> s<81> l<8:14> el<8:17>
n<> u<80> t<Bit_select> p<81> l<8:18> el<8:18>
n<> u<81> t<Select> p<82> c<80> l<8:18> el<8:18>
n<> u<82> t<Variable_lvalue> p<87> c<79> s<86> l<8:14> el<8:17>
n<1'd0> u<83> t<IntConst> p<84> l<8:21> el<8:25>
n<> u<84> t<Primary_literal> p<85> c<83> l<8:21> el<8:25>
n<> u<85> t<Primary> p<86> c<84> l<8:21> el<8:25>
n<> u<86> t<Expression> p<87> c<85> l<8:21> el<8:25>
n<> u<87> t<Nonblocking_assignment> p<88> c<82> l<8:14> el<8:25>
n<> u<88> t<Statement_item> p<89> c<87> l<8:14> el<8:26>
n<> u<89> t<Statement> p<90> c<88> l<8:14> el<8:26>
n<> u<90> t<Statement_or_null> p<106> c<89> s<105> l<8:14> el<8:26>
n<out> u<91> t<StringConst> p<92> l<9:14> el<9:17>
n<> u<92> t<Ps_or_hierarchical_identifier> p<95> c<91> s<94> l<9:14> el<9:17>
n<> u<93> t<Bit_select> p<94> l<9:18> el<9:18>
n<> u<94> t<Select> p<95> c<93> l<9:18> el<9:18>
n<> u<95> t<Variable_lvalue> p<102> c<92> s<101> l<9:14> el<9:17>
n<inp> u<96> t<StringConst> p<97> l<9:22> el<9:25>
n<> u<97> t<Primary_literal> p<98> c<96> l<9:22> el<9:25>
n<> u<98> t<Primary> p<99> c<97> l<9:22> el<9:25>
n<> u<99> t<Expression> p<101> c<98> l<9:22> el<9:25>
n<> u<100> t<Unary_Tilda> p<101> s<99> l<9:21> el<9:22>
n<> u<101> t<Expression> p<102> c<100> l<9:21> el<9:25>
n<> u<102> t<Nonblocking_assignment> p<103> c<95> l<9:14> el<9:25>
n<> u<103> t<Statement_item> p<104> c<102> l<9:14> el<9:26>
n<> u<104> t<Statement> p<105> c<103> l<9:14> el<9:26>
n<> u<105> t<Statement_or_null> p<106> c<104> l<9:14> el<9:26>
n<> u<106> t<Conditional_statement> p<107> c<77> l<8:5> el<9:26>
n<> u<107> t<Statement_item> p<108> c<106> l<8:5> el<9:26>
n<> u<108> t<Statement> p<109> c<107> l<8:5> el<9:26>
n<> u<109> t<Statement_or_null> p<110> c<108> l<8:5> el<9:26>
n<> u<110> t<Procedural_timing_control_statement> p<111> c<71> l<7:10> el<9:26>
n<> u<111> t<Statement_item> p<112> c<110> l<7:10> el<9:26>
n<> u<112> t<Statement> p<113> c<111> l<7:10> el<9:26>
n<> u<113> t<Always_construct> p<114> c<63> l<7:3> el<9:26>
n<> u<114> t<Module_common_item> p<115> c<113> l<7:3> el<9:26>
n<> u<115> t<Module_or_generate_item> p<116> c<114> l<7:3> el<9:26>
n<> u<116> t<Non_port_module_item> p<117> c<115> l<7:3> el<9:26>
n<> u<117> t<Module_item> p<119> c<116> s<118> l<7:3> el<9:26>
n<> u<118> t<ENDMODULE> p<119> l<11:1> el<11:10>
n<> u<119> t<Module_declaration> p<120> c<29> l<1:1> el<11:10>
n<> u<120> t<Description> p<387> c<119> s<386> l<1:1> el<11:10>
n<module> u<121> t<Module_keyword> p<148> s<122> l<13:1> el<13:7>
n<foo> u<122> t<StringConst> p<148> s<147> l<13:8> el<13:11>
n<clk> u<123> t<StringConst> p<126> s<125> l<13:12> el<13:15>
n<> u<124> t<Constant_bit_select> p<125> l<13:15> el<13:15>
n<> u<125> t<Constant_select> p<126> c<124> l<13:15> el<13:15>
n<> u<126> t<Port_reference> p<127> c<123> l<13:12> el<13:15>
n<> u<127> t<Port_expression> p<128> c<126> l<13:12> el<13:15>
n<> u<128> t<Port> p<147> c<127> s<134> l<13:12> el<13:15>
n<rst> u<129> t<StringConst> p<132> s<131> l<13:17> el<13:20>
n<> u<130> t<Constant_bit_select> p<131> l<13:20> el<13:20>
n<> u<131> t<Constant_select> p<132> c<130> l<13:20> el<13:20>
n<> u<132> t<Port_reference> p<133> c<129> l<13:17> el<13:20>
n<> u<133> t<Port_expression> p<134> c<132> l<13:17> el<13:20>
n<> u<134> t<Port> p<147> c<133> s<140> l<13:17> el<13:20>
n<inp> u<135> t<StringConst> p<138> s<137> l<13:22> el<13:25>
n<> u<136> t<Constant_bit_select> p<137> l<13:25> el<13:25>
n<> u<137> t<Constant_select> p<138> c<136> l<13:25> el<13:25>
n<> u<138> t<Port_reference> p<139> c<135> l<13:22> el<13:25>
n<> u<139> t<Port_expression> p<140> c<138> l<13:22> el<13:25>
n<> u<140> t<Port> p<147> c<139> s<146> l<13:22> el<13:25>
n<out> u<141> t<StringConst> p<144> s<143> l<13:27> el<13:30>
n<> u<142> t<Constant_bit_select> p<143> l<13:30> el<13:30>
n<> u<143> t<Constant_select> p<144> c<142> l<13:30> el<13:30>
n<> u<144> t<Port_reference> p<145> c<141> l<13:27> el<13:30>
n<> u<145> t<Port_expression> p<146> c<144> l<13:27> el<13:30>
n<> u<146> t<Port> p<147> c<145> l<13:27> el<13:30>
n<> u<147> t<List_of_ports> p<148> c<128> l<13:11> el<13:31>
n<> u<148> t<Module_nonansi_header> p<385> c<121> s<156> l<13:1> el<13:32>
n<> u<149> t<NetType_Wire> p<151> s<150> l<14:10> el<14:14>
n<> u<150> t<Data_type_or_implicit> p<151> l<14:15> el<14:15>
n<> u<151> t<Net_port_type> p<154> c<149> s<153> l<14:10> el<14:14>
n<clk> u<152> t<StringConst> p<153> l<14:15> el<14:18>
n<> u<153> t<List_of_port_identifiers> p<154> c<152> l<14:15> el<14:18>
n<> u<154> t<Input_declaration> p<155> c<151> l<14:3> el<14:18>
n<> u<155> t<Port_declaration> p<156> c<154> l<14:3> el<14:18>
n<> u<156> t<Module_item> p<385> c<155> s<164> l<14:3> el<14:19>
n<> u<157> t<NetType_Wire> p<159> s<158> l<15:10> el<15:14>
n<> u<158> t<Data_type_or_implicit> p<159> l<15:15> el<15:15>
n<> u<159> t<Net_port_type> p<162> c<157> s<161> l<15:10> el<15:14>
n<rst> u<160> t<StringConst> p<161> l<15:15> el<15:18>
n<> u<161> t<List_of_port_identifiers> p<162> c<160> l<15:15> el<15:18>
n<> u<162> t<Input_declaration> p<163> c<159> l<15:3> el<15:18>
n<> u<163> t<Port_declaration> p<164> c<162> l<15:3> el<15:18>
n<> u<164> t<Module_item> p<385> c<163> s<172> l<15:3> el<15:19>
n<> u<165> t<NetType_Wire> p<167> s<166> l<16:10> el<16:14>
n<> u<166> t<Data_type_or_implicit> p<167> l<16:15> el<16:15>
n<> u<167> t<Net_port_type> p<170> c<165> s<169> l<16:10> el<16:14>
n<inp> u<168> t<StringConst> p<169> l<16:15> el<16:18>
n<> u<169> t<List_of_port_identifiers> p<170> c<168> l<16:15> el<16:18>
n<> u<170> t<Input_declaration> p<171> c<167> l<16:3> el<16:18>
n<> u<171> t<Port_declaration> p<172> c<170> l<16:3> el<16:18>
n<> u<172> t<Module_item> p<385> c<171> s<180> l<16:3> el<16:19>
n<> u<173> t<NetType_Wire> p<175> s<174> l<17:10> el<17:14>
n<> u<174> t<Data_type_or_implicit> p<175> l<17:15> el<17:15>
n<> u<175> t<Net_port_type> p<178> c<173> s<177> l<17:10> el<17:14>
n<out> u<176> t<StringConst> p<177> l<17:15> el<17:18>
n<> u<177> t<List_of_port_identifiers> p<178> c<176> l<17:15> el<17:18>
n<> u<178> t<Output_declaration> p<179> c<175> l<17:3> el<17:18>
n<> u<179> t<Port_declaration> p<180> c<178> l<17:3> el<17:18>
n<> u<180> t<Module_item> p<385> c<179> s<225> l<17:3> el<17:19>
n<bar> u<181> t<StringConst> p<222> s<221> l<19:3> el<19:6>
n<bar_instance> u<182> t<StringConst> p<183> l<19:7> el<19:19>
n<> u<183> t<Name_of_instance> p<221> c<182> s<220> l<19:7> el<19:19>
n<clock_connected> u<184> t<StringConst> p<185> l<19:25> el<19:40>
n<> u<185> t<Attr_name> p<190> c<184> s<189> l<19:25> el<19:40>
n<> u<186> t<Number_1Tickb1> p<187> l<19:44> el<19:48>
n<> u<187> t<Primary_literal> p<188> c<186> l<19:44> el<19:48>
n<> u<188> t<Constant_primary> p<189> c<187> l<19:44> el<19:48>
n<> u<189> t<Constant_expression> p<190> c<188> l<19:44> el<19:48>
n<> u<190> t<Attr_spec> p<191> c<185> l<19:25> el<19:48>
n<> u<191> t<Attribute_instance> p<196> c<190> s<195> l<19:22> el<19:51>
n<clk> u<192> t<StringConst> p<193> l<19:52> el<19:55>
n<> u<193> t<Primary_literal> p<194> c<192> l<19:52> el<19:55>
n<> u<194> t<Primary> p<195> c<193> l<19:52> el<19:55>
n<> u<195> t<Expression> p<196> c<194> l<19:52> el<19:55>
n<> u<196> t<Ordered_port_connection> p<220> c<191> s<201> l<19:22> el<19:55>
n<rst> u<197> t<StringConst> p<198> l<19:57> el<19:60>
n<> u<198> t<Primary_literal> p<199> c<197> l<19:57> el<19:60>
n<> u<199> t<Primary> p<200> c<198> l<19:57> el<19:60>
n<> u<200> t<Expression> p<201> c<199> l<19:57> el<19:60>
n<> u<201> t<Ordered_port_connection> p<220> c<200> s<214> l<19:57> el<19:60>
n<this_is_the_input> u<202> t<StringConst> p<203> l<19:65> el<19:82>
n<> u<203> t<Attr_name> p<208> c<202> s<207> l<19:65> el<19:82>
n<"foo"> u<204> t<StringLiteral> p<205> l<19:86> el<19:91>
n<> u<205> t<Primary_literal> p<206> c<204> l<19:86> el<19:91>
n<> u<206> t<Constant_primary> p<207> c<205> l<19:86> el<19:91>
n<> u<207> t<Constant_expression> p<208> c<206> l<19:86> el<19:91>
n<> u<208> t<Attr_spec> p<209> c<203> l<19:65> el<19:91>
n<> u<209> t<Attribute_instance> p<214> c<208> s<213> l<19:62> el<19:94>
n<inp> u<210> t<StringConst> p<211> l<19:95> el<19:98>
n<> u<211> t<Primary_literal> p<212> c<210> l<19:95> el<19:98>
n<> u<212> t<Primary> p<213> c<211> l<19:95> el<19:98>
n<> u<213> t<Expression> p<214> c<212> l<19:95> el<19:98>
n<> u<214> t<Ordered_port_connection> p<220> c<209> s<219> l<19:62> el<19:98>
n<out> u<215> t<StringConst> p<216> l<19:100> el<19:103>
n<> u<216> t<Primary_literal> p<217> c<215> l<19:100> el<19:103>
n<> u<217> t<Primary> p<218> c<216> l<19:100> el<19:103>
n<> u<218> t<Expression> p<219> c<217> l<19:100> el<19:103>
n<> u<219> t<Ordered_port_connection> p<220> c<218> l<19:100> el<19:103>
n<> u<220> t<List_of_port_connections> p<221> c<196> l<19:22> el<19:103>
n<> u<221> t<Hierarchical_instance> p<222> c<183> l<19:7> el<19:104>
n<> u<222> t<Module_instantiation> p<223> c<181> l<19:3> el<19:105>
n<> u<223> t<Module_or_generate_item> p<224> c<222> l<19:3> el<19:105>
n<> u<224> t<Non_port_module_item> p<225> c<223> l<19:3> el<19:105>
n<> u<225> t<Module_item> p<385> c<224> s<255> l<19:3> el<19:105>
n<blah> u<226> t<StringConst> p<227> l<22:10> el<22:14>
n<> u<227> t<Ps_or_hierarchical_identifier> p<230> c<226> s<229> l<22:10> el<22:14>
n<> u<228> t<Constant_bit_select> p<229> l<22:16> el<22:16>
n<> u<229> t<Constant_select> p<230> c<228> l<22:16> el<22:16>
n<> u<230> t<Net_lvalue> p<249> c<227> s<248> l<22:10> el<22:14>
n<pieces0> u<231> t<StringConst> p<232> l<22:18> el<22:25>
n<> u<232> t<Primary_literal> p<233> c<231> l<22:18> el<22:25>
n<> u<233> t<Primary> p<234> c<232> l<22:18> el<22:25>
n<> u<234> t<Expression> p<248> c<233> s<247> l<22:18> el<22:25>
n<src> u<235> t<StringConst> p<236> l<22:32> el<22:35>
n<> u<236> t<Attr_name> p<241> c<235> s<240> l<22:32> el<22:35>
n<"attacks-qbb.py:34"> u<237> t<StringLiteral> p<238> l<22:38> el<22:57>
n<> u<238> t<Primary_literal> p<239> c<237> l<22:38> el<22:57>
n<> u<239> t<Constant_primary> p<240> c<238> l<22:38> el<22:57>
n<> u<240> t<Constant_expression> p<241> c<239> l<22:38> el<22:57>
n<> u<241> t<Attr_spec> p<242> c<236> l<22:32> el<22:57>
n<> u<242> t<Attribute_instance> p<248> c<241> s<246> l<22:29> el<22:60>
n<b> u<243> t<StringConst> p<244> l<22:61> el<22:62>
n<> u<244> t<Primary_literal> p<245> c<243> l<22:61> el<22:62>
n<> u<245> t<Primary> p<246> c<244> l<22:61> el<22:62>
n<> u<246> t<Expression> p<248> c<245> l<22:61> el<22:62>
n<> u<247> t<BinOp_BitwAnd> p<248> s<242> l<22:27> el<22:28>
n<> u<248> t<Expression> p<249> c<234> l<22:18> el<22:62>
n<> u<249> t<Net_assignment> p<250> c<230> l<22:10> el<22:62>
n<> u<250> t<List_of_net_assignments> p<251> c<249> l<22:10> el<22:62>
n<> u<251> t<Continuous_assign> p<252> c<250> l<22:3> el<22:64>
n<> u<252> t<Module_common_item> p<253> c<251> l<22:3> el<22:64>
n<> u<253> t<Module_or_generate_item> p<254> c<252> l<22:3> el<22:64>
n<> u<254> t<Non_port_module_item> p<255> c<253> l<22:3> el<22:64>
n<> u<255> t<Module_item> p<385> c<254> s<285> l<22:3> el<22:64>
n<$37> u<256> t<StringConst> p<257> l<24:10> el<24:20>
n<> u<257> t<Ps_or_hierarchical_identifier> p<260> c<256> s<259> l<24:10> el<24:20>
n<> u<258> t<Constant_bit_select> p<259> l<24:20> el<24:20>
n<> u<259> t<Constant_select> p<260> c<258> l<24:20> el<24:20>
n<> u<260> t<Net_lvalue> p<279> c<257> s<278> l<24:10> el<24:20>
n<empty2> u<261> t<StringConst> p<262> l<24:22> el<24:28>
n<> u<262> t<Primary_literal> p<263> c<261> l<24:22> el<24:28>
n<> u<263> t<Primary> p<264> c<262> l<24:22> el<24:28>
n<> u<264> t<Expression> p<278> c<263> s<277> l<24:22> el<24:28>
n<src> u<265> t<StringConst> p<266> l<24:36> el<24:39>
n<> u<266> t<Attr_name> p<271> c<265> s<270> l<24:36> el<24:39>
n<"attacks-qbb.py:38"> u<267> t<StringLiteral> p<268> l<24:42> el<24:61>
n<> u<268> t<Primary_literal> p<269> c<267> l<24:42> el<24:61>
n<> u<269> t<Constant_primary> p<270> c<268> l<24:42> el<24:61>
n<> u<270> t<Constant_expression> p<271> c<269> l<24:42> el<24:61>
n<> u<271> t<Attr_spec> p<272> c<266> l<24:36> el<24:61>
n<> u<272> t<Attribute_instance> p<278> c<271> s<276> l<24:33> el<24:64>
n<4'h9> u<273> t<IntConst> p<274> l<24:65> el<24:69>
n<> u<274> t<Primary_literal> p<275> c<273> l<24:65> el<24:69>
n<> u<275> t<Primary> p<276> c<274> l<24:65> el<24:69>
n<> u<276> t<Expression> p<278> c<275> l<24:65> el<24:69>
n<> u<277> t<BinOp_ArithShiftLeft> p<278> s<272> l<24:29> el<24:32>
n<> u<278> t<Expression> p<279> c<264> l<24:22> el<24:69>
n<> u<279> t<Net_assignment> p<280> c<260> l<24:10> el<24:69>
n<> u<280> t<List_of_net_assignments> p<281> c<279> l<24:10> el<24:69>
n<> u<281> t<Continuous_assign> p<282> c<280> l<24:3> el<24:70>
n<> u<282> t<Module_common_item> p<283> c<281> l<24:3> el<24:70>
n<> u<283> t<Module_or_generate_item> p<284> c<282> l<24:3> el<24:70>
n<> u<284> t<Non_port_module_item> p<285> c<283> l<24:3> el<24:70>
n<> u<285> t<Module_item> p<385> c<284> s<383> l<24:3> el<24:70>
n<> u<286> t<Statement_or_null> p<375> s<373> l<26:16> el<26:17>
n<full_case> u<287> t<StringConst> p<288> l<27:8> el<27:17>
n<> u<288> t<Attr_name> p<293> c<287> s<292> l<27:8> el<27:17>
n<1> u<289> t<IntConst> p<290> l<27:20> el<27:21>
n<> u<290> t<Primary_literal> p<291> c<289> l<27:20> el<27:21>
n<> u<291> t<Constant_primary> p<292> c<290> l<27:20> el<27:21>
n<> u<292> t<Constant_expression> p<293> c<291> l<27:20> el<27:21>
n<> u<293> t<Attr_spec> p<294> c<288> l<27:8> el<27:21>
n<> u<294> t<Attribute_instance> p<372> c<293> s<302> l<27:5> el<27:24>
n<parallel_case> u<295> t<StringConst> p<296> l<28:8> el<28:21>
n<> u<296> t<Attr_name> p<301> c<295> s<300> l<28:8> el<28:21>
n<1> u<297> t<IntConst> p<298> l<28:24> el<28:25>
n<> u<298> t<Primary_literal> p<299> c<297> l<28:24> el<28:25>
n<> u<299> t<Constant_primary> p<300> c<298> l<28:24> el<28:25>
n<> u<300> t<Constant_expression> p<301> c<299> l<28:24> el<28:25>
n<> u<301> t<Attr_spec> p<302> c<296> l<28:8> el<28:25>
n<> u<302> t<Attribute_instance> p<372> c<301> s<371> l<28:5> el<28:28>
n<> u<303> t<CASE> p<304> l<29:5> el<29:9>
n<> u<304> t<Case_keyword> p<370> c<303> s<308> l<29:5> el<29:9>
n<a> u<305> t<StringConst> p<306> l<29:11> el<29:12>
n<> u<306> t<Primary_literal> p<307> c<305> l<29:11> el<29:12>
n<> u<307> t<Primary> p<308> c<306> l<29:11> el<29:12>
n<> u<308> t<Expression> p<370> c<307> s<328> l<29:11> el<29:12>
n<2'b00> u<309> t<IntConst> p<310> l<30:7> el<30:12>
n<> u<310> t<Primary_literal> p<311> c<309> l<30:7> el<30:12>
n<> u<311> t<Primary> p<312> c<310> l<30:7> el<30:12>
n<> u<312> t<Expression> p<328> c<311> s<327> l<30:7> el<30:12>
n<b> u<313> t<StringConst> p<314> l<31:9> el<31:10>
n<> u<314> t<Ps_or_hierarchical_identifier> p<317> c<313> s<316> l<31:9> el<31:10>
n<> u<315> t<Bit_select> p<316> l<31:11> el<31:11>
n<> u<316> t<Select> p<317> c<315> l<31:11> el<31:11>
n<> u<317> t<Variable_lvalue> p<323> c<314> s<318> l<31:9> el<31:10>
n<> u<318> t<AssignOp_Assign> p<323> s<322> l<31:11> el<31:12>
n<0> u<319> t<IntConst> p<320> l<31:13> el<31:14>
n<> u<320> t<Primary_literal> p<321> c<319> l<31:13> el<31:14>
n<> u<321> t<Primary> p<322> c<320> l<31:13> el<31:14>
n<> u<322> t<Expression> p<323> c<321> l<31:13> el<31:14>
n<> u<323> t<Operator_assignment> p<324> c<317> l<31:9> el<31:14>
n<> u<324> t<Blocking_assignment> p<325> c<323> l<31:9> el<31:14>
n<> u<325> t<Statement_item> p<326> c<324> l<31:9> el<31:15>
n<> u<326> t<Statement> p<327> c<325> l<31:9> el<31:15>
n<> u<327> t<Statement_or_null> p<328> c<326> l<31:9> el<31:15>
n<> u<328> t<Case_item> p<370> c<312> s<352> l<30:7> el<31:15>
n<2'b01> u<329> t<IntConst> p<330> l<32:7> el<32:12>
n<> u<330> t<Primary_literal> p<331> c<329> l<32:7> el<32:12>
n<> u<331> t<Primary> p<332> c<330> l<32:7> el<32:12>
n<> u<332> t<Expression> p<352> c<331> s<336> l<32:7> el<32:12>
n<2'b10> u<333> t<IntConst> p<334> l<32:14> el<32:19>
n<> u<334> t<Primary_literal> p<335> c<333> l<32:14> el<32:19>
n<> u<335> t<Primary> p<336> c<334> l<32:14> el<32:19>
n<> u<336> t<Expression> p<352> c<335> s<351> l<32:14> el<32:19>
n<b> u<337> t<StringConst> p<338> l<33:9> el<33:10>
n<> u<338> t<Ps_or_hierarchical_identifier> p<341> c<337> s<340> l<33:9> el<33:10>
n<> u<339> t<Bit_select> p<340> l<33:11> el<33:11>
n<> u<340> t<Select> p<341> c<339> l<33:11> el<33:11>
n<> u<341> t<Variable_lvalue> p<347> c<338> s<342> l<33:9> el<33:10>
n<> u<342> t<AssignOp_Assign> p<347> s<346> l<33:11> el<33:12>
n<1> u<343> t<IntConst> p<344> l<33:13> el<33:14>
n<> u<344> t<Primary_literal> p<345> c<343> l<33:13> el<33:14>
n<> u<345> t<Primary> p<346> c<344> l<33:13> el<33:14>
n<> u<346> t<Expression> p<347> c<345> l<33:13> el<33:14>
n<> u<347> t<Operator_assignment> p<348> c<341> l<33:9> el<33:14>
n<> u<348> t<Blocking_assignment> p<349> c<347> l<33:9> el<33:14>
n<> u<349> t<Statement_item> p<350> c<348> l<33:9> el<33:15>
n<> u<350> t<Statement> p<351> c<349> l<33:9> el<33:15>
n<> u<351> t<Statement_or_null> p<352> c<350> l<33:9> el<33:15>
n<> u<352> t<Case_item> p<370> c<332> s<368> l<32:7> el<33:15>
n<b> u<353> t<StringConst> p<354> l<35:9> el<35:10>
n<> u<354> t<Ps_or_hierarchical_identifier> p<357> c<353> s<356> l<35:9> el<35:10>
n<> u<355> t<Bit_select> p<356> l<35:11> el<35:11>
n<> u<356> t<Select> p<357> c<355> l<35:11> el<35:11>
n<> u<357> t<Variable_lvalue> p<363> c<354> s<358> l<35:9> el<35:10>
n<> u<358> t<AssignOp_Assign> p<363> s<362> l<35:11> el<35:12>
n<0> u<359> t<IntConst> p<360> l<35:13> el<35:14>
n<> u<360> t<Primary_literal> p<361> c<359> l<35:13> el<35:14>
n<> u<361> t<Primary> p<362> c<360> l<35:13> el<35:14>
n<> u<362> t<Expression> p<363> c<361> l<35:13> el<35:14>
n<> u<363> t<Operator_assignment> p<364> c<357> l<35:9> el<35:14>
n<> u<364> t<Blocking_assignment> p<365> c<363> l<35:9> el<35:14>
n<> u<365> t<Statement_item> p<366> c<364> l<35:9> el<35:15>
n<> u<366> t<Statement> p<367> c<365> l<35:9> el<35:15>
n<> u<367> t<Statement_or_null> p<368> c<366> l<35:9> el<35:15>
n<> u<368> t<Case_item> p<370> c<367> s<369> l<34:7> el<35:15>
n<> u<369> t<ENDCASE> p<370> l<36:5> el<36:12>
n<> u<370> t<Case_statement> p<371> c<304> l<29:5> el<36:12>
n<> u<371> t<Statement_item> p<372> c<370> l<29:5> el<36:12>
n<> u<372> t<Statement> p<373> c<294> l<27:5> el<36:12>
n<> u<373> t<Statement_or_null> p<375> c<372> s<374> l<27:5> el<36:12>
n<> u<374> t<END> p<375> l<37:3> el<37:6>
n<> u<375> t<Seq_block> p<376> c<286> l<26:11> el<37:6>
n<> u<376> t<Statement_item> p<377> c<375> l<26:11> el<37:6>
n<> u<377> t<Statement> p<378> c<376> l<26:11> el<37:6>
n<> u<378> t<Statement_or_null> p<379> c<377> l<26:11> el<37:6>
n<> u<379> t<Initial_construct> p<380> c<378> l<26:3> el<37:6>
n<> u<380> t<Module_common_item> p<381> c<379> l<26:3> el<37:6>
n<> u<381> t<Module_or_generate_item> p<382> c<380> l<26:3> el<37:6>
n<> u<382> t<Non_port_module_item> p<383> c<381> l<26:3> el<37:6>
n<> u<383> t<Module_item> p<385> c<382> s<384> l<26:3> el<37:6>
n<> u<384> t<ENDMODULE> p<385> l<41:1> el<41:10>
n<> u<385> t<Module_declaration> p<386> c<148> l<13:1> el<41:10>
n<> u<386> t<Description> p<387> c<385> l<13:1> el<41:10>
n<> u<387> t<Source_text> p<388> c<120> l<1:1> el<41:10>
n<> u<388> t<Top_level_rule> c<1> l<1:1> el<43:1>
AST_DEBUG_END
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/Attributes/test_attributes.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<209> s<208> l<2:1> el<1:33>
n<> u<2> t<PACKAGE> p<9> s<7> l<3:1> el<3:8>
n<myPackageAttribute1> u<3> t<StringConst> p<4> l<2:4> el<2:23>
n<> u<4> t<Attr_name> p<5> c<3> l<2:4> el<2:23>
n<> u<5> t<Attr_spec> p<6> c<4> l<2:4> el<2:23>
n<> u<6> t<Attribute_instance> p<9> c<5> s<2> l<2:1> el<2:26>
n<myPackage> u<7> t<StringConst> p<9> s<8> l<3:9> el<3:18>
n<> u<8> t<ENDPACKAGE> p<9> l<4:1> el<4:11>
n<> u<9> t<Package_declaration> p<10> c<6> l<2:1> el<4:11>
n<> u<10> t<Description> p<208> c<9> s<137> l<2:1> el<4:11>
n<> u<11> t<PRIMITIVE> p<22> s<16> l<7:21> el<7:30>
n<attribute_udp> u<12> t<StringConst> p<13> l<7:4> el<7:17>
n<> u<13> t<Attr_name> p<14> c<12> l<7:4> el<7:17>
n<> u<14> t<Attr_spec> p<15> c<13> l<7:4> el<7:17>
n<> u<15> t<Attribute_instance> p<22> c<14> s<11> l<7:1> el<7:20>
n<multiplexer> u<16> t<StringConst> p<22> s<21> l<7:31> el<7:42>
n<mux> u<17> t<StringConst> p<21> s<18> l<7:44> el<7:47>
n<control> u<18> t<StringConst> p<21> s<19> l<7:49> el<7:56>
n<dataA> u<19> t<StringConst> p<21> s<20> l<7:58> el<7:63>
n<dataB> u<20> t<StringConst> p<21> l<7:65> el<7:70>
n<> u<21> t<Udp_port_list> p<22> c<17> l<7:44> el<7:70>
n<> u<22> t<Udp_nonansi_declaration> p<136> c<15> s<25> l<7:1> el<7:72>
n<mux> u<23> t<StringConst> p<24> l<8:8> el<8:11>
n<> u<24> t<Udp_output_declaration> p<25> c<23> l<8:1> el<8:11>
n<> u<25> t<Udp_port_declaration> p<136> c<24> s<31> l<8:1> el<8:12>
n<control> u<26> t<StringConst> p<29> s<27> l<9:7> el<9:14>
n<dataA> u<27> t<StringConst> p<29> s<28> l<9:16> el<9:21>
n<dataB> u<28> t<StringConst> p<29> l<9:23> el<9:28>
n<> u<29> t<Identifier_list> p<30> c<26> l<9:7> el<9:28>
n<> u<30> t<Udp_input_declaration> p<31> c<29> l<9:1> el<9:28>
n<> u<31> t<Udp_port_declaration> p<136> c<30> s<134> l<9:1> el<9:29>
n<010> u<32> t<IntConst> p<33> l<12:1> el<12:4>
n<> u<33> t<Level_symbol> p<34> c<32> l<12:1> el<12:4>
n<> u<34> t<Level_input_list> p<37> c<33> s<36> l<12:1> el<12:4>
n<1> u<35> t<IntConst> p<36> l<12:7> el<12:8>
n<> u<36> t<Output_symbol> p<37> c<35> l<12:7> el<12:8>
n<> u<37> t<Combinational_entry> p<133> c<34> s<43> l<12:1> el<12:10>
n<011> u<38> t<IntConst> p<39> l<13:1> el<13:4>
n<> u<39> t<Level_symbol> p<40> c<38> l<13:1> el<13:4>
n<> u<40> t<Level_input_list> p<43> c<39> s<42> l<13:1> el<13:4>
n<1> u<41> t<IntConst> p<42> l<13:7> el<13:8>
n<> u<42> t<Output_symbol> p<43> c<41> l<13:7> el<13:8>
n<> u<43> t<Combinational_entry> p<133> c<40> s<51> l<13:1> el<13:10>
n<01> u<44> t<IntConst> p<45> l<14:1> el<14:3>
n<> u<45> t<Level_symbol> p<48> c<44> s<47> l<14:1> el<14:3>
n<x> u<46> t<StringConst> p<47> l<14:4> el<14:5>
n<> u<47> t<Level_symbol> p<48> c<46> l<14:4> el<14:5>
n<> u<48> t<Level_input_list> p<51> c<45> s<50> l<14:1> el<14:5>
n<1> u<49> t<IntConst> p<50> l<14:8> el<14:9>
n<> u<50> t<Output_symbol> p<51> c<49> l<14:8> el<14:9>
n<> u<51> t<Combinational_entry> p<133> c<48> s<57> l<14:1> el<14:11>
n<000> u<52> t<IntConst> p<53> l<15:1> el<15:4>
n<> u<53> t<Level_symbol> p<54> c<52> l<15:1> el<15:4>
n<> u<54> t<Level_input_list> p<57> c<53> s<56> l<15:1> el<15:4>
n<0> u<55> t<IntConst> p<56> l<15:7> el<15:8>
n<> u<56> t<Output_symbol> p<57> c<55> l<15:7> el<15:8>
n<> u<57> t<Combinational_entry> p<133> c<54> s<63> l<15:1> el<15:10>
n<001> u<58> t<IntConst> p<59> l<16:1> el<16:4>
n<> u<59> t<Level_symbol> p<60> c<58> l<16:1> el<16:4>
n<> u<60> t<Level_input_list> p<63> c<59> s<62> l<16:1> el<16:4>
n<0> u<61> t<IntConst> p<62> l<16:7> el<16:8>
n<> u<62> t<Output_symbol> p<63> c<61> l<16:7> el<16:8>
n<> u<63> t<Combinational_entry> p<133> c<60> s<71> l<16:1> el<16:10>
n<00> u<64> t<IntConst> p<65> l<17:1> el<17:3>
n<> u<65> t<Level_symbol> p<68> c<64> s<67> l<17:1> el<17:3>
n<x> u<66> t<StringConst> p<67> l<17:4> el<17:5>
n<> u<67> t<Level_symbol> p<68> c<66> l<17:4> el<17:5>
n<> u<68> t<Level_input_list> p<71> c<65> s<70> l<17:1> el<17:5>
n<0> u<69> t<IntConst> p<70> l<17:8> el<17:9>
n<> u<70> t<Output_symbol> p<71> c<69> l<17:8> el<17:9>
n<> u<71> t<Combinational_entry> p<133> c<68> s<77> l<17:1> el<17:11>
n<101> u<72> t<IntConst> p<73> l<18:1> el<18:4>
n<> u<73> t<Level_symbol> p<74> c<72> l<18:1> el<18:4>
n<> u<74> t<Level_input_list> p<77> c<73> s<76> l<18:1> el<18:4>
n<1> u<75> t<IntConst> p<76> l<18:7> el<18:8>
n<> u<76> t<Output_symbol> p<77> c<75> l<18:7> el<18:8>
n<> u<77> t<Combinational_entry> p<133> c<74> s<83> l<18:1> el<18:10>
n<111> u<78> t<IntConst> p<79> l<19:1> el<19:4>
n<> u<79> t<Level_symbol> p<80> c<78> l<19:1> el<19:4>
n<> u<80> t<Level_input_list> p<83> c<79> s<82> l<19:1> el<19:4>
n<1> u<81> t<IntConst> p<82> l<19:7> el<19:8>
n<> u<82> t<Output_symbol> p<83> c<81> l<19:7> el<19:8>
n<> u<83> t<Combinational_entry> p<133> c<80> s<93> l<19:1> el<19:10>
n<1> u<84> t<IntConst> p<85> l<20:1> el<20:2>
n<> u<85> t<Level_symbol> p<90> c<84> s<87> l<20:1> el<20:2>
n<x> u<86> t<StringConst> p<87> l<20:3> el<20:4>
n<> u<87> t<Level_symbol> p<90> c<86> s<89> l<20:3> el<20:4>
n<1> u<88> t<IntConst> p<89> l<20:5> el<20:6>
n<> u<89> t<Level_symbol> p<90> c<88> l<20:5> el<20:6>
n<> u<90> t<Level_input_list> p<93> c<85> s<92> l<20:1> el<20:6>
n<1> u<91> t<IntConst> p<92> l<20:9> el<20:10>
n<> u<92> t<Output_symbol> p<93> c<91> l<20:9> el<20:10>
n<> u<93> t<Combinational_entry> p<133> c<90> s<99> l<20:1> el<20:12>
n<100> u<94> t<IntConst> p<95> l<21:1> el<21:4>
n<> u<95> t<Level_symbol> p<96> c<94> l<21:1> el<21:4>
n<> u<96> t<Level_input_list> p<99> c<95> s<98> l<21:1> el<21:4>
n<0> u<97> t<IntConst> p<98> l<21:7> el<21:8>
n<> u<98> t<Output_symbol> p<99> c<97> l<21:7> el<21:8>
n<> u<99> t<Combinational_entry> p<133> c<96> s<105> l<21:1> el<21:10>
n<110> u<100> t<IntConst> p<101> l<22:1> el<22:4>
n<> u<101> t<Level_symbol> p<102> c<100> l<22:1> el<22:4>
n<> u<102> t<Level_input_list> p<105> c<101> s<104> l<22:1> el<22:4>
n<0> u<103> t<IntConst> p<104> l<22:7> el<22:8>
n<> u<104> t<Output_symbol> p<105> c<103> l<22:7> el<22:8>
n<> u<105> t<Combinational_entry> p<133> c<102> s<115> l<22:1> el<22:10>
n<1> u<106> t<IntConst> p<107> l<23:1> el<23:2>
n<> u<107> t<Level_symbol> p<112> c<106> s<109> l<23:1> el<23:2>
n<x> u<108> t<StringConst> p<109> l<23:3> el<23:4>
n<> u<109> t<Level_symbol> p<112> c<108> s<111> l<23:3> el<23:4>
n<0> u<110> t<IntConst> p<111> l<23:5> el<23:6>
n<> u<111> t<Level_symbol> p<112> c<110> l<23:5> el<23:6>
n<> u<112> t<Level_input_list> p<115> c<107> s<114> l<23:1> el<23:6>
n<0> u<113> t<IntConst> p<114> l<23:9> el<23:10>
n<> u<114> t<Output_symbol> p<115> c<113> l<23:9> el<23:10>
n<> u<115> t<Combinational_entry> p<133> c<112> s<123> l<23:1> el<23:12>
n<x> u<116> t<StringConst> p<117> l<24:1> el<24:2>
n<> u<117> t<Level_symbol> p<120> c<116> s<119> l<24:1> el<24:2>
n<00> u<118> t<IntConst> p<119> l<24:3> el<24:5>
n<> u<119> t<Level_symbol> p<120> c<118> l<24:3> el<24:5>
n<> u<120> t<Level_input_list> p<123> c<117> s<122> l<24:1> el<24:5>
n<0> u<121> t<IntConst> p<122> l<24:8> el<24:9>
n<> u<122> t<Output_symbol> p<123> c<121> l<24:8> el<24:9>
n<> u<123> t<Combinational_entry> p<133> c<120> s<131> l<24:1> el<24:11>
n<x> u<124> t<StringConst> p<125> l<25:1> el<25:2>
n<> u<125> t<Level_symbol> p<128> c<124> s<127> l<25:1> el<25:2>
n<11> u<126> t<IntConst> p<127> l<25:3> el<25:5>
n<> u<127> t<Level_symbol> p<128> c<126> l<25:3> el<25:5>
n<> u<128> t<Level_input_list> p<131> c<125> s<130> l<25:1> el<25:5>
n<1> u<129> t<IntConst> p<130> l<25:8> el<25:9>
n<> u<130> t<Output_symbol> p<131> c<129> l<25:8> el<25:9>
n<> u<131> t<Combinational_entry> p<133> c<128> s<132> l<25:1> el<25:11>
n<> u<132> t<ENDTABLE> p<133> l<26:1> el<26:9>
n<> u<133> t<Combinational_body> p<134> c<37> l<10:1> el<26:9>
n<> u<134> t<Udp_body> p<136> c<133> s<135> l<10:1> el<26:9>
n<> u<135> t<ENDPRIMITIVE> p<136> l<27:1> el<27:13>
n<> u<136> t<Udp_declaration> p<137> c<22> l<7:1> el<27:13>
n<> u<137> t<Description> p<208> c<136> s<157> l<7:1> el<27:13>
n<mymoduleTop> u<138> t<StringConst> p<139> l<31:4> el<31:15>
n<> u<139> t<Attr_name> p<140> c<138> l<31:4> el<31:15>
n<> u<140> t<Attr_spec> p<141> c<139> l<31:4> el<31:15>
n<> u<141> t<Attribute_instance> p<144> c<140> s<142> l<31:1> el<31:18>
n<module> u<142> t<Module_keyword> p<144> s<143> l<32:1> el<32:7>
n<top> u<143> t<StringConst> p<144> l<32:8> el<32:11>
n<> u<144> t<Module_ansi_header> p<156> c<141> s<154> l<31:1> el<32:12>
n<mymoduleTop2> u<145> t<StringConst> p<146> l<34:6> el<34:18>
n<> u<146> t<Attr_name> p<147> c<145> l<34:6> el<34:18>
n<> u<147> t<Attr_spec> p<148> c<146> l<34:6> el<34:18>
n<> u<148> t<Attribute_instance> p<151> c<147> s<149> l<34:3> el<34:21>
n<module> u<149> t<Module_keyword> p<151> s<150> l<35:3> el<35:9>
n<top2> u<150> t<StringConst> p<151> l<35:10> el<35:14>
n<> u<151> t<Module_ansi_header> p<153> c<148> s<152> l<34:3> el<35:15>
n<> u<152> t<ENDMODULE> p<153> l<36:3> el<36:12>
n<> u<153> t<Module_declaration> p<154> c<151> l<34:3> el<36:12>
n<> u<154> t<Non_port_module_item> p<156> c<153> s<155> l<34:3> el<36:12>
n<> u<155> t<ENDMODULE> p<156> l<39:1> el<39:10>
n<> u<156> t<Module_declaration> p<157> c<144> l<31:1> el<39:10>
n<> u<157> t<Description> p<208> c<156> s<177> l<31:1> el<39:10>
n<class_attribute> u<158> t<StringConst> p<159> l<42:4> el<42:19>
n<> u<159> t<Attr_name> p<160> c<158> l<42:4> el<42:19>
n<> u<160> t<Attr_spec> p<161> c<159> l<42:4> el<42:19>
n<> u<161> t<Attribute_instance> p<177> c<160> s<176> l<42:1> el<42:22>
n<toto> u<162> t<StringConst> p<174> s<171> l<42:29> el<42:33>
n<class_attribute2> u<163> t<StringConst> p<164> l<45:6> el<45:22>
n<> u<164> t<Attr_name> p<165> c<163> l<45:6> el<45:22>
n<> u<165> t<Attr_spec> p<166> c<164> l<45:6> el<45:22>
n<> u<166> t<Attribute_instance> p<171> c<165> s<170> l<45:3> el<45:24>
n<tata> u<167> t<StringConst> p<170> s<169> l<45:31> el<45:35>
n<> u<168> t<CLASS> p<170> s<167> l<45:25> el<45:30>
n<> u<169> t<ENDCLASS> p<170> l<46:3> el<46:11>
n<> u<170> t<Class_declaration> p<171> c<168> l<45:25> el<46:11>
n<> u<171> t<Class_item> p<174> c<166> s<173> l<45:3> el<46:11>
n<> u<172> t<CLASS> p<174> s<162> l<42:23> el<42:28>
n<> u<173> t<ENDCLASS> p<174> l<49:1> el<49:9>
n<> u<174> t<Class_declaration> p<175> c<172> l<42:23> el<49:9>
n<> u<175> t<Package_or_generate_item_declaration> p<176> c<174> l<42:23> el<49:9>
n<> u<176> t<Package_item> p<177> c<175> l<42:23> el<49:9>
n<> u<177> t<Description> p<208> c<161> s<180> l<42:1> el<49:9>
n<> u<178> t<Package_or_generate_item_declaration> p<179> l<49:9> el<49:10>
n<> u<179> t<Package_item> p<180> c<178> l<49:9> el<49:10>
n<> u<180> t<Description> p<208> c<179> s<207> l<49:9> el<49:10>
n<> u<181> t<INTERFACE> p<188> s<187> l<52:22> el<52:31>
n<test_interface> u<182> t<StringConst> p<183> l<52:4> el<52:18>
n<> u<183> t<Attr_name> p<184> c<182> l<52:4> el<52:18>
n<> u<184> t<Attr_spec> p<185> c<183> l<52:4> el<52:18>
n<> u<185> t<Attribute_instance> p<188> c<184> s<181> l<52:1> el<52:21>
n<itf> u<186> t<StringConst> p<187> l<52:32> el<52:35>
n<> u<187> t<Interface_identifier> p<188> c<186> l<52:32> el<52:35>
n<> u<188> t<Interface_ansi_header> p<206> c<185> s<199> l<52:1> el<52:36>
n<> u<189> t<INTERFACE> p<196> s<195> l<54:25> el<54:34>
n<test_interface2> u<190> t<StringConst> p<191> l<54:6> el<54:21>
n<> u<191> t<Attr_name> p<192> c<190> l<54:6> el<54:21>
n<> u<192> t<Attr_spec> p<193> c<191> l<54:6> el<54:21>
n<> u<193> t<Attribute_instance> p<196> c<192> s<189> l<54:3> el<54:24>
n<itf2> u<194> t<StringConst> p<195> l<54:35> el<54:39>
n<> u<195> t<Interface_identifier> p<196> c<194> l<54:35> el<54:39>
n<> u<196> t<Interface_ansi_header> p<198> c<193> s<197> l<54:3> el<54:40>
n<> u<197> t<ENDINTERFACE> p<198> l<55:3> el<55:15>
n<> u<198> t<Interface_declaration> p<199> c<196> l<54:3> el<55:15>
n<> u<199> t<Non_port_interface_item> p<206> c<198> s<204> l<54:3> el<55:15>
n<> u<200> t<Package_or_generate_item_declaration> p<201> l<55:15> el<55:16>
n<> u<201> t<Module_or_generate_item_declaration> p<202> c<200> l<55:15> el<55:16>
n<> u<202> t<Module_common_item> p<203> c<201> l<55:15> el<55:16>
n<> u<203> t<Interface_or_generate_item> p<204> c<202> l<55:15> el<55:16>
n<> u<204> t<Non_port_interface_item> p<206> c<203> s<205> l<55:15> el<55:16>
n<> u<205> t<ENDINTERFACE> p<206> l<57:1> el<57:13>
n<> u<206> t<Interface_declaration> p<207> c<188> l<52:1> el<57:13>
n<> u<207> t<Description> p<208> c<206> l<52:1> el<57:13>
n<> u<208> t<Source_text> p<209> c<10> l<2:1> el<57:13>
n<> u<209> t<Top_level_rule> c<1> l<2:1> el<59:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/Attributes/dut.sv:1:1: No timescale set for "bar".
[WRN:PA0205] ${SURELOG_DIR}/tests/Attributes/dut.sv:13:1: No timescale set for "foo".
[WRN:PA0205] ${SURELOG_DIR}/tests/Attributes/test_attributes.sv:2:1: No timescale set for "myPackage".
[WRN:PA0205] ${SURELOG_DIR}/tests/Attributes/test_attributes.sv:7:1: No timescale set for "multiplexer".
[WRN:PA0205] ${SURELOG_DIR}/tests/Attributes/test_attributes.sv:31:1: No timescale set for "top".
[WRN:PA0205] ${SURELOG_DIR}/tests/Attributes/test_attributes.sv:34:3: No timescale set for "top2".
[WRN:PA0205] ${SURELOG_DIR}/tests/Attributes/test_attributes.sv:52:1: No timescale set for "itf".
[WRN:PA0205] ${SURELOG_DIR}/tests/Attributes/test_attributes.sv:54:3: No timescale set for "itf2".
[INF:CP0300] Compilation...
[INF:CP0301] ${SURELOG_DIR}/tests/Attributes/test_attributes.sv:2:1: Compile package "myPackage".
[INF:CP0303] ${SURELOG_DIR}/tests/Attributes/dut.sv:1:1: Compile module "work@bar".
[INF:CP0303] ${SURELOG_DIR}/tests/Attributes/dut.sv:13:1: Compile module "work@foo".
[INF:CP0304] ${SURELOG_DIR}/tests/Attributes/test_attributes.sv:52:1: Compile interface "work@itf".
[INF:CP0304] ${SURELOG_DIR}/tests/Attributes/test_attributes.sv:54:3: Compile interface "work@itf2".
[INF:CP0305] ${SURELOG_DIR}/tests/Attributes/test_attributes.sv:7:1: Compile udp "work@multiplexer".
[INF:CP0303] ${SURELOG_DIR}/tests/Attributes/test_attributes.sv:31:1: Compile module "work@top".
[INF:CP0303] ${SURELOG_DIR}/tests/Attributes/test_attributes.sv:34:3: Compile module "work@top::top2".
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/Attributes/builtin.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<249> s<248> f<0> l<1:3> el<1:3>
n<mailbox> u<2> t<StringConst> p<102> s<16> f<0> l<1:9> el<1:16>
n<> u<3> t<IntegerAtomType_Int> p<4> f<0> l<3:19> el<3:22>
n<> u<4> t<Data_type> p<5> c<3> f<0> l<3:19> el<3:22>
n<> u<5> t<Data_type_or_implicit> p<11> c<4> s<6> f<0> l<3:19> el<3:22>
n<bound> u<6> t<StringConst> p<11> s<10> f<0> l<3:23> el<3:28>
n<0> u<7> t<IntConst> p<8> f<0> l<3:31> el<3:32>
n<> u<8> t<Primary_literal> p<9> c<7> f<0> l<3:31> el<3:32>
n<> u<9> t<Primary> p<10> c<8> f<0> l<3:31> el<3:32>
n<> u<10> t<Expression> p<11> c<9> f<0> l<3:31> el<3:32>
n<> u<11> t<Tf_port_item> p<12> c<5> f<0> l<3:19> el<3:32>
n<> u<12> t<Tf_port_list> p<14> c<11> s<13> f<0> l<3:19> el<3:32>
n<> u<13> t<ENDFUNCTION> p<14> f<0> l<4:5> el<4:16>
n<> u<14> t<Class_constructor_declaration> p<15> c<12> f<0> l<3:5> el<4:16>
n<> u<15> t<Class_method> p<16> c<14> f<0> l<3:5> el<4:16>
n<> u<16> t<Class_item> p<102> c<15> s<26> f<0> l<3:5> el<4:16>
n<> u<17> t<IntegerAtomType_Int> p<18> f<0> l<6:14> el<6:17>
n<> u<18> t<Data_type> p<19> c<17> f<0> l<6:14> el<6:17>
n<> u<19> t<Function_data_type> p<20> c<18> f<0> l<6:14> el<6:17>
n<> u<20> t<Function_data_type_or_implicit> p<23> c<19> s<21> f<0> l<6:14> el<6:17>
n<num> u<21> t<StringConst> p<23> s<22> f<0> l<6:18> el<6:21>
n<> u<22> t<ENDFUNCTION> p<23> f<0> l<7:5> el<7:16>
n<> u<23> t<Function_body_declaration> p<24> c<20> f<0> l<6:14> el<7:16>
n<> u<24> t<Function_declaration> p<25> c<23> f<0> l<6:5> el<7:16>
n<> u<25> t<Class_method> p<26> c<24> f<0> l<6:5> el<7:16>
n<> u<26> t<Class_item> p<102> c<25> s<36> f<0> l<6:5> el<7:16>
n<put> u<27> t<StringConst> p<33> s<31> f<0> l<9:10> el<9:13>
n<> u<28> t<Data_type_or_implicit> p<30> s<29> f<0> l<9:15> el<9:15>
n<message> u<29> t<StringConst> p<30> f<0> l<9:15> el<9:22>
n<> u<30> t<Tf_port_item> p<31> c<28> f<0> l<9:15> el<9:22>
n<> u<31> t<Tf_port_list> p<33> c<30> s<32> f<0> l<9:15> el<9:22>
n<> u<32> t<ENDTASK> p<33> f<0> l<10:5> el<10:12>
n<> u<33> t<Task_body_declaration> p<34> c<27> f<0> l<9:10> el<10:12>
n<> u<34> t<Task_declaration> p<35> c<33> f<0> l<9:5> el<10:12>
n<> u<35> t<Class_method> p<36> c<34> f<0> l<9:5> el<10:12>
n<> u<36> t<Class_item> p<102> c<35> s<47> f<0> l<9:5> el<10:12>
n<> u<37> t<Function_data_type_or_implicit> p<44> s<38> f<0> l<12:14> el<12:14>
n<try_put> u<38> t<StringConst> p<44> s<42> f<0> l<12:14> el<12:21>
n<> u<39> t<Data_type_or_implicit> p<41> s<40> f<0> l<12:23> el<12:23>
n<message> u<40> t<StringConst> p<41> f<0> l<12:23> el<12:30>
n<> u<41> t<Tf_port_item> p<42> c<39> f<0> l<12:23> el<12:30>
n<> u<42> t<Tf_port_list> p<44> c<41> s<43> f<0> l<12:23> el<12:30>
n<> u<43> t<ENDFUNCTION> p<44> f<0> l<13:5> el<13:16>
n<> u<44> t<Function_body_declaration> p<45> c<37> f<0> l<12:14> el<13:16>
n<> u<45> t<Function_declaration> p<46> c<44> f<0> l<12:5> el<13:16>
n<> u<46> t<Class_method> p<47> c<45> f<0> l<12:5> el<13:16>
n<> u<47> t<Class_item> p<102> c<46> s<58> f<0> l<12:5> el<13:16>
n<get> u<48> t<StringConst> p<55> s<53> f<0> l<15:10> el<15:13>
n<> u<49> t<TfPortDir_Ref> p<52> s<50> f<0> l<15:15> el<15:18>
n<> u<50> t<Data_type_or_implicit> p<52> s<51> f<0> l<15:19> el<15:19>
n<message> u<51> t<StringConst> p<52> f<0> l<15:19> el<15:26>
n<> u<52> t<Tf_port_item> p<53> c<49> f<0> l<15:15> el<15:26>
n<> u<53> t<Tf_port_list> p<55> c<52> s<54> f<0> l<15:15> el<15:26>
n<> u<54> t<ENDTASK> p<55> f<0> l<16:5> el<16:12>
n<> u<55> t<Task_body_declaration> p<56> c<48> f<0> l<15:10> el<16:12>
n<> u<56> t<Task_declaration> p<57> c<55> f<0> l<15:5> el<16:12>
n<> u<57> t<Class_method> p<58> c<56> f<0> l<15:5> el<16:12>
n<> u<58> t<Class_item> p<102> c<57> s<73> f<0> l<15:5> el<16:12>
n<> u<59> t<IntegerAtomType_Int> p<60> f<0> l<18:14> el<18:17>
n<> u<60> t<Data_type> p<61> c<59> f<0> l<18:14> el<18:17>
n<> u<61> t<Function_data_type> p<62> c<60> f<0> l<18:14> el<18:17>
n<> u<62> t<Function_data_type_or_implicit> p<70> c<61> s<63> f<0> l<18:14> el<18:17>
n<try_get> u<63> t<StringConst> p<70> s<68> f<0> l<18:18> el<18:25>
n<> u<64> t<TfPortDir_Ref> p<67> s<65> f<0> l<18:27> el<18:30>
n<> u<65> t<Data_type_or_implicit> p<67> s<66> f<0> l<18:31> el<18:31>
n<message> u<66> t<StringConst> p<67> f<0> l<18:31> el<18:38>
n<> u<67> t<Tf_port_item> p<68> c<64> f<0> l<18:27> el<18:38>
n<> u<68> t<Tf_port_list> p<70> c<67> s<69> f<0> l<18:27> el<18:38>
n<> u<69> t<ENDFUNCTION> p<70> f<0> l<19:5> el<19:16>
n<> u<70> t<Function_body_declaration> p<71> c<62> f<0> l<18:14> el<19:16>
n<> u<71> t<Function_declaration> p<72> c<70> f<0> l<18:5> el<19:16>
n<> u<72> t<Class_method> p<73> c<71> f<0> l<18:5> el<19:16>
n<> u<73> t<Class_item> p<102> c<72> s<84> f<0> l<18:5> el<19:16>
n<peek> u<74> t<StringConst> p<81> s<79> f<0> l<21:10> el<21:14>
n<> u<75> t<TfPortDir_Ref> p<78> s<76> f<0> l<21:16> el<21:19>
n<> u<76> t<Data_type_or_implicit> p<78> s<77> f<0> l<21:20> el<21:20>
n<message> u<77> t<StringConst> p<78> f<0> l<21:20> el<21:27>
n<> u<78> t<Tf_port_item> p<79> c<75> f<0> l<21:16> el<21:27>
n<> u<79> t<Tf_port_list> p<81> c<78> s<80> f<0> l<21:16> el<21:27>
n<> u<80> t<ENDTASK> p<81> f<0> l<22:5> el<22:12>
n<> u<81> t<Task_body_declaration> p<82> c<74> f<0> l<21:10> el<22:12>
n<> u<82> t<Task_declaration> p<83> c<81> f<0> l<21:5> el<22:12>
n<> u<83> t<Class_method> p<84> c<82> f<0> l<21:5> el<22:12>
n<> u<84> t<Class_item> p<102> c<83> s<99> f<0> l<21:5> el<22:12>
n<> u<85> t<IntegerAtomType_Int> p<86> f<0> l<24:14> el<24:17>
n<> u<86> t<Data_type> p<87> c<85> f<0> l<24:14> el<24:17>
n<> u<87> t<Function_data_type> p<88> c<86> f<0> l<24:14> el<24:17>
n<> u<88> t<Function_data_type_or_implicit> p<96> c<87> s<89> f<0> l<24:14> el<24:17>
n<try_peek> u<89> t<StringConst> p<96> s<94> f<0> l<24:18> el<24:26>
n<> u<90> t<TfPortDir_Ref> p<93> s<91> f<0> l<24:27> el<24:30>
n<> u<91> t<Data_type_or_implicit> p<93> s<92> f<0> l<24:31> el<24:31>
n<message> u<92> t<StringConst> p<93> f<0> l<24:31> el<24:38>
n<> u<93> t<Tf_port_item> p<94> c<90> f<0> l<24:27> el<24:38>
n<> u<94> t<Tf_port_list> p<96> c<93> s<95> f<0> l<24:27> el<24:38>
n<> u<95> t<ENDFUNCTION> p<96> f<0> l<25:5> el<25:16>
n<> u<96> t<Function_body_declaration> p<97> c<88> f<0> l<24:14> el<25:16>
n<> u<97> t<Function_declaration> p<98> c<96> f<0> l<24:5> el<25:16>
n<> u<98> t<Class_method> p<99> c<97> f<0> l<24:5> el<25:16>
n<> u<99> t<Class_item> p<102> c<98> s<101> f<0> l<24:5> el<25:16>
n<> u<100> t<CLASS> p<102> s<2> f<0> l<1:3> el<1:8>
n<> u<101> t<ENDCLASS> p<102> f<0> l<27:3> el<27:11>
n<> u<102> t<Class_declaration> p<103> c<100> f<0> l<1:3> el<27:11>
n<> u<103> t<Package_or_generate_item_declaration> p<104> c<102> f<0> l<1:3> el<27:11>
n<> u<104> t<Package_item> p<105> c<103> f<0> l<1:3> el<27:11>
n<> u<105> t<Description> p<248> c<104> s<174> f<0> l<1:3> el<27:11>
n<process> u<106> t<StringConst> p<171> s<122> f<0> l<30:9> el<30:16>
n<FINISHED> u<107> t<StringConst> p<108> f<0> l<32:20> el<32:28>
n<> u<108> t<Enum_name_declaration> p<117> c<107> s<110> f<0> l<32:20> el<32:28>
n<RUNNING> u<109> t<StringConst> p<110> f<0> l<32:30> el<32:37>
n<> u<110> t<Enum_name_declaration> p<117> c<109> s<112> f<0> l<32:30> el<32:37>
n<WAITING> u<111> t<StringConst> p<112> f<0> l<32:39> el<32:46>
n<> u<112> t<Enum_name_declaration> p<117> c<111> s<114> f<0> l<32:39> el<32:46>
n<SUSPENDED> u<113> t<StringConst> p<114> f<0> l<32:48> el<32:57>
n<> u<114> t<Enum_name_declaration> p<117> c<113> s<116> f<0> l<32:48> el<32:57>
n<KILLED> u<115> t<StringConst> p<116> f<0> l<32:59> el<32:65>
n<> u<116> t<Enum_name_declaration> p<117> c<115> f<0> l<32:59> el<32:65>
n<> u<117> t<Data_type> p<119> c<108> s<118> f<0> l<32:13> el<32:67>
n<state> u<118> t<StringConst> p<119> f<0> l<32:68> el<32:73>
n<> u<119> t<Type_declaration> p<120> c<117> f<0> l<32:5> el<32:74>
n<> u<120> t<Data_declaration> p<121> c<119> f<0> l<32:5> el<32:74>
n<> u<121> t<Class_property> p<122> c<120> f<0> l<32:5> el<32:74>
n<> u<122> t<Class_item> p<171> c<121> s<134> f<0> l<32:5> el<32:74>
n<> u<123> t<ClassItemQualifier_Static> p<124> f<0> l<34:5> el<34:11>
n<> u<124> t<MethodQualifier_ClassItem> p<133> c<123> s<132> f<0> l<34:5> el<34:11>
n<process> u<125> t<StringConst> p<126> f<0> l<34:21> el<34:28>
n<> u<126> t<Data_type> p<127> c<125> f<0> l<34:21> el<34:28>
n<> u<127> t<Function_data_type> p<128> c<126> f<0> l<34:21> el<34:28>
n<> u<128> t<Function_data_type_or_implicit> p<131> c<127> s<129> f<0> l<34:21> el<34:28>
n<self> u<129> t<StringConst> p<131> s<130> f<0> l<34:29> el<34:33>
n<> u<130> t<ENDFUNCTION> p<131> f<0> l<35:5> el<35:16>
n<> u<131> t<Function_body_declaration> p<132> c<128> f<0> l<34:21> el<35:16>
n<> u<132> t<Function_declaration> p<133> c<131> f<0> l<34:12> el<35:16>
n<> u<133> t<Class_method> p<134> c<124> f<0> l<34:5> el<35:16>
n<> u<134> t<Class_item> p<171> c<133> s<144> f<0> l<34:5> el<35:16>
n<state> u<135> t<StringConst> p<136> f<0> l<37:14> el<37:19>
n<> u<136> t<Data_type> p<137> c<135> f<0> l<37:14> el<37:19>
n<> u<137> t<Function_data_type> p<138> c<136> f<0> l<37:14> el<37:19>
n<> u<138> t<Function_data_type_or_implicit> p<141> c<137> s<139> f<0> l<37:14> el<37:19>
n<status> u<139> t<StringConst> p<141> s<140> f<0> l<37:20> el<37:26>
n<> u<140> t<ENDFUNCTION> p<141> f<0> l<38:5> el<38:16>
n<> u<141> t<Function_body_declaration> p<142> c<138> f<0> l<37:14> el<38:16>
n<> u<142> t<Function_declaration> p<143> c<141> f<0> l<37:5> el<38:16>
n<> u<143> t<Class_method> p<144> c<142> f<0> l<37:5> el<38:16>
n<> u<144> t<Class_item> p<171> c<143> s<150> f<0> l<37:5> el<38:16>
n<kill> u<145> t<StringConst> p<147> s<146> f<0> l<40:10> el<40:14>
n<> u<146> t<ENDTASK> p<147> f<0> l<41:5> el<41:12>
n<> u<147> t<Task_body_declaration> p<148> c<145> f<0> l<40:10> el<41:12>
n<> u<148> t<Task_declaration> p<149> c<147> f<0> l<40:5> el<41:12>
n<> u<149> t<Class_method> p<150> c<148> f<0> l<40:5> el<41:12>
n<> u<150> t<Class_item> p<171> c<149> s<156> f<0> l<40:5> el<41:12>
n<await> u<151> t<StringConst> p<153> s<152> f<0> l<43:10> el<43:15>
n<> u<152> t<ENDTASK> p<153> f<0> l<44:5> el<44:12>
n<> u<153> t<Task_body_declaration> p<154> c<151> f<0> l<43:10> el<44:12>
n<> u<154> t<Task_declaration> p<155> c<153> f<0> l<43:5> el<44:12>
n<> u<155> t<Class_method> p<156> c<154> f<0> l<43:5> el<44:12>
n<> u<156> t<Class_item> p<171> c<155> s<162> f<0> l<43:5> el<44:12>
n<suspend> u<157> t<StringConst> p<159> s<158> f<0> l<46:10> el<46:17>
n<> u<158> t<ENDTASK> p<159> f<0> l<47:5> el<47:12>
n<> u<159> t<Task_body_declaration> p<160> c<157> f<0> l<46:10> el<47:12>
n<> u<160> t<Task_declaration> p<161> c<159> f<0> l<46:5> el<47:12>
n<> u<161> t<Class_method> p<162> c<160> f<0> l<46:5> el<47:12>
n<> u<162> t<Class_item> p<171> c<161> s<168> f<0> l<46:5> el<47:12>
n<resume> u<163> t<StringConst> p<165> s<164> f<0> l<49:10> el<49:16>
n<> u<164> t<ENDTASK> p<165> f<0> l<50:5> el<50:12>
n<> u<165> t<Task_body_declaration> p<166> c<163> f<0> l<49:10> el<50:12>
n<> u<166> t<Task_declaration> p<167> c<165> f<0> l<49:5> el<50:12>
n<> u<167> t<Class_method> p<168> c<166> f<0> l<49:5> el<50:12>
n<> u<168> t<Class_item> p<171> c<167> s<170> f<0> l<49:5> el<50:12>
n<> u<169> t<CLASS> p<171> s<106> f<0> l<30:3> el<30:8>
n<> u<170> t<ENDCLASS> p<171> f<0> l<52:3> el<52:11>
n<> u<171> t<Class_declaration> p<172> c<169> f<0> l<30:3> el<52:11>
n<> u<172> t<Package_or_generate_item_declaration> p<173> c<171> f<0> l<30:3> el<52:11>
n<> u<173> t<Package_item> p<174> c<172> f<0> l<30:3> el<52:11>
n<> u<174> t<Description> p<248> c<173> s<247> f<0> l<30:3> el<52:11>
n<semaphore> u<175> t<StringConst> p<244> s<189> f<0> l<55:9> el<55:18>
n<> u<176> t<IntegerAtomType_Int> p<177> f<0> l<57:18> el<57:21>
n<> u<177> t<Data_type> p<178> c<176> f<0> l<57:18> el<57:21>
n<> u<178> t<Data_type_or_implicit> p<184> c<177> s<179> f<0> l<57:18> el<57:21>
n<keyCount> u<179> t<StringConst> p<184> s<183> f<0> l<57:22> el<57:30>
n<0> u<180> t<IntConst> p<181> f<0> l<57:33> el<57:34>
n<> u<181> t<Primary_literal> p<182> c<180> f<0> l<57:33> el<57:34>
n<> u<182> t<Primary> p<183> c<181> f<0> l<57:33> el<57:34>
n<> u<183> t<Expression> p<184> c<182> f<0> l<57:33> el<57:34>
n<> u<184> t<Tf_port_item> p<185> c<178> f<0> l<57:18> el<57:34>
n<> u<185> t<Tf_port_list> p<187> c<184> s<186> f<0> l<57:18> el<57:34>
n<> u<186> t<ENDFUNCTION> p<187> f<0> l<58:5> el<58:16>
n<> u<187> t<Class_constructor_declaration> p<188> c<185> f<0> l<57:5> el<58:16>
n<> u<188> t<Class_method> p<189> c<187> f<0> l<57:5> el<58:16>
n<> u<189> t<Class_item> p<244> c<188> s<205> f<0> l<57:5> el<58:16>
n<put> u<190> t<StringConst> p<202> s<200> f<0> l<60:10> el<60:13>
n<> u<191> t<IntegerAtomType_Int> p<192> f<0> l<60:14> el<60:17>
n<> u<192> t<Data_type> p<193> c<191> f<0> l<60:14> el<60:17>
n<> u<193> t<Data_type_or_implicit> p<199> c<192> s<194> f<0> l<60:14> el<60:17>
n<keyCount> u<194> t<StringConst> p<199> s<198> f<0> l<60:18> el<60:26>
n<1> u<195> t<IntConst> p<196> f<0> l<60:29> el<60:30>
n<> u<196> t<Primary_literal> p<197> c<195> f<0> l<60:29> el<60:30>
n<> u<197> t<Primary> p<198> c<196> f<0> l<60:29> el<60:30>
n<> u<198> t<Expression> p<199> c<197> f<0> l<60:29> el<60:30>
n<> u<199> t<Tf_port_item> p<200> c<193> f<0> l<60:14> el<60:30>
n<> u<200> t<Tf_port_list> p<202> c<199> s<201> f<0> l<60:14> el<60:30>
n<> u<201> t<ENDTASK> p<202> f<0> l<61:5> el<61:12>
n<> u<202> t<Task_body_declaration> p<203> c<190> f<0> l<60:10> el<61:12>
n<> u<203> t<Task_declaration> p<204> c<202> f<0> l<60:5> el<61:12>
n<> u<204> t<Class_method> p<205> c<203> f<0> l<60:5> el<61:12>
n<> u<205> t<Class_item> p<244> c<204> s<221> f<0> l<60:5> el<61:12>
n<get> u<206> t<StringConst> p<218> s<216> f<0> l<63:10> el<63:13>
n<> u<207> t<IntegerAtomType_Int> p<208> f<0> l<63:14> el<63:17>
n<> u<208> t<Data_type> p<209> c<207> f<0> l<63:14> el<63:17>
n<> u<209> t<Data_type_or_implicit> p<215> c<208> s<210> f<0> l<63:14> el<63:17>
n<keyCount> u<210> t<StringConst> p<215> s<214> f<0> l<63:18> el<63:26>
n<1> u<211> t<IntConst> p<212> f<0> l<63:29> el<63:30>
n<> u<212> t<Primary_literal> p<213> c<211> f<0> l<63:29> el<63:30>
n<> u<213> t<Primary> p<214> c<212> f<0> l<63:29> el<63:30>
n<> u<214> t<Expression> p<215> c<213> f<0> l<63:29> el<63:30>
n<> u<215> t<Tf_port_item> p<216> c<209> f<0> l<63:14> el<63:30>
n<> u<216> t<Tf_port_list> p<218> c<215> s<217> f<0> l<63:14> el<63:30>
n<> u<217> t<ENDTASK> p<218> f<0> l<64:5> el<64:12>
n<> u<218> t<Task_body_declaration> p<219> c<206> f<0> l<63:10> el<64:12>
n<> u<219> t<Task_declaration> p<220> c<218> f<0> l<63:5> el<64:12>
n<> u<220> t<Class_method> p<221> c<219> f<0> l<63:5> el<64:12>
n<> u<221> t<Class_item> p<244> c<220> s<241> f<0> l<63:5> el<64:12>
n<> u<222> t<IntegerAtomType_Int> p<223> f<0> l<66:14> el<66:17>
n<> u<223> t<Data_type> p<224> c<222> f<0> l<66:14> el<66:17>
n<> u<224> t<Function_data_type> p<225> c<223> f<0> l<66:14> el<66:17>
n<> u<225> t<Function_data_type_or_implicit> p<238> c<224> s<226> f<0> l<66:14> el<66:17>
n<try_get> u<226> t<StringConst> p<238> s<236> f<0> l<66:18> el<66:25>
n<> u<227> t<IntegerAtomType_Int> p<228> f<0> l<66:26> el<66:29>
n<> u<228> t<Data_type> p<229> c<227> f<0> l<66:26> el<66:29>
n<> u<229> t<Data_type_or_implicit> p<235> c<228> s<230> f<0> l<66:26> el<66:29>
n<keyCount> u<230> t<StringConst> p<235> s<234> f<0> l<66:30> el<66:38>
n<1> u<231> t<IntConst> p<232> f<0> l<66:41> el<66:42>
n<> u<232> t<Primary_literal> p<233> c<231> f<0> l<66:41> el<66:42>
n<> u<233> t<Primary> p<234> c<232> f<0> l<66:41> el<66:42>
n<> u<234> t<Expression> p<235> c<233> f<0> l<66:41> el<66:42>
n<> u<235> t<Tf_port_item> p<236> c<229> f<0> l<66:26> el<66:42>
n<> u<236> t<Tf_port_list> p<238> c<235> s<237> f<0> l<66:26> el<66:42>
n<> u<237> t<ENDFUNCTION> p<238> f<0> l<67:5> el<67:16>
n<> u<238> t<Function_body_declaration> p<239> c<225> f<0> l<66:14> el<67:16>
n<> u<239> t<Function_declaration> p<240> c<238> f<0> l<66:5> el<67:16>
n<> u<240> t<Class_method> p<241> c<239> f<0> l<66:5> el<67:16>
n<> u<241> t<Class_item> p<244> c<240> s<243> f<0> l<66:5> el<67:16>
n<> u<242> t<CLASS> p<244> s<175> f<0> l<55:3> el<55:8>
n<> u<243> t<ENDCLASS> p<244> f<0> l<69:3> el<69:11>
n<> u<244> t<Class_declaration> p<245> c<242> f<0> l<55:3> el<69:11>
n<> u<245> t<Package_or_generate_item_declaration> p<246> c<244> f<0> l<55:3> el<69:11>
n<> u<246> t<Package_item> p<247> c<245> f<0> l<55:3> el<69:11>
n<> u<247> t<Description> p<248> c<246> f<0> l<55:3> el<69:11>
n<> u<248> t<Source_text> p<249> c<105> f<0> l<1:3> el<69:11>
n<> u<249> t<Top_level_rule> c<1> f<0> l<1:3> el<71:9>
AST_DEBUG_END
[INF:CP0302] Compile class "work@mailbox".
[INF:CP0302] Compile class "work@process".
[INF:CP0302] Compile class "work@semaphore".
[INF:CP0302] ${SURELOG_DIR}/tests/Attributes/test_attributes.sv:42:23: Compile class "work@toto".
[INF:CP0302] ${SURELOG_DIR}/tests/Attributes/test_attributes.sv:45:25: Compile class "work@toto::tata".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] ${SURELOG_DIR}/tests/Attributes/dut.sv:13:1: Top level module "work@foo".
[NTE:EL0503] ${SURELOG_DIR}/tests/Attributes/test_attributes.sv:31:1: Top level module "work@top".
[NTE:EL0504] Multiple top level modules in design.
[NTE:EL0508] Nb Top level modules: 2.
[NTE:EL0509] Max instance depth: 2.
[NTE:EL0510] Nb instances: 3.
[NTE:EL0511] Nb leaf instances: 2.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                 1
assignment                                             5
attribute                                             28
begin                                                  1
case_item                                              3
case_stmt                                              1
class_defn                                            10
class_typespec                                         4
class_var                                              3
constant                                              25
cont_assign                                            2
design                                                 1
enum_const                                             5
enum_typespec                                          1
enum_var                                               1
event_control                                          1
function                                               9
if_else                                                1
initial                                                1
int_typespec                                           9
int_var                                                4
interface_inst                                         2
io_decl                                               15
logic_net                                             26
logic_typespec                                        24
logic_var                                              1
module_inst                                            9
operation                                              4
package                                                4
port                                                  20
ref_module                                             1
ref_obj                                               38
ref_typespec                                          37
table_entry                                           14
task                                                   9
udp_defn                                               1
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...
=== UHDM Object Stats Begin (Elaborated Model) ===
always                                                 2
assignment                                            10
attribute                                             39
begin                                                  2
case_item                                              6
case_stmt                                              2
class_defn                                            11
class_typespec                                         4
class_var                                              3
constant                                              25
cont_assign                                            4
design                                                 1
enum_const                                            10
enum_typespec                                          2
enum_var                                               1
event_control                                          2
function                                              18
if_else                                                2
initial                                                2
int_typespec                                           9
int_var                                                4
interface_inst                                         2
io_decl                                               26
logic_net                                             26
logic_typespec                                        24
logic_var                                              1
module_inst                                            9
operation                                              8
package                                                4
port                                                  28
ref_module                                             1
ref_obj                                               64
ref_typespec                                          50
table_entry                                           14
task                                                  18
udp_defn                                               1
=== UHDM Object Stats End ===
[ERR:UH0718] ${SURELOG_DIR}/tests/Attributes/dut.sv:31:9: Illegal lhs of type wire "b".
[ERR:UH0718] ${SURELOG_DIR}/tests/Attributes/dut.sv:33:9: Illegal lhs of type wire "b".
[ERR:UH0718] ${SURELOG_DIR}/tests/Attributes/dut.sv:35:9: Illegal lhs of type wire "b".
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/Attributes/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/Attributes/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/Attributes/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (work@foo)
|vpiElaborated:1
|vpiName:work@foo
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@foo)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmallPackages:
\_package: myPackage (myPackage::), file:${SURELOG_DIR}/tests/Attributes/test_attributes.sv, line:3:1, endln:4:11
  |vpiParent:
  \_design: (work@foo)
  |vpiName:myPackage
  |vpiFullName:myPackage::
  |vpiAttribute:
  \_attribute: (myPackageAttribute1), line:2:4, endln:2:23
    |vpiParent:
    \_package: myPackage (myPackage::), file:${SURELOG_DIR}/tests/Attributes/test_attributes.sv, line:3:1, endln:4:11
    |vpiName:myPackageAttribute1
  |vpiDefName:myPackage
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@foo)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmtopPackages:
\_package: myPackage (myPackage::), file:${SURELOG_DIR}/tests/Attributes/test_attributes.sv, line:3:1, endln:4:11
  |vpiParent:
  \_design: (work@foo)
  |vpiName:myPackage
  |vpiFullName:myPackage::
  |vpiAttribute:
  \_attribute: (myPackageAttribute1), line:2:4, endln:2:23
  |vpiDefName:myPackage
  |vpiTop:1
|uhdmallClasses:
\_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:1:3, endln:27:11
  |vpiParent:
  \_design: (work@foo)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:3:5, endln:4:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:1:3, endln:27:11
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@mailbox::new), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::new)
        |vpiParent:
        \_class_var: (work@mailbox::new), line:3:23, endln:3:28
        |vpiFullName:work@mailbox::new
        |vpiActual:
        \_class_typespec: 
      |vpiFullName:work@mailbox::new
    |vpiIODecl:
    \_io_decl: (bound), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: , line:3:31, endln:3:32
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@mailbox::new::bound)
        |vpiParent:
        \_io_decl: (bound), line:3:23, endln:3:28
        |vpiFullName:work@mailbox::new::bound
        |vpiActual:
        \_int_typespec: , line:3:19, endln:3:22
  |vpiMethod:
  \_function: (work@mailbox::num), line:6:5, endln:7:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:1:3, endln:27:11
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::num), line:6:14, endln:6:17
      |vpiParent:
      \_function: (work@mailbox::num), line:6:5, endln:7:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::num)
        |vpiParent:
        \_int_var: (work@mailbox::num), line:6:14, endln:6:17
        |vpiFullName:work@mailbox::num
        |vpiActual:
        \_int_typespec: , line:6:14, endln:6:17
      |vpiFullName:work@mailbox::num
      |vpiSigned:1
  |vpiMethod:
  \_task: (work@mailbox::put), line:9:5, endln:10:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:1:3, endln:27:11
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:9:15, endln:9:22
      |vpiParent:
      \_task: (work@mailbox::put), line:9:5, endln:10:12
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:12:5, endln:13:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: (work@mailbox::try_put)
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiFullName:work@mailbox::try_put
    |vpiIODecl:
    \_io_decl: (message), line:12:23, endln:12:30
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get), line:15:5, endln:16:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:1:3, endln:27:11
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:15:19, endln:15:26
      |vpiParent:
      \_task: (work@mailbox::get), line:15:5, endln:16:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:18:5, endln:19:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::try_get)
        |vpiParent:
        \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
        |vpiFullName:work@mailbox::try_get
        |vpiActual:
        \_int_typespec: , line:18:14, endln:18:17
      |vpiFullName:work@mailbox::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:18:31, endln:18:38
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek), line:21:5, endln:22:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:1:3, endln:27:11
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:21:20, endln:21:27
      |vpiParent:
      \_task: (work@mailbox::peek), line:21:5, endln:22:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::try_peek)
        |vpiParent:
        \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
        |vpiFullName:work@mailbox::try_peek
        |vpiActual:
        \_int_typespec: , line:24:14, endln:24:17
      |vpiFullName:work@mailbox::try_peek
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:24:31, endln:24:38
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:30:3, endln:52:11
  |vpiParent:
  \_design: (work@foo)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:30:3, endln:52:11
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:32:20, endln:32:28
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:32:30, endln:32:37
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING), line:32:39, endln:32:46
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:32:48, endln:32:57
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED), line:32:59, endln:32:65
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self), line:34:5, endln:34:11
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:30:3, endln:52:11
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: (work@process::self), line:34:21, endln:34:28
      |vpiParent:
      \_function: (work@process::self), line:34:5, endln:34:11
      |vpiTypespec:
      \_ref_typespec: (work@process::self)
        |vpiParent:
        \_class_var: (work@process::self), line:34:21, endln:34:28
        |vpiFullName:work@process::self
        |vpiActual:
        \_class_typespec: , line:34:21, endln:34:28
      |vpiFullName:work@process::self
  |vpiMethod:
  \_function: (work@process::status), line:37:5, endln:38:16
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:30:3, endln:52:11
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: (work@process::status), line:37:14, endln:37:19
      |vpiParent:
      \_function: (work@process::status), line:37:5, endln:38:16
      |vpiTypespec:
      \_ref_typespec: (work@process::status)
        |vpiParent:
        \_enum_var: (work@process::status), line:37:14, endln:37:19
        |vpiFullName:work@process::status
        |vpiActual:
        \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiFullName:work@process::status
  |vpiMethod:
  \_task: (work@process::kill), line:40:5, endln:41:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:30:3, endln:52:11
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::await), line:43:5, endln:44:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:30:3, endln:52:11
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::suspend), line:46:5, endln:47:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:30:3, endln:52:11
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::resume), line:49:5, endln:50:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:30:3, endln:52:11
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
|uhdmallClasses:
\_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:55:3, endln:69:11
  |vpiParent:
  \_design: (work@foo)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:57:5, endln:58:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:55:3, endln:69:11
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@semaphore::new), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiTypespec:
      \_ref_typespec: (work@semaphore::new)
        |vpiParent:
        \_class_var: (work@semaphore::new), line:57:22, endln:57:30
        |vpiFullName:work@semaphore::new
        |vpiActual:
        \_class_typespec: 
      |vpiFullName:work@semaphore::new
    |vpiIODecl:
    \_io_decl: (keyCount), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:57:33, endln:57:34
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::new::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:57:22, endln:57:30
        |vpiFullName:work@semaphore::new::keyCount
        |vpiActual:
        \_int_typespec: , line:57:18, endln:57:21
  |vpiMethod:
  \_task: (work@semaphore::put), line:60:5, endln:61:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:55:3, endln:69:11
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:60:18, endln:60:26
      |vpiParent:
      \_task: (work@semaphore::put), line:60:5, endln:61:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:60:29, endln:60:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::put::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:60:18, endln:60:26
        |vpiFullName:work@semaphore::put::keyCount
        |vpiActual:
        \_int_typespec: , line:60:14, endln:60:17
  |vpiMethod:
  \_task: (work@semaphore::get), line:63:5, endln:64:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:55:3, endln:69:11
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:63:18, endln:63:26
      |vpiParent:
      \_task: (work@semaphore::get), line:63:5, endln:64:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:63:29, endln:63:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::get::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:63:18, endln:63:26
        |vpiFullName:work@semaphore::get::keyCount
        |vpiActual:
        \_int_typespec: , line:63:14, endln:63:17
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:66:5, endln:67:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:55:3, endln:69:11
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiTypespec:
      \_ref_typespec: (work@semaphore::try_get)
        |vpiParent:
        \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
        |vpiFullName:work@semaphore::try_get
        |vpiActual:
        \_int_typespec: , line:66:14, endln:66:17
      |vpiFullName:work@semaphore::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:66:30, endln:66:38
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:66:41, endln:66:42
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::try_get::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:66:30, endln:66:38
        |vpiFullName:work@semaphore::try_get::keyCount
        |vpiActual:
        \_int_typespec: , line:66:26, endln:66:29
|uhdmallClasses:
\_class_defn: (work@toto), file:${SURELOG_DIR}/tests/Attributes/test_attributes.sv, line:42:23, endln:49:9
  |vpiParent:
  \_design: (work@foo)
  |vpiName:work@toto
  |vpiInternalScope:
  \_class_defn: (work@toto::tata), file:${SURELOG_DIR}/tests/Attributes/test_attributes.sv, line:45:25, endln:46:11
    |vpiParent:
    \_class_defn: (work@toto), file:${SURELOG_DIR}/tests/Attributes/test_attributes.sv, line:42:23, endln:49:9
    |vpiName:tata
    |vpiFullName:work@toto::tata
    |vpiAttribute:
    \_attribute: (class_attribute2), line:45:6, endln:45:22
      |vpiParent:
      \_class_defn: (work@toto::tata), file:${SURELOG_DIR}/tests/Attributes/test_attributes.sv, line:45:25, endln:46:11
      |vpiName:class_attribute2
  |vpiAttribute:
  \_attribute: (class_attribute), line:42:4, endln:42:19
    |vpiParent:
    \_class_defn: (work@toto), file:${SURELOG_DIR}/tests/Attributes/test_attributes.sv, line:42:23, endln:49:9
    |vpiName:class_attribute
|uhdmallInterfaces:
\_interface_inst: work@itf (work@itf), file:${SURELOG_DIR}/tests/Attributes/test_attributes.sv, line:52:22, endln:57:13
  |vpiParent:
  \_design: (work@foo)
  |vpiFullName:work@itf
  |vpiAttribute:
  \_attribute: (test_interface), line:52:4, endln:52:18
    |vpiParent:
    \_interface_inst: work@itf (work@itf), file:${SURELOG_DIR}/tests/Attributes/test_attributes.sv, line:52:22, endln:57:13
    |vpiName:test_interface
  |vpiDefName:work@itf
|uhdmallInterfaces:
\_interface_inst: work@itf2 (work@itf2), file:${SURELOG_DIR}/tests/Attributes/test_attributes.sv, line:54:25, endln:55:15
  |vpiParent:
  \_design: (work@foo)
  |vpiFullName:work@itf2
  |vpiAttribute:
  \_attribute: (test_interface2), line:54:6, endln:54:21
    |vpiParent:
    \_interface_inst: work@itf2 (work@itf2), file:${SURELOG_DIR}/tests/Attributes/test_attributes.sv, line:54:25, endln:55:15
    |vpiName:test_interface2
  |vpiDefName:work@itf2
|uhdmallUdps:
\_udp_defn: work@multiplexer, line:7:21, endln:27:13
  |vpiParent:
  \_design: (work@foo)
  |vpiDefName:work@multiplexer
  |vpiAttribute:
  \_attribute: (attribute_udp), line:7:4, endln:7:17
    |vpiParent:
    \_udp_defn: work@multiplexer, line:7:21, endln:27:13
    |vpiName:attribute_udp
  |vpiIODecl:
  \_io_decl: (mux), line:7:44, endln:7:47
    |vpiParent:
    \_udp_defn: work@multiplexer, line:7:21, endln:27:13
    |vpiDirection:2
    |vpiName:mux
    |vpiExpr:
    \_logic_net: (work@multiplexer.mux), line:8:1, endln:8:11
      |vpiParent:
      \_udp_defn: work@multiplexer, line:7:21, endln:27:13
      |vpiName:mux
      |vpiFullName:work@multiplexer.mux
  |vpiIODecl:
  \_io_decl: (control), line:7:49, endln:7:56
    |vpiParent:
    \_udp_defn: work@multiplexer, line:7:21, endln:27:13
    |vpiDirection:1
    |vpiName:control
    |vpiExpr:
    \_logic_net: (work@multiplexer.control), line:9:1, endln:9:28
      |vpiParent:
      \_udp_defn: work@multiplexer, line:7:21, endln:27:13
      |vpiName:control
      |vpiFullName:work@multiplexer.control
  |vpiIODecl:
  \_io_decl: (dataA), line:7:58, endln:7:63
    |vpiParent:
    \_udp_defn: work@multiplexer, line:7:21, endln:27:13
    |vpiDirection:1
    |vpiName:dataA
    |vpiExpr:
    \_logic_net: (work@multiplexer.dataA), line:9:1, endln:9:28
      |vpiParent:
      \_udp_defn: work@multiplexer, line:7:21, endln:27:13
      |vpiName:dataA
      |vpiFullName:work@multiplexer.dataA
  |vpiIODecl:
  \_io_decl: (dataB), line:7:65, endln:7:70
    |vpiParent:
    \_udp_defn: work@multiplexer, line:7:21, endln:27:13
    |vpiDirection:1
    |vpiName:dataB
    |vpiExpr:
    \_logic_net: (work@multiplexer.dataB), line:9:1, endln:9:28
      |vpiParent:
      \_udp_defn: work@multiplexer, line:7:21, endln:27:13
      |vpiName:dataB
      |vpiFullName:work@multiplexer.dataB
  |vpiTableEntry:
  \_table_entry: , line:12:1, endln:12:4
    |vpiParent:
    \_udp_defn: work@multiplexer, line:7:21, endln:27:13
    |vpiSize:3
    |STRING:0 1 0 : 1
  |vpiTableEntry:
  \_table_entry: , line:13:1, endln:13:4
    |vpiParent:
    \_udp_defn: work@multiplexer, line:7:21, endln:27:13
    |vpiSize:3
    |STRING:0 1 1 : 1
  |vpiTableEntry:
  \_table_entry: , line:14:1, endln:14:5
    |vpiParent:
    \_udp_defn: work@multiplexer, line:7:21, endln:27:13
    |vpiSize:3
    |STRING:0 1 x : 1
  |vpiTableEntry:
  \_table_entry: , line:15:1, endln:15:4
    |vpiParent:
    \_udp_defn: work@multiplexer, line:7:21, endln:27:13
    |vpiSize:3
    |STRING:0 0 0 : 0
  |vpiTableEntry:
  \_table_entry: , line:16:1, endln:16:4
    |vpiParent:
    \_udp_defn: work@multiplexer, line:7:21, endln:27:13
    |vpiSize:3
    |STRING:0 0 1 : 0
  |vpiTableEntry:
  \_table_entry: , line:17:1, endln:17:5
    |vpiParent:
    \_udp_defn: work@multiplexer, line:7:21, endln:27:13
    |vpiSize:3
    |STRING:0 0 x : 0
  |vpiTableEntry:
  \_table_entry: , line:18:1, endln:18:4
    |vpiParent:
    \_udp_defn: work@multiplexer, line:7:21, endln:27:13
    |vpiSize:3
    |STRING:1 0 1 : 1
  |vpiTableEntry:
  \_table_entry: , line:19:1, endln:19:4
    |vpiParent:
    \_udp_defn: work@multiplexer, line:7:21, endln:27:13
    |vpiSize:3
    |STRING:1 1 1 : 1
  |vpiTableEntry:
  \_table_entry: , line:20:1, endln:20:6
    |vpiParent:
    \_udp_defn: work@multiplexer, line:7:21, endln:27:13
    |vpiSize:3
    |STRING:1 x 1 : 1
  |vpiTableEntry:
  \_table_entry: , line:21:1, endln:21:4
    |vpiParent:
    \_udp_defn: work@multiplexer, line:7:21, endln:27:13
    |vpiSize:3
    |STRING:1 0 0 : 0
  |vpiTableEntry:
  \_table_entry: , line:22:1, endln:22:4
    |vpiParent:
    \_udp_defn: work@multiplexer, line:7:21, endln:27:13
    |vpiSize:3
    |STRING:1 1 0 : 0
  |vpiTableEntry:
  \_table_entry: , line:23:1, endln:23:6
    |vpiParent:
    \_udp_defn: work@multiplexer, line:7:21, endln:27:13
    |vpiSize:3
    |STRING:1 x 0 : 0
  |vpiTableEntry:
  \_table_entry: , line:24:1, endln:24:5
    |vpiParent:
    \_udp_defn: work@multiplexer, line:7:21, endln:27:13
    |vpiSize:3
    |STRING:x 0 0 : 0
  |vpiTableEntry:
  \_table_entry: , line:25:1, endln:25:5
    |vpiParent:
    \_udp_defn: work@multiplexer, line:7:21, endln:27:13
    |vpiSize:3
    |STRING:x 1 1 : 1
|uhdmallModules:
\_module_inst: work@bar (work@bar), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:1:1, endln:11:10
  |vpiParent:
  \_design: (work@foo)
  |vpiFullName:work@bar
  |vpiDefName:work@bar
  |vpiNet:
  \_logic_net: (work@bar.clk), line:1:12, endln:1:15
    |vpiParent:
    \_module_inst: work@bar (work@bar), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:1:1, endln:11:10
    |vpiName:clk
    |vpiFullName:work@bar.clk
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@bar.rst), line:1:17, endln:1:20
    |vpiParent:
    \_module_inst: work@bar (work@bar), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:1:1, endln:11:10
    |vpiName:rst
    |vpiFullName:work@bar.rst
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@bar.inp), line:1:22, endln:1:25
    |vpiParent:
    \_module_inst: work@bar (work@bar), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:1:1, endln:11:10
    |vpiName:inp
    |vpiFullName:work@bar.inp
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@bar.out), line:1:27, endln:1:30
    |vpiParent:
    \_module_inst: work@bar (work@bar), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:1:1, endln:11:10
    |vpiName:out
    |vpiFullName:work@bar.out
    |vpiNetType:48
  |vpiPort:
  \_port: (clk), line:1:12, endln:1:15
    |vpiParent:
    \_module_inst: work@bar (work@bar), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:1:1, endln:11:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@bar.clk.clk), line:1:12, endln:1:15
      |vpiParent:
      \_port: (clk), line:1:12, endln:1:15
      |vpiName:clk
      |vpiFullName:work@bar.clk.clk
      |vpiActual:
      \_logic_net: (work@bar.clk), line:1:12, endln:1:15
    |vpiTypedef:
    \_ref_typespec: (work@bar.clk)
      |vpiParent:
      \_port: (clk), line:1:12, endln:1:15
      |vpiFullName:work@bar.clk
      |vpiActual:
      \_logic_typespec: , line:2:10, endln:2:14
  |vpiPort:
  \_port: (rst), line:1:17, endln:1:20
    |vpiParent:
    \_module_inst: work@bar (work@bar), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:1:1, endln:11:10
    |vpiName:rst
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@bar.rst.rst), line:1:17, endln:1:20
      |vpiParent:
      \_port: (rst), line:1:17, endln:1:20
      |vpiName:rst
      |vpiFullName:work@bar.rst.rst
      |vpiActual:
      \_logic_net: (work@bar.rst), line:1:17, endln:1:20
    |vpiTypedef:
    \_ref_typespec: (work@bar.rst)
      |vpiParent:
      \_port: (rst), line:1:17, endln:1:20
      |vpiFullName:work@bar.rst
      |vpiActual:
      \_logic_typespec: , line:3:10, endln:3:14
  |vpiPort:
  \_port: (inp), line:1:22, endln:1:25
    |vpiParent:
    \_module_inst: work@bar (work@bar), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:1:1, endln:11:10
    |vpiName:inp
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@bar.inp.inp), line:1:22, endln:1:25
      |vpiParent:
      \_port: (inp), line:1:22, endln:1:25
      |vpiName:inp
      |vpiFullName:work@bar.inp.inp
      |vpiActual:
      \_logic_net: (work@bar.inp), line:1:22, endln:1:25
    |vpiTypedef:
    \_ref_typespec: (work@bar.inp)
      |vpiParent:
      \_port: (inp), line:1:22, endln:1:25
      |vpiFullName:work@bar.inp
      |vpiActual:
      \_logic_typespec: , line:4:10, endln:4:14
  |vpiPort:
  \_port: (out), line:1:27, endln:1:30
    |vpiParent:
    \_module_inst: work@bar (work@bar), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:1:1, endln:11:10
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@bar.out.out), line:1:27, endln:1:30
      |vpiParent:
      \_port: (out), line:1:27, endln:1:30
      |vpiName:out
      |vpiFullName:work@bar.out.out
      |vpiActual:
      \_logic_net: (work@bar.out), line:1:27, endln:1:30
    |vpiTypedef:
    \_ref_typespec: (work@bar.out)
      |vpiParent:
      \_port: (out), line:1:27, endln:1:30
      |vpiFullName:work@bar.out
      |vpiActual:
      \_logic_typespec: , line:5:10, endln:5:13
  |vpiProcess:
  \_always: , line:7:3, endln:9:26
    |vpiParent:
    \_module_inst: work@bar (work@bar), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:1:1, endln:11:10
    |vpiStmt:
    \_event_control: , line:7:10, endln:7:24
      |vpiParent:
      \_always: , line:7:3, endln:9:26
      |vpiCondition:
      \_operation: , line:7:12, endln:7:23
        |vpiParent:
        \_event_control: , line:7:10, endln:7:24
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@bar.clk), line:7:20, endln:7:23
          |vpiParent:
          \_operation: , line:7:12, endln:7:23
          |vpiName:clk
          |vpiFullName:work@bar.clk
          |vpiActual:
          \_logic_net: (work@bar.clk), line:1:12, endln:1:15
      |vpiStmt:
      \_if_else: , line:8:5, endln:9:26
        |vpiParent:
        \_event_control: , line:7:10, endln:7:24
        |vpiCondition:
        \_ref_obj: (work@bar.rst), line:8:9, endln:8:12
          |vpiParent:
          \_event_control: , line:7:10, endln:7:24
          |vpiName:rst
          |vpiFullName:work@bar.rst
          |vpiActual:
          \_logic_net: (work@bar.rst), line:1:17, endln:1:20
        |vpiStmt:
        \_assignment: , line:8:14, endln:8:25
          |vpiParent:
          \_if_else: , line:8:5, endln:9:26
          |vpiOpType:82
          |vpiRhs:
          \_constant: , line:8:21, endln:8:25
            |vpiDecompile:1'd0
            |vpiSize:1
            |DEC:0
            |vpiConstType:1
          |vpiLhs:
          \_ref_obj: (work@bar.out), line:8:14, endln:8:17
            |vpiParent:
            \_assignment: , line:8:14, endln:8:25
            |vpiName:out
            |vpiFullName:work@bar.out
            |vpiActual:
            \_logic_net: (work@bar.out), line:1:27, endln:1:30
        |vpiElseStmt:
        \_assignment: , line:9:14, endln:9:25
          |vpiParent:
          \_if_else: , line:8:5, endln:9:26
          |vpiOpType:82
          |vpiRhs:
          \_operation: , line:9:21, endln:9:25
            |vpiParent:
            \_assignment: , line:9:14, endln:9:25
            |vpiOpType:4
            |vpiOperand:
            \_ref_obj: (work@bar.inp), line:9:22, endln:9:25
              |vpiParent:
              \_operation: , line:9:21, endln:9:25
              |vpiName:inp
              |vpiFullName:work@bar.inp
              |vpiActual:
              \_logic_net: (work@bar.inp), line:1:22, endln:1:25
          |vpiLhs:
          \_ref_obj: (work@bar.out), line:9:14, endln:9:17
            |vpiParent:
            \_assignment: , line:9:14, endln:9:25
            |vpiName:out
            |vpiFullName:work@bar.out
            |vpiActual:
            \_logic_net: (work@bar.out), line:1:27, endln:1:30
    |vpiAlwaysType:1
|uhdmallModules:
\_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
  |vpiParent:
  \_design: (work@foo)
  |vpiFullName:work@foo
  |vpiDefName:work@foo
  |vpiNet:
  \_logic_net: (work@foo.clk), line:13:12, endln:13:15
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
    |vpiName:clk
    |vpiFullName:work@foo.clk
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@foo.rst), line:13:17, endln:13:20
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
    |vpiName:rst
    |vpiFullName:work@foo.rst
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@foo.inp), line:13:22, endln:13:25
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
    |vpiName:inp
    |vpiFullName:work@foo.inp
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@foo.out), line:13:27, endln:13:30
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
    |vpiName:out
    |vpiFullName:work@foo.out
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@foo.blah), line:22:10, endln:22:14
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
    |vpiName:blah
    |vpiFullName:work@foo.blah
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@foo.pieces0), line:22:18, endln:22:25
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
    |vpiName:pieces0
    |vpiFullName:work@foo.pieces0
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@foo.b), line:22:61, endln:22:62
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
    |vpiName:b
    |vpiFullName:work@foo.b
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@foo.$37), line:24:10, endln:24:20
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
    |vpiName:$37
    |vpiFullName:work@foo.$37
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@foo.empty2), line:24:22, endln:24:28
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
    |vpiName:empty2
    |vpiFullName:work@foo.empty2
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@foo.a), line:29:11, endln:29:12
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
    |vpiName:a
    |vpiFullName:work@foo.a
    |vpiNetType:1
  |vpiPort:
  \_port: (clk), line:13:12, endln:13:15
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@foo.clk.clk), line:13:12, endln:13:15
      |vpiParent:
      \_port: (clk), line:13:12, endln:13:15
      |vpiName:clk
      |vpiFullName:work@foo.clk.clk
      |vpiActual:
      \_logic_net: (work@foo.clk), line:13:12, endln:13:15
    |vpiTypedef:
    \_ref_typespec: (work@foo.clk)
      |vpiParent:
      \_port: (clk), line:13:12, endln:13:15
      |vpiFullName:work@foo.clk
      |vpiActual:
      \_logic_typespec: , line:14:10, endln:14:14
  |vpiPort:
  \_port: (rst), line:13:17, endln:13:20
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
    |vpiName:rst
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@foo.rst.rst), line:13:17, endln:13:20
      |vpiParent:
      \_port: (rst), line:13:17, endln:13:20
      |vpiName:rst
      |vpiFullName:work@foo.rst.rst
      |vpiActual:
      \_logic_net: (work@foo.rst), line:13:17, endln:13:20
    |vpiTypedef:
    \_ref_typespec: (work@foo.rst)
      |vpiParent:
      \_port: (rst), line:13:17, endln:13:20
      |vpiFullName:work@foo.rst
      |vpiActual:
      \_logic_typespec: , line:15:10, endln:15:14
  |vpiPort:
  \_port: (inp), line:13:22, endln:13:25
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
    |vpiName:inp
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@foo.inp.inp), line:13:22, endln:13:25
      |vpiParent:
      \_port: (inp), line:13:22, endln:13:25
      |vpiName:inp
      |vpiFullName:work@foo.inp.inp
      |vpiActual:
      \_logic_net: (work@foo.inp), line:13:22, endln:13:25
    |vpiTypedef:
    \_ref_typespec: (work@foo.inp)
      |vpiParent:
      \_port: (inp), line:13:22, endln:13:25
      |vpiFullName:work@foo.inp
      |vpiActual:
      \_logic_typespec: , line:16:10, endln:16:14
  |vpiPort:
  \_port: (out), line:13:27, endln:13:30
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@foo.out.out), line:13:27, endln:13:30
      |vpiParent:
      \_port: (out), line:13:27, endln:13:30
      |vpiName:out
      |vpiFullName:work@foo.out.out
      |vpiActual:
      \_logic_net: (work@foo.out), line:13:27, endln:13:30
    |vpiTypedef:
    \_ref_typespec: (work@foo.out)
      |vpiParent:
      \_port: (out), line:13:27, endln:13:30
      |vpiFullName:work@foo.out
      |vpiActual:
      \_logic_typespec: , line:17:10, endln:17:14
  |vpiProcess:
  \_initial: , line:26:3, endln:37:6
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
    |vpiStmt:
    \_begin: (work@foo), line:26:11, endln:37:6
      |vpiParent:
      \_initial: , line:26:3, endln:37:6
      |vpiFullName:work@foo
      |vpiStmt:
      \_case_stmt: , line:29:5, endln:36:12
        |vpiParent:
        \_begin: (work@foo), line:26:11, endln:37:6
        |vpiAttribute:
        \_attribute: (full_case), line:27:8, endln:27:21
          |vpiParent:
          \_case_stmt: , line:29:5, endln:36:12
          |vpiName:full_case
          |UINT:1
        |vpiAttribute:
        \_attribute: (parallel_case), line:28:8, endln:28:25
          |vpiParent:
          \_case_stmt: , line:29:5, endln:36:12
          |vpiName:parallel_case
          |UINT:1
        |vpiCaseType:1
        |vpiCondition:
        \_ref_obj: (work@foo.a), line:29:11, endln:29:12
          |vpiParent:
          \_begin: (work@foo), line:26:11, endln:37:6
          |vpiName:a
          |vpiFullName:work@foo.a
          |vpiActual:
          \_logic_net: (work@foo.a), line:29:11, endln:29:12
        |vpiCaseItem:
        \_case_item: , line:30:7, endln:31:15
          |vpiParent:
          \_case_stmt: , line:29:5, endln:36:12
          |vpiExpr:
          \_constant: , line:30:7, endln:30:12
            |vpiParent:
            \_case_item: , line:30:7, endln:31:15
            |vpiDecompile:2'b00
            |vpiSize:2
            |BIN:00
            |vpiConstType:3
          |vpiStmt:
          \_assignment: , line:31:9, endln:31:14
            |vpiParent:
            \_case_item: , line:30:7, endln:31:15
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_constant: , line:31:13, endln:31:14
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@foo.b), line:31:9, endln:31:10
              |vpiParent:
              \_assignment: , line:31:9, endln:31:14
              |vpiName:b
              |vpiFullName:work@foo.b
              |vpiActual:
              \_logic_net: (work@foo.b), line:22:61, endln:22:62
        |vpiCaseItem:
        \_case_item: , line:32:7, endln:33:15
          |vpiParent:
          \_case_stmt: , line:29:5, endln:36:12
          |vpiExpr:
          \_constant: , line:32:7, endln:32:12
            |vpiParent:
            \_case_item: , line:32:7, endln:33:15
            |vpiDecompile:2'b01
            |vpiSize:2
            |BIN:01
            |vpiConstType:3
          |vpiExpr:
          \_constant: , line:32:14, endln:32:19
            |vpiParent:
            \_case_item: , line:32:7, endln:33:15
            |vpiDecompile:2'b10
            |vpiSize:2
            |BIN:10
            |vpiConstType:3
          |vpiStmt:
          \_assignment: , line:33:9, endln:33:14
            |vpiParent:
            \_case_item: , line:32:7, endln:33:15
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_constant: , line:33:13, endln:33:14
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@foo.b), line:33:9, endln:33:10
              |vpiParent:
              \_assignment: , line:33:9, endln:33:14
              |vpiName:b
              |vpiFullName:work@foo.b
              |vpiActual:
              \_logic_net: (work@foo.b), line:22:61, endln:22:62
        |vpiCaseItem:
        \_case_item: , line:34:7, endln:35:15
          |vpiParent:
          \_case_stmt: , line:29:5, endln:36:12
          |vpiStmt:
          \_assignment: , line:35:9, endln:35:14
            |vpiParent:
            \_case_item: , line:34:7, endln:35:15
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_constant: , line:35:13, endln:35:14
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@foo.b), line:35:9, endln:35:10
              |vpiParent:
              \_assignment: , line:35:9, endln:35:14
              |vpiName:b
              |vpiFullName:work@foo.b
              |vpiActual:
              \_logic_net: (work@foo.b), line:22:61, endln:22:62
  |vpiContAssign:
  \_cont_assign: , line:22:10, endln:22:62
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
    |vpiRhs:
    \_operation: , line:22:18, endln:22:62
      |vpiParent:
      \_cont_assign: , line:22:10, endln:22:62
      |vpiOpType:28
      |vpiOperand:
      \_ref_obj: (work@foo.pieces0), line:22:18, endln:22:25
        |vpiParent:
        \_operation: , line:22:18, endln:22:62
        |vpiName:pieces0
        |vpiFullName:work@foo.pieces0
        |vpiActual:
        \_logic_net: (work@foo.pieces0), line:22:18, endln:22:25
      |vpiOperand:
      \_ref_obj: (work@foo.b), line:22:61, endln:22:62
        |vpiParent:
        \_operation: , line:22:18, endln:22:62
        |vpiName:b
        |vpiFullName:work@foo.b
        |vpiActual:
        \_logic_net: (work@foo.b), line:22:61, endln:22:62
      |vpiAttribute:
      \_attribute: (src), line:22:32, endln:22:57
        |vpiParent:
        \_operation: , line:22:18, endln:22:62
        |vpiName:src
        |STRING:attacks-qbb.py:34
    |vpiLhs:
    \_ref_obj: (work@foo.blah), line:22:10, endln:22:14
      |vpiParent:
      \_cont_assign: , line:22:10, endln:22:62
      |vpiName:blah
      |vpiFullName:work@foo.blah
      |vpiActual:
      \_logic_net: (work@foo.blah), line:22:10, endln:22:14
  |vpiContAssign:
  \_cont_assign: , line:24:10, endln:24:69
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
    |vpiRhs:
    \_operation: , line:24:22, endln:24:69
      |vpiParent:
      \_cont_assign: , line:24:10, endln:24:69
      |vpiOpType:41
      |vpiOperand:
      \_ref_obj: (work@foo.empty2), line:24:22, endln:24:28
        |vpiParent:
        \_operation: , line:24:22, endln:24:69
        |vpiName:empty2
        |vpiFullName:work@foo.empty2
        |vpiActual:
        \_logic_net: (work@foo.empty2), line:24:22, endln:24:28
      |vpiOperand:
      \_constant: , line:24:65, endln:24:69
        |vpiParent:
        \_operation: , line:24:22, endln:24:69
        |vpiDecompile:4'h9
        |vpiSize:4
        |HEX:9
        |vpiConstType:5
      |vpiAttribute:
      \_attribute: (src), line:24:36, endln:24:61
        |vpiParent:
        \_operation: , line:24:22, endln:24:69
        |vpiName:src
        |STRING:attacks-qbb.py:38
    |vpiLhs:
    \_ref_obj: (work@foo.$37), line:24:10, endln:24:20
      |vpiParent:
      \_cont_assign: , line:24:10, endln:24:69
      |vpiName:$37
      |vpiFullName:work@foo.$37
      |vpiActual:
      \_logic_net: (work@foo.$37), line:24:10, endln:24:20
  |vpiRefModule:
  \_ref_module: work@bar (bar_instance), line:19:7, endln:19:19
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
    |vpiName:bar_instance
    |vpiDefName:work@bar
    |vpiActual:
    \_module_inst: work@bar (work@bar), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:1:1, endln:11:10
    |vpiPort:
    \_port: , line:19:22, endln:19:55
      |vpiParent:
      \_ref_module: work@bar (bar_instance), line:19:7, endln:19:19
      |vpiHighConn:
      \_ref_obj: (work@foo.bar_instance.clk), line:19:52, endln:19:55
        |vpiParent:
        \_port: , line:19:22, endln:19:55
        |vpiName:clk
        |vpiFullName:work@foo.bar_instance.clk
        |vpiActual:
        \_logic_net: (work@foo.clk), line:13:12, endln:13:15
    |vpiPort:
    \_port: , line:19:57, endln:19:60
      |vpiParent:
      \_ref_module: work@bar (bar_instance), line:19:7, endln:19:19
      |vpiHighConn:
      \_ref_obj: (work@foo.bar_instance.rst), line:19:57, endln:19:60
        |vpiParent:
        \_port: , line:19:57, endln:19:60
        |vpiName:rst
        |vpiFullName:work@foo.bar_instance.rst
        |vpiActual:
        \_logic_net: (work@foo.rst), line:13:17, endln:13:20
    |vpiPort:
    \_port: , line:19:62, endln:19:98
      |vpiParent:
      \_ref_module: work@bar (bar_instance), line:19:7, endln:19:19
      |vpiHighConn:
      \_ref_obj: (work@foo.bar_instance.inp), line:19:95, endln:19:98
        |vpiParent:
        \_port: , line:19:62, endln:19:98
        |vpiName:inp
        |vpiFullName:work@foo.bar_instance.inp
        |vpiActual:
        \_logic_net: (work@foo.inp), line:13:22, endln:13:25
    |vpiPort:
    \_port: , line:19:100, endln:19:103
      |vpiParent:
      \_ref_module: work@bar (bar_instance), line:19:7, endln:19:19
      |vpiHighConn:
      \_ref_obj: (work@foo.bar_instance.out), line:19:100, endln:19:103
        |vpiParent:
        \_port: , line:19:100, endln:19:103
        |vpiName:out
        |vpiFullName:work@foo.bar_instance.out
        |vpiActual:
        \_logic_net: (work@foo.out), line:13:27, endln:13:30
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/Attributes/test_attributes.sv, line:32:1, endln:39:10
  |vpiParent:
  \_design: (work@foo)
  |vpiFullName:work@top
  |vpiAttribute:
  \_attribute: (mymoduleTop), line:31:4, endln:31:15
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/Attributes/test_attributes.sv, line:32:1, endln:39:10
    |vpiName:mymoduleTop
  |vpiDefName:work@top
|uhdmallModules:
\_module_inst: work@top::top2 (work@top::top2), file:${SURELOG_DIR}/tests/Attributes/test_attributes.sv, line:35:3, endln:36:12
  |vpiParent:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/Attributes/test_attributes.sv, line:32:1, endln:39:10
  |vpiFullName:work@top::top2
  |vpiAttribute:
  \_attribute: (mymoduleTop2), line:34:6, endln:34:18
    |vpiParent:
    \_module_inst: work@top::top2 (work@top::top2), file:${SURELOG_DIR}/tests/Attributes/test_attributes.sv, line:35:3, endln:36:12
    |vpiName:mymoduleTop2
  |vpiDefName:work@top::top2
|uhdmtopModules:
\_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
  |vpiName:work@foo
  |vpiDefName:work@foo
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@foo.clk), line:13:12, endln:13:15
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
    |vpiTypespec:
    \_ref_typespec: (work@foo.clk)
      |vpiParent:
      \_logic_net: (work@foo.clk), line:13:12, endln:13:15
      |vpiFullName:work@foo.clk
      |vpiActual:
      \_logic_typespec: , line:14:10, endln:14:14
    |vpiName:clk
    |vpiFullName:work@foo.clk
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@foo.rst), line:13:17, endln:13:20
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
    |vpiTypespec:
    \_ref_typespec: (work@foo.rst)
      |vpiParent:
      \_logic_net: (work@foo.rst), line:13:17, endln:13:20
      |vpiFullName:work@foo.rst
      |vpiActual:
      \_logic_typespec: , line:15:10, endln:15:14
    |vpiName:rst
    |vpiFullName:work@foo.rst
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@foo.inp), line:13:22, endln:13:25
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
    |vpiTypespec:
    \_ref_typespec: (work@foo.inp)
      |vpiParent:
      \_logic_net: (work@foo.inp), line:13:22, endln:13:25
      |vpiFullName:work@foo.inp
      |vpiActual:
      \_logic_typespec: , line:16:10, endln:16:14
    |vpiName:inp
    |vpiFullName:work@foo.inp
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@foo.out), line:13:27, endln:13:30
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
    |vpiTypespec:
    \_ref_typespec: (work@foo.out)
      |vpiParent:
      \_logic_net: (work@foo.out), line:13:27, endln:13:30
      |vpiFullName:work@foo.out
      |vpiActual:
      \_logic_typespec: , line:17:10, endln:17:14
    |vpiName:out
    |vpiFullName:work@foo.out
    |vpiNetType:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (clk), line:13:12, endln:13:15
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@foo.clk), line:13:12, endln:13:15
      |vpiParent:
      \_port: (clk), line:13:12, endln:13:15
      |vpiName:clk
      |vpiFullName:work@foo.clk
      |vpiActual:
      \_logic_net: (work@foo.clk), line:13:12, endln:13:15
    |vpiTypedef:
    \_ref_typespec: (work@foo.clk)
      |vpiParent:
      \_port: (clk), line:13:12, endln:13:15
      |vpiFullName:work@foo.clk
      |vpiActual:
      \_logic_typespec: , line:14:10, endln:14:14
    |vpiInstance:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
  |vpiPort:
  \_port: (rst), line:13:17, endln:13:20
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
    |vpiName:rst
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@foo.rst), line:13:17, endln:13:20
      |vpiParent:
      \_port: (rst), line:13:17, endln:13:20
      |vpiName:rst
      |vpiFullName:work@foo.rst
      |vpiActual:
      \_logic_net: (work@foo.rst), line:13:17, endln:13:20
    |vpiTypedef:
    \_ref_typespec: (work@foo.rst)
      |vpiParent:
      \_port: (rst), line:13:17, endln:13:20
      |vpiFullName:work@foo.rst
      |vpiActual:
      \_logic_typespec: , line:15:10, endln:15:14
    |vpiInstance:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
  |vpiPort:
  \_port: (inp), line:13:22, endln:13:25
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
    |vpiName:inp
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@foo.inp), line:13:22, endln:13:25
      |vpiParent:
      \_port: (inp), line:13:22, endln:13:25
      |vpiName:inp
      |vpiFullName:work@foo.inp
      |vpiActual:
      \_logic_net: (work@foo.inp), line:13:22, endln:13:25
    |vpiTypedef:
    \_ref_typespec: (work@foo.inp)
      |vpiParent:
      \_port: (inp), line:13:22, endln:13:25
      |vpiFullName:work@foo.inp
      |vpiActual:
      \_logic_typespec: , line:16:10, endln:16:14
    |vpiInstance:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
  |vpiPort:
  \_port: (out), line:13:27, endln:13:30
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@foo.out), line:13:27, endln:13:30
      |vpiParent:
      \_port: (out), line:13:27, endln:13:30
      |vpiName:out
      |vpiFullName:work@foo.out
      |vpiActual:
      \_logic_net: (work@foo.out), line:13:27, endln:13:30
    |vpiTypedef:
    \_ref_typespec: (work@foo.out)
      |vpiParent:
      \_port: (out), line:13:27, endln:13:30
      |vpiFullName:work@foo.out
      |vpiActual:
      \_logic_typespec: , line:17:10, endln:17:14
    |vpiInstance:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
  |vpiProcess:
  \_initial: , line:26:3, endln:37:6
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
    |vpiStmt:
    \_begin: (work@foo), line:26:11, endln:37:6
      |vpiParent:
      \_initial: , line:26:3, endln:37:6
      |vpiFullName:work@foo
      |vpiStmt:
      \_case_stmt: , line:29:5, endln:36:12
        |vpiParent:
        \_begin: (work@foo), line:26:11, endln:37:6
        |vpiAttribute:
        \_attribute: (full_case), line:27:8, endln:27:21
          |vpiParent:
          \_case_stmt: , line:29:5, endln:36:12
          |vpiName:full_case
          |UINT:1
        |vpiAttribute:
        \_attribute: (parallel_case), line:28:8, endln:28:25
          |vpiParent:
          \_case_stmt: , line:29:5, endln:36:12
          |vpiName:parallel_case
          |UINT:1
        |vpiCaseType:1
        |vpiCondition:
        \_ref_obj: (work@foo.a), line:29:11, endln:29:12
          |vpiParent:
          \_case_stmt: , line:29:5, endln:36:12
          |vpiName:a
          |vpiFullName:work@foo.a
          |vpiActual:
          \_logic_net: (work@foo.a), line:29:11, endln:29:12
        |vpiCaseItem:
        \_case_item: , line:30:7, endln:31:15
          |vpiParent:
          \_case_stmt: , line:29:5, endln:36:12
          |vpiExpr:
          \_constant: , line:30:7, endln:30:12
          |vpiStmt:
          \_assignment: , line:31:9, endln:31:14
            |vpiParent:
            \_case_item: , line:30:7, endln:31:15
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_constant: , line:31:13, endln:31:14
            |vpiLhs:
            \_ref_obj: (work@foo.b), line:31:9, endln:31:10
              |vpiParent:
              \_assignment: , line:31:9, endln:31:14
              |vpiName:b
              |vpiFullName:work@foo.b
              |vpiActual:
              \_logic_net: (work@foo.b), line:22:61, endln:22:62
        |vpiCaseItem:
        \_case_item: , line:32:7, endln:33:15
          |vpiParent:
          \_case_stmt: , line:29:5, endln:36:12
          |vpiExpr:
          \_constant: , line:32:7, endln:32:12
          |vpiExpr:
          \_constant: , line:32:14, endln:32:19
          |vpiStmt:
          \_assignment: , line:33:9, endln:33:14
            |vpiParent:
            \_case_item: , line:32:7, endln:33:15
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_constant: , line:33:13, endln:33:14
            |vpiLhs:
            \_ref_obj: (work@foo.b), line:33:9, endln:33:10
              |vpiParent:
              \_assignment: , line:33:9, endln:33:14
              |vpiName:b
              |vpiFullName:work@foo.b
              |vpiActual:
              \_logic_net: (work@foo.b), line:22:61, endln:22:62
        |vpiCaseItem:
        \_case_item: , line:34:7, endln:35:15
          |vpiParent:
          \_case_stmt: , line:29:5, endln:36:12
          |vpiStmt:
          \_assignment: , line:35:9, endln:35:14
            |vpiParent:
            \_case_item: , line:34:7, endln:35:15
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_constant: , line:35:13, endln:35:14
            |vpiLhs:
            \_ref_obj: (work@foo.b), line:35:9, endln:35:10
              |vpiParent:
              \_assignment: , line:35:9, endln:35:14
              |vpiName:b
              |vpiFullName:work@foo.b
              |vpiActual:
              \_logic_net: (work@foo.b), line:22:61, endln:22:62
  |vpiModule:
  \_module_inst: work@bar (work@foo.bar_instance), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:19:3, endln:19:105
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
    |vpiName:bar_instance
    |vpiFullName:work@foo.bar_instance
    |vpiDefName:work@bar
    |vpiDefFile:${SURELOG_DIR}/tests/Attributes/dut.sv
    |vpiDefLineNo:1
    |vpiNet:
    \_logic_net: (work@foo.bar_instance.clk), line:1:12, endln:1:15
      |vpiParent:
      \_module_inst: work@bar (work@foo.bar_instance), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:19:3, endln:19:105
      |vpiTypespec:
      \_ref_typespec: (work@foo.bar_instance.clk)
        |vpiParent:
        \_logic_net: (work@foo.bar_instance.clk), line:1:12, endln:1:15
        |vpiFullName:work@foo.bar_instance.clk
        |vpiActual:
        \_logic_typespec: , line:2:10, endln:2:14
      |vpiName:clk
      |vpiFullName:work@foo.bar_instance.clk
      |vpiNetType:1
    |vpiNet:
    \_logic_net: (work@foo.bar_instance.rst), line:1:17, endln:1:20
      |vpiParent:
      \_module_inst: work@bar (work@foo.bar_instance), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:19:3, endln:19:105
      |vpiTypespec:
      \_ref_typespec: (work@foo.bar_instance.rst)
        |vpiParent:
        \_logic_net: (work@foo.bar_instance.rst), line:1:17, endln:1:20
        |vpiFullName:work@foo.bar_instance.rst
        |vpiActual:
        \_logic_typespec: , line:3:10, endln:3:14
      |vpiName:rst
      |vpiFullName:work@foo.bar_instance.rst
      |vpiNetType:1
    |vpiNet:
    \_logic_net: (work@foo.bar_instance.inp), line:1:22, endln:1:25
      |vpiParent:
      \_module_inst: work@bar (work@foo.bar_instance), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:19:3, endln:19:105
      |vpiTypespec:
      \_ref_typespec: (work@foo.bar_instance.inp)
        |vpiParent:
        \_logic_net: (work@foo.bar_instance.inp), line:1:22, endln:1:25
        |vpiFullName:work@foo.bar_instance.inp
        |vpiActual:
        \_logic_typespec: , line:4:10, endln:4:14
      |vpiName:inp
      |vpiFullName:work@foo.bar_instance.inp
      |vpiNetType:1
    |vpiNet:
    \_logic_net: (work@foo.bar_instance.out), line:1:27, endln:1:30
      |vpiParent:
      \_module_inst: work@bar (work@foo.bar_instance), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:19:3, endln:19:105
      |vpiTypespec:
      \_ref_typespec: (work@foo.bar_instance.out)
        |vpiParent:
        \_logic_net: (work@foo.bar_instance.out), line:1:27, endln:1:30
        |vpiFullName:work@foo.bar_instance.out
        |vpiActual:
        \_logic_typespec: , line:5:10, endln:5:13
      |vpiName:out
      |vpiFullName:work@foo.bar_instance.out
      |vpiNetType:48
    |vpiInstance:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
    |vpiPort:
    \_port: (clk), line:1:12, endln:1:15
      |vpiParent:
      \_module_inst: work@bar (work@foo.bar_instance), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:19:3, endln:19:105
      |vpiName:clk
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@foo.clk), line:19:52, endln:19:55
        |vpiParent:
        \_port: (clk), line:1:12, endln:1:15
        |vpiName:clk
        |vpiFullName:work@foo.clk
        |vpiActual:
        \_logic_net: (work@foo.clk), line:13:12, endln:13:15
      |vpiLowConn:
      \_ref_obj: (work@foo.bar_instance.clk), line:19:52, endln:19:55
        |vpiParent:
        \_port: (clk), line:1:12, endln:1:15
        |vpiName:clk
        |vpiFullName:work@foo.bar_instance.clk
        |vpiActual:
        \_logic_net: (work@foo.bar_instance.clk), line:1:12, endln:1:15
      |vpiTypedef:
      \_ref_typespec: (work@foo.bar_instance.clk)
        |vpiParent:
        \_port: (clk), line:1:12, endln:1:15
        |vpiFullName:work@foo.bar_instance.clk
        |vpiActual:
        \_logic_typespec: , line:2:10, endln:2:14
      |vpiInstance:
      \_module_inst: work@bar (work@foo.bar_instance), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:19:3, endln:19:105
      |vpiAttribute:
      \_attribute: (clock_connected), line:19:25, endln:19:48
        |vpiParent:
        \_port: (clk), line:1:12, endln:1:15
        |vpiName:clock_connected
        |BIN:1
    |vpiPort:
    \_port: (rst), line:1:17, endln:1:20
      |vpiParent:
      \_module_inst: work@bar (work@foo.bar_instance), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:19:3, endln:19:105
      |vpiName:rst
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@foo.rst), line:19:57, endln:19:60
        |vpiParent:
        \_port: (rst), line:1:17, endln:1:20
        |vpiName:rst
        |vpiFullName:work@foo.rst
        |vpiActual:
        \_logic_net: (work@foo.rst), line:13:17, endln:13:20
      |vpiLowConn:
      \_ref_obj: (work@foo.bar_instance.rst), line:19:57, endln:19:60
        |vpiParent:
        \_port: (rst), line:1:17, endln:1:20
        |vpiName:rst
        |vpiFullName:work@foo.bar_instance.rst
        |vpiActual:
        \_logic_net: (work@foo.bar_instance.rst), line:1:17, endln:1:20
      |vpiTypedef:
      \_ref_typespec: (work@foo.bar_instance.rst)
        |vpiParent:
        \_port: (rst), line:1:17, endln:1:20
        |vpiFullName:work@foo.bar_instance.rst
        |vpiActual:
        \_logic_typespec: , line:3:10, endln:3:14
      |vpiInstance:
      \_module_inst: work@bar (work@foo.bar_instance), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:19:3, endln:19:105
    |vpiPort:
    \_port: (inp), line:1:22, endln:1:25
      |vpiParent:
      \_module_inst: work@bar (work@foo.bar_instance), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:19:3, endln:19:105
      |vpiName:inp
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@foo.inp), line:19:95, endln:19:98
        |vpiParent:
        \_port: (inp), line:1:22, endln:1:25
        |vpiName:inp
        |vpiFullName:work@foo.inp
        |vpiActual:
        \_logic_net: (work@foo.inp), line:13:22, endln:13:25
      |vpiLowConn:
      \_ref_obj: (work@foo.bar_instance.inp), line:19:95, endln:19:98
        |vpiParent:
        \_port: (inp), line:1:22, endln:1:25
        |vpiName:inp
        |vpiFullName:work@foo.bar_instance.inp
        |vpiActual:
        \_logic_net: (work@foo.bar_instance.inp), line:1:22, endln:1:25
      |vpiTypedef:
      \_ref_typespec: (work@foo.bar_instance.inp)
        |vpiParent:
        \_port: (inp), line:1:22, endln:1:25
        |vpiFullName:work@foo.bar_instance.inp
        |vpiActual:
        \_logic_typespec: , line:4:10, endln:4:14
      |vpiInstance:
      \_module_inst: work@bar (work@foo.bar_instance), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:19:3, endln:19:105
      |vpiAttribute:
      \_attribute: (this_is_the_input), line:19:65, endln:19:91
        |vpiParent:
        \_port: (inp), line:1:22, endln:1:25
        |vpiName:this_is_the_input
        |STRING:foo
    |vpiPort:
    \_port: (out), line:1:27, endln:1:30
      |vpiParent:
      \_module_inst: work@bar (work@foo.bar_instance), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:19:3, endln:19:105
      |vpiName:out
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (work@foo.out), line:19:100, endln:19:103
        |vpiParent:
        \_port: (out), line:1:27, endln:1:30
        |vpiName:out
        |vpiFullName:work@foo.out
        |vpiActual:
        \_logic_net: (work@foo.out), line:13:27, endln:13:30
      |vpiLowConn:
      \_ref_obj: (work@foo.bar_instance.out), line:19:100, endln:19:103
        |vpiParent:
        \_port: (out), line:1:27, endln:1:30
        |vpiName:out
        |vpiFullName:work@foo.bar_instance.out
        |vpiActual:
        \_logic_net: (work@foo.bar_instance.out), line:1:27, endln:1:30
      |vpiTypedef:
      \_ref_typespec: (work@foo.bar_instance.out)
        |vpiParent:
        \_port: (out), line:1:27, endln:1:30
        |vpiFullName:work@foo.bar_instance.out
        |vpiActual:
        \_logic_typespec: , line:5:10, endln:5:13
      |vpiInstance:
      \_module_inst: work@bar (work@foo.bar_instance), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:19:3, endln:19:105
    |vpiProcess:
    \_always: , line:7:3, endln:9:26
      |vpiParent:
      \_module_inst: work@bar (work@foo.bar_instance), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:19:3, endln:19:105
      |vpiStmt:
      \_event_control: , line:7:10, endln:7:24
        |vpiParent:
        \_always: , line:7:3, endln:9:26
        |vpiCondition:
        \_operation: , line:7:12, endln:7:23
          |vpiParent:
          \_event_control: , line:7:10, endln:7:24
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (work@foo.bar_instance.clk), line:7:20, endln:7:23
            |vpiParent:
            \_operation: , line:7:12, endln:7:23
            |vpiName:clk
            |vpiFullName:work@foo.bar_instance.clk
            |vpiActual:
            \_logic_net: (work@foo.bar_instance.clk), line:1:12, endln:1:15
        |vpiStmt:
        \_if_else: , line:8:5, endln:9:26
          |vpiParent:
          \_event_control: , line:7:10, endln:7:24
          |vpiCondition:
          \_ref_obj: (work@foo.bar_instance.rst), line:8:9, endln:8:12
            |vpiParent:
            \_if_else: , line:8:5, endln:9:26
            |vpiName:rst
            |vpiFullName:work@foo.bar_instance.rst
            |vpiActual:
            \_logic_net: (work@foo.bar_instance.rst), line:1:17, endln:1:20
          |vpiStmt:
          \_assignment: , line:8:14, endln:8:25
            |vpiParent:
            \_if_else: , line:8:5, endln:9:26
            |vpiOpType:82
            |vpiRhs:
            \_constant: , line:8:21, endln:8:25
            |vpiLhs:
            \_ref_obj: (work@foo.bar_instance.out), line:8:14, endln:8:17
              |vpiParent:
              \_assignment: , line:8:14, endln:8:25
              |vpiName:out
              |vpiFullName:work@foo.bar_instance.out
              |vpiActual:
              \_logic_net: (work@foo.bar_instance.out), line:1:27, endln:1:30
          |vpiElseStmt:
          \_assignment: , line:9:14, endln:9:25
            |vpiParent:
            \_if_else: , line:8:5, endln:9:26
            |vpiOpType:82
            |vpiRhs:
            \_operation: , line:9:21, endln:9:25
              |vpiParent:
              \_assignment: , line:9:14, endln:9:25
              |vpiOpType:4
              |vpiOperand:
              \_ref_obj: (work@foo.bar_instance.inp), line:9:22, endln:9:25
                |vpiParent:
                \_operation: , line:9:21, endln:9:25
                |vpiName:inp
                |vpiFullName:work@foo.bar_instance.inp
                |vpiActual:
                \_logic_net: (work@foo.bar_instance.inp), line:1:22, endln:1:25
            |vpiLhs:
            \_ref_obj: (work@foo.bar_instance.out), line:9:14, endln:9:17
              |vpiParent:
              \_assignment: , line:9:14, endln:9:25
              |vpiName:out
              |vpiFullName:work@foo.bar_instance.out
              |vpiActual:
              \_logic_net: (work@foo.bar_instance.out), line:1:27, endln:1:30
      |vpiAlwaysType:1
  |vpiContAssign:
  \_cont_assign: , line:22:10, endln:22:62
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
    |vpiRhs:
    \_operation: , line:22:18, endln:22:62
      |vpiParent:
      \_cont_assign: , line:22:10, endln:22:62
      |vpiOpType:28
      |vpiOperand:
      \_ref_obj: (work@foo.pieces0), line:22:18, endln:22:25
        |vpiParent:
        \_operation: , line:22:18, endln:22:62
        |vpiName:pieces0
        |vpiFullName:work@foo.pieces0
        |vpiActual:
        \_logic_net: (work@foo.pieces0), line:22:18, endln:22:25
      |vpiOperand:
      \_ref_obj: (work@foo.b), line:22:61, endln:22:62
        |vpiParent:
        \_operation: , line:22:18, endln:22:62
        |vpiName:b
        |vpiFullName:work@foo.b
        |vpiActual:
        \_logic_net: (work@foo.b), line:22:61, endln:22:62
      |vpiAttribute:
      \_attribute: (src), line:22:32, endln:22:57
        |vpiParent:
        \_operation: , line:22:18, endln:22:62
        |vpiName:src
        |STRING:attacks-qbb.py:34
    |vpiLhs:
    \_ref_obj: (work@foo.blah), line:22:10, endln:22:14
      |vpiParent:
      \_cont_assign: , line:22:10, endln:22:62
      |vpiName:blah
      |vpiFullName:work@foo.blah
      |vpiActual:
      \_logic_net: (work@foo.blah), line:22:10, endln:22:14
  |vpiContAssign:
  \_cont_assign: , line:24:10, endln:24:69
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:${SURELOG_DIR}/tests/Attributes/dut.sv, line:13:1, endln:41:10
    |vpiRhs:
    \_operation: , line:24:22, endln:24:69
      |vpiParent:
      \_cont_assign: , line:24:10, endln:24:69
      |vpiOpType:41
      |vpiOperand:
      \_ref_obj: (work@foo.empty2), line:24:22, endln:24:28
        |vpiParent:
        \_operation: , line:24:22, endln:24:69
        |vpiName:empty2
        |vpiFullName:work@foo.empty2
        |vpiActual:
        \_logic_net: (work@foo.empty2), line:24:22, endln:24:28
      |vpiOperand:
      \_constant: , line:24:65, endln:24:69
      |vpiAttribute:
      \_attribute: (src), line:24:36, endln:24:61
        |vpiParent:
        \_operation: , line:24:22, endln:24:69
        |vpiName:src
        |STRING:attacks-qbb.py:38
    |vpiLhs:
    \_ref_obj: (work@foo.$37), line:24:10, endln:24:20
      |vpiParent:
      \_cont_assign: , line:24:10, endln:24:69
      |vpiName:$37
      |vpiFullName:work@foo.$37
      |vpiActual:
      \_logic_net: (work@foo.$37), line:24:10, endln:24:20
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/Attributes/test_attributes.sv, line:32:1, endln:39:10
  |vpiName:work@top
  |vpiAttribute:
  \_attribute: (mymoduleTop), line:31:4, endln:31:15
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/Attributes/test_attributes.sv, line:32:1, endln:39:10
    |vpiName:mymoduleTop
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
\_weaklyReferenced:
\_function: (work@mailbox::new), line:3:5, endln:4:16
  |vpiParent:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:1:3, endln:27:11
  |vpiName:new
  |vpiFullName:work@mailbox::new
  |vpiMethod:1
  |vpiReturn:
  \_class_var: (work@mailbox::new), line:3:23, endln:3:28
  |vpiIODecl:
  \_io_decl: (bound), line:3:23, endln:3:28
    |vpiParent:
    \_function: (work@mailbox::new), line:3:5, endln:4:16
    |vpiDirection:1
    |vpiName:bound
    |vpiExpr:
    \_constant: , line:3:31, endln:3:32
    |vpiTypedef:
    \_ref_typespec: (work@mailbox::new::bound)
      |vpiParent:
      \_io_decl: (bound), line:3:23, endln:3:28
      |vpiFullName:work@mailbox::new::bound
      |vpiActual:
      \_int_typespec: , line:3:19, endln:3:22
\_class_typespec: 
  |vpiClassDefn:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:1:3, endln:27:11
\_int_typespec: , line:3:19, endln:3:22
  |vpiSigned:1
\_function: (work@mailbox::num), line:6:5, endln:7:16
  |vpiParent:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:1:3, endln:27:11
  |vpiName:num
  |vpiFullName:work@mailbox::num
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_int_var: (work@mailbox::num), line:6:14, endln:6:17
\_int_typespec: , line:6:14, endln:6:17
  |vpiSigned:1
\_function: (work@mailbox::try_put), line:12:5, endln:13:16
  |vpiParent:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:1:3, endln:27:11
  |vpiName:try_put
  |vpiFullName:work@mailbox::try_put
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_logic_var: (work@mailbox::try_put)
  |vpiIODecl:
  \_io_decl: (message), line:12:23, endln:12:30
    |vpiParent:
    \_function: (work@mailbox::try_put), line:12:5, endln:13:16
    |vpiDirection:1
    |vpiName:message
\_function: (work@mailbox::try_get), line:18:5, endln:19:16
  |vpiParent:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:1:3, endln:27:11
  |vpiName:try_get
  |vpiFullName:work@mailbox::try_get
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
  |vpiIODecl:
  \_io_decl: (message), line:18:31, endln:18:38
    |vpiParent:
    \_function: (work@mailbox::try_get), line:18:5, endln:19:16
    |vpiDirection:6
    |vpiName:message
\_int_typespec: , line:18:14, endln:18:17
  |vpiSigned:1
\_function: (work@mailbox::try_peek), line:24:5, endln:25:16
  |vpiParent:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:1:3, endln:27:11
  |vpiName:try_peek
  |vpiFullName:work@mailbox::try_peek
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
  |vpiIODecl:
  \_io_decl: (message), line:24:31, endln:24:38
    |vpiParent:
    \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
    |vpiDirection:6
    |vpiName:message
\_int_typespec: , line:24:14, endln:24:17
  |vpiSigned:1
\_enum_typespec: (state), line:32:5, endln:32:74
  |vpiParent:
  \_class_defn: (work@process), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:30:3, endln:52:11
  |vpiName:state
  |vpiEnumConst:
  \_enum_const: (FINISHED), line:32:20, endln:32:28
    |vpiParent:
    \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiName:FINISHED
    |INT:0
    |vpiDecompile:0
    |vpiSize:64
  |vpiEnumConst:
  \_enum_const: (RUNNING), line:32:30, endln:32:37
    |vpiParent:
    \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiName:RUNNING
    |INT:1
    |vpiDecompile:1
    |vpiSize:64
  |vpiEnumConst:
  \_enum_const: (WAITING), line:32:39, endln:32:46
    |vpiParent:
    \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiName:WAITING
    |INT:2
    |vpiDecompile:2
    |vpiSize:64
  |vpiEnumConst:
  \_enum_const: (SUSPENDED), line:32:48, endln:32:57
    |vpiParent:
    \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiName:SUSPENDED
    |INT:3
    |vpiDecompile:3
    |vpiSize:64
  |vpiEnumConst:
  \_enum_const: (KILLED), line:32:59, endln:32:65
    |vpiParent:
    \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiName:KILLED
    |INT:4
    |vpiDecompile:4
    |vpiSize:64
\_function: (work@process::self), line:34:5, endln:34:11
  |vpiParent:
  \_class_defn: (work@process), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:30:3, endln:52:11
  |vpiName:self
  |vpiFullName:work@process::self
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_class_var: (work@process::self), line:34:21, endln:34:28
\_class_typespec: , line:34:21, endln:34:28
  |vpiClassDefn:
  \_class_defn: (work@process), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:30:3, endln:52:11
\_function: (work@process::status), line:37:5, endln:38:16
  |vpiParent:
  \_class_defn: (work@process), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:30:3, endln:52:11
  |vpiName:status
  |vpiFullName:work@process::status
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_enum_var: (work@process::status), line:37:14, endln:37:19
\_function: (work@semaphore::new), line:57:5, endln:58:16
  |vpiParent:
  \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:55:3, endln:69:11
  |vpiName:new
  |vpiFullName:work@semaphore::new
  |vpiMethod:1
  |vpiReturn:
  \_class_var: (work@semaphore::new), line:57:22, endln:57:30
  |vpiIODecl:
  \_io_decl: (keyCount), line:57:22, endln:57:30
    |vpiParent:
    \_function: (work@semaphore::new), line:57:5, endln:58:16
    |vpiDirection:1
    |vpiName:keyCount
    |vpiExpr:
    \_constant: , line:57:33, endln:57:34
    |vpiTypedef:
    \_ref_typespec: (work@semaphore::new::keyCount)
      |vpiParent:
      \_io_decl: (keyCount), line:57:22, endln:57:30
      |vpiFullName:work@semaphore::new::keyCount
      |vpiActual:
      \_int_typespec: , line:57:18, endln:57:21
\_class_typespec: 
  |vpiClassDefn:
  \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:55:3, endln:69:11
\_int_typespec: , line:57:18, endln:57:21
  |vpiSigned:1
\_int_typespec: , line:60:14, endln:60:17
  |vpiSigned:1
\_int_typespec: , line:63:14, endln:63:17
  |vpiSigned:1
\_function: (work@semaphore::try_get), line:66:5, endln:67:16
  |vpiParent:
  \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/Attributes/builtin.sv, line:55:3, endln:69:11
  |vpiName:try_get
  |vpiFullName:work@semaphore::try_get
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
  |vpiIODecl:
  \_io_decl: (keyCount), line:66:30, endln:66:38
    |vpiParent:
    \_function: (work@semaphore::try_get), line:66:5, endln:67:16
    |vpiDirection:1
    |vpiName:keyCount
    |vpiExpr:
    \_constant: , line:66:41, endln:66:42
    |vpiTypedef:
    \_ref_typespec: (work@semaphore::try_get::keyCount)
      |vpiParent:
      \_io_decl: (keyCount), line:66:30, endln:66:38
      |vpiFullName:work@semaphore::try_get::keyCount
      |vpiActual:
      \_int_typespec: , line:66:26, endln:66:29
\_int_typespec: , line:66:14, endln:66:17
  |vpiSigned:1
\_int_typespec: , line:66:26, endln:66:29
  |vpiSigned:1
\_logic_typespec: , line:14:10, endln:14:14
\_logic_typespec: , line:15:10, endln:15:14
\_logic_typespec: , line:16:10, endln:16:14
\_logic_typespec: , line:17:10, endln:17:14
\_logic_typespec: , line:14:10, endln:14:14
  |vpiParent:
  \_logic_net: (work@foo.clk), line:13:12, endln:13:15
\_logic_typespec: , line:15:10, endln:15:14
  |vpiParent:
  \_logic_net: (work@foo.rst), line:13:17, endln:13:20
\_logic_typespec: , line:16:10, endln:16:14
  |vpiParent:
  \_logic_net: (work@foo.inp), line:13:22, endln:13:25
\_logic_typespec: , line:17:10, endln:17:14
  |vpiParent:
  \_logic_net: (work@foo.out), line:13:27, endln:13:30
\_logic_typespec: , line:2:10, endln:2:14
\_logic_typespec: , line:3:10, endln:3:14
\_logic_typespec: , line:4:10, endln:4:14
\_logic_typespec: , line:5:10, endln:5:13
\_logic_typespec: , line:2:10, endln:2:14
  |vpiParent:
  \_logic_net: (work@foo.bar_instance.clk), line:1:12, endln:1:15
\_logic_typespec: , line:3:10, endln:3:14
  |vpiParent:
  \_logic_net: (work@foo.bar_instance.rst), line:1:17, endln:1:20
\_logic_typespec: , line:4:10, endln:4:14
  |vpiParent:
  \_logic_net: (work@foo.bar_instance.inp), line:1:22, endln:1:25
\_logic_typespec: , line:5:10, endln:5:13
  |vpiParent:
  \_logic_net: (work@foo.bar_instance.out), line:1:27, endln:1:30
\_logic_typespec: , line:2:10, endln:2:14
\_logic_typespec: , line:3:10, endln:3:14
\_logic_typespec: , line:4:10, endln:4:14
\_logic_typespec: , line:5:10, endln:5:13
\_logic_typespec: , line:14:10, endln:14:14
\_logic_typespec: , line:15:10, endln:15:14
\_logic_typespec: , line:16:10, endln:16:14
\_logic_typespec: , line:17:10, endln:17:14
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 8
[   NOTE] : 7

============================== Begin Linting Results ==============================
[LINT]: ${SURELOG_DIR}/tests/Attributes/dut.sv:31:9: Illegal wire LHS, b
[LINT]: ${SURELOG_DIR}/tests/Attributes/dut.sv:33:9: Illegal wire LHS, b
[LINT]: ${SURELOG_DIR}/tests/Attributes/dut.sv:35:9: Illegal wire LHS, b
[LINT]: ${SURELOG_DIR}/tests/Attributes/test_attributes.sv:45:25: Non synthesizable construct, tata
[LINT]: ${SURELOG_DIR}/tests/Attributes/test_attributes.sv:42:23: Non synthesizable construct, work@toto
[LINT]: ${SURELOG_DIR}/tests/Attributes/test_attributes.sv:12:1: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/tests/Attributes/test_attributes.sv:13:1: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/tests/Attributes/test_attributes.sv:14:1: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/tests/Attributes/test_attributes.sv:15:1: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/tests/Attributes/test_attributes.sv:16:1: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/tests/Attributes/test_attributes.sv:17:1: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/tests/Attributes/test_attributes.sv:18:1: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/tests/Attributes/test_attributes.sv:19:1: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/tests/Attributes/test_attributes.sv:20:1: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/tests/Attributes/test_attributes.sv:21:1: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/tests/Attributes/test_attributes.sv:22:1: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/tests/Attributes/test_attributes.sv:23:1: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/tests/Attributes/test_attributes.sv:24:1: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/tests/Attributes/test_attributes.sv:25:1: Non synthesizable construct,
[LINT]: ${SURELOG_DIR}/tests/Attributes/test_attributes.sv:7:21: Non synthesizable construct,
============================== End Linting Results ==============================

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/Attributes/builtin.sv         | ${SURELOG_DIR}/build/regression/Attributes/roundtrip/builtin_000.sv         | 0 | 0 |
[roundtrip]: ${SURELOG_DIR}/tests/Attributes/dut.sv             | ${SURELOG_DIR}/build/regression/Attributes/roundtrip/dut_000.sv             | 11 | 41 |
[roundtrip]: ${SURELOG_DIR}/tests/Attributes/test_attributes.sv | ${SURELOG_DIR}/build/regression/Attributes/roundtrip/test_attributes_000.sv | 7 | 57 |
============================== End RoundTrip Results ==============================
