library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity clock is
	port (
		clock : out std_logic;
	);
end entity clock;

architecture behaviour of clock
begin

end architecture behaviour;