[{"DBLP title": "BarrierPoint: Sampled simulation of multi-threaded applications.", "DBLP authors": ["Trevor E. Carlson", "Wim Heirman", "Kenzo Van Craeynest", "Lieven Eeckhout"], "year": 2014, "MAG papers": [{"PaperId": 1969241238, "PaperTitle": "barrierpoint sampled simulation of multi threaded applications", "Year": 2014, "CitationCount": 37, "EstimatedCitation": 54, "Affiliations": {"intel": 1.0, "ghent university": 3.0}}], "source": "ES"}, {"DBLP title": "Sources of error in full-system simulation.", "DBLP authors": ["Anthony Gutierrez", "Joseph Pusdesris", "Ronald G. Dreslinski", "Trevor N. Mudge", "Chander Sudanthi", "Christopher D. Emmons", "Mitchell Hayenga", "Nigel C. Paver"], "year": 2014, "MAG papers": [{"PaperId": 2063884320, "PaperTitle": "sources of error in full system simulation", "Year": 2014, "CitationCount": 89, "EstimatedCitation": 142, "Affiliations": {"university of michigan": 4.0}}], "source": "ES"}, {"DBLP title": "Exploiting spatial architectures for edit distance algorithms.", "DBLP authors": ["Jesmin Jahan Tithi", "Neal Clayton Crago", "Joel S. Emer"], "year": 2014, "MAG papers": [{"PaperId": 2160366244, "PaperTitle": "exploiting spatial architectures for edit distance algorithms", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"stony brook university": 1.0, "intel": 2.0}}], "source": "ES"}, {"DBLP title": "A Top-Down method for performance analysis and counters architecture.", "DBLP authors": ["Ahmad Yasin"], "year": 2014, "MAG papers": [{"PaperId": 2013062050, "PaperTitle": "a top down method for performance analysis and counters architecture", "Year": 2014, "CitationCount": 171, "EstimatedCitation": 237, "Affiliations": {"intel": 1.0}}], "source": "ES"}, {"DBLP title": "Moby: A mobile benchmark suite for architectural simulators.", "DBLP authors": ["Yongbing Huang", "Zhongbin Zha", "Mingyu Chen", "Lixin Zhang"], "year": 2014, "MAG papers": [{"PaperId": 1986825865, "PaperTitle": "moby a mobile benchmark suite for architectural simulators", "Year": 2014, "CitationCount": 51, "EstimatedCitation": 83, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "The design space of ultra-low energy asymmetric cryptography.", "DBLP authors": ["Andrew D. Targhetta", "Donald E. Owen", "Paul V. Gratz"], "year": 2014, "MAG papers": [{"PaperId": 2027715904, "PaperTitle": "the design space of ultra low energy asymmetric cryptography", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"texas a m university": 2.0, "sandia national laboratories": 1.0}}], "source": "ES"}, {"DBLP title": "Optimized hardware for suboptimal software: The case for SIMD-aware benchmarks.", "DBLP authors": ["Juan M. Cebrian", "Magnus Jahre", "Lasse Natvig"], "year": 2014, "MAG papers": [{"PaperId": 2004183895, "PaperTitle": "optimized hardware for suboptimal software the case for simd aware benchmarks", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"norwegian university of science and technology": 3.0}}], "source": "ES"}, {"DBLP title": "Applying the roofline model.", "DBLP authors": ["Georg Ofenbeck", "Ruedi Steinmann", "Victoria Caparr\u00f3s Cabezas", "Daniele G. Spampinato", "Markus P\u00fcschel"], "year": 2014, "MAG papers": [{"PaperId": 2049009664, "PaperTitle": "applying the roofline model", "Year": 2014, "CitationCount": 54, "EstimatedCitation": 104, "Affiliations": {"eth zurich": 5.0}}], "source": "ES"}, {"DBLP title": "Extending statistical cache models to support detailed pipeline simulators.", "DBLP authors": ["Nikos Nikoleris", "David Eklov", "Erik Hagersten"], "year": 2014, "MAG papers": [{"PaperId": 2995105446, "PaperTitle": "extending statistical cache models to support detailed pipeline simulators", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2095751447, "PaperTitle": "extending statistical cache models to support detailed pipeline simulators", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"uppsala university": 3.0}}], "source": "ES"}, {"DBLP title": "Modeling cache coherence misses on multicores.", "DBLP authors": ["Xiaoyue Pan", "Bengt Jonsson"], "year": 2014, "MAG papers": [{"PaperId": 2164691170, "PaperTitle": "modeling cache coherence misses on multicores", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"uppsala university": 2.0}}], "source": "ES"}, {"DBLP title": "Manifold: A parallel simulation framework for multicore systems.", "DBLP authors": ["Jun Wang", "Jesse G. Beu", "Rishiraj A. Bheda", "Tom Conte", "Zhenjiang Dong", "Chad D. Kersey", "Mitchelle Rasquinha", "George F. Riley", "William J. Song", "He Xiao", "Peng Xu", "Sudhakar Yalamanchili"], "year": 2014, "MAG papers": [{"PaperId": 2090678868, "PaperTitle": "manifold a parallel simulation framework for multicore systems", "Year": 2014, "CitationCount": 51, "EstimatedCitation": 71, "Affiliations": {"georgia institute of technology": 12.0}}], "source": "ES"}, {"DBLP title": "PriME: A parallel and distributed simulator for thousand-core chips.", "DBLP authors": ["Yaosheng Fu", "David Wentzlaff"], "year": 2014, "MAG papers": [{"PaperId": 2077019175, "PaperTitle": "prime a parallel and distributed simulator for thousand core chips", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"princeton university": 2.0}}], "source": "ES"}, {"DBLP title": "A software based profiling method for obtaining speedup stacks on commodity multi-cores.", "DBLP authors": ["David Eklov", "Nikos Nikoleris", "Erik Hagersten"], "year": 2014, "MAG papers": [{"PaperId": 2061871323, "PaperTitle": "a software based profiling method for obtaining speedup stacks on commodity multi cores", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"uppsala university": 3.0}}, {"PaperId": 3011540460, "PaperTitle": "a software based profiling method for obtaining speedup stacks on commodity multi cores", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "MIAMI: A framework for application performance diagnosis.", "DBLP authors": ["Gabriel Marin", "Jack J. Dongarra", "Daniel Terpstra"], "year": 2014, "MAG papers": [{"PaperId": 1969621874, "PaperTitle": "miami a framework for application performance diagnosis", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of tennessee": 3.0}}], "source": "ES"}, {"DBLP title": "Quality Time: A simple online technique for quantifying multicore execution efficiency.", "DBLP authors": ["Anshuman Gupta", "Jack Sampson", "Michael Bedford Taylor"], "year": 2014, "MAG papers": [{"PaperId": 1967994051, "PaperTitle": "quality time a simple online technique for quantifying multicore execution efficiency", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"pennsylvania state university": 1.0, "university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "Variability of data dependences and control flow.", "DBLP authors": ["Tobias J. K. Edler von Koch", "Bj\u00f6rn Franke"], "year": 2014, "MAG papers": [{"PaperId": 2029829152, "PaperTitle": "variability of data dependences and control flow", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of edinburgh": 2.0}}], "source": "ES"}, {"DBLP title": "NDC: Analyzing the impact of 3D-stacked memory+logic devices on MapReduce workloads.", "DBLP authors": ["Seth H. Pugsley", "Jeffrey Jestes", "Huihui Zhang", "Rajeev Balasubramonian", "Vijayalakshmi Srinivasan", "Alper Buyuktosunoglu", "Al Davis", "Feifei Li"], "year": 2014, "MAG papers": [{"PaperId": 2092324191, "PaperTitle": "ndc analyzing the impact of 3d stacked memory logic devices on mapreduce workloads", "Year": 2014, "CitationCount": 189, "EstimatedCitation": 258, "Affiliations": {"university of utah": 6.0, "ibm": 2.0}}], "source": "ES"}, {"DBLP title": "Simulating DRAM controllers for future system architecture exploration.", "DBLP authors": ["Andreas Hansson", "Neha Agarwal", "Aasheesh Kolli", "Thomas F. Wenisch", "Aniruddha N. Udipi"], "year": 2014, "MAG papers": [{"PaperId": 1980891674, "PaperTitle": "simulating dram controllers for future system architecture exploration", "Year": 2014, "CitationCount": 71, "EstimatedCitation": 99, "Affiliations": {"university of michigan": 3.0}}], "source": "ES"}, {"DBLP title": "Energy-efficient reconfigurable cache architectures for accelerator-enabled embedded systems.", "DBLP authors": ["Amin Farmahini Farahani", "Nam Sung Kim", "Katherine Morrow"], "year": 2014, "MAG papers": [{"PaperId": 2064156449, "PaperTitle": "energy efficient reconfigurable cache architectures for accelerator enabled embedded systems", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of wisconsin madison": 3.0}}], "source": "ES"}, {"DBLP title": "GPU-Qin: A methodology for evaluating the error resilience of GPGPU applications.", "DBLP authors": ["Bo Fang", "Karthik Pattabiraman", "Matei Ripeanu", "Sudhanva Gurumurthi"], "year": 2014, "MAG papers": [{"PaperId": 2027716782, "PaperTitle": "gpu qin a methodology for evaluating the error resilience of gpgpu applications", "Year": 2014, "CitationCount": 103, "EstimatedCitation": 143, "Affiliations": {"advanced micro devices": 1.0, "university of british columbia": 3.0}}], "source": "ES"}, {"DBLP title": "Understanding the tradeoffs between software-managed vs. hardware-managed caches in GPUs.", "DBLP authors": ["Chao Li", "Yi Yang", "Hongwen Dai", "Shengen Yan", "Frank Mueller", "Huiyang Zhou"], "year": 2014, "MAG papers": [{"PaperId": 1970643910, "PaperTitle": "understanding the tradeoffs between software managed vs hardware managed caches in gpus", "Year": 2014, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"north carolina state university": 4.0, "chinese academy of sciences": 1.0}}], "source": "ES"}]