#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Mon Apr 18 13:50:26 2022
# Process ID: 13914
# Current directory: /home/ai_ml_group/IITB_AI_ML/fpga/convolution_transpose/vivado_synth
# Command line: vivado -mode batch -source bitgen.tcl
# Log file: /home/ai_ml_group/IITB_AI_ML/fpga/convolution_transpose/vivado_synth/vivado.log
# Journal file: /home/ai_ml_group/IITB_AI_ML/fpga/convolution_transpose/vivado_synth/vivado.jou
#-----------------------------------------------------------
source bitgen.tcl
# read_vhdl -library ahir_ieee_proposed ../vhdl_libs/aHiR_ieee_proposed.vhdl
# read_vhdl -library ahir ../vhdl_libs/ahir.vhdl
# read_vhdl -library simpleUartLib ../misc_vhdl/lib/simpleUartLib.vhdl
# read_vhdl -library RtUart ../misc_vhdl/lib/RtUart.vhdl
# read_vhdl -library work ../ahir/ahir_system_global_package.vhdl
# read_vhdl -library work ../ahir/ahir_system.vhdl
# read_vhdl ../toplevel/fpga_top.vhdl
# read_xdc ../constraint/kc705.xdc
# set_property part xc7k325tffg900-2 [current_project]
# set_property board_part xilinx.com:kc705:part0:1.1 [current_project]
# read_ip   ../ip/ClkWiz80MHz/ClockingWizFor80MHz/ClockingWizFor80MHz.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/Xilinx_2017.1/Vivado/2017.1/data/ip'.
# synth_design -fsm_extraction off -top fpga_top -part xc7k325tffg900-2
Command: synth_design -fsm_extraction off -top fpga_top -part xc7k325tffg900-2
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/ai_ml_group/IITB_AI_ML/fpga/convolution_transpose/ip/ClkWiz80MHz/ClockingWizFor80MHz/ClockingWizFor80MHz.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci

WARNING: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* This IP has board specific outputs. Current project board 'xilinx.com:kc705:part0:1.1' and the board 'xilinx.com:vc709:part0:1.8' used to customize the IP 'clk_wiz_0' do not match.
* Current project part 'xc7k325tffg900-2' and the part 'xc7vx690tffg1761-2' used to customize the IP 'clk_wiz_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t-ffg900'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.07' and will expire in -1722 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14012 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1266.754 ; gain = 68.000 ; free physical = 3198 ; free virtual = 43513
---------------------------------------------------------------------------------
ERROR: [Synth 8-2715] syntax error near ) [/home/ai_ml_group/IITB_AI_ML/fpga/convolution_transpose/toplevel/fpga_top.vhdl:34]
ERROR: [Synth 8-989] reset is already declared in this region [/home/ai_ml_group/IITB_AI_ML/fpga/convolution_transpose/toplevel/fpga_top.vhdl:40]
ERROR: [Synth 8-2029] formal convtranspose_input_pipe_pipe_write_data has no actual or default value [/home/ai_ml_group/IITB_AI_ML/fpga/convolution_transpose/toplevel/fpga_top.vhdl:84]
INFO: [Synth 8-994] convtranspose_input_pipe_pipe_write_data is declared here [/home/ai_ml_group/IITB_AI_ML/fpga/convolution_transpose/toplevel/fpga_top.vhdl:41]
INFO: [Synth 8-994] convtranspose_input_pipe_pipe_write_req is declared here [/home/ai_ml_group/IITB_AI_ML/fpga/convolution_transpose/toplevel/fpga_top.vhdl:42]
INFO: [Synth 8-994] convtranspose_output_pipe_pipe_read_req is declared here [/home/ai_ml_group/IITB_AI_ML/fpga/convolution_transpose/toplevel/fpga_top.vhdl:45]
WARNING: [Synth 8-1090] 'ahir_system' is not compiled in library work [/home/ai_ml_group/IITB_AI_ML/fpga/convolution_transpose/toplevel/fpga_top.vhdl:96]
INFO: [Synth 8-2810] unit structure ignored due to previous errors [/home/ai_ml_group/IITB_AI_ML/fpga/convolution_transpose/toplevel/fpga_top.vhdl:19]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1331.254 ; gain = 132.500 ; free physical = 3205 ; free virtual = 43520
---------------------------------------------------------------------------------
RTL Elaboration failed
6 Infos, 3 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Mon Apr 18 13:51:16 2022...
