// Seed: 2901029448
module module_0 (
    output supply1 id_0,
    input supply1 id_1,
    input supply0 id_2,
    output tri0 id_3,
    input tri0 id_4,
    input tri0 id_5,
    output tri id_6,
    output supply0 id_7,
    input wire id_8,
    output supply0 id_9,
    input wor id_10,
    input wor id_11,
    input wire id_12,
    input supply0 id_13,
    output tri0 id_14,
    input wire id_15,
    input tri id_16,
    output wire id_17
);
  assign id_14 = id_15;
  wire id_19, id_20;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    input tri1 id_2,
    input supply1 id_3
);
  assign id_0 = 1 * id_1 - id_3;
  module_0(
      id_0,
      id_2,
      id_3,
      id_0,
      id_2,
      id_3,
      id_0,
      id_0,
      id_2,
      id_0,
      id_1,
      id_1,
      id_1,
      id_3,
      id_0,
      id_2,
      id_3,
      id_0
  );
  wire id_5;
  always_ff @(1 or 1) begin
    `define pp_6 0
  end
  wire id_7 = id_5;
  wire id_8;
  wire id_9;
  assign id_0 = id_2 & 1;
  wire id_10;
endmodule
