============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Mar 03 2020  07:06:44 pm
  Module:                 INTER_2
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

           Pin                       Type         Fanout Load Slew Delay Arrival   
                                                         (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
(clock clock_name)               launch                                        0 R 
reg_line_in_reg[2][1]/CP                                         0             0 R 
reg_line_in_reg[2][1]/Q          HS65_LS_DFPRQX9       8 36.7  142  +185     185 R 
gen_filter[15].U_S0/e0[1] 
  addinc_U_0_U_S0_add_18_16/A[3] 
    g270/A                                                            +0     185   
    g270/Z                       HS65_LS_IVX9          1  4.2   40   +64     249 F 
    g260/A0                                                           +0     249   
    g260/CO                      HS65_LS_HA1X4         1  6.6   49   +98     347 F 
    g259/A0                                                           +0     347   
    g259/CO                      HS65_LS_FA1X4         1  6.6   64  +160     507 F 
    g258/A0                                                           +0     508   
    g258/CO                      HS65_LS_FA1X4         1  6.6   64  +167     675 F 
    g257/A0                                                           +0     675   
    g257/CO                      HS65_LS_FA1X4         1  6.6   64  +167     842 F 
    g256/A0                                                           +0     842   
    g256/S0                      HS65_LS_FA1X4         3 13.3  104  +256    1099 R 
  addinc_U_0_U_S0_add_18_16/Z[5] 
  g55/A                                                               +0    1099   
  g55/Z                          HS65_LS_IVX9          1  6.4   39   +60    1159 F 
  addinc_U_0_U_S1_add_18_16/B[5] 
    g252/B0                                                           +0    1159   
    g252/CO                      HS65_LS_FA1X4         1  6.6   65  +156    1315 F 
    g251/A0                                                           +0    1315   
    g251/CO                      HS65_LS_FA1X4         1  6.6   64  +168    1483 F 
    g250/A0                                                           +0    1483   
    g250/CO                      HS65_LS_FA1X4         1  6.6   64  +168    1650 F 
    g249/A0                                                           +0    1650   
    g249/CO                      HS65_LS_FA1X4         1  6.6   64  +167    1818 F 
    g248/A0                                                           +0    1818   
    g248/CO                      HS65_LS_FA1X4         1  6.6   64  +167    1985 F 
    g247/A0                                                           +0    1985   
    g247/CO                      HS65_LS_FA1X4         1  6.6   64  +167    2152 F 
    g246/A0                                                           +0    2152   
    g246/S0                      HS65_LS_FA1X4         1  7.6   70  +236    2388 R 
  addinc_U_0_U_S1_add_18_16/Z[11] 
  csa_tree_U_S21_add_18_10_groupi/in_0[11] 
    g520/A                                                            +0    2389   
    g520/Z                       HS65_LS_IVX18         2  7.7   25   +39    2427 F 
    g519/B                                                            +0    2427   
    g519/Z                       HS65_LS_NAND2X7       2  9.5   50   +38    2466 R 
    g518/C                                                            +0    2466   
    g518/Z                       HS65_LS_OAI21X3       1  6.6   84   +82    2548 F 
    g503/A0                                                           +0    2548   
    g503/S0                      HS65_LS_FA1X4         1  6.4   61  +218    2766 F 
    g284/B0                                                           +0    2766   
    g284/CO                      HS65_LS_FA1X4         1  6.6   64  +167    2933 F 
    g283/A0                                                           +0    2933   
    g283/CO                      HS65_LS_FA1X4         1  6.6   64  +167    3100 F 
    g282/A0                                                           +0    3100   
    g282/CO                      HS65_LS_FA1X4         1  6.6   64  +167    3267 F 
    g281/A0                                                           +0    3267   
    g281/CO                      HS65_LS_FA1X4         1  6.3   62  +166    3433 F 
    g280/A                                                            +0    3433   
    g280/Z                       HS65_LSS_XOR3X2       1  3.8   93  +156    3589 F 
  csa_tree_U_S21_add_18_10_groupi/out_0[15] 
gen_filter[15].U_S0/f3[9] 
reg_out_inter_reg[47][9]/D  <<<  HS65_LS_DFPRQX4                      +0    3589   
reg_out_inter_reg[47][9]/CP      setup                           0  +137    3726 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock_name)               capture                                    5880 R 
                                 adjustments                        -100    5780   
-----------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :    2054ps 
Start-point  : reg_line_in_reg[2][1]/CP
End-point    : reg_out_inter_reg[47][9]/D
