-- Project:   Test1
-- Generated: 11/14/2019 10:07:46
-- PSoC Creator  4.2

ENTITY Test1 IS
    PORT(
        Buzzer(0)_PAD : OUT std_ulogic;
        Pin_1(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_VDDOPAMP OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END Test1;

ARCHITECTURE __DEFAULT__ OF Test1 IS
    SIGNAL Buzzer(0)__PA : bit;
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL Net_101 : bit;
    ATTRIBUTE global_signal OF Net_101 : SIGNAL IS true;
    SIGNAL Net_101_local : bit;
    SIGNAL Net_102_0 : bit;
    ATTRIBUTE placement_force OF Net_102_0 : SIGNAL IS "U(0,1,B)2";
    SIGNAL Net_102_1 : bit;
    ATTRIBUTE placement_force OF Net_102_1 : SIGNAL IS "U(1,1,A)1";
    SIGNAL Net_102_2 : bit;
    ATTRIBUTE placement_force OF Net_102_2 : SIGNAL IS "U(0,1,A)2";
    SIGNAL Net_102_3 : bit;
    ATTRIBUTE placement_force OF Net_102_3 : SIGNAL IS "U(1,1,B)2";
    SIGNAL Net_102_4 : bit;
    ATTRIBUTE placement_force OF Net_102_4 : SIGNAL IS "U(1,1,B)3";
    SIGNAL Net_102_5 : bit;
    ATTRIBUTE placement_force OF Net_102_5 : SIGNAL IS "U(1,1,B)0";
    SIGNAL Net_102_6 : bit;
    ATTRIBUTE placement_force OF Net_102_6 : SIGNAL IS "U(1,1,B)1";
    SIGNAL Net_481 : bit;
    ATTRIBUTE placement_force OF Net_481 : SIGNAL IS "U(1,1,A)0";
    SIGNAL Net_494_0 : bit;
    ATTRIBUTE placement_force OF Net_494_0 : SIGNAL IS "U(1,0,B)2";
    ATTRIBUTE soft OF Net_494_0 : SIGNAL IS 1;
    SIGNAL Net_494_0_split : bit;
    ATTRIBUTE placement_force OF Net_494_0_split : SIGNAL IS "U(1,0,A)0";
    SIGNAL Net_494_0_split_1 : bit;
    ATTRIBUTE placement_force OF Net_494_0_split_1 : SIGNAL IS "U(0,0,A)0";
    SIGNAL Net_494_1 : bit;
    ATTRIBUTE placement_force OF Net_494_1 : SIGNAL IS "U(0,1,A)0";
    ATTRIBUTE soft OF Net_494_1 : SIGNAL IS 1;
    SIGNAL Net_494_1_split : bit;
    ATTRIBUTE placement_force OF Net_494_1_split : SIGNAL IS "U(0,2,A)0";
    SIGNAL Net_494_1_split_1 : bit;
    ATTRIBUTE placement_force OF Net_494_1_split_1 : SIGNAL IS "U(0,0,B)0";
    SIGNAL Net_494_1_split_2 : bit;
    ATTRIBUTE placement_force OF Net_494_1_split_2 : SIGNAL IS "U(0,1,B)1";
    SIGNAL Net_494_2 : bit;
    ATTRIBUTE placement_force OF Net_494_2 : SIGNAL IS "U(1,2,A)0";
    ATTRIBUTE soft OF Net_494_2 : SIGNAL IS 1;
    SIGNAL Net_494_2_split : bit;
    ATTRIBUTE placement_force OF Net_494_2_split : SIGNAL IS "U(1,2,B)0";
    SIGNAL Net_494_2_split_1 : bit;
    ATTRIBUTE placement_force OF Net_494_2_split_1 : SIGNAL IS "U(0,2,B)0";
    SIGNAL Net_57 : bit;
    ATTRIBUTE global_signal OF Net_57 : SIGNAL IS true;
    SIGNAL Net_57_local : bit;
    SIGNAL Net_58 : bit;
    ATTRIBUTE global_signal OF Net_58 : SIGNAL IS true;
    SIGNAL Net_58_local : bit;
    SIGNAL Net_59 : bit;
    ATTRIBUTE global_signal OF Net_59 : SIGNAL IS true;
    SIGNAL Net_59_local : bit;
    SIGNAL Net_60 : bit;
    ATTRIBUTE global_signal OF Net_60 : SIGNAL IS true;
    SIGNAL Net_60_local : bit;
    SIGNAL Net_63 : bit;
    ATTRIBUTE global_signal OF Net_63 : SIGNAL IS true;
    SIGNAL Net_63_local : bit;
    SIGNAL Net_64 : bit;
    ATTRIBUTE global_signal OF Net_64 : SIGNAL IS true;
    SIGNAL Net_64_local : bit;
    SIGNAL Net_65 : bit;
    ATTRIBUTE global_signal OF Net_65 : SIGNAL IS true;
    SIGNAL Net_65_local : bit;
    SIGNAL Net_66 : bit;
    ATTRIBUTE GROUND OF Net_66 : SIGNAL IS true;
    SIGNAL Net_98 : bit;
    ATTRIBUTE POWER OF Net_98 : SIGNAL IS true;
    SIGNAL Pin_1(0)__PA : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    ATTRIBUTE lib_model OF Net_494_2_split : LABEL IS "macrocell1";
    ATTRIBUTE Location OF Net_494_2_split : LABEL IS "U(1,2)";
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF Buzzer(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF Buzzer(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF Pin_1(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF Pin_1(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF Net_494_2 : LABEL IS "macrocell2";
    ATTRIBUTE Location OF Net_494_2 : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF Net_494_1 : LABEL IS "macrocell3";
    ATTRIBUTE Location OF Net_494_1 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF Net_494_0 : LABEL IS "macrocell4";
    ATTRIBUTE Location OF Net_494_0 : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF Net_494_0_split_1 : LABEL IS "macrocell5";
    ATTRIBUTE Location OF Net_494_0_split_1 : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF Net_494_0_split : LABEL IS "macrocell6";
    ATTRIBUTE Location OF Net_494_0_split : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF Net_494_1_split_2 : LABEL IS "macrocell7";
    ATTRIBUTE Location OF Net_494_1_split_2 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF Net_494_1_split_1 : LABEL IS "macrocell8";
    ATTRIBUTE Location OF Net_494_1_split_1 : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF Net_494_1_split : LABEL IS "macrocell9";
    ATTRIBUTE Location OF Net_494_1_split : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF Net_494_2_split_1 : LABEL IS "macrocell10";
    ATTRIBUTE Location OF Net_494_2_split_1 : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF Net_481 : LABEL IS "macrocell11";
    ATTRIBUTE Location OF Net_481 : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF Net_102_4 : LABEL IS "macrocell12";
    ATTRIBUTE Location OF Net_102_4 : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF Net_102_3 : LABEL IS "macrocell13";
    ATTRIBUTE Location OF Net_102_3 : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF Net_102_2 : LABEL IS "macrocell14";
    ATTRIBUTE Location OF Net_102_2 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF Net_102_1 : LABEL IS "macrocell15";
    ATTRIBUTE Location OF Net_102_1 : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF Net_102_0 : LABEL IS "macrocell16";
    ATTRIBUTE Location OF Net_102_0 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF Net_102_6 : LABEL IS "macrocell17";
    ATTRIBUTE Location OF Net_102_6 : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF Net_102_5 : LABEL IS "macrocell18";
    ATTRIBUTE Location OF Net_102_5 : LABEL IS "U(1,1)";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pa_out : OUT std_ulogic;
            pin_input : IN std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
BEGIN

    Net_494_2_split:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * !main_5 * !main_6) + (!main_0 * !main_1 * !main_3 * main_4 * main_5 * main_6) + (main_0 * !main_1 * main_2 * !main_3 * main_5 * main_6) + (!main_1 * !main_2 * !main_3 * main_4 * !main_5 * main_6) + (!main_1 * !main_2 * main_3 * !main_4 * !main_5 * main_6) + (main_1 * main_2 * !main_3 * !main_5 * !main_6) + (main_1 * !main_3 * !main_4 * !main_5 * main_6) + (!main_2 * !main_3 * !main_4 * main_5 * !main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_494_2_split,
            main_0 => Net_102_4,
            main_1 => Net_102_3,
            main_2 => Net_102_2,
            main_3 => Net_102_1,
            main_4 => Net_102_0,
            main_5 => Net_102_6,
            main_6 => Net_102_5);

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => Net_65,
            dclk_0 => Net_65_local,
            dclk_glb_1 => Net_64,
            dclk_1 => Net_64_local,
            dclk_glb_2 => Net_63,
            dclk_2 => Net_63_local,
            dclk_glb_3 => Net_60,
            dclk_3 => Net_60_local,
            dclk_glb_4 => Net_59,
            dclk_4 => Net_59_local,
            dclk_glb_5 => Net_58,
            dclk_5 => Net_58_local,
            dclk_glb_6 => Net_57,
            dclk_6 => Net_57_local,
            dclk_glb_7 => Net_101,
            dclk_7 => Net_101_local);

    Buzzer:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Buzzer(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Buzzer",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Buzzer(0)__PA,
            oe => open,
            pin_input => Net_481,
            pad_out => Buzzer(0)_PAD,
            pad_in => Buzzer(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "01a8e238-b363-4c8c-afd6-a70cc770e790",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_1(0)__PA,
            oe => open,
            pin_input => Net_481,
            pad_out => Pin_1(0)_PAD,
            pad_in => Pin_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Net_494_2:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * main_1 * !main_5 * main_6) + (main_0 * !main_2 * main_5 * !main_6) + (main_0 * !main_4 * main_5 * !main_6) + (main_1 * !main_2 * main_3 * main_5) + (main_1 * !main_2 * main_5 * !main_6) + (main_7) + (main_8)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_494_2,
            main_0 => Net_102_4,
            main_1 => Net_102_3,
            main_2 => Net_102_2,
            main_3 => Net_102_1,
            main_4 => Net_102_0,
            main_5 => Net_102_6,
            main_6 => Net_102_5,
            main_7 => Net_494_2_split,
            main_8 => Net_494_2_split_1);

    Net_494_1:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_494_1,
            main_0 => Net_494_1_split,
            main_1 => Net_494_1_split_1,
            main_2 => Net_494_1_split_2);

    Net_494_0:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * main_1 * !main_2 * main_4 * !main_5) + (!main_0 * main_1 * main_3 * !main_5) + (main_0 * !main_1 * main_2 * !main_3 * !main_6) + (main_7) + (main_8)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_494_0,
            main_0 => Net_102_4,
            main_1 => Net_102_3,
            main_2 => Net_102_2,
            main_3 => Net_102_1,
            main_4 => Net_102_0,
            main_5 => Net_102_6,
            main_6 => Net_102_5,
            main_7 => Net_494_0_split,
            main_8 => Net_494_0_split_1);

    Net_494_0_split_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * main_5) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5) + (!main_0 * main_1 * !main_2 * !main_3 * main_5 * main_6) + (!main_0 * !main_2 * !main_3 * !main_4 * main_5 * main_6) + (main_0 * !main_1 * !main_3 * main_5 * !main_6) + (main_0 * !main_3 * main_4 * main_5 * !main_6) + (main_1 * main_2 * main_3 * !main_5 * !main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_494_0_split_1,
            main_0 => Net_102_4,
            main_1 => Net_102_3,
            main_2 => Net_102_2,
            main_3 => Net_102_1,
            main_4 => Net_102_0,
            main_5 => Net_102_6,
            main_6 => Net_102_5);

    Net_494_0_split:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2 * main_3 * main_4 * main_5 * !main_6) + (main_0 * !main_1 * !main_2 * main_3 * !main_5 * !main_6) + (main_0 * main_1 * !main_2 * !main_4 * main_5 * !main_6) + (main_0 * main_1 * main_2 * !main_3 * main_4 * main_5) + (main_0 * main_1 * main_2 * !main_4 * main_5 * main_6) + (!main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6) + (main_1 * !main_2 * !main_3 * main_4 * !main_5 * main_6) + (main_1 * !main_2 * main_3 * !main_4 * !main_5 * main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_494_0_split,
            main_0 => Net_102_4,
            main_1 => Net_102_3,
            main_2 => Net_102_2,
            main_3 => Net_102_1,
            main_4 => Net_102_0,
            main_5 => Net_102_6,
            main_6 => Net_102_5);

    Net_494_1_split_2:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_5 * !main_6) + (!main_0 * main_3 * !main_4 * main_5) + (main_0 * !main_1 * !main_5 * !main_6) + (main_0 * !main_2 * main_3 * main_5) + (main_0 * main_3 * main_5 * !main_6) + (!main_1 * !main_2 * main_3 * !main_4) + (!main_1 * !main_2 * main_3 * !main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_494_1_split_2,
            main_0 => Net_102_4,
            main_1 => Net_102_3,
            main_2 => Net_102_2,
            main_3 => Net_102_1,
            main_4 => Net_102_0,
            main_5 => Net_102_6,
            main_6 => Net_102_5);

    Net_494_1_split_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_6) + (!main_0 * main_1 * main_2 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5) + (!main_0 * !main_3 * main_4 * main_5 * !main_6) + (main_0 * !main_1 * !main_3 * main_5 * main_6) + (main_0 * main_1 * !main_2 * !main_5 * main_6) + (main_0 * main_1 * main_3 * main_4 * main_6) + (main_0 * main_1 * !main_4 * main_5 * !main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_494_1_split_1,
            main_0 => Net_102_4,
            main_1 => Net_102_3,
            main_2 => Net_102_2,
            main_3 => Net_102_1,
            main_4 => Net_102_0,
            main_5 => Net_102_6,
            main_6 => Net_102_5);

    Net_494_1_split:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_5 * !main_6) + (!main_1 * !main_2 * !main_3 * main_4 * main_6) + (!main_1 * main_2 * !main_3 * main_5 * !main_6) + (!main_1 * main_2 * main_3 * main_4 * !main_5) + (!main_1 * !main_3 * main_4 * main_5 * main_6) + (main_1 * main_2 * !main_3 * !main_5 * !main_6) + (main_1 * !main_3 * !main_4 * !main_5 * main_6) + (main_1 * main_3 * main_4 * main_5 * main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_494_1_split,
            main_0 => Net_102_4,
            main_1 => Net_102_3,
            main_2 => Net_102_2,
            main_3 => Net_102_1,
            main_4 => Net_102_0,
            main_5 => Net_102_6,
            main_6 => Net_102_5);

    Net_494_2_split_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_3 * !main_4 * !main_6) + (!main_0 * main_2 * main_4 * main_5 * !main_6) + (!main_0 * main_3 * !main_4 * main_5 * main_6) + (main_0 * !main_1 * !main_2 * !main_3 * !main_5) + (main_0 * !main_1 * main_2 * main_3 * !main_6) + (!main_1 * main_2 * main_3 * main_4 * !main_5) + (main_1 * main_3 * main_4 * main_6) + (main_2 * main_3 * main_5 * !main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_494_2_split_1,
            main_0 => Net_102_4,
            main_1 => Net_102_3,
            main_2 => Net_102_2,
            main_3 => Net_102_1,
            main_4 => Net_102_0,
            main_5 => Net_102_6,
            main_6 => Net_102_5);

    Net_481:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_9) + (!main_0 * !main_1 * main_2 * main_8) + (!main_0 * main_1 * !main_2 * main_7) + (!main_0 * main_1 * main_2 * main_6) + (main_0 * !main_1 * !main_2 * main_5) + (main_0 * !main_1 * main_2 * main_4) + (main_0 * main_1 * !main_2 * main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_481,
            main_0 => Net_494_2,
            main_1 => Net_494_1,
            main_2 => Net_494_0,
            main_3 => Net_65_local,
            main_4 => Net_64_local,
            main_5 => Net_63_local,
            main_6 => Net_60_local,
            main_7 => Net_59_local,
            main_8 => Net_58_local,
            main_9 => Net_57_local);

    Net_102_4:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_102_4,
            clock_0 => Net_101,
            main_0 => Net_102_3,
            main_1 => Net_102_2,
            main_2 => Net_102_1,
            main_3 => Net_102_0);

    Net_102_3:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_102_3,
            clock_0 => Net_101,
            main_0 => Net_102_2,
            main_1 => Net_102_1,
            main_2 => Net_102_0);

    Net_102_2:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_102_2,
            clock_0 => Net_101,
            main_0 => Net_102_1,
            main_1 => Net_102_0);

    Net_102_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_102_1,
            clock_0 => Net_101,
            main_0 => Net_102_0);

    Net_102_0:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_102_0,
            clock_0 => Net_101);

    Net_102_6:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_102_6,
            clock_0 => Net_101,
            main_0 => Net_102_4,
            main_1 => Net_102_3,
            main_2 => Net_102_2,
            main_3 => Net_102_1,
            main_4 => Net_102_0,
            main_5 => Net_102_5);

    Net_102_5:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_102_5,
            clock_0 => Net_101,
            main_0 => Net_102_4,
            main_1 => Net_102_3,
            main_2 => Net_102_2,
            main_3 => Net_102_1,
            main_4 => Net_102_0);

END __DEFAULT__;
