/********************************************************************
 * Copyright (C) 2019 Texas Instruments Incorporated.
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 *  Name        : cslr_icss_g.h
*/
#ifndef CSLR_ICSS_G_H_
#define CSLR_ICSS_G_H_

#ifdef __cplusplus
extern "C"
{
#endif
#include <drivers/hw_include/cslr.h>
#include <stdint.h>

/**************************************************************************
* Module Base Offset Values
**************************************************************************/

#define CSL_ICSS_G_DRAM0_SLV_RAM_REGS_BASE                                     (0x00000000U)
#define CSL_ICSS_G_DRAM1_SLV_RAM_REGS_BASE                                     (0x00002000U)
#define CSL_ICSS_G_ECC_AGGR_REGS_BASE                                          (0x00000000U)
#define CSL_ICSS_G_PA_STAT_WRAP_PA_SLV_CSTAT_REGS_BASE                         (0x0002C000U)
#define CSL_ICSS_G_PA_STAT_WRAP_PA_SLV_QSTAT_REGS_BASE                         (0x00027000U)
#define CSL_ICSS_G_PA_STAT_WRAP_PA_SLV_REGS_BASE                               (0x0003C000U)
#define CSL_ICSSCFG_REGS_BASE                                       (0x00026000U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_REGS_BASE                           (0x00030000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_REGS_BASE                            (0x00020000U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_REGS_BASE                            (0x00028000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_REGS_BASE                                      (0x0002E000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_REGS_BASE                                      (0x0002F000U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_REGS_BASE                                (0x00032400U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_REGS_BASE                         (0x00032000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_REGS_BASE                (0x00033000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_REGS_BASE                  (0x00032100U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_REGS_BASE                  (0x00032200U)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_DEBUG_REGS_BASE                              (0x00022400U)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_RAM_REGS_BASE                                (0x00034000U)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_REGS_BASE                                    (0x00022000U)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_DEBUG_REGS_BASE                              (0x00024400U)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_RAM_REGS_BASE                                (0x00038000U)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_REGS_BASE                                    (0x00024000U)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_DEBUG_REGS_BASE                           (0x00025400U)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_RAM_REGS_BASE                             (0x0000A000U)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_REGS_BASE                                 (0x00025000U)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_DEBUG_REGS_BASE                           (0x00025C00U)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_RAM_REGS_BASE                             (0x0000C000U)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_REGS_BASE                                 (0x00025800U)
#define CSL_ICSS_G_PR1_PROTECT_SLV_REGS_BASE                                   (0x00024C00U)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_DEBUG_REGS_BASE                      (0x00023400U)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_RAM_REGS_BASE                        (0x00004000U)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_REGS_BASE                            (0x00023000U)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_DEBUG_REGS_BASE                      (0x00023C00U)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_RAM_REGS_BASE                        (0x00006000U)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_REGS_BASE                            (0x00023800U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_REGS_BASE         (0x0002A000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_REGS_BASE         (0x0002A200U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_REGS_BASE   (0x0002A400U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_REGS_BASE   (0x0002A500U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_REGS_BASE         (0x0002A100U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_REGS_BASE         (0x0002A300U)
#define CSL_ICSS_G_RAM_SLV_RAM_REGS_BASE                                       (0x00010000U)
#define CSL_ICSS_G_RAT_REGS_0_BASE                                             (0x00008000U)
#define CSL_ICSS_G_RAT_REGS_1_BASE                                             (0x00009000U)
#define CSL_ICSS_G_VBUSM_MST_MEM_REGS_BASE                                     (0x00000000U)


/**************************************************************************
* Hardware Region  : statics collect mode ram stores statistic values
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t CRAM;                      /* cram */
} CSL_icss_g_pa_stat_wrap_pa_slv_cstatRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_G_PA_STAT_WRAP_PA_SLV_CSTAT_CRAM                              (0x00000000U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* CRAM */

#define CSL_ICSS_G_PA_STAT_WRAP_PA_SLV_CSTAT_CRAM_VALUE_MASK                   (0xFFFFFFFFU)
#define CSL_ICSS_G_PA_STAT_WRAP_PA_SLV_CSTAT_CRAM_VALUE_SHIFT                  (0x00000000U)
#define CSL_ICSS_G_PA_STAT_WRAP_PA_SLV_CSTAT_CRAM_VALUE_MAX                    (0xFFFFFFFFU)

/**************************************************************************
* Hardware Region  : statics query mode ram stores statistic values
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t QRAM;                      /* qram */
} CSL_icss_g_pa_stat_wrap_pa_slv_qstatRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_G_PA_STAT_WRAP_PA_SLV_QSTAT_QRAM                              (0x00000000U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* QRAM */

#define CSL_ICSS_G_PA_STAT_WRAP_PA_SLV_QSTAT_QRAM_VALUE_MASK                   (0xFFFFFFFFU)
#define CSL_ICSS_G_PA_STAT_WRAP_PA_SLV_QSTAT_QRAM_VALUE_SHIFT                  (0x00000000U)
#define CSL_ICSS_G_PA_STAT_WRAP_PA_SLV_QSTAT_QRAM_VALUE_MAX                    (0xFFFFFFFFU)

/**************************************************************************
* Hardware Region  : control registers
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t REVID;
    volatile uint32_t SRESET;
    volatile uint32_t EAC;
    volatile uint8_t  Resv_16[4];
    volatile uint32_t TCTL;
    volatile uint32_t TLD;
    volatile uint32_t TVL;
} CSL_icss_g_pa_stat_wrap_pa_slvRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_G_PA_STAT_WRAP_PA_SLV_REVID                                   (0x00000000U)
#define CSL_ICSS_G_PA_STAT_WRAP_PA_SLV_SRESET                                  (0x00000004U)
#define CSL_ICSS_G_PA_STAT_WRAP_PA_SLV_EAC                                     (0x00000008U)
#define CSL_ICSS_G_PA_STAT_WRAP_PA_SLV_TCTL                                    (0x00000010U)
#define CSL_ICSS_G_PA_STAT_WRAP_PA_SLV_TLD                                     (0x00000014U)
#define CSL_ICSS_G_PA_STAT_WRAP_PA_SLV_TVL                                     (0x00000018U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* REVID */

#define CSL_ICSS_G_PA_STAT_WRAP_PA_SLV_REVID_REVID_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PA_STAT_WRAP_PA_SLV_REVID_REVID_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PA_STAT_WRAP_PA_SLV_REVID_REVID_MAX                         (0xFFFFFFFFU)

/* SRESET */

#define CSL_ICSS_G_PA_STAT_WRAP_PA_SLV_SRESET_TRIGGER_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_G_PA_STAT_WRAP_PA_SLV_SRESET_TRIGGER_SHIFT                    (0x00000000U)
#define CSL_ICSS_G_PA_STAT_WRAP_PA_SLV_SRESET_TRIGGER_MAX                      (0xFFFFFFFFU)

/* EAC */

#define CSL_ICSS_G_PA_STAT_WRAP_PA_SLV_EAC_ENABLE_MASK                         (0x80000000U)
#define CSL_ICSS_G_PA_STAT_WRAP_PA_SLV_EAC_ENABLE_SHIFT                        (0x0000001FU)
#define CSL_ICSS_G_PA_STAT_WRAP_PA_SLV_EAC_ENABLE_MAX                          (0x00000001U)

#define CSL_ICSS_G_PA_STAT_WRAP_PA_SLV_EAC_CNT_MASK                            (0x00003FFFU)
#define CSL_ICSS_G_PA_STAT_WRAP_PA_SLV_EAC_CNT_SHIFT                           (0x00000000U)
#define CSL_ICSS_G_PA_STAT_WRAP_PA_SLV_EAC_CNT_MAX                             (0x00003FFFU)

/* TCTL */

#define CSL_ICSS_G_PA_STAT_WRAP_PA_SLV_TCTL_CLK_EN_MASK                        (0x00008000U)
#define CSL_ICSS_G_PA_STAT_WRAP_PA_SLV_TCTL_CLK_EN_SHIFT                       (0x0000000FU)
#define CSL_ICSS_G_PA_STAT_WRAP_PA_SLV_TCTL_CLK_EN_MAX                         (0x00000001U)

#define CSL_ICSS_G_PA_STAT_WRAP_PA_SLV_TCTL_PRE_VAL_MASK                       (0x0000003CU)
#define CSL_ICSS_G_PA_STAT_WRAP_PA_SLV_TCTL_PRE_VAL_SHIFT                      (0x00000002U)
#define CSL_ICSS_G_PA_STAT_WRAP_PA_SLV_TCTL_PRE_VAL_MAX                        (0x0000000FU)

/* TLD */

#define CSL_ICSS_G_PA_STAT_WRAP_PA_SLV_TLD_LOAD_VAL_MASK                       (0x0000FFFFU)
#define CSL_ICSS_G_PA_STAT_WRAP_PA_SLV_TLD_LOAD_VAL_SHIFT                      (0x00000000U)
#define CSL_ICSS_G_PA_STAT_WRAP_PA_SLV_TLD_LOAD_VAL_MAX                        (0x0000FFFFU)

/* TVL */

#define CSL_ICSS_G_PA_STAT_WRAP_PA_SLV_TVL_CUR_VAL_MASK                        (0x0000FFFFU)
#define CSL_ICSS_G_PA_STAT_WRAP_PA_SLV_TVL_CUR_VAL_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PA_STAT_WRAP_PA_SLV_TVL_CUR_VAL_MAX                         (0x0000FFFFU)

/**************************************************************************
* Hardware Region  : config
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t UNLOCK_KEY;                /* LOCK KEY */
    volatile uint32_t CFG;                       /* Config */
} CSL_icss_g_pr1_protect_slvRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_G_PR1_PROTECT_SLV_UNLOCK_KEY                                  (0x00000000U)
#define CSL_ICSS_G_PR1_PROTECT_SLV_CFG                                         (0x00000004U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* UNLOCK_KEY */

#define CSL_ICSS_G_PR1_PROTECT_SLV_UNLOCK_KEY_UNLOCK_KEY_MASK                  (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_PROTECT_SLV_UNLOCK_KEY_UNLOCK_KEY_SHIFT                 (0x00000000U)
#define CSL_ICSS_G_PR1_PROTECT_SLV_UNLOCK_KEY_UNLOCK_KEY_MAX                   (0xFFFFFFFFU)

/* CFG */

#define CSL_ICSS_G_PR1_PROTECT_SLV_CFG_PRU0_WP_EN_MASK                         (0x00000001U)
#define CSL_ICSS_G_PR1_PROTECT_SLV_CFG_PRU0_WP_EN_SHIFT                        (0x00000000U)
#define CSL_ICSS_G_PR1_PROTECT_SLV_CFG_PRU0_WP_EN_MAX                          (0x00000001U)

#define CSL_ICSS_G_PR1_PROTECT_SLV_CFG_PRU1_WP_EN_MASK                         (0x00000002U)
#define CSL_ICSS_G_PR1_PROTECT_SLV_CFG_PRU1_WP_EN_SHIFT                        (0x00000001U)
#define CSL_ICSS_G_PR1_PROTECT_SLV_CFG_PRU1_WP_EN_MAX                          (0x00000001U)

#define CSL_ICSS_G_PR1_PROTECT_SLV_CFG_RTU0_PRU_WP_EN_MASK                     (0x00000004U)
#define CSL_ICSS_G_PR1_PROTECT_SLV_CFG_RTU0_PRU_WP_EN_SHIFT                    (0x00000002U)
#define CSL_ICSS_G_PR1_PROTECT_SLV_CFG_RTU0_PRU_WP_EN_MAX                      (0x00000001U)

#define CSL_ICSS_G_PR1_PROTECT_SLV_CFG_RTU1_PRU_WP_EN_MASK                     (0x00000008U)
#define CSL_ICSS_G_PR1_PROTECT_SLV_CFG_RTU1_PRU_WP_EN_SHIFT                    (0x00000003U)
#define CSL_ICSS_G_PR1_PROTECT_SLV_CFG_RTU1_PRU_WP_EN_MAX                      (0x00000001U)

#define CSL_ICSS_G_PR1_PROTECT_SLV_CFG_ICSS_CFG_WP_EN_MASK                     (0x00000010U)
#define CSL_ICSS_G_PR1_PROTECT_SLV_CFG_ICSS_CFG_WP_EN_SHIFT                    (0x00000004U)
#define CSL_ICSS_G_PR1_PROTECT_SLV_CFG_ICSS_CFG_WP_EN_MAX                      (0x00000001U)

#define CSL_ICSS_G_PR1_PROTECT_SLV_CFG_PRU0_DMEM0_LOCK_EN_MASK                 (0x00000020U)
#define CSL_ICSS_G_PR1_PROTECT_SLV_CFG_PRU0_DMEM0_LOCK_EN_SHIFT                (0x00000005U)
#define CSL_ICSS_G_PR1_PROTECT_SLV_CFG_PRU0_DMEM0_LOCK_EN_MAX                  (0x00000001U)

#define CSL_ICSS_G_PR1_PROTECT_SLV_CFG_PRU1_DMEM1_LOCK_EN_MASK                 (0x00000040U)
#define CSL_ICSS_G_PR1_PROTECT_SLV_CFG_PRU1_DMEM1_LOCK_EN_SHIFT                (0x00000006U)
#define CSL_ICSS_G_PR1_PROTECT_SLV_CFG_PRU1_DMEM1_LOCK_EN_MAX                  (0x00000001U)

/**************************************************************************
* Hardware Region  :
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t GLOBAL_CFG;                /* Global Configuration */
    volatile uint32_t GLOBAL_STATUS;             /* Global Status */
    volatile uint32_t TS1_PC_S0;                 /* TS1 Sub0 PC  */
    volatile uint32_t TS1_PC_S1;                 /* TS1 Sub1 PC  */
    volatile uint32_t TS1_PC_S2;                 /* TS1 Sub2 PC  */
    volatile uint32_t TS1_PC_S3;                 /* TS1 Sub3 PC  */
    volatile uint32_t TS1_PC_S4;                 /* TS1 Sub4 PC  */
    volatile uint32_t TS2_PC_S0;                 /* TS2 Sub0 PC  */
    volatile uint32_t TS2_PC_S1;                 /* TS2 Sub1 PC  */
    volatile uint32_t TS2_PC_S2;                 /* TS2 Sub2 PC  */
    volatile uint32_t TS2_PC_S3;                 /* TS2 Sub3 PC  */
    volatile uint32_t TS2_PC_S4;                 /* TS2 Sub4 PC  */
    volatile uint32_t RX_CFG;                    /* RX Configuration */
    volatile uint32_t TX_CFG;                    /* TX Configuration */
    volatile uint32_t TS1_GEN_CFG1;              /* Generic TS1 Configuration1 */
    volatile uint32_t TS1_GEN_CFG2;              /* Generic TS1 Configuration2 */
    volatile uint32_t TS2_GEN_CFG1;              /* Generic TS2 Configuration1 */
    volatile uint32_t TS2_GEN_CFG2;              /* Generic TS2 Configuration2 */
    volatile uint32_t CAP_EN_CFG;                /* Enable capture new event cfg */
} CSL_icss_g_pr1_tasks_mgr_rtu1_pr1_tasks_mgr_rtu1_mmrRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_CFG        (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_STATUS     (0x00000004U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS1_PC_S0         (0x00000008U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS1_PC_S1         (0x0000000CU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS1_PC_S2         (0x00000010U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS1_PC_S3         (0x00000014U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS1_PC_S4         (0x00000018U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS2_PC_S0         (0x0000001CU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS2_PC_S1         (0x00000020U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS2_PC_S2         (0x00000024U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS2_PC_S3         (0x00000028U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS2_PC_S4         (0x0000002CU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_RX_CFG            (0x00000030U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TX_CFG            (0x00000034U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS1_GEN_CFG1      (0x00000038U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS1_GEN_CFG2      (0x0000003CU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS2_GEN_CFG1      (0x00000040U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS2_GEN_CFG2      (0x00000044U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_CAP_EN_CFG        (0x00000048U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* GLOBAL_CFG */

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_CFG_TASKS_MGR_MODE_MASK (0x00000003U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_CFG_TASKS_MGR_MODE_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_CFG_TASKS_MGR_MODE_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_CFG_TS1_EN_S0_MASK (0x00000004U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_CFG_TS1_EN_S0_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_CFG_TS1_EN_S0_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_CFG_TS1_EN_S1_MASK (0x00000008U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_CFG_TS1_EN_S1_SHIFT (0x00000003U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_CFG_TS1_EN_S1_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_CFG_TS1_EN_S2_MASK (0x00000010U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_CFG_TS1_EN_S2_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_CFG_TS1_EN_S2_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_CFG_TS1_EN_S3_MASK (0x00000020U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_CFG_TS1_EN_S3_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_CFG_TS1_EN_S3_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_CFG_TS1_EN_S4_MASK (0x00000040U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_CFG_TS1_EN_S4_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_CFG_TS1_EN_S4_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_CFG_TS2_EN_S0_MASK (0x00000080U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_CFG_TS2_EN_S0_SHIFT (0x00000007U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_CFG_TS2_EN_S0_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_CFG_TS2_EN_S1_MASK (0x00000100U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_CFG_TS2_EN_S1_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_CFG_TS2_EN_S1_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_CFG_TS2_EN_S2_MASK (0x00000200U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_CFG_TS2_EN_S2_SHIFT (0x00000009U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_CFG_TS2_EN_S2_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_CFG_TS2_EN_S3_MASK (0x00000400U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_CFG_TS2_EN_S3_SHIFT (0x0000000AU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_CFG_TS2_EN_S3_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_CFG_TS2_EN_S4_MASK (0x00000800U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_CFG_TS2_EN_S4_SHIFT (0x0000000BU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_CFG_TS2_EN_S4_MAX (0x00000001U)

/* GLOBAL_STATUS */

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_STATUS_TS1_STATE_MASK (0x0000000FU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_STATUS_TS1_STATE_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_STATUS_TS1_STATE_MAX (0x0000000FU)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_STATUS_TS2_STATE_MASK (0x000000F0U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_STATUS_TS2_STATE_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_STATUS_TS2_STATE_MAX (0x0000000FU)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_STATUS_TS1_SUB_PEND_0_MASK (0x00000100U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_STATUS_TS1_SUB_PEND_0_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_STATUS_TS1_SUB_PEND_0_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_STATUS_TS1_SUB_PEND_1_MASK (0x00000200U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_STATUS_TS1_SUB_PEND_1_SHIFT (0x00000009U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_STATUS_TS1_SUB_PEND_1_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_STATUS_TS1_SUB_PEND_2_MASK (0x00000400U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_STATUS_TS1_SUB_PEND_2_SHIFT (0x0000000AU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_STATUS_TS1_SUB_PEND_2_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_STATUS_TS1_SUB_PEND_3_MASK (0x00000800U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_STATUS_TS1_SUB_PEND_3_SHIFT (0x0000000BU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_STATUS_TS1_SUB_PEND_3_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_STATUS_TS1_SUB_PEND_4_MASK (0x00001000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_STATUS_TS1_SUB_PEND_4_SHIFT (0x0000000CU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_STATUS_TS1_SUB_PEND_4_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_STATUS_TS2_SUB_PEND_0_MASK (0x00002000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_STATUS_TS2_SUB_PEND_0_SHIFT (0x0000000DU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_STATUS_TS2_SUB_PEND_0_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_STATUS_TS2_SUB_PEND_1_MASK (0x00004000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_STATUS_TS2_SUB_PEND_1_SHIFT (0x0000000EU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_STATUS_TS2_SUB_PEND_1_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_STATUS_TS2_SUB_PEND_2_MASK (0x00008000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_STATUS_TS2_SUB_PEND_2_SHIFT (0x0000000FU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_STATUS_TS2_SUB_PEND_2_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_STATUS_TS2_SUB_PEND_3_MASK (0x00010000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_STATUS_TS2_SUB_PEND_3_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_STATUS_TS2_SUB_PEND_3_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_STATUS_TS2_SUB_PEND_4_MASK (0x00020000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_STATUS_TS2_SUB_PEND_4_SHIFT (0x00000011U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_GLOBAL_STATUS_TS2_SUB_PEND_4_MAX (0x00000001U)

/* TS1_PC_S0 */

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS1_PC_S0_TS1_PC_S0_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS1_PC_S0_TS1_PC_S0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS1_PC_S0_TS1_PC_S0_MAX (0x00003FFFU)

/* TS1_PC_S1 */

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS1_PC_S1_TS1_PC_S1_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS1_PC_S1_TS1_PC_S1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS1_PC_S1_TS1_PC_S1_MAX (0x00003FFFU)

/* TS1_PC_S2 */

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS1_PC_S2_TS1_PC_S2_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS1_PC_S2_TS1_PC_S2_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS1_PC_S2_TS1_PC_S2_MAX (0x00003FFFU)

/* TS1_PC_S3 */

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS1_PC_S3_TS1_PC_S3_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS1_PC_S3_TS1_PC_S3_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS1_PC_S3_TS1_PC_S3_MAX (0x00003FFFU)

/* TS1_PC_S4 */

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS1_PC_S4_TS1_PC_S4_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS1_PC_S4_TS1_PC_S4_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS1_PC_S4_TS1_PC_S4_MAX (0x00003FFFU)

/* TS2_PC_S0 */

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS2_PC_S0_TS2_PC_S0_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS2_PC_S0_TS2_PC_S0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS2_PC_S0_TS2_PC_S0_MAX (0x00003FFFU)

/* TS2_PC_S1 */

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS2_PC_S1_TS2_PC_S1_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS2_PC_S1_TS2_PC_S1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS2_PC_S1_TS2_PC_S1_MAX (0x00003FFFU)

/* TS2_PC_S2 */

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS2_PC_S2_TS2_PC_S2_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS2_PC_S2_TS2_PC_S2_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS2_PC_S2_TS2_PC_S2_MAX (0x00003FFFU)

/* TS2_PC_S3 */

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS2_PC_S3_TS2_PC_S3_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS2_PC_S3_TS2_PC_S3_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS2_PC_S3_TS2_PC_S3_MAX (0x00003FFFU)

/* TS2_PC_S4 */

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS2_PC_S4_TS2_PC_S4_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS2_PC_S4_TS2_PC_S4_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS2_PC_S4_TS2_PC_S4_MAX (0x00003FFFU)

/* RX_CFG */

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_RX_CFG_BK1_SIZE_MASK (0x0000001FU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_RX_CFG_BK1_SIZE_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_RX_CFG_BK1_SIZE_MAX (0x0000001FU)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_RX_CFG_BK2_SIZE_MASK (0x000003E0U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_RX_CFG_BK2_SIZE_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_RX_CFG_BK2_SIZE_MAX (0x0000001FU)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_RX_CFG_BKN_SIZE_MASK (0x00007C00U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_RX_CFG_BKN_SIZE_SHIFT (0x0000000AU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_RX_CFG_BKN_SIZE_MAX (0x0000001FU)

/* TX_CFG */

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TX_CFG_TX_WM_MASK (0x0000003FU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TX_CFG_TX_WM_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TX_CFG_TX_WM_MAX  (0x0000003FU)

/* TS1_GEN_CFG1 */

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS1_GEN_CFG1_TS1_GEN_S0_MX_MASK (0x000000FFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS1_GEN_CFG1_TS1_GEN_S0_MX_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS1_GEN_CFG1_TS1_GEN_S0_MX_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS1_GEN_CFG1_TS1_GEN_S1_MX_MASK (0x0000FF00U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS1_GEN_CFG1_TS1_GEN_S1_MX_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS1_GEN_CFG1_TS1_GEN_S1_MX_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS1_GEN_CFG1_TS1_GEN_S2_MX_MASK (0x00FF0000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS1_GEN_CFG1_TS1_GEN_S2_MX_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS1_GEN_CFG1_TS1_GEN_S2_MX_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS1_GEN_CFG1_TS1_GEN_S3_MX_MASK (0xFF000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS1_GEN_CFG1_TS1_GEN_S3_MX_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS1_GEN_CFG1_TS1_GEN_S3_MX_MAX (0x000000FFU)

/* TS1_GEN_CFG2 */

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS1_GEN_CFG2_TS1_GEN_S4_MX_MASK (0x000000FFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS1_GEN_CFG2_TS1_GEN_S4_MX_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS1_GEN_CFG2_TS1_GEN_S4_MX_MAX (0x000000FFU)

/* TS2_GEN_CFG1 */

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS2_GEN_CFG1_TS2_GEN_S0_MX_MASK (0x000000FFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS2_GEN_CFG1_TS2_GEN_S0_MX_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS2_GEN_CFG1_TS2_GEN_S0_MX_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS2_GEN_CFG1_TS2_GEN_S1_MX_MASK (0x0000FF00U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS2_GEN_CFG1_TS2_GEN_S1_MX_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS2_GEN_CFG1_TS2_GEN_S1_MX_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS2_GEN_CFG1_TS2_GEN_S2_MX_MASK (0x00FF0000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS2_GEN_CFG1_TS2_GEN_S2_MX_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS2_GEN_CFG1_TS2_GEN_S2_MX_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS2_GEN_CFG1_TS2_GEN_S3_MX_MASK (0xFF000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS2_GEN_CFG1_TS2_GEN_S3_MX_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS2_GEN_CFG1_TS2_GEN_S3_MX_MAX (0x000000FFU)

/* TS2_GEN_CFG2 */

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS2_GEN_CFG2_TS2_GEN_S4_MX_MASK (0x000000FFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS2_GEN_CFG2_TS2_GEN_S4_MX_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_TS2_GEN_CFG2_TS2_GEN_S4_MX_MAX (0x000000FFU)

/* CAP_EN_CFG */

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_CAP_EN_CFG_NEW_CAP_EN_MASK (0x000003FFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_CAP_EN_CFG_NEW_CAP_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_CAP_EN_CFG_NEW_CAP_EN_MAX (0x000003FFU)

/**************************************************************************
* Hardware Region  :
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t GLOBAL_CFG;                /* Global Configuration */
    volatile uint32_t GLOBAL_STATUS;             /* Global Status */
    volatile uint32_t TS1_PC_S0;                 /* TS1 Sub0 PC  */
    volatile uint32_t TS1_PC_S1;                 /* TS1 Sub1 PC  */
    volatile uint32_t TS1_PC_S2;                 /* TS1 Sub2 PC  */
    volatile uint32_t TS1_PC_S3;                 /* TS1 Sub3 PC  */
    volatile uint32_t TS1_PC_S4;                 /* TS1 Sub4 PC  */
    volatile uint32_t TS2_PC_S0;                 /* TS2 Sub0 PC  */
    volatile uint32_t TS2_PC_S1;                 /* TS2 Sub1 PC  */
    volatile uint32_t TS2_PC_S2;                 /* TS2 Sub2 PC  */
    volatile uint32_t TS2_PC_S3;                 /* TS2 Sub3 PC  */
    volatile uint32_t TS2_PC_S4;                 /* TS2 Sub4 PC  */
    volatile uint32_t RX_CFG;                    /* RX Configuration */
    volatile uint32_t TX_CFG;                    /* TX Configuration */
    volatile uint32_t TS1_GEN_CFG1;              /* Generic TS1 Configuration1 */
    volatile uint32_t TS1_GEN_CFG2;              /* Generic TS1 Configuration2 */
    volatile uint32_t TS2_GEN_CFG1;              /* Generic TS2 Configuration1 */
    volatile uint32_t TS2_GEN_CFG2;              /* Generic TS2 Configuration2 */
    volatile uint32_t CAP_EN_CFG;                /* Enable capture new event cfg */
} CSL_icss_g_pr1_tasks_mgr_rtu0_pr1_tasks_mgr_rtu0_mmrRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_CFG        (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_STATUS     (0x00000004U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS1_PC_S0         (0x00000008U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS1_PC_S1         (0x0000000CU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS1_PC_S2         (0x00000010U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS1_PC_S3         (0x00000014U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS1_PC_S4         (0x00000018U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS2_PC_S0         (0x0000001CU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS2_PC_S1         (0x00000020U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS2_PC_S2         (0x00000024U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS2_PC_S3         (0x00000028U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS2_PC_S4         (0x0000002CU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_RX_CFG            (0x00000030U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TX_CFG            (0x00000034U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS1_GEN_CFG1      (0x00000038U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS1_GEN_CFG2      (0x0000003CU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS2_GEN_CFG1      (0x00000040U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS2_GEN_CFG2      (0x00000044U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_CAP_EN_CFG        (0x00000048U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* GLOBAL_CFG */

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_CFG_TASKS_MGR_MODE_MASK (0x00000003U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_CFG_TASKS_MGR_MODE_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_CFG_TASKS_MGR_MODE_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_CFG_TS1_EN_S0_MASK (0x00000004U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_CFG_TS1_EN_S0_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_CFG_TS1_EN_S0_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_CFG_TS1_EN_S1_MASK (0x00000008U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_CFG_TS1_EN_S1_SHIFT (0x00000003U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_CFG_TS1_EN_S1_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_CFG_TS1_EN_S2_MASK (0x00000010U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_CFG_TS1_EN_S2_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_CFG_TS1_EN_S2_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_CFG_TS1_EN_S3_MASK (0x00000020U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_CFG_TS1_EN_S3_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_CFG_TS1_EN_S3_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_CFG_TS1_EN_S4_MASK (0x00000040U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_CFG_TS1_EN_S4_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_CFG_TS1_EN_S4_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_CFG_TS2_EN_S0_MASK (0x00000080U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_CFG_TS2_EN_S0_SHIFT (0x00000007U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_CFG_TS2_EN_S0_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_CFG_TS2_EN_S1_MASK (0x00000100U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_CFG_TS2_EN_S1_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_CFG_TS2_EN_S1_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_CFG_TS2_EN_S2_MASK (0x00000200U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_CFG_TS2_EN_S2_SHIFT (0x00000009U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_CFG_TS2_EN_S2_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_CFG_TS2_EN_S3_MASK (0x00000400U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_CFG_TS2_EN_S3_SHIFT (0x0000000AU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_CFG_TS2_EN_S3_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_CFG_TS2_EN_S4_MASK (0x00000800U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_CFG_TS2_EN_S4_SHIFT (0x0000000BU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_CFG_TS2_EN_S4_MAX (0x00000001U)

/* GLOBAL_STATUS */

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_STATUS_TS1_STATE_MASK (0x0000000FU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_STATUS_TS1_STATE_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_STATUS_TS1_STATE_MAX (0x0000000FU)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_STATUS_TS2_STATE_MASK (0x000000F0U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_STATUS_TS2_STATE_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_STATUS_TS2_STATE_MAX (0x0000000FU)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_STATUS_TS1_SUB_PEND_0_MASK (0x00000100U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_STATUS_TS1_SUB_PEND_0_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_STATUS_TS1_SUB_PEND_0_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_STATUS_TS1_SUB_PEND_1_MASK (0x00000200U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_STATUS_TS1_SUB_PEND_1_SHIFT (0x00000009U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_STATUS_TS1_SUB_PEND_1_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_STATUS_TS1_SUB_PEND_2_MASK (0x00000400U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_STATUS_TS1_SUB_PEND_2_SHIFT (0x0000000AU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_STATUS_TS1_SUB_PEND_2_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_STATUS_TS1_SUB_PEND_3_MASK (0x00000800U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_STATUS_TS1_SUB_PEND_3_SHIFT (0x0000000BU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_STATUS_TS1_SUB_PEND_3_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_STATUS_TS1_SUB_PEND_4_MASK (0x00001000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_STATUS_TS1_SUB_PEND_4_SHIFT (0x0000000CU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_STATUS_TS1_SUB_PEND_4_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_STATUS_TS2_SUB_PEND_0_MASK (0x00002000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_STATUS_TS2_SUB_PEND_0_SHIFT (0x0000000DU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_STATUS_TS2_SUB_PEND_0_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_STATUS_TS2_SUB_PEND_1_MASK (0x00004000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_STATUS_TS2_SUB_PEND_1_SHIFT (0x0000000EU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_STATUS_TS2_SUB_PEND_1_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_STATUS_TS2_SUB_PEND_2_MASK (0x00008000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_STATUS_TS2_SUB_PEND_2_SHIFT (0x0000000FU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_STATUS_TS2_SUB_PEND_2_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_STATUS_TS2_SUB_PEND_3_MASK (0x00010000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_STATUS_TS2_SUB_PEND_3_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_STATUS_TS2_SUB_PEND_3_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_STATUS_TS2_SUB_PEND_4_MASK (0x00020000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_STATUS_TS2_SUB_PEND_4_SHIFT (0x00000011U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_GLOBAL_STATUS_TS2_SUB_PEND_4_MAX (0x00000001U)

/* TS1_PC_S0 */

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS1_PC_S0_TS1_PC_S0_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS1_PC_S0_TS1_PC_S0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS1_PC_S0_TS1_PC_S0_MAX (0x00003FFFU)

/* TS1_PC_S1 */

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS1_PC_S1_TS1_PC_S1_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS1_PC_S1_TS1_PC_S1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS1_PC_S1_TS1_PC_S1_MAX (0x00003FFFU)

/* TS1_PC_S2 */

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS1_PC_S2_TS1_PC_S2_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS1_PC_S2_TS1_PC_S2_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS1_PC_S2_TS1_PC_S2_MAX (0x00003FFFU)

/* TS1_PC_S3 */

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS1_PC_S3_TS1_PC_S3_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS1_PC_S3_TS1_PC_S3_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS1_PC_S3_TS1_PC_S3_MAX (0x00003FFFU)

/* TS1_PC_S4 */

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS1_PC_S4_TS1_PC_S4_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS1_PC_S4_TS1_PC_S4_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS1_PC_S4_TS1_PC_S4_MAX (0x00003FFFU)

/* TS2_PC_S0 */

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS2_PC_S0_TS2_PC_S0_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS2_PC_S0_TS2_PC_S0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS2_PC_S0_TS2_PC_S0_MAX (0x00003FFFU)

/* TS2_PC_S1 */

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS2_PC_S1_TS2_PC_S1_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS2_PC_S1_TS2_PC_S1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS2_PC_S1_TS2_PC_S1_MAX (0x00003FFFU)

/* TS2_PC_S2 */

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS2_PC_S2_TS2_PC_S2_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS2_PC_S2_TS2_PC_S2_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS2_PC_S2_TS2_PC_S2_MAX (0x00003FFFU)

/* TS2_PC_S3 */

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS2_PC_S3_TS2_PC_S3_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS2_PC_S3_TS2_PC_S3_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS2_PC_S3_TS2_PC_S3_MAX (0x00003FFFU)

/* TS2_PC_S4 */

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS2_PC_S4_TS2_PC_S4_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS2_PC_S4_TS2_PC_S4_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS2_PC_S4_TS2_PC_S4_MAX (0x00003FFFU)

/* RX_CFG */

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_RX_CFG_BK1_SIZE_MASK (0x0000001FU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_RX_CFG_BK1_SIZE_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_RX_CFG_BK1_SIZE_MAX (0x0000001FU)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_RX_CFG_BK2_SIZE_MASK (0x000003E0U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_RX_CFG_BK2_SIZE_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_RX_CFG_BK2_SIZE_MAX (0x0000001FU)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_RX_CFG_BKN_SIZE_MASK (0x00007C00U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_RX_CFG_BKN_SIZE_SHIFT (0x0000000AU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_RX_CFG_BKN_SIZE_MAX (0x0000001FU)

/* TX_CFG */

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TX_CFG_TX_WM_MASK (0x0000003FU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TX_CFG_TX_WM_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TX_CFG_TX_WM_MAX  (0x0000003FU)

/* TS1_GEN_CFG1 */

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS1_GEN_CFG1_TS1_GEN_S0_MX_MASK (0x000000FFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS1_GEN_CFG1_TS1_GEN_S0_MX_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS1_GEN_CFG1_TS1_GEN_S0_MX_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS1_GEN_CFG1_TS1_GEN_S1_MX_MASK (0x0000FF00U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS1_GEN_CFG1_TS1_GEN_S1_MX_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS1_GEN_CFG1_TS1_GEN_S1_MX_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS1_GEN_CFG1_TS1_GEN_S2_MX_MASK (0x00FF0000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS1_GEN_CFG1_TS1_GEN_S2_MX_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS1_GEN_CFG1_TS1_GEN_S2_MX_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS1_GEN_CFG1_TS1_GEN_S3_MX_MASK (0xFF000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS1_GEN_CFG1_TS1_GEN_S3_MX_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS1_GEN_CFG1_TS1_GEN_S3_MX_MAX (0x000000FFU)

/* TS1_GEN_CFG2 */

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS1_GEN_CFG2_TS1_GEN_S4_MX_MASK (0x000000FFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS1_GEN_CFG2_TS1_GEN_S4_MX_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS1_GEN_CFG2_TS1_GEN_S4_MX_MAX (0x000000FFU)

/* TS2_GEN_CFG1 */

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS2_GEN_CFG1_TS2_GEN_S0_MX_MASK (0x000000FFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS2_GEN_CFG1_TS2_GEN_S0_MX_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS2_GEN_CFG1_TS2_GEN_S0_MX_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS2_GEN_CFG1_TS2_GEN_S1_MX_MASK (0x0000FF00U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS2_GEN_CFG1_TS2_GEN_S1_MX_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS2_GEN_CFG1_TS2_GEN_S1_MX_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS2_GEN_CFG1_TS2_GEN_S2_MX_MASK (0x00FF0000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS2_GEN_CFG1_TS2_GEN_S2_MX_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS2_GEN_CFG1_TS2_GEN_S2_MX_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS2_GEN_CFG1_TS2_GEN_S3_MX_MASK (0xFF000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS2_GEN_CFG1_TS2_GEN_S3_MX_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS2_GEN_CFG1_TS2_GEN_S3_MX_MAX (0x000000FFU)

/* TS2_GEN_CFG2 */

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS2_GEN_CFG2_TS2_GEN_S4_MX_MASK (0x000000FFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS2_GEN_CFG2_TS2_GEN_S4_MX_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_TS2_GEN_CFG2_TS2_GEN_S4_MX_MAX (0x000000FFU)

/* CAP_EN_CFG */

#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_CAP_EN_CFG_NEW_CAP_EN_MASK (0x000003FFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_CAP_EN_CFG_NEW_CAP_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_CAP_EN_CFG_NEW_CAP_EN_MAX (0x000003FFU)

/**************************************************************************
* Hardware Region  :
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t GLOBAL_CFG;                /* Global Configuration */
    volatile uint32_t GLOBAL_STATUS;             /* Global Status */
    volatile uint32_t TS1_PC_S0;                 /* TS1 Sub0 PC  */
    volatile uint32_t TS1_PC_S1;                 /* TS1 Sub1 PC  */
    volatile uint32_t TS1_PC_S2;                 /* TS1 Sub2 PC  */
    volatile uint32_t TS1_PC_S3;                 /* TS1 Sub3 PC  */
    volatile uint32_t TS1_PC_S4;                 /* TS1 Sub4 PC  */
    volatile uint32_t TS2_PC_S0;                 /* TS2 Sub0 PC  */
    volatile uint32_t TS2_PC_S1;                 /* TS2 Sub1 PC  */
    volatile uint32_t TS2_PC_S2;                 /* TS2 Sub2 PC  */
    volatile uint32_t TS2_PC_S3;                 /* TS2 Sub3 PC  */
    volatile uint32_t TS2_PC_S4;                 /* TS2 Sub4 PC  */
    volatile uint32_t RX_CFG;                    /* RX Configuration */
    volatile uint32_t TX_CFG;                    /* TX Configuration */
    volatile uint32_t TS1_GEN_CFG1;              /* Generic TS1 Configuration1 */
    volatile uint32_t TS1_GEN_CFG2;              /* Generic TS1 Configuration2 */
    volatile uint32_t TS2_GEN_CFG1;              /* Generic TS2 Configuration1 */
    volatile uint32_t TS2_GEN_CFG2;              /* Generic TS2 Configuration2 */
    volatile uint32_t CAP_EN_CFG;                /* Enable capture new event cfg */
} CSL_icss_g_pr1_tasks_mgr_pru_tx1_pr1_tasks_mgr_pru_tx1_mmrRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_CFG  (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_STATUS (0x00000004U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS1_PC_S0   (0x00000008U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS1_PC_S1   (0x0000000CU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS1_PC_S2   (0x00000010U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS1_PC_S3   (0x00000014U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS1_PC_S4   (0x00000018U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS2_PC_S0   (0x0000001CU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS2_PC_S1   (0x00000020U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS2_PC_S2   (0x00000024U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS2_PC_S3   (0x00000028U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS2_PC_S4   (0x0000002CU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_RX_CFG      (0x00000030U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TX_CFG      (0x00000034U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS1_GEN_CFG1 (0x00000038U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS1_GEN_CFG2 (0x0000003CU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS2_GEN_CFG1 (0x00000040U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS2_GEN_CFG2 (0x00000044U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_CAP_EN_CFG  (0x00000048U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* GLOBAL_CFG */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_CFG_TASKS_MGR_MODE_MASK (0x00000003U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_CFG_TASKS_MGR_MODE_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_CFG_TASKS_MGR_MODE_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_CFG_TS1_EN_S0_MASK (0x00000004U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_CFG_TS1_EN_S0_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_CFG_TS1_EN_S0_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_CFG_TS1_EN_S1_MASK (0x00000008U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_CFG_TS1_EN_S1_SHIFT (0x00000003U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_CFG_TS1_EN_S1_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_CFG_TS1_EN_S2_MASK (0x00000010U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_CFG_TS1_EN_S2_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_CFG_TS1_EN_S2_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_CFG_TS1_EN_S3_MASK (0x00000020U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_CFG_TS1_EN_S3_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_CFG_TS1_EN_S3_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_CFG_TS1_EN_S4_MASK (0x00000040U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_CFG_TS1_EN_S4_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_CFG_TS1_EN_S4_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_CFG_TS2_EN_S0_MASK (0x00000080U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_CFG_TS2_EN_S0_SHIFT (0x00000007U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_CFG_TS2_EN_S0_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_CFG_TS2_EN_S1_MASK (0x00000100U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_CFG_TS2_EN_S1_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_CFG_TS2_EN_S1_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_CFG_TS2_EN_S2_MASK (0x00000200U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_CFG_TS2_EN_S2_SHIFT (0x00000009U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_CFG_TS2_EN_S2_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_CFG_TS2_EN_S3_MASK (0x00000400U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_CFG_TS2_EN_S3_SHIFT (0x0000000AU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_CFG_TS2_EN_S3_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_CFG_TS2_EN_S4_MASK (0x00000800U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_CFG_TS2_EN_S4_SHIFT (0x0000000BU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_CFG_TS2_EN_S4_MAX (0x00000001U)

/* GLOBAL_STATUS */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_STATUS_TS1_STATE_MASK (0x0000000FU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_STATUS_TS1_STATE_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_STATUS_TS1_STATE_MAX (0x0000000FU)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_STATUS_TS2_STATE_MASK (0x000000F0U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_STATUS_TS2_STATE_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_STATUS_TS2_STATE_MAX (0x0000000FU)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_STATUS_TS1_SUB_PEND_0_MASK (0x00000100U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_STATUS_TS1_SUB_PEND_0_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_STATUS_TS1_SUB_PEND_0_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_STATUS_TS1_SUB_PEND_1_MASK (0x00000200U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_STATUS_TS1_SUB_PEND_1_SHIFT (0x00000009U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_STATUS_TS1_SUB_PEND_1_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_STATUS_TS1_SUB_PEND_2_MASK (0x00000400U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_STATUS_TS1_SUB_PEND_2_SHIFT (0x0000000AU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_STATUS_TS1_SUB_PEND_2_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_STATUS_TS1_SUB_PEND_3_MASK (0x00000800U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_STATUS_TS1_SUB_PEND_3_SHIFT (0x0000000BU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_STATUS_TS1_SUB_PEND_3_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_STATUS_TS1_SUB_PEND_4_MASK (0x00001000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_STATUS_TS1_SUB_PEND_4_SHIFT (0x0000000CU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_STATUS_TS1_SUB_PEND_4_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_STATUS_TS2_SUB_PEND_0_MASK (0x00002000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_STATUS_TS2_SUB_PEND_0_SHIFT (0x0000000DU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_STATUS_TS2_SUB_PEND_0_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_STATUS_TS2_SUB_PEND_1_MASK (0x00004000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_STATUS_TS2_SUB_PEND_1_SHIFT (0x0000000EU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_STATUS_TS2_SUB_PEND_1_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_STATUS_TS2_SUB_PEND_2_MASK (0x00008000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_STATUS_TS2_SUB_PEND_2_SHIFT (0x0000000FU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_STATUS_TS2_SUB_PEND_2_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_STATUS_TS2_SUB_PEND_3_MASK (0x00010000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_STATUS_TS2_SUB_PEND_3_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_STATUS_TS2_SUB_PEND_3_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_STATUS_TS2_SUB_PEND_4_MASK (0x00020000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_STATUS_TS2_SUB_PEND_4_SHIFT (0x00000011U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_GLOBAL_STATUS_TS2_SUB_PEND_4_MAX (0x00000001U)

/* TS1_PC_S0 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS1_PC_S0_TS1_PC_S0_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS1_PC_S0_TS1_PC_S0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS1_PC_S0_TS1_PC_S0_MAX (0x00003FFFU)

/* TS1_PC_S1 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS1_PC_S1_TS1_PC_S1_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS1_PC_S1_TS1_PC_S1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS1_PC_S1_TS1_PC_S1_MAX (0x00003FFFU)

/* TS1_PC_S2 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS1_PC_S2_TS1_PC_S2_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS1_PC_S2_TS1_PC_S2_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS1_PC_S2_TS1_PC_S2_MAX (0x00003FFFU)

/* TS1_PC_S3 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS1_PC_S3_TS1_PC_S3_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS1_PC_S3_TS1_PC_S3_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS1_PC_S3_TS1_PC_S3_MAX (0x00003FFFU)

/* TS1_PC_S4 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS1_PC_S4_TS1_PC_S4_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS1_PC_S4_TS1_PC_S4_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS1_PC_S4_TS1_PC_S4_MAX (0x00003FFFU)

/* TS2_PC_S0 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS2_PC_S0_TS2_PC_S0_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS2_PC_S0_TS2_PC_S0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS2_PC_S0_TS2_PC_S0_MAX (0x00003FFFU)

/* TS2_PC_S1 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS2_PC_S1_TS2_PC_S1_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS2_PC_S1_TS2_PC_S1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS2_PC_S1_TS2_PC_S1_MAX (0x00003FFFU)

/* TS2_PC_S2 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS2_PC_S2_TS2_PC_S2_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS2_PC_S2_TS2_PC_S2_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS2_PC_S2_TS2_PC_S2_MAX (0x00003FFFU)

/* TS2_PC_S3 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS2_PC_S3_TS2_PC_S3_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS2_PC_S3_TS2_PC_S3_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS2_PC_S3_TS2_PC_S3_MAX (0x00003FFFU)

/* TS2_PC_S4 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS2_PC_S4_TS2_PC_S4_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS2_PC_S4_TS2_PC_S4_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS2_PC_S4_TS2_PC_S4_MAX (0x00003FFFU)

/* RX_CFG */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_RX_CFG_BK1_SIZE_MASK (0x0000001FU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_RX_CFG_BK1_SIZE_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_RX_CFG_BK1_SIZE_MAX (0x0000001FU)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_RX_CFG_BK2_SIZE_MASK (0x000003E0U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_RX_CFG_BK2_SIZE_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_RX_CFG_BK2_SIZE_MAX (0x0000001FU)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_RX_CFG_BKN_SIZE_MASK (0x00007C00U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_RX_CFG_BKN_SIZE_SHIFT (0x0000000AU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_RX_CFG_BKN_SIZE_MAX (0x0000001FU)

/* TX_CFG */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TX_CFG_TX_WM_MASK (0x0000003FU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TX_CFG_TX_WM_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TX_CFG_TX_WM_MAX (0x0000003FU)

/* TS1_GEN_CFG1 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS1_GEN_CFG1_TS1_GEN_S0_MX_MASK (0x000000FFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS1_GEN_CFG1_TS1_GEN_S0_MX_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS1_GEN_CFG1_TS1_GEN_S0_MX_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS1_GEN_CFG1_TS1_GEN_S1_MX_MASK (0x0000FF00U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS1_GEN_CFG1_TS1_GEN_S1_MX_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS1_GEN_CFG1_TS1_GEN_S1_MX_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS1_GEN_CFG1_TS1_GEN_S2_MX_MASK (0x00FF0000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS1_GEN_CFG1_TS1_GEN_S2_MX_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS1_GEN_CFG1_TS1_GEN_S2_MX_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS1_GEN_CFG1_TS1_GEN_S3_MX_MASK (0xFF000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS1_GEN_CFG1_TS1_GEN_S3_MX_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS1_GEN_CFG1_TS1_GEN_S3_MX_MAX (0x000000FFU)

/* TS1_GEN_CFG2 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS1_GEN_CFG2_TS1_GEN_S4_MX_MASK (0x000000FFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS1_GEN_CFG2_TS1_GEN_S4_MX_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS1_GEN_CFG2_TS1_GEN_S4_MX_MAX (0x000000FFU)

/* TS2_GEN_CFG1 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS2_GEN_CFG1_TS2_GEN_S0_MX_MASK (0x000000FFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS2_GEN_CFG1_TS2_GEN_S0_MX_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS2_GEN_CFG1_TS2_GEN_S0_MX_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS2_GEN_CFG1_TS2_GEN_S1_MX_MASK (0x0000FF00U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS2_GEN_CFG1_TS2_GEN_S1_MX_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS2_GEN_CFG1_TS2_GEN_S1_MX_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS2_GEN_CFG1_TS2_GEN_S2_MX_MASK (0x00FF0000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS2_GEN_CFG1_TS2_GEN_S2_MX_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS2_GEN_CFG1_TS2_GEN_S2_MX_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS2_GEN_CFG1_TS2_GEN_S3_MX_MASK (0xFF000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS2_GEN_CFG1_TS2_GEN_S3_MX_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS2_GEN_CFG1_TS2_GEN_S3_MX_MAX (0x000000FFU)

/* TS2_GEN_CFG2 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS2_GEN_CFG2_TS2_GEN_S4_MX_MASK (0x000000FFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS2_GEN_CFG2_TS2_GEN_S4_MX_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_TS2_GEN_CFG2_TS2_GEN_S4_MX_MAX (0x000000FFU)

/* CAP_EN_CFG */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_CAP_EN_CFG_NEW_CAP_EN_MASK (0x000003FFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_CAP_EN_CFG_NEW_CAP_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX1_PR1_TASKS_MGR_PRU_TX1_MMR_CAP_EN_CFG_NEW_CAP_EN_MAX (0x000003FFU)

/**************************************************************************
* Hardware Region  :
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t GLOBAL_CFG;                /* Global Configuration */
    volatile uint32_t GLOBAL_STATUS;             /* Global Status */
    volatile uint32_t TS1_PC_S0;                 /* TS1 Sub0 PC  */
    volatile uint32_t TS1_PC_S1;                 /* TS1 Sub1 PC  */
    volatile uint32_t TS1_PC_S2;                 /* TS1 Sub2 PC  */
    volatile uint32_t TS1_PC_S3;                 /* TS1 Sub3 PC  */
    volatile uint32_t TS1_PC_S4;                 /* TS1 Sub4 PC  */
    volatile uint32_t TS2_PC_S0;                 /* TS2 Sub0 PC  */
    volatile uint32_t TS2_PC_S1;                 /* TS2 Sub1 PC  */
    volatile uint32_t TS2_PC_S2;                 /* TS2 Sub2 PC  */
    volatile uint32_t TS2_PC_S3;                 /* TS2 Sub3 PC  */
    volatile uint32_t TS2_PC_S4;                 /* TS2 Sub4 PC  */
    volatile uint32_t RX_CFG;                    /* RX Configuration */
    volatile uint32_t TX_CFG;                    /* TX Configuration */
    volatile uint32_t TS1_GEN_CFG1;              /* Generic TS1 Configuration1 */
    volatile uint32_t TS1_GEN_CFG2;              /* Generic TS1 Configuration2 */
    volatile uint32_t TS2_GEN_CFG1;              /* Generic TS2 Configuration1 */
    volatile uint32_t TS2_GEN_CFG2;              /* Generic TS2 Configuration2 */
    volatile uint32_t CAP_EN_CFG;                /* Enable capture new event cfg */
} CSL_icss_g_pr1_tasks_mgr_pru_tx0_pr1_tasks_mgr_pru_tx0_mmrRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_CFG  (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_STATUS (0x00000004U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS1_PC_S0   (0x00000008U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS1_PC_S1   (0x0000000CU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS1_PC_S2   (0x00000010U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS1_PC_S3   (0x00000014U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS1_PC_S4   (0x00000018U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS2_PC_S0   (0x0000001CU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS2_PC_S1   (0x00000020U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS2_PC_S2   (0x00000024U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS2_PC_S3   (0x00000028U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS2_PC_S4   (0x0000002CU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_RX_CFG      (0x00000030U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TX_CFG      (0x00000034U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS1_GEN_CFG1 (0x00000038U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS1_GEN_CFG2 (0x0000003CU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS2_GEN_CFG1 (0x00000040U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS2_GEN_CFG2 (0x00000044U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_CAP_EN_CFG  (0x00000048U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* GLOBAL_CFG */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_CFG_TASKS_MGR_MODE_MASK (0x00000003U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_CFG_TASKS_MGR_MODE_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_CFG_TASKS_MGR_MODE_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_CFG_TS1_EN_S0_MASK (0x00000004U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_CFG_TS1_EN_S0_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_CFG_TS1_EN_S0_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_CFG_TS1_EN_S1_MASK (0x00000008U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_CFG_TS1_EN_S1_SHIFT (0x00000003U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_CFG_TS1_EN_S1_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_CFG_TS1_EN_S2_MASK (0x00000010U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_CFG_TS1_EN_S2_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_CFG_TS1_EN_S2_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_CFG_TS1_EN_S3_MASK (0x00000020U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_CFG_TS1_EN_S3_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_CFG_TS1_EN_S3_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_CFG_TS1_EN_S4_MASK (0x00000040U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_CFG_TS1_EN_S4_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_CFG_TS1_EN_S4_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_CFG_TS2_EN_S0_MASK (0x00000080U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_CFG_TS2_EN_S0_SHIFT (0x00000007U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_CFG_TS2_EN_S0_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_CFG_TS2_EN_S1_MASK (0x00000100U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_CFG_TS2_EN_S1_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_CFG_TS2_EN_S1_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_CFG_TS2_EN_S2_MASK (0x00000200U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_CFG_TS2_EN_S2_SHIFT (0x00000009U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_CFG_TS2_EN_S2_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_CFG_TS2_EN_S3_MASK (0x00000400U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_CFG_TS2_EN_S3_SHIFT (0x0000000AU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_CFG_TS2_EN_S3_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_CFG_TS2_EN_S4_MASK (0x00000800U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_CFG_TS2_EN_S4_SHIFT (0x0000000BU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_CFG_TS2_EN_S4_MAX (0x00000001U)

/* GLOBAL_STATUS */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_STATUS_TS1_STATE_MASK (0x0000000FU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_STATUS_TS1_STATE_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_STATUS_TS1_STATE_MAX (0x0000000FU)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_STATUS_TS2_STATE_MASK (0x000000F0U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_STATUS_TS2_STATE_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_STATUS_TS2_STATE_MAX (0x0000000FU)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_STATUS_TS1_SUB_PEND_0_MASK (0x00000100U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_STATUS_TS1_SUB_PEND_0_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_STATUS_TS1_SUB_PEND_0_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_STATUS_TS1_SUB_PEND_1_MASK (0x00000200U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_STATUS_TS1_SUB_PEND_1_SHIFT (0x00000009U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_STATUS_TS1_SUB_PEND_1_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_STATUS_TS1_SUB_PEND_2_MASK (0x00000400U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_STATUS_TS1_SUB_PEND_2_SHIFT (0x0000000AU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_STATUS_TS1_SUB_PEND_2_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_STATUS_TS1_SUB_PEND_3_MASK (0x00000800U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_STATUS_TS1_SUB_PEND_3_SHIFT (0x0000000BU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_STATUS_TS1_SUB_PEND_3_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_STATUS_TS1_SUB_PEND_4_MASK (0x00001000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_STATUS_TS1_SUB_PEND_4_SHIFT (0x0000000CU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_STATUS_TS1_SUB_PEND_4_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_STATUS_TS2_SUB_PEND_0_MASK (0x00002000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_STATUS_TS2_SUB_PEND_0_SHIFT (0x0000000DU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_STATUS_TS2_SUB_PEND_0_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_STATUS_TS2_SUB_PEND_1_MASK (0x00004000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_STATUS_TS2_SUB_PEND_1_SHIFT (0x0000000EU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_STATUS_TS2_SUB_PEND_1_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_STATUS_TS2_SUB_PEND_2_MASK (0x00008000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_STATUS_TS2_SUB_PEND_2_SHIFT (0x0000000FU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_STATUS_TS2_SUB_PEND_2_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_STATUS_TS2_SUB_PEND_3_MASK (0x00010000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_STATUS_TS2_SUB_PEND_3_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_STATUS_TS2_SUB_PEND_3_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_STATUS_TS2_SUB_PEND_4_MASK (0x00020000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_STATUS_TS2_SUB_PEND_4_SHIFT (0x00000011U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_GLOBAL_STATUS_TS2_SUB_PEND_4_MAX (0x00000001U)

/* TS1_PC_S0 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS1_PC_S0_TS1_PC_S0_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS1_PC_S0_TS1_PC_S0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS1_PC_S0_TS1_PC_S0_MAX (0x00003FFFU)

/* TS1_PC_S1 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS1_PC_S1_TS1_PC_S1_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS1_PC_S1_TS1_PC_S1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS1_PC_S1_TS1_PC_S1_MAX (0x00003FFFU)

/* TS1_PC_S2 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS1_PC_S2_TS1_PC_S2_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS1_PC_S2_TS1_PC_S2_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS1_PC_S2_TS1_PC_S2_MAX (0x00003FFFU)

/* TS1_PC_S3 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS1_PC_S3_TS1_PC_S3_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS1_PC_S3_TS1_PC_S3_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS1_PC_S3_TS1_PC_S3_MAX (0x00003FFFU)

/* TS1_PC_S4 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS1_PC_S4_TS1_PC_S4_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS1_PC_S4_TS1_PC_S4_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS1_PC_S4_TS1_PC_S4_MAX (0x00003FFFU)

/* TS2_PC_S0 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS2_PC_S0_TS2_PC_S0_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS2_PC_S0_TS2_PC_S0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS2_PC_S0_TS2_PC_S0_MAX (0x00003FFFU)

/* TS2_PC_S1 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS2_PC_S1_TS2_PC_S1_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS2_PC_S1_TS2_PC_S1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS2_PC_S1_TS2_PC_S1_MAX (0x00003FFFU)

/* TS2_PC_S2 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS2_PC_S2_TS2_PC_S2_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS2_PC_S2_TS2_PC_S2_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS2_PC_S2_TS2_PC_S2_MAX (0x00003FFFU)

/* TS2_PC_S3 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS2_PC_S3_TS2_PC_S3_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS2_PC_S3_TS2_PC_S3_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS2_PC_S3_TS2_PC_S3_MAX (0x00003FFFU)

/* TS2_PC_S4 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS2_PC_S4_TS2_PC_S4_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS2_PC_S4_TS2_PC_S4_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS2_PC_S4_TS2_PC_S4_MAX (0x00003FFFU)

/* RX_CFG */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_RX_CFG_BK1_SIZE_MASK (0x0000001FU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_RX_CFG_BK1_SIZE_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_RX_CFG_BK1_SIZE_MAX (0x0000001FU)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_RX_CFG_BK2_SIZE_MASK (0x000003E0U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_RX_CFG_BK2_SIZE_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_RX_CFG_BK2_SIZE_MAX (0x0000001FU)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_RX_CFG_BKN_SIZE_MASK (0x00007C00U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_RX_CFG_BKN_SIZE_SHIFT (0x0000000AU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_RX_CFG_BKN_SIZE_MAX (0x0000001FU)

/* TX_CFG */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TX_CFG_TX_WM_MASK (0x0000003FU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TX_CFG_TX_WM_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TX_CFG_TX_WM_MAX (0x0000003FU)

/* TS1_GEN_CFG1 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS1_GEN_CFG1_TS1_GEN_S0_MX_MASK (0x000000FFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS1_GEN_CFG1_TS1_GEN_S0_MX_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS1_GEN_CFG1_TS1_GEN_S0_MX_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS1_GEN_CFG1_TS1_GEN_S1_MX_MASK (0x0000FF00U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS1_GEN_CFG1_TS1_GEN_S1_MX_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS1_GEN_CFG1_TS1_GEN_S1_MX_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS1_GEN_CFG1_TS1_GEN_S2_MX_MASK (0x00FF0000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS1_GEN_CFG1_TS1_GEN_S2_MX_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS1_GEN_CFG1_TS1_GEN_S2_MX_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS1_GEN_CFG1_TS1_GEN_S3_MX_MASK (0xFF000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS1_GEN_CFG1_TS1_GEN_S3_MX_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS1_GEN_CFG1_TS1_GEN_S3_MX_MAX (0x000000FFU)

/* TS1_GEN_CFG2 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS1_GEN_CFG2_TS1_GEN_S4_MX_MASK (0x000000FFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS1_GEN_CFG2_TS1_GEN_S4_MX_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS1_GEN_CFG2_TS1_GEN_S4_MX_MAX (0x000000FFU)

/* TS2_GEN_CFG1 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS2_GEN_CFG1_TS2_GEN_S0_MX_MASK (0x000000FFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS2_GEN_CFG1_TS2_GEN_S0_MX_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS2_GEN_CFG1_TS2_GEN_S0_MX_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS2_GEN_CFG1_TS2_GEN_S1_MX_MASK (0x0000FF00U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS2_GEN_CFG1_TS2_GEN_S1_MX_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS2_GEN_CFG1_TS2_GEN_S1_MX_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS2_GEN_CFG1_TS2_GEN_S2_MX_MASK (0x00FF0000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS2_GEN_CFG1_TS2_GEN_S2_MX_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS2_GEN_CFG1_TS2_GEN_S2_MX_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS2_GEN_CFG1_TS2_GEN_S3_MX_MASK (0xFF000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS2_GEN_CFG1_TS2_GEN_S3_MX_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS2_GEN_CFG1_TS2_GEN_S3_MX_MAX (0x000000FFU)

/* TS2_GEN_CFG2 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS2_GEN_CFG2_TS2_GEN_S4_MX_MASK (0x000000FFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS2_GEN_CFG2_TS2_GEN_S4_MX_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_TS2_GEN_CFG2_TS2_GEN_S4_MX_MAX (0x000000FFU)

/* CAP_EN_CFG */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_CAP_EN_CFG_NEW_CAP_EN_MASK (0x000003FFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_CAP_EN_CFG_NEW_CAP_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU_TX0_PR1_TASKS_MGR_PRU_TX0_MMR_CAP_EN_CFG_NEW_CAP_EN_MAX (0x000003FFU)

/**************************************************************************
* Hardware Region  :
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t GLOBAL_CFG;                /* Global Configuration */
    volatile uint32_t GLOBAL_STATUS;             /* Global Status */
    volatile uint32_t TS1_PC_S0;                 /* TS1 Sub0 PC  */
    volatile uint32_t TS1_PC_S1;                 /* TS1 Sub1 PC  */
    volatile uint32_t TS1_PC_S2;                 /* TS1 Sub2 PC  */
    volatile uint32_t TS1_PC_S3;                 /* TS1 Sub3 PC  */
    volatile uint32_t TS1_PC_S4;                 /* TS1 Sub4 PC  */
    volatile uint32_t TS2_PC_S0;                 /* TS2 Sub0 PC  */
    volatile uint32_t TS2_PC_S1;                 /* TS2 Sub1 PC  */
    volatile uint32_t TS2_PC_S2;                 /* TS2 Sub2 PC  */
    volatile uint32_t TS2_PC_S3;                 /* TS2 Sub3 PC  */
    volatile uint32_t TS2_PC_S4;                 /* TS2 Sub4 PC  */
    volatile uint32_t RX_CFG;                    /* RX Configuration */
    volatile uint32_t TX_CFG;                    /* TX Configuration */
    volatile uint32_t TS1_GEN_CFG1;              /* Generic TS1 Configuration1 */
    volatile uint32_t TS1_GEN_CFG2;              /* Generic TS1 Configuration2 */
    volatile uint32_t TS2_GEN_CFG1;              /* Generic TS2 Configuration1 */
    volatile uint32_t TS2_GEN_CFG2;              /* Generic TS2 Configuration2 */
    volatile uint32_t CAP_EN_CFG;                /* Enable capture new event cfg */
} CSL_icss_g_pr1_tasks_mgr_pru1_pr1_tasks_mgr_pru1_mmrRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_CFG        (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_STATUS     (0x00000004U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS1_PC_S0         (0x00000008U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS1_PC_S1         (0x0000000CU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS1_PC_S2         (0x00000010U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS1_PC_S3         (0x00000014U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS1_PC_S4         (0x00000018U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS2_PC_S0         (0x0000001CU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS2_PC_S1         (0x00000020U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS2_PC_S2         (0x00000024U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS2_PC_S3         (0x00000028U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS2_PC_S4         (0x0000002CU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_RX_CFG            (0x00000030U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TX_CFG            (0x00000034U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS1_GEN_CFG1      (0x00000038U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS1_GEN_CFG2      (0x0000003CU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS2_GEN_CFG1      (0x00000040U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS2_GEN_CFG2      (0x00000044U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_CAP_EN_CFG        (0x00000048U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* GLOBAL_CFG */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_CFG_TASKS_MGR_MODE_MASK (0x00000003U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_CFG_TASKS_MGR_MODE_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_CFG_TASKS_MGR_MODE_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_CFG_TS1_EN_S0_MASK (0x00000004U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_CFG_TS1_EN_S0_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_CFG_TS1_EN_S0_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_CFG_TS1_EN_S1_MASK (0x00000008U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_CFG_TS1_EN_S1_SHIFT (0x00000003U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_CFG_TS1_EN_S1_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_CFG_TS1_EN_S2_MASK (0x00000010U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_CFG_TS1_EN_S2_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_CFG_TS1_EN_S2_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_CFG_TS1_EN_S3_MASK (0x00000020U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_CFG_TS1_EN_S3_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_CFG_TS1_EN_S3_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_CFG_TS1_EN_S4_MASK (0x00000040U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_CFG_TS1_EN_S4_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_CFG_TS1_EN_S4_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_CFG_TS2_EN_S0_MASK (0x00000080U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_CFG_TS2_EN_S0_SHIFT (0x00000007U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_CFG_TS2_EN_S0_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_CFG_TS2_EN_S1_MASK (0x00000100U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_CFG_TS2_EN_S1_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_CFG_TS2_EN_S1_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_CFG_TS2_EN_S2_MASK (0x00000200U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_CFG_TS2_EN_S2_SHIFT (0x00000009U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_CFG_TS2_EN_S2_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_CFG_TS2_EN_S3_MASK (0x00000400U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_CFG_TS2_EN_S3_SHIFT (0x0000000AU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_CFG_TS2_EN_S3_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_CFG_TS2_EN_S4_MASK (0x00000800U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_CFG_TS2_EN_S4_SHIFT (0x0000000BU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_CFG_TS2_EN_S4_MAX (0x00000001U)

/* GLOBAL_STATUS */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_STATUS_TS1_STATE_MASK (0x0000000FU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_STATUS_TS1_STATE_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_STATUS_TS1_STATE_MAX (0x0000000FU)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_STATUS_TS2_STATE_MASK (0x000000F0U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_STATUS_TS2_STATE_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_STATUS_TS2_STATE_MAX (0x0000000FU)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_STATUS_TS1_SUB_PEND_0_MASK (0x00000100U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_STATUS_TS1_SUB_PEND_0_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_STATUS_TS1_SUB_PEND_0_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_STATUS_TS1_SUB_PEND_1_MASK (0x00000200U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_STATUS_TS1_SUB_PEND_1_SHIFT (0x00000009U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_STATUS_TS1_SUB_PEND_1_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_STATUS_TS1_SUB_PEND_2_MASK (0x00000400U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_STATUS_TS1_SUB_PEND_2_SHIFT (0x0000000AU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_STATUS_TS1_SUB_PEND_2_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_STATUS_TS1_SUB_PEND_3_MASK (0x00000800U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_STATUS_TS1_SUB_PEND_3_SHIFT (0x0000000BU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_STATUS_TS1_SUB_PEND_3_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_STATUS_TS1_SUB_PEND_4_MASK (0x00001000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_STATUS_TS1_SUB_PEND_4_SHIFT (0x0000000CU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_STATUS_TS1_SUB_PEND_4_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_STATUS_TS2_SUB_PEND_0_MASK (0x00002000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_STATUS_TS2_SUB_PEND_0_SHIFT (0x0000000DU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_STATUS_TS2_SUB_PEND_0_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_STATUS_TS2_SUB_PEND_1_MASK (0x00004000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_STATUS_TS2_SUB_PEND_1_SHIFT (0x0000000EU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_STATUS_TS2_SUB_PEND_1_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_STATUS_TS2_SUB_PEND_2_MASK (0x00008000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_STATUS_TS2_SUB_PEND_2_SHIFT (0x0000000FU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_STATUS_TS2_SUB_PEND_2_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_STATUS_TS2_SUB_PEND_3_MASK (0x00010000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_STATUS_TS2_SUB_PEND_3_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_STATUS_TS2_SUB_PEND_3_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_STATUS_TS2_SUB_PEND_4_MASK (0x00020000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_STATUS_TS2_SUB_PEND_4_SHIFT (0x00000011U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_GLOBAL_STATUS_TS2_SUB_PEND_4_MAX (0x00000001U)

/* TS1_PC_S0 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS1_PC_S0_TS1_PC_S0_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS1_PC_S0_TS1_PC_S0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS1_PC_S0_TS1_PC_S0_MAX (0x00003FFFU)

/* TS1_PC_S1 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS1_PC_S1_TS1_PC_S1_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS1_PC_S1_TS1_PC_S1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS1_PC_S1_TS1_PC_S1_MAX (0x00003FFFU)

/* TS1_PC_S2 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS1_PC_S2_TS1_PC_S2_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS1_PC_S2_TS1_PC_S2_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS1_PC_S2_TS1_PC_S2_MAX (0x00003FFFU)

/* TS1_PC_S3 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS1_PC_S3_TS1_PC_S3_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS1_PC_S3_TS1_PC_S3_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS1_PC_S3_TS1_PC_S3_MAX (0x00003FFFU)

/* TS1_PC_S4 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS1_PC_S4_TS1_PC_S4_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS1_PC_S4_TS1_PC_S4_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS1_PC_S4_TS1_PC_S4_MAX (0x00003FFFU)

/* TS2_PC_S0 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS2_PC_S0_TS2_PC_S0_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS2_PC_S0_TS2_PC_S0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS2_PC_S0_TS2_PC_S0_MAX (0x00003FFFU)

/* TS2_PC_S1 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS2_PC_S1_TS2_PC_S1_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS2_PC_S1_TS2_PC_S1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS2_PC_S1_TS2_PC_S1_MAX (0x00003FFFU)

/* TS2_PC_S2 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS2_PC_S2_TS2_PC_S2_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS2_PC_S2_TS2_PC_S2_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS2_PC_S2_TS2_PC_S2_MAX (0x00003FFFU)

/* TS2_PC_S3 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS2_PC_S3_TS2_PC_S3_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS2_PC_S3_TS2_PC_S3_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS2_PC_S3_TS2_PC_S3_MAX (0x00003FFFU)

/* TS2_PC_S4 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS2_PC_S4_TS2_PC_S4_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS2_PC_S4_TS2_PC_S4_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS2_PC_S4_TS2_PC_S4_MAX (0x00003FFFU)

/* RX_CFG */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_RX_CFG_BK1_SIZE_MASK (0x0000001FU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_RX_CFG_BK1_SIZE_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_RX_CFG_BK1_SIZE_MAX (0x0000001FU)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_RX_CFG_BK2_SIZE_MASK (0x000003E0U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_RX_CFG_BK2_SIZE_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_RX_CFG_BK2_SIZE_MAX (0x0000001FU)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_RX_CFG_BKN_SIZE_MASK (0x00007C00U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_RX_CFG_BKN_SIZE_SHIFT (0x0000000AU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_RX_CFG_BKN_SIZE_MAX (0x0000001FU)

/* TX_CFG */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TX_CFG_TX_WM_MASK (0x0000003FU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TX_CFG_TX_WM_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TX_CFG_TX_WM_MAX  (0x0000003FU)

/* TS1_GEN_CFG1 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS1_GEN_CFG1_TS1_GEN_S0_MX_MASK (0x000000FFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS1_GEN_CFG1_TS1_GEN_S0_MX_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS1_GEN_CFG1_TS1_GEN_S0_MX_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS1_GEN_CFG1_TS1_GEN_S1_MX_MASK (0x0000FF00U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS1_GEN_CFG1_TS1_GEN_S1_MX_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS1_GEN_CFG1_TS1_GEN_S1_MX_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS1_GEN_CFG1_TS1_GEN_S2_MX_MASK (0x00FF0000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS1_GEN_CFG1_TS1_GEN_S2_MX_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS1_GEN_CFG1_TS1_GEN_S2_MX_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS1_GEN_CFG1_TS1_GEN_S3_MX_MASK (0xFF000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS1_GEN_CFG1_TS1_GEN_S3_MX_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS1_GEN_CFG1_TS1_GEN_S3_MX_MAX (0x000000FFU)

/* TS1_GEN_CFG2 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS1_GEN_CFG2_TS1_GEN_S4_MX_MASK (0x000000FFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS1_GEN_CFG2_TS1_GEN_S4_MX_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS1_GEN_CFG2_TS1_GEN_S4_MX_MAX (0x000000FFU)

/* TS2_GEN_CFG1 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS2_GEN_CFG1_TS2_GEN_S0_MX_MASK (0x000000FFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS2_GEN_CFG1_TS2_GEN_S0_MX_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS2_GEN_CFG1_TS2_GEN_S0_MX_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS2_GEN_CFG1_TS2_GEN_S1_MX_MASK (0x0000FF00U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS2_GEN_CFG1_TS2_GEN_S1_MX_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS2_GEN_CFG1_TS2_GEN_S1_MX_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS2_GEN_CFG1_TS2_GEN_S2_MX_MASK (0x00FF0000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS2_GEN_CFG1_TS2_GEN_S2_MX_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS2_GEN_CFG1_TS2_GEN_S2_MX_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS2_GEN_CFG1_TS2_GEN_S3_MX_MASK (0xFF000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS2_GEN_CFG1_TS2_GEN_S3_MX_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS2_GEN_CFG1_TS2_GEN_S3_MX_MAX (0x000000FFU)

/* TS2_GEN_CFG2 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS2_GEN_CFG2_TS2_GEN_S4_MX_MASK (0x000000FFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS2_GEN_CFG2_TS2_GEN_S4_MX_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_TS2_GEN_CFG2_TS2_GEN_S4_MX_MAX (0x000000FFU)

/* CAP_EN_CFG */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_CAP_EN_CFG_NEW_CAP_EN_MASK (0x000003FFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_CAP_EN_CFG_NEW_CAP_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_CAP_EN_CFG_NEW_CAP_EN_MAX (0x000003FFU)

/**************************************************************************
* Hardware Region  :
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t GLOBAL_CFG;                /* Global Configuration */
    volatile uint32_t GLOBAL_STATUS;             /* Global Status */
    volatile uint32_t TS1_PC_S0;                 /* TS1 Sub0 PC  */
    volatile uint32_t TS1_PC_S1;                 /* TS1 Sub1 PC  */
    volatile uint32_t TS1_PC_S2;                 /* TS1 Sub2 PC  */
    volatile uint32_t TS1_PC_S3;                 /* TS1 Sub3 PC  */
    volatile uint32_t TS1_PC_S4;                 /* TS1 Sub4 PC  */
    volatile uint32_t TS2_PC_S0;                 /* TS2 Sub0 PC  */
    volatile uint32_t TS2_PC_S1;                 /* TS2 Sub1 PC  */
    volatile uint32_t TS2_PC_S2;                 /* TS2 Sub2 PC  */
    volatile uint32_t TS2_PC_S3;                 /* TS2 Sub3 PC  */
    volatile uint32_t TS2_PC_S4;                 /* TS2 Sub4 PC  */
    volatile uint32_t RX_CFG;                    /* RX Configuration */
    volatile uint32_t TX_CFG;                    /* TX Configuration */
    volatile uint32_t TS1_GEN_CFG1;              /* Generic TS1 Configuration1 */
    volatile uint32_t TS1_GEN_CFG2;              /* Generic TS1 Configuration2 */
    volatile uint32_t TS2_GEN_CFG1;              /* Generic TS2 Configuration1 */
    volatile uint32_t TS2_GEN_CFG2;              /* Generic TS2 Configuration2 */
    volatile uint32_t CAP_EN_CFG;                /* Enable capture new event cfg */
} CSL_icss_g_pr1_tasks_mgr_pru0_pr1_tasks_mgr_pru0_mmrRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_CFG        (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_STATUS     (0x00000004U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS1_PC_S0         (0x00000008U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS1_PC_S1         (0x0000000CU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS1_PC_S2         (0x00000010U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS1_PC_S3         (0x00000014U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS1_PC_S4         (0x00000018U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS2_PC_S0         (0x0000001CU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS2_PC_S1         (0x00000020U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS2_PC_S2         (0x00000024U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS2_PC_S3         (0x00000028U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS2_PC_S4         (0x0000002CU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_RX_CFG            (0x00000030U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TX_CFG            (0x00000034U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS1_GEN_CFG1      (0x00000038U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS1_GEN_CFG2      (0x0000003CU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS2_GEN_CFG1      (0x00000040U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS2_GEN_CFG2      (0x00000044U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_CAP_EN_CFG        (0x00000048U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* GLOBAL_CFG */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_CFG_TASKS_MGR_MODE_MASK (0x00000003U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_CFG_TASKS_MGR_MODE_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_CFG_TASKS_MGR_MODE_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_CFG_TS1_EN_S0_MASK (0x00000004U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_CFG_TS1_EN_S0_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_CFG_TS1_EN_S0_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_CFG_TS1_EN_S1_MASK (0x00000008U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_CFG_TS1_EN_S1_SHIFT (0x00000003U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_CFG_TS1_EN_S1_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_CFG_TS1_EN_S2_MASK (0x00000010U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_CFG_TS1_EN_S2_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_CFG_TS1_EN_S2_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_CFG_TS1_EN_S3_MASK (0x00000020U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_CFG_TS1_EN_S3_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_CFG_TS1_EN_S3_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_CFG_TS1_EN_S4_MASK (0x00000040U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_CFG_TS1_EN_S4_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_CFG_TS1_EN_S4_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_CFG_TS2_EN_S0_MASK (0x00000080U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_CFG_TS2_EN_S0_SHIFT (0x00000007U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_CFG_TS2_EN_S0_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_CFG_TS2_EN_S1_MASK (0x00000100U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_CFG_TS2_EN_S1_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_CFG_TS2_EN_S1_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_CFG_TS2_EN_S2_MASK (0x00000200U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_CFG_TS2_EN_S2_SHIFT (0x00000009U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_CFG_TS2_EN_S2_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_CFG_TS2_EN_S3_MASK (0x00000400U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_CFG_TS2_EN_S3_SHIFT (0x0000000AU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_CFG_TS2_EN_S3_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_CFG_TS2_EN_S4_MASK (0x00000800U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_CFG_TS2_EN_S4_SHIFT (0x0000000BU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_CFG_TS2_EN_S4_MAX (0x00000001U)

/* GLOBAL_STATUS */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_STATUS_TS1_STATE_MASK (0x0000000FU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_STATUS_TS1_STATE_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_STATUS_TS1_STATE_MAX (0x0000000FU)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_STATUS_TS2_STATE_MASK (0x000000F0U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_STATUS_TS2_STATE_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_STATUS_TS2_STATE_MAX (0x0000000FU)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_STATUS_TS1_SUB_PEND_0_MASK (0x00000100U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_STATUS_TS1_SUB_PEND_0_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_STATUS_TS1_SUB_PEND_0_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_STATUS_TS1_SUB_PEND_1_MASK (0x00000200U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_STATUS_TS1_SUB_PEND_1_SHIFT (0x00000009U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_STATUS_TS1_SUB_PEND_1_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_STATUS_TS1_SUB_PEND_2_MASK (0x00000400U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_STATUS_TS1_SUB_PEND_2_SHIFT (0x0000000AU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_STATUS_TS1_SUB_PEND_2_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_STATUS_TS1_SUB_PEND_3_MASK (0x00000800U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_STATUS_TS1_SUB_PEND_3_SHIFT (0x0000000BU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_STATUS_TS1_SUB_PEND_3_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_STATUS_TS1_SUB_PEND_4_MASK (0x00001000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_STATUS_TS1_SUB_PEND_4_SHIFT (0x0000000CU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_STATUS_TS1_SUB_PEND_4_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_STATUS_TS2_SUB_PEND_0_MASK (0x00002000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_STATUS_TS2_SUB_PEND_0_SHIFT (0x0000000DU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_STATUS_TS2_SUB_PEND_0_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_STATUS_TS2_SUB_PEND_1_MASK (0x00004000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_STATUS_TS2_SUB_PEND_1_SHIFT (0x0000000EU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_STATUS_TS2_SUB_PEND_1_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_STATUS_TS2_SUB_PEND_2_MASK (0x00008000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_STATUS_TS2_SUB_PEND_2_SHIFT (0x0000000FU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_STATUS_TS2_SUB_PEND_2_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_STATUS_TS2_SUB_PEND_3_MASK (0x00010000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_STATUS_TS2_SUB_PEND_3_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_STATUS_TS2_SUB_PEND_3_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_STATUS_TS2_SUB_PEND_4_MASK (0x00020000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_STATUS_TS2_SUB_PEND_4_SHIFT (0x00000011U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_GLOBAL_STATUS_TS2_SUB_PEND_4_MAX (0x00000001U)

/* TS1_PC_S0 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS1_PC_S0_TS1_PC_S0_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS1_PC_S0_TS1_PC_S0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS1_PC_S0_TS1_PC_S0_MAX (0x00003FFFU)

/* TS1_PC_S1 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS1_PC_S1_TS1_PC_S1_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS1_PC_S1_TS1_PC_S1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS1_PC_S1_TS1_PC_S1_MAX (0x00003FFFU)

/* TS1_PC_S2 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS1_PC_S2_TS1_PC_S2_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS1_PC_S2_TS1_PC_S2_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS1_PC_S2_TS1_PC_S2_MAX (0x00003FFFU)

/* TS1_PC_S3 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS1_PC_S3_TS1_PC_S3_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS1_PC_S3_TS1_PC_S3_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS1_PC_S3_TS1_PC_S3_MAX (0x00003FFFU)

/* TS1_PC_S4 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS1_PC_S4_TS1_PC_S4_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS1_PC_S4_TS1_PC_S4_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS1_PC_S4_TS1_PC_S4_MAX (0x00003FFFU)

/* TS2_PC_S0 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS2_PC_S0_TS2_PC_S0_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS2_PC_S0_TS2_PC_S0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS2_PC_S0_TS2_PC_S0_MAX (0x00003FFFU)

/* TS2_PC_S1 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS2_PC_S1_TS2_PC_S1_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS2_PC_S1_TS2_PC_S1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS2_PC_S1_TS2_PC_S1_MAX (0x00003FFFU)

/* TS2_PC_S2 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS2_PC_S2_TS2_PC_S2_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS2_PC_S2_TS2_PC_S2_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS2_PC_S2_TS2_PC_S2_MAX (0x00003FFFU)

/* TS2_PC_S3 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS2_PC_S3_TS2_PC_S3_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS2_PC_S3_TS2_PC_S3_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS2_PC_S3_TS2_PC_S3_MAX (0x00003FFFU)

/* TS2_PC_S4 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS2_PC_S4_TS2_PC_S4_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS2_PC_S4_TS2_PC_S4_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS2_PC_S4_TS2_PC_S4_MAX (0x00003FFFU)

/* RX_CFG */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_RX_CFG_BK1_SIZE_MASK (0x0000001FU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_RX_CFG_BK1_SIZE_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_RX_CFG_BK1_SIZE_MAX (0x0000001FU)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_RX_CFG_BK2_SIZE_MASK (0x000003E0U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_RX_CFG_BK2_SIZE_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_RX_CFG_BK2_SIZE_MAX (0x0000001FU)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_RX_CFG_BKN_SIZE_MASK (0x00007C00U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_RX_CFG_BKN_SIZE_SHIFT (0x0000000AU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_RX_CFG_BKN_SIZE_MAX (0x0000001FU)

/* TX_CFG */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TX_CFG_TX_WM_MASK (0x0000003FU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TX_CFG_TX_WM_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TX_CFG_TX_WM_MAX  (0x0000003FU)

/* TS1_GEN_CFG1 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS1_GEN_CFG1_TS1_GEN_S0_MX_MASK (0x000000FFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS1_GEN_CFG1_TS1_GEN_S0_MX_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS1_GEN_CFG1_TS1_GEN_S0_MX_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS1_GEN_CFG1_TS1_GEN_S1_MX_MASK (0x0000FF00U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS1_GEN_CFG1_TS1_GEN_S1_MX_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS1_GEN_CFG1_TS1_GEN_S1_MX_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS1_GEN_CFG1_TS1_GEN_S2_MX_MASK (0x00FF0000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS1_GEN_CFG1_TS1_GEN_S2_MX_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS1_GEN_CFG1_TS1_GEN_S2_MX_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS1_GEN_CFG1_TS1_GEN_S3_MX_MASK (0xFF000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS1_GEN_CFG1_TS1_GEN_S3_MX_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS1_GEN_CFG1_TS1_GEN_S3_MX_MAX (0x000000FFU)

/* TS1_GEN_CFG2 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS1_GEN_CFG2_TS1_GEN_S4_MX_MASK (0x000000FFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS1_GEN_CFG2_TS1_GEN_S4_MX_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS1_GEN_CFG2_TS1_GEN_S4_MX_MAX (0x000000FFU)

/* TS2_GEN_CFG1 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS2_GEN_CFG1_TS2_GEN_S0_MX_MASK (0x000000FFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS2_GEN_CFG1_TS2_GEN_S0_MX_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS2_GEN_CFG1_TS2_GEN_S0_MX_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS2_GEN_CFG1_TS2_GEN_S1_MX_MASK (0x0000FF00U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS2_GEN_CFG1_TS2_GEN_S1_MX_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS2_GEN_CFG1_TS2_GEN_S1_MX_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS2_GEN_CFG1_TS2_GEN_S2_MX_MASK (0x00FF0000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS2_GEN_CFG1_TS2_GEN_S2_MX_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS2_GEN_CFG1_TS2_GEN_S2_MX_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS2_GEN_CFG1_TS2_GEN_S3_MX_MASK (0xFF000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS2_GEN_CFG1_TS2_GEN_S3_MX_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS2_GEN_CFG1_TS2_GEN_S3_MX_MAX (0x000000FFU)

/* TS2_GEN_CFG2 */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS2_GEN_CFG2_TS2_GEN_S4_MX_MASK (0x000000FFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS2_GEN_CFG2_TS2_GEN_S4_MX_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_TS2_GEN_CFG2_TS2_GEN_S4_MX_MAX (0x000000FFU)

/* CAP_EN_CFG */

#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_CAP_EN_CFG_NEW_CAP_EN_MASK (0x000003FFU)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_CAP_EN_CFG_NEW_CAP_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_CAP_EN_CFG_NEW_CAP_EN_MAX (0x000003FFU)

/**************************************************************************
* Hardware Region  : MDIO registers
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t USER_ACCESS_REG;           /* user_access_reg */
    volatile uint32_t USER_PHY_SEL_REG;          /* user_phy_sel_reg */
} CSL_icss_g_pr1_mdio_v1p7_mdioRegs_USER_GROUP;


typedef struct {
    volatile uint32_t MDIO_VERSION_REG;          /* version_reg */
    volatile uint32_t CONTROL_REG;               /* control_reg */
    volatile uint32_t ALIVE_REG;                 /* alive_reg */
    volatile uint32_t LINK_REG;                  /* link_reg */
    volatile uint32_t LINK_INT_RAW_REG;          /* link_int_raw_reg */
    volatile uint32_t LINK_INT_MASKED_REG;       /* link_int_masked_reg */
    volatile uint32_t LINK_INT_MASK_SET_REG;     /* link_int_mask_set_reg */
    volatile uint32_t LINK_INT_MASK_CLEAR_REG;   /* link_int_mask_clear_reg */
    volatile uint32_t USER_INT_RAW_REG;          /* user_int_raw_reg */
    volatile uint32_t USER_INT_MASKED_REG;       /* user_int_masked_reg */
    volatile uint32_t USER_INT_MASK_SET_REG;     /* user_int_mask_set_reg */
    volatile uint32_t USER_INT_MASK_CLEAR_REG;   /* user_int_mask_clear_reg */
    volatile uint32_t MANUAL_IF_REG;             /* manual_if_reg */
    volatile uint32_t POLL_REG;                  /* poll_reg */
    volatile uint32_t POLL_EN_REG;               /* poll_en_reg */
    volatile uint32_t CLAUS45_REG;               /* clause 45_reg */
    volatile uint32_t USER_ADDR0_REG;            /* MDIO USER Address 0 */
    volatile uint32_t USER_ADDR1_REG;            /* MDIO USER Address 1 */
    volatile uint8_t  Resv_128[56];
    CSL_icss_g_pr1_mdio_v1p7_mdioRegs_USER_GROUP USER_GROUP[2];
} CSL_icss_g_pr1_mdio_v1p7_mdioRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_MDIO_VERSION_REG                         (0x00000000U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_CONTROL_REG                              (0x00000004U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_ALIVE_REG                                (0x00000008U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_LINK_REG                                 (0x0000000CU)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_LINK_INT_RAW_REG                         (0x00000010U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_LINK_INT_MASKED_REG                      (0x00000014U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_LINK_INT_MASK_SET_REG                    (0x00000018U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_LINK_INT_MASK_CLEAR_REG                  (0x0000001CU)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_INT_RAW_REG                         (0x00000020U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_INT_MASKED_REG                      (0x00000024U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_INT_MASK_SET_REG                    (0x00000028U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_INT_MASK_CLEAR_REG                  (0x0000002CU)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_MANUAL_IF_REG                            (0x00000030U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_POLL_REG                                 (0x00000034U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_POLL_EN_REG                              (0x00000038U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_CLAUS45_REG                              (0x0000003CU)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_ADDR0_REG                           (0x00000040U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_ADDR1_REG                           (0x00000044U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_ACCESS_REG(USER_GROUP)   (0x00000080U+((USER_GROUP)*0x8U))
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_PHY_SEL_REG(USER_GROUP)  (0x00000084U+((USER_GROUP)*0x8U))

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* USER_ACCESS_REG */

#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_ACCESS_REG_DATA_MASK     (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_ACCESS_REG_DATA_SHIFT    (0x00000000U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_ACCESS_REG_DATA_MAX      (0x0000FFFFU)

#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_ACCESS_REG_PHYADR_MASK   (0x001F0000U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_ACCESS_REG_PHYADR_SHIFT  (0x00000010U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_ACCESS_REG_PHYADR_MAX    (0x0000001FU)

#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_ACCESS_REG_REGADR_MASK   (0x03E00000U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_ACCESS_REG_REGADR_SHIFT  (0x00000015U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_ACCESS_REG_REGADR_MAX    (0x0000001FU)

#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_ACCESS_REG_ACK_MASK      (0x20000000U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_ACCESS_REG_ACK_SHIFT     (0x0000001DU)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_ACCESS_REG_ACK_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_ACCESS_REG_WRITE_MASK    (0x40000000U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_ACCESS_REG_WRITE_SHIFT   (0x0000001EU)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_ACCESS_REG_WRITE_MAX     (0x00000001U)

#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_ACCESS_REG_GO_MASK       (0x80000000U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_ACCESS_REG_GO_SHIFT      (0x0000001FU)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_ACCESS_REG_GO_MAX        (0x00000001U)

/* USER_PHY_SEL_REG */

#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_PHY_SEL_REG_PHYADR_MON_MASK (0x0000001FU)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_PHY_SEL_REG_PHYADR_MON_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_PHY_SEL_REG_PHYADR_MON_MAX (0x0000001FU)

#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_PHY_SEL_REG_LINKINT_ENABLE_MASK (0x00000040U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_PHY_SEL_REG_LINKINT_ENABLE_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_PHY_SEL_REG_LINKINT_ENABLE_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_PHY_SEL_REG_LINKSEL_MASK (0x00000080U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_PHY_SEL_REG_LINKSEL_SHIFT (0x00000007U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_PHY_SEL_REG_LINKSEL_MAX  (0x00000001U)

/* MDIO_VERSION_REG */

#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_MDIO_VERSION_REG_REVMINOR_MASK           (0x000000FFU)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_MDIO_VERSION_REG_REVMINOR_SHIFT          (0x00000000U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_MDIO_VERSION_REG_REVMINOR_MAX            (0x000000FFU)

#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_MDIO_VERSION_REG_REVMAJ_MASK             (0x0000FF00U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_MDIO_VERSION_REG_REVMAJ_SHIFT            (0x00000008U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_MDIO_VERSION_REG_REVMAJ_MAX              (0x000000FFU)

#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_MDIO_VERSION_REG_MODID_MASK              (0xFFFF0000U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_MDIO_VERSION_REG_MODID_SHIFT             (0x00000010U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_MDIO_VERSION_REG_MODID_MAX               (0x0000FFFFU)

/* CONTROL_REG */

#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_CONTROL_REG_CLKDIV_MASK                  (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_CONTROL_REG_CLKDIV_SHIFT                 (0x00000000U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_CONTROL_REG_CLKDIV_MAX                   (0x0000FFFFU)

#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_CONTROL_REG_INT_TEST_ENABLE_MASK         (0x00020000U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_CONTROL_REG_INT_TEST_ENABLE_SHIFT        (0x00000011U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_CONTROL_REG_INT_TEST_ENABLE_MAX          (0x00000001U)

#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_CONTROL_REG_FAULT_DETECT_ENABLE_MASK     (0x00040000U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_CONTROL_REG_FAULT_DETECT_ENABLE_SHIFT    (0x00000012U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_CONTROL_REG_FAULT_DETECT_ENABLE_MAX      (0x00000001U)

#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_CONTROL_REG_FAULT_MASK                   (0x00080000U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_CONTROL_REG_FAULT_SHIFT                  (0x00000013U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_CONTROL_REG_FAULT_MAX                    (0x00000001U)

#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_CONTROL_REG_PREAMBLE_MASK                (0x00100000U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_CONTROL_REG_PREAMBLE_SHIFT               (0x00000014U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_CONTROL_REG_PREAMBLE_MAX                 (0x00000001U)

#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_CONTROL_REG_HIGHEST_USER_CHANNEL_MASK    (0x1F000000U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_CONTROL_REG_HIGHEST_USER_CHANNEL_SHIFT   (0x00000018U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_CONTROL_REG_HIGHEST_USER_CHANNEL_MAX     (0x0000001FU)

#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_CONTROL_REG_ENABLE_MASK                  (0x40000000U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_CONTROL_REG_ENABLE_SHIFT                 (0x0000001EU)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_CONTROL_REG_ENABLE_MAX                   (0x00000001U)

#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_CONTROL_REG_IDLE_MASK                    (0x80000000U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_CONTROL_REG_IDLE_SHIFT                   (0x0000001FU)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_CONTROL_REG_IDLE_MAX                     (0x00000001U)

/* ALIVE_REG */

#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_ALIVE_REG_ALIVE_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_ALIVE_REG_ALIVE_SHIFT                    (0x00000000U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_ALIVE_REG_ALIVE_MAX                      (0xFFFFFFFFU)

/* LINK_REG */

#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_LINK_REG_LINK_MASK                       (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_LINK_REG_LINK_SHIFT                      (0x00000000U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_LINK_REG_LINK_MAX                        (0xFFFFFFFFU)

/* LINK_INT_RAW_REG */

#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_LINK_INT_RAW_REG_LINKINTRAW_MASK         (0x00000003U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_LINK_INT_RAW_REG_LINKINTRAW_SHIFT        (0x00000000U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_LINK_INT_RAW_REG_LINKINTRAW_MAX          (0x00000003U)

/* LINK_INT_MASKED_REG */

#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_LINK_INT_MASKED_REG_LINKINTMASKED_MASK   (0x00000003U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_LINK_INT_MASKED_REG_LINKINTMASKED_SHIFT  (0x00000000U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_LINK_INT_MASKED_REG_LINKINTMASKED_MAX    (0x00000003U)

/* LINK_INT_MASK_SET_REG */

#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_LINK_INT_MASK_SET_REG_LINKINTMASKSET_MASK (0x00000001U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_LINK_INT_MASK_SET_REG_LINKINTMASKSET_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_LINK_INT_MASK_SET_REG_LINKINTMASKSET_MAX (0x00000001U)

/* LINK_INT_MASK_CLEAR_REG */

#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_LINK_INT_MASK_CLEAR_REG_LINKINTMASKCLR_MASK (0x00000001U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_LINK_INT_MASK_CLEAR_REG_LINKINTMASKCLR_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_LINK_INT_MASK_CLEAR_REG_LINKINTMASKCLR_MAX (0x00000001U)

/* USER_INT_RAW_REG */

#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_INT_RAW_REG_USERINTRAW_MASK         (0x00000003U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_INT_RAW_REG_USERINTRAW_SHIFT        (0x00000000U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_INT_RAW_REG_USERINTRAW_MAX          (0x00000003U)

/* USER_INT_MASKED_REG */

#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_INT_MASKED_REG_USERINTMASKED_MASK   (0x00000003U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_INT_MASKED_REG_USERINTMASKED_SHIFT  (0x00000000U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_INT_MASKED_REG_USERINTMASKED_MAX    (0x00000003U)

/* USER_INT_MASK_SET_REG */

#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_INT_MASK_SET_REG_USERINTMASKSET_MASK (0x00000003U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_INT_MASK_SET_REG_USERINTMASKSET_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_INT_MASK_SET_REG_USERINTMASKSET_MAX (0x00000003U)

/* USER_INT_MASK_CLEAR_REG */

#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_INT_MASK_CLEAR_REG_USERINTMASKCLR_MASK (0x00000003U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_INT_MASK_CLEAR_REG_USERINTMASKCLR_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_INT_MASK_CLEAR_REG_USERINTMASKCLR_MAX (0x00000003U)

/* MANUAL_IF_REG */

#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_MANUAL_IF_REG_MDIO_PIN_MASK              (0x00000001U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_MANUAL_IF_REG_MDIO_PIN_SHIFT             (0x00000000U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_MANUAL_IF_REG_MDIO_PIN_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_MANUAL_IF_REG_MDIO_OE_MASK               (0x00000002U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_MANUAL_IF_REG_MDIO_OE_SHIFT              (0x00000001U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_MANUAL_IF_REG_MDIO_OE_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_MANUAL_IF_REG_MDIO_MDCLK_O_MASK          (0x00000004U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_MANUAL_IF_REG_MDIO_MDCLK_O_SHIFT         (0x00000002U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_MANUAL_IF_REG_MDIO_MDCLK_O_MAX           (0x00000001U)

/* POLL_REG */

#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_POLL_REG_IPG_MASK                        (0x000000FFU)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_POLL_REG_IPG_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_POLL_REG_IPG_MAX                         (0x000000FFU)

#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_POLL_REG_STATECHANGEMODE_MASK            (0x40000000U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_POLL_REG_STATECHANGEMODE_SHIFT           (0x0000001EU)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_POLL_REG_STATECHANGEMODE_MAX             (0x00000001U)

#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_POLL_REG_MANUALMODE_MASK                 (0x80000000U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_POLL_REG_MANUALMODE_SHIFT                (0x0000001FU)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_POLL_REG_MANUALMODE_MAX                  (0x00000001U)

/* POLL_EN_REG */

#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_POLL_EN_REG_POLL_EN_MASK                 (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_POLL_EN_REG_POLL_EN_SHIFT                (0x00000000U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_POLL_EN_REG_POLL_EN_MAX                  (0xFFFFFFFFU)

/* CLAUS45_REG */

#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_CLAUS45_REG_CLAUSE45_MASK                (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_CLAUS45_REG_CLAUSE45_SHIFT               (0x00000000U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_CLAUS45_REG_CLAUSE45_MAX                 (0xFFFFFFFFU)

/* USER_ADDR0_REG */

#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_ADDR0_REG_USER_ADDR0_MASK           (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_ADDR0_REG_USER_ADDR0_SHIFT          (0x00000000U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_ADDR0_REG_USER_ADDR0_MAX            (0x0000FFFFU)

/* USER_ADDR1_REG */

#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_ADDR1_REG_USER_ADDR1_MASK           (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_ADDR1_REG_USER_ADDR1_SHIFT          (0x00000000U)
#define CSL_ICSS_G_PR1_MDIO_V1P7_MDIO_USER_ADDR1_REG_USER_ADDR1_MAX            (0x0000FFFFU)

/**************************************************************************
* Hardware Region  :
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t IRAM;                      /* iram */
} CSL_icss_g_pr1_rtu1_pr1_rtu1_iram_ramRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_RAM_IRAM                             (0x00000000U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* IRAM */

#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_RAM_IRAM_VALUE_MASK                  (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_RAM_IRAM_VALUE_SHIFT                 (0x00000000U)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_RAM_IRAM_VALUE_MAX                   (0xFFFFFFFFU)

/**************************************************************************
* Hardware Region  :
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t CONTROL;                   /* CONTROL */
    volatile uint32_t STATUS;                    /* STATUS */
    volatile uint32_t WAKEUP_ENABLE;             /* WAKEUP_ENABLE */
    volatile uint32_t CYCLE_COUNT;               /* CYCLE_COUNT */
    volatile uint32_t STALL_COUNT;               /* STALL_COUNT */
    volatile uint8_t  Resv_32[12];
    volatile uint32_t CONSTANT_TABLE_BLOCK_INDEX_0;   /* CONSTANT_TABLE_BLOCK_INDEX_0 */
    volatile uint32_t CONSTANT_TABLE_BLOCK_INDEX_1;   /* CONSTANT_TABLE_BLOCK_INDEX_1 */
    volatile uint32_t CONSTANT_TABLE_PROG_PTR_0;   /* CONSTANT_TABLE_PROG_PTR_0 */
    volatile uint32_t CONSTANT_TABLE_PROG_PTR_1;   /* CONSTANT_TABLE_PROG_PTR_1 */
} CSL_icss_g_pr1_rtu1_pr1_rtu1_iramRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONTROL                              (0x00000000U)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_STATUS                               (0x00000004U)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_WAKEUP_ENABLE                        (0x00000008U)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CYCLE_COUNT                          (0x0000000CU)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_STALL_COUNT                          (0x00000010U)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0         (0x00000020U)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1         (0x00000024U)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONSTANT_TABLE_PROG_PTR_0            (0x00000028U)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONSTANT_TABLE_PROG_PTR_1            (0x0000002CU)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* CONTROL */

#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONTROL_SOFT_RST_N_MASK              (0x00000001U)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONTROL_SOFT_RST_N_SHIFT             (0x00000000U)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONTROL_SOFT_RST_N_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONTROL_PDSP_ENABLE_MASK             (0x00000002U)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONTROL_PDSP_ENABLE_SHIFT            (0x00000001U)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONTROL_PDSP_ENABLE_MAX              (0x00000001U)

#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONTROL_PDSP_SLEEPING_MASK           (0x00000004U)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONTROL_PDSP_SLEEPING_SHIFT          (0x00000002U)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONTROL_PDSP_SLEEPING_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONTROL_COUNTER_ENABLE_MASK          (0x00000008U)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONTROL_COUNTER_ENABLE_SHIFT         (0x00000003U)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONTROL_COUNTER_ENABLE_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONTROL_RESTART_MASK                 (0x00000010U)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONTROL_RESTART_SHIFT                (0x00000004U)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONTROL_RESTART_MAX                  (0x00000001U)

#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONTROL_SINGLE_STEP_MASK             (0x00000100U)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONTROL_SINGLE_STEP_SHIFT            (0x00000008U)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONTROL_SINGLE_STEP_MAX              (0x00000001U)

#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONTROL_BIG_ENDIAN_MASK              (0x00004000U)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONTROL_BIG_ENDIAN_SHIFT             (0x0000000EU)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONTROL_BIG_ENDIAN_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONTROL_PDSP_STATE_MASK              (0x00008000U)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONTROL_PDSP_STATE_SHIFT             (0x0000000FU)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONTROL_PDSP_STATE_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONTROL_PCOUNTER_RST_VAL_MASK        (0xFFFF0000U)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONTROL_PCOUNTER_RST_VAL_SHIFT       (0x00000010U)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONTROL_PCOUNTER_RST_VAL_MAX         (0x0000FFFFU)

/* STATUS */

#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_STATUS_PCOUNTER_MASK                 (0x0000FFFFU)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_STATUS_PCOUNTER_SHIFT                (0x00000000U)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_STATUS_PCOUNTER_MAX                  (0x0000FFFFU)

/* WAKEUP_ENABLE */

#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_WAKEUP_ENABLE_BITWISE_ENABLES_MASK   (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_WAKEUP_ENABLE_BITWISE_ENABLES_SHIFT  (0x00000000U)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_WAKEUP_ENABLE_BITWISE_ENABLES_MAX    (0xFFFFFFFFU)

/* CYCLE_COUNT */

#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CYCLE_COUNT_CYCLECOUNT_MASK          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CYCLE_COUNT_CYCLECOUNT_SHIFT         (0x00000000U)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CYCLE_COUNT_CYCLECOUNT_MAX           (0xFFFFFFFFU)

/* STALL_COUNT */

#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_STALL_COUNT_STALLCOUNT_MASK          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_STALL_COUNT_STALLCOUNT_SHIFT         (0x00000000U)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_STALL_COUNT_STALLCOUNT_MAX           (0xFFFFFFFFU)

/* CONSTANT_TABLE_BLOCK_INDEX_0 */

#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C24_BLK_INDEX_MASK (0x000000FFU)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C24_BLK_INDEX_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C24_BLK_INDEX_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C25_BLK_INDEX_MASK (0x00FF0000U)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C25_BLK_INDEX_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C25_BLK_INDEX_MAX (0x000000FFU)

/* CONSTANT_TABLE_BLOCK_INDEX_1 */

#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C26_BLK_INDEX_MASK (0x000000FFU)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C26_BLK_INDEX_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C26_BLK_INDEX_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C27_BLK_INDEX_MASK (0x00FF0000U)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C27_BLK_INDEX_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C27_BLK_INDEX_MAX (0x000000FFU)

/* CONSTANT_TABLE_PROG_PTR_0 */

#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONSTANT_TABLE_PROG_PTR_0_C28_POINTER_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONSTANT_TABLE_PROG_PTR_0_C28_POINTER_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONSTANT_TABLE_PROG_PTR_0_C28_POINTER_MAX (0x0000FFFFU)

#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONSTANT_TABLE_PROG_PTR_0_C29_POINTER_MASK (0xFFFF0000U)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONSTANT_TABLE_PROG_PTR_0_C29_POINTER_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONSTANT_TABLE_PROG_PTR_0_C29_POINTER_MAX (0x0000FFFFU)

/* CONSTANT_TABLE_PROG_PTR_1 */

#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONSTANT_TABLE_PROG_PTR_1_C30_POINTER_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONSTANT_TABLE_PROG_PTR_1_C30_POINTER_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONSTANT_TABLE_PROG_PTR_1_C30_POINTER_MAX (0x0000FFFFU)

#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONSTANT_TABLE_PROG_PTR_1_C31_POINTER_MASK (0xFFFF0000U)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONSTANT_TABLE_PROG_PTR_1_C31_POINTER_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_CONSTANT_TABLE_PROG_PTR_1_C31_POINTER_MAX (0x0000FFFFU)

/**************************************************************************
* Hardware Region  :
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t IGP[32];                   /* IGP */
    volatile uint32_t ICTE[32];                  /* ICTE */
} CSL_icss_g_pr1_rtu1_pr1_rtu1_iram_debugRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_DEBUG_IGP(IGP)                       (0x00000000U+((IGP)*0x4U))
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_DEBUG_ICTE(ICTE)                     (0x00000080U+((ICTE)*0x4U))

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* IGP */

#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_DEBUG_IGP_REGN_MASK                  (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_DEBUG_IGP_REGN_SHIFT                 (0x00000000U)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_DEBUG_IGP_REGN_MAX                   (0xFFFFFFFFU)

/* ICTE */

#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_DEBUG_ICTE_CT_ENTRYN_MASK            (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_DEBUG_ICTE_CT_ENTRYN_SHIFT           (0x00000000U)
#define CSL_ICSS_G_PR1_RTU1_PR1_RTU1_IRAM_DEBUG_ICTE_CT_ENTRYN_MAX             (0xFFFFFFFFU)

/**************************************************************************
* Hardware Region  :
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t IRAM;                      /* iram */
} CSL_icss_g_pr1_rtu0_pr1_rtu0_iram_ramRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_RAM_IRAM                             (0x00000000U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* IRAM */

#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_RAM_IRAM_VALUE_MASK                  (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_RAM_IRAM_VALUE_SHIFT                 (0x00000000U)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_RAM_IRAM_VALUE_MAX                   (0xFFFFFFFFU)

/**************************************************************************
* Hardware Region  :
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t CONTROL;                   /* CONTROL */
    volatile uint32_t STATUS;                    /* STATUS */
    volatile uint32_t WAKEUP_ENABLE;             /* WAKEUP_ENABLE */
    volatile uint32_t CYCLE_COUNT;               /* CYCLE_COUNT */
    volatile uint32_t STALL_COUNT;               /* STALL_COUNT */
    volatile uint8_t  Resv_32[12];
    volatile uint32_t CONSTANT_TABLE_BLOCK_INDEX_0;   /* CONSTANT_TABLE_BLOCK_INDEX_0 */
    volatile uint32_t CONSTANT_TABLE_BLOCK_INDEX_1;   /* CONSTANT_TABLE_BLOCK_INDEX_1 */
    volatile uint32_t CONSTANT_TABLE_PROG_PTR_0;   /* CONSTANT_TABLE_PROG_PTR_0 */
    volatile uint32_t CONSTANT_TABLE_PROG_PTR_1;   /* CONSTANT_TABLE_PROG_PTR_1 */
} CSL_icss_g_pr1_rtu0_pr1_rtu0_iramRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONTROL                              (0x00000000U)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_STATUS                               (0x00000004U)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_WAKEUP_ENABLE                        (0x00000008U)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CYCLE_COUNT                          (0x0000000CU)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_STALL_COUNT                          (0x00000010U)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0         (0x00000020U)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1         (0x00000024U)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONSTANT_TABLE_PROG_PTR_0            (0x00000028U)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONSTANT_TABLE_PROG_PTR_1            (0x0000002CU)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* CONTROL */

#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONTROL_SOFT_RST_N_MASK              (0x00000001U)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONTROL_SOFT_RST_N_SHIFT             (0x00000000U)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONTROL_SOFT_RST_N_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONTROL_PDSP_ENABLE_MASK             (0x00000002U)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONTROL_PDSP_ENABLE_SHIFT            (0x00000001U)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONTROL_PDSP_ENABLE_MAX              (0x00000001U)

#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONTROL_PDSP_SLEEPING_MASK           (0x00000004U)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONTROL_PDSP_SLEEPING_SHIFT          (0x00000002U)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONTROL_PDSP_SLEEPING_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONTROL_COUNTER_ENABLE_MASK          (0x00000008U)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONTROL_COUNTER_ENABLE_SHIFT         (0x00000003U)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONTROL_COUNTER_ENABLE_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONTROL_RESTART_MASK                 (0x00000010U)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONTROL_RESTART_SHIFT                (0x00000004U)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONTROL_RESTART_MAX                  (0x00000001U)

#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONTROL_SINGLE_STEP_MASK             (0x00000100U)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONTROL_SINGLE_STEP_SHIFT            (0x00000008U)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONTROL_SINGLE_STEP_MAX              (0x00000001U)

#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONTROL_BIG_ENDIAN_MASK              (0x00004000U)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONTROL_BIG_ENDIAN_SHIFT             (0x0000000EU)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONTROL_BIG_ENDIAN_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONTROL_PDSP_STATE_MASK              (0x00008000U)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONTROL_PDSP_STATE_SHIFT             (0x0000000FU)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONTROL_PDSP_STATE_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONTROL_PCOUNTER_RST_VAL_MASK        (0xFFFF0000U)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONTROL_PCOUNTER_RST_VAL_SHIFT       (0x00000010U)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONTROL_PCOUNTER_RST_VAL_MAX         (0x0000FFFFU)

/* STATUS */

#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_STATUS_PCOUNTER_MASK                 (0x0000FFFFU)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_STATUS_PCOUNTER_SHIFT                (0x00000000U)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_STATUS_PCOUNTER_MAX                  (0x0000FFFFU)

/* WAKEUP_ENABLE */

#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_WAKEUP_ENABLE_BITWISE_ENABLES_MASK   (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_WAKEUP_ENABLE_BITWISE_ENABLES_SHIFT  (0x00000000U)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_WAKEUP_ENABLE_BITWISE_ENABLES_MAX    (0xFFFFFFFFU)

/* CYCLE_COUNT */

#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CYCLE_COUNT_CYCLECOUNT_MASK          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CYCLE_COUNT_CYCLECOUNT_SHIFT         (0x00000000U)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CYCLE_COUNT_CYCLECOUNT_MAX           (0xFFFFFFFFU)

/* STALL_COUNT */

#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_STALL_COUNT_STALLCOUNT_MASK          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_STALL_COUNT_STALLCOUNT_SHIFT         (0x00000000U)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_STALL_COUNT_STALLCOUNT_MAX           (0xFFFFFFFFU)

/* CONSTANT_TABLE_BLOCK_INDEX_0 */

#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C24_BLK_INDEX_MASK (0x000000FFU)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C24_BLK_INDEX_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C24_BLK_INDEX_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C25_BLK_INDEX_MASK (0x00FF0000U)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C25_BLK_INDEX_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C25_BLK_INDEX_MAX (0x000000FFU)

/* CONSTANT_TABLE_BLOCK_INDEX_1 */

#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C26_BLK_INDEX_MASK (0x000000FFU)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C26_BLK_INDEX_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C26_BLK_INDEX_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C27_BLK_INDEX_MASK (0x00FF0000U)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C27_BLK_INDEX_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C27_BLK_INDEX_MAX (0x000000FFU)

/* CONSTANT_TABLE_PROG_PTR_0 */

#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONSTANT_TABLE_PROG_PTR_0_C28_POINTER_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONSTANT_TABLE_PROG_PTR_0_C28_POINTER_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONSTANT_TABLE_PROG_PTR_0_C28_POINTER_MAX (0x0000FFFFU)

#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONSTANT_TABLE_PROG_PTR_0_C29_POINTER_MASK (0xFFFF0000U)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONSTANT_TABLE_PROG_PTR_0_C29_POINTER_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONSTANT_TABLE_PROG_PTR_0_C29_POINTER_MAX (0x0000FFFFU)

/* CONSTANT_TABLE_PROG_PTR_1 */

#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONSTANT_TABLE_PROG_PTR_1_C30_POINTER_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONSTANT_TABLE_PROG_PTR_1_C30_POINTER_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONSTANT_TABLE_PROG_PTR_1_C30_POINTER_MAX (0x0000FFFFU)

#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONSTANT_TABLE_PROG_PTR_1_C31_POINTER_MASK (0xFFFF0000U)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONSTANT_TABLE_PROG_PTR_1_C31_POINTER_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_CONSTANT_TABLE_PROG_PTR_1_C31_POINTER_MAX (0x0000FFFFU)

/**************************************************************************
* Hardware Region  :
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t IGP[32];                   /* IGP */
    volatile uint32_t ICTE[32];                  /* ICTE */
} CSL_icss_g_pr1_rtu0_pr1_rtu0_iram_debugRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_DEBUG_IGP(IGP)                       (0x00000000U+((IGP)*0x4U))
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_DEBUG_ICTE(ICTE)                     (0x00000080U+((ICTE)*0x4U))

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* IGP */

#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_DEBUG_IGP_REGN_MASK                  (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_DEBUG_IGP_REGN_SHIFT                 (0x00000000U)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_DEBUG_IGP_REGN_MAX                   (0xFFFFFFFFU)

/* ICTE */

#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_DEBUG_ICTE_CT_ENTRYN_MASK            (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_DEBUG_ICTE_CT_ENTRYN_SHIFT           (0x00000000U)
#define CSL_ICSS_G_PR1_RTU0_PR1_RTU0_IRAM_DEBUG_ICTE_CT_ENTRYN_MAX             (0xFFFFFFFFU)

/**************************************************************************
* Hardware Region  : CPSGMII registers
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t SGMII_IDVER_REG;           /* idver_reg */
    volatile uint32_t SOFT_RESET_REG;            /* soft_reset_reg */
    volatile uint8_t  Resv_16[8];
    volatile uint32_t CONTROL_REG;               /* control_reg */
    volatile uint32_t STATUS_REG;                /* status_reg */
    volatile uint32_t MR_ADV_ABILITY_REG;        /* mr_adv_ability_reg */
    volatile uint32_t MR_NP_TX_REG;              /* mr_np_tx_reg */
    volatile uint32_t MR_LP_ADV_ABILITY_REG;     /* mr_lp_adv_ability_reg */
    volatile uint32_t MR_LP_NP_RX_REG;           /* mr_lp_np_rx_reg */
    volatile uint8_t  Resv_48[8];
    volatile uint32_t TX_CFG_REG;                /* tx_cfg_reg */
    volatile uint32_t RX_CFG_REG;                /* rx_cfg_reg */
    volatile uint32_t AUX_CFG_REG;               /* aux_cfg_reg */
    volatile uint8_t  Resv_64[4];
    volatile uint32_t DIAG_CLEAR_REG;            /* diag_clear_reg */
    volatile uint32_t DIAG_CONTROL_REG;          /* diag_control_reg */
    volatile uint32_t DIAG_STATUS_REG;           /* diag_status_reg */
} CSL_icss_g_pr1_mii_rt_pr1_sgmii1_cfg_sgmii1Regs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_SGMII_IDVER_REG            (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_SOFT_RESET_REG             (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_CONTROL_REG                (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_STATUS_REG                 (0x00000014U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_MR_ADV_ABILITY_REG         (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_MR_NP_TX_REG               (0x0000001CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_MR_LP_ADV_ABILITY_REG      (0x00000020U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_MR_LP_NP_RX_REG            (0x00000024U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_TX_CFG_REG                 (0x00000030U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_RX_CFG_REG                 (0x00000034U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_AUX_CFG_REG                (0x00000038U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_DIAG_CLEAR_REG             (0x00000040U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_DIAG_CONTROL_REG           (0x00000044U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_DIAG_STATUS_REG            (0x00000048U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* SGMII_IDVER_REG */

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_SGMII_IDVER_REG_MINOR_VER_MASK (0x000000FFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_SGMII_IDVER_REG_MINOR_VER_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_SGMII_IDVER_REG_MINOR_VER_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_SGMII_IDVER_REG_MAJOR_VER_MASK (0x00000700U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_SGMII_IDVER_REG_MAJOR_VER_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_SGMII_IDVER_REG_MAJOR_VER_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_SGMII_IDVER_REG_RTL_VER_MASK (0x0000F800U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_SGMII_IDVER_REG_RTL_VER_SHIFT (0x0000000BU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_SGMII_IDVER_REG_RTL_VER_MAX (0x0000001FU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_SGMII_IDVER_REG_TX_IDENT_MASK (0xFFFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_SGMII_IDVER_REG_TX_IDENT_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_SGMII_IDVER_REG_TX_IDENT_MAX (0x0000FFFFU)

/* SOFT_RESET_REG */

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_SOFT_RESET_REG_SOFT_RESET_MASK (0x00000001U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_SOFT_RESET_REG_SOFT_RESET_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_SOFT_RESET_REG_SOFT_RESET_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_SOFT_RESET_REG_RT_SOFT_RESET_MASK (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_SOFT_RESET_REG_RT_SOFT_RESET_SHIFT (0x00000001U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_SOFT_RESET_REG_RT_SOFT_RESET_MAX (0x00000001U)

/* CONTROL_REG */

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_CONTROL_REG_MR_AN_ENABLE_MASK (0x00000001U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_CONTROL_REG_MR_AN_ENABLE_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_CONTROL_REG_MR_AN_ENABLE_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_CONTROL_REG_MR_AN_RESTART_MASK (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_CONTROL_REG_MR_AN_RESTART_SHIFT (0x00000001U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_CONTROL_REG_MR_AN_RESTART_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_CONTROL_REG_FAST_LINK_TIMER_MASK (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_CONTROL_REG_FAST_LINK_TIMER_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_CONTROL_REG_FAST_LINK_TIMER_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_CONTROL_REG_MR_NP_LOADED_MASK (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_CONTROL_REG_MR_NP_LOADED_SHIFT (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_CONTROL_REG_MR_NP_LOADED_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_CONTROL_REG_LOOPBACK_MASK  (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_CONTROL_REG_LOOPBACK_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_CONTROL_REG_LOOPBACK_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_CONTROL_REG_MASTER_MASK    (0x00000020U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_CONTROL_REG_MASTER_SHIFT   (0x00000005U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_CONTROL_REG_MASTER_MAX     (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_CONTROL_REG_TEST_PATTERN_EN_MASK (0x00000040U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_CONTROL_REG_TEST_PATTERN_EN_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_CONTROL_REG_TEST_PATTERN_EN_MAX (0x00000001U)

/* STATUS_REG */

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_STATUS_REG_LINK_MASK       (0x00000001U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_STATUS_REG_LINK_SHIFT      (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_STATUS_REG_LINK_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_STATUS_REG_AN_ERROR_MASK   (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_STATUS_REG_AN_ERROR_SHIFT  (0x00000001U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_STATUS_REG_AN_ERROR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_STATUS_REG_MR_AN_COMPLETE_MASK (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_STATUS_REG_MR_AN_COMPLETE_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_STATUS_REG_MR_AN_COMPLETE_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_STATUS_REG_MR_PAGE_RX_MASK (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_STATUS_REG_MR_PAGE_RX_SHIFT (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_STATUS_REG_MR_PAGE_RX_MAX  (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_STATUS_REG_LOCK_MASK       (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_STATUS_REG_LOCK_SHIFT      (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_STATUS_REG_LOCK_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_STATUS_REG_FIB_SIG_DETECT_MASK (0x00000020U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_STATUS_REG_FIB_SIG_DETECT_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_STATUS_REG_FIB_SIG_DETECT_MAX (0x00000001U)

/* MR_ADV_ABILITY_REG */

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_MR_ADV_ABILITY_REG_MR_ADV_ABILITY_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_MR_ADV_ABILITY_REG_MR_ADV_ABILITY_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_MR_ADV_ABILITY_REG_MR_ADV_ABILITY_MAX (0x0000FFFFU)

/* MR_NP_TX_REG */

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_MR_NP_TX_REG_MR_NP_TX_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_MR_NP_TX_REG_MR_NP_TX_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_MR_NP_TX_REG_MR_NP_TX_MAX  (0x0000FFFFU)

/* MR_LP_ADV_ABILITY_REG */

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_MR_LP_ADV_ABILITY_REG_MR_LP_ADV_ABILITY_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_MR_LP_ADV_ABILITY_REG_MR_LP_ADV_ABILITY_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_MR_LP_ADV_ABILITY_REG_MR_LP_ADV_ABILITY_MAX (0x0000FFFFU)

/* MR_LP_NP_RX_REG */

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_MR_LP_NP_RX_REG_MR_LP_NP_RX_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_MR_LP_NP_RX_REG_MR_LP_NP_RX_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_MR_LP_NP_RX_REG_MR_LP_NP_RX_MAX (0x0000FFFFU)

/* TX_CFG_REG */

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_TX_CFG_REG_TX_CFG_MASK     (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_TX_CFG_REG_TX_CFG_SHIFT    (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_TX_CFG_REG_TX_CFG_MAX      (0xFFFFFFFFU)

/* RX_CFG_REG */

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_RX_CFG_REG_RX_CFG_MASK     (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_RX_CFG_REG_RX_CFG_SHIFT    (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_RX_CFG_REG_RX_CFG_MAX      (0xFFFFFFFFU)

/* AUX_CFG_REG */

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_AUX_CFG_REG_AUX_CFG_MASK   (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_AUX_CFG_REG_AUX_CFG_SHIFT  (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_AUX_CFG_REG_AUX_CFG_MAX    (0xFFFFFFFFU)

/* DIAG_CLEAR_REG */

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_DIAG_CLEAR_REG_DIAG_CLEAR_MASK (0x00000001U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_DIAG_CLEAR_REG_DIAG_CLEAR_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_DIAG_CLEAR_REG_DIAG_CLEAR_MAX (0x00000001U)

/* DIAG_CONTROL_REG */

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_DIAG_CONTROL_REG_DIAG_EDGE_SEL_MASK (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_DIAG_CONTROL_REG_DIAG_EDGE_SEL_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_DIAG_CONTROL_REG_DIAG_EDGE_SEL_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_DIAG_CONTROL_REG_DIAG_SM_SEL_MASK (0x00000070U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_DIAG_CONTROL_REG_DIAG_SM_SEL_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_DIAG_CONTROL_REG_DIAG_SM_SEL_MAX (0x00000007U)

/* DIAG_STATUS_REG */

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_DIAG_STATUS_REG_DIAG_STATUS_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_DIAG_STATUS_REG_DIAG_STATUS_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_DIAG_STATUS_REG_DIAG_STATUS_MAX (0x0000FFFFU)

/**************************************************************************
* Hardware Region  : CPSGMII registers
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t SGMII_IDVER_REG;           /* idver_reg */
    volatile uint32_t SOFT_RESET_REG;            /* soft_reset_reg */
    volatile uint8_t  Resv_16[8];
    volatile uint32_t CONTROL_REG;               /* control_reg */
    volatile uint32_t STATUS_REG;                /* status_reg */
    volatile uint32_t MR_ADV_ABILITY_REG;        /* mr_adv_ability_reg */
    volatile uint32_t MR_NP_TX_REG;              /* mr_np_tx_reg */
    volatile uint32_t MR_LP_ADV_ABILITY_REG;     /* mr_lp_adv_ability_reg */
    volatile uint32_t MR_LP_NP_RX_REG;           /* mr_lp_np_rx_reg */
    volatile uint8_t  Resv_48[8];
    volatile uint32_t TX_CFG_REG;                /* tx_cfg_reg */
    volatile uint32_t RX_CFG_REG;                /* rx_cfg_reg */
    volatile uint32_t AUX_CFG_REG;               /* aux_cfg_reg */
    volatile uint8_t  Resv_64[4];
    volatile uint32_t DIAG_CLEAR_REG;            /* diag_clear_reg */
    volatile uint32_t DIAG_CONTROL_REG;          /* diag_control_reg */
    volatile uint32_t DIAG_STATUS_REG;           /* diag_status_reg */
} CSL_icss_g_pr1_mii_rt_pr1_sgmii0_cfg_sgmii0Regs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_SGMII_IDVER_REG            (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_SOFT_RESET_REG             (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_CONTROL_REG                (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_STATUS_REG                 (0x00000014U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_MR_ADV_ABILITY_REG         (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_MR_NP_TX_REG               (0x0000001CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_MR_LP_ADV_ABILITY_REG      (0x00000020U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_MR_LP_NP_RX_REG            (0x00000024U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_TX_CFG_REG                 (0x00000030U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_RX_CFG_REG                 (0x00000034U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_AUX_CFG_REG                (0x00000038U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_DIAG_CLEAR_REG             (0x00000040U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_DIAG_CONTROL_REG           (0x00000044U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_DIAG_STATUS_REG            (0x00000048U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* SGMII_IDVER_REG */

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_SGMII_IDVER_REG_MINOR_VER_MASK (0x000000FFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_SGMII_IDVER_REG_MINOR_VER_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_SGMII_IDVER_REG_MINOR_VER_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_SGMII_IDVER_REG_MAJOR_VER_MASK (0x00000700U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_SGMII_IDVER_REG_MAJOR_VER_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_SGMII_IDVER_REG_MAJOR_VER_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_SGMII_IDVER_REG_RTL_VER_MASK (0x0000F800U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_SGMII_IDVER_REG_RTL_VER_SHIFT (0x0000000BU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_SGMII_IDVER_REG_RTL_VER_MAX (0x0000001FU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_SGMII_IDVER_REG_TX_IDENT_MASK (0xFFFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_SGMII_IDVER_REG_TX_IDENT_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_SGMII_IDVER_REG_TX_IDENT_MAX (0x0000FFFFU)

/* SOFT_RESET_REG */

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_SOFT_RESET_REG_SOFT_RESET_MASK (0x00000001U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_SOFT_RESET_REG_SOFT_RESET_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_SOFT_RESET_REG_SOFT_RESET_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_SOFT_RESET_REG_RT_SOFT_RESET_MASK (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_SOFT_RESET_REG_RT_SOFT_RESET_SHIFT (0x00000001U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_SOFT_RESET_REG_RT_SOFT_RESET_MAX (0x00000001U)

/* CONTROL_REG */

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_CONTROL_REG_MR_AN_ENABLE_MASK (0x00000001U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_CONTROL_REG_MR_AN_ENABLE_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_CONTROL_REG_MR_AN_ENABLE_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_CONTROL_REG_MR_AN_RESTART_MASK (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_CONTROL_REG_MR_AN_RESTART_SHIFT (0x00000001U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_CONTROL_REG_MR_AN_RESTART_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_CONTROL_REG_FAST_LINK_TIMER_MASK (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_CONTROL_REG_FAST_LINK_TIMER_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_CONTROL_REG_FAST_LINK_TIMER_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_CONTROL_REG_MR_NP_LOADED_MASK (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_CONTROL_REG_MR_NP_LOADED_SHIFT (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_CONTROL_REG_MR_NP_LOADED_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_CONTROL_REG_LOOPBACK_MASK  (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_CONTROL_REG_LOOPBACK_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_CONTROL_REG_LOOPBACK_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_CONTROL_REG_MASTER_MASK    (0x00000020U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_CONTROL_REG_MASTER_SHIFT   (0x00000005U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_CONTROL_REG_MASTER_MAX     (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_CONTROL_REG_TEST_PATTERN_EN_MASK (0x00000040U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_CONTROL_REG_TEST_PATTERN_EN_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_CONTROL_REG_TEST_PATTERN_EN_MAX (0x00000001U)

/* STATUS_REG */

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_STATUS_REG_LINK_MASK       (0x00000001U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_STATUS_REG_LINK_SHIFT      (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_STATUS_REG_LINK_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_STATUS_REG_AN_ERROR_MASK   (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_STATUS_REG_AN_ERROR_SHIFT  (0x00000001U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_STATUS_REG_AN_ERROR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_STATUS_REG_MR_AN_COMPLETE_MASK (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_STATUS_REG_MR_AN_COMPLETE_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_STATUS_REG_MR_AN_COMPLETE_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_STATUS_REG_MR_PAGE_RX_MASK (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_STATUS_REG_MR_PAGE_RX_SHIFT (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_STATUS_REG_MR_PAGE_RX_MAX  (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_STATUS_REG_LOCK_MASK       (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_STATUS_REG_LOCK_SHIFT      (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_STATUS_REG_LOCK_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_STATUS_REG_FIB_SIG_DETECT_MASK (0x00000020U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_STATUS_REG_FIB_SIG_DETECT_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_STATUS_REG_FIB_SIG_DETECT_MAX (0x00000001U)

/* MR_ADV_ABILITY_REG */

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_MR_ADV_ABILITY_REG_MR_ADV_ABILITY_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_MR_ADV_ABILITY_REG_MR_ADV_ABILITY_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_MR_ADV_ABILITY_REG_MR_ADV_ABILITY_MAX (0x0000FFFFU)

/* MR_NP_TX_REG */

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_MR_NP_TX_REG_MR_NP_TX_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_MR_NP_TX_REG_MR_NP_TX_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_MR_NP_TX_REG_MR_NP_TX_MAX  (0x0000FFFFU)

/* MR_LP_ADV_ABILITY_REG */

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_MR_LP_ADV_ABILITY_REG_MR_LP_ADV_ABILITY_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_MR_LP_ADV_ABILITY_REG_MR_LP_ADV_ABILITY_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_MR_LP_ADV_ABILITY_REG_MR_LP_ADV_ABILITY_MAX (0x0000FFFFU)

/* MR_LP_NP_RX_REG */

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_MR_LP_NP_RX_REG_MR_LP_NP_RX_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_MR_LP_NP_RX_REG_MR_LP_NP_RX_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_MR_LP_NP_RX_REG_MR_LP_NP_RX_MAX (0x0000FFFFU)

/* TX_CFG_REG */

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_TX_CFG_REG_TX_CFG_MASK     (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_TX_CFG_REG_TX_CFG_SHIFT    (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_TX_CFG_REG_TX_CFG_MAX      (0xFFFFFFFFU)

/* RX_CFG_REG */

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_RX_CFG_REG_RX_CFG_MASK     (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_RX_CFG_REG_RX_CFG_SHIFT    (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_RX_CFG_REG_RX_CFG_MAX      (0xFFFFFFFFU)

/* AUX_CFG_REG */

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_AUX_CFG_REG_AUX_CFG_MASK   (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_AUX_CFG_REG_AUX_CFG_SHIFT  (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_AUX_CFG_REG_AUX_CFG_MAX    (0xFFFFFFFFU)

/* DIAG_CLEAR_REG */

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_DIAG_CLEAR_REG_DIAG_CLEAR_MASK (0x00000001U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_DIAG_CLEAR_REG_DIAG_CLEAR_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_DIAG_CLEAR_REG_DIAG_CLEAR_MAX (0x00000001U)

/* DIAG_CONTROL_REG */

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_DIAG_CONTROL_REG_DIAG_EDGE_SEL_MASK (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_DIAG_CONTROL_REG_DIAG_EDGE_SEL_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_DIAG_CONTROL_REG_DIAG_EDGE_SEL_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_DIAG_CONTROL_REG_DIAG_SM_SEL_MASK (0x00000070U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_DIAG_CONTROL_REG_DIAG_SM_SEL_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_DIAG_CONTROL_REG_DIAG_SM_SEL_MAX (0x00000007U)

/* DIAG_STATUS_REG */

#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_DIAG_STATUS_REG_DIAG_STATUS_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_DIAG_STATUS_REG_DIAG_STATUS_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_DIAG_STATUS_REG_DIAG_STATUS_MAX (0x0000FFFFU)

/**************************************************************************
* Hardware Region  :
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t RXCFG0;                    /* MIIRXCFG0Register */
    volatile uint32_t RXCFG1;                    /* MIIRXCFG1Register */
    volatile uint8_t  Resv_16[8];
    volatile uint32_t TXCFG0;                    /* MIITXCFG0Register */
    volatile uint32_t TXCFG1;                    /* MIITXCFG1Register */
    volatile uint8_t  Resv_32[8];
    volatile uint32_t TX_CRC0;                   /* MIITXCRC0Register */
    volatile uint32_t TX_CRC1;                   /* MIITXCRC1Register */
    volatile uint8_t  Resv_48[8];
    volatile uint32_t TX_IPG0;                   /* MIITXIPG0Register */
    volatile uint32_t TX_IPG1;                   /* MIITXIPG1Register */
    volatile uint32_t PRS0;                      /* MIIPortStatus0Register */
    volatile uint32_t PRS1;                      /* MIIPortStatus1Register */
    volatile uint32_t RX_FRMS0;                  /* MIIRXFRMS0Register */
    volatile uint32_t RX_FRMS1;                  /* MIIRXFRMS1Register */
    volatile uint32_t RX_PCNT0;                  /* MIIRXPCNT0Register */
    volatile uint32_t RX_PCNT1;                  /* MIIRXPCNT1Register */
    volatile uint32_t RX_ERR0;                   /* MIIRXERR0Register */
    volatile uint32_t RX_ERR1;                   /* MIIRXERR1Register */
    volatile uint8_t  Resv_96[8];
    volatile uint32_t RX_FIFO_LEVEL0;            /* MIIRXFIFOLEVEL0Register */
    volatile uint32_t RX_FIFO_LEVEL1;            /* MIIRXFIFOLEVEL1Register */
    volatile uint32_t TX_FIFO_LEVEL0;            /* MIIRXFIFOLEVEL0Register */
    volatile uint32_t TX_FIFO_LEVEL1;            /* MIIRXFIFOLEVEL1Register */
} CSL_icss_g_pr1_mii_rt_pr1_mii_rt_cfgRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0                            (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1                            (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0                            (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1                            (0x00000014U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TX_CRC0                           (0x00000020U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TX_CRC1                           (0x00000024U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TX_IPG0                           (0x00000030U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TX_IPG1                           (0x00000034U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_PRS0                              (0x00000038U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_PRS1                              (0x0000003CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_FRMS0                          (0x00000040U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_FRMS1                          (0x00000044U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_PCNT0                          (0x00000048U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_PCNT1                          (0x0000004CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR0                           (0x00000050U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR1                           (0x00000054U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_FIFO_LEVEL0                    (0x00000060U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_FIFO_LEVEL1                    (0x00000064U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TX_FIFO_LEVEL0                    (0x00000068U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TX_FIFO_LEVEL1                    (0x0000006CU)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* RXCFG0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_ENABLE0_MASK            (0x00000001U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_ENABLE0_SHIFT           (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_ENABLE0_MAX             (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_DATA_RDY_MODE_DIS0_MASK (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_DATA_RDY_MODE_DIS0_SHIFT (0x00000001U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_DATA_RDY_MODE_DIS0_MAX  (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_CUT_PREAMBLE0_MASK      (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_CUT_PREAMBLE0_SHIFT     (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_CUT_PREAMBLE0_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_MUX_SEL0_MASK           (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_MUX_SEL0_SHIFT          (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_MUX_SEL0_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_L2_EN0_MASK             (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_L2_EN0_SHIFT            (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_L2_EN0_MAX              (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_BYTE_SWAP0_MASK         (0x00000020U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_BYTE_SWAP0_SHIFT        (0x00000005U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_BYTE_SWAP0_MAX          (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_AUTO_FWD_PRE0_MASK      (0x00000040U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_AUTO_FWD_PRE0_SHIFT     (0x00000006U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_AUTO_FWD_PRE0_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_SFD_RAW0_MASK           (0x00000080U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_SFD_RAW0_SHIFT          (0x00000007U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_SFD_RAW0_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_ERR_RAW0_MASK           (0x00000100U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_ERR_RAW0_SHIFT          (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_ERR_RAW0_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_EOF_SCLR_DIS0_MASK      (0x00000200U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_EOF_SCLR_DIS0_SHIFT     (0x00000009U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_EOF_SCLR_DIS0_MAX       (0x00000001U)

/* RXCFG1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_ENABLE1_MASK            (0x00000001U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_ENABLE1_SHIFT           (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_ENABLE1_MAX             (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_DATA_RDY_MODE_DIS1_MASK (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_DATA_RDY_MODE_DIS1_SHIFT (0x00000001U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_DATA_RDY_MODE_DIS1_MAX  (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_CUT_PREAMBLE1_MASK      (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_CUT_PREAMBLE1_SHIFT     (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_CUT_PREAMBLE1_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_MUX_SEL1_MASK           (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_MUX_SEL1_SHIFT          (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_MUX_SEL1_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_L2_EN1_MASK             (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_L2_EN1_SHIFT            (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_L2_EN1_MAX              (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_BYTE_SWAP1_MASK         (0x00000020U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_BYTE_SWAP1_SHIFT        (0x00000005U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_BYTE_SWAP1_MAX          (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_AUTO_FWD_PRE1_MASK      (0x00000040U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_AUTO_FWD_PRE1_SHIFT     (0x00000006U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_AUTO_FWD_PRE1_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_SFD_RAW1_MASK           (0x00000080U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_SFD_RAW1_SHIFT          (0x00000007U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_SFD_RAW1_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_ERR_RAW1_MASK           (0x00000100U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_ERR_RAW1_SHIFT          (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_ERR_RAW1_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_EOF_SCLR_DIS1_MASK      (0x00000200U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_EOF_SCLR_DIS1_SHIFT     (0x00000009U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_EOF_SCLR_DIS1_MAX       (0x00000001U)

/* TXCFG0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_ENABLE0_MASK            (0x00000001U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_ENABLE0_SHIFT           (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_ENABLE0_MAX             (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_AUTO_PREAMBLE0_MASK     (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_AUTO_PREAMBLE0_SHIFT    (0x00000001U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_AUTO_PREAMBLE0_MAX      (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_EN_MODE0_MASK           (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_EN_MODE0_SHIFT          (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_EN_MODE0_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_BYTE_SWAP0_MASK         (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_BYTE_SWAP0_SHIFT        (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_BYTE_SWAP0_MAX          (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_IPG_WIRE_CLK_EN0_MASK   (0x00001000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_IPG_WIRE_CLK_EN0_SHIFT  (0x0000000CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_IPG_WIRE_CLK_EN0_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_32_MODE_EN0_MASK        (0x00000800U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_32_MODE_EN0_SHIFT       (0x0000000BU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_32_MODE_EN0_MAX         (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_PRE_TX_AUTO_ESC_ERR0_MASK  (0x00000400U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_PRE_TX_AUTO_ESC_ERR0_SHIFT (0x0000000AU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_PRE_TX_AUTO_ESC_ERR0_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_PRE_TX_AUTO_SEQUENCE0_MASK (0x00000200U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_PRE_TX_AUTO_SEQUENCE0_SHIFT (0x00000009U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_PRE_TX_AUTO_SEQUENCE0_MAX  (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_MUX_SEL0_MASK           (0x00000100U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_MUX_SEL0_SHIFT          (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_MUX_SEL0_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_START_DELAY0_MASK       (0x03FF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_START_DELAY0_SHIFT      (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_START_DELAY0_MAX        (0x000003FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_CLK_DELAY0_MASK         (0x70000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_CLK_DELAY0_SHIFT        (0x0000001CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_CLK_DELAY0_MAX          (0x00000007U)

/* TXCFG1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_ENABLE1_MASK            (0x00000001U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_ENABLE1_SHIFT           (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_ENABLE1_MAX             (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_AUTO_PREAMBLE1_MASK     (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_AUTO_PREAMBLE1_SHIFT    (0x00000001U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_AUTO_PREAMBLE1_MAX      (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_EN_MODE1_MASK           (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_EN_MODE1_SHIFT          (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_EN_MODE1_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_BYTE_SWAP1_MASK         (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_BYTE_SWAP1_SHIFT        (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_BYTE_SWAP1_MAX          (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_IPG_WIRE_CLK_EN1_MASK   (0x00001000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_IPG_WIRE_CLK_EN1_SHIFT  (0x0000000CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_IPG_WIRE_CLK_EN1_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_32_MODE_EN1_MASK        (0x00000800U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_32_MODE_EN1_SHIFT       (0x0000000BU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_32_MODE_EN1_MAX         (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_PRE_TX_AUTO_ESC_ERR1_MASK  (0x00000400U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_PRE_TX_AUTO_ESC_ERR1_SHIFT (0x0000000AU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_PRE_TX_AUTO_ESC_ERR1_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_PRE_TX_AUTO_SEQUENCE1_MASK (0x00000200U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_PRE_TX_AUTO_SEQUENCE1_SHIFT (0x00000009U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_PRE_TX_AUTO_SEQUENCE1_MAX  (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_MUX_SEL1_MASK           (0x00000100U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_MUX_SEL1_SHIFT          (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_MUX_SEL1_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_START_DELAY1_MASK       (0x03FF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_START_DELAY1_SHIFT      (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_START_DELAY1_MAX        (0x000003FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_CLK_DELAY1_MASK         (0x70000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_CLK_DELAY1_SHIFT        (0x0000001CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_CLK_DELAY1_MAX          (0x00000007U)

/* TX_CRC0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TX_CRC0_TX_CRC0_MASK              (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TX_CRC0_TX_CRC0_SHIFT             (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TX_CRC0_TX_CRC0_MAX               (0xFFFFFFFFU)

/* TX_CRC1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TX_CRC1_TX_CRC1_MASK              (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TX_CRC1_TX_CRC1_SHIFT             (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TX_CRC1_TX_CRC1_MAX               (0xFFFFFFFFU)

/* TX_IPG0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TX_IPG0_TX_IPG0_MASK              (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TX_IPG0_TX_IPG0_SHIFT             (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TX_IPG0_TX_IPG0_MAX               (0x0000FFFFU)

/* TX_IPG1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TX_IPG1_TX_IPG1_MASK              (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TX_IPG1_TX_IPG1_SHIFT             (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TX_IPG1_TX_IPG1_MAX               (0x0000FFFFU)

/* PRS0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_PRS0_SYNC_PORT0_COL_MASK          (0x00000001U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_PRS0_SYNC_PORT0_COL_SHIFT         (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_PRS0_SYNC_PORT0_COL_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_PRS0_SYNC_PORT0_CRS_MASK          (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_PRS0_SYNC_PORT0_CRS_SHIFT         (0x00000001U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_PRS0_SYNC_PORT0_CRS_MAX           (0x00000001U)

/* PRS1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_PRS1_SYNC_PORT1_COL_MASK          (0x00000001U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_PRS1_SYNC_PORT1_COL_SHIFT         (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_PRS1_SYNC_PORT1_COL_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_PRS1_SYNC_PORT1_CRS_MASK          (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_PRS1_SYNC_PORT1_CRS_SHIFT         (0x00000001U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_PRS1_SYNC_PORT1_CRS_MAX           (0x00000001U)

/* RX_FRMS0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_FRMS0_RX_MIN_FRM0_MASK         (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_FRMS0_RX_MIN_FRM0_SHIFT        (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_FRMS0_RX_MIN_FRM0_MAX          (0x0000FFFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_FRMS0_RX_MAX_FRM0_MASK         (0xFFFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_FRMS0_RX_MAX_FRM0_SHIFT        (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_FRMS0_RX_MAX_FRM0_MAX          (0x0000FFFFU)

/* RX_FRMS1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_FRMS1_RX_MIN_FRM1_MASK         (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_FRMS1_RX_MIN_FRM1_SHIFT        (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_FRMS1_RX_MIN_FRM1_MAX          (0x0000FFFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_FRMS1_RX_MAX_FRM1_MASK         (0xFFFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_FRMS1_RX_MAX_FRM1_SHIFT        (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_FRMS1_RX_MAX_FRM1_MAX          (0x0000FFFFU)

/* RX_PCNT0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_PCNT0_RX_MIN_PCNT0_MASK        (0x0000000FU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_PCNT0_RX_MIN_PCNT0_SHIFT       (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_PCNT0_RX_MIN_PCNT0_MAX         (0x0000000FU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_PCNT0_RX_MAX_PCNT0_MASK        (0x000001F0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_PCNT0_RX_MAX_PCNT0_SHIFT       (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_PCNT0_RX_MAX_PCNT0_MAX         (0x0000001FU)

/* RX_PCNT1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_PCNT1_RX_MIN_PCNT1_MASK        (0x0000000FU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_PCNT1_RX_MIN_PCNT1_SHIFT       (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_PCNT1_RX_MIN_PCNT1_MAX         (0x0000000FU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_PCNT1_RX_MAX_PCNT1_MASK        (0x000001F0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_PCNT1_RX_MAX_PCNT1_SHIFT       (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_PCNT1_RX_MAX_PCNT1_MAX         (0x0000001FU)

/* RX_ERR0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR0_RX_MIN_PCNT_ERR0_MASK     (0x00000001U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR0_RX_MIN_PCNT_ERR0_SHIFT    (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR0_RX_MIN_PCNT_ERR0_MAX      (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR0_RX_MAX_PCNT_ERR0_MASK     (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR0_RX_MAX_PCNT_ERR0_SHIFT    (0x00000001U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR0_RX_MAX_PCNT_ERR0_MAX      (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR0_RX_MIN_FRM_ERR0_MASK      (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR0_RX_MIN_FRM_ERR0_SHIFT     (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR0_RX_MIN_FRM_ERR0_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR0_RX_MAX_FRM_ERR0_MASK      (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR0_RX_MAX_FRM_ERR0_SHIFT     (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR0_RX_MAX_FRM_ERR0_MAX       (0x00000001U)

/* RX_ERR1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR1_RX_MIN_PCNT_ERR1_MASK     (0x00000001U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR1_RX_MIN_PCNT_ERR1_SHIFT    (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR1_RX_MIN_PCNT_ERR1_MAX      (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR1_RX_MAX_PCNT_ERR1_MASK     (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR1_RX_MAX_PCNT_ERR1_SHIFT    (0x00000001U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR1_RX_MAX_PCNT_ERR1_MAX      (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR1_RX_MIN_FRM_ERR1_MASK      (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR1_RX_MIN_FRM_ERR1_SHIFT     (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR1_RX_MIN_FRM_ERR1_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR1_RX_MAX_FRM_ERR1_MASK      (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR1_RX_MAX_FRM_ERR1_SHIFT     (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR1_RX_MAX_FRM_ERR1_MAX       (0x00000001U)

/* RX_FIFO_LEVEL0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_FIFO_LEVEL0_RX_FIFO_LEVEL0_MASK (0x000000FFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_FIFO_LEVEL0_RX_FIFO_LEVEL0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_FIFO_LEVEL0_RX_FIFO_LEVEL0_MAX (0x000000FFU)

/* RX_FIFO_LEVEL1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_FIFO_LEVEL1_RX_FIFO_LEVEL1_MASK (0x000000FFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_FIFO_LEVEL1_RX_FIFO_LEVEL1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_RX_FIFO_LEVEL1_RX_FIFO_LEVEL1_MAX (0x000000FFU)

/* TX_FIFO_LEVEL0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TX_FIFO_LEVEL0_TX_FIFO_LEVEL0_MASK (0x000000FFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TX_FIFO_LEVEL0_TX_FIFO_LEVEL0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TX_FIFO_LEVEL0_TX_FIFO_LEVEL0_MAX (0x000000FFU)

/* TX_FIFO_LEVEL1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TX_FIFO_LEVEL1_TX_FIFO_LEVEL1_MASK (0x000000FFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TX_FIFO_LEVEL1_TX_FIFO_LEVEL1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_CFG_TX_FIFO_LEVEL1_TX_FIFO_LEVEL1_MAX (0x000000FFU)

/**************************************************************************
* Hardware Region  : mii_g
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t ICSS_G_CFG;                /* ICSS_G Ethernet Cfg */
    volatile uint32_t RGMII_CFG;                 /* RGMII Cfg */
    volatile uint32_t MAC_PRU0_0;                /* MAC_PRU0_0 */
    volatile uint32_t MAC_PRU0_1;                /* MAC_PRU0_1 */
    volatile uint32_t MAC_PRU1_0;                /* MAC_PRU1_0 */
    volatile uint32_t MAC_PRU1_1;                /* MAC_PRU1_1 */
    volatile uint32_t MAC_INTERFACE_0;           /* MAC_Interface_0 */
    volatile uint32_t MAC_INTERFACE_1;           /* MAC_Interface_1 */
    volatile uint32_t PREEMPT_CFG;               /* Preemption_Cfg */
    volatile uint32_t SMDT1S_CFG;                /* SMDType1SPreemptableFrameStartCfg */
    volatile uint32_t SMDT1C_CFG;                /* SMDType1CNoneInitialFragCfg */
    volatile uint32_t POOL_PTR_CFG;              /* PoolPtrCfg */
    volatile uint32_t TX_EARLY_EOF;              /* TX Early EOF Enable Reserved */
    volatile uint32_t FRAG_CNT_CFG;              /* FragCntCfg */
    volatile uint8_t  Resv_64[8];
    volatile uint32_t PA_STAT_PUSH0;             /* PaStatPush0 */
    volatile uint32_t PA_STAT_PUSH1;             /* PaStatPush1 */
    volatile uint32_t PA_STAT_PUSH2;             /* PaStatPush2 */
    volatile uint32_t PA_STAT_PUSH3;             /* PaStatPush3 */
    volatile uint8_t  Resv_96[16];
    volatile uint32_t FDB_GEN_CFG1;              /* FDBCfg1 */
    volatile uint32_t FDB_GEN_CFG2;              /* FDBCfg2 */
    volatile uint32_t FDB_GEN_STATUS;            /* FDBStatus */
    volatile uint32_t FDB_DF_VLAN;               /* FDBDefaultPRUVLAN */
    volatile uint32_t FDB_HOST_DA0;              /* FDB_HOST_DA3:0_Cfg */
    volatile uint32_t FDB_HOST_DA1;              /* FDB_HOST_DA5:4_Cfg */
    volatile uint32_t FDB_HOST_SA0;              /* FDB_HOST_SA3:0_Cfg */
    volatile uint32_t FDB_HOST_VLAN_SA1;         /* FDB_HOST_VLAN_SA5:4_Cfg */
    volatile uint32_t FT1_START_LEN_PRU0;        /* Filter1StartandLengthPru0 */
    volatile uint32_t FT1_CFG_PRU0;              /* Filter1ConfigPru0 */
    volatile uint32_t FT1_0_DA0_PRU0;            /* Filter1_0_DA0_Pru0 */
    volatile uint32_t FT1_0_DA1_PRU0;            /* Filter1_0_DA1_Pru0 */
    volatile uint32_t FT1_0_DA_MASK0_PRU0;       /* Filter1_0_DA0MaskPru0 */
    volatile uint32_t FT1_0_DA_MASK1_PRU0;       /* Filter1_0_DA1MaskPru0 */
    volatile uint32_t FT1_1_DA0_PRU0;            /* Filter1_1_DA0_Pru0 */
    volatile uint32_t FT1_1_DA1_PRU0;            /* Filter1_1_DA1_Pru0 */
    volatile uint32_t FT1_1_DA_MASK0_PRU0;       /* Filter1_1_DA0MaskPru0 */
    volatile uint32_t FT1_1_DA_MASK1_PRU0;       /* Filter1_1_DA1MaskPru0 */
    volatile uint32_t FT1_2_DA0_PRU0;            /* Filter1_2_DA0_Pru0 */
    volatile uint32_t FT1_2_DA1_PRU0;            /* Filter1_2_DA1_Pru0 */
    volatile uint32_t FT1_2_DA_MASK0_PRU0;       /* Filter1_2_DA0MaskPru0 */
    volatile uint32_t FT1_2_DA_MASK1_PRU0;       /* Filter1_2_DA1MaskPru0 */
    volatile uint32_t FT1_3_DA0_PRU0;            /* Filter1_3_DA0_Pru0 */
    volatile uint32_t FT1_3_DA1_PRU0;            /* Filter1_3_DA1_Pru0 */
    volatile uint32_t FT1_3_DA_MASK0_PRU0;       /* Filter1_3_DA0MaskPru0 */
    volatile uint32_t FT1_3_DA_MASK1_PRU0;       /* Filter1_3_DA1MaskPru0 */
    volatile uint32_t FT1_4_DA0_PRU0;            /* Filter1_4_DA0_Pru0 */
    volatile uint32_t FT1_4_DA1_PRU0;            /* Filter1_4_DA1_Pru0 */
    volatile uint32_t FT1_4_DA_MASK0_PRU0;       /* Filter1_4_DA0MaskPru0 */
    volatile uint32_t FT1_4_DA_MASK1_PRU0;       /* Filter1_4_DA1MaskPru0 */
    volatile uint32_t FT1_5_DA0_PRU0;            /* Filter1_5_DA0_Pru0 */
    volatile uint32_t FT1_5_DA1_PRU0;            /* Filter1_5_DA1_Pru0 */
    volatile uint32_t FT1_5_DA_MASK0_PRU0;       /* Filter1_5_DA0MaskPru0 */
    volatile uint32_t FT1_5_DA_MASK1_PRU0;       /* Filter1_5_DA1MaskPru0 */
    volatile uint32_t FT1_6_DA0_PRU0;            /* Filter1_6_DA0_Pru0 */
    volatile uint32_t FT1_6_DA1_PRU0;            /* Filter1_6_DA1_Pru0 */
    volatile uint32_t FT1_6_DA_MASK0_PRU0;       /* Filter1_6_DA0MaskPru0 */
    volatile uint32_t FT1_6_DA_MASK1_PRU0;       /* Filter1_6_DA1MaskPru0 */
    volatile uint32_t FT1_7_DA0_PRU0;            /* Filter1_7_DA0_Pru0 */
    volatile uint32_t FT1_7_DA1_PRU0;            /* Filter1_7_DA1_Pru0 */
    volatile uint32_t FT1_7_DA_MASK0_PRU0;       /* Filter1_7_DA0MaskPru0 */
    volatile uint32_t FT1_7_DA_MASK1_PRU0;       /* Filter1_7_DA1MaskPru0 */
    volatile uint32_t FT3_0_START_PRU0;          /* Filter3_0_StartPru0 */
    volatile uint32_t FT3_0_START_AUTO_PRU0;     /* Filter3_0_StartAutoPru0 */
    volatile uint32_t FT3_0_START_LEN_PRU0;      /* Filter3_0_StartoffsetPru0 */
    volatile uint32_t FT3_0_JMP_OFFSET_PRU0;     /* Filter3_0_JmpoffsetPru0 */
    volatile uint32_t FT3_0_LEN_PRU0;            /* Filter3_0_LenPru0 */
    volatile uint32_t FT3_0_CFG_PRU0;            /* Filter3_0_ConfigPru0 */
    volatile uint32_t FT3_0_T_PRU0;              /* Filter3_0_TPru0 */
    volatile uint32_t FT3_0_T_MASK_PRU0;         /* Filter3_0_T_MaskPru0 */
    volatile uint32_t FT3_1_START_PRU0;          /* Filter3_1_StartPru0 */
    volatile uint32_t FT3_1_START_AUTO_PRU0;     /* Filter3_1_StartAutoPru0 */
    volatile uint32_t FT3_1_START_LEN_PRU0;      /* Filter3_1_StartoffsetPru0 */
    volatile uint32_t FT3_1_JMP_OFFSET_PRU0;     /* Filter3_1_JmpoffsetPru0 */
    volatile uint32_t FT3_1_LEN_PRU0;            /* Filter3_1_LenPru0 */
    volatile uint32_t FT3_1_CFG_PRU0;            /* Filter3_1_ConfigPru0 */
    volatile uint32_t FT3_1_T_PRU0;              /* Filter3_1_TPru0 */
    volatile uint32_t FT3_1_T_MASK_PRU0;         /* Filter3_1_T_MaskPru0 */
    volatile uint32_t FT3_2_START_PRU0;          /* Filter3_2_StartPru0 */
    volatile uint32_t FT3_2_START_AUTO_PRU0;     /* Filter3_2_StartAutoPru0 */
    volatile uint32_t FT3_2_START_LEN_PRU0;      /* Filter3_2_StartoffsetPru0 */
    volatile uint32_t FT3_2_JMP_OFFSET_PRU0;     /* Filter3_2_JmpoffsetPru0 */
    volatile uint32_t FT3_2_LEN_PRU0;            /* Filter3_2_LenPru0 */
    volatile uint32_t FT3_2_CFG_PRU0;            /* Filter3_2_ConfigPru0 */
    volatile uint32_t FT3_2_T_PRU0;              /* Filter3_2_TPru0 */
    volatile uint32_t FT3_2_T_MASK_PRU0;         /* Filter3_2_T_MaskPru0 */
    volatile uint32_t FT3_3_START_PRU0;          /* Filter3_3_StartPru0 */
    volatile uint32_t FT3_3_START_AUTO_PRU0;     /* Filter3_3_StartAutoPru0 */
    volatile uint32_t FT3_3_START_LEN_PRU0;      /* Filter3_3_StartoffsetPru0 */
    volatile uint32_t FT3_3_JMP_OFFSET_PRU0;     /* Filter3_3_JmpoffsetPru0 */
    volatile uint32_t FT3_3_LEN_PRU0;            /* Filter3_3_LenPru0 */
    volatile uint32_t FT3_3_CFG_PRU0;            /* Filter3_3_ConfigPru0 */
    volatile uint32_t FT3_3_T_PRU0;              /* Filter3_3_TPru0 */
    volatile uint32_t FT3_3_T_MASK_PRU0;         /* Filter3_3_T_MaskPru0 */
    volatile uint32_t FT3_4_START_PRU0;          /* Filter3_4_StartPru0 */
    volatile uint32_t FT3_4_START_AUTO_PRU0;     /* Filter3_4_StartAutoPru0 */
    volatile uint32_t FT3_4_START_LEN_PRU0;      /* Filter3_4_StartoffsetPru0 */
    volatile uint32_t FT3_4_JMP_OFFSET_PRU0;     /* Filter3_4_JmpoffsetPru0 */
    volatile uint32_t FT3_4_LEN_PRU0;            /* Filter3_4_LenPru0 */
    volatile uint32_t FT3_4_CFG_PRU0;            /* Filter3_4_ConfigPru0 */
    volatile uint32_t FT3_4_T_PRU0;              /* Filter3_4_TPru0 */
    volatile uint32_t FT3_4_T_MASK_PRU0;         /* Filter3_4_T_MaskPru0 */
    volatile uint32_t FT3_5_START_PRU0;          /* Filter3_5_StartPru0 */
    volatile uint32_t FT3_5_START_AUTO_PRU0;     /* Filter3_5_StartAutoPru0 */
    volatile uint32_t FT3_5_START_LEN_PRU0;      /* Filter3_5_StartoffsetPru0 */
    volatile uint32_t FT3_5_JMP_OFFSET_PRU0;     /* Filter3_5_JmpoffsetPru0 */
    volatile uint32_t FT3_5_LEN_PRU0;            /* Filter3_5_LenPru0 */
    volatile uint32_t FT3_5_CFG_PRU0;            /* Filter3_5_ConfigPru0 */
    volatile uint32_t FT3_5_T_PRU0;              /* Filter3_5_TPru0 */
    volatile uint32_t FT3_5_T_MASK_PRU0;         /* Filter3_5_T_MaskPru0 */
    volatile uint32_t FT3_6_START_PRU0;          /* Filter3_6_StartPru0 */
    volatile uint32_t FT3_6_START_AUTO_PRU0;     /* Filter3_6_StartAutoPru0 */
    volatile uint32_t FT3_6_START_LEN_PRU0;      /* Filter3_6_StartoffsetPru0 */
    volatile uint32_t FT3_6_JMP_OFFSET_PRU0;     /* Filter3_6_JmpoffsetPru0 */
    volatile uint32_t FT3_6_LEN_PRU0;            /* Filter3_6_LenPru0 */
    volatile uint32_t FT3_6_CFG_PRU0;            /* Filter3_6_ConfigPru0 */
    volatile uint32_t FT3_6_T_PRU0;              /* Filter3_6_TPru0 */
    volatile uint32_t FT3_6_T_MASK_PRU0;         /* Filter3_6_T_MaskPru0 */
    volatile uint32_t FT3_7_START_PRU0;          /* Filter3_7_StartPru0 */
    volatile uint32_t FT3_7_START_AUTO_PRU0;     /* Filter3_7_StartAutoPru0 */
    volatile uint32_t FT3_7_START_LEN_PRU0;      /* Filter3_7_StartoffsetPru0 */
    volatile uint32_t FT3_7_JMP_OFFSET_PRU0;     /* Filter3_7_JmpoffsetPru0 */
    volatile uint32_t FT3_7_LEN_PRU0;            /* Filter3_7_LenPru0 */
    volatile uint32_t FT3_7_CFG_PRU0;            /* Filter3_7_ConfigPru0 */
    volatile uint32_t FT3_7_T_PRU0;              /* Filter3_7_TPru0 */
    volatile uint32_t FT3_7_T_MASK_PRU0;         /* Filter3_7_T_MaskPru0 */
    volatile uint32_t FT3_8_START_PRU0;          /* Filter3_8_StartPru0 */
    volatile uint32_t FT3_8_START_AUTO_PRU0;     /* Filter3_8_StartAutoPru0 */
    volatile uint32_t FT3_8_START_LEN_PRU0;      /* Filter3_8_StartoffsetPru0 */
    volatile uint32_t FT3_8_JMP_OFFSET_PRU0;     /* Filter3_8_JmpoffsetPru0 */
    volatile uint32_t FT3_8_LEN_PRU0;            /* Filter3_8_LenPru0 */
    volatile uint32_t FT3_8_CFG_PRU0;            /* Filter3_8_ConfigPru0 */
    volatile uint32_t FT3_8_T_PRU0;              /* Filter3_8_TPru0 */
    volatile uint32_t FT3_8_T_MASK_PRU0;         /* Filter3_8_T_MaskPru0 */
    volatile uint32_t FT3_9_START_PRU0;          /* Filter3_9_StartPru0 */
    volatile uint32_t FT3_9_START_AUTO_PRU0;     /* Filter3_9_StartAutoPru0 */
    volatile uint32_t FT3_9_START_LEN_PRU0;      /* Filter3_9_StartoffsetPru0 */
    volatile uint32_t FT3_9_JMP_OFFSET_PRU0;     /* Filter3_9_JmpoffsetPru0 */
    volatile uint32_t FT3_9_LEN_PRU0;            /* Filter3_9_LenPru0 */
    volatile uint32_t FT3_9_CFG_PRU0;            /* Filter3_9_ConfigPru0 */
    volatile uint32_t FT3_9_T_PRU0;              /* Filter3_9_TPru0 */
    volatile uint32_t FT3_9_T_MASK_PRU0;         /* Filter3_9_T_MaskPru0 */
    volatile uint32_t FT3_10_START_PRU0;         /* Filter3_10_StartPru0 */
    volatile uint32_t FT3_10_START_AUTO_PRU0;    /* Filter3_10_StartAutoPru0 */
    volatile uint32_t FT3_10_START_LEN_PRU0;     /* Filter3_10_StartoffsetPru0 */
    volatile uint32_t FT3_10_JMP_OFFSET_PRU0;    /* Filter3_10_JmpoffsetPru0 */
    volatile uint32_t FT3_10_LEN_PRU0;           /* Filter3_10_LenPru0 */
    volatile uint32_t FT3_10_CFG_PRU0;           /* Filter3_10_ConfigPru0 */
    volatile uint32_t FT3_10_T_PRU0;             /* Filter3_10_TPru0 */
    volatile uint32_t FT3_10_T_MASK_PRU0;        /* Filter3_10_T_MaskPru0 */
    volatile uint32_t FT3_11_START_PRU0;         /* Filter3_11_StartPru0 */
    volatile uint32_t FT3_11_START_AUTO_PRU0;    /* Filter3_11_StartAutoPru0 */
    volatile uint32_t FT3_11_START_LEN_PRU0;     /* Filter3_11_StartoffsetPru0 */
    volatile uint32_t FT3_11_JMP_OFFSET_PRU0;    /* Filter3_11_JmpoffsetPru0 */
    volatile uint32_t FT3_11_LEN_PRU0;           /* Filter3_11_LenPru0 */
    volatile uint32_t FT3_11_CFG_PRU0;           /* Filter3_11_ConfigPru0 */
    volatile uint32_t FT3_11_T_PRU0;             /* Filter3_11_TPru0 */
    volatile uint32_t FT3_11_T_MASK_PRU0;        /* Filter3_11_T_MaskPru0 */
    volatile uint32_t FT3_12_START_PRU0;         /* Filter3_12_StartPru0 */
    volatile uint32_t FT3_12_START_AUTO_PRU0;    /* Filter3_12_StartAutoPru0 */
    volatile uint32_t FT3_12_START_LEN_PRU0;     /* Filter3_12_StartoffsetPru0 */
    volatile uint32_t FT3_12_JMP_OFFSET_PRU0;    /* Filter3_12_JmpoffsetPru0 */
    volatile uint32_t FT3_12_LEN_PRU0;           /* Filter3_12_LenPru0 */
    volatile uint32_t FT3_12_CFG_PRU0;           /* Filter3_12_ConfigPru0 */
    volatile uint32_t FT3_12_T_PRU0;             /* Filter3_12_TPru0 */
    volatile uint32_t FT3_12_T_MASK_PRU0;        /* Filter3_12_T_MaskPru0 */
    volatile uint32_t FT3_13_START_PRU0;         /* Filter3_13_StartPru0 */
    volatile uint32_t FT3_13_START_AUTO_PRU0;    /* Filter3_13_StartAutoPru0 */
    volatile uint32_t FT3_13_START_LEN_PRU0;     /* Filter3_13_StartoffsetPru0 */
    volatile uint32_t FT3_13_JMP_OFFSET_PRU0;    /* Filter3_13_JmpoffsetPru0 */
    volatile uint32_t FT3_13_LEN_PRU0;           /* Filter3_13_LenPru0 */
    volatile uint32_t FT3_13_CFG_PRU0;           /* Filter3_13_ConfigPru0 */
    volatile uint32_t FT3_13_T_PRU0;             /* Filter3_13_TPru0 */
    volatile uint32_t FT3_13_T_MASK_PRU0;        /* Filter3_13_T_MaskPru0 */
    volatile uint32_t FT3_14_START_PRU0;         /* Filter3_14_StartPru0 */
    volatile uint32_t FT3_14_START_AUTO_PRU0;    /* Filter3_14_StartAutoPru0 */
    volatile uint32_t FT3_14_START_LEN_PRU0;     /* Filter3_14_StartoffsetPru0 */
    volatile uint32_t FT3_14_JMP_OFFSET_PRU0;    /* Filter3_14_JmpoffsetPru0 */
    volatile uint32_t FT3_14_LEN_PRU0;           /* Filter3_14_LenPru0 */
    volatile uint32_t FT3_14_CFG_PRU0;           /* Filter3_14_ConfigPru0 */
    volatile uint32_t FT3_14_T_PRU0;             /* Filter3_14_TPru0 */
    volatile uint32_t FT3_14_T_MASK_PRU0;        /* Filter3_14_T_MaskPru0 */
    volatile uint32_t FT3_15_START_PRU0;         /* Filter3_15_StartPru0 */
    volatile uint32_t FT3_15_START_AUTO_PRU0;    /* Filter3_15_StartAutoPru0 */
    volatile uint32_t FT3_15_START_LEN_PRU0;     /* Filter3_15_StartoffsetPru0 */
    volatile uint32_t FT3_15_JMP_OFFSET_PRU0;    /* Filter3_15_JmpoffsetPru0 */
    volatile uint32_t FT3_15_LEN_PRU0;           /* Filter3_15_LenPru0 */
    volatile uint32_t FT3_15_CFG_PRU0;           /* Filter3_15_ConfigPru0 */
    volatile uint32_t FT3_15_T_PRU0;             /* Filter3_15_TPru0 */
    volatile uint32_t FT3_15_T_MASK_PRU0;        /* Filter3_15_T_MaskPru0 */
    volatile uint32_t FT3_0_P0_PRU0;             /* Filter3_0P0Pru0 */
    volatile uint32_t FT3_0_P1_PRU0;             /* Filter3_0P1Pru0 */
    volatile uint32_t FT3_0_P_MASK0_PRU0;        /* Filter3P_Mask0Pru0 */
    volatile uint32_t FT3_0_P_MASK1_PRU0;        /* Filter3P_Mask1Pru0 */
    volatile uint32_t FT3_1_P0_PRU0;             /* Filter3_1P0Pru0 */
    volatile uint32_t FT3_1_P1_PRU0;             /* Filter3_1P1Pru0 */
    volatile uint32_t FT3_1_P_MASK0_PRU0;        /* Filter3P_Mask0Pru0 */
    volatile uint32_t FT3_1_P_MASK1_PRU0;        /* Filter3P_Mask1Pru0 */
    volatile uint32_t FT3_2_P0_PRU0;             /* Filter3_2P0Pru0 */
    volatile uint32_t FT3_2_P1_PRU0;             /* Filter3_2P1Pru0 */
    volatile uint32_t FT3_2_P_MASK0_PRU0;        /* Filter3P_Mask0Pru0 */
    volatile uint32_t FT3_2_P_MASK1_PRU0;        /* Filter3P_Mask1Pru0 */
    volatile uint32_t FT3_3_P0_PRU0;             /* Filter3_3P0Pru0 */
    volatile uint32_t FT3_3_P1_PRU0;             /* Filter3_3P1Pru0 */
    volatile uint32_t FT3_3_P_MASK0_PRU0;        /* Filter3P_Mask0Pru0 */
    volatile uint32_t FT3_3_P_MASK1_PRU0;        /* Filter3P_Mask1Pru0 */
    volatile uint32_t FT3_4_P0_PRU0;             /* Filter3_4P0Pru0 */
    volatile uint32_t FT3_4_P1_PRU0;             /* Filter3_4P1Pru0 */
    volatile uint32_t FT3_4_P_MASK0_PRU0;        /* Filter3P_Mask0Pru0 */
    volatile uint32_t FT3_4_P_MASK1_PRU0;        /* Filter3P_Mask1Pru0 */
    volatile uint32_t FT3_5_P0_PRU0;             /* Filter3_5P0Pru0 */
    volatile uint32_t FT3_5_P1_PRU0;             /* Filter3_5P1Pru0 */
    volatile uint32_t FT3_5_P_MASK0_PRU0;        /* Filter3P_Mask0Pru0 */
    volatile uint32_t FT3_5_P_MASK1_PRU0;        /* Filter3P_Mask1Pru0 */
    volatile uint32_t FT3_6_P0_PRU0;             /* Filter3_6P0Pru0 */
    volatile uint32_t FT3_6_P1_PRU0;             /* Filter3_6P1Pru0 */
    volatile uint32_t FT3_6_P_MASK0_PRU0;        /* Filter3P_Mask0Pru0 */
    volatile uint32_t FT3_6_P_MASK1_PRU0;        /* Filter3P_Mask1Pru0 */
    volatile uint32_t FT3_7_P0_PRU0;             /* Filter3_7P0Pru0 */
    volatile uint32_t FT3_7_P1_PRU0;             /* Filter3_7P1Pru0 */
    volatile uint32_t FT3_7_P_MASK0_PRU0;        /* Filter3P_Mask0Pru0 */
    volatile uint32_t FT3_7_P_MASK1_PRU0;        /* Filter3P_Mask1Pru0 */
    volatile uint32_t FT3_8_P0_PRU0;             /* Filter3_8P0Pru0 */
    volatile uint32_t FT3_8_P1_PRU0;             /* Filter3_8P1Pru0 */
    volatile uint32_t FT3_8_P_MASK0_PRU0;        /* Filter3P_Mask0Pru0 */
    volatile uint32_t FT3_8_P_MASK1_PRU0;        /* Filter3P_Mask1Pru0 */
    volatile uint32_t FT3_9_P0_PRU0;             /* Filter3_9P0Pru0 */
    volatile uint32_t FT3_9_P1_PRU0;             /* Filter3_9P1Pru0 */
    volatile uint32_t FT3_9_P_MASK0_PRU0;        /* Filter3P_Mask0Pru0 */
    volatile uint32_t FT3_9_P_MASK1_PRU0;        /* Filter3P_Mask1Pru0 */
    volatile uint32_t FT3_10_P0_PRU0;            /* Filter3_10P0Pru0 */
    volatile uint32_t FT3_10_P1_PRU0;            /* Filter3_10P1Pru0 */
    volatile uint32_t FT3_10_P_MASK0_PRU0;       /* Filter3P_Mask0Pru0 */
    volatile uint32_t FT3_10_P_MASK1_PRU0;       /* Filter3P_Mask1Pru0 */
    volatile uint32_t FT3_11_P0_PRU0;            /* Filter3_11P0Pru0 */
    volatile uint32_t FT3_11_P1_PRU0;            /* Filter3_11P1Pru0 */
    volatile uint32_t FT3_11_P_MASK0_PRU0;       /* Filter3P_Mask0Pru0 */
    volatile uint32_t FT3_11_P_MASK1_PRU0;       /* Filter3P_Mask1Pru0 */
    volatile uint32_t FT3_12_P0_PRU0;            /* Filter3_12P0Pru0 */
    volatile uint32_t FT3_12_P1_PRU0;            /* Filter3_12P1Pru0 */
    volatile uint32_t FT3_12_P_MASK0_PRU0;       /* Filter3P_Mask0Pru0 */
    volatile uint32_t FT3_12_P_MASK1_PRU0;       /* Filter3P_Mask1Pru0 */
    volatile uint32_t FT3_13_P0_PRU0;            /* Filter3_13P0Pru0 */
    volatile uint32_t FT3_13_P1_PRU0;            /* Filter3_13P1Pru0 */
    volatile uint32_t FT3_13_P_MASK0_PRU0;       /* Filter3P_Mask0Pru0 */
    volatile uint32_t FT3_13_P_MASK1_PRU0;       /* Filter3P_Mask1Pru0 */
    volatile uint32_t FT3_14_P0_PRU0;            /* Filter3_14P0Pru0 */
    volatile uint32_t FT3_14_P1_PRU0;            /* Filter3_14P1Pru0 */
    volatile uint32_t FT3_14_P_MASK0_PRU0;       /* Filter3P_Mask0Pru0 */
    volatile uint32_t FT3_14_P_MASK1_PRU0;       /* Filter3P_Mask1Pru0 */
    volatile uint32_t FT3_15_P0_PRU0;            /* Filter3_15P0Pru0 */
    volatile uint32_t FT3_15_P1_PRU0;            /* Filter3_15P1Pru0 */
    volatile uint32_t FT3_15_P_MASK0_PRU0;       /* Filter3P_Mask0Pru0 */
    volatile uint32_t FT3_15_P_MASK1_PRU0;       /* Filter3P_Mask1Pru0 */
    volatile uint32_t FT_RX_PTR_PRU0;            /* FilterByteCountPru0 */
    volatile uint32_t RX_CLASS0_AND_EN_PRU0;     /* rx_class0_and_enablesPru0 */
    volatile uint32_t RX_CLASS0_OR_EN_PRU0;      /* rx_class0_or_enablesPru0 */
    volatile uint32_t RX_CLASS1_AND_EN_PRU0;     /* rx_class1_and_enablesPru0 */
    volatile uint32_t RX_CLASS1_OR_EN_PRU0;      /* rx_class1_or_enablesPru0 */
    volatile uint32_t RX_CLASS2_AND_EN_PRU0;     /* rx_class2_and_enablesPru0 */
    volatile uint32_t RX_CLASS2_OR_EN_PRU0;      /* rx_class2_or_enablesPru0 */
    volatile uint32_t RX_CLASS3_AND_EN_PRU0;     /* rx_class3_and_enablesPru0 */
    volatile uint32_t RX_CLASS3_OR_EN_PRU0;      /* rx_class3_or_enablesPru0 */
    volatile uint32_t RX_CLASS4_AND_EN_PRU0;     /* rx_class4_and_enablesPru0 */
    volatile uint32_t RX_CLASS4_OR_EN_PRU0;      /* rx_class4_or_enablesPru0 */
    volatile uint32_t RX_CLASS5_AND_EN_PRU0;     /* rx_class5_and_enablesPru0 */
    volatile uint32_t RX_CLASS5_OR_EN_PRU0;      /* rx_class5_or_enablesPru0 */
    volatile uint32_t RX_CLASS6_AND_EN_PRU0;     /* rx_class6_and_enablesPru0 */
    volatile uint32_t RX_CLASS6_OR_EN_PRU0;      /* rx_class6_or_enablesPru0 */
    volatile uint32_t RX_CLASS7_AND_EN_PRU0;     /* rx_class7_and_enablesPru0 */
    volatile uint32_t RX_CLASS7_OR_EN_PRU0;      /* rx_class7_or_enablesPru0 */
    volatile uint32_t RX_CLASS8_AND_EN_PRU0;     /* rx_class8_and_enablesPru0 */
    volatile uint32_t RX_CLASS8_OR_EN_PRU0;      /* rx_class8_or_enablesPru0 */
    volatile uint32_t RX_CLASS9_AND_EN_PRU0;     /* rx_class9_and_enablesPru0 */
    volatile uint32_t RX_CLASS9_OR_EN_PRU0;      /* rx_class9_or_enablesPru0 */
    volatile uint32_t RX_CLASS10_AND_EN_PRU0;    /* rx_class10_and_enablesPru0 */
    volatile uint32_t RX_CLASS10_OR_EN_PRU0;     /* rx_class10_or_enablesPru0 */
    volatile uint32_t RX_CLASS11_AND_EN_PRU0;    /* rx_class11_and_enablesPru0 */
    volatile uint32_t RX_CLASS11_OR_EN_PRU0;     /* rx_class11_or_enablesPru0 */
    volatile uint32_t RX_CLASS12_AND_EN_PRU0;    /* rx_class12_and_enablesPru0 */
    volatile uint32_t RX_CLASS12_OR_EN_PRU0;     /* rx_class12_or_enablesPru0 */
    volatile uint32_t RX_CLASS13_AND_EN_PRU0;    /* rx_class13_and_enablesPru0 */
    volatile uint32_t RX_CLASS13_OR_EN_PRU0;     /* rx_class13_or_enablesPru0 */
    volatile uint32_t RX_CLASS14_AND_EN_PRU0;    /* rx_class14_and_enablesPru0 */
    volatile uint32_t RX_CLASS14_OR_EN_PRU0;     /* rx_class14_or_enablesPru0 */
    volatile uint32_t RX_CLASS15_AND_EN_PRU0;    /* rx_class15_and_enablesPru0 */
    volatile uint32_t RX_CLASS15_OR_EN_PRU0;     /* rx_class15_or_enablesPru0 */
    volatile uint32_t RX_CLASS_CFG1_PRU0;        /* rx_class_cfg1Pru0 */
    volatile uint32_t RX_CLASS_CFG2_PRU0;        /* rx_class_cfg2Pru0 */
    volatile uint32_t RX_CLASS_GATES0_PRU0;      /* rx_class_gate_cfgPru0 */
    volatile uint32_t RX_CLASS_GATES1_PRU0;      /* rx_class_gate_cfgPru0 */
    volatile uint32_t RX_CLASS_GATES2_PRU0;      /* rx_class_gate_cfgPru0 */
    volatile uint32_t RX_CLASS_GATES3_PRU0;      /* rx_class_gate_cfgPru0 */
    volatile uint32_t RX_CLASS_GATES4_PRU0;      /* rx_class_gate_cfgPru0 */
    volatile uint32_t RX_CLASS_GATES5_PRU0;      /* rx_class_gate_cfgPru0 */
    volatile uint32_t RX_CLASS_GATES6_PRU0;      /* rx_class_gate_cfgPru0 */
    volatile uint32_t RX_CLASS_GATES7_PRU0;      /* rx_class_gate_cfgPru0 */
    volatile uint32_t RX_CLASS_GATES8_PRU0;      /* rx_class_gate_cfgPru0 */
    volatile uint32_t RX_CLASS_GATES9_PRU0;      /* rx_class_gate_cfgPru0 */
    volatile uint32_t RX_CLASS_GATES10_PRU0;     /* rx_class_gate_cfgPru0 */
    volatile uint32_t RX_CLASS_GATES11_PRU0;     /* rx_class_gate_cfgPru0 */
    volatile uint32_t RX_CLASS_GATES12_PRU0;     /* rx_class_gate_cfgPru0 */
    volatile uint32_t RX_CLASS_GATES13_PRU0;     /* rx_class_gate_cfgPru0 */
    volatile uint32_t RX_CLASS_GATES14_PRU0;     /* rx_class_gate_cfgPru0 */
    volatile uint32_t RX_CLASS_GATES15_PRU0;     /* rx_class_gate_cfgPru0 */
    volatile uint32_t RX_GREEN_PRU0;             /* RX_greenPru0 */
    volatile uint32_t SA_HASH_PRU0;              /* SAHashPru0 */
    volatile uint32_t CONN_HASH_PRU0;            /* ConnectionHashPru0 */
    volatile uint32_t CONN_HASH_START_PRU0;      /* ConnectionHashStartPru0 */
    volatile uint32_t RX_RATE_CFG0_PRU0;         /* RX_RateConfiguration0Pru0 */
    volatile uint32_t RX_RATE_CFG1_PRU0;         /* RX_RateConfiguration1Pru0 */
    volatile uint32_t RX_RATE_CFG2_PRU0;         /* RX_RateConfiguration2Pru0 */
    volatile uint32_t RX_RATE_CFG3_PRU0;         /* RX_RateConfiguration3Pru0 */
    volatile uint32_t RX_RATE_CFG4_PRU0;         /* RX_RateConfiguration4Pru0 */
    volatile uint32_t RX_RATE_CFG5_PRU0;         /* RX_RateConfiguration5Pru0 */
    volatile uint32_t RX_RATE_CFG6_PRU0;         /* RX_RateConfiguration6Pru0 */
    volatile uint32_t RX_RATE_CFG7_PRU0;         /* RX_RateConfiguration7Pru0 */
    volatile uint32_t RX_RATE_SRC_SEL0_PRU0;     /* RX_RateSourceSelect0Pru0 */
    volatile uint32_t RX_RATE_SRC_SEL1_PRU0;     /* RX_RateSourceSelect1Pru0 */
    volatile uint32_t TX_RATE_CFG1_0_PRU0;       /* TX_RateConfiguration1_0Pru0 */
    volatile uint32_t TX_RATE_CFG2_0_PRU0;       /* TX_RateConfiguration2_0Pru0 */
    volatile uint32_t TX_RATE_CFG1_1_PRU0;       /* TX_RateConfiguration1_1Pru0 */
    volatile uint32_t TX_RATE_CFG2_1_PRU0;       /* TX_RateConfiguration2_1Pru0 */
    volatile uint32_t TX_RATE_CFG1_2_PRU0;       /* TX_RateConfiguration1_2Pru0 */
    volatile uint32_t TX_RATE_CFG2_2_PRU0;       /* TX_RateConfiguration2_2Pru0 */
    volatile uint32_t TX_RATE_CFG1_3_PRU0;       /* TX_RateConfiguration1_3Pru0 */
    volatile uint32_t TX_RATE_CFG2_3_PRU0;       /* TX_RateConfiguration2_3Pru0 */
    volatile uint32_t TX_RATE_CFG1_4_PRU0;       /* TX_RateConfiguration1_4Pru0 */
    volatile uint32_t TX_RATE_CFG2_4_PRU0;       /* TX_RateConfiguration2_4Pru0 */
    volatile uint32_t TX_RATE_CFG1_5_PRU0;       /* TX_RateConfiguration1_5Pru0 */
    volatile uint32_t TX_RATE_CFG2_5_PRU0;       /* TX_RateConfiguration2_5Pru0 */
    volatile uint32_t TX_RATE_CFG1_6_PRU0;       /* TX_RateConfiguration1_6Pru0 */
    volatile uint32_t TX_RATE_CFG2_6_PRU0;       /* TX_RateConfiguration2_6Pru0 */
    volatile uint32_t TX_RATE_CFG1_7_PRU0;       /* TX_RateConfiguration1_7Pru0 */
    volatile uint32_t TX_RATE_CFG2_7_PRU0;       /* TX_RateConfiguration2_7Pru0 */
    volatile uint32_t RX_STAT_GOOD_PRU0;         /* RXGoodFrameCountPru0 */
    volatile uint32_t RX_STAT_BC_PRU0;           /* RXBCFrameCountPru0 */
    volatile uint32_t RX_STAT_MC_PRU0;           /* RXMCFrameCountPru0 */
    volatile uint32_t RX_STAT_CRC_ERR_PRU0;      /* RXCRCErrFrameCountPru0 */
    volatile uint32_t RX_STAT_MII_ERR_PRU0;      /* RXMIIErrFrameCountPru0 */
    volatile uint32_t RX_STAT_ODD_ERR_PRU0;      /* RXOddNibbleFrameCountPru0 */
    volatile uint32_t RX_STAT_MAX_SIZE_PRU0;     /* RXMaxSizeFramePru0 */
    volatile uint32_t RX_STAT_MAX_ERR_PRU0;      /* RXMaxSizeErrFrameCountPru0 */
    volatile uint32_t RX_STAT_MIN_SIZE_PRU0;     /* RXMinSizeFramePru0 */
    volatile uint32_t RX_STAT_MIN_ERR_PRU0;      /* RXMinSizeErrFrameCountPru0 */
    volatile uint32_t RX_STAT_OVERRUN_ERR_PRU0;   /* RXoverrunFrameCountPru0 */
    volatile uint32_t RX_STAT_CLASS0_HIT_PRU0;   /* RXClass0 */
    volatile uint32_t RX_STAT_CLASS1_HIT_PRU0;   /* RXClass0 */
    volatile uint32_t RX_STAT_CLASS2_HIT_PRU0;   /* RXClass0 */
    volatile uint32_t RX_STAT_CLASS3_HIT_PRU0;   /* RXClass0 */
    volatile uint32_t RX_STAT_CLASS4_HIT_PRU0;   /* RXClass0 */
    volatile uint32_t RX_STAT_CLASS5_HIT_PRU0;   /* RXClass0 */
    volatile uint32_t RX_STAT_CLASS6_HIT_PRU0;   /* RXClass0 */
    volatile uint32_t RX_STAT_CLASS7_HIT_PRU0;   /* RXClass0 */
    volatile uint32_t RX_STAT_CLASS8_HIT_PRU0;   /* RXClass0 */
    volatile uint32_t RX_STAT_CLASS9_HIT_PRU0;   /* RXClass0 */
    volatile uint32_t RX_STAT_CLASS10_HIT_PRU0;   /* RXClass0 */
    volatile uint32_t RX_STAT_CLASS11_HIT_PRU0;   /* RXClass0 */
    volatile uint32_t RX_STAT_CLASS12_HIT_PRU0;   /* RXClass0 */
    volatile uint32_t RX_STAT_CLASS13_HIT_PRU0;   /* RXClass0 */
    volatile uint32_t RX_STAT_CLASS14_HIT_PRU0;   /* RXClass0 */
    volatile uint32_t RX_STAT_CLASS15_HIT_PRU0;   /* RXClass0 */
    volatile uint32_t RX_STAT_SMD_FRAG_ERR_PRU0;   /* RXSMDFragErrCountPru0 */
    volatile uint32_t RX_STAT_BKT1_SIZE_PRU0;    /* RXBucket1SizeConfigPru0 */
    volatile uint32_t RX_STAT_BKT2_SIZE_PRU0;    /* RXBucket2SizeConfigPru0 */
    volatile uint32_t RX_STAT_BKT3_SIZE_PRU0;    /* RXBucket3SizeConfigPru0 */
    volatile uint32_t RX_STAT_BKT4_SIZE_PRU0;    /* RXBucket4SizeConfigPru0 */
    volatile uint32_t RX_STAT_64_PRU0;           /* RX64BSizedFrameCountPru0 */
    volatile uint32_t RX_STAT_BKT1_PRU0;         /* RXBucket1SizedFrameCountPru0 */
    volatile uint32_t RX_STAT_BKT2_PRU0;         /* RXBucket2SizedFrameCountPru0 */
    volatile uint32_t RX_STAT_BKT3_PRU0;         /* RXBucket3SizedFrameCountPru0 */
    volatile uint32_t RX_STAT_BKT4_PRU0;         /* RXBucket4SizedFrameCountPru0 */
    volatile uint32_t RX_STAT_BKT5_PRU0;         /* RXBucket5SizedFrameCountPru0 */
    volatile uint32_t RX_STAT_TOTAL_BYTES_PRU0;   /* RXTotalByteCountPru0 */
    volatile uint32_t RXTX_STAT_TOTAL_BYTES_PRU0;   /* RX_TX_TotalByteCountPru0 */
    volatile uint32_t TX_STAT_GOOD_PORT0;        /* TXGoodFrameCountPort0 */
    volatile uint32_t TX_STAT_BC_PORT0;          /* TXBCFrameCountPort0 */
    volatile uint32_t TX_STAT_MC_PORT0;          /* TXMFrameCountPort0 */
    volatile uint32_t TX_STAT_ODD_ERR_PORT0;     /* TXOddNibbleFrameCountPort0 */
    volatile uint32_t TX_STAT_UNDERFLOW_ERR_PORT0;   /* TXUnderFlowErrCountPort0 */
    volatile uint32_t TX_STAT_MAX_SIZE_PORT0;    /* TXMaxSizeFramePort0 */
    volatile uint32_t TX_STAT_MAX_ERR_PORT0;     /* TXMaxSizeErrFrameCountPort0 */
    volatile uint32_t TX_STAT_MIN_SIZE_PORT0;    /* TXMinSizeFramePort0 */
    volatile uint32_t TX_STAT_MIN_ERR_PORT0;     /* TXMinSizeErrFrameCountPort0 */
    volatile uint32_t TX_STAT_BKT1_SIZE_PORT0;   /* TXBucket1SizeConfigPort0 */
    volatile uint32_t TX_STAT_BKT2_SIZE_PORT0;   /* TXBucket2SizeConfigPort0 */
    volatile uint32_t TX_STAT_BKT3_SIZE_PORT0;   /* TXBucket3SizeConfigPort0 */
    volatile uint32_t TX_STAT_BKT4_SIZE_PORT0;   /* TXBucket4SizeConfigPort0 */
    volatile uint32_t TX_STAT_64_PORT0;          /* TX64BSizedFrameCountPort0 */
    volatile uint32_t TX_STAT_BKT1_PORT0;        /* TXBucket1SizedFrameCountPort0 */
    volatile uint32_t TX_STAT_BKT2_PORT0;        /* TXBucket2SizedFrameCountPort0 */
    volatile uint32_t TX_STAT_BKT3_PORT0;        /* TXBucket3SizedFrameCountPort0 */
    volatile uint32_t TX_STAT_BKT4_PORT0;        /* TXBucket4SizedFrameCountPort0 */
    volatile uint32_t TX_STAT_BKT5_PORT0;        /* TXBucket5SizedFrameCountPort0 */
    volatile uint32_t TX_STAT_TOTAL_BYTES_PORT0;   /* TXTotalByteCountPort0 */
    volatile uint32_t TX_HSR_TAG_PORT0;          /* TXHSRTAGPort0 */
    volatile uint32_t TX_HSR_SEQ_PORT0;          /* TXHSRSeqPort0 */
    volatile uint32_t TX_VLAN_TYPE_TAG_PORT0;    /* TXVLANTYPETAGPort0 */
    volatile uint32_t TX_VLAN_INS_TAG_PORT0;     /* TXVLANINSTAGPort0 */
    volatile uint32_t FT1_START_LEN_PRU1;        /* Filter1StartandLengthPru1 */
    volatile uint32_t FT1_CFG_PRU1;              /* Filter1ConfigPru1 */
    volatile uint32_t FT1_0_DA0_PRU1;            /* Filter1_0_DA0_Pru1 */
    volatile uint32_t FT1_0_DA1_PRU1;            /* Filter1_0_DA1_Pru1 */
    volatile uint32_t FT1_0_DA_MASK0_PRU1;       /* Filter1_0_DA0MaskPru1 */
    volatile uint32_t FT1_0_DA_MASK1_PRU1;       /* Filter1_0_DA1MaskPru1 */
    volatile uint32_t FT1_1_DA0_PRU1;            /* Filter1_1_DA0_Pru1 */
    volatile uint32_t FT1_1_DA1_PRU1;            /* Filter1_1_DA1_Pru1 */
    volatile uint32_t FT1_1_DA_MASK0_PRU1;       /* Filter1_1_DA0MaskPru1 */
    volatile uint32_t FT1_1_DA_MASK1_PRU1;       /* Filter1_1_DA1MaskPru1 */
    volatile uint32_t FT1_2_DA0_PRU1;            /* Filter1_2_DA0_Pru1 */
    volatile uint32_t FT1_2_DA1_PRU1;            /* Filter1_2_DA1_Pru1 */
    volatile uint32_t FT1_2_DA_MASK0_PRU1;       /* Filter1_2_DA0MaskPru1 */
    volatile uint32_t FT1_2_DA_MASK1_PRU1;       /* Filter1_2_DA1MaskPru1 */
    volatile uint32_t FT1_3_DA0_PRU1;            /* Filter1_3_DA0_Pru1 */
    volatile uint32_t FT1_3_DA1_PRU1;            /* Filter1_3_DA1_Pru1 */
    volatile uint32_t FT1_3_DA_MASK0_PRU1;       /* Filter1_3_DA0MaskPru1 */
    volatile uint32_t FT1_3_DA_MASK1_PRU1;       /* Filter1_3_DA1MaskPru1 */
    volatile uint32_t FT1_4_DA0_PRU1;            /* Filter1_4_DA0_Pru1 */
    volatile uint32_t FT1_4_DA1_PRU1;            /* Filter1_4_DA1_Pru1 */
    volatile uint32_t FT1_4_DA_MASK0_PRU1;       /* Filter1_4_DA0MaskPru1 */
    volatile uint32_t FT1_4_DA_MASK1_PRU1;       /* Filter1_4_DA1MaskPru1 */
    volatile uint32_t FT1_5_DA0_PRU1;            /* Filter1_5_DA0_Pru1 */
    volatile uint32_t FT1_5_DA1_PRU1;            /* Filter1_5_DA1_Pru1 */
    volatile uint32_t FT1_5_DA_MASK0_PRU1;       /* Filter1_5_DA0MaskPru1 */
    volatile uint32_t FT1_5_DA_MASK1_PRU1;       /* Filter1_5_DA1MaskPru1 */
    volatile uint32_t FT1_6_DA0_PRU1;            /* Filter1_6_DA0_Pru1 */
    volatile uint32_t FT1_6_DA1_PRU1;            /* Filter1_6_DA1_Pru1 */
    volatile uint32_t FT1_6_DA_MASK0_PRU1;       /* Filter1_6_DA0MaskPru1 */
    volatile uint32_t FT1_6_DA_MASK1_PRU1;       /* Filter1_6_DA1MaskPru1 */
    volatile uint32_t FT1_7_DA0_PRU1;            /* Filter1_7_DA0_Pru1 */
    volatile uint32_t FT1_7_DA1_PRU1;            /* Filter1_7_DA1_Pru1 */
    volatile uint32_t FT1_7_DA_MASK0_PRU1;       /* Filter1_7_DA0MaskPru1 */
    volatile uint32_t FT1_7_DA_MASK1_PRU1;       /* Filter1_7_DA1MaskPru1 */
    volatile uint32_t FT3_0_START_PRU1;          /* Filter3_0_StartPru1 */
    volatile uint32_t FT3_0_START_AUTO_PRU1;     /* Filter3_0_StartAutoPru1 */
    volatile uint32_t FT3_0_START_LEN_PRU1;      /* Filter3_0_StartoffsetPru1 */
    volatile uint32_t FT3_0_JMP_OFFSET_PRU1;     /* Filter3_0_JmpoffsetPru1 */
    volatile uint32_t FT3_0_LEN_PRU1;            /* Filter3_0_LenPru1 */
    volatile uint32_t FT3_0_CFG_PRU1;            /* Filter3_0_ConfigPru1 */
    volatile uint32_t FT3_0_T_PRU1;              /* Filter3_0_TPru1 */
    volatile uint32_t FT3_0_T_MASK_PRU1;         /* Filter3_0_T_MaskPru1 */
    volatile uint32_t FT3_1_START_PRU1;          /* Filter3_1_StartPru1 */
    volatile uint32_t FT3_1_START_AUTO_PRU1;     /* Filter3_1_StartAutoPru1 */
    volatile uint32_t FT3_1_START_LEN_PRU1;      /* Filter3_1_StartoffsetPru1 */
    volatile uint32_t FT3_1_JMP_OFFSET_PRU1;     /* Filter3_1_JmpoffsetPru1 */
    volatile uint32_t FT3_1_LEN_PRU1;            /* Filter3_1_LenPru1 */
    volatile uint32_t FT3_1_CFG_PRU1;            /* Filter3_1_ConfigPru1 */
    volatile uint32_t FT3_1_T_PRU1;              /* Filter3_1_TPru1 */
    volatile uint32_t FT3_1_T_MASK_PRU1;         /* Filter3_1_T_MaskPru1 */
    volatile uint32_t FT3_2_START_PRU1;          /* Filter3_2_StartPru1 */
    volatile uint32_t FT3_2_START_AUTO_PRU1;     /* Filter3_2_StartAutoPru1 */
    volatile uint32_t FT3_2_START_LEN_PRU1;      /* Filter3_2_StartoffsetPru1 */
    volatile uint32_t FT3_2_JMP_OFFSET_PRU1;     /* Filter3_2_JmpoffsetPru1 */
    volatile uint32_t FT3_2_LEN_PRU1;            /* Filter3_2_LenPru1 */
    volatile uint32_t FT3_2_CFG_PRU1;            /* Filter3_2_ConfigPru1 */
    volatile uint32_t FT3_2_T_PRU1;              /* Filter3_2_TPru1 */
    volatile uint32_t FT3_2_T_MASK_PRU1;         /* Filter3_2_T_MaskPru1 */
    volatile uint32_t FT3_3_START_PRU1;          /* Filter3_3_StartPru1 */
    volatile uint32_t FT3_3_START_AUTO_PRU1;     /* Filter3_3_StartAutoPru1 */
    volatile uint32_t FT3_3_START_LEN_PRU1;      /* Filter3_3_StartoffsetPru1 */
    volatile uint32_t FT3_3_JMP_OFFSET_PRU1;     /* Filter3_3_JmpoffsetPru1 */
    volatile uint32_t FT3_3_LEN_PRU1;            /* Filter3_3_LenPru1 */
    volatile uint32_t FT3_3_CFG_PRU1;            /* Filter3_3_ConfigPru1 */
    volatile uint32_t FT3_3_T_PRU1;              /* Filter3_3_TPru1 */
    volatile uint32_t FT3_3_T_MASK_PRU1;         /* Filter3_3_T_MaskPru1 */
    volatile uint32_t FT3_4_START_PRU1;          /* Filter3_4_StartPru1 */
    volatile uint32_t FT3_4_START_AUTO_PRU1;     /* Filter3_4_StartAutoPru1 */
    volatile uint32_t FT3_4_START_LEN_PRU1;      /* Filter3_4_StartoffsetPru1 */
    volatile uint32_t FT3_4_JMP_OFFSET_PRU1;     /* Filter3_4_JmpoffsetPru1 */
    volatile uint32_t FT3_4_LEN_PRU1;            /* Filter3_4_LenPru1 */
    volatile uint32_t FT3_4_CFG_PRU1;            /* Filter3_4_ConfigPru1 */
    volatile uint32_t FT3_4_T_PRU1;              /* Filter3_4_TPru1 */
    volatile uint32_t FT3_4_T_MASK_PRU1;         /* Filter3_4_T_MaskPru1 */
    volatile uint32_t FT3_5_START_PRU1;          /* Filter3_5_StartPru1 */
    volatile uint32_t FT3_5_START_AUTO_PRU1;     /* Filter3_5_StartAutoPru1 */
    volatile uint32_t FT3_5_START_LEN_PRU1;      /* Filter3_5_StartoffsetPru1 */
    volatile uint32_t FT3_5_JMP_OFFSET_PRU1;     /* Filter3_5_JmpoffsetPru1 */
    volatile uint32_t FT3_5_LEN_PRU1;            /* Filter3_5_LenPru1 */
    volatile uint32_t FT3_5_CFG_PRU1;            /* Filter3_5_ConfigPru1 */
    volatile uint32_t FT3_5_T_PRU1;              /* Filter3_5_TPru1 */
    volatile uint32_t FT3_5_T_MASK_PRU1;         /* Filter3_5_T_MaskPru1 */
    volatile uint32_t FT3_6_START_PRU1;          /* Filter3_6_StartPru1 */
    volatile uint32_t FT3_6_START_AUTO_PRU1;     /* Filter3_6_StartAutoPru1 */
    volatile uint32_t FT3_6_START_LEN_PRU1;      /* Filter3_6_StartoffsetPru1 */
    volatile uint32_t FT3_6_JMP_OFFSET_PRU1;     /* Filter3_6_JmpoffsetPru1 */
    volatile uint32_t FT3_6_LEN_PRU1;            /* Filter3_6_LenPru1 */
    volatile uint32_t FT3_6_CFG_PRU1;            /* Filter3_6_ConfigPru1 */
    volatile uint32_t FT3_6_T_PRU1;              /* Filter3_6_TPru1 */
    volatile uint32_t FT3_6_T_MASK_PRU1;         /* Filter3_6_T_MaskPru1 */
    volatile uint32_t FT3_7_START_PRU1;          /* Filter3_7_StartPru1 */
    volatile uint32_t FT3_7_START_AUTO_PRU1;     /* Filter3_7_StartAutoPru1 */
    volatile uint32_t FT3_7_START_LEN_PRU1;      /* Filter3_7_StartoffsetPru1 */
    volatile uint32_t FT3_7_JMP_OFFSET_PRU1;     /* Filter3_7_JmpoffsetPru1 */
    volatile uint32_t FT3_7_LEN_PRU1;            /* Filter3_7_LenPru1 */
    volatile uint32_t FT3_7_CFG_PRU1;            /* Filter3_7_ConfigPru1 */
    volatile uint32_t FT3_7_T_PRU1;              /* Filter3_7_TPru1 */
    volatile uint32_t FT3_7_T_MASK_PRU1;         /* Filter3_7_T_MaskPru1 */
    volatile uint32_t FT3_8_START_PRU1;          /* Filter3_8_StartPru1 */
    volatile uint32_t FT3_8_START_AUTO_PRU1;     /* Filter3_8_StartAutoPru1 */
    volatile uint32_t FT3_8_START_LEN_PRU1;      /* Filter3_8_StartoffsetPru1 */
    volatile uint32_t FT3_8_JMP_OFFSET_PRU1;     /* Filter3_8_JmpoffsetPru1 */
    volatile uint32_t FT3_8_LEN_PRU1;            /* Filter3_8_LenPru1 */
    volatile uint32_t FT3_8_CFG_PRU1;            /* Filter3_8_ConfigPru1 */
    volatile uint32_t FT3_8_T_PRU1;              /* Filter3_8_TPru1 */
    volatile uint32_t FT3_8_T_MASK_PRU1;         /* Filter3_8_T_MaskPru1 */
    volatile uint32_t FT3_9_START_PRU1;          /* Filter3_9_StartPru1 */
    volatile uint32_t FT3_9_START_AUTO_PRU1;     /* Filter3_9_StartAutoPru1 */
    volatile uint32_t FT3_9_START_LEN_PRU1;      /* Filter3_9_StartoffsetPru1 */
    volatile uint32_t FT3_9_JMP_OFFSET_PRU1;     /* Filter3_9_JmpoffsetPru1 */
    volatile uint32_t FT3_9_LEN_PRU1;            /* Filter3_9_LenPru1 */
    volatile uint32_t FT3_9_CFG_PRU1;            /* Filter3_9_ConfigPru1 */
    volatile uint32_t FT3_9_T_PRU1;              /* Filter3_9_TPru1 */
    volatile uint32_t FT3_9_T_MASK_PRU1;         /* Filter3_9_T_MaskPru1 */
    volatile uint32_t FT3_10_START_PRU1;         /* Filter3_10_StartPru1 */
    volatile uint32_t FT3_10_START_AUTO_PRU1;    /* Filter3_10_StartAutoPru1 */
    volatile uint32_t FT3_10_START_LEN_PRU1;     /* Filter3_10_StartoffsetPru1 */
    volatile uint32_t FT3_10_JMP_OFFSET_PRU1;    /* Filter3_10_JmpoffsetPru1 */
    volatile uint32_t FT3_10_LEN_PRU1;           /* Filter3_10_LenPru1 */
    volatile uint32_t FT3_10_CFG_PRU1;           /* Filter3_10_ConfigPru1 */
    volatile uint32_t FT3_10_T_PRU1;             /* Filter3_10_TPru1 */
    volatile uint32_t FT3_10_T_MASK_PRU1;        /* Filter3_10_T_MaskPru1 */
    volatile uint32_t FT3_11_START_PRU1;         /* Filter3_11_StartPru1 */
    volatile uint32_t FT3_11_START_AUTO_PRU1;    /* Filter3_11_StartAutoPru1 */
    volatile uint32_t FT3_11_START_LEN_PRU1;     /* Filter3_11_StartoffsetPru1 */
    volatile uint32_t FT3_11_JMP_OFFSET_PRU1;    /* Filter3_11_JmpoffsetPru1 */
    volatile uint32_t FT3_11_LEN_PRU1;           /* Filter3_11_LenPru1 */
    volatile uint32_t FT3_11_CFG_PRU1;           /* Filter3_11_ConfigPru1 */
    volatile uint32_t FT3_11_T_PRU1;             /* Filter3_11_TPru1 */
    volatile uint32_t FT3_11_T_MASK_PRU1;        /* Filter3_11_T_MaskPru1 */
    volatile uint32_t FT3_12_START_PRU1;         /* Filter3_12_StartPru1 */
    volatile uint32_t FT3_12_START_AUTO_PRU1;    /* Filter3_12_StartAutoPru1 */
    volatile uint32_t FT3_12_START_LEN_PRU1;     /* Filter3_12_StartoffsetPru1 */
    volatile uint32_t FT3_12_JMP_OFFSET_PRU1;    /* Filter3_12_JmpoffsetPru1 */
    volatile uint32_t FT3_12_LEN_PRU1;           /* Filter3_12_LenPru1 */
    volatile uint32_t FT3_12_CFG_PRU1;           /* Filter3_12_ConfigPru1 */
    volatile uint32_t FT3_12_T_PRU1;             /* Filter3_12_TPru1 */
    volatile uint32_t FT3_12_T_MASK_PRU1;        /* Filter3_12_T_MaskPru1 */
    volatile uint32_t FT3_13_START_PRU1;         /* Filter3_13_StartPru1 */
    volatile uint32_t FT3_13_START_AUTO_PRU1;    /* Filter3_13_StartAutoPru1 */
    volatile uint32_t FT3_13_START_LEN_PRU1;     /* Filter3_13_StartoffsetPru1 */
    volatile uint32_t FT3_13_JMP_OFFSET_PRU1;    /* Filter3_13_JmpoffsetPru1 */
    volatile uint32_t FT3_13_LEN_PRU1;           /* Filter3_13_LenPru1 */
    volatile uint32_t FT3_13_CFG_PRU1;           /* Filter3_13_ConfigPru1 */
    volatile uint32_t FT3_13_T_PRU1;             /* Filter3_13_TPru1 */
    volatile uint32_t FT3_13_T_MASK_PRU1;        /* Filter3_13_T_MaskPru1 */
    volatile uint32_t FT3_14_START_PRU1;         /* Filter3_14_StartPru1 */
    volatile uint32_t FT3_14_START_AUTO_PRU1;    /* Filter3_14_StartAutoPru1 */
    volatile uint32_t FT3_14_START_LEN_PRU1;     /* Filter3_14_StartoffsetPru1 */
    volatile uint32_t FT3_14_JMP_OFFSET_PRU1;    /* Filter3_14_JmpoffsetPru1 */
    volatile uint32_t FT3_14_LEN_PRU1;           /* Filter3_14_LenPru1 */
    volatile uint32_t FT3_14_CFG_PRU1;           /* Filter3_14_ConfigPru1 */
    volatile uint32_t FT3_14_T_PRU1;             /* Filter3_14_TPru1 */
    volatile uint32_t FT3_14_T_MASK_PRU1;        /* Filter3_14_T_MaskPru1 */
    volatile uint32_t FT3_15_START_PRU1;         /* Filter3_15_StartPru1 */
    volatile uint32_t FT3_15_START_AUTO_PRU1;    /* Filter3_15_StartAutoPru1 */
    volatile uint32_t FT3_15_START_LEN_PRU1;     /* Filter3_15_StartoffsetPru1 */
    volatile uint32_t FT3_15_JMP_OFFSET_PRU1;    /* Filter3_15_JmpoffsetPru1 */
    volatile uint32_t FT3_15_LEN_PRU1;           /* Filter3_15_LenPru1 */
    volatile uint32_t FT3_15_CFG_PRU1;           /* Filter3_15_ConfigPru1 */
    volatile uint32_t FT3_15_T_PRU1;             /* Filter3_15_TPru1 */
    volatile uint32_t FT3_15_T_MASK_PRU1;        /* Filter3_15_T_MaskPru1 */
    volatile uint32_t FT3_0_P0_PRU1;             /* Filter3_0P0Pru1 */
    volatile uint32_t FT3_0_P1_PRU1;             /* Filter3_0P1Pru1 */
    volatile uint32_t FT3_0_P_MASK0_PRU1;        /* Filter3P_Mask0Pru1 */
    volatile uint32_t FT3_0_P_MASK1_PRU1;        /* Filter3P_Mask1Pru1 */
    volatile uint32_t FT3_1_P0_PRU1;             /* Filter3_1P0Pru1 */
    volatile uint32_t FT3_1_P1_PRU1;             /* Filter3_1P1Pru1 */
    volatile uint32_t FT3_1_P_MASK0_PRU1;        /* Filter3P_Mask0Pru1 */
    volatile uint32_t FT3_1_P_MASK1_PRU1;        /* Filter3P_Mask1Pru1 */
    volatile uint32_t FT3_2_P0_PRU1;             /* Filter3_2P0Pru1 */
    volatile uint32_t FT3_2_P1_PRU1;             /* Filter3_2P1Pru1 */
    volatile uint32_t FT3_2_P_MASK0_PRU1;        /* Filter3P_Mask0Pru1 */
    volatile uint32_t FT3_2_P_MASK1_PRU1;        /* Filter3P_Mask1Pru1 */
    volatile uint32_t FT3_3_P0_PRU1;             /* Filter3_3P0Pru1 */
    volatile uint32_t FT3_3_P1_PRU1;             /* Filter3_3P1Pru1 */
    volatile uint32_t FT3_3_P_MASK0_PRU1;        /* Filter3P_Mask0Pru1 */
    volatile uint32_t FT3_3_P_MASK1_PRU1;        /* Filter3P_Mask1Pru1 */
    volatile uint32_t FT3_4_P0_PRU1;             /* Filter3_4P0Pru1 */
    volatile uint32_t FT3_4_P1_PRU1;             /* Filter3_4P1Pru1 */
    volatile uint32_t FT3_4_P_MASK0_PRU1;        /* Filter3P_Mask0Pru1 */
    volatile uint32_t FT3_4_P_MASK1_PRU1;        /* Filter3P_Mask1Pru1 */
    volatile uint32_t FT3_5_P0_PRU1;             /* Filter3_5P0Pru1 */
    volatile uint32_t FT3_5_P1_PRU1;             /* Filter3_5P1Pru1 */
    volatile uint32_t FT3_5_P_MASK0_PRU1;        /* Filter3P_Mask0Pru1 */
    volatile uint32_t FT3_5_P_MASK1_PRU1;        /* Filter3P_Mask1Pru1 */
    volatile uint32_t FT3_6_P0_PRU1;             /* Filter3_6P0Pru1 */
    volatile uint32_t FT3_6_P1_PRU1;             /* Filter3_6P1Pru1 */
    volatile uint32_t FT3_6_P_MASK0_PRU1;        /* Filter3P_Mask0Pru1 */
    volatile uint32_t FT3_6_P_MASK1_PRU1;        /* Filter3P_Mask1Pru1 */
    volatile uint32_t FT3_7_P0_PRU1;             /* Filter3_7P0Pru1 */
    volatile uint32_t FT3_7_P1_PRU1;             /* Filter3_7P1Pru1 */
    volatile uint32_t FT3_7_P_MASK0_PRU1;        /* Filter3P_Mask0Pru1 */
    volatile uint32_t FT3_7_P_MASK1_PRU1;        /* Filter3P_Mask1Pru1 */
    volatile uint32_t FT3_8_P0_PRU1;             /* Filter3_8P0Pru1 */
    volatile uint32_t FT3_8_P1_PRU1;             /* Filter3_8P1Pru1 */
    volatile uint32_t FT3_8_P_MASK0_PRU1;        /* Filter3P_Mask0Pru1 */
    volatile uint32_t FT3_8_P_MASK1_PRU1;        /* Filter3P_Mask1Pru1 */
    volatile uint32_t FT3_9_P0_PRU1;             /* Filter3_9P0Pru1 */
    volatile uint32_t FT3_9_P1_PRU1;             /* Filter3_9P1Pru1 */
    volatile uint32_t FT3_9_P_MASK0_PRU1;        /* Filter3P_Mask0Pru1 */
    volatile uint32_t FT3_9_P_MASK1_PRU1;        /* Filter3P_Mask1Pru1 */
    volatile uint32_t FT3_10_P0_PRU1;            /* Filter3_10P0Pru1 */
    volatile uint32_t FT3_10_P1_PRU1;            /* Filter3_10P1Pru1 */
    volatile uint32_t FT3_10_P_MASK0_PRU1;       /* Filter3P_Mask0Pru1 */
    volatile uint32_t FT3_10_P_MASK1_PRU1;       /* Filter3P_Mask1Pru1 */
    volatile uint32_t FT3_11_P0_PRU1;            /* Filter3_11P0Pru1 */
    volatile uint32_t FT3_11_P1_PRU1;            /* Filter3_11P1Pru1 */
    volatile uint32_t FT3_11_P_MASK0_PRU1;       /* Filter3P_Mask0Pru1 */
    volatile uint32_t FT3_11_P_MASK1_PRU1;       /* Filter3P_Mask1Pru1 */
    volatile uint32_t FT3_12_P0_PRU1;            /* Filter3_12P0Pru1 */
    volatile uint32_t FT3_12_P1_PRU1;            /* Filter3_12P1Pru1 */
    volatile uint32_t FT3_12_P_MASK0_PRU1;       /* Filter3P_Mask0Pru1 */
    volatile uint32_t FT3_12_P_MASK1_PRU1;       /* Filter3P_Mask1Pru1 */
    volatile uint32_t FT3_13_P0_PRU1;            /* Filter3_13P0Pru1 */
    volatile uint32_t FT3_13_P1_PRU1;            /* Filter3_13P1Pru1 */
    volatile uint32_t FT3_13_P_MASK0_PRU1;       /* Filter3P_Mask0Pru1 */
    volatile uint32_t FT3_13_P_MASK1_PRU1;       /* Filter3P_Mask1Pru1 */
    volatile uint32_t FT3_14_P0_PRU1;            /* Filter3_14P0Pru1 */
    volatile uint32_t FT3_14_P1_PRU1;            /* Filter3_14P1Pru1 */
    volatile uint32_t FT3_14_P_MASK0_PRU1;       /* Filter3P_Mask0Pru1 */
    volatile uint32_t FT3_14_P_MASK1_PRU1;       /* Filter3P_Mask1Pru1 */
    volatile uint32_t FT3_15_P0_PRU1;            /* Filter3_15P0Pru1 */
    volatile uint32_t FT3_15_P1_PRU1;            /* Filter3_15P1Pru1 */
    volatile uint32_t FT3_15_P_MASK0_PRU1;       /* Filter3P_Mask0Pru1 */
    volatile uint32_t FT3_15_P_MASK1_PRU1;       /* Filter3P_Mask1Pru1 */
    volatile uint32_t FT_RX_PTR_PRU1;            /* FilterByteCountPru1 */
    volatile uint32_t RX_CLASS0_AND_EN_PRU1;     /* rx_class0_and_enablesPru1 */
    volatile uint32_t RX_CLASS0_OR_EN_PRU1;      /* rx_class0_or_enablesPru1 */
    volatile uint32_t RX_CLASS1_AND_EN_PRU1;     /* rx_class1_and_enablesPru1 */
    volatile uint32_t RX_CLASS1_OR_EN_PRU1;      /* rx_class1_or_enablesPru1 */
    volatile uint32_t RX_CLASS2_AND_EN_PRU1;     /* rx_class2_and_enablesPru1 */
    volatile uint32_t RX_CLASS2_OR_EN_PRU1;      /* rx_class2_or_enablesPru1 */
    volatile uint32_t RX_CLASS3_AND_EN_PRU1;     /* rx_class3_and_enablesPru1 */
    volatile uint32_t RX_CLASS3_OR_EN_PRU1;      /* rx_class3_or_enablesPru1 */
    volatile uint32_t RX_CLASS4_AND_EN_PRU1;     /* rx_class4_and_enablesPru1 */
    volatile uint32_t RX_CLASS4_OR_EN_PRU1;      /* rx_class4_or_enablesPru1 */
    volatile uint32_t RX_CLASS5_AND_EN_PRU1;     /* rx_class5_and_enablesPru1 */
    volatile uint32_t RX_CLASS5_OR_EN_PRU1;      /* rx_class5_or_enablesPru1 */
    volatile uint32_t RX_CLASS6_AND_EN_PRU1;     /* rx_class6_and_enablesPru1 */
    volatile uint32_t RX_CLASS6_OR_EN_PRU1;      /* rx_class6_or_enablesPru1 */
    volatile uint32_t RX_CLASS7_AND_EN_PRU1;     /* rx_class7_and_enablesPru1 */
    volatile uint32_t RX_CLASS7_OR_EN_PRU1;      /* rx_class7_or_enablesPru1 */
    volatile uint32_t RX_CLASS8_AND_EN_PRU1;     /* rx_class8_and_enablesPru1 */
    volatile uint32_t RX_CLASS8_OR_EN_PRU1;      /* rx_class8_or_enablesPru1 */
    volatile uint32_t RX_CLASS9_AND_EN_PRU1;     /* rx_class9_and_enablesPru1 */
    volatile uint32_t RX_CLASS9_OR_EN_PRU1;      /* rx_class9_or_enablesPru1 */
    volatile uint32_t RX_CLASS10_AND_EN_PRU1;    /* rx_class10_and_enablesPru1 */
    volatile uint32_t RX_CLASS10_OR_EN_PRU1;     /* rx_class10_or_enablesPru1 */
    volatile uint32_t RX_CLASS11_AND_EN_PRU1;    /* rx_class11_and_enablesPru1 */
    volatile uint32_t RX_CLASS11_OR_EN_PRU1;     /* rx_class11_or_enablesPru1 */
    volatile uint32_t RX_CLASS12_AND_EN_PRU1;    /* rx_class12_and_enablesPru1 */
    volatile uint32_t RX_CLASS12_OR_EN_PRU1;     /* rx_class12_or_enablesPru1 */
    volatile uint32_t RX_CLASS13_AND_EN_PRU1;    /* rx_class13_and_enablesPru1 */
    volatile uint32_t RX_CLASS13_OR_EN_PRU1;     /* rx_class13_or_enablesPru1 */
    volatile uint32_t RX_CLASS14_AND_EN_PRU1;    /* rx_class14_and_enablesPru1 */
    volatile uint32_t RX_CLASS14_OR_EN_PRU1;     /* rx_class14_or_enablesPru1 */
    volatile uint32_t RX_CLASS15_AND_EN_PRU1;    /* rx_class15_and_enablesPru1 */
    volatile uint32_t RX_CLASS15_OR_EN_PRU1;     /* rx_class15_or_enablesPru1 */
    volatile uint32_t RX_CLASS_CFG1_PRU1;        /* rx_class_cfg1Pru1 */
    volatile uint32_t RX_CLASS_CFG2_PRU1;        /* rx_class_cfg2Pru1 */
    volatile uint32_t RX_CLASS_GATES0_PRU1;      /* rx_class_gate_cfgPru1 */
    volatile uint32_t RX_CLASS_GATES1_PRU1;      /* rx_class_gate_cfgPru1 */
    volatile uint32_t RX_CLASS_GATES2_PRU1;      /* rx_class_gate_cfgPru1 */
    volatile uint32_t RX_CLASS_GATES3_PRU1;      /* rx_class_gate_cfgPru1 */
    volatile uint32_t RX_CLASS_GATES4_PRU1;      /* rx_class_gate_cfgPru1 */
    volatile uint32_t RX_CLASS_GATES5_PRU1;      /* rx_class_gate_cfgPru1 */
    volatile uint32_t RX_CLASS_GATES6_PRU1;      /* rx_class_gate_cfgPru1 */
    volatile uint32_t RX_CLASS_GATES7_PRU1;      /* rx_class_gate_cfgPru1 */
    volatile uint32_t RX_CLASS_GATES8_PRU1;      /* rx_class_gate_cfgPru1 */
    volatile uint32_t RX_CLASS_GATES9_PRU1;      /* rx_class_gate_cfgPru1 */
    volatile uint32_t RX_CLASS_GATES10_PRU1;     /* rx_class_gate_cfgPru1 */
    volatile uint32_t RX_CLASS_GATES11_PRU1;     /* rx_class_gate_cfgPru1 */
    volatile uint32_t RX_CLASS_GATES12_PRU1;     /* rx_class_gate_cfgPru1 */
    volatile uint32_t RX_CLASS_GATES13_PRU1;     /* rx_class_gate_cfgPru1 */
    volatile uint32_t RX_CLASS_GATES14_PRU1;     /* rx_class_gate_cfgPru1 */
    volatile uint32_t RX_CLASS_GATES15_PRU1;     /* rx_class_gate_cfgPru1 */
    volatile uint32_t RX_GREEN_PRU1;             /* RX_greenPru1 */
    volatile uint32_t SA_HASH_PRU1;              /* SAHashPru1 */
    volatile uint32_t CONN_HASH_PRU1;            /* ConnectionHashPru1 */
    volatile uint32_t CONN_HASH_START_PRU1;      /* ConnectionHashStartPru1 */
    volatile uint32_t RX_RATE_CFG0_PRU1;         /* RX_RateConfiguration0Pru1 */
    volatile uint32_t RX_RATE_CFG1_PRU1;         /* RX_RateConfiguration1Pru1 */
    volatile uint32_t RX_RATE_CFG2_PRU1;         /* RX_RateConfiguration2Pru1 */
    volatile uint32_t RX_RATE_CFG3_PRU1;         /* RX_RateConfiguration3Pru1 */
    volatile uint32_t RX_RATE_CFG4_PRU1;         /* RX_RateConfiguration4Pru1 */
    volatile uint32_t RX_RATE_CFG5_PRU1;         /* RX_RateConfiguration5Pru1 */
    volatile uint32_t RX_RATE_CFG6_PRU1;         /* RX_RateConfiguration6Pru1 */
    volatile uint32_t RX_RATE_CFG7_PRU1;         /* RX_RateConfiguration7Pru1 */
    volatile uint32_t RX_RATE_SRC_SEL0_PRU1;     /* RX_RateSourceSelect0Pru1 */
    volatile uint32_t RX_RATE_SRC_SEL1_PRU1;     /* RX_RateSourceSelect1Pru1 */
    volatile uint32_t TX_RATE_CFG1_0_PRU1;       /* TX_RateConfiguration1_0Pru1 */
    volatile uint32_t TX_RATE_CFG2_0_PRU1;       /* TX_RateConfiguration2_0Pru1 */
    volatile uint32_t TX_RATE_CFG1_1_PRU1;       /* TX_RateConfiguration1_1Pru1 */
    volatile uint32_t TX_RATE_CFG2_1_PRU1;       /* TX_RateConfiguration2_1Pru1 */
    volatile uint32_t TX_RATE_CFG1_2_PRU1;       /* TX_RateConfiguration1_2Pru1 */
    volatile uint32_t TX_RATE_CFG2_2_PRU1;       /* TX_RateConfiguration2_2Pru1 */
    volatile uint32_t TX_RATE_CFG1_3_PRU1;       /* TX_RateConfiguration1_3Pru1 */
    volatile uint32_t TX_RATE_CFG2_3_PRU1;       /* TX_RateConfiguration2_3Pru1 */
    volatile uint32_t TX_RATE_CFG1_4_PRU1;       /* TX_RateConfiguration1_4Pru1 */
    volatile uint32_t TX_RATE_CFG2_4_PRU1;       /* TX_RateConfiguration2_4Pru1 */
    volatile uint32_t TX_RATE_CFG1_5_PRU1;       /* TX_RateConfiguration1_5Pru1 */
    volatile uint32_t TX_RATE_CFG2_5_PRU1;       /* TX_RateConfiguration2_5Pru1 */
    volatile uint32_t TX_RATE_CFG1_6_PRU1;       /* TX_RateConfiguration1_6Pru1 */
    volatile uint32_t TX_RATE_CFG2_6_PRU1;       /* TX_RateConfiguration2_6Pru1 */
    volatile uint32_t TX_RATE_CFG1_7_PRU1;       /* TX_RateConfiguration1_7Pru1 */
    volatile uint32_t TX_RATE_CFG2_7_PRU1;       /* TX_RateConfiguration2_7Pru1 */
    volatile uint32_t RX_STAT_GOOD_PRU1;         /* RXGoodFrameCountPru1 */
    volatile uint32_t RX_STAT_BC_PRU1;           /* RXBCFrameCountPru1 */
    volatile uint32_t RX_STAT_MC_PRU1;           /* RXMCFrameCountPru1 */
    volatile uint32_t RX_STAT_CRC_ERR_PRU1;      /* RXCRCErrFrameCountPru1 */
    volatile uint32_t RX_STAT_MII_ERR_PRU1;      /* RXMIIErrFrameCountPru1 */
    volatile uint32_t RX_STAT_ODD_ERR_PRU1;      /* RXOddNibbleFrameCountPru1 */
    volatile uint32_t RX_STAT_MAX_SIZE_PRU1;     /* RXMaxSizeFramePru1 */
    volatile uint32_t RX_STAT_MAX_ERR_PRU1;      /* RXMaxSizeErrFrameCountPru1 */
    volatile uint32_t RX_STAT_MIN_SIZE_PRU1;     /* RXMinSizeFramePru1 */
    volatile uint32_t RX_STAT_MIN_ERR_PRU1;      /* RXMinSizeErrFrameCountPru1 */
    volatile uint32_t RX_STAT_OVERRUN_ERR_PRU1;   /* RXoverrunFrameCountPru1 */
    volatile uint32_t RX_STAT_CLASS0_HIT_PRU1;   /* RXClass1 */
    volatile uint32_t RX_STAT_CLASS1_HIT_PRU1;   /* RXClass1 */
    volatile uint32_t RX_STAT_CLASS2_HIT_PRU1;   /* RXClass1 */
    volatile uint32_t RX_STAT_CLASS3_HIT_PRU1;   /* RXClass1 */
    volatile uint32_t RX_STAT_CLASS4_HIT_PRU1;   /* RXClass1 */
    volatile uint32_t RX_STAT_CLASS5_HIT_PRU1;   /* RXClass1 */
    volatile uint32_t RX_STAT_CLASS6_HIT_PRU1;   /* RXClass1 */
    volatile uint32_t RX_STAT_CLASS7_HIT_PRU1;   /* RXClass1 */
    volatile uint32_t RX_STAT_CLASS8_HIT_PRU1;   /* RXClass1 */
    volatile uint32_t RX_STAT_CLASS9_HIT_PRU1;   /* RXClass1 */
    volatile uint32_t RX_STAT_CLASS10_HIT_PRU1;   /* RXClass1 */
    volatile uint32_t RX_STAT_CLASS11_HIT_PRU1;   /* RXClass1 */
    volatile uint32_t RX_STAT_CLASS12_HIT_PRU1;   /* RXClass1 */
    volatile uint32_t RX_STAT_CLASS13_HIT_PRU1;   /* RXClass1 */
    volatile uint32_t RX_STAT_CLASS14_HIT_PRU1;   /* RXClass1 */
    volatile uint32_t RX_STAT_CLASS15_HIT_PRU1;   /* RXClass1 */
    volatile uint32_t RX_STAT_SMD_FRAG_ERR_PRU1;   /* RXSMDFragErrCountPru1 */
    volatile uint32_t RX_STAT_BKT1_SIZE_PRU1;    /* RXBucket1SizeConfigPru1 */
    volatile uint32_t RX_STAT_BKT2_SIZE_PRU1;    /* RXBucket2SizeConfigPru1 */
    volatile uint32_t RX_STAT_BKT3_SIZE_PRU1;    /* RXBucket3SizeConfigPru1 */
    volatile uint32_t RX_STAT_BKT4_SIZE_PRU1;    /* RXBucket4SizeConfigPru1 */
    volatile uint32_t RX_STAT_64_PRU1;           /* RX64BSizedFrameCountPru1 */
    volatile uint32_t RX_STAT_BKT1_PRU1;         /* RXBucket1SizedFrameCountPru1 */
    volatile uint32_t RX_STAT_BKT2_PRU1;         /* RXBucket2SizedFrameCountPru1 */
    volatile uint32_t RX_STAT_BKT3_PRU1;         /* RXBucket3SizedFrameCountPru1 */
    volatile uint32_t RX_STAT_BKT4_PRU1;         /* RXBucket4SizedFrameCountPru1 */
    volatile uint32_t RX_STAT_BKT5_PRU1;         /* RXBucket5SizedFrameCountPru1 */
    volatile uint32_t RX_STAT_TOTAL_BYTES_PRU1;   /* RXTotalByteCountPru1 */
    volatile uint32_t RXTX_STAT_TOTAL_BYTES_PRU1;   /* RX_TX_TotalByteCountPru1 */
    volatile uint32_t TX_STAT_GOOD_PORT1;        /* TXGoodFrameCountPort1 */
    volatile uint32_t TX_STAT_BC_PORT1;          /* TXBCFrameCountPort1 */
    volatile uint32_t TX_STAT_MC_PORT1;          /* TXMFrameCountPort1 */
    volatile uint32_t TX_STAT_ODD_ERR_PORT1;     /* TXOddNibbleFrameCountPort1 */
    volatile uint32_t TX_STAT_UNDERFLOW_ERR_PORT1;   /* TXUnderFlowErrCountPort1 */
    volatile uint32_t TX_STAT_MAX_SIZE_PORT1;    /* TXMaxSizeFramePort1 */
    volatile uint32_t TX_STAT_MAX_ERR_PORT1;     /* TXMaxSizeErrFrameCountPort1 */
    volatile uint32_t TX_STAT_MIN_SIZE_PORT1;    /* TXMinSizeFramePort1 */
    volatile uint32_t TX_STAT_MIN_ERR_PORT1;     /* TXMinSizeErrFrameCountPort1 */
    volatile uint32_t TX_STAT_BKT1_SIZE_PORT1;   /* TXBucket1SizeConfigPort1 */
    volatile uint32_t TX_STAT_BKT2_SIZE_PORT1;   /* TXBucket2SizeConfigPort1 */
    volatile uint32_t TX_STAT_BKT3_SIZE_PORT1;   /* TXBucket3SizeConfigPort1 */
    volatile uint32_t TX_STAT_BKT4_SIZE_PORT1;   /* TXBucket4SizeConfigPort1 */
    volatile uint32_t TX_STAT_64_PORT1;          /* TX64BSizedFrameCountPort1 */
    volatile uint32_t TX_STAT_BKT1_PORT1;        /* TXBucket1SizedFrameCountPort1 */
    volatile uint32_t TX_STAT_BKT2_PORT1;        /* TXBucket2SizedFrameCountPort1 */
    volatile uint32_t TX_STAT_BKT3_PORT1;        /* TXBucket3SizedFrameCountPort1 */
    volatile uint32_t TX_STAT_BKT4_PORT1;        /* TXBucket4SizedFrameCountPort1 */
    volatile uint32_t TX_STAT_BKT5_PORT1;        /* TXBucket5SizedFrameCountPort1 */
    volatile uint32_t TX_STAT_TOTAL_BYTES_PORT1;   /* TXTotalByteCountPort1 */
    volatile uint32_t TX_HSR_TAG_PORT1;          /* TXHSRTAGPort1 */
    volatile uint32_t TX_HSR_SEQ_PORT1;          /* TXHSRSeqPort1 */
    volatile uint32_t TX_VLAN_TYPE_TAG_PORT1;    /* TXVLANTYPETAGPort1 */
    volatile uint32_t TX_VLAN_INS_TAG_PORT1;     /* TXVLANINSTAGPort1 */
    volatile uint8_t  Resv_3328[232];
    volatile uint32_t QUEUE0;                    /* Queue0 */
    volatile uint32_t QUEUE1;                    /* Queue1 */
    volatile uint32_t QUEUE2;                    /* Queue2 */
    volatile uint32_t QUEUE3;                    /* Queue3 */
    volatile uint32_t QUEUE4;                    /* Queue4 */
    volatile uint32_t QUEUE5;                    /* Queue5 */
    volatile uint32_t QUEUE6;                    /* Queue6 */
    volatile uint32_t QUEUE7;                    /* Queue7 */
    volatile uint32_t QUEUE8;                    /* Queue8 */
    volatile uint32_t QUEUE9;                    /* Queue9 */
    volatile uint32_t QUEUE10;                   /* Queue10 */
    volatile uint32_t QUEUE11;                   /* Queue11 */
    volatile uint32_t QUEUE12;                   /* Queue12 */
    volatile uint32_t QUEUE13;                   /* Queue13 */
    volatile uint32_t QUEUE14;                   /* Queue14 */
    volatile uint32_t QUEUE15;                   /* Queue15 */
    volatile uint32_t QUEUE16;                   /* Queue16 */
    volatile uint32_t QUEUE17;                   /* Queue17 */
    volatile uint32_t QUEUE18;                   /* Queue18 */
    volatile uint32_t QUEUE19;                   /* Queue19 */
    volatile uint32_t QUEUE20;                   /* Queue20 */
    volatile uint32_t QUEUE21;                   /* Queue21 */
    volatile uint32_t QUEUE22;                   /* Queue22 */
    volatile uint32_t QUEUE23;                   /* Queue23 */
    volatile uint32_t QUEUE24;                   /* Queue24 */
    volatile uint32_t QUEUE25;                   /* Queue25 */
    volatile uint32_t QUEUE26;                   /* Queue26 */
    volatile uint32_t QUEUE27;                   /* Queue27 */
    volatile uint32_t QUEUE28;                   /* Queue28 */
    volatile uint32_t QUEUE29;                   /* Queue29 */
    volatile uint32_t QUEUE30;                   /* Queue30 */
    volatile uint32_t QUEUE31;                   /* Queue31 */
    volatile uint32_t QUEUE32;                   /* Queue32 */
    volatile uint32_t QUEUE33;                   /* Queue33 */
    volatile uint32_t QUEUE34;                   /* Queue34 */
    volatile uint32_t QUEUE35;                   /* Queue35 */
    volatile uint32_t QUEUE36;                   /* Queue36 */
    volatile uint32_t QUEUE37;                   /* Queue37 */
    volatile uint32_t QUEUE38;                   /* Queue38 */
    volatile uint32_t QUEUE39;                   /* Queue39 */
    volatile uint32_t QUEUE40;                   /* Queue40 */
    volatile uint32_t QUEUE41;                   /* Queue41 */
    volatile uint32_t QUEUE42;                   /* Queue42 */
    volatile uint32_t QUEUE43;                   /* Queue43 */
    volatile uint32_t QUEUE44;                   /* Queue44 */
    volatile uint32_t QUEUE45;                   /* Queue45 */
    volatile uint32_t QUEUE46;                   /* Queue46 */
    volatile uint32_t QUEUE47;                   /* Queue47 */
    volatile uint32_t QUEUE48;                   /* Queue48 */
    volatile uint32_t QUEUE49;                   /* Queue49 */
    volatile uint32_t QUEUE50;                   /* Queue50 */
    volatile uint32_t QUEUE51;                   /* Queue51 */
    volatile uint32_t QUEUE52;                   /* Queue52 */
    volatile uint32_t QUEUE53;                   /* Queue53 */
    volatile uint32_t QUEUE54;                   /* Queue54 */
    volatile uint32_t QUEUE55;                   /* Queue55 */
    volatile uint32_t QUEUE56;                   /* Queue56 */
    volatile uint32_t QUEUE57;                   /* Queue57 */
    volatile uint32_t QUEUE58;                   /* Queue58 */
    volatile uint32_t QUEUE59;                   /* Queue59 */
    volatile uint32_t QUEUE60;                   /* Queue60 */
    volatile uint32_t QUEUE61;                   /* Queue61 */
    volatile uint32_t QUEUE62;                   /* Queue62 */
    volatile uint32_t QUEUE63;                   /* Queue63 */
    volatile uint32_t QUEUE_PEEK0;               /* QueuePeek0 */
    volatile uint32_t QUEUE_PEEK1;               /* QueuePeek1 */
    volatile uint32_t QUEUE_PEEK2;               /* QueuePeek2 */
    volatile uint32_t QUEUE_PEEK3;               /* QueuePeek3 */
    volatile uint32_t QUEUE_PEEK4;               /* QueuePeek4 */
    volatile uint32_t QUEUE_PEEK5;               /* QueuePeek5 */
    volatile uint32_t QUEUE_PEEK6;               /* QueuePeek6 */
    volatile uint32_t QUEUE_PEEK7;               /* QueuePeek7 */
    volatile uint32_t QUEUE_PEEK8;               /* QueuePeek8 */
    volatile uint32_t QUEUE_PEEK9;               /* QueuePeek9 */
    volatile uint32_t QUEUE_PEEK10;              /* QueuePeek10 */
    volatile uint32_t QUEUE_PEEK11;              /* QueuePeek11 */
    volatile uint32_t QUEUE_PEEK12;              /* QueuePeek12 */
    volatile uint32_t QUEUE_PEEK13;              /* QueuePeek13 */
    volatile uint32_t QUEUE_PEEK14;              /* QueuePeek14 */
    volatile uint32_t QUEUE_PEEK15;              /* QueuePeek15 */
    volatile uint32_t QUEUE_CNT0;                /* QueueCnt0 */
    volatile uint32_t QUEUE_CNT1;                /* QueueCnt1 */
    volatile uint32_t QUEUE_CNT2;                /* QueueCnt2 */
    volatile uint32_t QUEUE_CNT3;                /* QueueCnt3 */
    volatile uint32_t QUEUE_CNT4;                /* QueueCnt4 */
    volatile uint32_t QUEUE_CNT5;                /* QueueCnt5 */
    volatile uint32_t QUEUE_CNT6;                /* QueueCnt6 */
    volatile uint32_t QUEUE_CNT7;                /* QueueCnt7 */
    volatile uint32_t QUEUE_CNT8;                /* QueueCnt8 */
    volatile uint32_t QUEUE_CNT9;                /* QueueCnt9 */
    volatile uint32_t QUEUE_CNT10;               /* QueueCnt10 */
    volatile uint32_t QUEUE_CNT11;               /* QueueCnt11 */
    volatile uint32_t QUEUE_CNT12;               /* QueueCnt12 */
    volatile uint32_t QUEUE_CNT13;               /* QueueCnt13 */
    volatile uint32_t QUEUE_CNT14;               /* QueueCnt14 */
    volatile uint32_t QUEUE_CNT15;               /* QueueCnt15 */
    volatile uint32_t QUEUE_CNT16;               /* QueueCnt16 */
    volatile uint32_t QUEUE_CNT17;               /* QueueCnt17 */
    volatile uint32_t QUEUE_CNT18;               /* QueueCnt18 */
    volatile uint32_t QUEUE_CNT19;               /* QueueCnt19 */
    volatile uint32_t QUEUE_CNT20;               /* QueueCnt20 */
    volatile uint32_t QUEUE_CNT21;               /* QueueCnt21 */
    volatile uint32_t QUEUE_CNT22;               /* QueueCnt22 */
    volatile uint32_t QUEUE_CNT23;               /* QueueCnt23 */
    volatile uint32_t QUEUE_CNT24;               /* QueueCnt24 */
    volatile uint32_t QUEUE_CNT25;               /* QueueCnt25 */
    volatile uint32_t QUEUE_CNT26;               /* QueueCnt26 */
    volatile uint32_t QUEUE_CNT27;               /* QueueCnt27 */
    volatile uint32_t QUEUE_CNT28;               /* QueueCnt28 */
    volatile uint32_t QUEUE_CNT29;               /* QueueCnt29 */
    volatile uint32_t QUEUE_CNT30;               /* QueueCnt30 */
    volatile uint32_t QUEUE_CNT31;               /* QueueCnt31 */
    volatile uint32_t QUEUE_CNT32;               /* QueueCnt32 */
    volatile uint32_t QUEUE_CNT33;               /* QueueCnt33 */
    volatile uint32_t QUEUE_CNT34;               /* QueueCnt34 */
    volatile uint32_t QUEUE_CNT35;               /* QueueCnt35 */
    volatile uint32_t QUEUE_CNT36;               /* QueueCnt36 */
    volatile uint32_t QUEUE_CNT37;               /* QueueCnt37 */
    volatile uint32_t QUEUE_CNT38;               /* QueueCnt38 */
    volatile uint32_t QUEUE_CNT39;               /* QueueCnt39 */
    volatile uint32_t QUEUE_CNT40;               /* QueueCnt40 */
    volatile uint32_t QUEUE_CNT41;               /* QueueCnt41 */
    volatile uint32_t QUEUE_CNT42;               /* QueueCnt42 */
    volatile uint32_t QUEUE_CNT43;               /* QueueCnt43 */
    volatile uint32_t QUEUE_CNT44;               /* QueueCnt44 */
    volatile uint32_t QUEUE_CNT45;               /* QueueCnt45 */
    volatile uint32_t QUEUE_CNT46;               /* QueueCnt46 */
    volatile uint32_t QUEUE_CNT47;               /* QueueCnt47 */
    volatile uint32_t QUEUE_CNT48;               /* QueueCnt48 */
    volatile uint32_t QUEUE_CNT49;               /* QueueCnt49 */
    volatile uint32_t QUEUE_CNT50;               /* QueueCnt50 */
    volatile uint32_t QUEUE_CNT51;               /* QueueCnt51 */
    volatile uint32_t QUEUE_CNT52;               /* QueueCnt52 */
    volatile uint32_t QUEUE_CNT53;               /* QueueCnt53 */
    volatile uint32_t QUEUE_CNT54;               /* QueueCnt54 */
    volatile uint32_t QUEUE_CNT55;               /* QueueCnt55 */
    volatile uint32_t QUEUE_CNT56;               /* QueueCnt56 */
    volatile uint32_t QUEUE_CNT57;               /* QueueCnt57 */
    volatile uint32_t QUEUE_CNT58;               /* QueueCnt58 */
    volatile uint32_t QUEUE_CNT59;               /* QueueCnt59 */
    volatile uint32_t QUEUE_CNT60;               /* QueueCnt60 */
    volatile uint32_t QUEUE_CNT61;               /* QueueCnt61 */
    volatile uint32_t QUEUE_CNT62;               /* QueueCnt62 */
    volatile uint32_t QUEUE_CNT63;               /* QueueCnt63 */
    volatile uint32_t QUEUE_RESET;               /* QueueReset64 */
} CSL_icss_g_pr1_mii_rt_pr1_mii_rt_g_cfg_regs_gRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_G_CFG               (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RGMII_CFG                (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_MAC_PRU0_0               (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_MAC_PRU0_1               (0x0000000CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_MAC_PRU1_0               (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_MAC_PRU1_1               (0x00000014U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_MAC_INTERFACE_0          (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_MAC_INTERFACE_1          (0x0000001CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PREEMPT_CFG              (0x00000020U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1S_CFG               (0x00000024U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1C_CFG               (0x00000028U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_POOL_PTR_CFG             (0x0000002CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_EARLY_EOF             (0x00000030U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FRAG_CNT_CFG             (0x00000034U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH0            (0x00000040U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH1            (0x00000044U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH2            (0x00000048U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH3            (0x0000004CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_GEN_CFG1             (0x00000060U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_GEN_CFG2             (0x00000064U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_GEN_STATUS           (0x00000068U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_DF_VLAN              (0x0000006CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_HOST_DA0             (0x00000070U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_HOST_DA1             (0x00000074U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_HOST_SA0             (0x00000078U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_HOST_VLAN_SA1        (0x0000007CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_START_LEN_PRU0       (0x00000080U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_CFG_PRU0             (0x00000084U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_0_DA0_PRU0           (0x00000088U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_0_DA1_PRU0           (0x0000008CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_0_DA_MASK0_PRU0      (0x00000090U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_0_DA_MASK1_PRU0      (0x00000094U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_1_DA0_PRU0           (0x00000098U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_1_DA1_PRU0           (0x0000009CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_1_DA_MASK0_PRU0      (0x000000A0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_1_DA_MASK1_PRU0      (0x000000A4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_2_DA0_PRU0           (0x000000A8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_2_DA1_PRU0           (0x000000ACU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_2_DA_MASK0_PRU0      (0x000000B0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_2_DA_MASK1_PRU0      (0x000000B4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_3_DA0_PRU0           (0x000000B8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_3_DA1_PRU0           (0x000000BCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_3_DA_MASK0_PRU0      (0x000000C0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_3_DA_MASK1_PRU0      (0x000000C4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_4_DA0_PRU0           (0x000000C8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_4_DA1_PRU0           (0x000000CCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_4_DA_MASK0_PRU0      (0x000000D0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_4_DA_MASK1_PRU0      (0x000000D4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_5_DA0_PRU0           (0x000000D8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_5_DA1_PRU0           (0x000000DCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_5_DA_MASK0_PRU0      (0x000000E0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_5_DA_MASK1_PRU0      (0x000000E4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_6_DA0_PRU0           (0x000000E8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_6_DA1_PRU0           (0x000000ECU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_6_DA_MASK0_PRU0      (0x000000F0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_6_DA_MASK1_PRU0      (0x000000F4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_7_DA0_PRU0           (0x000000F8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_7_DA1_PRU0           (0x000000FCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_7_DA_MASK0_PRU0      (0x00000100U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_7_DA_MASK1_PRU0      (0x00000104U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_START_PRU0         (0x00000108U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_START_AUTO_PRU0    (0x0000010CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_START_LEN_PRU0     (0x00000110U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_JMP_OFFSET_PRU0    (0x00000114U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_LEN_PRU0           (0x00000118U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_CFG_PRU0           (0x0000011CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_T_PRU0             (0x00000120U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_T_MASK_PRU0        (0x00000124U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_START_PRU0         (0x00000128U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_START_AUTO_PRU0    (0x0000012CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_START_LEN_PRU0     (0x00000130U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_JMP_OFFSET_PRU0    (0x00000134U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_LEN_PRU0           (0x00000138U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_CFG_PRU0           (0x0000013CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_T_PRU0             (0x00000140U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_T_MASK_PRU0        (0x00000144U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_START_PRU0         (0x00000148U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_START_AUTO_PRU0    (0x0000014CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_START_LEN_PRU0     (0x00000150U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_JMP_OFFSET_PRU0    (0x00000154U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_LEN_PRU0           (0x00000158U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_CFG_PRU0           (0x0000015CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_T_PRU0             (0x00000160U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_T_MASK_PRU0        (0x00000164U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_START_PRU0         (0x00000168U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_START_AUTO_PRU0    (0x0000016CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_START_LEN_PRU0     (0x00000170U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_JMP_OFFSET_PRU0    (0x00000174U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_LEN_PRU0           (0x00000178U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_CFG_PRU0           (0x0000017CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_T_PRU0             (0x00000180U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_T_MASK_PRU0        (0x00000184U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_START_PRU0         (0x00000188U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_START_AUTO_PRU0    (0x0000018CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_START_LEN_PRU0     (0x00000190U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_JMP_OFFSET_PRU0    (0x00000194U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_LEN_PRU0           (0x00000198U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_CFG_PRU0           (0x0000019CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_T_PRU0             (0x000001A0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_T_MASK_PRU0        (0x000001A4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_START_PRU0         (0x000001A8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_START_AUTO_PRU0    (0x000001ACU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_START_LEN_PRU0     (0x000001B0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_JMP_OFFSET_PRU0    (0x000001B4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_LEN_PRU0           (0x000001B8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_CFG_PRU0           (0x000001BCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_T_PRU0             (0x000001C0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_T_MASK_PRU0        (0x000001C4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_START_PRU0         (0x000001C8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_START_AUTO_PRU0    (0x000001CCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_START_LEN_PRU0     (0x000001D0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_JMP_OFFSET_PRU0    (0x000001D4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_LEN_PRU0           (0x000001D8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_CFG_PRU0           (0x000001DCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_T_PRU0             (0x000001E0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_T_MASK_PRU0        (0x000001E4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_START_PRU0         (0x000001E8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_START_AUTO_PRU0    (0x000001ECU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_START_LEN_PRU0     (0x000001F0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_JMP_OFFSET_PRU0    (0x000001F4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_LEN_PRU0           (0x000001F8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_CFG_PRU0           (0x000001FCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_T_PRU0             (0x00000200U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_T_MASK_PRU0        (0x00000204U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_START_PRU0         (0x00000208U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_START_AUTO_PRU0    (0x0000020CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_START_LEN_PRU0     (0x00000210U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_JMP_OFFSET_PRU0    (0x00000214U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_LEN_PRU0           (0x00000218U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_CFG_PRU0           (0x0000021CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_T_PRU0             (0x00000220U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_T_MASK_PRU0        (0x00000224U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_START_PRU0         (0x00000228U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_START_AUTO_PRU0    (0x0000022CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_START_LEN_PRU0     (0x00000230U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_JMP_OFFSET_PRU0    (0x00000234U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_LEN_PRU0           (0x00000238U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_CFG_PRU0           (0x0000023CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_T_PRU0             (0x00000240U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_T_MASK_PRU0        (0x00000244U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_START_PRU0        (0x00000248U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_START_AUTO_PRU0   (0x0000024CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_START_LEN_PRU0    (0x00000250U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_JMP_OFFSET_PRU0   (0x00000254U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_LEN_PRU0          (0x00000258U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_CFG_PRU0          (0x0000025CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_T_PRU0            (0x00000260U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_T_MASK_PRU0       (0x00000264U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_START_PRU0        (0x00000268U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_START_AUTO_PRU0   (0x0000026CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_START_LEN_PRU0    (0x00000270U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_JMP_OFFSET_PRU0   (0x00000274U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_LEN_PRU0          (0x00000278U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_CFG_PRU0          (0x0000027CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_T_PRU0            (0x00000280U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_T_MASK_PRU0       (0x00000284U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_START_PRU0        (0x00000288U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_START_AUTO_PRU0   (0x0000028CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_START_LEN_PRU0    (0x00000290U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_JMP_OFFSET_PRU0   (0x00000294U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_LEN_PRU0          (0x00000298U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_CFG_PRU0          (0x0000029CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_T_PRU0            (0x000002A0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_T_MASK_PRU0       (0x000002A4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_START_PRU0        (0x000002A8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_START_AUTO_PRU0   (0x000002ACU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_START_LEN_PRU0    (0x000002B0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_JMP_OFFSET_PRU0   (0x000002B4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_LEN_PRU0          (0x000002B8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_CFG_PRU0          (0x000002BCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_T_PRU0            (0x000002C0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_T_MASK_PRU0       (0x000002C4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_START_PRU0        (0x000002C8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_START_AUTO_PRU0   (0x000002CCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_START_LEN_PRU0    (0x000002D0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_JMP_OFFSET_PRU0   (0x000002D4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_LEN_PRU0          (0x000002D8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_CFG_PRU0          (0x000002DCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_T_PRU0            (0x000002E0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_T_MASK_PRU0       (0x000002E4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_START_PRU0        (0x000002E8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_START_AUTO_PRU0   (0x000002ECU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_START_LEN_PRU0    (0x000002F0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_JMP_OFFSET_PRU0   (0x000002F4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_LEN_PRU0          (0x000002F8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_CFG_PRU0          (0x000002FCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_T_PRU0            (0x00000300U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_T_MASK_PRU0       (0x00000304U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_P0_PRU0            (0x00000308U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_P1_PRU0            (0x0000030CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_P_MASK0_PRU0       (0x00000310U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_P_MASK1_PRU0       (0x00000314U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_P0_PRU0            (0x00000318U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_P1_PRU0            (0x0000031CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_P_MASK0_PRU0       (0x00000320U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_P_MASK1_PRU0       (0x00000324U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_P0_PRU0            (0x00000328U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_P1_PRU0            (0x0000032CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_P_MASK0_PRU0       (0x00000330U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_P_MASK1_PRU0       (0x00000334U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_P0_PRU0            (0x00000338U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_P1_PRU0            (0x0000033CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_P_MASK0_PRU0       (0x00000340U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_P_MASK1_PRU0       (0x00000344U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_P0_PRU0            (0x00000348U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_P1_PRU0            (0x0000034CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_P_MASK0_PRU0       (0x00000350U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_P_MASK1_PRU0       (0x00000354U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_P0_PRU0            (0x00000358U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_P1_PRU0            (0x0000035CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_P_MASK0_PRU0       (0x00000360U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_P_MASK1_PRU0       (0x00000364U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_P0_PRU0            (0x00000368U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_P1_PRU0            (0x0000036CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_P_MASK0_PRU0       (0x00000370U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_P_MASK1_PRU0       (0x00000374U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_P0_PRU0            (0x00000378U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_P1_PRU0            (0x0000037CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_P_MASK0_PRU0       (0x00000380U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_P_MASK1_PRU0       (0x00000384U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_P0_PRU0            (0x00000388U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_P1_PRU0            (0x0000038CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_P_MASK0_PRU0       (0x00000390U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_P_MASK1_PRU0       (0x00000394U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_P0_PRU0            (0x00000398U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_P1_PRU0            (0x0000039CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_P_MASK0_PRU0       (0x000003A0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_P_MASK1_PRU0       (0x000003A4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_P0_PRU0           (0x000003A8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_P1_PRU0           (0x000003ACU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_P_MASK0_PRU0      (0x000003B0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_P_MASK1_PRU0      (0x000003B4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_P0_PRU0           (0x000003B8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_P1_PRU0           (0x000003BCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_P_MASK0_PRU0      (0x000003C0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_P_MASK1_PRU0      (0x000003C4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_P0_PRU0           (0x000003C8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_P1_PRU0           (0x000003CCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_P_MASK0_PRU0      (0x000003D0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_P_MASK1_PRU0      (0x000003D4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_P0_PRU0           (0x000003D8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_P1_PRU0           (0x000003DCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_P_MASK0_PRU0      (0x000003E0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_P_MASK1_PRU0      (0x000003E4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_P0_PRU0           (0x000003E8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_P1_PRU0           (0x000003ECU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_P_MASK0_PRU0      (0x000003F0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_P_MASK1_PRU0      (0x000003F4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_P0_PRU0           (0x000003F8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_P1_PRU0           (0x000003FCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_P_MASK0_PRU0      (0x00000400U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_P_MASK1_PRU0      (0x00000404U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT_RX_PTR_PRU0           (0x00000408U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS0_AND_EN_PRU0    (0x0000040CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS0_OR_EN_PRU0     (0x00000410U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS1_AND_EN_PRU0    (0x00000414U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS1_OR_EN_PRU0     (0x00000418U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS2_AND_EN_PRU0    (0x0000041CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS2_OR_EN_PRU0     (0x00000420U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS3_AND_EN_PRU0    (0x00000424U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS3_OR_EN_PRU0     (0x00000428U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS4_AND_EN_PRU0    (0x0000042CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS4_OR_EN_PRU0     (0x00000430U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS5_AND_EN_PRU0    (0x00000434U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS5_OR_EN_PRU0     (0x00000438U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS6_AND_EN_PRU0    (0x0000043CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS6_OR_EN_PRU0     (0x00000440U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS7_AND_EN_PRU0    (0x00000444U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS7_OR_EN_PRU0     (0x00000448U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS8_AND_EN_PRU0    (0x0000044CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS8_OR_EN_PRU0     (0x00000450U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS9_AND_EN_PRU0    (0x00000454U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS9_OR_EN_PRU0     (0x00000458U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS10_AND_EN_PRU0   (0x0000045CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS10_OR_EN_PRU0    (0x00000460U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS11_AND_EN_PRU0   (0x00000464U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS11_OR_EN_PRU0    (0x00000468U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS12_AND_EN_PRU0   (0x0000046CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS12_OR_EN_PRU0    (0x00000470U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS13_AND_EN_PRU0   (0x00000474U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS13_OR_EN_PRU0    (0x00000478U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS14_AND_EN_PRU0   (0x0000047CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS14_OR_EN_PRU0    (0x00000480U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS15_AND_EN_PRU0   (0x00000484U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS15_OR_EN_PRU0    (0x00000488U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU0       (0x0000048CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG2_PRU0       (0x00000490U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES0_PRU0     (0x00000494U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES1_PRU0     (0x00000498U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES2_PRU0     (0x0000049CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES3_PRU0     (0x000004A0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES4_PRU0     (0x000004A4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES5_PRU0     (0x000004A8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES6_PRU0     (0x000004ACU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES7_PRU0     (0x000004B0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES8_PRU0     (0x000004B4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES9_PRU0     (0x000004B8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES10_PRU0    (0x000004BCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES11_PRU0    (0x000004C0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES12_PRU0    (0x000004C4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES13_PRU0    (0x000004C8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES14_PRU0    (0x000004CCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES15_PRU0    (0x000004D0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_GREEN_PRU0            (0x000004D4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SA_HASH_PRU0             (0x000004D8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_CONN_HASH_PRU0           (0x000004DCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_CONN_HASH_START_PRU0     (0x000004E0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG0_PRU0        (0x000004E4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG1_PRU0        (0x000004E8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG2_PRU0        (0x000004ECU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG3_PRU0        (0x000004F0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG4_PRU0        (0x000004F4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG5_PRU0        (0x000004F8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG6_PRU0        (0x000004FCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG7_PRU0        (0x00000500U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL0_PRU0    (0x00000504U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL1_PRU0    (0x00000508U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_0_PRU0      (0x0000050CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_0_PRU0      (0x00000510U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_1_PRU0      (0x00000514U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_1_PRU0      (0x00000518U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_2_PRU0      (0x0000051CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_2_PRU0      (0x00000520U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_3_PRU0      (0x00000524U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_3_PRU0      (0x00000528U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_4_PRU0      (0x0000052CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_4_PRU0      (0x00000530U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_5_PRU0      (0x00000534U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_5_PRU0      (0x00000538U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_6_PRU0      (0x0000053CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_6_PRU0      (0x00000540U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_7_PRU0      (0x00000544U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_7_PRU0      (0x00000548U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_GOOD_PRU0        (0x0000054CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BC_PRU0          (0x00000550U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_MC_PRU0          (0x00000554U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CRC_ERR_PRU0     (0x00000558U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_MII_ERR_PRU0     (0x0000055CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_ODD_ERR_PRU0     (0x00000560U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_MAX_SIZE_PRU0    (0x00000564U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_MAX_ERR_PRU0     (0x00000568U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_MIN_SIZE_PRU0    (0x0000056CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_MIN_ERR_PRU0     (0x00000570U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_OVERRUN_ERR_PRU0 (0x00000574U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS0_HIT_PRU0  (0x00000578U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS1_HIT_PRU0  (0x0000057CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS2_HIT_PRU0  (0x00000580U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS3_HIT_PRU0  (0x00000584U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS4_HIT_PRU0  (0x00000588U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS5_HIT_PRU0  (0x0000058CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS6_HIT_PRU0  (0x00000590U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS7_HIT_PRU0  (0x00000594U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS8_HIT_PRU0  (0x00000598U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS9_HIT_PRU0  (0x0000059CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS10_HIT_PRU0 (0x000005A0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS11_HIT_PRU0 (0x000005A4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS12_HIT_PRU0 (0x000005A8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS13_HIT_PRU0 (0x000005ACU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS14_HIT_PRU0 (0x000005B0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS15_HIT_PRU0 (0x000005B4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_SMD_FRAG_ERR_PRU0 (0x000005B8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT1_SIZE_PRU0   (0x000005BCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT2_SIZE_PRU0   (0x000005C0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT3_SIZE_PRU0   (0x000005C4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT4_SIZE_PRU0   (0x000005C8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_64_PRU0          (0x000005CCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT1_PRU0        (0x000005D0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT2_PRU0        (0x000005D4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT3_PRU0        (0x000005D8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT4_PRU0        (0x000005DCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT5_PRU0        (0x000005E0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_TOTAL_BYTES_PRU0 (0x000005E4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RXTX_STAT_TOTAL_BYTES_PRU0 (0x000005E8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_GOOD_PORT0       (0x000005ECU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BC_PORT0         (0x000005F0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_MC_PORT0         (0x000005F4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_ODD_ERR_PORT0    (0x000005F8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_UNDERFLOW_ERR_PORT0 (0x000005FCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_MAX_SIZE_PORT0   (0x00000600U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_MAX_ERR_PORT0    (0x00000604U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_MIN_SIZE_PORT0   (0x00000608U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_MIN_ERR_PORT0    (0x0000060CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT1_SIZE_PORT0  (0x00000610U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT2_SIZE_PORT0  (0x00000614U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT3_SIZE_PORT0  (0x00000618U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT4_SIZE_PORT0  (0x0000061CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_64_PORT0         (0x00000620U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT1_PORT0       (0x00000624U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT2_PORT0       (0x00000628U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT3_PORT0       (0x0000062CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT4_PORT0       (0x00000630U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT5_PORT0       (0x00000634U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_TOTAL_BYTES_PORT0 (0x00000638U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_HSR_TAG_PORT0         (0x0000063CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_HSR_SEQ_PORT0         (0x00000640U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_VLAN_TYPE_TAG_PORT0   (0x00000644U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_VLAN_INS_TAG_PORT0    (0x00000648U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_START_LEN_PRU1       (0x0000064CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_CFG_PRU1             (0x00000650U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_0_DA0_PRU1           (0x00000654U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_0_DA1_PRU1           (0x00000658U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_0_DA_MASK0_PRU1      (0x0000065CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_0_DA_MASK1_PRU1      (0x00000660U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_1_DA0_PRU1           (0x00000664U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_1_DA1_PRU1           (0x00000668U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_1_DA_MASK0_PRU1      (0x0000066CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_1_DA_MASK1_PRU1      (0x00000670U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_2_DA0_PRU1           (0x00000674U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_2_DA1_PRU1           (0x00000678U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_2_DA_MASK0_PRU1      (0x0000067CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_2_DA_MASK1_PRU1      (0x00000680U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_3_DA0_PRU1           (0x00000684U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_3_DA1_PRU1           (0x00000688U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_3_DA_MASK0_PRU1      (0x0000068CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_3_DA_MASK1_PRU1      (0x00000690U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_4_DA0_PRU1           (0x00000694U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_4_DA1_PRU1           (0x00000698U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_4_DA_MASK0_PRU1      (0x0000069CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_4_DA_MASK1_PRU1      (0x000006A0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_5_DA0_PRU1           (0x000006A4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_5_DA1_PRU1           (0x000006A8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_5_DA_MASK0_PRU1      (0x000006ACU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_5_DA_MASK1_PRU1      (0x000006B0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_6_DA0_PRU1           (0x000006B4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_6_DA1_PRU1           (0x000006B8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_6_DA_MASK0_PRU1      (0x000006BCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_6_DA_MASK1_PRU1      (0x000006C0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_7_DA0_PRU1           (0x000006C4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_7_DA1_PRU1           (0x000006C8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_7_DA_MASK0_PRU1      (0x000006CCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_7_DA_MASK1_PRU1      (0x000006D0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_START_PRU1         (0x000006D4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_START_AUTO_PRU1    (0x000006D8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_START_LEN_PRU1     (0x000006DCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_JMP_OFFSET_PRU1    (0x000006E0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_LEN_PRU1           (0x000006E4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_CFG_PRU1           (0x000006E8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_T_PRU1             (0x000006ECU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_T_MASK_PRU1        (0x000006F0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_START_PRU1         (0x000006F4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_START_AUTO_PRU1    (0x000006F8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_START_LEN_PRU1     (0x000006FCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_JMP_OFFSET_PRU1    (0x00000700U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_LEN_PRU1           (0x00000704U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_CFG_PRU1           (0x00000708U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_T_PRU1             (0x0000070CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_T_MASK_PRU1        (0x00000710U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_START_PRU1         (0x00000714U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_START_AUTO_PRU1    (0x00000718U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_START_LEN_PRU1     (0x0000071CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_JMP_OFFSET_PRU1    (0x00000720U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_LEN_PRU1           (0x00000724U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_CFG_PRU1           (0x00000728U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_T_PRU1             (0x0000072CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_T_MASK_PRU1        (0x00000730U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_START_PRU1         (0x00000734U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_START_AUTO_PRU1    (0x00000738U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_START_LEN_PRU1     (0x0000073CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_JMP_OFFSET_PRU1    (0x00000740U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_LEN_PRU1           (0x00000744U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_CFG_PRU1           (0x00000748U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_T_PRU1             (0x0000074CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_T_MASK_PRU1        (0x00000750U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_START_PRU1         (0x00000754U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_START_AUTO_PRU1    (0x00000758U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_START_LEN_PRU1     (0x0000075CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_JMP_OFFSET_PRU1    (0x00000760U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_LEN_PRU1           (0x00000764U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_CFG_PRU1           (0x00000768U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_T_PRU1             (0x0000076CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_T_MASK_PRU1        (0x00000770U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_START_PRU1         (0x00000774U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_START_AUTO_PRU1    (0x00000778U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_START_LEN_PRU1     (0x0000077CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_JMP_OFFSET_PRU1    (0x00000780U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_LEN_PRU1           (0x00000784U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_CFG_PRU1           (0x00000788U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_T_PRU1             (0x0000078CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_T_MASK_PRU1        (0x00000790U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_START_PRU1         (0x00000794U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_START_AUTO_PRU1    (0x00000798U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_START_LEN_PRU1     (0x0000079CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_JMP_OFFSET_PRU1    (0x000007A0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_LEN_PRU1           (0x000007A4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_CFG_PRU1           (0x000007A8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_T_PRU1             (0x000007ACU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_T_MASK_PRU1        (0x000007B0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_START_PRU1         (0x000007B4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_START_AUTO_PRU1    (0x000007B8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_START_LEN_PRU1     (0x000007BCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_JMP_OFFSET_PRU1    (0x000007C0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_LEN_PRU1           (0x000007C4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_CFG_PRU1           (0x000007C8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_T_PRU1             (0x000007CCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_T_MASK_PRU1        (0x000007D0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_START_PRU1         (0x000007D4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_START_AUTO_PRU1    (0x000007D8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_START_LEN_PRU1     (0x000007DCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_JMP_OFFSET_PRU1    (0x000007E0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_LEN_PRU1           (0x000007E4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_CFG_PRU1           (0x000007E8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_T_PRU1             (0x000007ECU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_T_MASK_PRU1        (0x000007F0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_START_PRU1         (0x000007F4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_START_AUTO_PRU1    (0x000007F8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_START_LEN_PRU1     (0x000007FCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_JMP_OFFSET_PRU1    (0x00000800U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_LEN_PRU1           (0x00000804U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_CFG_PRU1           (0x00000808U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_T_PRU1             (0x0000080CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_T_MASK_PRU1        (0x00000810U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_START_PRU1        (0x00000814U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_START_AUTO_PRU1   (0x00000818U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_START_LEN_PRU1    (0x0000081CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_JMP_OFFSET_PRU1   (0x00000820U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_LEN_PRU1          (0x00000824U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_CFG_PRU1          (0x00000828U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_T_PRU1            (0x0000082CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_T_MASK_PRU1       (0x00000830U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_START_PRU1        (0x00000834U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_START_AUTO_PRU1   (0x00000838U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_START_LEN_PRU1    (0x0000083CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_JMP_OFFSET_PRU1   (0x00000840U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_LEN_PRU1          (0x00000844U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_CFG_PRU1          (0x00000848U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_T_PRU1            (0x0000084CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_T_MASK_PRU1       (0x00000850U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_START_PRU1        (0x00000854U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_START_AUTO_PRU1   (0x00000858U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_START_LEN_PRU1    (0x0000085CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_JMP_OFFSET_PRU1   (0x00000860U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_LEN_PRU1          (0x00000864U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_CFG_PRU1          (0x00000868U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_T_PRU1            (0x0000086CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_T_MASK_PRU1       (0x00000870U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_START_PRU1        (0x00000874U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_START_AUTO_PRU1   (0x00000878U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_START_LEN_PRU1    (0x0000087CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_JMP_OFFSET_PRU1   (0x00000880U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_LEN_PRU1          (0x00000884U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_CFG_PRU1          (0x00000888U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_T_PRU1            (0x0000088CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_T_MASK_PRU1       (0x00000890U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_START_PRU1        (0x00000894U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_START_AUTO_PRU1   (0x00000898U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_START_LEN_PRU1    (0x0000089CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_JMP_OFFSET_PRU1   (0x000008A0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_LEN_PRU1          (0x000008A4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_CFG_PRU1          (0x000008A8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_T_PRU1            (0x000008ACU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_T_MASK_PRU1       (0x000008B0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_START_PRU1        (0x000008B4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_START_AUTO_PRU1   (0x000008B8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_START_LEN_PRU1    (0x000008BCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_JMP_OFFSET_PRU1   (0x000008C0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_LEN_PRU1          (0x000008C4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_CFG_PRU1          (0x000008C8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_T_PRU1            (0x000008CCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_T_MASK_PRU1       (0x000008D0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_P0_PRU1            (0x000008D4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_P1_PRU1            (0x000008D8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_P_MASK0_PRU1       (0x000008DCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_P_MASK1_PRU1       (0x000008E0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_P0_PRU1            (0x000008E4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_P1_PRU1            (0x000008E8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_P_MASK0_PRU1       (0x000008ECU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_P_MASK1_PRU1       (0x000008F0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_P0_PRU1            (0x000008F4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_P1_PRU1            (0x000008F8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_P_MASK0_PRU1       (0x000008FCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_P_MASK1_PRU1       (0x00000900U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_P0_PRU1            (0x00000904U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_P1_PRU1            (0x00000908U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_P_MASK0_PRU1       (0x0000090CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_P_MASK1_PRU1       (0x00000910U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_P0_PRU1            (0x00000914U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_P1_PRU1            (0x00000918U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_P_MASK0_PRU1       (0x0000091CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_P_MASK1_PRU1       (0x00000920U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_P0_PRU1            (0x00000924U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_P1_PRU1            (0x00000928U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_P_MASK0_PRU1       (0x0000092CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_P_MASK1_PRU1       (0x00000930U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_P0_PRU1            (0x00000934U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_P1_PRU1            (0x00000938U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_P_MASK0_PRU1       (0x0000093CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_P_MASK1_PRU1       (0x00000940U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_P0_PRU1            (0x00000944U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_P1_PRU1            (0x00000948U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_P_MASK0_PRU1       (0x0000094CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_P_MASK1_PRU1       (0x00000950U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_P0_PRU1            (0x00000954U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_P1_PRU1            (0x00000958U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_P_MASK0_PRU1       (0x0000095CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_P_MASK1_PRU1       (0x00000960U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_P0_PRU1            (0x00000964U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_P1_PRU1            (0x00000968U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_P_MASK0_PRU1       (0x0000096CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_P_MASK1_PRU1       (0x00000970U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_P0_PRU1           (0x00000974U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_P1_PRU1           (0x00000978U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_P_MASK0_PRU1      (0x0000097CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_P_MASK1_PRU1      (0x00000980U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_P0_PRU1           (0x00000984U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_P1_PRU1           (0x00000988U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_P_MASK0_PRU1      (0x0000098CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_P_MASK1_PRU1      (0x00000990U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_P0_PRU1           (0x00000994U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_P1_PRU1           (0x00000998U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_P_MASK0_PRU1      (0x0000099CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_P_MASK1_PRU1      (0x000009A0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_P0_PRU1           (0x000009A4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_P1_PRU1           (0x000009A8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_P_MASK0_PRU1      (0x000009ACU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_P_MASK1_PRU1      (0x000009B0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_P0_PRU1           (0x000009B4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_P1_PRU1           (0x000009B8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_P_MASK0_PRU1      (0x000009BCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_P_MASK1_PRU1      (0x000009C0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_P0_PRU1           (0x000009C4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_P1_PRU1           (0x000009C8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_P_MASK0_PRU1      (0x000009CCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_P_MASK1_PRU1      (0x000009D0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT_RX_PTR_PRU1           (0x000009D4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS0_AND_EN_PRU1    (0x000009D8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS0_OR_EN_PRU1     (0x000009DCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS1_AND_EN_PRU1    (0x000009E0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS1_OR_EN_PRU1     (0x000009E4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS2_AND_EN_PRU1    (0x000009E8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS2_OR_EN_PRU1     (0x000009ECU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS3_AND_EN_PRU1    (0x000009F0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS3_OR_EN_PRU1     (0x000009F4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS4_AND_EN_PRU1    (0x000009F8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS4_OR_EN_PRU1     (0x000009FCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS5_AND_EN_PRU1    (0x00000A00U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS5_OR_EN_PRU1     (0x00000A04U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS6_AND_EN_PRU1    (0x00000A08U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS6_OR_EN_PRU1     (0x00000A0CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS7_AND_EN_PRU1    (0x00000A10U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS7_OR_EN_PRU1     (0x00000A14U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS8_AND_EN_PRU1    (0x00000A18U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS8_OR_EN_PRU1     (0x00000A1CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS9_AND_EN_PRU1    (0x00000A20U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS9_OR_EN_PRU1     (0x00000A24U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS10_AND_EN_PRU1   (0x00000A28U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS10_OR_EN_PRU1    (0x00000A2CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS11_AND_EN_PRU1   (0x00000A30U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS11_OR_EN_PRU1    (0x00000A34U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS12_AND_EN_PRU1   (0x00000A38U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS12_OR_EN_PRU1    (0x00000A3CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS13_AND_EN_PRU1   (0x00000A40U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS13_OR_EN_PRU1    (0x00000A44U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS14_AND_EN_PRU1   (0x00000A48U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS14_OR_EN_PRU1    (0x00000A4CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS15_AND_EN_PRU1   (0x00000A50U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS15_OR_EN_PRU1    (0x00000A54U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU1       (0x00000A58U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG2_PRU1       (0x00000A5CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES0_PRU1     (0x00000A60U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES1_PRU1     (0x00000A64U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES2_PRU1     (0x00000A68U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES3_PRU1     (0x00000A6CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES4_PRU1     (0x00000A70U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES5_PRU1     (0x00000A74U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES6_PRU1     (0x00000A78U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES7_PRU1     (0x00000A7CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES8_PRU1     (0x00000A80U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES9_PRU1     (0x00000A84U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES10_PRU1    (0x00000A88U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES11_PRU1    (0x00000A8CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES12_PRU1    (0x00000A90U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES13_PRU1    (0x00000A94U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES14_PRU1    (0x00000A98U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES15_PRU1    (0x00000A9CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_GREEN_PRU1            (0x00000AA0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SA_HASH_PRU1             (0x00000AA4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_CONN_HASH_PRU1           (0x00000AA8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_CONN_HASH_START_PRU1     (0x00000AACU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG0_PRU1        (0x00000AB0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG1_PRU1        (0x00000AB4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG2_PRU1        (0x00000AB8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG3_PRU1        (0x00000ABCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG4_PRU1        (0x00000AC0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG5_PRU1        (0x00000AC4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG6_PRU1        (0x00000AC8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG7_PRU1        (0x00000ACCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL0_PRU1    (0x00000AD0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL1_PRU1    (0x00000AD4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_0_PRU1      (0x00000AD8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_0_PRU1      (0x00000ADCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_1_PRU1      (0x00000AE0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_1_PRU1      (0x00000AE4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_2_PRU1      (0x00000AE8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_2_PRU1      (0x00000AECU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_3_PRU1      (0x00000AF0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_3_PRU1      (0x00000AF4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_4_PRU1      (0x00000AF8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_4_PRU1      (0x00000AFCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_5_PRU1      (0x00000B00U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_5_PRU1      (0x00000B04U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_6_PRU1      (0x00000B08U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_6_PRU1      (0x00000B0CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_7_PRU1      (0x00000B10U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_7_PRU1      (0x00000B14U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_GOOD_PRU1        (0x00000B18U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BC_PRU1          (0x00000B1CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_MC_PRU1          (0x00000B20U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CRC_ERR_PRU1     (0x00000B24U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_MII_ERR_PRU1     (0x00000B28U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_ODD_ERR_PRU1     (0x00000B2CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_MAX_SIZE_PRU1    (0x00000B30U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_MAX_ERR_PRU1     (0x00000B34U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_MIN_SIZE_PRU1    (0x00000B38U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_MIN_ERR_PRU1     (0x00000B3CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_OVERRUN_ERR_PRU1 (0x00000B40U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS0_HIT_PRU1  (0x00000B44U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS1_HIT_PRU1  (0x00000B48U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS2_HIT_PRU1  (0x00000B4CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS3_HIT_PRU1  (0x00000B50U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS4_HIT_PRU1  (0x00000B54U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS5_HIT_PRU1  (0x00000B58U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS6_HIT_PRU1  (0x00000B5CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS7_HIT_PRU1  (0x00000B60U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS8_HIT_PRU1  (0x00000B64U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS9_HIT_PRU1  (0x00000B68U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS10_HIT_PRU1 (0x00000B6CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS11_HIT_PRU1 (0x00000B70U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS12_HIT_PRU1 (0x00000B74U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS13_HIT_PRU1 (0x00000B78U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS14_HIT_PRU1 (0x00000B7CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS15_HIT_PRU1 (0x00000B80U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_SMD_FRAG_ERR_PRU1 (0x00000B84U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT1_SIZE_PRU1   (0x00000B88U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT2_SIZE_PRU1   (0x00000B8CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT3_SIZE_PRU1   (0x00000B90U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT4_SIZE_PRU1   (0x00000B94U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_64_PRU1          (0x00000B98U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT1_PRU1        (0x00000B9CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT2_PRU1        (0x00000BA0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT3_PRU1        (0x00000BA4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT4_PRU1        (0x00000BA8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT5_PRU1        (0x00000BACU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_TOTAL_BYTES_PRU1 (0x00000BB0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RXTX_STAT_TOTAL_BYTES_PRU1 (0x00000BB4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_GOOD_PORT1       (0x00000BB8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BC_PORT1         (0x00000BBCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_MC_PORT1         (0x00000BC0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_ODD_ERR_PORT1    (0x00000BC4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_UNDERFLOW_ERR_PORT1 (0x00000BC8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_MAX_SIZE_PORT1   (0x00000BCCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_MAX_ERR_PORT1    (0x00000BD0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_MIN_SIZE_PORT1   (0x00000BD4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_MIN_ERR_PORT1    (0x00000BD8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT1_SIZE_PORT1  (0x00000BDCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT2_SIZE_PORT1  (0x00000BE0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT3_SIZE_PORT1  (0x00000BE4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT4_SIZE_PORT1  (0x00000BE8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_64_PORT1         (0x00000BECU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT1_PORT1       (0x00000BF0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT2_PORT1       (0x00000BF4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT3_PORT1       (0x00000BF8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT4_PORT1       (0x00000BFCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT5_PORT1       (0x00000C00U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_TOTAL_BYTES_PORT1 (0x00000C04U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_HSR_TAG_PORT1         (0x00000C08U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_HSR_SEQ_PORT1         (0x00000C0CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_VLAN_TYPE_TAG_PORT1   (0x00000C10U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_VLAN_INS_TAG_PORT1    (0x00000C14U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE0                   (0x00000D00U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE1                   (0x00000D04U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE2                   (0x00000D08U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE3                   (0x00000D0CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE4                   (0x00000D10U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE5                   (0x00000D14U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE6                   (0x00000D18U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE7                   (0x00000D1CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE8                   (0x00000D20U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE9                   (0x00000D24U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE10                  (0x00000D28U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE11                  (0x00000D2CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE12                  (0x00000D30U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE13                  (0x00000D34U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE14                  (0x00000D38U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE15                  (0x00000D3CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE16                  (0x00000D40U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE17                  (0x00000D44U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE18                  (0x00000D48U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE19                  (0x00000D4CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE20                  (0x00000D50U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE21                  (0x00000D54U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE22                  (0x00000D58U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE23                  (0x00000D5CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE24                  (0x00000D60U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE25                  (0x00000D64U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE26                  (0x00000D68U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE27                  (0x00000D6CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE28                  (0x00000D70U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE29                  (0x00000D74U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE30                  (0x00000D78U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE31                  (0x00000D7CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE32                  (0x00000D80U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE33                  (0x00000D84U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE34                  (0x00000D88U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE35                  (0x00000D8CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE36                  (0x00000D90U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE37                  (0x00000D94U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE38                  (0x00000D98U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE39                  (0x00000D9CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE40                  (0x00000DA0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE41                  (0x00000DA4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE42                  (0x00000DA8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE43                  (0x00000DACU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE44                  (0x00000DB0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE45                  (0x00000DB4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE46                  (0x00000DB8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE47                  (0x00000DBCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE48                  (0x00000DC0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE49                  (0x00000DC4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE50                  (0x00000DC8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE51                  (0x00000DCCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE52                  (0x00000DD0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE53                  (0x00000DD4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE54                  (0x00000DD8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE55                  (0x00000DDCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE56                  (0x00000DE0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE57                  (0x00000DE4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE58                  (0x00000DE8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE59                  (0x00000DECU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE60                  (0x00000DF0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE61                  (0x00000DF4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE62                  (0x00000DF8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE63                  (0x00000DFCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK0              (0x00000E00U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK1              (0x00000E04U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK2              (0x00000E08U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK3              (0x00000E0CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK4              (0x00000E10U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK5              (0x00000E14U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK6              (0x00000E18U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK7              (0x00000E1CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK8              (0x00000E20U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK9              (0x00000E24U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK10             (0x00000E28U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK11             (0x00000E2CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK12             (0x00000E30U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK13             (0x00000E34U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK14             (0x00000E38U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK15             (0x00000E3CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT0               (0x00000E40U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT1               (0x00000E44U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT2               (0x00000E48U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT3               (0x00000E4CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT4               (0x00000E50U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT5               (0x00000E54U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT6               (0x00000E58U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT7               (0x00000E5CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT8               (0x00000E60U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT9               (0x00000E64U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT10              (0x00000E68U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT11              (0x00000E6CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT12              (0x00000E70U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT13              (0x00000E74U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT14              (0x00000E78U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT15              (0x00000E7CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT16              (0x00000E80U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT17              (0x00000E84U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT18              (0x00000E88U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT19              (0x00000E8CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT20              (0x00000E90U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT21              (0x00000E94U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT22              (0x00000E98U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT23              (0x00000E9CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT24              (0x00000EA0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT25              (0x00000EA4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT26              (0x00000EA8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT27              (0x00000EACU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT28              (0x00000EB0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT29              (0x00000EB4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT30              (0x00000EB8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT31              (0x00000EBCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT32              (0x00000EC0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT33              (0x00000EC4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT34              (0x00000EC8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT35              (0x00000ECCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT36              (0x00000ED0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT37              (0x00000ED4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT38              (0x00000ED8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT39              (0x00000EDCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT40              (0x00000EE0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT41              (0x00000EE4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT42              (0x00000EE8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT43              (0x00000EECU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT44              (0x00000EF0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT45              (0x00000EF4U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT46              (0x00000EF8U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT47              (0x00000EFCU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT48              (0x00000F00U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT49              (0x00000F04U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT50              (0x00000F08U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT51              (0x00000F0CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT52              (0x00000F10U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT53              (0x00000F14U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT54              (0x00000F18U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT55              (0x00000F1CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT56              (0x00000F20U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT57              (0x00000F24U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT58              (0x00000F28U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT59              (0x00000F2CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT60              (0x00000F30U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT61              (0x00000F34U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT62              (0x00000F38U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT63              (0x00000F3CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_RESET              (0x00000F40U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* ICSS_G_CFG */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_G_CFG_TX_L1_EN_MASK (0x00000001U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_G_CFG_TX_L1_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_G_CFG_TX_L1_EN_MAX  (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_G_CFG_TX_L2_EN_MASK (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_G_CFG_TX_L2_EN_SHIFT (0x00000001U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_G_CFG_TX_L2_EN_MAX  (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_G_CFG_RX_L2_G_EN_MASK (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_G_CFG_RX_L2_G_EN_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_G_CFG_RX_L2_G_EN_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_G_CFG_MII0_MODE_MASK (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_G_CFG_MII0_MODE_SHIFT (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_G_CFG_MII0_MODE_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_G_CFG_MII1_MODE_MASK (0x00000060U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_G_CFG_MII1_MODE_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_G_CFG_MII1_MODE_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_G_CFG_IEP1_TX_EN_MASK (0x00000100U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_G_CFG_IEP1_TX_EN_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_G_CFG_IEP1_TX_EN_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_G_CFG_RTU_PRU_PSI_SHARE_EN_MASK (0x00000200U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_G_CFG_RTU_PRU_PSI_SHARE_EN_SHIFT (0x00000009U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_G_CFG_RTU_PRU_PSI_SHARE_EN_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_G_CFG_RX_SFD_TX_SOF_EN_MASK (0x00000400U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_G_CFG_RX_SFD_TX_SOF_EN_SHIFT (0x0000000AU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_G_CFG_RX_SFD_TX_SOF_EN_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_G_CFG_TX_PRU_EN_MASK (0x00000800U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_G_CFG_TX_PRU_EN_SHIFT (0x0000000BU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_G_CFG_TX_PRU_EN_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_G_CFG_RGMII_SGMII_COL_CRS_EN_MASK (0x00001000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_G_CFG_RGMII_SGMII_COL_CRS_EN_SHIFT (0x0000000CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_G_CFG_RGMII_SGMII_COL_CRS_EN_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_G_CFG_SGMII_MODE_MASK (0x00010000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_G_CFG_SGMII_MODE_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_G_CFG_SGMII_MODE_MAX (0x00000001U)

/* RGMII_CFG */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RGMII_CFG_RGMII0_LINK_MASK (0x00000001U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RGMII_CFG_RGMII0_LINK_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RGMII_CFG_RGMII0_LINK_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RGMII_CFG_RGMII0_SPEED_MASK (0x00000006U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RGMII_CFG_RGMII0_SPEED_SHIFT (0x00000001U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RGMII_CFG_RGMII0_SPEED_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RGMII_CFG_RGMII0_FULLDUPLEX_MASK (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RGMII_CFG_RGMII0_FULLDUPLEX_SHIFT (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RGMII_CFG_RGMII0_FULLDUPLEX_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RGMII_CFG_RGMII1_LINK_MASK (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RGMII_CFG_RGMII1_LINK_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RGMII_CFG_RGMII1_LINK_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RGMII_CFG_RGMII1_SPEED_MASK (0x00000060U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RGMII_CFG_RGMII1_SPEED_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RGMII_CFG_RGMII1_SPEED_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RGMII_CFG_RGMII1_FULLDUPLEX_MASK (0x00000080U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RGMII_CFG_RGMII1_FULLDUPLEX_SHIFT (0x00000007U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RGMII_CFG_RGMII1_FULLDUPLEX_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RGMII_CFG_RGMII_EEE_EN_MASK (0x00000100U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RGMII_CFG_RGMII_EEE_EN_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RGMII_CFG_RGMII_EEE_EN_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RGMII_CFG_RGMII_EEE_PHY_ONLY_MASK (0x00000200U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RGMII_CFG_RGMII_EEE_PHY_ONLY_SHIFT (0x00000009U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RGMII_CFG_RGMII_EEE_PHY_ONLY_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RGMII_CFG_RGMII0_INBAND_MASK (0x00010000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RGMII_CFG_RGMII0_INBAND_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RGMII_CFG_RGMII0_INBAND_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RGMII_CFG_RGMII0_GIG_IN_MASK (0x00020000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RGMII_CFG_RGMII0_GIG_IN_SHIFT (0x00000011U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RGMII_CFG_RGMII0_GIG_IN_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RGMII_CFG_RGMII0_FULLDUPLEX_IN_MASK (0x00040000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RGMII_CFG_RGMII0_FULLDUPLEX_IN_SHIFT (0x00000012U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RGMII_CFG_RGMII0_FULLDUPLEX_IN_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RGMII_CFG_RGMII1_INBAND_MASK (0x00100000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RGMII_CFG_RGMII1_INBAND_SHIFT (0x00000014U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RGMII_CFG_RGMII1_INBAND_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RGMII_CFG_RGMII1_GIG_IN_MASK (0x00200000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RGMII_CFG_RGMII1_GIG_IN_SHIFT (0x00000015U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RGMII_CFG_RGMII1_GIG_IN_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RGMII_CFG_RGMII1_FULLDUPLEX_IN_MASK (0x00400000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RGMII_CFG_RGMII1_FULLDUPLEX_IN_SHIFT (0x00000016U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RGMII_CFG_RGMII1_FULLDUPLEX_IN_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RGMII_CFG_RGMII_BUG_FIX_DIS_MASK (0x80000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RGMII_CFG_RGMII_BUG_FIX_DIS_SHIFT (0x0000001FU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RGMII_CFG_RGMII_BUG_FIX_DIS_MAX (0x00000001U)

/* MAC_PRU0_0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_MAC_PRU0_0_MAC_PRU0_0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_MAC_PRU0_0_MAC_PRU0_0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_MAC_PRU0_0_MAC_PRU0_0_MAX (0xFFFFFFFFU)

/* MAC_PRU0_1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_MAC_PRU0_1_MAC_PRU0_1_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_MAC_PRU0_1_MAC_PRU0_1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_MAC_PRU0_1_MAC_PRU0_1_MAX (0x0000FFFFU)

/* MAC_PRU1_0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_MAC_PRU1_0_MAC_PRU1_0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_MAC_PRU1_0_MAC_PRU1_0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_MAC_PRU1_0_MAC_PRU1_0_MAX (0xFFFFFFFFU)

/* MAC_PRU1_1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_MAC_PRU1_1_MAC_PRU1_1_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_MAC_PRU1_1_MAC_PRU1_1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_MAC_PRU1_1_MAC_PRU1_1_MAX (0x0000FFFFU)

/* MAC_INTERFACE_0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_MAC_INTERFACE_0_MAC_INF_0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_MAC_INTERFACE_0_MAC_INF_0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_MAC_INTERFACE_0_MAC_INF_0_MAX (0xFFFFFFFFU)

/* MAC_INTERFACE_1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_MAC_INTERFACE_1_MAC_INF_1_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_MAC_INTERFACE_1_MAC_INF_1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_MAC_INTERFACE_1_MAC_INF_1_MAX (0x0000FFFFU)

/* PREEMPT_CFG */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PREEMPT_CFG_EXP_SMD_MASK (0x0000FF00U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PREEMPT_CFG_EXP_SMD_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PREEMPT_CFG_EXP_SMD_MAX  (0x000000FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PREEMPT_CFG_SMD_V_MASK   (0x00FF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PREEMPT_CFG_SMD_V_SHIFT  (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PREEMPT_CFG_SMD_V_MAX    (0x000000FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PREEMPT_CFG_SMD_R_MASK   (0xFF000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PREEMPT_CFG_SMD_R_SHIFT  (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PREEMPT_CFG_SMD_R_MAX    (0x000000FFU)

/* SMDT1S_CFG */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1S_CFG_SMDT1S_0_MASK (0x000000FFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1S_CFG_SMDT1S_0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1S_CFG_SMDT1S_0_MAX  (0x000000FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1S_CFG_SMDT1S_1_MASK (0x0000FF00U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1S_CFG_SMDT1S_1_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1S_CFG_SMDT1S_1_MAX  (0x000000FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1S_CFG_SMDT1S_2_MASK (0x00FF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1S_CFG_SMDT1S_2_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1S_CFG_SMDT1S_2_MAX  (0x000000FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1S_CFG_SMDT1S_3_MASK (0xFF000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1S_CFG_SMDT1S_3_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1S_CFG_SMDT1S_3_MAX  (0x000000FFU)

/* SMDT1C_CFG */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1C_CFG_SMDT1C_0_MASK (0x000000FFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1C_CFG_SMDT1C_0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1C_CFG_SMDT1C_0_MAX  (0x000000FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1C_CFG_SMDT1C_1_MASK (0x0000FF00U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1C_CFG_SMDT1C_1_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1C_CFG_SMDT1C_1_MAX  (0x000000FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1C_CFG_SMDT1C_2_MASK (0x00FF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1C_CFG_SMDT1C_2_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1C_CFG_SMDT1C_2_MAX  (0x000000FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1C_CFG_SMDT1C_3_MASK (0xFF000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1C_CFG_SMDT1C_3_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1C_CFG_SMDT1C_3_MAX  (0x000000FFU)

/* POOL_PTR_CFG */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_POOL_PTR_CFG_MAX_PKT_SIZE_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_POOL_PTR_CFG_MAX_PKT_SIZE_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_POOL_PTR_CFG_MAX_PKT_SIZE_MAX (0x0000FFFFU)

/* TX_EARLY_EOF */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_EARLY_EOF_RX_EOF_EARLY_EN_MASK (0x00000001U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_EARLY_EOF_RX_EOF_EARLY_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_EARLY_EOF_RX_EOF_EARLY_EN_MAX (0x00000001U)

/* FRAG_CNT_CFG */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FRAG_CNT_CFG_FRAG_CNT_0_MASK (0x000000FFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FRAG_CNT_CFG_FRAG_CNT_0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FRAG_CNT_CFG_FRAG_CNT_0_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FRAG_CNT_CFG_FRAG_CNT_1_MASK (0x0000FF00U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FRAG_CNT_CFG_FRAG_CNT_1_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FRAG_CNT_CFG_FRAG_CNT_1_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FRAG_CNT_CFG_FRAG_CNT_2_MASK (0x00FF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FRAG_CNT_CFG_FRAG_CNT_2_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FRAG_CNT_CFG_FRAG_CNT_2_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FRAG_CNT_CFG_FRAG_CNT_3_MASK (0xFF000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FRAG_CNT_CFG_FRAG_CNT_3_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FRAG_CNT_CFG_FRAG_CNT_3_MAX (0x000000FFU)

/* PA_STAT_PUSH0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH0_PA_STAT_PUSH0_0_MASK (0x000000FFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH0_PA_STAT_PUSH0_0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH0_PA_STAT_PUSH0_0_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH0_PA_STAT_PUSH1_0_MASK (0x0000FF00U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH0_PA_STAT_PUSH1_0_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH0_PA_STAT_PUSH1_0_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH0_PA_STAT_PUSH2_0_MASK (0x00FF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH0_PA_STAT_PUSH2_0_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH0_PA_STAT_PUSH2_0_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH0_PA_STAT_PUSH3_0_MASK (0xFF000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH0_PA_STAT_PUSH3_0_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH0_PA_STAT_PUSH3_0_MAX (0x000000FFU)

/* PA_STAT_PUSH1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH1_PA_STAT_PUSH0_1_MASK (0x000000FFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH1_PA_STAT_PUSH0_1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH1_PA_STAT_PUSH0_1_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH1_PA_STAT_PUSH1_1_MASK (0x0000FF00U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH1_PA_STAT_PUSH1_1_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH1_PA_STAT_PUSH1_1_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH1_PA_STAT_PUSH2_1_MASK (0x00FF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH1_PA_STAT_PUSH2_1_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH1_PA_STAT_PUSH2_1_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH1_PA_STAT_PUSH3_1_MASK (0xFF000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH1_PA_STAT_PUSH3_1_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH1_PA_STAT_PUSH3_1_MAX (0x000000FFU)

/* PA_STAT_PUSH2 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH2_PA_STAT_PUSH0_2_MASK (0x000000FFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH2_PA_STAT_PUSH0_2_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH2_PA_STAT_PUSH0_2_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH2_PA_STAT_PUSH1_2_MASK (0x0000FF00U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH2_PA_STAT_PUSH1_2_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH2_PA_STAT_PUSH1_2_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH2_PA_STAT_PUSH2_2_MASK (0x00FF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH2_PA_STAT_PUSH2_2_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH2_PA_STAT_PUSH2_2_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH2_PA_STAT_PUSH3_2_MASK (0xFF000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH2_PA_STAT_PUSH3_2_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH2_PA_STAT_PUSH3_2_MAX (0x000000FFU)

/* PA_STAT_PUSH3 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH3_PA_STAT_PUSH0_3_MASK (0x000000FFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH3_PA_STAT_PUSH0_3_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH3_PA_STAT_PUSH0_3_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH3_PA_STAT_PUSH1_3_MASK (0x0000FF00U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH3_PA_STAT_PUSH1_3_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH3_PA_STAT_PUSH1_3_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH3_PA_STAT_PUSH2_3_MASK (0x00FF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH3_PA_STAT_PUSH2_3_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH3_PA_STAT_PUSH2_3_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH3_PA_STAT_PUSH3_3_MASK (0xFF000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH3_PA_STAT_PUSH3_3_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PA_STAT_PUSH3_PA_STAT_PUSH3_3_MAX (0x000000FFU)

/* FDB_GEN_CFG1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_GEN_CFG1_FDB_BUCKET_SIZE_MASK (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_GEN_CFG1_FDB_BUCKET_SIZE_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_GEN_CFG1_FDB_BUCKET_SIZE_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_GEN_CFG1_FDB_HASH_SIZE_MASK (0x00000078U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_GEN_CFG1_FDB_HASH_SIZE_SHIFT (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_GEN_CFG1_FDB_HASH_SIZE_MAX (0x0000000FU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_GEN_CFG1_SMEM_VLAN_OFFSET_MASK (0x03FFFF00U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_GEN_CFG1_SMEM_VLAN_OFFSET_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_GEN_CFG1_SMEM_VLAN_OFFSET_MAX (0x0003FFFFU)

/* FDB_GEN_CFG2 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_GEN_CFG2_FDB_PRU0_EN_MASK (0x00000001U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_GEN_CFG2_FDB_PRU0_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_GEN_CFG2_FDB_PRU0_EN_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_GEN_CFG2_FDB_PRU1_EN_MASK (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_GEN_CFG2_FDB_PRU1_EN_SHIFT (0x00000001U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_GEN_CFG2_FDB_PRU1_EN_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_GEN_CFG2_FDB_HOST_EN_MASK (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_GEN_CFG2_FDB_HOST_EN_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_GEN_CFG2_FDB_HOST_EN_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_GEN_CFG2_FDB_HSR_EN_MASK (0x00000020U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_GEN_CFG2_FDB_HSR_EN_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_GEN_CFG2_FDB_HSR_EN_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_GEN_CFG2_FDB_VLAN_EN_MASK (0x00000040U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_GEN_CFG2_FDB_VLAN_EN_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_GEN_CFG2_FDB_VLAN_EN_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_GEN_CFG2_FDB_GEN_MODE_EN_BK0_MASK (0x00000080U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_GEN_CFG2_FDB_GEN_MODE_EN_BK0_SHIFT (0x00000007U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_GEN_CFG2_FDB_GEN_MODE_EN_BK0_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_GEN_CFG2_FDB_GEN_MODE_EN_BK1_MASK (0x00000100U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_GEN_CFG2_FDB_GEN_MODE_EN_BK1_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_GEN_CFG2_FDB_GEN_MODE_EN_BK1_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_GEN_CFG2_FDB_GEN_MODE_BYTE_EN_MASK (0x00001E00U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_GEN_CFG2_FDB_GEN_MODE_BYTE_EN_SHIFT (0x00000009U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_GEN_CFG2_FDB_GEN_MODE_BYTE_EN_MAX (0x0000000FU)

/* FDB_GEN_STATUS */

/* FDB_DF_VLAN */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_DF_VLAN_FDB_PRU0_DF_VLAN_MASK (0x00000FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_DF_VLAN_FDB_PRU0_DF_VLAN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_DF_VLAN_FDB_PRU0_DF_VLAN_MAX (0x00000FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_DF_VLAN_FDB_PRU1_DF_VLAN_MASK (0x0FFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_DF_VLAN_FDB_PRU1_DF_VLAN_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_DF_VLAN_FDB_PRU1_DF_VLAN_MAX (0x00000FFFU)

/* FDB_HOST_DA0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_HOST_DA0_FDB_HOST_DA0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_HOST_DA0_FDB_HOST_DA0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_HOST_DA0_FDB_HOST_DA0_MAX (0xFFFFFFFFU)

/* FDB_HOST_DA1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_HOST_DA1_FDB_HOST_DA1_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_HOST_DA1_FDB_HOST_DA1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_HOST_DA1_FDB_HOST_DA1_MAX (0x0000FFFFU)

/* FDB_HOST_SA0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_HOST_SA0_FDB_HOST_SA0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_HOST_SA0_FDB_HOST_SA0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_HOST_SA0_FDB_HOST_SA0_MAX (0xFFFFFFFFU)

/* FDB_HOST_VLAN_SA1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_HOST_VLAN_SA1_FDB_HOST_SA1_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_HOST_VLAN_SA1_FDB_HOST_SA1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_HOST_VLAN_SA1_FDB_HOST_SA1_MAX (0x0000FFFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_HOST_VLAN_SA1_FDB_HOST_VLAN_HSR_MASK (0xFFFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_HOST_VLAN_SA1_FDB_HOST_VLAN_HSR_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FDB_HOST_VLAN_SA1_FDB_HOST_VLAN_HSR_MAX (0x0000FFFFU)

/* FT1_START_LEN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_START_LEN_PRU0_FT1_START_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_START_LEN_PRU0_FT1_START_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_START_LEN_PRU0_FT1_START_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_START_LEN_PRU0_FT1_LEN_MASK (0x000F0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_START_LEN_PRU0_FT1_LEN_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_START_LEN_PRU0_FT1_LEN_MAX (0x0000000FU)

/* FT1_CFG_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_CFG_PRU0_FT1_0CFG_MASK (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_CFG_PRU0_FT1_0CFG_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_CFG_PRU0_FT1_0CFG_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_CFG_PRU0_FT1_1CFG_MASK (0x0000000CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_CFG_PRU0_FT1_1CFG_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_CFG_PRU0_FT1_1CFG_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_CFG_PRU0_FT1_2CFG_MASK (0x00000030U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_CFG_PRU0_FT1_2CFG_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_CFG_PRU0_FT1_2CFG_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_CFG_PRU0_FT1_3CFG_MASK (0x000000C0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_CFG_PRU0_FT1_3CFG_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_CFG_PRU0_FT1_3CFG_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_CFG_PRU0_FT1_4CFG_MASK (0x00000300U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_CFG_PRU0_FT1_4CFG_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_CFG_PRU0_FT1_4CFG_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_CFG_PRU0_FT1_5CFG_MASK (0x00000C00U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_CFG_PRU0_FT1_5CFG_SHIFT (0x0000000AU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_CFG_PRU0_FT1_5CFG_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_CFG_PRU0_FT1_6CFG_MASK (0x00003000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_CFG_PRU0_FT1_6CFG_SHIFT (0x0000000CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_CFG_PRU0_FT1_6CFG_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_CFG_PRU0_FT1_7CFG_MASK (0x0000C000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_CFG_PRU0_FT1_7CFG_SHIFT (0x0000000EU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_CFG_PRU0_FT1_7CFG_MAX (0x00000003U)

/* FT1_0_DA0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_0_DA0_PRU0_FT1_0_DA0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_0_DA0_PRU0_FT1_0_DA0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_0_DA0_PRU0_FT1_0_DA0_MAX (0xFFFFFFFFU)

/* FT1_0_DA1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_0_DA1_PRU0_FT1_0_DA1_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_0_DA1_PRU0_FT1_0_DA1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_0_DA1_PRU0_FT1_0_DA1_MAX (0x0000FFFFU)

/* FT1_0_DA_MASK0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_0_DA_MASK0_PRU0_FT1_0_DA_MASK0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_0_DA_MASK0_PRU0_FT1_0_DA_MASK0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_0_DA_MASK0_PRU0_FT1_0_DA_MASK0_MAX (0xFFFFFFFFU)

/* FT1_0_DA_MASK1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_0_DA_MASK1_PRU0_FT1_0_DA_MASK1_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_0_DA_MASK1_PRU0_FT1_0_DA_MASK1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_0_DA_MASK1_PRU0_FT1_0_DA_MASK1_MAX (0x0000FFFFU)

/* FT1_1_DA0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_1_DA0_PRU0_FT1_1_DA0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_1_DA0_PRU0_FT1_1_DA0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_1_DA0_PRU0_FT1_1_DA0_MAX (0xFFFFFFFFU)

/* FT1_1_DA1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_1_DA1_PRU0_FT1_1_DA1_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_1_DA1_PRU0_FT1_1_DA1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_1_DA1_PRU0_FT1_1_DA1_MAX (0x0000FFFFU)

/* FT1_1_DA_MASK0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_1_DA_MASK0_PRU0_FT1_1_DA_MASK0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_1_DA_MASK0_PRU0_FT1_1_DA_MASK0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_1_DA_MASK0_PRU0_FT1_1_DA_MASK0_MAX (0xFFFFFFFFU)

/* FT1_1_DA_MASK1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_1_DA_MASK1_PRU0_FT1_1_DA_MASK1_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_1_DA_MASK1_PRU0_FT1_1_DA_MASK1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_1_DA_MASK1_PRU0_FT1_1_DA_MASK1_MAX (0x0000FFFFU)

/* FT1_2_DA0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_2_DA0_PRU0_FT1_2_DA0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_2_DA0_PRU0_FT1_2_DA0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_2_DA0_PRU0_FT1_2_DA0_MAX (0xFFFFFFFFU)

/* FT1_2_DA1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_2_DA1_PRU0_FT1_2_DA1_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_2_DA1_PRU0_FT1_2_DA1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_2_DA1_PRU0_FT1_2_DA1_MAX (0x0000FFFFU)

/* FT1_2_DA_MASK0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_2_DA_MASK0_PRU0_FT1_2_DA_MASK0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_2_DA_MASK0_PRU0_FT1_2_DA_MASK0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_2_DA_MASK0_PRU0_FT1_2_DA_MASK0_MAX (0xFFFFFFFFU)

/* FT1_2_DA_MASK1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_2_DA_MASK1_PRU0_FT1_2_DA_MASK1_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_2_DA_MASK1_PRU0_FT1_2_DA_MASK1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_2_DA_MASK1_PRU0_FT1_2_DA_MASK1_MAX (0x0000FFFFU)

/* FT1_3_DA0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_3_DA0_PRU0_FT1_3_DA0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_3_DA0_PRU0_FT1_3_DA0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_3_DA0_PRU0_FT1_3_DA0_MAX (0xFFFFFFFFU)

/* FT1_3_DA1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_3_DA1_PRU0_FT1_3_DA1_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_3_DA1_PRU0_FT1_3_DA1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_3_DA1_PRU0_FT1_3_DA1_MAX (0x0000FFFFU)

/* FT1_3_DA_MASK0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_3_DA_MASK0_PRU0_FT1_3_DA_MASK0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_3_DA_MASK0_PRU0_FT1_3_DA_MASK0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_3_DA_MASK0_PRU0_FT1_3_DA_MASK0_MAX (0xFFFFFFFFU)

/* FT1_3_DA_MASK1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_3_DA_MASK1_PRU0_FT1_3_DA_MASK1_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_3_DA_MASK1_PRU0_FT1_3_DA_MASK1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_3_DA_MASK1_PRU0_FT1_3_DA_MASK1_MAX (0x0000FFFFU)

/* FT1_4_DA0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_4_DA0_PRU0_FT1_4_DA0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_4_DA0_PRU0_FT1_4_DA0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_4_DA0_PRU0_FT1_4_DA0_MAX (0xFFFFFFFFU)

/* FT1_4_DA1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_4_DA1_PRU0_FT1_4_DA1_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_4_DA1_PRU0_FT1_4_DA1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_4_DA1_PRU0_FT1_4_DA1_MAX (0x0000FFFFU)

/* FT1_4_DA_MASK0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_4_DA_MASK0_PRU0_FT1_4_DA_MASK0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_4_DA_MASK0_PRU0_FT1_4_DA_MASK0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_4_DA_MASK0_PRU0_FT1_4_DA_MASK0_MAX (0xFFFFFFFFU)

/* FT1_4_DA_MASK1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_4_DA_MASK1_PRU0_FT1_4_DA_MASK1_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_4_DA_MASK1_PRU0_FT1_4_DA_MASK1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_4_DA_MASK1_PRU0_FT1_4_DA_MASK1_MAX (0x0000FFFFU)

/* FT1_5_DA0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_5_DA0_PRU0_FT1_5_DA0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_5_DA0_PRU0_FT1_5_DA0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_5_DA0_PRU0_FT1_5_DA0_MAX (0xFFFFFFFFU)

/* FT1_5_DA1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_5_DA1_PRU0_FT1_5_DA1_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_5_DA1_PRU0_FT1_5_DA1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_5_DA1_PRU0_FT1_5_DA1_MAX (0x0000FFFFU)

/* FT1_5_DA_MASK0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_5_DA_MASK0_PRU0_FT1_5_DA_MASK0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_5_DA_MASK0_PRU0_FT1_5_DA_MASK0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_5_DA_MASK0_PRU0_FT1_5_DA_MASK0_MAX (0xFFFFFFFFU)

/* FT1_5_DA_MASK1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_5_DA_MASK1_PRU0_FT1_5_DA_MASK1_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_5_DA_MASK1_PRU0_FT1_5_DA_MASK1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_5_DA_MASK1_PRU0_FT1_5_DA_MASK1_MAX (0x0000FFFFU)

/* FT1_6_DA0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_6_DA0_PRU0_FT1_6_DA0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_6_DA0_PRU0_FT1_6_DA0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_6_DA0_PRU0_FT1_6_DA0_MAX (0xFFFFFFFFU)

/* FT1_6_DA1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_6_DA1_PRU0_FT1_6_DA1_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_6_DA1_PRU0_FT1_6_DA1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_6_DA1_PRU0_FT1_6_DA1_MAX (0x0000FFFFU)

/* FT1_6_DA_MASK0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_6_DA_MASK0_PRU0_FT1_6_DA_MASK0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_6_DA_MASK0_PRU0_FT1_6_DA_MASK0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_6_DA_MASK0_PRU0_FT1_6_DA_MASK0_MAX (0xFFFFFFFFU)

/* FT1_6_DA_MASK1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_6_DA_MASK1_PRU0_FT1_6_DA_MASK1_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_6_DA_MASK1_PRU0_FT1_6_DA_MASK1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_6_DA_MASK1_PRU0_FT1_6_DA_MASK1_MAX (0x0000FFFFU)

/* FT1_7_DA0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_7_DA0_PRU0_FT1_7_DA0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_7_DA0_PRU0_FT1_7_DA0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_7_DA0_PRU0_FT1_7_DA0_MAX (0xFFFFFFFFU)

/* FT1_7_DA1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_7_DA1_PRU0_FT1_7_DA1_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_7_DA1_PRU0_FT1_7_DA1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_7_DA1_PRU0_FT1_7_DA1_MAX (0x0000FFFFU)

/* FT1_7_DA_MASK0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_7_DA_MASK0_PRU0_FT1_7_DA_MASK0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_7_DA_MASK0_PRU0_FT1_7_DA_MASK0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_7_DA_MASK0_PRU0_FT1_7_DA_MASK0_MAX (0xFFFFFFFFU)

/* FT1_7_DA_MASK1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_7_DA_MASK1_PRU0_FT1_7_DA_MASK1_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_7_DA_MASK1_PRU0_FT1_7_DA_MASK1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_7_DA_MASK1_PRU0_FT1_7_DA_MASK1_MAX (0x0000FFFFU)

/* FT3_0_START_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_START_PRU0_FT3_START_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_START_PRU0_FT3_START_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_START_PRU0_FT3_START_MAX (0x00007FFFU)

/* FT3_0_START_AUTO_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_START_AUTO_PRU0_FT3_START_AUTO_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_START_AUTO_PRU0_FT3_START_AUTO_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_START_AUTO_PRU0_FT3_START_AUTO_MAX (0x00007FFFU)

/* FT3_0_START_LEN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_START_LEN_PRU0_FT3_OFFSET_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_START_LEN_PRU0_FT3_OFFSET_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_START_LEN_PRU0_FT3_OFFSET_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_START_LEN_PRU0_FT3_OFFSET_START_MASK (0x00070000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_START_LEN_PRU0_FT3_OFFSET_START_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_START_LEN_PRU0_FT3_OFFSET_START_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_START_LEN_PRU0_FT3_OFFSET_END_MASK (0x00700000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_START_LEN_PRU0_FT3_OFFSET_END_SHIFT (0x00000014U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_START_LEN_PRU0_FT3_OFFSET_END_MAX (0x00000007U)

/* FT3_0_JMP_OFFSET_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_JMP_OFFSET_PRU0_FT3_0_IJMP_OFFSET_PRU0_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_JMP_OFFSET_PRU0_FT3_0_IJMP_OFFSET_PRU0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_JMP_OFFSET_PRU0_FT3_0_IJMP_OFFSET_PRU0_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_JMP_OFFSET_PRU0_FT3_0_NJMP_OFFSET_PRU0_MASK (0x7FFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_JMP_OFFSET_PRU0_FT3_0_NJMP_OFFSET_PRU0_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_JMP_OFFSET_PRU0_FT3_0_NJMP_OFFSET_PRU0_MAX (0x00007FFFU)

/* FT3_0_LEN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_LEN_PRU0_FT3_0_LEN_START_BIT_PRU0_MASK (0x000001FFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_LEN_PRU0_FT3_0_LEN_START_BIT_PRU0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_LEN_PRU0_FT3_0_LEN_START_BIT_PRU0_MAX (0x000001FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_LEN_PRU0_FT3_0_LEN_SIZE_BIT_PRU0_MASK (0x000F0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_LEN_PRU0_FT3_0_LEN_SIZE_BIT_PRU0_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_LEN_PRU0_FT3_0_LEN_SIZE_BIT_PRU0_MAX (0x0000000FU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_LEN_PRU0_FT3_0_LEN_BIG_EN_PRU0_MASK (0x01000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_LEN_PRU0_FT3_0_LEN_BIG_EN_PRU0_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_LEN_PRU0_FT3_0_LEN_BIG_EN_PRU0_MAX (0x00000001U)

/* FT3_0_CFG_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_CFG_PRU0_FT3_0CFG_MASK (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_CFG_PRU0_FT3_0CFG_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_CFG_PRU0_FT3_0CFG_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_CFG_PRU0_FT3_0_VLAN_SKIP_EN_MASK (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_CFG_PRU0_FT3_0_VLAN_SKIP_EN_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_CFG_PRU0_FT3_0_VLAN_SKIP_EN_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_CFG_PRU0_FT3_0_TRIG_OR_EN_MASK (0xFFFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_CFG_PRU0_FT3_0_TRIG_OR_EN_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_CFG_PRU0_FT3_0_TRIG_OR_EN_MAX (0x0000FFFFU)

/* FT3_0_T_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_T_PRU0_FT3_0_T_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_T_PRU0_FT3_0_T_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_T_PRU0_FT3_0_T_MAX (0xFFFFFFFFU)

/* FT3_0_T_MASK_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_T_MASK_PRU0_FT3_0_T_MASK_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_T_MASK_PRU0_FT3_0_T_MASK_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_T_MASK_PRU0_FT3_0_T_MASK_MAX (0xFFFFFFFFU)

/* FT3_1_START_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_START_PRU0_FT3_START_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_START_PRU0_FT3_START_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_START_PRU0_FT3_START_MAX (0x00007FFFU)

/* FT3_1_START_AUTO_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_START_AUTO_PRU0_FT3_START_AUTO_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_START_AUTO_PRU0_FT3_START_AUTO_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_START_AUTO_PRU0_FT3_START_AUTO_MAX (0x00007FFFU)

/* FT3_1_START_LEN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_START_LEN_PRU0_FT3_OFFSET_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_START_LEN_PRU0_FT3_OFFSET_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_START_LEN_PRU0_FT3_OFFSET_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_START_LEN_PRU0_FT3_OFFSET_START_MASK (0x00070000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_START_LEN_PRU0_FT3_OFFSET_START_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_START_LEN_PRU0_FT3_OFFSET_START_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_START_LEN_PRU0_FT3_OFFSET_END_MASK (0x00700000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_START_LEN_PRU0_FT3_OFFSET_END_SHIFT (0x00000014U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_START_LEN_PRU0_FT3_OFFSET_END_MAX (0x00000007U)

/* FT3_1_JMP_OFFSET_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_JMP_OFFSET_PRU0_FT3_1_IJMP_OFFSET_PRU0_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_JMP_OFFSET_PRU0_FT3_1_IJMP_OFFSET_PRU0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_JMP_OFFSET_PRU0_FT3_1_IJMP_OFFSET_PRU0_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_JMP_OFFSET_PRU0_FT3_1_NJMP_OFFSET_PRU0_MASK (0x7FFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_JMP_OFFSET_PRU0_FT3_1_NJMP_OFFSET_PRU0_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_JMP_OFFSET_PRU0_FT3_1_NJMP_OFFSET_PRU0_MAX (0x00007FFFU)

/* FT3_1_LEN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_LEN_PRU0_FT3_1_LEN_START_BIT_PRU0_MASK (0x000001FFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_LEN_PRU0_FT3_1_LEN_START_BIT_PRU0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_LEN_PRU0_FT3_1_LEN_START_BIT_PRU0_MAX (0x000001FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_LEN_PRU0_FT3_1_LEN_SIZE_BIT_PRU0_MASK (0x000F0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_LEN_PRU0_FT3_1_LEN_SIZE_BIT_PRU0_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_LEN_PRU0_FT3_1_LEN_SIZE_BIT_PRU0_MAX (0x0000000FU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_LEN_PRU0_FT3_1_LEN_BIG_EN_PRU0_MASK (0x01000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_LEN_PRU0_FT3_1_LEN_BIG_EN_PRU0_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_LEN_PRU0_FT3_1_LEN_BIG_EN_PRU0_MAX (0x00000001U)

/* FT3_1_CFG_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_CFG_PRU0_FT3_1CFG_MASK (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_CFG_PRU0_FT3_1CFG_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_CFG_PRU0_FT3_1CFG_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_CFG_PRU0_FT3_1_VLAN_SKIP_EN_MASK (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_CFG_PRU0_FT3_1_VLAN_SKIP_EN_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_CFG_PRU0_FT3_1_VLAN_SKIP_EN_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_CFG_PRU0_FT3_1_TRIG_OR_EN_MASK (0xFFFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_CFG_PRU0_FT3_1_TRIG_OR_EN_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_CFG_PRU0_FT3_1_TRIG_OR_EN_MAX (0x0000FFFFU)

/* FT3_1_T_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_T_PRU0_FT3_1_T_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_T_PRU0_FT3_1_T_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_T_PRU0_FT3_1_T_MAX (0xFFFFFFFFU)

/* FT3_1_T_MASK_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_T_MASK_PRU0_FT3_1_T_MASK_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_T_MASK_PRU0_FT3_1_T_MASK_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_T_MASK_PRU0_FT3_1_T_MASK_MAX (0xFFFFFFFFU)

/* FT3_2_START_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_START_PRU0_FT3_START_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_START_PRU0_FT3_START_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_START_PRU0_FT3_START_MAX (0x00007FFFU)

/* FT3_2_START_AUTO_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_START_AUTO_PRU0_FT3_START_AUTO_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_START_AUTO_PRU0_FT3_START_AUTO_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_START_AUTO_PRU0_FT3_START_AUTO_MAX (0x00007FFFU)

/* FT3_2_START_LEN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_START_LEN_PRU0_FT3_OFFSET_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_START_LEN_PRU0_FT3_OFFSET_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_START_LEN_PRU0_FT3_OFFSET_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_START_LEN_PRU0_FT3_OFFSET_START_MASK (0x00070000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_START_LEN_PRU0_FT3_OFFSET_START_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_START_LEN_PRU0_FT3_OFFSET_START_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_START_LEN_PRU0_FT3_OFFSET_END_MASK (0x00700000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_START_LEN_PRU0_FT3_OFFSET_END_SHIFT (0x00000014U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_START_LEN_PRU0_FT3_OFFSET_END_MAX (0x00000007U)

/* FT3_2_JMP_OFFSET_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_JMP_OFFSET_PRU0_FT3_2_IJMP_OFFSET_PRU0_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_JMP_OFFSET_PRU0_FT3_2_IJMP_OFFSET_PRU0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_JMP_OFFSET_PRU0_FT3_2_IJMP_OFFSET_PRU0_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_JMP_OFFSET_PRU0_FT3_2_NJMP_OFFSET_PRU0_MASK (0x7FFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_JMP_OFFSET_PRU0_FT3_2_NJMP_OFFSET_PRU0_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_JMP_OFFSET_PRU0_FT3_2_NJMP_OFFSET_PRU0_MAX (0x00007FFFU)

/* FT3_2_LEN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_LEN_PRU0_FT3_2_LEN_START_BIT_PRU0_MASK (0x000001FFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_LEN_PRU0_FT3_2_LEN_START_BIT_PRU0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_LEN_PRU0_FT3_2_LEN_START_BIT_PRU0_MAX (0x000001FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_LEN_PRU0_FT3_2_LEN_SIZE_BIT_PRU0_MASK (0x000F0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_LEN_PRU0_FT3_2_LEN_SIZE_BIT_PRU0_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_LEN_PRU0_FT3_2_LEN_SIZE_BIT_PRU0_MAX (0x0000000FU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_LEN_PRU0_FT3_2_LEN_BIG_EN_PRU0_MASK (0x01000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_LEN_PRU0_FT3_2_LEN_BIG_EN_PRU0_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_LEN_PRU0_FT3_2_LEN_BIG_EN_PRU0_MAX (0x00000001U)

/* FT3_2_CFG_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_CFG_PRU0_FT3_2CFG_MASK (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_CFG_PRU0_FT3_2CFG_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_CFG_PRU0_FT3_2CFG_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_CFG_PRU0_FT3_2_VLAN_SKIP_EN_MASK (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_CFG_PRU0_FT3_2_VLAN_SKIP_EN_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_CFG_PRU0_FT3_2_VLAN_SKIP_EN_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_CFG_PRU0_FT3_2_TRIG_OR_EN_MASK (0xFFFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_CFG_PRU0_FT3_2_TRIG_OR_EN_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_CFG_PRU0_FT3_2_TRIG_OR_EN_MAX (0x0000FFFFU)

/* FT3_2_T_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_T_PRU0_FT3_2_T_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_T_PRU0_FT3_2_T_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_T_PRU0_FT3_2_T_MAX (0xFFFFFFFFU)

/* FT3_2_T_MASK_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_T_MASK_PRU0_FT3_2_T_MASK_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_T_MASK_PRU0_FT3_2_T_MASK_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_T_MASK_PRU0_FT3_2_T_MASK_MAX (0xFFFFFFFFU)

/* FT3_3_START_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_START_PRU0_FT3_START_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_START_PRU0_FT3_START_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_START_PRU0_FT3_START_MAX (0x00007FFFU)

/* FT3_3_START_AUTO_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_START_AUTO_PRU0_FT3_START_AUTO_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_START_AUTO_PRU0_FT3_START_AUTO_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_START_AUTO_PRU0_FT3_START_AUTO_MAX (0x00007FFFU)

/* FT3_3_START_LEN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_START_LEN_PRU0_FT3_OFFSET_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_START_LEN_PRU0_FT3_OFFSET_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_START_LEN_PRU0_FT3_OFFSET_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_START_LEN_PRU0_FT3_OFFSET_START_MASK (0x00070000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_START_LEN_PRU0_FT3_OFFSET_START_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_START_LEN_PRU0_FT3_OFFSET_START_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_START_LEN_PRU0_FT3_OFFSET_END_MASK (0x00700000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_START_LEN_PRU0_FT3_OFFSET_END_SHIFT (0x00000014U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_START_LEN_PRU0_FT3_OFFSET_END_MAX (0x00000007U)

/* FT3_3_JMP_OFFSET_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_JMP_OFFSET_PRU0_FT3_3_IJMP_OFFSET_PRU0_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_JMP_OFFSET_PRU0_FT3_3_IJMP_OFFSET_PRU0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_JMP_OFFSET_PRU0_FT3_3_IJMP_OFFSET_PRU0_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_JMP_OFFSET_PRU0_FT3_3_NJMP_OFFSET_PRU0_MASK (0x7FFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_JMP_OFFSET_PRU0_FT3_3_NJMP_OFFSET_PRU0_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_JMP_OFFSET_PRU0_FT3_3_NJMP_OFFSET_PRU0_MAX (0x00007FFFU)

/* FT3_3_LEN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_LEN_PRU0_FT3_3_LEN_START_BIT_PRU0_MASK (0x000001FFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_LEN_PRU0_FT3_3_LEN_START_BIT_PRU0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_LEN_PRU0_FT3_3_LEN_START_BIT_PRU0_MAX (0x000001FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_LEN_PRU0_FT3_3_LEN_SIZE_BIT_PRU0_MASK (0x000F0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_LEN_PRU0_FT3_3_LEN_SIZE_BIT_PRU0_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_LEN_PRU0_FT3_3_LEN_SIZE_BIT_PRU0_MAX (0x0000000FU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_LEN_PRU0_FT3_3_LEN_BIG_EN_PRU0_MASK (0x01000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_LEN_PRU0_FT3_3_LEN_BIG_EN_PRU0_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_LEN_PRU0_FT3_3_LEN_BIG_EN_PRU0_MAX (0x00000001U)

/* FT3_3_CFG_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_CFG_PRU0_FT3_3CFG_MASK (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_CFG_PRU0_FT3_3CFG_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_CFG_PRU0_FT3_3CFG_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_CFG_PRU0_FT3_3_VLAN_SKIP_EN_MASK (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_CFG_PRU0_FT3_3_VLAN_SKIP_EN_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_CFG_PRU0_FT3_3_VLAN_SKIP_EN_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_CFG_PRU0_FT3_3_TRIG_OR_EN_MASK (0xFFFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_CFG_PRU0_FT3_3_TRIG_OR_EN_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_CFG_PRU0_FT3_3_TRIG_OR_EN_MAX (0x0000FFFFU)

/* FT3_3_T_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_T_PRU0_FT3_3_T_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_T_PRU0_FT3_3_T_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_T_PRU0_FT3_3_T_MAX (0xFFFFFFFFU)

/* FT3_3_T_MASK_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_T_MASK_PRU0_FT3_3_T_MASK_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_T_MASK_PRU0_FT3_3_T_MASK_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_T_MASK_PRU0_FT3_3_T_MASK_MAX (0xFFFFFFFFU)

/* FT3_4_START_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_START_PRU0_FT3_START_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_START_PRU0_FT3_START_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_START_PRU0_FT3_START_MAX (0x00007FFFU)

/* FT3_4_START_AUTO_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_START_AUTO_PRU0_FT3_START_AUTO_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_START_AUTO_PRU0_FT3_START_AUTO_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_START_AUTO_PRU0_FT3_START_AUTO_MAX (0x00007FFFU)

/* FT3_4_START_LEN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_START_LEN_PRU0_FT3_OFFSET_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_START_LEN_PRU0_FT3_OFFSET_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_START_LEN_PRU0_FT3_OFFSET_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_START_LEN_PRU0_FT3_OFFSET_START_MASK (0x00070000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_START_LEN_PRU0_FT3_OFFSET_START_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_START_LEN_PRU0_FT3_OFFSET_START_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_START_LEN_PRU0_FT3_OFFSET_END_MASK (0x00700000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_START_LEN_PRU0_FT3_OFFSET_END_SHIFT (0x00000014U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_START_LEN_PRU0_FT3_OFFSET_END_MAX (0x00000007U)

/* FT3_4_JMP_OFFSET_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_JMP_OFFSET_PRU0_FT3_4_IJMP_OFFSET_PRU0_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_JMP_OFFSET_PRU0_FT3_4_IJMP_OFFSET_PRU0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_JMP_OFFSET_PRU0_FT3_4_IJMP_OFFSET_PRU0_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_JMP_OFFSET_PRU0_FT3_4_NJMP_OFFSET_PRU0_MASK (0x7FFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_JMP_OFFSET_PRU0_FT3_4_NJMP_OFFSET_PRU0_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_JMP_OFFSET_PRU0_FT3_4_NJMP_OFFSET_PRU0_MAX (0x00007FFFU)

/* FT3_4_LEN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_LEN_PRU0_FT3_4_LEN_START_BIT_PRU0_MASK (0x000001FFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_LEN_PRU0_FT3_4_LEN_START_BIT_PRU0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_LEN_PRU0_FT3_4_LEN_START_BIT_PRU0_MAX (0x000001FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_LEN_PRU0_FT3_4_LEN_SIZE_BIT_PRU0_MASK (0x000F0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_LEN_PRU0_FT3_4_LEN_SIZE_BIT_PRU0_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_LEN_PRU0_FT3_4_LEN_SIZE_BIT_PRU0_MAX (0x0000000FU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_LEN_PRU0_FT3_4_LEN_BIG_EN_PRU0_MASK (0x01000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_LEN_PRU0_FT3_4_LEN_BIG_EN_PRU0_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_LEN_PRU0_FT3_4_LEN_BIG_EN_PRU0_MAX (0x00000001U)

/* FT3_4_CFG_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_CFG_PRU0_FT3_4CFG_MASK (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_CFG_PRU0_FT3_4CFG_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_CFG_PRU0_FT3_4CFG_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_CFG_PRU0_FT3_4_VLAN_SKIP_EN_MASK (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_CFG_PRU0_FT3_4_VLAN_SKIP_EN_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_CFG_PRU0_FT3_4_VLAN_SKIP_EN_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_CFG_PRU0_FT3_4_TRIG_OR_EN_MASK (0xFFFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_CFG_PRU0_FT3_4_TRIG_OR_EN_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_CFG_PRU0_FT3_4_TRIG_OR_EN_MAX (0x0000FFFFU)

/* FT3_4_T_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_T_PRU0_FT3_4_T_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_T_PRU0_FT3_4_T_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_T_PRU0_FT3_4_T_MAX (0xFFFFFFFFU)

/* FT3_4_T_MASK_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_T_MASK_PRU0_FT3_4_T_MASK_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_T_MASK_PRU0_FT3_4_T_MASK_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_T_MASK_PRU0_FT3_4_T_MASK_MAX (0xFFFFFFFFU)

/* FT3_5_START_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_START_PRU0_FT3_START_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_START_PRU0_FT3_START_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_START_PRU0_FT3_START_MAX (0x00007FFFU)

/* FT3_5_START_AUTO_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_START_AUTO_PRU0_FT3_START_AUTO_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_START_AUTO_PRU0_FT3_START_AUTO_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_START_AUTO_PRU0_FT3_START_AUTO_MAX (0x00007FFFU)

/* FT3_5_START_LEN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_START_LEN_PRU0_FT3_OFFSET_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_START_LEN_PRU0_FT3_OFFSET_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_START_LEN_PRU0_FT3_OFFSET_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_START_LEN_PRU0_FT3_OFFSET_START_MASK (0x00070000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_START_LEN_PRU0_FT3_OFFSET_START_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_START_LEN_PRU0_FT3_OFFSET_START_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_START_LEN_PRU0_FT3_OFFSET_END_MASK (0x00700000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_START_LEN_PRU0_FT3_OFFSET_END_SHIFT (0x00000014U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_START_LEN_PRU0_FT3_OFFSET_END_MAX (0x00000007U)

/* FT3_5_JMP_OFFSET_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_JMP_OFFSET_PRU0_FT3_5_IJMP_OFFSET_PRU0_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_JMP_OFFSET_PRU0_FT3_5_IJMP_OFFSET_PRU0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_JMP_OFFSET_PRU0_FT3_5_IJMP_OFFSET_PRU0_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_JMP_OFFSET_PRU0_FT3_5_NJMP_OFFSET_PRU0_MASK (0x7FFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_JMP_OFFSET_PRU0_FT3_5_NJMP_OFFSET_PRU0_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_JMP_OFFSET_PRU0_FT3_5_NJMP_OFFSET_PRU0_MAX (0x00007FFFU)

/* FT3_5_LEN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_LEN_PRU0_FT3_5_LEN_START_BIT_PRU0_MASK (0x000001FFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_LEN_PRU0_FT3_5_LEN_START_BIT_PRU0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_LEN_PRU0_FT3_5_LEN_START_BIT_PRU0_MAX (0x000001FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_LEN_PRU0_FT3_5_LEN_SIZE_BIT_PRU0_MASK (0x000F0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_LEN_PRU0_FT3_5_LEN_SIZE_BIT_PRU0_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_LEN_PRU0_FT3_5_LEN_SIZE_BIT_PRU0_MAX (0x0000000FU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_LEN_PRU0_FT3_5_LEN_BIG_EN_PRU0_MASK (0x01000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_LEN_PRU0_FT3_5_LEN_BIG_EN_PRU0_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_LEN_PRU0_FT3_5_LEN_BIG_EN_PRU0_MAX (0x00000001U)

/* FT3_5_CFG_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_CFG_PRU0_FT3_5CFG_MASK (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_CFG_PRU0_FT3_5CFG_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_CFG_PRU0_FT3_5CFG_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_CFG_PRU0_FT3_5_VLAN_SKIP_EN_MASK (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_CFG_PRU0_FT3_5_VLAN_SKIP_EN_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_CFG_PRU0_FT3_5_VLAN_SKIP_EN_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_CFG_PRU0_FT3_5_TRIG_OR_EN_MASK (0xFFFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_CFG_PRU0_FT3_5_TRIG_OR_EN_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_CFG_PRU0_FT3_5_TRIG_OR_EN_MAX (0x0000FFFFU)

/* FT3_5_T_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_T_PRU0_FT3_5_T_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_T_PRU0_FT3_5_T_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_T_PRU0_FT3_5_T_MAX (0xFFFFFFFFU)

/* FT3_5_T_MASK_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_T_MASK_PRU0_FT3_5_T_MASK_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_T_MASK_PRU0_FT3_5_T_MASK_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_T_MASK_PRU0_FT3_5_T_MASK_MAX (0xFFFFFFFFU)

/* FT3_6_START_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_START_PRU0_FT3_START_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_START_PRU0_FT3_START_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_START_PRU0_FT3_START_MAX (0x00007FFFU)

/* FT3_6_START_AUTO_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_START_AUTO_PRU0_FT3_START_AUTO_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_START_AUTO_PRU0_FT3_START_AUTO_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_START_AUTO_PRU0_FT3_START_AUTO_MAX (0x00007FFFU)

/* FT3_6_START_LEN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_START_LEN_PRU0_FT3_OFFSET_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_START_LEN_PRU0_FT3_OFFSET_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_START_LEN_PRU0_FT3_OFFSET_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_START_LEN_PRU0_FT3_OFFSET_START_MASK (0x00070000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_START_LEN_PRU0_FT3_OFFSET_START_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_START_LEN_PRU0_FT3_OFFSET_START_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_START_LEN_PRU0_FT3_OFFSET_END_MASK (0x00700000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_START_LEN_PRU0_FT3_OFFSET_END_SHIFT (0x00000014U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_START_LEN_PRU0_FT3_OFFSET_END_MAX (0x00000007U)

/* FT3_6_JMP_OFFSET_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_JMP_OFFSET_PRU0_FT3_6_IJMP_OFFSET_PRU0_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_JMP_OFFSET_PRU0_FT3_6_IJMP_OFFSET_PRU0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_JMP_OFFSET_PRU0_FT3_6_IJMP_OFFSET_PRU0_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_JMP_OFFSET_PRU0_FT3_6_NJMP_OFFSET_PRU0_MASK (0x7FFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_JMP_OFFSET_PRU0_FT3_6_NJMP_OFFSET_PRU0_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_JMP_OFFSET_PRU0_FT3_6_NJMP_OFFSET_PRU0_MAX (0x00007FFFU)

/* FT3_6_LEN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_LEN_PRU0_FT3_6_LEN_START_BIT_PRU0_MASK (0x000001FFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_LEN_PRU0_FT3_6_LEN_START_BIT_PRU0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_LEN_PRU0_FT3_6_LEN_START_BIT_PRU0_MAX (0x000001FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_LEN_PRU0_FT3_6_LEN_SIZE_BIT_PRU0_MASK (0x000F0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_LEN_PRU0_FT3_6_LEN_SIZE_BIT_PRU0_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_LEN_PRU0_FT3_6_LEN_SIZE_BIT_PRU0_MAX (0x0000000FU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_LEN_PRU0_FT3_6_LEN_BIG_EN_PRU0_MASK (0x01000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_LEN_PRU0_FT3_6_LEN_BIG_EN_PRU0_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_LEN_PRU0_FT3_6_LEN_BIG_EN_PRU0_MAX (0x00000001U)

/* FT3_6_CFG_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_CFG_PRU0_FT3_6CFG_MASK (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_CFG_PRU0_FT3_6CFG_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_CFG_PRU0_FT3_6CFG_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_CFG_PRU0_FT3_6_VLAN_SKIP_EN_MASK (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_CFG_PRU0_FT3_6_VLAN_SKIP_EN_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_CFG_PRU0_FT3_6_VLAN_SKIP_EN_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_CFG_PRU0_FT3_6_TRIG_OR_EN_MASK (0xFFFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_CFG_PRU0_FT3_6_TRIG_OR_EN_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_CFG_PRU0_FT3_6_TRIG_OR_EN_MAX (0x0000FFFFU)

/* FT3_6_T_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_T_PRU0_FT3_6_T_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_T_PRU0_FT3_6_T_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_T_PRU0_FT3_6_T_MAX (0xFFFFFFFFU)

/* FT3_6_T_MASK_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_T_MASK_PRU0_FT3_6_T_MASK_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_T_MASK_PRU0_FT3_6_T_MASK_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_T_MASK_PRU0_FT3_6_T_MASK_MAX (0xFFFFFFFFU)

/* FT3_7_START_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_START_PRU0_FT3_START_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_START_PRU0_FT3_START_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_START_PRU0_FT3_START_MAX (0x00007FFFU)

/* FT3_7_START_AUTO_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_START_AUTO_PRU0_FT3_START_AUTO_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_START_AUTO_PRU0_FT3_START_AUTO_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_START_AUTO_PRU0_FT3_START_AUTO_MAX (0x00007FFFU)

/* FT3_7_START_LEN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_START_LEN_PRU0_FT3_OFFSET_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_START_LEN_PRU0_FT3_OFFSET_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_START_LEN_PRU0_FT3_OFFSET_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_START_LEN_PRU0_FT3_OFFSET_START_MASK (0x00070000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_START_LEN_PRU0_FT3_OFFSET_START_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_START_LEN_PRU0_FT3_OFFSET_START_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_START_LEN_PRU0_FT3_OFFSET_END_MASK (0x00700000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_START_LEN_PRU0_FT3_OFFSET_END_SHIFT (0x00000014U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_START_LEN_PRU0_FT3_OFFSET_END_MAX (0x00000007U)

/* FT3_7_JMP_OFFSET_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_JMP_OFFSET_PRU0_FT3_7_IJMP_OFFSET_PRU0_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_JMP_OFFSET_PRU0_FT3_7_IJMP_OFFSET_PRU0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_JMP_OFFSET_PRU0_FT3_7_IJMP_OFFSET_PRU0_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_JMP_OFFSET_PRU0_FT3_7_NJMP_OFFSET_PRU0_MASK (0x7FFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_JMP_OFFSET_PRU0_FT3_7_NJMP_OFFSET_PRU0_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_JMP_OFFSET_PRU0_FT3_7_NJMP_OFFSET_PRU0_MAX (0x00007FFFU)

/* FT3_7_LEN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_LEN_PRU0_FT3_7_LEN_START_BIT_PRU0_MASK (0x000001FFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_LEN_PRU0_FT3_7_LEN_START_BIT_PRU0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_LEN_PRU0_FT3_7_LEN_START_BIT_PRU0_MAX (0x000001FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_LEN_PRU0_FT3_7_LEN_SIZE_BIT_PRU0_MASK (0x000F0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_LEN_PRU0_FT3_7_LEN_SIZE_BIT_PRU0_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_LEN_PRU0_FT3_7_LEN_SIZE_BIT_PRU0_MAX (0x0000000FU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_LEN_PRU0_FT3_7_LEN_BIG_EN_PRU0_MASK (0x01000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_LEN_PRU0_FT3_7_LEN_BIG_EN_PRU0_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_LEN_PRU0_FT3_7_LEN_BIG_EN_PRU0_MAX (0x00000001U)

/* FT3_7_CFG_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_CFG_PRU0_FT3_7CFG_MASK (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_CFG_PRU0_FT3_7CFG_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_CFG_PRU0_FT3_7CFG_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_CFG_PRU0_FT3_7_VLAN_SKIP_EN_MASK (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_CFG_PRU0_FT3_7_VLAN_SKIP_EN_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_CFG_PRU0_FT3_7_VLAN_SKIP_EN_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_CFG_PRU0_FT3_7_TRIG_OR_EN_MASK (0xFFFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_CFG_PRU0_FT3_7_TRIG_OR_EN_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_CFG_PRU0_FT3_7_TRIG_OR_EN_MAX (0x0000FFFFU)

/* FT3_7_T_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_T_PRU0_FT3_7_T_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_T_PRU0_FT3_7_T_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_T_PRU0_FT3_7_T_MAX (0xFFFFFFFFU)

/* FT3_7_T_MASK_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_T_MASK_PRU0_FT3_7_T_MASK_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_T_MASK_PRU0_FT3_7_T_MASK_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_T_MASK_PRU0_FT3_7_T_MASK_MAX (0xFFFFFFFFU)

/* FT3_8_START_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_START_PRU0_FT3_START_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_START_PRU0_FT3_START_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_START_PRU0_FT3_START_MAX (0x00007FFFU)

/* FT3_8_START_AUTO_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_START_AUTO_PRU0_FT3_START_AUTO_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_START_AUTO_PRU0_FT3_START_AUTO_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_START_AUTO_PRU0_FT3_START_AUTO_MAX (0x00007FFFU)

/* FT3_8_START_LEN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_START_LEN_PRU0_FT3_OFFSET_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_START_LEN_PRU0_FT3_OFFSET_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_START_LEN_PRU0_FT3_OFFSET_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_START_LEN_PRU0_FT3_OFFSET_START_MASK (0x00070000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_START_LEN_PRU0_FT3_OFFSET_START_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_START_LEN_PRU0_FT3_OFFSET_START_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_START_LEN_PRU0_FT3_OFFSET_END_MASK (0x00700000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_START_LEN_PRU0_FT3_OFFSET_END_SHIFT (0x00000014U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_START_LEN_PRU0_FT3_OFFSET_END_MAX (0x00000007U)

/* FT3_8_JMP_OFFSET_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_JMP_OFFSET_PRU0_FT3_8_IJMP_OFFSET_PRU0_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_JMP_OFFSET_PRU0_FT3_8_IJMP_OFFSET_PRU0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_JMP_OFFSET_PRU0_FT3_8_IJMP_OFFSET_PRU0_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_JMP_OFFSET_PRU0_FT3_8_NJMP_OFFSET_PRU0_MASK (0x7FFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_JMP_OFFSET_PRU0_FT3_8_NJMP_OFFSET_PRU0_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_JMP_OFFSET_PRU0_FT3_8_NJMP_OFFSET_PRU0_MAX (0x00007FFFU)

/* FT3_8_LEN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_LEN_PRU0_FT3_8_LEN_START_BIT_PRU0_MASK (0x000001FFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_LEN_PRU0_FT3_8_LEN_START_BIT_PRU0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_LEN_PRU0_FT3_8_LEN_START_BIT_PRU0_MAX (0x000001FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_LEN_PRU0_FT3_8_LEN_SIZE_BIT_PRU0_MASK (0x000F0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_LEN_PRU0_FT3_8_LEN_SIZE_BIT_PRU0_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_LEN_PRU0_FT3_8_LEN_SIZE_BIT_PRU0_MAX (0x0000000FU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_LEN_PRU0_FT3_8_LEN_BIG_EN_PRU0_MASK (0x01000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_LEN_PRU0_FT3_8_LEN_BIG_EN_PRU0_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_LEN_PRU0_FT3_8_LEN_BIG_EN_PRU0_MAX (0x00000001U)

/* FT3_8_CFG_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_CFG_PRU0_FT3_8CFG_MASK (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_CFG_PRU0_FT3_8CFG_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_CFG_PRU0_FT3_8CFG_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_CFG_PRU0_FT3_8_VLAN_SKIP_EN_MASK (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_CFG_PRU0_FT3_8_VLAN_SKIP_EN_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_CFG_PRU0_FT3_8_VLAN_SKIP_EN_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_CFG_PRU0_FT3_8_TRIG_OR_EN_MASK (0xFFFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_CFG_PRU0_FT3_8_TRIG_OR_EN_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_CFG_PRU0_FT3_8_TRIG_OR_EN_MAX (0x0000FFFFU)

/* FT3_8_T_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_T_PRU0_FT3_8_T_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_T_PRU0_FT3_8_T_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_T_PRU0_FT3_8_T_MAX (0xFFFFFFFFU)

/* FT3_8_T_MASK_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_T_MASK_PRU0_FT3_8_T_MASK_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_T_MASK_PRU0_FT3_8_T_MASK_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_T_MASK_PRU0_FT3_8_T_MASK_MAX (0xFFFFFFFFU)

/* FT3_9_START_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_START_PRU0_FT3_START_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_START_PRU0_FT3_START_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_START_PRU0_FT3_START_MAX (0x00007FFFU)

/* FT3_9_START_AUTO_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_START_AUTO_PRU0_FT3_START_AUTO_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_START_AUTO_PRU0_FT3_START_AUTO_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_START_AUTO_PRU0_FT3_START_AUTO_MAX (0x00007FFFU)

/* FT3_9_START_LEN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_START_LEN_PRU0_FT3_OFFSET_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_START_LEN_PRU0_FT3_OFFSET_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_START_LEN_PRU0_FT3_OFFSET_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_START_LEN_PRU0_FT3_OFFSET_START_MASK (0x00070000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_START_LEN_PRU0_FT3_OFFSET_START_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_START_LEN_PRU0_FT3_OFFSET_START_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_START_LEN_PRU0_FT3_OFFSET_END_MASK (0x00700000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_START_LEN_PRU0_FT3_OFFSET_END_SHIFT (0x00000014U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_START_LEN_PRU0_FT3_OFFSET_END_MAX (0x00000007U)

/* FT3_9_JMP_OFFSET_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_JMP_OFFSET_PRU0_FT3_9_IJMP_OFFSET_PRU0_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_JMP_OFFSET_PRU0_FT3_9_IJMP_OFFSET_PRU0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_JMP_OFFSET_PRU0_FT3_9_IJMP_OFFSET_PRU0_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_JMP_OFFSET_PRU0_FT3_9_NJMP_OFFSET_PRU0_MASK (0x7FFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_JMP_OFFSET_PRU0_FT3_9_NJMP_OFFSET_PRU0_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_JMP_OFFSET_PRU0_FT3_9_NJMP_OFFSET_PRU0_MAX (0x00007FFFU)

/* FT3_9_LEN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_LEN_PRU0_FT3_9_LEN_START_BIT_PRU0_MASK (0x000001FFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_LEN_PRU0_FT3_9_LEN_START_BIT_PRU0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_LEN_PRU0_FT3_9_LEN_START_BIT_PRU0_MAX (0x000001FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_LEN_PRU0_FT3_9_LEN_SIZE_BIT_PRU0_MASK (0x000F0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_LEN_PRU0_FT3_9_LEN_SIZE_BIT_PRU0_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_LEN_PRU0_FT3_9_LEN_SIZE_BIT_PRU0_MAX (0x0000000FU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_LEN_PRU0_FT3_9_LEN_BIG_EN_PRU0_MASK (0x01000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_LEN_PRU0_FT3_9_LEN_BIG_EN_PRU0_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_LEN_PRU0_FT3_9_LEN_BIG_EN_PRU0_MAX (0x00000001U)

/* FT3_9_CFG_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_CFG_PRU0_FT3_9CFG_MASK (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_CFG_PRU0_FT3_9CFG_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_CFG_PRU0_FT3_9CFG_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_CFG_PRU0_FT3_9_VLAN_SKIP_EN_MASK (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_CFG_PRU0_FT3_9_VLAN_SKIP_EN_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_CFG_PRU0_FT3_9_VLAN_SKIP_EN_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_CFG_PRU0_FT3_9_TRIG_OR_EN_MASK (0xFFFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_CFG_PRU0_FT3_9_TRIG_OR_EN_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_CFG_PRU0_FT3_9_TRIG_OR_EN_MAX (0x0000FFFFU)

/* FT3_9_T_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_T_PRU0_FT3_9_T_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_T_PRU0_FT3_9_T_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_T_PRU0_FT3_9_T_MAX (0xFFFFFFFFU)

/* FT3_9_T_MASK_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_T_MASK_PRU0_FT3_9_T_MASK_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_T_MASK_PRU0_FT3_9_T_MASK_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_T_MASK_PRU0_FT3_9_T_MASK_MAX (0xFFFFFFFFU)

/* FT3_10_START_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_START_PRU0_FT3_START_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_START_PRU0_FT3_START_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_START_PRU0_FT3_START_MAX (0x00007FFFU)

/* FT3_10_START_AUTO_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_START_AUTO_PRU0_FT3_START_AUTO_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_START_AUTO_PRU0_FT3_START_AUTO_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_START_AUTO_PRU0_FT3_START_AUTO_MAX (0x00007FFFU)

/* FT3_10_START_LEN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_START_LEN_PRU0_FT3_OFFSET_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_START_LEN_PRU0_FT3_OFFSET_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_START_LEN_PRU0_FT3_OFFSET_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_START_LEN_PRU0_FT3_OFFSET_START_MASK (0x00070000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_START_LEN_PRU0_FT3_OFFSET_START_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_START_LEN_PRU0_FT3_OFFSET_START_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_START_LEN_PRU0_FT3_OFFSET_END_MASK (0x00700000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_START_LEN_PRU0_FT3_OFFSET_END_SHIFT (0x00000014U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_START_LEN_PRU0_FT3_OFFSET_END_MAX (0x00000007U)

/* FT3_10_JMP_OFFSET_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_JMP_OFFSET_PRU0_FT3_10_IJMP_OFFSET_PRU0_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_JMP_OFFSET_PRU0_FT3_10_IJMP_OFFSET_PRU0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_JMP_OFFSET_PRU0_FT3_10_IJMP_OFFSET_PRU0_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_JMP_OFFSET_PRU0_FT3_10_NJMP_OFFSET_PRU0_MASK (0x7FFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_JMP_OFFSET_PRU0_FT3_10_NJMP_OFFSET_PRU0_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_JMP_OFFSET_PRU0_FT3_10_NJMP_OFFSET_PRU0_MAX (0x00007FFFU)

/* FT3_10_LEN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_LEN_PRU0_FT3_10_LEN_START_BIT_PRU0_MASK (0x000001FFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_LEN_PRU0_FT3_10_LEN_START_BIT_PRU0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_LEN_PRU0_FT3_10_LEN_START_BIT_PRU0_MAX (0x000001FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_LEN_PRU0_FT3_10_LEN_SIZE_BIT_PRU0_MASK (0x000F0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_LEN_PRU0_FT3_10_LEN_SIZE_BIT_PRU0_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_LEN_PRU0_FT3_10_LEN_SIZE_BIT_PRU0_MAX (0x0000000FU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_LEN_PRU0_FT3_10_LEN_BIG_EN_PRU0_MASK (0x01000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_LEN_PRU0_FT3_10_LEN_BIG_EN_PRU0_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_LEN_PRU0_FT3_10_LEN_BIG_EN_PRU0_MAX (0x00000001U)

/* FT3_10_CFG_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_CFG_PRU0_FT3_10CFG_MASK (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_CFG_PRU0_FT3_10CFG_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_CFG_PRU0_FT3_10CFG_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_CFG_PRU0_FT3_10_VLAN_SKIP_EN_MASK (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_CFG_PRU0_FT3_10_VLAN_SKIP_EN_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_CFG_PRU0_FT3_10_VLAN_SKIP_EN_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_CFG_PRU0_FT3_10_TRIG_OR_EN_MASK (0xFFFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_CFG_PRU0_FT3_10_TRIG_OR_EN_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_CFG_PRU0_FT3_10_TRIG_OR_EN_MAX (0x0000FFFFU)

/* FT3_10_T_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_T_PRU0_FT3_10_T_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_T_PRU0_FT3_10_T_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_T_PRU0_FT3_10_T_MAX (0xFFFFFFFFU)

/* FT3_10_T_MASK_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_T_MASK_PRU0_FT3_10_T_MASK_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_T_MASK_PRU0_FT3_10_T_MASK_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_T_MASK_PRU0_FT3_10_T_MASK_MAX (0xFFFFFFFFU)

/* FT3_11_START_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_START_PRU0_FT3_START_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_START_PRU0_FT3_START_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_START_PRU0_FT3_START_MAX (0x00007FFFU)

/* FT3_11_START_AUTO_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_START_AUTO_PRU0_FT3_START_AUTO_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_START_AUTO_PRU0_FT3_START_AUTO_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_START_AUTO_PRU0_FT3_START_AUTO_MAX (0x00007FFFU)

/* FT3_11_START_LEN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_START_LEN_PRU0_FT3_OFFSET_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_START_LEN_PRU0_FT3_OFFSET_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_START_LEN_PRU0_FT3_OFFSET_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_START_LEN_PRU0_FT3_OFFSET_START_MASK (0x00070000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_START_LEN_PRU0_FT3_OFFSET_START_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_START_LEN_PRU0_FT3_OFFSET_START_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_START_LEN_PRU0_FT3_OFFSET_END_MASK (0x00700000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_START_LEN_PRU0_FT3_OFFSET_END_SHIFT (0x00000014U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_START_LEN_PRU0_FT3_OFFSET_END_MAX (0x00000007U)

/* FT3_11_JMP_OFFSET_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_JMP_OFFSET_PRU0_FT3_11_IJMP_OFFSET_PRU0_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_JMP_OFFSET_PRU0_FT3_11_IJMP_OFFSET_PRU0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_JMP_OFFSET_PRU0_FT3_11_IJMP_OFFSET_PRU0_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_JMP_OFFSET_PRU0_FT3_11_NJMP_OFFSET_PRU0_MASK (0x7FFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_JMP_OFFSET_PRU0_FT3_11_NJMP_OFFSET_PRU0_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_JMP_OFFSET_PRU0_FT3_11_NJMP_OFFSET_PRU0_MAX (0x00007FFFU)

/* FT3_11_LEN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_LEN_PRU0_FT3_11_LEN_START_BIT_PRU0_MASK (0x000001FFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_LEN_PRU0_FT3_11_LEN_START_BIT_PRU0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_LEN_PRU0_FT3_11_LEN_START_BIT_PRU0_MAX (0x000001FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_LEN_PRU0_FT3_11_LEN_SIZE_BIT_PRU0_MASK (0x000F0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_LEN_PRU0_FT3_11_LEN_SIZE_BIT_PRU0_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_LEN_PRU0_FT3_11_LEN_SIZE_BIT_PRU0_MAX (0x0000000FU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_LEN_PRU0_FT3_11_LEN_BIG_EN_PRU0_MASK (0x01000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_LEN_PRU0_FT3_11_LEN_BIG_EN_PRU0_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_LEN_PRU0_FT3_11_LEN_BIG_EN_PRU0_MAX (0x00000001U)

/* FT3_11_CFG_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_CFG_PRU0_FT3_11CFG_MASK (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_CFG_PRU0_FT3_11CFG_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_CFG_PRU0_FT3_11CFG_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_CFG_PRU0_FT3_11_VLAN_SKIP_EN_MASK (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_CFG_PRU0_FT3_11_VLAN_SKIP_EN_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_CFG_PRU0_FT3_11_VLAN_SKIP_EN_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_CFG_PRU0_FT3_11_TRIG_OR_EN_MASK (0xFFFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_CFG_PRU0_FT3_11_TRIG_OR_EN_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_CFG_PRU0_FT3_11_TRIG_OR_EN_MAX (0x0000FFFFU)

/* FT3_11_T_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_T_PRU0_FT3_11_T_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_T_PRU0_FT3_11_T_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_T_PRU0_FT3_11_T_MAX (0xFFFFFFFFU)

/* FT3_11_T_MASK_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_T_MASK_PRU0_FT3_11_T_MASK_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_T_MASK_PRU0_FT3_11_T_MASK_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_T_MASK_PRU0_FT3_11_T_MASK_MAX (0xFFFFFFFFU)

/* FT3_12_START_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_START_PRU0_FT3_START_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_START_PRU0_FT3_START_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_START_PRU0_FT3_START_MAX (0x00007FFFU)

/* FT3_12_START_AUTO_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_START_AUTO_PRU0_FT3_START_AUTO_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_START_AUTO_PRU0_FT3_START_AUTO_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_START_AUTO_PRU0_FT3_START_AUTO_MAX (0x00007FFFU)

/* FT3_12_START_LEN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_START_LEN_PRU0_FT3_OFFSET_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_START_LEN_PRU0_FT3_OFFSET_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_START_LEN_PRU0_FT3_OFFSET_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_START_LEN_PRU0_FT3_OFFSET_START_MASK (0x00070000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_START_LEN_PRU0_FT3_OFFSET_START_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_START_LEN_PRU0_FT3_OFFSET_START_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_START_LEN_PRU0_FT3_OFFSET_END_MASK (0x00700000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_START_LEN_PRU0_FT3_OFFSET_END_SHIFT (0x00000014U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_START_LEN_PRU0_FT3_OFFSET_END_MAX (0x00000007U)

/* FT3_12_JMP_OFFSET_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_JMP_OFFSET_PRU0_FT3_12_IJMP_OFFSET_PRU0_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_JMP_OFFSET_PRU0_FT3_12_IJMP_OFFSET_PRU0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_JMP_OFFSET_PRU0_FT3_12_IJMP_OFFSET_PRU0_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_JMP_OFFSET_PRU0_FT3_12_NJMP_OFFSET_PRU0_MASK (0x7FFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_JMP_OFFSET_PRU0_FT3_12_NJMP_OFFSET_PRU0_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_JMP_OFFSET_PRU0_FT3_12_NJMP_OFFSET_PRU0_MAX (0x00007FFFU)

/* FT3_12_LEN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_LEN_PRU0_FT3_12_LEN_START_BIT_PRU0_MASK (0x000001FFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_LEN_PRU0_FT3_12_LEN_START_BIT_PRU0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_LEN_PRU0_FT3_12_LEN_START_BIT_PRU0_MAX (0x000001FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_LEN_PRU0_FT3_12_LEN_SIZE_BIT_PRU0_MASK (0x000F0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_LEN_PRU0_FT3_12_LEN_SIZE_BIT_PRU0_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_LEN_PRU0_FT3_12_LEN_SIZE_BIT_PRU0_MAX (0x0000000FU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_LEN_PRU0_FT3_12_LEN_BIG_EN_PRU0_MASK (0x01000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_LEN_PRU0_FT3_12_LEN_BIG_EN_PRU0_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_LEN_PRU0_FT3_12_LEN_BIG_EN_PRU0_MAX (0x00000001U)

/* FT3_12_CFG_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_CFG_PRU0_FT3_12CFG_MASK (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_CFG_PRU0_FT3_12CFG_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_CFG_PRU0_FT3_12CFG_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_CFG_PRU0_FT3_12_VLAN_SKIP_EN_MASK (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_CFG_PRU0_FT3_12_VLAN_SKIP_EN_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_CFG_PRU0_FT3_12_VLAN_SKIP_EN_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_CFG_PRU0_FT3_12_TRIG_OR_EN_MASK (0xFFFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_CFG_PRU0_FT3_12_TRIG_OR_EN_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_CFG_PRU0_FT3_12_TRIG_OR_EN_MAX (0x0000FFFFU)

/* FT3_12_T_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_T_PRU0_FT3_12_T_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_T_PRU0_FT3_12_T_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_T_PRU0_FT3_12_T_MAX (0xFFFFFFFFU)

/* FT3_12_T_MASK_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_T_MASK_PRU0_FT3_12_T_MASK_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_T_MASK_PRU0_FT3_12_T_MASK_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_T_MASK_PRU0_FT3_12_T_MASK_MAX (0xFFFFFFFFU)

/* FT3_13_START_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_START_PRU0_FT3_START_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_START_PRU0_FT3_START_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_START_PRU0_FT3_START_MAX (0x00007FFFU)

/* FT3_13_START_AUTO_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_START_AUTO_PRU0_FT3_START_AUTO_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_START_AUTO_PRU0_FT3_START_AUTO_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_START_AUTO_PRU0_FT3_START_AUTO_MAX (0x00007FFFU)

/* FT3_13_START_LEN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_START_LEN_PRU0_FT3_OFFSET_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_START_LEN_PRU0_FT3_OFFSET_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_START_LEN_PRU0_FT3_OFFSET_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_START_LEN_PRU0_FT3_OFFSET_START_MASK (0x00070000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_START_LEN_PRU0_FT3_OFFSET_START_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_START_LEN_PRU0_FT3_OFFSET_START_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_START_LEN_PRU0_FT3_OFFSET_END_MASK (0x00700000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_START_LEN_PRU0_FT3_OFFSET_END_SHIFT (0x00000014U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_START_LEN_PRU0_FT3_OFFSET_END_MAX (0x00000007U)

/* FT3_13_JMP_OFFSET_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_JMP_OFFSET_PRU0_FT3_13_IJMP_OFFSET_PRU0_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_JMP_OFFSET_PRU0_FT3_13_IJMP_OFFSET_PRU0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_JMP_OFFSET_PRU0_FT3_13_IJMP_OFFSET_PRU0_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_JMP_OFFSET_PRU0_FT3_13_NJMP_OFFSET_PRU0_MASK (0x7FFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_JMP_OFFSET_PRU0_FT3_13_NJMP_OFFSET_PRU0_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_JMP_OFFSET_PRU0_FT3_13_NJMP_OFFSET_PRU0_MAX (0x00007FFFU)

/* FT3_13_LEN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_LEN_PRU0_FT3_13_LEN_START_BIT_PRU0_MASK (0x000001FFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_LEN_PRU0_FT3_13_LEN_START_BIT_PRU0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_LEN_PRU0_FT3_13_LEN_START_BIT_PRU0_MAX (0x000001FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_LEN_PRU0_FT3_13_LEN_SIZE_BIT_PRU0_MASK (0x000F0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_LEN_PRU0_FT3_13_LEN_SIZE_BIT_PRU0_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_LEN_PRU0_FT3_13_LEN_SIZE_BIT_PRU0_MAX (0x0000000FU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_LEN_PRU0_FT3_13_LEN_BIG_EN_PRU0_MASK (0x01000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_LEN_PRU0_FT3_13_LEN_BIG_EN_PRU0_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_LEN_PRU0_FT3_13_LEN_BIG_EN_PRU0_MAX (0x00000001U)

/* FT3_13_CFG_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_CFG_PRU0_FT3_13CFG_MASK (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_CFG_PRU0_FT3_13CFG_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_CFG_PRU0_FT3_13CFG_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_CFG_PRU0_FT3_13_VLAN_SKIP_EN_MASK (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_CFG_PRU0_FT3_13_VLAN_SKIP_EN_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_CFG_PRU0_FT3_13_VLAN_SKIP_EN_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_CFG_PRU0_FT3_13_TRIG_OR_EN_MASK (0xFFFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_CFG_PRU0_FT3_13_TRIG_OR_EN_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_CFG_PRU0_FT3_13_TRIG_OR_EN_MAX (0x0000FFFFU)

/* FT3_13_T_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_T_PRU0_FT3_13_T_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_T_PRU0_FT3_13_T_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_T_PRU0_FT3_13_T_MAX (0xFFFFFFFFU)

/* FT3_13_T_MASK_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_T_MASK_PRU0_FT3_13_T_MASK_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_T_MASK_PRU0_FT3_13_T_MASK_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_T_MASK_PRU0_FT3_13_T_MASK_MAX (0xFFFFFFFFU)

/* FT3_14_START_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_START_PRU0_FT3_START_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_START_PRU0_FT3_START_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_START_PRU0_FT3_START_MAX (0x00007FFFU)

/* FT3_14_START_AUTO_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_START_AUTO_PRU0_FT3_START_AUTO_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_START_AUTO_PRU0_FT3_START_AUTO_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_START_AUTO_PRU0_FT3_START_AUTO_MAX (0x00007FFFU)

/* FT3_14_START_LEN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_START_LEN_PRU0_FT3_OFFSET_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_START_LEN_PRU0_FT3_OFFSET_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_START_LEN_PRU0_FT3_OFFSET_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_START_LEN_PRU0_FT3_OFFSET_START_MASK (0x00070000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_START_LEN_PRU0_FT3_OFFSET_START_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_START_LEN_PRU0_FT3_OFFSET_START_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_START_LEN_PRU0_FT3_OFFSET_END_MASK (0x00700000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_START_LEN_PRU0_FT3_OFFSET_END_SHIFT (0x00000014U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_START_LEN_PRU0_FT3_OFFSET_END_MAX (0x00000007U)

/* FT3_14_JMP_OFFSET_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_JMP_OFFSET_PRU0_FT3_14_IJMP_OFFSET_PRU0_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_JMP_OFFSET_PRU0_FT3_14_IJMP_OFFSET_PRU0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_JMP_OFFSET_PRU0_FT3_14_IJMP_OFFSET_PRU0_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_JMP_OFFSET_PRU0_FT3_14_NJMP_OFFSET_PRU0_MASK (0x7FFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_JMP_OFFSET_PRU0_FT3_14_NJMP_OFFSET_PRU0_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_JMP_OFFSET_PRU0_FT3_14_NJMP_OFFSET_PRU0_MAX (0x00007FFFU)

/* FT3_14_LEN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_LEN_PRU0_FT3_14_LEN_START_BIT_PRU0_MASK (0x000001FFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_LEN_PRU0_FT3_14_LEN_START_BIT_PRU0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_LEN_PRU0_FT3_14_LEN_START_BIT_PRU0_MAX (0x000001FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_LEN_PRU0_FT3_14_LEN_SIZE_BIT_PRU0_MASK (0x000F0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_LEN_PRU0_FT3_14_LEN_SIZE_BIT_PRU0_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_LEN_PRU0_FT3_14_LEN_SIZE_BIT_PRU0_MAX (0x0000000FU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_LEN_PRU0_FT3_14_LEN_BIG_EN_PRU0_MASK (0x01000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_LEN_PRU0_FT3_14_LEN_BIG_EN_PRU0_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_LEN_PRU0_FT3_14_LEN_BIG_EN_PRU0_MAX (0x00000001U)

/* FT3_14_CFG_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_CFG_PRU0_FT3_14CFG_MASK (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_CFG_PRU0_FT3_14CFG_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_CFG_PRU0_FT3_14CFG_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_CFG_PRU0_FT3_14_VLAN_SKIP_EN_MASK (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_CFG_PRU0_FT3_14_VLAN_SKIP_EN_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_CFG_PRU0_FT3_14_VLAN_SKIP_EN_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_CFG_PRU0_FT3_14_TRIG_OR_EN_MASK (0xFFFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_CFG_PRU0_FT3_14_TRIG_OR_EN_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_CFG_PRU0_FT3_14_TRIG_OR_EN_MAX (0x0000FFFFU)

/* FT3_14_T_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_T_PRU0_FT3_14_T_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_T_PRU0_FT3_14_T_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_T_PRU0_FT3_14_T_MAX (0xFFFFFFFFU)

/* FT3_14_T_MASK_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_T_MASK_PRU0_FT3_14_T_MASK_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_T_MASK_PRU0_FT3_14_T_MASK_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_T_MASK_PRU0_FT3_14_T_MASK_MAX (0xFFFFFFFFU)

/* FT3_15_START_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_START_PRU0_FT3_START_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_START_PRU0_FT3_START_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_START_PRU0_FT3_START_MAX (0x00007FFFU)

/* FT3_15_START_AUTO_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_START_AUTO_PRU0_FT3_START_AUTO_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_START_AUTO_PRU0_FT3_START_AUTO_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_START_AUTO_PRU0_FT3_START_AUTO_MAX (0x00007FFFU)

/* FT3_15_START_LEN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_START_LEN_PRU0_FT3_OFFSET_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_START_LEN_PRU0_FT3_OFFSET_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_START_LEN_PRU0_FT3_OFFSET_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_START_LEN_PRU0_FT3_OFFSET_START_MASK (0x00070000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_START_LEN_PRU0_FT3_OFFSET_START_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_START_LEN_PRU0_FT3_OFFSET_START_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_START_LEN_PRU0_FT3_OFFSET_END_MASK (0x00700000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_START_LEN_PRU0_FT3_OFFSET_END_SHIFT (0x00000014U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_START_LEN_PRU0_FT3_OFFSET_END_MAX (0x00000007U)

/* FT3_15_JMP_OFFSET_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_JMP_OFFSET_PRU0_FT3_15_IJMP_OFFSET_PRU0_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_JMP_OFFSET_PRU0_FT3_15_IJMP_OFFSET_PRU0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_JMP_OFFSET_PRU0_FT3_15_IJMP_OFFSET_PRU0_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_JMP_OFFSET_PRU0_FT3_15_NJMP_OFFSET_PRU0_MASK (0x7FFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_JMP_OFFSET_PRU0_FT3_15_NJMP_OFFSET_PRU0_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_JMP_OFFSET_PRU0_FT3_15_NJMP_OFFSET_PRU0_MAX (0x00007FFFU)

/* FT3_15_LEN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_LEN_PRU0_FT3_15_LEN_START_BIT_PRU0_MASK (0x000001FFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_LEN_PRU0_FT3_15_LEN_START_BIT_PRU0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_LEN_PRU0_FT3_15_LEN_START_BIT_PRU0_MAX (0x000001FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_LEN_PRU0_FT3_15_LEN_SIZE_BIT_PRU0_MASK (0x000F0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_LEN_PRU0_FT3_15_LEN_SIZE_BIT_PRU0_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_LEN_PRU0_FT3_15_LEN_SIZE_BIT_PRU0_MAX (0x0000000FU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_LEN_PRU0_FT3_15_LEN_BIG_EN_PRU0_MASK (0x01000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_LEN_PRU0_FT3_15_LEN_BIG_EN_PRU0_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_LEN_PRU0_FT3_15_LEN_BIG_EN_PRU0_MAX (0x00000001U)

/* FT3_15_CFG_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_CFG_PRU0_FT3_15CFG_MASK (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_CFG_PRU0_FT3_15CFG_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_CFG_PRU0_FT3_15CFG_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_CFG_PRU0_FT3_15_VLAN_SKIP_EN_MASK (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_CFG_PRU0_FT3_15_VLAN_SKIP_EN_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_CFG_PRU0_FT3_15_VLAN_SKIP_EN_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_CFG_PRU0_FT3_15_TRIG_OR_EN_MASK (0xFFFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_CFG_PRU0_FT3_15_TRIG_OR_EN_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_CFG_PRU0_FT3_15_TRIG_OR_EN_MAX (0x0000FFFFU)

/* FT3_15_T_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_T_PRU0_FT3_15_T_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_T_PRU0_FT3_15_T_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_T_PRU0_FT3_15_T_MAX (0xFFFFFFFFU)

/* FT3_15_T_MASK_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_T_MASK_PRU0_FT3_15_T_MASK_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_T_MASK_PRU0_FT3_15_T_MASK_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_T_MASK_PRU0_FT3_15_T_MASK_MAX (0xFFFFFFFFU)

/* FT3_0_P0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_P0_PRU0_FT3_0_P0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_P0_PRU0_FT3_0_P0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_P0_PRU0_FT3_0_P0_MAX (0xFFFFFFFFU)

/* FT3_0_P1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_P1_PRU0_FT3_0_P1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_P1_PRU0_FT3_0_P1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_P1_PRU0_FT3_0_P1_MAX (0xFFFFFFFFU)

/* FT3_0_P_MASK0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_P_MASK0_PRU0_FT3_0_P_MASK0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_P_MASK0_PRU0_FT3_0_P_MASK0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_P_MASK0_PRU0_FT3_0_P_MASK0_MAX (0xFFFFFFFFU)

/* FT3_0_P_MASK1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_P_MASK1_PRU0_FT3_0_P_MASK1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_P_MASK1_PRU0_FT3_0_P_MASK1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_P_MASK1_PRU0_FT3_0_P_MASK1_MAX (0xFFFFFFFFU)

/* FT3_1_P0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_P0_PRU0_FT3_1_P0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_P0_PRU0_FT3_1_P0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_P0_PRU0_FT3_1_P0_MAX (0xFFFFFFFFU)

/* FT3_1_P1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_P1_PRU0_FT3_1_P1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_P1_PRU0_FT3_1_P1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_P1_PRU0_FT3_1_P1_MAX (0xFFFFFFFFU)

/* FT3_1_P_MASK0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_P_MASK0_PRU0_FT3_1_P_MASK0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_P_MASK0_PRU0_FT3_1_P_MASK0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_P_MASK0_PRU0_FT3_1_P_MASK0_MAX (0xFFFFFFFFU)

/* FT3_1_P_MASK1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_P_MASK1_PRU0_FT3_1_P_MASK1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_P_MASK1_PRU0_FT3_1_P_MASK1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_P_MASK1_PRU0_FT3_1_P_MASK1_MAX (0xFFFFFFFFU)

/* FT3_2_P0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_P0_PRU0_FT3_2_P0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_P0_PRU0_FT3_2_P0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_P0_PRU0_FT3_2_P0_MAX (0xFFFFFFFFU)

/* FT3_2_P1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_P1_PRU0_FT3_2_P1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_P1_PRU0_FT3_2_P1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_P1_PRU0_FT3_2_P1_MAX (0xFFFFFFFFU)

/* FT3_2_P_MASK0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_P_MASK0_PRU0_FT3_2_P_MASK0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_P_MASK0_PRU0_FT3_2_P_MASK0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_P_MASK0_PRU0_FT3_2_P_MASK0_MAX (0xFFFFFFFFU)

/* FT3_2_P_MASK1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_P_MASK1_PRU0_FT3_2_P_MASK1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_P_MASK1_PRU0_FT3_2_P_MASK1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_P_MASK1_PRU0_FT3_2_P_MASK1_MAX (0xFFFFFFFFU)

/* FT3_3_P0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_P0_PRU0_FT3_3_P0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_P0_PRU0_FT3_3_P0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_P0_PRU0_FT3_3_P0_MAX (0xFFFFFFFFU)

/* FT3_3_P1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_P1_PRU0_FT3_3_P1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_P1_PRU0_FT3_3_P1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_P1_PRU0_FT3_3_P1_MAX (0xFFFFFFFFU)

/* FT3_3_P_MASK0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_P_MASK0_PRU0_FT3_3_P_MASK0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_P_MASK0_PRU0_FT3_3_P_MASK0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_P_MASK0_PRU0_FT3_3_P_MASK0_MAX (0xFFFFFFFFU)

/* FT3_3_P_MASK1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_P_MASK1_PRU0_FT3_3_P_MASK1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_P_MASK1_PRU0_FT3_3_P_MASK1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_P_MASK1_PRU0_FT3_3_P_MASK1_MAX (0xFFFFFFFFU)

/* FT3_4_P0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_P0_PRU0_FT3_4_P0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_P0_PRU0_FT3_4_P0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_P0_PRU0_FT3_4_P0_MAX (0xFFFFFFFFU)

/* FT3_4_P1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_P1_PRU0_FT3_4_P1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_P1_PRU0_FT3_4_P1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_P1_PRU0_FT3_4_P1_MAX (0xFFFFFFFFU)

/* FT3_4_P_MASK0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_P_MASK0_PRU0_FT3_4_P_MASK0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_P_MASK0_PRU0_FT3_4_P_MASK0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_P_MASK0_PRU0_FT3_4_P_MASK0_MAX (0xFFFFFFFFU)

/* FT3_4_P_MASK1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_P_MASK1_PRU0_FT3_4_P_MASK1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_P_MASK1_PRU0_FT3_4_P_MASK1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_P_MASK1_PRU0_FT3_4_P_MASK1_MAX (0xFFFFFFFFU)

/* FT3_5_P0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_P0_PRU0_FT3_5_P0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_P0_PRU0_FT3_5_P0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_P0_PRU0_FT3_5_P0_MAX (0xFFFFFFFFU)

/* FT3_5_P1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_P1_PRU0_FT3_5_P1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_P1_PRU0_FT3_5_P1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_P1_PRU0_FT3_5_P1_MAX (0xFFFFFFFFU)

/* FT3_5_P_MASK0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_P_MASK0_PRU0_FT3_5_P_MASK0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_P_MASK0_PRU0_FT3_5_P_MASK0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_P_MASK0_PRU0_FT3_5_P_MASK0_MAX (0xFFFFFFFFU)

/* FT3_5_P_MASK1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_P_MASK1_PRU0_FT3_5_P_MASK1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_P_MASK1_PRU0_FT3_5_P_MASK1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_P_MASK1_PRU0_FT3_5_P_MASK1_MAX (0xFFFFFFFFU)

/* FT3_6_P0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_P0_PRU0_FT3_6_P0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_P0_PRU0_FT3_6_P0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_P0_PRU0_FT3_6_P0_MAX (0xFFFFFFFFU)

/* FT3_6_P1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_P1_PRU0_FT3_6_P1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_P1_PRU0_FT3_6_P1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_P1_PRU0_FT3_6_P1_MAX (0xFFFFFFFFU)

/* FT3_6_P_MASK0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_P_MASK0_PRU0_FT3_6_P_MASK0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_P_MASK0_PRU0_FT3_6_P_MASK0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_P_MASK0_PRU0_FT3_6_P_MASK0_MAX (0xFFFFFFFFU)

/* FT3_6_P_MASK1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_P_MASK1_PRU0_FT3_6_P_MASK1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_P_MASK1_PRU0_FT3_6_P_MASK1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_P_MASK1_PRU0_FT3_6_P_MASK1_MAX (0xFFFFFFFFU)

/* FT3_7_P0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_P0_PRU0_FT3_7_P0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_P0_PRU0_FT3_7_P0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_P0_PRU0_FT3_7_P0_MAX (0xFFFFFFFFU)

/* FT3_7_P1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_P1_PRU0_FT3_7_P1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_P1_PRU0_FT3_7_P1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_P1_PRU0_FT3_7_P1_MAX (0xFFFFFFFFU)

/* FT3_7_P_MASK0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_P_MASK0_PRU0_FT3_7_P_MASK0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_P_MASK0_PRU0_FT3_7_P_MASK0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_P_MASK0_PRU0_FT3_7_P_MASK0_MAX (0xFFFFFFFFU)

/* FT3_7_P_MASK1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_P_MASK1_PRU0_FT3_7_P_MASK1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_P_MASK1_PRU0_FT3_7_P_MASK1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_P_MASK1_PRU0_FT3_7_P_MASK1_MAX (0xFFFFFFFFU)

/* FT3_8_P0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_P0_PRU0_FT3_8_P0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_P0_PRU0_FT3_8_P0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_P0_PRU0_FT3_8_P0_MAX (0xFFFFFFFFU)

/* FT3_8_P1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_P1_PRU0_FT3_8_P1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_P1_PRU0_FT3_8_P1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_P1_PRU0_FT3_8_P1_MAX (0xFFFFFFFFU)

/* FT3_8_P_MASK0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_P_MASK0_PRU0_FT3_8_P_MASK0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_P_MASK0_PRU0_FT3_8_P_MASK0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_P_MASK0_PRU0_FT3_8_P_MASK0_MAX (0xFFFFFFFFU)

/* FT3_8_P_MASK1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_P_MASK1_PRU0_FT3_8_P_MASK1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_P_MASK1_PRU0_FT3_8_P_MASK1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_P_MASK1_PRU0_FT3_8_P_MASK1_MAX (0xFFFFFFFFU)

/* FT3_9_P0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_P0_PRU0_FT3_9_P0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_P0_PRU0_FT3_9_P0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_P0_PRU0_FT3_9_P0_MAX (0xFFFFFFFFU)

/* FT3_9_P1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_P1_PRU0_FT3_9_P1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_P1_PRU0_FT3_9_P1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_P1_PRU0_FT3_9_P1_MAX (0xFFFFFFFFU)

/* FT3_9_P_MASK0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_P_MASK0_PRU0_FT3_9_P_MASK0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_P_MASK0_PRU0_FT3_9_P_MASK0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_P_MASK0_PRU0_FT3_9_P_MASK0_MAX (0xFFFFFFFFU)

/* FT3_9_P_MASK1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_P_MASK1_PRU0_FT3_9_P_MASK1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_P_MASK1_PRU0_FT3_9_P_MASK1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_P_MASK1_PRU0_FT3_9_P_MASK1_MAX (0xFFFFFFFFU)

/* FT3_10_P0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_P0_PRU0_FT3_10_P0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_P0_PRU0_FT3_10_P0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_P0_PRU0_FT3_10_P0_MAX (0xFFFFFFFFU)

/* FT3_10_P1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_P1_PRU0_FT3_10_P1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_P1_PRU0_FT3_10_P1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_P1_PRU0_FT3_10_P1_MAX (0xFFFFFFFFU)

/* FT3_10_P_MASK0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_P_MASK0_PRU0_FT3_10_P_MASK0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_P_MASK0_PRU0_FT3_10_P_MASK0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_P_MASK0_PRU0_FT3_10_P_MASK0_MAX (0xFFFFFFFFU)

/* FT3_10_P_MASK1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_P_MASK1_PRU0_FT3_10_P_MASK1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_P_MASK1_PRU0_FT3_10_P_MASK1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_P_MASK1_PRU0_FT3_10_P_MASK1_MAX (0xFFFFFFFFU)

/* FT3_11_P0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_P0_PRU0_FT3_11_P0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_P0_PRU0_FT3_11_P0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_P0_PRU0_FT3_11_P0_MAX (0xFFFFFFFFU)

/* FT3_11_P1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_P1_PRU0_FT3_11_P1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_P1_PRU0_FT3_11_P1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_P1_PRU0_FT3_11_P1_MAX (0xFFFFFFFFU)

/* FT3_11_P_MASK0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_P_MASK0_PRU0_FT3_11_P_MASK0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_P_MASK0_PRU0_FT3_11_P_MASK0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_P_MASK0_PRU0_FT3_11_P_MASK0_MAX (0xFFFFFFFFU)

/* FT3_11_P_MASK1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_P_MASK1_PRU0_FT3_11_P_MASK1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_P_MASK1_PRU0_FT3_11_P_MASK1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_P_MASK1_PRU0_FT3_11_P_MASK1_MAX (0xFFFFFFFFU)

/* FT3_12_P0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_P0_PRU0_FT3_12_P0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_P0_PRU0_FT3_12_P0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_P0_PRU0_FT3_12_P0_MAX (0xFFFFFFFFU)

/* FT3_12_P1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_P1_PRU0_FT3_12_P1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_P1_PRU0_FT3_12_P1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_P1_PRU0_FT3_12_P1_MAX (0xFFFFFFFFU)

/* FT3_12_P_MASK0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_P_MASK0_PRU0_FT3_12_P_MASK0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_P_MASK0_PRU0_FT3_12_P_MASK0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_P_MASK0_PRU0_FT3_12_P_MASK0_MAX (0xFFFFFFFFU)

/* FT3_12_P_MASK1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_P_MASK1_PRU0_FT3_12_P_MASK1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_P_MASK1_PRU0_FT3_12_P_MASK1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_P_MASK1_PRU0_FT3_12_P_MASK1_MAX (0xFFFFFFFFU)

/* FT3_13_P0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_P0_PRU0_FT3_13_P0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_P0_PRU0_FT3_13_P0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_P0_PRU0_FT3_13_P0_MAX (0xFFFFFFFFU)

/* FT3_13_P1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_P1_PRU0_FT3_13_P1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_P1_PRU0_FT3_13_P1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_P1_PRU0_FT3_13_P1_MAX (0xFFFFFFFFU)

/* FT3_13_P_MASK0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_P_MASK0_PRU0_FT3_13_P_MASK0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_P_MASK0_PRU0_FT3_13_P_MASK0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_P_MASK0_PRU0_FT3_13_P_MASK0_MAX (0xFFFFFFFFU)

/* FT3_13_P_MASK1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_P_MASK1_PRU0_FT3_13_P_MASK1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_P_MASK1_PRU0_FT3_13_P_MASK1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_P_MASK1_PRU0_FT3_13_P_MASK1_MAX (0xFFFFFFFFU)

/* FT3_14_P0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_P0_PRU0_FT3_14_P0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_P0_PRU0_FT3_14_P0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_P0_PRU0_FT3_14_P0_MAX (0xFFFFFFFFU)

/* FT3_14_P1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_P1_PRU0_FT3_14_P1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_P1_PRU0_FT3_14_P1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_P1_PRU0_FT3_14_P1_MAX (0xFFFFFFFFU)

/* FT3_14_P_MASK0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_P_MASK0_PRU0_FT3_14_P_MASK0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_P_MASK0_PRU0_FT3_14_P_MASK0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_P_MASK0_PRU0_FT3_14_P_MASK0_MAX (0xFFFFFFFFU)

/* FT3_14_P_MASK1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_P_MASK1_PRU0_FT3_14_P_MASK1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_P_MASK1_PRU0_FT3_14_P_MASK1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_P_MASK1_PRU0_FT3_14_P_MASK1_MAX (0xFFFFFFFFU)

/* FT3_15_P0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_P0_PRU0_FT3_15_P0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_P0_PRU0_FT3_15_P0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_P0_PRU0_FT3_15_P0_MAX (0xFFFFFFFFU)

/* FT3_15_P1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_P1_PRU0_FT3_15_P1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_P1_PRU0_FT3_15_P1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_P1_PRU0_FT3_15_P1_MAX (0xFFFFFFFFU)

/* FT3_15_P_MASK0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_P_MASK0_PRU0_FT3_15_P_MASK0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_P_MASK0_PRU0_FT3_15_P_MASK0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_P_MASK0_PRU0_FT3_15_P_MASK0_MAX (0xFFFFFFFFU)

/* FT3_15_P_MASK1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_P_MASK1_PRU0_FT3_15_P_MASK1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_P_MASK1_PRU0_FT3_15_P_MASK1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_P_MASK1_PRU0_FT3_15_P_MASK1_MAX (0xFFFFFFFFU)

/* FT_RX_PTR_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT_RX_PTR_PRU0_FT_RX_PTR_PRU0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT_RX_PTR_PRU0_FT_RX_PTR_PRU0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT_RX_PTR_PRU0_FT_RX_PTR_PRU0_MAX (0xFFFFFFFFU)

/* RX_CLASS0_AND_EN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS0_AND_EN_PRU0_RX_CLASS0_AND_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS0_AND_EN_PRU0_RX_CLASS0_AND_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS0_AND_EN_PRU0_RX_CLASS0_AND_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS0_OR_EN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS0_OR_EN_PRU0_RX_CLASS0_OR_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS0_OR_EN_PRU0_RX_CLASS0_OR_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS0_OR_EN_PRU0_RX_CLASS0_OR_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS1_AND_EN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS1_AND_EN_PRU0_RX_CLASS1_AND_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS1_AND_EN_PRU0_RX_CLASS1_AND_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS1_AND_EN_PRU0_RX_CLASS1_AND_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS1_OR_EN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS1_OR_EN_PRU0_RX_CLASS1_OR_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS1_OR_EN_PRU0_RX_CLASS1_OR_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS1_OR_EN_PRU0_RX_CLASS1_OR_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS2_AND_EN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS2_AND_EN_PRU0_RX_CLASS2_AND_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS2_AND_EN_PRU0_RX_CLASS2_AND_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS2_AND_EN_PRU0_RX_CLASS2_AND_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS2_OR_EN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS2_OR_EN_PRU0_RX_CLASS2_OR_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS2_OR_EN_PRU0_RX_CLASS2_OR_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS2_OR_EN_PRU0_RX_CLASS2_OR_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS3_AND_EN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS3_AND_EN_PRU0_RX_CLASS3_AND_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS3_AND_EN_PRU0_RX_CLASS3_AND_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS3_AND_EN_PRU0_RX_CLASS3_AND_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS3_OR_EN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS3_OR_EN_PRU0_RX_CLASS3_OR_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS3_OR_EN_PRU0_RX_CLASS3_OR_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS3_OR_EN_PRU0_RX_CLASS3_OR_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS4_AND_EN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS4_AND_EN_PRU0_RX_CLASS4_AND_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS4_AND_EN_PRU0_RX_CLASS4_AND_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS4_AND_EN_PRU0_RX_CLASS4_AND_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS4_OR_EN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS4_OR_EN_PRU0_RX_CLASS4_OR_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS4_OR_EN_PRU0_RX_CLASS4_OR_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS4_OR_EN_PRU0_RX_CLASS4_OR_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS5_AND_EN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS5_AND_EN_PRU0_RX_CLASS5_AND_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS5_AND_EN_PRU0_RX_CLASS5_AND_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS5_AND_EN_PRU0_RX_CLASS5_AND_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS5_OR_EN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS5_OR_EN_PRU0_RX_CLASS5_OR_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS5_OR_EN_PRU0_RX_CLASS5_OR_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS5_OR_EN_PRU0_RX_CLASS5_OR_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS6_AND_EN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS6_AND_EN_PRU0_RX_CLASS6_AND_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS6_AND_EN_PRU0_RX_CLASS6_AND_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS6_AND_EN_PRU0_RX_CLASS6_AND_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS6_OR_EN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS6_OR_EN_PRU0_RX_CLASS6_OR_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS6_OR_EN_PRU0_RX_CLASS6_OR_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS6_OR_EN_PRU0_RX_CLASS6_OR_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS7_AND_EN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS7_AND_EN_PRU0_RX_CLASS7_AND_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS7_AND_EN_PRU0_RX_CLASS7_AND_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS7_AND_EN_PRU0_RX_CLASS7_AND_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS7_OR_EN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS7_OR_EN_PRU0_RX_CLASS7_OR_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS7_OR_EN_PRU0_RX_CLASS7_OR_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS7_OR_EN_PRU0_RX_CLASS7_OR_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS8_AND_EN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS8_AND_EN_PRU0_RX_CLASS8_AND_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS8_AND_EN_PRU0_RX_CLASS8_AND_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS8_AND_EN_PRU0_RX_CLASS8_AND_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS8_OR_EN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS8_OR_EN_PRU0_RX_CLASS8_OR_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS8_OR_EN_PRU0_RX_CLASS8_OR_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS8_OR_EN_PRU0_RX_CLASS8_OR_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS9_AND_EN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS9_AND_EN_PRU0_RX_CLASS9_AND_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS9_AND_EN_PRU0_RX_CLASS9_AND_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS9_AND_EN_PRU0_RX_CLASS9_AND_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS9_OR_EN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS9_OR_EN_PRU0_RX_CLASS9_OR_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS9_OR_EN_PRU0_RX_CLASS9_OR_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS9_OR_EN_PRU0_RX_CLASS9_OR_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS10_AND_EN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS10_AND_EN_PRU0_RX_CLASS10_AND_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS10_AND_EN_PRU0_RX_CLASS10_AND_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS10_AND_EN_PRU0_RX_CLASS10_AND_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS10_OR_EN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS10_OR_EN_PRU0_RX_CLASS10_OR_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS10_OR_EN_PRU0_RX_CLASS10_OR_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS10_OR_EN_PRU0_RX_CLASS10_OR_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS11_AND_EN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS11_AND_EN_PRU0_RX_CLASS11_AND_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS11_AND_EN_PRU0_RX_CLASS11_AND_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS11_AND_EN_PRU0_RX_CLASS11_AND_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS11_OR_EN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS11_OR_EN_PRU0_RX_CLASS11_OR_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS11_OR_EN_PRU0_RX_CLASS11_OR_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS11_OR_EN_PRU0_RX_CLASS11_OR_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS12_AND_EN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS12_AND_EN_PRU0_RX_CLASS12_AND_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS12_AND_EN_PRU0_RX_CLASS12_AND_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS12_AND_EN_PRU0_RX_CLASS12_AND_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS12_OR_EN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS12_OR_EN_PRU0_RX_CLASS12_OR_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS12_OR_EN_PRU0_RX_CLASS12_OR_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS12_OR_EN_PRU0_RX_CLASS12_OR_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS13_AND_EN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS13_AND_EN_PRU0_RX_CLASS13_AND_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS13_AND_EN_PRU0_RX_CLASS13_AND_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS13_AND_EN_PRU0_RX_CLASS13_AND_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS13_OR_EN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS13_OR_EN_PRU0_RX_CLASS13_OR_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS13_OR_EN_PRU0_RX_CLASS13_OR_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS13_OR_EN_PRU0_RX_CLASS13_OR_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS14_AND_EN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS14_AND_EN_PRU0_RX_CLASS14_AND_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS14_AND_EN_PRU0_RX_CLASS14_AND_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS14_AND_EN_PRU0_RX_CLASS14_AND_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS14_OR_EN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS14_OR_EN_PRU0_RX_CLASS14_OR_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS14_OR_EN_PRU0_RX_CLASS14_OR_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS14_OR_EN_PRU0_RX_CLASS14_OR_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS15_AND_EN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS15_AND_EN_PRU0_RX_CLASS15_AND_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS15_AND_EN_PRU0_RX_CLASS15_AND_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS15_AND_EN_PRU0_RX_CLASS15_AND_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS15_OR_EN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS15_OR_EN_PRU0_RX_CLASS15_OR_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS15_OR_EN_PRU0_RX_CLASS15_OR_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS15_OR_EN_PRU0_RX_CLASS15_OR_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS_CFG1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU0_RX_CLASS0_SEL_MASK (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU0_RX_CLASS0_SEL_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU0_RX_CLASS0_SEL_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU0_RX_CLASS1_SEL_MASK (0x0000000CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU0_RX_CLASS1_SEL_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU0_RX_CLASS1_SEL_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU0_RX_CLASS2_SEL_MASK (0x00000030U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU0_RX_CLASS2_SEL_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU0_RX_CLASS2_SEL_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU0_RX_CLASS3_SEL_MASK (0x000000C0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU0_RX_CLASS3_SEL_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU0_RX_CLASS3_SEL_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU0_RX_CLASS4_SEL_MASK (0x00000300U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU0_RX_CLASS4_SEL_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU0_RX_CLASS4_SEL_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU0_RX_CLASS5_SEL_MASK (0x00000C00U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU0_RX_CLASS5_SEL_SHIFT (0x0000000AU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU0_RX_CLASS5_SEL_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU0_RX_CLASS6_SEL_MASK (0x00003000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU0_RX_CLASS6_SEL_SHIFT (0x0000000CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU0_RX_CLASS6_SEL_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU0_RX_CLASS7_SEL_MASK (0x0000C000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU0_RX_CLASS7_SEL_SHIFT (0x0000000EU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU0_RX_CLASS7_SEL_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU0_RX_CLASS8_SEL_MASK (0x00030000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU0_RX_CLASS8_SEL_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU0_RX_CLASS8_SEL_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU0_RX_CLASS9_SEL_MASK (0x000C0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU0_RX_CLASS9_SEL_SHIFT (0x00000012U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU0_RX_CLASS9_SEL_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU0_RX_CLASS10_SEL_MASK (0x00300000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU0_RX_CLASS10_SEL_SHIFT (0x00000014U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU0_RX_CLASS10_SEL_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU0_RX_CLASS11_SEL_MASK (0x00C00000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU0_RX_CLASS11_SEL_SHIFT (0x00000016U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU0_RX_CLASS11_SEL_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU0_RX_CLASS12_SEL_MASK (0x03000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU0_RX_CLASS12_SEL_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU0_RX_CLASS12_SEL_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU0_RX_CLASS13_SEL_MASK (0x0C000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU0_RX_CLASS13_SEL_SHIFT (0x0000001AU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU0_RX_CLASS13_SEL_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU0_RX_CLASS14_SEL_MASK (0x30000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU0_RX_CLASS14_SEL_SHIFT (0x0000001CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU0_RX_CLASS14_SEL_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU0_RX_CLASS15_SEL_MASK (0xC0000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU0_RX_CLASS15_SEL_SHIFT (0x0000001EU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU0_RX_CLASS15_SEL_MAX (0x00000003U)

/* RX_CLASS_CFG2_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG2_PRU0_RX_CLASS_AND_NV_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG2_PRU0_RX_CLASS_AND_NV_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG2_PRU0_RX_CLASS_AND_NV_MAX (0x0000FFFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG2_PRU0_RX_CLASS_OR_NV_MASK (0xFFFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG2_PRU0_RX_CLASS_OR_NV_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG2_PRU0_RX_CLASS_OR_NV_MAX (0x0000FFFFU)

/* RX_CLASS_GATES0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES0_PRU0_RX_RATE_GATE_SEL0_MASK (0x00000007U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES0_PRU0_RX_RATE_GATE_SEL0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES0_PRU0_RX_RATE_GATE_SEL0_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES0_PRU0_RX_PHASE_MASK0_MASK (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES0_PRU0_RX_PHASE_MASK0_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES0_PRU0_RX_PHASE_MASK0_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES0_PRU0_RX_CLASS_RAW_MASK0_MASK (0x00000020U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES0_PRU0_RX_CLASS_RAW_MASK0_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES0_PRU0_RX_CLASS_RAW_MASK0_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES0_PRU0_RX_ALLOW_MASK0_MASK (0x00000040U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES0_PRU0_RX_ALLOW_MASK0_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES0_PRU0_RX_ALLOW_MASK0_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES0_PRU0_RX_RED_PHASE_EN0_MASK (0x00000100U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES0_PRU0_RX_RED_PHASE_EN0_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES0_PRU0_RX_RED_PHASE_EN0_MAX (0x00000001U)

/* RX_CLASS_GATES1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES1_PRU0_RX_RATE_GATE_SEL1_MASK (0x00000007U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES1_PRU0_RX_RATE_GATE_SEL1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES1_PRU0_RX_RATE_GATE_SEL1_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES1_PRU0_RX_PHASE_MASK1_MASK (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES1_PRU0_RX_PHASE_MASK1_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES1_PRU0_RX_PHASE_MASK1_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES1_PRU0_RX_CLASS_RAW_MASK1_MASK (0x00000020U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES1_PRU0_RX_CLASS_RAW_MASK1_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES1_PRU0_RX_CLASS_RAW_MASK1_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES1_PRU0_RX_ALLOW_MASK1_MASK (0x00000040U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES1_PRU0_RX_ALLOW_MASK1_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES1_PRU0_RX_ALLOW_MASK1_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES1_PRU0_RX_RED_PHASE_EN1_MASK (0x00000100U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES1_PRU0_RX_RED_PHASE_EN1_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES1_PRU0_RX_RED_PHASE_EN1_MAX (0x00000001U)

/* RX_CLASS_GATES2_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES2_PRU0_RX_RATE_GATE_SEL2_MASK (0x00000007U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES2_PRU0_RX_RATE_GATE_SEL2_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES2_PRU0_RX_RATE_GATE_SEL2_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES2_PRU0_RX_PHASE_MASK2_MASK (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES2_PRU0_RX_PHASE_MASK2_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES2_PRU0_RX_PHASE_MASK2_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES2_PRU0_RX_CLASS_RAW_MASK2_MASK (0x00000020U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES2_PRU0_RX_CLASS_RAW_MASK2_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES2_PRU0_RX_CLASS_RAW_MASK2_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES2_PRU0_RX_ALLOW_MASK2_MASK (0x00000040U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES2_PRU0_RX_ALLOW_MASK2_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES2_PRU0_RX_ALLOW_MASK2_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES2_PRU0_RX_RED_PHASE_EN2_MASK (0x00000100U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES2_PRU0_RX_RED_PHASE_EN2_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES2_PRU0_RX_RED_PHASE_EN2_MAX (0x00000001U)

/* RX_CLASS_GATES3_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES3_PRU0_RX_RATE_GATE_SEL3_MASK (0x00000007U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES3_PRU0_RX_RATE_GATE_SEL3_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES3_PRU0_RX_RATE_GATE_SEL3_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES3_PRU0_RX_PHASE_MASK3_MASK (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES3_PRU0_RX_PHASE_MASK3_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES3_PRU0_RX_PHASE_MASK3_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES3_PRU0_RX_CLASS_RAW_MASK3_MASK (0x00000020U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES3_PRU0_RX_CLASS_RAW_MASK3_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES3_PRU0_RX_CLASS_RAW_MASK3_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES3_PRU0_RX_ALLOW_MASK3_MASK (0x00000040U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES3_PRU0_RX_ALLOW_MASK3_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES3_PRU0_RX_ALLOW_MASK3_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES3_PRU0_RX_RED_PHASE_EN3_MASK (0x00000100U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES3_PRU0_RX_RED_PHASE_EN3_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES3_PRU0_RX_RED_PHASE_EN3_MAX (0x00000001U)

/* RX_CLASS_GATES4_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES4_PRU0_RX_RATE_GATE_SEL4_MASK (0x00000007U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES4_PRU0_RX_RATE_GATE_SEL4_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES4_PRU0_RX_RATE_GATE_SEL4_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES4_PRU0_RX_PHASE_MASK4_MASK (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES4_PRU0_RX_PHASE_MASK4_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES4_PRU0_RX_PHASE_MASK4_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES4_PRU0_RX_CLASS_RAW_MASK4_MASK (0x00000020U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES4_PRU0_RX_CLASS_RAW_MASK4_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES4_PRU0_RX_CLASS_RAW_MASK4_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES4_PRU0_RX_ALLOW_MASK4_MASK (0x00000040U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES4_PRU0_RX_ALLOW_MASK4_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES4_PRU0_RX_ALLOW_MASK4_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES4_PRU0_RX_RED_PHASE_EN4_MASK (0x00000100U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES4_PRU0_RX_RED_PHASE_EN4_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES4_PRU0_RX_RED_PHASE_EN4_MAX (0x00000001U)

/* RX_CLASS_GATES5_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES5_PRU0_RX_RATE_GATE_SEL5_MASK (0x00000007U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES5_PRU0_RX_RATE_GATE_SEL5_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES5_PRU0_RX_RATE_GATE_SEL5_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES5_PRU0_RX_PHASE_MASK5_MASK (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES5_PRU0_RX_PHASE_MASK5_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES5_PRU0_RX_PHASE_MASK5_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES5_PRU0_RX_CLASS_RAW_MASK5_MASK (0x00000020U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES5_PRU0_RX_CLASS_RAW_MASK5_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES5_PRU0_RX_CLASS_RAW_MASK5_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES5_PRU0_RX_ALLOW_MASK5_MASK (0x00000040U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES5_PRU0_RX_ALLOW_MASK5_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES5_PRU0_RX_ALLOW_MASK5_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES5_PRU0_RX_RED_PHASE_EN5_MASK (0x00000100U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES5_PRU0_RX_RED_PHASE_EN5_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES5_PRU0_RX_RED_PHASE_EN5_MAX (0x00000001U)

/* RX_CLASS_GATES6_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES6_PRU0_RX_RATE_GATE_SEL6_MASK (0x00000007U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES6_PRU0_RX_RATE_GATE_SEL6_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES6_PRU0_RX_RATE_GATE_SEL6_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES6_PRU0_RX_PHASE_MASK6_MASK (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES6_PRU0_RX_PHASE_MASK6_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES6_PRU0_RX_PHASE_MASK6_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES6_PRU0_RX_CLASS_RAW_MASK6_MASK (0x00000020U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES6_PRU0_RX_CLASS_RAW_MASK6_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES6_PRU0_RX_CLASS_RAW_MASK6_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES6_PRU0_RX_ALLOW_MASK6_MASK (0x00000040U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES6_PRU0_RX_ALLOW_MASK6_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES6_PRU0_RX_ALLOW_MASK6_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES6_PRU0_RX_RED_PHASE_EN6_MASK (0x00000100U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES6_PRU0_RX_RED_PHASE_EN6_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES6_PRU0_RX_RED_PHASE_EN6_MAX (0x00000001U)

/* RX_CLASS_GATES7_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES7_PRU0_RX_RATE_GATE_SEL7_MASK (0x00000007U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES7_PRU0_RX_RATE_GATE_SEL7_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES7_PRU0_RX_RATE_GATE_SEL7_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES7_PRU0_RX_PHASE_MASK7_MASK (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES7_PRU0_RX_PHASE_MASK7_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES7_PRU0_RX_PHASE_MASK7_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES7_PRU0_RX_CLASS_RAW_MASK7_MASK (0x00000020U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES7_PRU0_RX_CLASS_RAW_MASK7_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES7_PRU0_RX_CLASS_RAW_MASK7_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES7_PRU0_RX_ALLOW_MASK7_MASK (0x00000040U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES7_PRU0_RX_ALLOW_MASK7_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES7_PRU0_RX_ALLOW_MASK7_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES7_PRU0_RX_RED_PHASE_EN7_MASK (0x00000100U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES7_PRU0_RX_RED_PHASE_EN7_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES7_PRU0_RX_RED_PHASE_EN7_MAX (0x00000001U)

/* RX_CLASS_GATES8_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES8_PRU0_RX_RATE_GATE_SEL8_MASK (0x00000007U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES8_PRU0_RX_RATE_GATE_SEL8_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES8_PRU0_RX_RATE_GATE_SEL8_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES8_PRU0_RX_PHASE_MASK8_MASK (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES8_PRU0_RX_PHASE_MASK8_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES8_PRU0_RX_PHASE_MASK8_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES8_PRU0_RX_CLASS_RAW_MASK8_MASK (0x00000020U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES8_PRU0_RX_CLASS_RAW_MASK8_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES8_PRU0_RX_CLASS_RAW_MASK8_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES8_PRU0_RX_ALLOW_MASK8_MASK (0x00000040U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES8_PRU0_RX_ALLOW_MASK8_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES8_PRU0_RX_ALLOW_MASK8_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES8_PRU0_RX_RED_PHASE_EN8_MASK (0x00000100U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES8_PRU0_RX_RED_PHASE_EN8_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES8_PRU0_RX_RED_PHASE_EN8_MAX (0x00000001U)

/* RX_CLASS_GATES9_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES9_PRU0_RX_RATE_GATE_SEL9_MASK (0x00000007U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES9_PRU0_RX_RATE_GATE_SEL9_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES9_PRU0_RX_RATE_GATE_SEL9_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES9_PRU0_RX_PHASE_MASK9_MASK (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES9_PRU0_RX_PHASE_MASK9_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES9_PRU0_RX_PHASE_MASK9_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES9_PRU0_RX_CLASS_RAW_MASK9_MASK (0x00000020U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES9_PRU0_RX_CLASS_RAW_MASK9_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES9_PRU0_RX_CLASS_RAW_MASK9_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES9_PRU0_RX_ALLOW_MASK9_MASK (0x00000040U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES9_PRU0_RX_ALLOW_MASK9_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES9_PRU0_RX_ALLOW_MASK9_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES9_PRU0_RX_RED_PHASE_EN9_MASK (0x00000100U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES9_PRU0_RX_RED_PHASE_EN9_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES9_PRU0_RX_RED_PHASE_EN9_MAX (0x00000001U)

/* RX_CLASS_GATES10_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES10_PRU0_RX_RATE_GATE_SEL10_MASK (0x00000007U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES10_PRU0_RX_RATE_GATE_SEL10_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES10_PRU0_RX_RATE_GATE_SEL10_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES10_PRU0_RX_PHASE_MASK10_MASK (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES10_PRU0_RX_PHASE_MASK10_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES10_PRU0_RX_PHASE_MASK10_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES10_PRU0_RX_CLASS_RAW_MASK10_MASK (0x00000020U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES10_PRU0_RX_CLASS_RAW_MASK10_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES10_PRU0_RX_CLASS_RAW_MASK10_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES10_PRU0_RX_ALLOW_MASK10_MASK (0x00000040U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES10_PRU0_RX_ALLOW_MASK10_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES10_PRU0_RX_ALLOW_MASK10_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES10_PRU0_RX_RED_PHASE_EN10_MASK (0x00000100U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES10_PRU0_RX_RED_PHASE_EN10_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES10_PRU0_RX_RED_PHASE_EN10_MAX (0x00000001U)

/* RX_CLASS_GATES11_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES11_PRU0_RX_RATE_GATE_SEL11_MASK (0x00000007U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES11_PRU0_RX_RATE_GATE_SEL11_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES11_PRU0_RX_RATE_GATE_SEL11_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES11_PRU0_RX_PHASE_MASK11_MASK (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES11_PRU0_RX_PHASE_MASK11_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES11_PRU0_RX_PHASE_MASK11_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES11_PRU0_RX_CLASS_RAW_MASK11_MASK (0x00000020U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES11_PRU0_RX_CLASS_RAW_MASK11_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES11_PRU0_RX_CLASS_RAW_MASK11_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES11_PRU0_RX_ALLOW_MASK11_MASK (0x00000040U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES11_PRU0_RX_ALLOW_MASK11_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES11_PRU0_RX_ALLOW_MASK11_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES11_PRU0_RX_RED_PHASE_EN11_MASK (0x00000100U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES11_PRU0_RX_RED_PHASE_EN11_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES11_PRU0_RX_RED_PHASE_EN11_MAX (0x00000001U)

/* RX_CLASS_GATES12_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES12_PRU0_RX_RATE_GATE_SEL12_MASK (0x00000007U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES12_PRU0_RX_RATE_GATE_SEL12_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES12_PRU0_RX_RATE_GATE_SEL12_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES12_PRU0_RX_PHASE_MASK12_MASK (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES12_PRU0_RX_PHASE_MASK12_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES12_PRU0_RX_PHASE_MASK12_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES12_PRU0_RX_CLASS_RAW_MASK12_MASK (0x00000020U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES12_PRU0_RX_CLASS_RAW_MASK12_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES12_PRU0_RX_CLASS_RAW_MASK12_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES12_PRU0_RX_ALLOW_MASK12_MASK (0x00000040U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES12_PRU0_RX_ALLOW_MASK12_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES12_PRU0_RX_ALLOW_MASK12_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES12_PRU0_RX_RED_PHASE_EN12_MASK (0x00000100U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES12_PRU0_RX_RED_PHASE_EN12_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES12_PRU0_RX_RED_PHASE_EN12_MAX (0x00000001U)

/* RX_CLASS_GATES13_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES13_PRU0_RX_RATE_GATE_SEL13_MASK (0x00000007U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES13_PRU0_RX_RATE_GATE_SEL13_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES13_PRU0_RX_RATE_GATE_SEL13_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES13_PRU0_RX_PHASE_MASK13_MASK (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES13_PRU0_RX_PHASE_MASK13_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES13_PRU0_RX_PHASE_MASK13_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES13_PRU0_RX_CLASS_RAW_MASK13_MASK (0x00000020U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES13_PRU0_RX_CLASS_RAW_MASK13_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES13_PRU0_RX_CLASS_RAW_MASK13_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES13_PRU0_RX_ALLOW_MASK13_MASK (0x00000040U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES13_PRU0_RX_ALLOW_MASK13_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES13_PRU0_RX_ALLOW_MASK13_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES13_PRU0_RX_RED_PHASE_EN13_MASK (0x00000100U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES13_PRU0_RX_RED_PHASE_EN13_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES13_PRU0_RX_RED_PHASE_EN13_MAX (0x00000001U)

/* RX_CLASS_GATES14_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES14_PRU0_RX_RATE_GATE_SEL14_MASK (0x00000007U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES14_PRU0_RX_RATE_GATE_SEL14_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES14_PRU0_RX_RATE_GATE_SEL14_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES14_PRU0_RX_PHASE_MASK14_MASK (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES14_PRU0_RX_PHASE_MASK14_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES14_PRU0_RX_PHASE_MASK14_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES14_PRU0_RX_CLASS_RAW_MASK14_MASK (0x00000020U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES14_PRU0_RX_CLASS_RAW_MASK14_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES14_PRU0_RX_CLASS_RAW_MASK14_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES14_PRU0_RX_ALLOW_MASK14_MASK (0x00000040U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES14_PRU0_RX_ALLOW_MASK14_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES14_PRU0_RX_ALLOW_MASK14_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES14_PRU0_RX_RED_PHASE_EN14_MASK (0x00000100U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES14_PRU0_RX_RED_PHASE_EN14_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES14_PRU0_RX_RED_PHASE_EN14_MAX (0x00000001U)

/* RX_CLASS_GATES15_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES15_PRU0_RX_RATE_GATE_SEL15_MASK (0x00000007U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES15_PRU0_RX_RATE_GATE_SEL15_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES15_PRU0_RX_RATE_GATE_SEL15_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES15_PRU0_RX_PHASE_MASK15_MASK (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES15_PRU0_RX_PHASE_MASK15_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES15_PRU0_RX_PHASE_MASK15_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES15_PRU0_RX_CLASS_RAW_MASK15_MASK (0x00000020U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES15_PRU0_RX_CLASS_RAW_MASK15_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES15_PRU0_RX_CLASS_RAW_MASK15_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES15_PRU0_RX_ALLOW_MASK15_MASK (0x00000040U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES15_PRU0_RX_ALLOW_MASK15_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES15_PRU0_RX_ALLOW_MASK15_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES15_PRU0_RX_RED_PHASE_EN15_MASK (0x00000100U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES15_PRU0_RX_RED_PHASE_EN15_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES15_PRU0_RX_RED_PHASE_EN15_MAX (0x00000001U)

/* RX_GREEN_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_GREEN_PRU0_RX_GREEN_CMP_SEL_MASK (0x0000000FU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_GREEN_PRU0_RX_GREEN_CMP_SEL_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_GREEN_PRU0_RX_GREEN_CMP_SEL_MAX (0x0000000FU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_GREEN_PRU0_RX_GREEN_VAL_MASK (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_GREEN_PRU0_RX_GREEN_VAL_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_GREEN_PRU0_RX_GREEN_VAL_MAX (0x00000001U)

/* SA_HASH_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SA_HASH_PRU0_SA_HASH_SEED_MASK (0x000003FFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SA_HASH_PRU0_SA_HASH_SEED_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SA_HASH_PRU0_SA_HASH_SEED_MAX (0x000003FFU)

/* CONN_HASH_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_CONN_HASH_PRU0_CONN_HASH_SEED_MASK (0x000003FFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_CONN_HASH_PRU0_CONN_HASH_SEED_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_CONN_HASH_PRU0_CONN_HASH_SEED_MAX (0x000003FFU)

/* CONN_HASH_START_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_CONN_HASH_START_PRU0_CONN_HASH_START_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_CONN_HASH_START_PRU0_CONN_HASH_START_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_CONN_HASH_START_PRU0_CONN_HASH_START_MAX (0x00007FFFU)

/* RX_RATE_CFG0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG0_PRU0_RX_RATE_CIR_IDLE0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG0_PRU0_RX_RATE_CIR_IDLE0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG0_PRU0_RX_RATE_CIR_IDLE0_MAX (0xFFFFFFFFU)

/* RX_RATE_CFG1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG1_PRU0_RX_RATE_CIR_IDLE1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG1_PRU0_RX_RATE_CIR_IDLE1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG1_PRU0_RX_RATE_CIR_IDLE1_MAX (0xFFFFFFFFU)

/* RX_RATE_CFG2_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG2_PRU0_RX_RATE_CIR_IDLE2_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG2_PRU0_RX_RATE_CIR_IDLE2_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG2_PRU0_RX_RATE_CIR_IDLE2_MAX (0xFFFFFFFFU)

/* RX_RATE_CFG3_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG3_PRU0_RX_RATE_CIR_IDLE3_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG3_PRU0_RX_RATE_CIR_IDLE3_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG3_PRU0_RX_RATE_CIR_IDLE3_MAX (0xFFFFFFFFU)

/* RX_RATE_CFG4_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG4_PRU0_RX_RATE_CIR_IDLE4_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG4_PRU0_RX_RATE_CIR_IDLE4_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG4_PRU0_RX_RATE_CIR_IDLE4_MAX (0xFFFFFFFFU)

/* RX_RATE_CFG5_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG5_PRU0_RX_RATE_CIR_IDLE5_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG5_PRU0_RX_RATE_CIR_IDLE5_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG5_PRU0_RX_RATE_CIR_IDLE5_MAX (0xFFFFFFFFU)

/* RX_RATE_CFG6_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG6_PRU0_RX_RATE_CIR_IDLE6_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG6_PRU0_RX_RATE_CIR_IDLE6_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG6_PRU0_RX_RATE_CIR_IDLE6_MAX (0xFFFFFFFFU)

/* RX_RATE_CFG7_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG7_PRU0_RX_RATE_CIR_IDLE7_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG7_PRU0_RX_RATE_CIR_IDLE7_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG7_PRU0_RX_RATE_CIR_IDLE7_MAX (0xFFFFFFFFU)

/* RX_RATE_SRC_SEL0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL0_PRU0_RX_RATE_SRC_SEL0_MASK (0x0000003FU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL0_PRU0_RX_RATE_SRC_SEL0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL0_PRU0_RX_RATE_SRC_SEL0_MAX (0x0000003FU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL0_PRU0_RX_RATE_SRC_SEL1_MASK (0x00003F00U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL0_PRU0_RX_RATE_SRC_SEL1_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL0_PRU0_RX_RATE_SRC_SEL1_MAX (0x0000003FU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL0_PRU0_RX_RATE_SRC_SEL2_MASK (0x003F0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL0_PRU0_RX_RATE_SRC_SEL2_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL0_PRU0_RX_RATE_SRC_SEL2_MAX (0x0000003FU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL0_PRU0_RX_RATE_SRC_SEL3_MASK (0x3F000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL0_PRU0_RX_RATE_SRC_SEL3_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL0_PRU0_RX_RATE_SRC_SEL3_MAX (0x0000003FU)

/* RX_RATE_SRC_SEL1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL1_PRU0_RX_RATE_SRC_SEL4_MASK (0x0000003FU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL1_PRU0_RX_RATE_SRC_SEL4_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL1_PRU0_RX_RATE_SRC_SEL4_MAX (0x0000003FU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL1_PRU0_RX_RATE_SRC_SEL5_MASK (0x00003F00U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL1_PRU0_RX_RATE_SRC_SEL5_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL1_PRU0_RX_RATE_SRC_SEL5_MAX (0x0000003FU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL1_PRU0_RX_RATE_SRC_SEL6_MASK (0x003F0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL1_PRU0_RX_RATE_SRC_SEL6_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL1_PRU0_RX_RATE_SRC_SEL6_MAX (0x0000003FU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL1_PRU0_RX_RATE_SRC_SEL7_MASK (0x3F000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL1_PRU0_RX_RATE_SRC_SEL7_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL1_PRU0_RX_RATE_SRC_SEL7_MAX (0x0000003FU)

/* TX_RATE_CFG1_0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_0_PRU0_TX_RATE_CIR_IDLE0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_0_PRU0_TX_RATE_CIR_IDLE0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_0_PRU0_TX_RATE_CIR_IDLE0_MAX (0xFFFFFFFFU)

/* TX_RATE_CFG2_0_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_0_PRU0_TX_RATE_LEN0_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_0_PRU0_TX_RATE_LEN0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_0_PRU0_TX_RATE_LEN0_MAX (0x0000FFFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_0_PRU0_TX_RATE_EN0_MASK (0x00010000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_0_PRU0_TX_RATE_EN0_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_0_PRU0_TX_RATE_EN0_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_0_PRU0_TX_RATE_ALLOW0_MASK (0x00020000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_0_PRU0_TX_RATE_ALLOW0_SHIFT (0x00000011U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_0_PRU0_TX_RATE_ALLOW0_MAX (0x00000001U)

/* TX_RATE_CFG1_1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_1_PRU0_TX_RATE_CIR_IDLE1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_1_PRU0_TX_RATE_CIR_IDLE1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_1_PRU0_TX_RATE_CIR_IDLE1_MAX (0xFFFFFFFFU)

/* TX_RATE_CFG2_1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_1_PRU0_TX_RATE_LEN1_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_1_PRU0_TX_RATE_LEN1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_1_PRU0_TX_RATE_LEN1_MAX (0x0000FFFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_1_PRU0_TX_RATE_EN1_MASK (0x00010000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_1_PRU0_TX_RATE_EN1_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_1_PRU0_TX_RATE_EN1_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_1_PRU0_TX_RATE_ALLOW1_MASK (0x00020000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_1_PRU0_TX_RATE_ALLOW1_SHIFT (0x00000011U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_1_PRU0_TX_RATE_ALLOW1_MAX (0x00000001U)

/* TX_RATE_CFG1_2_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_2_PRU0_TX_RATE_CIR_IDLE2_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_2_PRU0_TX_RATE_CIR_IDLE2_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_2_PRU0_TX_RATE_CIR_IDLE2_MAX (0xFFFFFFFFU)

/* TX_RATE_CFG2_2_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_2_PRU0_TX_RATE_LEN2_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_2_PRU0_TX_RATE_LEN2_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_2_PRU0_TX_RATE_LEN2_MAX (0x0000FFFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_2_PRU0_TX_RATE_EN2_MASK (0x00010000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_2_PRU0_TX_RATE_EN2_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_2_PRU0_TX_RATE_EN2_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_2_PRU0_TX_RATE_ALLOW2_MASK (0x00020000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_2_PRU0_TX_RATE_ALLOW2_SHIFT (0x00000011U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_2_PRU0_TX_RATE_ALLOW2_MAX (0x00000001U)

/* TX_RATE_CFG1_3_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_3_PRU0_TX_RATE_CIR_IDLE3_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_3_PRU0_TX_RATE_CIR_IDLE3_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_3_PRU0_TX_RATE_CIR_IDLE3_MAX (0xFFFFFFFFU)

/* TX_RATE_CFG2_3_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_3_PRU0_TX_RATE_LEN3_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_3_PRU0_TX_RATE_LEN3_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_3_PRU0_TX_RATE_LEN3_MAX (0x0000FFFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_3_PRU0_TX_RATE_EN3_MASK (0x00010000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_3_PRU0_TX_RATE_EN3_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_3_PRU0_TX_RATE_EN3_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_3_PRU0_TX_RATE_ALLOW3_MASK (0x00020000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_3_PRU0_TX_RATE_ALLOW3_SHIFT (0x00000011U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_3_PRU0_TX_RATE_ALLOW3_MAX (0x00000001U)

/* TX_RATE_CFG1_4_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_4_PRU0_TX_RATE_CIR_IDLE4_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_4_PRU0_TX_RATE_CIR_IDLE4_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_4_PRU0_TX_RATE_CIR_IDLE4_MAX (0xFFFFFFFFU)

/* TX_RATE_CFG2_4_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_4_PRU0_TX_RATE_LEN4_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_4_PRU0_TX_RATE_LEN4_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_4_PRU0_TX_RATE_LEN4_MAX (0x0000FFFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_4_PRU0_TX_RATE_EN4_MASK (0x00010000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_4_PRU0_TX_RATE_EN4_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_4_PRU0_TX_RATE_EN4_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_4_PRU0_TX_RATE_ALLOW4_MASK (0x00020000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_4_PRU0_TX_RATE_ALLOW4_SHIFT (0x00000011U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_4_PRU0_TX_RATE_ALLOW4_MAX (0x00000001U)

/* TX_RATE_CFG1_5_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_5_PRU0_TX_RATE_CIR_IDLE5_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_5_PRU0_TX_RATE_CIR_IDLE5_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_5_PRU0_TX_RATE_CIR_IDLE5_MAX (0xFFFFFFFFU)

/* TX_RATE_CFG2_5_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_5_PRU0_TX_RATE_LEN5_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_5_PRU0_TX_RATE_LEN5_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_5_PRU0_TX_RATE_LEN5_MAX (0x0000FFFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_5_PRU0_TX_RATE_EN5_MASK (0x00010000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_5_PRU0_TX_RATE_EN5_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_5_PRU0_TX_RATE_EN5_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_5_PRU0_TX_RATE_ALLOW5_MASK (0x00020000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_5_PRU0_TX_RATE_ALLOW5_SHIFT (0x00000011U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_5_PRU0_TX_RATE_ALLOW5_MAX (0x00000001U)

/* TX_RATE_CFG1_6_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_6_PRU0_TX_RATE_CIR_IDLE6_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_6_PRU0_TX_RATE_CIR_IDLE6_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_6_PRU0_TX_RATE_CIR_IDLE6_MAX (0xFFFFFFFFU)

/* TX_RATE_CFG2_6_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_6_PRU0_TX_RATE_LEN6_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_6_PRU0_TX_RATE_LEN6_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_6_PRU0_TX_RATE_LEN6_MAX (0x0000FFFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_6_PRU0_TX_RATE_EN6_MASK (0x00010000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_6_PRU0_TX_RATE_EN6_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_6_PRU0_TX_RATE_EN6_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_6_PRU0_TX_RATE_ALLOW6_MASK (0x00020000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_6_PRU0_TX_RATE_ALLOW6_SHIFT (0x00000011U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_6_PRU0_TX_RATE_ALLOW6_MAX (0x00000001U)

/* TX_RATE_CFG1_7_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_7_PRU0_TX_RATE_CIR_IDLE7_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_7_PRU0_TX_RATE_CIR_IDLE7_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_7_PRU0_TX_RATE_CIR_IDLE7_MAX (0xFFFFFFFFU)

/* TX_RATE_CFG2_7_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_7_PRU0_TX_RATE_LEN7_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_7_PRU0_TX_RATE_LEN7_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_7_PRU0_TX_RATE_LEN7_MAX (0x0000FFFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_7_PRU0_TX_RATE_EN7_MASK (0x00010000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_7_PRU0_TX_RATE_EN7_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_7_PRU0_TX_RATE_EN7_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_7_PRU0_TX_RATE_ALLOW7_MASK (0x00020000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_7_PRU0_TX_RATE_ALLOW7_SHIFT (0x00000011U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_7_PRU0_TX_RATE_ALLOW7_MAX (0x00000001U)

/* RX_STAT_GOOD_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_GOOD_PRU0_RX_GOOD_FRM_CNT_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_GOOD_PRU0_RX_GOOD_FRM_CNT_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_GOOD_PRU0_RX_GOOD_FRM_CNT_MAX (0xFFFFFFFFU)

/* RX_STAT_BC_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BC_PRU0_RX_BC_FRM_CNT_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BC_PRU0_RX_BC_FRM_CNT_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BC_PRU0_RX_BC_FRM_CNT_MAX (0x0000FFFFU)

/* RX_STAT_MC_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_MC_PRU0_RX_MC_FRM_CNT_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_MC_PRU0_RX_MC_FRM_CNT_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_MC_PRU0_RX_MC_FRM_CNT_MAX (0x0000FFFFU)

/* RX_STAT_CRC_ERR_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CRC_ERR_PRU0_RX_CRC_ERR_FRM_CNT_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CRC_ERR_PRU0_RX_CRC_ERR_FRM_CNT_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CRC_ERR_PRU0_RX_CRC_ERR_FRM_CNT_MAX (0x0000FFFFU)

/* RX_STAT_MII_ERR_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_MII_ERR_PRU0_RX_MII_ERR_FRM_CNT_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_MII_ERR_PRU0_RX_MII_ERR_FRM_CNT_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_MII_ERR_PRU0_RX_MII_ERR_FRM_CNT_MAX (0x0000FFFFU)

/* RX_STAT_ODD_ERR_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_ODD_ERR_PRU0_RX_ODD_ERR_FRM_CNT_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_ODD_ERR_PRU0_RX_ODD_ERR_FRM_CNT_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_ODD_ERR_PRU0_RX_ODD_ERR_FRM_CNT_MAX (0x0000FFFFU)

/* RX_STAT_MAX_SIZE_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_MAX_SIZE_PRU0_RX_MAX_SIZE_FRM_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_MAX_SIZE_PRU0_RX_MAX_SIZE_FRM_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_MAX_SIZE_PRU0_RX_MAX_SIZE_FRM_MAX (0x0000FFFFU)

/* RX_STAT_MAX_ERR_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_MAX_ERR_PRU0_RX_MAX_ERR_FRM_CNT_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_MAX_ERR_PRU0_RX_MAX_ERR_FRM_CNT_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_MAX_ERR_PRU0_RX_MAX_ERR_FRM_CNT_MAX (0x0000FFFFU)

/* RX_STAT_MIN_SIZE_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_MIN_SIZE_PRU0_RX_MIN_SIZE_FRM_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_MIN_SIZE_PRU0_RX_MIN_SIZE_FRM_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_MIN_SIZE_PRU0_RX_MIN_SIZE_FRM_MAX (0x0000FFFFU)

/* RX_STAT_MIN_ERR_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_MIN_ERR_PRU0_RX_MIN_ERR_FRM_CNT_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_MIN_ERR_PRU0_RX_MIN_ERR_FRM_CNT_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_MIN_ERR_PRU0_RX_MIN_ERR_FRM_CNT_MAX (0x0000FFFFU)

/* RX_STAT_OVERRUN_ERR_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_OVERRUN_ERR_PRU0_RX_OVERRUN_ERR_FRM_CNT_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_OVERRUN_ERR_PRU0_RX_OVERRUN_ERR_FRM_CNT_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_OVERRUN_ERR_PRU0_RX_OVERRUN_ERR_FRM_CNT_MAX (0x0000FFFFU)

/* RX_STAT_CLASS0_HIT_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS0_HIT_PRU0_RX_STAT_CLASS0_PRU0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS0_HIT_PRU0_RX_STAT_CLASS0_PRU0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS0_HIT_PRU0_RX_STAT_CLASS0_PRU0_MAX (0xFFFFFFFFU)

/* RX_STAT_CLASS1_HIT_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS1_HIT_PRU0_RX_STAT_CLASS1_PRU0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS1_HIT_PRU0_RX_STAT_CLASS1_PRU0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS1_HIT_PRU0_RX_STAT_CLASS1_PRU0_MAX (0xFFFFFFFFU)

/* RX_STAT_CLASS2_HIT_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS2_HIT_PRU0_RX_STAT_CLASS2_PRU0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS2_HIT_PRU0_RX_STAT_CLASS2_PRU0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS2_HIT_PRU0_RX_STAT_CLASS2_PRU0_MAX (0xFFFFFFFFU)

/* RX_STAT_CLASS3_HIT_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS3_HIT_PRU0_RX_STAT_CLASS3_PRU0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS3_HIT_PRU0_RX_STAT_CLASS3_PRU0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS3_HIT_PRU0_RX_STAT_CLASS3_PRU0_MAX (0xFFFFFFFFU)

/* RX_STAT_CLASS4_HIT_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS4_HIT_PRU0_RX_STAT_CLASS4_PRU0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS4_HIT_PRU0_RX_STAT_CLASS4_PRU0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS4_HIT_PRU0_RX_STAT_CLASS4_PRU0_MAX (0xFFFFFFFFU)

/* RX_STAT_CLASS5_HIT_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS5_HIT_PRU0_RX_STAT_CLASS5_PRU0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS5_HIT_PRU0_RX_STAT_CLASS5_PRU0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS5_HIT_PRU0_RX_STAT_CLASS5_PRU0_MAX (0xFFFFFFFFU)

/* RX_STAT_CLASS6_HIT_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS6_HIT_PRU0_RX_STAT_CLASS6_PRU0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS6_HIT_PRU0_RX_STAT_CLASS6_PRU0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS6_HIT_PRU0_RX_STAT_CLASS6_PRU0_MAX (0xFFFFFFFFU)

/* RX_STAT_CLASS7_HIT_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS7_HIT_PRU0_RX_STAT_CLASS7_PRU0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS7_HIT_PRU0_RX_STAT_CLASS7_PRU0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS7_HIT_PRU0_RX_STAT_CLASS7_PRU0_MAX (0xFFFFFFFFU)

/* RX_STAT_CLASS8_HIT_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS8_HIT_PRU0_RX_STAT_CLASS8_PRU0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS8_HIT_PRU0_RX_STAT_CLASS8_PRU0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS8_HIT_PRU0_RX_STAT_CLASS8_PRU0_MAX (0xFFFFFFFFU)

/* RX_STAT_CLASS9_HIT_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS9_HIT_PRU0_RX_STAT_CLASS9_PRU0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS9_HIT_PRU0_RX_STAT_CLASS9_PRU0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS9_HIT_PRU0_RX_STAT_CLASS9_PRU0_MAX (0xFFFFFFFFU)

/* RX_STAT_CLASS10_HIT_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS10_HIT_PRU0_RX_STAT_CLASS10_PRU0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS10_HIT_PRU0_RX_STAT_CLASS10_PRU0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS10_HIT_PRU0_RX_STAT_CLASS10_PRU0_MAX (0xFFFFFFFFU)

/* RX_STAT_CLASS11_HIT_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS11_HIT_PRU0_RX_STAT_CLASS11_PRU0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS11_HIT_PRU0_RX_STAT_CLASS11_PRU0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS11_HIT_PRU0_RX_STAT_CLASS11_PRU0_MAX (0xFFFFFFFFU)

/* RX_STAT_CLASS12_HIT_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS12_HIT_PRU0_RX_STAT_CLASS12_PRU0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS12_HIT_PRU0_RX_STAT_CLASS12_PRU0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS12_HIT_PRU0_RX_STAT_CLASS12_PRU0_MAX (0xFFFFFFFFU)

/* RX_STAT_CLASS13_HIT_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS13_HIT_PRU0_RX_STAT_CLASS13_PRU0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS13_HIT_PRU0_RX_STAT_CLASS13_PRU0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS13_HIT_PRU0_RX_STAT_CLASS13_PRU0_MAX (0xFFFFFFFFU)

/* RX_STAT_CLASS14_HIT_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS14_HIT_PRU0_RX_STAT_CLASS14_PRU0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS14_HIT_PRU0_RX_STAT_CLASS14_PRU0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS14_HIT_PRU0_RX_STAT_CLASS14_PRU0_MAX (0xFFFFFFFFU)

/* RX_STAT_CLASS15_HIT_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS15_HIT_PRU0_RX_STAT_CLASS15_PRU0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS15_HIT_PRU0_RX_STAT_CLASS15_PRU0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS15_HIT_PRU0_RX_STAT_CLASS15_PRU0_MAX (0xFFFFFFFFU)

/* RX_STAT_SMD_FRAG_ERR_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_SMD_FRAG_ERR_PRU0_RX_STAT_SMDS_ERR_PRU0_MASK (0x000000FFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_SMD_FRAG_ERR_PRU0_RX_STAT_SMDS_ERR_PRU0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_SMD_FRAG_ERR_PRU0_RX_STAT_SMDS_ERR_PRU0_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_SMD_FRAG_ERR_PRU0_RX_STAT_SMDC_ERR_PRU0_MASK (0x0000FF00U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_SMD_FRAG_ERR_PRU0_RX_STAT_SMDC_ERR_PRU0_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_SMD_FRAG_ERR_PRU0_RX_STAT_SMDC_ERR_PRU0_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_SMD_FRAG_ERR_PRU0_RX_STAT_FRAG_ERR_PRU0_MASK (0x00FF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_SMD_FRAG_ERR_PRU0_RX_STAT_FRAG_ERR_PRU0_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_SMD_FRAG_ERR_PRU0_RX_STAT_FRAG_ERR_PRU0_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_SMD_FRAG_ERR_PRU0_RX_STAT_SMD_ERR_PRU0_MASK (0xFF000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_SMD_FRAG_ERR_PRU0_RX_STAT_SMD_ERR_PRU0_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_SMD_FRAG_ERR_PRU0_RX_STAT_SMD_ERR_PRU0_MAX (0x000000FFU)

/* RX_STAT_BKT1_SIZE_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT1_SIZE_PRU0_RX_STAT_BKT1_SIZE_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT1_SIZE_PRU0_RX_STAT_BKT1_SIZE_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT1_SIZE_PRU0_RX_STAT_BKT1_SIZE_MAX (0x00003FFFU)

/* RX_STAT_BKT2_SIZE_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT2_SIZE_PRU0_RX_STAT_BKT2_SIZE_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT2_SIZE_PRU0_RX_STAT_BKT2_SIZE_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT2_SIZE_PRU0_RX_STAT_BKT2_SIZE_MAX (0x00003FFFU)

/* RX_STAT_BKT3_SIZE_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT3_SIZE_PRU0_RX_STAT_BKT3_SIZE_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT3_SIZE_PRU0_RX_STAT_BKT3_SIZE_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT3_SIZE_PRU0_RX_STAT_BKT3_SIZE_MAX (0x00003FFFU)

/* RX_STAT_BKT4_SIZE_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT4_SIZE_PRU0_RX_STAT_BKT4_SIZE_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT4_SIZE_PRU0_RX_STAT_BKT4_SIZE_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT4_SIZE_PRU0_RX_STAT_BKT4_SIZE_MAX (0x00003FFFU)

/* RX_STAT_64_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_64_PRU0_RX_64_FRM_CNT_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_64_PRU0_RX_64_FRM_CNT_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_64_PRU0_RX_64_FRM_CNT_MAX (0x0000FFFFU)

/* RX_STAT_BKT1_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT1_PRU0_RX_STAT_BKT1_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT1_PRU0_RX_STAT_BKT1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT1_PRU0_RX_STAT_BKT1_MAX (0x0000FFFFU)

/* RX_STAT_BKT2_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT2_PRU0_RX_STAT_BKT2_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT2_PRU0_RX_STAT_BKT2_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT2_PRU0_RX_STAT_BKT2_MAX (0x0000FFFFU)

/* RX_STAT_BKT3_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT3_PRU0_RX_STAT_BKT3_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT3_PRU0_RX_STAT_BKT3_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT3_PRU0_RX_STAT_BKT3_MAX (0x0000FFFFU)

/* RX_STAT_BKT4_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT4_PRU0_RX_STAT_BKT4_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT4_PRU0_RX_STAT_BKT4_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT4_PRU0_RX_STAT_BKT4_MAX (0x0000FFFFU)

/* RX_STAT_BKT5_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT5_PRU0_RX_STAT_BKT5_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT5_PRU0_RX_STAT_BKT5_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT5_PRU0_RX_STAT_BKT5_MAX (0x0000FFFFU)

/* RX_STAT_TOTAL_BYTES_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_TOTAL_BYTES_PRU0_RX_STAT_TOTAL_BYTES_PRU_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_TOTAL_BYTES_PRU0_RX_STAT_TOTAL_BYTES_PRU_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_TOTAL_BYTES_PRU0_RX_STAT_TOTAL_BYTES_PRU_MAX (0xFFFFFFFFU)

/* RXTX_STAT_TOTAL_BYTES_PRU0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RXTX_STAT_TOTAL_BYTES_PRU0_RXTX_STAT_TOTAL_BYTES_PRU_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RXTX_STAT_TOTAL_BYTES_PRU0_RXTX_STAT_TOTAL_BYTES_PRU_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RXTX_STAT_TOTAL_BYTES_PRU0_RXTX_STAT_TOTAL_BYTES_PRU_MAX (0xFFFFFFFFU)

/* TX_STAT_GOOD_PORT0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_GOOD_PORT0_TX_GOOD_FRM_CNT_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_GOOD_PORT0_TX_GOOD_FRM_CNT_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_GOOD_PORT0_TX_GOOD_FRM_CNT_MAX (0xFFFFFFFFU)

/* TX_STAT_BC_PORT0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BC_PORT0_TX_BC_FRM_CNT_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BC_PORT0_TX_BC_FRM_CNT_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BC_PORT0_TX_BC_FRM_CNT_MAX (0x0000FFFFU)

/* TX_STAT_MC_PORT0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_MC_PORT0_TX_MC_FRM_CNT_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_MC_PORT0_TX_MC_FRM_CNT_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_MC_PORT0_TX_MC_FRM_CNT_MAX (0x0000FFFFU)

/* TX_STAT_ODD_ERR_PORT0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_ODD_ERR_PORT0_TX_ODD_ERR_FRM_CNT_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_ODD_ERR_PORT0_TX_ODD_ERR_FRM_CNT_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_ODD_ERR_PORT0_TX_ODD_ERR_FRM_CNT_MAX (0x0000FFFFU)

/* TX_STAT_UNDERFLOW_ERR_PORT0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_UNDERFLOW_ERR_PORT0_TX_UNDERFLOW_CNT_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_UNDERFLOW_ERR_PORT0_TX_UNDERFLOW_CNT_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_UNDERFLOW_ERR_PORT0_TX_UNDERFLOW_CNT_MAX (0x0000FFFFU)

/* TX_STAT_MAX_SIZE_PORT0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_MAX_SIZE_PORT0_TX_MAX_SIZE_FRM_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_MAX_SIZE_PORT0_TX_MAX_SIZE_FRM_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_MAX_SIZE_PORT0_TX_MAX_SIZE_FRM_MAX (0x0000FFFFU)

/* TX_STAT_MAX_ERR_PORT0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_MAX_ERR_PORT0_TX_MAX_ERR_FRM_CNT_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_MAX_ERR_PORT0_TX_MAX_ERR_FRM_CNT_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_MAX_ERR_PORT0_TX_MAX_ERR_FRM_CNT_MAX (0x0000FFFFU)

/* TX_STAT_MIN_SIZE_PORT0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_MIN_SIZE_PORT0_TX_MIN_SIZE_FRM_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_MIN_SIZE_PORT0_TX_MIN_SIZE_FRM_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_MIN_SIZE_PORT0_TX_MIN_SIZE_FRM_MAX (0x0000FFFFU)

/* TX_STAT_MIN_ERR_PORT0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_MIN_ERR_PORT0_TX_MIN_ERR_FRM_CNT_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_MIN_ERR_PORT0_TX_MIN_ERR_FRM_CNT_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_MIN_ERR_PORT0_TX_MIN_ERR_FRM_CNT_MAX (0x0000FFFFU)

/* TX_STAT_BKT1_SIZE_PORT0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT1_SIZE_PORT0_TX_STAT_BKT1_SIZE_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT1_SIZE_PORT0_TX_STAT_BKT1_SIZE_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT1_SIZE_PORT0_TX_STAT_BKT1_SIZE_MAX (0x00003FFFU)

/* TX_STAT_BKT2_SIZE_PORT0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT2_SIZE_PORT0_TX_STAT_BKT2_SIZE_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT2_SIZE_PORT0_TX_STAT_BKT2_SIZE_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT2_SIZE_PORT0_TX_STAT_BKT2_SIZE_MAX (0x00003FFFU)

/* TX_STAT_BKT3_SIZE_PORT0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT3_SIZE_PORT0_TX_STAT_BKT3_SIZE_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT3_SIZE_PORT0_TX_STAT_BKT3_SIZE_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT3_SIZE_PORT0_TX_STAT_BKT3_SIZE_MAX (0x00003FFFU)

/* TX_STAT_BKT4_SIZE_PORT0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT4_SIZE_PORT0_TX_STAT_BKT4_SIZE_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT4_SIZE_PORT0_TX_STAT_BKT4_SIZE_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT4_SIZE_PORT0_TX_STAT_BKT4_SIZE_MAX (0x00003FFFU)

/* TX_STAT_64_PORT0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_64_PORT0_TX_64_FRM_CNT_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_64_PORT0_TX_64_FRM_CNT_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_64_PORT0_TX_64_FRM_CNT_MAX (0x0000FFFFU)

/* TX_STAT_BKT1_PORT0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT1_PORT0_TX_STAT_BKT1_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT1_PORT0_TX_STAT_BKT1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT1_PORT0_TX_STAT_BKT1_MAX (0x0000FFFFU)

/* TX_STAT_BKT2_PORT0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT2_PORT0_TX_STAT_BKT2_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT2_PORT0_TX_STAT_BKT2_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT2_PORT0_TX_STAT_BKT2_MAX (0x0000FFFFU)

/* TX_STAT_BKT3_PORT0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT3_PORT0_TX_STAT_BKT3_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT3_PORT0_TX_STAT_BKT3_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT3_PORT0_TX_STAT_BKT3_MAX (0x0000FFFFU)

/* TX_STAT_BKT4_PORT0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT4_PORT0_TX_STAT_BKT4_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT4_PORT0_TX_STAT_BKT4_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT4_PORT0_TX_STAT_BKT4_MAX (0x0000FFFFU)

/* TX_STAT_BKT5_PORT0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT5_PORT0_TX_STAT_BKT5_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT5_PORT0_TX_STAT_BKT5_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT5_PORT0_TX_STAT_BKT5_MAX (0x0000FFFFU)

/* TX_STAT_TOTAL_BYTES_PORT0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_TOTAL_BYTES_PORT0_TX_TOTAL_STAT_BYTES_PORT_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_TOTAL_BYTES_PORT0_TX_TOTAL_STAT_BYTES_PORT_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_TOTAL_BYTES_PORT0_TX_TOTAL_STAT_BYTES_PORT_MAX (0xFFFFFFFFU)

/* TX_HSR_TAG_PORT0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_HSR_TAG_PORT0_TX_HSR_TAG_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_HSR_TAG_PORT0_TX_HSR_TAG_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_HSR_TAG_PORT0_TX_HSR_TAG_MAX (0xFFFFFFFFU)

/* TX_HSR_SEQ_PORT0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_HSR_SEQ_PORT0_TX_HSR_SEQ_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_HSR_SEQ_PORT0_TX_HSR_SEQ_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_HSR_SEQ_PORT0_TX_HSR_SEQ_MAX (0x0000FFFFU)

/* TX_VLAN_TYPE_TAG_PORT0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_VLAN_TYPE_TAG_PORT0_TX_VLAN_TYPE_TAG_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_VLAN_TYPE_TAG_PORT0_TX_VLAN_TYPE_TAG_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_VLAN_TYPE_TAG_PORT0_TX_VLAN_TYPE_TAG_MAX (0x0000FFFFU)

/* TX_VLAN_INS_TAG_PORT0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_VLAN_INS_TAG_PORT0_TX_VLAN_INS_TAG_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_VLAN_INS_TAG_PORT0_TX_VLAN_INS_TAG_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_VLAN_INS_TAG_PORT0_TX_VLAN_INS_TAG_MAX (0xFFFFFFFFU)

/* FT1_START_LEN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_START_LEN_PRU1_FT1_START_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_START_LEN_PRU1_FT1_START_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_START_LEN_PRU1_FT1_START_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_START_LEN_PRU1_FT1_LEN_MASK (0x000F0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_START_LEN_PRU1_FT1_LEN_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_START_LEN_PRU1_FT1_LEN_MAX (0x0000000FU)

/* FT1_CFG_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_CFG_PRU1_FT1_0CFG_MASK (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_CFG_PRU1_FT1_0CFG_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_CFG_PRU1_FT1_0CFG_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_CFG_PRU1_FT1_1CFG_MASK (0x0000000CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_CFG_PRU1_FT1_1CFG_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_CFG_PRU1_FT1_1CFG_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_CFG_PRU1_FT1_2CFG_MASK (0x00000030U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_CFG_PRU1_FT1_2CFG_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_CFG_PRU1_FT1_2CFG_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_CFG_PRU1_FT1_3CFG_MASK (0x000000C0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_CFG_PRU1_FT1_3CFG_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_CFG_PRU1_FT1_3CFG_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_CFG_PRU1_FT1_4CFG_MASK (0x00000300U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_CFG_PRU1_FT1_4CFG_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_CFG_PRU1_FT1_4CFG_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_CFG_PRU1_FT1_5CFG_MASK (0x00000C00U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_CFG_PRU1_FT1_5CFG_SHIFT (0x0000000AU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_CFG_PRU1_FT1_5CFG_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_CFG_PRU1_FT1_6CFG_MASK (0x00003000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_CFG_PRU1_FT1_6CFG_SHIFT (0x0000000CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_CFG_PRU1_FT1_6CFG_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_CFG_PRU1_FT1_7CFG_MASK (0x0000C000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_CFG_PRU1_FT1_7CFG_SHIFT (0x0000000EU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_CFG_PRU1_FT1_7CFG_MAX (0x00000003U)

/* FT1_0_DA0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_0_DA0_PRU1_FT1_0_DA0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_0_DA0_PRU1_FT1_0_DA0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_0_DA0_PRU1_FT1_0_DA0_MAX (0xFFFFFFFFU)

/* FT1_0_DA1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_0_DA1_PRU1_FT1_0_DA1_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_0_DA1_PRU1_FT1_0_DA1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_0_DA1_PRU1_FT1_0_DA1_MAX (0x0000FFFFU)

/* FT1_0_DA_MASK0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_0_DA_MASK0_PRU1_FT1_0_DA_MASK0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_0_DA_MASK0_PRU1_FT1_0_DA_MASK0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_0_DA_MASK0_PRU1_FT1_0_DA_MASK0_MAX (0xFFFFFFFFU)

/* FT1_0_DA_MASK1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_0_DA_MASK1_PRU1_FT1_0_DA_MASK1_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_0_DA_MASK1_PRU1_FT1_0_DA_MASK1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_0_DA_MASK1_PRU1_FT1_0_DA_MASK1_MAX (0x0000FFFFU)

/* FT1_1_DA0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_1_DA0_PRU1_FT1_1_DA0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_1_DA0_PRU1_FT1_1_DA0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_1_DA0_PRU1_FT1_1_DA0_MAX (0xFFFFFFFFU)

/* FT1_1_DA1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_1_DA1_PRU1_FT1_1_DA1_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_1_DA1_PRU1_FT1_1_DA1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_1_DA1_PRU1_FT1_1_DA1_MAX (0x0000FFFFU)

/* FT1_1_DA_MASK0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_1_DA_MASK0_PRU1_FT1_1_DA_MASK0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_1_DA_MASK0_PRU1_FT1_1_DA_MASK0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_1_DA_MASK0_PRU1_FT1_1_DA_MASK0_MAX (0xFFFFFFFFU)

/* FT1_1_DA_MASK1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_1_DA_MASK1_PRU1_FT1_1_DA_MASK1_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_1_DA_MASK1_PRU1_FT1_1_DA_MASK1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_1_DA_MASK1_PRU1_FT1_1_DA_MASK1_MAX (0x0000FFFFU)

/* FT1_2_DA0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_2_DA0_PRU1_FT1_2_DA0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_2_DA0_PRU1_FT1_2_DA0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_2_DA0_PRU1_FT1_2_DA0_MAX (0xFFFFFFFFU)

/* FT1_2_DA1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_2_DA1_PRU1_FT1_2_DA1_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_2_DA1_PRU1_FT1_2_DA1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_2_DA1_PRU1_FT1_2_DA1_MAX (0x0000FFFFU)

/* FT1_2_DA_MASK0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_2_DA_MASK0_PRU1_FT1_2_DA_MASK0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_2_DA_MASK0_PRU1_FT1_2_DA_MASK0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_2_DA_MASK0_PRU1_FT1_2_DA_MASK0_MAX (0xFFFFFFFFU)

/* FT1_2_DA_MASK1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_2_DA_MASK1_PRU1_FT1_2_DA_MASK1_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_2_DA_MASK1_PRU1_FT1_2_DA_MASK1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_2_DA_MASK1_PRU1_FT1_2_DA_MASK1_MAX (0x0000FFFFU)

/* FT1_3_DA0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_3_DA0_PRU1_FT1_3_DA0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_3_DA0_PRU1_FT1_3_DA0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_3_DA0_PRU1_FT1_3_DA0_MAX (0xFFFFFFFFU)

/* FT1_3_DA1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_3_DA1_PRU1_FT1_3_DA1_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_3_DA1_PRU1_FT1_3_DA1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_3_DA1_PRU1_FT1_3_DA1_MAX (0x0000FFFFU)

/* FT1_3_DA_MASK0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_3_DA_MASK0_PRU1_FT1_3_DA_MASK0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_3_DA_MASK0_PRU1_FT1_3_DA_MASK0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_3_DA_MASK0_PRU1_FT1_3_DA_MASK0_MAX (0xFFFFFFFFU)

/* FT1_3_DA_MASK1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_3_DA_MASK1_PRU1_FT1_3_DA_MASK1_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_3_DA_MASK1_PRU1_FT1_3_DA_MASK1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_3_DA_MASK1_PRU1_FT1_3_DA_MASK1_MAX (0x0000FFFFU)

/* FT1_4_DA0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_4_DA0_PRU1_FT1_4_DA0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_4_DA0_PRU1_FT1_4_DA0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_4_DA0_PRU1_FT1_4_DA0_MAX (0xFFFFFFFFU)

/* FT1_4_DA1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_4_DA1_PRU1_FT1_4_DA1_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_4_DA1_PRU1_FT1_4_DA1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_4_DA1_PRU1_FT1_4_DA1_MAX (0x0000FFFFU)

/* FT1_4_DA_MASK0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_4_DA_MASK0_PRU1_FT1_4_DA_MASK0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_4_DA_MASK0_PRU1_FT1_4_DA_MASK0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_4_DA_MASK0_PRU1_FT1_4_DA_MASK0_MAX (0xFFFFFFFFU)

/* FT1_4_DA_MASK1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_4_DA_MASK1_PRU1_FT1_4_DA_MASK1_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_4_DA_MASK1_PRU1_FT1_4_DA_MASK1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_4_DA_MASK1_PRU1_FT1_4_DA_MASK1_MAX (0x0000FFFFU)

/* FT1_5_DA0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_5_DA0_PRU1_FT1_5_DA0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_5_DA0_PRU1_FT1_5_DA0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_5_DA0_PRU1_FT1_5_DA0_MAX (0xFFFFFFFFU)

/* FT1_5_DA1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_5_DA1_PRU1_FT1_5_DA1_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_5_DA1_PRU1_FT1_5_DA1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_5_DA1_PRU1_FT1_5_DA1_MAX (0x0000FFFFU)

/* FT1_5_DA_MASK0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_5_DA_MASK0_PRU1_FT1_5_DA_MASK0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_5_DA_MASK0_PRU1_FT1_5_DA_MASK0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_5_DA_MASK0_PRU1_FT1_5_DA_MASK0_MAX (0xFFFFFFFFU)

/* FT1_5_DA_MASK1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_5_DA_MASK1_PRU1_FT1_5_DA_MASK1_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_5_DA_MASK1_PRU1_FT1_5_DA_MASK1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_5_DA_MASK1_PRU1_FT1_5_DA_MASK1_MAX (0x0000FFFFU)

/* FT1_6_DA0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_6_DA0_PRU1_FT1_6_DA0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_6_DA0_PRU1_FT1_6_DA0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_6_DA0_PRU1_FT1_6_DA0_MAX (0xFFFFFFFFU)

/* FT1_6_DA1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_6_DA1_PRU1_FT1_6_DA1_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_6_DA1_PRU1_FT1_6_DA1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_6_DA1_PRU1_FT1_6_DA1_MAX (0x0000FFFFU)

/* FT1_6_DA_MASK0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_6_DA_MASK0_PRU1_FT1_6_DA_MASK0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_6_DA_MASK0_PRU1_FT1_6_DA_MASK0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_6_DA_MASK0_PRU1_FT1_6_DA_MASK0_MAX (0xFFFFFFFFU)

/* FT1_6_DA_MASK1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_6_DA_MASK1_PRU1_FT1_6_DA_MASK1_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_6_DA_MASK1_PRU1_FT1_6_DA_MASK1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_6_DA_MASK1_PRU1_FT1_6_DA_MASK1_MAX (0x0000FFFFU)

/* FT1_7_DA0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_7_DA0_PRU1_FT1_7_DA0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_7_DA0_PRU1_FT1_7_DA0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_7_DA0_PRU1_FT1_7_DA0_MAX (0xFFFFFFFFU)

/* FT1_7_DA1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_7_DA1_PRU1_FT1_7_DA1_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_7_DA1_PRU1_FT1_7_DA1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_7_DA1_PRU1_FT1_7_DA1_MAX (0x0000FFFFU)

/* FT1_7_DA_MASK0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_7_DA_MASK0_PRU1_FT1_7_DA_MASK0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_7_DA_MASK0_PRU1_FT1_7_DA_MASK0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_7_DA_MASK0_PRU1_FT1_7_DA_MASK0_MAX (0xFFFFFFFFU)

/* FT1_7_DA_MASK1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_7_DA_MASK1_PRU1_FT1_7_DA_MASK1_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_7_DA_MASK1_PRU1_FT1_7_DA_MASK1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT1_7_DA_MASK1_PRU1_FT1_7_DA_MASK1_MAX (0x0000FFFFU)

/* FT3_0_START_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_START_PRU1_FT3_START_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_START_PRU1_FT3_START_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_START_PRU1_FT3_START_MAX (0x00007FFFU)

/* FT3_0_START_AUTO_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_START_AUTO_PRU1_FT3_START_AUTO_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_START_AUTO_PRU1_FT3_START_AUTO_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_START_AUTO_PRU1_FT3_START_AUTO_MAX (0x00007FFFU)

/* FT3_0_START_LEN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_START_LEN_PRU1_FT3_OFFSET_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_START_LEN_PRU1_FT3_OFFSET_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_START_LEN_PRU1_FT3_OFFSET_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_START_LEN_PRU1_FT3_OFFSET_START_MASK (0x00070000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_START_LEN_PRU1_FT3_OFFSET_START_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_START_LEN_PRU1_FT3_OFFSET_START_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_START_LEN_PRU1_FT3_OFFSET_END_MASK (0x00700000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_START_LEN_PRU1_FT3_OFFSET_END_SHIFT (0x00000014U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_START_LEN_PRU1_FT3_OFFSET_END_MAX (0x00000007U)

/* FT3_0_JMP_OFFSET_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_JMP_OFFSET_PRU1_FT3_0_IJMP_OFFSET_PRU1_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_JMP_OFFSET_PRU1_FT3_0_IJMP_OFFSET_PRU1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_JMP_OFFSET_PRU1_FT3_0_IJMP_OFFSET_PRU1_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_JMP_OFFSET_PRU1_FT3_0_NJMP_OFFSET_PRU1_MASK (0x7FFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_JMP_OFFSET_PRU1_FT3_0_NJMP_OFFSET_PRU1_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_JMP_OFFSET_PRU1_FT3_0_NJMP_OFFSET_PRU1_MAX (0x00007FFFU)

/* FT3_0_LEN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_LEN_PRU1_FT3_0_LEN_START_BIT_PRU1_MASK (0x000001FFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_LEN_PRU1_FT3_0_LEN_START_BIT_PRU1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_LEN_PRU1_FT3_0_LEN_START_BIT_PRU1_MAX (0x000001FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_LEN_PRU1_FT3_0_LEN_SIZE_BIT_PRU1_MASK (0x000F0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_LEN_PRU1_FT3_0_LEN_SIZE_BIT_PRU1_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_LEN_PRU1_FT3_0_LEN_SIZE_BIT_PRU1_MAX (0x0000000FU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_LEN_PRU1_FT3_0_LEN_BIG_EN_PRU1_MASK (0x01000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_LEN_PRU1_FT3_0_LEN_BIG_EN_PRU1_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_LEN_PRU1_FT3_0_LEN_BIG_EN_PRU1_MAX (0x00000001U)

/* FT3_0_CFG_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_CFG_PRU1_FT3_0CFG_MASK (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_CFG_PRU1_FT3_0CFG_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_CFG_PRU1_FT3_0CFG_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_CFG_PRU1_FT3_0_VLAN_SKIP_EN_MASK (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_CFG_PRU1_FT3_0_VLAN_SKIP_EN_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_CFG_PRU1_FT3_0_VLAN_SKIP_EN_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_CFG_PRU1_FT3_0_TRIG_OR_EN_MASK (0xFFFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_CFG_PRU1_FT3_0_TRIG_OR_EN_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_CFG_PRU1_FT3_0_TRIG_OR_EN_MAX (0x0000FFFFU)

/* FT3_0_T_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_T_PRU1_FT3_0_T_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_T_PRU1_FT3_0_T_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_T_PRU1_FT3_0_T_MAX (0xFFFFFFFFU)

/* FT3_0_T_MASK_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_T_MASK_PRU1_FT3_0_T_MASK_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_T_MASK_PRU1_FT3_0_T_MASK_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_T_MASK_PRU1_FT3_0_T_MASK_MAX (0xFFFFFFFFU)

/* FT3_1_START_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_START_PRU1_FT3_START_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_START_PRU1_FT3_START_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_START_PRU1_FT3_START_MAX (0x00007FFFU)

/* FT3_1_START_AUTO_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_START_AUTO_PRU1_FT3_START_AUTO_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_START_AUTO_PRU1_FT3_START_AUTO_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_START_AUTO_PRU1_FT3_START_AUTO_MAX (0x00007FFFU)

/* FT3_1_START_LEN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_START_LEN_PRU1_FT3_OFFSET_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_START_LEN_PRU1_FT3_OFFSET_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_START_LEN_PRU1_FT3_OFFSET_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_START_LEN_PRU1_FT3_OFFSET_START_MASK (0x00070000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_START_LEN_PRU1_FT3_OFFSET_START_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_START_LEN_PRU1_FT3_OFFSET_START_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_START_LEN_PRU1_FT3_OFFSET_END_MASK (0x00700000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_START_LEN_PRU1_FT3_OFFSET_END_SHIFT (0x00000014U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_START_LEN_PRU1_FT3_OFFSET_END_MAX (0x00000007U)

/* FT3_1_JMP_OFFSET_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_JMP_OFFSET_PRU1_FT3_1_IJMP_OFFSET_PRU1_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_JMP_OFFSET_PRU1_FT3_1_IJMP_OFFSET_PRU1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_JMP_OFFSET_PRU1_FT3_1_IJMP_OFFSET_PRU1_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_JMP_OFFSET_PRU1_FT3_1_NJMP_OFFSET_PRU1_MASK (0x7FFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_JMP_OFFSET_PRU1_FT3_1_NJMP_OFFSET_PRU1_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_JMP_OFFSET_PRU1_FT3_1_NJMP_OFFSET_PRU1_MAX (0x00007FFFU)

/* FT3_1_LEN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_LEN_PRU1_FT3_1_LEN_START_BIT_PRU1_MASK (0x000001FFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_LEN_PRU1_FT3_1_LEN_START_BIT_PRU1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_LEN_PRU1_FT3_1_LEN_START_BIT_PRU1_MAX (0x000001FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_LEN_PRU1_FT3_1_LEN_SIZE_BIT_PRU1_MASK (0x000F0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_LEN_PRU1_FT3_1_LEN_SIZE_BIT_PRU1_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_LEN_PRU1_FT3_1_LEN_SIZE_BIT_PRU1_MAX (0x0000000FU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_LEN_PRU1_FT3_1_LEN_BIG_EN_PRU1_MASK (0x01000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_LEN_PRU1_FT3_1_LEN_BIG_EN_PRU1_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_LEN_PRU1_FT3_1_LEN_BIG_EN_PRU1_MAX (0x00000001U)

/* FT3_1_CFG_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_CFG_PRU1_FT3_1CFG_MASK (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_CFG_PRU1_FT3_1CFG_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_CFG_PRU1_FT3_1CFG_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_CFG_PRU1_FT3_1_VLAN_SKIP_EN_MASK (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_CFG_PRU1_FT3_1_VLAN_SKIP_EN_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_CFG_PRU1_FT3_1_VLAN_SKIP_EN_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_CFG_PRU1_FT3_1_TRIG_OR_EN_MASK (0xFFFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_CFG_PRU1_FT3_1_TRIG_OR_EN_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_CFG_PRU1_FT3_1_TRIG_OR_EN_MAX (0x0000FFFFU)

/* FT3_1_T_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_T_PRU1_FT3_1_T_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_T_PRU1_FT3_1_T_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_T_PRU1_FT3_1_T_MAX (0xFFFFFFFFU)

/* FT3_1_T_MASK_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_T_MASK_PRU1_FT3_1_T_MASK_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_T_MASK_PRU1_FT3_1_T_MASK_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_T_MASK_PRU1_FT3_1_T_MASK_MAX (0xFFFFFFFFU)

/* FT3_2_START_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_START_PRU1_FT3_START_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_START_PRU1_FT3_START_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_START_PRU1_FT3_START_MAX (0x00007FFFU)

/* FT3_2_START_AUTO_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_START_AUTO_PRU1_FT3_START_AUTO_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_START_AUTO_PRU1_FT3_START_AUTO_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_START_AUTO_PRU1_FT3_START_AUTO_MAX (0x00007FFFU)

/* FT3_2_START_LEN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_START_LEN_PRU1_FT3_OFFSET_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_START_LEN_PRU1_FT3_OFFSET_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_START_LEN_PRU1_FT3_OFFSET_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_START_LEN_PRU1_FT3_OFFSET_START_MASK (0x00070000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_START_LEN_PRU1_FT3_OFFSET_START_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_START_LEN_PRU1_FT3_OFFSET_START_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_START_LEN_PRU1_FT3_OFFSET_END_MASK (0x00700000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_START_LEN_PRU1_FT3_OFFSET_END_SHIFT (0x00000014U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_START_LEN_PRU1_FT3_OFFSET_END_MAX (0x00000007U)

/* FT3_2_JMP_OFFSET_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_JMP_OFFSET_PRU1_FT3_2_IJMP_OFFSET_PRU1_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_JMP_OFFSET_PRU1_FT3_2_IJMP_OFFSET_PRU1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_JMP_OFFSET_PRU1_FT3_2_IJMP_OFFSET_PRU1_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_JMP_OFFSET_PRU1_FT3_2_NJMP_OFFSET_PRU1_MASK (0x7FFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_JMP_OFFSET_PRU1_FT3_2_NJMP_OFFSET_PRU1_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_JMP_OFFSET_PRU1_FT3_2_NJMP_OFFSET_PRU1_MAX (0x00007FFFU)

/* FT3_2_LEN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_LEN_PRU1_FT3_2_LEN_START_BIT_PRU1_MASK (0x000001FFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_LEN_PRU1_FT3_2_LEN_START_BIT_PRU1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_LEN_PRU1_FT3_2_LEN_START_BIT_PRU1_MAX (0x000001FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_LEN_PRU1_FT3_2_LEN_SIZE_BIT_PRU1_MASK (0x000F0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_LEN_PRU1_FT3_2_LEN_SIZE_BIT_PRU1_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_LEN_PRU1_FT3_2_LEN_SIZE_BIT_PRU1_MAX (0x0000000FU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_LEN_PRU1_FT3_2_LEN_BIG_EN_PRU1_MASK (0x01000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_LEN_PRU1_FT3_2_LEN_BIG_EN_PRU1_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_LEN_PRU1_FT3_2_LEN_BIG_EN_PRU1_MAX (0x00000001U)

/* FT3_2_CFG_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_CFG_PRU1_FT3_2CFG_MASK (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_CFG_PRU1_FT3_2CFG_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_CFG_PRU1_FT3_2CFG_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_CFG_PRU1_FT3_2_VLAN_SKIP_EN_MASK (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_CFG_PRU1_FT3_2_VLAN_SKIP_EN_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_CFG_PRU1_FT3_2_VLAN_SKIP_EN_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_CFG_PRU1_FT3_2_TRIG_OR_EN_MASK (0xFFFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_CFG_PRU1_FT3_2_TRIG_OR_EN_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_CFG_PRU1_FT3_2_TRIG_OR_EN_MAX (0x0000FFFFU)

/* FT3_2_T_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_T_PRU1_FT3_2_T_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_T_PRU1_FT3_2_T_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_T_PRU1_FT3_2_T_MAX (0xFFFFFFFFU)

/* FT3_2_T_MASK_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_T_MASK_PRU1_FT3_2_T_MASK_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_T_MASK_PRU1_FT3_2_T_MASK_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_T_MASK_PRU1_FT3_2_T_MASK_MAX (0xFFFFFFFFU)

/* FT3_3_START_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_START_PRU1_FT3_START_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_START_PRU1_FT3_START_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_START_PRU1_FT3_START_MAX (0x00007FFFU)

/* FT3_3_START_AUTO_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_START_AUTO_PRU1_FT3_START_AUTO_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_START_AUTO_PRU1_FT3_START_AUTO_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_START_AUTO_PRU1_FT3_START_AUTO_MAX (0x00007FFFU)

/* FT3_3_START_LEN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_START_LEN_PRU1_FT3_OFFSET_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_START_LEN_PRU1_FT3_OFFSET_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_START_LEN_PRU1_FT3_OFFSET_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_START_LEN_PRU1_FT3_OFFSET_START_MASK (0x00070000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_START_LEN_PRU1_FT3_OFFSET_START_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_START_LEN_PRU1_FT3_OFFSET_START_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_START_LEN_PRU1_FT3_OFFSET_END_MASK (0x00700000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_START_LEN_PRU1_FT3_OFFSET_END_SHIFT (0x00000014U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_START_LEN_PRU1_FT3_OFFSET_END_MAX (0x00000007U)

/* FT3_3_JMP_OFFSET_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_JMP_OFFSET_PRU1_FT3_3_IJMP_OFFSET_PRU1_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_JMP_OFFSET_PRU1_FT3_3_IJMP_OFFSET_PRU1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_JMP_OFFSET_PRU1_FT3_3_IJMP_OFFSET_PRU1_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_JMP_OFFSET_PRU1_FT3_3_NJMP_OFFSET_PRU1_MASK (0x7FFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_JMP_OFFSET_PRU1_FT3_3_NJMP_OFFSET_PRU1_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_JMP_OFFSET_PRU1_FT3_3_NJMP_OFFSET_PRU1_MAX (0x00007FFFU)

/* FT3_3_LEN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_LEN_PRU1_FT3_3_LEN_START_BIT_PRU1_MASK (0x000001FFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_LEN_PRU1_FT3_3_LEN_START_BIT_PRU1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_LEN_PRU1_FT3_3_LEN_START_BIT_PRU1_MAX (0x000001FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_LEN_PRU1_FT3_3_LEN_SIZE_BIT_PRU1_MASK (0x000F0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_LEN_PRU1_FT3_3_LEN_SIZE_BIT_PRU1_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_LEN_PRU1_FT3_3_LEN_SIZE_BIT_PRU1_MAX (0x0000000FU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_LEN_PRU1_FT3_3_LEN_BIG_EN_PRU1_MASK (0x01000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_LEN_PRU1_FT3_3_LEN_BIG_EN_PRU1_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_LEN_PRU1_FT3_3_LEN_BIG_EN_PRU1_MAX (0x00000001U)

/* FT3_3_CFG_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_CFG_PRU1_FT3_3CFG_MASK (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_CFG_PRU1_FT3_3CFG_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_CFG_PRU1_FT3_3CFG_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_CFG_PRU1_FT3_3_VLAN_SKIP_EN_MASK (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_CFG_PRU1_FT3_3_VLAN_SKIP_EN_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_CFG_PRU1_FT3_3_VLAN_SKIP_EN_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_CFG_PRU1_FT3_3_TRIG_OR_EN_MASK (0xFFFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_CFG_PRU1_FT3_3_TRIG_OR_EN_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_CFG_PRU1_FT3_3_TRIG_OR_EN_MAX (0x0000FFFFU)

/* FT3_3_T_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_T_PRU1_FT3_3_T_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_T_PRU1_FT3_3_T_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_T_PRU1_FT3_3_T_MAX (0xFFFFFFFFU)

/* FT3_3_T_MASK_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_T_MASK_PRU1_FT3_3_T_MASK_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_T_MASK_PRU1_FT3_3_T_MASK_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_T_MASK_PRU1_FT3_3_T_MASK_MAX (0xFFFFFFFFU)

/* FT3_4_START_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_START_PRU1_FT3_START_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_START_PRU1_FT3_START_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_START_PRU1_FT3_START_MAX (0x00007FFFU)

/* FT3_4_START_AUTO_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_START_AUTO_PRU1_FT3_START_AUTO_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_START_AUTO_PRU1_FT3_START_AUTO_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_START_AUTO_PRU1_FT3_START_AUTO_MAX (0x00007FFFU)

/* FT3_4_START_LEN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_START_LEN_PRU1_FT3_OFFSET_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_START_LEN_PRU1_FT3_OFFSET_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_START_LEN_PRU1_FT3_OFFSET_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_START_LEN_PRU1_FT3_OFFSET_START_MASK (0x00070000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_START_LEN_PRU1_FT3_OFFSET_START_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_START_LEN_PRU1_FT3_OFFSET_START_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_START_LEN_PRU1_FT3_OFFSET_END_MASK (0x00700000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_START_LEN_PRU1_FT3_OFFSET_END_SHIFT (0x00000014U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_START_LEN_PRU1_FT3_OFFSET_END_MAX (0x00000007U)

/* FT3_4_JMP_OFFSET_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_JMP_OFFSET_PRU1_FT3_4_IJMP_OFFSET_PRU1_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_JMP_OFFSET_PRU1_FT3_4_IJMP_OFFSET_PRU1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_JMP_OFFSET_PRU1_FT3_4_IJMP_OFFSET_PRU1_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_JMP_OFFSET_PRU1_FT3_4_NJMP_OFFSET_PRU1_MASK (0x7FFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_JMP_OFFSET_PRU1_FT3_4_NJMP_OFFSET_PRU1_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_JMP_OFFSET_PRU1_FT3_4_NJMP_OFFSET_PRU1_MAX (0x00007FFFU)

/* FT3_4_LEN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_LEN_PRU1_FT3_4_LEN_START_BIT_PRU1_MASK (0x000001FFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_LEN_PRU1_FT3_4_LEN_START_BIT_PRU1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_LEN_PRU1_FT3_4_LEN_START_BIT_PRU1_MAX (0x000001FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_LEN_PRU1_FT3_4_LEN_SIZE_BIT_PRU1_MASK (0x000F0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_LEN_PRU1_FT3_4_LEN_SIZE_BIT_PRU1_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_LEN_PRU1_FT3_4_LEN_SIZE_BIT_PRU1_MAX (0x0000000FU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_LEN_PRU1_FT3_4_LEN_BIG_EN_PRU1_MASK (0x01000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_LEN_PRU1_FT3_4_LEN_BIG_EN_PRU1_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_LEN_PRU1_FT3_4_LEN_BIG_EN_PRU1_MAX (0x00000001U)

/* FT3_4_CFG_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_CFG_PRU1_FT3_4CFG_MASK (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_CFG_PRU1_FT3_4CFG_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_CFG_PRU1_FT3_4CFG_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_CFG_PRU1_FT3_4_VLAN_SKIP_EN_MASK (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_CFG_PRU1_FT3_4_VLAN_SKIP_EN_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_CFG_PRU1_FT3_4_VLAN_SKIP_EN_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_CFG_PRU1_FT3_4_TRIG_OR_EN_MASK (0xFFFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_CFG_PRU1_FT3_4_TRIG_OR_EN_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_CFG_PRU1_FT3_4_TRIG_OR_EN_MAX (0x0000FFFFU)

/* FT3_4_T_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_T_PRU1_FT3_4_T_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_T_PRU1_FT3_4_T_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_T_PRU1_FT3_4_T_MAX (0xFFFFFFFFU)

/* FT3_4_T_MASK_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_T_MASK_PRU1_FT3_4_T_MASK_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_T_MASK_PRU1_FT3_4_T_MASK_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_T_MASK_PRU1_FT3_4_T_MASK_MAX (0xFFFFFFFFU)

/* FT3_5_START_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_START_PRU1_FT3_START_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_START_PRU1_FT3_START_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_START_PRU1_FT3_START_MAX (0x00007FFFU)

/* FT3_5_START_AUTO_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_START_AUTO_PRU1_FT3_START_AUTO_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_START_AUTO_PRU1_FT3_START_AUTO_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_START_AUTO_PRU1_FT3_START_AUTO_MAX (0x00007FFFU)

/* FT3_5_START_LEN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_START_LEN_PRU1_FT3_OFFSET_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_START_LEN_PRU1_FT3_OFFSET_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_START_LEN_PRU1_FT3_OFFSET_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_START_LEN_PRU1_FT3_OFFSET_START_MASK (0x00070000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_START_LEN_PRU1_FT3_OFFSET_START_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_START_LEN_PRU1_FT3_OFFSET_START_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_START_LEN_PRU1_FT3_OFFSET_END_MASK (0x00700000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_START_LEN_PRU1_FT3_OFFSET_END_SHIFT (0x00000014U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_START_LEN_PRU1_FT3_OFFSET_END_MAX (0x00000007U)

/* FT3_5_JMP_OFFSET_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_JMP_OFFSET_PRU1_FT3_5_IJMP_OFFSET_PRU1_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_JMP_OFFSET_PRU1_FT3_5_IJMP_OFFSET_PRU1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_JMP_OFFSET_PRU1_FT3_5_IJMP_OFFSET_PRU1_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_JMP_OFFSET_PRU1_FT3_5_NJMP_OFFSET_PRU1_MASK (0x7FFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_JMP_OFFSET_PRU1_FT3_5_NJMP_OFFSET_PRU1_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_JMP_OFFSET_PRU1_FT3_5_NJMP_OFFSET_PRU1_MAX (0x00007FFFU)

/* FT3_5_LEN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_LEN_PRU1_FT3_5_LEN_START_BIT_PRU1_MASK (0x000001FFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_LEN_PRU1_FT3_5_LEN_START_BIT_PRU1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_LEN_PRU1_FT3_5_LEN_START_BIT_PRU1_MAX (0x000001FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_LEN_PRU1_FT3_5_LEN_SIZE_BIT_PRU1_MASK (0x000F0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_LEN_PRU1_FT3_5_LEN_SIZE_BIT_PRU1_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_LEN_PRU1_FT3_5_LEN_SIZE_BIT_PRU1_MAX (0x0000000FU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_LEN_PRU1_FT3_5_LEN_BIG_EN_PRU1_MASK (0x01000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_LEN_PRU1_FT3_5_LEN_BIG_EN_PRU1_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_LEN_PRU1_FT3_5_LEN_BIG_EN_PRU1_MAX (0x00000001U)

/* FT3_5_CFG_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_CFG_PRU1_FT3_5CFG_MASK (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_CFG_PRU1_FT3_5CFG_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_CFG_PRU1_FT3_5CFG_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_CFG_PRU1_FT3_5_VLAN_SKIP_EN_MASK (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_CFG_PRU1_FT3_5_VLAN_SKIP_EN_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_CFG_PRU1_FT3_5_VLAN_SKIP_EN_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_CFG_PRU1_FT3_5_TRIG_OR_EN_MASK (0xFFFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_CFG_PRU1_FT3_5_TRIG_OR_EN_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_CFG_PRU1_FT3_5_TRIG_OR_EN_MAX (0x0000FFFFU)

/* FT3_5_T_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_T_PRU1_FT3_5_T_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_T_PRU1_FT3_5_T_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_T_PRU1_FT3_5_T_MAX (0xFFFFFFFFU)

/* FT3_5_T_MASK_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_T_MASK_PRU1_FT3_5_T_MASK_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_T_MASK_PRU1_FT3_5_T_MASK_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_T_MASK_PRU1_FT3_5_T_MASK_MAX (0xFFFFFFFFU)

/* FT3_6_START_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_START_PRU1_FT3_START_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_START_PRU1_FT3_START_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_START_PRU1_FT3_START_MAX (0x00007FFFU)

/* FT3_6_START_AUTO_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_START_AUTO_PRU1_FT3_START_AUTO_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_START_AUTO_PRU1_FT3_START_AUTO_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_START_AUTO_PRU1_FT3_START_AUTO_MAX (0x00007FFFU)

/* FT3_6_START_LEN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_START_LEN_PRU1_FT3_OFFSET_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_START_LEN_PRU1_FT3_OFFSET_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_START_LEN_PRU1_FT3_OFFSET_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_START_LEN_PRU1_FT3_OFFSET_START_MASK (0x00070000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_START_LEN_PRU1_FT3_OFFSET_START_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_START_LEN_PRU1_FT3_OFFSET_START_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_START_LEN_PRU1_FT3_OFFSET_END_MASK (0x00700000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_START_LEN_PRU1_FT3_OFFSET_END_SHIFT (0x00000014U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_START_LEN_PRU1_FT3_OFFSET_END_MAX (0x00000007U)

/* FT3_6_JMP_OFFSET_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_JMP_OFFSET_PRU1_FT3_6_IJMP_OFFSET_PRU1_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_JMP_OFFSET_PRU1_FT3_6_IJMP_OFFSET_PRU1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_JMP_OFFSET_PRU1_FT3_6_IJMP_OFFSET_PRU1_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_JMP_OFFSET_PRU1_FT3_6_NJMP_OFFSET_PRU1_MASK (0x7FFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_JMP_OFFSET_PRU1_FT3_6_NJMP_OFFSET_PRU1_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_JMP_OFFSET_PRU1_FT3_6_NJMP_OFFSET_PRU1_MAX (0x00007FFFU)

/* FT3_6_LEN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_LEN_PRU1_FT3_6_LEN_START_BIT_PRU1_MASK (0x000001FFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_LEN_PRU1_FT3_6_LEN_START_BIT_PRU1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_LEN_PRU1_FT3_6_LEN_START_BIT_PRU1_MAX (0x000001FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_LEN_PRU1_FT3_6_LEN_SIZE_BIT_PRU1_MASK (0x000F0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_LEN_PRU1_FT3_6_LEN_SIZE_BIT_PRU1_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_LEN_PRU1_FT3_6_LEN_SIZE_BIT_PRU1_MAX (0x0000000FU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_LEN_PRU1_FT3_6_LEN_BIG_EN_PRU1_MASK (0x01000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_LEN_PRU1_FT3_6_LEN_BIG_EN_PRU1_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_LEN_PRU1_FT3_6_LEN_BIG_EN_PRU1_MAX (0x00000001U)

/* FT3_6_CFG_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_CFG_PRU1_FT3_6CFG_MASK (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_CFG_PRU1_FT3_6CFG_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_CFG_PRU1_FT3_6CFG_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_CFG_PRU1_FT3_6_VLAN_SKIP_EN_MASK (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_CFG_PRU1_FT3_6_VLAN_SKIP_EN_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_CFG_PRU1_FT3_6_VLAN_SKIP_EN_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_CFG_PRU1_FT3_6_TRIG_OR_EN_MASK (0xFFFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_CFG_PRU1_FT3_6_TRIG_OR_EN_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_CFG_PRU1_FT3_6_TRIG_OR_EN_MAX (0x0000FFFFU)

/* FT3_6_T_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_T_PRU1_FT3_6_T_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_T_PRU1_FT3_6_T_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_T_PRU1_FT3_6_T_MAX (0xFFFFFFFFU)

/* FT3_6_T_MASK_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_T_MASK_PRU1_FT3_6_T_MASK_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_T_MASK_PRU1_FT3_6_T_MASK_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_T_MASK_PRU1_FT3_6_T_MASK_MAX (0xFFFFFFFFU)

/* FT3_7_START_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_START_PRU1_FT3_START_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_START_PRU1_FT3_START_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_START_PRU1_FT3_START_MAX (0x00007FFFU)

/* FT3_7_START_AUTO_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_START_AUTO_PRU1_FT3_START_AUTO_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_START_AUTO_PRU1_FT3_START_AUTO_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_START_AUTO_PRU1_FT3_START_AUTO_MAX (0x00007FFFU)

/* FT3_7_START_LEN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_START_LEN_PRU1_FT3_OFFSET_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_START_LEN_PRU1_FT3_OFFSET_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_START_LEN_PRU1_FT3_OFFSET_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_START_LEN_PRU1_FT3_OFFSET_START_MASK (0x00070000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_START_LEN_PRU1_FT3_OFFSET_START_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_START_LEN_PRU1_FT3_OFFSET_START_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_START_LEN_PRU1_FT3_OFFSET_END_MASK (0x00700000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_START_LEN_PRU1_FT3_OFFSET_END_SHIFT (0x00000014U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_START_LEN_PRU1_FT3_OFFSET_END_MAX (0x00000007U)

/* FT3_7_JMP_OFFSET_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_JMP_OFFSET_PRU1_FT3_7_IJMP_OFFSET_PRU1_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_JMP_OFFSET_PRU1_FT3_7_IJMP_OFFSET_PRU1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_JMP_OFFSET_PRU1_FT3_7_IJMP_OFFSET_PRU1_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_JMP_OFFSET_PRU1_FT3_7_NJMP_OFFSET_PRU1_MASK (0x7FFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_JMP_OFFSET_PRU1_FT3_7_NJMP_OFFSET_PRU1_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_JMP_OFFSET_PRU1_FT3_7_NJMP_OFFSET_PRU1_MAX (0x00007FFFU)

/* FT3_7_LEN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_LEN_PRU1_FT3_7_LEN_START_BIT_PRU1_MASK (0x000001FFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_LEN_PRU1_FT3_7_LEN_START_BIT_PRU1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_LEN_PRU1_FT3_7_LEN_START_BIT_PRU1_MAX (0x000001FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_LEN_PRU1_FT3_7_LEN_SIZE_BIT_PRU1_MASK (0x000F0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_LEN_PRU1_FT3_7_LEN_SIZE_BIT_PRU1_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_LEN_PRU1_FT3_7_LEN_SIZE_BIT_PRU1_MAX (0x0000000FU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_LEN_PRU1_FT3_7_LEN_BIG_EN_PRU1_MASK (0x01000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_LEN_PRU1_FT3_7_LEN_BIG_EN_PRU1_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_LEN_PRU1_FT3_7_LEN_BIG_EN_PRU1_MAX (0x00000001U)

/* FT3_7_CFG_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_CFG_PRU1_FT3_7CFG_MASK (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_CFG_PRU1_FT3_7CFG_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_CFG_PRU1_FT3_7CFG_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_CFG_PRU1_FT3_7_VLAN_SKIP_EN_MASK (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_CFG_PRU1_FT3_7_VLAN_SKIP_EN_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_CFG_PRU1_FT3_7_VLAN_SKIP_EN_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_CFG_PRU1_FT3_7_TRIG_OR_EN_MASK (0xFFFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_CFG_PRU1_FT3_7_TRIG_OR_EN_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_CFG_PRU1_FT3_7_TRIG_OR_EN_MAX (0x0000FFFFU)

/* FT3_7_T_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_T_PRU1_FT3_7_T_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_T_PRU1_FT3_7_T_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_T_PRU1_FT3_7_T_MAX (0xFFFFFFFFU)

/* FT3_7_T_MASK_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_T_MASK_PRU1_FT3_7_T_MASK_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_T_MASK_PRU1_FT3_7_T_MASK_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_T_MASK_PRU1_FT3_7_T_MASK_MAX (0xFFFFFFFFU)

/* FT3_8_START_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_START_PRU1_FT3_START_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_START_PRU1_FT3_START_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_START_PRU1_FT3_START_MAX (0x00007FFFU)

/* FT3_8_START_AUTO_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_START_AUTO_PRU1_FT3_START_AUTO_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_START_AUTO_PRU1_FT3_START_AUTO_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_START_AUTO_PRU1_FT3_START_AUTO_MAX (0x00007FFFU)

/* FT3_8_START_LEN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_START_LEN_PRU1_FT3_OFFSET_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_START_LEN_PRU1_FT3_OFFSET_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_START_LEN_PRU1_FT3_OFFSET_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_START_LEN_PRU1_FT3_OFFSET_START_MASK (0x00070000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_START_LEN_PRU1_FT3_OFFSET_START_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_START_LEN_PRU1_FT3_OFFSET_START_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_START_LEN_PRU1_FT3_OFFSET_END_MASK (0x00700000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_START_LEN_PRU1_FT3_OFFSET_END_SHIFT (0x00000014U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_START_LEN_PRU1_FT3_OFFSET_END_MAX (0x00000007U)

/* FT3_8_JMP_OFFSET_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_JMP_OFFSET_PRU1_FT3_8_IJMP_OFFSET_PRU1_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_JMP_OFFSET_PRU1_FT3_8_IJMP_OFFSET_PRU1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_JMP_OFFSET_PRU1_FT3_8_IJMP_OFFSET_PRU1_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_JMP_OFFSET_PRU1_FT3_8_NJMP_OFFSET_PRU1_MASK (0x7FFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_JMP_OFFSET_PRU1_FT3_8_NJMP_OFFSET_PRU1_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_JMP_OFFSET_PRU1_FT3_8_NJMP_OFFSET_PRU1_MAX (0x00007FFFU)

/* FT3_8_LEN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_LEN_PRU1_FT3_8_LEN_START_BIT_PRU1_MASK (0x000001FFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_LEN_PRU1_FT3_8_LEN_START_BIT_PRU1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_LEN_PRU1_FT3_8_LEN_START_BIT_PRU1_MAX (0x000001FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_LEN_PRU1_FT3_8_LEN_SIZE_BIT_PRU1_MASK (0x000F0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_LEN_PRU1_FT3_8_LEN_SIZE_BIT_PRU1_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_LEN_PRU1_FT3_8_LEN_SIZE_BIT_PRU1_MAX (0x0000000FU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_LEN_PRU1_FT3_8_LEN_BIG_EN_PRU1_MASK (0x01000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_LEN_PRU1_FT3_8_LEN_BIG_EN_PRU1_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_LEN_PRU1_FT3_8_LEN_BIG_EN_PRU1_MAX (0x00000001U)

/* FT3_8_CFG_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_CFG_PRU1_FT3_8CFG_MASK (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_CFG_PRU1_FT3_8CFG_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_CFG_PRU1_FT3_8CFG_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_CFG_PRU1_FT3_8_VLAN_SKIP_EN_MASK (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_CFG_PRU1_FT3_8_VLAN_SKIP_EN_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_CFG_PRU1_FT3_8_VLAN_SKIP_EN_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_CFG_PRU1_FT3_8_TRIG_OR_EN_MASK (0xFFFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_CFG_PRU1_FT3_8_TRIG_OR_EN_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_CFG_PRU1_FT3_8_TRIG_OR_EN_MAX (0x0000FFFFU)

/* FT3_8_T_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_T_PRU1_FT3_8_T_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_T_PRU1_FT3_8_T_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_T_PRU1_FT3_8_T_MAX (0xFFFFFFFFU)

/* FT3_8_T_MASK_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_T_MASK_PRU1_FT3_8_T_MASK_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_T_MASK_PRU1_FT3_8_T_MASK_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_T_MASK_PRU1_FT3_8_T_MASK_MAX (0xFFFFFFFFU)

/* FT3_9_START_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_START_PRU1_FT3_START_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_START_PRU1_FT3_START_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_START_PRU1_FT3_START_MAX (0x00007FFFU)

/* FT3_9_START_AUTO_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_START_AUTO_PRU1_FT3_START_AUTO_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_START_AUTO_PRU1_FT3_START_AUTO_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_START_AUTO_PRU1_FT3_START_AUTO_MAX (0x00007FFFU)

/* FT3_9_START_LEN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_START_LEN_PRU1_FT3_OFFSET_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_START_LEN_PRU1_FT3_OFFSET_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_START_LEN_PRU1_FT3_OFFSET_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_START_LEN_PRU1_FT3_OFFSET_START_MASK (0x00070000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_START_LEN_PRU1_FT3_OFFSET_START_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_START_LEN_PRU1_FT3_OFFSET_START_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_START_LEN_PRU1_FT3_OFFSET_END_MASK (0x00700000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_START_LEN_PRU1_FT3_OFFSET_END_SHIFT (0x00000014U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_START_LEN_PRU1_FT3_OFFSET_END_MAX (0x00000007U)

/* FT3_9_JMP_OFFSET_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_JMP_OFFSET_PRU1_FT3_9_IJMP_OFFSET_PRU1_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_JMP_OFFSET_PRU1_FT3_9_IJMP_OFFSET_PRU1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_JMP_OFFSET_PRU1_FT3_9_IJMP_OFFSET_PRU1_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_JMP_OFFSET_PRU1_FT3_9_NJMP_OFFSET_PRU1_MASK (0x7FFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_JMP_OFFSET_PRU1_FT3_9_NJMP_OFFSET_PRU1_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_JMP_OFFSET_PRU1_FT3_9_NJMP_OFFSET_PRU1_MAX (0x00007FFFU)

/* FT3_9_LEN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_LEN_PRU1_FT3_9_LEN_START_BIT_PRU1_MASK (0x000001FFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_LEN_PRU1_FT3_9_LEN_START_BIT_PRU1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_LEN_PRU1_FT3_9_LEN_START_BIT_PRU1_MAX (0x000001FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_LEN_PRU1_FT3_9_LEN_SIZE_BIT_PRU1_MASK (0x000F0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_LEN_PRU1_FT3_9_LEN_SIZE_BIT_PRU1_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_LEN_PRU1_FT3_9_LEN_SIZE_BIT_PRU1_MAX (0x0000000FU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_LEN_PRU1_FT3_9_LEN_BIG_EN_PRU1_MASK (0x01000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_LEN_PRU1_FT3_9_LEN_BIG_EN_PRU1_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_LEN_PRU1_FT3_9_LEN_BIG_EN_PRU1_MAX (0x00000001U)

/* FT3_9_CFG_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_CFG_PRU1_FT3_9CFG_MASK (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_CFG_PRU1_FT3_9CFG_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_CFG_PRU1_FT3_9CFG_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_CFG_PRU1_FT3_9_VLAN_SKIP_EN_MASK (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_CFG_PRU1_FT3_9_VLAN_SKIP_EN_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_CFG_PRU1_FT3_9_VLAN_SKIP_EN_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_CFG_PRU1_FT3_9_TRIG_OR_EN_MASK (0xFFFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_CFG_PRU1_FT3_9_TRIG_OR_EN_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_CFG_PRU1_FT3_9_TRIG_OR_EN_MAX (0x0000FFFFU)

/* FT3_9_T_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_T_PRU1_FT3_9_T_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_T_PRU1_FT3_9_T_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_T_PRU1_FT3_9_T_MAX (0xFFFFFFFFU)

/* FT3_9_T_MASK_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_T_MASK_PRU1_FT3_9_T_MASK_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_T_MASK_PRU1_FT3_9_T_MASK_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_T_MASK_PRU1_FT3_9_T_MASK_MAX (0xFFFFFFFFU)

/* FT3_10_START_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_START_PRU1_FT3_START_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_START_PRU1_FT3_START_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_START_PRU1_FT3_START_MAX (0x00007FFFU)

/* FT3_10_START_AUTO_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_START_AUTO_PRU1_FT3_START_AUTO_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_START_AUTO_PRU1_FT3_START_AUTO_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_START_AUTO_PRU1_FT3_START_AUTO_MAX (0x00007FFFU)

/* FT3_10_START_LEN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_START_LEN_PRU1_FT3_OFFSET_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_START_LEN_PRU1_FT3_OFFSET_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_START_LEN_PRU1_FT3_OFFSET_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_START_LEN_PRU1_FT3_OFFSET_START_MASK (0x00070000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_START_LEN_PRU1_FT3_OFFSET_START_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_START_LEN_PRU1_FT3_OFFSET_START_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_START_LEN_PRU1_FT3_OFFSET_END_MASK (0x00700000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_START_LEN_PRU1_FT3_OFFSET_END_SHIFT (0x00000014U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_START_LEN_PRU1_FT3_OFFSET_END_MAX (0x00000007U)

/* FT3_10_JMP_OFFSET_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_JMP_OFFSET_PRU1_FT3_10_IJMP_OFFSET_PRU1_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_JMP_OFFSET_PRU1_FT3_10_IJMP_OFFSET_PRU1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_JMP_OFFSET_PRU1_FT3_10_IJMP_OFFSET_PRU1_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_JMP_OFFSET_PRU1_FT3_10_NJMP_OFFSET_PRU1_MASK (0x7FFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_JMP_OFFSET_PRU1_FT3_10_NJMP_OFFSET_PRU1_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_JMP_OFFSET_PRU1_FT3_10_NJMP_OFFSET_PRU1_MAX (0x00007FFFU)

/* FT3_10_LEN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_LEN_PRU1_FT3_10_LEN_START_BIT_PRU1_MASK (0x000001FFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_LEN_PRU1_FT3_10_LEN_START_BIT_PRU1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_LEN_PRU1_FT3_10_LEN_START_BIT_PRU1_MAX (0x000001FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_LEN_PRU1_FT3_10_LEN_SIZE_BIT_PRU1_MASK (0x000F0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_LEN_PRU1_FT3_10_LEN_SIZE_BIT_PRU1_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_LEN_PRU1_FT3_10_LEN_SIZE_BIT_PRU1_MAX (0x0000000FU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_LEN_PRU1_FT3_10_LEN_BIG_EN_PRU1_MASK (0x01000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_LEN_PRU1_FT3_10_LEN_BIG_EN_PRU1_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_LEN_PRU1_FT3_10_LEN_BIG_EN_PRU1_MAX (0x00000001U)

/* FT3_10_CFG_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_CFG_PRU1_FT3_10CFG_MASK (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_CFG_PRU1_FT3_10CFG_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_CFG_PRU1_FT3_10CFG_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_CFG_PRU1_FT3_10_VLAN_SKIP_EN_MASK (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_CFG_PRU1_FT3_10_VLAN_SKIP_EN_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_CFG_PRU1_FT3_10_VLAN_SKIP_EN_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_CFG_PRU1_FT3_10_TRIG_OR_EN_MASK (0xFFFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_CFG_PRU1_FT3_10_TRIG_OR_EN_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_CFG_PRU1_FT3_10_TRIG_OR_EN_MAX (0x0000FFFFU)

/* FT3_10_T_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_T_PRU1_FT3_10_T_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_T_PRU1_FT3_10_T_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_T_PRU1_FT3_10_T_MAX (0xFFFFFFFFU)

/* FT3_10_T_MASK_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_T_MASK_PRU1_FT3_10_T_MASK_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_T_MASK_PRU1_FT3_10_T_MASK_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_T_MASK_PRU1_FT3_10_T_MASK_MAX (0xFFFFFFFFU)

/* FT3_11_START_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_START_PRU1_FT3_START_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_START_PRU1_FT3_START_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_START_PRU1_FT3_START_MAX (0x00007FFFU)

/* FT3_11_START_AUTO_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_START_AUTO_PRU1_FT3_START_AUTO_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_START_AUTO_PRU1_FT3_START_AUTO_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_START_AUTO_PRU1_FT3_START_AUTO_MAX (0x00007FFFU)

/* FT3_11_START_LEN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_START_LEN_PRU1_FT3_OFFSET_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_START_LEN_PRU1_FT3_OFFSET_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_START_LEN_PRU1_FT3_OFFSET_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_START_LEN_PRU1_FT3_OFFSET_START_MASK (0x00070000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_START_LEN_PRU1_FT3_OFFSET_START_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_START_LEN_PRU1_FT3_OFFSET_START_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_START_LEN_PRU1_FT3_OFFSET_END_MASK (0x00700000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_START_LEN_PRU1_FT3_OFFSET_END_SHIFT (0x00000014U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_START_LEN_PRU1_FT3_OFFSET_END_MAX (0x00000007U)

/* FT3_11_JMP_OFFSET_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_JMP_OFFSET_PRU1_FT3_11_IJMP_OFFSET_PRU1_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_JMP_OFFSET_PRU1_FT3_11_IJMP_OFFSET_PRU1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_JMP_OFFSET_PRU1_FT3_11_IJMP_OFFSET_PRU1_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_JMP_OFFSET_PRU1_FT3_11_NJMP_OFFSET_PRU1_MASK (0x7FFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_JMP_OFFSET_PRU1_FT3_11_NJMP_OFFSET_PRU1_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_JMP_OFFSET_PRU1_FT3_11_NJMP_OFFSET_PRU1_MAX (0x00007FFFU)

/* FT3_11_LEN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_LEN_PRU1_FT3_11_LEN_START_BIT_PRU1_MASK (0x000001FFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_LEN_PRU1_FT3_11_LEN_START_BIT_PRU1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_LEN_PRU1_FT3_11_LEN_START_BIT_PRU1_MAX (0x000001FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_LEN_PRU1_FT3_11_LEN_SIZE_BIT_PRU1_MASK (0x000F0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_LEN_PRU1_FT3_11_LEN_SIZE_BIT_PRU1_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_LEN_PRU1_FT3_11_LEN_SIZE_BIT_PRU1_MAX (0x0000000FU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_LEN_PRU1_FT3_11_LEN_BIG_EN_PRU1_MASK (0x01000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_LEN_PRU1_FT3_11_LEN_BIG_EN_PRU1_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_LEN_PRU1_FT3_11_LEN_BIG_EN_PRU1_MAX (0x00000001U)

/* FT3_11_CFG_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_CFG_PRU1_FT3_11CFG_MASK (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_CFG_PRU1_FT3_11CFG_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_CFG_PRU1_FT3_11CFG_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_CFG_PRU1_FT3_11_VLAN_SKIP_EN_MASK (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_CFG_PRU1_FT3_11_VLAN_SKIP_EN_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_CFG_PRU1_FT3_11_VLAN_SKIP_EN_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_CFG_PRU1_FT3_11_TRIG_OR_EN_MASK (0xFFFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_CFG_PRU1_FT3_11_TRIG_OR_EN_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_CFG_PRU1_FT3_11_TRIG_OR_EN_MAX (0x0000FFFFU)

/* FT3_11_T_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_T_PRU1_FT3_11_T_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_T_PRU1_FT3_11_T_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_T_PRU1_FT3_11_T_MAX (0xFFFFFFFFU)

/* FT3_11_T_MASK_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_T_MASK_PRU1_FT3_11_T_MASK_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_T_MASK_PRU1_FT3_11_T_MASK_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_T_MASK_PRU1_FT3_11_T_MASK_MAX (0xFFFFFFFFU)

/* FT3_12_START_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_START_PRU1_FT3_START_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_START_PRU1_FT3_START_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_START_PRU1_FT3_START_MAX (0x00007FFFU)

/* FT3_12_START_AUTO_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_START_AUTO_PRU1_FT3_START_AUTO_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_START_AUTO_PRU1_FT3_START_AUTO_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_START_AUTO_PRU1_FT3_START_AUTO_MAX (0x00007FFFU)

/* FT3_12_START_LEN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_START_LEN_PRU1_FT3_OFFSET_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_START_LEN_PRU1_FT3_OFFSET_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_START_LEN_PRU1_FT3_OFFSET_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_START_LEN_PRU1_FT3_OFFSET_START_MASK (0x00070000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_START_LEN_PRU1_FT3_OFFSET_START_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_START_LEN_PRU1_FT3_OFFSET_START_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_START_LEN_PRU1_FT3_OFFSET_END_MASK (0x00700000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_START_LEN_PRU1_FT3_OFFSET_END_SHIFT (0x00000014U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_START_LEN_PRU1_FT3_OFFSET_END_MAX (0x00000007U)

/* FT3_12_JMP_OFFSET_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_JMP_OFFSET_PRU1_FT3_12_IJMP_OFFSET_PRU1_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_JMP_OFFSET_PRU1_FT3_12_IJMP_OFFSET_PRU1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_JMP_OFFSET_PRU1_FT3_12_IJMP_OFFSET_PRU1_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_JMP_OFFSET_PRU1_FT3_12_NJMP_OFFSET_PRU1_MASK (0x7FFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_JMP_OFFSET_PRU1_FT3_12_NJMP_OFFSET_PRU1_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_JMP_OFFSET_PRU1_FT3_12_NJMP_OFFSET_PRU1_MAX (0x00007FFFU)

/* FT3_12_LEN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_LEN_PRU1_FT3_12_LEN_START_BIT_PRU1_MASK (0x000001FFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_LEN_PRU1_FT3_12_LEN_START_BIT_PRU1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_LEN_PRU1_FT3_12_LEN_START_BIT_PRU1_MAX (0x000001FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_LEN_PRU1_FT3_12_LEN_SIZE_BIT_PRU1_MASK (0x000F0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_LEN_PRU1_FT3_12_LEN_SIZE_BIT_PRU1_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_LEN_PRU1_FT3_12_LEN_SIZE_BIT_PRU1_MAX (0x0000000FU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_LEN_PRU1_FT3_12_LEN_BIG_EN_PRU1_MASK (0x01000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_LEN_PRU1_FT3_12_LEN_BIG_EN_PRU1_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_LEN_PRU1_FT3_12_LEN_BIG_EN_PRU1_MAX (0x00000001U)

/* FT3_12_CFG_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_CFG_PRU1_FT3_12CFG_MASK (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_CFG_PRU1_FT3_12CFG_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_CFG_PRU1_FT3_12CFG_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_CFG_PRU1_FT3_12_VLAN_SKIP_EN_MASK (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_CFG_PRU1_FT3_12_VLAN_SKIP_EN_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_CFG_PRU1_FT3_12_VLAN_SKIP_EN_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_CFG_PRU1_FT3_12_TRIG_OR_EN_MASK (0xFFFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_CFG_PRU1_FT3_12_TRIG_OR_EN_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_CFG_PRU1_FT3_12_TRIG_OR_EN_MAX (0x0000FFFFU)

/* FT3_12_T_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_T_PRU1_FT3_12_T_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_T_PRU1_FT3_12_T_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_T_PRU1_FT3_12_T_MAX (0xFFFFFFFFU)

/* FT3_12_T_MASK_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_T_MASK_PRU1_FT3_12_T_MASK_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_T_MASK_PRU1_FT3_12_T_MASK_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_T_MASK_PRU1_FT3_12_T_MASK_MAX (0xFFFFFFFFU)

/* FT3_13_START_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_START_PRU1_FT3_START_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_START_PRU1_FT3_START_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_START_PRU1_FT3_START_MAX (0x00007FFFU)

/* FT3_13_START_AUTO_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_START_AUTO_PRU1_FT3_START_AUTO_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_START_AUTO_PRU1_FT3_START_AUTO_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_START_AUTO_PRU1_FT3_START_AUTO_MAX (0x00007FFFU)

/* FT3_13_START_LEN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_START_LEN_PRU1_FT3_OFFSET_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_START_LEN_PRU1_FT3_OFFSET_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_START_LEN_PRU1_FT3_OFFSET_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_START_LEN_PRU1_FT3_OFFSET_START_MASK (0x00070000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_START_LEN_PRU1_FT3_OFFSET_START_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_START_LEN_PRU1_FT3_OFFSET_START_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_START_LEN_PRU1_FT3_OFFSET_END_MASK (0x00700000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_START_LEN_PRU1_FT3_OFFSET_END_SHIFT (0x00000014U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_START_LEN_PRU1_FT3_OFFSET_END_MAX (0x00000007U)

/* FT3_13_JMP_OFFSET_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_JMP_OFFSET_PRU1_FT3_13_IJMP_OFFSET_PRU1_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_JMP_OFFSET_PRU1_FT3_13_IJMP_OFFSET_PRU1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_JMP_OFFSET_PRU1_FT3_13_IJMP_OFFSET_PRU1_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_JMP_OFFSET_PRU1_FT3_13_NJMP_OFFSET_PRU1_MASK (0x7FFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_JMP_OFFSET_PRU1_FT3_13_NJMP_OFFSET_PRU1_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_JMP_OFFSET_PRU1_FT3_13_NJMP_OFFSET_PRU1_MAX (0x00007FFFU)

/* FT3_13_LEN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_LEN_PRU1_FT3_13_LEN_START_BIT_PRU1_MASK (0x000001FFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_LEN_PRU1_FT3_13_LEN_START_BIT_PRU1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_LEN_PRU1_FT3_13_LEN_START_BIT_PRU1_MAX (0x000001FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_LEN_PRU1_FT3_13_LEN_SIZE_BIT_PRU1_MASK (0x000F0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_LEN_PRU1_FT3_13_LEN_SIZE_BIT_PRU1_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_LEN_PRU1_FT3_13_LEN_SIZE_BIT_PRU1_MAX (0x0000000FU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_LEN_PRU1_FT3_13_LEN_BIG_EN_PRU1_MASK (0x01000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_LEN_PRU1_FT3_13_LEN_BIG_EN_PRU1_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_LEN_PRU1_FT3_13_LEN_BIG_EN_PRU1_MAX (0x00000001U)

/* FT3_13_CFG_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_CFG_PRU1_FT3_13CFG_MASK (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_CFG_PRU1_FT3_13CFG_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_CFG_PRU1_FT3_13CFG_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_CFG_PRU1_FT3_13_VLAN_SKIP_EN_MASK (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_CFG_PRU1_FT3_13_VLAN_SKIP_EN_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_CFG_PRU1_FT3_13_VLAN_SKIP_EN_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_CFG_PRU1_FT3_13_TRIG_OR_EN_MASK (0xFFFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_CFG_PRU1_FT3_13_TRIG_OR_EN_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_CFG_PRU1_FT3_13_TRIG_OR_EN_MAX (0x0000FFFFU)

/* FT3_13_T_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_T_PRU1_FT3_13_T_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_T_PRU1_FT3_13_T_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_T_PRU1_FT3_13_T_MAX (0xFFFFFFFFU)

/* FT3_13_T_MASK_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_T_MASK_PRU1_FT3_13_T_MASK_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_T_MASK_PRU1_FT3_13_T_MASK_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_T_MASK_PRU1_FT3_13_T_MASK_MAX (0xFFFFFFFFU)

/* FT3_14_START_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_START_PRU1_FT3_START_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_START_PRU1_FT3_START_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_START_PRU1_FT3_START_MAX (0x00007FFFU)

/* FT3_14_START_AUTO_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_START_AUTO_PRU1_FT3_START_AUTO_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_START_AUTO_PRU1_FT3_START_AUTO_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_START_AUTO_PRU1_FT3_START_AUTO_MAX (0x00007FFFU)

/* FT3_14_START_LEN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_START_LEN_PRU1_FT3_OFFSET_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_START_LEN_PRU1_FT3_OFFSET_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_START_LEN_PRU1_FT3_OFFSET_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_START_LEN_PRU1_FT3_OFFSET_START_MASK (0x00070000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_START_LEN_PRU1_FT3_OFFSET_START_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_START_LEN_PRU1_FT3_OFFSET_START_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_START_LEN_PRU1_FT3_OFFSET_END_MASK (0x00700000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_START_LEN_PRU1_FT3_OFFSET_END_SHIFT (0x00000014U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_START_LEN_PRU1_FT3_OFFSET_END_MAX (0x00000007U)

/* FT3_14_JMP_OFFSET_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_JMP_OFFSET_PRU1_FT3_14_IJMP_OFFSET_PRU1_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_JMP_OFFSET_PRU1_FT3_14_IJMP_OFFSET_PRU1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_JMP_OFFSET_PRU1_FT3_14_IJMP_OFFSET_PRU1_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_JMP_OFFSET_PRU1_FT3_14_NJMP_OFFSET_PRU1_MASK (0x7FFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_JMP_OFFSET_PRU1_FT3_14_NJMP_OFFSET_PRU1_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_JMP_OFFSET_PRU1_FT3_14_NJMP_OFFSET_PRU1_MAX (0x00007FFFU)

/* FT3_14_LEN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_LEN_PRU1_FT3_14_LEN_START_BIT_PRU1_MASK (0x000001FFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_LEN_PRU1_FT3_14_LEN_START_BIT_PRU1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_LEN_PRU1_FT3_14_LEN_START_BIT_PRU1_MAX (0x000001FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_LEN_PRU1_FT3_14_LEN_SIZE_BIT_PRU1_MASK (0x000F0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_LEN_PRU1_FT3_14_LEN_SIZE_BIT_PRU1_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_LEN_PRU1_FT3_14_LEN_SIZE_BIT_PRU1_MAX (0x0000000FU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_LEN_PRU1_FT3_14_LEN_BIG_EN_PRU1_MASK (0x01000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_LEN_PRU1_FT3_14_LEN_BIG_EN_PRU1_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_LEN_PRU1_FT3_14_LEN_BIG_EN_PRU1_MAX (0x00000001U)

/* FT3_14_CFG_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_CFG_PRU1_FT3_14CFG_MASK (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_CFG_PRU1_FT3_14CFG_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_CFG_PRU1_FT3_14CFG_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_CFG_PRU1_FT3_14_VLAN_SKIP_EN_MASK (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_CFG_PRU1_FT3_14_VLAN_SKIP_EN_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_CFG_PRU1_FT3_14_VLAN_SKIP_EN_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_CFG_PRU1_FT3_14_TRIG_OR_EN_MASK (0xFFFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_CFG_PRU1_FT3_14_TRIG_OR_EN_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_CFG_PRU1_FT3_14_TRIG_OR_EN_MAX (0x0000FFFFU)

/* FT3_14_T_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_T_PRU1_FT3_14_T_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_T_PRU1_FT3_14_T_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_T_PRU1_FT3_14_T_MAX (0xFFFFFFFFU)

/* FT3_14_T_MASK_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_T_MASK_PRU1_FT3_14_T_MASK_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_T_MASK_PRU1_FT3_14_T_MASK_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_T_MASK_PRU1_FT3_14_T_MASK_MAX (0xFFFFFFFFU)

/* FT3_15_START_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_START_PRU1_FT3_START_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_START_PRU1_FT3_START_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_START_PRU1_FT3_START_MAX (0x00007FFFU)

/* FT3_15_START_AUTO_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_START_AUTO_PRU1_FT3_START_AUTO_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_START_AUTO_PRU1_FT3_START_AUTO_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_START_AUTO_PRU1_FT3_START_AUTO_MAX (0x00007FFFU)

/* FT3_15_START_LEN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_START_LEN_PRU1_FT3_OFFSET_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_START_LEN_PRU1_FT3_OFFSET_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_START_LEN_PRU1_FT3_OFFSET_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_START_LEN_PRU1_FT3_OFFSET_START_MASK (0x00070000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_START_LEN_PRU1_FT3_OFFSET_START_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_START_LEN_PRU1_FT3_OFFSET_START_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_START_LEN_PRU1_FT3_OFFSET_END_MASK (0x00700000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_START_LEN_PRU1_FT3_OFFSET_END_SHIFT (0x00000014U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_START_LEN_PRU1_FT3_OFFSET_END_MAX (0x00000007U)

/* FT3_15_JMP_OFFSET_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_JMP_OFFSET_PRU1_FT3_15_IJMP_OFFSET_PRU1_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_JMP_OFFSET_PRU1_FT3_15_IJMP_OFFSET_PRU1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_JMP_OFFSET_PRU1_FT3_15_IJMP_OFFSET_PRU1_MAX (0x00007FFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_JMP_OFFSET_PRU1_FT3_15_NJMP_OFFSET_PRU1_MASK (0x7FFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_JMP_OFFSET_PRU1_FT3_15_NJMP_OFFSET_PRU1_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_JMP_OFFSET_PRU1_FT3_15_NJMP_OFFSET_PRU1_MAX (0x00007FFFU)

/* FT3_15_LEN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_LEN_PRU1_FT3_15_LEN_START_BIT_PRU1_MASK (0x000001FFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_LEN_PRU1_FT3_15_LEN_START_BIT_PRU1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_LEN_PRU1_FT3_15_LEN_START_BIT_PRU1_MAX (0x000001FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_LEN_PRU1_FT3_15_LEN_SIZE_BIT_PRU1_MASK (0x000F0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_LEN_PRU1_FT3_15_LEN_SIZE_BIT_PRU1_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_LEN_PRU1_FT3_15_LEN_SIZE_BIT_PRU1_MAX (0x0000000FU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_LEN_PRU1_FT3_15_LEN_BIG_EN_PRU1_MASK (0x01000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_LEN_PRU1_FT3_15_LEN_BIG_EN_PRU1_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_LEN_PRU1_FT3_15_LEN_BIG_EN_PRU1_MAX (0x00000001U)

/* FT3_15_CFG_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_CFG_PRU1_FT3_15CFG_MASK (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_CFG_PRU1_FT3_15CFG_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_CFG_PRU1_FT3_15CFG_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_CFG_PRU1_FT3_15_VLAN_SKIP_EN_MASK (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_CFG_PRU1_FT3_15_VLAN_SKIP_EN_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_CFG_PRU1_FT3_15_VLAN_SKIP_EN_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_CFG_PRU1_FT3_15_TRIG_OR_EN_MASK (0xFFFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_CFG_PRU1_FT3_15_TRIG_OR_EN_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_CFG_PRU1_FT3_15_TRIG_OR_EN_MAX (0x0000FFFFU)

/* FT3_15_T_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_T_PRU1_FT3_15_T_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_T_PRU1_FT3_15_T_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_T_PRU1_FT3_15_T_MAX (0xFFFFFFFFU)

/* FT3_15_T_MASK_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_T_MASK_PRU1_FT3_15_T_MASK_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_T_MASK_PRU1_FT3_15_T_MASK_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_T_MASK_PRU1_FT3_15_T_MASK_MAX (0xFFFFFFFFU)

/* FT3_0_P0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_P0_PRU1_FT3_0_P0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_P0_PRU1_FT3_0_P0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_P0_PRU1_FT3_0_P0_MAX (0xFFFFFFFFU)

/* FT3_0_P1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_P1_PRU1_FT3_0_P1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_P1_PRU1_FT3_0_P1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_P1_PRU1_FT3_0_P1_MAX (0xFFFFFFFFU)

/* FT3_0_P_MASK0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_P_MASK0_PRU1_FT3_0_P_MASK0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_P_MASK0_PRU1_FT3_0_P_MASK0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_P_MASK0_PRU1_FT3_0_P_MASK0_MAX (0xFFFFFFFFU)

/* FT3_0_P_MASK1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_P_MASK1_PRU1_FT3_0_P_MASK1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_P_MASK1_PRU1_FT3_0_P_MASK1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_0_P_MASK1_PRU1_FT3_0_P_MASK1_MAX (0xFFFFFFFFU)

/* FT3_1_P0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_P0_PRU1_FT3_1_P0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_P0_PRU1_FT3_1_P0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_P0_PRU1_FT3_1_P0_MAX (0xFFFFFFFFU)

/* FT3_1_P1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_P1_PRU1_FT3_1_P1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_P1_PRU1_FT3_1_P1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_P1_PRU1_FT3_1_P1_MAX (0xFFFFFFFFU)

/* FT3_1_P_MASK0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_P_MASK0_PRU1_FT3_1_P_MASK0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_P_MASK0_PRU1_FT3_1_P_MASK0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_P_MASK0_PRU1_FT3_1_P_MASK0_MAX (0xFFFFFFFFU)

/* FT3_1_P_MASK1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_P_MASK1_PRU1_FT3_1_P_MASK1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_P_MASK1_PRU1_FT3_1_P_MASK1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_1_P_MASK1_PRU1_FT3_1_P_MASK1_MAX (0xFFFFFFFFU)

/* FT3_2_P0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_P0_PRU1_FT3_2_P0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_P0_PRU1_FT3_2_P0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_P0_PRU1_FT3_2_P0_MAX (0xFFFFFFFFU)

/* FT3_2_P1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_P1_PRU1_FT3_2_P1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_P1_PRU1_FT3_2_P1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_P1_PRU1_FT3_2_P1_MAX (0xFFFFFFFFU)

/* FT3_2_P_MASK0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_P_MASK0_PRU1_FT3_2_P_MASK0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_P_MASK0_PRU1_FT3_2_P_MASK0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_P_MASK0_PRU1_FT3_2_P_MASK0_MAX (0xFFFFFFFFU)

/* FT3_2_P_MASK1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_P_MASK1_PRU1_FT3_2_P_MASK1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_P_MASK1_PRU1_FT3_2_P_MASK1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_2_P_MASK1_PRU1_FT3_2_P_MASK1_MAX (0xFFFFFFFFU)

/* FT3_3_P0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_P0_PRU1_FT3_3_P0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_P0_PRU1_FT3_3_P0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_P0_PRU1_FT3_3_P0_MAX (0xFFFFFFFFU)

/* FT3_3_P1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_P1_PRU1_FT3_3_P1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_P1_PRU1_FT3_3_P1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_P1_PRU1_FT3_3_P1_MAX (0xFFFFFFFFU)

/* FT3_3_P_MASK0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_P_MASK0_PRU1_FT3_3_P_MASK0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_P_MASK0_PRU1_FT3_3_P_MASK0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_P_MASK0_PRU1_FT3_3_P_MASK0_MAX (0xFFFFFFFFU)

/* FT3_3_P_MASK1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_P_MASK1_PRU1_FT3_3_P_MASK1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_P_MASK1_PRU1_FT3_3_P_MASK1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_3_P_MASK1_PRU1_FT3_3_P_MASK1_MAX (0xFFFFFFFFU)

/* FT3_4_P0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_P0_PRU1_FT3_4_P0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_P0_PRU1_FT3_4_P0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_P0_PRU1_FT3_4_P0_MAX (0xFFFFFFFFU)

/* FT3_4_P1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_P1_PRU1_FT3_4_P1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_P1_PRU1_FT3_4_P1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_P1_PRU1_FT3_4_P1_MAX (0xFFFFFFFFU)

/* FT3_4_P_MASK0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_P_MASK0_PRU1_FT3_4_P_MASK0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_P_MASK0_PRU1_FT3_4_P_MASK0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_P_MASK0_PRU1_FT3_4_P_MASK0_MAX (0xFFFFFFFFU)

/* FT3_4_P_MASK1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_P_MASK1_PRU1_FT3_4_P_MASK1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_P_MASK1_PRU1_FT3_4_P_MASK1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_4_P_MASK1_PRU1_FT3_4_P_MASK1_MAX (0xFFFFFFFFU)

/* FT3_5_P0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_P0_PRU1_FT3_5_P0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_P0_PRU1_FT3_5_P0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_P0_PRU1_FT3_5_P0_MAX (0xFFFFFFFFU)

/* FT3_5_P1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_P1_PRU1_FT3_5_P1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_P1_PRU1_FT3_5_P1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_P1_PRU1_FT3_5_P1_MAX (0xFFFFFFFFU)

/* FT3_5_P_MASK0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_P_MASK0_PRU1_FT3_5_P_MASK0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_P_MASK0_PRU1_FT3_5_P_MASK0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_P_MASK0_PRU1_FT3_5_P_MASK0_MAX (0xFFFFFFFFU)

/* FT3_5_P_MASK1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_P_MASK1_PRU1_FT3_5_P_MASK1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_P_MASK1_PRU1_FT3_5_P_MASK1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_5_P_MASK1_PRU1_FT3_5_P_MASK1_MAX (0xFFFFFFFFU)

/* FT3_6_P0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_P0_PRU1_FT3_6_P0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_P0_PRU1_FT3_6_P0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_P0_PRU1_FT3_6_P0_MAX (0xFFFFFFFFU)

/* FT3_6_P1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_P1_PRU1_FT3_6_P1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_P1_PRU1_FT3_6_P1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_P1_PRU1_FT3_6_P1_MAX (0xFFFFFFFFU)

/* FT3_6_P_MASK0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_P_MASK0_PRU1_FT3_6_P_MASK0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_P_MASK0_PRU1_FT3_6_P_MASK0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_P_MASK0_PRU1_FT3_6_P_MASK0_MAX (0xFFFFFFFFU)

/* FT3_6_P_MASK1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_P_MASK1_PRU1_FT3_6_P_MASK1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_P_MASK1_PRU1_FT3_6_P_MASK1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_6_P_MASK1_PRU1_FT3_6_P_MASK1_MAX (0xFFFFFFFFU)

/* FT3_7_P0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_P0_PRU1_FT3_7_P0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_P0_PRU1_FT3_7_P0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_P0_PRU1_FT3_7_P0_MAX (0xFFFFFFFFU)

/* FT3_7_P1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_P1_PRU1_FT3_7_P1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_P1_PRU1_FT3_7_P1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_P1_PRU1_FT3_7_P1_MAX (0xFFFFFFFFU)

/* FT3_7_P_MASK0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_P_MASK0_PRU1_FT3_7_P_MASK0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_P_MASK0_PRU1_FT3_7_P_MASK0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_P_MASK0_PRU1_FT3_7_P_MASK0_MAX (0xFFFFFFFFU)

/* FT3_7_P_MASK1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_P_MASK1_PRU1_FT3_7_P_MASK1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_P_MASK1_PRU1_FT3_7_P_MASK1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_7_P_MASK1_PRU1_FT3_7_P_MASK1_MAX (0xFFFFFFFFU)

/* FT3_8_P0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_P0_PRU1_FT3_8_P0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_P0_PRU1_FT3_8_P0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_P0_PRU1_FT3_8_P0_MAX (0xFFFFFFFFU)

/* FT3_8_P1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_P1_PRU1_FT3_8_P1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_P1_PRU1_FT3_8_P1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_P1_PRU1_FT3_8_P1_MAX (0xFFFFFFFFU)

/* FT3_8_P_MASK0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_P_MASK0_PRU1_FT3_8_P_MASK0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_P_MASK0_PRU1_FT3_8_P_MASK0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_P_MASK0_PRU1_FT3_8_P_MASK0_MAX (0xFFFFFFFFU)

/* FT3_8_P_MASK1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_P_MASK1_PRU1_FT3_8_P_MASK1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_P_MASK1_PRU1_FT3_8_P_MASK1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_8_P_MASK1_PRU1_FT3_8_P_MASK1_MAX (0xFFFFFFFFU)

/* FT3_9_P0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_P0_PRU1_FT3_9_P0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_P0_PRU1_FT3_9_P0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_P0_PRU1_FT3_9_P0_MAX (0xFFFFFFFFU)

/* FT3_9_P1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_P1_PRU1_FT3_9_P1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_P1_PRU1_FT3_9_P1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_P1_PRU1_FT3_9_P1_MAX (0xFFFFFFFFU)

/* FT3_9_P_MASK0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_P_MASK0_PRU1_FT3_9_P_MASK0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_P_MASK0_PRU1_FT3_9_P_MASK0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_P_MASK0_PRU1_FT3_9_P_MASK0_MAX (0xFFFFFFFFU)

/* FT3_9_P_MASK1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_P_MASK1_PRU1_FT3_9_P_MASK1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_P_MASK1_PRU1_FT3_9_P_MASK1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_9_P_MASK1_PRU1_FT3_9_P_MASK1_MAX (0xFFFFFFFFU)

/* FT3_10_P0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_P0_PRU1_FT3_10_P0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_P0_PRU1_FT3_10_P0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_P0_PRU1_FT3_10_P0_MAX (0xFFFFFFFFU)

/* FT3_10_P1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_P1_PRU1_FT3_10_P1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_P1_PRU1_FT3_10_P1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_P1_PRU1_FT3_10_P1_MAX (0xFFFFFFFFU)

/* FT3_10_P_MASK0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_P_MASK0_PRU1_FT3_10_P_MASK0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_P_MASK0_PRU1_FT3_10_P_MASK0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_P_MASK0_PRU1_FT3_10_P_MASK0_MAX (0xFFFFFFFFU)

/* FT3_10_P_MASK1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_P_MASK1_PRU1_FT3_10_P_MASK1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_P_MASK1_PRU1_FT3_10_P_MASK1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_10_P_MASK1_PRU1_FT3_10_P_MASK1_MAX (0xFFFFFFFFU)

/* FT3_11_P0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_P0_PRU1_FT3_11_P0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_P0_PRU1_FT3_11_P0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_P0_PRU1_FT3_11_P0_MAX (0xFFFFFFFFU)

/* FT3_11_P1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_P1_PRU1_FT3_11_P1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_P1_PRU1_FT3_11_P1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_P1_PRU1_FT3_11_P1_MAX (0xFFFFFFFFU)

/* FT3_11_P_MASK0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_P_MASK0_PRU1_FT3_11_P_MASK0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_P_MASK0_PRU1_FT3_11_P_MASK0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_P_MASK0_PRU1_FT3_11_P_MASK0_MAX (0xFFFFFFFFU)

/* FT3_11_P_MASK1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_P_MASK1_PRU1_FT3_11_P_MASK1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_P_MASK1_PRU1_FT3_11_P_MASK1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_11_P_MASK1_PRU1_FT3_11_P_MASK1_MAX (0xFFFFFFFFU)

/* FT3_12_P0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_P0_PRU1_FT3_12_P0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_P0_PRU1_FT3_12_P0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_P0_PRU1_FT3_12_P0_MAX (0xFFFFFFFFU)

/* FT3_12_P1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_P1_PRU1_FT3_12_P1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_P1_PRU1_FT3_12_P1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_P1_PRU1_FT3_12_P1_MAX (0xFFFFFFFFU)

/* FT3_12_P_MASK0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_P_MASK0_PRU1_FT3_12_P_MASK0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_P_MASK0_PRU1_FT3_12_P_MASK0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_P_MASK0_PRU1_FT3_12_P_MASK0_MAX (0xFFFFFFFFU)

/* FT3_12_P_MASK1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_P_MASK1_PRU1_FT3_12_P_MASK1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_P_MASK1_PRU1_FT3_12_P_MASK1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_12_P_MASK1_PRU1_FT3_12_P_MASK1_MAX (0xFFFFFFFFU)

/* FT3_13_P0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_P0_PRU1_FT3_13_P0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_P0_PRU1_FT3_13_P0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_P0_PRU1_FT3_13_P0_MAX (0xFFFFFFFFU)

/* FT3_13_P1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_P1_PRU1_FT3_13_P1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_P1_PRU1_FT3_13_P1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_P1_PRU1_FT3_13_P1_MAX (0xFFFFFFFFU)

/* FT3_13_P_MASK0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_P_MASK0_PRU1_FT3_13_P_MASK0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_P_MASK0_PRU1_FT3_13_P_MASK0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_P_MASK0_PRU1_FT3_13_P_MASK0_MAX (0xFFFFFFFFU)

/* FT3_13_P_MASK1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_P_MASK1_PRU1_FT3_13_P_MASK1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_P_MASK1_PRU1_FT3_13_P_MASK1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_13_P_MASK1_PRU1_FT3_13_P_MASK1_MAX (0xFFFFFFFFU)

/* FT3_14_P0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_P0_PRU1_FT3_14_P0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_P0_PRU1_FT3_14_P0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_P0_PRU1_FT3_14_P0_MAX (0xFFFFFFFFU)

/* FT3_14_P1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_P1_PRU1_FT3_14_P1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_P1_PRU1_FT3_14_P1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_P1_PRU1_FT3_14_P1_MAX (0xFFFFFFFFU)

/* FT3_14_P_MASK0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_P_MASK0_PRU1_FT3_14_P_MASK0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_P_MASK0_PRU1_FT3_14_P_MASK0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_P_MASK0_PRU1_FT3_14_P_MASK0_MAX (0xFFFFFFFFU)

/* FT3_14_P_MASK1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_P_MASK1_PRU1_FT3_14_P_MASK1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_P_MASK1_PRU1_FT3_14_P_MASK1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_14_P_MASK1_PRU1_FT3_14_P_MASK1_MAX (0xFFFFFFFFU)

/* FT3_15_P0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_P0_PRU1_FT3_15_P0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_P0_PRU1_FT3_15_P0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_P0_PRU1_FT3_15_P0_MAX (0xFFFFFFFFU)

/* FT3_15_P1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_P1_PRU1_FT3_15_P1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_P1_PRU1_FT3_15_P1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_P1_PRU1_FT3_15_P1_MAX (0xFFFFFFFFU)

/* FT3_15_P_MASK0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_P_MASK0_PRU1_FT3_15_P_MASK0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_P_MASK0_PRU1_FT3_15_P_MASK0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_P_MASK0_PRU1_FT3_15_P_MASK0_MAX (0xFFFFFFFFU)

/* FT3_15_P_MASK1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_P_MASK1_PRU1_FT3_15_P_MASK1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_P_MASK1_PRU1_FT3_15_P_MASK1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT3_15_P_MASK1_PRU1_FT3_15_P_MASK1_MAX (0xFFFFFFFFU)

/* FT_RX_PTR_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT_RX_PTR_PRU1_FT_RX_PTR_PRU1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT_RX_PTR_PRU1_FT_RX_PTR_PRU1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FT_RX_PTR_PRU1_FT_RX_PTR_PRU1_MAX (0xFFFFFFFFU)

/* RX_CLASS0_AND_EN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS0_AND_EN_PRU1_RX_CLASS0_AND_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS0_AND_EN_PRU1_RX_CLASS0_AND_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS0_AND_EN_PRU1_RX_CLASS0_AND_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS0_OR_EN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS0_OR_EN_PRU1_RX_CLASS0_OR_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS0_OR_EN_PRU1_RX_CLASS0_OR_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS0_OR_EN_PRU1_RX_CLASS0_OR_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS1_AND_EN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS1_AND_EN_PRU1_RX_CLASS1_AND_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS1_AND_EN_PRU1_RX_CLASS1_AND_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS1_AND_EN_PRU1_RX_CLASS1_AND_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS1_OR_EN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS1_OR_EN_PRU1_RX_CLASS1_OR_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS1_OR_EN_PRU1_RX_CLASS1_OR_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS1_OR_EN_PRU1_RX_CLASS1_OR_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS2_AND_EN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS2_AND_EN_PRU1_RX_CLASS2_AND_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS2_AND_EN_PRU1_RX_CLASS2_AND_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS2_AND_EN_PRU1_RX_CLASS2_AND_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS2_OR_EN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS2_OR_EN_PRU1_RX_CLASS2_OR_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS2_OR_EN_PRU1_RX_CLASS2_OR_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS2_OR_EN_PRU1_RX_CLASS2_OR_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS3_AND_EN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS3_AND_EN_PRU1_RX_CLASS3_AND_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS3_AND_EN_PRU1_RX_CLASS3_AND_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS3_AND_EN_PRU1_RX_CLASS3_AND_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS3_OR_EN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS3_OR_EN_PRU1_RX_CLASS3_OR_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS3_OR_EN_PRU1_RX_CLASS3_OR_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS3_OR_EN_PRU1_RX_CLASS3_OR_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS4_AND_EN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS4_AND_EN_PRU1_RX_CLASS4_AND_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS4_AND_EN_PRU1_RX_CLASS4_AND_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS4_AND_EN_PRU1_RX_CLASS4_AND_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS4_OR_EN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS4_OR_EN_PRU1_RX_CLASS4_OR_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS4_OR_EN_PRU1_RX_CLASS4_OR_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS4_OR_EN_PRU1_RX_CLASS4_OR_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS5_AND_EN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS5_AND_EN_PRU1_RX_CLASS5_AND_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS5_AND_EN_PRU1_RX_CLASS5_AND_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS5_AND_EN_PRU1_RX_CLASS5_AND_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS5_OR_EN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS5_OR_EN_PRU1_RX_CLASS5_OR_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS5_OR_EN_PRU1_RX_CLASS5_OR_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS5_OR_EN_PRU1_RX_CLASS5_OR_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS6_AND_EN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS6_AND_EN_PRU1_RX_CLASS6_AND_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS6_AND_EN_PRU1_RX_CLASS6_AND_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS6_AND_EN_PRU1_RX_CLASS6_AND_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS6_OR_EN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS6_OR_EN_PRU1_RX_CLASS6_OR_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS6_OR_EN_PRU1_RX_CLASS6_OR_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS6_OR_EN_PRU1_RX_CLASS6_OR_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS7_AND_EN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS7_AND_EN_PRU1_RX_CLASS7_AND_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS7_AND_EN_PRU1_RX_CLASS7_AND_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS7_AND_EN_PRU1_RX_CLASS7_AND_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS7_OR_EN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS7_OR_EN_PRU1_RX_CLASS7_OR_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS7_OR_EN_PRU1_RX_CLASS7_OR_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS7_OR_EN_PRU1_RX_CLASS7_OR_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS8_AND_EN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS8_AND_EN_PRU1_RX_CLASS8_AND_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS8_AND_EN_PRU1_RX_CLASS8_AND_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS8_AND_EN_PRU1_RX_CLASS8_AND_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS8_OR_EN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS8_OR_EN_PRU1_RX_CLASS8_OR_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS8_OR_EN_PRU1_RX_CLASS8_OR_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS8_OR_EN_PRU1_RX_CLASS8_OR_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS9_AND_EN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS9_AND_EN_PRU1_RX_CLASS9_AND_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS9_AND_EN_PRU1_RX_CLASS9_AND_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS9_AND_EN_PRU1_RX_CLASS9_AND_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS9_OR_EN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS9_OR_EN_PRU1_RX_CLASS9_OR_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS9_OR_EN_PRU1_RX_CLASS9_OR_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS9_OR_EN_PRU1_RX_CLASS9_OR_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS10_AND_EN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS10_AND_EN_PRU1_RX_CLASS10_AND_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS10_AND_EN_PRU1_RX_CLASS10_AND_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS10_AND_EN_PRU1_RX_CLASS10_AND_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS10_OR_EN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS10_OR_EN_PRU1_RX_CLASS10_OR_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS10_OR_EN_PRU1_RX_CLASS10_OR_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS10_OR_EN_PRU1_RX_CLASS10_OR_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS11_AND_EN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS11_AND_EN_PRU1_RX_CLASS11_AND_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS11_AND_EN_PRU1_RX_CLASS11_AND_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS11_AND_EN_PRU1_RX_CLASS11_AND_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS11_OR_EN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS11_OR_EN_PRU1_RX_CLASS11_OR_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS11_OR_EN_PRU1_RX_CLASS11_OR_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS11_OR_EN_PRU1_RX_CLASS11_OR_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS12_AND_EN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS12_AND_EN_PRU1_RX_CLASS12_AND_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS12_AND_EN_PRU1_RX_CLASS12_AND_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS12_AND_EN_PRU1_RX_CLASS12_AND_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS12_OR_EN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS12_OR_EN_PRU1_RX_CLASS12_OR_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS12_OR_EN_PRU1_RX_CLASS12_OR_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS12_OR_EN_PRU1_RX_CLASS12_OR_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS13_AND_EN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS13_AND_EN_PRU1_RX_CLASS13_AND_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS13_AND_EN_PRU1_RX_CLASS13_AND_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS13_AND_EN_PRU1_RX_CLASS13_AND_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS13_OR_EN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS13_OR_EN_PRU1_RX_CLASS13_OR_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS13_OR_EN_PRU1_RX_CLASS13_OR_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS13_OR_EN_PRU1_RX_CLASS13_OR_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS14_AND_EN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS14_AND_EN_PRU1_RX_CLASS14_AND_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS14_AND_EN_PRU1_RX_CLASS14_AND_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS14_AND_EN_PRU1_RX_CLASS14_AND_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS14_OR_EN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS14_OR_EN_PRU1_RX_CLASS14_OR_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS14_OR_EN_PRU1_RX_CLASS14_OR_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS14_OR_EN_PRU1_RX_CLASS14_OR_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS15_AND_EN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS15_AND_EN_PRU1_RX_CLASS15_AND_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS15_AND_EN_PRU1_RX_CLASS15_AND_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS15_AND_EN_PRU1_RX_CLASS15_AND_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS15_OR_EN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS15_OR_EN_PRU1_RX_CLASS15_OR_EN_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS15_OR_EN_PRU1_RX_CLASS15_OR_EN_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS15_OR_EN_PRU1_RX_CLASS15_OR_EN_MAX (0xFFFFFFFFU)

/* RX_CLASS_CFG1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU1_RX_CLASS0_SEL_MASK (0x00000003U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU1_RX_CLASS0_SEL_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU1_RX_CLASS0_SEL_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU1_RX_CLASS1_SEL_MASK (0x0000000CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU1_RX_CLASS1_SEL_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU1_RX_CLASS1_SEL_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU1_RX_CLASS2_SEL_MASK (0x00000030U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU1_RX_CLASS2_SEL_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU1_RX_CLASS2_SEL_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU1_RX_CLASS3_SEL_MASK (0x000000C0U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU1_RX_CLASS3_SEL_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU1_RX_CLASS3_SEL_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU1_RX_CLASS4_SEL_MASK (0x00000300U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU1_RX_CLASS4_SEL_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU1_RX_CLASS4_SEL_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU1_RX_CLASS5_SEL_MASK (0x00000C00U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU1_RX_CLASS5_SEL_SHIFT (0x0000000AU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU1_RX_CLASS5_SEL_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU1_RX_CLASS6_SEL_MASK (0x00003000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU1_RX_CLASS6_SEL_SHIFT (0x0000000CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU1_RX_CLASS6_SEL_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU1_RX_CLASS7_SEL_MASK (0x0000C000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU1_RX_CLASS7_SEL_SHIFT (0x0000000EU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU1_RX_CLASS7_SEL_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU1_RX_CLASS8_SEL_MASK (0x00030000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU1_RX_CLASS8_SEL_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU1_RX_CLASS8_SEL_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU1_RX_CLASS9_SEL_MASK (0x000C0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU1_RX_CLASS9_SEL_SHIFT (0x00000012U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU1_RX_CLASS9_SEL_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU1_RX_CLASS10_SEL_MASK (0x00300000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU1_RX_CLASS10_SEL_SHIFT (0x00000014U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU1_RX_CLASS10_SEL_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU1_RX_CLASS11_SEL_MASK (0x00C00000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU1_RX_CLASS11_SEL_SHIFT (0x00000016U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU1_RX_CLASS11_SEL_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU1_RX_CLASS12_SEL_MASK (0x03000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU1_RX_CLASS12_SEL_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU1_RX_CLASS12_SEL_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU1_RX_CLASS13_SEL_MASK (0x0C000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU1_RX_CLASS13_SEL_SHIFT (0x0000001AU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU1_RX_CLASS13_SEL_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU1_RX_CLASS14_SEL_MASK (0x30000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU1_RX_CLASS14_SEL_SHIFT (0x0000001CU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU1_RX_CLASS14_SEL_MAX (0x00000003U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU1_RX_CLASS15_SEL_MASK (0xC0000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU1_RX_CLASS15_SEL_SHIFT (0x0000001EU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG1_PRU1_RX_CLASS15_SEL_MAX (0x00000003U)

/* RX_CLASS_CFG2_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG2_PRU1_RX_CLASS_AND_NV_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG2_PRU1_RX_CLASS_AND_NV_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG2_PRU1_RX_CLASS_AND_NV_MAX (0x0000FFFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG2_PRU1_RX_CLASS_OR_NV_MASK (0xFFFF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG2_PRU1_RX_CLASS_OR_NV_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_CFG2_PRU1_RX_CLASS_OR_NV_MAX (0x0000FFFFU)

/* RX_CLASS_GATES0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES0_PRU1_RX_RATE_GATE_SEL0_MASK (0x00000007U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES0_PRU1_RX_RATE_GATE_SEL0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES0_PRU1_RX_RATE_GATE_SEL0_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES0_PRU1_RX_PHASE_MASK0_MASK (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES0_PRU1_RX_PHASE_MASK0_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES0_PRU1_RX_PHASE_MASK0_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES0_PRU1_RX_CLASS_RAW_MASK0_MASK (0x00000020U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES0_PRU1_RX_CLASS_RAW_MASK0_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES0_PRU1_RX_CLASS_RAW_MASK0_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES0_PRU1_RX_ALLOW_MASK0_MASK (0x00000040U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES0_PRU1_RX_ALLOW_MASK0_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES0_PRU1_RX_ALLOW_MASK0_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES0_PRU1_RX_RED_PHASE_EN0_MASK (0x00000100U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES0_PRU1_RX_RED_PHASE_EN0_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES0_PRU1_RX_RED_PHASE_EN0_MAX (0x00000001U)

/* RX_CLASS_GATES1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES1_PRU1_RX_RATE_GATE_SEL1_MASK (0x00000007U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES1_PRU1_RX_RATE_GATE_SEL1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES1_PRU1_RX_RATE_GATE_SEL1_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES1_PRU1_RX_PHASE_MASK1_MASK (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES1_PRU1_RX_PHASE_MASK1_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES1_PRU1_RX_PHASE_MASK1_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES1_PRU1_RX_CLASS_RAW_MASK1_MASK (0x00000020U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES1_PRU1_RX_CLASS_RAW_MASK1_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES1_PRU1_RX_CLASS_RAW_MASK1_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES1_PRU1_RX_ALLOW_MASK1_MASK (0x00000040U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES1_PRU1_RX_ALLOW_MASK1_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES1_PRU1_RX_ALLOW_MASK1_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES1_PRU1_RX_RED_PHASE_EN1_MASK (0x00000100U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES1_PRU1_RX_RED_PHASE_EN1_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES1_PRU1_RX_RED_PHASE_EN1_MAX (0x00000001U)

/* RX_CLASS_GATES2_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES2_PRU1_RX_RATE_GATE_SEL2_MASK (0x00000007U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES2_PRU1_RX_RATE_GATE_SEL2_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES2_PRU1_RX_RATE_GATE_SEL2_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES2_PRU1_RX_PHASE_MASK2_MASK (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES2_PRU1_RX_PHASE_MASK2_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES2_PRU1_RX_PHASE_MASK2_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES2_PRU1_RX_CLASS_RAW_MASK2_MASK (0x00000020U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES2_PRU1_RX_CLASS_RAW_MASK2_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES2_PRU1_RX_CLASS_RAW_MASK2_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES2_PRU1_RX_ALLOW_MASK2_MASK (0x00000040U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES2_PRU1_RX_ALLOW_MASK2_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES2_PRU1_RX_ALLOW_MASK2_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES2_PRU1_RX_RED_PHASE_EN2_MASK (0x00000100U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES2_PRU1_RX_RED_PHASE_EN2_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES2_PRU1_RX_RED_PHASE_EN2_MAX (0x00000001U)

/* RX_CLASS_GATES3_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES3_PRU1_RX_RATE_GATE_SEL3_MASK (0x00000007U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES3_PRU1_RX_RATE_GATE_SEL3_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES3_PRU1_RX_RATE_GATE_SEL3_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES3_PRU1_RX_PHASE_MASK3_MASK (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES3_PRU1_RX_PHASE_MASK3_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES3_PRU1_RX_PHASE_MASK3_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES3_PRU1_RX_CLASS_RAW_MASK3_MASK (0x00000020U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES3_PRU1_RX_CLASS_RAW_MASK3_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES3_PRU1_RX_CLASS_RAW_MASK3_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES3_PRU1_RX_ALLOW_MASK3_MASK (0x00000040U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES3_PRU1_RX_ALLOW_MASK3_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES3_PRU1_RX_ALLOW_MASK3_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES3_PRU1_RX_RED_PHASE_EN3_MASK (0x00000100U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES3_PRU1_RX_RED_PHASE_EN3_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES3_PRU1_RX_RED_PHASE_EN3_MAX (0x00000001U)

/* RX_CLASS_GATES4_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES4_PRU1_RX_RATE_GATE_SEL4_MASK (0x00000007U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES4_PRU1_RX_RATE_GATE_SEL4_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES4_PRU1_RX_RATE_GATE_SEL4_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES4_PRU1_RX_PHASE_MASK4_MASK (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES4_PRU1_RX_PHASE_MASK4_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES4_PRU1_RX_PHASE_MASK4_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES4_PRU1_RX_CLASS_RAW_MASK4_MASK (0x00000020U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES4_PRU1_RX_CLASS_RAW_MASK4_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES4_PRU1_RX_CLASS_RAW_MASK4_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES4_PRU1_RX_ALLOW_MASK4_MASK (0x00000040U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES4_PRU1_RX_ALLOW_MASK4_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES4_PRU1_RX_ALLOW_MASK4_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES4_PRU1_RX_RED_PHASE_EN4_MASK (0x00000100U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES4_PRU1_RX_RED_PHASE_EN4_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES4_PRU1_RX_RED_PHASE_EN4_MAX (0x00000001U)

/* RX_CLASS_GATES5_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES5_PRU1_RX_RATE_GATE_SEL5_MASK (0x00000007U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES5_PRU1_RX_RATE_GATE_SEL5_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES5_PRU1_RX_RATE_GATE_SEL5_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES5_PRU1_RX_PHASE_MASK5_MASK (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES5_PRU1_RX_PHASE_MASK5_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES5_PRU1_RX_PHASE_MASK5_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES5_PRU1_RX_CLASS_RAW_MASK5_MASK (0x00000020U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES5_PRU1_RX_CLASS_RAW_MASK5_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES5_PRU1_RX_CLASS_RAW_MASK5_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES5_PRU1_RX_ALLOW_MASK5_MASK (0x00000040U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES5_PRU1_RX_ALLOW_MASK5_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES5_PRU1_RX_ALLOW_MASK5_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES5_PRU1_RX_RED_PHASE_EN5_MASK (0x00000100U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES5_PRU1_RX_RED_PHASE_EN5_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES5_PRU1_RX_RED_PHASE_EN5_MAX (0x00000001U)

/* RX_CLASS_GATES6_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES6_PRU1_RX_RATE_GATE_SEL6_MASK (0x00000007U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES6_PRU1_RX_RATE_GATE_SEL6_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES6_PRU1_RX_RATE_GATE_SEL6_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES6_PRU1_RX_PHASE_MASK6_MASK (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES6_PRU1_RX_PHASE_MASK6_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES6_PRU1_RX_PHASE_MASK6_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES6_PRU1_RX_CLASS_RAW_MASK6_MASK (0x00000020U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES6_PRU1_RX_CLASS_RAW_MASK6_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES6_PRU1_RX_CLASS_RAW_MASK6_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES6_PRU1_RX_ALLOW_MASK6_MASK (0x00000040U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES6_PRU1_RX_ALLOW_MASK6_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES6_PRU1_RX_ALLOW_MASK6_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES6_PRU1_RX_RED_PHASE_EN6_MASK (0x00000100U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES6_PRU1_RX_RED_PHASE_EN6_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES6_PRU1_RX_RED_PHASE_EN6_MAX (0x00000001U)

/* RX_CLASS_GATES7_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES7_PRU1_RX_RATE_GATE_SEL7_MASK (0x00000007U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES7_PRU1_RX_RATE_GATE_SEL7_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES7_PRU1_RX_RATE_GATE_SEL7_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES7_PRU1_RX_PHASE_MASK7_MASK (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES7_PRU1_RX_PHASE_MASK7_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES7_PRU1_RX_PHASE_MASK7_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES7_PRU1_RX_CLASS_RAW_MASK7_MASK (0x00000020U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES7_PRU1_RX_CLASS_RAW_MASK7_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES7_PRU1_RX_CLASS_RAW_MASK7_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES7_PRU1_RX_ALLOW_MASK7_MASK (0x00000040U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES7_PRU1_RX_ALLOW_MASK7_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES7_PRU1_RX_ALLOW_MASK7_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES7_PRU1_RX_RED_PHASE_EN7_MASK (0x00000100U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES7_PRU1_RX_RED_PHASE_EN7_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES7_PRU1_RX_RED_PHASE_EN7_MAX (0x00000001U)

/* RX_CLASS_GATES8_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES8_PRU1_RX_RATE_GATE_SEL8_MASK (0x00000007U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES8_PRU1_RX_RATE_GATE_SEL8_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES8_PRU1_RX_RATE_GATE_SEL8_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES8_PRU1_RX_PHASE_MASK8_MASK (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES8_PRU1_RX_PHASE_MASK8_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES8_PRU1_RX_PHASE_MASK8_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES8_PRU1_RX_CLASS_RAW_MASK8_MASK (0x00000020U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES8_PRU1_RX_CLASS_RAW_MASK8_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES8_PRU1_RX_CLASS_RAW_MASK8_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES8_PRU1_RX_ALLOW_MASK8_MASK (0x00000040U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES8_PRU1_RX_ALLOW_MASK8_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES8_PRU1_RX_ALLOW_MASK8_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES8_PRU1_RX_RED_PHASE_EN8_MASK (0x00000100U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES8_PRU1_RX_RED_PHASE_EN8_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES8_PRU1_RX_RED_PHASE_EN8_MAX (0x00000001U)

/* RX_CLASS_GATES9_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES9_PRU1_RX_RATE_GATE_SEL9_MASK (0x00000007U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES9_PRU1_RX_RATE_GATE_SEL9_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES9_PRU1_RX_RATE_GATE_SEL9_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES9_PRU1_RX_PHASE_MASK9_MASK (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES9_PRU1_RX_PHASE_MASK9_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES9_PRU1_RX_PHASE_MASK9_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES9_PRU1_RX_CLASS_RAW_MASK9_MASK (0x00000020U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES9_PRU1_RX_CLASS_RAW_MASK9_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES9_PRU1_RX_CLASS_RAW_MASK9_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES9_PRU1_RX_ALLOW_MASK9_MASK (0x00000040U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES9_PRU1_RX_ALLOW_MASK9_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES9_PRU1_RX_ALLOW_MASK9_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES9_PRU1_RX_RED_PHASE_EN9_MASK (0x00000100U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES9_PRU1_RX_RED_PHASE_EN9_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES9_PRU1_RX_RED_PHASE_EN9_MAX (0x00000001U)

/* RX_CLASS_GATES10_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES10_PRU1_RX_RATE_GATE_SEL10_MASK (0x00000007U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES10_PRU1_RX_RATE_GATE_SEL10_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES10_PRU1_RX_RATE_GATE_SEL10_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES10_PRU1_RX_PHASE_MASK10_MASK (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES10_PRU1_RX_PHASE_MASK10_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES10_PRU1_RX_PHASE_MASK10_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES10_PRU1_RX_CLASS_RAW_MASK10_MASK (0x00000020U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES10_PRU1_RX_CLASS_RAW_MASK10_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES10_PRU1_RX_CLASS_RAW_MASK10_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES10_PRU1_RX_ALLOW_MASK10_MASK (0x00000040U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES10_PRU1_RX_ALLOW_MASK10_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES10_PRU1_RX_ALLOW_MASK10_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES10_PRU1_RX_RED_PHASE_EN10_MASK (0x00000100U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES10_PRU1_RX_RED_PHASE_EN10_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES10_PRU1_RX_RED_PHASE_EN10_MAX (0x00000001U)

/* RX_CLASS_GATES11_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES11_PRU1_RX_RATE_GATE_SEL11_MASK (0x00000007U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES11_PRU1_RX_RATE_GATE_SEL11_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES11_PRU1_RX_RATE_GATE_SEL11_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES11_PRU1_RX_PHASE_MASK11_MASK (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES11_PRU1_RX_PHASE_MASK11_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES11_PRU1_RX_PHASE_MASK11_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES11_PRU1_RX_CLASS_RAW_MASK11_MASK (0x00000020U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES11_PRU1_RX_CLASS_RAW_MASK11_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES11_PRU1_RX_CLASS_RAW_MASK11_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES11_PRU1_RX_ALLOW_MASK11_MASK (0x00000040U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES11_PRU1_RX_ALLOW_MASK11_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES11_PRU1_RX_ALLOW_MASK11_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES11_PRU1_RX_RED_PHASE_EN11_MASK (0x00000100U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES11_PRU1_RX_RED_PHASE_EN11_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES11_PRU1_RX_RED_PHASE_EN11_MAX (0x00000001U)

/* RX_CLASS_GATES12_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES12_PRU1_RX_RATE_GATE_SEL12_MASK (0x00000007U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES12_PRU1_RX_RATE_GATE_SEL12_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES12_PRU1_RX_RATE_GATE_SEL12_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES12_PRU1_RX_PHASE_MASK12_MASK (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES12_PRU1_RX_PHASE_MASK12_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES12_PRU1_RX_PHASE_MASK12_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES12_PRU1_RX_CLASS_RAW_MASK12_MASK (0x00000020U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES12_PRU1_RX_CLASS_RAW_MASK12_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES12_PRU1_RX_CLASS_RAW_MASK12_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES12_PRU1_RX_ALLOW_MASK12_MASK (0x00000040U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES12_PRU1_RX_ALLOW_MASK12_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES12_PRU1_RX_ALLOW_MASK12_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES12_PRU1_RX_RED_PHASE_EN12_MASK (0x00000100U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES12_PRU1_RX_RED_PHASE_EN12_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES12_PRU1_RX_RED_PHASE_EN12_MAX (0x00000001U)

/* RX_CLASS_GATES13_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES13_PRU1_RX_RATE_GATE_SEL13_MASK (0x00000007U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES13_PRU1_RX_RATE_GATE_SEL13_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES13_PRU1_RX_RATE_GATE_SEL13_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES13_PRU1_RX_PHASE_MASK13_MASK (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES13_PRU1_RX_PHASE_MASK13_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES13_PRU1_RX_PHASE_MASK13_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES13_PRU1_RX_CLASS_RAW_MASK13_MASK (0x00000020U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES13_PRU1_RX_CLASS_RAW_MASK13_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES13_PRU1_RX_CLASS_RAW_MASK13_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES13_PRU1_RX_ALLOW_MASK13_MASK (0x00000040U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES13_PRU1_RX_ALLOW_MASK13_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES13_PRU1_RX_ALLOW_MASK13_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES13_PRU1_RX_RED_PHASE_EN13_MASK (0x00000100U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES13_PRU1_RX_RED_PHASE_EN13_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES13_PRU1_RX_RED_PHASE_EN13_MAX (0x00000001U)

/* RX_CLASS_GATES14_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES14_PRU1_RX_RATE_GATE_SEL14_MASK (0x00000007U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES14_PRU1_RX_RATE_GATE_SEL14_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES14_PRU1_RX_RATE_GATE_SEL14_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES14_PRU1_RX_PHASE_MASK14_MASK (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES14_PRU1_RX_PHASE_MASK14_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES14_PRU1_RX_PHASE_MASK14_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES14_PRU1_RX_CLASS_RAW_MASK14_MASK (0x00000020U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES14_PRU1_RX_CLASS_RAW_MASK14_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES14_PRU1_RX_CLASS_RAW_MASK14_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES14_PRU1_RX_ALLOW_MASK14_MASK (0x00000040U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES14_PRU1_RX_ALLOW_MASK14_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES14_PRU1_RX_ALLOW_MASK14_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES14_PRU1_RX_RED_PHASE_EN14_MASK (0x00000100U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES14_PRU1_RX_RED_PHASE_EN14_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES14_PRU1_RX_RED_PHASE_EN14_MAX (0x00000001U)

/* RX_CLASS_GATES15_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES15_PRU1_RX_RATE_GATE_SEL15_MASK (0x00000007U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES15_PRU1_RX_RATE_GATE_SEL15_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES15_PRU1_RX_RATE_GATE_SEL15_MAX (0x00000007U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES15_PRU1_RX_PHASE_MASK15_MASK (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES15_PRU1_RX_PHASE_MASK15_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES15_PRU1_RX_PHASE_MASK15_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES15_PRU1_RX_CLASS_RAW_MASK15_MASK (0x00000020U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES15_PRU1_RX_CLASS_RAW_MASK15_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES15_PRU1_RX_CLASS_RAW_MASK15_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES15_PRU1_RX_ALLOW_MASK15_MASK (0x00000040U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES15_PRU1_RX_ALLOW_MASK15_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES15_PRU1_RX_ALLOW_MASK15_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES15_PRU1_RX_RED_PHASE_EN15_MASK (0x00000100U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES15_PRU1_RX_RED_PHASE_EN15_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_CLASS_GATES15_PRU1_RX_RED_PHASE_EN15_MAX (0x00000001U)

/* RX_GREEN_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_GREEN_PRU1_RX_GREEN_CMP_SEL_MASK (0x0000000FU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_GREEN_PRU1_RX_GREEN_CMP_SEL_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_GREEN_PRU1_RX_GREEN_CMP_SEL_MAX (0x0000000FU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_GREEN_PRU1_RX_GREEN_VAL_MASK (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_GREEN_PRU1_RX_GREEN_VAL_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_GREEN_PRU1_RX_GREEN_VAL_MAX (0x00000001U)

/* SA_HASH_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SA_HASH_PRU1_SA_HASH_SEED_MASK (0x000003FFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SA_HASH_PRU1_SA_HASH_SEED_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SA_HASH_PRU1_SA_HASH_SEED_MAX (0x000003FFU)

/* CONN_HASH_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_CONN_HASH_PRU1_CONN_HASH_SEED_MASK (0x000003FFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_CONN_HASH_PRU1_CONN_HASH_SEED_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_CONN_HASH_PRU1_CONN_HASH_SEED_MAX (0x000003FFU)

/* CONN_HASH_START_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_CONN_HASH_START_PRU1_CONN_HASH_START_MASK (0x00007FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_CONN_HASH_START_PRU1_CONN_HASH_START_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_CONN_HASH_START_PRU1_CONN_HASH_START_MAX (0x00007FFFU)

/* RX_RATE_CFG0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG0_PRU1_RX_RATE_CIR_IDLE0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG0_PRU1_RX_RATE_CIR_IDLE0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG0_PRU1_RX_RATE_CIR_IDLE0_MAX (0xFFFFFFFFU)

/* RX_RATE_CFG1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG1_PRU1_RX_RATE_CIR_IDLE1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG1_PRU1_RX_RATE_CIR_IDLE1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG1_PRU1_RX_RATE_CIR_IDLE1_MAX (0xFFFFFFFFU)

/* RX_RATE_CFG2_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG2_PRU1_RX_RATE_CIR_IDLE2_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG2_PRU1_RX_RATE_CIR_IDLE2_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG2_PRU1_RX_RATE_CIR_IDLE2_MAX (0xFFFFFFFFU)

/* RX_RATE_CFG3_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG3_PRU1_RX_RATE_CIR_IDLE3_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG3_PRU1_RX_RATE_CIR_IDLE3_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG3_PRU1_RX_RATE_CIR_IDLE3_MAX (0xFFFFFFFFU)

/* RX_RATE_CFG4_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG4_PRU1_RX_RATE_CIR_IDLE4_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG4_PRU1_RX_RATE_CIR_IDLE4_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG4_PRU1_RX_RATE_CIR_IDLE4_MAX (0xFFFFFFFFU)

/* RX_RATE_CFG5_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG5_PRU1_RX_RATE_CIR_IDLE5_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG5_PRU1_RX_RATE_CIR_IDLE5_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG5_PRU1_RX_RATE_CIR_IDLE5_MAX (0xFFFFFFFFU)

/* RX_RATE_CFG6_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG6_PRU1_RX_RATE_CIR_IDLE6_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG6_PRU1_RX_RATE_CIR_IDLE6_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG6_PRU1_RX_RATE_CIR_IDLE6_MAX (0xFFFFFFFFU)

/* RX_RATE_CFG7_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG7_PRU1_RX_RATE_CIR_IDLE7_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG7_PRU1_RX_RATE_CIR_IDLE7_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_CFG7_PRU1_RX_RATE_CIR_IDLE7_MAX (0xFFFFFFFFU)

/* RX_RATE_SRC_SEL0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL0_PRU1_RX_RATE_SRC_SEL0_MASK (0x0000003FU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL0_PRU1_RX_RATE_SRC_SEL0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL0_PRU1_RX_RATE_SRC_SEL0_MAX (0x0000003FU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL0_PRU1_RX_RATE_SRC_SEL1_MASK (0x00003F00U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL0_PRU1_RX_RATE_SRC_SEL1_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL0_PRU1_RX_RATE_SRC_SEL1_MAX (0x0000003FU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL0_PRU1_RX_RATE_SRC_SEL2_MASK (0x003F0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL0_PRU1_RX_RATE_SRC_SEL2_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL0_PRU1_RX_RATE_SRC_SEL2_MAX (0x0000003FU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL0_PRU1_RX_RATE_SRC_SEL3_MASK (0x3F000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL0_PRU1_RX_RATE_SRC_SEL3_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL0_PRU1_RX_RATE_SRC_SEL3_MAX (0x0000003FU)

/* RX_RATE_SRC_SEL1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL1_PRU1_RX_RATE_SRC_SEL4_MASK (0x0000003FU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL1_PRU1_RX_RATE_SRC_SEL4_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL1_PRU1_RX_RATE_SRC_SEL4_MAX (0x0000003FU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL1_PRU1_RX_RATE_SRC_SEL5_MASK (0x00003F00U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL1_PRU1_RX_RATE_SRC_SEL5_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL1_PRU1_RX_RATE_SRC_SEL5_MAX (0x0000003FU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL1_PRU1_RX_RATE_SRC_SEL6_MASK (0x003F0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL1_PRU1_RX_RATE_SRC_SEL6_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL1_PRU1_RX_RATE_SRC_SEL6_MAX (0x0000003FU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL1_PRU1_RX_RATE_SRC_SEL7_MASK (0x3F000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL1_PRU1_RX_RATE_SRC_SEL7_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_RATE_SRC_SEL1_PRU1_RX_RATE_SRC_SEL7_MAX (0x0000003FU)

/* TX_RATE_CFG1_0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_0_PRU1_TX_RATE_CIR_IDLE0_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_0_PRU1_TX_RATE_CIR_IDLE0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_0_PRU1_TX_RATE_CIR_IDLE0_MAX (0xFFFFFFFFU)

/* TX_RATE_CFG2_0_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_0_PRU1_TX_RATE_LEN0_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_0_PRU1_TX_RATE_LEN0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_0_PRU1_TX_RATE_LEN0_MAX (0x0000FFFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_0_PRU1_TX_RATE_EN0_MASK (0x00010000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_0_PRU1_TX_RATE_EN0_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_0_PRU1_TX_RATE_EN0_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_0_PRU1_TX_RATE_ALLOW0_MASK (0x00020000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_0_PRU1_TX_RATE_ALLOW0_SHIFT (0x00000011U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_0_PRU1_TX_RATE_ALLOW0_MAX (0x00000001U)

/* TX_RATE_CFG1_1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_1_PRU1_TX_RATE_CIR_IDLE1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_1_PRU1_TX_RATE_CIR_IDLE1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_1_PRU1_TX_RATE_CIR_IDLE1_MAX (0xFFFFFFFFU)

/* TX_RATE_CFG2_1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_1_PRU1_TX_RATE_LEN1_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_1_PRU1_TX_RATE_LEN1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_1_PRU1_TX_RATE_LEN1_MAX (0x0000FFFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_1_PRU1_TX_RATE_EN1_MASK (0x00010000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_1_PRU1_TX_RATE_EN1_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_1_PRU1_TX_RATE_EN1_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_1_PRU1_TX_RATE_ALLOW1_MASK (0x00020000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_1_PRU1_TX_RATE_ALLOW1_SHIFT (0x00000011U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_1_PRU1_TX_RATE_ALLOW1_MAX (0x00000001U)

/* TX_RATE_CFG1_2_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_2_PRU1_TX_RATE_CIR_IDLE2_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_2_PRU1_TX_RATE_CIR_IDLE2_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_2_PRU1_TX_RATE_CIR_IDLE2_MAX (0xFFFFFFFFU)

/* TX_RATE_CFG2_2_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_2_PRU1_TX_RATE_LEN2_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_2_PRU1_TX_RATE_LEN2_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_2_PRU1_TX_RATE_LEN2_MAX (0x0000FFFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_2_PRU1_TX_RATE_EN2_MASK (0x00010000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_2_PRU1_TX_RATE_EN2_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_2_PRU1_TX_RATE_EN2_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_2_PRU1_TX_RATE_ALLOW2_MASK (0x00020000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_2_PRU1_TX_RATE_ALLOW2_SHIFT (0x00000011U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_2_PRU1_TX_RATE_ALLOW2_MAX (0x00000001U)

/* TX_RATE_CFG1_3_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_3_PRU1_TX_RATE_CIR_IDLE3_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_3_PRU1_TX_RATE_CIR_IDLE3_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_3_PRU1_TX_RATE_CIR_IDLE3_MAX (0xFFFFFFFFU)

/* TX_RATE_CFG2_3_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_3_PRU1_TX_RATE_LEN3_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_3_PRU1_TX_RATE_LEN3_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_3_PRU1_TX_RATE_LEN3_MAX (0x0000FFFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_3_PRU1_TX_RATE_EN3_MASK (0x00010000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_3_PRU1_TX_RATE_EN3_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_3_PRU1_TX_RATE_EN3_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_3_PRU1_TX_RATE_ALLOW3_MASK (0x00020000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_3_PRU1_TX_RATE_ALLOW3_SHIFT (0x00000011U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_3_PRU1_TX_RATE_ALLOW3_MAX (0x00000001U)

/* TX_RATE_CFG1_4_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_4_PRU1_TX_RATE_CIR_IDLE4_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_4_PRU1_TX_RATE_CIR_IDLE4_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_4_PRU1_TX_RATE_CIR_IDLE4_MAX (0xFFFFFFFFU)

/* TX_RATE_CFG2_4_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_4_PRU1_TX_RATE_LEN4_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_4_PRU1_TX_RATE_LEN4_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_4_PRU1_TX_RATE_LEN4_MAX (0x0000FFFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_4_PRU1_TX_RATE_EN4_MASK (0x00010000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_4_PRU1_TX_RATE_EN4_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_4_PRU1_TX_RATE_EN4_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_4_PRU1_TX_RATE_ALLOW4_MASK (0x00020000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_4_PRU1_TX_RATE_ALLOW4_SHIFT (0x00000011U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_4_PRU1_TX_RATE_ALLOW4_MAX (0x00000001U)

/* TX_RATE_CFG1_5_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_5_PRU1_TX_RATE_CIR_IDLE5_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_5_PRU1_TX_RATE_CIR_IDLE5_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_5_PRU1_TX_RATE_CIR_IDLE5_MAX (0xFFFFFFFFU)

/* TX_RATE_CFG2_5_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_5_PRU1_TX_RATE_LEN5_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_5_PRU1_TX_RATE_LEN5_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_5_PRU1_TX_RATE_LEN5_MAX (0x0000FFFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_5_PRU1_TX_RATE_EN5_MASK (0x00010000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_5_PRU1_TX_RATE_EN5_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_5_PRU1_TX_RATE_EN5_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_5_PRU1_TX_RATE_ALLOW5_MASK (0x00020000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_5_PRU1_TX_RATE_ALLOW5_SHIFT (0x00000011U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_5_PRU1_TX_RATE_ALLOW5_MAX (0x00000001U)

/* TX_RATE_CFG1_6_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_6_PRU1_TX_RATE_CIR_IDLE6_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_6_PRU1_TX_RATE_CIR_IDLE6_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_6_PRU1_TX_RATE_CIR_IDLE6_MAX (0xFFFFFFFFU)

/* TX_RATE_CFG2_6_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_6_PRU1_TX_RATE_LEN6_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_6_PRU1_TX_RATE_LEN6_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_6_PRU1_TX_RATE_LEN6_MAX (0x0000FFFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_6_PRU1_TX_RATE_EN6_MASK (0x00010000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_6_PRU1_TX_RATE_EN6_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_6_PRU1_TX_RATE_EN6_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_6_PRU1_TX_RATE_ALLOW6_MASK (0x00020000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_6_PRU1_TX_RATE_ALLOW6_SHIFT (0x00000011U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_6_PRU1_TX_RATE_ALLOW6_MAX (0x00000001U)

/* TX_RATE_CFG1_7_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_7_PRU1_TX_RATE_CIR_IDLE7_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_7_PRU1_TX_RATE_CIR_IDLE7_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG1_7_PRU1_TX_RATE_CIR_IDLE7_MAX (0xFFFFFFFFU)

/* TX_RATE_CFG2_7_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_7_PRU1_TX_RATE_LEN7_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_7_PRU1_TX_RATE_LEN7_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_7_PRU1_TX_RATE_LEN7_MAX (0x0000FFFFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_7_PRU1_TX_RATE_EN7_MASK (0x00010000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_7_PRU1_TX_RATE_EN7_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_7_PRU1_TX_RATE_EN7_MAX (0x00000001U)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_7_PRU1_TX_RATE_ALLOW7_MASK (0x00020000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_7_PRU1_TX_RATE_ALLOW7_SHIFT (0x00000011U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_RATE_CFG2_7_PRU1_TX_RATE_ALLOW7_MAX (0x00000001U)

/* RX_STAT_GOOD_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_GOOD_PRU1_RX_GOOD_FRM_CNT_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_GOOD_PRU1_RX_GOOD_FRM_CNT_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_GOOD_PRU1_RX_GOOD_FRM_CNT_MAX (0xFFFFFFFFU)

/* RX_STAT_BC_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BC_PRU1_RX_BC_FRM_CNT_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BC_PRU1_RX_BC_FRM_CNT_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BC_PRU1_RX_BC_FRM_CNT_MAX (0x0000FFFFU)

/* RX_STAT_MC_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_MC_PRU1_RX_MC_FRM_CNT_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_MC_PRU1_RX_MC_FRM_CNT_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_MC_PRU1_RX_MC_FRM_CNT_MAX (0x0000FFFFU)

/* RX_STAT_CRC_ERR_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CRC_ERR_PRU1_RX_CRC_ERR_FRM_CNT_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CRC_ERR_PRU1_RX_CRC_ERR_FRM_CNT_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CRC_ERR_PRU1_RX_CRC_ERR_FRM_CNT_MAX (0x0000FFFFU)

/* RX_STAT_MII_ERR_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_MII_ERR_PRU1_RX_MII_ERR_FRM_CNT_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_MII_ERR_PRU1_RX_MII_ERR_FRM_CNT_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_MII_ERR_PRU1_RX_MII_ERR_FRM_CNT_MAX (0x0000FFFFU)

/* RX_STAT_ODD_ERR_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_ODD_ERR_PRU1_RX_ODD_ERR_FRM_CNT_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_ODD_ERR_PRU1_RX_ODD_ERR_FRM_CNT_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_ODD_ERR_PRU1_RX_ODD_ERR_FRM_CNT_MAX (0x0000FFFFU)

/* RX_STAT_MAX_SIZE_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_MAX_SIZE_PRU1_RX_MAX_SIZE_FRM_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_MAX_SIZE_PRU1_RX_MAX_SIZE_FRM_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_MAX_SIZE_PRU1_RX_MAX_SIZE_FRM_MAX (0x0000FFFFU)

/* RX_STAT_MAX_ERR_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_MAX_ERR_PRU1_RX_MAX_ERR_FRM_CNT_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_MAX_ERR_PRU1_RX_MAX_ERR_FRM_CNT_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_MAX_ERR_PRU1_RX_MAX_ERR_FRM_CNT_MAX (0x0000FFFFU)

/* RX_STAT_MIN_SIZE_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_MIN_SIZE_PRU1_RX_MIN_SIZE_FRM_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_MIN_SIZE_PRU1_RX_MIN_SIZE_FRM_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_MIN_SIZE_PRU1_RX_MIN_SIZE_FRM_MAX (0x0000FFFFU)

/* RX_STAT_MIN_ERR_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_MIN_ERR_PRU1_RX_MIN_ERR_FRM_CNT_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_MIN_ERR_PRU1_RX_MIN_ERR_FRM_CNT_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_MIN_ERR_PRU1_RX_MIN_ERR_FRM_CNT_MAX (0x0000FFFFU)

/* RX_STAT_OVERRUN_ERR_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_OVERRUN_ERR_PRU1_RX_OVERRUN_ERR_FRM_CNT_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_OVERRUN_ERR_PRU1_RX_OVERRUN_ERR_FRM_CNT_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_OVERRUN_ERR_PRU1_RX_OVERRUN_ERR_FRM_CNT_MAX (0x0000FFFFU)

/* RX_STAT_CLASS0_HIT_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS0_HIT_PRU1_RX_STAT_CLASS0_PRU1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS0_HIT_PRU1_RX_STAT_CLASS0_PRU1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS0_HIT_PRU1_RX_STAT_CLASS0_PRU1_MAX (0xFFFFFFFFU)

/* RX_STAT_CLASS1_HIT_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS1_HIT_PRU1_RX_STAT_CLASS1_PRU1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS1_HIT_PRU1_RX_STAT_CLASS1_PRU1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS1_HIT_PRU1_RX_STAT_CLASS1_PRU1_MAX (0xFFFFFFFFU)

/* RX_STAT_CLASS2_HIT_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS2_HIT_PRU1_RX_STAT_CLASS2_PRU1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS2_HIT_PRU1_RX_STAT_CLASS2_PRU1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS2_HIT_PRU1_RX_STAT_CLASS2_PRU1_MAX (0xFFFFFFFFU)

/* RX_STAT_CLASS3_HIT_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS3_HIT_PRU1_RX_STAT_CLASS3_PRU1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS3_HIT_PRU1_RX_STAT_CLASS3_PRU1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS3_HIT_PRU1_RX_STAT_CLASS3_PRU1_MAX (0xFFFFFFFFU)

/* RX_STAT_CLASS4_HIT_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS4_HIT_PRU1_RX_STAT_CLASS4_PRU1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS4_HIT_PRU1_RX_STAT_CLASS4_PRU1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS4_HIT_PRU1_RX_STAT_CLASS4_PRU1_MAX (0xFFFFFFFFU)

/* RX_STAT_CLASS5_HIT_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS5_HIT_PRU1_RX_STAT_CLASS5_PRU1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS5_HIT_PRU1_RX_STAT_CLASS5_PRU1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS5_HIT_PRU1_RX_STAT_CLASS5_PRU1_MAX (0xFFFFFFFFU)

/* RX_STAT_CLASS6_HIT_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS6_HIT_PRU1_RX_STAT_CLASS6_PRU1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS6_HIT_PRU1_RX_STAT_CLASS6_PRU1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS6_HIT_PRU1_RX_STAT_CLASS6_PRU1_MAX (0xFFFFFFFFU)

/* RX_STAT_CLASS7_HIT_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS7_HIT_PRU1_RX_STAT_CLASS7_PRU1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS7_HIT_PRU1_RX_STAT_CLASS7_PRU1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS7_HIT_PRU1_RX_STAT_CLASS7_PRU1_MAX (0xFFFFFFFFU)

/* RX_STAT_CLASS8_HIT_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS8_HIT_PRU1_RX_STAT_CLASS8_PRU1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS8_HIT_PRU1_RX_STAT_CLASS8_PRU1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS8_HIT_PRU1_RX_STAT_CLASS8_PRU1_MAX (0xFFFFFFFFU)

/* RX_STAT_CLASS9_HIT_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS9_HIT_PRU1_RX_STAT_CLASS9_PRU1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS9_HIT_PRU1_RX_STAT_CLASS9_PRU1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS9_HIT_PRU1_RX_STAT_CLASS9_PRU1_MAX (0xFFFFFFFFU)

/* RX_STAT_CLASS10_HIT_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS10_HIT_PRU1_RX_STAT_CLASS10_PRU1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS10_HIT_PRU1_RX_STAT_CLASS10_PRU1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS10_HIT_PRU1_RX_STAT_CLASS10_PRU1_MAX (0xFFFFFFFFU)

/* RX_STAT_CLASS11_HIT_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS11_HIT_PRU1_RX_STAT_CLASS11_PRU1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS11_HIT_PRU1_RX_STAT_CLASS11_PRU1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS11_HIT_PRU1_RX_STAT_CLASS11_PRU1_MAX (0xFFFFFFFFU)

/* RX_STAT_CLASS12_HIT_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS12_HIT_PRU1_RX_STAT_CLASS12_PRU1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS12_HIT_PRU1_RX_STAT_CLASS12_PRU1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS12_HIT_PRU1_RX_STAT_CLASS12_PRU1_MAX (0xFFFFFFFFU)

/* RX_STAT_CLASS13_HIT_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS13_HIT_PRU1_RX_STAT_CLASS13_PRU1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS13_HIT_PRU1_RX_STAT_CLASS13_PRU1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS13_HIT_PRU1_RX_STAT_CLASS13_PRU1_MAX (0xFFFFFFFFU)

/* RX_STAT_CLASS14_HIT_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS14_HIT_PRU1_RX_STAT_CLASS14_PRU1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS14_HIT_PRU1_RX_STAT_CLASS14_PRU1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS14_HIT_PRU1_RX_STAT_CLASS14_PRU1_MAX (0xFFFFFFFFU)

/* RX_STAT_CLASS15_HIT_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS15_HIT_PRU1_RX_STAT_CLASS15_PRU1_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS15_HIT_PRU1_RX_STAT_CLASS15_PRU1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_CLASS15_HIT_PRU1_RX_STAT_CLASS15_PRU1_MAX (0xFFFFFFFFU)

/* RX_STAT_SMD_FRAG_ERR_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_SMD_FRAG_ERR_PRU1_RX_STAT_SMDS_ERR_PRU1_MASK (0x000000FFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_SMD_FRAG_ERR_PRU1_RX_STAT_SMDS_ERR_PRU1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_SMD_FRAG_ERR_PRU1_RX_STAT_SMDS_ERR_PRU1_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_SMD_FRAG_ERR_PRU1_RX_STAT_SMDC_ERR_PRU1_MASK (0x0000FF00U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_SMD_FRAG_ERR_PRU1_RX_STAT_SMDC_ERR_PRU1_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_SMD_FRAG_ERR_PRU1_RX_STAT_SMDC_ERR_PRU1_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_SMD_FRAG_ERR_PRU1_RX_STAT_FRAG_ERR_PRU1_MASK (0x00FF0000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_SMD_FRAG_ERR_PRU1_RX_STAT_FRAG_ERR_PRU1_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_SMD_FRAG_ERR_PRU1_RX_STAT_FRAG_ERR_PRU1_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_SMD_FRAG_ERR_PRU1_RX_STAT_SMD_ERR_PRU1_MASK (0xFF000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_SMD_FRAG_ERR_PRU1_RX_STAT_SMD_ERR_PRU1_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_SMD_FRAG_ERR_PRU1_RX_STAT_SMD_ERR_PRU1_MAX (0x000000FFU)

/* RX_STAT_BKT1_SIZE_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT1_SIZE_PRU1_RX_STAT_BKT1_SIZE_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT1_SIZE_PRU1_RX_STAT_BKT1_SIZE_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT1_SIZE_PRU1_RX_STAT_BKT1_SIZE_MAX (0x00003FFFU)

/* RX_STAT_BKT2_SIZE_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT2_SIZE_PRU1_RX_STAT_BKT2_SIZE_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT2_SIZE_PRU1_RX_STAT_BKT2_SIZE_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT2_SIZE_PRU1_RX_STAT_BKT2_SIZE_MAX (0x00003FFFU)

/* RX_STAT_BKT3_SIZE_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT3_SIZE_PRU1_RX_STAT_BKT3_SIZE_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT3_SIZE_PRU1_RX_STAT_BKT3_SIZE_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT3_SIZE_PRU1_RX_STAT_BKT3_SIZE_MAX (0x00003FFFU)

/* RX_STAT_BKT4_SIZE_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT4_SIZE_PRU1_RX_STAT_BKT4_SIZE_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT4_SIZE_PRU1_RX_STAT_BKT4_SIZE_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT4_SIZE_PRU1_RX_STAT_BKT4_SIZE_MAX (0x00003FFFU)

/* RX_STAT_64_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_64_PRU1_RX_64_FRM_CNT_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_64_PRU1_RX_64_FRM_CNT_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_64_PRU1_RX_64_FRM_CNT_MAX (0x0000FFFFU)

/* RX_STAT_BKT1_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT1_PRU1_RX_STAT_BKT1_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT1_PRU1_RX_STAT_BKT1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT1_PRU1_RX_STAT_BKT1_MAX (0x0000FFFFU)

/* RX_STAT_BKT2_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT2_PRU1_RX_STAT_BKT2_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT2_PRU1_RX_STAT_BKT2_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT2_PRU1_RX_STAT_BKT2_MAX (0x0000FFFFU)

/* RX_STAT_BKT3_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT3_PRU1_RX_STAT_BKT3_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT3_PRU1_RX_STAT_BKT3_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT3_PRU1_RX_STAT_BKT3_MAX (0x0000FFFFU)

/* RX_STAT_BKT4_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT4_PRU1_RX_STAT_BKT4_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT4_PRU1_RX_STAT_BKT4_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT4_PRU1_RX_STAT_BKT4_MAX (0x0000FFFFU)

/* RX_STAT_BKT5_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT5_PRU1_RX_STAT_BKT5_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT5_PRU1_RX_STAT_BKT5_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_BKT5_PRU1_RX_STAT_BKT5_MAX (0x0000FFFFU)

/* RX_STAT_TOTAL_BYTES_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_TOTAL_BYTES_PRU1_RX_STAT_TOTAL_BYTES_PRU_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_TOTAL_BYTES_PRU1_RX_STAT_TOTAL_BYTES_PRU_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RX_STAT_TOTAL_BYTES_PRU1_RX_STAT_TOTAL_BYTES_PRU_MAX (0xFFFFFFFFU)

/* RXTX_STAT_TOTAL_BYTES_PRU1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RXTX_STAT_TOTAL_BYTES_PRU1_RXTX_STAT_TOTAL_BYTES_PRU_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RXTX_STAT_TOTAL_BYTES_PRU1_RXTX_STAT_TOTAL_BYTES_PRU_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_RXTX_STAT_TOTAL_BYTES_PRU1_RXTX_STAT_TOTAL_BYTES_PRU_MAX (0xFFFFFFFFU)

/* TX_STAT_GOOD_PORT1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_GOOD_PORT1_TX_GOOD_FRM_CNT_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_GOOD_PORT1_TX_GOOD_FRM_CNT_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_GOOD_PORT1_TX_GOOD_FRM_CNT_MAX (0xFFFFFFFFU)

/* TX_STAT_BC_PORT1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BC_PORT1_TX_BC_FRM_CNT_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BC_PORT1_TX_BC_FRM_CNT_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BC_PORT1_TX_BC_FRM_CNT_MAX (0x0000FFFFU)

/* TX_STAT_MC_PORT1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_MC_PORT1_TX_MC_FRM_CNT_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_MC_PORT1_TX_MC_FRM_CNT_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_MC_PORT1_TX_MC_FRM_CNT_MAX (0x0000FFFFU)

/* TX_STAT_ODD_ERR_PORT1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_ODD_ERR_PORT1_TX_ODD_ERR_FRM_CNT_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_ODD_ERR_PORT1_TX_ODD_ERR_FRM_CNT_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_ODD_ERR_PORT1_TX_ODD_ERR_FRM_CNT_MAX (0x0000FFFFU)

/* TX_STAT_UNDERFLOW_ERR_PORT1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_UNDERFLOW_ERR_PORT1_TX_UNDERFLOW_CNT_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_UNDERFLOW_ERR_PORT1_TX_UNDERFLOW_CNT_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_UNDERFLOW_ERR_PORT1_TX_UNDERFLOW_CNT_MAX (0x0000FFFFU)

/* TX_STAT_MAX_SIZE_PORT1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_MAX_SIZE_PORT1_TX_MAX_SIZE_FRM_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_MAX_SIZE_PORT1_TX_MAX_SIZE_FRM_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_MAX_SIZE_PORT1_TX_MAX_SIZE_FRM_MAX (0x0000FFFFU)

/* TX_STAT_MAX_ERR_PORT1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_MAX_ERR_PORT1_TX_MAX_ERR_FRM_CNT_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_MAX_ERR_PORT1_TX_MAX_ERR_FRM_CNT_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_MAX_ERR_PORT1_TX_MAX_ERR_FRM_CNT_MAX (0x0000FFFFU)

/* TX_STAT_MIN_SIZE_PORT1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_MIN_SIZE_PORT1_TX_MIN_SIZE_FRM_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_MIN_SIZE_PORT1_TX_MIN_SIZE_FRM_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_MIN_SIZE_PORT1_TX_MIN_SIZE_FRM_MAX (0x0000FFFFU)

/* TX_STAT_MIN_ERR_PORT1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_MIN_ERR_PORT1_TX_MIN_ERR_FRM_CNT_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_MIN_ERR_PORT1_TX_MIN_ERR_FRM_CNT_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_MIN_ERR_PORT1_TX_MIN_ERR_FRM_CNT_MAX (0x0000FFFFU)

/* TX_STAT_BKT1_SIZE_PORT1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT1_SIZE_PORT1_TX_STAT_BKT1_SIZE_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT1_SIZE_PORT1_TX_STAT_BKT1_SIZE_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT1_SIZE_PORT1_TX_STAT_BKT1_SIZE_MAX (0x00003FFFU)

/* TX_STAT_BKT2_SIZE_PORT1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT2_SIZE_PORT1_TX_STAT_BKT2_SIZE_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT2_SIZE_PORT1_TX_STAT_BKT2_SIZE_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT2_SIZE_PORT1_TX_STAT_BKT2_SIZE_MAX (0x00003FFFU)

/* TX_STAT_BKT3_SIZE_PORT1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT3_SIZE_PORT1_TX_STAT_BKT3_SIZE_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT3_SIZE_PORT1_TX_STAT_BKT3_SIZE_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT3_SIZE_PORT1_TX_STAT_BKT3_SIZE_MAX (0x00003FFFU)

/* TX_STAT_BKT4_SIZE_PORT1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT4_SIZE_PORT1_TX_STAT_BKT4_SIZE_MASK (0x00003FFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT4_SIZE_PORT1_TX_STAT_BKT4_SIZE_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT4_SIZE_PORT1_TX_STAT_BKT4_SIZE_MAX (0x00003FFFU)

/* TX_STAT_64_PORT1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_64_PORT1_TX_64_FRM_CNT_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_64_PORT1_TX_64_FRM_CNT_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_64_PORT1_TX_64_FRM_CNT_MAX (0x0000FFFFU)

/* TX_STAT_BKT1_PORT1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT1_PORT1_TX_STAT_BKT1_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT1_PORT1_TX_STAT_BKT1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT1_PORT1_TX_STAT_BKT1_MAX (0x0000FFFFU)

/* TX_STAT_BKT2_PORT1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT2_PORT1_TX_STAT_BKT2_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT2_PORT1_TX_STAT_BKT2_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT2_PORT1_TX_STAT_BKT2_MAX (0x0000FFFFU)

/* TX_STAT_BKT3_PORT1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT3_PORT1_TX_STAT_BKT3_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT3_PORT1_TX_STAT_BKT3_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT3_PORT1_TX_STAT_BKT3_MAX (0x0000FFFFU)

/* TX_STAT_BKT4_PORT1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT4_PORT1_TX_STAT_BKT4_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT4_PORT1_TX_STAT_BKT4_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT4_PORT1_TX_STAT_BKT4_MAX (0x0000FFFFU)

/* TX_STAT_BKT5_PORT1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT5_PORT1_TX_STAT_BKT5_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT5_PORT1_TX_STAT_BKT5_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_BKT5_PORT1_TX_STAT_BKT5_MAX (0x0000FFFFU)

/* TX_STAT_TOTAL_BYTES_PORT1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_TOTAL_BYTES_PORT1_TX_TOTAL_STAT_BYTES_PORT_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_TOTAL_BYTES_PORT1_TX_TOTAL_STAT_BYTES_PORT_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_STAT_TOTAL_BYTES_PORT1_TX_TOTAL_STAT_BYTES_PORT_MAX (0xFFFFFFFFU)

/* TX_HSR_TAG_PORT1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_HSR_TAG_PORT1_TX_HSR_TAG_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_HSR_TAG_PORT1_TX_HSR_TAG_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_HSR_TAG_PORT1_TX_HSR_TAG_MAX (0xFFFFFFFFU)

/* TX_HSR_SEQ_PORT1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_HSR_SEQ_PORT1_TX_HSR_SEQ_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_HSR_SEQ_PORT1_TX_HSR_SEQ_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_HSR_SEQ_PORT1_TX_HSR_SEQ_MAX (0x0000FFFFU)

/* TX_VLAN_TYPE_TAG_PORT1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_VLAN_TYPE_TAG_PORT1_TX_VLAN_TYPE_TAG_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_VLAN_TYPE_TAG_PORT1_TX_VLAN_TYPE_TAG_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_VLAN_TYPE_TAG_PORT1_TX_VLAN_TYPE_TAG_MAX (0x0000FFFFU)

/* TX_VLAN_INS_TAG_PORT1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_VLAN_INS_TAG_PORT1_TX_VLAN_INS_TAG_MASK (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_VLAN_INS_TAG_PORT1_TX_VLAN_INS_TAG_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_VLAN_INS_TAG_PORT1_TX_VLAN_INS_TAG_MAX (0xFFFFFFFFU)

/* QUEUE0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE0_QUEUE_H_PTR0_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE0_QUEUE_H_PTR0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE0_QUEUE_H_PTR0_MAX  (0x0000FFFFU)

/* QUEUE1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE1_QUEUE_H_PTR1_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE1_QUEUE_H_PTR1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE1_QUEUE_H_PTR1_MAX  (0x0000FFFFU)

/* QUEUE2 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE2_QUEUE_H_PTR2_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE2_QUEUE_H_PTR2_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE2_QUEUE_H_PTR2_MAX  (0x0000FFFFU)

/* QUEUE3 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE3_QUEUE_H_PTR3_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE3_QUEUE_H_PTR3_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE3_QUEUE_H_PTR3_MAX  (0x0000FFFFU)

/* QUEUE4 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE4_QUEUE_H_PTR4_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE4_QUEUE_H_PTR4_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE4_QUEUE_H_PTR4_MAX  (0x0000FFFFU)

/* QUEUE5 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE5_QUEUE_H_PTR5_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE5_QUEUE_H_PTR5_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE5_QUEUE_H_PTR5_MAX  (0x0000FFFFU)

/* QUEUE6 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE6_QUEUE_H_PTR6_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE6_QUEUE_H_PTR6_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE6_QUEUE_H_PTR6_MAX  (0x0000FFFFU)

/* QUEUE7 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE7_QUEUE_H_PTR7_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE7_QUEUE_H_PTR7_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE7_QUEUE_H_PTR7_MAX  (0x0000FFFFU)

/* QUEUE8 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE8_QUEUE_H_PTR8_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE8_QUEUE_H_PTR8_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE8_QUEUE_H_PTR8_MAX  (0x0000FFFFU)

/* QUEUE9 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE9_QUEUE_H_PTR9_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE9_QUEUE_H_PTR9_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE9_QUEUE_H_PTR9_MAX  (0x0000FFFFU)

/* QUEUE10 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE10_QUEUE_H_PTR10_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE10_QUEUE_H_PTR10_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE10_QUEUE_H_PTR10_MAX (0x0000FFFFU)

/* QUEUE11 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE11_QUEUE_H_PTR11_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE11_QUEUE_H_PTR11_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE11_QUEUE_H_PTR11_MAX (0x0000FFFFU)

/* QUEUE12 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE12_QUEUE_H_PTR12_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE12_QUEUE_H_PTR12_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE12_QUEUE_H_PTR12_MAX (0x0000FFFFU)

/* QUEUE13 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE13_QUEUE_H_PTR13_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE13_QUEUE_H_PTR13_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE13_QUEUE_H_PTR13_MAX (0x0000FFFFU)

/* QUEUE14 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE14_QUEUE_H_PTR14_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE14_QUEUE_H_PTR14_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE14_QUEUE_H_PTR14_MAX (0x0000FFFFU)

/* QUEUE15 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE15_QUEUE_H_PTR15_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE15_QUEUE_H_PTR15_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE15_QUEUE_H_PTR15_MAX (0x0000FFFFU)

/* QUEUE16 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE16_QUEUE_H_PTR16_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE16_QUEUE_H_PTR16_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE16_QUEUE_H_PTR16_MAX (0x0000FFFFU)

/* QUEUE17 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE17_QUEUE_H_PTR17_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE17_QUEUE_H_PTR17_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE17_QUEUE_H_PTR17_MAX (0x0000FFFFU)

/* QUEUE18 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE18_QUEUE_H_PTR18_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE18_QUEUE_H_PTR18_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE18_QUEUE_H_PTR18_MAX (0x0000FFFFU)

/* QUEUE19 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE19_QUEUE_H_PTR19_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE19_QUEUE_H_PTR19_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE19_QUEUE_H_PTR19_MAX (0x0000FFFFU)

/* QUEUE20 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE20_QUEUE_H_PTR20_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE20_QUEUE_H_PTR20_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE20_QUEUE_H_PTR20_MAX (0x0000FFFFU)

/* QUEUE21 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE21_QUEUE_H_PTR21_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE21_QUEUE_H_PTR21_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE21_QUEUE_H_PTR21_MAX (0x0000FFFFU)

/* QUEUE22 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE22_QUEUE_H_PTR22_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE22_QUEUE_H_PTR22_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE22_QUEUE_H_PTR22_MAX (0x0000FFFFU)

/* QUEUE23 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE23_QUEUE_H_PTR23_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE23_QUEUE_H_PTR23_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE23_QUEUE_H_PTR23_MAX (0x0000FFFFU)

/* QUEUE24 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE24_QUEUE_H_PTR24_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE24_QUEUE_H_PTR24_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE24_QUEUE_H_PTR24_MAX (0x0000FFFFU)

/* QUEUE25 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE25_QUEUE_H_PTR25_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE25_QUEUE_H_PTR25_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE25_QUEUE_H_PTR25_MAX (0x0000FFFFU)

/* QUEUE26 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE26_QUEUE_H_PTR26_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE26_QUEUE_H_PTR26_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE26_QUEUE_H_PTR26_MAX (0x0000FFFFU)

/* QUEUE27 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE27_QUEUE_H_PTR27_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE27_QUEUE_H_PTR27_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE27_QUEUE_H_PTR27_MAX (0x0000FFFFU)

/* QUEUE28 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE28_QUEUE_H_PTR28_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE28_QUEUE_H_PTR28_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE28_QUEUE_H_PTR28_MAX (0x0000FFFFU)

/* QUEUE29 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE29_QUEUE_H_PTR29_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE29_QUEUE_H_PTR29_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE29_QUEUE_H_PTR29_MAX (0x0000FFFFU)

/* QUEUE30 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE30_QUEUE_H_PTR30_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE30_QUEUE_H_PTR30_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE30_QUEUE_H_PTR30_MAX (0x0000FFFFU)

/* QUEUE31 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE31_QUEUE_H_PTR31_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE31_QUEUE_H_PTR31_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE31_QUEUE_H_PTR31_MAX (0x0000FFFFU)

/* QUEUE32 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE32_QUEUE_H_PTR32_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE32_QUEUE_H_PTR32_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE32_QUEUE_H_PTR32_MAX (0x0000FFFFU)

/* QUEUE33 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE33_QUEUE_H_PTR33_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE33_QUEUE_H_PTR33_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE33_QUEUE_H_PTR33_MAX (0x0000FFFFU)

/* QUEUE34 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE34_QUEUE_H_PTR34_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE34_QUEUE_H_PTR34_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE34_QUEUE_H_PTR34_MAX (0x0000FFFFU)

/* QUEUE35 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE35_QUEUE_H_PTR35_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE35_QUEUE_H_PTR35_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE35_QUEUE_H_PTR35_MAX (0x0000FFFFU)

/* QUEUE36 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE36_QUEUE_H_PTR36_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE36_QUEUE_H_PTR36_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE36_QUEUE_H_PTR36_MAX (0x0000FFFFU)

/* QUEUE37 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE37_QUEUE_H_PTR37_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE37_QUEUE_H_PTR37_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE37_QUEUE_H_PTR37_MAX (0x0000FFFFU)

/* QUEUE38 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE38_QUEUE_H_PTR38_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE38_QUEUE_H_PTR38_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE38_QUEUE_H_PTR38_MAX (0x0000FFFFU)

/* QUEUE39 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE39_QUEUE_H_PTR39_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE39_QUEUE_H_PTR39_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE39_QUEUE_H_PTR39_MAX (0x0000FFFFU)

/* QUEUE40 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE40_QUEUE_H_PTR40_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE40_QUEUE_H_PTR40_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE40_QUEUE_H_PTR40_MAX (0x0000FFFFU)

/* QUEUE41 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE41_QUEUE_H_PTR41_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE41_QUEUE_H_PTR41_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE41_QUEUE_H_PTR41_MAX (0x0000FFFFU)

/* QUEUE42 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE42_QUEUE_H_PTR42_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE42_QUEUE_H_PTR42_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE42_QUEUE_H_PTR42_MAX (0x0000FFFFU)

/* QUEUE43 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE43_QUEUE_H_PTR43_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE43_QUEUE_H_PTR43_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE43_QUEUE_H_PTR43_MAX (0x0000FFFFU)

/* QUEUE44 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE44_QUEUE_H_PTR44_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE44_QUEUE_H_PTR44_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE44_QUEUE_H_PTR44_MAX (0x0000FFFFU)

/* QUEUE45 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE45_QUEUE_H_PTR45_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE45_QUEUE_H_PTR45_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE45_QUEUE_H_PTR45_MAX (0x0000FFFFU)

/* QUEUE46 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE46_QUEUE_H_PTR46_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE46_QUEUE_H_PTR46_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE46_QUEUE_H_PTR46_MAX (0x0000FFFFU)

/* QUEUE47 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE47_QUEUE_H_PTR47_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE47_QUEUE_H_PTR47_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE47_QUEUE_H_PTR47_MAX (0x0000FFFFU)

/* QUEUE48 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE48_QUEUE_H_PTR48_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE48_QUEUE_H_PTR48_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE48_QUEUE_H_PTR48_MAX (0x0000FFFFU)

/* QUEUE49 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE49_QUEUE_H_PTR49_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE49_QUEUE_H_PTR49_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE49_QUEUE_H_PTR49_MAX (0x0000FFFFU)

/* QUEUE50 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE50_QUEUE_H_PTR50_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE50_QUEUE_H_PTR50_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE50_QUEUE_H_PTR50_MAX (0x0000FFFFU)

/* QUEUE51 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE51_QUEUE_H_PTR51_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE51_QUEUE_H_PTR51_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE51_QUEUE_H_PTR51_MAX (0x0000FFFFU)

/* QUEUE52 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE52_QUEUE_H_PTR52_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE52_QUEUE_H_PTR52_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE52_QUEUE_H_PTR52_MAX (0x0000FFFFU)

/* QUEUE53 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE53_QUEUE_H_PTR53_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE53_QUEUE_H_PTR53_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE53_QUEUE_H_PTR53_MAX (0x0000FFFFU)

/* QUEUE54 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE54_QUEUE_H_PTR54_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE54_QUEUE_H_PTR54_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE54_QUEUE_H_PTR54_MAX (0x0000FFFFU)

/* QUEUE55 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE55_QUEUE_H_PTR55_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE55_QUEUE_H_PTR55_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE55_QUEUE_H_PTR55_MAX (0x0000FFFFU)

/* QUEUE56 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE56_QUEUE_H_PTR56_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE56_QUEUE_H_PTR56_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE56_QUEUE_H_PTR56_MAX (0x0000FFFFU)

/* QUEUE57 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE57_QUEUE_H_PTR57_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE57_QUEUE_H_PTR57_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE57_QUEUE_H_PTR57_MAX (0x0000FFFFU)

/* QUEUE58 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE58_QUEUE_H_PTR58_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE58_QUEUE_H_PTR58_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE58_QUEUE_H_PTR58_MAX (0x0000FFFFU)

/* QUEUE59 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE59_QUEUE_H_PTR59_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE59_QUEUE_H_PTR59_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE59_QUEUE_H_PTR59_MAX (0x0000FFFFU)

/* QUEUE60 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE60_QUEUE_H_PTR60_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE60_QUEUE_H_PTR60_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE60_QUEUE_H_PTR60_MAX (0x0000FFFFU)

/* QUEUE61 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE61_QUEUE_H_PTR61_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE61_QUEUE_H_PTR61_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE61_QUEUE_H_PTR61_MAX (0x0000FFFFU)

/* QUEUE62 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE62_QUEUE_H_PTR62_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE62_QUEUE_H_PTR62_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE62_QUEUE_H_PTR62_MAX (0x0000FFFFU)

/* QUEUE63 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE63_QUEUE_H_PTR63_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE63_QUEUE_H_PTR63_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE63_QUEUE_H_PTR63_MAX (0x0000FFFFU)

/* QUEUE_PEEK0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK0_QUEUE_H_PEEK_PTR0_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK0_QUEUE_H_PEEK_PTR0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK0_QUEUE_H_PEEK_PTR0_MAX (0x0000FFFFU)

/* QUEUE_PEEK1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK1_QUEUE_H_PEEK_PTR1_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK1_QUEUE_H_PEEK_PTR1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK1_QUEUE_H_PEEK_PTR1_MAX (0x0000FFFFU)

/* QUEUE_PEEK2 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK2_QUEUE_H_PEEK_PTR2_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK2_QUEUE_H_PEEK_PTR2_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK2_QUEUE_H_PEEK_PTR2_MAX (0x0000FFFFU)

/* QUEUE_PEEK3 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK3_QUEUE_H_PEEK_PTR3_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK3_QUEUE_H_PEEK_PTR3_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK3_QUEUE_H_PEEK_PTR3_MAX (0x0000FFFFU)

/* QUEUE_PEEK4 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK4_QUEUE_H_PEEK_PTR4_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK4_QUEUE_H_PEEK_PTR4_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK4_QUEUE_H_PEEK_PTR4_MAX (0x0000FFFFU)

/* QUEUE_PEEK5 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK5_QUEUE_H_PEEK_PTR5_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK5_QUEUE_H_PEEK_PTR5_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK5_QUEUE_H_PEEK_PTR5_MAX (0x0000FFFFU)

/* QUEUE_PEEK6 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK6_QUEUE_H_PEEK_PTR6_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK6_QUEUE_H_PEEK_PTR6_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK6_QUEUE_H_PEEK_PTR6_MAX (0x0000FFFFU)

/* QUEUE_PEEK7 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK7_QUEUE_H_PEEK_PTR7_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK7_QUEUE_H_PEEK_PTR7_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK7_QUEUE_H_PEEK_PTR7_MAX (0x0000FFFFU)

/* QUEUE_PEEK8 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK8_QUEUE_H_PEEK_PTR8_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK8_QUEUE_H_PEEK_PTR8_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK8_QUEUE_H_PEEK_PTR8_MAX (0x0000FFFFU)

/* QUEUE_PEEK9 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK9_QUEUE_H_PEEK_PTR9_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK9_QUEUE_H_PEEK_PTR9_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK9_QUEUE_H_PEEK_PTR9_MAX (0x0000FFFFU)

/* QUEUE_PEEK10 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK10_QUEUE_H_PEEK_PTR10_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK10_QUEUE_H_PEEK_PTR10_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK10_QUEUE_H_PEEK_PTR10_MAX (0x0000FFFFU)

/* QUEUE_PEEK11 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK11_QUEUE_H_PEEK_PTR11_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK11_QUEUE_H_PEEK_PTR11_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK11_QUEUE_H_PEEK_PTR11_MAX (0x0000FFFFU)

/* QUEUE_PEEK12 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK12_QUEUE_H_PEEK_PTR12_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK12_QUEUE_H_PEEK_PTR12_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK12_QUEUE_H_PEEK_PTR12_MAX (0x0000FFFFU)

/* QUEUE_PEEK13 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK13_QUEUE_H_PEEK_PTR13_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK13_QUEUE_H_PEEK_PTR13_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK13_QUEUE_H_PEEK_PTR13_MAX (0x0000FFFFU)

/* QUEUE_PEEK14 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK14_QUEUE_H_PEEK_PTR14_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK14_QUEUE_H_PEEK_PTR14_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK14_QUEUE_H_PEEK_PTR14_MAX (0x0000FFFFU)

/* QUEUE_PEEK15 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK15_QUEUE_H_PEEK_PTR15_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK15_QUEUE_H_PEEK_PTR15_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK15_QUEUE_H_PEEK_PTR15_MAX (0x0000FFFFU)

/* QUEUE_CNT0 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT0_QUEUE_CNT_ENTRIES_0_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT0_QUEUE_CNT_ENTRIES_0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT0_QUEUE_CNT_ENTRIES_0_MAX (0x0000FFFFU)

/* QUEUE_CNT1 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT1_QUEUE_CNT_ENTRIES_1_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT1_QUEUE_CNT_ENTRIES_1_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT1_QUEUE_CNT_ENTRIES_1_MAX (0x0000FFFFU)

/* QUEUE_CNT2 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT2_QUEUE_CNT_ENTRIES_2_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT2_QUEUE_CNT_ENTRIES_2_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT2_QUEUE_CNT_ENTRIES_2_MAX (0x0000FFFFU)

/* QUEUE_CNT3 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT3_QUEUE_CNT_ENTRIES_3_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT3_QUEUE_CNT_ENTRIES_3_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT3_QUEUE_CNT_ENTRIES_3_MAX (0x0000FFFFU)

/* QUEUE_CNT4 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT4_QUEUE_CNT_ENTRIES_4_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT4_QUEUE_CNT_ENTRIES_4_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT4_QUEUE_CNT_ENTRIES_4_MAX (0x0000FFFFU)

/* QUEUE_CNT5 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT5_QUEUE_CNT_ENTRIES_5_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT5_QUEUE_CNT_ENTRIES_5_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT5_QUEUE_CNT_ENTRIES_5_MAX (0x0000FFFFU)

/* QUEUE_CNT6 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT6_QUEUE_CNT_ENTRIES_6_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT6_QUEUE_CNT_ENTRIES_6_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT6_QUEUE_CNT_ENTRIES_6_MAX (0x0000FFFFU)

/* QUEUE_CNT7 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT7_QUEUE_CNT_ENTRIES_7_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT7_QUEUE_CNT_ENTRIES_7_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT7_QUEUE_CNT_ENTRIES_7_MAX (0x0000FFFFU)

/* QUEUE_CNT8 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT8_QUEUE_CNT_ENTRIES_8_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT8_QUEUE_CNT_ENTRIES_8_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT8_QUEUE_CNT_ENTRIES_8_MAX (0x0000FFFFU)

/* QUEUE_CNT9 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT9_QUEUE_CNT_ENTRIES_9_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT9_QUEUE_CNT_ENTRIES_9_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT9_QUEUE_CNT_ENTRIES_9_MAX (0x0000FFFFU)

/* QUEUE_CNT10 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT10_QUEUE_CNT_ENTRIES_10_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT10_QUEUE_CNT_ENTRIES_10_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT10_QUEUE_CNT_ENTRIES_10_MAX (0x0000FFFFU)

/* QUEUE_CNT11 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT11_QUEUE_CNT_ENTRIES_11_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT11_QUEUE_CNT_ENTRIES_11_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT11_QUEUE_CNT_ENTRIES_11_MAX (0x0000FFFFU)

/* QUEUE_CNT12 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT12_QUEUE_CNT_ENTRIES_12_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT12_QUEUE_CNT_ENTRIES_12_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT12_QUEUE_CNT_ENTRIES_12_MAX (0x0000FFFFU)

/* QUEUE_CNT13 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT13_QUEUE_CNT_ENTRIES_13_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT13_QUEUE_CNT_ENTRIES_13_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT13_QUEUE_CNT_ENTRIES_13_MAX (0x0000FFFFU)

/* QUEUE_CNT14 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT14_QUEUE_CNT_ENTRIES_14_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT14_QUEUE_CNT_ENTRIES_14_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT14_QUEUE_CNT_ENTRIES_14_MAX (0x0000FFFFU)

/* QUEUE_CNT15 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT15_QUEUE_CNT_ENTRIES_15_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT15_QUEUE_CNT_ENTRIES_15_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT15_QUEUE_CNT_ENTRIES_15_MAX (0x0000FFFFU)

/* QUEUE_CNT16 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT16_QUEUE_CNT_ENTRIES_16_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT16_QUEUE_CNT_ENTRIES_16_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT16_QUEUE_CNT_ENTRIES_16_MAX (0x0000FFFFU)

/* QUEUE_CNT17 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT17_QUEUE_CNT_ENTRIES_17_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT17_QUEUE_CNT_ENTRIES_17_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT17_QUEUE_CNT_ENTRIES_17_MAX (0x0000FFFFU)

/* QUEUE_CNT18 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT18_QUEUE_CNT_ENTRIES_18_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT18_QUEUE_CNT_ENTRIES_18_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT18_QUEUE_CNT_ENTRIES_18_MAX (0x0000FFFFU)

/* QUEUE_CNT19 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT19_QUEUE_CNT_ENTRIES_19_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT19_QUEUE_CNT_ENTRIES_19_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT19_QUEUE_CNT_ENTRIES_19_MAX (0x0000FFFFU)

/* QUEUE_CNT20 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT20_QUEUE_CNT_ENTRIES_20_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT20_QUEUE_CNT_ENTRIES_20_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT20_QUEUE_CNT_ENTRIES_20_MAX (0x0000FFFFU)

/* QUEUE_CNT21 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT21_QUEUE_CNT_ENTRIES_21_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT21_QUEUE_CNT_ENTRIES_21_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT21_QUEUE_CNT_ENTRIES_21_MAX (0x0000FFFFU)

/* QUEUE_CNT22 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT22_QUEUE_CNT_ENTRIES_22_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT22_QUEUE_CNT_ENTRIES_22_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT22_QUEUE_CNT_ENTRIES_22_MAX (0x0000FFFFU)

/* QUEUE_CNT23 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT23_QUEUE_CNT_ENTRIES_23_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT23_QUEUE_CNT_ENTRIES_23_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT23_QUEUE_CNT_ENTRIES_23_MAX (0x0000FFFFU)

/* QUEUE_CNT24 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT24_QUEUE_CNT_ENTRIES_24_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT24_QUEUE_CNT_ENTRIES_24_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT24_QUEUE_CNT_ENTRIES_24_MAX (0x0000FFFFU)

/* QUEUE_CNT25 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT25_QUEUE_CNT_ENTRIES_25_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT25_QUEUE_CNT_ENTRIES_25_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT25_QUEUE_CNT_ENTRIES_25_MAX (0x0000FFFFU)

/* QUEUE_CNT26 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT26_QUEUE_CNT_ENTRIES_26_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT26_QUEUE_CNT_ENTRIES_26_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT26_QUEUE_CNT_ENTRIES_26_MAX (0x0000FFFFU)

/* QUEUE_CNT27 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT27_QUEUE_CNT_ENTRIES_27_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT27_QUEUE_CNT_ENTRIES_27_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT27_QUEUE_CNT_ENTRIES_27_MAX (0x0000FFFFU)

/* QUEUE_CNT28 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT28_QUEUE_CNT_ENTRIES_28_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT28_QUEUE_CNT_ENTRIES_28_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT28_QUEUE_CNT_ENTRIES_28_MAX (0x0000FFFFU)

/* QUEUE_CNT29 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT29_QUEUE_CNT_ENTRIES_29_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT29_QUEUE_CNT_ENTRIES_29_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT29_QUEUE_CNT_ENTRIES_29_MAX (0x0000FFFFU)

/* QUEUE_CNT30 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT30_QUEUE_CNT_ENTRIES_30_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT30_QUEUE_CNT_ENTRIES_30_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT30_QUEUE_CNT_ENTRIES_30_MAX (0x0000FFFFU)

/* QUEUE_CNT31 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT31_QUEUE_CNT_ENTRIES_31_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT31_QUEUE_CNT_ENTRIES_31_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT31_QUEUE_CNT_ENTRIES_31_MAX (0x0000FFFFU)

/* QUEUE_CNT32 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT32_QUEUE_CNT_ENTRIES_32_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT32_QUEUE_CNT_ENTRIES_32_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT32_QUEUE_CNT_ENTRIES_32_MAX (0x0000FFFFU)

/* QUEUE_CNT33 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT33_QUEUE_CNT_ENTRIES_33_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT33_QUEUE_CNT_ENTRIES_33_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT33_QUEUE_CNT_ENTRIES_33_MAX (0x0000FFFFU)

/* QUEUE_CNT34 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT34_QUEUE_CNT_ENTRIES_34_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT34_QUEUE_CNT_ENTRIES_34_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT34_QUEUE_CNT_ENTRIES_34_MAX (0x0000FFFFU)

/* QUEUE_CNT35 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT35_QUEUE_CNT_ENTRIES_35_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT35_QUEUE_CNT_ENTRIES_35_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT35_QUEUE_CNT_ENTRIES_35_MAX (0x0000FFFFU)

/* QUEUE_CNT36 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT36_QUEUE_CNT_ENTRIES_36_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT36_QUEUE_CNT_ENTRIES_36_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT36_QUEUE_CNT_ENTRIES_36_MAX (0x0000FFFFU)

/* QUEUE_CNT37 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT37_QUEUE_CNT_ENTRIES_37_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT37_QUEUE_CNT_ENTRIES_37_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT37_QUEUE_CNT_ENTRIES_37_MAX (0x0000FFFFU)

/* QUEUE_CNT38 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT38_QUEUE_CNT_ENTRIES_38_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT38_QUEUE_CNT_ENTRIES_38_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT38_QUEUE_CNT_ENTRIES_38_MAX (0x0000FFFFU)

/* QUEUE_CNT39 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT39_QUEUE_CNT_ENTRIES_39_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT39_QUEUE_CNT_ENTRIES_39_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT39_QUEUE_CNT_ENTRIES_39_MAX (0x0000FFFFU)

/* QUEUE_CNT40 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT40_QUEUE_CNT_ENTRIES_40_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT40_QUEUE_CNT_ENTRIES_40_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT40_QUEUE_CNT_ENTRIES_40_MAX (0x0000FFFFU)

/* QUEUE_CNT41 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT41_QUEUE_CNT_ENTRIES_41_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT41_QUEUE_CNT_ENTRIES_41_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT41_QUEUE_CNT_ENTRIES_41_MAX (0x0000FFFFU)

/* QUEUE_CNT42 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT42_QUEUE_CNT_ENTRIES_42_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT42_QUEUE_CNT_ENTRIES_42_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT42_QUEUE_CNT_ENTRIES_42_MAX (0x0000FFFFU)

/* QUEUE_CNT43 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT43_QUEUE_CNT_ENTRIES_43_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT43_QUEUE_CNT_ENTRIES_43_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT43_QUEUE_CNT_ENTRIES_43_MAX (0x0000FFFFU)

/* QUEUE_CNT44 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT44_QUEUE_CNT_ENTRIES_44_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT44_QUEUE_CNT_ENTRIES_44_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT44_QUEUE_CNT_ENTRIES_44_MAX (0x0000FFFFU)

/* QUEUE_CNT45 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT45_QUEUE_CNT_ENTRIES_45_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT45_QUEUE_CNT_ENTRIES_45_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT45_QUEUE_CNT_ENTRIES_45_MAX (0x0000FFFFU)

/* QUEUE_CNT46 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT46_QUEUE_CNT_ENTRIES_46_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT46_QUEUE_CNT_ENTRIES_46_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT46_QUEUE_CNT_ENTRIES_46_MAX (0x0000FFFFU)

/* QUEUE_CNT47 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT47_QUEUE_CNT_ENTRIES_47_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT47_QUEUE_CNT_ENTRIES_47_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT47_QUEUE_CNT_ENTRIES_47_MAX (0x0000FFFFU)

/* QUEUE_CNT48 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT48_QUEUE_CNT_ENTRIES_48_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT48_QUEUE_CNT_ENTRIES_48_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT48_QUEUE_CNT_ENTRIES_48_MAX (0x0000FFFFU)

/* QUEUE_CNT49 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT49_QUEUE_CNT_ENTRIES_49_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT49_QUEUE_CNT_ENTRIES_49_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT49_QUEUE_CNT_ENTRIES_49_MAX (0x0000FFFFU)

/* QUEUE_CNT50 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT50_QUEUE_CNT_ENTRIES_50_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT50_QUEUE_CNT_ENTRIES_50_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT50_QUEUE_CNT_ENTRIES_50_MAX (0x0000FFFFU)

/* QUEUE_CNT51 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT51_QUEUE_CNT_ENTRIES_51_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT51_QUEUE_CNT_ENTRIES_51_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT51_QUEUE_CNT_ENTRIES_51_MAX (0x0000FFFFU)

/* QUEUE_CNT52 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT52_QUEUE_CNT_ENTRIES_52_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT52_QUEUE_CNT_ENTRIES_52_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT52_QUEUE_CNT_ENTRIES_52_MAX (0x0000FFFFU)

/* QUEUE_CNT53 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT53_QUEUE_CNT_ENTRIES_53_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT53_QUEUE_CNT_ENTRIES_53_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT53_QUEUE_CNT_ENTRIES_53_MAX (0x0000FFFFU)

/* QUEUE_CNT54 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT54_QUEUE_CNT_ENTRIES_54_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT54_QUEUE_CNT_ENTRIES_54_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT54_QUEUE_CNT_ENTRIES_54_MAX (0x0000FFFFU)

/* QUEUE_CNT55 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT55_QUEUE_CNT_ENTRIES_55_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT55_QUEUE_CNT_ENTRIES_55_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT55_QUEUE_CNT_ENTRIES_55_MAX (0x0000FFFFU)

/* QUEUE_CNT56 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT56_QUEUE_CNT_ENTRIES_56_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT56_QUEUE_CNT_ENTRIES_56_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT56_QUEUE_CNT_ENTRIES_56_MAX (0x0000FFFFU)

/* QUEUE_CNT57 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT57_QUEUE_CNT_ENTRIES_57_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT57_QUEUE_CNT_ENTRIES_57_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT57_QUEUE_CNT_ENTRIES_57_MAX (0x0000FFFFU)

/* QUEUE_CNT58 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT58_QUEUE_CNT_ENTRIES_58_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT58_QUEUE_CNT_ENTRIES_58_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT58_QUEUE_CNT_ENTRIES_58_MAX (0x0000FFFFU)

/* QUEUE_CNT59 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT59_QUEUE_CNT_ENTRIES_59_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT59_QUEUE_CNT_ENTRIES_59_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT59_QUEUE_CNT_ENTRIES_59_MAX (0x0000FFFFU)

/* QUEUE_CNT60 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT60_QUEUE_CNT_ENTRIES_60_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT60_QUEUE_CNT_ENTRIES_60_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT60_QUEUE_CNT_ENTRIES_60_MAX (0x0000FFFFU)

/* QUEUE_CNT61 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT61_QUEUE_CNT_ENTRIES_61_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT61_QUEUE_CNT_ENTRIES_61_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT61_QUEUE_CNT_ENTRIES_61_MAX (0x0000FFFFU)

/* QUEUE_CNT62 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT62_QUEUE_CNT_ENTRIES_62_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT62_QUEUE_CNT_ENTRIES_62_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT62_QUEUE_CNT_ENTRIES_62_MAX (0x0000FFFFU)

/* QUEUE_CNT63 */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT63_QUEUE_CNT_ENTRIES_63_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT63_QUEUE_CNT_ENTRIES_63_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT63_QUEUE_CNT_ENTRIES_63_MAX (0x0000FFFFU)

/* QUEUE_RESET */

#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_RESET_RESET_QUEUE_ID_MASK (0x0000003FU)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_RESET_RESET_QUEUE_ID_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_RESET_RESET_QUEUE_ID_MAX (0x0000003FU)

/**************************************************************************
* Hardware Region  :
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t REVID;                   /* PID  Register */
    volatile uint32_t HWDIS;                 /* HW DIS  Register */
    volatile uint32_t GPCFG0;                /*  gpcfg0 Register */
    volatile uint32_t GPCFG1;                /*  gpcfg1 Register */
    volatile uint32_t CGR;                   /*  cgr Register */
    volatile uint32_t GPECFG0_REG;               /*  gpecfg0 Register */
    volatile uint32_t GPECFG1_REG;               /*  gpecfg1 Register */
    volatile uint32_t RESET_ISO_REG;             /* Reset ISO Register  */
    volatile uint8_t  Resv_44[12];
    volatile uint32_t MII_RT;                /*  mii_rt Register */
    volatile uint32_t IEPCLK;                /*  iepclk Register */
    volatile uint32_t SPP;                   /*  spp Register */
    volatile uint32_t SPIN_CFG_REG;              /* Spin Lock CFG  Register */
    volatile uint32_t CORE_SYNC_REG;             /*  Core Sync Register */
    volatile uint32_t PIN_MX;                 /*  sa_mx Register */
    volatile uint32_t SDPRU0CLKDIV;       /*  SD Register */
    volatile uint32_t SDPRU0CLKSELREGISTER0;      /*   SD Register */
    volatile uint32_t SDPRU0SAMPLESIZEREGISTER0;   /*   SD Register */
    volatile uint32_t SDPRU0CLKSELREGISTER1;      /*   SD Register */
    volatile uint32_t SDPRU0SAMPLESIZEREGISTER1;   /*   SD Register */
    volatile uint32_t SDPRU0CLKSELREGISTER2;      /*   SD Register */
    volatile uint32_t SDPRU0SAMPLESIZEREGISTER2;   /*   SD Register */
    volatile uint32_t SDPRU0CLKSELREGISTER3;      /*   SD Register */
    volatile uint32_t SDPRU0SAMPLESIZEREGISTER3;   /*   SD Register */
    volatile uint32_t SDPRU0CLKSELREGISTER4;      /*   SD Register */
    volatile uint32_t SDPRU0SAMPLESIZEREGISTER4;   /*   SD Register */
    volatile uint32_t SDPRU0CLKSELREGISTER5;      /*   SD Register */
    volatile uint32_t SDPRU0SAMPLESIZEREGISTER5;   /*   SD Register */
    volatile uint32_t SDPRU0CLKSELREGISTER6;      /*   SD Register */
    volatile uint32_t SDPRU0SAMPLESIZEREGISTER6;   /*   SD Register */
    volatile uint32_t SDPRU0CLKSELREGISTER7;      /*   SD Register */
    volatile uint32_t SDPRU0SAMPLESIZEREGISTER7;   /*   SD Register */
    volatile uint32_t SDPRU0CLKSELREGISTER8;      /*   SD Register */
    volatile uint32_t SDPRU0SAMPLESIZEREGISTER8;   /*   SD Register */
    volatile uint32_t SDPRU1CLKDIV;       /*   SD Register */
    volatile uint32_t SDPRU1CLKSELREGISTER0;      /*   SD Register */
    volatile uint32_t SDPRU1SAMPLESIZEREGISTER0;   /*   SD Register */
    volatile uint32_t SDPRU1CLKSELREGISTER1;      /*   SD Register */
    volatile uint32_t SDPRU1SAMPLESIZEREGISTER1;   /*   SD Register */
    volatile uint32_t SDPRU1CLKSELREGISTER2;      /*   SD Register */
    volatile uint32_t SDPRU1SAMPLESIZEREGISTER2;   /*   SD Register */
    volatile uint32_t SDPRU1CLKSELREGISTER3;      /*   SD Register */
    volatile uint32_t SDPRU1SAMPLESIZEREGISTER3;   /*   SD Register */
    volatile uint32_t SDPRU1CLKSELREGISTER4;      /*   SD Register */
    volatile uint32_t SDPRU1SAMPLESIZEREGISTER4;   /*   SD Register */
    volatile uint32_t SDPRU1CLKSELREGISTER5;      /*   SD Register */
    volatile uint32_t SDPRU1SAMPLESIZEREGISTER5;   /*   SD Register */
    volatile uint32_t SDPRU1CLKSELREGISTER6;      /*   SD Register */
    volatile uint32_t SDPRU1SAMPLESIZEREGISTER6;   /*   SD Register */
    volatile uint32_t SDPRU1CLKSELREGISTER7;      /*   SD Register */
    volatile uint32_t SDPRU1SAMPLESIZEREGISTER7;   /*   SD Register */
    volatile uint32_t SDPRU1CLKSELREGISTER8;      /*   SD Register */
    volatile uint32_t SDPRU1SAMPLESIZEREGISTER8;   /*   SD Register */
    volatile uint8_t  Resv_224[4];
    volatile uint32_t EDPRU0RXCFGREGISTER;        /*  ED Register */
    volatile uint32_t EDPRU0TXCFGREGISTER;        /*  Register */
    volatile uint32_t EDPRU0CH0CFG0REGISTER;      /*  ED  Register */
    volatile uint32_t EDPRU0CH0CFG1REGISTER;      /*  ED  Register */
    volatile uint32_t EDPRU0CH1CFG0REGISTER;      /*  ED  Register */
    volatile uint32_t EDPRU0CH1CFG1REGISTER;      /*  ED  Register */
    volatile uint32_t EDPRU0CH2CFG0REGISTER;      /*  ED  Register */
    volatile uint32_t EDPRU0CH2CFG1REGISTER;      /*  ED  Register */
    volatile uint32_t EDPRU1RXCFGREGISTER;        /*  ED  Register */
    volatile uint32_t EDPRU1TXCFGREGISTER;        /*  ED  Register */
    volatile uint32_t EDPRU1CH0CFG0REGISTER;      /*  ED  Register */
    volatile uint32_t EDPRU1CH0CFG1REGISTER;      /*  ED  Register */
    volatile uint32_t EDPRU1CH1CFG0REGISTER;      /*  ED  Register */
    volatile uint32_t EDPRU1CH1CFG1REGISTER;      /*  ED  Register */
    volatile uint32_t EDPRU1CH2CFG0REGISTER;      /*  ED  Register */
    volatile uint32_t EDPRU1CH2CFG1REGISTER;      /*  ED  Register */
    volatile uint8_t  Resv_292[4];
    volatile uint32_t RTU0_POKE_EN0_REG;         /* RTU PRU Poke Enable */
    volatile uint8_t  Resv_300[4];
    volatile uint32_t RTU1_POKE_EN0_REG;         /* RTU PRU Poke Enable */
    volatile uint32_t PWM0;                      /* PWM0 Safety Config */
    volatile uint32_t PWM1;                      /* PWM1 Safety Config */
    volatile uint32_t PWM2;                      /* PWM2 Safety Config */
    volatile uint32_t PWM3;                      /* PWM3 Safety Config */
    volatile uint32_t PWM0_0;                    /* PWM0 State Config0 */
    volatile uint32_t PWM0_1;                    /* PWM0 State Config1 */
    volatile uint32_t PWM0_2;                    /* PWM0 State Config2 */
    volatile uint32_t PWM1_0;                    /* PWM1 State Config0 */
    volatile uint32_t PWM1_1;                    /* PWM1 State Config1 */
    volatile uint32_t PWM1_2;                    /* PWM1 State Config2 */
    volatile uint32_t PWM2_0;                    /* PWM2 State Config0 */
    volatile uint32_t PWM2_1;                    /* PWM2 State Config1 */
    volatile uint32_t PWM2_2;                    /* PWM2 State Config2 */
    volatile uint32_t PWM3_0;                    /* PWM3 State Config0 */
    volatile uint32_t PWM3_1;                    /* PWM3 State Config1 */
    volatile uint32_t PWM3_2;                    /* PWM3 State Config2 */
    volatile uint32_t SPIN_LOCK0;                /* Spin Lock */
    volatile uint32_t SPIN_LOCK1;                /* Spin Lock */
    volatile uint32_t PA_STAT_PDSP_CFG0;         /* PA STATS PDSP0 Vector */
    volatile uint32_t PA_STAT_PDSP_STAT0;        /* PA STATS PDSP0 Status */
    volatile uint32_t PA_STAT_PDSP_CFG1;         /* PA STATS PDSP1 Vector */
    volatile uint32_t PA_STAT_PDSP_STAT1;        /* PA STATS PDSP1 Status */
    volatile uint32_t PA_STAT_PDSP_CFG2;         /* PA STATS PDSP2 Vector */
    volatile uint32_t PA_STAT_PDSP_STAT2;        /* PA STATS PDSP2 Status */
    volatile uint32_t PA_STAT_PDSP_CFG3;         /* PA STATS PDSP3 Vector */
    volatile uint32_t PA_STAT_PDSP_STAT3;        /* PA STATS PDSP3 Status */
} CSL_IcssCfgRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSSCFG_REVID                                         (0x00000000U)
#define CSL_ICSSCFG_HWDIS                                       (0x00000004U)
#define CSL_ICSSCFG_GPCFG0                                      (0x00000008U)
#define CSL_ICSSCFG_GPCFG1                                      (0x0000000CU)
#define CSL_ICSSCFG_CGR                                         (0x00000010U)
#define CSL_ICSSCFG_GPECFG0_REG                                     (0x00000014U)
#define CSL_ICSSCFG_GPECFG1_REG                                     (0x00000018U)
#define CSL_ICSSCFG_RESET_ISO_REG                                   (0x0000001CU)
#define CSL_ICSSCFG_MII_RT                                      (0x0000002CU)
#define CSL_ICSSCFG_IEPCLK                                      (0x00000030U)
#define CSL_ICSSCFG_SPP                                         (0x00000034U)
#define CSL_ICSSCFG_SPIN_CFG_REG                                    (0x00000038U)
#define CSL_ICSSCFG_CORE_SYNC_REG                                   (0x0000003CU)
#define CSL_ICSSCFG_PIN_MX                                       (0x00000040U)
#define CSL_ICSSCFG_SDPRU0CLKDIV                             (0x00000044U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER0                            (0x00000048U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER0                        (0x0000004CU)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER1                            (0x00000050U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER1                        (0x00000054U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER2                            (0x00000058U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER2                        (0x0000005CU)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER3                            (0x00000060U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER3                        (0x00000064U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER4                            (0x00000068U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER4                        (0x0000006CU)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER5                            (0x00000070U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER5                        (0x00000074U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER6                            (0x00000078U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER6                        (0x0000007CU)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER7                            (0x00000080U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER7                        (0x00000084U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER8                            (0x00000088U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER8                        (0x0000008CU)
#define CSL_ICSSCFG_SDPRU1CLKDIV                             (0x00000090U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER0                            (0x00000094U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER0                        (0x00000098U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER1                            (0x0000009CU)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER1                        (0x000000A0U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER2                            (0x000000A4U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER2                        (0x000000A8U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER3                            (0x000000ACU)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER3                        (0x000000B0U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER4                            (0x000000B4U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER4                        (0x000000B8U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER5                            (0x000000BCU)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER5                        (0x000000C0U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER6                            (0x000000C4U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER6                        (0x000000C8U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER7                            (0x000000CCU)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER7                        (0x000000D0U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER8                            (0x000000D4U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER8                        (0x000000D8U)
#define CSL_ICSSCFG_EDPRU0RXCFGREGISTER                              (0x000000E0U)
#define CSL_ICSSCFG_EDPRU0TXCFGREGISTER                              (0x000000E4U)
#define CSL_ICSSCFG_EDPRU0CH0CFG0REGISTER                            (0x000000E8U)
#define CSL_ICSSCFG_EDPRU0CH0CFG1REGISTER                            (0x000000ECU)
#define CSL_ICSSCFG_EDPRU0CH1CFG0REGISTER                            (0x000000F0U)
#define CSL_ICSSCFG_EDPRU0CH1CFG1REGISTER                            (0x000000F4U)
#define CSL_ICSSCFG_EDPRU0CH2CFG0REGISTER                            (0x000000F8U)
#define CSL_ICSSCFG_EDPRU0CH2CFG1REGISTER                            (0x000000FCU)
#define CSL_ICSSCFG_EDPRU1RXCFGREGISTER                              (0x00000100U)
#define CSL_ICSSCFG_EDPRU1TXCFGREGISTER                              (0x00000104U)
#define CSL_ICSSCFG_EDPRU1CH0CFG0REGISTER                            (0x00000108U)
#define CSL_ICSSCFG_EDPRU1CH0CFG1REGISTER                            (0x0000010CU)
#define CSL_ICSSCFG_EDPRU1CH1CFG0REGISTER                            (0x00000110U)
#define CSL_ICSSCFG_EDPRU1CH1CFG1REGISTER                            (0x00000114U)
#define CSL_ICSSCFG_EDPRU1CH2CFG0REGISTER                            (0x00000118U)
#define CSL_ICSSCFG_EDPRU1CH2CFG1REGISTER                            (0x0000011CU)
#define CSL_ICSSCFG_RTU0_POKE_EN0_REG                               (0x00000124U)
#define CSL_ICSSCFG_RTU1_POKE_EN0_REG                               (0x0000012CU)
#define CSL_ICSSCFG_PWM0                                            (0x00000130U)
#define CSL_ICSSCFG_PWM1                                            (0x00000134U)
#define CSL_ICSSCFG_PWM2                                            (0x00000138U)
#define CSL_ICSSCFG_PWM3                                            (0x0000013CU)
#define CSL_ICSSCFG_PWM0_0                                          (0x00000140U)
#define CSL_ICSSCFG_PWM0_1                                          (0x00000144U)
#define CSL_ICSSCFG_PWM0_2                                          (0x00000148U)
#define CSL_ICSSCFG_PWM1_0                                          (0x0000014CU)
#define CSL_ICSSCFG_PWM1_1                                          (0x00000150U)
#define CSL_ICSSCFG_PWM1_2                                          (0x00000154U)
#define CSL_ICSSCFG_PWM2_0                                          (0x00000158U)
#define CSL_ICSSCFG_PWM2_1                                          (0x0000015CU)
#define CSL_ICSSCFG_PWM2_2                                          (0x00000160U)
#define CSL_ICSSCFG_PWM3_0                                          (0x00000164U)
#define CSL_ICSSCFG_PWM3_1                                          (0x00000168U)
#define CSL_ICSSCFG_PWM3_2                                          (0x0000016CU)
#define CSL_ICSSCFG_SPIN_LOCK0                                      (0x00000170U)
#define CSL_ICSSCFG_SPIN_LOCK1                                      (0x00000174U)
#define CSL_ICSSCFG_PA_STAT_PDSP_CFG0                               (0x00000178U)
#define CSL_ICSSCFG_PA_STAT_PDSP_STAT0                              (0x0000017CU)
#define CSL_ICSSCFG_PA_STAT_PDSP_CFG1                               (0x00000180U)
#define CSL_ICSSCFG_PA_STAT_PDSP_STAT1                              (0x00000184U)
#define CSL_ICSSCFG_PA_STAT_PDSP_CFG2                               (0x00000188U)
#define CSL_ICSSCFG_PA_STAT_PDSP_STAT2                              (0x0000018CU)
#define CSL_ICSSCFG_PA_STAT_PDSP_CFG3                               (0x00000190U)
#define CSL_ICSSCFG_PA_STAT_PDSP_STAT3                              (0x00000194U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* REVID */

#define CSL_ICSSCFG_REVID_ICSS_IDVER_MASK                         (0xFFFFFFFFU)
#define CSL_ICSSCFG_REVID_ICSS_IDVER_SHIFT                        (0x00000000U)
#define CSL_ICSSCFG_REVID_ICSS_IDVER_MAX                          (0xFFFFFFFFU)

/* HWDIS */

#define CSL_ICSSCFG_HWDIS_HWDIS_MASK                            (0x000000FFU)
#define CSL_ICSSCFG_HWDIS_HWDIS_SHIFT                           (0x00000000U)
#define CSL_ICSSCFG_HWDIS_HWDIS_MAX                             (0x000000FFU)

/* GPCFG0 */

#define CSL_ICSSCFG_GPCFG0_PRU0_GPI_MODE_MASK                   (0x00000003U)
#define CSL_ICSSCFG_GPCFG0_PRU0_GPI_MODE_SHIFT                  (0x00000000U)
#define CSL_ICSSCFG_GPCFG0_PRU0_GPI_MODE_MAX                    (0x00000003U)

#define CSL_ICSSCFG_GPCFG0_PRU0_GPI_CLK_MODE_MASK               (0x00000004U)
#define CSL_ICSSCFG_GPCFG0_PRU0_GPI_CLK_MODE_SHIFT              (0x00000002U)
#define CSL_ICSSCFG_GPCFG0_PRU0_GPI_CLK_MODE_MAX                (0x00000001U)

#define CSL_ICSSCFG_GPCFG0_PRU0_GPI_DIV0_MASK                   (0x000000F8U)
#define CSL_ICSSCFG_GPCFG0_PRU0_GPI_DIV0_SHIFT                  (0x00000003U)
#define CSL_ICSSCFG_GPCFG0_PRU0_GPI_DIV0_MAX                    (0x0000001FU)

#define CSL_ICSSCFG_GPCFG0_PRU0_GPI_DIV1_MASK                   (0x00001F00U)
#define CSL_ICSSCFG_GPCFG0_PRU0_GPI_DIV1_SHIFT                  (0x00000008U)
#define CSL_ICSSCFG_GPCFG0_PRU0_GPI_DIV1_MAX                    (0x0000001FU)

#define CSL_ICSSCFG_GPCFG0_PRU0_GPI_SB_MASK                     (0x00002000U)
#define CSL_ICSSCFG_GPCFG0_PRU0_GPI_SB_SHIFT                    (0x0000000DU)
#define CSL_ICSSCFG_GPCFG0_PRU0_GPI_SB_MAX                      (0x00000001U)

#define CSL_ICSSCFG_GPCFG0_PRU0_GPO_MODE_MASK                   (0x00004000U)
#define CSL_ICSSCFG_GPCFG0_PRU0_GPO_MODE_SHIFT                  (0x0000000EU)
#define CSL_ICSSCFG_GPCFG0_PRU0_GPO_MODE_MAX                    (0x00000001U)

#define CSL_ICSSCFG_GPCFG0_PRU0_GPO_DIV0_MASK                   (0x000F8000U)
#define CSL_ICSSCFG_GPCFG0_PRU0_GPO_DIV0_SHIFT                  (0x0000000FU)
#define CSL_ICSSCFG_GPCFG0_PRU0_GPO_DIV0_MAX                    (0x0000001FU)

#define CSL_ICSSCFG_GPCFG0_PRU0_GPO_DIV1_MASK                   (0x01F00000U)
#define CSL_ICSSCFG_GPCFG0_PRU0_GPO_DIV1_SHIFT                  (0x00000014U)
#define CSL_ICSSCFG_GPCFG0_PRU0_GPO_DIV1_MAX                    (0x0000001FU)

#define CSL_ICSSCFG_GPCFG0_PRU0_GPO_SH1_SEL_MASK                (0x02000000U)
#define CSL_ICSSCFG_GPCFG0_PRU0_GPO_SH1_SEL_SHIFT               (0x00000019U)
#define CSL_ICSSCFG_GPCFG0_PRU0_GPO_SH1_SEL_MAX                 (0x00000001U)

#define CSL_ICSSCFG_GPCFG0_PR1_PRU0_GP_MUX_SEL_MASK             (0x3C000000U)
#define CSL_ICSSCFG_GPCFG0_PR1_PRU0_GP_MUX_SEL_SHIFT            (0x0000001AU)
#define CSL_ICSSCFG_GPCFG0_PR1_PRU0_GP_MUX_SEL_MAX              (0x0000000FU)

/* GPCFG1 */

#define CSL_ICSSCFG_GPCFG1_PRU1_GPI_MODE_MASK                   (0x00000003U)
#define CSL_ICSSCFG_GPCFG1_PRU1_GPI_MODE_SHIFT                  (0x00000000U)
#define CSL_ICSSCFG_GPCFG1_PRU1_GPI_MODE_MAX                    (0x00000003U)

#define CSL_ICSSCFG_GPCFG1_PRU1_GPI_CLK_MODE_MASK               (0x00000004U)
#define CSL_ICSSCFG_GPCFG1_PRU1_GPI_CLK_MODE_SHIFT              (0x00000002U)
#define CSL_ICSSCFG_GPCFG1_PRU1_GPI_CLK_MODE_MAX                (0x00000001U)

#define CSL_ICSSCFG_GPCFG1_PRU1_GPI_DIV0_MASK                   (0x000000F8U)
#define CSL_ICSSCFG_GPCFG1_PRU1_GPI_DIV0_SHIFT                  (0x00000003U)
#define CSL_ICSSCFG_GPCFG1_PRU1_GPI_DIV0_MAX                    (0x0000001FU)

#define CSL_ICSSCFG_GPCFG1_PRU1_GPI_DIV1_MASK                   (0x00001F00U)
#define CSL_ICSSCFG_GPCFG1_PRU1_GPI_DIV1_SHIFT                  (0x00000008U)
#define CSL_ICSSCFG_GPCFG1_PRU1_GPI_DIV1_MAX                    (0x0000001FU)

#define CSL_ICSSCFG_GPCFG1_PRU1_GPI_SB_MASK                     (0x00002000U)
#define CSL_ICSSCFG_GPCFG1_PRU1_GPI_SB_SHIFT                    (0x0000000DU)
#define CSL_ICSSCFG_GPCFG1_PRU1_GPI_SB_MAX                      (0x00000001U)

#define CSL_ICSSCFG_GPCFG1_PRU1_GPO_MODE_MASK                   (0x00004000U)
#define CSL_ICSSCFG_GPCFG1_PRU1_GPO_MODE_SHIFT                  (0x0000000EU)
#define CSL_ICSSCFG_GPCFG1_PRU1_GPO_MODE_MAX                    (0x00000001U)

#define CSL_ICSSCFG_GPCFG1_PRU1_GPO_DIV0_MASK                   (0x000F8000U)
#define CSL_ICSSCFG_GPCFG1_PRU1_GPO_DIV0_SHIFT                  (0x0000000FU)
#define CSL_ICSSCFG_GPCFG1_PRU1_GPO_DIV0_MAX                    (0x0000001FU)

#define CSL_ICSSCFG_GPCFG1_PRU1_GPO_DIV1_MASK                   (0x01F00000U)
#define CSL_ICSSCFG_GPCFG1_PRU1_GPO_DIV1_SHIFT                  (0x00000014U)
#define CSL_ICSSCFG_GPCFG1_PRU1_GPO_DIV1_MAX                    (0x0000001FU)

#define CSL_ICSSCFG_GPCFG1_PRU1_GPO_SH1_SEL_MASK                (0x02000000U)
#define CSL_ICSSCFG_GPCFG1_PRU1_GPO_SH1_SEL_SHIFT               (0x00000019U)
#define CSL_ICSSCFG_GPCFG1_PRU1_GPO_SH1_SEL_MAX                 (0x00000001U)

#define CSL_ICSSCFG_GPCFG1_PR1_PRU1_GP_MUX_SEL_MASK             (0x3C000000U)
#define CSL_ICSSCFG_GPCFG1_PR1_PRU1_GP_MUX_SEL_SHIFT            (0x0000001AU)
#define CSL_ICSSCFG_GPCFG1_PR1_PRU1_GP_MUX_SEL_MAX              (0x0000000FU)

/* CGR */

#define CSL_ICSSCFG_CGR_INTC_CLK_STOP_REQ_MASK                  (0x00000040U)
#define CSL_ICSSCFG_CGR_INTC_CLK_STOP_REQ_SHIFT                 (0x00000006U)
#define CSL_ICSSCFG_CGR_INTC_CLK_STOP_REQ_MAX                   (0x00000001U)

#define CSL_ICSSCFG_CGR_INTC_CLK_STOP_ACK_MASK                  (0x00000080U)
#define CSL_ICSSCFG_CGR_INTC_CLK_STOP_ACK_SHIFT                 (0x00000007U)
#define CSL_ICSSCFG_CGR_INTC_CLK_STOP_ACK_MAX                   (0x00000001U)

#define CSL_ICSSCFG_CGR_INTC_CLK_EN_MASK                        (0x00000100U)
#define CSL_ICSSCFG_CGR_INTC_CLK_EN_SHIFT                       (0x00000008U)
#define CSL_ICSSCFG_CGR_INTC_CLK_EN_MAX                         (0x00000001U)

#define CSL_ICSSCFG_CGR_UART_CLK_STOP_REQ_MASK                  (0x00000200U)
#define CSL_ICSSCFG_CGR_UART_CLK_STOP_REQ_SHIFT                 (0x00000009U)
#define CSL_ICSSCFG_CGR_UART_CLK_STOP_REQ_MAX                   (0x00000001U)

#define CSL_ICSSCFG_CGR_UART_CLK_STOP_ACK_MASK                  (0x00000400U)
#define CSL_ICSSCFG_CGR_UART_CLK_STOP_ACK_SHIFT                 (0x0000000AU)
#define CSL_ICSSCFG_CGR_UART_CLK_STOP_ACK_MAX                   (0x00000001U)

#define CSL_ICSSCFG_CGR_UART_CLK_EN_MASK                        (0x00000800U)
#define CSL_ICSSCFG_CGR_UART_CLK_EN_SHIFT                       (0x0000000BU)
#define CSL_ICSSCFG_CGR_UART_CLK_EN_MAX                         (0x00000001U)

#define CSL_ICSSCFG_CGR_ECAP_CLK_STOP_REQ_MASK                  (0x00001000U)
#define CSL_ICSSCFG_CGR_ECAP_CLK_STOP_REQ_SHIFT                 (0x0000000CU)
#define CSL_ICSSCFG_CGR_ECAP_CLK_STOP_REQ_MAX                   (0x00000001U)

#define CSL_ICSSCFG_CGR_ECAP_CLK_STOP_ACK_MASK                  (0x00002000U)
#define CSL_ICSSCFG_CGR_ECAP_CLK_STOP_ACK_SHIFT                 (0x0000000DU)
#define CSL_ICSSCFG_CGR_ECAP_CLK_STOP_ACK_MAX                   (0x00000001U)

#define CSL_ICSSCFG_CGR_ECAP_CLK_EN_MASK                        (0x00004000U)
#define CSL_ICSSCFG_CGR_ECAP_CLK_EN_SHIFT                       (0x0000000EU)
#define CSL_ICSSCFG_CGR_ECAP_CLK_EN_MAX                         (0x00000001U)

#define CSL_ICSSCFG_CGR_IEP_CLK_STOP_REQ_MASK                   (0x00008000U)
#define CSL_ICSSCFG_CGR_IEP_CLK_STOP_REQ_SHIFT                  (0x0000000FU)
#define CSL_ICSSCFG_CGR_IEP_CLK_STOP_REQ_MAX                    (0x00000001U)

#define CSL_ICSSCFG_CGR_IEP_CLK_STOP_ACK_MASK                   (0x00010000U)
#define CSL_ICSSCFG_CGR_IEP_CLK_STOP_ACK_SHIFT                  (0x00000010U)
#define CSL_ICSSCFG_CGR_IEP_CLK_STOP_ACK_MAX                    (0x00000001U)

#define CSL_ICSSCFG_CGR_IEP_CLK_EN_MASK                         (0x00020000U)
#define CSL_ICSSCFG_CGR_IEP_CLK_EN_SHIFT                        (0x00000011U)
#define CSL_ICSSCFG_CGR_IEP_CLK_EN_MAX                          (0x00000001U)

#define CSL_ICSSCFG_CGR_AUTO_SLICE0_CLK_GATE_EN_MASK            (0x00040000U)
#define CSL_ICSSCFG_CGR_AUTO_SLICE0_CLK_GATE_EN_SHIFT           (0x00000012U)
#define CSL_ICSSCFG_CGR_AUTO_SLICE0_CLK_GATE_EN_MAX             (0x00000001U)

#define CSL_ICSSCFG_CGR_AUTO_SLICE1_CLK_GATE_EN_MASK            (0x00080000U)
#define CSL_ICSSCFG_CGR_AUTO_SLICE1_CLK_GATE_EN_SHIFT           (0x00000013U)
#define CSL_ICSSCFG_CGR_AUTO_SLICE1_CLK_GATE_EN_MAX             (0x00000001U)

#define CSL_ICSSCFG_CGR_TOP_HALF_CLK_GATE_EN_MASK               (0x00100000U)
#define CSL_ICSSCFG_CGR_TOP_HALF_CLK_GATE_EN_SHIFT              (0x00000014U)
#define CSL_ICSSCFG_CGR_TOP_HALF_CLK_GATE_EN_MAX                (0x00000001U)

#define CSL_ICSSCFG_CGR_BOTTOM_HALF_CLK_GATE_EN_MASK            (0x00200000U)
#define CSL_ICSSCFG_CGR_BOTTOM_HALF_CLK_GATE_EN_SHIFT           (0x00000015U)
#define CSL_ICSSCFG_CGR_BOTTOM_HALF_CLK_GATE_EN_MAX             (0x00000001U)

#define CSL_ICSSCFG_CGR_ICSS_PWR_IDLE_MASK                      (0x20000000U)
#define CSL_ICSSCFG_CGR_ICSS_PWR_IDLE_SHIFT                     (0x0000001DU)
#define CSL_ICSSCFG_CGR_ICSS_PWR_IDLE_MAX                       (0x00000001U)

#define CSL_ICSSCFG_CGR_ICSS_STOP_REQ_MASK                      (0x40000000U)
#define CSL_ICSSCFG_CGR_ICSS_STOP_REQ_SHIFT                     (0x0000001EU)
#define CSL_ICSSCFG_CGR_ICSS_STOP_REQ_MAX                       (0x00000001U)

#define CSL_ICSSCFG_CGR_ICSS_STOP_ACK_MASK                      (0x80000000U)
#define CSL_ICSSCFG_CGR_ICSS_STOP_ACK_SHIFT                     (0x0000001FU)
#define CSL_ICSSCFG_CGR_ICSS_STOP_ACK_MAX                       (0x00000001U)

/* GPECFG0_REG */

#define CSL_ICSSCFG_GPECFG0_REG_PRU0_GPI_SB_P_MASK                  (0x00000001U)
#define CSL_ICSSCFG_GPECFG0_REG_PRU0_GPI_SB_P_SHIFT                 (0x00000000U)
#define CSL_ICSSCFG_GPECFG0_REG_PRU0_GPI_SB_P_MAX                   (0x00000001U)

#define CSL_ICSSCFG_GPECFG0_REG_PRU0_GPI_SHIFT_EN_MASK              (0x00000002U)
#define CSL_ICSSCFG_GPECFG0_REG_PRU0_GPI_SHIFT_EN_SHIFT             (0x00000001U)
#define CSL_ICSSCFG_GPECFG0_REG_PRU0_GPI_SHIFT_EN_MAX               (0x00000001U)

#define CSL_ICSSCFG_GPECFG0_REG_PRU0_GPO_SHIFT_SWAP_MASK            (0x00000010U)
#define CSL_ICSSCFG_GPECFG0_REG_PRU0_GPO_SHIFT_SWAP_SHIFT           (0x00000004U)
#define CSL_ICSSCFG_GPECFG0_REG_PRU0_GPO_SHIFT_SWAP_MAX             (0x00000001U)

#define CSL_ICSSCFG_GPECFG0_REG_PRU0_GPO_SHIFT_CLK_FREE_MASK        (0x00000020U)
#define CSL_ICSSCFG_GPECFG0_REG_PRU0_GPO_SHIFT_CLK_FREE_SHIFT       (0x00000005U)
#define CSL_ICSSCFG_GPECFG0_REG_PRU0_GPO_SHIFT_CLK_FREE_MAX         (0x00000001U)

#define CSL_ICSSCFG_GPECFG0_REG_PRU0_GPO_SHIFT_GP_EN_MASK           (0x00000040U)
#define CSL_ICSSCFG_GPECFG0_REG_PRU0_GPO_SHIFT_GP_EN_SHIFT          (0x00000006U)
#define CSL_ICSSCFG_GPECFG0_REG_PRU0_GPO_SHIFT_GP_EN_MAX            (0x00000001U)

#define CSL_ICSSCFG_GPECFG0_REG_PRU0_GPO_SHIFT_CNT_MASK             (0x0000FF00U)
#define CSL_ICSSCFG_GPECFG0_REG_PRU0_GPO_SHIFT_CNT_SHIFT            (0x00000008U)
#define CSL_ICSSCFG_GPECFG0_REG_PRU0_GPO_SHIFT_CNT_MAX              (0x000000FFU)

#define CSL_ICSSCFG_GPECFG0_REG_PRU0_GPO_SHIFT_CLK_HIGH_MASK        (0x00010000U)
#define CSL_ICSSCFG_GPECFG0_REG_PRU0_GPO_SHIFT_CLK_HIGH_SHIFT       (0x00000010U)
#define CSL_ICSSCFG_GPECFG0_REG_PRU0_GPO_SHIFT_CLK_HIGH_MAX         (0x00000001U)

#define CSL_ICSSCFG_GPECFG0_REG_PRU0_GPO_SHIFT_CLK_DONE_MASK        (0x00020000U)
#define CSL_ICSSCFG_GPECFG0_REG_PRU0_GPO_SHIFT_CLK_DONE_SHIFT       (0x00000011U)
#define CSL_ICSSCFG_GPECFG0_REG_PRU0_GPO_SHIFT_CLK_DONE_MAX         (0x00000001U)

/* GPECFG1_REG */

#define CSL_ICSSCFG_GPECFG1_REG_PRU1_GPI_SB_P_MASK                  (0x00000001U)
#define CSL_ICSSCFG_GPECFG1_REG_PRU1_GPI_SB_P_SHIFT                 (0x00000000U)
#define CSL_ICSSCFG_GPECFG1_REG_PRU1_GPI_SB_P_MAX                   (0x00000001U)

#define CSL_ICSSCFG_GPECFG1_REG_PRU1_GPI_SHIFT_EN_MASK              (0x00000002U)
#define CSL_ICSSCFG_GPECFG1_REG_PRU1_GPI_SHIFT_EN_SHIFT             (0x00000001U)
#define CSL_ICSSCFG_GPECFG1_REG_PRU1_GPI_SHIFT_EN_MAX               (0x00000001U)

#define CSL_ICSSCFG_GPECFG1_REG_PRU1_GPO_SHIFT_SWAP_MASK            (0x00000010U)
#define CSL_ICSSCFG_GPECFG1_REG_PRU1_GPO_SHIFT_SWAP_SHIFT           (0x00000004U)
#define CSL_ICSSCFG_GPECFG1_REG_PRU1_GPO_SHIFT_SWAP_MAX             (0x00000001U)

#define CSL_ICSSCFG_GPECFG1_REG_PRU1_GPO_SHIFT_CLK_FREE_MASK        (0x00000020U)
#define CSL_ICSSCFG_GPECFG1_REG_PRU1_GPO_SHIFT_CLK_FREE_SHIFT       (0x00000005U)
#define CSL_ICSSCFG_GPECFG1_REG_PRU1_GPO_SHIFT_CLK_FREE_MAX         (0x00000001U)

#define CSL_ICSSCFG_GPECFG1_REG_PRU1_GPO_SHIFT_GP_EN_MASK           (0x00000040U)
#define CSL_ICSSCFG_GPECFG1_REG_PRU1_GPO_SHIFT_GP_EN_SHIFT          (0x00000006U)
#define CSL_ICSSCFG_GPECFG1_REG_PRU1_GPO_SHIFT_GP_EN_MAX            (0x00000001U)

#define CSL_ICSSCFG_GPECFG1_REG_PRU1_GPO_SHIFT_CNT_MASK             (0x0000FF00U)
#define CSL_ICSSCFG_GPECFG1_REG_PRU1_GPO_SHIFT_CNT_SHIFT            (0x00000008U)
#define CSL_ICSSCFG_GPECFG1_REG_PRU1_GPO_SHIFT_CNT_MAX              (0x000000FFU)

#define CSL_ICSSCFG_GPECFG1_REG_PRU1_GPO_SHIFT_CLK_HIGH_MASK        (0x00010000U)
#define CSL_ICSSCFG_GPECFG1_REG_PRU1_GPO_SHIFT_CLK_HIGH_SHIFT       (0x00000010U)
#define CSL_ICSSCFG_GPECFG1_REG_PRU1_GPO_SHIFT_CLK_HIGH_MAX         (0x00000001U)

#define CSL_ICSSCFG_GPECFG1_REG_PRU1_GPO_SHIFT_CLK_DONE_MASK        (0x00020000U)
#define CSL_ICSSCFG_GPECFG1_REG_PRU1_GPO_SHIFT_CLK_DONE_SHIFT       (0x00000011U)
#define CSL_ICSSCFG_GPECFG1_REG_PRU1_GPO_SHIFT_CLK_DONE_MAX         (0x00000001U)

/* RESET_ISO_REG */

#define CSL_ICSSCFG_RESET_ISO_REG_RESET_ISO_REQ_MASK                (0x00000001U)
#define CSL_ICSSCFG_RESET_ISO_REG_RESET_ISO_REQ_SHIFT               (0x00000000U)
#define CSL_ICSSCFG_RESET_ISO_REG_RESET_ISO_REQ_MAX                 (0x00000001U)

#define CSL_ICSSCFG_RESET_ISO_REG_RESET_ISO_ACK_MASK                (0x00000002U)
#define CSL_ICSSCFG_RESET_ISO_REG_RESET_ISO_ACK_SHIFT               (0x00000001U)
#define CSL_ICSSCFG_RESET_ISO_REG_RESET_ISO_ACK_MAX                 (0x00000001U)

#define CSL_ICSSCFG_RESET_ISO_REG_RESET_ISO_EDGE_MASK               (0x00000004U)
#define CSL_ICSSCFG_RESET_ISO_REG_RESET_ISO_EDGE_SHIFT              (0x00000002U)
#define CSL_ICSSCFG_RESET_ISO_REG_RESET_ISO_EDGE_MAX                (0x00000001U)

/* MII_RT */

#define CSL_ICSSCFG_MII_RT_MII_RT_EVENT_EN_MASK                 (0x00000001U)
#define CSL_ICSSCFG_MII_RT_MII_RT_EVENT_EN_SHIFT                (0x00000000U)
#define CSL_ICSSCFG_MII_RT_MII_RT_EVENT_EN_MAX                  (0x00000001U)

/* IEPCLK */

#define CSL_ICSSCFG_IEPCLK_IEP1_SLV_EN_MASK                     (0x00000002U)
#define CSL_ICSSCFG_IEPCLK_IEP1_SLV_EN_SHIFT                    (0x00000001U)
#define CSL_ICSSCFG_IEPCLK_IEP1_SLV_EN_MAX                      (0x00000001U)

#define CSL_ICSSCFG_IEPCLK_OCP_EN_MASK                  (0x00000001U)
#define CSL_ICSSCFG_IEPCLK_OCP_EN_SHIFT                 (0x00000000U)
#define CSL_ICSSCFG_IEPCLK_OCP_EN_MAX                   (0x00000001U)

/* SPP */

#define CSL_ICSSCFG_SPP_PRU1_PAD_HP_EN_MASK                     (0x00000001U)
#define CSL_ICSSCFG_SPP_PRU1_PAD_HP_EN_SHIFT                    (0x00000000U)
#define CSL_ICSSCFG_SPP_PRU1_PAD_HP_EN_MAX                      (0x00000001U)

#define CSL_ICSSCFG_SPP_XFR_SHIFT_EN_MASK                       (0x00000002U)
#define CSL_ICSSCFG_SPP_XFR_SHIFT_EN_SHIFT                      (0x00000001U)
#define CSL_ICSSCFG_SPP_XFR_SHIFT_EN_MAX                        (0x00000001U)

#define CSL_ICSSCFG_SPP_XFR_BYTE_SHIFT_EN_MASK                  (0x00000004U)
#define CSL_ICSSCFG_SPP_XFR_BYTE_SHIFT_EN_SHIFT                 (0x00000002U)
#define CSL_ICSSCFG_SPP_XFR_BYTE_SHIFT_EN_MAX                   (0x00000001U)

#define CSL_ICSSCFG_SPP_RTU_XFR_SHIFT_EN_MASK                   (0x00000008U)
#define CSL_ICSSCFG_SPP_RTU_XFR_SHIFT_EN_SHIFT                  (0x00000003U)
#define CSL_ICSSCFG_SPP_RTU_XFR_SHIFT_EN_MAX                    (0x00000001U)

/* SPIN_CFG_REG */

#define CSL_ICSSCFG_SPIN_CFG_REG_SPIN_CLOCK_TX_PRU_EN_MASK          (0x00000001U)
#define CSL_ICSSCFG_SPIN_CFG_REG_SPIN_CLOCK_TX_PRU_EN_SHIFT         (0x00000000U)
#define CSL_ICSSCFG_SPIN_CFG_REG_SPIN_CLOCK_TX_PRU_EN_MAX           (0x00000001U)

/* CORE_SYNC_REG */

#define CSL_ICSSCFG_CORE_SYNC_REG_CORE_VBUSP_SYNC_EN_MASK           (0x00000001U)
#define CSL_ICSSCFG_CORE_SYNC_REG_CORE_VBUSP_SYNC_EN_SHIFT          (0x00000000U)
#define CSL_ICSSCFG_CORE_SYNC_REG_CORE_VBUSP_SYNC_EN_MAX            (0x00000001U)

/* PIN_MX */

#define CSL_ICSSCFG_PIN_MX_PIN_MUX_SEL_MASK                       (0x000000FFU)
#define CSL_ICSSCFG_PIN_MX_PIN_MUX_SEL_SHIFT                      (0x00000000U)
#define CSL_ICSSCFG_PIN_MX_PIN_MUX_SEL_MAX                        (0x000000FFU)

#define CSL_ICSSCFG_PIN_MX_PWM0_REMAP_EN_MASK                    (0x00000300U)
#define CSL_ICSSCFG_PIN_MX_PWM0_REMAP_EN_SHIFT                   (0x00000008U)
#define CSL_ICSSCFG_PIN_MX_PWM0_REMAP_EN_MAX                     (0x00000003U)

#define CSL_ICSSCFG_PIN_MX_PWM3_REMAP_EN_MASK                    (0x00000C00U)
#define CSL_ICSSCFG_PIN_MX_PWM3_REMAP_EN_SHIFT                   (0x0000000AU)
#define CSL_ICSSCFG_PIN_MX_PWM3_REMAP_EN_MAX                     (0x00000003U)

#define CSL_ICSSCFG_PIN_MX_PWM_EFC_EN_MASK                       (0x00010000U)
#define CSL_ICSSCFG_PIN_MX_PWM_EFC_EN_SHIFT                      (0x00000010U)
#define CSL_ICSSCFG_PIN_MX_PWM_EFC_EN_MAX                        (0x00000001U)

/* SDPRU0CLKDIV */

#define CSL_ICSSCFG_SDPRU0CLKDIV_PRU0_SD_SHARE_EN_MASK       (0x00000100U)
#define CSL_ICSSCFG_SDPRU0CLKDIV_PRU0_SD_SHARE_EN_SHIFT      (0x00000008U)
#define CSL_ICSSCFG_SDPRU0CLKDIV_PRU0_SD_SHARE_EN_MAX        (0x00000001U)

#define CSL_ICSSCFG_SDPRU0CLKDIV_PRU0_SD_MAN_EN_MASK         (0x00000200U)
#define CSL_ICSSCFG_SDPRU0CLKDIV_PRU0_SD_MAN_EN_SHIFT        (0x00000009U)
#define CSL_ICSSCFG_SDPRU0CLKDIV_PRU0_SD_MAN_EN_MAX          (0x00000001U)

#define CSL_ICSSCFG_SDPRU0CLKDIV_PRU0_SD_MAN_NV_DATA_EN_MASK (0x00000400U)
#define CSL_ICSSCFG_SDPRU0CLKDIV_PRU0_SD_MAN_NV_DATA_EN_SHIFT (0x0000000AU)
#define CSL_ICSSCFG_SDPRU0CLKDIV_PRU0_SD_MAN_NV_DATA_EN_MAX  (0x00000001U)

#define CSL_ICSSCFG_SDPRU0CLKDIV_PRU0_SD_CH_SEL_MASK         (0x00007800U)
#define CSL_ICSSCFG_SDPRU0CLKDIV_PRU0_SD_CH_SEL_SHIFT        (0x0000000BU)
#define CSL_ICSSCFG_SDPRU0CLKDIV_PRU0_SD_CH_SEL_MAX          (0x0000000FU)

#define CSL_ICSSCFG_SDPRU0CLKDIV_PRU0_SD_MAN_STATUS_MASK     (0x00008000U)
#define CSL_ICSSCFG_SDPRU0CLKDIV_PRU0_SD_MAN_STATUS_SHIFT    (0x0000000FU)
#define CSL_ICSSCFG_SDPRU0CLKDIV_PRU0_SD_MAN_STATUS_MAX      (0x00000001U)

#define CSL_ICSSCFG_SDPRU0CLKDIV_PRU0_SD_MAN_CLK_CAL_DONE_MASK (0x00010000U)
#define CSL_ICSSCFG_SDPRU0CLKDIV_PRU0_SD_MAN_CLK_CAL_DONE_SHIFT (0x00000010U)
#define CSL_ICSSCFG_SDPRU0CLKDIV_PRU0_SD_MAN_CLK_CAL_DONE_MAX (0x00000001U)

#define CSL_ICSSCFG_SDPRU0CLKDIV_PRU0_SD_MAN_REC_CLK_PERIOD_MASK (0xFF000000U)
#define CSL_ICSSCFG_SDPRU0CLKDIV_PRU0_SD_MAN_REC_CLK_PERIOD_SHIFT (0x00000018U)
#define CSL_ICSSCFG_SDPRU0CLKDIV_PRU0_SD_MAN_REC_CLK_PERIOD_MAX (0x000000FFU)

/* SDPRU0CLKSELREGISTER0 */

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER0_PRU0_FD_ZERO_MAX_0_MASK    (0x00400000U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER0_PRU0_FD_ZERO_MAX_0_SHIFT   (0x00000016U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER0_PRU0_FD_ZERO_MAX_0_MAX     (0x00000001U)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER0_PRU0_FD_ZERO_MAX_LIMIT_0_MASK (0x003E0000U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER0_PRU0_FD_ZERO_MAX_LIMIT_0_SHIFT (0x00000011U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER0_PRU0_FD_ZERO_MAX_LIMIT_0_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER0_PRU0_FD_ZERO_MIN_0_MASK    (0x00010000U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER0_PRU0_FD_ZERO_MIN_0_SHIFT   (0x00000010U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER0_PRU0_FD_ZERO_MIN_0_MAX     (0x00000001U)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER0_PRU0_FD_ZERO_MIN_LIMIT_0_MASK (0x0000F800U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER0_PRU0_FD_ZERO_MIN_LIMIT_0_SHIFT (0x0000000BU)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER0_PRU0_FD_ZERO_MIN_LIMIT_0_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER0_PRU0_SD_CLK_SEL0_MASK      (0x00000003U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER0_PRU0_SD_CLK_SEL0_SHIFT     (0x00000000U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER0_PRU0_SD_CLK_SEL0_MAX       (0x00000003U)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER0_PRU0_SD_CLK_INV0_MASK      (0x00000004U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER0_PRU0_SD_CLK_INV0_SHIFT     (0x00000002U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER0_PRU0_SD_CLK_INV0_MAX       (0x00000001U)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER0_PRU0_SD_ACC_SEL0_MASK      (0x00000030U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER0_PRU0_SD_ACC_SEL0_SHIFT     (0x00000004U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER0_PRU0_SD_ACC_SEL0_MAX       (0x00000003U)

/* SDPRU0SAMPLESIZEREGISTER0 */

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER0_PRU0_FD_EN_0_MASK      (0x00800000U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER0_PRU0_FD_EN_0_SHIFT     (0x00000017U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER0_PRU0_FD_EN_0_MAX       (0x00000001U)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER0_PRU0_FD_ONE_MAX_0_MASK (0x00400000U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER0_PRU0_FD_ONE_MAX_0_SHIFT (0x00000016U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER0_PRU0_FD_ONE_MAX_0_MAX  (0x00000001U)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER0_PRU0_FD_ONE_MAX_LIMIT_0_MASK (0x003E0000U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER0_PRU0_FD_ONE_MAX_LIMIT_0_SHIFT (0x00000011U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER0_PRU0_FD_ONE_MAX_LIMIT_0_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER0_PRU0_FD_ONE_MIN_0_MASK (0x00010000U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER0_PRU0_FD_ONE_MIN_0_SHIFT (0x00000010U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER0_PRU0_FD_ONE_MIN_0_MAX  (0x00000001U)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER0_PRU0_FD_ONE_MIN_LIMIT_0_MASK (0x0000F800U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER0_PRU0_FD_ONE_MIN_LIMIT_0_SHIFT (0x0000000BU)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER0_PRU0_FD_ONE_MIN_LIMIT_0_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER0_PRU0_FD_WINDOW_SIZE_0_MASK (0x00000700U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER0_PRU0_FD_WINDOW_SIZE_0_SHIFT (0x00000008U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER0_PRU0_FD_WINDOW_SIZE_0_MAX (0x00000007U)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER0_PRU0_SD_SAMPLE_SIZE0_MASK (0x000000FFU)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER0_PRU0_SD_SAMPLE_SIZE0_SHIFT (0x00000000U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER0_PRU0_SD_SAMPLE_SIZE0_MAX (0x000000FFU)

/* SDPRU0CLKSELREGISTER1 */

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER1_PRU0_FD_ZERO_MAX_1_MASK    (0x00400000U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER1_PRU0_FD_ZERO_MAX_1_SHIFT   (0x00000016U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER1_PRU0_FD_ZERO_MAX_1_MAX     (0x00000001U)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER1_PRU0_FD_ZERO_MAX_LIMIT_1_MASK (0x003E0000U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER1_PRU0_FD_ZERO_MAX_LIMIT_1_SHIFT (0x00000011U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER1_PRU0_FD_ZERO_MAX_LIMIT_1_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER1_PRU0_FD_ZERO_MIN_1_MASK    (0x00010000U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER1_PRU0_FD_ZERO_MIN_1_SHIFT   (0x00000010U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER1_PRU0_FD_ZERO_MIN_1_MAX     (0x00000001U)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER1_PRU0_FD_ZERO_MIN_LIMIT_1_MASK (0x0000F800U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER1_PRU0_FD_ZERO_MIN_LIMIT_1_SHIFT (0x0000000BU)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER1_PRU0_FD_ZERO_MIN_LIMIT_1_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER1_PRU0_SD_CLK_SEL1_MASK      (0x00000003U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER1_PRU0_SD_CLK_SEL1_SHIFT     (0x00000000U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER1_PRU0_SD_CLK_SEL1_MAX       (0x00000003U)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER1_PRU0_SD_CLK_INV1_MASK      (0x00000004U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER1_PRU0_SD_CLK_INV1_SHIFT     (0x00000002U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER1_PRU0_SD_CLK_INV1_MAX       (0x00000001U)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER1_PRU0_SD_ACC_SEL1_MASK      (0x00000030U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER1_PRU0_SD_ACC_SEL1_SHIFT     (0x00000004U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER1_PRU0_SD_ACC_SEL1_MAX       (0x00000003U)

/* SDPRU0SAMPLESIZEREGISTER1 */

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER1_PRU0_FD_EN_1_MASK      (0x00800000U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER1_PRU0_FD_EN_1_SHIFT     (0x00000017U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER1_PRU0_FD_EN_1_MAX       (0x00000001U)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER1_PRU0_FD_ONE_MAX_1_MASK (0x00400000U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER1_PRU0_FD_ONE_MAX_1_SHIFT (0x00000016U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER1_PRU0_FD_ONE_MAX_1_MAX  (0x00000001U)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER1_PRU0_FD_ONE_MAX_LIMIT_1_MASK (0x003E0000U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER1_PRU0_FD_ONE_MAX_LIMIT_1_SHIFT (0x00000011U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER1_PRU0_FD_ONE_MAX_LIMIT_1_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER1_PRU0_FD_ONE_MIN_1_MASK (0x00010000U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER1_PRU0_FD_ONE_MIN_1_SHIFT (0x00000010U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER1_PRU0_FD_ONE_MIN_1_MAX  (0x00000001U)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER1_PRU0_FD_ONE_MIN_LIMIT_1_MASK (0x0000F800U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER1_PRU0_FD_ONE_MIN_LIMIT_1_SHIFT (0x0000000BU)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER1_PRU0_FD_ONE_MIN_LIMIT_1_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER1_PRU0_FD_WINDOW_SIZE_1_MASK (0x00000700U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER1_PRU0_FD_WINDOW_SIZE_1_SHIFT (0x00000008U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER1_PRU0_FD_WINDOW_SIZE_1_MAX (0x00000007U)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER1_PRU0_SD_SAMPLE_SIZE1_MASK (0x000000FFU)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER1_PRU0_SD_SAMPLE_SIZE1_SHIFT (0x00000000U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER1_PRU0_SD_SAMPLE_SIZE1_MAX (0x000000FFU)

/* SDPRU0CLKSELREGISTER2 */

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER2_PRU0_FD_ZERO_MAX_2_MASK    (0x00400000U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER2_PRU0_FD_ZERO_MAX_2_SHIFT   (0x00000016U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER2_PRU0_FD_ZERO_MAX_2_MAX     (0x00000001U)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER2_PRU0_FD_ZERO_MAX_LIMIT_2_MASK (0x003E0000U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER2_PRU0_FD_ZERO_MAX_LIMIT_2_SHIFT (0x00000011U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER2_PRU0_FD_ZERO_MAX_LIMIT_2_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER2_PRU0_FD_ZERO_MIN_2_MASK    (0x00010000U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER2_PRU0_FD_ZERO_MIN_2_SHIFT   (0x00000010U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER2_PRU0_FD_ZERO_MIN_2_MAX     (0x00000001U)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER2_PRU0_FD_ZERO_MIN_LIMIT_2_MASK (0x0000F800U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER2_PRU0_FD_ZERO_MIN_LIMIT_2_SHIFT (0x0000000BU)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER2_PRU0_FD_ZERO_MIN_LIMIT_2_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER2_PRU0_SD_CLK_SEL2_MASK      (0x00000003U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER2_PRU0_SD_CLK_SEL2_SHIFT     (0x00000000U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER2_PRU0_SD_CLK_SEL2_MAX       (0x00000003U)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER2_PRU0_SD_CLK_INV2_MASK      (0x00000004U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER2_PRU0_SD_CLK_INV2_SHIFT     (0x00000002U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER2_PRU0_SD_CLK_INV2_MAX       (0x00000001U)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER2_PRU0_SD_ACC_SEL2_MASK      (0x00000030U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER2_PRU0_SD_ACC_SEL2_SHIFT     (0x00000004U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER2_PRU0_SD_ACC_SEL2_MAX       (0x00000003U)

/* SDPRU0SAMPLESIZEREGISTER2 */

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER2_PRU0_FD_EN_2_MASK      (0x00800000U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER2_PRU0_FD_EN_2_SHIFT     (0x00000017U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER2_PRU0_FD_EN_2_MAX       (0x00000001U)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER2_PRU0_FD_ONE_MAX_2_MASK (0x00400000U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER2_PRU0_FD_ONE_MAX_2_SHIFT (0x00000016U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER2_PRU0_FD_ONE_MAX_2_MAX  (0x00000001U)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER2_PRU0_FD_ONE_MAX_LIMIT_2_MASK (0x003E0000U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER2_PRU0_FD_ONE_MAX_LIMIT_2_SHIFT (0x00000011U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER2_PRU0_FD_ONE_MAX_LIMIT_2_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER2_PRU0_FD_ONE_MIN_2_MASK (0x00010000U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER2_PRU0_FD_ONE_MIN_2_SHIFT (0x00000010U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER2_PRU0_FD_ONE_MIN_2_MAX  (0x00000001U)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER2_PRU0_FD_ONE_MIN_LIMIT_2_MASK (0x0000F800U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER2_PRU0_FD_ONE_MIN_LIMIT_2_SHIFT (0x0000000BU)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER2_PRU0_FD_ONE_MIN_LIMIT_2_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER2_PRU0_FD_WINDOW_SIZE_2_MASK (0x00000700U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER2_PRU0_FD_WINDOW_SIZE_2_SHIFT (0x00000008U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER2_PRU0_FD_WINDOW_SIZE_2_MAX (0x00000007U)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER2_PRU0_SD_SAMPLE_SIZE2_MASK (0x000000FFU)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER2_PRU0_SD_SAMPLE_SIZE2_SHIFT (0x00000000U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER2_PRU0_SD_SAMPLE_SIZE2_MAX (0x000000FFU)

/* SDPRU0CLKSELREGISTER3 */

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER3_PRU0_FD_ZERO_MAX_3_MASK    (0x00400000U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER3_PRU0_FD_ZERO_MAX_3_SHIFT   (0x00000016U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER3_PRU0_FD_ZERO_MAX_3_MAX     (0x00000001U)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER3_PRU0_FD_ZERO_MAX_LIMIT_3_MASK (0x003E0000U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER3_PRU0_FD_ZERO_MAX_LIMIT_3_SHIFT (0x00000011U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER3_PRU0_FD_ZERO_MAX_LIMIT_3_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER3_PRU0_FD_ZERO_MIN_3_MASK    (0x00010000U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER3_PRU0_FD_ZERO_MIN_3_SHIFT   (0x00000010U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER3_PRU0_FD_ZERO_MIN_3_MAX     (0x00000001U)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER3_PRU0_FD_ZERO_MIN_LIMIT_3_MASK (0x0000F800U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER3_PRU0_FD_ZERO_MIN_LIMIT_3_SHIFT (0x0000000BU)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER3_PRU0_FD_ZERO_MIN_LIMIT_3_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER3_PRU0_SD_CLK_SEL3_MASK      (0x00000003U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER3_PRU0_SD_CLK_SEL3_SHIFT     (0x00000000U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER3_PRU0_SD_CLK_SEL3_MAX       (0x00000003U)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER3_PRU0_SD_CLK_INV3_MASK      (0x00000004U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER3_PRU0_SD_CLK_INV3_SHIFT     (0x00000002U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER3_PRU0_SD_CLK_INV3_MAX       (0x00000001U)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER3_PRU0_SD_ACC_SEL3_MASK      (0x00000030U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER3_PRU0_SD_ACC_SEL3_SHIFT     (0x00000004U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER3_PRU0_SD_ACC_SEL3_MAX       (0x00000003U)

/* SDPRU0SAMPLESIZEREGISTER3 */

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER3_PRU0_FD_EN_3_MASK      (0x00800000U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER3_PRU0_FD_EN_3_SHIFT     (0x00000017U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER3_PRU0_FD_EN_3_MAX       (0x00000001U)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER3_PRU0_FD_ONE_MAX_3_MASK (0x00400000U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER3_PRU0_FD_ONE_MAX_3_SHIFT (0x00000016U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER3_PRU0_FD_ONE_MAX_3_MAX  (0x00000001U)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER3_PRU0_FD_ONE_MAX_LIMIT_3_MASK (0x003E0000U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER3_PRU0_FD_ONE_MAX_LIMIT_3_SHIFT (0x00000011U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER3_PRU0_FD_ONE_MAX_LIMIT_3_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER3_PRU0_FD_ONE_MIN_3_MASK (0x00010000U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER3_PRU0_FD_ONE_MIN_3_SHIFT (0x00000010U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER3_PRU0_FD_ONE_MIN_3_MAX  (0x00000001U)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER3_PRU0_FD_ONE_MIN_LIMIT_3_MASK (0x0000F800U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER3_PRU0_FD_ONE_MIN_LIMIT_3_SHIFT (0x0000000BU)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER3_PRU0_FD_ONE_MIN_LIMIT_3_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER3_PRU0_FD_WINDOW_SIZE_3_MASK (0x00000700U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER3_PRU0_FD_WINDOW_SIZE_3_SHIFT (0x00000008U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER3_PRU0_FD_WINDOW_SIZE_3_MAX (0x00000007U)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER3_PRU0_SD_SAMPLE_SIZE3_MASK (0x000000FFU)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER3_PRU0_SD_SAMPLE_SIZE3_SHIFT (0x00000000U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER3_PRU0_SD_SAMPLE_SIZE3_MAX (0x000000FFU)

/* SDPRU0CLKSELREGISTER4 */

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER4_PRU0_FD_ZERO_MAX_4_MASK    (0x00400000U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER4_PRU0_FD_ZERO_MAX_4_SHIFT   (0x00000016U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER4_PRU0_FD_ZERO_MAX_4_MAX     (0x00000001U)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER4_PRU0_FD_ZERO_MAX_LIMIT_4_MASK (0x003E0000U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER4_PRU0_FD_ZERO_MAX_LIMIT_4_SHIFT (0x00000011U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER4_PRU0_FD_ZERO_MAX_LIMIT_4_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER4_PRU0_FD_ZERO_MIN_4_MASK    (0x00010000U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER4_PRU0_FD_ZERO_MIN_4_SHIFT   (0x00000010U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER4_PRU0_FD_ZERO_MIN_4_MAX     (0x00000001U)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER4_PRU0_FD_ZERO_MIN_LIMIT_4_MASK (0x0000F800U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER4_PRU0_FD_ZERO_MIN_LIMIT_4_SHIFT (0x0000000BU)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER4_PRU0_FD_ZERO_MIN_LIMIT_4_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER4_PRU0_SD_CLK_SEL4_MASK      (0x00000003U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER4_PRU0_SD_CLK_SEL4_SHIFT     (0x00000000U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER4_PRU0_SD_CLK_SEL4_MAX       (0x00000003U)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER4_PRU0_SD_CLK_INV4_MASK      (0x00000004U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER4_PRU0_SD_CLK_INV4_SHIFT     (0x00000002U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER4_PRU0_SD_CLK_INV4_MAX       (0x00000001U)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER4_PRU0_SD_ACC_SEL4_MASK      (0x00000030U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER4_PRU0_SD_ACC_SEL4_SHIFT     (0x00000004U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER4_PRU0_SD_ACC_SEL4_MAX       (0x00000003U)

/* SDPRU0SAMPLESIZEREGISTER4 */

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER4_PRU0_FD_EN_4_MASK      (0x00800000U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER4_PRU0_FD_EN_4_SHIFT     (0x00000017U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER4_PRU0_FD_EN_4_MAX       (0x00000001U)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER4_PRU0_FD_ONE_MAX_4_MASK (0x00400000U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER4_PRU0_FD_ONE_MAX_4_SHIFT (0x00000016U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER4_PRU0_FD_ONE_MAX_4_MAX  (0x00000001U)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER4_PRU0_FD_ONE_MAX_LIMIT_4_MASK (0x003E0000U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER4_PRU0_FD_ONE_MAX_LIMIT_4_SHIFT (0x00000011U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER4_PRU0_FD_ONE_MAX_LIMIT_4_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER4_PRU0_FD_ONE_MIN_4_MASK (0x00010000U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER4_PRU0_FD_ONE_MIN_4_SHIFT (0x00000010U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER4_PRU0_FD_ONE_MIN_4_MAX  (0x00000001U)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER4_PRU0_FD_ONE_MIN_LIMIT_4_MASK (0x0000F800U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER4_PRU0_FD_ONE_MIN_LIMIT_4_SHIFT (0x0000000BU)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER4_PRU0_FD_ONE_MIN_LIMIT_4_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER4_PRU0_FD_WINDOW_SIZE_4_MASK (0x00000700U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER4_PRU0_FD_WINDOW_SIZE_4_SHIFT (0x00000008U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER4_PRU0_FD_WINDOW_SIZE_4_MAX (0x00000007U)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER4_PRU0_SD_SAMPLE_SIZE4_MASK (0x000000FFU)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER4_PRU0_SD_SAMPLE_SIZE4_SHIFT (0x00000000U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER4_PRU0_SD_SAMPLE_SIZE4_MAX (0x000000FFU)

/* SDPRU0CLKSELREGISTER5 */

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER5_PRU0_FD_ZERO_MAX_5_MASK    (0x00400000U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER5_PRU0_FD_ZERO_MAX_5_SHIFT   (0x00000016U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER5_PRU0_FD_ZERO_MAX_5_MAX     (0x00000001U)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER5_PRU0_FD_ZERO_MAX_LIMIT_5_MASK (0x003E0000U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER5_PRU0_FD_ZERO_MAX_LIMIT_5_SHIFT (0x00000011U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER5_PRU0_FD_ZERO_MAX_LIMIT_5_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER5_PRU0_FD_ZERO_MIN_5_MASK    (0x00010000U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER5_PRU0_FD_ZERO_MIN_5_SHIFT   (0x00000010U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER5_PRU0_FD_ZERO_MIN_5_MAX     (0x00000001U)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER5_PRU0_FD_ZERO_MIN_LIMIT_5_MASK (0x0000F800U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER5_PRU0_FD_ZERO_MIN_LIMIT_5_SHIFT (0x0000000BU)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER5_PRU0_FD_ZERO_MIN_LIMIT_5_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER5_PRU0_SD_CLK_SEL5_MASK      (0x00000003U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER5_PRU0_SD_CLK_SEL5_SHIFT     (0x00000000U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER5_PRU0_SD_CLK_SEL5_MAX       (0x00000003U)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER5_PRU0_SD_CLK_INV5_MASK      (0x00000004U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER5_PRU0_SD_CLK_INV5_SHIFT     (0x00000002U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER5_PRU0_SD_CLK_INV5_MAX       (0x00000001U)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER5_PRU0_SD_ACC_SEL5_MASK      (0x00000030U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER5_PRU0_SD_ACC_SEL5_SHIFT     (0x00000004U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER5_PRU0_SD_ACC_SEL5_MAX       (0x00000003U)

/* SDPRU0SAMPLESIZEREGISTER5 */

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER5_PRU0_FD_EN_5_MASK      (0x00800000U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER5_PRU0_FD_EN_5_SHIFT     (0x00000017U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER5_PRU0_FD_EN_5_MAX       (0x00000001U)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER5_PRU0_FD_ONE_MAX_5_MASK (0x00400000U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER5_PRU0_FD_ONE_MAX_5_SHIFT (0x00000016U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER5_PRU0_FD_ONE_MAX_5_MAX  (0x00000001U)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER5_PRU0_FD_ONE_MAX_LIMIT_5_MASK (0x003E0000U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER5_PRU0_FD_ONE_MAX_LIMIT_5_SHIFT (0x00000011U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER5_PRU0_FD_ONE_MAX_LIMIT_5_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER5_PRU0_FD_ONE_MIN_5_MASK (0x00010000U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER5_PRU0_FD_ONE_MIN_5_SHIFT (0x00000010U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER5_PRU0_FD_ONE_MIN_5_MAX  (0x00000001U)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER5_PRU0_FD_ONE_MIN_LIMIT_5_MASK (0x0000F800U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER5_PRU0_FD_ONE_MIN_LIMIT_5_SHIFT (0x0000000BU)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER5_PRU0_FD_ONE_MIN_LIMIT_5_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER5_PRU0_FD_WINDOW_SIZE_5_MASK (0x00000700U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER5_PRU0_FD_WINDOW_SIZE_5_SHIFT (0x00000008U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER5_PRU0_FD_WINDOW_SIZE_5_MAX (0x00000007U)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER5_PRU0_SD_SAMPLE_SIZE5_MASK (0x000000FFU)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER5_PRU0_SD_SAMPLE_SIZE5_SHIFT (0x00000000U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER5_PRU0_SD_SAMPLE_SIZE5_MAX (0x000000FFU)

/* SDPRU0CLKSELREGISTER6 */

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER6_PRU0_FD_ZERO_MAX_6_MASK    (0x00400000U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER6_PRU0_FD_ZERO_MAX_6_SHIFT   (0x00000016U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER6_PRU0_FD_ZERO_MAX_6_MAX     (0x00000001U)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER6_PRU0_FD_ZERO_MAX_LIMIT_6_MASK (0x003E0000U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER6_PRU0_FD_ZERO_MAX_LIMIT_6_SHIFT (0x00000011U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER6_PRU0_FD_ZERO_MAX_LIMIT_6_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER6_PRU0_FD_ZERO_MIN_6_MASK    (0x00010000U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER6_PRU0_FD_ZERO_MIN_6_SHIFT   (0x00000010U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER6_PRU0_FD_ZERO_MIN_6_MAX     (0x00000001U)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER6_PRU0_FD_ZERO_MIN_LIMIT_6_MASK (0x0000F800U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER6_PRU0_FD_ZERO_MIN_LIMIT_6_SHIFT (0x0000000BU)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER6_PRU0_FD_ZERO_MIN_LIMIT_6_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER6_PRU0_SD_CLK_SEL6_MASK      (0x00000003U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER6_PRU0_SD_CLK_SEL6_SHIFT     (0x00000000U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER6_PRU0_SD_CLK_SEL6_MAX       (0x00000003U)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER6_PRU0_SD_CLK_INV6_MASK      (0x00000004U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER6_PRU0_SD_CLK_INV6_SHIFT     (0x00000002U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER6_PRU0_SD_CLK_INV6_MAX       (0x00000001U)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER6_PRU0_SD_ACC_SEL6_MASK      (0x00000030U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER6_PRU0_SD_ACC_SEL6_SHIFT     (0x00000004U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER6_PRU0_SD_ACC_SEL6_MAX       (0x00000003U)

/* SDPRU0SAMPLESIZEREGISTER6 */

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER6_PRU0_FD_EN_6_MASK      (0x00800000U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER6_PRU0_FD_EN_6_SHIFT     (0x00000017U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER6_PRU0_FD_EN_6_MAX       (0x00000001U)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER6_PRU0_FD_ONE_MAX_6_MASK (0x00400000U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER6_PRU0_FD_ONE_MAX_6_SHIFT (0x00000016U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER6_PRU0_FD_ONE_MAX_6_MAX  (0x00000001U)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER6_PRU0_FD_ONE_MAX_LIMIT_6_MASK (0x003E0000U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER6_PRU0_FD_ONE_MAX_LIMIT_6_SHIFT (0x00000011U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER6_PRU0_FD_ONE_MAX_LIMIT_6_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER6_PRU0_FD_ONE_MIN_6_MASK (0x00010000U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER6_PRU0_FD_ONE_MIN_6_SHIFT (0x00000010U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER6_PRU0_FD_ONE_MIN_6_MAX  (0x00000001U)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER6_PRU0_FD_ONE_MIN_LIMIT_6_MASK (0x0000F800U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER6_PRU0_FD_ONE_MIN_LIMIT_6_SHIFT (0x0000000BU)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER6_PRU0_FD_ONE_MIN_LIMIT_6_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER6_PRU0_FD_WINDOW_SIZE_6_MASK (0x00000700U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER6_PRU0_FD_WINDOW_SIZE_6_SHIFT (0x00000008U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER6_PRU0_FD_WINDOW_SIZE_6_MAX (0x00000007U)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER6_PRU0_SD_SAMPLE_SIZE6_MASK (0x000000FFU)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER6_PRU0_SD_SAMPLE_SIZE6_SHIFT (0x00000000U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER6_PRU0_SD_SAMPLE_SIZE6_MAX (0x000000FFU)

/* SDPRU0CLKSELREGISTER7 */

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER7_PRU0_FD_ZERO_MAX_7_MASK    (0x00400000U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER7_PRU0_FD_ZERO_MAX_7_SHIFT   (0x00000016U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER7_PRU0_FD_ZERO_MAX_7_MAX     (0x00000001U)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER7_PRU0_FD_ZERO_MAX_LIMIT_7_MASK (0x003E0000U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER7_PRU0_FD_ZERO_MAX_LIMIT_7_SHIFT (0x00000011U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER7_PRU0_FD_ZERO_MAX_LIMIT_7_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER7_PRU0_FD_ZERO_MIN_7_MASK    (0x00010000U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER7_PRU0_FD_ZERO_MIN_7_SHIFT   (0x00000010U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER7_PRU0_FD_ZERO_MIN_7_MAX     (0x00000001U)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER7_PRU0_FD_ZERO_MIN_LIMIT_7_MASK (0x0000F800U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER7_PRU0_FD_ZERO_MIN_LIMIT_7_SHIFT (0x0000000BU)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER7_PRU0_FD_ZERO_MIN_LIMIT_7_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER7_PRU0_SD_CLK_SEL7_MASK      (0x00000003U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER7_PRU0_SD_CLK_SEL7_SHIFT     (0x00000000U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER7_PRU0_SD_CLK_SEL7_MAX       (0x00000003U)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER7_PRU0_SD_CLK_INV7_MASK      (0x00000004U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER7_PRU0_SD_CLK_INV7_SHIFT     (0x00000002U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER7_PRU0_SD_CLK_INV7_MAX       (0x00000001U)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER7_PRU0_SD_ACC_SEL7_MASK      (0x00000030U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER7_PRU0_SD_ACC_SEL7_SHIFT     (0x00000004U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER7_PRU0_SD_ACC_SEL7_MAX       (0x00000003U)

/* SDPRU0SAMPLESIZEREGISTER7 */

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER7_PRU0_FD_EN_7_MASK      (0x00800000U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER7_PRU0_FD_EN_7_SHIFT     (0x00000017U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER7_PRU0_FD_EN_7_MAX       (0x00000001U)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER7_PRU0_FD_ONE_MAX_7_MASK (0x00400000U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER7_PRU0_FD_ONE_MAX_7_SHIFT (0x00000016U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER7_PRU0_FD_ONE_MAX_7_MAX  (0x00000001U)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER7_PRU0_FD_ONE_MAX_LIMIT_7_MASK (0x003E0000U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER7_PRU0_FD_ONE_MAX_LIMIT_7_SHIFT (0x00000011U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER7_PRU0_FD_ONE_MAX_LIMIT_7_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER7_PRU0_FD_ONE_MIN_7_MASK (0x00010000U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER7_PRU0_FD_ONE_MIN_7_SHIFT (0x00000010U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER7_PRU0_FD_ONE_MIN_7_MAX  (0x00000001U)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER7_PRU0_FD_ONE_MIN_LIMIT_7_MASK (0x0000F800U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER7_PRU0_FD_ONE_MIN_LIMIT_7_SHIFT (0x0000000BU)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER7_PRU0_FD_ONE_MIN_LIMIT_7_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER7_PRU0_FD_WINDOW_SIZE_7_MASK (0x00000700U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER7_PRU0_FD_WINDOW_SIZE_7_SHIFT (0x00000008U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER7_PRU0_FD_WINDOW_SIZE_7_MAX (0x00000007U)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER7_PRU0_SD_SAMPLE_SIZE7_MASK (0x000000FFU)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER7_PRU0_SD_SAMPLE_SIZE7_SHIFT (0x00000000U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER7_PRU0_SD_SAMPLE_SIZE7_MAX (0x000000FFU)

/* SDPRU0CLKSELREGISTER8 */

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER8_PRU0_FD_ZERO_MAX_8_MASK    (0x00400000U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER8_PRU0_FD_ZERO_MAX_8_SHIFT   (0x00000016U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER8_PRU0_FD_ZERO_MAX_8_MAX     (0x00000001U)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER8_PRU0_FD_ZERO_MAX_LIMIT_8_MASK (0x003E0000U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER8_PRU0_FD_ZERO_MAX_LIMIT_8_SHIFT (0x00000011U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER8_PRU0_FD_ZERO_MAX_LIMIT_8_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER8_PRU0_FD_ZERO_MIN_8_MASK    (0x00010000U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER8_PRU0_FD_ZERO_MIN_8_SHIFT   (0x00000010U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER8_PRU0_FD_ZERO_MIN_8_MAX     (0x00000001U)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER8_PRU0_FD_ZERO_MIN_LIMIT_8_MASK (0x0000F800U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER8_PRU0_FD_ZERO_MIN_LIMIT_8_SHIFT (0x0000000BU)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER8_PRU0_FD_ZERO_MIN_LIMIT_8_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER8_PRU0_SD_CLK_SEL8_MASK      (0x00000003U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER8_PRU0_SD_CLK_SEL8_SHIFT     (0x00000000U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER8_PRU0_SD_CLK_SEL8_MAX       (0x00000003U)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER8_PRU0_SD_CLK_INV8_MASK      (0x00000004U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER8_PRU0_SD_CLK_INV8_SHIFT     (0x00000002U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER8_PRU0_SD_CLK_INV8_MAX       (0x00000001U)

#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER8_PRU0_SD_ACC_SEL8_MASK      (0x00000030U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER8_PRU0_SD_ACC_SEL8_SHIFT     (0x00000004U)
#define CSL_ICSSCFG_SDPRU0CLKSELREGISTER8_PRU0_SD_ACC_SEL8_MAX       (0x00000003U)

/* SDPRU0SAMPLESIZEREGISTER8 */

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER8_PRU0_FD_EN_8_MASK      (0x00800000U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER8_PRU0_FD_EN_8_SHIFT     (0x00000017U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER8_PRU0_FD_EN_8_MAX       (0x00000001U)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER8_PRU0_FD_ONE_MAX_8_MASK (0x00400000U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER8_PRU0_FD_ONE_MAX_8_SHIFT (0x00000016U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER8_PRU0_FD_ONE_MAX_8_MAX  (0x00000001U)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER8_PRU0_FD_ONE_MAX_LIMIT_8_MASK (0x003E0000U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER8_PRU0_FD_ONE_MAX_LIMIT_8_SHIFT (0x00000011U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER8_PRU0_FD_ONE_MAX_LIMIT_8_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER8_PRU0_FD_ONE_MIN_8_MASK (0x00010000U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER8_PRU0_FD_ONE_MIN_8_SHIFT (0x00000010U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER8_PRU0_FD_ONE_MIN_8_MAX  (0x00000001U)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER8_PRU0_FD_ONE_MIN_LIMIT_8_MASK (0x0000F800U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER8_PRU0_FD_ONE_MIN_LIMIT_8_SHIFT (0x0000000BU)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER8_PRU0_FD_ONE_MIN_LIMIT_8_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER8_PRU0_FD_WINDOW_SIZE_8_MASK (0x00000700U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER8_PRU0_FD_WINDOW_SIZE_8_SHIFT (0x00000008U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER8_PRU0_FD_WINDOW_SIZE_8_MAX (0x00000007U)

#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER8_PRU0_SD_SAMPLE_SIZE8_MASK (0x000000FFU)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER8_PRU0_SD_SAMPLE_SIZE8_SHIFT (0x00000000U)
#define CSL_ICSSCFG_SDPRU0SAMPLESIZEREGISTER8_PRU0_SD_SAMPLE_SIZE8_MAX (0x000000FFU)

/* SDPRU1CLKDIV */

#define CSL_ICSSCFG_SDPRU1CLKDIV_PRU1_SD_SHARE_EN_MASK       (0x00000100U)
#define CSL_ICSSCFG_SDPRU1CLKDIV_PRU1_SD_SHARE_EN_SHIFT      (0x00000008U)
#define CSL_ICSSCFG_SDPRU1CLKDIV_PRU1_SD_SHARE_EN_MAX        (0x00000001U)

#define CSL_ICSSCFG_SDPRU1CLKDIV_PRU1_SD_MAN_EN_MASK         (0x00000200U)
#define CSL_ICSSCFG_SDPRU1CLKDIV_PRU1_SD_MAN_EN_SHIFT        (0x00000009U)
#define CSL_ICSSCFG_SDPRU1CLKDIV_PRU1_SD_MAN_EN_MAX          (0x00000001U)

#define CSL_ICSSCFG_SDPRU1CLKDIV_PRU1_SD_MAN_NV_DATA_EN_MASK (0x00000400U)
#define CSL_ICSSCFG_SDPRU1CLKDIV_PRU1_SD_MAN_NV_DATA_EN_SHIFT (0x0000000AU)
#define CSL_ICSSCFG_SDPRU1CLKDIV_PRU1_SD_MAN_NV_DATA_EN_MAX  (0x00000001U)

#define CSL_ICSSCFG_SDPRU1CLKDIV_PRU1_SD_CH_SEL_MASK         (0x00007800U)
#define CSL_ICSSCFG_SDPRU1CLKDIV_PRU1_SD_CH_SEL_SHIFT        (0x0000000BU)
#define CSL_ICSSCFG_SDPRU1CLKDIV_PRU1_SD_CH_SEL_MAX          (0x0000000FU)

#define CSL_ICSSCFG_SDPRU1CLKDIV_PRU1_SD_MAN_STATUS_MASK     (0x00008000U)
#define CSL_ICSSCFG_SDPRU1CLKDIV_PRU1_SD_MAN_STATUS_SHIFT    (0x0000000FU)
#define CSL_ICSSCFG_SDPRU1CLKDIV_PRU1_SD_MAN_STATUS_MAX      (0x00000001U)

#define CSL_ICSSCFG_SDPRU1CLKDIV_PRU1_SD_MAN_CLK_CAL_DONE_MASK (0x00010000U)
#define CSL_ICSSCFG_SDPRU1CLKDIV_PRU1_SD_MAN_CLK_CAL_DONE_SHIFT (0x00000010U)
#define CSL_ICSSCFG_SDPRU1CLKDIV_PRU1_SD_MAN_CLK_CAL_DONE_MAX (0x00000001U)

#define CSL_ICSSCFG_SDPRU1CLKDIV_PRU1_SD_MAN_REC_CLK_PERIOD_MASK (0xFF000000U)
#define CSL_ICSSCFG_SDPRU1CLKDIV_PRU1_SD_MAN_REC_CLK_PERIOD_SHIFT (0x00000018U)
#define CSL_ICSSCFG_SDPRU1CLKDIV_PRU1_SD_MAN_REC_CLK_PERIOD_MAX (0x000000FFU)

/* SDPRU1CLKSELREGISTER0 */

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER0_PRU1_FD_ZERO_MAX_0_MASK    (0x00400000U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER0_PRU1_FD_ZERO_MAX_0_SHIFT   (0x00000016U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER0_PRU1_FD_ZERO_MAX_0_MAX     (0x00000001U)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER0_PRU1_FD_ZERO_MAX_LIMIT_0_MASK (0x003E0000U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER0_PRU1_FD_ZERO_MAX_LIMIT_0_SHIFT (0x00000011U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER0_PRU1_FD_ZERO_MAX_LIMIT_0_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER0_PRU1_FD_ZERO_MIN_0_MASK    (0x00010000U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER0_PRU1_FD_ZERO_MIN_0_SHIFT   (0x00000010U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER0_PRU1_FD_ZERO_MIN_0_MAX     (0x00000001U)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER0_PRU1_FD_ZERO_MIN_LIMIT_0_MASK (0x0000F800U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER0_PRU1_FD_ZERO_MIN_LIMIT_0_SHIFT (0x0000000BU)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER0_PRU1_FD_ZERO_MIN_LIMIT_0_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER0_PRU1_SD_CLK_SEL0_MASK      (0x00000003U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER0_PRU1_SD_CLK_SEL0_SHIFT     (0x00000000U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER0_PRU1_SD_CLK_SEL0_MAX       (0x00000003U)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER0_PRU1_SD_CLK_INV0_MASK      (0x00000004U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER0_PRU1_SD_CLK_INV0_SHIFT     (0x00000002U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER0_PRU1_SD_CLK_INV0_MAX       (0x00000001U)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER0_PRU1_SD_ACC_SEL0_MASK      (0x00000030U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER0_PRU1_SD_ACC_SEL0_SHIFT     (0x00000004U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER0_PRU1_SD_ACC_SEL0_MAX       (0x00000003U)

/* SDPRU1SAMPLESIZEREGISTER0 */

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER0_PRU1_FD_EN_0_MASK      (0x00800000U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER0_PRU1_FD_EN_0_SHIFT     (0x00000017U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER0_PRU1_FD_EN_0_MAX       (0x00000001U)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER0_PRU1_FD_ONE_MAX_0_MASK (0x00400000U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER0_PRU1_FD_ONE_MAX_0_SHIFT (0x00000016U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER0_PRU1_FD_ONE_MAX_0_MAX  (0x00000001U)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER0_PRU1_FD_ONE_MAX_LIMIT_0_MASK (0x003E0000U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER0_PRU1_FD_ONE_MAX_LIMIT_0_SHIFT (0x00000011U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER0_PRU1_FD_ONE_MAX_LIMIT_0_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER0_PRU1_FD_ONE_MIN_0_MASK (0x00010000U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER0_PRU1_FD_ONE_MIN_0_SHIFT (0x00000010U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER0_PRU1_FD_ONE_MIN_0_MAX  (0x00000001U)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER0_PRU1_FD_ONE_MIN_LIMIT_0_MASK (0x0000F800U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER0_PRU1_FD_ONE_MIN_LIMIT_0_SHIFT (0x0000000BU)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER0_PRU1_FD_ONE_MIN_LIMIT_0_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER0_PRU1_FD_WINDOW_SIZE_0_MASK (0x00000700U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER0_PRU1_FD_WINDOW_SIZE_0_SHIFT (0x00000008U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER0_PRU1_FD_WINDOW_SIZE_0_MAX (0x00000007U)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER0_PRU1_SD_SAMPLE_SIZE0_MASK (0x000000FFU)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER0_PRU1_SD_SAMPLE_SIZE0_SHIFT (0x00000000U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER0_PRU1_SD_SAMPLE_SIZE0_MAX (0x000000FFU)

/* SDPRU1CLKSELREGISTER1 */

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER1_PRU1_FD_ZERO_MAX_1_MASK    (0x00400000U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER1_PRU1_FD_ZERO_MAX_1_SHIFT   (0x00000016U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER1_PRU1_FD_ZERO_MAX_1_MAX     (0x00000001U)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER1_PRU1_FD_ZERO_MAX_LIMIT_1_MASK (0x003E0000U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER1_PRU1_FD_ZERO_MAX_LIMIT_1_SHIFT (0x00000011U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER1_PRU1_FD_ZERO_MAX_LIMIT_1_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER1_PRU1_FD_ZERO_MIN_1_MASK    (0x00010000U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER1_PRU1_FD_ZERO_MIN_1_SHIFT   (0x00000010U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER1_PRU1_FD_ZERO_MIN_1_MAX     (0x00000001U)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER1_PRU1_FD_ZERO_MIN_LIMIT_1_MASK (0x0000F800U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER1_PRU1_FD_ZERO_MIN_LIMIT_1_SHIFT (0x0000000BU)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER1_PRU1_FD_ZERO_MIN_LIMIT_1_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER1_PRU1_SD_CLK_SEL1_MASK      (0x00000003U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER1_PRU1_SD_CLK_SEL1_SHIFT     (0x00000000U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER1_PRU1_SD_CLK_SEL1_MAX       (0x00000003U)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER1_PRU1_SD_CLK_INV1_MASK      (0x00000004U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER1_PRU1_SD_CLK_INV1_SHIFT     (0x00000002U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER1_PRU1_SD_CLK_INV1_MAX       (0x00000001U)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER1_PRU1_SD_ACC_SEL1_MASK      (0x00000030U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER1_PRU1_SD_ACC_SEL1_SHIFT     (0x00000004U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER1_PRU1_SD_ACC_SEL1_MAX       (0x00000003U)

/* SDPRU1SAMPLESIZEREGISTER1 */

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER1_PRU1_FD_EN_1_MASK      (0x00800000U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER1_PRU1_FD_EN_1_SHIFT     (0x00000017U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER1_PRU1_FD_EN_1_MAX       (0x00000001U)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER1_PRU1_FD_ONE_MAX_1_MASK (0x00400000U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER1_PRU1_FD_ONE_MAX_1_SHIFT (0x00000016U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER1_PRU1_FD_ONE_MAX_1_MAX  (0x00000001U)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER1_PRU1_FD_ONE_MAX_LIMIT_1_MASK (0x003E0000U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER1_PRU1_FD_ONE_MAX_LIMIT_1_SHIFT (0x00000011U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER1_PRU1_FD_ONE_MAX_LIMIT_1_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER1_PRU1_FD_ONE_MIN_1_MASK (0x00010000U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER1_PRU1_FD_ONE_MIN_1_SHIFT (0x00000010U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER1_PRU1_FD_ONE_MIN_1_MAX  (0x00000001U)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER1_PRU1_FD_ONE_MIN_LIMIT_1_MASK (0x0000F800U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER1_PRU1_FD_ONE_MIN_LIMIT_1_SHIFT (0x0000000BU)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER1_PRU1_FD_ONE_MIN_LIMIT_1_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER1_PRU1_FD_WINDOW_SIZE_1_MASK (0x00000700U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER1_PRU1_FD_WINDOW_SIZE_1_SHIFT (0x00000008U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER1_PRU1_FD_WINDOW_SIZE_1_MAX (0x00000007U)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER1_PRU1_SD_SAMPLE_SIZE1_MASK (0x000000FFU)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER1_PRU1_SD_SAMPLE_SIZE1_SHIFT (0x00000000U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER1_PRU1_SD_SAMPLE_SIZE1_MAX (0x000000FFU)

/* SDPRU1CLKSELREGISTER2 */

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER2_PRU1_FD_ZERO_MAX_2_MASK    (0x00400000U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER2_PRU1_FD_ZERO_MAX_2_SHIFT   (0x00000016U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER2_PRU1_FD_ZERO_MAX_2_MAX     (0x00000001U)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER2_PRU1_FD_ZERO_MAX_LIMIT_2_MASK (0x003E0000U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER2_PRU1_FD_ZERO_MAX_LIMIT_2_SHIFT (0x00000011U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER2_PRU1_FD_ZERO_MAX_LIMIT_2_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER2_PRU1_FD_ZERO_MIN_2_MASK    (0x00010000U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER2_PRU1_FD_ZERO_MIN_2_SHIFT   (0x00000010U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER2_PRU1_FD_ZERO_MIN_2_MAX     (0x00000001U)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER2_PRU1_FD_ZERO_MIN_LIMIT_2_MASK (0x0000F800U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER2_PRU1_FD_ZERO_MIN_LIMIT_2_SHIFT (0x0000000BU)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER2_PRU1_FD_ZERO_MIN_LIMIT_2_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER2_PRU1_SD_CLK_SEL2_MASK      (0x00000003U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER2_PRU1_SD_CLK_SEL2_SHIFT     (0x00000000U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER2_PRU1_SD_CLK_SEL2_MAX       (0x00000003U)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER2_PRU1_SD_CLK_INV2_MASK      (0x00000004U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER2_PRU1_SD_CLK_INV2_SHIFT     (0x00000002U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER2_PRU1_SD_CLK_INV2_MAX       (0x00000001U)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER2_PRU1_SD_ACC_SEL2_MASK      (0x00000030U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER2_PRU1_SD_ACC_SEL2_SHIFT     (0x00000004U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER2_PRU1_SD_ACC_SEL2_MAX       (0x00000003U)

/* SDPRU1SAMPLESIZEREGISTER2 */

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER2_PRU1_FD_EN_2_MASK      (0x00800000U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER2_PRU1_FD_EN_2_SHIFT     (0x00000017U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER2_PRU1_FD_EN_2_MAX       (0x00000001U)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER2_PRU1_FD_ONE_MAX_2_MASK (0x00400000U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER2_PRU1_FD_ONE_MAX_2_SHIFT (0x00000016U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER2_PRU1_FD_ONE_MAX_2_MAX  (0x00000001U)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER2_PRU1_FD_ONE_MAX_LIMIT_2_MASK (0x003E0000U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER2_PRU1_FD_ONE_MAX_LIMIT_2_SHIFT (0x00000011U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER2_PRU1_FD_ONE_MAX_LIMIT_2_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER2_PRU1_FD_ONE_MIN_2_MASK (0x00010000U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER2_PRU1_FD_ONE_MIN_2_SHIFT (0x00000010U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER2_PRU1_FD_ONE_MIN_2_MAX  (0x00000001U)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER2_PRU1_FD_ONE_MIN_LIMIT_2_MASK (0x0000F800U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER2_PRU1_FD_ONE_MIN_LIMIT_2_SHIFT (0x0000000BU)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER2_PRU1_FD_ONE_MIN_LIMIT_2_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER2_PRU1_FD_WINDOW_SIZE_2_MASK (0x00000700U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER2_PRU1_FD_WINDOW_SIZE_2_SHIFT (0x00000008U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER2_PRU1_FD_WINDOW_SIZE_2_MAX (0x00000007U)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER2_PRU1_SD_SAMPLE_SIZE2_MASK (0x000000FFU)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER2_PRU1_SD_SAMPLE_SIZE2_SHIFT (0x00000000U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER2_PRU1_SD_SAMPLE_SIZE2_MAX (0x000000FFU)

/* SDPRU1CLKSELREGISTER3 */

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER3_PRU1_FD_ZERO_MAX_3_MASK    (0x00400000U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER3_PRU1_FD_ZERO_MAX_3_SHIFT   (0x00000016U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER3_PRU1_FD_ZERO_MAX_3_MAX     (0x00000001U)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER3_PRU1_FD_ZERO_MAX_LIMIT_3_MASK (0x003E0000U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER3_PRU1_FD_ZERO_MAX_LIMIT_3_SHIFT (0x00000011U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER3_PRU1_FD_ZERO_MAX_LIMIT_3_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER3_PRU1_FD_ZERO_MIN_3_MASK    (0x00010000U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER3_PRU1_FD_ZERO_MIN_3_SHIFT   (0x00000010U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER3_PRU1_FD_ZERO_MIN_3_MAX     (0x00000001U)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER3_PRU1_FD_ZERO_MIN_LIMIT_3_MASK (0x0000F800U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER3_PRU1_FD_ZERO_MIN_LIMIT_3_SHIFT (0x0000000BU)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER3_PRU1_FD_ZERO_MIN_LIMIT_3_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER3_PRU1_SD_CLK_SEL3_MASK      (0x00000003U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER3_PRU1_SD_CLK_SEL3_SHIFT     (0x00000000U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER3_PRU1_SD_CLK_SEL3_MAX       (0x00000003U)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER3_PRU1_SD_CLK_INV3_MASK      (0x00000004U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER3_PRU1_SD_CLK_INV3_SHIFT     (0x00000002U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER3_PRU1_SD_CLK_INV3_MAX       (0x00000001U)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER3_PRU1_SD_ACC_SEL3_MASK      (0x00000030U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER3_PRU1_SD_ACC_SEL3_SHIFT     (0x00000004U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER3_PRU1_SD_ACC_SEL3_MAX       (0x00000003U)

/* SDPRU1SAMPLESIZEREGISTER3 */

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER3_PRU1_FD_EN_3_MASK      (0x00800000U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER3_PRU1_FD_EN_3_SHIFT     (0x00000017U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER3_PRU1_FD_EN_3_MAX       (0x00000001U)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER3_PRU1_FD_ONE_MAX_3_MASK (0x00400000U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER3_PRU1_FD_ONE_MAX_3_SHIFT (0x00000016U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER3_PRU1_FD_ONE_MAX_3_MAX  (0x00000001U)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER3_PRU1_FD_ONE_MAX_LIMIT_3_MASK (0x003E0000U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER3_PRU1_FD_ONE_MAX_LIMIT_3_SHIFT (0x00000011U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER3_PRU1_FD_ONE_MAX_LIMIT_3_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER3_PRU1_FD_ONE_MIN_3_MASK (0x00010000U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER3_PRU1_FD_ONE_MIN_3_SHIFT (0x00000010U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER3_PRU1_FD_ONE_MIN_3_MAX  (0x00000001U)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER3_PRU1_FD_ONE_MIN_LIMIT_3_MASK (0x0000F800U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER3_PRU1_FD_ONE_MIN_LIMIT_3_SHIFT (0x0000000BU)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER3_PRU1_FD_ONE_MIN_LIMIT_3_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER3_PRU1_FD_WINDOW_SIZE_3_MASK (0x00000700U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER3_PRU1_FD_WINDOW_SIZE_3_SHIFT (0x00000008U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER3_PRU1_FD_WINDOW_SIZE_3_MAX (0x00000007U)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER3_PRU1_SD_SAMPLE_SIZE3_MASK (0x000000FFU)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER3_PRU1_SD_SAMPLE_SIZE3_SHIFT (0x00000000U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER3_PRU1_SD_SAMPLE_SIZE3_MAX (0x000000FFU)

/* SDPRU1CLKSELREGISTER4 */

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER4_PRU1_FD_ZERO_MAX_4_MASK    (0x00400000U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER4_PRU1_FD_ZERO_MAX_4_SHIFT   (0x00000016U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER4_PRU1_FD_ZERO_MAX_4_MAX     (0x00000001U)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER4_PRU1_FD_ZERO_MAX_LIMIT_4_MASK (0x003E0000U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER4_PRU1_FD_ZERO_MAX_LIMIT_4_SHIFT (0x00000011U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER4_PRU1_FD_ZERO_MAX_LIMIT_4_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER4_PRU1_FD_ZERO_MIN_4_MASK    (0x00010000U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER4_PRU1_FD_ZERO_MIN_4_SHIFT   (0x00000010U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER4_PRU1_FD_ZERO_MIN_4_MAX     (0x00000001U)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER4_PRU1_FD_ZERO_MIN_LIMIT_4_MASK (0x0000F800U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER4_PRU1_FD_ZERO_MIN_LIMIT_4_SHIFT (0x0000000BU)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER4_PRU1_FD_ZERO_MIN_LIMIT_4_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER4_PRU1_SD_CLK_SEL4_MASK      (0x00000003U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER4_PRU1_SD_CLK_SEL4_SHIFT     (0x00000000U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER4_PRU1_SD_CLK_SEL4_MAX       (0x00000003U)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER4_PRU1_SD_CLK_INV4_MASK      (0x00000004U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER4_PRU1_SD_CLK_INV4_SHIFT     (0x00000002U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER4_PRU1_SD_CLK_INV4_MAX       (0x00000001U)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER4_PRU1_SD_ACC_SEL4_MASK      (0x00000030U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER4_PRU1_SD_ACC_SEL4_SHIFT     (0x00000004U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER4_PRU1_SD_ACC_SEL4_MAX       (0x00000003U)

/* SDPRU1SAMPLESIZEREGISTER4 */

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER4_PRU1_FD_EN_4_MASK      (0x00800000U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER4_PRU1_FD_EN_4_SHIFT     (0x00000017U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER4_PRU1_FD_EN_4_MAX       (0x00000001U)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER4_PRU1_FD_ONE_MAX_4_MASK (0x00400000U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER4_PRU1_FD_ONE_MAX_4_SHIFT (0x00000016U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER4_PRU1_FD_ONE_MAX_4_MAX  (0x00000001U)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER4_PRU1_FD_ONE_MAX_LIMIT_4_MASK (0x003E0000U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER4_PRU1_FD_ONE_MAX_LIMIT_4_SHIFT (0x00000011U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER4_PRU1_FD_ONE_MAX_LIMIT_4_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER4_PRU1_FD_ONE_MIN_4_MASK (0x00010000U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER4_PRU1_FD_ONE_MIN_4_SHIFT (0x00000010U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER4_PRU1_FD_ONE_MIN_4_MAX  (0x00000001U)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER4_PRU1_FD_ONE_MIN_LIMIT_4_MASK (0x0000F800U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER4_PRU1_FD_ONE_MIN_LIMIT_4_SHIFT (0x0000000BU)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER4_PRU1_FD_ONE_MIN_LIMIT_4_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER4_PRU1_FD_WINDOW_SIZE_4_MASK (0x00000700U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER4_PRU1_FD_WINDOW_SIZE_4_SHIFT (0x00000008U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER4_PRU1_FD_WINDOW_SIZE_4_MAX (0x00000007U)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER4_PRU1_SD_SAMPLE_SIZE4_MASK (0x000000FFU)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER4_PRU1_SD_SAMPLE_SIZE4_SHIFT (0x00000000U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER4_PRU1_SD_SAMPLE_SIZE4_MAX (0x000000FFU)

/* SDPRU1CLKSELREGISTER5 */

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER5_PRU1_FD_ZERO_MAX_5_MASK    (0x00400000U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER5_PRU1_FD_ZERO_MAX_5_SHIFT   (0x00000016U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER5_PRU1_FD_ZERO_MAX_5_MAX     (0x00000001U)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER5_PRU1_FD_ZERO_MAX_LIMIT_5_MASK (0x003E0000U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER5_PRU1_FD_ZERO_MAX_LIMIT_5_SHIFT (0x00000011U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER5_PRU1_FD_ZERO_MAX_LIMIT_5_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER5_PRU1_FD_ZERO_MIN_5_MASK    (0x00010000U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER5_PRU1_FD_ZERO_MIN_5_SHIFT   (0x00000010U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER5_PRU1_FD_ZERO_MIN_5_MAX     (0x00000001U)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER5_PRU1_FD_ZERO_MIN_LIMIT_5_MASK (0x0000F800U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER5_PRU1_FD_ZERO_MIN_LIMIT_5_SHIFT (0x0000000BU)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER5_PRU1_FD_ZERO_MIN_LIMIT_5_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER5_PRU1_SD_CLK_SEL5_MASK      (0x00000003U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER5_PRU1_SD_CLK_SEL5_SHIFT     (0x00000000U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER5_PRU1_SD_CLK_SEL5_MAX       (0x00000003U)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER5_PRU1_SD_CLK_INV5_MASK      (0x00000004U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER5_PRU1_SD_CLK_INV5_SHIFT     (0x00000002U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER5_PRU1_SD_CLK_INV5_MAX       (0x00000001U)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER5_PRU1_SD_ACC_SEL5_MASK      (0x00000030U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER5_PRU1_SD_ACC_SEL5_SHIFT     (0x00000004U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER5_PRU1_SD_ACC_SEL5_MAX       (0x00000003U)

/* SDPRU1SAMPLESIZEREGISTER5 */

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER5_PRU1_FD_EN_5_MASK      (0x00800000U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER5_PRU1_FD_EN_5_SHIFT     (0x00000017U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER5_PRU1_FD_EN_5_MAX       (0x00000001U)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER5_PRU1_FD_ONE_MAX_5_MASK (0x00400000U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER5_PRU1_FD_ONE_MAX_5_SHIFT (0x00000016U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER5_PRU1_FD_ONE_MAX_5_MAX  (0x00000001U)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER5_PRU1_FD_ONE_MAX_LIMIT_5_MASK (0x003E0000U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER5_PRU1_FD_ONE_MAX_LIMIT_5_SHIFT (0x00000011U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER5_PRU1_FD_ONE_MAX_LIMIT_5_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER5_PRU1_FD_ONE_MIN_5_MASK (0x00010000U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER5_PRU1_FD_ONE_MIN_5_SHIFT (0x00000010U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER5_PRU1_FD_ONE_MIN_5_MAX  (0x00000001U)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER5_PRU1_FD_ONE_MIN_LIMIT_5_MASK (0x0000F800U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER5_PRU1_FD_ONE_MIN_LIMIT_5_SHIFT (0x0000000BU)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER5_PRU1_FD_ONE_MIN_LIMIT_5_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER5_PRU1_FD_WINDOW_SIZE_5_MASK (0x00000700U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER5_PRU1_FD_WINDOW_SIZE_5_SHIFT (0x00000008U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER5_PRU1_FD_WINDOW_SIZE_5_MAX (0x00000007U)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER5_PRU1_SD_SAMPLE_SIZE5_MASK (0x000000FFU)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER5_PRU1_SD_SAMPLE_SIZE5_SHIFT (0x00000000U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER5_PRU1_SD_SAMPLE_SIZE5_MAX (0x000000FFU)

/* SDPRU1CLKSELREGISTER6 */

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER6_PRU1_FD_ZERO_MAX_6_MASK    (0x00400000U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER6_PRU1_FD_ZERO_MAX_6_SHIFT   (0x00000016U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER6_PRU1_FD_ZERO_MAX_6_MAX     (0x00000001U)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER6_PRU1_FD_ZERO_MAX_LIMIT_6_MASK (0x003E0000U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER6_PRU1_FD_ZERO_MAX_LIMIT_6_SHIFT (0x00000011U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER6_PRU1_FD_ZERO_MAX_LIMIT_6_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER6_PRU1_FD_ZERO_MIN_6_MASK    (0x00010000U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER6_PRU1_FD_ZERO_MIN_6_SHIFT   (0x00000010U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER6_PRU1_FD_ZERO_MIN_6_MAX     (0x00000001U)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER6_PRU1_FD_ZERO_MIN_LIMIT_6_MASK (0x0000F800U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER6_PRU1_FD_ZERO_MIN_LIMIT_6_SHIFT (0x0000000BU)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER6_PRU1_FD_ZERO_MIN_LIMIT_6_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER6_PRU1_SD_CLK_SEL6_MASK      (0x00000003U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER6_PRU1_SD_CLK_SEL6_SHIFT     (0x00000000U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER6_PRU1_SD_CLK_SEL6_MAX       (0x00000003U)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER6_PRU1_SD_CLK_INV6_MASK      (0x00000004U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER6_PRU1_SD_CLK_INV6_SHIFT     (0x00000002U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER6_PRU1_SD_CLK_INV6_MAX       (0x00000001U)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER6_PRU1_SD_ACC_SEL6_MASK      (0x00000030U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER6_PRU1_SD_ACC_SEL6_SHIFT     (0x00000004U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER6_PRU1_SD_ACC_SEL6_MAX       (0x00000003U)

/* SDPRU1SAMPLESIZEREGISTER6 */

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER6_PRU1_FD_EN_6_MASK      (0x00800000U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER6_PRU1_FD_EN_6_SHIFT     (0x00000017U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER6_PRU1_FD_EN_6_MAX       (0x00000001U)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER6_PRU1_FD_ONE_MAX_6_MASK (0x00400000U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER6_PRU1_FD_ONE_MAX_6_SHIFT (0x00000016U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER6_PRU1_FD_ONE_MAX_6_MAX  (0x00000001U)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER6_PRU1_FD_ONE_MAX_LIMIT_6_MASK (0x003E0000U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER6_PRU1_FD_ONE_MAX_LIMIT_6_SHIFT (0x00000011U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER6_PRU1_FD_ONE_MAX_LIMIT_6_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER6_PRU1_FD_ONE_MIN_6_MASK (0x00010000U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER6_PRU1_FD_ONE_MIN_6_SHIFT (0x00000010U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER6_PRU1_FD_ONE_MIN_6_MAX  (0x00000001U)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER6_PRU1_FD_ONE_MIN_LIMIT_6_MASK (0x0000F800U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER6_PRU1_FD_ONE_MIN_LIMIT_6_SHIFT (0x0000000BU)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER6_PRU1_FD_ONE_MIN_LIMIT_6_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER6_PRU1_FD_WINDOW_SIZE_6_MASK (0x00000700U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER6_PRU1_FD_WINDOW_SIZE_6_SHIFT (0x00000008U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER6_PRU1_FD_WINDOW_SIZE_6_MAX (0x00000007U)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER6_PRU1_SD_SAMPLE_SIZE6_MASK (0x000000FFU)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER6_PRU1_SD_SAMPLE_SIZE6_SHIFT (0x00000000U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER6_PRU1_SD_SAMPLE_SIZE6_MAX (0x000000FFU)

/* SDPRU1CLKSELREGISTER7 */

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER7_PRU1_FD_ZERO_MAX_7_MASK    (0x00400000U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER7_PRU1_FD_ZERO_MAX_7_SHIFT   (0x00000016U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER7_PRU1_FD_ZERO_MAX_7_MAX     (0x00000001U)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER7_PRU1_FD_ZERO_MAX_LIMIT_7_MASK (0x003E0000U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER7_PRU1_FD_ZERO_MAX_LIMIT_7_SHIFT (0x00000011U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER7_PRU1_FD_ZERO_MAX_LIMIT_7_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER7_PRU1_FD_ZERO_MIN_7_MASK    (0x00010000U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER7_PRU1_FD_ZERO_MIN_7_SHIFT   (0x00000010U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER7_PRU1_FD_ZERO_MIN_7_MAX     (0x00000001U)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER7_PRU1_FD_ZERO_MIN_LIMIT_7_MASK (0x0000F800U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER7_PRU1_FD_ZERO_MIN_LIMIT_7_SHIFT (0x0000000BU)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER7_PRU1_FD_ZERO_MIN_LIMIT_7_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER7_PRU1_SD_CLK_SEL7_MASK      (0x00000003U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER7_PRU1_SD_CLK_SEL7_SHIFT     (0x00000000U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER7_PRU1_SD_CLK_SEL7_MAX       (0x00000003U)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER7_PRU1_SD_CLK_INV7_MASK      (0x00000004U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER7_PRU1_SD_CLK_INV7_SHIFT     (0x00000002U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER7_PRU1_SD_CLK_INV7_MAX       (0x00000001U)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER7_PRU1_SD_ACC_SEL7_MASK      (0x00000030U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER7_PRU1_SD_ACC_SEL7_SHIFT     (0x00000004U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER7_PRU1_SD_ACC_SEL7_MAX       (0x00000003U)

/* SDPRU1SAMPLESIZEREGISTER7 */

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER7_PRU1_FD_EN_7_MASK      (0x00800000U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER7_PRU1_FD_EN_7_SHIFT     (0x00000017U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER7_PRU1_FD_EN_7_MAX       (0x00000001U)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER7_PRU1_FD_ONE_MAX_7_MASK (0x00400000U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER7_PRU1_FD_ONE_MAX_7_SHIFT (0x00000016U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER7_PRU1_FD_ONE_MAX_7_MAX  (0x00000001U)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER7_PRU1_FD_ONE_MAX_LIMIT_7_MASK (0x003E0000U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER7_PRU1_FD_ONE_MAX_LIMIT_7_SHIFT (0x00000011U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER7_PRU1_FD_ONE_MAX_LIMIT_7_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER7_PRU1_FD_ONE_MIN_7_MASK (0x00010000U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER7_PRU1_FD_ONE_MIN_7_SHIFT (0x00000010U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER7_PRU1_FD_ONE_MIN_7_MAX  (0x00000001U)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER7_PRU1_FD_ONE_MIN_LIMIT_7_MASK (0x0000F800U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER7_PRU1_FD_ONE_MIN_LIMIT_7_SHIFT (0x0000000BU)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER7_PRU1_FD_ONE_MIN_LIMIT_7_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER7_PRU1_FD_WINDOW_SIZE_7_MASK (0x00000700U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER7_PRU1_FD_WINDOW_SIZE_7_SHIFT (0x00000008U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER7_PRU1_FD_WINDOW_SIZE_7_MAX (0x00000007U)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER7_PRU1_SD_SAMPLE_SIZE7_MASK (0x000000FFU)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER7_PRU1_SD_SAMPLE_SIZE7_SHIFT (0x00000000U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER7_PRU1_SD_SAMPLE_SIZE7_MAX (0x000000FFU)

/* SDPRU1CLKSELREGISTER8 */

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER8_PRU1_FD_ZERO_MAX_8_MASK    (0x00400000U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER8_PRU1_FD_ZERO_MAX_8_SHIFT   (0x00000016U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER8_PRU1_FD_ZERO_MAX_8_MAX     (0x00000001U)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER8_PRU1_FD_ZERO_MAX_LIMIT_8_MASK (0x003E0000U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER8_PRU1_FD_ZERO_MAX_LIMIT_8_SHIFT (0x00000011U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER8_PRU1_FD_ZERO_MAX_LIMIT_8_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER8_PRU1_FD_ZERO_MIN_8_MASK    (0x00010000U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER8_PRU1_FD_ZERO_MIN_8_SHIFT   (0x00000010U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER8_PRU1_FD_ZERO_MIN_8_MAX     (0x00000001U)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER8_PRU1_FD_ZERO_MIN_LIMIT_8_MASK (0x0000F800U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER8_PRU1_FD_ZERO_MIN_LIMIT_8_SHIFT (0x0000000BU)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER8_PRU1_FD_ZERO_MIN_LIMIT_8_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER8_PRU1_SD_CLK_SEL8_MASK      (0x00000003U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER8_PRU1_SD_CLK_SEL8_SHIFT     (0x00000000U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER8_PRU1_SD_CLK_SEL8_MAX       (0x00000003U)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER8_PRU1_SD_CLK_INV8_MASK      (0x00000004U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER8_PRU1_SD_CLK_INV8_SHIFT     (0x00000002U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER8_PRU1_SD_CLK_INV8_MAX       (0x00000001U)

#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER8_PRU1_SD_ACC_SEL8_MASK      (0x00000030U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER8_PRU1_SD_ACC_SEL8_SHIFT     (0x00000004U)
#define CSL_ICSSCFG_SDPRU1CLKSELREGISTER8_PRU1_SD_ACC_SEL8_MAX       (0x00000003U)

/* SDPRU1SAMPLESIZEREGISTER8 */

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER8_PRU1_FD_EN_8_MASK      (0x00800000U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER8_PRU1_FD_EN_8_SHIFT     (0x00000017U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER8_PRU1_FD_EN_8_MAX       (0x00000001U)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER8_PRU1_FD_ONE_MAX_8_MASK (0x00400000U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER8_PRU1_FD_ONE_MAX_8_SHIFT (0x00000016U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER8_PRU1_FD_ONE_MAX_8_MAX  (0x00000001U)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER8_PRU1_FD_ONE_MAX_LIMIT_8_MASK (0x003E0000U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER8_PRU1_FD_ONE_MAX_LIMIT_8_SHIFT (0x00000011U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER8_PRU1_FD_ONE_MAX_LIMIT_8_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER8_PRU1_FD_ONE_MIN_8_MASK (0x00010000U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER8_PRU1_FD_ONE_MIN_8_SHIFT (0x00000010U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER8_PRU1_FD_ONE_MIN_8_MAX  (0x00000001U)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER8_PRU1_FD_ONE_MIN_LIMIT_8_MASK (0x0000F800U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER8_PRU1_FD_ONE_MIN_LIMIT_8_SHIFT (0x0000000BU)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER8_PRU1_FD_ONE_MIN_LIMIT_8_MAX (0x0000001FU)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER8_PRU1_FD_WINDOW_SIZE_8_MASK (0x00000700U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER8_PRU1_FD_WINDOW_SIZE_8_SHIFT (0x00000008U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER8_PRU1_FD_WINDOW_SIZE_8_MAX (0x00000007U)

#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER8_PRU1_SD_SAMPLE_SIZE8_MASK (0x000000FFU)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER8_PRU1_SD_SAMPLE_SIZE8_SHIFT (0x00000000U)
#define CSL_ICSSCFG_SDPRU1SAMPLESIZEREGISTER8_PRU1_SD_SAMPLE_SIZE8_MAX (0x000000FFU)

/* EDPRU0RXCFGREGISTER */

#define CSL_ICSSCFG_EDPRU0RXCFGREGISTER_PRU0_ED_RX_SAMPLE_SIZE_MASK  (0x00000007U)
#define CSL_ICSSCFG_EDPRU0RXCFGREGISTER_PRU0_ED_RX_SAMPLE_SIZE_SHIFT (0x00000000U)
#define CSL_ICSSCFG_EDPRU0RXCFGREGISTER_PRU0_ED_RX_SAMPLE_SIZE_MAX   (0x00000007U)

#define CSL_ICSSCFG_EDPRU0RXCFGREGISTER_PRU0_ED_RX_SB_POL_MASK       (0x00000008U)
#define CSL_ICSSCFG_EDPRU0RXCFGREGISTER_PRU0_ED_RX_SB_POL_SHIFT      (0x00000003U)
#define CSL_ICSSCFG_EDPRU0RXCFGREGISTER_PRU0_ED_RX_SB_POL_MAX        (0x00000001U)

#define CSL_ICSSCFG_EDPRU0RXCFGREGISTER_PRU0_ED_RX_CLK_SEL_MASK      (0x00000010U)
#define CSL_ICSSCFG_EDPRU0RXCFGREGISTER_PRU0_ED_RX_CLK_SEL_SHIFT     (0x00000004U)
#define CSL_ICSSCFG_EDPRU0RXCFGREGISTER_PRU0_ED_RX_CLK_SEL_MAX       (0x00000001U)

#define CSL_ICSSCFG_EDPRU0RXCFGREGISTER_PRU0_ED_RX_DIV_FACTOR_FRAC_MASK (0x00008000U)
#define CSL_ICSSCFG_EDPRU0RXCFGREGISTER_PRU0_ED_RX_DIV_FACTOR_FRAC_SHIFT (0x0000000FU)
#define CSL_ICSSCFG_EDPRU0RXCFGREGISTER_PRU0_ED_RX_DIV_FACTOR_FRAC_MAX (0x00000001U)

#define CSL_ICSSCFG_EDPRU0RXCFGREGISTER_PRU0_ED_RX_DIV_FACTOR_MASK   (0xFFFF0000U)
#define CSL_ICSSCFG_EDPRU0RXCFGREGISTER_PRU0_ED_RX_DIV_FACTOR_SHIFT  (0x00000010U)
#define CSL_ICSSCFG_EDPRU0RXCFGREGISTER_PRU0_ED_RX_DIV_FACTOR_MAX    (0x0000FFFFU)

/* EDPRU0TXCFGREGISTER */

#define CSL_ICSSCFG_EDPRU0TXCFGREGISTER_PRU0_ED_TX_CLK_SEL_MASK      (0x00000010U)
#define CSL_ICSSCFG_EDPRU0TXCFGREGISTER_PRU0_ED_TX_CLK_SEL_SHIFT     (0x00000004U)
#define CSL_ICSSCFG_EDPRU0TXCFGREGISTER_PRU0_ED_TX_CLK_SEL_MAX       (0x00000001U)

#define CSL_ICSSCFG_EDPRU0TXCFGREGISTER_PRU0_ED_BUSY_0_MASK          (0x00000020U)
#define CSL_ICSSCFG_EDPRU0TXCFGREGISTER_PRU0_ED_BUSY_0_SHIFT         (0x00000005U)
#define CSL_ICSSCFG_EDPRU0TXCFGREGISTER_PRU0_ED_BUSY_0_MAX           (0x00000001U)

#define CSL_ICSSCFG_EDPRU0TXCFGREGISTER_PRU0_ED_BUSY_1_MASK          (0x00000040U)
#define CSL_ICSSCFG_EDPRU0TXCFGREGISTER_PRU0_ED_BUSY_1_SHIFT         (0x00000006U)
#define CSL_ICSSCFG_EDPRU0TXCFGREGISTER_PRU0_ED_BUSY_1_MAX           (0x00000001U)

#define CSL_ICSSCFG_EDPRU0TXCFGREGISTER_PRU0_ED_BUSY_2_MASK          (0x00000080U)
#define CSL_ICSSCFG_EDPRU0TXCFGREGISTER_PRU0_ED_BUSY_2_SHIFT         (0x00000007U)
#define CSL_ICSSCFG_EDPRU0TXCFGREGISTER_PRU0_ED_BUSY_2_MAX           (0x00000001U)

#define CSL_ICSSCFG_EDPRU0TXCFGREGISTER_PRU0_ENDAT0_CLK_SYNC_MASK    (0x00000100U)
#define CSL_ICSSCFG_EDPRU0TXCFGREGISTER_PRU0_ENDAT0_CLK_SYNC_SHIFT   (0x00000008U)
#define CSL_ICSSCFG_EDPRU0TXCFGREGISTER_PRU0_ENDAT0_CLK_SYNC_MAX     (0x00000001U)

#define CSL_ICSSCFG_EDPRU0TXCFGREGISTER_PRU0_ENDAT1_CLK_SYNC_MASK    (0x00000200U)
#define CSL_ICSSCFG_EDPRU0TXCFGREGISTER_PRU0_ENDAT1_CLK_SYNC_SHIFT   (0x00000009U)
#define CSL_ICSSCFG_EDPRU0TXCFGREGISTER_PRU0_ENDAT1_CLK_SYNC_MAX     (0x00000001U)

#define CSL_ICSSCFG_EDPRU0TXCFGREGISTER_PRU0_ENDAT2_CLK_SYNC_MASK    (0x00000400U)
#define CSL_ICSSCFG_EDPRU0TXCFGREGISTER_PRU0_ENDAT2_CLK_SYNC_SHIFT   (0x0000000AU)
#define CSL_ICSSCFG_EDPRU0TXCFGREGISTER_PRU0_ENDAT2_CLK_SYNC_MAX     (0x00000001U)

#define CSL_ICSSCFG_EDPRU0TXCFGREGISTER_PRU0_ENDAT_SHARE_EN_MASK     (0x00000800U)
#define CSL_ICSSCFG_EDPRU0TXCFGREGISTER_PRU0_ENDAT_SHARE_EN_SHIFT    (0x0000000BU)
#define CSL_ICSSCFG_EDPRU0TXCFGREGISTER_PRU0_ENDAT_SHARE_EN_MAX      (0x00000001U)

#define CSL_ICSSCFG_EDPRU0TXCFGREGISTER_PRU0_ED_TX_DIV_FACTOR_FRAC_MASK (0x00008000U)
#define CSL_ICSSCFG_EDPRU0TXCFGREGISTER_PRU0_ED_TX_DIV_FACTOR_FRAC_SHIFT (0x0000000FU)
#define CSL_ICSSCFG_EDPRU0TXCFGREGISTER_PRU0_ED_TX_DIV_FACTOR_FRAC_MAX (0x00000001U)

#define CSL_ICSSCFG_EDPRU0TXCFGREGISTER_PRU0_ED_TX_DIV_FACTOR_MASK   (0xFFFF0000U)
#define CSL_ICSSCFG_EDPRU0TXCFGREGISTER_PRU0_ED_TX_DIV_FACTOR_SHIFT  (0x00000010U)
#define CSL_ICSSCFG_EDPRU0TXCFGREGISTER_PRU0_ED_TX_DIV_FACTOR_MAX    (0x0000FFFFU)

/* EDPRU0CH0CFG0REGISTER */

#define CSL_ICSSCFG_EDPRU0CH0CFG0REGISTER_PRU0_ED_TX_WDLY0_MASK      (0x000007FFU)
#define CSL_ICSSCFG_EDPRU0CH0CFG0REGISTER_PRU0_ED_TX_WDLY0_SHIFT     (0x00000000U)
#define CSL_ICSSCFG_EDPRU0CH0CFG0REGISTER_PRU0_ED_TX_WDLY0_MAX       (0x000007FFU)

#define CSL_ICSSCFG_EDPRU0CH0CFG0REGISTER_PRU0_ED_TX_FRAME_SIZE0_MASK (0x0000F800U)
#define CSL_ICSSCFG_EDPRU0CH0CFG0REGISTER_PRU0_ED_TX_FRAME_SIZE0_SHIFT (0x0000000BU)
#define CSL_ICSSCFG_EDPRU0CH0CFG0REGISTER_PRU0_ED_TX_FRAME_SIZE0_MAX (0x0000001FU)

#define CSL_ICSSCFG_EDPRU0CH0CFG0REGISTER_PRU0_ED_RX_FRAME_SIZE0_MASK (0x0FFF0000U)
#define CSL_ICSSCFG_EDPRU0CH0CFG0REGISTER_PRU0_ED_RX_FRAME_SIZE0_SHIFT (0x00000010U)
#define CSL_ICSSCFG_EDPRU0CH0CFG0REGISTER_PRU0_ED_RX_FRAME_SIZE0_MAX (0x00000FFFU)

#define CSL_ICSSCFG_EDPRU0CH0CFG0REGISTER_PRU0_ED_RX_SNOOP0_MASK     (0x10000000U)
#define CSL_ICSSCFG_EDPRU0CH0CFG0REGISTER_PRU0_ED_RX_SNOOP0_SHIFT    (0x0000001CU)
#define CSL_ICSSCFG_EDPRU0CH0CFG0REGISTER_PRU0_ED_RX_SNOOP0_MAX      (0x00000001U)

#define CSL_ICSSCFG_EDPRU0CH0CFG0REGISTER_PRU0_ED_CLK_OUT_OVR_EN0_MASK (0x20000000U)
#define CSL_ICSSCFG_EDPRU0CH0CFG0REGISTER_PRU0_ED_CLK_OUT_OVR_EN0_SHIFT (0x0000001DU)
#define CSL_ICSSCFG_EDPRU0CH0CFG0REGISTER_PRU0_ED_CLK_OUT_OVR_EN0_MAX (0x00000001U)

#define CSL_ICSSCFG_EDPRU0CH0CFG0REGISTER_PRU0_ED_SW_CLK_OUT0_MASK   (0x40000000U)
#define CSL_ICSSCFG_EDPRU0CH0CFG0REGISTER_PRU0_ED_SW_CLK_OUT0_SHIFT  (0x0000001EU)
#define CSL_ICSSCFG_EDPRU0CH0CFG0REGISTER_PRU0_ED_SW_CLK_OUT0_MAX    (0x00000001U)

#define CSL_ICSSCFG_EDPRU0CH0CFG0REGISTER_PRU0_ED_TX_FIFO_SWAP_BITS0_MASK (0x80000000U)
#define CSL_ICSSCFG_EDPRU0CH0CFG0REGISTER_PRU0_ED_TX_FIFO_SWAP_BITS0_SHIFT (0x0000001FU)
#define CSL_ICSSCFG_EDPRU0CH0CFG0REGISTER_PRU0_ED_TX_FIFO_SWAP_BITS0_MAX (0x00000001U)

/* EDPRU0CH0CFG1REGISTER */

#define CSL_ICSSCFG_EDPRU0CH0CFG1REGISTER_PRU0_ED_TST_DELAY_COUNTER0_MASK (0x0000FFFFU)
#define CSL_ICSSCFG_EDPRU0CH0CFG1REGISTER_PRU0_ED_TST_DELAY_COUNTER0_SHIFT (0x00000000U)
#define CSL_ICSSCFG_EDPRU0CH0CFG1REGISTER_PRU0_ED_TST_DELAY_COUNTER0_MAX (0x0000FFFFU)

#define CSL_ICSSCFG_EDPRU0CH0CFG1REGISTER_PRU0_ED_RX_EN_COUNTER0_MASK (0xFFFF0000U)
#define CSL_ICSSCFG_EDPRU0CH0CFG1REGISTER_PRU0_ED_RX_EN_COUNTER0_SHIFT (0x00000010U)
#define CSL_ICSSCFG_EDPRU0CH0CFG1REGISTER_PRU0_ED_RX_EN_COUNTER0_MAX (0x0000FFFFU)

/* EDPRU0CH1CFG0REGISTER */

#define CSL_ICSSCFG_EDPRU0CH1CFG0REGISTER_PRU0_ED_TX_WDLY1_MASK      (0x000007FFU)
#define CSL_ICSSCFG_EDPRU0CH1CFG0REGISTER_PRU0_ED_TX_WDLY1_SHIFT     (0x00000000U)
#define CSL_ICSSCFG_EDPRU0CH1CFG0REGISTER_PRU0_ED_TX_WDLY1_MAX       (0x000007FFU)

#define CSL_ICSSCFG_EDPRU0CH1CFG0REGISTER_PRU0_ED_TX_FRAME_SIZE1_MASK (0x0000F800U)
#define CSL_ICSSCFG_EDPRU0CH1CFG0REGISTER_PRU0_ED_TX_FRAME_SIZE1_SHIFT (0x0000000BU)
#define CSL_ICSSCFG_EDPRU0CH1CFG0REGISTER_PRU0_ED_TX_FRAME_SIZE1_MAX (0x0000001FU)

#define CSL_ICSSCFG_EDPRU0CH1CFG0REGISTER_PRU0_ED_RX_FRAME_SIZE1_MASK (0x0FFF0000U)
#define CSL_ICSSCFG_EDPRU0CH1CFG0REGISTER_PRU0_ED_RX_FRAME_SIZE1_SHIFT (0x00000010U)
#define CSL_ICSSCFG_EDPRU0CH1CFG0REGISTER_PRU0_ED_RX_FRAME_SIZE1_MAX (0x00000FFFU)

#define CSL_ICSSCFG_EDPRU0CH1CFG0REGISTER_PRU0_ED_RX_SNOOP1_MASK     (0x10000000U)
#define CSL_ICSSCFG_EDPRU0CH1CFG0REGISTER_PRU0_ED_RX_SNOOP1_SHIFT    (0x0000001CU)
#define CSL_ICSSCFG_EDPRU0CH1CFG0REGISTER_PRU0_ED_RX_SNOOP1_MAX      (0x00000001U)

#define CSL_ICSSCFG_EDPRU0CH1CFG0REGISTER_PRU0_ED_CLK_OUT_OVR_EN1_MASK (0x20000000U)
#define CSL_ICSSCFG_EDPRU0CH1CFG0REGISTER_PRU0_ED_CLK_OUT_OVR_EN1_SHIFT (0x0000001DU)
#define CSL_ICSSCFG_EDPRU0CH1CFG0REGISTER_PRU0_ED_CLK_OUT_OVR_EN1_MAX (0x00000001U)

#define CSL_ICSSCFG_EDPRU0CH1CFG0REGISTER_PRU0_ED_SW_CLK_OUT1_MASK   (0x40000000U)
#define CSL_ICSSCFG_EDPRU0CH1CFG0REGISTER_PRU0_ED_SW_CLK_OUT1_SHIFT  (0x0000001EU)
#define CSL_ICSSCFG_EDPRU0CH1CFG0REGISTER_PRU0_ED_SW_CLK_OUT1_MAX    (0x00000001U)

#define CSL_ICSSCFG_EDPRU0CH1CFG0REGISTER_PRU0_ED_TX_FIFO_SWAP_BITS1_MASK (0x80000000U)
#define CSL_ICSSCFG_EDPRU0CH1CFG0REGISTER_PRU0_ED_TX_FIFO_SWAP_BITS1_SHIFT (0x0000001FU)
#define CSL_ICSSCFG_EDPRU0CH1CFG0REGISTER_PRU0_ED_TX_FIFO_SWAP_BITS1_MAX (0x00000001U)

/* EDPRU0CH1CFG1REGISTER */

#define CSL_ICSSCFG_EDPRU0CH1CFG1REGISTER_PRU0_ED_TST_DELAY_COUNTER1_MASK (0x0000FFFFU)
#define CSL_ICSSCFG_EDPRU0CH1CFG1REGISTER_PRU0_ED_TST_DELAY_COUNTER1_SHIFT (0x00000000U)
#define CSL_ICSSCFG_EDPRU0CH1CFG1REGISTER_PRU0_ED_TST_DELAY_COUNTER1_MAX (0x0000FFFFU)

#define CSL_ICSSCFG_EDPRU0CH1CFG1REGISTER_PRU0_ED_RX_EN_COUNTER1_MASK (0xFFFF0000U)
#define CSL_ICSSCFG_EDPRU0CH1CFG1REGISTER_PRU0_ED_RX_EN_COUNTER1_SHIFT (0x00000010U)
#define CSL_ICSSCFG_EDPRU0CH1CFG1REGISTER_PRU0_ED_RX_EN_COUNTER1_MAX (0x0000FFFFU)

/* EDPRU0CH2CFG0REGISTER */

#define CSL_ICSSCFG_EDPRU0CH2CFG0REGISTER_PRU0_ED_TX_WDLY2_MASK      (0x000007FFU)
#define CSL_ICSSCFG_EDPRU0CH2CFG0REGISTER_PRU0_ED_TX_WDLY2_SHIFT     (0x00000000U)
#define CSL_ICSSCFG_EDPRU0CH2CFG0REGISTER_PRU0_ED_TX_WDLY2_MAX       (0x000007FFU)

#define CSL_ICSSCFG_EDPRU0CH2CFG0REGISTER_PRU0_ED_TX_FRAME_SIZE2_MASK (0x0000F800U)
#define CSL_ICSSCFG_EDPRU0CH2CFG0REGISTER_PRU0_ED_TX_FRAME_SIZE2_SHIFT (0x0000000BU)
#define CSL_ICSSCFG_EDPRU0CH2CFG0REGISTER_PRU0_ED_TX_FRAME_SIZE2_MAX (0x0000001FU)

#define CSL_ICSSCFG_EDPRU0CH2CFG0REGISTER_PRU0_ED_RX_FRAME_SIZE2_MASK (0x0FFF0000U)
#define CSL_ICSSCFG_EDPRU0CH2CFG0REGISTER_PRU0_ED_RX_FRAME_SIZE2_SHIFT (0x00000010U)
#define CSL_ICSSCFG_EDPRU0CH2CFG0REGISTER_PRU0_ED_RX_FRAME_SIZE2_MAX (0x00000FFFU)

#define CSL_ICSSCFG_EDPRU0CH2CFG0REGISTER_PRU0_ED_RX_SNOOP2_MASK     (0x10000000U)
#define CSL_ICSSCFG_EDPRU0CH2CFG0REGISTER_PRU0_ED_RX_SNOOP2_SHIFT    (0x0000001CU)
#define CSL_ICSSCFG_EDPRU0CH2CFG0REGISTER_PRU0_ED_RX_SNOOP2_MAX      (0x00000001U)

#define CSL_ICSSCFG_EDPRU0CH2CFG0REGISTER_PRU0_ED_CLK_OUT_OVR_EN2_MASK (0x20000000U)
#define CSL_ICSSCFG_EDPRU0CH2CFG0REGISTER_PRU0_ED_CLK_OUT_OVR_EN2_SHIFT (0x0000001DU)
#define CSL_ICSSCFG_EDPRU0CH2CFG0REGISTER_PRU0_ED_CLK_OUT_OVR_EN2_MAX (0x00000001U)

#define CSL_ICSSCFG_EDPRU0CH2CFG0REGISTER_PRU0_ED_SW_CLK_OUT2_MASK   (0x40000000U)
#define CSL_ICSSCFG_EDPRU0CH2CFG0REGISTER_PRU0_ED_SW_CLK_OUT2_SHIFT  (0x0000001EU)
#define CSL_ICSSCFG_EDPRU0CH2CFG0REGISTER_PRU0_ED_SW_CLK_OUT2_MAX    (0x00000001U)

#define CSL_ICSSCFG_EDPRU0CH2CFG0REGISTER_PRU0_ED_TX_FIFO_SWAP_BITS2_MASK (0x80000000U)
#define CSL_ICSSCFG_EDPRU0CH2CFG0REGISTER_PRU0_ED_TX_FIFO_SWAP_BITS2_SHIFT (0x0000001FU)
#define CSL_ICSSCFG_EDPRU0CH2CFG0REGISTER_PRU0_ED_TX_FIFO_SWAP_BITS2_MAX (0x00000001U)

/* EDPRU0CH2CFG1REGISTER */

#define CSL_ICSSCFG_EDPRU0CH2CFG1REGISTER_PRU0_ED_TST_DELAY_COUNTER2_MASK (0x0000FFFFU)
#define CSL_ICSSCFG_EDPRU0CH2CFG1REGISTER_PRU0_ED_TST_DELAY_COUNTER2_SHIFT (0x00000000U)
#define CSL_ICSSCFG_EDPRU0CH2CFG1REGISTER_PRU0_ED_TST_DELAY_COUNTER2_MAX (0x0000FFFFU)

#define CSL_ICSSCFG_EDPRU0CH2CFG1REGISTER_PRU0_ED_RX_EN_COUNTER2_MASK (0xFFFF0000U)
#define CSL_ICSSCFG_EDPRU0CH2CFG1REGISTER_PRU0_ED_RX_EN_COUNTER2_SHIFT (0x00000010U)
#define CSL_ICSSCFG_EDPRU0CH2CFG1REGISTER_PRU0_ED_RX_EN_COUNTER2_MAX (0x0000FFFFU)

/* EDPRU1RXCFGREGISTER */

#define CSL_ICSSCFG_EDPRU1RXCFGREGISTER_PRU1_ED_RX_SAMPLE_SIZE_MASK  (0x00000007U)
#define CSL_ICSSCFG_EDPRU1RXCFGREGISTER_PRU1_ED_RX_SAMPLE_SIZE_SHIFT (0x00000000U)
#define CSL_ICSSCFG_EDPRU1RXCFGREGISTER_PRU1_ED_RX_SAMPLE_SIZE_MAX   (0x00000007U)

#define CSL_ICSSCFG_EDPRU1RXCFGREGISTER_PRU1_ED_RX_SB_POL_MASK       (0x00000008U)
#define CSL_ICSSCFG_EDPRU1RXCFGREGISTER_PRU1_ED_RX_SB_POL_SHIFT      (0x00000003U)
#define CSL_ICSSCFG_EDPRU1RXCFGREGISTER_PRU1_ED_RX_SB_POL_MAX        (0x00000001U)

#define CSL_ICSSCFG_EDPRU1RXCFGREGISTER_PRU1_ED_RX_CLK_SEL_MASK      (0x00000010U)
#define CSL_ICSSCFG_EDPRU1RXCFGREGISTER_PRU1_ED_RX_CLK_SEL_SHIFT     (0x00000004U)
#define CSL_ICSSCFG_EDPRU1RXCFGREGISTER_PRU1_ED_RX_CLK_SEL_MAX       (0x00000001U)

#define CSL_ICSSCFG_EDPRU1RXCFGREGISTER_PRU1_ED_RX_DIV_FACTOR_FRAC_MASK (0x00008000U)
#define CSL_ICSSCFG_EDPRU1RXCFGREGISTER_PRU1_ED_RX_DIV_FACTOR_FRAC_SHIFT (0x0000000FU)
#define CSL_ICSSCFG_EDPRU1RXCFGREGISTER_PRU1_ED_RX_DIV_FACTOR_FRAC_MAX (0x00000001U)

#define CSL_ICSSCFG_EDPRU1RXCFGREGISTER_PRU1_ED_RX_DIV_FACTOR_MASK   (0xFFFF0000U)
#define CSL_ICSSCFG_EDPRU1RXCFGREGISTER_PRU1_ED_RX_DIV_FACTOR_SHIFT  (0x00000010U)
#define CSL_ICSSCFG_EDPRU1RXCFGREGISTER_PRU1_ED_RX_DIV_FACTOR_MAX    (0x0000FFFFU)

/* EDPRU1TXCFGREGISTER */

#define CSL_ICSSCFG_EDPRU1TXCFGREGISTER_PRU1_ED_TX_CLK_SEL_MASK      (0x00000010U)
#define CSL_ICSSCFG_EDPRU1TXCFGREGISTER_PRU1_ED_TX_CLK_SEL_SHIFT     (0x00000004U)
#define CSL_ICSSCFG_EDPRU1TXCFGREGISTER_PRU1_ED_TX_CLK_SEL_MAX       (0x00000001U)

#define CSL_ICSSCFG_EDPRU1TXCFGREGISTER_PRU1_ED_BUSY_0_MASK          (0x00000020U)
#define CSL_ICSSCFG_EDPRU1TXCFGREGISTER_PRU1_ED_BUSY_0_SHIFT         (0x00000005U)
#define CSL_ICSSCFG_EDPRU1TXCFGREGISTER_PRU1_ED_BUSY_0_MAX           (0x00000001U)

#define CSL_ICSSCFG_EDPRU1TXCFGREGISTER_PRU1_ED_BUSY_1_MASK          (0x00000040U)
#define CSL_ICSSCFG_EDPRU1TXCFGREGISTER_PRU1_ED_BUSY_1_SHIFT         (0x00000006U)
#define CSL_ICSSCFG_EDPRU1TXCFGREGISTER_PRU1_ED_BUSY_1_MAX           (0x00000001U)

#define CSL_ICSSCFG_EDPRU1TXCFGREGISTER_PRU1_ED_BUSY_2_MASK          (0x00000080U)
#define CSL_ICSSCFG_EDPRU1TXCFGREGISTER_PRU1_ED_BUSY_2_SHIFT         (0x00000007U)
#define CSL_ICSSCFG_EDPRU1TXCFGREGISTER_PRU1_ED_BUSY_2_MAX           (0x00000001U)

#define CSL_ICSSCFG_EDPRU1TXCFGREGISTER_PRU1_ENDAT0_CLK_SYNC_MASK    (0x00000100U)
#define CSL_ICSSCFG_EDPRU1TXCFGREGISTER_PRU1_ENDAT0_CLK_SYNC_SHIFT   (0x00000008U)
#define CSL_ICSSCFG_EDPRU1TXCFGREGISTER_PRU1_ENDAT0_CLK_SYNC_MAX     (0x00000001U)

#define CSL_ICSSCFG_EDPRU1TXCFGREGISTER_PRU1_ENDAT1_CLK_SYNC_MASK    (0x00000200U)
#define CSL_ICSSCFG_EDPRU1TXCFGREGISTER_PRU1_ENDAT1_CLK_SYNC_SHIFT   (0x00000009U)
#define CSL_ICSSCFG_EDPRU1TXCFGREGISTER_PRU1_ENDAT1_CLK_SYNC_MAX     (0x00000001U)

#define CSL_ICSSCFG_EDPRU1TXCFGREGISTER_PRU1_ENDAT2_CLK_SYNC_MASK    (0x00000400U)
#define CSL_ICSSCFG_EDPRU1TXCFGREGISTER_PRU1_ENDAT2_CLK_SYNC_SHIFT   (0x0000000AU)
#define CSL_ICSSCFG_EDPRU1TXCFGREGISTER_PRU1_ENDAT2_CLK_SYNC_MAX     (0x00000001U)

#define CSL_ICSSCFG_EDPRU1TXCFGREGISTER_PRU1_ENDAT_SHARE_EN_MASK     (0x00000800U)
#define CSL_ICSSCFG_EDPRU1TXCFGREGISTER_PRU1_ENDAT_SHARE_EN_SHIFT    (0x0000000BU)
#define CSL_ICSSCFG_EDPRU1TXCFGREGISTER_PRU1_ENDAT_SHARE_EN_MAX      (0x00000001U)

#define CSL_ICSSCFG_EDPRU1TXCFGREGISTER_PRU1_ED_TX_DIV_FACTOR_FRAC_MASK (0x00008000U)
#define CSL_ICSSCFG_EDPRU1TXCFGREGISTER_PRU1_ED_TX_DIV_FACTOR_FRAC_SHIFT (0x0000000FU)
#define CSL_ICSSCFG_EDPRU1TXCFGREGISTER_PRU1_ED_TX_DIV_FACTOR_FRAC_MAX (0x00000001U)

#define CSL_ICSSCFG_EDPRU1TXCFGREGISTER_PRU1_ED_TX_DIV_FACTOR_MASK   (0xFFFF0000U)
#define CSL_ICSSCFG_EDPRU1TXCFGREGISTER_PRU1_ED_TX_DIV_FACTOR_SHIFT  (0x00000010U)
#define CSL_ICSSCFG_EDPRU1TXCFGREGISTER_PRU1_ED_TX_DIV_FACTOR_MAX    (0x0000FFFFU)

/* EDPRU1CH0CFG0REGISTER */

#define CSL_ICSSCFG_EDPRU1CH0CFG0REGISTER_PRU1_ED_TX_WDLY0_MASK      (0x000007FFU)
#define CSL_ICSSCFG_EDPRU1CH0CFG0REGISTER_PRU1_ED_TX_WDLY0_SHIFT     (0x00000000U)
#define CSL_ICSSCFG_EDPRU1CH0CFG0REGISTER_PRU1_ED_TX_WDLY0_MAX       (0x000007FFU)

#define CSL_ICSSCFG_EDPRU1CH0CFG0REGISTER_PRU1_ED_TX_FRAME_SIZE0_MASK (0x0000F800U)
#define CSL_ICSSCFG_EDPRU1CH0CFG0REGISTER_PRU1_ED_TX_FRAME_SIZE0_SHIFT (0x0000000BU)
#define CSL_ICSSCFG_EDPRU1CH0CFG0REGISTER_PRU1_ED_TX_FRAME_SIZE0_MAX (0x0000001FU)

#define CSL_ICSSCFG_EDPRU1CH0CFG0REGISTER_PRU1_ED_RX_FRAME_SIZE0_MASK (0x0FFF0000U)
#define CSL_ICSSCFG_EDPRU1CH0CFG0REGISTER_PRU1_ED_RX_FRAME_SIZE0_SHIFT (0x00000010U)
#define CSL_ICSSCFG_EDPRU1CH0CFG0REGISTER_PRU1_ED_RX_FRAME_SIZE0_MAX (0x00000FFFU)

#define CSL_ICSSCFG_EDPRU1CH0CFG0REGISTER_PRU1_ED_RX_SNOOP0_MASK     (0x10000000U)
#define CSL_ICSSCFG_EDPRU1CH0CFG0REGISTER_PRU1_ED_RX_SNOOP0_SHIFT    (0x0000001CU)
#define CSL_ICSSCFG_EDPRU1CH0CFG0REGISTER_PRU1_ED_RX_SNOOP0_MAX      (0x00000001U)

#define CSL_ICSSCFG_EDPRU1CH0CFG0REGISTER_PRU1_ED_CLK_OUT_OVR_EN0_MASK (0x20000000U)
#define CSL_ICSSCFG_EDPRU1CH0CFG0REGISTER_PRU1_ED_CLK_OUT_OVR_EN0_SHIFT (0x0000001DU)
#define CSL_ICSSCFG_EDPRU1CH0CFG0REGISTER_PRU1_ED_CLK_OUT_OVR_EN0_MAX (0x00000001U)

#define CSL_ICSSCFG_EDPRU1CH0CFG0REGISTER_PRU1_ED_SW_CLK_OUT0_MASK   (0x40000000U)
#define CSL_ICSSCFG_EDPRU1CH0CFG0REGISTER_PRU1_ED_SW_CLK_OUT0_SHIFT  (0x0000001EU)
#define CSL_ICSSCFG_EDPRU1CH0CFG0REGISTER_PRU1_ED_SW_CLK_OUT0_MAX    (0x00000001U)

#define CSL_ICSSCFG_EDPRU1CH0CFG0REGISTER_PRU1_ED_TX_FIFO_SWAP_BITS0_MASK (0x80000000U)
#define CSL_ICSSCFG_EDPRU1CH0CFG0REGISTER_PRU1_ED_TX_FIFO_SWAP_BITS0_SHIFT (0x0000001FU)
#define CSL_ICSSCFG_EDPRU1CH0CFG0REGISTER_PRU1_ED_TX_FIFO_SWAP_BITS0_MAX (0x00000001U)

/* EDPRU1CH0CFG1REGISTER */

#define CSL_ICSSCFG_EDPRU1CH0CFG1REGISTER_PRU1_ED_TST_DELAY_COUNTER0_MASK (0x0000FFFFU)
#define CSL_ICSSCFG_EDPRU1CH0CFG1REGISTER_PRU1_ED_TST_DELAY_COUNTER0_SHIFT (0x00000000U)
#define CSL_ICSSCFG_EDPRU1CH0CFG1REGISTER_PRU1_ED_TST_DELAY_COUNTER0_MAX (0x0000FFFFU)

#define CSL_ICSSCFG_EDPRU1CH0CFG1REGISTER_PRU1_ED_RX_EN_COUNTER0_MASK (0xFFFF0000U)
#define CSL_ICSSCFG_EDPRU1CH0CFG1REGISTER_PRU1_ED_RX_EN_COUNTER0_SHIFT (0x00000010U)
#define CSL_ICSSCFG_EDPRU1CH0CFG1REGISTER_PRU1_ED_RX_EN_COUNTER0_MAX (0x0000FFFFU)

/* EDPRU1CH1CFG0REGISTER */

#define CSL_ICSSCFG_EDPRU1CH1CFG0REGISTER_PRU1_ED_TX_WDLY1_MASK      (0x000007FFU)
#define CSL_ICSSCFG_EDPRU1CH1CFG0REGISTER_PRU1_ED_TX_WDLY1_SHIFT     (0x00000000U)
#define CSL_ICSSCFG_EDPRU1CH1CFG0REGISTER_PRU1_ED_TX_WDLY1_MAX       (0x000007FFU)

#define CSL_ICSSCFG_EDPRU1CH1CFG0REGISTER_PRU1_ED_TX_FRAME_SIZE1_MASK (0x0000F800U)
#define CSL_ICSSCFG_EDPRU1CH1CFG0REGISTER_PRU1_ED_TX_FRAME_SIZE1_SHIFT (0x0000000BU)
#define CSL_ICSSCFG_EDPRU1CH1CFG0REGISTER_PRU1_ED_TX_FRAME_SIZE1_MAX (0x0000001FU)

#define CSL_ICSSCFG_EDPRU1CH1CFG0REGISTER_PRU1_ED_RX_FRAME_SIZE1_MASK (0x0FFF0000U)
#define CSL_ICSSCFG_EDPRU1CH1CFG0REGISTER_PRU1_ED_RX_FRAME_SIZE1_SHIFT (0x00000010U)
#define CSL_ICSSCFG_EDPRU1CH1CFG0REGISTER_PRU1_ED_RX_FRAME_SIZE1_MAX (0x00000FFFU)

#define CSL_ICSSCFG_EDPRU1CH1CFG0REGISTER_PRU1_ED_RX_SNOOP1_MASK     (0x10000000U)
#define CSL_ICSSCFG_EDPRU1CH1CFG0REGISTER_PRU1_ED_RX_SNOOP1_SHIFT    (0x0000001CU)
#define CSL_ICSSCFG_EDPRU1CH1CFG0REGISTER_PRU1_ED_RX_SNOOP1_MAX      (0x00000001U)

#define CSL_ICSSCFG_EDPRU1CH1CFG0REGISTER_PRU1_ED_CLK_OUT_OVR_EN1_MASK (0x20000000U)
#define CSL_ICSSCFG_EDPRU1CH1CFG0REGISTER_PRU1_ED_CLK_OUT_OVR_EN1_SHIFT (0x0000001DU)
#define CSL_ICSSCFG_EDPRU1CH1CFG0REGISTER_PRU1_ED_CLK_OUT_OVR_EN1_MAX (0x00000001U)

#define CSL_ICSSCFG_EDPRU1CH1CFG0REGISTER_PRU1_ED_SW_CLK_OUT1_MASK   (0x40000000U)
#define CSL_ICSSCFG_EDPRU1CH1CFG0REGISTER_PRU1_ED_SW_CLK_OUT1_SHIFT  (0x0000001EU)
#define CSL_ICSSCFG_EDPRU1CH1CFG0REGISTER_PRU1_ED_SW_CLK_OUT1_MAX    (0x00000001U)

#define CSL_ICSSCFG_EDPRU1CH1CFG0REGISTER_PRU1_ED_TX_FIFO_SWAP_BITS1_MASK (0x80000000U)
#define CSL_ICSSCFG_EDPRU1CH1CFG0REGISTER_PRU1_ED_TX_FIFO_SWAP_BITS1_SHIFT (0x0000001FU)
#define CSL_ICSSCFG_EDPRU1CH1CFG0REGISTER_PRU1_ED_TX_FIFO_SWAP_BITS1_MAX (0x00000001U)

/* EDPRU1CH1CFG1REGISTER */

#define CSL_ICSSCFG_EDPRU1CH1CFG1REGISTER_PRU1_ED_TST_DELAY_COUNTER1_MASK (0x0000FFFFU)
#define CSL_ICSSCFG_EDPRU1CH1CFG1REGISTER_PRU1_ED_TST_DELAY_COUNTER1_SHIFT (0x00000000U)
#define CSL_ICSSCFG_EDPRU1CH1CFG1REGISTER_PRU1_ED_TST_DELAY_COUNTER1_MAX (0x0000FFFFU)

#define CSL_ICSSCFG_EDPRU1CH1CFG1REGISTER_PRU1_ED_RX_EN_COUNTER1_MASK (0xFFFF0000U)
#define CSL_ICSSCFG_EDPRU1CH1CFG1REGISTER_PRU1_ED_RX_EN_COUNTER1_SHIFT (0x00000010U)
#define CSL_ICSSCFG_EDPRU1CH1CFG1REGISTER_PRU1_ED_RX_EN_COUNTER1_MAX (0x0000FFFFU)

/* EDPRU1CH2CFG0REGISTER */

#define CSL_ICSSCFG_EDPRU1CH2CFG0REGISTER_PRU1_ED_TX_WDLY2_MASK      (0x000007FFU)
#define CSL_ICSSCFG_EDPRU1CH2CFG0REGISTER_PRU1_ED_TX_WDLY2_SHIFT     (0x00000000U)
#define CSL_ICSSCFG_EDPRU1CH2CFG0REGISTER_PRU1_ED_TX_WDLY2_MAX       (0x000007FFU)

#define CSL_ICSSCFG_EDPRU1CH2CFG0REGISTER_PRU1_ED_TX_FRAME_SIZE2_MASK (0x0000F800U)
#define CSL_ICSSCFG_EDPRU1CH2CFG0REGISTER_PRU1_ED_TX_FRAME_SIZE2_SHIFT (0x0000000BU)
#define CSL_ICSSCFG_EDPRU1CH2CFG0REGISTER_PRU1_ED_TX_FRAME_SIZE2_MAX (0x0000001FU)

#define CSL_ICSSCFG_EDPRU1CH2CFG0REGISTER_PRU1_ED_RX_FRAME_SIZE2_MASK (0x0FFF0000U)
#define CSL_ICSSCFG_EDPRU1CH2CFG0REGISTER_PRU1_ED_RX_FRAME_SIZE2_SHIFT (0x00000010U)
#define CSL_ICSSCFG_EDPRU1CH2CFG0REGISTER_PRU1_ED_RX_FRAME_SIZE2_MAX (0x00000FFFU)

#define CSL_ICSSCFG_EDPRU1CH2CFG0REGISTER_PRU1_ED_RX_SNOOP2_MASK     (0x10000000U)
#define CSL_ICSSCFG_EDPRU1CH2CFG0REGISTER_PRU1_ED_RX_SNOOP2_SHIFT    (0x0000001CU)
#define CSL_ICSSCFG_EDPRU1CH2CFG0REGISTER_PRU1_ED_RX_SNOOP2_MAX      (0x00000001U)

#define CSL_ICSSCFG_EDPRU1CH2CFG0REGISTER_PRU1_ED_CLK_OUT_OVR_EN2_MASK (0x20000000U)
#define CSL_ICSSCFG_EDPRU1CH2CFG0REGISTER_PRU1_ED_CLK_OUT_OVR_EN2_SHIFT (0x0000001DU)
#define CSL_ICSSCFG_EDPRU1CH2CFG0REGISTER_PRU1_ED_CLK_OUT_OVR_EN2_MAX (0x00000001U)

#define CSL_ICSSCFG_EDPRU1CH2CFG0REGISTER_PRU1_ED_SW_CLK_OUT2_MASK   (0x40000000U)
#define CSL_ICSSCFG_EDPRU1CH2CFG0REGISTER_PRU1_ED_SW_CLK_OUT2_SHIFT  (0x0000001EU)
#define CSL_ICSSCFG_EDPRU1CH2CFG0REGISTER_PRU1_ED_SW_CLK_OUT2_MAX    (0x00000001U)

#define CSL_ICSSCFG_EDPRU1CH2CFG0REGISTER_PRU1_ED_TX_FIFO_SWAP_BITS2_MASK (0x80000000U)
#define CSL_ICSSCFG_EDPRU1CH2CFG0REGISTER_PRU1_ED_TX_FIFO_SWAP_BITS2_SHIFT (0x0000001FU)
#define CSL_ICSSCFG_EDPRU1CH2CFG0REGISTER_PRU1_ED_TX_FIFO_SWAP_BITS2_MAX (0x00000001U)

/* EDPRU1CH2CFG1REGISTER */

#define CSL_ICSSCFG_EDPRU1CH2CFG1REGISTER_PRU1_ED_TST_DELAY_COUNTER2_MASK (0x0000FFFFU)
#define CSL_ICSSCFG_EDPRU1CH2CFG1REGISTER_PRU1_ED_TST_DELAY_COUNTER2_SHIFT (0x00000000U)
#define CSL_ICSSCFG_EDPRU1CH2CFG1REGISTER_PRU1_ED_TST_DELAY_COUNTER2_MAX (0x0000FFFFU)

#define CSL_ICSSCFG_EDPRU1CH2CFG1REGISTER_PRU1_ED_RX_EN_COUNTER2_MASK (0xFFFF0000U)
#define CSL_ICSSCFG_EDPRU1CH2CFG1REGISTER_PRU1_ED_RX_EN_COUNTER2_SHIFT (0x00000010U)
#define CSL_ICSSCFG_EDPRU1CH2CFG1REGISTER_PRU1_ED_RX_EN_COUNTER2_MAX (0x0000FFFFU)

/* RTU0_POKE_EN0_REG */

#define CSL_ICSSCFG_RTU0_POKE_EN0_REG_RTU0_POKE_R20_EN_MASK         (0x0000000FU)
#define CSL_ICSSCFG_RTU0_POKE_EN0_REG_RTU0_POKE_R20_EN_SHIFT        (0x00000000U)
#define CSL_ICSSCFG_RTU0_POKE_EN0_REG_RTU0_POKE_R20_EN_MAX          (0x0000000FU)

#define CSL_ICSSCFG_RTU0_POKE_EN0_REG_RTU0_POKE_R21_EN_MASK         (0x000000F0U)
#define CSL_ICSSCFG_RTU0_POKE_EN0_REG_RTU0_POKE_R21_EN_SHIFT        (0x00000004U)
#define CSL_ICSSCFG_RTU0_POKE_EN0_REG_RTU0_POKE_R21_EN_MAX          (0x0000000FU)

#define CSL_ICSSCFG_RTU0_POKE_EN0_REG_RTU0_POKE_R22_EN_MASK         (0x00000F00U)
#define CSL_ICSSCFG_RTU0_POKE_EN0_REG_RTU0_POKE_R22_EN_SHIFT        (0x00000008U)
#define CSL_ICSSCFG_RTU0_POKE_EN0_REG_RTU0_POKE_R22_EN_MAX          (0x0000000FU)

#define CSL_ICSSCFG_RTU0_POKE_EN0_REG_RTU0_POKE_R23_EN_MASK         (0x0000F000U)
#define CSL_ICSSCFG_RTU0_POKE_EN0_REG_RTU0_POKE_R23_EN_SHIFT        (0x0000000CU)
#define CSL_ICSSCFG_RTU0_POKE_EN0_REG_RTU0_POKE_R23_EN_MAX          (0x0000000FU)

#define CSL_ICSSCFG_RTU0_POKE_EN0_REG_RTU0_POKE_R24_EN_MASK         (0x000F0000U)
#define CSL_ICSSCFG_RTU0_POKE_EN0_REG_RTU0_POKE_R24_EN_SHIFT        (0x00000010U)
#define CSL_ICSSCFG_RTU0_POKE_EN0_REG_RTU0_POKE_R24_EN_MAX          (0x0000000FU)

#define CSL_ICSSCFG_RTU0_POKE_EN0_REG_RTU0_POKE_R25_EN_MASK         (0x00F00000U)
#define CSL_ICSSCFG_RTU0_POKE_EN0_REG_RTU0_POKE_R25_EN_SHIFT        (0x00000014U)
#define CSL_ICSSCFG_RTU0_POKE_EN0_REG_RTU0_POKE_R25_EN_MAX          (0x0000000FU)

#define CSL_ICSSCFG_RTU0_POKE_EN0_REG_RTU0_POKE_R26_EN_MASK         (0x0F000000U)
#define CSL_ICSSCFG_RTU0_POKE_EN0_REG_RTU0_POKE_R26_EN_SHIFT        (0x00000018U)
#define CSL_ICSSCFG_RTU0_POKE_EN0_REG_RTU0_POKE_R26_EN_MAX          (0x0000000FU)

#define CSL_ICSSCFG_RTU0_POKE_EN0_REG_RTU0_POKE_R27_EN_MASK         (0xF0000000U)
#define CSL_ICSSCFG_RTU0_POKE_EN0_REG_RTU0_POKE_R27_EN_SHIFT        (0x0000001CU)
#define CSL_ICSSCFG_RTU0_POKE_EN0_REG_RTU0_POKE_R27_EN_MAX          (0x0000000FU)

/* RTU1_POKE_EN0_REG */

#define CSL_ICSSCFG_RTU1_POKE_EN0_REG_RTU1_POKE_R20_EN_MASK         (0x0000000FU)
#define CSL_ICSSCFG_RTU1_POKE_EN0_REG_RTU1_POKE_R20_EN_SHIFT        (0x00000000U)
#define CSL_ICSSCFG_RTU1_POKE_EN0_REG_RTU1_POKE_R20_EN_MAX          (0x0000000FU)

#define CSL_ICSSCFG_RTU1_POKE_EN0_REG_RTU1_POKE_R21_EN_MASK         (0x000000F0U)
#define CSL_ICSSCFG_RTU1_POKE_EN0_REG_RTU1_POKE_R21_EN_SHIFT        (0x00000004U)
#define CSL_ICSSCFG_RTU1_POKE_EN0_REG_RTU1_POKE_R21_EN_MAX          (0x0000000FU)

#define CSL_ICSSCFG_RTU1_POKE_EN0_REG_RTU1_POKE_R22_EN_MASK         (0x00000F00U)
#define CSL_ICSSCFG_RTU1_POKE_EN0_REG_RTU1_POKE_R22_EN_SHIFT        (0x00000008U)
#define CSL_ICSSCFG_RTU1_POKE_EN0_REG_RTU1_POKE_R22_EN_MAX          (0x0000000FU)

#define CSL_ICSSCFG_RTU1_POKE_EN0_REG_RTU1_POKE_R23_EN_MASK         (0x0000F000U)
#define CSL_ICSSCFG_RTU1_POKE_EN0_REG_RTU1_POKE_R23_EN_SHIFT        (0x0000000CU)
#define CSL_ICSSCFG_RTU1_POKE_EN0_REG_RTU1_POKE_R23_EN_MAX          (0x0000000FU)

#define CSL_ICSSCFG_RTU1_POKE_EN0_REG_RTU1_POKE_R24_EN_MASK         (0x000F0000U)
#define CSL_ICSSCFG_RTU1_POKE_EN0_REG_RTU1_POKE_R24_EN_SHIFT        (0x00000010U)
#define CSL_ICSSCFG_RTU1_POKE_EN0_REG_RTU1_POKE_R24_EN_MAX          (0x0000000FU)

#define CSL_ICSSCFG_RTU1_POKE_EN0_REG_RTU1_POKE_R25_EN_MASK         (0x00F00000U)
#define CSL_ICSSCFG_RTU1_POKE_EN0_REG_RTU1_POKE_R25_EN_SHIFT        (0x00000014U)
#define CSL_ICSSCFG_RTU1_POKE_EN0_REG_RTU1_POKE_R25_EN_MAX          (0x0000000FU)

#define CSL_ICSSCFG_RTU1_POKE_EN0_REG_RTU1_POKE_R26_EN_MASK         (0x0F000000U)
#define CSL_ICSSCFG_RTU1_POKE_EN0_REG_RTU1_POKE_R26_EN_SHIFT        (0x00000018U)
#define CSL_ICSSCFG_RTU1_POKE_EN0_REG_RTU1_POKE_R26_EN_MAX          (0x0000000FU)

#define CSL_ICSSCFG_RTU1_POKE_EN0_REG_RTU1_POKE_R27_EN_MASK         (0xF0000000U)
#define CSL_ICSSCFG_RTU1_POKE_EN0_REG_RTU1_POKE_R27_EN_SHIFT        (0x0000001CU)
#define CSL_ICSSCFG_RTU1_POKE_EN0_REG_RTU1_POKE_R27_EN_MAX          (0x0000000FU)

/* PWM0 */

#define CSL_ICSSCFG_PWM0_PWM0_DEBOUNCE_VALUE_MASK                   (0x000000FFU)
#define CSL_ICSSCFG_PWM0_PWM0_DEBOUNCE_VALUE_SHIFT                  (0x00000000U)
#define CSL_ICSSCFG_PWM0_PWM0_DEBOUNCE_VALUE_MAX                    (0x000000FFU)

#define CSL_ICSSCFG_PWM0_PWM0_TRIP_MASK_MASK                        (0x0001FF00U)
#define CSL_ICSSCFG_PWM0_PWM0_TRIP_MASK_SHIFT                       (0x00000008U)
#define CSL_ICSSCFG_PWM0_PWM0_TRIP_MASK_MAX                         (0x000001FFU)

#define CSL_ICSSCFG_PWM0_PWM0_TRIP_CMP0_EN_MASK                     (0x00020000U)
#define CSL_ICSSCFG_PWM0_PWM0_TRIP_CMP0_EN_SHIFT                    (0x00000011U)
#define CSL_ICSSCFG_PWM0_PWM0_TRIP_CMP0_EN_MAX                      (0x00000001U)

#define CSL_ICSSCFG_PWM0_PWM0_TRIP_RESET_MASK                       (0x00040000U)
#define CSL_ICSSCFG_PWM0_PWM0_TRIP_RESET_SHIFT                      (0x00000012U)
#define CSL_ICSSCFG_PWM0_PWM0_TRIP_RESET_MAX                        (0x00000001U)

#define CSL_ICSSCFG_PWM0_PWM0_OVER_ERR_TRIP_MASK                    (0x00080000U)
#define CSL_ICSSCFG_PWM0_PWM0_OVER_ERR_TRIP_SHIFT                   (0x00000013U)
#define CSL_ICSSCFG_PWM0_PWM0_OVER_ERR_TRIP_MAX                     (0x00000001U)

#define CSL_ICSSCFG_PWM0_PWM0_POS_ERR_TRIP_MASK                     (0x00100000U)
#define CSL_ICSSCFG_PWM0_PWM0_POS_ERR_TRIP_SHIFT                    (0x00000014U)
#define CSL_ICSSCFG_PWM0_PWM0_POS_ERR_TRIP_MAX                      (0x00000001U)

#define CSL_ICSSCFG_PWM0_PWM0_TRIP_VEC_MASK                         (0x3FE00000U)
#define CSL_ICSSCFG_PWM0_PWM0_TRIP_VEC_SHIFT                        (0x00000015U)
#define CSL_ICSSCFG_PWM0_PWM0_TRIP_VEC_MAX                          (0x000001FFU)

#define CSL_ICSSCFG_PWM0_PWM0_TRIP_S_MASK                           (0x40000000U)
#define CSL_ICSSCFG_PWM0_PWM0_TRIP_S_SHIFT                          (0x0000001EU)
#define CSL_ICSSCFG_PWM0_PWM0_TRIP_S_MAX                            (0x00000001U)

/* PWM1 */

#define CSL_ICSSCFG_PWM1_PWM1_DEBOUNCE_VALUE_MASK                   (0x000000FFU)
#define CSL_ICSSCFG_PWM1_PWM1_DEBOUNCE_VALUE_SHIFT                  (0x00000000U)
#define CSL_ICSSCFG_PWM1_PWM1_DEBOUNCE_VALUE_MAX                    (0x000000FFU)

#define CSL_ICSSCFG_PWM1_PWM1_TRIP_MASK_MASK                        (0x0001FF00U)
#define CSL_ICSSCFG_PWM1_PWM1_TRIP_MASK_SHIFT                       (0x00000008U)
#define CSL_ICSSCFG_PWM1_PWM1_TRIP_MASK_MAX                         (0x000001FFU)

#define CSL_ICSSCFG_PWM1_PWM1_TRIP_CMP0_EN_MASK                     (0x00020000U)
#define CSL_ICSSCFG_PWM1_PWM1_TRIP_CMP0_EN_SHIFT                    (0x00000011U)
#define CSL_ICSSCFG_PWM1_PWM1_TRIP_CMP0_EN_MAX                      (0x00000001U)

#define CSL_ICSSCFG_PWM1_PWM1_TRIP_RESET_MASK                       (0x00040000U)
#define CSL_ICSSCFG_PWM1_PWM1_TRIP_RESET_SHIFT                      (0x00000012U)
#define CSL_ICSSCFG_PWM1_PWM1_TRIP_RESET_MAX                        (0x00000001U)

#define CSL_ICSSCFG_PWM1_PWM1_OVER_ERR_TRIP_MASK                    (0x00080000U)
#define CSL_ICSSCFG_PWM1_PWM1_OVER_ERR_TRIP_SHIFT                   (0x00000013U)
#define CSL_ICSSCFG_PWM1_PWM1_OVER_ERR_TRIP_MAX                     (0x00000001U)

#define CSL_ICSSCFG_PWM1_PWM1_POS_ERR_TRIP_MASK                     (0x00100000U)
#define CSL_ICSSCFG_PWM1_PWM1_POS_ERR_TRIP_SHIFT                    (0x00000014U)
#define CSL_ICSSCFG_PWM1_PWM1_POS_ERR_TRIP_MAX                      (0x00000001U)

#define CSL_ICSSCFG_PWM1_PWM1_TRIP_VEC_MASK                         (0x3FE00000U)
#define CSL_ICSSCFG_PWM1_PWM1_TRIP_VEC_SHIFT                        (0x00000015U)
#define CSL_ICSSCFG_PWM1_PWM1_TRIP_VEC_MAX                          (0x000001FFU)

#define CSL_ICSSCFG_PWM1_PWM1_TRIP_S_MASK                           (0x40000000U)
#define CSL_ICSSCFG_PWM1_PWM1_TRIP_S_SHIFT                          (0x0000001EU)
#define CSL_ICSSCFG_PWM1_PWM1_TRIP_S_MAX                            (0x00000001U)

/* PWM2 */

#define CSL_ICSSCFG_PWM2_PWM2_DEBOUNCE_VALUE_MASK                   (0x000000FFU)
#define CSL_ICSSCFG_PWM2_PWM2_DEBOUNCE_VALUE_SHIFT                  (0x00000000U)
#define CSL_ICSSCFG_PWM2_PWM2_DEBOUNCE_VALUE_MAX                    (0x000000FFU)

#define CSL_ICSSCFG_PWM2_PWM2_TRIP_MASK_MASK                        (0x0001FF00U)
#define CSL_ICSSCFG_PWM2_PWM2_TRIP_MASK_SHIFT                       (0x00000008U)
#define CSL_ICSSCFG_PWM2_PWM2_TRIP_MASK_MAX                         (0x000001FFU)

#define CSL_ICSSCFG_PWM2_PWM2_TRIP_CMP0_EN_MASK                     (0x00020000U)
#define CSL_ICSSCFG_PWM2_PWM2_TRIP_CMP0_EN_SHIFT                    (0x00000011U)
#define CSL_ICSSCFG_PWM2_PWM2_TRIP_CMP0_EN_MAX                      (0x00000001U)

#define CSL_ICSSCFG_PWM2_PWM2_TRIP_RESET_MASK                       (0x00040000U)
#define CSL_ICSSCFG_PWM2_PWM2_TRIP_RESET_SHIFT                      (0x00000012U)
#define CSL_ICSSCFG_PWM2_PWM2_TRIP_RESET_MAX                        (0x00000001U)

#define CSL_ICSSCFG_PWM2_PWM2_OVER_ERR_TRIP_MASK                    (0x00080000U)
#define CSL_ICSSCFG_PWM2_PWM2_OVER_ERR_TRIP_SHIFT                   (0x00000013U)
#define CSL_ICSSCFG_PWM2_PWM2_OVER_ERR_TRIP_MAX                     (0x00000001U)

#define CSL_ICSSCFG_PWM2_PWM2_POS_ERR_TRIP_MASK                     (0x00100000U)
#define CSL_ICSSCFG_PWM2_PWM2_POS_ERR_TRIP_SHIFT                    (0x00000014U)
#define CSL_ICSSCFG_PWM2_PWM2_POS_ERR_TRIP_MAX                      (0x00000001U)

#define CSL_ICSSCFG_PWM2_PWM2_TRIP_VEC_MASK                         (0x3FE00000U)
#define CSL_ICSSCFG_PWM2_PWM2_TRIP_VEC_SHIFT                        (0x00000015U)
#define CSL_ICSSCFG_PWM2_PWM2_TRIP_VEC_MAX                          (0x000001FFU)

#define CSL_ICSSCFG_PWM2_PWM2_TRIP_S_MASK                           (0x40000000U)
#define CSL_ICSSCFG_PWM2_PWM2_TRIP_S_SHIFT                          (0x0000001EU)
#define CSL_ICSSCFG_PWM2_PWM2_TRIP_S_MAX                            (0x00000001U)

/* PWM3 */

#define CSL_ICSSCFG_PWM3_PWM3_DEBOUNCE_VALUE_MASK                   (0x000000FFU)
#define CSL_ICSSCFG_PWM3_PWM3_DEBOUNCE_VALUE_SHIFT                  (0x00000000U)
#define CSL_ICSSCFG_PWM3_PWM3_DEBOUNCE_VALUE_MAX                    (0x000000FFU)

#define CSL_ICSSCFG_PWM3_PWM3_TRIP_MASK_MASK                        (0x0001FF00U)
#define CSL_ICSSCFG_PWM3_PWM3_TRIP_MASK_SHIFT                       (0x00000008U)
#define CSL_ICSSCFG_PWM3_PWM3_TRIP_MASK_MAX                         (0x000001FFU)

#define CSL_ICSSCFG_PWM3_PWM3_TRIP_CMP0_EN_MASK                     (0x00020000U)
#define CSL_ICSSCFG_PWM3_PWM3_TRIP_CMP0_EN_SHIFT                    (0x00000011U)
#define CSL_ICSSCFG_PWM3_PWM3_TRIP_CMP0_EN_MAX                      (0x00000001U)

#define CSL_ICSSCFG_PWM3_PWM3_TRIP_RESET_MASK                       (0x00040000U)
#define CSL_ICSSCFG_PWM3_PWM3_TRIP_RESET_SHIFT                      (0x00000012U)
#define CSL_ICSSCFG_PWM3_PWM3_TRIP_RESET_MAX                        (0x00000001U)

#define CSL_ICSSCFG_PWM3_PWM3_OVER_ERR_TRIP_MASK                    (0x00080000U)
#define CSL_ICSSCFG_PWM3_PWM3_OVER_ERR_TRIP_SHIFT                   (0x00000013U)
#define CSL_ICSSCFG_PWM3_PWM3_OVER_ERR_TRIP_MAX                     (0x00000001U)

#define CSL_ICSSCFG_PWM3_PWM3_POS_ERR_TRIP_MASK                     (0x00100000U)
#define CSL_ICSSCFG_PWM3_PWM3_POS_ERR_TRIP_SHIFT                    (0x00000014U)
#define CSL_ICSSCFG_PWM3_PWM3_POS_ERR_TRIP_MAX                      (0x00000001U)

#define CSL_ICSSCFG_PWM3_PWM3_TRIP_VEC_MASK                         (0x3FE00000U)
#define CSL_ICSSCFG_PWM3_PWM3_TRIP_VEC_SHIFT                        (0x00000015U)
#define CSL_ICSSCFG_PWM3_PWM3_TRIP_VEC_MAX                          (0x000001FFU)

#define CSL_ICSSCFG_PWM3_PWM3_TRIP_S_MASK                           (0x40000000U)
#define CSL_ICSSCFG_PWM3_PWM3_TRIP_S_SHIFT                          (0x0000001EU)
#define CSL_ICSSCFG_PWM3_PWM3_TRIP_S_MAX                            (0x00000001U)

/* PWM0_0 */

#define CSL_ICSSCFG_PWM0_0_PWM0_0_POS_INIT_MASK                     (0x00000003U)
#define CSL_ICSSCFG_PWM0_0_PWM0_0_POS_INIT_SHIFT                    (0x00000000U)
#define CSL_ICSSCFG_PWM0_0_PWM0_0_POS_INIT_MAX                      (0x00000003U)

#define CSL_ICSSCFG_PWM0_0_PWM0_0_NEG_INIT_MASK                     (0x0000000CU)
#define CSL_ICSSCFG_PWM0_0_PWM0_0_NEG_INIT_SHIFT                    (0x00000002U)
#define CSL_ICSSCFG_PWM0_0_PWM0_0_NEG_INIT_MAX                      (0x00000003U)

#define CSL_ICSSCFG_PWM0_0_PWM0_0_POS_TRIP_MASK                     (0x00000030U)
#define CSL_ICSSCFG_PWM0_0_PWM0_0_POS_TRIP_SHIFT                    (0x00000004U)
#define CSL_ICSSCFG_PWM0_0_PWM0_0_POS_TRIP_MAX                      (0x00000003U)

#define CSL_ICSSCFG_PWM0_0_PWM0_0_NEG_TRIP_MASK                     (0x000000C0U)
#define CSL_ICSSCFG_PWM0_0_PWM0_0_NEG_TRIP_SHIFT                    (0x00000006U)
#define CSL_ICSSCFG_PWM0_0_PWM0_0_NEG_TRIP_MAX                      (0x00000003U)

#define CSL_ICSSCFG_PWM0_0_PWM0_0_POS_ACT_MASK                      (0x00000300U)
#define CSL_ICSSCFG_PWM0_0_PWM0_0_POS_ACT_SHIFT                     (0x00000008U)
#define CSL_ICSSCFG_PWM0_0_PWM0_0_POS_ACT_MAX                       (0x00000003U)

#define CSL_ICSSCFG_PWM0_0_PWM0_0_NEG_ACT_MASK                      (0x00000C00U)
#define CSL_ICSSCFG_PWM0_0_PWM0_0_NEG_ACT_SHIFT                     (0x0000000AU)
#define CSL_ICSSCFG_PWM0_0_PWM0_0_NEG_ACT_MAX                       (0x00000003U)

/* PWM0_1 */

#define CSL_ICSSCFG_PWM0_1_PWM0_1_POS_INIT_MASK                     (0x00000003U)
#define CSL_ICSSCFG_PWM0_1_PWM0_1_POS_INIT_SHIFT                    (0x00000000U)
#define CSL_ICSSCFG_PWM0_1_PWM0_1_POS_INIT_MAX                      (0x00000003U)

#define CSL_ICSSCFG_PWM0_1_PWM0_1_NEG_INIT_MASK                     (0x0000000CU)
#define CSL_ICSSCFG_PWM0_1_PWM0_1_NEG_INIT_SHIFT                    (0x00000002U)
#define CSL_ICSSCFG_PWM0_1_PWM0_1_NEG_INIT_MAX                      (0x00000003U)

#define CSL_ICSSCFG_PWM0_1_PWM0_1_POS_TRIP_MASK                     (0x00000030U)
#define CSL_ICSSCFG_PWM0_1_PWM0_1_POS_TRIP_SHIFT                    (0x00000004U)
#define CSL_ICSSCFG_PWM0_1_PWM0_1_POS_TRIP_MAX                      (0x00000003U)

#define CSL_ICSSCFG_PWM0_1_PWM0_1_NEG_TRIP_MASK                     (0x000000C0U)
#define CSL_ICSSCFG_PWM0_1_PWM0_1_NEG_TRIP_SHIFT                    (0x00000006U)
#define CSL_ICSSCFG_PWM0_1_PWM0_1_NEG_TRIP_MAX                      (0x00000003U)

#define CSL_ICSSCFG_PWM0_1_PWM0_1_POS_ACT_MASK                      (0x00000300U)
#define CSL_ICSSCFG_PWM0_1_PWM0_1_POS_ACT_SHIFT                     (0x00000008U)
#define CSL_ICSSCFG_PWM0_1_PWM0_1_POS_ACT_MAX                       (0x00000003U)

#define CSL_ICSSCFG_PWM0_1_PWM0_1_NEG_ACT_MASK                      (0x00000C00U)
#define CSL_ICSSCFG_PWM0_1_PWM0_1_NEG_ACT_SHIFT                     (0x0000000AU)
#define CSL_ICSSCFG_PWM0_1_PWM0_1_NEG_ACT_MAX                       (0x00000003U)

/* PWM0_2 */

#define CSL_ICSSCFG_PWM0_2_PWM0_2_POS_INIT_MASK                     (0x00000003U)
#define CSL_ICSSCFG_PWM0_2_PWM0_2_POS_INIT_SHIFT                    (0x00000000U)
#define CSL_ICSSCFG_PWM0_2_PWM0_2_POS_INIT_MAX                      (0x00000003U)

#define CSL_ICSSCFG_PWM0_2_PWM0_2_NEG_INIT_MASK                     (0x0000000CU)
#define CSL_ICSSCFG_PWM0_2_PWM0_2_NEG_INIT_SHIFT                    (0x00000002U)
#define CSL_ICSSCFG_PWM0_2_PWM0_2_NEG_INIT_MAX                      (0x00000003U)

#define CSL_ICSSCFG_PWM0_2_PWM0_2_POS_TRIP_MASK                     (0x00000030U)
#define CSL_ICSSCFG_PWM0_2_PWM0_2_POS_TRIP_SHIFT                    (0x00000004U)
#define CSL_ICSSCFG_PWM0_2_PWM0_2_POS_TRIP_MAX                      (0x00000003U)

#define CSL_ICSSCFG_PWM0_2_PWM0_2_NEG_TRIP_MASK                     (0x000000C0U)
#define CSL_ICSSCFG_PWM0_2_PWM0_2_NEG_TRIP_SHIFT                    (0x00000006U)
#define CSL_ICSSCFG_PWM0_2_PWM0_2_NEG_TRIP_MAX                      (0x00000003U)

#define CSL_ICSSCFG_PWM0_2_PWM0_2_POS_ACT_MASK                      (0x00000300U)
#define CSL_ICSSCFG_PWM0_2_PWM0_2_POS_ACT_SHIFT                     (0x00000008U)
#define CSL_ICSSCFG_PWM0_2_PWM0_2_POS_ACT_MAX                       (0x00000003U)

#define CSL_ICSSCFG_PWM0_2_PWM0_2_NEG_ACT_MASK                      (0x00000C00U)
#define CSL_ICSSCFG_PWM0_2_PWM0_2_NEG_ACT_SHIFT                     (0x0000000AU)
#define CSL_ICSSCFG_PWM0_2_PWM0_2_NEG_ACT_MAX                       (0x00000003U)

/* PWM1_0 */

#define CSL_ICSSCFG_PWM1_0_PWM1_0_POS_INIT_MASK                     (0x00000003U)
#define CSL_ICSSCFG_PWM1_0_PWM1_0_POS_INIT_SHIFT                    (0x00000000U)
#define CSL_ICSSCFG_PWM1_0_PWM1_0_POS_INIT_MAX                      (0x00000003U)

#define CSL_ICSSCFG_PWM1_0_PWM1_0_NEG_INIT_MASK                     (0x0000000CU)
#define CSL_ICSSCFG_PWM1_0_PWM1_0_NEG_INIT_SHIFT                    (0x00000002U)
#define CSL_ICSSCFG_PWM1_0_PWM1_0_NEG_INIT_MAX                      (0x00000003U)

#define CSL_ICSSCFG_PWM1_0_PWM1_0_POS_TRIP_MASK                     (0x00000030U)
#define CSL_ICSSCFG_PWM1_0_PWM1_0_POS_TRIP_SHIFT                    (0x00000004U)
#define CSL_ICSSCFG_PWM1_0_PWM1_0_POS_TRIP_MAX                      (0x00000003U)

#define CSL_ICSSCFG_PWM1_0_PWM1_0_NEG_TRIP_MASK                     (0x000000C0U)
#define CSL_ICSSCFG_PWM1_0_PWM1_0_NEG_TRIP_SHIFT                    (0x00000006U)
#define CSL_ICSSCFG_PWM1_0_PWM1_0_NEG_TRIP_MAX                      (0x00000003U)

#define CSL_ICSSCFG_PWM1_0_PWM1_0_POS_ACT_MASK                      (0x00000300U)
#define CSL_ICSSCFG_PWM1_0_PWM1_0_POS_ACT_SHIFT                     (0x00000008U)
#define CSL_ICSSCFG_PWM1_0_PWM1_0_POS_ACT_MAX                       (0x00000003U)

#define CSL_ICSSCFG_PWM1_0_PWM1_0_NEG_ACT_MASK                      (0x00000C00U)
#define CSL_ICSSCFG_PWM1_0_PWM1_0_NEG_ACT_SHIFT                     (0x0000000AU)
#define CSL_ICSSCFG_PWM1_0_PWM1_0_NEG_ACT_MAX                       (0x00000003U)

/* PWM1_1 */

#define CSL_ICSSCFG_PWM1_1_PWM1_1_POS_INIT_MASK                     (0x00000003U)
#define CSL_ICSSCFG_PWM1_1_PWM1_1_POS_INIT_SHIFT                    (0x00000000U)
#define CSL_ICSSCFG_PWM1_1_PWM1_1_POS_INIT_MAX                      (0x00000003U)

#define CSL_ICSSCFG_PWM1_1_PWM1_1_NEG_INIT_MASK                     (0x0000000CU)
#define CSL_ICSSCFG_PWM1_1_PWM1_1_NEG_INIT_SHIFT                    (0x00000002U)
#define CSL_ICSSCFG_PWM1_1_PWM1_1_NEG_INIT_MAX                      (0x00000003U)

#define CSL_ICSSCFG_PWM1_1_PWM1_1_POS_TRIP_MASK                     (0x00000030U)
#define CSL_ICSSCFG_PWM1_1_PWM1_1_POS_TRIP_SHIFT                    (0x00000004U)
#define CSL_ICSSCFG_PWM1_1_PWM1_1_POS_TRIP_MAX                      (0x00000003U)

#define CSL_ICSSCFG_PWM1_1_PWM1_1_NEG_TRIP_MASK                     (0x000000C0U)
#define CSL_ICSSCFG_PWM1_1_PWM1_1_NEG_TRIP_SHIFT                    (0x00000006U)
#define CSL_ICSSCFG_PWM1_1_PWM1_1_NEG_TRIP_MAX                      (0x00000003U)

#define CSL_ICSSCFG_PWM1_1_PWM1_1_POS_ACT_MASK                      (0x00000300U)
#define CSL_ICSSCFG_PWM1_1_PWM1_1_POS_ACT_SHIFT                     (0x00000008U)
#define CSL_ICSSCFG_PWM1_1_PWM1_1_POS_ACT_MAX                       (0x00000003U)

#define CSL_ICSSCFG_PWM1_1_PWM1_1_NEG_ACT_MASK                      (0x00000C00U)
#define CSL_ICSSCFG_PWM1_1_PWM1_1_NEG_ACT_SHIFT                     (0x0000000AU)
#define CSL_ICSSCFG_PWM1_1_PWM1_1_NEG_ACT_MAX                       (0x00000003U)

/* PWM1_2 */

#define CSL_ICSSCFG_PWM1_2_PWM1_2_POS_INIT_MASK                     (0x00000003U)
#define CSL_ICSSCFG_PWM1_2_PWM1_2_POS_INIT_SHIFT                    (0x00000000U)
#define CSL_ICSSCFG_PWM1_2_PWM1_2_POS_INIT_MAX                      (0x00000003U)

#define CSL_ICSSCFG_PWM1_2_PWM1_2_NEG_INIT_MASK                     (0x0000000CU)
#define CSL_ICSSCFG_PWM1_2_PWM1_2_NEG_INIT_SHIFT                    (0x00000002U)
#define CSL_ICSSCFG_PWM1_2_PWM1_2_NEG_INIT_MAX                      (0x00000003U)

#define CSL_ICSSCFG_PWM1_2_PWM1_2_POS_TRIP_MASK                     (0x00000030U)
#define CSL_ICSSCFG_PWM1_2_PWM1_2_POS_TRIP_SHIFT                    (0x00000004U)
#define CSL_ICSSCFG_PWM1_2_PWM1_2_POS_TRIP_MAX                      (0x00000003U)

#define CSL_ICSSCFG_PWM1_2_PWM1_2_NEG_TRIP_MASK                     (0x000000C0U)
#define CSL_ICSSCFG_PWM1_2_PWM1_2_NEG_TRIP_SHIFT                    (0x00000006U)
#define CSL_ICSSCFG_PWM1_2_PWM1_2_NEG_TRIP_MAX                      (0x00000003U)

#define CSL_ICSSCFG_PWM1_2_PWM1_2_POS_ACT_MASK                      (0x00000300U)
#define CSL_ICSSCFG_PWM1_2_PWM1_2_POS_ACT_SHIFT                     (0x00000008U)
#define CSL_ICSSCFG_PWM1_2_PWM1_2_POS_ACT_MAX                       (0x00000003U)

#define CSL_ICSSCFG_PWM1_2_PWM1_2_NEG_ACT_MASK                      (0x00000C00U)
#define CSL_ICSSCFG_PWM1_2_PWM1_2_NEG_ACT_SHIFT                     (0x0000000AU)
#define CSL_ICSSCFG_PWM1_2_PWM1_2_NEG_ACT_MAX                       (0x00000003U)

/* PWM2_0 */

#define CSL_ICSSCFG_PWM2_0_PWM2_0_POS_INIT_MASK                     (0x00000003U)
#define CSL_ICSSCFG_PWM2_0_PWM2_0_POS_INIT_SHIFT                    (0x00000000U)
#define CSL_ICSSCFG_PWM2_0_PWM2_0_POS_INIT_MAX                      (0x00000003U)

#define CSL_ICSSCFG_PWM2_0_PWM2_0_NEG_INIT_MASK                     (0x0000000CU)
#define CSL_ICSSCFG_PWM2_0_PWM2_0_NEG_INIT_SHIFT                    (0x00000002U)
#define CSL_ICSSCFG_PWM2_0_PWM2_0_NEG_INIT_MAX                      (0x00000003U)

#define CSL_ICSSCFG_PWM2_0_PWM2_0_POS_TRIP_MASK                     (0x00000030U)
#define CSL_ICSSCFG_PWM2_0_PWM2_0_POS_TRIP_SHIFT                    (0x00000004U)
#define CSL_ICSSCFG_PWM2_0_PWM2_0_POS_TRIP_MAX                      (0x00000003U)

#define CSL_ICSSCFG_PWM2_0_PWM2_0_NEG_TRIP_MASK                     (0x000000C0U)
#define CSL_ICSSCFG_PWM2_0_PWM2_0_NEG_TRIP_SHIFT                    (0x00000006U)
#define CSL_ICSSCFG_PWM2_0_PWM2_0_NEG_TRIP_MAX                      (0x00000003U)

#define CSL_ICSSCFG_PWM2_0_PWM2_0_POS_ACT_MASK                      (0x00000300U)
#define CSL_ICSSCFG_PWM2_0_PWM2_0_POS_ACT_SHIFT                     (0x00000008U)
#define CSL_ICSSCFG_PWM2_0_PWM2_0_POS_ACT_MAX                       (0x00000003U)

#define CSL_ICSSCFG_PWM2_0_PWM2_0_NEG_ACT_MASK                      (0x00000C00U)
#define CSL_ICSSCFG_PWM2_0_PWM2_0_NEG_ACT_SHIFT                     (0x0000000AU)
#define CSL_ICSSCFG_PWM2_0_PWM2_0_NEG_ACT_MAX                       (0x00000003U)

/* PWM2_1 */

#define CSL_ICSSCFG_PWM2_1_PWM2_1_POS_INIT_MASK                     (0x00000003U)
#define CSL_ICSSCFG_PWM2_1_PWM2_1_POS_INIT_SHIFT                    (0x00000000U)
#define CSL_ICSSCFG_PWM2_1_PWM2_1_POS_INIT_MAX                      (0x00000003U)

#define CSL_ICSSCFG_PWM2_1_PWM2_1_NEG_INIT_MASK                     (0x0000000CU)
#define CSL_ICSSCFG_PWM2_1_PWM2_1_NEG_INIT_SHIFT                    (0x00000002U)
#define CSL_ICSSCFG_PWM2_1_PWM2_1_NEG_INIT_MAX                      (0x00000003U)

#define CSL_ICSSCFG_PWM2_1_PWM2_1_POS_TRIP_MASK                     (0x00000030U)
#define CSL_ICSSCFG_PWM2_1_PWM2_1_POS_TRIP_SHIFT                    (0x00000004U)
#define CSL_ICSSCFG_PWM2_1_PWM2_1_POS_TRIP_MAX                      (0x00000003U)

#define CSL_ICSSCFG_PWM2_1_PWM2_1_NEG_TRIP_MASK                     (0x000000C0U)
#define CSL_ICSSCFG_PWM2_1_PWM2_1_NEG_TRIP_SHIFT                    (0x00000006U)
#define CSL_ICSSCFG_PWM2_1_PWM2_1_NEG_TRIP_MAX                      (0x00000003U)

#define CSL_ICSSCFG_PWM2_1_PWM2_1_POS_ACT_MASK                      (0x00000300U)
#define CSL_ICSSCFG_PWM2_1_PWM2_1_POS_ACT_SHIFT                     (0x00000008U)
#define CSL_ICSSCFG_PWM2_1_PWM2_1_POS_ACT_MAX                       (0x00000003U)

#define CSL_ICSSCFG_PWM2_1_PWM2_1_NEG_ACT_MASK                      (0x00000C00U)
#define CSL_ICSSCFG_PWM2_1_PWM2_1_NEG_ACT_SHIFT                     (0x0000000AU)
#define CSL_ICSSCFG_PWM2_1_PWM2_1_NEG_ACT_MAX                       (0x00000003U)

/* PWM2_2 */

#define CSL_ICSSCFG_PWM2_2_PWM2_2_POS_INIT_MASK                     (0x00000003U)
#define CSL_ICSSCFG_PWM2_2_PWM2_2_POS_INIT_SHIFT                    (0x00000000U)
#define CSL_ICSSCFG_PWM2_2_PWM2_2_POS_INIT_MAX                      (0x00000003U)

#define CSL_ICSSCFG_PWM2_2_PWM2_2_NEG_INIT_MASK                     (0x0000000CU)
#define CSL_ICSSCFG_PWM2_2_PWM2_2_NEG_INIT_SHIFT                    (0x00000002U)
#define CSL_ICSSCFG_PWM2_2_PWM2_2_NEG_INIT_MAX                      (0x00000003U)

#define CSL_ICSSCFG_PWM2_2_PWM2_2_POS_TRIP_MASK                     (0x00000030U)
#define CSL_ICSSCFG_PWM2_2_PWM2_2_POS_TRIP_SHIFT                    (0x00000004U)
#define CSL_ICSSCFG_PWM2_2_PWM2_2_POS_TRIP_MAX                      (0x00000003U)

#define CSL_ICSSCFG_PWM2_2_PWM2_2_NEG_TRIP_MASK                     (0x000000C0U)
#define CSL_ICSSCFG_PWM2_2_PWM2_2_NEG_TRIP_SHIFT                    (0x00000006U)
#define CSL_ICSSCFG_PWM2_2_PWM2_2_NEG_TRIP_MAX                      (0x00000003U)

#define CSL_ICSSCFG_PWM2_2_PWM2_2_POS_ACT_MASK                      (0x00000300U)
#define CSL_ICSSCFG_PWM2_2_PWM2_2_POS_ACT_SHIFT                     (0x00000008U)
#define CSL_ICSSCFG_PWM2_2_PWM2_2_POS_ACT_MAX                       (0x00000003U)

#define CSL_ICSSCFG_PWM2_2_PWM2_2_NEG_ACT_MASK                      (0x00000C00U)
#define CSL_ICSSCFG_PWM2_2_PWM2_2_NEG_ACT_SHIFT                     (0x0000000AU)
#define CSL_ICSSCFG_PWM2_2_PWM2_2_NEG_ACT_MAX                       (0x00000003U)

/* PWM3_0 */

#define CSL_ICSSCFG_PWM3_0_PWM3_0_POS_INIT_MASK                     (0x00000003U)
#define CSL_ICSSCFG_PWM3_0_PWM3_0_POS_INIT_SHIFT                    (0x00000000U)
#define CSL_ICSSCFG_PWM3_0_PWM3_0_POS_INIT_MAX                      (0x00000003U)

#define CSL_ICSSCFG_PWM3_0_PWM3_0_NEG_INIT_MASK                     (0x0000000CU)
#define CSL_ICSSCFG_PWM3_0_PWM3_0_NEG_INIT_SHIFT                    (0x00000002U)
#define CSL_ICSSCFG_PWM3_0_PWM3_0_NEG_INIT_MAX                      (0x00000003U)

#define CSL_ICSSCFG_PWM3_0_PWM3_0_POS_TRIP_MASK                     (0x00000030U)
#define CSL_ICSSCFG_PWM3_0_PWM3_0_POS_TRIP_SHIFT                    (0x00000004U)
#define CSL_ICSSCFG_PWM3_0_PWM3_0_POS_TRIP_MAX                      (0x00000003U)

#define CSL_ICSSCFG_PWM3_0_PWM3_0_NEG_TRIP_MASK                     (0x000000C0U)
#define CSL_ICSSCFG_PWM3_0_PWM3_0_NEG_TRIP_SHIFT                    (0x00000006U)
#define CSL_ICSSCFG_PWM3_0_PWM3_0_NEG_TRIP_MAX                      (0x00000003U)

#define CSL_ICSSCFG_PWM3_0_PWM3_0_POS_ACT_MASK                      (0x00000300U)
#define CSL_ICSSCFG_PWM3_0_PWM3_0_POS_ACT_SHIFT                     (0x00000008U)
#define CSL_ICSSCFG_PWM3_0_PWM3_0_POS_ACT_MAX                       (0x00000003U)

#define CSL_ICSSCFG_PWM3_0_PWM3_0_NEG_ACT_MASK                      (0x00000C00U)
#define CSL_ICSSCFG_PWM3_0_PWM3_0_NEG_ACT_SHIFT                     (0x0000000AU)
#define CSL_ICSSCFG_PWM3_0_PWM3_0_NEG_ACT_MAX                       (0x00000003U)

/* PWM3_1 */

#define CSL_ICSSCFG_PWM3_1_PWM3_1_POS_INIT_MASK                     (0x00000003U)
#define CSL_ICSSCFG_PWM3_1_PWM3_1_POS_INIT_SHIFT                    (0x00000000U)
#define CSL_ICSSCFG_PWM3_1_PWM3_1_POS_INIT_MAX                      (0x00000003U)

#define CSL_ICSSCFG_PWM3_1_PWM3_1_NEG_INIT_MASK                     (0x0000000CU)
#define CSL_ICSSCFG_PWM3_1_PWM3_1_NEG_INIT_SHIFT                    (0x00000002U)
#define CSL_ICSSCFG_PWM3_1_PWM3_1_NEG_INIT_MAX                      (0x00000003U)

#define CSL_ICSSCFG_PWM3_1_PWM3_1_POS_TRIP_MASK                     (0x00000030U)
#define CSL_ICSSCFG_PWM3_1_PWM3_1_POS_TRIP_SHIFT                    (0x00000004U)
#define CSL_ICSSCFG_PWM3_1_PWM3_1_POS_TRIP_MAX                      (0x00000003U)

#define CSL_ICSSCFG_PWM3_1_PWM3_1_NEG_TRIP_MASK                     (0x000000C0U)
#define CSL_ICSSCFG_PWM3_1_PWM3_1_NEG_TRIP_SHIFT                    (0x00000006U)
#define CSL_ICSSCFG_PWM3_1_PWM3_1_NEG_TRIP_MAX                      (0x00000003U)

#define CSL_ICSSCFG_PWM3_1_PWM3_1_POS_ACT_MASK                      (0x00000300U)
#define CSL_ICSSCFG_PWM3_1_PWM3_1_POS_ACT_SHIFT                     (0x00000008U)
#define CSL_ICSSCFG_PWM3_1_PWM3_1_POS_ACT_MAX                       (0x00000003U)

#define CSL_ICSSCFG_PWM3_1_PWM3_1_NEG_ACT_MASK                      (0x00000C00U)
#define CSL_ICSSCFG_PWM3_1_PWM3_1_NEG_ACT_SHIFT                     (0x0000000AU)
#define CSL_ICSSCFG_PWM3_1_PWM3_1_NEG_ACT_MAX                       (0x00000003U)

/* PWM3_2 */

#define CSL_ICSSCFG_PWM3_2_PWM3_2_POS_INIT_MASK                     (0x00000003U)
#define CSL_ICSSCFG_PWM3_2_PWM3_2_POS_INIT_SHIFT                    (0x00000000U)
#define CSL_ICSSCFG_PWM3_2_PWM3_2_POS_INIT_MAX                      (0x00000003U)

#define CSL_ICSSCFG_PWM3_2_PWM3_2_NEG_INIT_MASK                     (0x0000000CU)
#define CSL_ICSSCFG_PWM3_2_PWM3_2_NEG_INIT_SHIFT                    (0x00000002U)
#define CSL_ICSSCFG_PWM3_2_PWM3_2_NEG_INIT_MAX                      (0x00000003U)

#define CSL_ICSSCFG_PWM3_2_PWM3_2_POS_TRIP_MASK                     (0x00000030U)
#define CSL_ICSSCFG_PWM3_2_PWM3_2_POS_TRIP_SHIFT                    (0x00000004U)
#define CSL_ICSSCFG_PWM3_2_PWM3_2_POS_TRIP_MAX                      (0x00000003U)

#define CSL_ICSSCFG_PWM3_2_PWM3_2_NEG_TRIP_MASK                     (0x000000C0U)
#define CSL_ICSSCFG_PWM3_2_PWM3_2_NEG_TRIP_SHIFT                    (0x00000006U)
#define CSL_ICSSCFG_PWM3_2_PWM3_2_NEG_TRIP_MAX                      (0x00000003U)

#define CSL_ICSSCFG_PWM3_2_PWM3_2_POS_ACT_MASK                      (0x00000300U)
#define CSL_ICSSCFG_PWM3_2_PWM3_2_POS_ACT_SHIFT                     (0x00000008U)
#define CSL_ICSSCFG_PWM3_2_PWM3_2_POS_ACT_MAX                       (0x00000003U)

#define CSL_ICSSCFG_PWM3_2_PWM3_2_NEG_ACT_MASK                      (0x00000C00U)
#define CSL_ICSSCFG_PWM3_2_PWM3_2_NEG_ACT_SHIFT                     (0x0000000AU)
#define CSL_ICSSCFG_PWM3_2_PWM3_2_NEG_ACT_MAX                       (0x00000003U)

/* SPIN_LOCK0 */

#define CSL_ICSSCFG_SPIN_LOCK0_MMR_OWN_REQ_STATUS_0_MASK            (0x00000001U)
#define CSL_ICSSCFG_SPIN_LOCK0_MMR_OWN_REQ_STATUS_0_SHIFT           (0x00000000U)
#define CSL_ICSSCFG_SPIN_LOCK0_MMR_OWN_REQ_STATUS_0_MAX             (0x00000001U)

#define CSL_ICSSCFG_SPIN_LOCK0_MMR_OWN_REQ_CLR_0_MASK               (0x00000002U)
#define CSL_ICSSCFG_SPIN_LOCK0_MMR_OWN_REQ_CLR_0_SHIFT              (0x00000001U)
#define CSL_ICSSCFG_SPIN_LOCK0_MMR_OWN_REQ_CLR_0_MAX                (0x00000001U)

#define CSL_ICSSCFG_SPIN_LOCK0_MMR_OWN_REQ_VECTOR_0_MASK            (0x00003F00U)
#define CSL_ICSSCFG_SPIN_LOCK0_MMR_OWN_REQ_VECTOR_0_SHIFT           (0x00000008U)
#define CSL_ICSSCFG_SPIN_LOCK0_MMR_OWN_REQ_VECTOR_0_MAX             (0x0000003FU)

/* SPIN_LOCK1 */

#define CSL_ICSSCFG_SPIN_LOCK1_MMR_OWN_REQ_STATUS_1_MASK            (0x00000001U)
#define CSL_ICSSCFG_SPIN_LOCK1_MMR_OWN_REQ_STATUS_1_SHIFT           (0x00000000U)
#define CSL_ICSSCFG_SPIN_LOCK1_MMR_OWN_REQ_STATUS_1_MAX             (0x00000001U)

#define CSL_ICSSCFG_SPIN_LOCK1_MMR_OWN_REQ_CLR_1_MASK               (0x00000002U)
#define CSL_ICSSCFG_SPIN_LOCK1_MMR_OWN_REQ_CLR_1_SHIFT              (0x00000001U)
#define CSL_ICSSCFG_SPIN_LOCK1_MMR_OWN_REQ_CLR_1_MAX                (0x00000001U)

#define CSL_ICSSCFG_SPIN_LOCK1_MMR_OWN_REQ_VECTOR_1_MASK            (0x00003F00U)
#define CSL_ICSSCFG_SPIN_LOCK1_MMR_OWN_REQ_VECTOR_1_SHIFT           (0x00000008U)
#define CSL_ICSSCFG_SPIN_LOCK1_MMR_OWN_REQ_VECTOR_1_MAX             (0x0000003FU)

/* PA_STAT_PDSP_CFG0 */

#define CSL_ICSSCFG_PA_STAT_PDSP_CFG0_PA_PDSP0_INDEX_MASK           (0x00003FFFU)
#define CSL_ICSSCFG_PA_STAT_PDSP_CFG0_PA_PDSP0_INDEX_SHIFT          (0x00000000U)
#define CSL_ICSSCFG_PA_STAT_PDSP_CFG0_PA_PDSP0_INDEX_MAX            (0x00003FFFU)

#define CSL_ICSSCFG_PA_STAT_PDSP_CFG0_PA_PDSP0_INC_VAL_MASK         (0x7FFFC000U)
#define CSL_ICSSCFG_PA_STAT_PDSP_CFG0_PA_PDSP0_INC_VAL_SHIFT        (0x0000000EU)
#define CSL_ICSSCFG_PA_STAT_PDSP_CFG0_PA_PDSP0_INC_VAL_MAX          (0x0001FFFFU)

#define CSL_ICSSCFG_PA_STAT_PDSP_CFG0_PA_PDSP0_INC_TYPE_MASK        (0x80000000U)
#define CSL_ICSSCFG_PA_STAT_PDSP_CFG0_PA_PDSP0_INC_TYPE_SHIFT       (0x0000001FU)
#define CSL_ICSSCFG_PA_STAT_PDSP_CFG0_PA_PDSP0_INC_TYPE_MAX         (0x00000001U)

/* PA_STAT_PDSP_STAT0 */

#define CSL_ICSSCFG_PA_STAT_PDSP_STAT0_PA_PDSP0_READY_MASK          (0x00000001U)
#define CSL_ICSSCFG_PA_STAT_PDSP_STAT0_PA_PDSP0_READY_SHIFT         (0x00000000U)
#define CSL_ICSSCFG_PA_STAT_PDSP_STAT0_PA_PDSP0_READY_MAX           (0x00000001U)

#define CSL_ICSSCFG_PA_STAT_PDSP_STAT0_PA_PDSP0_STATUS_MASK         (0x0000000EU)
#define CSL_ICSSCFG_PA_STAT_PDSP_STAT0_PA_PDSP0_STATUS_SHIFT        (0x00000001U)
#define CSL_ICSSCFG_PA_STAT_PDSP_STAT0_PA_PDSP0_STATUS_MAX          (0x00000007U)

/* PA_STAT_PDSP_CFG1 */

#define CSL_ICSSCFG_PA_STAT_PDSP_CFG1_PA_PDSP1_INDEX_MASK           (0x00003FFFU)
#define CSL_ICSSCFG_PA_STAT_PDSP_CFG1_PA_PDSP1_INDEX_SHIFT          (0x00000000U)
#define CSL_ICSSCFG_PA_STAT_PDSP_CFG1_PA_PDSP1_INDEX_MAX            (0x00003FFFU)

#define CSL_ICSSCFG_PA_STAT_PDSP_CFG1_PA_PDSP1_INC_VAL_MASK         (0x7FFFC000U)
#define CSL_ICSSCFG_PA_STAT_PDSP_CFG1_PA_PDSP1_INC_VAL_SHIFT        (0x0000000EU)
#define CSL_ICSSCFG_PA_STAT_PDSP_CFG1_PA_PDSP1_INC_VAL_MAX          (0x0001FFFFU)

#define CSL_ICSSCFG_PA_STAT_PDSP_CFG1_PA_PDSP1_INC_TYPE_MASK        (0x80000000U)
#define CSL_ICSSCFG_PA_STAT_PDSP_CFG1_PA_PDSP1_INC_TYPE_SHIFT       (0x0000001FU)
#define CSL_ICSSCFG_PA_STAT_PDSP_CFG1_PA_PDSP1_INC_TYPE_MAX         (0x00000001U)

/* PA_STAT_PDSP_STAT1 */

#define CSL_ICSSCFG_PA_STAT_PDSP_STAT1_PA_PDSP1_READY_MASK          (0x00000001U)
#define CSL_ICSSCFG_PA_STAT_PDSP_STAT1_PA_PDSP1_READY_SHIFT         (0x00000000U)
#define CSL_ICSSCFG_PA_STAT_PDSP_STAT1_PA_PDSP1_READY_MAX           (0x00000001U)

#define CSL_ICSSCFG_PA_STAT_PDSP_STAT1_PA_PDSP1_STATUS_MASK         (0x0000000EU)
#define CSL_ICSSCFG_PA_STAT_PDSP_STAT1_PA_PDSP1_STATUS_SHIFT        (0x00000001U)
#define CSL_ICSSCFG_PA_STAT_PDSP_STAT1_PA_PDSP1_STATUS_MAX          (0x00000007U)

/* PA_STAT_PDSP_CFG2 */

#define CSL_ICSSCFG_PA_STAT_PDSP_CFG2_PA_PDSP2_INDEX_MASK           (0x00003FFFU)
#define CSL_ICSSCFG_PA_STAT_PDSP_CFG2_PA_PDSP2_INDEX_SHIFT          (0x00000000U)
#define CSL_ICSSCFG_PA_STAT_PDSP_CFG2_PA_PDSP2_INDEX_MAX            (0x00003FFFU)

#define CSL_ICSSCFG_PA_STAT_PDSP_CFG2_PA_PDSP2_INC_VAL_MASK         (0x7FFFC000U)
#define CSL_ICSSCFG_PA_STAT_PDSP_CFG2_PA_PDSP2_INC_VAL_SHIFT        (0x0000000EU)
#define CSL_ICSSCFG_PA_STAT_PDSP_CFG2_PA_PDSP2_INC_VAL_MAX          (0x0001FFFFU)

#define CSL_ICSSCFG_PA_STAT_PDSP_CFG2_PA_PDSP2_INC_TYPE_MASK        (0x80000000U)
#define CSL_ICSSCFG_PA_STAT_PDSP_CFG2_PA_PDSP2_INC_TYPE_SHIFT       (0x0000001FU)
#define CSL_ICSSCFG_PA_STAT_PDSP_CFG2_PA_PDSP2_INC_TYPE_MAX         (0x00000001U)

/* PA_STAT_PDSP_STAT2 */

#define CSL_ICSSCFG_PA_STAT_PDSP_STAT2_PA_PDSP2_READY_MASK          (0x00000001U)
#define CSL_ICSSCFG_PA_STAT_PDSP_STAT2_PA_PDSP2_READY_SHIFT         (0x00000000U)
#define CSL_ICSSCFG_PA_STAT_PDSP_STAT2_PA_PDSP2_READY_MAX           (0x00000001U)

#define CSL_ICSSCFG_PA_STAT_PDSP_STAT2_PA_PDSP2_STATUS_MASK         (0x0000000EU)
#define CSL_ICSSCFG_PA_STAT_PDSP_STAT2_PA_PDSP2_STATUS_SHIFT        (0x00000001U)
#define CSL_ICSSCFG_PA_STAT_PDSP_STAT2_PA_PDSP2_STATUS_MAX          (0x00000007U)

/* PA_STAT_PDSP_CFG3 */

#define CSL_ICSSCFG_PA_STAT_PDSP_CFG3_PA_PDSP3_INDEX_MASK           (0x00003FFFU)
#define CSL_ICSSCFG_PA_STAT_PDSP_CFG3_PA_PDSP3_INDEX_SHIFT          (0x00000000U)
#define CSL_ICSSCFG_PA_STAT_PDSP_CFG3_PA_PDSP3_INDEX_MAX            (0x00003FFFU)

#define CSL_ICSSCFG_PA_STAT_PDSP_CFG3_PA_PDSP3_INC_VAL_MASK         (0x7FFFC000U)
#define CSL_ICSSCFG_PA_STAT_PDSP_CFG3_PA_PDSP3_INC_VAL_SHIFT        (0x0000000EU)
#define CSL_ICSSCFG_PA_STAT_PDSP_CFG3_PA_PDSP3_INC_VAL_MAX          (0x0001FFFFU)

#define CSL_ICSSCFG_PA_STAT_PDSP_CFG3_PA_PDSP3_INC_TYPE_MASK        (0x80000000U)
#define CSL_ICSSCFG_PA_STAT_PDSP_CFG3_PA_PDSP3_INC_TYPE_SHIFT       (0x0000001FU)
#define CSL_ICSSCFG_PA_STAT_PDSP_CFG3_PA_PDSP3_INC_TYPE_MAX         (0x00000001U)

/* PA_STAT_PDSP_STAT3 */

#define CSL_ICSSCFG_PA_STAT_PDSP_STAT3_PA_PDSP3_READY_MASK          (0x00000001U)
#define CSL_ICSSCFG_PA_STAT_PDSP_STAT3_PA_PDSP3_READY_SHIFT         (0x00000000U)
#define CSL_ICSSCFG_PA_STAT_PDSP_STAT3_PA_PDSP3_READY_MAX           (0x00000001U)

#define CSL_ICSSCFG_PA_STAT_PDSP_STAT3_PA_PDSP3_STATUS_MASK         (0x0000000EU)
#define CSL_ICSSCFG_PA_STAT_PDSP_STAT3_PA_PDSP3_STATUS_SHIFT        (0x00000001U)
#define CSL_ICSSCFG_PA_STAT_PDSP_STAT3_PA_PDSP3_STATUS_MAX          (0x00000007U)

/**************************************************************************
* Hardware Region  :
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t CONTROL;                   /* CONTROL */
    volatile uint32_t STATUS;                    /* STATUS */
    volatile uint32_t WAKEUP_ENABLE;             /* WAKEUP_ENABLE */
    volatile uint32_t CYCLE_COUNT;               /* CYCLE_COUNT */
    volatile uint32_t STALL_COUNT;               /* STALL_COUNT */
    volatile uint8_t  Resv_32[12];
    volatile uint32_t CONSTANT_TABLE_BLOCK_INDEX_0;   /* CONSTANT_TABLE_BLOCK_INDEX_0 */
    volatile uint32_t CONSTANT_TABLE_BLOCK_INDEX_1;   /* CONSTANT_TABLE_BLOCK_INDEX_1 */
    volatile uint32_t CONSTANT_TABLE_PROG_PTR_0;   /* CONSTANT_TABLE_PROG_PTR_0 */
    volatile uint32_t CONSTANT_TABLE_PROG_PTR_1;   /* CONSTANT_TABLE_PROG_PTR_1 */
} CSL_icss_g_pr1_pdsp_tx0_iramRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONTROL                                   (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_STATUS                                    (0x00000004U)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_WAKEUP_ENABLE                             (0x00000008U)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CYCLE_COUNT                               (0x0000000CU)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_STALL_COUNT                               (0x00000010U)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0              (0x00000020U)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1              (0x00000024U)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONSTANT_TABLE_PROG_PTR_0                 (0x00000028U)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONSTANT_TABLE_PROG_PTR_1                 (0x0000002CU)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* CONTROL */

#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONTROL_SOFT_RST_N_MASK                   (0x00000001U)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONTROL_SOFT_RST_N_SHIFT                  (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONTROL_SOFT_RST_N_MAX                    (0x00000001U)

#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONTROL_PDSP_ENABLE_MASK                  (0x00000002U)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONTROL_PDSP_ENABLE_SHIFT                 (0x00000001U)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONTROL_PDSP_ENABLE_MAX                   (0x00000001U)

#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONTROL_PDSP_SLEEPING_MASK                (0x00000004U)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONTROL_PDSP_SLEEPING_SHIFT               (0x00000002U)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONTROL_PDSP_SLEEPING_MAX                 (0x00000001U)

#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONTROL_COUNTER_ENABLE_MASK               (0x00000008U)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONTROL_COUNTER_ENABLE_SHIFT              (0x00000003U)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONTROL_COUNTER_ENABLE_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONTROL_RESTART_MASK                      (0x00000010U)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONTROL_RESTART_SHIFT                     (0x00000004U)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONTROL_RESTART_MAX                       (0x00000001U)

#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONTROL_SINGLE_STEP_MASK                  (0x00000100U)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONTROL_SINGLE_STEP_SHIFT                 (0x00000008U)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONTROL_SINGLE_STEP_MAX                   (0x00000001U)

#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONTROL_BIG_ENDIAN_MASK                   (0x00004000U)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONTROL_BIG_ENDIAN_SHIFT                  (0x0000000EU)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONTROL_BIG_ENDIAN_MAX                    (0x00000001U)

#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONTROL_PDSP_STATE_MASK                   (0x00008000U)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONTROL_PDSP_STATE_SHIFT                  (0x0000000FU)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONTROL_PDSP_STATE_MAX                    (0x00000001U)

#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONTROL_PCOUNTER_RST_VAL_MASK             (0xFFFF0000U)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONTROL_PCOUNTER_RST_VAL_SHIFT            (0x00000010U)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONTROL_PCOUNTER_RST_VAL_MAX              (0x0000FFFFU)

/* STATUS */

#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_STATUS_PCOUNTER_MASK                      (0x0000FFFFU)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_STATUS_PCOUNTER_SHIFT                     (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_STATUS_PCOUNTER_MAX                       (0x0000FFFFU)

/* WAKEUP_ENABLE */

#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_WAKEUP_ENABLE_BITWISE_ENABLES_MASK        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_WAKEUP_ENABLE_BITWISE_ENABLES_SHIFT       (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_WAKEUP_ENABLE_BITWISE_ENABLES_MAX         (0xFFFFFFFFU)

/* CYCLE_COUNT */

#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CYCLE_COUNT_CYCLECOUNT_MASK               (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CYCLE_COUNT_CYCLECOUNT_SHIFT              (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CYCLE_COUNT_CYCLECOUNT_MAX                (0xFFFFFFFFU)

/* STALL_COUNT */

#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_STALL_COUNT_STALLCOUNT_MASK               (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_STALL_COUNT_STALLCOUNT_SHIFT              (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_STALL_COUNT_STALLCOUNT_MAX                (0xFFFFFFFFU)

/* CONSTANT_TABLE_BLOCK_INDEX_0 */

#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C24_BLK_INDEX_MASK (0x000000FFU)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C24_BLK_INDEX_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C24_BLK_INDEX_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C25_BLK_INDEX_MASK (0x00FF0000U)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C25_BLK_INDEX_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C25_BLK_INDEX_MAX (0x000000FFU)

/* CONSTANT_TABLE_BLOCK_INDEX_1 */

#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C26_BLK_INDEX_MASK (0x000000FFU)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C26_BLK_INDEX_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C26_BLK_INDEX_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C27_BLK_INDEX_MASK (0x00FF0000U)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C27_BLK_INDEX_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C27_BLK_INDEX_MAX (0x000000FFU)

/* CONSTANT_TABLE_PROG_PTR_0 */

#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONSTANT_TABLE_PROG_PTR_0_C28_POINTER_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONSTANT_TABLE_PROG_PTR_0_C28_POINTER_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONSTANT_TABLE_PROG_PTR_0_C28_POINTER_MAX (0x0000FFFFU)

#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONSTANT_TABLE_PROG_PTR_0_C29_POINTER_MASK (0xFFFF0000U)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONSTANT_TABLE_PROG_PTR_0_C29_POINTER_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONSTANT_TABLE_PROG_PTR_0_C29_POINTER_MAX (0x0000FFFFU)

/* CONSTANT_TABLE_PROG_PTR_1 */

#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONSTANT_TABLE_PROG_PTR_1_C30_POINTER_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONSTANT_TABLE_PROG_PTR_1_C30_POINTER_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONSTANT_TABLE_PROG_PTR_1_C30_POINTER_MAX (0x0000FFFFU)

#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONSTANT_TABLE_PROG_PTR_1_C31_POINTER_MASK (0xFFFF0000U)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONSTANT_TABLE_PROG_PTR_1_C31_POINTER_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_CONSTANT_TABLE_PROG_PTR_1_C31_POINTER_MAX (0x0000FFFFU)

/**************************************************************************
* Hardware Region  :
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t IGP[32];                   /* IGP */
    volatile uint32_t ICTE[32];                  /* ICTE */
} CSL_icss_g_pr1_pdsp_tx0_iram_debugRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_DEBUG_IGP(IGP)                            (0x00000000U+((IGP)*0x4U))
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_DEBUG_ICTE(ICTE)                          (0x00000080U+((ICTE)*0x4U))

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* IGP */

#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_DEBUG_IGP_REGN_MASK                       (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_DEBUG_IGP_REGN_SHIFT                      (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_DEBUG_IGP_REGN_MAX                        (0xFFFFFFFFU)

/* ICTE */

#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_DEBUG_ICTE_CT_ENTRYN_MASK                 (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_DEBUG_ICTE_CT_ENTRYN_SHIFT                (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_DEBUG_ICTE_CT_ENTRYN_MAX                  (0xFFFFFFFFU)

/**************************************************************************
* Hardware Region  :
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t IRAM;                      /* iram */
} CSL_icss_g_pr1_pdsp_tx0_iram_ramRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_RAM_IRAM                                  (0x00000000U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* IRAM */

#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_RAM_IRAM_VALUE_MASK                       (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_RAM_IRAM_VALUE_SHIFT                      (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP_TX0_IRAM_RAM_IRAM_VALUE_MAX                        (0xFFFFFFFFU)

/**************************************************************************
* Hardware Region  :
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t CONTROL;                   /* CONTROL */
    volatile uint32_t STATUS;                    /* STATUS */
    volatile uint32_t WAKEUP_ENABLE;             /* WAKEUP_ENABLE */
    volatile uint32_t CYCLE_COUNT;               /* CYCLE_COUNT */
    volatile uint32_t STALL_COUNT;               /* STALL_COUNT */
    volatile uint8_t  Resv_32[12];
    volatile uint32_t CONSTANT_TABLE_BLOCK_INDEX_0;   /* CONSTANT_TABLE_BLOCK_INDEX_0 */
    volatile uint32_t CONSTANT_TABLE_BLOCK_INDEX_1;   /* CONSTANT_TABLE_BLOCK_INDEX_1 */
    volatile uint32_t CONSTANT_TABLE_PROG_PTR_0;   /* CONSTANT_TABLE_PROG_PTR_0 */
    volatile uint32_t CONSTANT_TABLE_PROG_PTR_1;   /* CONSTANT_TABLE_PROG_PTR_1 */
} CSL_icss_g_pr1_pdsp_tx1_iramRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONTROL                                   (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_STATUS                                    (0x00000004U)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_WAKEUP_ENABLE                             (0x00000008U)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CYCLE_COUNT                               (0x0000000CU)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_STALL_COUNT                               (0x00000010U)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0              (0x00000020U)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1              (0x00000024U)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONSTANT_TABLE_PROG_PTR_0                 (0x00000028U)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONSTANT_TABLE_PROG_PTR_1                 (0x0000002CU)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* CONTROL */

#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONTROL_SOFT_RST_N_MASK                   (0x00000001U)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONTROL_SOFT_RST_N_SHIFT                  (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONTROL_SOFT_RST_N_MAX                    (0x00000001U)

#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONTROL_PDSP_ENABLE_MASK                  (0x00000002U)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONTROL_PDSP_ENABLE_SHIFT                 (0x00000001U)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONTROL_PDSP_ENABLE_MAX                   (0x00000001U)

#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONTROL_PDSP_SLEEPING_MASK                (0x00000004U)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONTROL_PDSP_SLEEPING_SHIFT               (0x00000002U)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONTROL_PDSP_SLEEPING_MAX                 (0x00000001U)

#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONTROL_COUNTER_ENABLE_MASK               (0x00000008U)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONTROL_COUNTER_ENABLE_SHIFT              (0x00000003U)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONTROL_COUNTER_ENABLE_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONTROL_RESTART_MASK                      (0x00000010U)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONTROL_RESTART_SHIFT                     (0x00000004U)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONTROL_RESTART_MAX                       (0x00000001U)

#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONTROL_SINGLE_STEP_MASK                  (0x00000100U)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONTROL_SINGLE_STEP_SHIFT                 (0x00000008U)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONTROL_SINGLE_STEP_MAX                   (0x00000001U)

#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONTROL_BIG_ENDIAN_MASK                   (0x00004000U)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONTROL_BIG_ENDIAN_SHIFT                  (0x0000000EU)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONTROL_BIG_ENDIAN_MAX                    (0x00000001U)

#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONTROL_PDSP_STATE_MASK                   (0x00008000U)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONTROL_PDSP_STATE_SHIFT                  (0x0000000FU)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONTROL_PDSP_STATE_MAX                    (0x00000001U)

#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONTROL_PCOUNTER_RST_VAL_MASK             (0xFFFF0000U)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONTROL_PCOUNTER_RST_VAL_SHIFT            (0x00000010U)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONTROL_PCOUNTER_RST_VAL_MAX              (0x0000FFFFU)

/* STATUS */

#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_STATUS_PCOUNTER_MASK                      (0x0000FFFFU)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_STATUS_PCOUNTER_SHIFT                     (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_STATUS_PCOUNTER_MAX                       (0x0000FFFFU)

/* WAKEUP_ENABLE */

#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_WAKEUP_ENABLE_BITWISE_ENABLES_MASK        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_WAKEUP_ENABLE_BITWISE_ENABLES_SHIFT       (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_WAKEUP_ENABLE_BITWISE_ENABLES_MAX         (0xFFFFFFFFU)

/* CYCLE_COUNT */

#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CYCLE_COUNT_CYCLECOUNT_MASK               (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CYCLE_COUNT_CYCLECOUNT_SHIFT              (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CYCLE_COUNT_CYCLECOUNT_MAX                (0xFFFFFFFFU)

/* STALL_COUNT */

#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_STALL_COUNT_STALLCOUNT_MASK               (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_STALL_COUNT_STALLCOUNT_SHIFT              (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_STALL_COUNT_STALLCOUNT_MAX                (0xFFFFFFFFU)

/* CONSTANT_TABLE_BLOCK_INDEX_0 */

#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C24_BLK_INDEX_MASK (0x000000FFU)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C24_BLK_INDEX_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C24_BLK_INDEX_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C25_BLK_INDEX_MASK (0x00FF0000U)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C25_BLK_INDEX_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C25_BLK_INDEX_MAX (0x000000FFU)

/* CONSTANT_TABLE_BLOCK_INDEX_1 */

#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C26_BLK_INDEX_MASK (0x000000FFU)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C26_BLK_INDEX_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C26_BLK_INDEX_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C27_BLK_INDEX_MASK (0x00FF0000U)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C27_BLK_INDEX_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C27_BLK_INDEX_MAX (0x000000FFU)

/* CONSTANT_TABLE_PROG_PTR_0 */

#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONSTANT_TABLE_PROG_PTR_0_C28_POINTER_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONSTANT_TABLE_PROG_PTR_0_C28_POINTER_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONSTANT_TABLE_PROG_PTR_0_C28_POINTER_MAX (0x0000FFFFU)

#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONSTANT_TABLE_PROG_PTR_0_C29_POINTER_MASK (0xFFFF0000U)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONSTANT_TABLE_PROG_PTR_0_C29_POINTER_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONSTANT_TABLE_PROG_PTR_0_C29_POINTER_MAX (0x0000FFFFU)

/* CONSTANT_TABLE_PROG_PTR_1 */

#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONSTANT_TABLE_PROG_PTR_1_C30_POINTER_MASK (0x0000FFFFU)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONSTANT_TABLE_PROG_PTR_1_C30_POINTER_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONSTANT_TABLE_PROG_PTR_1_C30_POINTER_MAX (0x0000FFFFU)

#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONSTANT_TABLE_PROG_PTR_1_C31_POINTER_MASK (0xFFFF0000U)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONSTANT_TABLE_PROG_PTR_1_C31_POINTER_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_CONSTANT_TABLE_PROG_PTR_1_C31_POINTER_MAX (0x0000FFFFU)

/**************************************************************************
* Hardware Region  :
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t IGP[32];                   /* IGP */
    volatile uint32_t ICTE[32];                  /* ICTE */
} CSL_icss_g_pr1_pdsp_tx1_iram_debugRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_DEBUG_IGP(IGP)                            (0x00000000U+((IGP)*0x4U))
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_DEBUG_ICTE(ICTE)                          (0x00000080U+((ICTE)*0x4U))

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* IGP */

#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_DEBUG_IGP_REGN_MASK                       (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_DEBUG_IGP_REGN_SHIFT                      (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_DEBUG_IGP_REGN_MAX                        (0xFFFFFFFFU)

/* ICTE */

#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_DEBUG_ICTE_CT_ENTRYN_MASK                 (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_DEBUG_ICTE_CT_ENTRYN_SHIFT                (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_DEBUG_ICTE_CT_ENTRYN_MAX                  (0xFFFFFFFFU)

/**************************************************************************
* Hardware Region  :
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t IRAM;                      /* iram */
} CSL_icss_g_pr1_pdsp_tx1_iram_ramRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_RAM_IRAM                                  (0x00000000U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* IRAM */

#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_RAM_IRAM_VALUE_MASK                       (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_RAM_IRAM_VALUE_SHIFT                      (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP_TX1_IRAM_RAM_IRAM_VALUE_MAX                        (0xFFFFFFFFU)

/**************************************************************************
* Hardware Region  :
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t CONTROL;                   /* CONTROL */
    volatile uint32_t STATUS;                    /* STATUS */
    volatile uint32_t WAKEUP_ENABLE;             /* WAKEUP_ENABLE */
    volatile uint32_t CYCLE_COUNT;               /* CYCLE_COUNT */
    volatile uint32_t STALL_COUNT;               /* STALL_COUNT */
    volatile uint8_t  Resv_32[12];
    volatile uint32_t CONSTANT_TABLE_BLOCK_INDEX_0;   /* CONSTANT_TABLE_BLOCK_INDEX_0 */
    volatile uint32_t CONSTANT_TABLE_BLOCK_INDEX_1;   /* CONSTANT_TABLE_BLOCK_INDEX_1 */
    volatile uint32_t CONSTANT_TABLE_PROG_PTR_0;   /* CONSTANT_TABLE_PROG_PTR_0 */
    volatile uint32_t CONSTANT_TABLE_PROG_PTR_1;   /* CONSTANT_TABLE_PROG_PTR_1 */
} CSL_icss_g_pr1_pdsp0_iramRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONTROL                                      (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_STATUS                                       (0x00000004U)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_WAKEUP_ENABLE                                (0x00000008U)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_CYCLE_COUNT                                  (0x0000000CU)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_STALL_COUNT                                  (0x00000010U)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0                 (0x00000020U)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1                 (0x00000024U)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONSTANT_TABLE_PROG_PTR_0                    (0x00000028U)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONSTANT_TABLE_PROG_PTR_1                    (0x0000002CU)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* CONTROL */

#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONTROL_SOFT_RST_N_MASK                      (0x00000001U)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONTROL_SOFT_RST_N_SHIFT                     (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONTROL_SOFT_RST_N_MAX                       (0x00000001U)

#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONTROL_PDSP_ENABLE_MASK                     (0x00000002U)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONTROL_PDSP_ENABLE_SHIFT                    (0x00000001U)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONTROL_PDSP_ENABLE_MAX                      (0x00000001U)

#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONTROL_PDSP_SLEEPING_MASK                   (0x00000004U)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONTROL_PDSP_SLEEPING_SHIFT                  (0x00000002U)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONTROL_PDSP_SLEEPING_MAX                    (0x00000001U)

#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONTROL_COUNTER_ENABLE_MASK                  (0x00000008U)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONTROL_COUNTER_ENABLE_SHIFT                 (0x00000003U)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONTROL_COUNTER_ENABLE_MAX                   (0x00000001U)

#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONTROL_RESTART_MASK                         (0x00000010U)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONTROL_RESTART_SHIFT                        (0x00000004U)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONTROL_RESTART_MAX                          (0x00000001U)

#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONTROL_SINGLE_STEP_MASK                     (0x00000100U)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONTROL_SINGLE_STEP_SHIFT                    (0x00000008U)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONTROL_SINGLE_STEP_MAX                      (0x00000001U)

#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONTROL_BIG_ENDIAN_MASK                      (0x00004000U)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONTROL_BIG_ENDIAN_SHIFT                     (0x0000000EU)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONTROL_BIG_ENDIAN_MAX                       (0x00000001U)

#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONTROL_PDSP_STATE_MASK                      (0x00008000U)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONTROL_PDSP_STATE_SHIFT                     (0x0000000FU)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONTROL_PDSP_STATE_MAX                       (0x00000001U)

#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONTROL_PCOUNTER_RST_VAL_MASK                (0xFFFF0000U)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONTROL_PCOUNTER_RST_VAL_SHIFT               (0x00000010U)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONTROL_PCOUNTER_RST_VAL_MAX                 (0x0000FFFFU)

/* STATUS */

#define CSL_ICSS_G_PR1_PDSP0_IRAM_STATUS_PCOUNTER_MASK                         (0x0000FFFFU)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_STATUS_PCOUNTER_SHIFT                        (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_STATUS_PCOUNTER_MAX                          (0x0000FFFFU)

/* WAKEUP_ENABLE */

#define CSL_ICSS_G_PR1_PDSP0_IRAM_WAKEUP_ENABLE_BITWISE_ENABLES_MASK           (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_WAKEUP_ENABLE_BITWISE_ENABLES_SHIFT          (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_WAKEUP_ENABLE_BITWISE_ENABLES_MAX            (0xFFFFFFFFU)

/* CYCLE_COUNT */

#define CSL_ICSS_G_PR1_PDSP0_IRAM_CYCLE_COUNT_CYCLECOUNT_MASK                  (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_CYCLE_COUNT_CYCLECOUNT_SHIFT                 (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_CYCLE_COUNT_CYCLECOUNT_MAX                   (0xFFFFFFFFU)

/* STALL_COUNT */

#define CSL_ICSS_G_PR1_PDSP0_IRAM_STALL_COUNT_STALLCOUNT_MASK                  (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_STALL_COUNT_STALLCOUNT_SHIFT                 (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_STALL_COUNT_STALLCOUNT_MAX                   (0xFFFFFFFFU)

/* CONSTANT_TABLE_BLOCK_INDEX_0 */

#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C24_BLK_INDEX_MASK (0x000000FFU)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C24_BLK_INDEX_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C24_BLK_INDEX_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C25_BLK_INDEX_MASK (0x00FF0000U)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C25_BLK_INDEX_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C25_BLK_INDEX_MAX (0x000000FFU)

/* CONSTANT_TABLE_BLOCK_INDEX_1 */

#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C26_BLK_INDEX_MASK (0x000000FFU)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C26_BLK_INDEX_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C26_BLK_INDEX_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C27_BLK_INDEX_MASK (0x00FF0000U)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C27_BLK_INDEX_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C27_BLK_INDEX_MAX (0x000000FFU)

/* CONSTANT_TABLE_PROG_PTR_0 */

#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONSTANT_TABLE_PROG_PTR_0_C28_POINTER_MASK   (0x0000FFFFU)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONSTANT_TABLE_PROG_PTR_0_C28_POINTER_SHIFT  (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONSTANT_TABLE_PROG_PTR_0_C28_POINTER_MAX    (0x0000FFFFU)

#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONSTANT_TABLE_PROG_PTR_0_C29_POINTER_MASK   (0xFFFF0000U)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONSTANT_TABLE_PROG_PTR_0_C29_POINTER_SHIFT  (0x00000010U)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONSTANT_TABLE_PROG_PTR_0_C29_POINTER_MAX    (0x0000FFFFU)

/* CONSTANT_TABLE_PROG_PTR_1 */

#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONSTANT_TABLE_PROG_PTR_1_C30_POINTER_MASK   (0x0000FFFFU)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONSTANT_TABLE_PROG_PTR_1_C30_POINTER_SHIFT  (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONSTANT_TABLE_PROG_PTR_1_C30_POINTER_MAX    (0x0000FFFFU)

#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONSTANT_TABLE_PROG_PTR_1_C31_POINTER_MASK   (0xFFFF0000U)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONSTANT_TABLE_PROG_PTR_1_C31_POINTER_SHIFT  (0x00000010U)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_CONSTANT_TABLE_PROG_PTR_1_C31_POINTER_MAX    (0x0000FFFFU)

/**************************************************************************
* Hardware Region  :
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t IGP[32];                   /* IGP */
    volatile uint32_t ICTE[32];                  /* ICTE */
} CSL_icss_g_pr1_pdsp0_iram_debugRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_G_PR1_PDSP0_IRAM_DEBUG_IGP(IGP)                               (0x00000000U+((IGP)*0x4U))
#define CSL_ICSS_G_PR1_PDSP0_IRAM_DEBUG_ICTE(ICTE)                             (0x00000080U+((ICTE)*0x4U))

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* IGP */

#define CSL_ICSS_G_PR1_PDSP0_IRAM_DEBUG_IGP_REGN_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_DEBUG_IGP_REGN_SHIFT                         (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_DEBUG_IGP_REGN_MAX                           (0xFFFFFFFFU)

/* ICTE */

#define CSL_ICSS_G_PR1_PDSP0_IRAM_DEBUG_ICTE_CT_ENTRYN_MASK                    (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_DEBUG_ICTE_CT_ENTRYN_SHIFT                   (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_DEBUG_ICTE_CT_ENTRYN_MAX                     (0xFFFFFFFFU)

/**************************************************************************
* Hardware Region  :
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t IRAM;                      /* iram */
} CSL_icss_g_pr1_pdsp0_iram_ramRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_G_PR1_PDSP0_IRAM_RAM_IRAM                                     (0x00000000U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* IRAM */

#define CSL_ICSS_G_PR1_PDSP0_IRAM_RAM_IRAM_VALUE_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_RAM_IRAM_VALUE_SHIFT                         (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP0_IRAM_RAM_IRAM_VALUE_MAX                           (0xFFFFFFFFU)

/**************************************************************************
* Hardware Region  :
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t CONTROL;                   /* CONTROL */
    volatile uint32_t STATUS;                    /* STATUS */
    volatile uint32_t WAKEUP_ENABLE;             /* WAKEUP_ENABLE */
    volatile uint32_t CYCLE_COUNT;               /* CYCLE_COUNT */
    volatile uint32_t STALL_COUNT;               /* STALL_COUNT */
    volatile uint8_t  Resv_32[12];
    volatile uint32_t CONSTANT_TABLE_BLOCK_INDEX_0;   /* CONSTANT_TABLE_BLOCK_INDEX_0 */
    volatile uint32_t CONSTANT_TABLE_BLOCK_INDEX_1;   /* CONSTANT_TABLE_BLOCK_INDEX_1 */
    volatile uint32_t CONSTANT_TABLE_PROG_PTR_0;   /* CONSTANT_TABLE_PROG_PTR_0 */
    volatile uint32_t CONSTANT_TABLE_PROG_PTR_1;   /* CONSTANT_TABLE_PROG_PTR_1 */
} CSL_icss_g_pr1_pdsp1_iramRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONTROL                                      (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_STATUS                                       (0x00000004U)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_WAKEUP_ENABLE                                (0x00000008U)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_CYCLE_COUNT                                  (0x0000000CU)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_STALL_COUNT                                  (0x00000010U)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0                 (0x00000020U)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1                 (0x00000024U)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONSTANT_TABLE_PROG_PTR_0                    (0x00000028U)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONSTANT_TABLE_PROG_PTR_1                    (0x0000002CU)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* CONTROL */

#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONTROL_SOFT_RST_N_MASK                      (0x00000001U)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONTROL_SOFT_RST_N_SHIFT                     (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONTROL_SOFT_RST_N_MAX                       (0x00000001U)

#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONTROL_PDSP_ENABLE_MASK                     (0x00000002U)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONTROL_PDSP_ENABLE_SHIFT                    (0x00000001U)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONTROL_PDSP_ENABLE_MAX                      (0x00000001U)

#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONTROL_PDSP_SLEEPING_MASK                   (0x00000004U)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONTROL_PDSP_SLEEPING_SHIFT                  (0x00000002U)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONTROL_PDSP_SLEEPING_MAX                    (0x00000001U)

#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONTROL_COUNTER_ENABLE_MASK                  (0x00000008U)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONTROL_COUNTER_ENABLE_SHIFT                 (0x00000003U)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONTROL_COUNTER_ENABLE_MAX                   (0x00000001U)

#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONTROL_RESTART_MASK                         (0x00000010U)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONTROL_RESTART_SHIFT                        (0x00000004U)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONTROL_RESTART_MAX                          (0x00000001U)

#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONTROL_SINGLE_STEP_MASK                     (0x00000100U)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONTROL_SINGLE_STEP_SHIFT                    (0x00000008U)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONTROL_SINGLE_STEP_MAX                      (0x00000001U)

#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONTROL_BIG_ENDIAN_MASK                      (0x00004000U)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONTROL_BIG_ENDIAN_SHIFT                     (0x0000000EU)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONTROL_BIG_ENDIAN_MAX                       (0x00000001U)

#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONTROL_PDSP_STATE_MASK                      (0x00008000U)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONTROL_PDSP_STATE_SHIFT                     (0x0000000FU)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONTROL_PDSP_STATE_MAX                       (0x00000001U)

#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONTROL_PCOUNTER_RST_VAL_MASK                (0xFFFF0000U)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONTROL_PCOUNTER_RST_VAL_SHIFT               (0x00000010U)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONTROL_PCOUNTER_RST_VAL_MAX                 (0x0000FFFFU)

/* STATUS */

#define CSL_ICSS_G_PR1_PDSP1_IRAM_STATUS_PCOUNTER_MASK                         (0x0000FFFFU)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_STATUS_PCOUNTER_SHIFT                        (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_STATUS_PCOUNTER_MAX                          (0x0000FFFFU)

/* WAKEUP_ENABLE */

#define CSL_ICSS_G_PR1_PDSP1_IRAM_WAKEUP_ENABLE_BITWISE_ENABLES_MASK           (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_WAKEUP_ENABLE_BITWISE_ENABLES_SHIFT          (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_WAKEUP_ENABLE_BITWISE_ENABLES_MAX            (0xFFFFFFFFU)

/* CYCLE_COUNT */

#define CSL_ICSS_G_PR1_PDSP1_IRAM_CYCLE_COUNT_CYCLECOUNT_MASK                  (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_CYCLE_COUNT_CYCLECOUNT_SHIFT                 (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_CYCLE_COUNT_CYCLECOUNT_MAX                   (0xFFFFFFFFU)

/* STALL_COUNT */

#define CSL_ICSS_G_PR1_PDSP1_IRAM_STALL_COUNT_STALLCOUNT_MASK                  (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_STALL_COUNT_STALLCOUNT_SHIFT                 (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_STALL_COUNT_STALLCOUNT_MAX                   (0xFFFFFFFFU)

/* CONSTANT_TABLE_BLOCK_INDEX_0 */

#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C24_BLK_INDEX_MASK (0x000000FFU)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C24_BLK_INDEX_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C24_BLK_INDEX_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C25_BLK_INDEX_MASK (0x00FF0000U)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C25_BLK_INDEX_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C25_BLK_INDEX_MAX (0x000000FFU)

/* CONSTANT_TABLE_BLOCK_INDEX_1 */

#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C26_BLK_INDEX_MASK (0x000000FFU)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C26_BLK_INDEX_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C26_BLK_INDEX_MAX (0x000000FFU)

#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C27_BLK_INDEX_MASK (0x00FF0000U)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C27_BLK_INDEX_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C27_BLK_INDEX_MAX (0x000000FFU)

/* CONSTANT_TABLE_PROG_PTR_0 */

#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONSTANT_TABLE_PROG_PTR_0_C28_POINTER_MASK   (0x0000FFFFU)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONSTANT_TABLE_PROG_PTR_0_C28_POINTER_SHIFT  (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONSTANT_TABLE_PROG_PTR_0_C28_POINTER_MAX    (0x0000FFFFU)

#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONSTANT_TABLE_PROG_PTR_0_C29_POINTER_MASK   (0xFFFF0000U)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONSTANT_TABLE_PROG_PTR_0_C29_POINTER_SHIFT  (0x00000010U)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONSTANT_TABLE_PROG_PTR_0_C29_POINTER_MAX    (0x0000FFFFU)

/* CONSTANT_TABLE_PROG_PTR_1 */

#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONSTANT_TABLE_PROG_PTR_1_C30_POINTER_MASK   (0x0000FFFFU)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONSTANT_TABLE_PROG_PTR_1_C30_POINTER_SHIFT  (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONSTANT_TABLE_PROG_PTR_1_C30_POINTER_MAX    (0x0000FFFFU)

#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONSTANT_TABLE_PROG_PTR_1_C31_POINTER_MASK   (0xFFFF0000U)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONSTANT_TABLE_PROG_PTR_1_C31_POINTER_SHIFT  (0x00000010U)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_CONSTANT_TABLE_PROG_PTR_1_C31_POINTER_MAX    (0x0000FFFFU)

/**************************************************************************
* Hardware Region  :
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t IGP[32];                   /* IGP */
    volatile uint32_t ICTE[32];                  /* ICTE */
} CSL_icss_g_pr1_pdsp1_iram_debugRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_G_PR1_PDSP1_IRAM_DEBUG_IGP(IGP)                               (0x00000000U+((IGP)*0x4U))
#define CSL_ICSS_G_PR1_PDSP1_IRAM_DEBUG_ICTE(ICTE)                             (0x00000080U+((ICTE)*0x4U))

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* IGP */

#define CSL_ICSS_G_PR1_PDSP1_IRAM_DEBUG_IGP_REGN_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_DEBUG_IGP_REGN_SHIFT                         (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_DEBUG_IGP_REGN_MAX                           (0xFFFFFFFFU)

/* ICTE */

#define CSL_ICSS_G_PR1_PDSP1_IRAM_DEBUG_ICTE_CT_ENTRYN_MASK                    (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_DEBUG_ICTE_CT_ENTRYN_SHIFT                   (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_DEBUG_ICTE_CT_ENTRYN_MAX                     (0xFFFFFFFFU)

/**************************************************************************
* Hardware Region  :
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t IRAM;                      /* iram */
} CSL_icss_g_pr1_pdsp1_iram_ramRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_G_PR1_PDSP1_IRAM_RAM_IRAM                                     (0x00000000U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* IRAM */

#define CSL_ICSS_G_PR1_PDSP1_IRAM_RAM_IRAM_VALUE_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_RAM_IRAM_VALUE_SHIFT                         (0x00000000U)
#define CSL_ICSS_G_PR1_PDSP1_IRAM_RAM_IRAM_VALUE_MAX                           (0xFFFFFFFFU)

/**************************************************************************
* Hardware Region  : Random access memory
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t RAM_REG[16384];            /* RAM memory word */
} CSL_icss_g_ram_slv_ramRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_G_RAM_SLV_RAM_RAM_REG(RAM_REG)                                (0x00000000U+((RAM_REG)*0x4U))

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* RAM_REG */

#define CSL_ICSS_G_RAM_SLV_RAM_RAM_REG_BYTE3_MASK                              (0xFF000000U)
#define CSL_ICSS_G_RAM_SLV_RAM_RAM_REG_BYTE3_SHIFT                             (0x00000018U)
#define CSL_ICSS_G_RAM_SLV_RAM_RAM_REG_BYTE3_MAX                               (0x000000FFU)

#define CSL_ICSS_G_RAM_SLV_RAM_RAM_REG_BYTE2_MASK                              (0x00FF0000U)
#define CSL_ICSS_G_RAM_SLV_RAM_RAM_REG_BYTE2_SHIFT                             (0x00000010U)
#define CSL_ICSS_G_RAM_SLV_RAM_RAM_REG_BYTE2_MAX                               (0x000000FFU)

#define CSL_ICSS_G_RAM_SLV_RAM_RAM_REG_BYTE1_MASK                              (0x0000FF00U)
#define CSL_ICSS_G_RAM_SLV_RAM_RAM_REG_BYTE1_SHIFT                             (0x00000008U)
#define CSL_ICSS_G_RAM_SLV_RAM_RAM_REG_BYTE1_MAX                               (0x000000FFU)

#define CSL_ICSS_G_RAM_SLV_RAM_RAM_REG_BYTE0_MASK                              (0x000000FFU)
#define CSL_ICSS_G_RAM_SLV_RAM_RAM_REG_BYTE0_SHIFT                             (0x00000000U)
#define CSL_ICSS_G_RAM_SLV_RAM_RAM_REG_BYTE0_MAX                               (0x000000FFU)

/**************************************************************************
* Hardware Region  : Random access memory
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t RAM_REG[2048];             /* RAM memory word */
} CSL_icss_g_dram0_slv_ramRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_G_DRAM0_SLV_RAM_RAM_REG(RAM_REG)                              (0x00000000U+((RAM_REG)*0x4U))

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* RAM_REG */

#define CSL_ICSS_G_DRAM0_SLV_RAM_RAM_REG_BYTE3_MASK                            (0xFF000000U)
#define CSL_ICSS_G_DRAM0_SLV_RAM_RAM_REG_BYTE3_SHIFT                           (0x00000018U)
#define CSL_ICSS_G_DRAM0_SLV_RAM_RAM_REG_BYTE3_MAX                             (0x000000FFU)

#define CSL_ICSS_G_DRAM0_SLV_RAM_RAM_REG_BYTE2_MASK                            (0x00FF0000U)
#define CSL_ICSS_G_DRAM0_SLV_RAM_RAM_REG_BYTE2_SHIFT                           (0x00000010U)
#define CSL_ICSS_G_DRAM0_SLV_RAM_RAM_REG_BYTE2_MAX                             (0x000000FFU)

#define CSL_ICSS_G_DRAM0_SLV_RAM_RAM_REG_BYTE1_MASK                            (0x0000FF00U)
#define CSL_ICSS_G_DRAM0_SLV_RAM_RAM_REG_BYTE1_SHIFT                           (0x00000008U)
#define CSL_ICSS_G_DRAM0_SLV_RAM_RAM_REG_BYTE1_MAX                             (0x000000FFU)

#define CSL_ICSS_G_DRAM0_SLV_RAM_RAM_REG_BYTE0_MASK                            (0x000000FFU)
#define CSL_ICSS_G_DRAM0_SLV_RAM_RAM_REG_BYTE0_SHIFT                           (0x00000000U)
#define CSL_ICSS_G_DRAM0_SLV_RAM_RAM_REG_BYTE0_MAX                             (0x000000FFU)

/**************************************************************************
* Hardware Region  : Random access memory
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t RAM_REG[2048];             /* RAM memory word */
} CSL_icss_g_dram1_slv_ramRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_G_DRAM1_SLV_RAM_RAM_REG(RAM_REG)                              (0x00000000U+((RAM_REG)*0x4U))

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* RAM_REG */

#define CSL_ICSS_G_DRAM1_SLV_RAM_RAM_REG_BYTE3_MASK                            (0xFF000000U)
#define CSL_ICSS_G_DRAM1_SLV_RAM_RAM_REG_BYTE3_SHIFT                           (0x00000018U)
#define CSL_ICSS_G_DRAM1_SLV_RAM_RAM_REG_BYTE3_MAX                             (0x000000FFU)

#define CSL_ICSS_G_DRAM1_SLV_RAM_RAM_REG_BYTE2_MASK                            (0x00FF0000U)
#define CSL_ICSS_G_DRAM1_SLV_RAM_RAM_REG_BYTE2_SHIFT                           (0x00000010U)
#define CSL_ICSS_G_DRAM1_SLV_RAM_RAM_REG_BYTE2_MAX                             (0x000000FFU)

#define CSL_ICSS_G_DRAM1_SLV_RAM_RAM_REG_BYTE1_MASK                            (0x0000FF00U)
#define CSL_ICSS_G_DRAM1_SLV_RAM_RAM_REG_BYTE1_SHIFT                           (0x00000008U)
#define CSL_ICSS_G_DRAM1_SLV_RAM_RAM_REG_BYTE1_MAX                             (0x000000FFU)

#define CSL_ICSS_G_DRAM1_SLV_RAM_RAM_REG_BYTE0_MASK                            (0x000000FFU)
#define CSL_ICSS_G_DRAM1_SLV_RAM_RAM_REG_BYTE0_SHIFT                           (0x00000000U)
#define CSL_ICSS_G_DRAM1_SLV_RAM_RAM_REG_BYTE0_MAX                             (0x000000FFU)

/**************************************************************************
* Hardware Region  :
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t TSCNT;
    volatile uint32_t CNTPHS;
    volatile uint32_t CAP1;
    volatile uint32_t CAP2;
    volatile uint32_t CAP3;
    volatile uint32_t CAP4;
    volatile uint8_t  Resv_40[16];
    volatile uint32_t ECCTL2_ECCTL1;
    volatile uint32_t ECFLG_ECEINT;
    volatile uint32_t ECCLR;
    volatile uint32_t ECFRC;
    volatile uint8_t  Resv_92[36];
    volatile uint32_t PID;
} CSL_icss_g_pr1_icss_ecap0_ecap_slvRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_TSCNT                               (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_CNTPHS                              (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_CAP1                                (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_CAP2                                (0x0000000CU)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_CAP3                                (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_CAP4                                (0x00000014U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1                       (0x00000028U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT                        (0x0000002CU)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR                               (0x00000030U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC                               (0x00000034U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_PID                                 (0x0000005CU)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* TSCNT */

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_TSCNT_TSCNT_MASK                    (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_TSCNT_TSCNT_SHIFT                   (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_TSCNT_TSCNT_MAX                     (0xFFFFFFFFU)

/* CNTPHS */

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_CNTPHS_CNTPHS_MASK                  (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_CNTPHS_CNTPHS_SHIFT                 (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_CNTPHS_CNTPHS_MAX                   (0xFFFFFFFFU)

/* CAP1 */

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_CAP1_CAP1_MASK                      (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_CAP1_CAP1_SHIFT                     (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_CAP1_CAP1_MAX                       (0xFFFFFFFFU)

/* CAP2 */

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_CAP2_CAP2_MASK                      (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_CAP2_CAP2_SHIFT                     (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_CAP2_CAP2_MAX                       (0xFFFFFFFFU)

/* CAP3 */

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_CAP3_CAP3_MASK                      (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_CAP3_CAP3_SHIFT                     (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_CAP3_CAP3_MAX                       (0xFFFFFFFFU)

/* CAP4 */

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_CAP4_CAP4_MASK                      (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_CAP4_CAP4_SHIFT                     (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_CAP4_CAP4_MAX                       (0xFFFFFFFFU)

/* ECCTL2_ECCTL1 */

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CAP1POL_MASK          (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CAP1POL_SHIFT         (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CAP1POL_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CTRRST1_MASK          (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CTRRST1_SHIFT         (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CTRRST1_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CAP2POL_MASK          (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CAP2POL_SHIFT         (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CAP2POL_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CTRRST2_MASK          (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CTRRST2_SHIFT         (0x00000003U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CTRRST2_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CAP3POL_MASK          (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CAP3POL_SHIFT         (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CAP3POL_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CTRRST3_MASK          (0x00000020U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CTRRST3_SHIFT         (0x00000005U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CTRRST3_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CAP4POL_MASK          (0x00000040U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CAP4POL_SHIFT         (0x00000006U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CAP4POL_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CTRRST4_MASK          (0x00000080U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CTRRST4_SHIFT         (0x00000007U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CTRRST4_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CAPLDEN_MASK          (0x00000100U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CAPLDEN_SHIFT         (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CAPLDEN_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_EVTFLTPS_MASK         (0x00003E00U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_EVTFLTPS_SHIFT        (0x00000009U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_EVTFLTPS_MAX          (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_SOFT_MASK             (0x00004000U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_SOFT_SHIFT            (0x0000000EU)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_SOFT_MAX              (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_FREE_MASK             (0x00008000U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_FREE_SHIFT            (0x0000000FU)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_FREE_MAX              (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CONT_ONESHT_MASK      (0x00010000U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CONT_ONESHT_SHIFT     (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CONT_ONESHT_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_STOPVALUE_MASK        (0x00060000U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_STOPVALUE_SHIFT       (0x00000011U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_STOPVALUE_MAX         (0x00000003U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_REARM_RESET_MASK      (0x00080000U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_REARM_RESET_SHIFT     (0x00000013U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_REARM_RESET_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_TSCNTSTP_MASK         (0x00100000U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_TSCNTSTP_SHIFT        (0x00000014U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_TSCNTSTP_MAX          (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_SYNCI_EN_MASK         (0x00200000U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_SYNCI_EN_SHIFT        (0x00000015U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_SYNCI_EN_MAX          (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_SYNCO_SEL_MASK        (0x00C00000U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_SYNCO_SEL_SHIFT       (0x00000016U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_SYNCO_SEL_MAX         (0x00000003U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_SWSYNC_MASK           (0x01000000U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_SWSYNC_SHIFT          (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_SWSYNC_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CAP_APWM_MASK         (0x02000000U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CAP_APWM_SHIFT        (0x00000019U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CAP_APWM_MAX          (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_APWMPOL_MASK          (0x04000000U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_APWMPOL_SHIFT         (0x0000001AU)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_APWMPOL_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_FILTER_MASK           (0xF8000000U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_FILTER_SHIFT          (0x0000001BU)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_FILTER_MAX            (0x0000001FU)

/* ECFLG_ECEINT */

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_RESV0_MASK          (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_RESV0_SHIFT         (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_RESV0_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_CEVT1_MASK          (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_CEVT1_SHIFT         (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_CEVT1_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_CEVT2_MASK          (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_CEVT2_SHIFT         (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_CEVT2_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_CEVT3_MASK          (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_CEVT3_SHIFT         (0x00000003U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_CEVT3_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_CEVT4_MASK          (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_CEVT4_SHIFT         (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_CEVT4_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_CNTOVF_MASK         (0x00000020U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_CNTOVF_SHIFT        (0x00000005U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_CNTOVF_MAX          (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_PRDEQ_MASK          (0x00000040U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_PRDEQ_SHIFT         (0x00000006U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_PRDEQ_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_CMPEQ_MASK          (0x00000080U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_CMPEQ_SHIFT         (0x00000007U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_CMPEQ_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN__RESV1_MASK         (0x0000FF00U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN__RESV1_SHIFT        (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN__RESV1_MAX          (0x000000FFU)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_INT_MASK          (0x00010000U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_INT_SHIFT         (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_INT_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_CEVT1_MASK        (0x00020000U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_CEVT1_SHIFT       (0x00000011U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_CEVT1_MAX         (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_CEVT2_MASK        (0x00040000U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_CEVT2_SHIFT       (0x00000012U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_CEVT2_MAX         (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_CEVT3_MASK        (0x00080000U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_CEVT3_SHIFT       (0x00000013U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_CEVT3_MAX         (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_CEVT4_MASK        (0x00100000U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_CEVT4_SHIFT       (0x00000014U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_CEVT4_MAX         (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_CNTOVF_MASK       (0x00200000U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_CNTOVF_SHIFT      (0x00000015U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_CNTOVF_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_PRDEQ_MASK        (0x00400000U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_PRDEQ_SHIFT       (0x00000016U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_PRDEQ_MAX         (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_CMPEQ_MASK        (0x00800000U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_CMPEQ_SHIFT       (0x00000017U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_CMPEQ_MAX         (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_RESV0_MASK        (0xFF000000U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_RESV0_SHIFT       (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_RESV0_MAX         (0x000000FFU)

/* ECCLR */

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_INT_MASK                      (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_INT_SHIFT                     (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_INT_MAX                       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_CEVT1_MASK                    (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_CEVT1_SHIFT                   (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_CEVT1_MAX                     (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_CEVT2_MASK                    (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_CEVT2_SHIFT                   (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_CEVT2_MAX                     (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_CEVT3_MASK                    (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_CEVT3_SHIFT                   (0x00000003U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_CEVT3_MAX                     (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_CEVT4_MASK                    (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_CEVT4_SHIFT                   (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_CEVT4_MAX                     (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_CNTOVF_MASK                   (0x00000020U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_CNTOVF_SHIFT                  (0x00000005U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_CNTOVF_MAX                    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_PRDEQ_MASK                    (0x00000040U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_PRDEQ_SHIFT                   (0x00000006U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_PRDEQ_MAX                     (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_CMPEQ_MASK                    (0x00000080U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_CMPEQ_SHIFT                   (0x00000007U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_CMPEQ_MAX                     (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR__RESV0_MASK                   (0x0000FF00U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR__RESV0_SHIFT                  (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR__RESV0_MAX                    (0x000000FFU)

/* ECFRC */

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC__RESV0_MASK                   (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC__RESV0_SHIFT                  (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC__RESV0_MAX                    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC_CEVT1_MASK                    (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC_CEVT1_SHIFT                   (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC_CEVT1_MAX                     (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC_CEVT2_MASK                    (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC_CEVT2_SHIFT                   (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC_CEVT2_MAX                     (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC_CEVT3_MASK                    (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC_CEVT3_SHIFT                   (0x00000003U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC_CEVT3_MAX                     (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC_CEVT4_MASK                    (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC_CEVT4_SHIFT                   (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC_CEVT4_MAX                     (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC_CNTOVF_MASK                   (0x00000020U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC_CNTOVF_SHIFT                  (0x00000005U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC_CNTOVF_MAX                    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC_PRDEQ_MASK                    (0x00000040U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC_PRDEQ_SHIFT                   (0x00000006U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC_PRDEQ_MAX                     (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC_CMPEQ_MASK                    (0x00000080U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC_CMPEQ_SHIFT                   (0x00000007U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC_CMPEQ_MAX                     (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC__RESV1_MASK                   (0x0000FF00U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC__RESV1_SHIFT                  (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC__RESV1_MAX                    (0x000000FFU)

/* PID */

#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_PID_REVID_MASK                      (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_PID_REVID_SHIFT                     (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_ECAP0_ECAP_SLV_PID_REVID_MAX                       (0xFFFFFFFFU)

/**************************************************************************
* Hardware Region  : icss_intc registers
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t REVISION_REG;              /* Revision Register */
    volatile uint32_t CONTROL_REG;               /* Control Register */
    volatile uint8_t  Resv_16[8];
    volatile uint32_t GLOBAL_ENABLE_HINT_REG;    /* Global Host Int Enable Register */
    volatile uint8_t  Resv_28[8];
    volatile uint32_t GLB_NEST_LEVEL_REG;        /* Global Nesting Level Register */
    volatile uint32_t STATUS_SET_INDEX_REG;      /* Status Set Index Register */
    volatile uint32_t STATUS_CLR_INDEX_REG;      /* Status Clear Index Register */
    volatile uint32_t ENABLE_SET_INDEX_REG;      /* Enable Set Index Register */
    volatile uint32_t ENABLE_CLR_INDEX_REG;      /* Enable Clear Index Register */
    volatile uint8_t  Resv_52[4];
    volatile uint32_t HINT_ENABLE_SET_INDEX_REG;   /* Host Int Enable Set Index Register */
    volatile uint32_t HINT_ENABLE_CLR_INDEX_REG;   /* Host Int Enable Clear Index Register */
    volatile uint8_t  Resv_128[68];
    volatile uint32_t GLB_PRI_INTR_REG;          /* Global Prioritized Interrupt Register */
    volatile uint8_t  Resv_512[380];
    volatile uint32_t RAW_STATUS_REG0;           /* Raw Status Register 0 */
    volatile uint32_t RAW_STATUS_REG1;           /* Raw Status Register 1 */
    volatile uint32_t RAW_STATUS_REG2;           /* Raw Status Register 2 */
    volatile uint32_t RAW_STATUS_REG3;           /* Raw Status Register 3 */
    volatile uint32_t RAW_STATUS_REG4;           /* Raw Status Register 4 */
    volatile uint8_t  Resv_640[108];
    volatile uint32_t ENA_STATUS_REG0;           /* Enabled Status Register 0 */
    volatile uint32_t ENA_STATUS_REG1;           /* Enabled Status Register 1 */
    volatile uint32_t ENA_STATUS_REG2;           /* Enabled Status Register 2 */
    volatile uint32_t ENA_STATUS_REG3;           /* Enabled Status Register 3 */
    volatile uint32_t ENA_STATUS_REG4;           /* Enabled Status Register 4 */
    volatile uint8_t  Resv_768[108];
    volatile uint32_t ENABLE_REG0;               /* Enable Register 0 */
    volatile uint32_t ENABLE_REG1;               /* Enable Register 1 */
    volatile uint32_t ENABLE_REG2;               /* Enable Register 2 */
    volatile uint32_t ENABLE_REG3;               /* Enable Register 3 */
    volatile uint32_t ENABLE_REG4;               /* Enable Register 4 */
    volatile uint8_t  Resv_896[108];
    volatile uint32_t ENABLE_CLR_REG0;           /* Enable Clear Register 0 */
    volatile uint32_t ENABLE_CLR_REG1;           /* Enable Clear Register 1 */
    volatile uint32_t ENABLE_CLR_REG2;           /* Enable Clear Register 2 */
    volatile uint32_t ENABLE_CLR_REG3;           /* Enable Clear Register 3 */
    volatile uint32_t ENABLE_CLR_REG4;           /* Enable Clear Register 4 */
    volatile uint8_t  Resv_1024[108];
    volatile uint32_t CH_MAP_REG0;               /* Interrupt Channel Map Register for 0 to 0+3 */
    volatile uint32_t CH_MAP_REG1;               /* Interrupt Channel Map Register for 4 to 4+3 */
    volatile uint32_t CH_MAP_REG2;               /* Interrupt Channel Map Register for 8 to 8+3 */
    volatile uint32_t CH_MAP_REG3;               /* Interrupt Channel Map Register for 12 to 12+3 */
    volatile uint32_t CH_MAP_REG4;               /* Interrupt Channel Map Register for 16 to 16+3 */
    volatile uint32_t CH_MAP_REG5;               /* Interrupt Channel Map Register for 20 to 20+3 */
    volatile uint32_t CH_MAP_REG6;               /* Interrupt Channel Map Register for 24 to 24+3 */
    volatile uint32_t CH_MAP_REG7;               /* Interrupt Channel Map Register for 28 to 28+3 */
    volatile uint32_t CH_MAP_REG8;               /* Interrupt Channel Map Register for 32 to 32+3 */
    volatile uint32_t CH_MAP_REG9;               /* Interrupt Channel Map Register for 36 to 36+3 */
    volatile uint32_t CH_MAP_REG10;              /* Interrupt Channel Map Register for 40 to 40+3 */
    volatile uint32_t CH_MAP_REG11;              /* Interrupt Channel Map Register for 44 to 44+3 */
    volatile uint32_t CH_MAP_REG12;              /* Interrupt Channel Map Register for 48 to 48+3 */
    volatile uint32_t CH_MAP_REG13;              /* Interrupt Channel Map Register for 52 to 52+3 */
    volatile uint32_t CH_MAP_REG14;              /* Interrupt Channel Map Register for 56 to 56+3 */
    volatile uint32_t CH_MAP_REG15;              /* Interrupt Channel Map Register for 60 to 60+3 */
    volatile uint32_t CH_MAP_REG16;              /* Interrupt Channel Map Register for 64 to 64+3 */
    volatile uint32_t CH_MAP_REG17;              /* Interrupt Channel Map Register for 68 to 68+3 */
    volatile uint32_t CH_MAP_REG18;              /* Interrupt Channel Map Register for 72 to 72+3 */
    volatile uint32_t CH_MAP_REG19;              /* Interrupt Channel Map Register for 76 to 76+3 */
    volatile uint32_t CH_MAP_REG20;              /* Interrupt Channel Map Register for 80 to 80+3 */
    volatile uint32_t CH_MAP_REG21;              /* Interrupt Channel Map Register for 84 to 84+3 */
    volatile uint32_t CH_MAP_REG22;              /* Interrupt Channel Map Register for 88 to 88+3 */
    volatile uint32_t CH_MAP_REG23;              /* Interrupt Channel Map Register for 92 to 92+3 */
    volatile uint32_t CH_MAP_REG24;              /* Interrupt Channel Map Register for 96 to 96+3 */
    volatile uint32_t CH_MAP_REG25;              /* Interrupt Channel Map Register for 100 to 100+3 */
    volatile uint32_t CH_MAP_REG26;              /* Interrupt Channel Map Register for 104 to 104+3 */
    volatile uint32_t CH_MAP_REG27;              /* Interrupt Channel Map Register for 108 to 108+3 */
    volatile uint32_t CH_MAP_REG28;              /* Interrupt Channel Map Register for 112 to 112+3 */
    volatile uint32_t CH_MAP_REG29;              /* Interrupt Channel Map Register for 116 to 116+3 */
    volatile uint32_t CH_MAP_REG30;              /* Interrupt Channel Map Register for 120 to 120+3 */
    volatile uint32_t CH_MAP_REG31;              /* Interrupt Channel Map Register for 124 to 124+3 */
    volatile uint32_t CH_MAP_REG32;              /* Interrupt Channel Map Register for 128 to 128+3 */
    volatile uint32_t CH_MAP_REG33;              /* Interrupt Channel Map Register for 132 to 132+3 */
    volatile uint32_t CH_MAP_REG34;              /* Interrupt Channel Map Register for 136 to 136+3 */
    volatile uint32_t CH_MAP_REG35;              /* Interrupt Channel Map Register for 140 to 140+3 */
    volatile uint32_t CH_MAP_REG36;              /* Interrupt Channel Map Register for 144 to 144+3 */
    volatile uint32_t CH_MAP_REG37;              /* Interrupt Channel Map Register for 148 to 148+3 */
    volatile uint32_t CH_MAP_REG38;              /* Interrupt Channel Map Register for 152 to 152+3 */
    volatile uint32_t CH_MAP_REG39;              /* Interrupt Channel Map Register for 156 to 156+3 */
    volatile uint8_t  Resv_2048[864];
    volatile uint32_t HINT_MAP_REG0;             /* Host Interrupt Map Register for 0 to 0+3 */
    volatile uint32_t HINT_MAP_REG1;             /* Host Interrupt Map Register for 4 to 4+3 */
    volatile uint32_t HINT_MAP_REG2;             /* Host Interrupt Map Register for 8 to 8+3 */
    volatile uint32_t HINT_MAP_REG3;             /* Host Interrupt Map Register for 12 to 12+3 */
    volatile uint32_t HINT_MAP_REG4;             /* Host Interrupt Map Register for 16 to 16+4 */
    volatile uint8_t  Resv_2304[236];
    volatile uint32_t PRI_HINT_REG0;             /* Host Int 0 Prioritized Interrupt Register */
    volatile uint32_t PRI_HINT_REG1;             /* Host Int 1 Prioritized Interrupt Register */
    volatile uint32_t PRI_HINT_REG2;             /* Host Int 2 Prioritized Interrupt Register */
    volatile uint32_t PRI_HINT_REG3;             /* Host Int 3 Prioritized Interrupt Register */
    volatile uint32_t PRI_HINT_REG4;             /* Host Int 4 Prioritized Interrupt Register */
    volatile uint32_t PRI_HINT_REG5;             /* Host Int 5 Prioritized Interrupt Register */
    volatile uint32_t PRI_HINT_REG6;             /* Host Int 6 Prioritized Interrupt Register */
    volatile uint32_t PRI_HINT_REG7;             /* Host Int 7 Prioritized Interrupt Register */
    volatile uint32_t PRI_HINT_REG8;             /* Host Int 8 Prioritized Interrupt Register */
    volatile uint32_t PRI_HINT_REG9;             /* Host Int 9 Prioritized Interrupt Register */
    volatile uint32_t PRI_HINT_REG10;            /* Host Int 10 Prioritized Interrupt Register */
    volatile uint32_t PRI_HINT_REG11;            /* Host Int 11 Prioritized Interrupt Register */
    volatile uint32_t PRI_HINT_REG12;            /* Host Int 12 Prioritized Interrupt Register */
    volatile uint32_t PRI_HINT_REG13;            /* Host Int 13 Prioritized Interrupt Register */
    volatile uint32_t PRI_HINT_REG14;            /* Host Int 14 Prioritized Interrupt Register */
    volatile uint32_t PRI_HINT_REG15;            /* Host Int 15 Prioritized Interrupt Register */
    volatile uint32_t PRI_HINT_REG16;            /* Host Int 16 Prioritized Interrupt Register */
    volatile uint32_t PRI_HINT_REG17;            /* Host Int 17 Prioritized Interrupt Register */
    volatile uint32_t PRI_HINT_REG18;            /* Host Int 18 Prioritized Interrupt Register */
    volatile uint32_t PRI_HINT_REG19;            /* Host Int 19 Prioritized Interrupt Register */
    volatile uint8_t  Resv_3328[944];
    volatile uint32_t POLARITY_REG0;             /* Polarity Register 0 */
    volatile uint32_t POLARITY_REG1;             /* Polarity Register 1 */
    volatile uint32_t POLARITY_REG2;             /* Polarity Register 2 */
    volatile uint32_t POLARITY_REG3;             /* Polarity Register 3 */
    volatile uint32_t POLARITY_REG4;             /* Polarity Register 4 */
    volatile uint8_t  Resv_3456[108];
    volatile uint32_t TYPE_REG0;                 /* Type Register 0 */
    volatile uint32_t TYPE_REG1;                 /* Type Register 1 */
    volatile uint32_t TYPE_REG2;                 /* Type Register 2 */
    volatile uint32_t TYPE_REG3;                 /* Type Register 3 */
    volatile uint32_t TYPE_REG4;                 /* Type Register 4 */
    volatile uint8_t  Resv_4352[876];
    volatile uint32_t NEST_LEVEL_REG0;           /* Host Int 0 Nesting Level Register */
    volatile uint32_t NEST_LEVEL_REG1;           /* Host Int 1 Nesting Level Register */
    volatile uint32_t NEST_LEVEL_REG2;           /* Host Int 2 Nesting Level Register */
    volatile uint32_t NEST_LEVEL_REG3;           /* Host Int 3 Nesting Level Register */
    volatile uint32_t NEST_LEVEL_REG4;           /* Host Int 4 Nesting Level Register */
    volatile uint32_t NEST_LEVEL_REG5;           /* Host Int 5 Nesting Level Register */
    volatile uint32_t NEST_LEVEL_REG6;           /* Host Int 6 Nesting Level Register */
    volatile uint32_t NEST_LEVEL_REG7;           /* Host Int 7 Nesting Level Register */
    volatile uint32_t NEST_LEVEL_REG8;           /* Host Int 8 Nesting Level Register */
    volatile uint32_t NEST_LEVEL_REG9;           /* Host Int 9 Nesting Level Register */
    volatile uint32_t NEST_LEVEL_REG10;          /* Host Int 10 Nesting Level Register */
    volatile uint32_t NEST_LEVEL_REG11;          /* Host Int 11 Nesting Level Register */
    volatile uint32_t NEST_LEVEL_REG12;          /* Host Int 11 Nesting Level Register */
    volatile uint32_t NEST_LEVEL_REG13;          /* Host Int 11 Nesting Level Register */
    volatile uint32_t NEST_LEVEL_REG14;          /* Host Int 11 Nesting Level Register */
    volatile uint32_t NEST_LEVEL_REG15;          /* Host Int 11 Nesting Level Register */
    volatile uint32_t NEST_LEVEL_REG16;          /* Host Int 11 Nesting Level Register */
    volatile uint32_t NEST_LEVEL_REG17;          /* Host Int 11 Nesting Level Register */
    volatile uint32_t NEST_LEVEL_REG18;          /* Host Int 11 Nesting Level Register */
    volatile uint32_t NEST_LEVEL_REG19;          /* Host Int 11 Nesting Level Register */
    volatile uint8_t  Resv_5376[944];
    volatile uint32_t ENABLE_HINT_REG0;          /* Host Int Enable Register 0 */
} CSL_icss_g_pr1_icss_intc_intc_slvRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_REVISION_REG                         (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CONTROL_REG                          (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_GLOBAL_ENABLE_HINT_REG               (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_GLB_NEST_LEVEL_REG                   (0x0000001CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_STATUS_SET_INDEX_REG                 (0x00000020U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_STATUS_CLR_INDEX_REG                 (0x00000024U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_SET_INDEX_REG                 (0x00000028U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_INDEX_REG                 (0x0000002CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_ENABLE_SET_INDEX_REG            (0x00000034U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_ENABLE_CLR_INDEX_REG            (0x00000038U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_GLB_PRI_INTR_REG                     (0x00000080U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0                      (0x00000200U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1                      (0x00000204U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2                      (0x00000208U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3                      (0x0000020CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4                      (0x00000210U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0                      (0x00000280U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1                      (0x00000284U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2                      (0x00000288U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3                      (0x0000028CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4                      (0x00000290U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0                          (0x00000300U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1                          (0x00000304U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2                          (0x00000308U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3                          (0x0000030CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4                          (0x00000310U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0                      (0x00000380U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1                      (0x00000384U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2                      (0x00000388U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3                      (0x0000038CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4                      (0x00000390U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG0                          (0x00000400U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG1                          (0x00000404U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG2                          (0x00000408U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG3                          (0x0000040CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG4                          (0x00000410U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG5                          (0x00000414U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG6                          (0x00000418U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG7                          (0x0000041CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG8                          (0x00000420U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG9                          (0x00000424U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG10                         (0x00000428U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG11                         (0x0000042CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG12                         (0x00000430U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG13                         (0x00000434U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG14                         (0x00000438U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG15                         (0x0000043CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG16                         (0x00000440U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG17                         (0x00000444U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG18                         (0x00000448U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG19                         (0x0000044CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG20                         (0x00000450U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG21                         (0x00000454U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG22                         (0x00000458U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG23                         (0x0000045CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG24                         (0x00000460U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG25                         (0x00000464U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG26                         (0x00000468U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG27                         (0x0000046CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG28                         (0x00000470U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG29                         (0x00000474U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG30                         (0x00000478U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG31                         (0x0000047CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG32                         (0x00000480U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG33                         (0x00000484U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG34                         (0x00000488U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG35                         (0x0000048CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG36                         (0x00000490U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG37                         (0x00000494U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG38                         (0x00000498U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG39                         (0x0000049CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG0                        (0x00000800U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG1                        (0x00000804U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG2                        (0x00000808U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG3                        (0x0000080CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG4                        (0x00000810U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG0                        (0x00000900U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG1                        (0x00000904U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG2                        (0x00000908U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG3                        (0x0000090CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG4                        (0x00000910U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG5                        (0x00000914U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG6                        (0x00000918U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG7                        (0x0000091CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG8                        (0x00000920U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG9                        (0x00000924U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG10                       (0x00000928U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG11                       (0x0000092CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG12                       (0x00000930U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG13                       (0x00000934U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG14                       (0x00000938U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG15                       (0x0000093CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG16                       (0x00000940U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG17                       (0x00000944U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG18                       (0x00000948U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG19                       (0x0000094CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0                        (0x00000D00U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1                        (0x00000D04U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2                        (0x00000D08U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3                        (0x00000D0CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4                        (0x00000D10U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0                            (0x00000D80U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1                            (0x00000D84U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2                            (0x00000D88U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3                            (0x00000D8CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4                            (0x00000D90U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG0                      (0x00001100U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG1                      (0x00001104U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG2                      (0x00001108U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG3                      (0x0000110CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG4                      (0x00001110U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG5                      (0x00001114U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG6                      (0x00001118U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG7                      (0x0000111CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG8                      (0x00001120U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG9                      (0x00001124U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG10                     (0x00001128U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG11                     (0x0000112CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG12                     (0x00001130U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG13                     (0x00001134U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG14                     (0x00001138U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG15                     (0x0000113CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG16                     (0x00001140U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG17                     (0x00001144U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG18                     (0x00001148U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG19                     (0x0000114CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0                     (0x00001500U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* REVISION_REG */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_REVISION_REG_REV_SCHEME_MASK         (0xC0000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_REVISION_REG_REV_SCHEME_SHIFT        (0x0000001EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_REVISION_REG_REV_SCHEME_MAX          (0x00000003U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_REVISION_REG_REV_MODULE_MASK         (0x0FFF0000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_REVISION_REG_REV_MODULE_SHIFT        (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_REVISION_REG_REV_MODULE_MAX          (0x00000FFFU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_REVISION_REG_REV_RTL_MASK            (0x0000F800U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_REVISION_REG_REV_RTL_SHIFT           (0x0000000BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_REVISION_REG_REV_RTL_MAX             (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_REVISION_REG_REV_MAJOR_MASK          (0x00000700U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_REVISION_REG_REV_MAJOR_SHIFT         (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_REVISION_REG_REV_MAJOR_MAX           (0x00000007U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_REVISION_REG_REV_CUSTOM_MASK         (0x000000C0U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_REVISION_REG_REV_CUSTOM_SHIFT        (0x00000006U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_REVISION_REG_REV_CUSTOM_MAX          (0x00000003U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_REVISION_REG_REV_MINOR_MASK          (0x0000003FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_REVISION_REG_REV_MINOR_SHIFT         (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_REVISION_REG_REV_MINOR_MAX           (0x0000003FU)

/* CONTROL_REG */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CONTROL_REG_WAKEUP_MODE_MASK         (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CONTROL_REG_WAKEUP_MODE_SHIFT        (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CONTROL_REG_WAKEUP_MODE_MAX          (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CONTROL_REG_NEST_MODE_MASK           (0x0000000CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CONTROL_REG_NEST_MODE_SHIFT          (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CONTROL_REG_NEST_MODE_MAX            (0x00000003U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CONTROL_REG_PRIORITY_HOLD_MODE_MASK  (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CONTROL_REG_PRIORITY_HOLD_MODE_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CONTROL_REG_PRIORITY_HOLD_MODE_MAX   (0x00000001U)

/* GLOBAL_ENABLE_HINT_REG */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_GLOBAL_ENABLE_HINT_REG_ENABLE_HINT_ANY_MASK (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_GLOBAL_ENABLE_HINT_REG_ENABLE_HINT_ANY_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_GLOBAL_ENABLE_HINT_REG_ENABLE_HINT_ANY_MAX (0x00000001U)

/* GLB_NEST_LEVEL_REG */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_GLB_NEST_LEVEL_REG_GLB_NEST_LEVEL_MASK (0x000001FFU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_GLB_NEST_LEVEL_REG_GLB_NEST_LEVEL_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_GLB_NEST_LEVEL_REG_GLB_NEST_LEVEL_MAX (0x000001FFU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_GLB_NEST_LEVEL_REG_GLB_NEST_AUTO_OVR_MASK (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_GLB_NEST_LEVEL_REG_GLB_NEST_AUTO_OVR_SHIFT (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_GLB_NEST_LEVEL_REG_GLB_NEST_AUTO_OVR_MAX (0x00000001U)

/* STATUS_SET_INDEX_REG */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_STATUS_SET_INDEX_REG_STATUS_SET_INDEX_MASK (0x000003FFU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_STATUS_SET_INDEX_REG_STATUS_SET_INDEX_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_STATUS_SET_INDEX_REG_STATUS_SET_INDEX_MAX (0x000003FFU)

/* STATUS_CLR_INDEX_REG */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_STATUS_CLR_INDEX_REG_STATUS_CLR_INDEX_MASK (0x000003FFU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_STATUS_CLR_INDEX_REG_STATUS_CLR_INDEX_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_STATUS_CLR_INDEX_REG_STATUS_CLR_INDEX_MAX (0x000003FFU)

/* ENABLE_SET_INDEX_REG */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_SET_INDEX_REG_ENABLE_SET_INDEX_MASK (0x000003FFU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_SET_INDEX_REG_ENABLE_SET_INDEX_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_SET_INDEX_REG_ENABLE_SET_INDEX_MAX (0x000003FFU)

/* ENABLE_CLR_INDEX_REG */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_INDEX_REG_ENABLE_CLR_INDEX_MASK (0x000003FFU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_INDEX_REG_ENABLE_CLR_INDEX_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_INDEX_REG_ENABLE_CLR_INDEX_MAX (0x000003FFU)

/* HINT_ENABLE_SET_INDEX_REG */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_ENABLE_SET_INDEX_REG_HINT_ENABLE_SET_INDEX_MASK (0x000003FFU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_ENABLE_SET_INDEX_REG_HINT_ENABLE_SET_INDEX_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_ENABLE_SET_INDEX_REG_HINT_ENABLE_SET_INDEX_MAX (0x000003FFU)

/* HINT_ENABLE_CLR_INDEX_REG */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_ENABLE_CLR_INDEX_REG_HINT_ENABLE_CLR_INDEX_MASK (0x000003FFU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_ENABLE_CLR_INDEX_REG_HINT_ENABLE_CLR_INDEX_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_ENABLE_CLR_INDEX_REG_HINT_ENABLE_CLR_INDEX_MAX (0x000003FFU)

/* GLB_PRI_INTR_REG */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_GLB_PRI_INTR_REG_GLB_PRI_INTR_MASK   (0x000003FFU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_GLB_PRI_INTR_REG_GLB_PRI_INTR_SHIFT  (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_GLB_PRI_INTR_REG_GLB_PRI_INTR_MAX    (0x000003FFU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_GLB_PRI_INTR_REG_GLB_NONE_MASK       (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_GLB_PRI_INTR_REG_GLB_NONE_SHIFT      (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_GLB_PRI_INTR_REG_GLB_NONE_MAX        (0x00000001U)

/* RAW_STATUS_REG0 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_0_MASK    (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_0_SHIFT   (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_0_MAX     (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_1_MASK    (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_1_SHIFT   (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_1_MAX     (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_2_MASK    (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_2_SHIFT   (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_2_MAX     (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_3_MASK    (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_3_SHIFT   (0x00000003U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_3_MAX     (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_4_MASK    (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_4_SHIFT   (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_4_MAX     (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_5_MASK    (0x00000020U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_5_SHIFT   (0x00000005U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_5_MAX     (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_6_MASK    (0x00000040U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_6_SHIFT   (0x00000006U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_6_MAX     (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_7_MASK    (0x00000080U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_7_SHIFT   (0x00000007U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_7_MAX     (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_8_MASK    (0x00000100U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_8_SHIFT   (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_8_MAX     (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_9_MASK    (0x00000200U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_9_SHIFT   (0x00000009U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_9_MAX     (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_10_MASK   (0x00000400U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_10_SHIFT  (0x0000000AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_10_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_11_MASK   (0x00000800U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_11_SHIFT  (0x0000000BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_11_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_12_MASK   (0x00001000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_12_SHIFT  (0x0000000CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_12_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_13_MASK   (0x00002000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_13_SHIFT  (0x0000000DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_13_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_14_MASK   (0x00004000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_14_SHIFT  (0x0000000EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_14_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_15_MASK   (0x00008000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_15_SHIFT  (0x0000000FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_15_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_16_MASK   (0x00010000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_16_SHIFT  (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_16_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_17_MASK   (0x00020000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_17_SHIFT  (0x00000011U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_17_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_18_MASK   (0x00040000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_18_SHIFT  (0x00000012U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_18_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_19_MASK   (0x00080000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_19_SHIFT  (0x00000013U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_19_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_20_MASK   (0x00100000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_20_SHIFT  (0x00000014U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_20_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_21_MASK   (0x00200000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_21_SHIFT  (0x00000015U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_21_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_22_MASK   (0x00400000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_22_SHIFT  (0x00000016U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_22_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_23_MASK   (0x00800000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_23_SHIFT  (0x00000017U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_23_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_24_MASK   (0x01000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_24_SHIFT  (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_24_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_25_MASK   (0x02000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_25_SHIFT  (0x00000019U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_25_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_26_MASK   (0x04000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_26_SHIFT  (0x0000001AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_26_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_27_MASK   (0x08000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_27_SHIFT  (0x0000001BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_27_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_28_MASK   (0x10000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_28_SHIFT  (0x0000001CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_28_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_29_MASK   (0x20000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_29_SHIFT  (0x0000001DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_29_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_30_MASK   (0x40000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_30_SHIFT  (0x0000001EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_30_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_31_MASK   (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_31_SHIFT  (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_31_MAX    (0x00000001U)

/* RAW_STATUS_REG1 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_32_MASK   (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_32_SHIFT  (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_32_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_33_MASK   (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_33_SHIFT  (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_33_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_34_MASK   (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_34_SHIFT  (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_34_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_35_MASK   (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_35_SHIFT  (0x00000003U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_35_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_36_MASK   (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_36_SHIFT  (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_36_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_37_MASK   (0x00000020U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_37_SHIFT  (0x00000005U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_37_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_38_MASK   (0x00000040U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_38_SHIFT  (0x00000006U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_38_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_39_MASK   (0x00000080U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_39_SHIFT  (0x00000007U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_39_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_40_MASK   (0x00000100U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_40_SHIFT  (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_40_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_41_MASK   (0x00000200U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_41_SHIFT  (0x00000009U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_41_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_42_MASK   (0x00000400U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_42_SHIFT  (0x0000000AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_42_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_43_MASK   (0x00000800U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_43_SHIFT  (0x0000000BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_43_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_44_MASK   (0x00001000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_44_SHIFT  (0x0000000CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_44_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_45_MASK   (0x00002000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_45_SHIFT  (0x0000000DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_45_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_46_MASK   (0x00004000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_46_SHIFT  (0x0000000EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_46_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_47_MASK   (0x00008000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_47_SHIFT  (0x0000000FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_47_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_48_MASK   (0x00010000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_48_SHIFT  (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_48_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_49_MASK   (0x00020000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_49_SHIFT  (0x00000011U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_49_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_50_MASK   (0x00040000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_50_SHIFT  (0x00000012U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_50_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_51_MASK   (0x00080000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_51_SHIFT  (0x00000013U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_51_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_52_MASK   (0x00100000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_52_SHIFT  (0x00000014U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_52_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_53_MASK   (0x00200000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_53_SHIFT  (0x00000015U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_53_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_54_MASK   (0x00400000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_54_SHIFT  (0x00000016U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_54_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_55_MASK   (0x00800000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_55_SHIFT  (0x00000017U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_55_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_56_MASK   (0x01000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_56_SHIFT  (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_56_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_57_MASK   (0x02000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_57_SHIFT  (0x00000019U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_57_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_58_MASK   (0x04000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_58_SHIFT  (0x0000001AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_58_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_59_MASK   (0x08000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_59_SHIFT  (0x0000001BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_59_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_60_MASK   (0x10000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_60_SHIFT  (0x0000001CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_60_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_61_MASK   (0x20000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_61_SHIFT  (0x0000001DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_61_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_62_MASK   (0x40000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_62_SHIFT  (0x0000001EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_62_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_63_MASK   (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_63_SHIFT  (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_63_MAX    (0x00000001U)

/* RAW_STATUS_REG2 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_64_MASK   (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_64_SHIFT  (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_64_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_65_MASK   (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_65_SHIFT  (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_65_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_66_MASK   (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_66_SHIFT  (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_66_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_67_MASK   (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_67_SHIFT  (0x00000003U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_67_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_68_MASK   (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_68_SHIFT  (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_68_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_69_MASK   (0x00000020U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_69_SHIFT  (0x00000005U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_69_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_70_MASK   (0x00000040U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_70_SHIFT  (0x00000006U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_70_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_71_MASK   (0x00000080U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_71_SHIFT  (0x00000007U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_71_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_72_MASK   (0x00000100U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_72_SHIFT  (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_72_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_73_MASK   (0x00000200U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_73_SHIFT  (0x00000009U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_73_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_74_MASK   (0x00000400U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_74_SHIFT  (0x0000000AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_74_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_75_MASK   (0x00000800U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_75_SHIFT  (0x0000000BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_75_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_76_MASK   (0x00001000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_76_SHIFT  (0x0000000CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_76_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_77_MASK   (0x00002000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_77_SHIFT  (0x0000000DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_77_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_78_MASK   (0x00004000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_78_SHIFT  (0x0000000EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_78_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_79_MASK   (0x00008000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_79_SHIFT  (0x0000000FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_79_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_80_MASK   (0x00010000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_80_SHIFT  (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_80_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_81_MASK   (0x00020000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_81_SHIFT  (0x00000011U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_81_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_82_MASK   (0x00040000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_82_SHIFT  (0x00000012U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_82_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_83_MASK   (0x00080000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_83_SHIFT  (0x00000013U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_83_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_84_MASK   (0x00100000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_84_SHIFT  (0x00000014U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_84_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_85_MASK   (0x00200000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_85_SHIFT  (0x00000015U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_85_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_86_MASK   (0x00400000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_86_SHIFT  (0x00000016U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_86_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_87_MASK   (0x00800000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_87_SHIFT  (0x00000017U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_87_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_88_MASK   (0x01000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_88_SHIFT  (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_88_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_89_MASK   (0x02000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_89_SHIFT  (0x00000019U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_89_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_90_MASK   (0x04000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_90_SHIFT  (0x0000001AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_90_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_91_MASK   (0x08000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_91_SHIFT  (0x0000001BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_91_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_92_MASK   (0x10000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_92_SHIFT  (0x0000001CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_92_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_93_MASK   (0x20000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_93_SHIFT  (0x0000001DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_93_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_94_MASK   (0x40000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_94_SHIFT  (0x0000001EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_94_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_95_MASK   (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_95_SHIFT  (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG2_RAW_STATUS_95_MAX    (0x00000001U)

/* RAW_STATUS_REG3 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_96_MASK   (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_96_SHIFT  (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_96_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_97_MASK   (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_97_SHIFT  (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_97_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_98_MASK   (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_98_SHIFT  (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_98_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_99_MASK   (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_99_SHIFT  (0x00000003U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_99_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_100_MASK  (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_100_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_100_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_101_MASK  (0x00000020U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_101_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_101_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_102_MASK  (0x00000040U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_102_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_102_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_103_MASK  (0x00000080U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_103_SHIFT (0x00000007U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_103_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_104_MASK  (0x00000100U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_104_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_104_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_105_MASK  (0x00000200U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_105_SHIFT (0x00000009U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_105_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_106_MASK  (0x00000400U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_106_SHIFT (0x0000000AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_106_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_107_MASK  (0x00000800U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_107_SHIFT (0x0000000BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_107_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_108_MASK  (0x00001000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_108_SHIFT (0x0000000CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_108_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_109_MASK  (0x00002000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_109_SHIFT (0x0000000DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_109_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_110_MASK  (0x00004000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_110_SHIFT (0x0000000EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_110_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_111_MASK  (0x00008000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_111_SHIFT (0x0000000FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_111_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_112_MASK  (0x00010000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_112_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_112_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_113_MASK  (0x00020000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_113_SHIFT (0x00000011U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_113_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_114_MASK  (0x00040000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_114_SHIFT (0x00000012U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_114_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_115_MASK  (0x00080000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_115_SHIFT (0x00000013U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_115_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_116_MASK  (0x00100000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_116_SHIFT (0x00000014U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_116_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_117_MASK  (0x00200000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_117_SHIFT (0x00000015U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_117_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_118_MASK  (0x00400000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_118_SHIFT (0x00000016U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_118_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_119_MASK  (0x00800000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_119_SHIFT (0x00000017U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_119_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_120_MASK  (0x01000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_120_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_120_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_121_MASK  (0x02000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_121_SHIFT (0x00000019U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_121_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_122_MASK  (0x04000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_122_SHIFT (0x0000001AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_122_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_123_MASK  (0x08000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_123_SHIFT (0x0000001BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_123_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_124_MASK  (0x10000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_124_SHIFT (0x0000001CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_124_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_125_MASK  (0x20000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_125_SHIFT (0x0000001DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_125_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_126_MASK  (0x40000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_126_SHIFT (0x0000001EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_126_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_127_MASK  (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_127_SHIFT (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG3_RAW_STATUS_127_MAX   (0x00000001U)

/* RAW_STATUS_REG4 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_128_MASK  (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_128_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_128_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_129_MASK  (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_129_SHIFT (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_129_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_130_MASK  (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_130_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_130_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_131_MASK  (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_131_SHIFT (0x00000003U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_131_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_132_MASK  (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_132_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_132_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_133_MASK  (0x00000020U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_133_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_133_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_134_MASK  (0x00000040U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_134_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_134_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_135_MASK  (0x00000080U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_135_SHIFT (0x00000007U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_135_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_136_MASK  (0x00000100U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_136_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_136_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_137_MASK  (0x00000200U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_137_SHIFT (0x00000009U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_137_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_138_MASK  (0x00000400U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_138_SHIFT (0x0000000AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_138_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_139_MASK  (0x00000800U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_139_SHIFT (0x0000000BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_139_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_140_MASK  (0x00001000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_140_SHIFT (0x0000000CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_140_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_141_MASK  (0x00002000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_141_SHIFT (0x0000000DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_141_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_142_MASK  (0x00004000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_142_SHIFT (0x0000000EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_142_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_143_MASK  (0x00008000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_143_SHIFT (0x0000000FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_143_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_144_MASK  (0x00010000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_144_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_144_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_145_MASK  (0x00020000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_145_SHIFT (0x00000011U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_145_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_146_MASK  (0x00040000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_146_SHIFT (0x00000012U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_146_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_147_MASK  (0x00080000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_147_SHIFT (0x00000013U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_147_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_148_MASK  (0x00100000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_148_SHIFT (0x00000014U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_148_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_149_MASK  (0x00200000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_149_SHIFT (0x00000015U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_149_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_150_MASK  (0x00400000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_150_SHIFT (0x00000016U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_150_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_151_MASK  (0x00800000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_151_SHIFT (0x00000017U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_151_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_152_MASK  (0x01000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_152_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_152_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_153_MASK  (0x02000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_153_SHIFT (0x00000019U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_153_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_154_MASK  (0x04000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_154_SHIFT (0x0000001AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_154_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_155_MASK  (0x08000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_155_SHIFT (0x0000001BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_155_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_156_MASK  (0x10000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_156_SHIFT (0x0000001CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_156_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_157_MASK  (0x20000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_157_SHIFT (0x0000001DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_157_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_158_MASK  (0x40000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_158_SHIFT (0x0000001EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_158_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_159_MASK  (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_159_SHIFT (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_RAW_STATUS_REG4_RAW_STATUS_159_MAX   (0x00000001U)

/* ENA_STATUS_REG0 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_0_MASK    (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_0_SHIFT   (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_0_MAX     (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_1_MASK    (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_1_SHIFT   (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_1_MAX     (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_2_MASK    (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_2_SHIFT   (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_2_MAX     (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_3_MASK    (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_3_SHIFT   (0x00000003U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_3_MAX     (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_4_MASK    (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_4_SHIFT   (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_4_MAX     (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_5_MASK    (0x00000020U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_5_SHIFT   (0x00000005U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_5_MAX     (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_6_MASK    (0x00000040U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_6_SHIFT   (0x00000006U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_6_MAX     (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_7_MASK    (0x00000080U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_7_SHIFT   (0x00000007U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_7_MAX     (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_8_MASK    (0x00000100U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_8_SHIFT   (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_8_MAX     (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_9_MASK    (0x00000200U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_9_SHIFT   (0x00000009U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_9_MAX     (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_10_MASK   (0x00000400U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_10_SHIFT  (0x0000000AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_10_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_11_MASK   (0x00000800U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_11_SHIFT  (0x0000000BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_11_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_12_MASK   (0x00001000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_12_SHIFT  (0x0000000CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_12_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_13_MASK   (0x00002000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_13_SHIFT  (0x0000000DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_13_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_14_MASK   (0x00004000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_14_SHIFT  (0x0000000EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_14_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_15_MASK   (0x00008000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_15_SHIFT  (0x0000000FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_15_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_16_MASK   (0x00010000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_16_SHIFT  (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_16_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_17_MASK   (0x00020000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_17_SHIFT  (0x00000011U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_17_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_18_MASK   (0x00040000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_18_SHIFT  (0x00000012U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_18_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_19_MASK   (0x00080000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_19_SHIFT  (0x00000013U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_19_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_20_MASK   (0x00100000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_20_SHIFT  (0x00000014U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_20_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_21_MASK   (0x00200000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_21_SHIFT  (0x00000015U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_21_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_22_MASK   (0x00400000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_22_SHIFT  (0x00000016U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_22_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_23_MASK   (0x00800000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_23_SHIFT  (0x00000017U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_23_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_24_MASK   (0x01000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_24_SHIFT  (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_24_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_25_MASK   (0x02000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_25_SHIFT  (0x00000019U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_25_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_26_MASK   (0x04000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_26_SHIFT  (0x0000001AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_26_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_27_MASK   (0x08000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_27_SHIFT  (0x0000001BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_27_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_28_MASK   (0x10000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_28_SHIFT  (0x0000001CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_28_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_29_MASK   (0x20000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_29_SHIFT  (0x0000001DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_29_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_30_MASK   (0x40000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_30_SHIFT  (0x0000001EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_30_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_31_MASK   (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_31_SHIFT  (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_31_MAX    (0x00000001U)

/* ENA_STATUS_REG1 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_32_MASK   (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_32_SHIFT  (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_32_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_33_MASK   (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_33_SHIFT  (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_33_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_34_MASK   (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_34_SHIFT  (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_34_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_35_MASK   (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_35_SHIFT  (0x00000003U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_35_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_36_MASK   (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_36_SHIFT  (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_36_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_37_MASK   (0x00000020U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_37_SHIFT  (0x00000005U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_37_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_38_MASK   (0x00000040U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_38_SHIFT  (0x00000006U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_38_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_39_MASK   (0x00000080U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_39_SHIFT  (0x00000007U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_39_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_40_MASK   (0x00000100U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_40_SHIFT  (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_40_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_41_MASK   (0x00000200U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_41_SHIFT  (0x00000009U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_41_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_42_MASK   (0x00000400U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_42_SHIFT  (0x0000000AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_42_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_43_MASK   (0x00000800U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_43_SHIFT  (0x0000000BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_43_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_44_MASK   (0x00001000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_44_SHIFT  (0x0000000CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_44_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_45_MASK   (0x00002000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_45_SHIFT  (0x0000000DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_45_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_46_MASK   (0x00004000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_46_SHIFT  (0x0000000EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_46_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_47_MASK   (0x00008000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_47_SHIFT  (0x0000000FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_47_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_48_MASK   (0x00010000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_48_SHIFT  (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_48_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_49_MASK   (0x00020000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_49_SHIFT  (0x00000011U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_49_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_50_MASK   (0x00040000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_50_SHIFT  (0x00000012U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_50_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_51_MASK   (0x00080000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_51_SHIFT  (0x00000013U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_51_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_52_MASK   (0x00100000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_52_SHIFT  (0x00000014U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_52_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_53_MASK   (0x00200000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_53_SHIFT  (0x00000015U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_53_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_54_MASK   (0x00400000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_54_SHIFT  (0x00000016U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_54_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_55_MASK   (0x00800000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_55_SHIFT  (0x00000017U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_55_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_56_MASK   (0x01000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_56_SHIFT  (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_56_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_57_MASK   (0x02000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_57_SHIFT  (0x00000019U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_57_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_58_MASK   (0x04000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_58_SHIFT  (0x0000001AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_58_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_59_MASK   (0x08000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_59_SHIFT  (0x0000001BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_59_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_60_MASK   (0x10000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_60_SHIFT  (0x0000001CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_60_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_61_MASK   (0x20000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_61_SHIFT  (0x0000001DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_61_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_62_MASK   (0x40000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_62_SHIFT  (0x0000001EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_62_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_63_MASK   (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_63_SHIFT  (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_63_MAX    (0x00000001U)

/* ENA_STATUS_REG2 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_64_MASK   (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_64_SHIFT  (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_64_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_65_MASK   (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_65_SHIFT  (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_65_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_66_MASK   (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_66_SHIFT  (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_66_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_67_MASK   (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_67_SHIFT  (0x00000003U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_67_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_68_MASK   (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_68_SHIFT  (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_68_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_69_MASK   (0x00000020U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_69_SHIFT  (0x00000005U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_69_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_70_MASK   (0x00000040U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_70_SHIFT  (0x00000006U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_70_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_71_MASK   (0x00000080U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_71_SHIFT  (0x00000007U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_71_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_72_MASK   (0x00000100U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_72_SHIFT  (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_72_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_73_MASK   (0x00000200U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_73_SHIFT  (0x00000009U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_73_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_74_MASK   (0x00000400U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_74_SHIFT  (0x0000000AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_74_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_75_MASK   (0x00000800U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_75_SHIFT  (0x0000000BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_75_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_76_MASK   (0x00001000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_76_SHIFT  (0x0000000CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_76_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_77_MASK   (0x00002000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_77_SHIFT  (0x0000000DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_77_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_78_MASK   (0x00004000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_78_SHIFT  (0x0000000EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_78_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_79_MASK   (0x00008000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_79_SHIFT  (0x0000000FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_79_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_80_MASK   (0x00010000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_80_SHIFT  (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_80_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_81_MASK   (0x00020000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_81_SHIFT  (0x00000011U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_81_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_82_MASK   (0x00040000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_82_SHIFT  (0x00000012U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_82_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_83_MASK   (0x00080000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_83_SHIFT  (0x00000013U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_83_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_84_MASK   (0x00100000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_84_SHIFT  (0x00000014U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_84_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_85_MASK   (0x00200000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_85_SHIFT  (0x00000015U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_85_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_86_MASK   (0x00400000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_86_SHIFT  (0x00000016U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_86_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_87_MASK   (0x00800000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_87_SHIFT  (0x00000017U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_87_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_88_MASK   (0x01000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_88_SHIFT  (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_88_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_89_MASK   (0x02000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_89_SHIFT  (0x00000019U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_89_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_90_MASK   (0x04000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_90_SHIFT  (0x0000001AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_90_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_91_MASK   (0x08000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_91_SHIFT  (0x0000001BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_91_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_92_MASK   (0x10000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_92_SHIFT  (0x0000001CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_92_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_93_MASK   (0x20000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_93_SHIFT  (0x0000001DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_93_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_94_MASK   (0x40000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_94_SHIFT  (0x0000001EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_94_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_95_MASK   (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_95_SHIFT  (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG2_ENA_STATUS_95_MAX    (0x00000001U)

/* ENA_STATUS_REG3 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_96_MASK   (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_96_SHIFT  (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_96_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_97_MASK   (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_97_SHIFT  (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_97_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_98_MASK   (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_98_SHIFT  (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_98_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_99_MASK   (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_99_SHIFT  (0x00000003U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_99_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_100_MASK  (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_100_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_100_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_101_MASK  (0x00000020U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_101_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_101_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_102_MASK  (0x00000040U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_102_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_102_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_103_MASK  (0x00000080U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_103_SHIFT (0x00000007U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_103_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_104_MASK  (0x00000100U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_104_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_104_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_105_MASK  (0x00000200U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_105_SHIFT (0x00000009U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_105_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_106_MASK  (0x00000400U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_106_SHIFT (0x0000000AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_106_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_107_MASK  (0x00000800U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_107_SHIFT (0x0000000BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_107_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_108_MASK  (0x00001000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_108_SHIFT (0x0000000CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_108_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_109_MASK  (0x00002000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_109_SHIFT (0x0000000DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_109_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_110_MASK  (0x00004000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_110_SHIFT (0x0000000EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_110_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_111_MASK  (0x00008000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_111_SHIFT (0x0000000FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_111_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_112_MASK  (0x00010000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_112_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_112_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_113_MASK  (0x00020000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_113_SHIFT (0x00000011U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_113_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_114_MASK  (0x00040000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_114_SHIFT (0x00000012U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_114_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_115_MASK  (0x00080000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_115_SHIFT (0x00000013U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_115_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_116_MASK  (0x00100000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_116_SHIFT (0x00000014U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_116_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_117_MASK  (0x00200000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_117_SHIFT (0x00000015U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_117_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_118_MASK  (0x00400000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_118_SHIFT (0x00000016U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_118_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_119_MASK  (0x00800000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_119_SHIFT (0x00000017U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_119_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_120_MASK  (0x01000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_120_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_120_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_121_MASK  (0x02000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_121_SHIFT (0x00000019U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_121_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_122_MASK  (0x04000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_122_SHIFT (0x0000001AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_122_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_123_MASK  (0x08000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_123_SHIFT (0x0000001BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_123_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_124_MASK  (0x10000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_124_SHIFT (0x0000001CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_124_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_125_MASK  (0x20000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_125_SHIFT (0x0000001DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_125_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_126_MASK  (0x40000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_126_SHIFT (0x0000001EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_126_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_127_MASK  (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_127_SHIFT (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG3_ENA_STATUS_127_MAX   (0x00000001U)

/* ENA_STATUS_REG4 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_128_MASK  (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_128_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_128_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_129_MASK  (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_129_SHIFT (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_129_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_130_MASK  (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_130_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_130_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_131_MASK  (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_131_SHIFT (0x00000003U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_131_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_132_MASK  (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_132_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_132_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_133_MASK  (0x00000020U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_133_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_133_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_134_MASK  (0x00000040U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_134_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_134_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_135_MASK  (0x00000080U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_135_SHIFT (0x00000007U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_135_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_136_MASK  (0x00000100U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_136_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_136_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_137_MASK  (0x00000200U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_137_SHIFT (0x00000009U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_137_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_138_MASK  (0x00000400U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_138_SHIFT (0x0000000AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_138_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_139_MASK  (0x00000800U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_139_SHIFT (0x0000000BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_139_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_140_MASK  (0x00001000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_140_SHIFT (0x0000000CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_140_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_141_MASK  (0x00002000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_141_SHIFT (0x0000000DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_141_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_142_MASK  (0x00004000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_142_SHIFT (0x0000000EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_142_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_143_MASK  (0x00008000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_143_SHIFT (0x0000000FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_143_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_144_MASK  (0x00010000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_144_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_144_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_145_MASK  (0x00020000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_145_SHIFT (0x00000011U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_145_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_146_MASK  (0x00040000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_146_SHIFT (0x00000012U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_146_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_147_MASK  (0x00080000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_147_SHIFT (0x00000013U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_147_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_148_MASK  (0x00100000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_148_SHIFT (0x00000014U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_148_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_149_MASK  (0x00200000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_149_SHIFT (0x00000015U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_149_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_150_MASK  (0x00400000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_150_SHIFT (0x00000016U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_150_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_151_MASK  (0x00800000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_151_SHIFT (0x00000017U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_151_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_152_MASK  (0x01000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_152_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_152_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_153_MASK  (0x02000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_153_SHIFT (0x00000019U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_153_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_154_MASK  (0x04000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_154_SHIFT (0x0000001AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_154_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_155_MASK  (0x08000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_155_SHIFT (0x0000001BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_155_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_156_MASK  (0x10000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_156_SHIFT (0x0000001CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_156_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_157_MASK  (0x20000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_157_SHIFT (0x0000001DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_157_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_158_MASK  (0x40000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_158_SHIFT (0x0000001EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_158_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_159_MASK  (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_159_SHIFT (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENA_STATUS_REG4_ENA_STATUS_159_MAX   (0x00000001U)

/* ENABLE_REG0 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_0_MASK            (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_0_SHIFT           (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_0_MAX             (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_1_MASK            (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_1_SHIFT           (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_1_MAX             (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_2_MASK            (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_2_SHIFT           (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_2_MAX             (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_3_MASK            (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_3_SHIFT           (0x00000003U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_3_MAX             (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_4_MASK            (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_4_SHIFT           (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_4_MAX             (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_5_MASK            (0x00000020U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_5_SHIFT           (0x00000005U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_5_MAX             (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_6_MASK            (0x00000040U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_6_SHIFT           (0x00000006U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_6_MAX             (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_7_MASK            (0x00000080U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_7_SHIFT           (0x00000007U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_7_MAX             (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_8_MASK            (0x00000100U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_8_SHIFT           (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_8_MAX             (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_9_MASK            (0x00000200U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_9_SHIFT           (0x00000009U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_9_MAX             (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_10_MASK           (0x00000400U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_10_SHIFT          (0x0000000AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_10_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_11_MASK           (0x00000800U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_11_SHIFT          (0x0000000BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_11_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_12_MASK           (0x00001000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_12_SHIFT          (0x0000000CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_12_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_13_MASK           (0x00002000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_13_SHIFT          (0x0000000DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_13_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_14_MASK           (0x00004000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_14_SHIFT          (0x0000000EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_14_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_15_MASK           (0x00008000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_15_SHIFT          (0x0000000FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_15_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_16_MASK           (0x00010000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_16_SHIFT          (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_16_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_17_MASK           (0x00020000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_17_SHIFT          (0x00000011U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_17_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_18_MASK           (0x00040000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_18_SHIFT          (0x00000012U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_18_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_19_MASK           (0x00080000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_19_SHIFT          (0x00000013U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_19_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_20_MASK           (0x00100000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_20_SHIFT          (0x00000014U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_20_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_21_MASK           (0x00200000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_21_SHIFT          (0x00000015U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_21_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_22_MASK           (0x00400000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_22_SHIFT          (0x00000016U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_22_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_23_MASK           (0x00800000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_23_SHIFT          (0x00000017U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_23_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_24_MASK           (0x01000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_24_SHIFT          (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_24_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_25_MASK           (0x02000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_25_SHIFT          (0x00000019U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_25_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_26_MASK           (0x04000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_26_SHIFT          (0x0000001AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_26_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_27_MASK           (0x08000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_27_SHIFT          (0x0000001BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_27_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_28_MASK           (0x10000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_28_SHIFT          (0x0000001CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_28_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_29_MASK           (0x20000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_29_SHIFT          (0x0000001DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_29_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_30_MASK           (0x40000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_30_SHIFT          (0x0000001EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_30_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_31_MASK           (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_31_SHIFT          (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG0_ENABLE_31_MAX            (0x00000001U)

/* ENABLE_REG1 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_32_MASK           (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_32_SHIFT          (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_32_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_33_MASK           (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_33_SHIFT          (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_33_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_34_MASK           (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_34_SHIFT          (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_34_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_35_MASK           (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_35_SHIFT          (0x00000003U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_35_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_36_MASK           (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_36_SHIFT          (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_36_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_37_MASK           (0x00000020U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_37_SHIFT          (0x00000005U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_37_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_38_MASK           (0x00000040U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_38_SHIFT          (0x00000006U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_38_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_39_MASK           (0x00000080U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_39_SHIFT          (0x00000007U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_39_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_40_MASK           (0x00000100U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_40_SHIFT          (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_40_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_41_MASK           (0x00000200U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_41_SHIFT          (0x00000009U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_41_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_42_MASK           (0x00000400U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_42_SHIFT          (0x0000000AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_42_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_43_MASK           (0x00000800U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_43_SHIFT          (0x0000000BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_43_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_44_MASK           (0x00001000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_44_SHIFT          (0x0000000CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_44_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_45_MASK           (0x00002000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_45_SHIFT          (0x0000000DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_45_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_46_MASK           (0x00004000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_46_SHIFT          (0x0000000EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_46_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_47_MASK           (0x00008000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_47_SHIFT          (0x0000000FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_47_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_48_MASK           (0x00010000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_48_SHIFT          (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_48_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_49_MASK           (0x00020000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_49_SHIFT          (0x00000011U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_49_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_50_MASK           (0x00040000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_50_SHIFT          (0x00000012U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_50_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_51_MASK           (0x00080000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_51_SHIFT          (0x00000013U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_51_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_52_MASK           (0x00100000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_52_SHIFT          (0x00000014U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_52_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_53_MASK           (0x00200000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_53_SHIFT          (0x00000015U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_53_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_54_MASK           (0x00400000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_54_SHIFT          (0x00000016U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_54_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_55_MASK           (0x00800000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_55_SHIFT          (0x00000017U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_55_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_56_MASK           (0x01000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_56_SHIFT          (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_56_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_57_MASK           (0x02000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_57_SHIFT          (0x00000019U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_57_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_58_MASK           (0x04000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_58_SHIFT          (0x0000001AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_58_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_59_MASK           (0x08000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_59_SHIFT          (0x0000001BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_59_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_60_MASK           (0x10000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_60_SHIFT          (0x0000001CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_60_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_61_MASK           (0x20000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_61_SHIFT          (0x0000001DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_61_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_62_MASK           (0x40000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_62_SHIFT          (0x0000001EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_62_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_63_MASK           (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_63_SHIFT          (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG1_ENABLE_63_MAX            (0x00000001U)

/* ENABLE_REG2 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_64_MASK           (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_64_SHIFT          (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_64_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_65_MASK           (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_65_SHIFT          (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_65_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_66_MASK           (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_66_SHIFT          (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_66_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_67_MASK           (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_67_SHIFT          (0x00000003U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_67_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_68_MASK           (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_68_SHIFT          (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_68_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_69_MASK           (0x00000020U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_69_SHIFT          (0x00000005U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_69_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_70_MASK           (0x00000040U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_70_SHIFT          (0x00000006U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_70_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_71_MASK           (0x00000080U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_71_SHIFT          (0x00000007U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_71_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_72_MASK           (0x00000100U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_72_SHIFT          (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_72_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_73_MASK           (0x00000200U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_73_SHIFT          (0x00000009U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_73_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_74_MASK           (0x00000400U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_74_SHIFT          (0x0000000AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_74_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_75_MASK           (0x00000800U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_75_SHIFT          (0x0000000BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_75_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_76_MASK           (0x00001000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_76_SHIFT          (0x0000000CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_76_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_77_MASK           (0x00002000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_77_SHIFT          (0x0000000DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_77_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_78_MASK           (0x00004000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_78_SHIFT          (0x0000000EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_78_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_79_MASK           (0x00008000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_79_SHIFT          (0x0000000FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_79_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_80_MASK           (0x00010000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_80_SHIFT          (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_80_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_81_MASK           (0x00020000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_81_SHIFT          (0x00000011U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_81_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_82_MASK           (0x00040000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_82_SHIFT          (0x00000012U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_82_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_83_MASK           (0x00080000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_83_SHIFT          (0x00000013U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_83_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_84_MASK           (0x00100000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_84_SHIFT          (0x00000014U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_84_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_85_MASK           (0x00200000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_85_SHIFT          (0x00000015U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_85_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_86_MASK           (0x00400000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_86_SHIFT          (0x00000016U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_86_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_87_MASK           (0x00800000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_87_SHIFT          (0x00000017U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_87_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_88_MASK           (0x01000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_88_SHIFT          (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_88_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_89_MASK           (0x02000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_89_SHIFT          (0x00000019U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_89_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_90_MASK           (0x04000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_90_SHIFT          (0x0000001AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_90_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_91_MASK           (0x08000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_91_SHIFT          (0x0000001BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_91_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_92_MASK           (0x10000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_92_SHIFT          (0x0000001CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_92_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_93_MASK           (0x20000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_93_SHIFT          (0x0000001DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_93_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_94_MASK           (0x40000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_94_SHIFT          (0x0000001EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_94_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_95_MASK           (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_95_SHIFT          (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG2_ENABLE_95_MAX            (0x00000001U)

/* ENABLE_REG3 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_96_MASK           (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_96_SHIFT          (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_96_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_97_MASK           (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_97_SHIFT          (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_97_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_98_MASK           (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_98_SHIFT          (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_98_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_99_MASK           (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_99_SHIFT          (0x00000003U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_99_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_100_MASK          (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_100_SHIFT         (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_100_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_101_MASK          (0x00000020U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_101_SHIFT         (0x00000005U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_101_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_102_MASK          (0x00000040U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_102_SHIFT         (0x00000006U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_102_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_103_MASK          (0x00000080U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_103_SHIFT         (0x00000007U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_103_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_104_MASK          (0x00000100U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_104_SHIFT         (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_104_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_105_MASK          (0x00000200U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_105_SHIFT         (0x00000009U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_105_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_106_MASK          (0x00000400U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_106_SHIFT         (0x0000000AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_106_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_107_MASK          (0x00000800U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_107_SHIFT         (0x0000000BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_107_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_108_MASK          (0x00001000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_108_SHIFT         (0x0000000CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_108_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_109_MASK          (0x00002000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_109_SHIFT         (0x0000000DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_109_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_110_MASK          (0x00004000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_110_SHIFT         (0x0000000EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_110_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_111_MASK          (0x00008000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_111_SHIFT         (0x0000000FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_111_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_112_MASK          (0x00010000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_112_SHIFT         (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_112_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_113_MASK          (0x00020000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_113_SHIFT         (0x00000011U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_113_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_114_MASK          (0x00040000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_114_SHIFT         (0x00000012U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_114_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_115_MASK          (0x00080000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_115_SHIFT         (0x00000013U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_115_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_116_MASK          (0x00100000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_116_SHIFT         (0x00000014U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_116_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_117_MASK          (0x00200000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_117_SHIFT         (0x00000015U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_117_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_118_MASK          (0x00400000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_118_SHIFT         (0x00000016U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_118_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_119_MASK          (0x00800000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_119_SHIFT         (0x00000017U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_119_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_120_MASK          (0x01000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_120_SHIFT         (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_120_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_121_MASK          (0x02000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_121_SHIFT         (0x00000019U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_121_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_122_MASK          (0x04000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_122_SHIFT         (0x0000001AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_122_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_123_MASK          (0x08000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_123_SHIFT         (0x0000001BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_123_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_124_MASK          (0x10000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_124_SHIFT         (0x0000001CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_124_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_125_MASK          (0x20000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_125_SHIFT         (0x0000001DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_125_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_126_MASK          (0x40000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_126_SHIFT         (0x0000001EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_126_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_127_MASK          (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_127_SHIFT         (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG3_ENABLE_127_MAX           (0x00000001U)

/* ENABLE_REG4 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_128_MASK          (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_128_SHIFT         (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_128_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_129_MASK          (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_129_SHIFT         (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_129_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_130_MASK          (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_130_SHIFT         (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_130_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_131_MASK          (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_131_SHIFT         (0x00000003U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_131_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_132_MASK          (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_132_SHIFT         (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_132_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_133_MASK          (0x00000020U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_133_SHIFT         (0x00000005U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_133_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_134_MASK          (0x00000040U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_134_SHIFT         (0x00000006U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_134_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_135_MASK          (0x00000080U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_135_SHIFT         (0x00000007U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_135_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_136_MASK          (0x00000100U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_136_SHIFT         (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_136_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_137_MASK          (0x00000200U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_137_SHIFT         (0x00000009U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_137_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_138_MASK          (0x00000400U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_138_SHIFT         (0x0000000AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_138_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_139_MASK          (0x00000800U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_139_SHIFT         (0x0000000BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_139_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_140_MASK          (0x00001000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_140_SHIFT         (0x0000000CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_140_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_141_MASK          (0x00002000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_141_SHIFT         (0x0000000DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_141_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_142_MASK          (0x00004000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_142_SHIFT         (0x0000000EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_142_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_143_MASK          (0x00008000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_143_SHIFT         (0x0000000FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_143_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_144_MASK          (0x00010000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_144_SHIFT         (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_144_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_145_MASK          (0x00020000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_145_SHIFT         (0x00000011U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_145_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_146_MASK          (0x00040000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_146_SHIFT         (0x00000012U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_146_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_147_MASK          (0x00080000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_147_SHIFT         (0x00000013U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_147_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_148_MASK          (0x00100000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_148_SHIFT         (0x00000014U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_148_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_149_MASK          (0x00200000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_149_SHIFT         (0x00000015U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_149_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_150_MASK          (0x00400000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_150_SHIFT         (0x00000016U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_150_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_151_MASK          (0x00800000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_151_SHIFT         (0x00000017U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_151_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_152_MASK          (0x01000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_152_SHIFT         (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_152_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_153_MASK          (0x02000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_153_SHIFT         (0x00000019U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_153_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_154_MASK          (0x04000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_154_SHIFT         (0x0000001AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_154_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_155_MASK          (0x08000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_155_SHIFT         (0x0000001BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_155_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_156_MASK          (0x10000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_156_SHIFT         (0x0000001CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_156_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_157_MASK          (0x20000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_157_SHIFT         (0x0000001DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_157_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_158_MASK          (0x40000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_158_SHIFT         (0x0000001EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_158_MAX           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_159_MASK          (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_159_SHIFT         (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_REG4_ENABLE_159_MAX           (0x00000001U)

/* ENABLE_CLR_REG0 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_0_CLR_MASK    (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_0_CLR_SHIFT   (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_0_CLR_MAX     (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_1_CLR_MASK    (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_1_CLR_SHIFT   (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_1_CLR_MAX     (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_2_CLR_MASK    (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_2_CLR_SHIFT   (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_2_CLR_MAX     (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_3_CLR_MASK    (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_3_CLR_SHIFT   (0x00000003U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_3_CLR_MAX     (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_4_CLR_MASK    (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_4_CLR_SHIFT   (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_4_CLR_MAX     (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_5_CLR_MASK    (0x00000020U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_5_CLR_SHIFT   (0x00000005U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_5_CLR_MAX     (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_6_CLR_MASK    (0x00000040U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_6_CLR_SHIFT   (0x00000006U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_6_CLR_MAX     (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_7_CLR_MASK    (0x00000080U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_7_CLR_SHIFT   (0x00000007U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_7_CLR_MAX     (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_8_CLR_MASK    (0x00000100U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_8_CLR_SHIFT   (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_8_CLR_MAX     (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_9_CLR_MASK    (0x00000200U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_9_CLR_SHIFT   (0x00000009U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_9_CLR_MAX     (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_10_CLR_MASK   (0x00000400U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_10_CLR_SHIFT  (0x0000000AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_10_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_11_CLR_MASK   (0x00000800U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_11_CLR_SHIFT  (0x0000000BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_11_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_12_CLR_MASK   (0x00001000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_12_CLR_SHIFT  (0x0000000CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_12_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_13_CLR_MASK   (0x00002000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_13_CLR_SHIFT  (0x0000000DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_13_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_14_CLR_MASK   (0x00004000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_14_CLR_SHIFT  (0x0000000EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_14_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_15_CLR_MASK   (0x00008000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_15_CLR_SHIFT  (0x0000000FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_15_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_16_CLR_MASK   (0x00010000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_16_CLR_SHIFT  (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_16_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_17_CLR_MASK   (0x00020000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_17_CLR_SHIFT  (0x00000011U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_17_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_18_CLR_MASK   (0x00040000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_18_CLR_SHIFT  (0x00000012U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_18_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_19_CLR_MASK   (0x00080000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_19_CLR_SHIFT  (0x00000013U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_19_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_20_CLR_MASK   (0x00100000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_20_CLR_SHIFT  (0x00000014U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_20_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_21_CLR_MASK   (0x00200000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_21_CLR_SHIFT  (0x00000015U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_21_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_22_CLR_MASK   (0x00400000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_22_CLR_SHIFT  (0x00000016U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_22_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_23_CLR_MASK   (0x00800000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_23_CLR_SHIFT  (0x00000017U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_23_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_24_CLR_MASK   (0x01000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_24_CLR_SHIFT  (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_24_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_25_CLR_MASK   (0x02000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_25_CLR_SHIFT  (0x00000019U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_25_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_26_CLR_MASK   (0x04000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_26_CLR_SHIFT  (0x0000001AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_26_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_27_CLR_MASK   (0x08000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_27_CLR_SHIFT  (0x0000001BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_27_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_28_CLR_MASK   (0x10000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_28_CLR_SHIFT  (0x0000001CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_28_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_29_CLR_MASK   (0x20000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_29_CLR_SHIFT  (0x0000001DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_29_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_30_CLR_MASK   (0x40000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_30_CLR_SHIFT  (0x0000001EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_30_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_31_CLR_MASK   (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_31_CLR_SHIFT  (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG0_ENABLE_31_CLR_MAX    (0x00000001U)

/* ENABLE_CLR_REG1 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_32_CLR_MASK   (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_32_CLR_SHIFT  (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_32_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_33_CLR_MASK   (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_33_CLR_SHIFT  (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_33_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_34_CLR_MASK   (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_34_CLR_SHIFT  (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_34_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_35_CLR_MASK   (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_35_CLR_SHIFT  (0x00000003U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_35_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_36_CLR_MASK   (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_36_CLR_SHIFT  (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_36_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_37_CLR_MASK   (0x00000020U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_37_CLR_SHIFT  (0x00000005U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_37_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_38_CLR_MASK   (0x00000040U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_38_CLR_SHIFT  (0x00000006U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_38_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_39_CLR_MASK   (0x00000080U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_39_CLR_SHIFT  (0x00000007U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_39_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_40_CLR_MASK   (0x00000100U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_40_CLR_SHIFT  (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_40_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_41_CLR_MASK   (0x00000200U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_41_CLR_SHIFT  (0x00000009U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_41_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_42_CLR_MASK   (0x00000400U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_42_CLR_SHIFT  (0x0000000AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_42_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_43_CLR_MASK   (0x00000800U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_43_CLR_SHIFT  (0x0000000BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_43_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_44_CLR_MASK   (0x00001000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_44_CLR_SHIFT  (0x0000000CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_44_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_45_CLR_MASK   (0x00002000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_45_CLR_SHIFT  (0x0000000DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_45_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_46_CLR_MASK   (0x00004000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_46_CLR_SHIFT  (0x0000000EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_46_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_47_CLR_MASK   (0x00008000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_47_CLR_SHIFT  (0x0000000FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_47_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_48_CLR_MASK   (0x00010000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_48_CLR_SHIFT  (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_48_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_49_CLR_MASK   (0x00020000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_49_CLR_SHIFT  (0x00000011U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_49_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_50_CLR_MASK   (0x00040000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_50_CLR_SHIFT  (0x00000012U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_50_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_51_CLR_MASK   (0x00080000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_51_CLR_SHIFT  (0x00000013U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_51_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_52_CLR_MASK   (0x00100000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_52_CLR_SHIFT  (0x00000014U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_52_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_53_CLR_MASK   (0x00200000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_53_CLR_SHIFT  (0x00000015U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_53_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_54_CLR_MASK   (0x00400000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_54_CLR_SHIFT  (0x00000016U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_54_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_55_CLR_MASK   (0x00800000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_55_CLR_SHIFT  (0x00000017U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_55_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_56_CLR_MASK   (0x01000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_56_CLR_SHIFT  (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_56_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_57_CLR_MASK   (0x02000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_57_CLR_SHIFT  (0x00000019U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_57_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_58_CLR_MASK   (0x04000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_58_CLR_SHIFT  (0x0000001AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_58_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_59_CLR_MASK   (0x08000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_59_CLR_SHIFT  (0x0000001BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_59_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_60_CLR_MASK   (0x10000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_60_CLR_SHIFT  (0x0000001CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_60_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_61_CLR_MASK   (0x20000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_61_CLR_SHIFT  (0x0000001DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_61_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_62_CLR_MASK   (0x40000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_62_CLR_SHIFT  (0x0000001EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_62_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_63_CLR_MASK   (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_63_CLR_SHIFT  (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG1_ENABLE_63_CLR_MAX    (0x00000001U)

/* ENABLE_CLR_REG2 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_64_CLR_MASK   (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_64_CLR_SHIFT  (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_64_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_65_CLR_MASK   (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_65_CLR_SHIFT  (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_65_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_66_CLR_MASK   (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_66_CLR_SHIFT  (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_66_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_67_CLR_MASK   (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_67_CLR_SHIFT  (0x00000003U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_67_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_68_CLR_MASK   (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_68_CLR_SHIFT  (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_68_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_69_CLR_MASK   (0x00000020U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_69_CLR_SHIFT  (0x00000005U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_69_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_70_CLR_MASK   (0x00000040U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_70_CLR_SHIFT  (0x00000006U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_70_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_71_CLR_MASK   (0x00000080U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_71_CLR_SHIFT  (0x00000007U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_71_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_72_CLR_MASK   (0x00000100U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_72_CLR_SHIFT  (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_72_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_73_CLR_MASK   (0x00000200U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_73_CLR_SHIFT  (0x00000009U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_73_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_74_CLR_MASK   (0x00000400U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_74_CLR_SHIFT  (0x0000000AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_74_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_75_CLR_MASK   (0x00000800U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_75_CLR_SHIFT  (0x0000000BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_75_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_76_CLR_MASK   (0x00001000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_76_CLR_SHIFT  (0x0000000CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_76_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_77_CLR_MASK   (0x00002000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_77_CLR_SHIFT  (0x0000000DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_77_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_78_CLR_MASK   (0x00004000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_78_CLR_SHIFT  (0x0000000EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_78_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_79_CLR_MASK   (0x00008000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_79_CLR_SHIFT  (0x0000000FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_79_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_80_CLR_MASK   (0x00010000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_80_CLR_SHIFT  (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_80_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_81_CLR_MASK   (0x00020000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_81_CLR_SHIFT  (0x00000011U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_81_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_82_CLR_MASK   (0x00040000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_82_CLR_SHIFT  (0x00000012U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_82_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_83_CLR_MASK   (0x00080000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_83_CLR_SHIFT  (0x00000013U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_83_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_84_CLR_MASK   (0x00100000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_84_CLR_SHIFT  (0x00000014U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_84_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_85_CLR_MASK   (0x00200000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_85_CLR_SHIFT  (0x00000015U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_85_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_86_CLR_MASK   (0x00400000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_86_CLR_SHIFT  (0x00000016U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_86_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_87_CLR_MASK   (0x00800000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_87_CLR_SHIFT  (0x00000017U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_87_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_88_CLR_MASK   (0x01000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_88_CLR_SHIFT  (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_88_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_89_CLR_MASK   (0x02000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_89_CLR_SHIFT  (0x00000019U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_89_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_90_CLR_MASK   (0x04000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_90_CLR_SHIFT  (0x0000001AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_90_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_91_CLR_MASK   (0x08000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_91_CLR_SHIFT  (0x0000001BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_91_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_92_CLR_MASK   (0x10000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_92_CLR_SHIFT  (0x0000001CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_92_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_93_CLR_MASK   (0x20000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_93_CLR_SHIFT  (0x0000001DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_93_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_94_CLR_MASK   (0x40000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_94_CLR_SHIFT  (0x0000001EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_94_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_95_CLR_MASK   (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_95_CLR_SHIFT  (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG2_ENABLE_95_CLR_MAX    (0x00000001U)

/* ENABLE_CLR_REG3 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_96_CLR_MASK   (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_96_CLR_SHIFT  (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_96_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_97_CLR_MASK   (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_97_CLR_SHIFT  (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_97_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_98_CLR_MASK   (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_98_CLR_SHIFT  (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_98_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_99_CLR_MASK   (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_99_CLR_SHIFT  (0x00000003U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_99_CLR_MAX    (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_100_CLR_MASK  (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_100_CLR_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_100_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_101_CLR_MASK  (0x00000020U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_101_CLR_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_101_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_102_CLR_MASK  (0x00000040U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_102_CLR_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_102_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_103_CLR_MASK  (0x00000080U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_103_CLR_SHIFT (0x00000007U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_103_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_104_CLR_MASK  (0x00000100U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_104_CLR_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_104_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_105_CLR_MASK  (0x00000200U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_105_CLR_SHIFT (0x00000009U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_105_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_106_CLR_MASK  (0x00000400U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_106_CLR_SHIFT (0x0000000AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_106_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_107_CLR_MASK  (0x00000800U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_107_CLR_SHIFT (0x0000000BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_107_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_108_CLR_MASK  (0x00001000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_108_CLR_SHIFT (0x0000000CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_108_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_109_CLR_MASK  (0x00002000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_109_CLR_SHIFT (0x0000000DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_109_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_110_CLR_MASK  (0x00004000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_110_CLR_SHIFT (0x0000000EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_110_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_111_CLR_MASK  (0x00008000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_111_CLR_SHIFT (0x0000000FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_111_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_112_CLR_MASK  (0x00010000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_112_CLR_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_112_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_113_CLR_MASK  (0x00020000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_113_CLR_SHIFT (0x00000011U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_113_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_114_CLR_MASK  (0x00040000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_114_CLR_SHIFT (0x00000012U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_114_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_115_CLR_MASK  (0x00080000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_115_CLR_SHIFT (0x00000013U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_115_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_116_CLR_MASK  (0x00100000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_116_CLR_SHIFT (0x00000014U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_116_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_117_CLR_MASK  (0x00200000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_117_CLR_SHIFT (0x00000015U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_117_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_118_CLR_MASK  (0x00400000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_118_CLR_SHIFT (0x00000016U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_118_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_119_CLR_MASK  (0x00800000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_119_CLR_SHIFT (0x00000017U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_119_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_120_CLR_MASK  (0x01000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_120_CLR_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_120_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_121_CLR_MASK  (0x02000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_121_CLR_SHIFT (0x00000019U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_121_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_122_CLR_MASK  (0x04000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_122_CLR_SHIFT (0x0000001AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_122_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_123_CLR_MASK  (0x08000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_123_CLR_SHIFT (0x0000001BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_123_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_124_CLR_MASK  (0x10000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_124_CLR_SHIFT (0x0000001CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_124_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_125_CLR_MASK  (0x20000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_125_CLR_SHIFT (0x0000001DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_125_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_126_CLR_MASK  (0x40000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_126_CLR_SHIFT (0x0000001EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_126_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_127_CLR_MASK  (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_127_CLR_SHIFT (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG3_ENABLE_127_CLR_MAX   (0x00000001U)

/* ENABLE_CLR_REG4 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_128_CLR_MASK  (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_128_CLR_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_128_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_129_CLR_MASK  (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_129_CLR_SHIFT (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_129_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_130_CLR_MASK  (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_130_CLR_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_130_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_131_CLR_MASK  (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_131_CLR_SHIFT (0x00000003U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_131_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_132_CLR_MASK  (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_132_CLR_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_132_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_133_CLR_MASK  (0x00000020U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_133_CLR_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_133_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_134_CLR_MASK  (0x00000040U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_134_CLR_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_134_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_135_CLR_MASK  (0x00000080U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_135_CLR_SHIFT (0x00000007U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_135_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_136_CLR_MASK  (0x00000100U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_136_CLR_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_136_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_137_CLR_MASK  (0x00000200U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_137_CLR_SHIFT (0x00000009U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_137_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_138_CLR_MASK  (0x00000400U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_138_CLR_SHIFT (0x0000000AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_138_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_139_CLR_MASK  (0x00000800U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_139_CLR_SHIFT (0x0000000BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_139_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_140_CLR_MASK  (0x00001000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_140_CLR_SHIFT (0x0000000CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_140_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_141_CLR_MASK  (0x00002000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_141_CLR_SHIFT (0x0000000DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_141_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_142_CLR_MASK  (0x00004000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_142_CLR_SHIFT (0x0000000EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_142_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_143_CLR_MASK  (0x00008000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_143_CLR_SHIFT (0x0000000FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_143_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_144_CLR_MASK  (0x00010000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_144_CLR_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_144_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_145_CLR_MASK  (0x00020000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_145_CLR_SHIFT (0x00000011U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_145_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_146_CLR_MASK  (0x00040000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_146_CLR_SHIFT (0x00000012U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_146_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_147_CLR_MASK  (0x00080000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_147_CLR_SHIFT (0x00000013U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_147_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_148_CLR_MASK  (0x00100000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_148_CLR_SHIFT (0x00000014U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_148_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_149_CLR_MASK  (0x00200000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_149_CLR_SHIFT (0x00000015U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_149_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_150_CLR_MASK  (0x00400000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_150_CLR_SHIFT (0x00000016U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_150_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_151_CLR_MASK  (0x00800000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_151_CLR_SHIFT (0x00000017U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_151_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_152_CLR_MASK  (0x01000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_152_CLR_SHIFT (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_152_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_153_CLR_MASK  (0x02000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_153_CLR_SHIFT (0x00000019U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_153_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_154_CLR_MASK  (0x04000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_154_CLR_SHIFT (0x0000001AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_154_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_155_CLR_MASK  (0x08000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_155_CLR_SHIFT (0x0000001BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_155_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_156_CLR_MASK  (0x10000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_156_CLR_SHIFT (0x0000001CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_156_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_157_CLR_MASK  (0x20000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_157_CLR_SHIFT (0x0000001DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_157_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_158_CLR_MASK  (0x40000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_158_CLR_SHIFT (0x0000001EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_158_CLR_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_159_CLR_MASK  (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_159_CLR_SHIFT (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_CLR_REG4_ENABLE_159_CLR_MAX   (0x00000001U)

/* CH_MAP_REG0 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG0_CH_MAP_0_MASK            (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG0_CH_MAP_0_SHIFT           (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG0_CH_MAP_0_MAX             (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG0_CH_MAP_1_MASK            (0x00001F00U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG0_CH_MAP_1_SHIFT           (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG0_CH_MAP_1_MAX             (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG0_CH_MAP_2_MASK            (0x001F0000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG0_CH_MAP_2_SHIFT           (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG0_CH_MAP_2_MAX             (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG0_CH_MAP_3_MASK            (0x1F000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG0_CH_MAP_3_SHIFT           (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG0_CH_MAP_3_MAX             (0x0000001FU)

/* CH_MAP_REG1 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG1_CH_MAP_4_MASK            (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG1_CH_MAP_4_SHIFT           (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG1_CH_MAP_4_MAX             (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG1_CH_MAP_5_MASK            (0x00001F00U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG1_CH_MAP_5_SHIFT           (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG1_CH_MAP_5_MAX             (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG1_CH_MAP_6_MASK            (0x001F0000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG1_CH_MAP_6_SHIFT           (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG1_CH_MAP_6_MAX             (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG1_CH_MAP_7_MASK            (0x1F000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG1_CH_MAP_7_SHIFT           (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG1_CH_MAP_7_MAX             (0x0000001FU)

/* CH_MAP_REG2 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG2_CH_MAP_8_MASK            (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG2_CH_MAP_8_SHIFT           (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG2_CH_MAP_8_MAX             (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG2_CH_MAP_9_MASK            (0x00001F00U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG2_CH_MAP_9_SHIFT           (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG2_CH_MAP_9_MAX             (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG2_CH_MAP_10_MASK           (0x001F0000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG2_CH_MAP_10_SHIFT          (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG2_CH_MAP_10_MAX            (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG2_CH_MAP_11_MASK           (0x1F000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG2_CH_MAP_11_SHIFT          (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG2_CH_MAP_11_MAX            (0x0000001FU)

/* CH_MAP_REG3 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG3_CH_MAP_12_MASK           (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG3_CH_MAP_12_SHIFT          (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG3_CH_MAP_12_MAX            (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG3_CH_MAP_13_MASK           (0x00001F00U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG3_CH_MAP_13_SHIFT          (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG3_CH_MAP_13_MAX            (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG3_CH_MAP_14_MASK           (0x001F0000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG3_CH_MAP_14_SHIFT          (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG3_CH_MAP_14_MAX            (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG3_CH_MAP_15_MASK           (0x1F000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG3_CH_MAP_15_SHIFT          (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG3_CH_MAP_15_MAX            (0x0000001FU)

/* CH_MAP_REG4 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG4_CH_MAP_16_MASK           (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG4_CH_MAP_16_SHIFT          (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG4_CH_MAP_16_MAX            (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG4_CH_MAP_17_MASK           (0x00001F00U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG4_CH_MAP_17_SHIFT          (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG4_CH_MAP_17_MAX            (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG4_CH_MAP_18_MASK           (0x001F0000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG4_CH_MAP_18_SHIFT          (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG4_CH_MAP_18_MAX            (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG4_CH_MAP_19_MASK           (0x1F000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG4_CH_MAP_19_SHIFT          (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG4_CH_MAP_19_MAX            (0x0000001FU)

/* CH_MAP_REG5 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG5_CH_MAP_20_MASK           (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG5_CH_MAP_20_SHIFT          (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG5_CH_MAP_20_MAX            (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG5_CH_MAP_21_MASK           (0x00001F00U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG5_CH_MAP_21_SHIFT          (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG5_CH_MAP_21_MAX            (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG5_CH_MAP_22_MASK           (0x001F0000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG5_CH_MAP_22_SHIFT          (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG5_CH_MAP_22_MAX            (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG5_CH_MAP_23_MASK           (0x1F000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG5_CH_MAP_23_SHIFT          (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG5_CH_MAP_23_MAX            (0x0000001FU)

/* CH_MAP_REG6 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG6_CH_MAP_24_MASK           (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG6_CH_MAP_24_SHIFT          (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG6_CH_MAP_24_MAX            (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG6_CH_MAP_25_MASK           (0x00001F00U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG6_CH_MAP_25_SHIFT          (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG6_CH_MAP_25_MAX            (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG6_CH_MAP_26_MASK           (0x001F0000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG6_CH_MAP_26_SHIFT          (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG6_CH_MAP_26_MAX            (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG6_CH_MAP_27_MASK           (0x1F000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG6_CH_MAP_27_SHIFT          (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG6_CH_MAP_27_MAX            (0x0000001FU)

/* CH_MAP_REG7 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG7_CH_MAP_28_MASK           (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG7_CH_MAP_28_SHIFT          (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG7_CH_MAP_28_MAX            (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG7_CH_MAP_29_MASK           (0x00001F00U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG7_CH_MAP_29_SHIFT          (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG7_CH_MAP_29_MAX            (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG7_CH_MAP_30_MASK           (0x001F0000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG7_CH_MAP_30_SHIFT          (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG7_CH_MAP_30_MAX            (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG7_CH_MAP_31_MASK           (0x1F000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG7_CH_MAP_31_SHIFT          (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG7_CH_MAP_31_MAX            (0x0000001FU)

/* CH_MAP_REG8 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG8_CH_MAP_32_MASK           (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG8_CH_MAP_32_SHIFT          (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG8_CH_MAP_32_MAX            (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG8_CH_MAP_33_MASK           (0x00001F00U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG8_CH_MAP_33_SHIFT          (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG8_CH_MAP_33_MAX            (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG8_CH_MAP_34_MASK           (0x001F0000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG8_CH_MAP_34_SHIFT          (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG8_CH_MAP_34_MAX            (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG8_CH_MAP_35_MASK           (0x1F000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG8_CH_MAP_35_SHIFT          (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG8_CH_MAP_35_MAX            (0x0000001FU)

/* CH_MAP_REG9 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG9_CH_MAP_36_MASK           (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG9_CH_MAP_36_SHIFT          (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG9_CH_MAP_36_MAX            (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG9_CH_MAP_37_MASK           (0x00001F00U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG9_CH_MAP_37_SHIFT          (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG9_CH_MAP_37_MAX            (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG9_CH_MAP_38_MASK           (0x001F0000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG9_CH_MAP_38_SHIFT          (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG9_CH_MAP_38_MAX            (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG9_CH_MAP_39_MASK           (0x1F000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG9_CH_MAP_39_SHIFT          (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG9_CH_MAP_39_MAX            (0x0000001FU)

/* CH_MAP_REG10 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG10_CH_MAP_40_MASK          (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG10_CH_MAP_40_SHIFT         (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG10_CH_MAP_40_MAX           (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG10_CH_MAP_41_MASK          (0x00001F00U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG10_CH_MAP_41_SHIFT         (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG10_CH_MAP_41_MAX           (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG10_CH_MAP_42_MASK          (0x001F0000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG10_CH_MAP_42_SHIFT         (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG10_CH_MAP_42_MAX           (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG10_CH_MAP_43_MASK          (0x1F000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG10_CH_MAP_43_SHIFT         (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG10_CH_MAP_43_MAX           (0x0000001FU)

/* CH_MAP_REG11 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG11_CH_MAP_44_MASK          (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG11_CH_MAP_44_SHIFT         (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG11_CH_MAP_44_MAX           (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG11_CH_MAP_45_MASK          (0x00001F00U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG11_CH_MAP_45_SHIFT         (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG11_CH_MAP_45_MAX           (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG11_CH_MAP_46_MASK          (0x001F0000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG11_CH_MAP_46_SHIFT         (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG11_CH_MAP_46_MAX           (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG11_CH_MAP_47_MASK          (0x1F000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG11_CH_MAP_47_SHIFT         (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG11_CH_MAP_47_MAX           (0x0000001FU)

/* CH_MAP_REG12 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG12_CH_MAP_48_MASK          (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG12_CH_MAP_48_SHIFT         (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG12_CH_MAP_48_MAX           (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG12_CH_MAP_49_MASK          (0x00001F00U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG12_CH_MAP_49_SHIFT         (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG12_CH_MAP_49_MAX           (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG12_CH_MAP_50_MASK          (0x001F0000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG12_CH_MAP_50_SHIFT         (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG12_CH_MAP_50_MAX           (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG12_CH_MAP_51_MASK          (0x1F000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG12_CH_MAP_51_SHIFT         (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG12_CH_MAP_51_MAX           (0x0000001FU)

/* CH_MAP_REG13 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG13_CH_MAP_52_MASK          (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG13_CH_MAP_52_SHIFT         (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG13_CH_MAP_52_MAX           (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG13_CH_MAP_53_MASK          (0x00001F00U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG13_CH_MAP_53_SHIFT         (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG13_CH_MAP_53_MAX           (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG13_CH_MAP_54_MASK          (0x001F0000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG13_CH_MAP_54_SHIFT         (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG13_CH_MAP_54_MAX           (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG13_CH_MAP_55_MASK          (0x1F000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG13_CH_MAP_55_SHIFT         (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG13_CH_MAP_55_MAX           (0x0000001FU)

/* CH_MAP_REG14 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG14_CH_MAP_56_MASK          (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG14_CH_MAP_56_SHIFT         (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG14_CH_MAP_56_MAX           (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG14_CH_MAP_57_MASK          (0x00001F00U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG14_CH_MAP_57_SHIFT         (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG14_CH_MAP_57_MAX           (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG14_CH_MAP_58_MASK          (0x001F0000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG14_CH_MAP_58_SHIFT         (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG14_CH_MAP_58_MAX           (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG14_CH_MAP_59_MASK          (0x1F000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG14_CH_MAP_59_SHIFT         (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG14_CH_MAP_59_MAX           (0x0000001FU)

/* CH_MAP_REG15 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG15_CH_MAP_60_MASK          (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG15_CH_MAP_60_SHIFT         (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG15_CH_MAP_60_MAX           (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG15_CH_MAP_61_MASK          (0x00001F00U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG15_CH_MAP_61_SHIFT         (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG15_CH_MAP_61_MAX           (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG15_CH_MAP_62_MASK          (0x001F0000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG15_CH_MAP_62_SHIFT         (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG15_CH_MAP_62_MAX           (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG15_CH_MAP_63_MASK          (0x1F000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG15_CH_MAP_63_SHIFT         (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG15_CH_MAP_63_MAX           (0x0000001FU)

/* CH_MAP_REG16 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG16_CH_MAP_64_MASK          (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG16_CH_MAP_64_SHIFT         (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG16_CH_MAP_64_MAX           (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG16_CH_MAP_65_MASK          (0x00001F00U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG16_CH_MAP_65_SHIFT         (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG16_CH_MAP_65_MAX           (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG16_CH_MAP_66_MASK          (0x001F0000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG16_CH_MAP_66_SHIFT         (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG16_CH_MAP_66_MAX           (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG16_CH_MAP_67_MASK          (0x1F000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG16_CH_MAP_67_SHIFT         (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG16_CH_MAP_67_MAX           (0x0000001FU)

/* CH_MAP_REG17 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG17_CH_MAP_68_MASK          (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG17_CH_MAP_68_SHIFT         (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG17_CH_MAP_68_MAX           (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG17_CH_MAP_69_MASK          (0x00001F00U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG17_CH_MAP_69_SHIFT         (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG17_CH_MAP_69_MAX           (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG17_CH_MAP_70_MASK          (0x001F0000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG17_CH_MAP_70_SHIFT         (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG17_CH_MAP_70_MAX           (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG17_CH_MAP_71_MASK          (0x1F000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG17_CH_MAP_71_SHIFT         (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG17_CH_MAP_71_MAX           (0x0000001FU)

/* CH_MAP_REG18 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG18_CH_MAP_72_MASK          (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG18_CH_MAP_72_SHIFT         (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG18_CH_MAP_72_MAX           (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG18_CH_MAP_73_MASK          (0x00001F00U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG18_CH_MAP_73_SHIFT         (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG18_CH_MAP_73_MAX           (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG18_CH_MAP_74_MASK          (0x001F0000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG18_CH_MAP_74_SHIFT         (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG18_CH_MAP_74_MAX           (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG18_CH_MAP_75_MASK          (0x1F000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG18_CH_MAP_75_SHIFT         (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG18_CH_MAP_75_MAX           (0x0000001FU)

/* CH_MAP_REG19 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG19_CH_MAP_76_MASK          (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG19_CH_MAP_76_SHIFT         (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG19_CH_MAP_76_MAX           (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG19_CH_MAP_77_MASK          (0x00001F00U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG19_CH_MAP_77_SHIFT         (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG19_CH_MAP_77_MAX           (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG19_CH_MAP_78_MASK          (0x001F0000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG19_CH_MAP_78_SHIFT         (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG19_CH_MAP_78_MAX           (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG19_CH_MAP_79_MASK          (0x1F000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG19_CH_MAP_79_SHIFT         (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG19_CH_MAP_79_MAX           (0x0000001FU)

/* CH_MAP_REG20 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG20_CH_MAP_80_MASK          (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG20_CH_MAP_80_SHIFT         (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG20_CH_MAP_80_MAX           (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG20_CH_MAP_81_MASK          (0x00001F00U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG20_CH_MAP_81_SHIFT         (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG20_CH_MAP_81_MAX           (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG20_CH_MAP_82_MASK          (0x001F0000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG20_CH_MAP_82_SHIFT         (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG20_CH_MAP_82_MAX           (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG20_CH_MAP_83_MASK          (0x1F000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG20_CH_MAP_83_SHIFT         (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG20_CH_MAP_83_MAX           (0x0000001FU)

/* CH_MAP_REG21 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG21_CH_MAP_84_MASK          (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG21_CH_MAP_84_SHIFT         (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG21_CH_MAP_84_MAX           (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG21_CH_MAP_85_MASK          (0x00001F00U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG21_CH_MAP_85_SHIFT         (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG21_CH_MAP_85_MAX           (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG21_CH_MAP_86_MASK          (0x001F0000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG21_CH_MAP_86_SHIFT         (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG21_CH_MAP_86_MAX           (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG21_CH_MAP_87_MASK          (0x1F000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG21_CH_MAP_87_SHIFT         (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG21_CH_MAP_87_MAX           (0x0000001FU)

/* CH_MAP_REG22 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG22_CH_MAP_88_MASK          (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG22_CH_MAP_88_SHIFT         (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG22_CH_MAP_88_MAX           (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG22_CH_MAP_89_MASK          (0x00001F00U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG22_CH_MAP_89_SHIFT         (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG22_CH_MAP_89_MAX           (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG22_CH_MAP_90_MASK          (0x001F0000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG22_CH_MAP_90_SHIFT         (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG22_CH_MAP_90_MAX           (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG22_CH_MAP_91_MASK          (0x1F000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG22_CH_MAP_91_SHIFT         (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG22_CH_MAP_91_MAX           (0x0000001FU)

/* CH_MAP_REG23 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG23_CH_MAP_92_MASK          (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG23_CH_MAP_92_SHIFT         (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG23_CH_MAP_92_MAX           (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG23_CH_MAP_93_MASK          (0x00001F00U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG23_CH_MAP_93_SHIFT         (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG23_CH_MAP_93_MAX           (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG23_CH_MAP_94_MASK          (0x001F0000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG23_CH_MAP_94_SHIFT         (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG23_CH_MAP_94_MAX           (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG23_CH_MAP_95_MASK          (0x1F000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG23_CH_MAP_95_SHIFT         (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG23_CH_MAP_95_MAX           (0x0000001FU)

/* CH_MAP_REG24 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG24_CH_MAP_96_MASK          (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG24_CH_MAP_96_SHIFT         (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG24_CH_MAP_96_MAX           (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG24_CH_MAP_97_MASK          (0x00001F00U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG24_CH_MAP_97_SHIFT         (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG24_CH_MAP_97_MAX           (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG24_CH_MAP_98_MASK          (0x001F0000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG24_CH_MAP_98_SHIFT         (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG24_CH_MAP_98_MAX           (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG24_CH_MAP_99_MASK          (0x1F000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG24_CH_MAP_99_SHIFT         (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG24_CH_MAP_99_MAX           (0x0000001FU)

/* CH_MAP_REG25 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG25_CH_MAP_100_MASK         (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG25_CH_MAP_100_SHIFT        (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG25_CH_MAP_100_MAX          (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG25_CH_MAP_101_MASK         (0x00001F00U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG25_CH_MAP_101_SHIFT        (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG25_CH_MAP_101_MAX          (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG25_CH_MAP_102_MASK         (0x001F0000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG25_CH_MAP_102_SHIFT        (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG25_CH_MAP_102_MAX          (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG25_CH_MAP_103_MASK         (0x1F000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG25_CH_MAP_103_SHIFT        (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG25_CH_MAP_103_MAX          (0x0000001FU)

/* CH_MAP_REG26 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG26_CH_MAP_104_MASK         (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG26_CH_MAP_104_SHIFT        (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG26_CH_MAP_104_MAX          (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG26_CH_MAP_105_MASK         (0x00001F00U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG26_CH_MAP_105_SHIFT        (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG26_CH_MAP_105_MAX          (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG26_CH_MAP_106_MASK         (0x001F0000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG26_CH_MAP_106_SHIFT        (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG26_CH_MAP_106_MAX          (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG26_CH_MAP_107_MASK         (0x1F000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG26_CH_MAP_107_SHIFT        (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG26_CH_MAP_107_MAX          (0x0000001FU)

/* CH_MAP_REG27 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG27_CH_MAP_108_MASK         (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG27_CH_MAP_108_SHIFT        (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG27_CH_MAP_108_MAX          (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG27_CH_MAP_109_MASK         (0x00001F00U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG27_CH_MAP_109_SHIFT        (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG27_CH_MAP_109_MAX          (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG27_CH_MAP_110_MASK         (0x001F0000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG27_CH_MAP_110_SHIFT        (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG27_CH_MAP_110_MAX          (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG27_CH_MAP_111_MASK         (0x1F000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG27_CH_MAP_111_SHIFT        (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG27_CH_MAP_111_MAX          (0x0000001FU)

/* CH_MAP_REG28 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG28_CH_MAP_112_MASK         (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG28_CH_MAP_112_SHIFT        (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG28_CH_MAP_112_MAX          (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG28_CH_MAP_113_MASK         (0x00001F00U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG28_CH_MAP_113_SHIFT        (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG28_CH_MAP_113_MAX          (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG28_CH_MAP_114_MASK         (0x001F0000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG28_CH_MAP_114_SHIFT        (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG28_CH_MAP_114_MAX          (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG28_CH_MAP_115_MASK         (0x1F000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG28_CH_MAP_115_SHIFT        (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG28_CH_MAP_115_MAX          (0x0000001FU)

/* CH_MAP_REG29 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG29_CH_MAP_116_MASK         (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG29_CH_MAP_116_SHIFT        (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG29_CH_MAP_116_MAX          (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG29_CH_MAP_117_MASK         (0x00001F00U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG29_CH_MAP_117_SHIFT        (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG29_CH_MAP_117_MAX          (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG29_CH_MAP_118_MASK         (0x001F0000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG29_CH_MAP_118_SHIFT        (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG29_CH_MAP_118_MAX          (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG29_CH_MAP_119_MASK         (0x1F000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG29_CH_MAP_119_SHIFT        (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG29_CH_MAP_119_MAX          (0x0000001FU)

/* CH_MAP_REG30 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG30_CH_MAP_120_MASK         (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG30_CH_MAP_120_SHIFT        (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG30_CH_MAP_120_MAX          (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG30_CH_MAP_121_MASK         (0x00001F00U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG30_CH_MAP_121_SHIFT        (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG30_CH_MAP_121_MAX          (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG30_CH_MAP_122_MASK         (0x001F0000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG30_CH_MAP_122_SHIFT        (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG30_CH_MAP_122_MAX          (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG30_CH_MAP_123_MASK         (0x1F000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG30_CH_MAP_123_SHIFT        (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG30_CH_MAP_123_MAX          (0x0000001FU)

/* CH_MAP_REG31 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG31_CH_MAP_124_MASK         (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG31_CH_MAP_124_SHIFT        (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG31_CH_MAP_124_MAX          (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG31_CH_MAP_125_MASK         (0x00001F00U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG31_CH_MAP_125_SHIFT        (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG31_CH_MAP_125_MAX          (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG31_CH_MAP_126_MASK         (0x001F0000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG31_CH_MAP_126_SHIFT        (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG31_CH_MAP_126_MAX          (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG31_CH_MAP_127_MASK         (0x1F000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG31_CH_MAP_127_SHIFT        (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG31_CH_MAP_127_MAX          (0x0000001FU)

/* CH_MAP_REG32 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG32_CH_MAP_128_MASK         (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG32_CH_MAP_128_SHIFT        (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG32_CH_MAP_128_MAX          (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG32_CH_MAP_129_MASK         (0x00001F00U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG32_CH_MAP_129_SHIFT        (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG32_CH_MAP_129_MAX          (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG32_CH_MAP_130_MASK         (0x001F0000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG32_CH_MAP_130_SHIFT        (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG32_CH_MAP_130_MAX          (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG32_CH_MAP_131_MASK         (0x1F000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG32_CH_MAP_131_SHIFT        (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG32_CH_MAP_131_MAX          (0x0000001FU)

/* CH_MAP_REG33 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG33_CH_MAP_132_MASK         (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG33_CH_MAP_132_SHIFT        (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG33_CH_MAP_132_MAX          (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG33_CH_MAP_133_MASK         (0x00001F00U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG33_CH_MAP_133_SHIFT        (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG33_CH_MAP_133_MAX          (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG33_CH_MAP_134_MASK         (0x001F0000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG33_CH_MAP_134_SHIFT        (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG33_CH_MAP_134_MAX          (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG33_CH_MAP_135_MASK         (0x1F000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG33_CH_MAP_135_SHIFT        (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG33_CH_MAP_135_MAX          (0x0000001FU)

/* CH_MAP_REG34 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG34_CH_MAP_136_MASK         (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG34_CH_MAP_136_SHIFT        (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG34_CH_MAP_136_MAX          (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG34_CH_MAP_137_MASK         (0x00001F00U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG34_CH_MAP_137_SHIFT        (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG34_CH_MAP_137_MAX          (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG34_CH_MAP_138_MASK         (0x001F0000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG34_CH_MAP_138_SHIFT        (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG34_CH_MAP_138_MAX          (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG34_CH_MAP_139_MASK         (0x1F000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG34_CH_MAP_139_SHIFT        (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG34_CH_MAP_139_MAX          (0x0000001FU)

/* CH_MAP_REG35 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG35_CH_MAP_140_MASK         (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG35_CH_MAP_140_SHIFT        (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG35_CH_MAP_140_MAX          (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG35_CH_MAP_141_MASK         (0x00001F00U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG35_CH_MAP_141_SHIFT        (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG35_CH_MAP_141_MAX          (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG35_CH_MAP_142_MASK         (0x001F0000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG35_CH_MAP_142_SHIFT        (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG35_CH_MAP_142_MAX          (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG35_CH_MAP_143_MASK         (0x1F000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG35_CH_MAP_143_SHIFT        (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG35_CH_MAP_143_MAX          (0x0000001FU)

/* CH_MAP_REG36 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG36_CH_MAP_144_MASK         (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG36_CH_MAP_144_SHIFT        (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG36_CH_MAP_144_MAX          (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG36_CH_MAP_145_MASK         (0x00001F00U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG36_CH_MAP_145_SHIFT        (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG36_CH_MAP_145_MAX          (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG36_CH_MAP_146_MASK         (0x001F0000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG36_CH_MAP_146_SHIFT        (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG36_CH_MAP_146_MAX          (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG36_CH_MAP_147_MASK         (0x1F000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG36_CH_MAP_147_SHIFT        (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG36_CH_MAP_147_MAX          (0x0000001FU)

/* CH_MAP_REG37 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG37_CH_MAP_148_MASK         (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG37_CH_MAP_148_SHIFT        (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG37_CH_MAP_148_MAX          (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG37_CH_MAP_149_MASK         (0x00001F00U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG37_CH_MAP_149_SHIFT        (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG37_CH_MAP_149_MAX          (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG37_CH_MAP_150_MASK         (0x001F0000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG37_CH_MAP_150_SHIFT        (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG37_CH_MAP_150_MAX          (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG37_CH_MAP_151_MASK         (0x1F000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG37_CH_MAP_151_SHIFT        (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG37_CH_MAP_151_MAX          (0x0000001FU)

/* CH_MAP_REG38 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG38_CH_MAP_152_MASK         (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG38_CH_MAP_152_SHIFT        (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG38_CH_MAP_152_MAX          (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG38_CH_MAP_153_MASK         (0x00001F00U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG38_CH_MAP_153_SHIFT        (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG38_CH_MAP_153_MAX          (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG38_CH_MAP_154_MASK         (0x001F0000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG38_CH_MAP_154_SHIFT        (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG38_CH_MAP_154_MAX          (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG38_CH_MAP_155_MASK         (0x1F000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG38_CH_MAP_155_SHIFT        (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG38_CH_MAP_155_MAX          (0x0000001FU)

/* CH_MAP_REG39 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG39_CH_MAP_156_MASK         (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG39_CH_MAP_156_SHIFT        (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG39_CH_MAP_156_MAX          (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG39_CH_MAP_157_MASK         (0x00001F00U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG39_CH_MAP_157_SHIFT        (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG39_CH_MAP_157_MAX          (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG39_CH_MAP_158_MASK         (0x001F0000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG39_CH_MAP_158_SHIFT        (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG39_CH_MAP_158_MAX          (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG39_CH_MAP_159_MASK         (0x1F000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG39_CH_MAP_159_SHIFT        (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_CH_MAP_REG39_CH_MAP_159_MAX          (0x0000001FU)

/* HINT_MAP_REG0 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG0_HINT_MAP_0_MASK        (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG0_HINT_MAP_0_SHIFT       (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG0_HINT_MAP_0_MAX         (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG0_HINT_MAP_1_MASK        (0x00001F00U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG0_HINT_MAP_1_SHIFT       (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG0_HINT_MAP_1_MAX         (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG0_HINT_MAP_2_MASK        (0x001F0000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG0_HINT_MAP_2_SHIFT       (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG0_HINT_MAP_2_MAX         (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG0_HINT_MAP_3_MASK        (0x1F000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG0_HINT_MAP_3_SHIFT       (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG0_HINT_MAP_3_MAX         (0x0000001FU)

/* HINT_MAP_REG1 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG1_HINT_MAP_4_MASK        (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG1_HINT_MAP_4_SHIFT       (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG1_HINT_MAP_4_MAX         (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG1_HINT_MAP_5_MASK        (0x00001F00U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG1_HINT_MAP_5_SHIFT       (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG1_HINT_MAP_5_MAX         (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG1_HINT_MAP_6_MASK        (0x001F0000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG1_HINT_MAP_6_SHIFT       (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG1_HINT_MAP_6_MAX         (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG1_HINT_MAP_7_MASK        (0x1F000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG1_HINT_MAP_7_SHIFT       (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG1_HINT_MAP_7_MAX         (0x0000001FU)

/* HINT_MAP_REG2 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG2_HINT_MAP_8_MASK        (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG2_HINT_MAP_8_SHIFT       (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG2_HINT_MAP_8_MAX         (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG2_HINT_MAP_9_MASK        (0x00001F00U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG2_HINT_MAP_9_SHIFT       (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG2_HINT_MAP_9_MAX         (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG2_HINT_MAP_10_MASK       (0x001F0000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG2_HINT_MAP_10_SHIFT      (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG2_HINT_MAP_10_MAX        (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG2_HINT_MAP_11_MASK       (0x1F000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG2_HINT_MAP_11_SHIFT      (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG2_HINT_MAP_11_MAX        (0x0000001FU)

/* HINT_MAP_REG3 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG3_HINT_MAP_12_MASK       (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG3_HINT_MAP_12_SHIFT      (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG3_HINT_MAP_12_MAX        (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG3_HINT_MAP_13_MASK       (0x00001F00U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG3_HINT_MAP_13_SHIFT      (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG3_HINT_MAP_13_MAX        (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG3_HINT_MAP_14_MASK       (0x001F0000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG3_HINT_MAP_14_SHIFT      (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG3_HINT_MAP_14_MAX        (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG3_HINT_MAP_15_MASK       (0x1F000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG3_HINT_MAP_15_SHIFT      (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG3_HINT_MAP_15_MAX        (0x0000001FU)

/* HINT_MAP_REG4 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG4_HINT_MAP_16_MASK       (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG4_HINT_MAP_16_SHIFT      (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG4_HINT_MAP_16_MAX        (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG4_HINT_MAP_17_MASK       (0x00001F00U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG4_HINT_MAP_17_SHIFT      (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG4_HINT_MAP_17_MAX        (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG4_HINT_MAP_18_MASK       (0x001F0000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG4_HINT_MAP_18_SHIFT      (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG4_HINT_MAP_18_MAX        (0x0000001FU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG4_HINT_MAP_19_MASK       (0x1F000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG4_HINT_MAP_19_SHIFT      (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_HINT_MAP_REG4_HINT_MAP_19_MAX        (0x0000001FU)

/* PRI_HINT_REG0 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG0_PRI_HINT_0_MASK        (0x000003FFU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG0_PRI_HINT_0_SHIFT       (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG0_PRI_HINT_0_MAX         (0x000003FFU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG0_NONE_HINT_0_MASK       (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG0_NONE_HINT_0_SHIFT      (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG0_NONE_HINT_0_MAX        (0x00000001U)

/* PRI_HINT_REG1 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG1_PRI_HINT_1_MASK        (0x000003FFU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG1_PRI_HINT_1_SHIFT       (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG1_PRI_HINT_1_MAX         (0x000003FFU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG1_NONE_HINT_1_MASK       (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG1_NONE_HINT_1_SHIFT      (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG1_NONE_HINT_1_MAX        (0x00000001U)

/* PRI_HINT_REG2 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG2_PRI_HINT_2_MASK        (0x000003FFU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG2_PRI_HINT_2_SHIFT       (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG2_PRI_HINT_2_MAX         (0x000003FFU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG2_NONE_HINT_2_MASK       (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG2_NONE_HINT_2_SHIFT      (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG2_NONE_HINT_2_MAX        (0x00000001U)

/* PRI_HINT_REG3 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG3_PRI_HINT_3_MASK        (0x000003FFU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG3_PRI_HINT_3_SHIFT       (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG3_PRI_HINT_3_MAX         (0x000003FFU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG3_NONE_HINT_3_MASK       (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG3_NONE_HINT_3_SHIFT      (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG3_NONE_HINT_3_MAX        (0x00000001U)

/* PRI_HINT_REG4 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG4_PRI_HINT_4_MASK        (0x000003FFU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG4_PRI_HINT_4_SHIFT       (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG4_PRI_HINT_4_MAX         (0x000003FFU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG4_NONE_HINT_4_MASK       (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG4_NONE_HINT_4_SHIFT      (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG4_NONE_HINT_4_MAX        (0x00000001U)

/* PRI_HINT_REG5 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG5_PRI_HINT_5_MASK        (0x000003FFU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG5_PRI_HINT_5_SHIFT       (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG5_PRI_HINT_5_MAX         (0x000003FFU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG5_NONE_HINT_5_MASK       (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG5_NONE_HINT_5_SHIFT      (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG5_NONE_HINT_5_MAX        (0x00000001U)

/* PRI_HINT_REG6 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG6_PRI_HINT_6_MASK        (0x000003FFU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG6_PRI_HINT_6_SHIFT       (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG6_PRI_HINT_6_MAX         (0x000003FFU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG6_NONE_HINT_6_MASK       (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG6_NONE_HINT_6_SHIFT      (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG6_NONE_HINT_6_MAX        (0x00000001U)

/* PRI_HINT_REG7 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG7_PRI_HINT_7_MASK        (0x000003FFU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG7_PRI_HINT_7_SHIFT       (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG7_PRI_HINT_7_MAX         (0x000003FFU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG7_NONE_HINT_7_MASK       (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG7_NONE_HINT_7_SHIFT      (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG7_NONE_HINT_7_MAX        (0x00000001U)

/* PRI_HINT_REG8 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG8_PRI_HINT_8_MASK        (0x000003FFU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG8_PRI_HINT_8_SHIFT       (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG8_PRI_HINT_8_MAX         (0x000003FFU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG8_NONE_HINT_8_MASK       (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG8_NONE_HINT_8_SHIFT      (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG8_NONE_HINT_8_MAX        (0x00000001U)

/* PRI_HINT_REG9 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG9_PRI_HINT_9_MASK        (0x000003FFU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG9_PRI_HINT_9_SHIFT       (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG9_PRI_HINT_9_MAX         (0x000003FFU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG9_NONE_HINT_9_MASK       (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG9_NONE_HINT_9_SHIFT      (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG9_NONE_HINT_9_MAX        (0x00000001U)

/* PRI_HINT_REG10 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG10_PRI_HINT_10_MASK      (0x000003FFU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG10_PRI_HINT_10_SHIFT     (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG10_PRI_HINT_10_MAX       (0x000003FFU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG10_NONE_HINT_10_MASK     (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG10_NONE_HINT_10_SHIFT    (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG10_NONE_HINT_10_MAX      (0x00000001U)

/* PRI_HINT_REG11 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG11_PRI_HINT_11_MASK      (0x000003FFU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG11_PRI_HINT_11_SHIFT     (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG11_PRI_HINT_11_MAX       (0x000003FFU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG11_NONE_HINT_11_MASK     (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG11_NONE_HINT_11_SHIFT    (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG11_NONE_HINT_11_MAX      (0x00000001U)

/* PRI_HINT_REG12 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG12_PRI_HINT_12_MASK      (0x000003FFU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG12_PRI_HINT_12_SHIFT     (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG12_PRI_HINT_12_MAX       (0x000003FFU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG12_NONE_HINT_12_MASK     (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG12_NONE_HINT_12_SHIFT    (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG12_NONE_HINT_12_MAX      (0x00000001U)

/* PRI_HINT_REG13 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG13_PRI_HINT_13_MASK      (0x000003FFU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG13_PRI_HINT_13_SHIFT     (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG13_PRI_HINT_13_MAX       (0x000003FFU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG13_NONE_HINT_13_MASK     (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG13_NONE_HINT_13_SHIFT    (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG13_NONE_HINT_13_MAX      (0x00000001U)

/* PRI_HINT_REG14 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG14_PRI_HINT_14_MASK      (0x000003FFU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG14_PRI_HINT_14_SHIFT     (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG14_PRI_HINT_14_MAX       (0x000003FFU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG14_NONE_HINT_14_MASK     (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG14_NONE_HINT_14_SHIFT    (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG14_NONE_HINT_14_MAX      (0x00000001U)

/* PRI_HINT_REG15 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG15_PRI_HINT_15_MASK      (0x000003FFU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG15_PRI_HINT_15_SHIFT     (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG15_PRI_HINT_15_MAX       (0x000003FFU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG15_NONE_HINT_15_MASK     (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG15_NONE_HINT_15_SHIFT    (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG15_NONE_HINT_15_MAX      (0x00000001U)

/* PRI_HINT_REG16 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG16_PRI_HINT_16_MASK      (0x000003FFU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG16_PRI_HINT_16_SHIFT     (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG16_PRI_HINT_16_MAX       (0x000003FFU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG16_NONE_HINT_16_MASK     (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG16_NONE_HINT_16_SHIFT    (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG16_NONE_HINT_16_MAX      (0x00000001U)

/* PRI_HINT_REG17 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG17_PRI_HINT_17_MASK      (0x000003FFU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG17_PRI_HINT_17_SHIFT     (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG17_PRI_HINT_17_MAX       (0x000003FFU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG17_NONE_HINT_17_MASK     (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG17_NONE_HINT_17_SHIFT    (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG17_NONE_HINT_17_MAX      (0x00000001U)

/* PRI_HINT_REG18 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG18_PRI_HINT_18_MASK      (0x000003FFU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG18_PRI_HINT_18_SHIFT     (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG18_PRI_HINT_18_MAX       (0x000003FFU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG18_NONE_HINT_18_MASK     (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG18_NONE_HINT_18_SHIFT    (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG18_NONE_HINT_18_MAX      (0x00000001U)

/* PRI_HINT_REG19 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG19_PRI_HINT_19_MASK      (0x000003FFU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG19_PRI_HINT_19_SHIFT     (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG19_PRI_HINT_19_MAX       (0x000003FFU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG19_NONE_HINT_19_MASK     (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG19_NONE_HINT_19_SHIFT    (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_PRI_HINT_REG19_NONE_HINT_19_MAX      (0x00000001U)

/* POLARITY_REG0 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_0_MASK        (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_0_SHIFT       (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_0_MAX         (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_1_MASK        (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_1_SHIFT       (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_1_MAX         (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_2_MASK        (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_2_SHIFT       (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_2_MAX         (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_3_MASK        (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_3_SHIFT       (0x00000003U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_3_MAX         (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_4_MASK        (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_4_SHIFT       (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_4_MAX         (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_5_MASK        (0x00000020U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_5_SHIFT       (0x00000005U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_5_MAX         (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_6_MASK        (0x00000040U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_6_SHIFT       (0x00000006U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_6_MAX         (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_7_MASK        (0x00000080U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_7_SHIFT       (0x00000007U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_7_MAX         (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_8_MASK        (0x00000100U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_8_SHIFT       (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_8_MAX         (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_9_MASK        (0x00000200U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_9_SHIFT       (0x00000009U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_9_MAX         (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_10_MASK       (0x00000400U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_10_SHIFT      (0x0000000AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_10_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_11_MASK       (0x00000800U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_11_SHIFT      (0x0000000BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_11_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_12_MASK       (0x00001000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_12_SHIFT      (0x0000000CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_12_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_13_MASK       (0x00002000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_13_SHIFT      (0x0000000DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_13_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_14_MASK       (0x00004000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_14_SHIFT      (0x0000000EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_14_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_15_MASK       (0x00008000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_15_SHIFT      (0x0000000FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_15_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_16_MASK       (0x00010000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_16_SHIFT      (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_16_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_17_MASK       (0x00020000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_17_SHIFT      (0x00000011U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_17_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_18_MASK       (0x00040000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_18_SHIFT      (0x00000012U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_18_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_19_MASK       (0x00080000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_19_SHIFT      (0x00000013U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_19_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_20_MASK       (0x00100000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_20_SHIFT      (0x00000014U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_20_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_21_MASK       (0x00200000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_21_SHIFT      (0x00000015U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_21_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_22_MASK       (0x00400000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_22_SHIFT      (0x00000016U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_22_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_23_MASK       (0x00800000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_23_SHIFT      (0x00000017U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_23_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_24_MASK       (0x01000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_24_SHIFT      (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_24_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_25_MASK       (0x02000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_25_SHIFT      (0x00000019U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_25_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_26_MASK       (0x04000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_26_SHIFT      (0x0000001AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_26_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_27_MASK       (0x08000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_27_SHIFT      (0x0000001BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_27_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_28_MASK       (0x10000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_28_SHIFT      (0x0000001CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_28_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_29_MASK       (0x20000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_29_SHIFT      (0x0000001DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_29_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_30_MASK       (0x40000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_30_SHIFT      (0x0000001EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_30_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_31_MASK       (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_31_SHIFT      (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG0_POLARITY_31_MAX        (0x00000001U)

/* POLARITY_REG1 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_32_MASK       (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_32_SHIFT      (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_32_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_33_MASK       (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_33_SHIFT      (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_33_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_34_MASK       (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_34_SHIFT      (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_34_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_35_MASK       (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_35_SHIFT      (0x00000003U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_35_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_36_MASK       (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_36_SHIFT      (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_36_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_37_MASK       (0x00000020U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_37_SHIFT      (0x00000005U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_37_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_38_MASK       (0x00000040U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_38_SHIFT      (0x00000006U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_38_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_39_MASK       (0x00000080U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_39_SHIFT      (0x00000007U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_39_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_40_MASK       (0x00000100U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_40_SHIFT      (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_40_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_41_MASK       (0x00000200U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_41_SHIFT      (0x00000009U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_41_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_42_MASK       (0x00000400U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_42_SHIFT      (0x0000000AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_42_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_43_MASK       (0x00000800U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_43_SHIFT      (0x0000000BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_43_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_44_MASK       (0x00001000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_44_SHIFT      (0x0000000CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_44_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_45_MASK       (0x00002000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_45_SHIFT      (0x0000000DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_45_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_46_MASK       (0x00004000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_46_SHIFT      (0x0000000EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_46_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_47_MASK       (0x00008000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_47_SHIFT      (0x0000000FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_47_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_48_MASK       (0x00010000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_48_SHIFT      (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_48_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_49_MASK       (0x00020000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_49_SHIFT      (0x00000011U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_49_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_50_MASK       (0x00040000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_50_SHIFT      (0x00000012U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_50_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_51_MASK       (0x00080000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_51_SHIFT      (0x00000013U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_51_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_52_MASK       (0x00100000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_52_SHIFT      (0x00000014U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_52_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_53_MASK       (0x00200000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_53_SHIFT      (0x00000015U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_53_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_54_MASK       (0x00400000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_54_SHIFT      (0x00000016U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_54_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_55_MASK       (0x00800000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_55_SHIFT      (0x00000017U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_55_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_56_MASK       (0x01000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_56_SHIFT      (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_56_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_57_MASK       (0x02000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_57_SHIFT      (0x00000019U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_57_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_58_MASK       (0x04000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_58_SHIFT      (0x0000001AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_58_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_59_MASK       (0x08000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_59_SHIFT      (0x0000001BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_59_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_60_MASK       (0x10000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_60_SHIFT      (0x0000001CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_60_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_61_MASK       (0x20000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_61_SHIFT      (0x0000001DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_61_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_62_MASK       (0x40000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_62_SHIFT      (0x0000001EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_62_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_63_MASK       (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_63_SHIFT      (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG1_POLARITY_63_MAX        (0x00000001U)

/* POLARITY_REG2 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_64_MASK       (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_64_SHIFT      (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_64_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_65_MASK       (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_65_SHIFT      (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_65_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_66_MASK       (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_66_SHIFT      (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_66_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_67_MASK       (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_67_SHIFT      (0x00000003U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_67_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_68_MASK       (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_68_SHIFT      (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_68_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_69_MASK       (0x00000020U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_69_SHIFT      (0x00000005U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_69_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_70_MASK       (0x00000040U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_70_SHIFT      (0x00000006U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_70_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_71_MASK       (0x00000080U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_71_SHIFT      (0x00000007U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_71_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_72_MASK       (0x00000100U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_72_SHIFT      (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_72_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_73_MASK       (0x00000200U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_73_SHIFT      (0x00000009U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_73_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_74_MASK       (0x00000400U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_74_SHIFT      (0x0000000AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_74_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_75_MASK       (0x00000800U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_75_SHIFT      (0x0000000BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_75_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_76_MASK       (0x00001000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_76_SHIFT      (0x0000000CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_76_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_77_MASK       (0x00002000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_77_SHIFT      (0x0000000DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_77_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_78_MASK       (0x00004000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_78_SHIFT      (0x0000000EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_78_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_79_MASK       (0x00008000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_79_SHIFT      (0x0000000FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_79_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_80_MASK       (0x00010000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_80_SHIFT      (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_80_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_81_MASK       (0x00020000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_81_SHIFT      (0x00000011U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_81_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_82_MASK       (0x00040000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_82_SHIFT      (0x00000012U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_82_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_83_MASK       (0x00080000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_83_SHIFT      (0x00000013U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_83_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_84_MASK       (0x00100000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_84_SHIFT      (0x00000014U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_84_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_85_MASK       (0x00200000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_85_SHIFT      (0x00000015U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_85_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_86_MASK       (0x00400000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_86_SHIFT      (0x00000016U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_86_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_87_MASK       (0x00800000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_87_SHIFT      (0x00000017U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_87_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_88_MASK       (0x01000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_88_SHIFT      (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_88_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_89_MASK       (0x02000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_89_SHIFT      (0x00000019U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_89_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_90_MASK       (0x04000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_90_SHIFT      (0x0000001AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_90_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_91_MASK       (0x08000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_91_SHIFT      (0x0000001BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_91_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_92_MASK       (0x10000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_92_SHIFT      (0x0000001CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_92_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_93_MASK       (0x20000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_93_SHIFT      (0x0000001DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_93_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_94_MASK       (0x40000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_94_SHIFT      (0x0000001EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_94_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_95_MASK       (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_95_SHIFT      (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG2_POLARITY_95_MAX        (0x00000001U)

/* POLARITY_REG3 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_96_MASK       (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_96_SHIFT      (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_96_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_97_MASK       (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_97_SHIFT      (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_97_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_98_MASK       (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_98_SHIFT      (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_98_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_99_MASK       (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_99_SHIFT      (0x00000003U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_99_MAX        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_100_MASK      (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_100_SHIFT     (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_100_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_101_MASK      (0x00000020U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_101_SHIFT     (0x00000005U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_101_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_102_MASK      (0x00000040U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_102_SHIFT     (0x00000006U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_102_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_103_MASK      (0x00000080U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_103_SHIFT     (0x00000007U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_103_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_104_MASK      (0x00000100U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_104_SHIFT     (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_104_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_105_MASK      (0x00000200U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_105_SHIFT     (0x00000009U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_105_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_106_MASK      (0x00000400U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_106_SHIFT     (0x0000000AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_106_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_107_MASK      (0x00000800U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_107_SHIFT     (0x0000000BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_107_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_108_MASK      (0x00001000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_108_SHIFT     (0x0000000CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_108_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_109_MASK      (0x00002000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_109_SHIFT     (0x0000000DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_109_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_110_MASK      (0x00004000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_110_SHIFT     (0x0000000EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_110_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_111_MASK      (0x00008000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_111_SHIFT     (0x0000000FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_111_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_112_MASK      (0x00010000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_112_SHIFT     (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_112_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_113_MASK      (0x00020000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_113_SHIFT     (0x00000011U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_113_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_114_MASK      (0x00040000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_114_SHIFT     (0x00000012U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_114_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_115_MASK      (0x00080000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_115_SHIFT     (0x00000013U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_115_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_116_MASK      (0x00100000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_116_SHIFT     (0x00000014U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_116_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_117_MASK      (0x00200000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_117_SHIFT     (0x00000015U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_117_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_118_MASK      (0x00400000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_118_SHIFT     (0x00000016U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_118_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_119_MASK      (0x00800000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_119_SHIFT     (0x00000017U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_119_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_120_MASK      (0x01000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_120_SHIFT     (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_120_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_121_MASK      (0x02000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_121_SHIFT     (0x00000019U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_121_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_122_MASK      (0x04000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_122_SHIFT     (0x0000001AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_122_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_123_MASK      (0x08000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_123_SHIFT     (0x0000001BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_123_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_124_MASK      (0x10000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_124_SHIFT     (0x0000001CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_124_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_125_MASK      (0x20000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_125_SHIFT     (0x0000001DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_125_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_126_MASK      (0x40000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_126_SHIFT     (0x0000001EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_126_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_127_MASK      (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_127_SHIFT     (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG3_POLARITY_127_MAX       (0x00000001U)

/* POLARITY_REG4 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_128_MASK      (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_128_SHIFT     (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_128_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_129_MASK      (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_129_SHIFT     (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_129_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_130_MASK      (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_130_SHIFT     (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_130_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_131_MASK      (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_131_SHIFT     (0x00000003U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_131_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_132_MASK      (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_132_SHIFT     (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_132_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_133_MASK      (0x00000020U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_133_SHIFT     (0x00000005U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_133_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_134_MASK      (0x00000040U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_134_SHIFT     (0x00000006U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_134_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_135_MASK      (0x00000080U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_135_SHIFT     (0x00000007U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_135_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_136_MASK      (0x00000100U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_136_SHIFT     (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_136_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_137_MASK      (0x00000200U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_137_SHIFT     (0x00000009U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_137_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_138_MASK      (0x00000400U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_138_SHIFT     (0x0000000AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_138_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_139_MASK      (0x00000800U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_139_SHIFT     (0x0000000BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_139_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_140_MASK      (0x00001000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_140_SHIFT     (0x0000000CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_140_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_141_MASK      (0x00002000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_141_SHIFT     (0x0000000DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_141_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_142_MASK      (0x00004000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_142_SHIFT     (0x0000000EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_142_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_143_MASK      (0x00008000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_143_SHIFT     (0x0000000FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_143_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_144_MASK      (0x00010000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_144_SHIFT     (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_144_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_145_MASK      (0x00020000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_145_SHIFT     (0x00000011U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_145_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_146_MASK      (0x00040000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_146_SHIFT     (0x00000012U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_146_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_147_MASK      (0x00080000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_147_SHIFT     (0x00000013U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_147_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_148_MASK      (0x00100000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_148_SHIFT     (0x00000014U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_148_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_149_MASK      (0x00200000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_149_SHIFT     (0x00000015U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_149_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_150_MASK      (0x00400000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_150_SHIFT     (0x00000016U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_150_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_151_MASK      (0x00800000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_151_SHIFT     (0x00000017U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_151_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_152_MASK      (0x01000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_152_SHIFT     (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_152_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_153_MASK      (0x02000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_153_SHIFT     (0x00000019U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_153_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_154_MASK      (0x04000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_154_SHIFT     (0x0000001AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_154_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_155_MASK      (0x08000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_155_SHIFT     (0x0000001BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_155_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_156_MASK      (0x10000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_156_SHIFT     (0x0000001CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_156_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_157_MASK      (0x20000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_157_SHIFT     (0x0000001DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_157_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_158_MASK      (0x40000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_158_SHIFT     (0x0000001EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_158_MAX       (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_159_MASK      (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_159_SHIFT     (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_POLARITY_REG4_POLARITY_159_MAX       (0x00000001U)

/* TYPE_REG0 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_0_MASK                (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_0_SHIFT               (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_0_MAX                 (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_1_MASK                (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_1_SHIFT               (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_1_MAX                 (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_2_MASK                (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_2_SHIFT               (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_2_MAX                 (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_3_MASK                (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_3_SHIFT               (0x00000003U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_3_MAX                 (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_4_MASK                (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_4_SHIFT               (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_4_MAX                 (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_5_MASK                (0x00000020U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_5_SHIFT               (0x00000005U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_5_MAX                 (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_6_MASK                (0x00000040U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_6_SHIFT               (0x00000006U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_6_MAX                 (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_7_MASK                (0x00000080U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_7_SHIFT               (0x00000007U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_7_MAX                 (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_8_MASK                (0x00000100U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_8_SHIFT               (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_8_MAX                 (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_9_MASK                (0x00000200U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_9_SHIFT               (0x00000009U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_9_MAX                 (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_10_MASK               (0x00000400U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_10_SHIFT              (0x0000000AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_10_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_11_MASK               (0x00000800U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_11_SHIFT              (0x0000000BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_11_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_12_MASK               (0x00001000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_12_SHIFT              (0x0000000CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_12_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_13_MASK               (0x00002000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_13_SHIFT              (0x0000000DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_13_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_14_MASK               (0x00004000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_14_SHIFT              (0x0000000EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_14_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_15_MASK               (0x00008000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_15_SHIFT              (0x0000000FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_15_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_16_MASK               (0x00010000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_16_SHIFT              (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_16_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_17_MASK               (0x00020000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_17_SHIFT              (0x00000011U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_17_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_18_MASK               (0x00040000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_18_SHIFT              (0x00000012U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_18_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_19_MASK               (0x00080000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_19_SHIFT              (0x00000013U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_19_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_20_MASK               (0x00100000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_20_SHIFT              (0x00000014U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_20_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_21_MASK               (0x00200000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_21_SHIFT              (0x00000015U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_21_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_22_MASK               (0x00400000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_22_SHIFT              (0x00000016U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_22_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_23_MASK               (0x00800000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_23_SHIFT              (0x00000017U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_23_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_24_MASK               (0x01000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_24_SHIFT              (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_24_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_25_MASK               (0x02000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_25_SHIFT              (0x00000019U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_25_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_26_MASK               (0x04000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_26_SHIFT              (0x0000001AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_26_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_27_MASK               (0x08000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_27_SHIFT              (0x0000001BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_27_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_28_MASK               (0x10000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_28_SHIFT              (0x0000001CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_28_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_29_MASK               (0x20000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_29_SHIFT              (0x0000001DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_29_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_30_MASK               (0x40000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_30_SHIFT              (0x0000001EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_30_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_31_MASK               (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_31_SHIFT              (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG0_TYPE_31_MAX                (0x00000001U)

/* TYPE_REG1 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_32_MASK               (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_32_SHIFT              (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_32_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_33_MASK               (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_33_SHIFT              (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_33_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_34_MASK               (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_34_SHIFT              (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_34_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_35_MASK               (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_35_SHIFT              (0x00000003U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_35_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_36_MASK               (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_36_SHIFT              (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_36_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_37_MASK               (0x00000020U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_37_SHIFT              (0x00000005U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_37_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_38_MASK               (0x00000040U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_38_SHIFT              (0x00000006U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_38_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_39_MASK               (0x00000080U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_39_SHIFT              (0x00000007U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_39_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_40_MASK               (0x00000100U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_40_SHIFT              (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_40_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_41_MASK               (0x00000200U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_41_SHIFT              (0x00000009U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_41_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_42_MASK               (0x00000400U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_42_SHIFT              (0x0000000AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_42_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_43_MASK               (0x00000800U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_43_SHIFT              (0x0000000BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_43_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_44_MASK               (0x00001000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_44_SHIFT              (0x0000000CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_44_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_45_MASK               (0x00002000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_45_SHIFT              (0x0000000DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_45_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_46_MASK               (0x00004000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_46_SHIFT              (0x0000000EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_46_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_47_MASK               (0x00008000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_47_SHIFT              (0x0000000FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_47_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_48_MASK               (0x00010000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_48_SHIFT              (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_48_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_49_MASK               (0x00020000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_49_SHIFT              (0x00000011U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_49_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_50_MASK               (0x00040000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_50_SHIFT              (0x00000012U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_50_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_51_MASK               (0x00080000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_51_SHIFT              (0x00000013U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_51_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_52_MASK               (0x00100000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_52_SHIFT              (0x00000014U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_52_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_53_MASK               (0x00200000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_53_SHIFT              (0x00000015U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_53_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_54_MASK               (0x00400000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_54_SHIFT              (0x00000016U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_54_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_55_MASK               (0x00800000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_55_SHIFT              (0x00000017U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_55_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_56_MASK               (0x01000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_56_SHIFT              (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_56_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_57_MASK               (0x02000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_57_SHIFT              (0x00000019U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_57_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_58_MASK               (0x04000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_58_SHIFT              (0x0000001AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_58_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_59_MASK               (0x08000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_59_SHIFT              (0x0000001BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_59_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_60_MASK               (0x10000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_60_SHIFT              (0x0000001CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_60_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_61_MASK               (0x20000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_61_SHIFT              (0x0000001DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_61_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_62_MASK               (0x40000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_62_SHIFT              (0x0000001EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_62_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_63_MASK               (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_63_SHIFT              (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG1_TYPE_63_MAX                (0x00000001U)

/* TYPE_REG2 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_64_MASK               (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_64_SHIFT              (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_64_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_65_MASK               (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_65_SHIFT              (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_65_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_66_MASK               (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_66_SHIFT              (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_66_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_67_MASK               (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_67_SHIFT              (0x00000003U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_67_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_68_MASK               (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_68_SHIFT              (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_68_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_69_MASK               (0x00000020U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_69_SHIFT              (0x00000005U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_69_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_70_MASK               (0x00000040U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_70_SHIFT              (0x00000006U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_70_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_71_MASK               (0x00000080U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_71_SHIFT              (0x00000007U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_71_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_72_MASK               (0x00000100U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_72_SHIFT              (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_72_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_73_MASK               (0x00000200U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_73_SHIFT              (0x00000009U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_73_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_74_MASK               (0x00000400U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_74_SHIFT              (0x0000000AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_74_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_75_MASK               (0x00000800U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_75_SHIFT              (0x0000000BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_75_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_76_MASK               (0x00001000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_76_SHIFT              (0x0000000CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_76_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_77_MASK               (0x00002000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_77_SHIFT              (0x0000000DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_77_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_78_MASK               (0x00004000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_78_SHIFT              (0x0000000EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_78_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_79_MASK               (0x00008000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_79_SHIFT              (0x0000000FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_79_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_80_MASK               (0x00010000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_80_SHIFT              (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_80_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_81_MASK               (0x00020000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_81_SHIFT              (0x00000011U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_81_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_82_MASK               (0x00040000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_82_SHIFT              (0x00000012U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_82_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_83_MASK               (0x00080000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_83_SHIFT              (0x00000013U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_83_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_84_MASK               (0x00100000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_84_SHIFT              (0x00000014U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_84_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_85_MASK               (0x00200000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_85_SHIFT              (0x00000015U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_85_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_86_MASK               (0x00400000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_86_SHIFT              (0x00000016U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_86_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_87_MASK               (0x00800000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_87_SHIFT              (0x00000017U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_87_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_88_MASK               (0x01000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_88_SHIFT              (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_88_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_89_MASK               (0x02000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_89_SHIFT              (0x00000019U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_89_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_90_MASK               (0x04000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_90_SHIFT              (0x0000001AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_90_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_91_MASK               (0x08000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_91_SHIFT              (0x0000001BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_91_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_92_MASK               (0x10000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_92_SHIFT              (0x0000001CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_92_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_93_MASK               (0x20000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_93_SHIFT              (0x0000001DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_93_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_94_MASK               (0x40000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_94_SHIFT              (0x0000001EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_94_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_95_MASK               (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_95_SHIFT              (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG2_TYPE_95_MAX                (0x00000001U)

/* TYPE_REG3 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_96_MASK               (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_96_SHIFT              (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_96_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_97_MASK               (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_97_SHIFT              (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_97_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_98_MASK               (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_98_SHIFT              (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_98_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_99_MASK               (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_99_SHIFT              (0x00000003U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_99_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_100_MASK              (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_100_SHIFT             (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_100_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_101_MASK              (0x00000020U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_101_SHIFT             (0x00000005U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_101_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_102_MASK              (0x00000040U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_102_SHIFT             (0x00000006U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_102_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_103_MASK              (0x00000080U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_103_SHIFT             (0x00000007U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_103_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_104_MASK              (0x00000100U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_104_SHIFT             (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_104_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_105_MASK              (0x00000200U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_105_SHIFT             (0x00000009U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_105_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_106_MASK              (0x00000400U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_106_SHIFT             (0x0000000AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_106_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_107_MASK              (0x00000800U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_107_SHIFT             (0x0000000BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_107_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_108_MASK              (0x00001000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_108_SHIFT             (0x0000000CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_108_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_109_MASK              (0x00002000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_109_SHIFT             (0x0000000DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_109_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_110_MASK              (0x00004000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_110_SHIFT             (0x0000000EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_110_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_111_MASK              (0x00008000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_111_SHIFT             (0x0000000FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_111_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_112_MASK              (0x00010000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_112_SHIFT             (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_112_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_113_MASK              (0x00020000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_113_SHIFT             (0x00000011U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_113_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_114_MASK              (0x00040000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_114_SHIFT             (0x00000012U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_114_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_115_MASK              (0x00080000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_115_SHIFT             (0x00000013U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_115_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_116_MASK              (0x00100000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_116_SHIFT             (0x00000014U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_116_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_117_MASK              (0x00200000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_117_SHIFT             (0x00000015U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_117_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_118_MASK              (0x00400000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_118_SHIFT             (0x00000016U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_118_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_119_MASK              (0x00800000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_119_SHIFT             (0x00000017U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_119_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_120_MASK              (0x01000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_120_SHIFT             (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_120_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_121_MASK              (0x02000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_121_SHIFT             (0x00000019U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_121_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_122_MASK              (0x04000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_122_SHIFT             (0x0000001AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_122_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_123_MASK              (0x08000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_123_SHIFT             (0x0000001BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_123_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_124_MASK              (0x10000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_124_SHIFT             (0x0000001CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_124_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_125_MASK              (0x20000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_125_SHIFT             (0x0000001DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_125_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_126_MASK              (0x40000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_126_SHIFT             (0x0000001EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_126_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_127_MASK              (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_127_SHIFT             (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG3_TYPE_127_MAX               (0x00000001U)

/* TYPE_REG4 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_128_MASK              (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_128_SHIFT             (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_128_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_129_MASK              (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_129_SHIFT             (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_129_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_130_MASK              (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_130_SHIFT             (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_130_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_131_MASK              (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_131_SHIFT             (0x00000003U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_131_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_132_MASK              (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_132_SHIFT             (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_132_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_133_MASK              (0x00000020U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_133_SHIFT             (0x00000005U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_133_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_134_MASK              (0x00000040U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_134_SHIFT             (0x00000006U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_134_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_135_MASK              (0x00000080U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_135_SHIFT             (0x00000007U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_135_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_136_MASK              (0x00000100U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_136_SHIFT             (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_136_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_137_MASK              (0x00000200U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_137_SHIFT             (0x00000009U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_137_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_138_MASK              (0x00000400U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_138_SHIFT             (0x0000000AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_138_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_139_MASK              (0x00000800U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_139_SHIFT             (0x0000000BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_139_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_140_MASK              (0x00001000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_140_SHIFT             (0x0000000CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_140_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_141_MASK              (0x00002000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_141_SHIFT             (0x0000000DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_141_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_142_MASK              (0x00004000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_142_SHIFT             (0x0000000EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_142_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_143_MASK              (0x00008000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_143_SHIFT             (0x0000000FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_143_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_144_MASK              (0x00010000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_144_SHIFT             (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_144_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_145_MASK              (0x00020000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_145_SHIFT             (0x00000011U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_145_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_146_MASK              (0x00040000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_146_SHIFT             (0x00000012U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_146_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_147_MASK              (0x00080000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_147_SHIFT             (0x00000013U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_147_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_148_MASK              (0x00100000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_148_SHIFT             (0x00000014U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_148_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_149_MASK              (0x00200000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_149_SHIFT             (0x00000015U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_149_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_150_MASK              (0x00400000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_150_SHIFT             (0x00000016U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_150_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_151_MASK              (0x00800000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_151_SHIFT             (0x00000017U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_151_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_152_MASK              (0x01000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_152_SHIFT             (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_152_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_153_MASK              (0x02000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_153_SHIFT             (0x00000019U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_153_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_154_MASK              (0x04000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_154_SHIFT             (0x0000001AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_154_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_155_MASK              (0x08000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_155_SHIFT             (0x0000001BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_155_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_156_MASK              (0x10000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_156_SHIFT             (0x0000001CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_156_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_157_MASK              (0x20000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_157_SHIFT             (0x0000001DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_157_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_158_MASK              (0x40000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_158_SHIFT             (0x0000001EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_158_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_159_MASK              (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_159_SHIFT             (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_TYPE_REG4_TYPE_159_MAX               (0x00000001U)

/* NEST_LEVEL_REG0 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG0_NEST_HINT_0_MASK     (0x000001FFU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG0_NEST_HINT_0_SHIFT    (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG0_NEST_HINT_0_MAX      (0x000001FFU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG0_NEST_AUTO_OVR_MASK   (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG0_NEST_AUTO_OVR_SHIFT  (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG0_NEST_AUTO_OVR_MAX    (0x00000001U)

/* NEST_LEVEL_REG1 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG1_NEST_HINT_1_MASK     (0x000001FFU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG1_NEST_HINT_1_SHIFT    (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG1_NEST_HINT_1_MAX      (0x000001FFU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG1_NEST_AUTO_OVR_MASK   (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG1_NEST_AUTO_OVR_SHIFT  (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG1_NEST_AUTO_OVR_MAX    (0x00000001U)

/* NEST_LEVEL_REG2 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG2_NEST_HINT_2_MASK     (0x000001FFU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG2_NEST_HINT_2_SHIFT    (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG2_NEST_HINT_2_MAX      (0x000001FFU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG2_NEST_AUTO_OVR_MASK   (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG2_NEST_AUTO_OVR_SHIFT  (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG2_NEST_AUTO_OVR_MAX    (0x00000001U)

/* NEST_LEVEL_REG3 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG3_NEST_HINT_3_MASK     (0x000001FFU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG3_NEST_HINT_3_SHIFT    (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG3_NEST_HINT_3_MAX      (0x000001FFU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG3_NEST_AUTO_OVR_MASK   (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG3_NEST_AUTO_OVR_SHIFT  (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG3_NEST_AUTO_OVR_MAX    (0x00000001U)

/* NEST_LEVEL_REG4 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG4_NEST_HINT_4_MASK     (0x000001FFU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG4_NEST_HINT_4_SHIFT    (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG4_NEST_HINT_4_MAX      (0x000001FFU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG4_NEST_AUTO_OVR_MASK   (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG4_NEST_AUTO_OVR_SHIFT  (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG4_NEST_AUTO_OVR_MAX    (0x00000001U)

/* NEST_LEVEL_REG5 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG5_NEST_HINT_5_MASK     (0x000001FFU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG5_NEST_HINT_5_SHIFT    (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG5_NEST_HINT_5_MAX      (0x000001FFU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG5_NEST_AUTO_OVR_MASK   (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG5_NEST_AUTO_OVR_SHIFT  (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG5_NEST_AUTO_OVR_MAX    (0x00000001U)

/* NEST_LEVEL_REG6 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG6_NEST_HINT_6_MASK     (0x000001FFU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG6_NEST_HINT_6_SHIFT    (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG6_NEST_HINT_6_MAX      (0x000001FFU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG6_NEST_AUTO_OVR_MASK   (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG6_NEST_AUTO_OVR_SHIFT  (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG6_NEST_AUTO_OVR_MAX    (0x00000001U)

/* NEST_LEVEL_REG7 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG7_NEST_HINT_7_MASK     (0x000001FFU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG7_NEST_HINT_7_SHIFT    (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG7_NEST_HINT_7_MAX      (0x000001FFU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG7_NEST_AUTO_OVR_MASK   (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG7_NEST_AUTO_OVR_SHIFT  (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG7_NEST_AUTO_OVR_MAX    (0x00000001U)

/* NEST_LEVEL_REG8 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG8_NEST_HINT_8_MASK     (0x000001FFU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG8_NEST_HINT_8_SHIFT    (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG8_NEST_HINT_8_MAX      (0x000001FFU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG8_NEST_AUTO_OVR_MASK   (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG8_NEST_AUTO_OVR_SHIFT  (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG8_NEST_AUTO_OVR_MAX    (0x00000001U)

/* NEST_LEVEL_REG9 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG9_NEST_HINT_9_MASK     (0x000001FFU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG9_NEST_HINT_9_SHIFT    (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG9_NEST_HINT_9_MAX      (0x000001FFU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG9_NEST_AUTO_OVR_MASK   (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG9_NEST_AUTO_OVR_SHIFT  (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG9_NEST_AUTO_OVR_MAX    (0x00000001U)

/* NEST_LEVEL_REG10 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG10_NEST_HINT_10_MASK   (0x000001FFU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG10_NEST_HINT_10_SHIFT  (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG10_NEST_HINT_10_MAX    (0x000001FFU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG10_NEST_AUTO_OVR_MASK  (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG10_NEST_AUTO_OVR_SHIFT (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG10_NEST_AUTO_OVR_MAX   (0x00000001U)

/* NEST_LEVEL_REG11 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG11_NEST_HINT_11_MASK   (0x000001FFU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG11_NEST_HINT_11_SHIFT  (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG11_NEST_HINT_11_MAX    (0x000001FFU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG11_NEST_AUTO_OVR_MASK  (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG11_NEST_AUTO_OVR_SHIFT (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG11_NEST_AUTO_OVR_MAX   (0x00000001U)

/* NEST_LEVEL_REG12 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG12_NEST_HINT_12_MASK   (0x000001FFU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG12_NEST_HINT_12_SHIFT  (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG12_NEST_HINT_12_MAX    (0x000001FFU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG12_NEST_AUTO_OVR_MASK  (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG12_NEST_AUTO_OVR_SHIFT (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG12_NEST_AUTO_OVR_MAX   (0x00000001U)

/* NEST_LEVEL_REG13 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG13_NEST_HINT_13_MASK   (0x000001FFU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG13_NEST_HINT_13_SHIFT  (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG13_NEST_HINT_13_MAX    (0x000001FFU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG13_NEST_AUTO_OVR_MASK  (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG13_NEST_AUTO_OVR_SHIFT (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG13_NEST_AUTO_OVR_MAX   (0x00000001U)

/* NEST_LEVEL_REG14 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG14_NEST_HINT_14_MASK   (0x000001FFU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG14_NEST_HINT_14_SHIFT  (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG14_NEST_HINT_14_MAX    (0x000001FFU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG14_NEST_AUTO_OVR_MASK  (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG14_NEST_AUTO_OVR_SHIFT (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG14_NEST_AUTO_OVR_MAX   (0x00000001U)

/* NEST_LEVEL_REG15 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG15_NEST_HINT_15_MASK   (0x000001FFU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG15_NEST_HINT_15_SHIFT  (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG15_NEST_HINT_15_MAX    (0x000001FFU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG15_NEST_AUTO_OVR_MASK  (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG15_NEST_AUTO_OVR_SHIFT (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG15_NEST_AUTO_OVR_MAX   (0x00000001U)

/* NEST_LEVEL_REG16 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG16_NEST_HINT_16_MASK   (0x000001FFU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG16_NEST_HINT_16_SHIFT  (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG16_NEST_HINT_16_MAX    (0x000001FFU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG16_NEST_AUTO_OVR_MASK  (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG16_NEST_AUTO_OVR_SHIFT (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG16_NEST_AUTO_OVR_MAX   (0x00000001U)

/* NEST_LEVEL_REG17 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG17_NEST_HINT_17_MASK   (0x000001FFU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG17_NEST_HINT_17_SHIFT  (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG17_NEST_HINT_17_MAX    (0x000001FFU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG17_NEST_AUTO_OVR_MASK  (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG17_NEST_AUTO_OVR_SHIFT (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG17_NEST_AUTO_OVR_MAX   (0x00000001U)

/* NEST_LEVEL_REG18 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG18_NEST_HINT_18_MASK   (0x000001FFU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG18_NEST_HINT_18_SHIFT  (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG18_NEST_HINT_18_MAX    (0x000001FFU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG18_NEST_AUTO_OVR_MASK  (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG18_NEST_AUTO_OVR_SHIFT (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG18_NEST_AUTO_OVR_MAX   (0x00000001U)

/* NEST_LEVEL_REG19 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG19_NEST_HINT_19_MASK   (0x000001FFU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG19_NEST_HINT_19_SHIFT  (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG19_NEST_HINT_19_MAX    (0x000001FFU)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG19_NEST_AUTO_OVR_MASK  (0x80000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG19_NEST_AUTO_OVR_SHIFT (0x0000001FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_NEST_LEVEL_REG19_NEST_AUTO_OVR_MAX   (0x00000001U)

/* ENABLE_HINT_REG0 */

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_0_MASK  (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_0_SHIFT (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_0_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_1_MASK  (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_1_SHIFT (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_1_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_2_MASK  (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_2_SHIFT (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_2_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_3_MASK  (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_3_SHIFT (0x00000003U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_3_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_4_MASK  (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_4_SHIFT (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_4_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_5_MASK  (0x00000020U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_5_SHIFT (0x00000005U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_5_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_6_MASK  (0x00000040U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_6_SHIFT (0x00000006U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_6_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_7_MASK  (0x00000080U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_7_SHIFT (0x00000007U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_7_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_8_MASK  (0x00000100U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_8_SHIFT (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_8_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_9_MASK  (0x00000200U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_9_SHIFT (0x00000009U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_9_MAX   (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_10_MASK (0x00000400U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_10_SHIFT (0x0000000AU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_10_MAX  (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_11_MASK (0x00000800U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_11_SHIFT (0x0000000BU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_11_MAX  (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_12_MASK (0x00001000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_12_SHIFT (0x0000000CU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_12_MAX  (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_13_MASK (0x00002000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_13_SHIFT (0x0000000DU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_13_MAX  (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_14_MASK (0x00004000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_14_SHIFT (0x0000000EU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_14_MAX  (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_15_MASK (0x00008000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_15_SHIFT (0x0000000FU)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_15_MAX  (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_16_MASK (0x00010000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_16_SHIFT (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_16_MAX  (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_17_MASK (0x00020000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_17_SHIFT (0x00000011U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_17_MAX  (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_18_MASK (0x00040000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_18_SHIFT (0x00000012U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_18_MAX  (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_19_MASK (0x00080000U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_19_SHIFT (0x00000013U)
#define CSL_ICSS_G_PR1_ICSS_INTC_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_19_MAX  (0x00000001U)

/**************************************************************************
* Hardware Region  :
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t RBR_TBR;
    volatile uint32_t INT_EN;
    volatile uint32_t INT_FIFO;
    volatile uint32_t LCTR;
    volatile uint32_t MCTR;
    volatile uint32_t LSR1;
    volatile uint32_t MSR;
    volatile uint32_t SCRATCH;
    volatile uint32_t DIVLSB;
    volatile uint32_t DIVMSB;
    volatile uint32_t PID;
    volatile uint8_t  Resv_48[4];
    volatile uint32_t PWR;
    volatile uint32_t MODE;
} CSL_icss_g_pr1_icss_uart_uart_slvRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_RBR_TBR                              (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_INT_EN                               (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_INT_FIFO                             (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_LCTR                                 (0x0000000CU)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_MCTR                                 (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_LSR1                                 (0x00000014U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_MSR                                  (0x00000018U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_SCRATCH                              (0x0000001CU)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_DIVLSB                               (0x00000020U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_DIVMSB                               (0x00000024U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_PID                                  (0x00000028U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_PWR                                  (0x00000030U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_MODE                                 (0x00000034U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* RBR_TBR */

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_RBR_TBR_RBR_DATA_MASK                (0x000000FFU)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_RBR_TBR_RBR_DATA_SHIFT               (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_RBR_TBR_RBR_DATA_MAX                 (0x000000FFU)

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_RBR_TBR_TBR_DATA_MASK                (0x0003FF00U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_RBR_TBR_TBR_DATA_SHIFT               (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_RBR_TBR_TBR_DATA_MAX                 (0x000003FFU)

/* INT_EN */

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_INT_EN_ERBI_MASK                     (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_INT_EN_ERBI_SHIFT                    (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_INT_EN_ERBI_MAX                      (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_INT_EN_ETBEI_MASK                    (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_INT_EN_ETBEI_SHIFT                   (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_INT_EN_ETBEI_MAX                     (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_INT_EN_ELSI_MASK                     (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_INT_EN_ELSI_SHIFT                    (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_INT_EN_ELSI_MAX                      (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_INT_EN_EDSSI_MASK                    (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_INT_EN_EDSSI_SHIFT                   (0x00000003U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_INT_EN_EDSSI_MAX                     (0x00000001U)

/* INT_FIFO */

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_INT_FIFO_IIR_IPEND_MASK              (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_INT_FIFO_IIR_IPEND_SHIFT             (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_INT_FIFO_IIR_IPEND_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_INT_FIFO_IIR_INTID_MASK              (0x0000000EU)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_INT_FIFO_IIR_INTID_SHIFT             (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_INT_FIFO_IIR_INTID_MAX               (0x00000007U)

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_INT_FIFO_IIR_FIFOEN_MASK             (0x000000C0U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_INT_FIFO_IIR_FIFOEN_SHIFT            (0x00000006U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_INT_FIFO_IIR_FIFOEN_MAX              (0x00000003U)

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_INT_FIFO_FCR_FIFOEN_MASK             (0x00000100U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_INT_FIFO_FCR_FIFOEN_SHIFT            (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_INT_FIFO_FCR_FIFOEN_MAX              (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_INT_FIFO_FCR_RXCLR_MASK              (0x00000200U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_INT_FIFO_FCR_RXCLR_SHIFT             (0x00000009U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_INT_FIFO_FCR_RXCLR_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_INT_FIFO_FCR_TXCLR_MASK              (0x00000400U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_INT_FIFO_FCR_TXCLR_SHIFT             (0x0000000AU)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_INT_FIFO_FCR_TXCLR_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_INT_FIFO_FCR_DMAMODE1_MASK           (0x00000800U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_INT_FIFO_FCR_DMAMODE1_SHIFT          (0x0000000BU)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_INT_FIFO_FCR_DMAMODE1_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_INT_FIFO_FCR_RXFIFTL_MASK            (0x0000C000U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_INT_FIFO_FCR_RXFIFTL_SHIFT           (0x0000000EU)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_INT_FIFO_FCR_RXFIFTL_MAX             (0x00000003U)

/* LCTR */

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_LCTR_WLS0_MASK                       (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_LCTR_WLS0_SHIFT                      (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_LCTR_WLS0_MAX                        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_LCTR_WLS1_MASK                       (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_LCTR_WLS1_SHIFT                      (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_LCTR_WLS1_MAX                        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_LCTR_STB_MASK                        (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_LCTR_STB_SHIFT                       (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_LCTR_STB_MAX                         (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_LCTR_PEN_MASK                        (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_LCTR_PEN_SHIFT                       (0x00000003U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_LCTR_PEN_MAX                         (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_LCTR_EPS_MASK                        (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_LCTR_EPS_SHIFT                       (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_LCTR_EPS_MAX                         (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_LCTR_SP_MASK                         (0x00000020U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_LCTR_SP_SHIFT                        (0x00000005U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_LCTR_SP_MAX                          (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_LCTR_BC_MASK                         (0x00000040U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_LCTR_BC_SHIFT                        (0x00000006U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_LCTR_BC_MAX                          (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_LCTR_DLAB_MASK                       (0x00000080U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_LCTR_DLAB_SHIFT                      (0x00000007U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_LCTR_DLAB_MAX                        (0x00000001U)

/* MCTR */

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_MCTR_DTR_MASK                        (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_MCTR_DTR_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_MCTR_DTR_MAX                         (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_MCTR_RTS_MASK                        (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_MCTR_RTS_SHIFT                       (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_MCTR_RTS_MAX                         (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_MCTR_OUT1_MASK                       (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_MCTR_OUT1_SHIFT                      (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_MCTR_OUT1_MAX                        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_MCTR_OUT2_MASK                       (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_MCTR_OUT2_SHIFT                      (0x00000003U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_MCTR_OUT2_MAX                        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_MCTR_LOOP_MASK                       (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_MCTR_LOOP_SHIFT                      (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_MCTR_LOOP_MAX                        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_MCTR_AFE_MASK                        (0x00000020U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_MCTR_AFE_SHIFT                       (0x00000005U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_MCTR_AFE_MAX                         (0x00000001U)

/* LSR1 */

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_LSR1_DR_MASK                         (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_LSR1_DR_SHIFT                        (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_LSR1_DR_MAX                          (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_LSR1_OE_MASK                         (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_LSR1_OE_SHIFT                        (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_LSR1_OE_MAX                          (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_LSR1_PE_MASK                         (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_LSR1_PE_SHIFT                        (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_LSR1_PE_MAX                          (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_LSR1_FE_MASK                         (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_LSR1_FE_SHIFT                        (0x00000003U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_LSR1_FE_MAX                          (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_LSR1_BI_MASK                         (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_LSR1_BI_SHIFT                        (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_LSR1_BI_MAX                          (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_LSR1_THRE_MASK                       (0x00000020U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_LSR1_THRE_SHIFT                      (0x00000005U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_LSR1_THRE_MAX                        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_LSR1_TEMT_MASK                       (0x00000040U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_LSR1_TEMT_SHIFT                      (0x00000006U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_LSR1_TEMT_MAX                        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_LSR1_RXFIFOE_MASK                    (0x00000080U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_LSR1_RXFIFOE_SHIFT                   (0x00000007U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_LSR1_RXFIFOE_MAX                     (0x00000001U)

/* MSR */

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_MSR_DCTS_MASK                        (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_MSR_DCTS_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_MSR_DCTS_MAX                         (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_MSR_DDSR_MASK                        (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_MSR_DDSR_SHIFT                       (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_MSR_DDSR_MAX                         (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_MSR_TERI_MASK                        (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_MSR_TERI_SHIFT                       (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_MSR_TERI_MAX                         (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_MSR_DCD_MASK                         (0x00000008U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_MSR_DCD_SHIFT                        (0x00000003U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_MSR_DCD_MAX                          (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_MSR_CTS_MASK                         (0x00000010U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_MSR_CTS_SHIFT                        (0x00000004U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_MSR_CTS_MAX                          (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_MSR_DSR_MASK                         (0x00000020U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_MSR_DSR_SHIFT                        (0x00000005U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_MSR_DSR_MAX                          (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_MSR_RI_MASK                          (0x00000040U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_MSR_RI_SHIFT                         (0x00000006U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_MSR_RI_MAX                           (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_MSR_CD_MASK                          (0x00000080U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_MSR_CD_SHIFT                         (0x00000007U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_MSR_CD_MAX                           (0x00000001U)

/* SCRATCH */

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_SCRATCH_DATA_MASK                    (0x000000FFU)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_SCRATCH_DATA_SHIFT                   (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_SCRATCH_DATA_MAX                     (0x000000FFU)

/* DIVLSB */

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_DIVLSB_DLL_MASK                      (0x000000FFU)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_DIVLSB_DLL_SHIFT                     (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_DIVLSB_DLL_MAX                       (0x000000FFU)

/* DIVMSB */

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_DIVMSB_DLH_MASK                      (0x000000FFU)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_DIVMSB_DLH_SHIFT                     (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_DIVMSB_DLH_MAX                       (0x000000FFU)

/* PID */

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_PID_PID_MASK                         (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_PID_PID_SHIFT                        (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_PID_PID_MAX                          (0xFFFFFFFFU)

/* PWR */

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_PWR_FREE_MASK                        (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_PWR_FREE_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_PWR_FREE_MAX                         (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_PWR_RES_MASK                         (0x00000002U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_PWR_RES_SHIFT                        (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_PWR_RES_MAX                          (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_PWR_URRST_MASK                       (0x00002000U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_PWR_URRST_SHIFT                      (0x0000000DU)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_PWR_URRST_MAX                        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_PWR_UTRST_MASK                       (0x00004000U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_PWR_UTRST_SHIFT                      (0x0000000EU)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_PWR_UTRST_MAX                        (0x00000001U)

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_PWR_URST_MASK                        (0x00008000U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_PWR_URST_SHIFT                       (0x0000000FU)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_PWR_URST_MAX                         (0x00000001U)

/* MODE */

#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_MODE_OSM_SEL_MASK                    (0x00000001U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_MODE_OSM_SEL_SHIFT                   (0x00000000U)
#define CSL_ICSS_G_PR1_ICSS_UART_UART_SLV_MODE_OSM_SEL_MAX                     (0x00000001U)

/**************************************************************************
* Hardware Region  :
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t GLOBAL_CFG_REG;            /*  Global Cfg */
    volatile uint32_t GLOBAL_STATUS_REG;         /*  Status */
    volatile uint32_t COMPEN_REG;                /*  Compensation */
    volatile uint32_t SLOW_COMPEN_REG;           /*  Slow Compensation */
    volatile uint32_t COUNT_REG0;                /*  Low Counter */
    volatile uint32_t COUNT_REG1;                /*  High Counter */
    volatile uint32_t CAP_CFG_REG;               /*  Capture Cfg */
    volatile uint32_t CAP_STATUS_REG;            /*  Capture Status Cfg */
    volatile uint32_t CAPR0_REG0;                /*  Capture Rise00 */
    volatile uint32_t CAPR0_REG1;                /*  Capture Rise10 */
    volatile uint32_t CAPR1_REG0;                /*  Capture Rise01 */
    volatile uint32_t CAPR1_REG1;                /*  Capture Rise11 */
    volatile uint32_t CAPR2_REG0;                /*  Capture Rise02 */
    volatile uint32_t CAPR2_REG1;                /*  Capture Rise12 */
    volatile uint32_t CAPR3_REG0;                /*  Capture Rise03 */
    volatile uint32_t CAPR3_REG1;                /*  Capture Rise13 */
    volatile uint32_t CAPR4_REG0;                /*  Capture Rise04 */
    volatile uint32_t CAPR4_REG1;                /*  Capture Rise14 */
    volatile uint32_t CAPR5_REG0;                /*  Capture Rise05 */
    volatile uint32_t CAPR5_REG1;                /*  Capture Rise15 */
    volatile uint32_t CAPR6_REG0;                /*  Capture Rise06 */
    volatile uint32_t CAPR6_REG1;                /*  Capture Rise16 */
    volatile uint32_t CAPF6_REG0;                /*  Capture Fall06 */
    volatile uint32_t CAPF6_REG1;                /*  Capture Fall16 */
    volatile uint32_t CAPR7_REG0;                /*  Capture Rise07 */
    volatile uint32_t CAPR7_REG1;                /*  Capture Rise17 */
    volatile uint32_t CAPF7_REG0;                /*  Capture Fall07 */
    volatile uint32_t CAPF7_REG1;                /*  Capture Fall17 */
    volatile uint32_t CMP_CFG_REG;               /*  Capture Cfg */
    volatile uint32_t CMP_STATUS_REG;            /*  Capture Status */
    volatile uint32_t CMP0_REG0;                 /*  Compare00 */
    volatile uint32_t CMP0_REG1;                 /*  Compare10 */
    volatile uint32_t CMP1_REG0;                 /*  Compare01 */
    volatile uint32_t CMP1_REG1;                 /*  Compare11 */
    volatile uint32_t CMP2_REG0;                 /*  Compare02 */
    volatile uint32_t CMP2_REG1;                 /*  Compare12 */
    volatile uint32_t CMP3_REG0;                 /*  Compare03 */
    volatile uint32_t CMP3_REG1;                 /*  Compare13 */
    volatile uint32_t CMP4_REG0;                 /*  Compare04 */
    volatile uint32_t CMP4_REG1;                 /*  Compare14 */
    volatile uint32_t CMP5_REG0;                 /*  Compare05 */
    volatile uint32_t CMP5_REG1;                 /*  Compare15 */
    volatile uint32_t CMP6_REG0;                 /*  Compare06 */
    volatile uint32_t CMP6_REG1;                 /*  Compare16 */
    volatile uint32_t CMP7_REG0;                 /*  Compare07 */
    volatile uint32_t CMP7_REG1;                 /*  Compare17 */
    volatile uint32_t RXIPG0_REG;                /*  RXIPG0 */
    volatile uint32_t RXIPG1_REG;                /*  RXIPG1 */
    volatile uint32_t CMP8_REG0;                 /*  Compare08 */
    volatile uint32_t CMP8_REG1;                 /*  Compare18 */
    volatile uint32_t CMP9_REG0;                 /*  Compare09 */
    volatile uint32_t CMP9_REG1;                 /*  Compare19 */
    volatile uint32_t CMP10_REG0;                /*  Compare010 */
    volatile uint32_t CMP10_REG1;                /*  Compare110 */
    volatile uint32_t CMP11_REG0;                /*  Compare011 */
    volatile uint32_t CMP11_REG1;                /*  Compare111 */
    volatile uint32_t CMP12_REG0;                /*  Compare012 */
    volatile uint32_t CMP12_REG1;                /*  Compare112 */
    volatile uint32_t CMP13_REG0;                /*  Compare013 */
    volatile uint32_t CMP13_REG1;                /*  Compare113 */
    volatile uint32_t CMP14_REG0;                /*  Compare014 */
    volatile uint32_t CMP14_REG1;                /*  Compare114 */
    volatile uint32_t CMP15_REG0;                /*  Compare015 */
    volatile uint32_t CMP15_REG1;                /*  Compare115 */
    volatile uint32_t COUNT_RESET_VAL_REG0;      /*  Low Counter Reset Value */
    volatile uint32_t COUNT_RESET_VAL_REG1;      /*  Low Counter Reset Value */
    volatile uint32_t PWM_REG;                   /*  PWM */
    volatile uint32_t CAPR0_BI_REG0;             /*  Capture Big Indian Rise00 */
    volatile uint32_t CAPR0_BI_REG1;             /*  Capture Big Indian Rise10 */
    volatile uint32_t CAPR1_BI_REG0;             /*  Capture Big Indian Rise01 */
    volatile uint32_t CAPR1_BI_REG1;             /*  Capture Big Indian Rise11 */
    volatile uint32_t CAPR2_BI_REG0;             /*  Capture Big Indian Rise02 */
    volatile uint32_t CAPR2_BI_REG1;             /*  Capture Big Indian Rise12 */
    volatile uint32_t CAPR3_BI_REG0;             /*  Capture Big Indian Rise03 */
    volatile uint32_t CAPR3_BI_REG1;             /*  Capture Big Indian Rise13 */
    volatile uint32_t CAPR4_BI_REG0;             /*  Capture Big Indian Rise04 */
    volatile uint32_t CAPR4_BI_REG1;             /*  Capture Big Indian Rise14 */
    volatile uint32_t CAPR5_BI_REG0;             /*  Capture Big Indian Rise05 */
    volatile uint32_t CAPR5_BI_REG1;             /*  Capture Big Indian Rise15 */
    volatile uint32_t CAPR6_BI_REG0;             /*  Capture Big Indian Rise06 */
    volatile uint32_t CAPR6_BI_REG1;             /*  Capture Big Indian Rise16 */
    volatile uint32_t CAPF6_BI_REG0;             /*  Capture Big Indian Fall06 */
    volatile uint32_t CAPF6_BI_REG1;             /*  Capture Big Indian Fall16 */
    volatile uint32_t CAPR7_BI_REG0;             /*  Capture Big Indian Rise07 */
    volatile uint32_t CAPR7_BI_REG1;             /*  Capture Big Indian Rise17 */
    volatile uint32_t CAPF7_BI_REG0;             /*  Capture Big Indian Fall07 */
    volatile uint32_t CAPF7_BI_REG1;             /*  Capture Big Indian Fall17 */
    volatile uint8_t  Resv_384[36];
    volatile uint32_t SYNC_CTRL_REG;             /*  Sync Ctrl */
    volatile uint32_t SYNC_FIRST_STAT_REG;       /*  Sync Ctrl */
    volatile uint32_t SYNC0_STAT_REG;            /*  Sync Ctrl */
    volatile uint32_t SYNC1_STAT_REG;            /*  Sync Ctrl */
    volatile uint32_t SYNC_PWIDTH_REG;           /*  Sync Ctrl */
    volatile uint32_t SYNC0_PERIOD_REG;          /*  Sync Ctrl */
    volatile uint32_t SYNC1_DELAY_REG;           /*  Sync Ctrl */
    volatile uint32_t SYNC_START_REG;            /*  Sync Ctrl */
    volatile uint8_t  Resv_512[96];
    volatile uint32_t WD_PREDIV_REG;             /*  WD  */
    volatile uint32_t PDI_WD_TIM_REG;            /*  WD  */
    volatile uint32_t PD_WD_TIM_REG;             /*  WD  */
    volatile uint32_t WD_STATUS_REG;             /*  WD  */
    volatile uint32_t WD_EXP_CNT_REG;            /*  WD  */
    volatile uint32_t WD_CTRL_REG;               /*  WD  */
    volatile uint8_t  Resv_768[232];
    volatile uint32_t DIGIO_CTRL_REG;            /*  DIGIO  */
    volatile uint32_t DIGIO_STATUS_REG;          /*  DIGIO  */
    volatile uint32_t DIGIO_DATA_IN_REG;         /*  DIGIO  */
    volatile uint32_t DIGIO_DATA_IN_RAW_REG;     /*  DIGIO  */
    volatile uint32_t DIGIO_DATA_OUT_REG;        /*  DIGIO  */
    volatile uint32_t DIGIO_DATA_OUT_EN_REG;     /*  DIGIO  */
    volatile uint32_t DIGIO_EXP_REG;             /*  DIGIO  */
} CSL_icss_g_pr1_iep1_slvRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_G_PR1_IEP1_SLV_GLOBAL_CFG_REG                                 (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_GLOBAL_STATUS_REG                              (0x00000004U)
#define CSL_ICSS_G_PR1_IEP1_SLV_COMPEN_REG                                     (0x00000008U)
#define CSL_ICSS_G_PR1_IEP1_SLV_SLOW_COMPEN_REG                                (0x0000000CU)
#define CSL_ICSS_G_PR1_IEP1_SLV_COUNT_REG0                                     (0x00000010U)
#define CSL_ICSS_G_PR1_IEP1_SLV_COUNT_REG1                                     (0x00000014U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAP_CFG_REG                                    (0x00000018U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAP_STATUS_REG                                 (0x0000001CU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR0_REG0                                     (0x00000020U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR0_REG1                                     (0x00000024U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR1_REG0                                     (0x00000028U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR1_REG1                                     (0x0000002CU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR2_REG0                                     (0x00000030U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR2_REG1                                     (0x00000034U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR3_REG0                                     (0x00000038U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR3_REG1                                     (0x0000003CU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR4_REG0                                     (0x00000040U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR4_REG1                                     (0x00000044U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR5_REG0                                     (0x00000048U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR5_REG1                                     (0x0000004CU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR6_REG0                                     (0x00000050U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR6_REG1                                     (0x00000054U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPF6_REG0                                     (0x00000058U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPF6_REG1                                     (0x0000005CU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR7_REG0                                     (0x00000060U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR7_REG1                                     (0x00000064U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPF7_REG0                                     (0x00000068U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPF7_REG1                                     (0x0000006CU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP_CFG_REG                                    (0x00000070U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP_STATUS_REG                                 (0x00000074U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP0_REG0                                      (0x00000078U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP0_REG1                                      (0x0000007CU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP1_REG0                                      (0x00000080U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP1_REG1                                      (0x00000084U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP2_REG0                                      (0x00000088U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP2_REG1                                      (0x0000008CU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP3_REG0                                      (0x00000090U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP3_REG1                                      (0x00000094U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP4_REG0                                      (0x00000098U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP4_REG1                                      (0x0000009CU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP5_REG0                                      (0x000000A0U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP5_REG1                                      (0x000000A4U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP6_REG0                                      (0x000000A8U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP6_REG1                                      (0x000000ACU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP7_REG0                                      (0x000000B0U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP7_REG1                                      (0x000000B4U)
#define CSL_ICSS_G_PR1_IEP1_SLV_RXIPG0_REG                                     (0x000000B8U)
#define CSL_ICSS_G_PR1_IEP1_SLV_RXIPG1_REG                                     (0x000000BCU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP8_REG0                                      (0x000000C0U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP8_REG1                                      (0x000000C4U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP9_REG0                                      (0x000000C8U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP9_REG1                                      (0x000000CCU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP10_REG0                                     (0x000000D0U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP10_REG1                                     (0x000000D4U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP11_REG0                                     (0x000000D8U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP11_REG1                                     (0x000000DCU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP12_REG0                                     (0x000000E0U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP12_REG1                                     (0x000000E4U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP13_REG0                                     (0x000000E8U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP13_REG1                                     (0x000000ECU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP14_REG0                                     (0x000000F0U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP14_REG1                                     (0x000000F4U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP15_REG0                                     (0x000000F8U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP15_REG1                                     (0x000000FCU)
#define CSL_ICSS_G_PR1_IEP1_SLV_COUNT_RESET_VAL_REG0                           (0x00000100U)
#define CSL_ICSS_G_PR1_IEP1_SLV_COUNT_RESET_VAL_REG1                           (0x00000104U)
#define CSL_ICSS_G_PR1_IEP1_SLV_PWM_REG                                        (0x00000108U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR0_BI_REG0                                  (0x0000010CU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR0_BI_REG1                                  (0x00000110U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR1_BI_REG0                                  (0x00000114U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR1_BI_REG1                                  (0x00000118U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR2_BI_REG0                                  (0x0000011CU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR2_BI_REG1                                  (0x00000120U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR3_BI_REG0                                  (0x00000124U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR3_BI_REG1                                  (0x00000128U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR4_BI_REG0                                  (0x0000012CU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR4_BI_REG1                                  (0x00000130U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR5_BI_REG0                                  (0x00000134U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR5_BI_REG1                                  (0x00000138U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR6_BI_REG0                                  (0x0000013CU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR6_BI_REG1                                  (0x00000140U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPF6_BI_REG0                                  (0x00000144U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPF6_BI_REG1                                  (0x00000148U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR7_BI_REG0                                  (0x0000014CU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR7_BI_REG1                                  (0x00000150U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPF7_BI_REG0                                  (0x00000154U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPF7_BI_REG1                                  (0x00000158U)
#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC_CTRL_REG                                  (0x00000180U)
#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC_FIRST_STAT_REG                            (0x00000184U)
#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC0_STAT_REG                                 (0x00000188U)
#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC1_STAT_REG                                 (0x0000018CU)
#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC_PWIDTH_REG                                (0x00000190U)
#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC0_PERIOD_REG                               (0x00000194U)
#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC1_DELAY_REG                                (0x00000198U)
#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC_START_REG                                 (0x0000019CU)
#define CSL_ICSS_G_PR1_IEP1_SLV_WD_PREDIV_REG                                  (0x00000200U)
#define CSL_ICSS_G_PR1_IEP1_SLV_PDI_WD_TIM_REG                                 (0x00000204U)
#define CSL_ICSS_G_PR1_IEP1_SLV_PD_WD_TIM_REG                                  (0x00000208U)
#define CSL_ICSS_G_PR1_IEP1_SLV_WD_STATUS_REG                                  (0x0000020CU)
#define CSL_ICSS_G_PR1_IEP1_SLV_WD_EXP_CNT_REG                                 (0x00000210U)
#define CSL_ICSS_G_PR1_IEP1_SLV_WD_CTRL_REG                                    (0x00000214U)
#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_CTRL_REG                                 (0x00000300U)
#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_STATUS_REG                               (0x00000304U)
#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_DATA_IN_REG                              (0x00000308U)
#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_DATA_IN_RAW_REG                          (0x0000030CU)
#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_DATA_OUT_REG                             (0x00000310U)
#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_DATA_OUT_EN_REG                          (0x00000314U)
#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_EXP_REG                                  (0x00000318U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* GLOBAL_CFG_REG */

#define CSL_ICSS_G_PR1_IEP1_SLV_GLOBAL_CFG_REG_CNT_ENABLE_MASK                 (0x00000001U)
#define CSL_ICSS_G_PR1_IEP1_SLV_GLOBAL_CFG_REG_CNT_ENABLE_SHIFT                (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_GLOBAL_CFG_REG_CNT_ENABLE_MAX                  (0x00000001U)

#define CSL_ICSS_G_PR1_IEP1_SLV_GLOBAL_CFG_REG_DEFAULT_INC_MASK                (0x000000F0U)
#define CSL_ICSS_G_PR1_IEP1_SLV_GLOBAL_CFG_REG_DEFAULT_INC_SHIFT               (0x00000004U)
#define CSL_ICSS_G_PR1_IEP1_SLV_GLOBAL_CFG_REG_DEFAULT_INC_MAX                 (0x0000000FU)

#define CSL_ICSS_G_PR1_IEP1_SLV_GLOBAL_CFG_REG_CMP_INC_MASK                    (0x000FFF00U)
#define CSL_ICSS_G_PR1_IEP1_SLV_GLOBAL_CFG_REG_CMP_INC_SHIFT                   (0x00000008U)
#define CSL_ICSS_G_PR1_IEP1_SLV_GLOBAL_CFG_REG_CMP_INC_MAX                     (0x00000FFFU)

/* GLOBAL_STATUS_REG */

#define CSL_ICSS_G_PR1_IEP1_SLV_GLOBAL_STATUS_REG_CNT_OVF_MASK                 (0x00000001U)
#define CSL_ICSS_G_PR1_IEP1_SLV_GLOBAL_STATUS_REG_CNT_OVF_SHIFT                (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_GLOBAL_STATUS_REG_CNT_OVF_MAX                  (0x00000001U)

/* COMPEN_REG */

#define CSL_ICSS_G_PR1_IEP1_SLV_COMPEN_REG_COMPEN_CNT_MASK                     (0x007FFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_COMPEN_REG_COMPEN_CNT_SHIFT                    (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_COMPEN_REG_COMPEN_CNT_MAX                      (0x007FFFFFU)

/* SLOW_COMPEN_REG */

#define CSL_ICSS_G_PR1_IEP1_SLV_SLOW_COMPEN_REG_SLOW_COMPEN_CNT_MASK           (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_SLOW_COMPEN_REG_SLOW_COMPEN_CNT_SHIFT          (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_SLOW_COMPEN_REG_SLOW_COMPEN_CNT_MAX            (0xFFFFFFFFU)

/* COUNT_REG0 */

#define CSL_ICSS_G_PR1_IEP1_SLV_COUNT_REG0_COUNT_LO_MASK                       (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_COUNT_REG0_COUNT_LO_SHIFT                      (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_COUNT_REG0_COUNT_LO_MAX                        (0xFFFFFFFFU)

/* COUNT_REG1 */

#define CSL_ICSS_G_PR1_IEP1_SLV_COUNT_REG1_COUNT_HI_MASK                       (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_COUNT_REG1_COUNT_HI_SHIFT                      (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_COUNT_REG1_COUNT_HI_MAX                        (0xFFFFFFFFU)

/* CAP_CFG_REG */

#define CSL_ICSS_G_PR1_IEP1_SLV_CAP_CFG_REG_CAP_EN_MASK                        (0x000003FFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAP_CFG_REG_CAP_EN_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAP_CFG_REG_CAP_EN_MAX                         (0x000003FFU)

#define CSL_ICSS_G_PR1_IEP1_SLV_CAP_CFG_REG_CAP_ASYNC_EN_MASK                  (0x0003FC00U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAP_CFG_REG_CAP_ASYNC_EN_SHIFT                 (0x0000000AU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAP_CFG_REG_CAP_ASYNC_EN_MAX                   (0x000000FFU)

#define CSL_ICSS_G_PR1_IEP1_SLV_CAP_CFG_REG_EXT_CAP_EN_MASK                    (0x00FC0000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAP_CFG_REG_EXT_CAP_EN_SHIFT                   (0x00000012U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAP_CFG_REG_EXT_CAP_EN_MAX                     (0x0000003FU)

/* CAP_STATUS_REG */

#define CSL_ICSS_G_PR1_IEP1_SLV_CAP_STATUS_REG_CAP_VALID_MASK                  (0x000007FFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAP_STATUS_REG_CAP_VALID_SHIFT                 (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAP_STATUS_REG_CAP_VALID_MAX                   (0x000007FFU)

#define CSL_ICSS_G_PR1_IEP1_SLV_CAP_STATUS_REG_CAP_RAW_MASK                    (0x00FF0000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAP_STATUS_REG_CAP_RAW_SHIFT                   (0x00000010U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAP_STATUS_REG_CAP_RAW_MAX                     (0x000000FFU)

/* CAPR0_REG0 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR0_REG0_CAPR0_0_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR0_REG0_CAPR0_0_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR0_REG0_CAPR0_0_MAX                         (0xFFFFFFFFU)

/* CAPR0_REG1 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR0_REG1_CAPR0_1_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR0_REG1_CAPR0_1_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR0_REG1_CAPR0_1_MAX                         (0xFFFFFFFFU)

/* CAPR1_REG0 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR1_REG0_CAPR1_0_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR1_REG0_CAPR1_0_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR1_REG0_CAPR1_0_MAX                         (0xFFFFFFFFU)

/* CAPR1_REG1 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR1_REG1_CAPR1_1_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR1_REG1_CAPR1_1_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR1_REG1_CAPR1_1_MAX                         (0xFFFFFFFFU)

/* CAPR2_REG0 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR2_REG0_CAPR2_0_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR2_REG0_CAPR2_0_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR2_REG0_CAPR2_0_MAX                         (0xFFFFFFFFU)

/* CAPR2_REG1 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR2_REG1_CAPR2_1_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR2_REG1_CAPR2_1_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR2_REG1_CAPR2_1_MAX                         (0xFFFFFFFFU)

/* CAPR3_REG0 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR3_REG0_CAPR3_0_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR3_REG0_CAPR3_0_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR3_REG0_CAPR3_0_MAX                         (0xFFFFFFFFU)

/* CAPR3_REG1 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR3_REG1_CAPR3_1_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR3_REG1_CAPR3_1_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR3_REG1_CAPR3_1_MAX                         (0xFFFFFFFFU)

/* CAPR4_REG0 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR4_REG0_CAPR4_0_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR4_REG0_CAPR4_0_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR4_REG0_CAPR4_0_MAX                         (0xFFFFFFFFU)

/* CAPR4_REG1 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR4_REG1_CAPR4_1_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR4_REG1_CAPR4_1_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR4_REG1_CAPR4_1_MAX                         (0xFFFFFFFFU)

/* CAPR5_REG0 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR5_REG0_CAPR5_0_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR5_REG0_CAPR5_0_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR5_REG0_CAPR5_0_MAX                         (0xFFFFFFFFU)

/* CAPR5_REG1 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR5_REG1_CAPR5_1_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR5_REG1_CAPR5_1_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR5_REG1_CAPR5_1_MAX                         (0xFFFFFFFFU)

/* CAPR6_REG0 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR6_REG0_CAPR6_0_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR6_REG0_CAPR6_0_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR6_REG0_CAPR6_0_MAX                         (0xFFFFFFFFU)

/* CAPR6_REG1 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR6_REG1_CAPR6_1_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR6_REG1_CAPR6_1_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR6_REG1_CAPR6_1_MAX                         (0xFFFFFFFFU)

/* CAPF6_REG0 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CAPF6_REG0_CAPF6_0_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPF6_REG0_CAPF6_0_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPF6_REG0_CAPF6_0_MAX                         (0xFFFFFFFFU)

/* CAPF6_REG1 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CAPF6_REG1_CAPF6_1_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPF6_REG1_CAPF6_1_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPF6_REG1_CAPF6_1_MAX                         (0xFFFFFFFFU)

/* CAPR7_REG0 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR7_REG0_CAPR7_0_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR7_REG0_CAPR7_0_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR7_REG0_CAPR7_0_MAX                         (0xFFFFFFFFU)

/* CAPR7_REG1 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR7_REG1_CAPR7_1_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR7_REG1_CAPR7_1_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR7_REG1_CAPR7_1_MAX                         (0xFFFFFFFFU)

/* CAPF7_REG0 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CAPF7_REG0_CAPF7_0_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPF7_REG0_CAPF7_0_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPF7_REG0_CAPF7_0_MAX                         (0xFFFFFFFFU)

/* CAPF7_REG1 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CAPF7_REG1_CAPF7_1_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPF7_REG1_CAPF7_1_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPF7_REG1_CAPF7_1_MAX                         (0xFFFFFFFFU)

/* CMP_CFG_REG */

#define CSL_ICSS_G_PR1_IEP1_SLV_CMP_CFG_REG_CMP0_RST_CNT_EN_MASK               (0x00000001U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP_CFG_REG_CMP0_RST_CNT_EN_SHIFT              (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP_CFG_REG_CMP0_RST_CNT_EN_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_IEP1_SLV_CMP_CFG_REG_CMP_EN_MASK                        (0x0001FFFEU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP_CFG_REG_CMP_EN_SHIFT                       (0x00000001U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP_CFG_REG_CMP_EN_MAX                         (0x0000FFFFU)

#define CSL_ICSS_G_PR1_IEP1_SLV_CMP_CFG_REG_SHADOW_EN_MASK                     (0x00020000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP_CFG_REG_SHADOW_EN_SHIFT                    (0x00000011U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP_CFG_REG_SHADOW_EN_MAX                      (0x00000001U)

/* CMP_STATUS_REG */

#define CSL_ICSS_G_PR1_IEP1_SLV_CMP_STATUS_REG_CMP_STATUS_MASK                 (0x0000FFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP_STATUS_REG_CMP_STATUS_SHIFT                (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP_STATUS_REG_CMP_STATUS_MAX                  (0x0000FFFFU)

/* CMP0_REG0 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CMP0_REG0_CMP0_0_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP0_REG0_CMP0_0_SHIFT                         (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP0_REG0_CMP0_0_MAX                           (0xFFFFFFFFU)

/* CMP0_REG1 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CMP0_REG1_CMP0_1_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP0_REG1_CMP0_1_SHIFT                         (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP0_REG1_CMP0_1_MAX                           (0xFFFFFFFFU)

/* CMP1_REG0 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CMP1_REG0_CMP1_0_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP1_REG0_CMP1_0_SHIFT                         (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP1_REG0_CMP1_0_MAX                           (0xFFFFFFFFU)

/* CMP1_REG1 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CMP1_REG1_CMP1_1_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP1_REG1_CMP1_1_SHIFT                         (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP1_REG1_CMP1_1_MAX                           (0xFFFFFFFFU)

/* CMP2_REG0 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CMP2_REG0_CMP2_0_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP2_REG0_CMP2_0_SHIFT                         (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP2_REG0_CMP2_0_MAX                           (0xFFFFFFFFU)

/* CMP2_REG1 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CMP2_REG1_CMP2_1_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP2_REG1_CMP2_1_SHIFT                         (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP2_REG1_CMP2_1_MAX                           (0xFFFFFFFFU)

/* CMP3_REG0 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CMP3_REG0_CMP3_0_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP3_REG0_CMP3_0_SHIFT                         (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP3_REG0_CMP3_0_MAX                           (0xFFFFFFFFU)

/* CMP3_REG1 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CMP3_REG1_CMP3_1_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP3_REG1_CMP3_1_SHIFT                         (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP3_REG1_CMP3_1_MAX                           (0xFFFFFFFFU)

/* CMP4_REG0 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CMP4_REG0_CMP4_0_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP4_REG0_CMP4_0_SHIFT                         (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP4_REG0_CMP4_0_MAX                           (0xFFFFFFFFU)

/* CMP4_REG1 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CMP4_REG1_CMP4_1_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP4_REG1_CMP4_1_SHIFT                         (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP4_REG1_CMP4_1_MAX                           (0xFFFFFFFFU)

/* CMP5_REG0 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CMP5_REG0_CMP5_0_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP5_REG0_CMP5_0_SHIFT                         (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP5_REG0_CMP5_0_MAX                           (0xFFFFFFFFU)

/* CMP5_REG1 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CMP5_REG1_CMP5_1_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP5_REG1_CMP5_1_SHIFT                         (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP5_REG1_CMP5_1_MAX                           (0xFFFFFFFFU)

/* CMP6_REG0 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CMP6_REG0_CMP6_0_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP6_REG0_CMP6_0_SHIFT                         (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP6_REG0_CMP6_0_MAX                           (0xFFFFFFFFU)

/* CMP6_REG1 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CMP6_REG1_CMP6_1_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP6_REG1_CMP6_1_SHIFT                         (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP6_REG1_CMP6_1_MAX                           (0xFFFFFFFFU)

/* CMP7_REG0 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CMP7_REG0_CMP7_0_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP7_REG0_CMP7_0_SHIFT                         (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP7_REG0_CMP7_0_MAX                           (0xFFFFFFFFU)

/* CMP7_REG1 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CMP7_REG1_CMP7_1_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP7_REG1_CMP7_1_SHIFT                         (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP7_REG1_CMP7_1_MAX                           (0xFFFFFFFFU)

/* RXIPG0_REG */

#define CSL_ICSS_G_PR1_IEP1_SLV_RXIPG0_REG_RX_IPG0_MASK                        (0x0000FFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_RXIPG0_REG_RX_IPG0_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_RXIPG0_REG_RX_IPG0_MAX                         (0x0000FFFFU)

#define CSL_ICSS_G_PR1_IEP1_SLV_RXIPG0_REG_RX_MIN_IPG0_MASK                    (0xFFFF0000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_RXIPG0_REG_RX_MIN_IPG0_SHIFT                   (0x00000010U)
#define CSL_ICSS_G_PR1_IEP1_SLV_RXIPG0_REG_RX_MIN_IPG0_MAX                     (0x0000FFFFU)

/* RXIPG1_REG */

#define CSL_ICSS_G_PR1_IEP1_SLV_RXIPG1_REG_RX_IPG1_MASK                        (0x0000FFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_RXIPG1_REG_RX_IPG1_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_RXIPG1_REG_RX_IPG1_MAX                         (0x0000FFFFU)

#define CSL_ICSS_G_PR1_IEP1_SLV_RXIPG1_REG_RX_MIN_IPG1_MASK                    (0xFFFF0000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_RXIPG1_REG_RX_MIN_IPG1_SHIFT                   (0x00000010U)
#define CSL_ICSS_G_PR1_IEP1_SLV_RXIPG1_REG_RX_MIN_IPG1_MAX                     (0x0000FFFFU)

/* CMP8_REG0 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CMP8_REG0_CMP8_0_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP8_REG0_CMP8_0_SHIFT                         (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP8_REG0_CMP8_0_MAX                           (0xFFFFFFFFU)

/* CMP8_REG1 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CMP8_REG1_CMP8_1_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP8_REG1_CMP8_1_SHIFT                         (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP8_REG1_CMP8_1_MAX                           (0xFFFFFFFFU)

/* CMP9_REG0 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CMP9_REG0_CMP9_0_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP9_REG0_CMP9_0_SHIFT                         (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP9_REG0_CMP9_0_MAX                           (0xFFFFFFFFU)

/* CMP9_REG1 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CMP9_REG1_CMP9_1_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP9_REG1_CMP9_1_SHIFT                         (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP9_REG1_CMP9_1_MAX                           (0xFFFFFFFFU)

/* CMP10_REG0 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CMP10_REG0_CMP10_0_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP10_REG0_CMP10_0_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP10_REG0_CMP10_0_MAX                         (0xFFFFFFFFU)

/* CMP10_REG1 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CMP10_REG1_CMP10_1_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP10_REG1_CMP10_1_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP10_REG1_CMP10_1_MAX                         (0xFFFFFFFFU)

/* CMP11_REG0 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CMP11_REG0_CMP11_0_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP11_REG0_CMP11_0_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP11_REG0_CMP11_0_MAX                         (0xFFFFFFFFU)

/* CMP11_REG1 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CMP11_REG1_CMP11_1_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP11_REG1_CMP11_1_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP11_REG1_CMP11_1_MAX                         (0xFFFFFFFFU)

/* CMP12_REG0 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CMP12_REG0_CMP12_0_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP12_REG0_CMP12_0_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP12_REG0_CMP12_0_MAX                         (0xFFFFFFFFU)

/* CMP12_REG1 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CMP12_REG1_CMP12_1_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP12_REG1_CMP12_1_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP12_REG1_CMP12_1_MAX                         (0xFFFFFFFFU)

/* CMP13_REG0 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CMP13_REG0_CMP13_0_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP13_REG0_CMP13_0_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP13_REG0_CMP13_0_MAX                         (0xFFFFFFFFU)

/* CMP13_REG1 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CMP13_REG1_CMP13_1_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP13_REG1_CMP13_1_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP13_REG1_CMP13_1_MAX                         (0xFFFFFFFFU)

/* CMP14_REG0 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CMP14_REG0_CMP14_0_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP14_REG0_CMP14_0_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP14_REG0_CMP14_0_MAX                         (0xFFFFFFFFU)

/* CMP14_REG1 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CMP14_REG1_CMP14_1_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP14_REG1_CMP14_1_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP14_REG1_CMP14_1_MAX                         (0xFFFFFFFFU)

/* CMP15_REG0 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CMP15_REG0_CMP15_0_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP15_REG0_CMP15_0_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP15_REG0_CMP15_0_MAX                         (0xFFFFFFFFU)

/* CMP15_REG1 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CMP15_REG1_CMP15_1_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP15_REG1_CMP15_1_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CMP15_REG1_CMP15_1_MAX                         (0xFFFFFFFFU)

/* COUNT_RESET_VAL_REG0 */

#define CSL_ICSS_G_PR1_IEP1_SLV_COUNT_RESET_VAL_REG0_RESET_VAL_0_MASK          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_COUNT_RESET_VAL_REG0_RESET_VAL_0_SHIFT         (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_COUNT_RESET_VAL_REG0_RESET_VAL_0_MAX           (0xFFFFFFFFU)

/* COUNT_RESET_VAL_REG1 */

#define CSL_ICSS_G_PR1_IEP1_SLV_COUNT_RESET_VAL_REG1_RESET_VAL_1_MASK          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_COUNT_RESET_VAL_REG1_RESET_VAL_1_SHIFT         (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_COUNT_RESET_VAL_REG1_RESET_VAL_1_MAX           (0xFFFFFFFFU)

/* PWM_REG */

#define CSL_ICSS_G_PR1_IEP1_SLV_PWM_REG_PWM0_RST_CNT_EN_MASK                   (0x00000001U)
#define CSL_ICSS_G_PR1_IEP1_SLV_PWM_REG_PWM0_RST_CNT_EN_SHIFT                  (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_PWM_REG_PWM0_RST_CNT_EN_MAX                    (0x00000001U)

#define CSL_ICSS_G_PR1_IEP1_SLV_PWM_REG_PWM0_HIT_MASK                          (0x00000002U)
#define CSL_ICSS_G_PR1_IEP1_SLV_PWM_REG_PWM0_HIT_SHIFT                         (0x00000001U)
#define CSL_ICSS_G_PR1_IEP1_SLV_PWM_REG_PWM0_HIT_MAX                           (0x00000001U)

#define CSL_ICSS_G_PR1_IEP1_SLV_PWM_REG_PWM3_RST_CNT_EN_MASK                   (0x00000004U)
#define CSL_ICSS_G_PR1_IEP1_SLV_PWM_REG_PWM3_RST_CNT_EN_SHIFT                  (0x00000002U)
#define CSL_ICSS_G_PR1_IEP1_SLV_PWM_REG_PWM3_RST_CNT_EN_MAX                    (0x00000001U)

#define CSL_ICSS_G_PR1_IEP1_SLV_PWM_REG_PWM3_HIT_MASK                          (0x00000008U)
#define CSL_ICSS_G_PR1_IEP1_SLV_PWM_REG_PWM3_HIT_SHIFT                         (0x00000003U)
#define CSL_ICSS_G_PR1_IEP1_SLV_PWM_REG_PWM3_HIT_MAX                           (0x00000001U)

/* CAPR0_BI_REG0 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR0_BI_REG0_CAPR0_0_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR0_BI_REG0_CAPR0_0_SHIFT                    (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR0_BI_REG0_CAPR0_0_MAX                      (0xFFFFFFFFU)

/* CAPR0_BI_REG1 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR0_BI_REG1_CAPR0_1_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR0_BI_REG1_CAPR0_1_SHIFT                    (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR0_BI_REG1_CAPR0_1_MAX                      (0xFFFFFFFFU)

/* CAPR1_BI_REG0 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR1_BI_REG0_CAPR1_0_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR1_BI_REG0_CAPR1_0_SHIFT                    (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR1_BI_REG0_CAPR1_0_MAX                      (0xFFFFFFFFU)

/* CAPR1_BI_REG1 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR1_BI_REG1_CAPR1_1_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR1_BI_REG1_CAPR1_1_SHIFT                    (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR1_BI_REG1_CAPR1_1_MAX                      (0xFFFFFFFFU)

/* CAPR2_BI_REG0 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR2_BI_REG0_CAPR2_0_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR2_BI_REG0_CAPR2_0_SHIFT                    (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR2_BI_REG0_CAPR2_0_MAX                      (0xFFFFFFFFU)

/* CAPR2_BI_REG1 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR2_BI_REG1_CAPR2_1_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR2_BI_REG1_CAPR2_1_SHIFT                    (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR2_BI_REG1_CAPR2_1_MAX                      (0xFFFFFFFFU)

/* CAPR3_BI_REG0 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR3_BI_REG0_CAPR3_0_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR3_BI_REG0_CAPR3_0_SHIFT                    (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR3_BI_REG0_CAPR3_0_MAX                      (0xFFFFFFFFU)

/* CAPR3_BI_REG1 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR3_BI_REG1_CAPR3_1_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR3_BI_REG1_CAPR3_1_SHIFT                    (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR3_BI_REG1_CAPR3_1_MAX                      (0xFFFFFFFFU)

/* CAPR4_BI_REG0 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR4_BI_REG0_CAPR4_0_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR4_BI_REG0_CAPR4_0_SHIFT                    (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR4_BI_REG0_CAPR4_0_MAX                      (0xFFFFFFFFU)

/* CAPR4_BI_REG1 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR4_BI_REG1_CAPR4_1_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR4_BI_REG1_CAPR4_1_SHIFT                    (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR4_BI_REG1_CAPR4_1_MAX                      (0xFFFFFFFFU)

/* CAPR5_BI_REG0 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR5_BI_REG0_CAPR5_0_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR5_BI_REG0_CAPR5_0_SHIFT                    (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR5_BI_REG0_CAPR5_0_MAX                      (0xFFFFFFFFU)

/* CAPR5_BI_REG1 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR5_BI_REG1_CAPR5_1_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR5_BI_REG1_CAPR5_1_SHIFT                    (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR5_BI_REG1_CAPR5_1_MAX                      (0xFFFFFFFFU)

/* CAPR6_BI_REG0 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR6_BI_REG0_CAPR6_0_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR6_BI_REG0_CAPR6_0_SHIFT                    (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR6_BI_REG0_CAPR6_0_MAX                      (0xFFFFFFFFU)

/* CAPR6_BI_REG1 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR6_BI_REG1_CAPR6_1_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR6_BI_REG1_CAPR6_1_SHIFT                    (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR6_BI_REG1_CAPR6_1_MAX                      (0xFFFFFFFFU)

/* CAPF6_BI_REG0 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CAPF6_BI_REG0_CAPF6_0_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPF6_BI_REG0_CAPF6_0_SHIFT                    (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPF6_BI_REG0_CAPF6_0_MAX                      (0xFFFFFFFFU)

/* CAPF6_BI_REG1 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CAPF6_BI_REG1_CAPF6_1_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPF6_BI_REG1_CAPF6_1_SHIFT                    (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPF6_BI_REG1_CAPF6_1_MAX                      (0xFFFFFFFFU)

/* CAPR7_BI_REG0 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR7_BI_REG0_CAPR7_0_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR7_BI_REG0_CAPR7_0_SHIFT                    (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR7_BI_REG0_CAPR7_0_MAX                      (0xFFFFFFFFU)

/* CAPR7_BI_REG1 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR7_BI_REG1_CAPR7_1_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR7_BI_REG1_CAPR7_1_SHIFT                    (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPR7_BI_REG1_CAPR7_1_MAX                      (0xFFFFFFFFU)

/* CAPF7_BI_REG0 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CAPF7_BI_REG0_CAPF7_0_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPF7_BI_REG0_CAPF7_0_SHIFT                    (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPF7_BI_REG0_CAPF7_0_MAX                      (0xFFFFFFFFU)

/* CAPF7_BI_REG1 */

#define CSL_ICSS_G_PR1_IEP1_SLV_CAPF7_BI_REG1_CAPF7_1_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPF7_BI_REG1_CAPF7_1_SHIFT                    (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_CAPF7_BI_REG1_CAPF7_1_MAX                      (0xFFFFFFFFU)

/* SYNC_CTRL_REG */

#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC_CTRL_REG_SYNC_EN_MASK                     (0x00000001U)
#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC_CTRL_REG_SYNC_EN_SHIFT                    (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC_CTRL_REG_SYNC_EN_MAX                      (0x00000001U)

#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC_CTRL_REG_SYNC0_EN_MASK                    (0x00000002U)
#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC_CTRL_REG_SYNC0_EN_SHIFT                   (0x00000001U)
#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC_CTRL_REG_SYNC0_EN_MAX                     (0x00000001U)

#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC_CTRL_REG_SYNC1_EN_MASK                    (0x00000004U)
#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC_CTRL_REG_SYNC1_EN_SHIFT                   (0x00000002U)
#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC_CTRL_REG_SYNC1_EN_MAX                     (0x00000001U)

#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC_CTRL_REG_SYNC0_ACK_EN_MASK                (0x00000010U)
#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC_CTRL_REG_SYNC0_ACK_EN_SHIFT               (0x00000004U)
#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC_CTRL_REG_SYNC0_ACK_EN_MAX                 (0x00000001U)

#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC_CTRL_REG_SYNC0_CYCLIC_EN_MASK             (0x00000020U)
#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC_CTRL_REG_SYNC0_CYCLIC_EN_SHIFT            (0x00000005U)
#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC_CTRL_REG_SYNC0_CYCLIC_EN_MAX              (0x00000001U)

#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC_CTRL_REG_SYNC1_ACK_EN_MASK                (0x00000040U)
#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC_CTRL_REG_SYNC1_ACK_EN_SHIFT               (0x00000006U)
#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC_CTRL_REG_SYNC1_ACK_EN_MAX                 (0x00000001U)

#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC_CTRL_REG_SYNC1_CYCLIC_EN_MASK             (0x00000080U)
#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC_CTRL_REG_SYNC1_CYCLIC_EN_SHIFT            (0x00000007U)
#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC_CTRL_REG_SYNC1_CYCLIC_EN_MAX              (0x00000001U)

#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC_CTRL_REG_SYNC1_IND_EN_MASK                (0x00000100U)
#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC_CTRL_REG_SYNC1_IND_EN_SHIFT               (0x00000008U)
#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC_CTRL_REG_SYNC1_IND_EN_MAX                 (0x00000001U)

#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC_CTRL_REG_SYNC0_OUT_NV_EN_MASK             (0x00000200U)
#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC_CTRL_REG_SYNC0_OUT_NV_EN_SHIFT            (0x00000009U)
#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC_CTRL_REG_SYNC0_OUT_NV_EN_MAX              (0x00000001U)

#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC_CTRL_REG_SYNC1_OUT_NV_EN_MASK             (0x00000400U)
#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC_CTRL_REG_SYNC1_OUT_NV_EN_SHIFT            (0x0000000AU)
#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC_CTRL_REG_SYNC1_OUT_NV_EN_MAX              (0x00000001U)

/* SYNC_FIRST_STAT_REG */

#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC_FIRST_STAT_REG_FIRST_SYNC0_MASK           (0x00000001U)
#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC_FIRST_STAT_REG_FIRST_SYNC0_SHIFT          (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC_FIRST_STAT_REG_FIRST_SYNC0_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC_FIRST_STAT_REG_FIRST_SYNC1_MASK           (0x00000002U)
#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC_FIRST_STAT_REG_FIRST_SYNC1_SHIFT          (0x00000001U)
#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC_FIRST_STAT_REG_FIRST_SYNC1_MAX            (0x00000001U)

/* SYNC0_STAT_REG */

#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC0_STAT_REG_SYNC0_PEND_MASK                 (0x00000001U)
#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC0_STAT_REG_SYNC0_PEND_SHIFT                (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC0_STAT_REG_SYNC0_PEND_MAX                  (0x00000001U)

/* SYNC1_STAT_REG */

#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC1_STAT_REG_SYNC1_PEND_MASK                 (0x00000001U)
#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC1_STAT_REG_SYNC1_PEND_SHIFT                (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC1_STAT_REG_SYNC1_PEND_MAX                  (0x00000001U)

/* SYNC_PWIDTH_REG */

#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC_PWIDTH_REG_SYNC_HPW_MASK                  (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC_PWIDTH_REG_SYNC_HPW_SHIFT                 (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC_PWIDTH_REG_SYNC_HPW_MAX                   (0xFFFFFFFFU)

/* SYNC0_PERIOD_REG */

#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC0_PERIOD_REG_SYNC0_PERIOD_MASK             (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC0_PERIOD_REG_SYNC0_PERIOD_SHIFT            (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC0_PERIOD_REG_SYNC0_PERIOD_MAX              (0xFFFFFFFFU)

/* SYNC1_DELAY_REG */

#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC1_DELAY_REG_SYNC1_DELAY_MASK               (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC1_DELAY_REG_SYNC1_DELAY_SHIFT              (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC1_DELAY_REG_SYNC1_DELAY_MAX                (0xFFFFFFFFU)

/* SYNC_START_REG */

#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC_START_REG_SYNC_START_MASK                 (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC_START_REG_SYNC_START_SHIFT                (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_SYNC_START_REG_SYNC_START_MAX                  (0xFFFFFFFFU)

/* WD_PREDIV_REG */

#define CSL_ICSS_G_PR1_IEP1_SLV_WD_PREDIV_REG_PRE_DIV_MASK                     (0x0000FFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_WD_PREDIV_REG_PRE_DIV_SHIFT                    (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_WD_PREDIV_REG_PRE_DIV_MAX                      (0x0000FFFFU)

/* PDI_WD_TIM_REG */

#define CSL_ICSS_G_PR1_IEP1_SLV_PDI_WD_TIM_REG_PDI_WD_TIME_MASK                (0x0000FFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_PDI_WD_TIM_REG_PDI_WD_TIME_SHIFT               (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_PDI_WD_TIM_REG_PDI_WD_TIME_MAX                 (0x0000FFFFU)

/* PD_WD_TIM_REG */

#define CSL_ICSS_G_PR1_IEP1_SLV_PD_WD_TIM_REG_PD_WD_TIME_MASK                  (0x0000FFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_PD_WD_TIM_REG_PD_WD_TIME_SHIFT                 (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_PD_WD_TIM_REG_PD_WD_TIME_MAX                   (0x0000FFFFU)

/* WD_STATUS_REG */

#define CSL_ICSS_G_PR1_IEP1_SLV_WD_STATUS_REG_PD_WD_STAT_MASK                  (0x00000001U)
#define CSL_ICSS_G_PR1_IEP1_SLV_WD_STATUS_REG_PD_WD_STAT_SHIFT                 (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_WD_STATUS_REG_PD_WD_STAT_MAX                   (0x00000001U)

#define CSL_ICSS_G_PR1_IEP1_SLV_WD_STATUS_REG_PDI_WD_STAT_MASK                 (0x00010000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_WD_STATUS_REG_PDI_WD_STAT_SHIFT                (0x00000010U)
#define CSL_ICSS_G_PR1_IEP1_SLV_WD_STATUS_REG_PDI_WD_STAT_MAX                  (0x00000001U)

/* WD_EXP_CNT_REG */

#define CSL_ICSS_G_PR1_IEP1_SLV_WD_EXP_CNT_REG_PDI_EXP_CNT_MASK                (0x000000FFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_WD_EXP_CNT_REG_PDI_EXP_CNT_SHIFT               (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_WD_EXP_CNT_REG_PDI_EXP_CNT_MAX                 (0x000000FFU)

#define CSL_ICSS_G_PR1_IEP1_SLV_WD_EXP_CNT_REG_PD_EXP_CNT_MASK                 (0x0000FF00U)
#define CSL_ICSS_G_PR1_IEP1_SLV_WD_EXP_CNT_REG_PD_EXP_CNT_SHIFT                (0x00000008U)
#define CSL_ICSS_G_PR1_IEP1_SLV_WD_EXP_CNT_REG_PD_EXP_CNT_MAX                  (0x000000FFU)

/* WD_CTRL_REG */

#define CSL_ICSS_G_PR1_IEP1_SLV_WD_CTRL_REG_PD_WD_EN_MASK                      (0x00000001U)
#define CSL_ICSS_G_PR1_IEP1_SLV_WD_CTRL_REG_PD_WD_EN_SHIFT                     (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_WD_CTRL_REG_PD_WD_EN_MAX                       (0x00000001U)

#define CSL_ICSS_G_PR1_IEP1_SLV_WD_CTRL_REG_PDI_WD_EN_MASK                     (0x00010000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_WD_CTRL_REG_PDI_WD_EN_SHIFT                    (0x00000010U)
#define CSL_ICSS_G_PR1_IEP1_SLV_WD_CTRL_REG_PDI_WD_EN_MAX                      (0x00000001U)

/* DIGIO_CTRL_REG */

#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_CTRL_REG_OUTVALID_POL_MASK               (0x00000001U)
#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_CTRL_REG_OUTVALID_POL_SHIFT              (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_CTRL_REG_OUTVALID_POL_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_CTRL_REG_OUTVALID_MODE_MASK              (0x00000002U)
#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_CTRL_REG_OUTVALID_MODE_SHIFT             (0x00000001U)
#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_CTRL_REG_OUTVALID_MODE_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_CTRL_REG_BIDI_MODE_MASK                  (0x00000004U)
#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_CTRL_REG_BIDI_MODE_SHIFT                 (0x00000002U)
#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_CTRL_REG_BIDI_MODE_MAX                   (0x00000001U)

#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_CTRL_REG_WD_MODE_MASK                    (0x00000008U)
#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_CTRL_REG_WD_MODE_SHIFT                   (0x00000003U)
#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_CTRL_REG_WD_MODE_MAX                     (0x00000001U)

#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_CTRL_REG_IN_MODE_MASK                    (0x00000030U)
#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_CTRL_REG_IN_MODE_SHIFT                   (0x00000004U)
#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_CTRL_REG_IN_MODE_MAX                     (0x00000003U)

#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_CTRL_REG_OUT_MODE_MASK                   (0x000000C0U)
#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_CTRL_REG_OUT_MODE_SHIFT                  (0x00000006U)
#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_CTRL_REG_OUT_MODE_MAX                    (0x00000003U)

/* DIGIO_STATUS_REG */

#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_STATUS_REG_DIGIO_STAT_MASK               (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_STATUS_REG_DIGIO_STAT_SHIFT              (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_STATUS_REG_DIGIO_STAT_MAX                (0xFFFFFFFFU)

/* DIGIO_DATA_IN_REG */

#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_DATA_IN_REG_DATA_IN_MASK                 (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_DATA_IN_REG_DATA_IN_SHIFT                (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_DATA_IN_REG_DATA_IN_MAX                  (0xFFFFFFFFU)

/* DIGIO_DATA_IN_RAW_REG */

#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_DATA_IN_RAW_REG_DATA_IN_RAW_MASK         (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_DATA_IN_RAW_REG_DATA_IN_RAW_SHIFT        (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_DATA_IN_RAW_REG_DATA_IN_RAW_MAX          (0xFFFFFFFFU)

/* DIGIO_DATA_OUT_REG */

#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_DATA_OUT_REG_DATA_OUT_MASK               (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_DATA_OUT_REG_DATA_OUT_SHIFT              (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_DATA_OUT_REG_DATA_OUT_MAX                (0xFFFFFFFFU)

/* DIGIO_DATA_OUT_EN_REG */

#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_DATA_OUT_EN_REG_DATA_OUT_EN_MASK         (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_DATA_OUT_EN_REG_DATA_OUT_EN_SHIFT        (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_DATA_OUT_EN_REG_DATA_OUT_EN_MAX          (0xFFFFFFFFU)

/* DIGIO_EXP_REG */

#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_EXP_REG_SW_DATA_OUT_UP_MASK              (0x00000001U)
#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_EXP_REG_SW_DATA_OUT_UP_SHIFT             (0x00000000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_EXP_REG_SW_DATA_OUT_UP_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_EXP_REG_OUTVALID_OVR_EN_MASK             (0x00000002U)
#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_EXP_REG_OUTVALID_OVR_EN_SHIFT            (0x00000001U)
#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_EXP_REG_OUTVALID_OVR_EN_MAX              (0x00000001U)

#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_EXP_REG_SW_OUTVALID_MASK                 (0x00000004U)
#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_EXP_REG_SW_OUTVALID_SHIFT                (0x00000002U)
#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_EXP_REG_SW_OUTVALID_MAX                  (0x00000001U)

#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_EXP_REG_OUTVALID_DLY_MASK                (0x000000F0U)
#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_EXP_REG_OUTVALID_DLY_SHIFT               (0x00000004U)
#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_EXP_REG_OUTVALID_DLY_MAX                 (0x0000000FU)

#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_EXP_REG_SOF_DLY_MASK                     (0x00000F00U)
#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_EXP_REG_SOF_DLY_SHIFT                    (0x00000008U)
#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_EXP_REG_SOF_DLY_MAX                      (0x0000000FU)

#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_EXP_REG_SOF_SEL_MASK                     (0x00001000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_EXP_REG_SOF_SEL_SHIFT                    (0x0000000CU)
#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_EXP_REG_SOF_SEL_MAX                      (0x00000001U)

#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_EXP_REG_EOF_SEL_MASK                     (0x00002000U)
#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_EXP_REG_EOF_SEL_SHIFT                    (0x0000000DU)
#define CSL_ICSS_G_PR1_IEP1_SLV_DIGIO_EXP_REG_EOF_SEL_MAX                      (0x00000001U)

/**************************************************************************
* Hardware Region  :
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t GLOBAL_CFG_REG;            /*  Global Cfg */
    volatile uint32_t GLOBAL_STATUS_REG;         /*  Status */
    volatile uint32_t COMPEN_REG;                /*  Compensation */
    volatile uint32_t SLOW_COMPEN_REG;           /*  Slow Compensation */
    volatile uint32_t COUNT_REG0;                /*  Low Counter */
    volatile uint32_t COUNT_REG1;                /*  High Counter */
    volatile uint32_t CAP_CFG_REG;               /*  Capture Cfg */
    volatile uint32_t CAP_STATUS_REG;            /*  Capture Status Cfg */
    volatile uint32_t CAPR0_REG0;                /*  Capture Rise00 */
    volatile uint32_t CAPR0_REG1;                /*  Capture Rise10 */
    volatile uint32_t CAPR1_REG0;                /*  Capture Rise01 */
    volatile uint32_t CAPR1_REG1;                /*  Capture Rise11 */
    volatile uint32_t CAPR2_REG0;                /*  Capture Rise02 */
    volatile uint32_t CAPR2_REG1;                /*  Capture Rise12 */
    volatile uint32_t CAPR3_REG0;                /*  Capture Rise03 */
    volatile uint32_t CAPR3_REG1;                /*  Capture Rise13 */
    volatile uint32_t CAPR4_REG0;                /*  Capture Rise04 */
    volatile uint32_t CAPR4_REG1;                /*  Capture Rise14 */
    volatile uint32_t CAPR5_REG0;                /*  Capture Rise05 */
    volatile uint32_t CAPR5_REG1;                /*  Capture Rise15 */
    volatile uint32_t CAPR6_REG0;                /*  Capture Rise06 */
    volatile uint32_t CAPR6_REG1;                /*  Capture Rise16 */
    volatile uint32_t CAPF6_REG0;                /*  Capture Fall06 */
    volatile uint32_t CAPF6_REG1;                /*  Capture Fall16 */
    volatile uint32_t CAPR7_REG0;                /*  Capture Rise07 */
    volatile uint32_t CAPR7_REG1;                /*  Capture Rise17 */
    volatile uint32_t CAPF7_REG0;                /*  Capture Fall07 */
    volatile uint32_t CAPF7_REG1;                /*  Capture Fall17 */
    volatile uint32_t CMP_CFG_REG;               /*  Capture Cfg */
    volatile uint32_t CMP_STATUS_REG;            /*  Capture Status */
    volatile uint32_t CMP0_REG0;                 /*  Compare00 */
    volatile uint32_t CMP0_REG1;                 /*  Compare10 */
    volatile uint32_t CMP1_REG0;                 /*  Compare01 */
    volatile uint32_t CMP1_REG1;                 /*  Compare11 */
    volatile uint32_t CMP2_REG0;                 /*  Compare02 */
    volatile uint32_t CMP2_REG1;                 /*  Compare12 */
    volatile uint32_t CMP3_REG0;                 /*  Compare03 */
    volatile uint32_t CMP3_REG1;                 /*  Compare13 */
    volatile uint32_t CMP4_REG0;                 /*  Compare04 */
    volatile uint32_t CMP4_REG1;                 /*  Compare14 */
    volatile uint32_t CMP5_REG0;                 /*  Compare05 */
    volatile uint32_t CMP5_REG1;                 /*  Compare15 */
    volatile uint32_t CMP6_REG0;                 /*  Compare06 */
    volatile uint32_t CMP6_REG1;                 /*  Compare16 */
    volatile uint32_t CMP7_REG0;                 /*  Compare07 */
    volatile uint32_t CMP7_REG1;                 /*  Compare17 */
    volatile uint32_t RXIPG0_REG;                /*  RXIPG0 */
    volatile uint32_t RXIPG1_REG;                /*  RXIPG1 */
    volatile uint32_t CMP8_REG0;                 /*  Compare08 */
    volatile uint32_t CMP8_REG1;                 /*  Compare18 */
    volatile uint32_t CMP9_REG0;                 /*  Compare09 */
    volatile uint32_t CMP9_REG1;                 /*  Compare19 */
    volatile uint32_t CMP10_REG0;                /*  Compare010 */
    volatile uint32_t CMP10_REG1;                /*  Compare110 */
    volatile uint32_t CMP11_REG0;                /*  Compare011 */
    volatile uint32_t CMP11_REG1;                /*  Compare111 */
    volatile uint32_t CMP12_REG0;                /*  Compare012 */
    volatile uint32_t CMP12_REG1;                /*  Compare112 */
    volatile uint32_t CMP13_REG0;                /*  Compare013 */
    volatile uint32_t CMP13_REG1;                /*  Compare113 */
    volatile uint32_t CMP14_REG0;                /*  Compare014 */
    volatile uint32_t CMP14_REG1;                /*  Compare114 */
    volatile uint32_t CMP15_REG0;                /*  Compare015 */
    volatile uint32_t CMP15_REG1;                /*  Compare115 */
    volatile uint32_t COUNT_RESET_VAL_REG0;      /*  Low Counter Reset Value */
    volatile uint32_t COUNT_RESET_VAL_REG1;      /*  Low Counter Reset Value */
    volatile uint32_t PWM_REG;                   /*  PWM */
    volatile uint32_t CAPR0_BI_REG0;             /*  Capture Big Indian Rise00 */
    volatile uint32_t CAPR0_BI_REG1;             /*  Capture Big Indian Rise10 */
    volatile uint32_t CAPR1_BI_REG0;             /*  Capture Big Indian Rise01 */
    volatile uint32_t CAPR1_BI_REG1;             /*  Capture Big Indian Rise11 */
    volatile uint32_t CAPR2_BI_REG0;             /*  Capture Big Indian Rise02 */
    volatile uint32_t CAPR2_BI_REG1;             /*  Capture Big Indian Rise12 */
    volatile uint32_t CAPR3_BI_REG0;             /*  Capture Big Indian Rise03 */
    volatile uint32_t CAPR3_BI_REG1;             /*  Capture Big Indian Rise13 */
    volatile uint32_t CAPR4_BI_REG0;             /*  Capture Big Indian Rise04 */
    volatile uint32_t CAPR4_BI_REG1;             /*  Capture Big Indian Rise14 */
    volatile uint32_t CAPR5_BI_REG0;             /*  Capture Big Indian Rise05 */
    volatile uint32_t CAPR5_BI_REG1;             /*  Capture Big Indian Rise15 */
    volatile uint32_t CAPR6_BI_REG0;             /*  Capture Big Indian Rise06 */
    volatile uint32_t CAPR6_BI_REG1;             /*  Capture Big Indian Rise16 */
    volatile uint32_t CAPF6_BI_REG0;             /*  Capture Big Indian Fall06 */
    volatile uint32_t CAPF6_BI_REG1;             /*  Capture Big Indian Fall16 */
    volatile uint32_t CAPR7_BI_REG0;             /*  Capture Big Indian Rise07 */
    volatile uint32_t CAPR7_BI_REG1;             /*  Capture Big Indian Rise17 */
    volatile uint32_t CAPF7_BI_REG0;             /*  Capture Big Indian Fall07 */
    volatile uint32_t CAPF7_BI_REG1;             /*  Capture Big Indian Fall17 */
    volatile uint8_t  Resv_384[36];
    volatile uint32_t SYNC_CTRL_REG;             /*  Sync Ctrl */
    volatile uint32_t SYNC_FIRST_STAT_REG;       /*  Sync Ctrl */
    volatile uint32_t SYNC0_STAT_REG;            /*  Sync Ctrl */
    volatile uint32_t SYNC1_STAT_REG;            /*  Sync Ctrl */
    volatile uint32_t SYNC_PWIDTH_REG;           /*  Sync Ctrl */
    volatile uint32_t SYNC0_PERIOD_REG;          /*  Sync Ctrl */
    volatile uint32_t SYNC1_DELAY_REG;           /*  Sync Ctrl */
    volatile uint32_t SYNC_START_REG;            /*  Sync Ctrl */
    volatile uint8_t  Resv_512[96];
    volatile uint32_t WD_PREDIV_REG;             /*  WD  */
    volatile uint32_t PDI_WD_TIM_REG;            /*  WD  */
    volatile uint32_t PD_WD_TIM_REG;             /*  WD  */
    volatile uint32_t WD_STATUS_REG;             /*  WD  */
    volatile uint32_t WD_EXP_CNT_REG;            /*  WD  */
    volatile uint32_t WD_CTRL_REG;               /*  WD  */
    volatile uint8_t  Resv_768[232];
    volatile uint32_t DIGIO_CTRL_REG;            /*  DIGIO  */
    volatile uint32_t DIGIO_STATUS_REG;          /*  DIGIO  */
    volatile uint32_t DIGIO_DATA_IN_REG;         /*  DIGIO  */
    volatile uint32_t DIGIO_DATA_IN_RAW_REG;     /*  DIGIO  */
    volatile uint32_t DIGIO_DATA_OUT_REG;        /*  DIGIO  */
    volatile uint32_t DIGIO_DATA_OUT_EN_REG;     /*  DIGIO  */
    volatile uint32_t DIGIO_EXP_REG;             /*  DIGIO  */
} CSL_icss_g_pr1_iep0_slvRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_G_PR1_IEP0_SLV_GLOBAL_CFG_REG                                 (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_GLOBAL_STATUS_REG                              (0x00000004U)
#define CSL_ICSS_G_PR1_IEP0_SLV_COMPEN_REG                                     (0x00000008U)
#define CSL_ICSS_G_PR1_IEP0_SLV_SLOW_COMPEN_REG                                (0x0000000CU)
#define CSL_ICSS_G_PR1_IEP0_SLV_COUNT_REG0                                     (0x00000010U)
#define CSL_ICSS_G_PR1_IEP0_SLV_COUNT_REG1                                     (0x00000014U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAP_CFG_REG                                    (0x00000018U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAP_STATUS_REG                                 (0x0000001CU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR0_REG0                                     (0x00000020U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR0_REG1                                     (0x00000024U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR1_REG0                                     (0x00000028U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR1_REG1                                     (0x0000002CU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR2_REG0                                     (0x00000030U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR2_REG1                                     (0x00000034U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR3_REG0                                     (0x00000038U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR3_REG1                                     (0x0000003CU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR4_REG0                                     (0x00000040U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR4_REG1                                     (0x00000044U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR5_REG0                                     (0x00000048U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR5_REG1                                     (0x0000004CU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR6_REG0                                     (0x00000050U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR6_REG1                                     (0x00000054U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPF6_REG0                                     (0x00000058U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPF6_REG1                                     (0x0000005CU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR7_REG0                                     (0x00000060U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR7_REG1                                     (0x00000064U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPF7_REG0                                     (0x00000068U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPF7_REG1                                     (0x0000006CU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP_CFG_REG                                    (0x00000070U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP_STATUS_REG                                 (0x00000074U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP0_REG0                                      (0x00000078U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP0_REG1                                      (0x0000007CU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP1_REG0                                      (0x00000080U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP1_REG1                                      (0x00000084U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP2_REG0                                      (0x00000088U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP2_REG1                                      (0x0000008CU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP3_REG0                                      (0x00000090U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP3_REG1                                      (0x00000094U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP4_REG0                                      (0x00000098U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP4_REG1                                      (0x0000009CU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP5_REG0                                      (0x000000A0U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP5_REG1                                      (0x000000A4U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP6_REG0                                      (0x000000A8U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP6_REG1                                      (0x000000ACU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP7_REG0                                      (0x000000B0U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP7_REG1                                      (0x000000B4U)
#define CSL_ICSS_G_PR1_IEP0_SLV_RXIPG0_REG                                     (0x000000B8U)
#define CSL_ICSS_G_PR1_IEP0_SLV_RXIPG1_REG                                     (0x000000BCU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP8_REG0                                      (0x000000C0U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP8_REG1                                      (0x000000C4U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP9_REG0                                      (0x000000C8U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP9_REG1                                      (0x000000CCU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP10_REG0                                     (0x000000D0U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP10_REG1                                     (0x000000D4U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP11_REG0                                     (0x000000D8U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP11_REG1                                     (0x000000DCU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP12_REG0                                     (0x000000E0U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP12_REG1                                     (0x000000E4U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP13_REG0                                     (0x000000E8U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP13_REG1                                     (0x000000ECU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP14_REG0                                     (0x000000F0U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP14_REG1                                     (0x000000F4U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP15_REG0                                     (0x000000F8U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP15_REG1                                     (0x000000FCU)
#define CSL_ICSS_G_PR1_IEP0_SLV_COUNT_RESET_VAL_REG0                           (0x00000100U)
#define CSL_ICSS_G_PR1_IEP0_SLV_COUNT_RESET_VAL_REG1                           (0x00000104U)
#define CSL_ICSS_G_PR1_IEP0_SLV_PWM_REG                                        (0x00000108U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR0_BI_REG0                                  (0x0000010CU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR0_BI_REG1                                  (0x00000110U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR1_BI_REG0                                  (0x00000114U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR1_BI_REG1                                  (0x00000118U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR2_BI_REG0                                  (0x0000011CU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR2_BI_REG1                                  (0x00000120U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR3_BI_REG0                                  (0x00000124U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR3_BI_REG1                                  (0x00000128U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR4_BI_REG0                                  (0x0000012CU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR4_BI_REG1                                  (0x00000130U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR5_BI_REG0                                  (0x00000134U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR5_BI_REG1                                  (0x00000138U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR6_BI_REG0                                  (0x0000013CU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR6_BI_REG1                                  (0x00000140U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPF6_BI_REG0                                  (0x00000144U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPF6_BI_REG1                                  (0x00000148U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR7_BI_REG0                                  (0x0000014CU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR7_BI_REG1                                  (0x00000150U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPF7_BI_REG0                                  (0x00000154U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPF7_BI_REG1                                  (0x00000158U)
#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC_CTRL_REG                                  (0x00000180U)
#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC_FIRST_STAT_REG                            (0x00000184U)
#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC0_STAT_REG                                 (0x00000188U)
#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC1_STAT_REG                                 (0x0000018CU)
#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC_PWIDTH_REG                                (0x00000190U)
#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC0_PERIOD_REG                               (0x00000194U)
#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC1_DELAY_REG                                (0x00000198U)
#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC_START_REG                                 (0x0000019CU)
#define CSL_ICSS_G_PR1_IEP0_SLV_WD_PREDIV_REG                                  (0x00000200U)
#define CSL_ICSS_G_PR1_IEP0_SLV_PDI_WD_TIM_REG                                 (0x00000204U)
#define CSL_ICSS_G_PR1_IEP0_SLV_PD_WD_TIM_REG                                  (0x00000208U)
#define CSL_ICSS_G_PR1_IEP0_SLV_WD_STATUS_REG                                  (0x0000020CU)
#define CSL_ICSS_G_PR1_IEP0_SLV_WD_EXP_CNT_REG                                 (0x00000210U)
#define CSL_ICSS_G_PR1_IEP0_SLV_WD_CTRL_REG                                    (0x00000214U)
#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_CTRL_REG                                 (0x00000300U)
#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_STATUS_REG                               (0x00000304U)
#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_DATA_IN_REG                              (0x00000308U)
#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_DATA_IN_RAW_REG                          (0x0000030CU)
#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_DATA_OUT_REG                             (0x00000310U)
#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_DATA_OUT_EN_REG                          (0x00000314U)
#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_EXP_REG                                  (0x00000318U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* GLOBAL_CFG_REG */

#define CSL_ICSS_G_PR1_IEP0_SLV_GLOBAL_CFG_REG_CNT_ENABLE_MASK                 (0x00000001U)
#define CSL_ICSS_G_PR1_IEP0_SLV_GLOBAL_CFG_REG_CNT_ENABLE_SHIFT                (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_GLOBAL_CFG_REG_CNT_ENABLE_MAX                  (0x00000001U)

#define CSL_ICSS_G_PR1_IEP0_SLV_GLOBAL_CFG_REG_DEFAULT_INC_MASK                (0x000000F0U)
#define CSL_ICSS_G_PR1_IEP0_SLV_GLOBAL_CFG_REG_DEFAULT_INC_SHIFT               (0x00000004U)
#define CSL_ICSS_G_PR1_IEP0_SLV_GLOBAL_CFG_REG_DEFAULT_INC_MAX                 (0x0000000FU)

#define CSL_ICSS_G_PR1_IEP0_SLV_GLOBAL_CFG_REG_CMP_INC_MASK                    (0x000FFF00U)
#define CSL_ICSS_G_PR1_IEP0_SLV_GLOBAL_CFG_REG_CMP_INC_SHIFT                   (0x00000008U)
#define CSL_ICSS_G_PR1_IEP0_SLV_GLOBAL_CFG_REG_CMP_INC_MAX                     (0x00000FFFU)

/* GLOBAL_STATUS_REG */

#define CSL_ICSS_G_PR1_IEP0_SLV_GLOBAL_STATUS_REG_CNT_OVF_MASK                 (0x00000001U)
#define CSL_ICSS_G_PR1_IEP0_SLV_GLOBAL_STATUS_REG_CNT_OVF_SHIFT                (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_GLOBAL_STATUS_REG_CNT_OVF_MAX                  (0x00000001U)

/* COMPEN_REG */

#define CSL_ICSS_G_PR1_IEP0_SLV_COMPEN_REG_COMPEN_CNT_MASK                     (0x007FFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_COMPEN_REG_COMPEN_CNT_SHIFT                    (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_COMPEN_REG_COMPEN_CNT_MAX                      (0x007FFFFFU)

/* SLOW_COMPEN_REG */

#define CSL_ICSS_G_PR1_IEP0_SLV_SLOW_COMPEN_REG_SLOW_COMPEN_CNT_MASK           (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_SLOW_COMPEN_REG_SLOW_COMPEN_CNT_SHIFT          (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_SLOW_COMPEN_REG_SLOW_COMPEN_CNT_MAX            (0xFFFFFFFFU)

/* COUNT_REG0 */

#define CSL_ICSS_G_PR1_IEP0_SLV_COUNT_REG0_COUNT_LO_MASK                       (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_COUNT_REG0_COUNT_LO_SHIFT                      (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_COUNT_REG0_COUNT_LO_MAX                        (0xFFFFFFFFU)

/* COUNT_REG1 */

#define CSL_ICSS_G_PR1_IEP0_SLV_COUNT_REG1_COUNT_HI_MASK                       (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_COUNT_REG1_COUNT_HI_SHIFT                      (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_COUNT_REG1_COUNT_HI_MAX                        (0xFFFFFFFFU)

/* CAP_CFG_REG */

#define CSL_ICSS_G_PR1_IEP0_SLV_CAP_CFG_REG_CAP_EN_MASK                        (0x000003FFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAP_CFG_REG_CAP_EN_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAP_CFG_REG_CAP_EN_MAX                         (0x000003FFU)

#define CSL_ICSS_G_PR1_IEP0_SLV_CAP_CFG_REG_CAP_ASYNC_EN_MASK                  (0x0003FC00U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAP_CFG_REG_CAP_ASYNC_EN_SHIFT                 (0x0000000AU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAP_CFG_REG_CAP_ASYNC_EN_MAX                   (0x000000FFU)

#define CSL_ICSS_G_PR1_IEP0_SLV_CAP_CFG_REG_EXT_CAP_EN_MASK                    (0x00FC0000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAP_CFG_REG_EXT_CAP_EN_SHIFT                   (0x00000012U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAP_CFG_REG_EXT_CAP_EN_MAX                     (0x0000003FU)

/* CAP_STATUS_REG */

#define CSL_ICSS_G_PR1_IEP0_SLV_CAP_STATUS_REG_CAP_VALID_MASK                  (0x000007FFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAP_STATUS_REG_CAP_VALID_SHIFT                 (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAP_STATUS_REG_CAP_VALID_MAX                   (0x000007FFU)

#define CSL_ICSS_G_PR1_IEP0_SLV_CAP_STATUS_REG_CAP_RAW_MASK                    (0x00FF0000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAP_STATUS_REG_CAP_RAW_SHIFT                   (0x00000010U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAP_STATUS_REG_CAP_RAW_MAX                     (0x000000FFU)

/* CAPR0_REG0 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR0_REG0_CAPR0_0_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR0_REG0_CAPR0_0_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR0_REG0_CAPR0_0_MAX                         (0xFFFFFFFFU)

/* CAPR0_REG1 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR0_REG1_CAPR0_1_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR0_REG1_CAPR0_1_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR0_REG1_CAPR0_1_MAX                         (0xFFFFFFFFU)

/* CAPR1_REG0 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR1_REG0_CAPR1_0_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR1_REG0_CAPR1_0_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR1_REG0_CAPR1_0_MAX                         (0xFFFFFFFFU)

/* CAPR1_REG1 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR1_REG1_CAPR1_1_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR1_REG1_CAPR1_1_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR1_REG1_CAPR1_1_MAX                         (0xFFFFFFFFU)

/* CAPR2_REG0 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR2_REG0_CAPR2_0_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR2_REG0_CAPR2_0_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR2_REG0_CAPR2_0_MAX                         (0xFFFFFFFFU)

/* CAPR2_REG1 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR2_REG1_CAPR2_1_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR2_REG1_CAPR2_1_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR2_REG1_CAPR2_1_MAX                         (0xFFFFFFFFU)

/* CAPR3_REG0 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR3_REG0_CAPR3_0_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR3_REG0_CAPR3_0_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR3_REG0_CAPR3_0_MAX                         (0xFFFFFFFFU)

/* CAPR3_REG1 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR3_REG1_CAPR3_1_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR3_REG1_CAPR3_1_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR3_REG1_CAPR3_1_MAX                         (0xFFFFFFFFU)

/* CAPR4_REG0 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR4_REG0_CAPR4_0_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR4_REG0_CAPR4_0_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR4_REG0_CAPR4_0_MAX                         (0xFFFFFFFFU)

/* CAPR4_REG1 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR4_REG1_CAPR4_1_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR4_REG1_CAPR4_1_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR4_REG1_CAPR4_1_MAX                         (0xFFFFFFFFU)

/* CAPR5_REG0 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR5_REG0_CAPR5_0_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR5_REG0_CAPR5_0_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR5_REG0_CAPR5_0_MAX                         (0xFFFFFFFFU)

/* CAPR5_REG1 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR5_REG1_CAPR5_1_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR5_REG1_CAPR5_1_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR5_REG1_CAPR5_1_MAX                         (0xFFFFFFFFU)

/* CAPR6_REG0 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR6_REG0_CAPR6_0_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR6_REG0_CAPR6_0_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR6_REG0_CAPR6_0_MAX                         (0xFFFFFFFFU)

/* CAPR6_REG1 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR6_REG1_CAPR6_1_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR6_REG1_CAPR6_1_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR6_REG1_CAPR6_1_MAX                         (0xFFFFFFFFU)

/* CAPF6_REG0 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CAPF6_REG0_CAPF6_0_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPF6_REG0_CAPF6_0_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPF6_REG0_CAPF6_0_MAX                         (0xFFFFFFFFU)

/* CAPF6_REG1 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CAPF6_REG1_CAPF6_1_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPF6_REG1_CAPF6_1_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPF6_REG1_CAPF6_1_MAX                         (0xFFFFFFFFU)

/* CAPR7_REG0 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR7_REG0_CAPR7_0_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR7_REG0_CAPR7_0_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR7_REG0_CAPR7_0_MAX                         (0xFFFFFFFFU)

/* CAPR7_REG1 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR7_REG1_CAPR7_1_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR7_REG1_CAPR7_1_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR7_REG1_CAPR7_1_MAX                         (0xFFFFFFFFU)

/* CAPF7_REG0 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CAPF7_REG0_CAPF7_0_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPF7_REG0_CAPF7_0_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPF7_REG0_CAPF7_0_MAX                         (0xFFFFFFFFU)

/* CAPF7_REG1 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CAPF7_REG1_CAPF7_1_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPF7_REG1_CAPF7_1_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPF7_REG1_CAPF7_1_MAX                         (0xFFFFFFFFU)

/* CMP_CFG_REG */

#define CSL_ICSS_G_PR1_IEP0_SLV_CMP_CFG_REG_CMP0_RST_CNT_EN_MASK               (0x00000001U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP_CFG_REG_CMP0_RST_CNT_EN_SHIFT              (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP_CFG_REG_CMP0_RST_CNT_EN_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_IEP0_SLV_CMP_CFG_REG_CMP_EN_MASK                        (0x0001FFFEU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP_CFG_REG_CMP_EN_SHIFT                       (0x00000001U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP_CFG_REG_CMP_EN_MAX                         (0x0000FFFFU)

#define CSL_ICSS_G_PR1_IEP0_SLV_CMP_CFG_REG_SHADOW_EN_MASK                     (0x00020000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP_CFG_REG_SHADOW_EN_SHIFT                    (0x00000011U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP_CFG_REG_SHADOW_EN_MAX                      (0x00000001U)

/* CMP_STATUS_REG */

#define CSL_ICSS_G_PR1_IEP0_SLV_CMP_STATUS_REG_CMP_STATUS_MASK                 (0x0000FFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP_STATUS_REG_CMP_STATUS_SHIFT                (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP_STATUS_REG_CMP_STATUS_MAX                  (0x0000FFFFU)

/* CMP0_REG0 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CMP0_REG0_CMP0_0_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP0_REG0_CMP0_0_SHIFT                         (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP0_REG0_CMP0_0_MAX                           (0xFFFFFFFFU)

/* CMP0_REG1 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CMP0_REG1_CMP0_1_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP0_REG1_CMP0_1_SHIFT                         (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP0_REG1_CMP0_1_MAX                           (0xFFFFFFFFU)

/* CMP1_REG0 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CMP1_REG0_CMP1_0_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP1_REG0_CMP1_0_SHIFT                         (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP1_REG0_CMP1_0_MAX                           (0xFFFFFFFFU)

/* CMP1_REG1 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CMP1_REG1_CMP1_1_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP1_REG1_CMP1_1_SHIFT                         (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP1_REG1_CMP1_1_MAX                           (0xFFFFFFFFU)

/* CMP2_REG0 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CMP2_REG0_CMP2_0_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP2_REG0_CMP2_0_SHIFT                         (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP2_REG0_CMP2_0_MAX                           (0xFFFFFFFFU)

/* CMP2_REG1 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CMP2_REG1_CMP2_1_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP2_REG1_CMP2_1_SHIFT                         (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP2_REG1_CMP2_1_MAX                           (0xFFFFFFFFU)

/* CMP3_REG0 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CMP3_REG0_CMP3_0_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP3_REG0_CMP3_0_SHIFT                         (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP3_REG0_CMP3_0_MAX                           (0xFFFFFFFFU)

/* CMP3_REG1 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CMP3_REG1_CMP3_1_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP3_REG1_CMP3_1_SHIFT                         (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP3_REG1_CMP3_1_MAX                           (0xFFFFFFFFU)

/* CMP4_REG0 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CMP4_REG0_CMP4_0_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP4_REG0_CMP4_0_SHIFT                         (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP4_REG0_CMP4_0_MAX                           (0xFFFFFFFFU)

/* CMP4_REG1 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CMP4_REG1_CMP4_1_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP4_REG1_CMP4_1_SHIFT                         (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP4_REG1_CMP4_1_MAX                           (0xFFFFFFFFU)

/* CMP5_REG0 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CMP5_REG0_CMP5_0_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP5_REG0_CMP5_0_SHIFT                         (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP5_REG0_CMP5_0_MAX                           (0xFFFFFFFFU)

/* CMP5_REG1 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CMP5_REG1_CMP5_1_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP5_REG1_CMP5_1_SHIFT                         (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP5_REG1_CMP5_1_MAX                           (0xFFFFFFFFU)

/* CMP6_REG0 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CMP6_REG0_CMP6_0_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP6_REG0_CMP6_0_SHIFT                         (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP6_REG0_CMP6_0_MAX                           (0xFFFFFFFFU)

/* CMP6_REG1 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CMP6_REG1_CMP6_1_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP6_REG1_CMP6_1_SHIFT                         (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP6_REG1_CMP6_1_MAX                           (0xFFFFFFFFU)

/* CMP7_REG0 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CMP7_REG0_CMP7_0_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP7_REG0_CMP7_0_SHIFT                         (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP7_REG0_CMP7_0_MAX                           (0xFFFFFFFFU)

/* CMP7_REG1 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CMP7_REG1_CMP7_1_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP7_REG1_CMP7_1_SHIFT                         (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP7_REG1_CMP7_1_MAX                           (0xFFFFFFFFU)

/* RXIPG0_REG */

#define CSL_ICSS_G_PR1_IEP0_SLV_RXIPG0_REG_RX_IPG0_MASK                        (0x0000FFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_RXIPG0_REG_RX_IPG0_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_RXIPG0_REG_RX_IPG0_MAX                         (0x0000FFFFU)

#define CSL_ICSS_G_PR1_IEP0_SLV_RXIPG0_REG_RX_MIN_IPG0_MASK                    (0xFFFF0000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_RXIPG0_REG_RX_MIN_IPG0_SHIFT                   (0x00000010U)
#define CSL_ICSS_G_PR1_IEP0_SLV_RXIPG0_REG_RX_MIN_IPG0_MAX                     (0x0000FFFFU)

/* RXIPG1_REG */

#define CSL_ICSS_G_PR1_IEP0_SLV_RXIPG1_REG_RX_IPG1_MASK                        (0x0000FFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_RXIPG1_REG_RX_IPG1_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_RXIPG1_REG_RX_IPG1_MAX                         (0x0000FFFFU)

#define CSL_ICSS_G_PR1_IEP0_SLV_RXIPG1_REG_RX_MIN_IPG1_MASK                    (0xFFFF0000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_RXIPG1_REG_RX_MIN_IPG1_SHIFT                   (0x00000010U)
#define CSL_ICSS_G_PR1_IEP0_SLV_RXIPG1_REG_RX_MIN_IPG1_MAX                     (0x0000FFFFU)

/* CMP8_REG0 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CMP8_REG0_CMP8_0_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP8_REG0_CMP8_0_SHIFT                         (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP8_REG0_CMP8_0_MAX                           (0xFFFFFFFFU)

/* CMP8_REG1 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CMP8_REG1_CMP8_1_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP8_REG1_CMP8_1_SHIFT                         (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP8_REG1_CMP8_1_MAX                           (0xFFFFFFFFU)

/* CMP9_REG0 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CMP9_REG0_CMP9_0_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP9_REG0_CMP9_0_SHIFT                         (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP9_REG0_CMP9_0_MAX                           (0xFFFFFFFFU)

/* CMP9_REG1 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CMP9_REG1_CMP9_1_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP9_REG1_CMP9_1_SHIFT                         (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP9_REG1_CMP9_1_MAX                           (0xFFFFFFFFU)

/* CMP10_REG0 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CMP10_REG0_CMP10_0_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP10_REG0_CMP10_0_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP10_REG0_CMP10_0_MAX                         (0xFFFFFFFFU)

/* CMP10_REG1 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CMP10_REG1_CMP10_1_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP10_REG1_CMP10_1_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP10_REG1_CMP10_1_MAX                         (0xFFFFFFFFU)

/* CMP11_REG0 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CMP11_REG0_CMP11_0_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP11_REG0_CMP11_0_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP11_REG0_CMP11_0_MAX                         (0xFFFFFFFFU)

/* CMP11_REG1 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CMP11_REG1_CMP11_1_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP11_REG1_CMP11_1_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP11_REG1_CMP11_1_MAX                         (0xFFFFFFFFU)

/* CMP12_REG0 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CMP12_REG0_CMP12_0_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP12_REG0_CMP12_0_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP12_REG0_CMP12_0_MAX                         (0xFFFFFFFFU)

/* CMP12_REG1 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CMP12_REG1_CMP12_1_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP12_REG1_CMP12_1_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP12_REG1_CMP12_1_MAX                         (0xFFFFFFFFU)

/* CMP13_REG0 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CMP13_REG0_CMP13_0_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP13_REG0_CMP13_0_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP13_REG0_CMP13_0_MAX                         (0xFFFFFFFFU)

/* CMP13_REG1 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CMP13_REG1_CMP13_1_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP13_REG1_CMP13_1_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP13_REG1_CMP13_1_MAX                         (0xFFFFFFFFU)

/* CMP14_REG0 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CMP14_REG0_CMP14_0_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP14_REG0_CMP14_0_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP14_REG0_CMP14_0_MAX                         (0xFFFFFFFFU)

/* CMP14_REG1 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CMP14_REG1_CMP14_1_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP14_REG1_CMP14_1_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP14_REG1_CMP14_1_MAX                         (0xFFFFFFFFU)

/* CMP15_REG0 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CMP15_REG0_CMP15_0_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP15_REG0_CMP15_0_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP15_REG0_CMP15_0_MAX                         (0xFFFFFFFFU)

/* CMP15_REG1 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CMP15_REG1_CMP15_1_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP15_REG1_CMP15_1_SHIFT                       (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CMP15_REG1_CMP15_1_MAX                         (0xFFFFFFFFU)

/* COUNT_RESET_VAL_REG0 */

#define CSL_ICSS_G_PR1_IEP0_SLV_COUNT_RESET_VAL_REG0_RESET_VAL_0_MASK          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_COUNT_RESET_VAL_REG0_RESET_VAL_0_SHIFT         (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_COUNT_RESET_VAL_REG0_RESET_VAL_0_MAX           (0xFFFFFFFFU)

/* COUNT_RESET_VAL_REG1 */

#define CSL_ICSS_G_PR1_IEP0_SLV_COUNT_RESET_VAL_REG1_RESET_VAL_1_MASK          (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_COUNT_RESET_VAL_REG1_RESET_VAL_1_SHIFT         (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_COUNT_RESET_VAL_REG1_RESET_VAL_1_MAX           (0xFFFFFFFFU)

/* PWM_REG */

#define CSL_ICSS_G_PR1_IEP0_SLV_PWM_REG_PWM0_RST_CNT_EN_MASK                   (0x00000001U)
#define CSL_ICSS_G_PR1_IEP0_SLV_PWM_REG_PWM0_RST_CNT_EN_SHIFT                  (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_PWM_REG_PWM0_RST_CNT_EN_MAX                    (0x00000001U)

#define CSL_ICSS_G_PR1_IEP0_SLV_PWM_REG_PWM0_HIT_MASK                          (0x00000002U)
#define CSL_ICSS_G_PR1_IEP0_SLV_PWM_REG_PWM0_HIT_SHIFT                         (0x00000001U)
#define CSL_ICSS_G_PR1_IEP0_SLV_PWM_REG_PWM0_HIT_MAX                           (0x00000001U)

#define CSL_ICSS_G_PR1_IEP0_SLV_PWM_REG_PWM3_RST_CNT_EN_MASK                   (0x00000004U)
#define CSL_ICSS_G_PR1_IEP0_SLV_PWM_REG_PWM3_RST_CNT_EN_SHIFT                  (0x00000002U)
#define CSL_ICSS_G_PR1_IEP0_SLV_PWM_REG_PWM3_RST_CNT_EN_MAX                    (0x00000001U)

#define CSL_ICSS_G_PR1_IEP0_SLV_PWM_REG_PWM3_HIT_MASK                          (0x00000008U)
#define CSL_ICSS_G_PR1_IEP0_SLV_PWM_REG_PWM3_HIT_SHIFT                         (0x00000003U)
#define CSL_ICSS_G_PR1_IEP0_SLV_PWM_REG_PWM3_HIT_MAX                           (0x00000001U)

/* CAPR0_BI_REG0 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR0_BI_REG0_CAPR0_0_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR0_BI_REG0_CAPR0_0_SHIFT                    (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR0_BI_REG0_CAPR0_0_MAX                      (0xFFFFFFFFU)

/* CAPR0_BI_REG1 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR0_BI_REG1_CAPR0_1_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR0_BI_REG1_CAPR0_1_SHIFT                    (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR0_BI_REG1_CAPR0_1_MAX                      (0xFFFFFFFFU)

/* CAPR1_BI_REG0 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR1_BI_REG0_CAPR1_0_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR1_BI_REG0_CAPR1_0_SHIFT                    (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR1_BI_REG0_CAPR1_0_MAX                      (0xFFFFFFFFU)

/* CAPR1_BI_REG1 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR1_BI_REG1_CAPR1_1_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR1_BI_REG1_CAPR1_1_SHIFT                    (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR1_BI_REG1_CAPR1_1_MAX                      (0xFFFFFFFFU)

/* CAPR2_BI_REG0 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR2_BI_REG0_CAPR2_0_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR2_BI_REG0_CAPR2_0_SHIFT                    (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR2_BI_REG0_CAPR2_0_MAX                      (0xFFFFFFFFU)

/* CAPR2_BI_REG1 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR2_BI_REG1_CAPR2_1_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR2_BI_REG1_CAPR2_1_SHIFT                    (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR2_BI_REG1_CAPR2_1_MAX                      (0xFFFFFFFFU)

/* CAPR3_BI_REG0 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR3_BI_REG0_CAPR3_0_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR3_BI_REG0_CAPR3_0_SHIFT                    (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR3_BI_REG0_CAPR3_0_MAX                      (0xFFFFFFFFU)

/* CAPR3_BI_REG1 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR3_BI_REG1_CAPR3_1_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR3_BI_REG1_CAPR3_1_SHIFT                    (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR3_BI_REG1_CAPR3_1_MAX                      (0xFFFFFFFFU)

/* CAPR4_BI_REG0 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR4_BI_REG0_CAPR4_0_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR4_BI_REG0_CAPR4_0_SHIFT                    (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR4_BI_REG0_CAPR4_0_MAX                      (0xFFFFFFFFU)

/* CAPR4_BI_REG1 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR4_BI_REG1_CAPR4_1_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR4_BI_REG1_CAPR4_1_SHIFT                    (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR4_BI_REG1_CAPR4_1_MAX                      (0xFFFFFFFFU)

/* CAPR5_BI_REG0 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR5_BI_REG0_CAPR5_0_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR5_BI_REG0_CAPR5_0_SHIFT                    (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR5_BI_REG0_CAPR5_0_MAX                      (0xFFFFFFFFU)

/* CAPR5_BI_REG1 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR5_BI_REG1_CAPR5_1_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR5_BI_REG1_CAPR5_1_SHIFT                    (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR5_BI_REG1_CAPR5_1_MAX                      (0xFFFFFFFFU)

/* CAPR6_BI_REG0 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR6_BI_REG0_CAPR6_0_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR6_BI_REG0_CAPR6_0_SHIFT                    (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR6_BI_REG0_CAPR6_0_MAX                      (0xFFFFFFFFU)

/* CAPR6_BI_REG1 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR6_BI_REG1_CAPR6_1_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR6_BI_REG1_CAPR6_1_SHIFT                    (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR6_BI_REG1_CAPR6_1_MAX                      (0xFFFFFFFFU)

/* CAPF6_BI_REG0 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CAPF6_BI_REG0_CAPF6_0_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPF6_BI_REG0_CAPF6_0_SHIFT                    (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPF6_BI_REG0_CAPF6_0_MAX                      (0xFFFFFFFFU)

/* CAPF6_BI_REG1 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CAPF6_BI_REG1_CAPF6_1_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPF6_BI_REG1_CAPF6_1_SHIFT                    (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPF6_BI_REG1_CAPF6_1_MAX                      (0xFFFFFFFFU)

/* CAPR7_BI_REG0 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR7_BI_REG0_CAPR7_0_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR7_BI_REG0_CAPR7_0_SHIFT                    (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR7_BI_REG0_CAPR7_0_MAX                      (0xFFFFFFFFU)

/* CAPR7_BI_REG1 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR7_BI_REG1_CAPR7_1_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR7_BI_REG1_CAPR7_1_SHIFT                    (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPR7_BI_REG1_CAPR7_1_MAX                      (0xFFFFFFFFU)

/* CAPF7_BI_REG0 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CAPF7_BI_REG0_CAPF7_0_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPF7_BI_REG0_CAPF7_0_SHIFT                    (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPF7_BI_REG0_CAPF7_0_MAX                      (0xFFFFFFFFU)

/* CAPF7_BI_REG1 */

#define CSL_ICSS_G_PR1_IEP0_SLV_CAPF7_BI_REG1_CAPF7_1_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPF7_BI_REG1_CAPF7_1_SHIFT                    (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_CAPF7_BI_REG1_CAPF7_1_MAX                      (0xFFFFFFFFU)

/* SYNC_CTRL_REG */

#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC_EN_MASK                     (0x00000001U)
#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC_EN_SHIFT                    (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC_EN_MAX                      (0x00000001U)

#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC0_EN_MASK                    (0x00000002U)
#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC0_EN_SHIFT                   (0x00000001U)
#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC0_EN_MAX                     (0x00000001U)

#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC1_EN_MASK                    (0x00000004U)
#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC1_EN_SHIFT                   (0x00000002U)
#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC1_EN_MAX                     (0x00000001U)

#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC0_ACK_EN_MASK                (0x00000010U)
#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC0_ACK_EN_SHIFT               (0x00000004U)
#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC0_ACK_EN_MAX                 (0x00000001U)

#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC0_CYCLIC_EN_MASK             (0x00000020U)
#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC0_CYCLIC_EN_SHIFT            (0x00000005U)
#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC0_CYCLIC_EN_MAX              (0x00000001U)

#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC1_ACK_EN_MASK                (0x00000040U)
#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC1_ACK_EN_SHIFT               (0x00000006U)
#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC1_ACK_EN_MAX                 (0x00000001U)

#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC1_CYCLIC_EN_MASK             (0x00000080U)
#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC1_CYCLIC_EN_SHIFT            (0x00000007U)
#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC1_CYCLIC_EN_MAX              (0x00000001U)

#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC1_IND_EN_MASK                (0x00000100U)
#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC1_IND_EN_SHIFT               (0x00000008U)
#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC1_IND_EN_MAX                 (0x00000001U)

#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC0_OUT_NV_EN_MASK             (0x00000200U)
#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC0_OUT_NV_EN_SHIFT            (0x00000009U)
#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC0_OUT_NV_EN_MAX              (0x00000001U)

#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC1_OUT_NV_EN_MASK             (0x00000400U)
#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC1_OUT_NV_EN_SHIFT            (0x0000000AU)
#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC1_OUT_NV_EN_MAX              (0x00000001U)

/* SYNC_FIRST_STAT_REG */

#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC_FIRST_STAT_REG_FIRST_SYNC0_MASK           (0x00000001U)
#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC_FIRST_STAT_REG_FIRST_SYNC0_SHIFT          (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC_FIRST_STAT_REG_FIRST_SYNC0_MAX            (0x00000001U)

#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC_FIRST_STAT_REG_FIRST_SYNC1_MASK           (0x00000002U)
#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC_FIRST_STAT_REG_FIRST_SYNC1_SHIFT          (0x00000001U)
#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC_FIRST_STAT_REG_FIRST_SYNC1_MAX            (0x00000001U)

/* SYNC0_STAT_REG */

#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC0_STAT_REG_SYNC0_PEND_MASK                 (0x00000001U)
#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC0_STAT_REG_SYNC0_PEND_SHIFT                (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC0_STAT_REG_SYNC0_PEND_MAX                  (0x00000001U)

/* SYNC1_STAT_REG */

#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC1_STAT_REG_SYNC1_PEND_MASK                 (0x00000001U)
#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC1_STAT_REG_SYNC1_PEND_SHIFT                (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC1_STAT_REG_SYNC1_PEND_MAX                  (0x00000001U)

/* SYNC_PWIDTH_REG */

#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC_PWIDTH_REG_SYNC_HPW_MASK                  (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC_PWIDTH_REG_SYNC_HPW_SHIFT                 (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC_PWIDTH_REG_SYNC_HPW_MAX                   (0xFFFFFFFFU)

/* SYNC0_PERIOD_REG */

#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC0_PERIOD_REG_SYNC0_PERIOD_MASK             (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC0_PERIOD_REG_SYNC0_PERIOD_SHIFT            (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC0_PERIOD_REG_SYNC0_PERIOD_MAX              (0xFFFFFFFFU)

/* SYNC1_DELAY_REG */

#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC1_DELAY_REG_SYNC1_DELAY_MASK               (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC1_DELAY_REG_SYNC1_DELAY_SHIFT              (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC1_DELAY_REG_SYNC1_DELAY_MAX                (0xFFFFFFFFU)

/* SYNC_START_REG */

#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC_START_REG_SYNC_START_MASK                 (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC_START_REG_SYNC_START_SHIFT                (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_SYNC_START_REG_SYNC_START_MAX                  (0xFFFFFFFFU)

/* WD_PREDIV_REG */

#define CSL_ICSS_G_PR1_IEP0_SLV_WD_PREDIV_REG_PRE_DIV_MASK                     (0x0000FFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_WD_PREDIV_REG_PRE_DIV_SHIFT                    (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_WD_PREDIV_REG_PRE_DIV_MAX                      (0x0000FFFFU)

/* PDI_WD_TIM_REG */

#define CSL_ICSS_G_PR1_IEP0_SLV_PDI_WD_TIM_REG_PDI_WD_TIME_MASK                (0x0000FFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_PDI_WD_TIM_REG_PDI_WD_TIME_SHIFT               (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_PDI_WD_TIM_REG_PDI_WD_TIME_MAX                 (0x0000FFFFU)

/* PD_WD_TIM_REG */

#define CSL_ICSS_G_PR1_IEP0_SLV_PD_WD_TIM_REG_PD_WD_TIME_MASK                  (0x0000FFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_PD_WD_TIM_REG_PD_WD_TIME_SHIFT                 (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_PD_WD_TIM_REG_PD_WD_TIME_MAX                   (0x0000FFFFU)

/* WD_STATUS_REG */

#define CSL_ICSS_G_PR1_IEP0_SLV_WD_STATUS_REG_PD_WD_STAT_MASK                  (0x00000001U)
#define CSL_ICSS_G_PR1_IEP0_SLV_WD_STATUS_REG_PD_WD_STAT_SHIFT                 (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_WD_STATUS_REG_PD_WD_STAT_MAX                   (0x00000001U)

#define CSL_ICSS_G_PR1_IEP0_SLV_WD_STATUS_REG_PDI_WD_STAT_MASK                 (0x00010000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_WD_STATUS_REG_PDI_WD_STAT_SHIFT                (0x00000010U)
#define CSL_ICSS_G_PR1_IEP0_SLV_WD_STATUS_REG_PDI_WD_STAT_MAX                  (0x00000001U)

/* WD_EXP_CNT_REG */

#define CSL_ICSS_G_PR1_IEP0_SLV_WD_EXP_CNT_REG_PDI_EXP_CNT_MASK                (0x000000FFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_WD_EXP_CNT_REG_PDI_EXP_CNT_SHIFT               (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_WD_EXP_CNT_REG_PDI_EXP_CNT_MAX                 (0x000000FFU)

#define CSL_ICSS_G_PR1_IEP0_SLV_WD_EXP_CNT_REG_PD_EXP_CNT_MASK                 (0x0000FF00U)
#define CSL_ICSS_G_PR1_IEP0_SLV_WD_EXP_CNT_REG_PD_EXP_CNT_SHIFT                (0x00000008U)
#define CSL_ICSS_G_PR1_IEP0_SLV_WD_EXP_CNT_REG_PD_EXP_CNT_MAX                  (0x000000FFU)

/* WD_CTRL_REG */

#define CSL_ICSS_G_PR1_IEP0_SLV_WD_CTRL_REG_PD_WD_EN_MASK                      (0x00000001U)
#define CSL_ICSS_G_PR1_IEP0_SLV_WD_CTRL_REG_PD_WD_EN_SHIFT                     (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_WD_CTRL_REG_PD_WD_EN_MAX                       (0x00000001U)

#define CSL_ICSS_G_PR1_IEP0_SLV_WD_CTRL_REG_PDI_WD_EN_MASK                     (0x00010000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_WD_CTRL_REG_PDI_WD_EN_SHIFT                    (0x00000010U)
#define CSL_ICSS_G_PR1_IEP0_SLV_WD_CTRL_REG_PDI_WD_EN_MAX                      (0x00000001U)

/* DIGIO_CTRL_REG */

#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_CTRL_REG_OUTVALID_POL_MASK               (0x00000001U)
#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_CTRL_REG_OUTVALID_POL_SHIFT              (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_CTRL_REG_OUTVALID_POL_MAX                (0x00000001U)

#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_CTRL_REG_OUTVALID_MODE_MASK              (0x00000002U)
#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_CTRL_REG_OUTVALID_MODE_SHIFT             (0x00000001U)
#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_CTRL_REG_OUTVALID_MODE_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_CTRL_REG_BIDI_MODE_MASK                  (0x00000004U)
#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_CTRL_REG_BIDI_MODE_SHIFT                 (0x00000002U)
#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_CTRL_REG_BIDI_MODE_MAX                   (0x00000001U)

#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_CTRL_REG_WD_MODE_MASK                    (0x00000008U)
#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_CTRL_REG_WD_MODE_SHIFT                   (0x00000003U)
#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_CTRL_REG_WD_MODE_MAX                     (0x00000001U)

#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_CTRL_REG_IN_MODE_MASK                    (0x00000030U)
#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_CTRL_REG_IN_MODE_SHIFT                   (0x00000004U)
#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_CTRL_REG_IN_MODE_MAX                     (0x00000003U)

#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_CTRL_REG_OUT_MODE_MASK                   (0x000000C0U)
#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_CTRL_REG_OUT_MODE_SHIFT                  (0x00000006U)
#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_CTRL_REG_OUT_MODE_MAX                    (0x00000003U)

/* DIGIO_STATUS_REG */

#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_STATUS_REG_DIGIO_STAT_MASK               (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_STATUS_REG_DIGIO_STAT_SHIFT              (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_STATUS_REG_DIGIO_STAT_MAX                (0xFFFFFFFFU)

/* DIGIO_DATA_IN_REG */

#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_DATA_IN_REG_DATA_IN_MASK                 (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_DATA_IN_REG_DATA_IN_SHIFT                (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_DATA_IN_REG_DATA_IN_MAX                  (0xFFFFFFFFU)

/* DIGIO_DATA_IN_RAW_REG */

#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_DATA_IN_RAW_REG_DATA_IN_RAW_MASK         (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_DATA_IN_RAW_REG_DATA_IN_RAW_SHIFT        (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_DATA_IN_RAW_REG_DATA_IN_RAW_MAX          (0xFFFFFFFFU)

/* DIGIO_DATA_OUT_REG */

#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_DATA_OUT_REG_DATA_OUT_MASK               (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_DATA_OUT_REG_DATA_OUT_SHIFT              (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_DATA_OUT_REG_DATA_OUT_MAX                (0xFFFFFFFFU)

/* DIGIO_DATA_OUT_EN_REG */

#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_DATA_OUT_EN_REG_DATA_OUT_EN_MASK         (0xFFFFFFFFU)
#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_DATA_OUT_EN_REG_DATA_OUT_EN_SHIFT        (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_DATA_OUT_EN_REG_DATA_OUT_EN_MAX          (0xFFFFFFFFU)

/* DIGIO_EXP_REG */

#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_EXP_REG_SW_DATA_OUT_UP_MASK              (0x00000001U)
#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_EXP_REG_SW_DATA_OUT_UP_SHIFT             (0x00000000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_EXP_REG_SW_DATA_OUT_UP_MAX               (0x00000001U)

#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_EXP_REG_OUTVALID_OVR_EN_MASK             (0x00000002U)
#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_EXP_REG_OUTVALID_OVR_EN_SHIFT            (0x00000001U)
#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_EXP_REG_OUTVALID_OVR_EN_MAX              (0x00000001U)

#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_EXP_REG_SW_OUTVALID_MASK                 (0x00000004U)
#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_EXP_REG_SW_OUTVALID_SHIFT                (0x00000002U)
#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_EXP_REG_SW_OUTVALID_MAX                  (0x00000001U)

#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_EXP_REG_OUTVALID_DLY_MASK                (0x000000F0U)
#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_EXP_REG_OUTVALID_DLY_SHIFT               (0x00000004U)
#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_EXP_REG_OUTVALID_DLY_MAX                 (0x0000000FU)

#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_EXP_REG_SOF_DLY_MASK                     (0x00000F00U)
#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_EXP_REG_SOF_DLY_SHIFT                    (0x00000008U)
#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_EXP_REG_SOF_DLY_MAX                      (0x0000000FU)

#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_EXP_REG_SOF_SEL_MASK                     (0x00001000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_EXP_REG_SOF_SEL_SHIFT                    (0x0000000CU)
#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_EXP_REG_SOF_SEL_MAX                      (0x00000001U)

#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_EXP_REG_EOF_SEL_MASK                     (0x00002000U)
#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_EXP_REG_EOF_SEL_SHIFT                    (0x0000000DU)
#define CSL_ICSS_G_PR1_IEP0_SLV_DIGIO_EXP_REG_EOF_SEL_MAX                      (0x00000001U)

#ifdef __cplusplus
}
#endif
#endif
