// Seed: 474030588
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  output wire id_17;
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  assign module_1.id_0 = 0;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_19;
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    output wand id_2,
    output wire id_3,
    output tri1 id_4,
    input tri0 id_5,
    input supply0 id_6,
    output tri1 id_7,
    output supply1 id_8
    , id_12,
    output supply1 id_9,
    output supply1 id_10
);
  wire id_13;
  assign id_9 = id_6;
  and primCall (id_3, id_5, id_0, id_14, id_12, id_6, id_13);
  wire id_14;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_14,
      id_12,
      id_14,
      id_14,
      id_12,
      id_12,
      id_13,
      id_12,
      id_14,
      id_14,
      id_12,
      id_13,
      id_12,
      id_14
  );
endmodule
