{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1542079613724 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1542079613724 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_NANO EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"DE0_NANO\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1542079613739 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542079613775 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542079613775 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 12 25 0 0 " "Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1542079613825 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1542079613825 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1542079613825 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1542079613825 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1542079613933 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1542079613937 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542079614025 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542079614025 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542079614025 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1542079614025 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1542079614027 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1542079614027 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1542079614027 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1542079614027 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1542079614028 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1542079614051 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "45 " "TimeQuest Timing Analyzer is analyzing 45 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1542079614605 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_NANO.SDC " "Reading SDC File: 'DE0_NANO.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1542079614606 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1542079614609 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1542079614609 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1542079614609 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1542079614609 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1542079614610 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "proc\|temp_green\[0\]~3\|combout " "Node \"proc\|temp_green\[0\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079614612 ""} { "Warning" "WSTA_SCC_NODE" "proc\|temp_green\[0\]~3\|datab " "Node \"proc\|temp_green\[0\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079614612 ""}  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1542079614612 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "proc\|temp_red\[0\]~1\|combout " "Node \"proc\|temp_red\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079614612 ""} { "Warning" "WSTA_SCC_NODE" "proc\|temp_red\[0\]~1\|datab " "Node \"proc\|temp_red\[0\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079614612 ""}  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1542079614612 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "proc\|temp_blue\[0\]~2\|combout " "Node \"proc\|temp_blue\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079614612 ""} { "Warning" "WSTA_SCC_NODE" "proc\|temp_blue\[0\]~2\|datab " "Node \"proc\|temp_blue\[0\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079614612 ""}  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1542079614612 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1_D\[11\] " "Node: GPIO_1_D\[11\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Y_ADDR\[0\] GPIO_1_D\[11\] " "Register Y_ADDR\[0\] is being clocked by GPIO_1_D\[11\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1542079614615 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1542079614615 "|DE0_NANO|GPIO_1_D[11]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1_D\[12\] " "Node: GPIO_1_D\[12\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register X_ADDR\[4\] GPIO_1_D\[12\] " "Register X_ADDR\[4\] is being clocked by GPIO_1_D\[12\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1542079614615 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1542079614615 "|DE0_NANO|GPIO_1_D[12]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|address_reg_b\[0\] " "Node: Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|address_reg_b\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch IMAGE_PROCESSOR:proc\|temp_blue\[10\] Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|address_reg_b\[0\] " "Latch IMAGE_PROCESSOR:proc\|temp_blue\[10\] is being clocked by Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|address_reg_b\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1542079614615 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1542079614615 "|DE0_NANO|Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|address_reg_b[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1_D\[10\] " "Node: GPIO_1_D\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register IMAGE_PROCESSOR:proc\|res\[0\] GPIO_1_D\[10\] " "Register IMAGE_PROCESSOR:proc\|res\[0\] is being clocked by GPIO_1_D\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1542079614615 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1542079614615 "|DE0_NANO|GPIO_1_D[10]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1542079614622 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1542079614623 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542079614623 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542079614623 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542079614623 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.666 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  41.666 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542079614623 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  40.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542079614623 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  20.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542079614623 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1542079614623 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542079614694 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542079614694 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542079614694 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542079614694 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_4) " "Automatically promoted node PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542079614694 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542079614694 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IMAGE_PROCESSOR:proc\|temp_blue\[0\]~1  " "Automatically promoted node IMAGE_PROCESSOR:proc\|temp_blue\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542079614694 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IMAGE_PROCESSOR:proc\|temp_blue\[0\]~2 " "Destination node IMAGE_PROCESSOR:proc\|temp_blue\[0\]~2" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 1296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542079614694 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542079614694 ""}  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 1295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542079614694 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IMAGE_PROCESSOR:proc\|temp_green\[0\]~4  " "Automatically promoted node IMAGE_PROCESSOR:proc\|temp_green\[0\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542079614694 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IMAGE_PROCESSOR:proc\|temp_green\[0\]~3 " "Destination node IMAGE_PROCESSOR:proc\|temp_green\[0\]~3" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 1360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542079614694 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542079614694 ""}  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 1483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542079614694 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IMAGE_PROCESSOR:proc\|temp_red\[1\]~0  " "Automatically promoted node IMAGE_PROCESSOR:proc\|temp_red\[1\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542079614695 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IMAGE_PROCESSOR:proc\|temp_red\[0\]~1 " "Destination node IMAGE_PROCESSOR:proc\|temp_red\[0\]~1" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 1329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542079614695 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542079614695 ""}  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/IMAGE_PROCESSOR.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 1328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542079614695 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1542079614971 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542079614971 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542079614972 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542079614973 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542079614974 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1542079614975 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1542079614975 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1542079614976 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1542079614976 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1542079614977 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1542079614977 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/PLL.v" 99 0 0 } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 76 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1542079615016 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[0\] GPIO_0_D\[1\]~output " "PLL \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"GPIO_0_D\[1\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/PLL.v" 99 0 0 } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 76 0 0 } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 27 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1542079615017 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SADDR " "Node \"ADC_SADDR\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SADDR" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDAT " "Node \"ADC_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_ASDO " "Node \"EPCS_ASDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_ASDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_DATA0 " "Node \"EPCS_DATA0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_DCLK " "Node \"EPCS_DCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_NCSO " "Node \"EPCS_NCSO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_NCSO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_IN\[0\] " "Node \"GPIO_0_IN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_IN\[1\] " "Node \"GPIO_0_IN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[0\] " "Node \"GPIO_1_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[1\] " "Node \"GPIO_1_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[25\] " "Node \"GPIO_1_D\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[26\] " "Node \"GPIO_1_D\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[27\] " "Node \"GPIO_1_D\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[28\] " "Node \"GPIO_1_D\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[29\] " "Node \"GPIO_1_D\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[2\] " "Node \"GPIO_1_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[30\] " "Node \"GPIO_1_D\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[31\] " "Node \"GPIO_1_D\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[32\] " "Node \"GPIO_1_D\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[33\] " "Node \"GPIO_1_D\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[3\] " "Node \"GPIO_1_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[4\] " "Node \"GPIO_1_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[5\] " "Node \"GPIO_1_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[6\] " "Node \"GPIO_1_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[7\] " "Node \"GPIO_1_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[8\] " "Node \"GPIO_1_D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_D\[9\] " "Node \"GPIO_1_D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_IN\[0\] " "Node \"GPIO_1_IN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_IN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_IN\[1\] " "Node \"GPIO_1_IN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_IN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[0\] " "Node \"GPIO_2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[10\] " "Node \"GPIO_2\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[11\] " "Node \"GPIO_2\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[12\] " "Node \"GPIO_2\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[1\] " "Node \"GPIO_2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[2\] " "Node \"GPIO_2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[3\] " "Node \"GPIO_2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[4\] " "Node \"GPIO_2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[5\] " "Node \"GPIO_2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[6\] " "Node \"GPIO_2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[7\] " "Node \"GPIO_2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[8\] " "Node \"GPIO_2\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[9\] " "Node \"GPIO_2\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_IN\[0\] " "Node \"GPIO_2_IN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_IN\[1\] " "Node \"GPIO_2_IN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_IN\[2\] " "Node \"GPIO_2_IN\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_CS_N " "Node \"G_SENSOR_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_INT " "Node \"G_SENSOR_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[0\] " "Node \"LED\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[1\] " "Node \"LED\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[2\] " "Node \"LED\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[3\] " "Node \"LED\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[4\] " "Node \"LED\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[5\] " "Node \"LED\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[6\] " "Node \"LED\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[7\] " "Node \"LED\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1542079615054 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1542079615054 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542079615060 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1542079615069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1542079615745 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_MORE_RAMS_OF_TYPE_NEEDED_THAN_ARE_IN_COMPILATION_DEVICE" "66 M9K " "Selected device has 66 RAM location(s) of type M9K.  However, the current design needs more than 66 to successfully fit" { { "Info" "IFITAPI_FITAPI_VPR_RAM_CELLS_CONSTRAINED_TO_ONE_BLOCK_TYPE" "M9K " "List of RAM cells constrained to M9K locations" { { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a15 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 500 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a14 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 470 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a13 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 440 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a12 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 410 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a11 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 380 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a10 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 350 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a9 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 320 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a8 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 290 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a7 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 260 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a6 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 230 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a5 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 200 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a4 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 170 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a3 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 140 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a2 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 110 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a1 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 80 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a0 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 50 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a31 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 980 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a30 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 950 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a29 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 920 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a28 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 890 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a27 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 860 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a26 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 830 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a25 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 800 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a24 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 770 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a23 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 740 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a22 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 710 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a21 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 680 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a20 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 650 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a19 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 620 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a18 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 590 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a17 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 560 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a16 " "Node \"Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 530 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem2\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a15 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 500 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a14 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 470 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a13 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 440 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a12 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 410 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a11 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 380 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a10 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 350 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a9 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 320 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a8 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 290 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a7 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 260 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a6 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 230 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a5 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 200 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a4 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 170 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a3 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 140 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a2 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 110 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a1 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 80 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a0 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 50 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a31 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 980 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a30 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 950 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a29 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 920 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a28 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 890 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a27 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 860 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a26 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 830 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a25 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 800 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a24 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 770 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a23 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 740 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a22 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 710 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a21 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 680 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a20 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 650 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a19 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 620 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a18 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 590 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a17 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 560 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a16 " "Node \"Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 530 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a15 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 500 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a14 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 470 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a13 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 440 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a12 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 410 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a11 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 380 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a10 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 350 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a9 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 320 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a8 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 290 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a7 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 260 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a6 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 230 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a5 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 200 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a4 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 170 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a3 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 140 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a2 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 110 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a1 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 80 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a0 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 50 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a31 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 980 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a30 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 950 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a29 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 920 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a28 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 890 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a27 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 860 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a26 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 830 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a25 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 800 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a24 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 770 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a23 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 740 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a22 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 710 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a21 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 680 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a20 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 650 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a19 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 620 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a18 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 590 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a17 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 560 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a16 " "Node \"Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_j5f1.tdf" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/db/altsyncram_j5f1.tdf" 530 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dual_Port_RAM_M9K:mem1\|altsyncram:mem_rtl_0\|altsyncram_j5f1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542079615766 ""}  } {  } 0 170057 "List of RAM cells constrained to %1!s! locations" 0 0 "Design Software" 0 -1 1542079615766 ""}  } { { "c:/intelfpga_lite/17.0/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" "MEM" } }  } 0 170048 "Selected device has %1!d! RAM location(s) of type %2!s!.  However, the current design needs more than %1!d! to successfully fit" 0 0 "Fitter" 0 -1 1542079615766 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542079615774 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.01 " "Total time spent on timing analysis during the Fitter is 0.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1542079615774 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1542079616869 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1542079616874 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "18 Cyclone IV E " "18 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[24\] 3.3-V LVTTL N15 " "Pin GPIO_1_D\[24\] uses I/O standard 3.3-V LVTTL at N15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[24] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[24\]" } } } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542079616875 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[23\] 3.3-V LVTTL N16 " "Pin GPIO_1_D\[23\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[23] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[23\]" } } } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542079616875 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[22\] 3.3-V LVTTL R14 " "Pin GPIO_1_D\[22\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[22] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[22\]" } } } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542079616875 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[21\] 3.3-V LVTTL P16 " "Pin GPIO_1_D\[21\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[21] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[21\]" } } } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542079616875 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[13\] 3.3-V LVTTL P9 " "Pin GPIO_1_D\[13\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[13] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[13\]" } } } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542079616875 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542079616875 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542079616875 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542079616875 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[10\] 3.3-V LVTTL P11 " "Pin GPIO_1_D\[10\] uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[10] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[10\]" } } } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542079616875 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[11\] 3.3-V LVTTL R10 " "Pin GPIO_1_D\[11\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[11] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[11\]" } } } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542079616875 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[12\] 3.3-V LVTTL N12 " "Pin GPIO_1_D\[12\] uses I/O standard 3.3-V LVTTL at N12" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[12] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[12\]" } } } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542079616875 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[14\] 3.3-V LVTTL N9 " "Pin GPIO_1_D\[14\] uses I/O standard 3.3-V LVTTL at N9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[14] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[14\]" } } } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542079616875 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[15\] 3.3-V LVTTL N11 " "Pin GPIO_1_D\[15\] uses I/O standard 3.3-V LVTTL at N11" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[15] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[15\]" } } } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542079616875 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[16\] 3.3-V LVTTL L16 " "Pin GPIO_1_D\[16\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[16] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[16\]" } } } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542079616875 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[19\] 3.3-V LVTTL L15 " "Pin GPIO_1_D\[19\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[19] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[19\]" } } } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542079616875 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[20\] 3.3-V LVTTL P15 " "Pin GPIO_1_D\[20\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[20] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[20\]" } } } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542079616875 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[17\] 3.3-V LVTTL K16 " "Pin GPIO_1_D\[17\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[17] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[17\]" } } } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542079616875 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_D\[18\] 3.3-V LVTTL R16 " "Pin GPIO_1_D\[18\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_D[18] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_D\[18\]" } } } } { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542079616875 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1542079616875 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.fit.smsg " "Generated suppressed messages file C:/Users/labuser/Downloads/ScoobySnacks-master/Lab4/Lab4_FPGA_Template1_actualbest/DE0_NANO.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1542079617007 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 125 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 125 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1208 " "Peak virtual memory: 1208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542079617115 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 12 22:26:57 2018 " "Processing ended: Mon Nov 12 22:26:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542079617115 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542079617115 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542079617115 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1542079617115 ""}
