# Generated by Yosys 0.53 (git sha1 53c22ab7c0ced80861c7536c5dae682c30fb5834, clang++ 17.0.0 -fPIC -O3)
autoidx 9
attribute \top 1
attribute \src "examples/patterns/security/access_control/locked_reg/verilog/async_mux.v:5.1-23.10"
module \async_mux
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/async_mux.v:13.1-21.4"
  wire $0\data_out[0:0]
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/async_mux.v:6.24-6.27"
  wire input 1 \clk
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/async_mux.v:7.24-7.31"
  wire input 2 \data_in
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/async_mux.v:10.24-10.32"
  wire output 5 \data_out
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/async_mux.v:8.24-8.30"
  wire input 3 \resetn
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/async_mux.v:9.24-9.32"
  wire input 4 \write_en
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/async_mux.v:13.1-21.4"
  cell $adff $procdff$8
    parameter \ARST_POLARITY 0
    parameter \ARST_VALUE 1'0
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \ARST \resetn
    connect \CLK \clk
    connect \D $0\data_out[0:0]
    connect \Q \data_out
  end
  attribute \src "examples/patterns/security/access_control/locked_reg/verilog/async_mux.v:19.21-19.50"
  cell $mux $ternary$examples/patterns/security/access_control/locked_reg/verilog/async_mux.v:19$3
    parameter \WIDTH 1
    connect \A \data_out
    connect \B \data_in
    connect \S \write_en
    connect \Y $0\data_out[0:0]
  end
end
