

================================================================
== Vivado HLS Report for 'dense_1'
================================================================
* Date:           Sat Aug 10 20:32:32 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       d2_fp2_u10_ap5
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     9.634|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  40151|  40151|  40151|  40151|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-------+-------+----------+-----------+-----------+------+----------+
        |              |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-------+-------+----------+-----------+-----------+------+----------+
        |- DENSE_LOOP  |  40150|  40150|       803|          -|          -|    50|    no    |
        | + FLAT_LOOP  |    800|    800|         2|          -|          -|   400|    no    |
        +--------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_lp/dense_1.cpp:9]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ 0, %0 ], [ %i, %DENSE_LOOP_end ]"   --->   Operation 7 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i13 [ 0, %0 ], [ %add_ln9, %DENSE_LOOP_end ]" [cnn_ap_lp/dense_1.cpp:9]   --->   Operation 8 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%phi_urem = phi i6 [ 0, %0 ], [ %select_ln22, %DENSE_LOOP_end ]" [cnn_ap_lp/dense_1.cpp:22]   --->   Operation 9 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.67ns)   --->   "%add_ln9 = add i13 %phi_mul1, 103" [cnn_ap_lp/dense_1.cpp:9]   --->   Operation 10 'add' 'add_ln9' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (1.42ns)   --->   "%icmp_ln9 = icmp eq i6 %i_0, -14" [cnn_ap_lp/dense_1.cpp:9]   --->   Operation 11 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.82ns)   --->   "%i = add i6 %i_0, 1" [cnn_ap_lp/dense_1.cpp:9]   --->   Operation 13 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %3, label %DENSE_LOOP_begin" [cnn_ap_lp/dense_1.cpp:9]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2466) nounwind" [cnn_ap_lp/dense_1.cpp:9]   --->   Operation 15 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str2466)" [cnn_ap_lp/dense_1.cpp:9]   --->   Operation 16 'specregionbegin' 'tmp' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i6 %i_0 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 17 'zext' 'zext_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i6 %i_0 to i15" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 18 'zext' 'zext_ln13' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.76ns)   --->   "br label %2" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 19 'br' <Predicate = (!icmp_ln9)> <Delay = 1.76>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_lp/dense_1.cpp:23]   --->   Operation 20 'ret' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.19>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i14 [ 0, %DENSE_LOOP_begin ], [ %sum_V, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ]"   --->   Operation 21 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%j_0 = phi i9 [ 0, %DENSE_LOOP_begin ], [ %j, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ]"   --->   Operation 22 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%phi_mul = phi i15 [ 0, %DENSE_LOOP_begin ], [ %add_ln1117_10, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ]" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 23 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.66ns)   --->   "%icmp_ln13 = icmp eq i9 %j_0, -112" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 24 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400)"   --->   Operation 25 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.82ns)   --->   "%j = add i9 %j_0, 1" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 26 'add' 'j' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i, label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i9 %j_0 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 28 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.94ns)   --->   "%add_ln1117_10 = add i15 %phi_mul, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 29 'add' 'add_ln1117_10' <Predicate = (!icmp_ln13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (1.94ns)   --->   "%add_ln1117 = add i15 %phi_mul, %zext_ln13" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 30 'add' 'add_ln1117' <Predicate = (!icmp_ln13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i15 %add_ln1117 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 31 'zext' 'zext_ln1117' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 32 'getelementptr' 'dense_1_weights_V_ad' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%flat_array_V_addr = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_1" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 33 'getelementptr' 'flat_array_V_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (3.25ns)   --->   "%flat_array_V_load = load i14* %flat_array_V_addr, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 34 'load' 'flat_array_V_load' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 10> <RAM>
ST_3 : Operation 35 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo = load i9* %dense_1_weights_V_ad, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 35 'load' 'dense_1_weights_V_lo' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%dense_1_bias_V_addr = getelementptr [50 x i6]* @dense_1_bias_V, i64 0, i64 %zext_ln14" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 36 'getelementptr' 'dense_1_bias_V_addr' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (3.25ns)   --->   "%p_Val2_17 = load i6* %dense_1_bias_V_addr, align 1" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 37 'load' 'p_Val2_17' <Predicate = (icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_7 = call i4 @_ssdm_op_PartSelect.i4.i13.i32.i32(i13 %phi_mul1, i32 9, i32 12)" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 38 'partselect' 'tmp_7' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 9.63>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str3467) nounwind" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 39 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/2] (3.25ns)   --->   "%flat_array_V_load = load i14* %flat_array_V_addr, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 40 'load' 'flat_array_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 10> <RAM>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i14 %flat_array_V_load to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 41 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo = load i9* %dense_1_weights_V_ad, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 42 'load' 'dense_1_weights_V_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i9 %dense_1_weights_V_lo to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 43 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (3.36ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i22 %sext_ln1192_10, %sext_ln1192" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 44 'mul' 'mul_ln1192' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%lhs_V = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_s, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 45 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V = add i22 %mul_ln1192, %lhs_V" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 46 'add' 'ret_V' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%sum_V = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 47 'partselect' 'sum_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br label %2" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 8.08>
ST_5 : Operation 49 [1/2] (3.25ns)   --->   "%p_Val2_17 = load i6* %dense_1_bias_V_addr, align 1" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 49 'load' 'p_Val2_17' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i6 %p_Val2_17 to i14" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 50 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i14 %p_Val2_s to i13" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 51 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i6 %p_Val2_17 to i13" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 52 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (1.81ns)   --->   "%add_ln703 = add i14 %p_Val2_s, %sext_ln1265" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 53 'add' 'add_ln703' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (1.67ns)   --->   "%add_ln203 = add i13 %sext_ln703, %trunc_ln703" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 54 'add' 'add_ln203' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i6 %phi_urem to i4" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 55 'trunc' 'trunc_ln203' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i4 %tmp_7 to i64" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 56 'zext' 'zext_ln203' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%dense_1_out_0_V_add = getelementptr [10 x i13]* %dense_1_out_0_V, i64 0, i64 %zext_ln203" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 57 'getelementptr' 'dense_1_out_0_V_add' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%dense_1_out_1_V_add = getelementptr [10 x i13]* %dense_1_out_1_V, i64 0, i64 %zext_ln203" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 58 'getelementptr' 'dense_1_out_1_V_add' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%dense_1_out_2_V_add = getelementptr [10 x i13]* %dense_1_out_2_V, i64 0, i64 %zext_ln203" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 59 'getelementptr' 'dense_1_out_2_V_add' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%dense_1_out_3_V_add = getelementptr [10 x i13]* %dense_1_out_3_V, i64 0, i64 %zext_ln203" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 60 'getelementptr' 'dense_1_out_3_V_add' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%dense_1_out_4_V_add = getelementptr [10 x i13]* %dense_1_out_4_V, i64 0, i64 %zext_ln203" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 61 'getelementptr' 'dense_1_out_4_V_add' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703, i32 13)" [cnn_ap_lp/dense_1.cpp:19]   --->   Operation 62 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.69ns)   --->   "%select_ln19 = select i1 %tmp_8, i13 0, i13 %add_ln203" [cnn_ap_lp/dense_1.cpp:19]   --->   Operation 63 'select' 'select_ln19' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (1.30ns)   --->   "switch i4 %trunc_ln203, label %branch4 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
  ]" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 64 'switch' <Predicate = true> <Delay = 1.30>
ST_5 : Operation 65 [1/1] (2.32ns)   --->   "store i13 %select_ln19, i13* %dense_1_out_3_V_add, align 2" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 65 'store' <Predicate = (trunc_ln203 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 10> <RAM>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "br label %DENSE_LOOP_end" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 66 'br' <Predicate = (trunc_ln203 == 3)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (2.32ns)   --->   "store i13 %select_ln19, i13* %dense_1_out_2_V_add, align 2" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 67 'store' <Predicate = (trunc_ln203 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 10> <RAM>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "br label %DENSE_LOOP_end" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 68 'br' <Predicate = (trunc_ln203 == 2)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (2.32ns)   --->   "store i13 %select_ln19, i13* %dense_1_out_1_V_add, align 2" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 69 'store' <Predicate = (trunc_ln203 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 10> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "br label %DENSE_LOOP_end" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 70 'br' <Predicate = (trunc_ln203 == 1)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (2.32ns)   --->   "store i13 %select_ln19, i13* %dense_1_out_0_V_add, align 2" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 71 'store' <Predicate = (trunc_ln203 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 10> <RAM>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "br label %DENSE_LOOP_end" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 72 'br' <Predicate = (trunc_ln203 == 0)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (2.32ns)   --->   "store i13 %select_ln19, i13* %dense_1_out_4_V_add, align 2" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 73 'store' <Predicate = (trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203 != 2 & trunc_ln203 != 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 10> <RAM>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "br label %DENSE_LOOP_end" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 74 'br' <Predicate = (trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203 != 2 & trunc_ln203 != 3)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (1.82ns)   --->   "%add_ln22 = add i6 %phi_urem, 1" [cnn_ap_lp/dense_1.cpp:22]   --->   Operation 75 'add' 'add_ln22' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (1.42ns)   --->   "%icmp_ln22 = icmp ult i6 %add_ln22, 5" [cnn_ap_lp/dense_1.cpp:22]   --->   Operation 76 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (1.18ns)   --->   "%select_ln22 = select i1 %icmp_ln22, i6 %add_ln22, i6 0" [cnn_ap_lp/dense_1.cpp:22]   --->   Operation 77 'select' 'select_ln22' <Predicate = true> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str2466, i32 %tmp)" [cnn_ap_lp/dense_1.cpp:22]   --->   Operation 78 'specregionend' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "br label %1" [cnn_ap_lp/dense_1.cpp:9]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ flat_array_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_1_out_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dense_1_out_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dense_1_out_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dense_1_out_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dense_1_out_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dense_1_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_1_bias_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln9               (br               ) [ 011111]
i_0                  (phi              ) [ 001000]
phi_mul1             (phi              ) [ 001110]
phi_urem             (phi              ) [ 001111]
add_ln9              (add              ) [ 011111]
icmp_ln9             (icmp             ) [ 001111]
empty                (speclooptripcount) [ 000000]
i                    (add              ) [ 011111]
br_ln9               (br               ) [ 000000]
specloopname_ln9     (specloopname     ) [ 000000]
tmp                  (specregionbegin  ) [ 000111]
zext_ln14            (zext             ) [ 000110]
zext_ln13            (zext             ) [ 000110]
br_ln13              (br               ) [ 001111]
ret_ln23             (ret              ) [ 000000]
p_Val2_s             (phi              ) [ 000111]
j_0                  (phi              ) [ 000100]
phi_mul              (phi              ) [ 000100]
icmp_ln13            (icmp             ) [ 001111]
empty_60             (speclooptripcount) [ 000000]
j                    (add              ) [ 001111]
br_ln13              (br               ) [ 000000]
zext_ln14_1          (zext             ) [ 000000]
add_ln1117_10        (add              ) [ 001111]
add_ln1117           (add              ) [ 000000]
zext_ln1117          (zext             ) [ 000000]
dense_1_weights_V_ad (getelementptr    ) [ 000010]
flat_array_V_addr    (getelementptr    ) [ 000010]
dense_1_bias_V_addr  (getelementptr    ) [ 000001]
tmp_7                (partselect       ) [ 000001]
specloopname_ln13    (specloopname     ) [ 000000]
flat_array_V_load    (load             ) [ 000000]
sext_ln1192          (sext             ) [ 000000]
dense_1_weights_V_lo (load             ) [ 000000]
sext_ln1192_10       (sext             ) [ 000000]
mul_ln1192           (mul              ) [ 000000]
lhs_V                (bitconcatenate   ) [ 000000]
ret_V                (add              ) [ 000000]
sum_V                (partselect       ) [ 001111]
br_ln13              (br               ) [ 001111]
p_Val2_17            (load             ) [ 000000]
sext_ln1265          (sext             ) [ 000000]
trunc_ln703          (trunc            ) [ 000000]
sext_ln703           (sext             ) [ 000000]
add_ln703            (add              ) [ 000000]
add_ln203            (add              ) [ 000000]
trunc_ln203          (trunc            ) [ 001111]
zext_ln203           (zext             ) [ 000000]
dense_1_out_0_V_add  (getelementptr    ) [ 000000]
dense_1_out_1_V_add  (getelementptr    ) [ 000000]
dense_1_out_2_V_add  (getelementptr    ) [ 000000]
dense_1_out_3_V_add  (getelementptr    ) [ 000000]
dense_1_out_4_V_add  (getelementptr    ) [ 000000]
tmp_8                (bitselect        ) [ 000000]
select_ln19          (select           ) [ 000000]
switch_ln17          (switch           ) [ 000000]
store_ln17           (store            ) [ 000000]
br_ln17              (br               ) [ 000000]
store_ln17           (store            ) [ 000000]
br_ln17              (br               ) [ 000000]
store_ln17           (store            ) [ 000000]
br_ln17              (br               ) [ 000000]
store_ln17           (store            ) [ 000000]
br_ln17              (br               ) [ 000000]
store_ln17           (store            ) [ 000000]
br_ln17              (br               ) [ 000000]
add_ln22             (add              ) [ 000000]
icmp_ln22            (icmp             ) [ 000000]
select_ln22          (select           ) [ 011111]
empty_61             (specregionend    ) [ 000000]
br_ln9               (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="flat_array_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dense_1_out_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_out_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dense_1_out_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_out_1_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dense_1_out_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_out_2_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dense_1_out_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_out_3_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dense_1_out_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_out_4_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dense_1_weights_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dense_1_bias_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2466"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3467"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i14.i8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="dense_1_weights_V_ad_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="9" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="15" slack="0"/>
<pin id="90" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_weights_V_ad/3 "/>
</bind>
</comp>

<comp id="93" class="1004" name="flat_array_V_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="14" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="9" slack="0"/>
<pin id="97" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flat_array_V_addr/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="9" slack="0"/>
<pin id="102" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flat_array_V_load/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="15" slack="0"/>
<pin id="108" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_1_weights_V_lo/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="dense_1_bias_V_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="6" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="6" slack="1"/>
<pin id="116" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_bias_V_addr/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="6" slack="0"/>
<pin id="121" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_17/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="dense_1_out_0_V_add_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="13" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="4" slack="0"/>
<pin id="129" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_out_0_V_add/5 "/>
</bind>
</comp>

<comp id="132" class="1004" name="dense_1_out_1_V_add_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="13" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="4" slack="0"/>
<pin id="136" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_out_1_V_add/5 "/>
</bind>
</comp>

<comp id="139" class="1004" name="dense_1_out_2_V_add_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="13" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="4" slack="0"/>
<pin id="143" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_out_2_V_add/5 "/>
</bind>
</comp>

<comp id="146" class="1004" name="dense_1_out_3_V_add_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="13" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="4" slack="0"/>
<pin id="150" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_out_3_V_add/5 "/>
</bind>
</comp>

<comp id="153" class="1004" name="dense_1_out_4_V_add_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="13" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="4" slack="0"/>
<pin id="157" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_out_4_V_add/5 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln17_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="0"/>
<pin id="162" dir="0" index="1" bw="13" slack="0"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/5 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln17_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="4" slack="0"/>
<pin id="168" dir="0" index="1" bw="13" slack="0"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/5 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln17_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="0"/>
<pin id="174" dir="0" index="1" bw="13" slack="0"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/5 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln17_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="0"/>
<pin id="180" dir="0" index="1" bw="13" slack="0"/>
<pin id="181" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/5 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln17_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="0"/>
<pin id="186" dir="0" index="1" bw="13" slack="0"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/5 "/>
</bind>
</comp>

<comp id="190" class="1005" name="i_0_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="6" slack="1"/>
<pin id="192" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="i_0_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="6" slack="0"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="201" class="1005" name="phi_mul1_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="13" slack="1"/>
<pin id="203" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="phi_mul1_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="13" slack="0"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/2 "/>
</bind>
</comp>

<comp id="213" class="1005" name="phi_urem_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="6" slack="1"/>
<pin id="215" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="phi_urem (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="phi_urem_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="6" slack="1"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_urem/2 "/>
</bind>
</comp>

<comp id="225" class="1005" name="p_Val2_s_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="14" slack="1"/>
<pin id="227" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="p_Val2_s_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="14" slack="1"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/3 "/>
</bind>
</comp>

<comp id="237" class="1005" name="j_0_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="9" slack="1"/>
<pin id="239" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="j_0_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="9" slack="0"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="248" class="1005" name="phi_mul_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="15" slack="1"/>
<pin id="250" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="phi_mul_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="15" slack="0"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="add_ln9_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="13" slack="0"/>
<pin id="261" dir="0" index="1" bw="8" slack="0"/>
<pin id="262" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="icmp_ln9_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="6" slack="0"/>
<pin id="267" dir="0" index="1" bw="5" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="i_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="6" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="zext_ln14_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="6" slack="0"/>
<pin id="279" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="zext_ln13_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="6" slack="0"/>
<pin id="283" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="icmp_ln13_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="9" slack="0"/>
<pin id="287" dir="0" index="1" bw="8" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="j_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="9" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln14_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="9" slack="0"/>
<pin id="299" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_1/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="add_ln1117_10_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="15" slack="0"/>
<pin id="304" dir="0" index="1" bw="7" slack="0"/>
<pin id="305" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117_10/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="add_ln1117_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="15" slack="0"/>
<pin id="310" dir="0" index="1" bw="6" slack="1"/>
<pin id="311" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="zext_ln1117_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="15" slack="0"/>
<pin id="315" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_7_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="0"/>
<pin id="320" dir="0" index="1" bw="13" slack="1"/>
<pin id="321" dir="0" index="2" bw="5" slack="0"/>
<pin id="322" dir="0" index="3" bw="5" slack="0"/>
<pin id="323" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="sext_ln1192_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="14" slack="0"/>
<pin id="330" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="sext_ln1192_10_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="9" slack="0"/>
<pin id="334" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_10/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="lhs_V_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="22" slack="0"/>
<pin id="338" dir="0" index="1" bw="14" slack="1"/>
<pin id="339" dir="0" index="2" bw="1" slack="0"/>
<pin id="340" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="sum_V_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="14" slack="0"/>
<pin id="346" dir="0" index="1" bw="22" slack="0"/>
<pin id="347" dir="0" index="2" bw="5" slack="0"/>
<pin id="348" dir="0" index="3" bw="6" slack="0"/>
<pin id="349" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sum_V/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="sext_ln1265_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="6" slack="0"/>
<pin id="355" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1265/5 "/>
</bind>
</comp>

<comp id="357" class="1004" name="trunc_ln703_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="14" slack="1"/>
<pin id="359" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703/5 "/>
</bind>
</comp>

<comp id="361" class="1004" name="sext_ln703_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="6" slack="0"/>
<pin id="363" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/5 "/>
</bind>
</comp>

<comp id="365" class="1004" name="add_ln703_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="14" slack="1"/>
<pin id="367" dir="0" index="1" bw="6" slack="0"/>
<pin id="368" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="add_ln203_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="6" slack="0"/>
<pin id="373" dir="0" index="1" bw="13" slack="0"/>
<pin id="374" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="trunc_ln203_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="6" slack="2"/>
<pin id="379" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203/5 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln203_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="4" slack="1"/>
<pin id="383" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/5 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_8_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="14" slack="0"/>
<pin id="392" dir="0" index="2" bw="5" slack="0"/>
<pin id="393" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="397" class="1004" name="select_ln19_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="0" index="2" bw="13" slack="0"/>
<pin id="401" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19/5 "/>
</bind>
</comp>

<comp id="410" class="1004" name="add_ln22_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="6" slack="2"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/5 "/>
</bind>
</comp>

<comp id="416" class="1004" name="icmp_ln22_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="6" slack="0"/>
<pin id="418" dir="0" index="1" bw="4" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/5 "/>
</bind>
</comp>

<comp id="422" class="1004" name="select_ln22_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="6" slack="0"/>
<pin id="425" dir="0" index="2" bw="1" slack="0"/>
<pin id="426" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22/5 "/>
</bind>
</comp>

<comp id="430" class="1007" name="grp_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="9" slack="0"/>
<pin id="432" dir="0" index="1" bw="14" slack="0"/>
<pin id="433" dir="0" index="2" bw="22" slack="0"/>
<pin id="434" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192/4 ret_V/4 "/>
</bind>
</comp>

<comp id="439" class="1005" name="add_ln9_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="13" slack="0"/>
<pin id="441" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln9 "/>
</bind>
</comp>

<comp id="447" class="1005" name="i_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="6" slack="0"/>
<pin id="449" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="452" class="1005" name="zext_ln14_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="64" slack="1"/>
<pin id="454" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="457" class="1005" name="zext_ln13_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="15" slack="1"/>
<pin id="459" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="465" class="1005" name="j_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="9" slack="0"/>
<pin id="467" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="470" class="1005" name="add_ln1117_10_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="15" slack="0"/>
<pin id="472" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1117_10 "/>
</bind>
</comp>

<comp id="475" class="1005" name="dense_1_weights_V_ad_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="15" slack="1"/>
<pin id="477" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_weights_V_ad "/>
</bind>
</comp>

<comp id="480" class="1005" name="flat_array_V_addr_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="9" slack="1"/>
<pin id="482" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="flat_array_V_addr "/>
</bind>
</comp>

<comp id="485" class="1005" name="dense_1_bias_V_addr_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="6" slack="1"/>
<pin id="487" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_bias_V_addr "/>
</bind>
</comp>

<comp id="490" class="1005" name="tmp_7_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="4" slack="1"/>
<pin id="492" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="495" class="1005" name="sum_V_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="14" slack="1"/>
<pin id="497" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

<comp id="503" class="1005" name="select_ln22_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="6" slack="1"/>
<pin id="505" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln22 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="50" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="0" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="50" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="93" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="86" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="50" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="112" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="130"><net_src comp="2" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="50" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="50" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="6" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="50" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="50" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="10" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="50" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="146" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="139" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="132" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="125" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="189"><net_src comp="153" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="16" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="18" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="205" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="216"><net_src comp="16" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="217" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="228"><net_src comp="36" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="229" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="240"><net_src comp="38" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="40" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="263"><net_src comp="205" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="20" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="194" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="22" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="194" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="28" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="280"><net_src comp="194" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="194" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="241" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="42" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="241" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="46" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="241" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="306"><net_src comp="252" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="48" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="252" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="308" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="324"><net_src comp="52" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="201" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="326"><net_src comp="54" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="327"><net_src comp="56" pin="0"/><net_sink comp="318" pin=3"/></net>

<net id="331"><net_src comp="100" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="106" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="60" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="225" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="62" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="350"><net_src comp="64" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="66" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="352"><net_src comp="68" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="356"><net_src comp="119" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="225" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="119" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="225" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="353" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="361" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="357" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="380"><net_src comp="213" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="381" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="386"><net_src comp="381" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="387"><net_src comp="381" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="388"><net_src comp="381" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="394"><net_src comp="70" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="365" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="72" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="402"><net_src comp="389" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="18" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="371" pin="2"/><net_sink comp="397" pin=2"/></net>

<net id="405"><net_src comp="397" pin="3"/><net_sink comp="160" pin=1"/></net>

<net id="406"><net_src comp="397" pin="3"/><net_sink comp="166" pin=1"/></net>

<net id="407"><net_src comp="397" pin="3"/><net_sink comp="172" pin=1"/></net>

<net id="408"><net_src comp="397" pin="3"/><net_sink comp="178" pin=1"/></net>

<net id="409"><net_src comp="397" pin="3"/><net_sink comp="184" pin=1"/></net>

<net id="414"><net_src comp="213" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="28" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="410" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="82" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="427"><net_src comp="416" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="410" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="16" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="435"><net_src comp="332" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="328" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="336" pin="3"/><net_sink comp="430" pin=2"/></net>

<net id="438"><net_src comp="430" pin="3"/><net_sink comp="344" pin=1"/></net>

<net id="442"><net_src comp="259" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="450"><net_src comp="271" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="455"><net_src comp="277" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="460"><net_src comp="281" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="468"><net_src comp="291" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="473"><net_src comp="302" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="478"><net_src comp="86" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="483"><net_src comp="93" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="488"><net_src comp="112" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="493"><net_src comp="318" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="498"><net_src comp="344" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="506"><net_src comp="422" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="217" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dense_1_out_0_V | {5 }
	Port: dense_1_out_1_V | {5 }
	Port: dense_1_out_2_V | {5 }
	Port: dense_1_out_3_V | {5 }
	Port: dense_1_out_4_V | {5 }
 - Input state : 
	Port: dense_1 : flat_array_V | {3 4 }
	Port: dense_1 : dense_1_weights_V | {3 4 }
	Port: dense_1 : dense_1_bias_V | {3 5 }
  - Chain level:
	State 1
	State 2
		add_ln9 : 1
		icmp_ln9 : 1
		i : 1
		br_ln9 : 2
		zext_ln14 : 1
		zext_ln13 : 1
	State 3
		icmp_ln13 : 1
		j : 1
		br_ln13 : 2
		zext_ln14_1 : 1
		add_ln1117_10 : 1
		add_ln1117 : 1
		zext_ln1117 : 2
		dense_1_weights_V_ad : 3
		flat_array_V_addr : 2
		flat_array_V_load : 3
		dense_1_weights_V_lo : 4
		p_Val2_17 : 1
	State 4
		sext_ln1192 : 1
		sext_ln1192_10 : 1
		mul_ln1192 : 2
		ret_V : 3
		sum_V : 4
	State 5
		sext_ln1265 : 1
		sext_ln703 : 1
		add_ln703 : 2
		add_ln203 : 2
		dense_1_out_0_V_add : 1
		dense_1_out_1_V_add : 1
		dense_1_out_2_V_add : 1
		dense_1_out_3_V_add : 1
		dense_1_out_4_V_add : 1
		tmp_8 : 3
		select_ln19 : 4
		switch_ln17 : 1
		store_ln17 : 5
		store_ln17 : 5
		store_ln17 : 5
		store_ln17 : 5
		store_ln17 : 5
		icmp_ln22 : 1
		select_ln22 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |     add_ln9_fu_259    |    0    |    0    |    17   |
|          |        i_fu_271       |    0    |    0    |    15   |
|          |        j_fu_291       |    0    |    0    |    15   |
|    add   |  add_ln1117_10_fu_302 |    0    |    0    |    21   |
|          |   add_ln1117_fu_308   |    0    |    0    |    21   |
|          |    add_ln703_fu_365   |    0    |    0    |    19   |
|          |    add_ln203_fu_371   |    0    |    0    |    17   |
|          |    add_ln22_fu_410    |    0    |    0    |    15   |
|----------|-----------------------|---------|---------|---------|
|          |    icmp_ln9_fu_265    |    0    |    0    |    11   |
|   icmp   |    icmp_ln13_fu_285   |    0    |    0    |    13   |
|          |    icmp_ln22_fu_416   |    0    |    0    |    11   |
|----------|-----------------------|---------|---------|---------|
|  select  |   select_ln19_fu_397  |    0    |    0    |    13   |
|          |   select_ln22_fu_422  |    0    |    0    |    6    |
|----------|-----------------------|---------|---------|---------|
|  muladd  |       grp_fu_430      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    zext_ln14_fu_277   |    0    |    0    |    0    |
|          |    zext_ln13_fu_281   |    0    |    0    |    0    |
|   zext   |   zext_ln14_1_fu_297  |    0    |    0    |    0    |
|          |   zext_ln1117_fu_313  |    0    |    0    |    0    |
|          |   zext_ln203_fu_381   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|      tmp_7_fu_318     |    0    |    0    |    0    |
|          |      sum_V_fu_344     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   sext_ln1192_fu_328  |    0    |    0    |    0    |
|   sext   | sext_ln1192_10_fu_332 |    0    |    0    |    0    |
|          |   sext_ln1265_fu_353  |    0    |    0    |    0    |
|          |   sext_ln703_fu_361   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|      lhs_V_fu_336     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln703_fu_357  |    0    |    0    |    0    |
|          |   trunc_ln203_fu_377  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
| bitselect|      tmp_8_fu_389     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    1    |    0    |   194   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|    add_ln1117_10_reg_470   |   15   |
|       add_ln9_reg_439      |   13   |
| dense_1_bias_V_addr_reg_485|    6   |
|dense_1_weights_V_ad_reg_475|   15   |
|  flat_array_V_addr_reg_480 |    9   |
|         i_0_reg_190        |    6   |
|          i_reg_447         |    6   |
|         j_0_reg_237        |    9   |
|          j_reg_465         |    9   |
|      p_Val2_s_reg_225      |   14   |
|      phi_mul1_reg_201      |   13   |
|       phi_mul_reg_248      |   15   |
|      phi_urem_reg_213      |    6   |
|     select_ln22_reg_503    |    6   |
|        sum_V_reg_495       |   14   |
|        tmp_7_reg_490       |    4   |
|      zext_ln13_reg_457     |   15   |
|      zext_ln14_reg_452     |   64   |
+----------------------------+--------+
|            Total           |   239  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_100 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_106 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_119 |  p0  |   2  |   6  |   12   ||    9    |
|  phi_mul1_reg_201 |  p0  |   2  |  13  |   26   ||    9    |
|  phi_urem_reg_213 |  p0  |   2  |   6  |   12   ||    9    |
|  p_Val2_s_reg_225 |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   126  ||  10.614 ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   194  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   54   |
|  Register |    -   |    -   |   239  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   10   |   239  |   248  |
+-----------+--------+--------+--------+--------+
