//Verilog generated by VPR  from post-place-and-route implementation
module fabric_up_down_counter (
    input \$auto$clkbufmap.cc:317:execute$2348 ,
    input \$iopadmap$counter_input[0] ,
    input \$iopadmap$counter_input[1] ,
    input \$iopadmap$counter_input[2] ,
    input \$iopadmap$counter_input[3] ,
    input \$iopadmap$counter_input[4] ,
    input \$iopadmap$counter_input[5] ,
    input \$iopadmap$counter_input[6] ,
    input \$iopadmap$counter_input[7] ,
    input \$iopadmap$counter_input[8] ,
    input \$iopadmap$counter_input[9] ,
    input \$iopadmap$counter_input[10] ,
    input \$iopadmap$counter_input[11] ,
    input \$iopadmap$counter_input[12] ,
    input \$iopadmap$counter_input[13] ,
    input \$iopadmap$counter_input[14] ,
    input \$iopadmap$counter_input[15] ,
    input \$iopadmap$dir ,
    input \$iopadmap$load ,
    input \$iopadmap$reset ,
    output \counter_data[0] ,
    output \counter_data[1] ,
    output \counter_data[2] ,
    output \counter_data[3] ,
    output \counter_data[4] ,
    output \counter_data[5] ,
    output \counter_data[6] ,
    output \counter_data[7] ,
    output \counter_data[8] ,
    output \counter_data[9] ,
    output \counter_data[10] ,
    output \counter_data[11] ,
    output \counter_data[12] ,
    output \counter_data[13] ,
    output \counter_data[14] ,
    output \counter_data[15] ,
    output \$auto$rs_design_edit.cc:870:execute$2412 ,
    output \$auto$rs_design_edit.cc:870:execute$2413 ,
    output \$auto$rs_design_edit.cc:870:execute$2414 ,
    output \$auto$rs_design_edit.cc:870:execute$2415 ,
    output \$auto$rs_design_edit.cc:870:execute$2416 ,
    output \$auto$rs_design_edit.cc:870:execute$2417 ,
    output \$auto$rs_design_edit.cc:870:execute$2418 ,
    output \$auto$rs_design_edit.cc:870:execute$2419 ,
    output \$auto$rs_design_edit.cc:870:execute$2420 ,
    output \$auto$rs_design_edit.cc:870:execute$2421 ,
    output \$auto$rs_design_edit.cc:870:execute$2422 ,
    output \$auto$rs_design_edit.cc:870:execute$2423 ,
    output \$auto$rs_design_edit.cc:870:execute$2424 ,
    output \$auto$rs_design_edit.cc:870:execute$2425 ,
    output \$auto$rs_design_edit.cc:870:execute$2426 ,
    output \$auto$rs_design_edit.cc:870:execute$2427 ,
    output \$auto$rs_design_edit.cc:870:execute$2428 ,
    output \$auto$rs_design_edit.cc:870:execute$2429 ,
    output \$auto$rs_design_edit.cc:870:execute$2430 ,
    output \$auto$rs_design_edit.cc:870:execute$2431 
);

    //Wires
    wire \$auto$clkbufmap.cc:317:execute$2348_output_0_0 ;
    wire \$iopadmap$counter_input[0]_output_0_0 ;
    wire \$iopadmap$counter_input[1]_output_0_0 ;
    wire \$iopadmap$counter_input[2]_output_0_0 ;
    wire \$iopadmap$counter_input[3]_output_0_0 ;
    wire \$iopadmap$counter_input[4]_output_0_0 ;
    wire \$iopadmap$counter_input[5]_output_0_0 ;
    wire \$iopadmap$counter_input[6]_output_0_0 ;
    wire \$iopadmap$counter_input[7]_output_0_0 ;
    wire \$iopadmap$counter_input[8]_output_0_0 ;
    wire \$iopadmap$counter_input[9]_output_0_0 ;
    wire \$iopadmap$counter_input[10]_output_0_0 ;
    wire \$iopadmap$counter_input[11]_output_0_0 ;
    wire \$iopadmap$counter_input[12]_output_0_0 ;
    wire \$iopadmap$counter_input[13]_output_0_0 ;
    wire \$iopadmap$counter_input[14]_output_0_0 ;
    wire \$iopadmap$counter_input[15]_output_0_0 ;
    wire \$iopadmap$dir_output_0_0 ;
    wire \$iopadmap$load_output_0_0 ;
    wire \$iopadmap$reset_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$2412_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$2413_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$2414_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$2415_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$2416_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$2417_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$2418_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$2419_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$2420_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$2421_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$2422_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$2423_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$2424_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$2425_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$2426_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$2427_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$2428_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$2429_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$2430_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$2431_output_0_0 ;
    wire \dffre_counter_data[0]_output_0_0 ;
    wire \dffre_counter_data[1]_output_0_0 ;
    wire \dffre_counter_data[2]_output_0_0 ;
    wire \dffre_counter_data[3]_output_0_0 ;
    wire \dffre_counter_data[4]_output_0_0 ;
    wire \dffre_counter_data[5]_output_0_0 ;
    wire \dffre_counter_data[6]_output_0_0 ;
    wire \dffre_counter_data[7]_output_0_0 ;
    wire \dffre_counter_data[8]_output_0_0 ;
    wire \dffre_counter_data[9]_output_0_0 ;
    wire \dffre_counter_data[10]_output_0_0 ;
    wire \dffre_counter_data[11]_output_0_0 ;
    wire \dffre_counter_data[12]_output_0_0 ;
    wire \dffre_counter_data[13]_output_0_0 ;
    wire \dffre_counter_data[14]_output_0_0 ;
    wire \dffre_counter_data[15]_output_0_0 ;
    wire \lut_$true_output_0_0 ;
    wire \lut_$abc$2319$new_new_n54___output_0_0 ;
    wire \lut_$abc$2319$new_new_n55___output_0_0 ;
    wire \lut_$abc$2319$new_new_n56___output_0_0 ;
    wire \lut_$abc$1050$abc$916$li10_li10_output_0_0 ;
    wire \lut_$abc$1050$abc$916$li11_li11_output_0_0 ;
    wire \lut_$abc$2319$new_new_n59___output_0_0 ;
    wire \lut_$abc$1050$abc$916$li12_li12_output_0_0 ;
    wire \lut_$abc$1050$abc$916$li13_li13_output_0_0 ;
    wire \lut_$abc$2319$new_new_n62___output_0_0 ;
    wire \lut_$abc$1050$abc$916$li14_li14_output_0_0 ;
    wire \lut_$abc$2319$new_new_n64___output_0_0 ;
    wire \lut_$abc$1050$abc$916$li15_li15_output_0_0 ;
    wire \lut_$abc$1050$abc$916$li00_li00_output_0_0 ;
    wire \lut_$abc$1050$abc$916$li01_li01_output_0_0 ;
    wire \lut_$abc$1050$abc$916$li02_li02_output_0_0 ;
    wire \lut_$abc$2319$new_new_n69___output_0_0 ;
    wire \lut_$abc$1050$abc$916$li03_li03_output_0_0 ;
    wire \lut_$abc$1050$abc$916$li04_li04_output_0_0 ;
    wire \lut_$abc$1050$abc$916$li05_li05_output_0_0 ;
    wire \lut_$abc$2319$new_new_n73___output_0_0 ;
    wire \lut_$abc$1050$abc$916$li06_li06_output_0_0 ;
    wire \lut_$abc$1050$abc$916$li07_li07_output_0_0 ;
    wire \lut_$abc$2319$new_new_n76___output_0_0 ;
    wire \lut_$abc$1050$abc$916$li08_li08_output_0_0 ;
    wire \lut_$abc$1050$abc$916$li09_li09_output_0_0 ;
    wire \lut_$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y_output_0_0 ;
    wire \dffre_counter_data[5]_clock_0_0 ;
    wire \dffre_counter_data[7]_clock_0_0 ;
    wire \dffre_counter_data[1]_clock_0_0 ;
    wire \dffre_counter_data[3]_clock_0_0 ;
    wire \dffre_counter_data[6]_clock_0_0 ;
    wire \dffre_counter_data[2]_clock_0_0 ;
    wire \dffre_counter_data[4]_clock_0_0 ;
    wire \dffre_counter_data[10]_clock_0_0 ;
    wire \dffre_counter_data[11]_clock_0_0 ;
    wire \dffre_counter_data[8]_clock_0_0 ;
    wire \dffre_counter_data[9]_clock_0_0 ;
    wire \dffre_counter_data[12]_clock_0_0 ;
    wire \dffre_counter_data[15]_clock_0_0 ;
    wire \dffre_counter_data[13]_clock_0_0 ;
    wire \dffre_counter_data[14]_clock_0_0 ;
    wire \dffre_counter_data[0]_clock_0_0 ;
    wire \lut_$abc$1050$abc$916$li00_li00_input_0_4 ;
    wire \lut_$abc$1050$abc$916$li01_li01_input_0_0 ;
    wire \lut_$abc$1050$abc$916$li02_li02_input_0_5 ;
    wire \lut_$abc$1050$abc$916$li03_li03_input_0_0 ;
    wire \lut_$abc$1050$abc$916$li04_li04_input_0_3 ;
    wire \lut_$abc$1050$abc$916$li05_li05_input_0_3 ;
    wire \lut_$abc$1050$abc$916$li06_li06_input_0_4 ;
    wire \lut_$abc$1050$abc$916$li07_li07_input_0_0 ;
    wire \lut_$abc$1050$abc$916$li08_li08_input_0_0 ;
    wire \lut_$abc$1050$abc$916$li09_li09_input_0_1 ;
    wire \lut_$abc$1050$abc$916$li10_li10_input_0_4 ;
    wire \lut_$abc$1050$abc$916$li11_li11_input_0_4 ;
    wire \lut_$abc$1050$abc$916$li12_li12_input_0_4 ;
    wire \lut_$abc$1050$abc$916$li13_li13_input_0_4 ;
    wire \lut_$abc$1050$abc$916$li14_li14_input_0_1 ;
    wire \lut_$abc$1050$abc$916$li15_li15_input_0_3 ;
    wire \lut_$abc$1050$abc$916$li05_li05_input_0_4 ;
    wire \lut_$abc$2319$new_new_n73___input_0_2 ;
    wire \lut_$abc$2319$new_new_n69___input_0_1 ;
    wire \lut_$abc$2319$new_new_n55___input_0_1 ;
    wire \lut_$abc$1050$abc$916$li07_li07_input_0_5 ;
    wire \lut_$abc$1050$abc$916$li01_li01_input_0_2 ;
    wire \lut_$abc$1050$abc$916$li02_li02_input_0_0 ;
    wire \lut_$abc$1050$abc$916$li04_li04_input_0_4 ;
    wire \lut_$abc$2319$new_new_n76___input_0_3 ;
    wire \lut_$abc$1050$abc$916$li09_li09_input_0_0 ;
    wire \lut_$abc$2319$new_new_n54___input_0_2 ;
    wire \lut_$abc$2319$new_new_n64___input_0_3 ;
    wire \lut_$abc$2319$new_new_n62___input_0_3 ;
    wire \lut_$abc$1050$abc$916$li13_li13_input_0_5 ;
    wire \lut_$abc$1050$abc$916$li05_li05_input_0_2 ;
    wire \lut_$abc$1050$abc$916$li07_li07_input_0_3 ;
    wire \lut_$abc$1050$abc$916$li01_li01_input_0_4 ;
    wire \lut_$abc$1050$abc$916$li03_li03_input_0_2 ;
    wire \lut_$abc$1050$abc$916$li06_li06_input_0_2 ;
    wire \lut_$abc$1050$abc$916$li02_li02_input_0_1 ;
    wire \lut_$abc$1050$abc$916$li04_li04_input_0_2 ;
    wire \lut_$abc$1050$abc$916$li10_li10_input_0_3 ;
    wire \lut_$abc$1050$abc$916$li11_li11_input_0_3 ;
    wire \lut_$abc$1050$abc$916$li08_li08_input_0_1 ;
    wire \lut_$abc$1050$abc$916$li09_li09_input_0_5 ;
    wire \lut_$abc$1050$abc$916$li12_li12_input_0_2 ;
    wire \lut_$abc$1050$abc$916$li15_li15_input_0_4 ;
    wire \lut_$abc$1050$abc$916$li13_li13_input_0_3 ;
    wire \lut_$abc$1050$abc$916$li14_li14_input_0_3 ;
    wire \lut_$abc$1050$abc$916$li00_li00_input_0_2 ;
    wire \lut_$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y_input_0_2 ;
    wire \$auto$rs_design_edit.cc:870:execute$2412_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$2413_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$2414_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$2415_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$2416_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$2417_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$2418_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$2419_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$2420_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$2421_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$2422_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$2423_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$2424_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$2425_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$2426_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$2427_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$2428_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$2429_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$2430_input_0_0 ;
    wire \$auto$rs_design_edit.cc:870:execute$2431_input_0_0 ;
    wire \lut_$abc$2319$new_new_n69___input_0_2 ;
    wire \lut_$abc$2319$new_new_n55___input_0_2 ;
    wire \lut_$abc$1050$abc$916$li01_li01_input_0_1 ;
    wire \lut_$abc$1050$abc$916$li02_li02_input_0_2 ;
    wire \lut_$abc$1050$abc$916$li00_li00_input_0_1 ;
    wire \counter_data[0]_input_0_0 ;
    wire \lut_$abc$2319$new_new_n69___input_0_3 ;
    wire \lut_$abc$2319$new_new_n55___input_0_3 ;
    wire \lut_$abc$1050$abc$916$li01_li01_input_0_3 ;
    wire \lut_$abc$1050$abc$916$li02_li02_input_0_3 ;
    wire \counter_data[1]_input_0_0 ;
    wire \lut_$abc$2319$new_new_n69___input_0_4 ;
    wire \lut_$abc$2319$new_new_n55___input_0_4 ;
    wire \lut_$abc$1050$abc$916$li02_li02_input_0_4 ;
    wire \counter_data[2]_input_0_0 ;
    wire \lut_$abc$2319$new_new_n69___input_0_0 ;
    wire \lut_$abc$2319$new_new_n55___input_0_0 ;
    wire \counter_data[3]_input_0_0 ;
    wire \lut_$abc$1050$abc$916$li05_li05_input_0_5 ;
    wire \lut_$abc$2319$new_new_n73___input_0_4 ;
    wire \lut_$abc$1050$abc$916$li04_li04_input_0_0 ;
    wire \lut_$abc$2319$new_new_n56___input_0_3 ;
    wire \lut_$abc$2319$new_new_n76___input_0_4 ;
    wire \lut_$abc$2319$new_new_n59___input_0_1 ;
    wire \counter_data[4]_input_0_0 ;
    wire \lut_$abc$1050$abc$916$li05_li05_input_0_0 ;
    wire \lut_$abc$2319$new_new_n73___input_0_0 ;
    wire \lut_$abc$2319$new_new_n76___input_0_1 ;
    wire \lut_$abc$2319$new_new_n54___input_0_5 ;
    wire \counter_data[5]_input_0_0 ;
    wire \lut_$abc$2319$new_new_n73___input_0_3 ;
    wire \lut_$abc$1050$abc$916$li07_li07_input_0_4 ;
    wire \lut_$abc$2319$new_new_n56___input_0_1 ;
    wire \lut_$abc$2319$new_new_n76___input_0_5 ;
    wire \lut_$abc$2319$new_new_n59___input_0_3 ;
    wire \lut_$abc$2319$new_new_n54___input_0_1 ;
    wire \counter_data[6]_input_0_0 ;
    wire \lut_$abc$1050$abc$916$li07_li07_input_0_2 ;
    wire \lut_$abc$2319$new_new_n76___input_0_0 ;
    wire \lut_$abc$2319$new_new_n54___input_0_0 ;
    wire \counter_data[7]_input_0_0 ;
    wire \lut_$abc$1050$abc$916$li08_li08_input_0_3 ;
    wire \lut_$abc$1050$abc$916$li09_li09_input_0_3 ;
    wire \lut_$abc$2319$new_new_n54___input_0_3 ;
    wire \counter_data[8]_input_0_0 ;
    wire \lut_$abc$1050$abc$916$li09_li09_input_0_4 ;
    wire \lut_$abc$2319$new_new_n54___input_0_4 ;
    wire \counter_data[9]_input_0_0 ;
    wire \lut_$abc$1050$abc$916$li10_li10_input_0_0 ;
    wire \lut_$abc$1050$abc$916$li11_li11_input_0_0 ;
    wire \lut_$abc$2319$new_new_n59___input_0_0 ;
    wire \counter_data[10]_input_0_0 ;
    wire \lut_$abc$1050$abc$916$li11_li11_input_0_2 ;
    wire \lut_$abc$2319$new_new_n59___input_0_2 ;
    wire \counter_data[11]_input_0_0 ;
    wire \lut_$abc$2319$new_new_n64___input_0_1 ;
    wire \lut_$abc$2319$new_new_n62___input_0_1 ;
    wire \lut_$abc$1050$abc$916$li12_li12_input_0_1 ;
    wire \lut_$abc$1050$abc$916$li13_li13_input_0_1 ;
    wire \counter_data[12]_input_0_0 ;
    wire \lut_$abc$2319$new_new_n64___input_0_2 ;
    wire \lut_$abc$2319$new_new_n62___input_0_2 ;
    wire \lut_$abc$1050$abc$916$li13_li13_input_0_2 ;
    wire \counter_data[13]_input_0_0 ;
    wire \lut_$abc$2319$new_new_n64___input_0_4 ;
    wire \lut_$abc$1050$abc$916$li14_li14_input_0_4 ;
    wire \counter_data[14]_input_0_0 ;
    wire \lut_$abc$1050$abc$916$li15_li15_input_0_1 ;
    wire \counter_data[15]_input_0_0 ;
    wire \dffre_counter_data[5]_input_2_0 ;
    wire \dffre_counter_data[7]_input_2_0 ;
    wire \dffre_counter_data[1]_input_2_0 ;
    wire \dffre_counter_data[3]_input_2_0 ;
    wire \dffre_counter_data[6]_input_2_0 ;
    wire \dffre_counter_data[2]_input_2_0 ;
    wire \dffre_counter_data[4]_input_2_0 ;
    wire \dffre_counter_data[10]_input_2_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$2419_input_0_4 ;
    wire \dffre_counter_data[11]_input_2_0 ;
    wire \dffre_counter_data[8]_input_2_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$2420_input_0_4 ;
    wire \dffre_counter_data[9]_input_2_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$2414_input_0_3 ;
    wire \dffre_counter_data[12]_input_2_0 ;
    wire \dffre_counter_data[15]_input_2_0 ;
    wire \dffre_counter_data[13]_input_2_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$2412_input_0_3 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$2431_input_0_3 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$2426_input_0_1 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$2427_input_0_1 ;
    wire \dffre_counter_data[14]_input_2_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$2413_input_0_3 ;
    wire \dffre_counter_data[0]_input_2_0 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$2415_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$2425_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$2429_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$2424_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$2418_input_0_2 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$2421_input_0_2 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$2428_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$2430_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$2416_input_0_2 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$2417_input_0_2 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$2423_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:870:execute$2422_input_0_4 ;
    wire \lut_$abc$2319$new_new_n56___input_0_0 ;
    wire \lut_$abc$2319$new_new_n59___input_0_5 ;
    wire \lut_$abc$1050$abc$916$li05_li05_input_0_1 ;
    wire \lut_$abc$2319$new_new_n73___input_0_1 ;
    wire \lut_$abc$1050$abc$916$li04_li04_input_0_1 ;
    wire \lut_$abc$2319$new_new_n56___input_0_2 ;
    wire \lut_$abc$2319$new_new_n76___input_0_2 ;
    wire \lut_$abc$1050$abc$916$li11_li11_input_0_5 ;
    wire \lut_$abc$2319$new_new_n59___input_0_4 ;
    wire \lut_$abc$1050$abc$916$li10_li10_input_0_1 ;
    wire \lut_$abc$1050$abc$916$li11_li11_input_0_1 ;
    wire \dffre_counter_data[10]_input_0_0 ;
    wire \dffre_counter_data[11]_input_0_0 ;
    wire \lut_$abc$1050$abc$916$li12_li12_input_0_0 ;
    wire \lut_$abc$1050$abc$916$li15_li15_input_0_2 ;
    wire \lut_$abc$1050$abc$916$li13_li13_input_0_0 ;
    wire \lut_$abc$1050$abc$916$li14_li14_input_0_2 ;
    wire \dffre_counter_data[12]_input_0_0 ;
    wire \dffre_counter_data[13]_input_0_0 ;
    wire \lut_$abc$1050$abc$916$li14_li14_input_0_0 ;
    wire \dffre_counter_data[14]_input_0_0 ;
    wire \lut_$abc$1050$abc$916$li15_li15_input_0_0 ;
    wire \dffre_counter_data[15]_input_0_0 ;
    wire \dffre_counter_data[0]_input_0_0 ;
    wire \dffre_counter_data[1]_input_0_0 ;
    wire \dffre_counter_data[2]_input_0_0 ;
    wire \lut_$abc$1050$abc$916$li03_li03_input_0_1 ;
    wire \dffre_counter_data[3]_input_0_0 ;
    wire \dffre_counter_data[4]_input_0_0 ;
    wire \dffre_counter_data[5]_input_0_0 ;
    wire \lut_$abc$1050$abc$916$li07_li07_input_0_1 ;
    wire \lut_$abc$1050$abc$916$li06_li06_input_0_3 ;
    wire \dffre_counter_data[6]_input_0_0 ;
    wire \dffre_counter_data[7]_input_0_0 ;
    wire \lut_$abc$1050$abc$916$li08_li08_input_0_2 ;
    wire \lut_$abc$1050$abc$916$li09_li09_input_0_2 ;
    wire \dffre_counter_data[8]_input_0_0 ;
    wire \dffre_counter_data[9]_input_0_0 ;
    wire \dffre_counter_data[5]_input_1_0 ;
    wire \dffre_counter_data[7]_input_1_0 ;
    wire \dffre_counter_data[1]_input_1_0 ;
    wire \dffre_counter_data[3]_input_1_0 ;
    wire \dffre_counter_data[6]_input_1_0 ;
    wire \dffre_counter_data[2]_input_1_0 ;
    wire \dffre_counter_data[4]_input_1_0 ;
    wire \dffre_counter_data[10]_input_1_0 ;
    wire \dffre_counter_data[11]_input_1_0 ;
    wire \dffre_counter_data[8]_input_1_0 ;
    wire \dffre_counter_data[9]_input_1_0 ;
    wire \dffre_counter_data[12]_input_1_0 ;
    wire \dffre_counter_data[15]_input_1_0 ;
    wire \dffre_counter_data[13]_input_1_0 ;
    wire \dffre_counter_data[14]_input_1_0 ;
    wire \dffre_counter_data[0]_input_1_0 ;

    //IO assignments
    assign \counter_data[0]  = \counter_data[0]_input_0_0 ;
    assign \counter_data[1]  = \counter_data[1]_input_0_0 ;
    assign \counter_data[2]  = \counter_data[2]_input_0_0 ;
    assign \counter_data[3]  = \counter_data[3]_input_0_0 ;
    assign \counter_data[4]  = \counter_data[4]_input_0_0 ;
    assign \counter_data[5]  = \counter_data[5]_input_0_0 ;
    assign \counter_data[6]  = \counter_data[6]_input_0_0 ;
    assign \counter_data[7]  = \counter_data[7]_input_0_0 ;
    assign \counter_data[8]  = \counter_data[8]_input_0_0 ;
    assign \counter_data[9]  = \counter_data[9]_input_0_0 ;
    assign \counter_data[10]  = \counter_data[10]_input_0_0 ;
    assign \counter_data[11]  = \counter_data[11]_input_0_0 ;
    assign \counter_data[12]  = \counter_data[12]_input_0_0 ;
    assign \counter_data[13]  = \counter_data[13]_input_0_0 ;
    assign \counter_data[14]  = \counter_data[14]_input_0_0 ;
    assign \counter_data[15]  = \counter_data[15]_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$2412  = \$auto$rs_design_edit.cc:870:execute$2412_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$2413  = \$auto$rs_design_edit.cc:870:execute$2413_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$2414  = \$auto$rs_design_edit.cc:870:execute$2414_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$2415  = \$auto$rs_design_edit.cc:870:execute$2415_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$2416  = \$auto$rs_design_edit.cc:870:execute$2416_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$2417  = \$auto$rs_design_edit.cc:870:execute$2417_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$2418  = \$auto$rs_design_edit.cc:870:execute$2418_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$2419  = \$auto$rs_design_edit.cc:870:execute$2419_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$2420  = \$auto$rs_design_edit.cc:870:execute$2420_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$2421  = \$auto$rs_design_edit.cc:870:execute$2421_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$2422  = \$auto$rs_design_edit.cc:870:execute$2422_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$2423  = \$auto$rs_design_edit.cc:870:execute$2423_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$2424  = \$auto$rs_design_edit.cc:870:execute$2424_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$2425  = \$auto$rs_design_edit.cc:870:execute$2425_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$2426  = \$auto$rs_design_edit.cc:870:execute$2426_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$2427  = \$auto$rs_design_edit.cc:870:execute$2427_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$2428  = \$auto$rs_design_edit.cc:870:execute$2428_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$2429  = \$auto$rs_design_edit.cc:870:execute$2429_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$2430  = \$auto$rs_design_edit.cc:870:execute$2430_input_0_0 ;
    assign \$auto$rs_design_edit.cc:870:execute$2431  = \$auto$rs_design_edit.cc:870:execute$2431_input_0_0 ;
    assign \$auto$clkbufmap.cc:317:execute$2348_output_0_0  = \$auto$clkbufmap.cc:317:execute$2348 ;
    assign \$iopadmap$counter_input[0]_output_0_0  = \$iopadmap$counter_input[0] ;
    assign \$iopadmap$counter_input[1]_output_0_0  = \$iopadmap$counter_input[1] ;
    assign \$iopadmap$counter_input[2]_output_0_0  = \$iopadmap$counter_input[2] ;
    assign \$iopadmap$counter_input[3]_output_0_0  = \$iopadmap$counter_input[3] ;
    assign \$iopadmap$counter_input[4]_output_0_0  = \$iopadmap$counter_input[4] ;
    assign \$iopadmap$counter_input[5]_output_0_0  = \$iopadmap$counter_input[5] ;
    assign \$iopadmap$counter_input[6]_output_0_0  = \$iopadmap$counter_input[6] ;
    assign \$iopadmap$counter_input[7]_output_0_0  = \$iopadmap$counter_input[7] ;
    assign \$iopadmap$counter_input[8]_output_0_0  = \$iopadmap$counter_input[8] ;
    assign \$iopadmap$counter_input[9]_output_0_0  = \$iopadmap$counter_input[9] ;
    assign \$iopadmap$counter_input[10]_output_0_0  = \$iopadmap$counter_input[10] ;
    assign \$iopadmap$counter_input[11]_output_0_0  = \$iopadmap$counter_input[11] ;
    assign \$iopadmap$counter_input[12]_output_0_0  = \$iopadmap$counter_input[12] ;
    assign \$iopadmap$counter_input[13]_output_0_0  = \$iopadmap$counter_input[13] ;
    assign \$iopadmap$counter_input[14]_output_0_0  = \$iopadmap$counter_input[14] ;
    assign \$iopadmap$counter_input[15]_output_0_0  = \$iopadmap$counter_input[15] ;
    assign \$iopadmap$dir_output_0_0  = \$iopadmap$dir ;
    assign \$iopadmap$load_output_0_0  = \$iopadmap$load ;
    assign \$iopadmap$reset_output_0_0  = \$iopadmap$reset ;

    //Interconnect
    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$2348_output_0_0_to_dffre_counter_data[5]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$2348_output_0_0 ),
        .dataout(\dffre_counter_data[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$2348_output_0_0_to_dffre_counter_data[7]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$2348_output_0_0 ),
        .dataout(\dffre_counter_data[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$2348_output_0_0_to_dffre_counter_data[1]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$2348_output_0_0 ),
        .dataout(\dffre_counter_data[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$2348_output_0_0_to_dffre_counter_data[3]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$2348_output_0_0 ),
        .dataout(\dffre_counter_data[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$2348_output_0_0_to_dffre_counter_data[6]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$2348_output_0_0 ),
        .dataout(\dffre_counter_data[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$2348_output_0_0_to_dffre_counter_data[2]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$2348_output_0_0 ),
        .dataout(\dffre_counter_data[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$2348_output_0_0_to_dffre_counter_data[4]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$2348_output_0_0 ),
        .dataout(\dffre_counter_data[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$2348_output_0_0_to_dffre_counter_data[10]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$2348_output_0_0 ),
        .dataout(\dffre_counter_data[10]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$2348_output_0_0_to_dffre_counter_data[11]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$2348_output_0_0 ),
        .dataout(\dffre_counter_data[11]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$2348_output_0_0_to_dffre_counter_data[8]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$2348_output_0_0 ),
        .dataout(\dffre_counter_data[8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$2348_output_0_0_to_dffre_counter_data[9]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$2348_output_0_0 ),
        .dataout(\dffre_counter_data[9]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$2348_output_0_0_to_dffre_counter_data[12]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$2348_output_0_0 ),
        .dataout(\dffre_counter_data[12]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$2348_output_0_0_to_dffre_counter_data[15]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$2348_output_0_0 ),
        .dataout(\dffre_counter_data[15]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$2348_output_0_0_to_dffre_counter_data[13]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$2348_output_0_0 ),
        .dataout(\dffre_counter_data[13]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$2348_output_0_0_to_dffre_counter_data[14]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$2348_output_0_0 ),
        .dataout(\dffre_counter_data[14]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:317:execute$2348_output_0_0_to_dffre_counter_data[0]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:317:execute$2348_output_0_0 ),
        .dataout(\dffre_counter_data[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$counter_input[0]_output_0_0_to_lut_$abc$1050$abc$916$li00_li00_input_0_4  (
        .datain(\$iopadmap$counter_input[0]_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li00_li00_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$counter_input[1]_output_0_0_to_lut_$abc$1050$abc$916$li01_li01_input_0_0  (
        .datain(\$iopadmap$counter_input[1]_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li01_li01_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$counter_input[2]_output_0_0_to_lut_$abc$1050$abc$916$li02_li02_input_0_5  (
        .datain(\$iopadmap$counter_input[2]_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li02_li02_input_0_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$counter_input[3]_output_0_0_to_lut_$abc$1050$abc$916$li03_li03_input_0_0  (
        .datain(\$iopadmap$counter_input[3]_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li03_li03_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$counter_input[4]_output_0_0_to_lut_$abc$1050$abc$916$li04_li04_input_0_3  (
        .datain(\$iopadmap$counter_input[4]_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li04_li04_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$counter_input[5]_output_0_0_to_lut_$abc$1050$abc$916$li05_li05_input_0_3  (
        .datain(\$iopadmap$counter_input[5]_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li05_li05_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$counter_input[6]_output_0_0_to_lut_$abc$1050$abc$916$li06_li06_input_0_4  (
        .datain(\$iopadmap$counter_input[6]_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li06_li06_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$counter_input[7]_output_0_0_to_lut_$abc$1050$abc$916$li07_li07_input_0_0  (
        .datain(\$iopadmap$counter_input[7]_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li07_li07_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$counter_input[8]_output_0_0_to_lut_$abc$1050$abc$916$li08_li08_input_0_0  (
        .datain(\$iopadmap$counter_input[8]_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li08_li08_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$counter_input[9]_output_0_0_to_lut_$abc$1050$abc$916$li09_li09_input_0_1  (
        .datain(\$iopadmap$counter_input[9]_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li09_li09_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$counter_input[10]_output_0_0_to_lut_$abc$1050$abc$916$li10_li10_input_0_4  (
        .datain(\$iopadmap$counter_input[10]_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li10_li10_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$counter_input[11]_output_0_0_to_lut_$abc$1050$abc$916$li11_li11_input_0_4  (
        .datain(\$iopadmap$counter_input[11]_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li11_li11_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$counter_input[12]_output_0_0_to_lut_$abc$1050$abc$916$li12_li12_input_0_4  (
        .datain(\$iopadmap$counter_input[12]_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li12_li12_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$counter_input[13]_output_0_0_to_lut_$abc$1050$abc$916$li13_li13_input_0_4  (
        .datain(\$iopadmap$counter_input[13]_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li13_li13_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$counter_input[14]_output_0_0_to_lut_$abc$1050$abc$916$li14_li14_input_0_1  (
        .datain(\$iopadmap$counter_input[14]_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li14_li14_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$counter_input[15]_output_0_0_to_lut_$abc$1050$abc$916$li15_li15_input_0_3  (
        .datain(\$iopadmap$counter_input[15]_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li15_li15_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$dir_output_0_0_to_lut_$abc$1050$abc$916$li05_li05_input_0_4  (
        .datain(\$iopadmap$dir_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li05_li05_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$dir_output_0_0_to_lut_$abc$2319$new_new_n73___input_0_2  (
        .datain(\$iopadmap$dir_output_0_0 ),
        .dataout(\lut_$abc$2319$new_new_n73___input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$dir_output_0_0_to_lut_$abc$2319$new_new_n69___input_0_1  (
        .datain(\$iopadmap$dir_output_0_0 ),
        .dataout(\lut_$abc$2319$new_new_n69___input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$dir_output_0_0_to_lut_$abc$2319$new_new_n55___input_0_1  (
        .datain(\$iopadmap$dir_output_0_0 ),
        .dataout(\lut_$abc$2319$new_new_n55___input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$dir_output_0_0_to_lut_$abc$1050$abc$916$li07_li07_input_0_5  (
        .datain(\$iopadmap$dir_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li07_li07_input_0_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$dir_output_0_0_to_lut_$abc$1050$abc$916$li01_li01_input_0_2  (
        .datain(\$iopadmap$dir_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li01_li01_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$dir_output_0_0_to_lut_$abc$1050$abc$916$li02_li02_input_0_0  (
        .datain(\$iopadmap$dir_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li02_li02_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$dir_output_0_0_to_lut_$abc$1050$abc$916$li04_li04_input_0_4  (
        .datain(\$iopadmap$dir_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li04_li04_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$dir_output_0_0_to_lut_$abc$2319$new_new_n76___input_0_3  (
        .datain(\$iopadmap$dir_output_0_0 ),
        .dataout(\lut_$abc$2319$new_new_n76___input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$dir_output_0_0_to_lut_$abc$1050$abc$916$li09_li09_input_0_0  (
        .datain(\$iopadmap$dir_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li09_li09_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$dir_output_0_0_to_lut_$abc$2319$new_new_n54___input_0_2  (
        .datain(\$iopadmap$dir_output_0_0 ),
        .dataout(\lut_$abc$2319$new_new_n54___input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$dir_output_0_0_to_lut_$abc$2319$new_new_n64___input_0_3  (
        .datain(\$iopadmap$dir_output_0_0 ),
        .dataout(\lut_$abc$2319$new_new_n64___input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$dir_output_0_0_to_lut_$abc$2319$new_new_n62___input_0_3  (
        .datain(\$iopadmap$dir_output_0_0 ),
        .dataout(\lut_$abc$2319$new_new_n62___input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$dir_output_0_0_to_lut_$abc$1050$abc$916$li13_li13_input_0_5  (
        .datain(\$iopadmap$dir_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li13_li13_input_0_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$load_output_0_0_to_lut_$abc$1050$abc$916$li05_li05_input_0_2  (
        .datain(\$iopadmap$load_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li05_li05_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$load_output_0_0_to_lut_$abc$1050$abc$916$li07_li07_input_0_3  (
        .datain(\$iopadmap$load_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li07_li07_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$load_output_0_0_to_lut_$abc$1050$abc$916$li01_li01_input_0_4  (
        .datain(\$iopadmap$load_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li01_li01_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$load_output_0_0_to_lut_$abc$1050$abc$916$li03_li03_input_0_2  (
        .datain(\$iopadmap$load_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li03_li03_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$load_output_0_0_to_lut_$abc$1050$abc$916$li06_li06_input_0_2  (
        .datain(\$iopadmap$load_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li06_li06_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$load_output_0_0_to_lut_$abc$1050$abc$916$li02_li02_input_0_1  (
        .datain(\$iopadmap$load_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li02_li02_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$load_output_0_0_to_lut_$abc$1050$abc$916$li04_li04_input_0_2  (
        .datain(\$iopadmap$load_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li04_li04_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$load_output_0_0_to_lut_$abc$1050$abc$916$li10_li10_input_0_3  (
        .datain(\$iopadmap$load_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li10_li10_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$load_output_0_0_to_lut_$abc$1050$abc$916$li11_li11_input_0_3  (
        .datain(\$iopadmap$load_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li11_li11_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$load_output_0_0_to_lut_$abc$1050$abc$916$li08_li08_input_0_1  (
        .datain(\$iopadmap$load_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li08_li08_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$load_output_0_0_to_lut_$abc$1050$abc$916$li09_li09_input_0_5  (
        .datain(\$iopadmap$load_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li09_li09_input_0_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$load_output_0_0_to_lut_$abc$1050$abc$916$li12_li12_input_0_2  (
        .datain(\$iopadmap$load_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li12_li12_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$load_output_0_0_to_lut_$abc$1050$abc$916$li15_li15_input_0_4  (
        .datain(\$iopadmap$load_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li15_li15_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$load_output_0_0_to_lut_$abc$1050$abc$916$li13_li13_input_0_3  (
        .datain(\$iopadmap$load_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li13_li13_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$load_output_0_0_to_lut_$abc$1050$abc$916$li14_li14_input_0_3  (
        .datain(\$iopadmap$load_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li14_li14_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$load_output_0_0_to_lut_$abc$1050$abc$916$li00_li00_input_0_2  (
        .datain(\$iopadmap$load_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li00_li00_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$reset_output_0_0_to_lut_$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y_input_0_2  (
        .datain(\$iopadmap$reset_output_0_0 ),
        .dataout(\lut_$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$2412_output_0_0_to_$auto$rs_design_edit.cc:870:execute$2412_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$2412_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$2412_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$2413_output_0_0_to_$auto$rs_design_edit.cc:870:execute$2413_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$2413_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$2413_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$2414_output_0_0_to_$auto$rs_design_edit.cc:870:execute$2414_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$2414_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$2414_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$2415_output_0_0_to_$auto$rs_design_edit.cc:870:execute$2415_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$2415_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$2415_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$2416_output_0_0_to_$auto$rs_design_edit.cc:870:execute$2416_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$2416_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$2416_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$2417_output_0_0_to_$auto$rs_design_edit.cc:870:execute$2417_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$2417_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$2417_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$2418_output_0_0_to_$auto$rs_design_edit.cc:870:execute$2418_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$2418_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$2418_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$2419_output_0_0_to_$auto$rs_design_edit.cc:870:execute$2419_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$2419_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$2419_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$2420_output_0_0_to_$auto$rs_design_edit.cc:870:execute$2420_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$2420_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$2420_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$2421_output_0_0_to_$auto$rs_design_edit.cc:870:execute$2421_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$2421_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$2421_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$2422_output_0_0_to_$auto$rs_design_edit.cc:870:execute$2422_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$2422_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$2422_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$2423_output_0_0_to_$auto$rs_design_edit.cc:870:execute$2423_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$2423_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$2423_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$2424_output_0_0_to_$auto$rs_design_edit.cc:870:execute$2424_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$2424_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$2424_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$2425_output_0_0_to_$auto$rs_design_edit.cc:870:execute$2425_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$2425_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$2425_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$2426_output_0_0_to_$auto$rs_design_edit.cc:870:execute$2426_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$2426_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$2426_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$2427_output_0_0_to_$auto$rs_design_edit.cc:870:execute$2427_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$2427_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$2427_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$2428_output_0_0_to_$auto$rs_design_edit.cc:870:execute$2428_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$2428_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$2428_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$2429_output_0_0_to_$auto$rs_design_edit.cc:870:execute$2429_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$2429_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$2429_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$2430_output_0_0_to_$auto$rs_design_edit.cc:870:execute$2430_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$2430_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$2430_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:870:execute$2431_output_0_0_to_$auto$rs_design_edit.cc:870:execute$2431_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:870:execute$2431_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:870:execute$2431_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[0]_output_0_0_to_lut_$abc$2319$new_new_n69___input_0_2  (
        .datain(\dffre_counter_data[0]_output_0_0 ),
        .dataout(\lut_$abc$2319$new_new_n69___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[0]_output_0_0_to_lut_$abc$2319$new_new_n55___input_0_2  (
        .datain(\dffre_counter_data[0]_output_0_0 ),
        .dataout(\lut_$abc$2319$new_new_n55___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[0]_output_0_0_to_lut_$abc$1050$abc$916$li01_li01_input_0_1  (
        .datain(\dffre_counter_data[0]_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li01_li01_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[0]_output_0_0_to_lut_$abc$1050$abc$916$li02_li02_input_0_2  (
        .datain(\dffre_counter_data[0]_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li02_li02_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[0]_output_0_0_to_lut_$abc$1050$abc$916$li00_li00_input_0_1  (
        .datain(\dffre_counter_data[0]_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li00_li00_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[0]_output_0_0_to_counter_data[0]_input_0_0  (
        .datain(\dffre_counter_data[0]_output_0_0 ),
        .dataout(\counter_data[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[1]_output_0_0_to_lut_$abc$2319$new_new_n69___input_0_3  (
        .datain(\dffre_counter_data[1]_output_0_0 ),
        .dataout(\lut_$abc$2319$new_new_n69___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[1]_output_0_0_to_lut_$abc$2319$new_new_n55___input_0_3  (
        .datain(\dffre_counter_data[1]_output_0_0 ),
        .dataout(\lut_$abc$2319$new_new_n55___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[1]_output_0_0_to_lut_$abc$1050$abc$916$li01_li01_input_0_3  (
        .datain(\dffre_counter_data[1]_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li01_li01_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[1]_output_0_0_to_lut_$abc$1050$abc$916$li02_li02_input_0_3  (
        .datain(\dffre_counter_data[1]_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li02_li02_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[1]_output_0_0_to_counter_data[1]_input_0_0  (
        .datain(\dffre_counter_data[1]_output_0_0 ),
        .dataout(\counter_data[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[2]_output_0_0_to_lut_$abc$2319$new_new_n69___input_0_4  (
        .datain(\dffre_counter_data[2]_output_0_0 ),
        .dataout(\lut_$abc$2319$new_new_n69___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[2]_output_0_0_to_lut_$abc$2319$new_new_n55___input_0_4  (
        .datain(\dffre_counter_data[2]_output_0_0 ),
        .dataout(\lut_$abc$2319$new_new_n55___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[2]_output_0_0_to_lut_$abc$1050$abc$916$li02_li02_input_0_4  (
        .datain(\dffre_counter_data[2]_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li02_li02_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[2]_output_0_0_to_counter_data[2]_input_0_0  (
        .datain(\dffre_counter_data[2]_output_0_0 ),
        .dataout(\counter_data[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[3]_output_0_0_to_lut_$abc$2319$new_new_n69___input_0_0  (
        .datain(\dffre_counter_data[3]_output_0_0 ),
        .dataout(\lut_$abc$2319$new_new_n69___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[3]_output_0_0_to_lut_$abc$2319$new_new_n55___input_0_0  (
        .datain(\dffre_counter_data[3]_output_0_0 ),
        .dataout(\lut_$abc$2319$new_new_n55___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[3]_output_0_0_to_counter_data[3]_input_0_0  (
        .datain(\dffre_counter_data[3]_output_0_0 ),
        .dataout(\counter_data[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[4]_output_0_0_to_lut_$abc$1050$abc$916$li05_li05_input_0_5  (
        .datain(\dffre_counter_data[4]_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li05_li05_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[4]_output_0_0_to_lut_$abc$2319$new_new_n73___input_0_4  (
        .datain(\dffre_counter_data[4]_output_0_0 ),
        .dataout(\lut_$abc$2319$new_new_n73___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[4]_output_0_0_to_lut_$abc$1050$abc$916$li04_li04_input_0_0  (
        .datain(\dffre_counter_data[4]_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li04_li04_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[4]_output_0_0_to_lut_$abc$2319$new_new_n56___input_0_3  (
        .datain(\dffre_counter_data[4]_output_0_0 ),
        .dataout(\lut_$abc$2319$new_new_n56___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[4]_output_0_0_to_lut_$abc$2319$new_new_n76___input_0_4  (
        .datain(\dffre_counter_data[4]_output_0_0 ),
        .dataout(\lut_$abc$2319$new_new_n76___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[4]_output_0_0_to_lut_$abc$2319$new_new_n59___input_0_1  (
        .datain(\dffre_counter_data[4]_output_0_0 ),
        .dataout(\lut_$abc$2319$new_new_n59___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[4]_output_0_0_to_counter_data[4]_input_0_0  (
        .datain(\dffre_counter_data[4]_output_0_0 ),
        .dataout(\counter_data[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[5]_output_0_0_to_lut_$abc$1050$abc$916$li05_li05_input_0_0  (
        .datain(\dffre_counter_data[5]_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li05_li05_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[5]_output_0_0_to_lut_$abc$2319$new_new_n73___input_0_0  (
        .datain(\dffre_counter_data[5]_output_0_0 ),
        .dataout(\lut_$abc$2319$new_new_n73___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[5]_output_0_0_to_lut_$abc$2319$new_new_n76___input_0_1  (
        .datain(\dffre_counter_data[5]_output_0_0 ),
        .dataout(\lut_$abc$2319$new_new_n76___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[5]_output_0_0_to_lut_$abc$2319$new_new_n54___input_0_5  (
        .datain(\dffre_counter_data[5]_output_0_0 ),
        .dataout(\lut_$abc$2319$new_new_n54___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[5]_output_0_0_to_counter_data[5]_input_0_0  (
        .datain(\dffre_counter_data[5]_output_0_0 ),
        .dataout(\counter_data[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[6]_output_0_0_to_lut_$abc$2319$new_new_n73___input_0_3  (
        .datain(\dffre_counter_data[6]_output_0_0 ),
        .dataout(\lut_$abc$2319$new_new_n73___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[6]_output_0_0_to_lut_$abc$1050$abc$916$li07_li07_input_0_4  (
        .datain(\dffre_counter_data[6]_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li07_li07_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[6]_output_0_0_to_lut_$abc$2319$new_new_n56___input_0_1  (
        .datain(\dffre_counter_data[6]_output_0_0 ),
        .dataout(\lut_$abc$2319$new_new_n56___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[6]_output_0_0_to_lut_$abc$2319$new_new_n76___input_0_5  (
        .datain(\dffre_counter_data[6]_output_0_0 ),
        .dataout(\lut_$abc$2319$new_new_n76___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[6]_output_0_0_to_lut_$abc$2319$new_new_n59___input_0_3  (
        .datain(\dffre_counter_data[6]_output_0_0 ),
        .dataout(\lut_$abc$2319$new_new_n59___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[6]_output_0_0_to_lut_$abc$2319$new_new_n54___input_0_1  (
        .datain(\dffre_counter_data[6]_output_0_0 ),
        .dataout(\lut_$abc$2319$new_new_n54___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[6]_output_0_0_to_counter_data[6]_input_0_0  (
        .datain(\dffre_counter_data[6]_output_0_0 ),
        .dataout(\counter_data[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[7]_output_0_0_to_lut_$abc$1050$abc$916$li07_li07_input_0_2  (
        .datain(\dffre_counter_data[7]_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li07_li07_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[7]_output_0_0_to_lut_$abc$2319$new_new_n76___input_0_0  (
        .datain(\dffre_counter_data[7]_output_0_0 ),
        .dataout(\lut_$abc$2319$new_new_n76___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[7]_output_0_0_to_lut_$abc$2319$new_new_n54___input_0_0  (
        .datain(\dffre_counter_data[7]_output_0_0 ),
        .dataout(\lut_$abc$2319$new_new_n54___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[7]_output_0_0_to_counter_data[7]_input_0_0  (
        .datain(\dffre_counter_data[7]_output_0_0 ),
        .dataout(\counter_data[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[8]_output_0_0_to_lut_$abc$1050$abc$916$li08_li08_input_0_3  (
        .datain(\dffre_counter_data[8]_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li08_li08_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[8]_output_0_0_to_lut_$abc$1050$abc$916$li09_li09_input_0_3  (
        .datain(\dffre_counter_data[8]_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li09_li09_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[8]_output_0_0_to_lut_$abc$2319$new_new_n54___input_0_3  (
        .datain(\dffre_counter_data[8]_output_0_0 ),
        .dataout(\lut_$abc$2319$new_new_n54___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[8]_output_0_0_to_counter_data[8]_input_0_0  (
        .datain(\dffre_counter_data[8]_output_0_0 ),
        .dataout(\counter_data[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[9]_output_0_0_to_lut_$abc$1050$abc$916$li09_li09_input_0_4  (
        .datain(\dffre_counter_data[9]_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li09_li09_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[9]_output_0_0_to_lut_$abc$2319$new_new_n54___input_0_4  (
        .datain(\dffre_counter_data[9]_output_0_0 ),
        .dataout(\lut_$abc$2319$new_new_n54___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[9]_output_0_0_to_counter_data[9]_input_0_0  (
        .datain(\dffre_counter_data[9]_output_0_0 ),
        .dataout(\counter_data[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[10]_output_0_0_to_lut_$abc$1050$abc$916$li10_li10_input_0_0  (
        .datain(\dffre_counter_data[10]_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li10_li10_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[10]_output_0_0_to_lut_$abc$1050$abc$916$li11_li11_input_0_0  (
        .datain(\dffre_counter_data[10]_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li11_li11_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[10]_output_0_0_to_lut_$abc$2319$new_new_n59___input_0_0  (
        .datain(\dffre_counter_data[10]_output_0_0 ),
        .dataout(\lut_$abc$2319$new_new_n59___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[10]_output_0_0_to_counter_data[10]_input_0_0  (
        .datain(\dffre_counter_data[10]_output_0_0 ),
        .dataout(\counter_data[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[11]_output_0_0_to_lut_$abc$1050$abc$916$li11_li11_input_0_2  (
        .datain(\dffre_counter_data[11]_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li11_li11_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[11]_output_0_0_to_lut_$abc$2319$new_new_n59___input_0_2  (
        .datain(\dffre_counter_data[11]_output_0_0 ),
        .dataout(\lut_$abc$2319$new_new_n59___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[11]_output_0_0_to_counter_data[11]_input_0_0  (
        .datain(\dffre_counter_data[11]_output_0_0 ),
        .dataout(\counter_data[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[12]_output_0_0_to_lut_$abc$2319$new_new_n64___input_0_1  (
        .datain(\dffre_counter_data[12]_output_0_0 ),
        .dataout(\lut_$abc$2319$new_new_n64___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[12]_output_0_0_to_lut_$abc$2319$new_new_n62___input_0_1  (
        .datain(\dffre_counter_data[12]_output_0_0 ),
        .dataout(\lut_$abc$2319$new_new_n62___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[12]_output_0_0_to_lut_$abc$1050$abc$916$li12_li12_input_0_1  (
        .datain(\dffre_counter_data[12]_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li12_li12_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[12]_output_0_0_to_lut_$abc$1050$abc$916$li13_li13_input_0_1  (
        .datain(\dffre_counter_data[12]_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li13_li13_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[12]_output_0_0_to_counter_data[12]_input_0_0  (
        .datain(\dffre_counter_data[12]_output_0_0 ),
        .dataout(\counter_data[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[13]_output_0_0_to_lut_$abc$2319$new_new_n64___input_0_2  (
        .datain(\dffre_counter_data[13]_output_0_0 ),
        .dataout(\lut_$abc$2319$new_new_n64___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[13]_output_0_0_to_lut_$abc$2319$new_new_n62___input_0_2  (
        .datain(\dffre_counter_data[13]_output_0_0 ),
        .dataout(\lut_$abc$2319$new_new_n62___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[13]_output_0_0_to_lut_$abc$1050$abc$916$li13_li13_input_0_2  (
        .datain(\dffre_counter_data[13]_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li13_li13_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[13]_output_0_0_to_counter_data[13]_input_0_0  (
        .datain(\dffre_counter_data[13]_output_0_0 ),
        .dataout(\counter_data[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[14]_output_0_0_to_lut_$abc$2319$new_new_n64___input_0_4  (
        .datain(\dffre_counter_data[14]_output_0_0 ),
        .dataout(\lut_$abc$2319$new_new_n64___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[14]_output_0_0_to_lut_$abc$1050$abc$916$li14_li14_input_0_4  (
        .datain(\dffre_counter_data[14]_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li14_li14_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[14]_output_0_0_to_counter_data[14]_input_0_0  (
        .datain(\dffre_counter_data[14]_output_0_0 ),
        .dataout(\counter_data[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[15]_output_0_0_to_lut_$abc$1050$abc$916$li15_li15_input_0_1  (
        .datain(\dffre_counter_data[15]_output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li15_li15_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_counter_data[15]_output_0_0_to_counter_data[15]_input_0_0  (
        .datain(\dffre_counter_data[15]_output_0_0 ),
        .dataout(\counter_data[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_counter_data[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_counter_data[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_counter_data[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_counter_data[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_counter_data[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_counter_data[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_counter_data[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_counter_data[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_counter_data[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_counter_data[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_counter_data[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_counter_data[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_counter_data[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_counter_data[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_counter_data[10]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_counter_data[10]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$2419_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$2419_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_counter_data[11]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_counter_data[11]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_counter_data[8]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_counter_data[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$2420_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$2420_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_counter_data[9]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_counter_data[9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$2414_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$2414_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_counter_data[12]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_counter_data[12]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_counter_data[15]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_counter_data[15]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_counter_data[13]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_counter_data[13]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$2412_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$2412_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$2431_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$2431_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$2426_input_0_1  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$2426_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$2427_input_0_1  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$2427_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_counter_data[14]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_counter_data[14]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$2413_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$2413_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_counter_data[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_counter_data[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$2415_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$2415_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$2425_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$2425_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$2429_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$2429_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$2424_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$2424_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$2418_input_0_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$2418_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$2421_input_0_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$2421_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$2428_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$2428_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$2430_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$2430_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$2416_input_0_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$2416_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$2417_input_0_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$2417_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$2423_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$2423_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:870:execute$2422_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:870:execute$2422_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2319$new_new_n54___output_0_0_to_lut_$abc$2319$new_new_n56___input_0_0  (
        .datain(\lut_$abc$2319$new_new_n54___output_0_0 ),
        .dataout(\lut_$abc$2319$new_new_n56___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2319$new_new_n54___output_0_0_to_lut_$abc$2319$new_new_n59___input_0_5  (
        .datain(\lut_$abc$2319$new_new_n54___output_0_0 ),
        .dataout(\lut_$abc$2319$new_new_n59___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2319$new_new_n55___output_0_0_to_lut_$abc$1050$abc$916$li05_li05_input_0_1  (
        .datain(\lut_$abc$2319$new_new_n55___output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li05_li05_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2319$new_new_n55___output_0_0_to_lut_$abc$2319$new_new_n73___input_0_1  (
        .datain(\lut_$abc$2319$new_new_n55___output_0_0 ),
        .dataout(\lut_$abc$2319$new_new_n73___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2319$new_new_n55___output_0_0_to_lut_$abc$1050$abc$916$li04_li04_input_0_1  (
        .datain(\lut_$abc$2319$new_new_n55___output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li04_li04_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2319$new_new_n55___output_0_0_to_lut_$abc$2319$new_new_n56___input_0_2  (
        .datain(\lut_$abc$2319$new_new_n55___output_0_0 ),
        .dataout(\lut_$abc$2319$new_new_n56___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2319$new_new_n55___output_0_0_to_lut_$abc$2319$new_new_n76___input_0_2  (
        .datain(\lut_$abc$2319$new_new_n55___output_0_0 ),
        .dataout(\lut_$abc$2319$new_new_n76___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2319$new_new_n55___output_0_0_to_lut_$abc$1050$abc$916$li11_li11_input_0_5  (
        .datain(\lut_$abc$2319$new_new_n55___output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li11_li11_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2319$new_new_n55___output_0_0_to_lut_$abc$2319$new_new_n59___input_0_4  (
        .datain(\lut_$abc$2319$new_new_n55___output_0_0 ),
        .dataout(\lut_$abc$2319$new_new_n59___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2319$new_new_n56___output_0_0_to_lut_$abc$1050$abc$916$li10_li10_input_0_1  (
        .datain(\lut_$abc$2319$new_new_n56___output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li10_li10_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2319$new_new_n56___output_0_0_to_lut_$abc$1050$abc$916$li11_li11_input_0_1  (
        .datain(\lut_$abc$2319$new_new_n56___output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li11_li11_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1050$abc$916$li10_li10_output_0_0_to_dffre_counter_data[10]_input_0_0  (
        .datain(\lut_$abc$1050$abc$916$li10_li10_output_0_0 ),
        .dataout(\dffre_counter_data[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1050$abc$916$li11_li11_output_0_0_to_dffre_counter_data[11]_input_0_0  (
        .datain(\lut_$abc$1050$abc$916$li11_li11_output_0_0 ),
        .dataout(\dffre_counter_data[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2319$new_new_n59___output_0_0_to_lut_$abc$1050$abc$916$li12_li12_input_0_0  (
        .datain(\lut_$abc$2319$new_new_n59___output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li12_li12_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2319$new_new_n59___output_0_0_to_lut_$abc$1050$abc$916$li15_li15_input_0_2  (
        .datain(\lut_$abc$2319$new_new_n59___output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li15_li15_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2319$new_new_n59___output_0_0_to_lut_$abc$1050$abc$916$li13_li13_input_0_0  (
        .datain(\lut_$abc$2319$new_new_n59___output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li13_li13_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2319$new_new_n59___output_0_0_to_lut_$abc$1050$abc$916$li14_li14_input_0_2  (
        .datain(\lut_$abc$2319$new_new_n59___output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li14_li14_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1050$abc$916$li12_li12_output_0_0_to_dffre_counter_data[12]_input_0_0  (
        .datain(\lut_$abc$1050$abc$916$li12_li12_output_0_0 ),
        .dataout(\dffre_counter_data[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1050$abc$916$li13_li13_output_0_0_to_dffre_counter_data[13]_input_0_0  (
        .datain(\lut_$abc$1050$abc$916$li13_li13_output_0_0 ),
        .dataout(\dffre_counter_data[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2319$new_new_n62___output_0_0_to_lut_$abc$1050$abc$916$li14_li14_input_0_0  (
        .datain(\lut_$abc$2319$new_new_n62___output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li14_li14_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1050$abc$916$li14_li14_output_0_0_to_dffre_counter_data[14]_input_0_0  (
        .datain(\lut_$abc$1050$abc$916$li14_li14_output_0_0 ),
        .dataout(\dffre_counter_data[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2319$new_new_n64___output_0_0_to_lut_$abc$1050$abc$916$li15_li15_input_0_0  (
        .datain(\lut_$abc$2319$new_new_n64___output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li15_li15_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1050$abc$916$li15_li15_output_0_0_to_dffre_counter_data[15]_input_0_0  (
        .datain(\lut_$abc$1050$abc$916$li15_li15_output_0_0 ),
        .dataout(\dffre_counter_data[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1050$abc$916$li00_li00_output_0_0_to_dffre_counter_data[0]_input_0_0  (
        .datain(\lut_$abc$1050$abc$916$li00_li00_output_0_0 ),
        .dataout(\dffre_counter_data[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1050$abc$916$li01_li01_output_0_0_to_dffre_counter_data[1]_input_0_0  (
        .datain(\lut_$abc$1050$abc$916$li01_li01_output_0_0 ),
        .dataout(\dffre_counter_data[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1050$abc$916$li02_li02_output_0_0_to_dffre_counter_data[2]_input_0_0  (
        .datain(\lut_$abc$1050$abc$916$li02_li02_output_0_0 ),
        .dataout(\dffre_counter_data[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2319$new_new_n69___output_0_0_to_lut_$abc$1050$abc$916$li03_li03_input_0_1  (
        .datain(\lut_$abc$2319$new_new_n69___output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li03_li03_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1050$abc$916$li03_li03_output_0_0_to_dffre_counter_data[3]_input_0_0  (
        .datain(\lut_$abc$1050$abc$916$li03_li03_output_0_0 ),
        .dataout(\dffre_counter_data[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1050$abc$916$li04_li04_output_0_0_to_dffre_counter_data[4]_input_0_0  (
        .datain(\lut_$abc$1050$abc$916$li04_li04_output_0_0 ),
        .dataout(\dffre_counter_data[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1050$abc$916$li05_li05_output_0_0_to_dffre_counter_data[5]_input_0_0  (
        .datain(\lut_$abc$1050$abc$916$li05_li05_output_0_0 ),
        .dataout(\dffre_counter_data[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2319$new_new_n73___output_0_0_to_lut_$abc$1050$abc$916$li07_li07_input_0_1  (
        .datain(\lut_$abc$2319$new_new_n73___output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li07_li07_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2319$new_new_n73___output_0_0_to_lut_$abc$1050$abc$916$li06_li06_input_0_3  (
        .datain(\lut_$abc$2319$new_new_n73___output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li06_li06_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1050$abc$916$li06_li06_output_0_0_to_dffre_counter_data[6]_input_0_0  (
        .datain(\lut_$abc$1050$abc$916$li06_li06_output_0_0 ),
        .dataout(\dffre_counter_data[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1050$abc$916$li07_li07_output_0_0_to_dffre_counter_data[7]_input_0_0  (
        .datain(\lut_$abc$1050$abc$916$li07_li07_output_0_0 ),
        .dataout(\dffre_counter_data[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2319$new_new_n76___output_0_0_to_lut_$abc$1050$abc$916$li08_li08_input_0_2  (
        .datain(\lut_$abc$2319$new_new_n76___output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li08_li08_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2319$new_new_n76___output_0_0_to_lut_$abc$1050$abc$916$li09_li09_input_0_2  (
        .datain(\lut_$abc$2319$new_new_n76___output_0_0 ),
        .dataout(\lut_$abc$1050$abc$916$li09_li09_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1050$abc$916$li08_li08_output_0_0_to_dffre_counter_data[8]_input_0_0  (
        .datain(\lut_$abc$1050$abc$916$li08_li08_output_0_0 ),
        .dataout(\dffre_counter_data[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1050$abc$916$li09_li09_output_0_0_to_dffre_counter_data[9]_input_0_0  (
        .datain(\lut_$abc$1050$abc$916$li09_li09_output_0_0 ),
        .dataout(\dffre_counter_data[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y_output_0_0_to_dffre_counter_data[5]_input_1_0  (
        .datain(\lut_$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y_output_0_0 ),
        .dataout(\dffre_counter_data[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y_output_0_0_to_dffre_counter_data[7]_input_1_0  (
        .datain(\lut_$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y_output_0_0 ),
        .dataout(\dffre_counter_data[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y_output_0_0_to_dffre_counter_data[1]_input_1_0  (
        .datain(\lut_$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y_output_0_0 ),
        .dataout(\dffre_counter_data[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y_output_0_0_to_dffre_counter_data[3]_input_1_0  (
        .datain(\lut_$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y_output_0_0 ),
        .dataout(\dffre_counter_data[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y_output_0_0_to_dffre_counter_data[6]_input_1_0  (
        .datain(\lut_$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y_output_0_0 ),
        .dataout(\dffre_counter_data[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y_output_0_0_to_dffre_counter_data[2]_input_1_0  (
        .datain(\lut_$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y_output_0_0 ),
        .dataout(\dffre_counter_data[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y_output_0_0_to_dffre_counter_data[4]_input_1_0  (
        .datain(\lut_$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y_output_0_0 ),
        .dataout(\dffre_counter_data[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y_output_0_0_to_dffre_counter_data[10]_input_1_0  (
        .datain(\lut_$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y_output_0_0 ),
        .dataout(\dffre_counter_data[10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y_output_0_0_to_dffre_counter_data[11]_input_1_0  (
        .datain(\lut_$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y_output_0_0 ),
        .dataout(\dffre_counter_data[11]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y_output_0_0_to_dffre_counter_data[8]_input_1_0  (
        .datain(\lut_$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y_output_0_0 ),
        .dataout(\dffre_counter_data[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y_output_0_0_to_dffre_counter_data[9]_input_1_0  (
        .datain(\lut_$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y_output_0_0 ),
        .dataout(\dffre_counter_data[9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y_output_0_0_to_dffre_counter_data[12]_input_1_0  (
        .datain(\lut_$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y_output_0_0 ),
        .dataout(\dffre_counter_data[12]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y_output_0_0_to_dffre_counter_data[15]_input_1_0  (
        .datain(\lut_$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y_output_0_0 ),
        .dataout(\dffre_counter_data[15]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y_output_0_0_to_dffre_counter_data[13]_input_1_0  (
        .datain(\lut_$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y_output_0_0 ),
        .dataout(\dffre_counter_data[13]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y_output_0_0_to_dffre_counter_data[14]_input_1_0  (
        .datain(\lut_$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y_output_0_0 ),
        .dataout(\dffre_counter_data[14]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y_output_0_0_to_dffre_counter_data[0]_input_1_0  (
        .datain(\lut_$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y_output_0_0 ),
        .dataout(\dffre_counter_data[0]_input_1_0 )
    );


    //Cell instances
    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111101000001010111101100000011011111001000010011111101000001010)
    ) \lut_$abc$1050$abc$916$li05_li05  (
        .in({
            \lut_$abc$1050$abc$916$li05_li05_input_0_5 ,
            \lut_$abc$1050$abc$916$li05_li05_input_0_4 ,
            \lut_$abc$1050$abc$916$li05_li05_input_0_3 ,
            \lut_$abc$1050$abc$916$li05_li05_input_0_2 ,
            \lut_$abc$1050$abc$916$li05_li05_input_0_1 ,
            \lut_$abc$1050$abc$916$li05_li05_input_0_0 
         }),
        .out(\lut_$abc$1050$abc$916$li05_li05_output_0_0 )
    );

    DFFRE #(
    ) \dffre_counter_data[5]  (
        .C(\dffre_counter_data[5]_clock_0_0 ),
        .D(\dffre_counter_data[5]_input_0_0 ),
        .E(\dffre_counter_data[5]_input_2_0 ),
        .R(\dffre_counter_data[5]_input_1_0 ),
        .Q(\dffre_counter_data[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00001000111101110001000011101111)
    ) \lut_$abc$2319$new_new_n73__  (
        .in({
            \lut_$abc$2319$new_new_n73___input_0_4 ,
            \lut_$abc$2319$new_new_n73___input_0_3 ,
            \lut_$abc$2319$new_new_n73___input_0_2 ,
            \lut_$abc$2319$new_new_n73___input_0_1 ,
            \lut_$abc$2319$new_new_n73___input_0_0 
         }),
        .out(\lut_$abc$2319$new_new_n73___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01100101010101010101010101011001)
    ) \lut_$abc$2319$new_new_n69__  (
        .in({
            \lut_$abc$2319$new_new_n69___input_0_4 ,
            \lut_$abc$2319$new_new_n69___input_0_3 ,
            \lut_$abc$2319$new_new_n69___input_0_2 ,
            \lut_$abc$2319$new_new_n69___input_0_1 ,
            \lut_$abc$2319$new_new_n69___input_0_0 
         }),
        .out(\lut_$abc$2319$new_new_n69___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11101100110011001100110011001000)
    ) \lut_$abc$2319$new_new_n55__  (
        .in({
            \lut_$abc$2319$new_new_n55___input_0_4 ,
            \lut_$abc$2319$new_new_n55___input_0_3 ,
            \lut_$abc$2319$new_new_n55___input_0_2 ,
            \lut_$abc$2319$new_new_n55___input_0_1 ,
            \lut_$abc$2319$new_new_n55___input_0_0 
         }),
        .out(\lut_$abc$2319$new_new_n55___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1010101011110000101010101100001110101010001111001010101011110000)
    ) \lut_$abc$1050$abc$916$li07_li07  (
        .in({
            \lut_$abc$1050$abc$916$li07_li07_input_0_5 ,
            \lut_$abc$1050$abc$916$li07_li07_input_0_4 ,
            \lut_$abc$1050$abc$916$li07_li07_input_0_3 ,
            \lut_$abc$1050$abc$916$li07_li07_input_0_2 ,
            \lut_$abc$1050$abc$916$li07_li07_input_0_1 ,
            \lut_$abc$1050$abc$916$li07_li07_input_0_0 
         }),
        .out(\lut_$abc$1050$abc$916$li07_li07_output_0_0 )
    );

    DFFRE #(
    ) \dffre_counter_data[7]  (
        .C(\dffre_counter_data[7]_clock_0_0 ),
        .D(\dffre_counter_data[7]_input_0_0 ),
        .E(\dffre_counter_data[7]_input_2_0 ),
        .R(\dffre_counter_data[7]_input_1_0 ),
        .Q(\dffre_counter_data[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10101010101010101100001100111100)
    ) \lut_$abc$1050$abc$916$li01_li01  (
        .in({
            \lut_$abc$1050$abc$916$li01_li01_input_0_4 ,
            \lut_$abc$1050$abc$916$li01_li01_input_0_3 ,
            \lut_$abc$1050$abc$916$li01_li01_input_0_2 ,
            \lut_$abc$1050$abc$916$li01_li01_input_0_1 ,
            \lut_$abc$1050$abc$916$li01_li01_input_0_0 
         }),
        .out(\lut_$abc$1050$abc$916$li01_li01_output_0_0 )
    );

    DFFRE #(
    ) \dffre_counter_data[1]  (
        .C(\dffre_counter_data[1]_clock_0_0 ),
        .D(\dffre_counter_data[1]_input_0_0 ),
        .E(\dffre_counter_data[1]_input_2_0 ),
        .R(\dffre_counter_data[1]_input_1_0 ),
        .Q(\dffre_counter_data[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000010100011)
    ) \lut_$abc$1050$abc$916$li03_li03  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$1050$abc$916$li03_li03_input_0_2 ,
            \lut_$abc$1050$abc$916$li03_li03_input_0_1 ,
            \lut_$abc$1050$abc$916$li03_li03_input_0_0 
         }),
        .out(\lut_$abc$1050$abc$916$li03_li03_output_0_0 )
    );

    DFFRE #(
    ) \dffre_counter_data[3]  (
        .C(\dffre_counter_data[3]_clock_0_0 ),
        .D(\dffre_counter_data[3]_input_0_0 ),
        .E(\dffre_counter_data[3]_input_2_0 ),
        .R(\dffre_counter_data[3]_input_1_0 ),
        .Q(\dffre_counter_data[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010000000100010000000000000001)
    ) \lut_$abc$1050$abc$916$li06_li06  (
        .in({
            \lut_$abc$1050$abc$916$li06_li06_input_0_4 ,
            \lut_$abc$1050$abc$916$li06_li06_input_0_3 ,
            \lut_$abc$1050$abc$916$li06_li06_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$1050$abc$916$li06_li06_output_0_0 )
    );

    DFFRE #(
    ) \dffre_counter_data[6]  (
        .C(\dffre_counter_data[6]_clock_0_0 ),
        .D(\dffre_counter_data[6]_input_0_0 ),
        .E(\dffre_counter_data[6]_input_2_0 ),
        .R(\dffre_counter_data[6]_input_1_0 ),
        .Q(\dffre_counter_data[6]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1110111111111101110111001100111000100011001100010001000000000010)
    ) \lut_$abc$1050$abc$916$li02_li02  (
        .in({
            \lut_$abc$1050$abc$916$li02_li02_input_0_5 ,
            \lut_$abc$1050$abc$916$li02_li02_input_0_4 ,
            \lut_$abc$1050$abc$916$li02_li02_input_0_3 ,
            \lut_$abc$1050$abc$916$li02_li02_input_0_2 ,
            \lut_$abc$1050$abc$916$li02_li02_input_0_1 ,
            \lut_$abc$1050$abc$916$li02_li02_input_0_0 
         }),
        .out(\lut_$abc$1050$abc$916$li02_li02_output_0_0 )
    );

    DFFRE #(
    ) \dffre_counter_data[2]  (
        .C(\dffre_counter_data[2]_clock_0_0 ),
        .D(\dffre_counter_data[2]_input_0_0 ),
        .E(\dffre_counter_data[2]_input_2_0 ),
        .R(\dffre_counter_data[2]_input_1_0 ),
        .Q(\dffre_counter_data[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$true  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$true_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11111001000010011111011000000110)
    ) \lut_$abc$1050$abc$916$li04_li04  (
        .in({
            \lut_$abc$1050$abc$916$li04_li04_input_0_4 ,
            \lut_$abc$1050$abc$916$li04_li04_input_0_3 ,
            \lut_$abc$1050$abc$916$li04_li04_input_0_2 ,
            \lut_$abc$1050$abc$916$li04_li04_input_0_1 ,
            \lut_$abc$1050$abc$916$li04_li04_input_0_0 
         }),
        .out(\lut_$abc$1050$abc$916$li04_li04_output_0_0 )
    );

    DFFRE #(
    ) \dffre_counter_data[4]  (
        .C(\dffre_counter_data[4]_clock_0_0 ),
        .D(\dffre_counter_data[4]_input_0_0 ),
        .E(\dffre_counter_data[4]_input_2_0 ),
        .R(\dffre_counter_data[4]_input_1_0 ),
        .Q(\dffre_counter_data[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00001111000010010000000000001001)
    ) \lut_$abc$1050$abc$916$li10_li10  (
        .in({
            \lut_$abc$1050$abc$916$li10_li10_input_0_4 ,
            \lut_$abc$1050$abc$916$li10_li10_input_0_3 ,
            1'b0,
            \lut_$abc$1050$abc$916$li10_li10_input_0_1 ,
            \lut_$abc$1050$abc$916$li10_li10_input_0_0 
         }),
        .out(\lut_$abc$1050$abc$916$li10_li10_output_0_0 )
    );

    DFFRE #(
    ) \dffre_counter_data[10]  (
        .C(\dffre_counter_data[10]_clock_0_0 ),
        .D(\dffre_counter_data[10]_input_0_0 ),
        .E(\dffre_counter_data[10]_input_2_0 ),
        .R(\dffre_counter_data[10]_input_1_0 ),
        .Q(\dffre_counter_data[10]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:870:execute$2419  (
        .in({
            \lut_$auto$rs_design_edit.cc:870:execute$2419_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$2419_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000001011111111111110)
    ) \lut_$abc$2319$new_new_n56__  (
        .in({
            1'b0,
            \lut_$abc$2319$new_new_n56___input_0_3 ,
            \lut_$abc$2319$new_new_n56___input_0_2 ,
            \lut_$abc$2319$new_new_n56___input_0_1 ,
            \lut_$abc$2319$new_new_n56___input_0_0 
         }),
        .out(\lut_$abc$2319$new_new_n56___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111111101111111111111111111111111111111111111111111111011111111)
    ) \lut_$abc$2319$new_new_n76__  (
        .in({
            \lut_$abc$2319$new_new_n76___input_0_5 ,
            \lut_$abc$2319$new_new_n76___input_0_4 ,
            \lut_$abc$2319$new_new_n76___input_0_3 ,
            \lut_$abc$2319$new_new_n76___input_0_2 ,
            \lut_$abc$2319$new_new_n76___input_0_1 ,
            \lut_$abc$2319$new_new_n76___input_0_0 
         }),
        .out(\lut_$abc$2319$new_new_n76___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111111111010010000000001101001011111111111000010000000011100001)
    ) \lut_$abc$1050$abc$916$li11_li11  (
        .in({
            \lut_$abc$1050$abc$916$li11_li11_input_0_5 ,
            \lut_$abc$1050$abc$916$li11_li11_input_0_4 ,
            \lut_$abc$1050$abc$916$li11_li11_input_0_3 ,
            \lut_$abc$1050$abc$916$li11_li11_input_0_2 ,
            \lut_$abc$1050$abc$916$li11_li11_input_0_1 ,
            \lut_$abc$1050$abc$916$li11_li11_input_0_0 
         }),
        .out(\lut_$abc$1050$abc$916$li11_li11_output_0_0 )
    );

    DFFRE #(
    ) \dffre_counter_data[11]  (
        .C(\dffre_counter_data[11]_clock_0_0 ),
        .D(\dffre_counter_data[11]_input_0_0 ),
        .E(\dffre_counter_data[11]_input_2_0 ),
        .R(\dffre_counter_data[11]_input_1_0 ),
        .Q(\dffre_counter_data[11]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000001011100010001011)
    ) \lut_$abc$1050$abc$916$li08_li08  (
        .in({
            1'b0,
            \lut_$abc$1050$abc$916$li08_li08_input_0_3 ,
            \lut_$abc$1050$abc$916$li08_li08_input_0_2 ,
            \lut_$abc$1050$abc$916$li08_li08_input_0_1 ,
            \lut_$abc$1050$abc$916$li08_li08_input_0_0 
         }),
        .out(\lut_$abc$1050$abc$916$li08_li08_output_0_0 )
    );

    DFFRE #(
    ) \dffre_counter_data[8]  (
        .C(\dffre_counter_data[8]_clock_0_0 ),
        .D(\dffre_counter_data[8]_input_0_0 ),
        .E(\dffre_counter_data[8]_input_2_0 ),
        .R(\dffre_counter_data[8]_input_1_0 ),
        .Q(\dffre_counter_data[8]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:870:execute$2420  (
        .in({
            \lut_$auto$rs_design_edit.cc:870:execute$2420_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$2420_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111111111111111111111111111111101111111111111111111111111111110)
    ) \lut_$abc$2319$new_new_n59__  (
        .in({
            \lut_$abc$2319$new_new_n59___input_0_5 ,
            \lut_$abc$2319$new_new_n59___input_0_4 ,
            \lut_$abc$2319$new_new_n59___input_0_3 ,
            \lut_$abc$2319$new_new_n59___input_0_2 ,
            \lut_$abc$2319$new_new_n59___input_0_1 ,
            \lut_$abc$2319$new_new_n59___input_0_0 
         }),
        .out(\lut_$abc$2319$new_new_n59___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1100110011001100110011001100110011111010111101010000010100001010)
    ) \lut_$abc$1050$abc$916$li09_li09  (
        .in({
            \lut_$abc$1050$abc$916$li09_li09_input_0_5 ,
            \lut_$abc$1050$abc$916$li09_li09_input_0_4 ,
            \lut_$abc$1050$abc$916$li09_li09_input_0_3 ,
            \lut_$abc$1050$abc$916$li09_li09_input_0_2 ,
            \lut_$abc$1050$abc$916$li09_li09_input_0_1 ,
            \lut_$abc$1050$abc$916$li09_li09_input_0_0 
         }),
        .out(\lut_$abc$1050$abc$916$li09_li09_output_0_0 )
    );

    DFFRE #(
    ) \dffre_counter_data[9]  (
        .C(\dffre_counter_data[9]_clock_0_0 ),
        .D(\dffre_counter_data[9]_input_0_0 ),
        .E(\dffre_counter_data[9]_input_2_0 ),
        .R(\dffre_counter_data[9]_input_1_0 ),
        .Q(\dffre_counter_data[9]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111011111111111111111111111111111111111111111111111111111101111)
    ) \lut_$abc$2319$new_new_n54__  (
        .in({
            \lut_$abc$2319$new_new_n54___input_0_5 ,
            \lut_$abc$2319$new_new_n54___input_0_4 ,
            \lut_$abc$2319$new_new_n54___input_0_3 ,
            \lut_$abc$2319$new_new_n54___input_0_2 ,
            \lut_$abc$2319$new_new_n54___input_0_1 ,
            \lut_$abc$2319$new_new_n54___input_0_0 
         }),
        .out(\lut_$abc$2319$new_new_n54___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01010101000101010101010001010101)
    ) \lut_$abc$2319$new_new_n64__  (
        .in({
            \lut_$abc$2319$new_new_n64___input_0_4 ,
            \lut_$abc$2319$new_new_n64___input_0_3 ,
            \lut_$abc$2319$new_new_n64___input_0_2 ,
            \lut_$abc$2319$new_new_n64___input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$2319$new_new_n64___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000101010000010101)
    ) \lut_$abc$2319$new_new_n62__  (
        .in({
            1'b0,
            \lut_$abc$2319$new_new_n62___input_0_3 ,
            \lut_$abc$2319$new_new_n62___input_0_2 ,
            \lut_$abc$2319$new_new_n62___input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$2319$new_new_n62___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$auto$rs_design_edit.cc:870:execute$2414  (
        .in({
            1'b0,
            \lut_$auto$rs_design_edit.cc:870:execute$2414_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$2414_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000111110010000000000001001)
    ) \lut_$abc$1050$abc$916$li12_li12  (
        .in({
            \lut_$abc$1050$abc$916$li12_li12_input_0_4 ,
            1'b0,
            \lut_$abc$1050$abc$916$li12_li12_input_0_2 ,
            \lut_$abc$1050$abc$916$li12_li12_input_0_1 ,
            \lut_$abc$1050$abc$916$li12_li12_input_0_0 
         }),
        .out(\lut_$abc$1050$abc$916$li12_li12_output_0_0 )
    );

    DFFRE #(
    ) \dffre_counter_data[12]  (
        .C(\dffre_counter_data[12]_clock_0_0 ),
        .D(\dffre_counter_data[12]_input_0_0 ),
        .E(\dffre_counter_data[12]_input_2_0 ),
        .R(\dffre_counter_data[12]_input_1_0 ),
        .Q(\dffre_counter_data[12]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11111111000000001100100111001001)
    ) \lut_$abc$1050$abc$916$li15_li15  (
        .in({
            \lut_$abc$1050$abc$916$li15_li15_input_0_4 ,
            \lut_$abc$1050$abc$916$li15_li15_input_0_3 ,
            \lut_$abc$1050$abc$916$li15_li15_input_0_2 ,
            \lut_$abc$1050$abc$916$li15_li15_input_0_1 ,
            \lut_$abc$1050$abc$916$li15_li15_input_0_0 
         }),
        .out(\lut_$abc$1050$abc$916$li15_li15_output_0_0 )
    );

    DFFRE #(
    ) \dffre_counter_data[15]  (
        .C(\dffre_counter_data[15]_clock_0_0 ),
        .D(\dffre_counter_data[15]_input_0_0 ),
        .E(\dffre_counter_data[15]_input_2_0 ),
        .R(\dffre_counter_data[15]_input_1_0 ),
        .Q(\dffre_counter_data[15]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111111111100001000000001110000111111111101101000000000010110100)
    ) \lut_$abc$1050$abc$916$li13_li13  (
        .in({
            \lut_$abc$1050$abc$916$li13_li13_input_0_5 ,
            \lut_$abc$1050$abc$916$li13_li13_input_0_4 ,
            \lut_$abc$1050$abc$916$li13_li13_input_0_3 ,
            \lut_$abc$1050$abc$916$li13_li13_input_0_2 ,
            \lut_$abc$1050$abc$916$li13_li13_input_0_1 ,
            \lut_$abc$1050$abc$916$li13_li13_input_0_0 
         }),
        .out(\lut_$abc$1050$abc$916$li13_li13_output_0_0 )
    );

    DFFRE #(
    ) \dffre_counter_data[13]  (
        .C(\dffre_counter_data[13]_clock_0_0 ),
        .D(\dffre_counter_data[13]_input_0_0 ),
        .E(\dffre_counter_data[13]_input_2_0 ),
        .R(\dffre_counter_data[13]_input_1_0 ),
        .Q(\dffre_counter_data[13]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$auto$rs_design_edit.cc:870:execute$2412  (
        .in({
            1'b0,
            \lut_$auto$rs_design_edit.cc:870:execute$2412_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$2412_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$auto$rs_design_edit.cc:870:execute$2431  (
        .in({
            1'b0,
            \lut_$auto$rs_design_edit.cc:870:execute$2431_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$2431_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$auto$rs_design_edit.cc:870:execute$2426  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:870:execute$2426_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$2426_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$auto$rs_design_edit.cc:870:execute$2427  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:870:execute$2427_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$2427_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11001100111110101100110000000101)
    ) \lut_$abc$1050$abc$916$li14_li14  (
        .in({
            \lut_$abc$1050$abc$916$li14_li14_input_0_4 ,
            \lut_$abc$1050$abc$916$li14_li14_input_0_3 ,
            \lut_$abc$1050$abc$916$li14_li14_input_0_2 ,
            \lut_$abc$1050$abc$916$li14_li14_input_0_1 ,
            \lut_$abc$1050$abc$916$li14_li14_input_0_0 
         }),
        .out(\lut_$abc$1050$abc$916$li14_li14_output_0_0 )
    );

    DFFRE #(
    ) \dffre_counter_data[14]  (
        .C(\dffre_counter_data[14]_clock_0_0 ),
        .D(\dffre_counter_data[14]_input_0_0 ),
        .E(\dffre_counter_data[14]_input_2_0 ),
        .R(\dffre_counter_data[14]_input_1_0 ),
        .Q(\dffre_counter_data[14]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$auto$rs_design_edit.cc:870:execute$2413  (
        .in({
            1'b0,
            \lut_$auto$rs_design_edit.cc:870:execute$2413_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$2413_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000010100010000000000000001)
    ) \lut_$abc$1050$abc$916$li00_li00  (
        .in({
            \lut_$abc$1050$abc$916$li00_li00_input_0_4 ,
            1'b0,
            \lut_$abc$1050$abc$916$li00_li00_input_0_2 ,
            \lut_$abc$1050$abc$916$li00_li00_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$1050$abc$916$li00_li00_output_0_0 )
    );

    DFFRE #(
    ) \dffre_counter_data[0]  (
        .C(\dffre_counter_data[0]_clock_0_0 ),
        .D(\dffre_counter_data[0]_input_0_0 ),
        .E(\dffre_counter_data[0]_input_2_0 ),
        .R(\dffre_counter_data[0]_input_1_0 ),
        .Q(\dffre_counter_data[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:870:execute$2415  (
        .in({
            \lut_$auto$rs_design_edit.cc:870:execute$2415_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$2415_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:870:execute$2425  (
        .in({
            \lut_$auto$rs_design_edit.cc:870:execute$2425_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$2425_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:870:execute$2429  (
        .in({
            \lut_$auto$rs_design_edit.cc:870:execute$2429_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$2429_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:870:execute$2424  (
        .in({
            \lut_$auto$rs_design_edit.cc:870:execute$2424_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$2424_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$auto$rs_design_edit.cc:870:execute$2418  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:870:execute$2418_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$2418_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$auto$rs_design_edit.cc:870:execute$2421  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:870:execute$2421_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$2421_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:870:execute$2428  (
        .in({
            \lut_$auto$rs_design_edit.cc:870:execute$2428_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$2428_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:870:execute$2430  (
        .in({
            \lut_$auto$rs_design_edit.cc:870:execute$2430_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$2430_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$auto$rs_design_edit.cc:870:execute$2416  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:870:execute$2416_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$2416_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$auto$rs_design_edit.cc:870:execute$2417  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:870:execute$2417_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$2417_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:870:execute$2423  (
        .in({
            \lut_$auto$rs_design_edit.cc:870:execute$2423_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$2423_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:870:execute$2422  (
        .in({
            \lut_$auto$rs_design_edit.cc:870:execute$2422_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:870:execute$2422_output_0_0 )
    );


endmodule
