{
  "Top": "apint_arith",
  "RtlTop": "apint_arith",
  "RtlPrefix": "",
  "SourceLanguage": "c",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "4",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "36",
    "Uncertainty": "0.5"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 4.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "apint_arith",
    "Version": "1.0",
    "DisplayName": "Apint_arith",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/..\/apint_arith.c"],
    "Vhdl": [
      "impl\/vhdl\/apint_arith_mul_mdEe.vhd",
      "impl\/vhdl\/apint_arith_sdiv_cud.vhd",
      "impl\/vhdl\/apint_arith_srem_bkb.vhd",
      "impl\/vhdl\/apint_arith.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/apint_arith_mul_mdEe.v",
      "impl\/verilog\/apint_arith_sdiv_cud.v",
      "impl\/verilog\/apint_arith_srem_bkb.v",
      "impl\/verilog\/apint_arith.v"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "inA": {
      "type": "data",
      "dir": "in",
      "width": "6",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "6"
        }}
    },
    "inB": {
      "type": "data",
      "dir": "in",
      "width": "12",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "12"
        }}
    },
    "inC": {
      "type": "data",
      "dir": "in",
      "width": "22",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "22"
        }}
    },
    "inD": {
      "type": "data",
      "dir": "in",
      "width": "33",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "33"
        }}
    },
    "out1": {
      "type": "data",
      "dir": "out",
      "width": "18",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "18"
        }}
    },
    "out2": {
      "type": "data",
      "dir": "out",
      "width": "13",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "13"
        }}
    },
    "out3": {
      "type": "data",
      "dir": "out",
      "width": "22",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "22"
        }}
    },
    "out4": {
      "type": "data",
      "dir": "out",
      "width": "6",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "6"
        }}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "inA": {
      "dir": "in",
      "width": "6"
    },
    "inB": {
      "dir": "in",
      "width": "12"
    },
    "inC": {
      "dir": "in",
      "width": "22"
    },
    "inD": {
      "dir": "in",
      "width": "33"
    },
    "out1": {
      "dir": "out",
      "width": "18"
    },
    "out1_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "out2": {
      "dir": "out",
      "width": "13"
    },
    "out2_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "out3": {
      "dir": "out",
      "width": "22"
    },
    "out3_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "out4": {
      "dir": "out",
      "width": "6"
    },
    "out4_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "inA": {
      "interfaceRef": "inA",
      "dir": "in",
      "dataWidth": "6",
      "handshakeRef": "ap_none"
    },
    "inB": {
      "interfaceRef": "inB",
      "dir": "in",
      "dataWidth": "12",
      "handshakeRef": "ap_none"
    },
    "inC": {
      "interfaceRef": "inC",
      "dir": "in",
      "dataWidth": "22",
      "handshakeRef": "ap_none"
    },
    "inD": {
      "interfaceRef": "inD",
      "dir": "in",
      "dataWidth": "33",
      "handshakeRef": "ap_none"
    },
    "out1": {
      "interfaceRef": "out1",
      "dir": "out",
      "dataWidth": "18",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "13"
    },
    "out2": {
      "interfaceRef": "out2",
      "dir": "out",
      "dataWidth": "13",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "11"
    },
    "out3": {
      "interfaceRef": "out3",
      "dir": "out",
      "dataWidth": "22",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "36"
    },
    "out4": {
      "interfaceRef": "out4",
      "dir": "out",
      "dataWidth": "6",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "36"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "apint_arith"},
    "Metrics": {"apint_arith": {
        "Latency": {
          "LatencyBest": "36",
          "LatencyAvg": "36",
          "LatencyWorst": "36",
          "PipelineII": "37",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "0.50",
          "Estimate": "4.37"
        },
        "Area": {
          "DSP48E": "1",
          "FF": "3724",
          "LUT": "3001",
          "BRAM_18K": "0"
        }
      }}
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2018-06-27 16:28:45 -0500",
    "ToolName": "vivado_hls",
    "ToolVersion": "2017.4"
  }
}
