$comment
	File created using the following command:
		vcd file adder_A_B_8_bits.msim.vcd -direction
$end
$date
	Wed Apr 10 17:43:28 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module adder_A_B_8_bits_vlg_vec_tst $end
$var reg 8 ! A_or_B [7:0] $end
$var reg 1 " areset $end
$var reg 1 # clk $end
$var wire 1 $ cout $end
$var wire 1 % reg_out [7] $end
$var wire 1 & reg_out [6] $end
$var wire 1 ' reg_out [5] $end
$var wire 1 ( reg_out [4] $end
$var wire 1 ) reg_out [3] $end
$var wire 1 * reg_out [2] $end
$var wire 1 + reg_out [1] $end
$var wire 1 , reg_out [0] $end
$var wire 1 - sum [7] $end
$var wire 1 . sum [6] $end
$var wire 1 / sum [5] $end
$var wire 1 0 sum [4] $end
$var wire 1 1 sum [3] $end
$var wire 1 2 sum [2] $end
$var wire 1 3 sum [1] $end
$var wire 1 4 sum [0] $end

$scope module i1 $end
$var wire 1 5 gnd $end
$var wire 1 6 vcc $end
$var wire 1 7 unknown $end
$var tri1 1 8 devclrn $end
$var tri1 1 9 devpor $end
$var tri1 1 : devoe $end
$var wire 1 ; ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 < clk~input_o $end
$var wire 1 = clk~inputCLKENA0_outclk $end
$var wire 1 > A_or_B[0]~input_o $end
$var wire 1 ? areset~input_o $end
$var wire 1 @ A_or_B[1]~input_o $end
$var wire 1 A A_or_B[2]~input_o $end
$var wire 1 B A_or_B[3]~input_o $end
$var wire 1 C A_or_B[4]~input_o $end
$var wire 1 D A_or_B[5]~input_o $end
$var wire 1 E A_or_B[6]~input_o $end
$var wire 1 F A_or_B[7]~input_o $end
$var wire 1 G add0|Add0~1_sumout $end
$var wire 1 H add0|Add0~2 $end
$var wire 1 I add0|Add0~5_sumout $end
$var wire 1 J add0|Add0~6 $end
$var wire 1 K add0|Add0~9_sumout $end
$var wire 1 L add0|Add0~10 $end
$var wire 1 M add0|Add0~13_sumout $end
$var wire 1 N add0|Add0~14 $end
$var wire 1 O add0|Add0~17_sumout $end
$var wire 1 P add0|Add0~18 $end
$var wire 1 Q add0|Add0~21_sumout $end
$var wire 1 R add0|Add0~22 $end
$var wire 1 S add0|Add0~25_sumout $end
$var wire 1 T add0|Add0~26 $end
$var wire 1 U add0|Add0~29_sumout $end
$var wire 1 V add0|Add0~30 $end
$var wire 1 W add0|Add0~33_sumout $end
$var wire 1 X reg0|out [7] $end
$var wire 1 Y reg0|out [6] $end
$var wire 1 Z reg0|out [5] $end
$var wire 1 [ reg0|out [4] $end
$var wire 1 \ reg0|out [3] $end
$var wire 1 ] reg0|out [2] $end
$var wire 1 ^ reg0|out [1] $end
$var wire 1 _ reg0|out [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101100 !
0"
0#
0$
0,
0+
0*
0)
0(
0'
0&
0%
04
03
12
11
00
1/
0.
0-
05
16
x7
18
19
1:
0;
0<
0=
0>
0?
0@
1A
1B
0C
1D
0E
0F
0G
0H
0I
0J
1K
0L
1M
0N
0O
0P
1Q
0R
0S
0T
0U
0V
0W
0_
0^
0]
0\
0[
0Z
0Y
0X
$end
#5000
b10101100 !
b11101100 !
b11001100 !
b11001000 !
0A
0D
1E
1F
1U
1S
0Q
0K
02
0/
1.
1-
#10000
1#
b11001010 !
b1001010 !
b1010 !
1<
1@
0E
0F
1=
0U
0S
1I
13
0.
0-
1\
1^
1+
1)
1J
1N
0I
0M
01
03
1K
1O
10
12
#15000
b11010 !
b10010 !
b10011 !
b10111 !
0#
b10101 !
b10010101 !
b11010101 !
1>
0@
1A
0B
1C
1E
1F
0<
0=
1P
0N
1L
0J
1U
1S
0O
1M
0K
1I
1G
14
13
02
11
00
1.
1-
0P
1N
0L
1Q
1O
0M
1K
12
01
10
1/
1P
0N
0Q
0O
1M
11
00
0/
0P
1Q
1O
10
1/
0Q
0/
#20000
b11110101 !
b11111101 !
b11111100 !
b11111000 !
b11111010 !
0>
1@
0A
1B
1D
1N
1J
1Q
0M
0K
0I
0G
04
03
02
01
1/
1P
0O
1K
12
00
1R
0Q
0/
1T
0S
0.
1V
0U
0-
1W
1$
#25000
b1111010 !
0F
0V
1U
1-
0W
0$
#30000
1#
b111010 !
b11010 !
b10010 !
b10110 !
b10100 !
1<
0@
1A
0B
0D
0E
1=
0T
0R
0N
1L
0J
1S
1Q
1M
0K
1I
13
02
11
1/
1.
0P
1N
0L
0U
0S
1O
0M
1K
12
01
10
0.
0-
1P
0N
0Q
0O
1M
11
00
0/
0P
1Q
1O
10
1/
0Q
0/
1[
0\
1]
0^
0+
1*
0)
1(
1L
1P
0I
0K
0M
0O
00
01
02
03
1M
1Q
1/
11
#35000
0#
b10000 !
0<
0A
0=
0L
1K
12
0M
01
#40000
b10001 !
b110001 !
b111001 !
b111101 !
1>
1A
1B
1D
1R
1L
0Q
1M
0K
1G
14
02
11
0/
1N
1S
0M
01
1.
1O
10
#45000
1"
b101101 !
b10101101 !
b10101111 !
b10101110 !
b10100110 !
b10100010 !
1?
0>
1@
0A
0B
0C
1F
0N
0L
1U
0O
1M
1K
1I
0G
04
13
12
11
00
1-
0P
1O
0M
01
10
0R
1Q
1/
0S
0.
0]
0[
0(
0*
0O
0K
02
00
#50000
b11100010 !
b11000010 !
0"
b11010010 !
b11010000 !
b11011000 !
0@
1B
1C
0D
1E
0?
1S
0Q
1O
1M
0I
03
11
10
0/
1.
#55000
b1011000 !
b1011100 !
b1111100 !
b1111110 !
b1110110 !
1@
1A
0B
1D
0F
0U
1Q
0M
1K
1I
13
12
01
1/
0-
#60000
1#
b1110111 !
b110111 !
1<
1>
0E
1=
0S
1G
14
0.
1Z
1[
1]
1^
1_
1,
1+
1*
1(
1'
1H
1J
1L
1P
1R
0G
0I
0K
0O
0Q
0/
00
02
03
04
1I
1K
1M
1Q
1S
1.
1/
11
12
13
#65000
b10110111 !
b10110011 !
b10110001 !
0#
b10110000 !
b11110000 !
0>
0@
0A
1E
1F
0<
0=
1T
0H
1U
0S
0K
0I
1G
14
03
02
0.
1-
1V
0J
0U
1I
13
0-
0L
1W
1K
12
1$
0M
01
#70000
b11010000 !
b11010100 !
b11010110 !
b10010110 !
1@
1A
0D
0E
0T
1L
1J
1S
0Q
0K
0I
03
02
0/
1.
0V
1U
1M
1K
12
11
1-
0W
0$
#75000
1"
b10000110 !
b110 !
b100110 !
b100100 !
b1100100 !
1?
0@
0C
1D
1E
0F
1T
0P
0J
0U
0S
1Q
1O
1I
13
10
1/
0.
0-
1U
0Q
0K
02
0/
1-
0_
0^
0]
0[
0Z
0'
0(
0*
0+
0,
0R
0L
1Q
0O
1K
0I
0G
04
03
12
00
1/
0T
1S
0M
01
1.
0U
0-
#80000
