<module name="MCU_SEC_MMR0_CFG0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CTRLMMR_SEC_CLSTR0_DEF" acronym="CTRLMMR_SEC_CLSTR0_DEF" offset="0x20" width="32" description="Defines the type of the processor cluster.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CORE_NUM" width="3" begin="18" end="16" resetval="0x2" description="Number of cores in cluster" range="" rwaccess="R"/>
    <bitfield id="DSP_CORE_TYPE" width="8" begin="15" end="8" resetval="0xFF" description="DSP core type configuration 8'h00 - C7x 8'h01 - C6x 8'hFF - Not DSP" range="" rwaccess="R"/>
    <bitfield id="ARM_CORE_TYPE" width="8" begin="7" end="0" resetval="0x10" description="ARM core type configuration 8'h00 - A53 8'h01 - A57 8'h10 - R5 8'hFF - Not ARM" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SEC_CLSTR0_CFG" acronym="CTRLMMR_SEC_CLSTR0_CFG" offset="0x40" width="32" description="Configures cluster level characteristics.">
    <bitfield id="CLSTR_CFG_RSVD" width="28" begin="31" end="4" resetval="0x0" description="Reserved for future use. Write '0' to ensure compatibility with future devices." range="" rwaccess="RW"/>
    <bitfield id="LOCKSTEP_EN" width="1" begin="3" end="3" resetval="0xX" description="Lockstep enable. Indicates if R5 lockstep operation is supported on the device" range="" rwaccess="R"/>
    <bitfield id="DBG_NO_CLKSTOP" width="1" begin="2" end="2" resetval="0x0" description="CPU clockstop behavior" range="" rwaccess="RW"/>
    <bitfield id="TEINIT" width="1" begin="1" end="1" resetval="0x0" description="Exception handling state at reset:" range="" rwaccess="RW"/>
    <bitfield id="LOCKSTEP" width="1" begin="0" end="0" resetval="0xX" description="When set, MCU_ARMSS Core0 and Core1 operate in lockstep mode. Can only be changed if lockstep operation is supported as indicated by CLSTR0_CFG_lockstep_en = 1. If CLSTR0_DEF_lockstep_en = 0, lockstep is not supported, this bit will be read only with a value of 0." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SEC_CLSTR0_PMCTRL" acronym="CTRLMMR_SEC_CLSTR0_PMCTRL" offset="0x80" width="32" description="Configures Cluster overall power state.">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0" description="Not used" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SEC_CLSTR0_PMSTAT" acronym="CTRLMMR_SEC_CLSTR0_PMSTAT" offset="0x90" width="32" description="Shows Cluster overall power status.">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0" description="Not used" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SEC_CLSTR0_CORE0_CFG" acronym="CTRLMMR_SEC_CLSTR0_CORE0_CFG" offset="0x100" width="32" description="Configures the TCM and interrupt operation of R5 Core0.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NMFI_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable Core0 Non-Maskable Fast Interrupts" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="14" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCM_RSTBASE" width="1" begin="11" end="11" resetval="0x1" description="Core0 A/BTCM Reset Base Address Indicator" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="10" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BTCM_EN" width="1" begin="7" end="7" resetval="0x1" description="Enable Core0 BTCM RAM at reset" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="6" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ATCM_EN" width="1" begin="3" end="3" resetval="0x0" description="Enable Core0 ATCM RAM at reset" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SEC_CLSTR0_CORE0_BOOTVECT_LO" acronym="CTRLMMR_SEC_CLSTR0_CORE0_BOOTVECT_LO" offset="0x110" width="32" description="Contains the lower 32 bits of the boot vector location for R5 Core0. Bits 4:0 are not used and are always 0.">
    <bitfield id="VECT_ADDR" width="25" begin="31" end="7" resetval="0x830000" description="Specifies the lower 25 bits of the 41-bit vector address corresponding to Vector Table address bits[31:7]. Note bits 6:0 of the Vector Table address are always 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="6" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SEC_CLSTR0_CORE0_BOOTVECT_HI" acronym="CTRLMMR_SEC_CLSTR0_CORE0_BOOTVECT_HI" offset="0x114" width="32" description="Contains the lower 16 bits of the boot vector location for R5 Core0.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VECT_ADDR" width="16" begin="15" end="0" resetval="0x0" description="Specifies the upper 16 bits of the 41-bit vector address corresponding to Vector Table address bits[47:32]." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SEC_CLSTR0_CORE0_PMCTRL" acronym="CTRLMMR_SEC_CLSTR0_CORE0_PMCTRL" offset="0x120" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CORE_HALT" width="1" begin="0" end="0" resetval="0x0" description="Halt Core0" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SEC_CLSTR0_CORE0_PMSTAT" acronym="CTRLMMR_SEC_CLSTR0_CORE0_PMSTAT" offset="0x130" width="32" description="Shows Cluster Core0 power status.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_GATE" width="1" begin="3" end="3" resetval="0xX" description="Core0 Clocked stopped due to WFI or WFE state" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WFE" width="1" begin="1" end="1" resetval="0xX" description="Core0 in WFE state" range="" rwaccess="R"/>
    <bitfield id="WFI" width="1" begin="0" end="0" resetval="0xX" description="Core0 in WFI state" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SEC_CLSTR0_CORE1_CFG" acronym="CTRLMMR_SEC_CLSTR0_CORE1_CFG" offset="0x180" width="32" description="Configures the TCM and interrupt operation of R5 Core1.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NMFI_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable Core1 Non-Maskable Fast Interrupts" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="14" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCM_RSTBASE" width="1" begin="11" end="11" resetval="0x1" description="Core1 A/BTCM Reset Base Address Indicator" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="10" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BTCM_EN" width="1" begin="7" end="7" resetval="0x1" description="Enable Core1 BTCM RAM at reset" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="6" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ATCM_EN" width="1" begin="3" end="3" resetval="0x0" description="Enable Core1 ATCM RAM at reset" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SEC_CLSTR0_CORE1_BOOTVECT_LO" acronym="CTRLMMR_SEC_CLSTR0_CORE1_BOOTVECT_LO" offset="0x190" width="32" description="Contains the lower 32 bits of the boot vector location for R5 Core1. Bits 4:0 are not used and are always 0.">
    <bitfield id="VECT_ADDR" width="25" begin="31" end="7" resetval="0x830000" description="Specifies the lower 25 bits of the 41-bit vector address corresponding to Vector Table address bits[31:7]. Note bits 6:0 of the Vector Table address are always 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="6" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SEC_CLSTR0_CORE1_BOOTVECT_HI" acronym="CTRLMMR_SEC_CLSTR0_CORE1_BOOTVECT_HI" offset="0x194" width="32" description="Contains the lower 16 bits of the boot vector location for R5 Core1.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VECT_ADDR" width="16" begin="15" end="0" resetval="0x0" description="Specifies the upper 16 bits of the 41-bit vector address corresponding to Vector Table address bits[47:32]." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SEC_CLSTR0_CORE1_PMCTRL" acronym="CTRLMMR_SEC_CLSTR0_CORE1_PMCTRL" offset="0x1A0" width="32" description="Configures Cluster Core1 power state.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CORE_HALT" width="1" begin="0" end="0" resetval="0x0" description="Halt Core1" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SEC_CLSTR0_CORE1_PMSTAT" acronym="CTRLMMR_SEC_CLSTR0_CORE1_PMSTAT" offset="0x1B0" width="32" description="Shows Cluster Core1 power status.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_GATE" width="1" begin="3" end="3" resetval="0xX" description="Core1 Clocked stopped due to WFI or WFE state" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WFE" width="1" begin="1" end="1" resetval="0xX" description="Core1 in WFE state" range="" rwaccess="R"/>
    <bitfield id="WFI" width="1" begin="0" end="0" resetval="0xX" description="Core1 in WFI state" range="" rwaccess="R"/>
  </register>
</module>
