============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon Jul  1 16:36:44 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(79)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_data_out.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(105)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/colorcorrecction.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_gpio.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_vga.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/apb_uart.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/rs232.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/uart_rx.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/uart_tx.v
RUN-1001 : Project manager successfully analyzed 44 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.487333s wall, 0.984375s user + 0.062500s system = 1.046875s CPU (70.4%)

RUN-1004 : used memory is 283 MB, reserved memory is 261 MB, peak memory is 289 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 5.0000 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 5.0000 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4488240824320"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 101163659689984"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip fifo_data_out ../../al_ip/fifo_data_out.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 101163659689984"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4496830758912"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 90469191122944"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4488240824320"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../apb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 11 view nodes, 118 trigger nets, 118 data nets.
KIT-1004 : Chipwatcher code = 0110001001110011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=11,BUS_DIN_NUM=118,BUS_CTRL_NUM=280,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb01011,32'sb010011,32'sb010100,32'sb010101,32'sb0110101,32'sb0110110,32'sb01010110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb0100110,32'sb0111010,32'sb01000000,32'sb01000110,32'sb010001010,32'sb010010000,32'sb011010100}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=302) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=302) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=11,BUS_DIN_NUM=118,BUS_CTRL_NUM=280,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb01011,32'sb010011,32'sb010100,32'sb010101,32'sb0110101,32'sb0110110,32'sb01010110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb0100110,32'sb0111010,32'sb01000000,32'sb01000110,32'sb010001010,32'sb010010000,32'sb011010100}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=11,BUS_DIN_NUM=118,BUS_CTRL_NUM=280,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb01011,32'sb010011,32'sb010100,32'sb010101,32'sb0110101,32'sb0110110,32'sb01010110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb0100110,32'sb0111010,32'sb01000000,32'sb01000110,32'sb010001010,32'sb010010000,32'sb011010100}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=11,BUS_DIN_NUM=118,BUS_CTRL_NUM=280,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb01011,32'sb010011,32'sb010100,32'sb010101,32'sb0110101,32'sb0110110,32'sb01010110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb0100110,32'sb0111010,32'sb01000000,32'sb01000110,32'sb010001010,32'sb010010000,32'sb011010100})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=302)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=302)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=11,BUS_DIN_NUM=118,BUS_CTRL_NUM=280,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb01011,32'sb010011,32'sb010100,32'sb010101,32'sb0110101,32'sb0110110,32'sb01010110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb0100110,32'sb0111010,32'sb01000000,32'sb01000110,32'sb010001010,32'sb010010000,32'sb011010100})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=11,BUS_DIN_NUM=118,BUS_CTRL_NUM=280,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb01011,32'sb010011,32'sb010100,32'sb010101,32'sb0110101,32'sb0110110,32'sb01010110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb0100110,32'sb0111010,32'sb01000000,32'sb01000110,32'sb010001010,32'sb010010000,32'sb011010100})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 15229/45 useful/useless nets, 12303/28 useful/useless insts
SYN-1016 : Merged 57 instances.
SYN-1032 : 14533/12 useful/useless nets, 13141/12 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 14517/16 useful/useless nets, 13129/12 useful/useless insts
SYN-1021 : Optimized 5 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 5 mux instances.
SYN-1015 : Optimize round 1, 864 better
SYN-1014 : Optimize round 2
SYN-1032 : 13815/75 useful/useless nets, 12427/80 useful/useless insts
SYN-1015 : Optimize round 2, 160 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.508715s wall, 0.968750s user + 0.125000s system = 1.093750s CPU (72.5%)

RUN-1004 : used memory is 299 MB, reserved memory is 275 MB, peak memory is 301 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 47 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 112 instances.
SYN-2501 : Optimize round 1, 226 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 21 mux instances.
SYN-1016 : Merged 13 instances.
SYN-1032 : 14713/2 useful/useless nets, 13338/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 59979, tnet num: 14713, tinst num: 13337, tnode num: 73782, tedge num: 96107.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 14713 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 472 (3.15), #lev = 7 (1.47)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 472 (3.15), #lev = 7 (1.47)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1028 instances into 472 LUTs, name keeping = 70%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 825 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 280 adder to BLE ...
SYN-4008 : Packed 280 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  2.523074s wall, 1.687500s user + 0.062500s system = 1.750000s CPU (69.4%)

RUN-1004 : used memory is 324 MB, reserved memory is 311 MB, peak memory is 455 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  4.168642s wall, 2.750000s user + 0.203125s system = 2.953125s CPU (70.8%)

RUN-1004 : used memory is 325 MB, reserved memory is 311 MB, peak memory is 455 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net u_logic/IRQ[31] will be merged to another kept net IRQ[31]
SYN-5055 WARNING: The kept net IRQ[31] will be merged to another kept net IRQ[30]
SYN-5055 WARNING: The kept net u_logic/IRQ[30] will be merged to another kept net IRQ[30]
SYN-5055 WARNING: The kept net IRQ[30] will be merged to another kept net IRQ[29]
SYN-5055 WARNING: The kept net u_logic/IRQ[29] will be merged to another kept net IRQ[29]
SYN-5055 WARNING: The kept net IRQ[29] will be merged to another kept net IRQ[28]
SYN-5055 WARNING: The kept net u_logic/IRQ[28] will be merged to another kept net IRQ[28]
SYN-5055 WARNING: The kept net IRQ[28] will be merged to another kept net IRQ[27]
SYN-5055 WARNING: The kept net u_logic/IRQ[27] will be merged to another kept net IRQ[27]
SYN-5055 WARNING: The kept net IRQ[27] will be merged to another kept net IRQ[26]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 13361/54 useful/useless nets, 11985/27 useful/useless insts
SYN-4016 : Net config_inst_syn_10 driven by BUFG (619 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 11985 instances
RUN-0007 : 6979 luts, 3929 seqs, 631 mslices, 297 lslices, 102 pads, 39 brams, 3 dsps
RUN-1001 : There are total 13361 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 7812 nets have 2 pins
RUN-1001 : 4184 nets have [3 - 5] pins
RUN-1001 : 799 nets have [6 - 10] pins
RUN-1001 : 326 nets have [11 - 20] pins
RUN-1001 : 219 nets have [21 - 99] pins
RUN-1001 : 20 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     231     
RUN-1001 :   No   |  No   |  Yes  |    1555     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     779     
RUN-1001 :   Yes  |  No   |  Yes  |    1332     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    7    |  70   |     18     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 93
PHY-3001 : Initial placement ...
PHY-3001 : design contains 11983 instances, 6979 luts, 3929 seqs, 928 slices, 165 macros(928 instances: 631 mslices 297 lslices)
PHY-0007 : Cell area utilization is 45%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 56609, tnet num: 13359, tinst num: 11983, tnode num: 70144, tedge num: 92274.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 13359 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.131310s wall, 0.750000s user + 0.046875s system = 0.796875s CPU (70.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.03465e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 11983.
PHY-3001 : Level 1 #clusters 1871.
PHY-3001 : End clustering;  0.098711s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (79.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 45%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 956431, overlap = 326.5
PHY-3002 : Step(2): len = 818480, overlap = 397.281
PHY-3002 : Step(3): len = 608807, overlap = 481.375
PHY-3002 : Step(4): len = 528948, overlap = 528.938
PHY-3002 : Step(5): len = 415553, overlap = 630.938
PHY-3002 : Step(6): len = 364140, overlap = 667.969
PHY-3002 : Step(7): len = 303389, overlap = 750.531
PHY-3002 : Step(8): len = 271358, overlap = 788.5
PHY-3002 : Step(9): len = 234692, overlap = 807.656
PHY-3002 : Step(10): len = 215719, overlap = 815.469
PHY-3002 : Step(11): len = 199257, overlap = 849.531
PHY-3002 : Step(12): len = 181398, overlap = 875.438
PHY-3002 : Step(13): len = 168535, overlap = 898.344
PHY-3002 : Step(14): len = 153842, overlap = 936.531
PHY-3002 : Step(15): len = 143111, overlap = 981.438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.04527e-06
PHY-3002 : Step(16): len = 152062, overlap = 904.562
PHY-3002 : Step(17): len = 185827, overlap = 839.25
PHY-3002 : Step(18): len = 202186, overlap = 758.062
PHY-3002 : Step(19): len = 214188, overlap = 728.906
PHY-3002 : Step(20): len = 209624, overlap = 739.156
PHY-3002 : Step(21): len = 206040, overlap = 712.062
PHY-3002 : Step(22): len = 199681, overlap = 705.75
PHY-3002 : Step(23): len = 197466, overlap = 706.375
PHY-3002 : Step(24): len = 194603, overlap = 705.906
PHY-3002 : Step(25): len = 194869, overlap = 689.469
PHY-3002 : Step(26): len = 193290, overlap = 679.094
PHY-3002 : Step(27): len = 192996, overlap = 682.312
PHY-3002 : Step(28): len = 190372, overlap = 693.062
PHY-3002 : Step(29): len = 187916, overlap = 699.156
PHY-3002 : Step(30): len = 186532, overlap = 707.156
PHY-3002 : Step(31): len = 186112, overlap = 721.281
PHY-3002 : Step(32): len = 183833, overlap = 732.188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.09054e-06
PHY-3002 : Step(33): len = 189466, overlap = 719.188
PHY-3002 : Step(34): len = 203006, overlap = 677.656
PHY-3002 : Step(35): len = 207802, overlap = 661.969
PHY-3002 : Step(36): len = 210533, overlap = 647.312
PHY-3002 : Step(37): len = 210532, overlap = 639.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.18108e-06
PHY-3002 : Step(38): len = 224533, overlap = 637.156
PHY-3002 : Step(39): len = 246417, overlap = 609.156
PHY-3002 : Step(40): len = 254238, overlap = 572.594
PHY-3002 : Step(41): len = 255426, overlap = 553.594
PHY-3002 : Step(42): len = 252804, overlap = 567.25
PHY-3002 : Step(43): len = 250895, overlap = 573.594
PHY-3002 : Step(44): len = 248888, overlap = 565.531
PHY-3002 : Step(45): len = 248324, overlap = 557.906
PHY-3002 : Step(46): len = 247553, overlap = 540.688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.63622e-05
PHY-3002 : Step(47): len = 263531, overlap = 511
PHY-3002 : Step(48): len = 283429, overlap = 427.469
PHY-3002 : Step(49): len = 293036, overlap = 404.094
PHY-3002 : Step(50): len = 296594, overlap = 413.375
PHY-3002 : Step(51): len = 295725, overlap = 393.312
PHY-3002 : Step(52): len = 294186, overlap = 381.219
PHY-3002 : Step(53): len = 293258, overlap = 394.781
PHY-3002 : Step(54): len = 293804, overlap = 385.125
PHY-3002 : Step(55): len = 293862, overlap = 390.219
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.27243e-05
PHY-3002 : Step(56): len = 309842, overlap = 379.969
PHY-3002 : Step(57): len = 323601, overlap = 353.531
PHY-3002 : Step(58): len = 330615, overlap = 328.156
PHY-3002 : Step(59): len = 334506, overlap = 332.406
PHY-3002 : Step(60): len = 336403, overlap = 310.688
PHY-3002 : Step(61): len = 337880, overlap = 305.312
PHY-3002 : Step(62): len = 337041, overlap = 319
PHY-3002 : Step(63): len = 336993, overlap = 320.281
PHY-3002 : Step(64): len = 337049, overlap = 320.438
PHY-3002 : Step(65): len = 337719, overlap = 323.938
PHY-3002 : Step(66): len = 337582, overlap = 304.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.54487e-05
PHY-3002 : Step(67): len = 354006, overlap = 291.719
PHY-3002 : Step(68): len = 365881, overlap = 270.781
PHY-3002 : Step(69): len = 369208, overlap = 258.781
PHY-3002 : Step(70): len = 371416, overlap = 224.906
PHY-3002 : Step(71): len = 373800, overlap = 222.906
PHY-3002 : Step(72): len = 374735, overlap = 230.281
PHY-3002 : Step(73): len = 372561, overlap = 226.062
PHY-3002 : Step(74): len = 371925, overlap = 227.875
PHY-3002 : Step(75): len = 371910, overlap = 216.562
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000130897
PHY-3002 : Step(76): len = 385229, overlap = 206.594
PHY-3002 : Step(77): len = 393396, overlap = 194.344
PHY-3002 : Step(78): len = 393262, overlap = 192.875
PHY-3002 : Step(79): len = 394117, overlap = 196.625
PHY-3002 : Step(80): len = 398024, overlap = 207.188
PHY-3002 : Step(81): len = 401349, overlap = 207.719
PHY-3002 : Step(82): len = 400146, overlap = 199.406
PHY-3002 : Step(83): len = 399834, overlap = 191.594
PHY-3002 : Step(84): len = 401076, overlap = 186.719
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000261795
PHY-3002 : Step(85): len = 410262, overlap = 170.031
PHY-3002 : Step(86): len = 419437, overlap = 168.219
PHY-3002 : Step(87): len = 421122, overlap = 166.281
PHY-3002 : Step(88): len = 424165, overlap = 177.219
PHY-3002 : Step(89): len = 429181, overlap = 162.75
PHY-3002 : Step(90): len = 431657, overlap = 138.719
PHY-3002 : Step(91): len = 430440, overlap = 131.719
PHY-3002 : Step(92): len = 429494, overlap = 142.062
PHY-3002 : Step(93): len = 429838, overlap = 143.562
PHY-3002 : Step(94): len = 429643, overlap = 154.438
PHY-3002 : Step(95): len = 428511, overlap = 159
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00050522
PHY-3002 : Step(96): len = 434240, overlap = 137.156
PHY-3002 : Step(97): len = 437911, overlap = 127.188
PHY-3002 : Step(98): len = 438877, overlap = 128.125
PHY-3002 : Step(99): len = 440318, overlap = 132.094
PHY-3002 : Step(100): len = 443161, overlap = 125.312
PHY-3002 : Step(101): len = 445084, overlap = 116.719
PHY-3002 : Step(102): len = 444556, overlap = 113.25
PHY-3002 : Step(103): len = 444578, overlap = 110.375
PHY-3002 : Step(104): len = 445189, overlap = 110.625
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00100809
PHY-3002 : Step(105): len = 448930, overlap = 108
PHY-3002 : Step(106): len = 454463, overlap = 102.656
PHY-3002 : Step(107): len = 456802, overlap = 98.9375
PHY-3002 : Step(108): len = 458706, overlap = 100
PHY-3002 : Step(109): len = 461420, overlap = 99.6875
PHY-3002 : Step(110): len = 464215, overlap = 108
PHY-3002 : Step(111): len = 463649, overlap = 106.781
PHY-3002 : Step(112): len = 463471, overlap = 89.8438
PHY-3002 : Step(113): len = 464755, overlap = 89.8125
PHY-3002 : Step(114): len = 465607, overlap = 87.3438
PHY-3002 : Step(115): len = 465360, overlap = 90.3438
PHY-3002 : Step(116): len = 464874, overlap = 89.9062
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00169609
PHY-3002 : Step(117): len = 466634, overlap = 93.1875
PHY-3002 : Step(118): len = 467571, overlap = 95.1875
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00281323
PHY-3002 : Step(119): len = 468605, overlap = 89.6875
PHY-3002 : Step(120): len = 470744, overlap = 91.8125
PHY-3002 : Step(121): len = 472664, overlap = 88.4375
PHY-3002 : Step(122): len = 474232, overlap = 91.5
PHY-3002 : Step(123): len = 474796, overlap = 89.9062
PHY-3002 : Step(124): len = 475990, overlap = 80.6562
PHY-3002 : Step(125): len = 477625, overlap = 78.5
PHY-3002 : Step(126): len = 478983, overlap = 79.0625
PHY-3002 : Step(127): len = 479191, overlap = 79.0938
PHY-3002 : Step(128): len = 479893, overlap = 82.7812
PHY-3002 : Step(129): len = 481269, overlap = 82.4688
PHY-3002 : Step(130): len = 481963, overlap = 85.4062
PHY-3002 : Step(131): len = 481810, overlap = 87.9688
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019880s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (78.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/13361.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 626264, over cnt = 1444(4%), over = 7964, worst = 34
PHY-1001 : End global iterations;  0.338702s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (36.9%)

PHY-1001 : Congestion index: top1 = 85.34, top5 = 64.56, top10 = 54.42, top15 = 48.01.
PHY-3001 : End congestion estimation;  0.511248s wall, 0.218750s user + 0.093750s system = 0.312500s CPU (61.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13359 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.479881s wall, 0.328125s user + 0.031250s system = 0.359375s CPU (74.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000172047
PHY-3002 : Step(132): len = 519081, overlap = 51.5938
PHY-3002 : Step(133): len = 521842, overlap = 44.2188
PHY-3002 : Step(134): len = 519585, overlap = 39.0625
PHY-3002 : Step(135): len = 517541, overlap = 45.0312
PHY-3002 : Step(136): len = 519007, overlap = 38.7188
PHY-3002 : Step(137): len = 519205, overlap = 37.125
PHY-3002 : Step(138): len = 518027, overlap = 35.75
PHY-3002 : Step(139): len = 517484, overlap = 34.6875
PHY-3002 : Step(140): len = 518251, overlap = 33.4688
PHY-3002 : Step(141): len = 517417, overlap = 33.5938
PHY-3002 : Step(142): len = 514608, overlap = 34.0312
PHY-3002 : Step(143): len = 512418, overlap = 34.625
PHY-3002 : Step(144): len = 510080, overlap = 33.9375
PHY-3002 : Step(145): len = 507461, overlap = 36.0625
PHY-3002 : Step(146): len = 505679, overlap = 36.4688
PHY-3002 : Step(147): len = 503766, overlap = 36.1875
PHY-3002 : Step(148): len = 501706, overlap = 37.6562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000344094
PHY-3002 : Step(149): len = 503797, overlap = 36.875
PHY-3002 : Step(150): len = 508213, overlap = 35.5312
PHY-3002 : Step(151): len = 509880, overlap = 35.7188
PHY-3002 : Step(152): len = 511937, overlap = 36.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000688188
PHY-3002 : Step(153): len = 515015, overlap = 35.0312
PHY-3002 : Step(154): len = 520899, overlap = 33.4688
PHY-3002 : Step(155): len = 524912, overlap = 32.5938
PHY-3002 : Step(156): len = 528632, overlap = 30.9062
PHY-3002 : Step(157): len = 529486, overlap = 28.4062
PHY-3002 : Step(158): len = 530779, overlap = 26.8438
PHY-3002 : Step(159): len = 530006, overlap = 26.1562
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 116/13361.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 639792, over cnt = 2035(5%), over = 8874, worst = 42
PHY-1001 : End global iterations;  0.456489s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (58.2%)

PHY-1001 : Congestion index: top1 = 88.94, top5 = 63.27, top10 = 54.19, top15 = 49.00.
PHY-3001 : End congestion estimation;  0.598212s wall, 0.359375s user + 0.046875s system = 0.406250s CPU (67.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13359 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.481937s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (77.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000136379
PHY-3002 : Step(160): len = 529761, overlap = 184.25
PHY-3002 : Step(161): len = 531377, overlap = 135.156
PHY-3002 : Step(162): len = 525945, overlap = 129.062
PHY-3002 : Step(163): len = 519284, overlap = 116.438
PHY-3002 : Step(164): len = 513551, overlap = 112.531
PHY-3002 : Step(165): len = 509209, overlap = 103.656
PHY-3002 : Step(166): len = 504846, overlap = 92.5625
PHY-3002 : Step(167): len = 502162, overlap = 89.4375
PHY-3002 : Step(168): len = 498472, overlap = 95
PHY-3002 : Step(169): len = 496528, overlap = 95.8125
PHY-3002 : Step(170): len = 493947, overlap = 96.5625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000272758
PHY-3002 : Step(171): len = 495065, overlap = 87.875
PHY-3002 : Step(172): len = 498114, overlap = 77.6875
PHY-3002 : Step(173): len = 499947, overlap = 74.2812
PHY-3002 : Step(174): len = 501780, overlap = 72.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000545516
PHY-3002 : Step(175): len = 504131, overlap = 65.9688
PHY-3002 : Step(176): len = 508693, overlap = 57.625
PHY-3002 : Step(177): len = 512192, overlap = 51.3125
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 56609, tnet num: 13359, tinst num: 11983, tnode num: 70144, tedge num: 92274.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 333.84 peak overflow 4.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 562/13361.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 633128, over cnt = 2295(6%), over = 8091, worst = 32
PHY-1001 : End global iterations;  0.469602s wall, 0.328125s user + 0.031250s system = 0.359375s CPU (76.5%)

PHY-1001 : Congestion index: top1 = 66.79, top5 = 54.69, top10 = 48.40, top15 = 44.55.
PHY-1001 : End incremental global routing;  0.619669s wall, 0.468750s user + 0.031250s system = 0.500000s CPU (80.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13359 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.485741s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (57.9%)

OPT-1001 : 8 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 11870 has valid locations, 76 needs to be replaced
PHY-3001 : design contains 12051 instances, 7012 luts, 3964 seqs, 928 slices, 165 macros(928 instances: 631 mslices 297 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 517899
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11112/13429.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 637688, over cnt = 2291(6%), over = 8108, worst = 32
PHY-1001 : End global iterations;  0.093154s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (50.3%)

PHY-1001 : Congestion index: top1 = 66.85, top5 = 54.74, top10 = 48.42, top15 = 44.59.
PHY-3001 : End congestion estimation;  0.278962s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (56.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 56848, tnet num: 13427, tinst num: 12051, tnode num: 70488, tedge num: 92616.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13427 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.358325s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (47.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(178): len = 517586, overlap = 0
PHY-3002 : Step(179): len = 517570, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 11129/13429.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 636696, over cnt = 2289(6%), over = 8105, worst = 32
PHY-1001 : End global iterations;  0.089920s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (69.5%)

PHY-1001 : Congestion index: top1 = 66.83, top5 = 54.74, top10 = 48.46, top15 = 44.61.
PHY-3001 : End congestion estimation;  0.252655s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (86.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13427 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.529326s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (47.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000755761
PHY-3002 : Step(180): len = 517644, overlap = 52
PHY-3002 : Step(181): len = 517774, overlap = 52.1562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00151152
PHY-3002 : Step(182): len = 517781, overlap = 51.8125
PHY-3002 : Step(183): len = 517923, overlap = 51.6562
PHY-3001 : Final: Len = 517923, Over = 51.6562
PHY-3001 : End incremental placement;  2.782841s wall, 1.296875s user + 0.093750s system = 1.390625s CPU (50.0%)

OPT-1001 : Total overflow 335.66 peak overflow 4.06
OPT-1001 : End high-fanout net optimization;  4.181489s wall, 2.234375s user + 0.156250s system = 2.390625s CPU (57.2%)

OPT-1001 : Current memory(MB): used = 572, reserve = 557, peak = 577.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11126/13429.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 637376, over cnt = 2270(6%), over = 7957, worst = 32
PHY-1002 : len = 672408, over cnt = 1553(4%), over = 4322, worst = 22
PHY-1002 : len = 705608, over cnt = 554(1%), over = 1355, worst = 22
PHY-1002 : len = 713720, over cnt = 202(0%), over = 597, worst = 20
PHY-1002 : len = 719728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.882023s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (74.4%)

PHY-1001 : Congestion index: top1 = 54.33, top5 = 47.88, top10 = 44.28, top15 = 41.88.
OPT-1001 : End congestion update;  1.046760s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (77.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13427 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.406031s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (73.1%)

OPT-0007 : Start: WNS -3245 TNS -501417 NUM_FEPS 410
OPT-0007 : Iter 1: improved WNS -3245 TNS -349417 NUM_FEPS 410 with 41 cells processed and 2800 slack improved
OPT-0007 : Iter 2: improved WNS -3245 TNS -349317 NUM_FEPS 410 with 5 cells processed and 250 slack improved
OPT-1001 : End global optimization;  1.476807s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (76.2%)

OPT-1001 : Current memory(MB): used = 571, reserve = 556, peak = 577.
OPT-1001 : End physical optimization;  6.824544s wall, 4.062500s user + 0.156250s system = 4.218750s CPU (61.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 7012 LUT to BLE ...
SYN-4008 : Packed 7012 LUT and 1374 SEQ to BLE.
SYN-4003 : Packing 2590 remaining SEQ's ...
SYN-4005 : Packed 1899 SEQ with LUT/SLICE
SYN-4006 : 3896 single LUT's are left
SYN-4006 : 691 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 7703/9156 primitive instances ...
PHY-3001 : End packing;  0.528205s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (74.0%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 5312 instances
RUN-1001 : 2581 mslices, 2582 lslices, 102 pads, 39 brams, 3 dsps
RUN-1001 : There are total 12290 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 6473 nets have 2 pins
RUN-1001 : 4281 nets have [3 - 5] pins
RUN-1001 : 904 nets have [6 - 10] pins
RUN-1001 : 350 nets have [11 - 20] pins
RUN-1001 : 269 nets have [21 - 99] pins
RUN-1001 : 12 nets have 100+ pins
PHY-3001 : design contains 5310 instances, 5163 slices, 165 macros(928 instances: 631 mslices 297 lslices)
PHY-3001 : Cell area utilization is 59%
PHY-3001 : After packing: Len = 532743, Over = 133.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6181/12290.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 699400, over cnt = 1414(4%), over = 2223, worst = 8
PHY-1002 : len = 706360, over cnt = 825(2%), over = 1089, worst = 5
PHY-1002 : len = 714704, over cnt = 298(0%), over = 366, worst = 5
PHY-1002 : len = 717848, over cnt = 113(0%), over = 133, worst = 5
PHY-1002 : len = 719976, over cnt = 25(0%), over = 27, worst = 3
PHY-1001 : End global iterations;  0.916269s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (69.9%)

PHY-1001 : Congestion index: top1 = 55.09, top5 = 48.14, top10 = 44.25, top15 = 41.69.
PHY-3001 : End congestion estimation;  1.143543s wall, 0.750000s user + 0.031250s system = 0.781250s CPU (68.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 52713, tnet num: 12288, tinst num: 5310, tnode num: 63183, tedge num: 88609.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.005741s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (59.0%)

RUN-1004 : used memory is 520 MB, reserved memory is 509 MB, peak memory is 577 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12288 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.513334s wall, 0.828125s user + 0.015625s system = 0.843750s CPU (55.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.701e-05
PHY-3002 : Step(184): len = 523227, overlap = 134.25
PHY-3002 : Step(185): len = 516894, overlap = 140.25
PHY-3002 : Step(186): len = 513141, overlap = 145.75
PHY-3002 : Step(187): len = 510651, overlap = 153
PHY-3002 : Step(188): len = 509271, overlap = 155.5
PHY-3002 : Step(189): len = 508105, overlap = 151.5
PHY-3002 : Step(190): len = 506802, overlap = 158.5
PHY-3002 : Step(191): len = 505513, overlap = 156
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00013402
PHY-3002 : Step(192): len = 513323, overlap = 148.75
PHY-3002 : Step(193): len = 518229, overlap = 140.75
PHY-3002 : Step(194): len = 518356, overlap = 143.5
PHY-3002 : Step(195): len = 518654, overlap = 140
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000260755
PHY-3002 : Step(196): len = 526919, overlap = 121.5
PHY-3002 : Step(197): len = 533760, overlap = 113.25
PHY-3002 : Step(198): len = 538664, overlap = 103.75
PHY-3002 : Step(199): len = 540143, overlap = 107.75
PHY-3002 : Step(200): len = 541425, overlap = 99.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.926185s wall, 0.156250s user + 0.390625s system = 0.546875s CPU (59.0%)

PHY-3001 : Trial Legalized: Len = 588235
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 618/12290.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 721736, over cnt = 1970(5%), over = 3305, worst = 7
PHY-1002 : len = 733720, over cnt = 1179(3%), over = 1765, worst = 7
PHY-1002 : len = 748064, over cnt = 491(1%), over = 706, worst = 6
PHY-1002 : len = 753104, over cnt = 257(0%), over = 365, worst = 6
PHY-1002 : len = 758568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.192829s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (68.1%)

PHY-1001 : Congestion index: top1 = 52.76, top5 = 47.17, top10 = 44.27, top15 = 42.11.
PHY-3001 : End congestion estimation;  1.457518s wall, 1.046875s user + 0.015625s system = 1.062500s CPU (72.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12288 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.512979s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (70.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000158863
PHY-3002 : Step(201): len = 571883, overlap = 12.75
PHY-3002 : Step(202): len = 561432, overlap = 30
PHY-3002 : Step(203): len = 553283, overlap = 48.25
PHY-3002 : Step(204): len = 547685, overlap = 62.5
PHY-3002 : Step(205): len = 543629, overlap = 72.75
PHY-3002 : Step(206): len = 541380, overlap = 74.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000317725
PHY-3002 : Step(207): len = 548451, overlap = 68.25
PHY-3002 : Step(208): len = 552135, overlap = 63.25
PHY-3002 : Step(209): len = 555291, overlap = 63
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000635451
PHY-3002 : Step(210): len = 560550, overlap = 59.25
PHY-3002 : Step(211): len = 570755, overlap = 52.75
PHY-3002 : Step(212): len = 576035, overlap = 53
PHY-3002 : Step(213): len = 576964, overlap = 49.25
PHY-3002 : Step(214): len = 577990, overlap = 49.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011755s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 591795, Over = 0
PHY-3001 : Spreading special nets. 64 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.035757s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 90 instances has been re-located, deltaX = 10, deltaY = 71, maxDist = 1.
PHY-3001 : Final: Len = 593052, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 52713, tnet num: 12288, tinst num: 5310, tnode num: 63183, tedge num: 88609.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.156830s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (45.9%)

RUN-1004 : used memory is 519 MB, reserved memory is 502 MB, peak memory is 592 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2987/12290.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 742560, over cnt = 1797(5%), over = 2871, worst = 7
PHY-1002 : len = 752384, over cnt = 1075(3%), over = 1508, worst = 5
PHY-1002 : len = 764808, over cnt = 307(0%), over = 419, worst = 4
PHY-1002 : len = 768856, over cnt = 93(0%), over = 123, worst = 4
PHY-1002 : len = 770728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.119130s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (58.6%)

PHY-1001 : Congestion index: top1 = 51.98, top5 = 46.52, top10 = 43.32, top15 = 41.15.
PHY-1001 : End incremental global routing;  1.342847s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (62.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12288 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.516401s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (48.4%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5203 has valid locations, 7 needs to be replaced
PHY-3001 : design contains 5315 instances, 5168 slices, 165 macros(928 instances: 631 mslices 297 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 594530
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11261/12295.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 772672, over cnt = 35(0%), over = 37, worst = 2
PHY-1002 : len = 772712, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 772824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.314766s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (59.6%)

PHY-1001 : Congestion index: top1 = 52.16, top5 = 46.63, top10 = 43.39, top15 = 41.22.
PHY-3001 : End congestion estimation;  0.536638s wall, 0.296875s user + 0.031250s system = 0.328125s CPU (61.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 52776, tnet num: 12293, tinst num: 5315, tnode num: 63261, tedge num: 88702.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.150861s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (70.6%)

RUN-1004 : used memory is 564 MB, reserved memory is 557 MB, peak memory is 596 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12293 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.669272s wall, 1.203125s user + 0.015625s system = 1.218750s CPU (73.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(215): len = 593709, overlap = 0.25
PHY-3002 : Step(216): len = 593591, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 11257/12295.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 771552, over cnt = 17(0%), over = 26, worst = 5
PHY-1002 : len = 771608, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 771680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.314043s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (54.7%)

PHY-1001 : Congestion index: top1 = 51.98, top5 = 46.59, top10 = 43.37, top15 = 41.21.
PHY-3001 : End congestion estimation;  0.558512s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (47.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12293 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.520601s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (54.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000216788
PHY-3002 : Step(217): len = 593695, overlap = 0.5
PHY-3002 : Step(218): len = 593695, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004028s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 593687, Over = 0
PHY-3001 : End spreading;  0.031728s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (98.5%)

PHY-3001 : Final: Len = 593687, Over = 0
PHY-3001 : End incremental placement;  3.597679s wall, 2.203125s user + 0.062500s system = 2.265625s CPU (63.0%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  5.783518s wall, 3.484375s user + 0.062500s system = 3.546875s CPU (61.3%)

OPT-1001 : Current memory(MB): used = 607, reserve = 595, peak = 609.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11256/12295.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 771640, over cnt = 24(0%), over = 34, worst = 5
PHY-1002 : len = 771800, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 771832, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 771840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.444201s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (45.7%)

PHY-1001 : Congestion index: top1 = 52.07, top5 = 46.56, top10 = 43.35, top15 = 41.19.
OPT-1001 : End congestion update;  0.679246s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (55.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12293 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.406350s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (84.6%)

OPT-0007 : Start: WNS -3127 TNS -214881 NUM_FEPS 285
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5210 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5315 instances, 5168 slices, 165 macros(928 instances: 631 mslices 297 lslices)
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Initial: Len = 606103, Over = 0
PHY-3001 : Spreading special nets. 12 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.033717s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (92.7%)

PHY-3001 : 16 instances has been re-located, deltaX = 3, deltaY = 12, maxDist = 2.
PHY-3001 : Final: Len = 606261, Over = 0
PHY-3001 : End incremental legalization;  0.242388s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (77.4%)

OPT-0007 : Iter 1: improved WNS -2977 TNS -158440 NUM_FEPS 287 with 161 cells processed and 26548 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5210 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5315 instances, 5168 slices, 165 macros(928 instances: 631 mslices 297 lslices)
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Initial: Len = 609669, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.033805s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (92.4%)

PHY-3001 : 16 instances has been re-located, deltaX = 2, deltaY = 10, maxDist = 1.
PHY-3001 : Final: Len = 609914, Over = 0
PHY-3001 : End incremental legalization;  0.248138s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (44.1%)

OPT-0007 : Iter 2: improved WNS -2898 TNS -148204 NUM_FEPS 287 with 98 cells processed and 8153 slack improved
OPT-0007 : Iter 3: improved WNS -2898 TNS -148204 NUM_FEPS 287 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.919086s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (65.9%)

OPT-1001 : Current memory(MB): used = 607, reserve = 595, peak = 609.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12293 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.410193s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (49.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10647/12295.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 788096, over cnt = 156(0%), over = 258, worst = 6
PHY-1002 : len = 789360, over cnt = 52(0%), over = 60, worst = 3
PHY-1002 : len = 789816, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 789896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.506291s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (58.6%)

PHY-1001 : Congestion index: top1 = 52.28, top5 = 46.93, top10 = 43.80, top15 = 41.67.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12293 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.397251s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (51.1%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -2898 TNS -160760 NUM_FEPS 287
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 51.896552
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -2898ps with logic level 2 and starts from PAD
RUN-1001 :       #2 path slack -2827ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 12295 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 12295 nets
OPT-1001 : End physical optimization;  10.643159s wall, 6.062500s user + 0.078125s system = 6.140625s CPU (57.7%)

RUN-1003 : finish command "place" in  33.049696s wall, 17.953125s user + 1.515625s system = 19.468750s CPU (58.9%)

RUN-1004 : used memory is 530 MB, reserved memory is 520 MB, peak memory is 609 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.252405s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (99.8%)

RUN-1004 : used memory is 531 MB, reserved memory is 522 MB, peak memory is 609 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 5317 instances
RUN-1001 : 2581 mslices, 2587 lslices, 102 pads, 39 brams, 3 dsps
RUN-1001 : There are total 12295 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 6465 nets have 2 pins
RUN-1001 : 4291 nets have [3 - 5] pins
RUN-1001 : 903 nets have [6 - 10] pins
RUN-1001 : 352 nets have [11 - 20] pins
RUN-1001 : 271 nets have [21 - 99] pins
RUN-1001 : 12 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 52776, tnet num: 12293, tinst num: 5315, tnode num: 63261, tedge num: 88702.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2581 mslices, 2587 lslices, 102 pads, 39 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12293 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 742888, over cnt = 1920(5%), over = 3183, worst = 7
PHY-1002 : len = 756512, over cnt = 1075(3%), over = 1557, worst = 7
PHY-1002 : len = 770552, over cnt = 275(0%), over = 395, worst = 7
PHY-1002 : len = 775944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.923778s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (57.5%)

PHY-1001 : Congestion index: top1 = 51.10, top5 = 46.28, top10 = 43.27, top15 = 41.10.
PHY-1001 : End global routing;  1.143966s wall, 0.640625s user + 0.031250s system = 0.671875s CPU (58.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 602, reserve = 591, peak = 609.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 859, reserve = 850, peak = 859.
PHY-1001 : End build detailed router design. 3.113830s wall, 1.578125s user + 0.140625s system = 1.718750s CPU (55.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 151416, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.625841s wall, 1.125000s user + 0.015625s system = 1.140625s CPU (70.2%)

PHY-1001 : Current memory(MB): used = 893, reserve = 885, peak = 893.
PHY-1001 : End phase 1; 1.631791s wall, 1.140625s user + 0.015625s system = 1.156250s CPU (70.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 2.00746e+06, over cnt = 1030(0%), over = 1034, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 900, reserve = 890, peak = 900.
PHY-1001 : End initial routed; 32.190862s wall, 19.312500s user + 0.328125s system = 19.640625s CPU (61.0%)

PHY-1001 : Update timing.....
PHY-1001 : 297/11482(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.008   |  -963.714  |  350  
RUN-1001 :   Hold   |   0.080   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.873587s wall, 1.359375s user + 0.015625s system = 1.375000s CPU (73.4%)

PHY-1001 : Current memory(MB): used = 910, reserve = 900, peak = 910.
PHY-1001 : End phase 2; 34.064518s wall, 20.671875s user + 0.343750s system = 21.015625s CPU (61.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 32 pins with SWNS -4.034ns STNS -967.299ns FEP 350.
PHY-1001 : End OPT Iter 1; 0.180476s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (86.6%)

PHY-1022 : len = 2.00763e+06, over cnt = 1054(0%), over = 1058, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.338491s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (87.7%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.98213e+06, over cnt = 391(0%), over = 391, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.017955s wall, 0.750000s user + 0.031250s system = 0.781250s CPU (76.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.97389e+06, over cnt = 95(0%), over = 95, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.689624s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (58.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.97388e+06, over cnt = 13(0%), over = 13, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.237332s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (59.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.97393e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.143806s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (65.2%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.97401e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.143567s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (43.5%)

PHY-1001 : Update timing.....
PHY-1001 : 288/11482(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.034   |  -968.041  |  350  
RUN-1001 :   Hold   |   0.080   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.814719s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (56.8%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 318 feed throughs used by 211 nets
PHY-1001 : End commit to database; 1.422270s wall, 0.984375s user + 0.015625s system = 1.000000s CPU (70.3%)

PHY-1001 : Current memory(MB): used = 984, reserve = 978, peak = 984.
PHY-1001 : End phase 3; 6.022100s wall, 3.843750s user + 0.046875s system = 3.890625s CPU (64.6%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 23 pins with SWNS -4.034ns STNS -967.103ns FEP 350.
PHY-1001 : End OPT Iter 1; 0.182580s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (94.1%)

PHY-1022 : len = 1.97402e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.328923s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (80.8%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-4.034ns, -967.103ns, 350}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.97396e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.116564s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (80.4%)

PHY-1001 : Update timing.....
PHY-1001 : 288/11482(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.034   |  -967.559  |  350  
RUN-1001 :   Hold   |   0.080   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.832443s wall, 1.093750s user + 0.015625s system = 1.109375s CPU (60.5%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 321 feed throughs used by 214 nets
PHY-1001 : End commit to database; 1.391508s wall, 1.109375s user + 0.000000s system = 1.109375s CPU (79.7%)

PHY-1001 : Current memory(MB): used = 991, reserve = 985, peak = 991.
PHY-1001 : End phase 4; 3.701675s wall, 2.593750s user + 0.015625s system = 2.609375s CPU (70.5%)

PHY-1003 : Routed, final wirelength = 1.97396e+06
PHY-1001 : Current memory(MB): used = 995, reserve = 988, peak = 995.
PHY-1001 : End export database. 0.046713s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (33.4%)

PHY-1001 : End detail routing;  48.863276s wall, 30.109375s user + 0.562500s system = 30.671875s CPU (62.8%)

RUN-1003 : finish command "route" in  51.614294s wall, 31.859375s user + 0.593750s system = 32.453125s CPU (62.9%)

RUN-1004 : used memory is 936 MB, reserved memory is 926 MB, peak memory is 995 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        47
  #input                   12
  #output                  33
  #inout                    2

Utilization Statistics
#lut                     9264   out of  19600   47.27%
#reg                     4132   out of  19600   21.08%
#le                      9953
  #lut only              5821   out of   9953   58.48%
  #reg only               689   out of   9953    6.92%
  #lut&reg               3443   out of   9953   34.59%
#dsp                        3   out of     29   10.34%
#bram                      31   out of     64   48.44%
  #bram9k                  31
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       47   out of    188   25.00%
  #ireg                     6
  #oreg                     7
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1876
#2        config_inst_syn_9                        GCLK               config             config_inst.jtck               357
#3        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    254
#4        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    250
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 89
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    60


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS33          N/A          PULLUP       NONE     
       RX           INPUT        F16        LVTTL33           N/A          PULLUP       IREG     
     SWCLK          INPUT         F9        LVCMOS33          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
       TX          OUTPUT        E16        LVTTL33            8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                             |Module                                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------------------------------------------------+
|top                                  |CortexM0_SoC                                    |9953   |8336    |928     |4146    |39      |3       |
|  ISP                                |AHBISP                                          |1409   |811     |356     |844     |8       |0       |
|    u_5X5Window                      |slidingWindow_5X5                               |576    |282     |142     |332     |8       |0       |
|      u_fifo_1                       |fifo_buf                                        |70     |32      |18      |42      |2       |0       |
|        ram_inst                     |ram_infer_fifo_buf                              |3      |3       |0       |3       |2       |0       |
|      u_fifo_2                       |fifo_buf                                        |66     |33      |18      |41      |2       |0       |
|        ram_inst                     |ram_infer_fifo_buf                              |6      |6       |0       |6       |2       |0       |
|      u_fifo_3                       |fifo_buf                                        |68     |29      |18      |40      |2       |0       |
|        ram_inst                     |ram_infer_fifo_buf                              |4      |4       |0       |4       |2       |0       |
|      u_fifo_4                       |fifo_buf                                        |60     |34      |18      |34      |2       |0       |
|        ram_inst                     |ram_infer_fifo_buf                              |6      |6       |0       |6       |2       |0       |
|    u_CC                             |CC                                              |109    |89      |20      |71      |0       |0       |
|    u_bypass                         |bypass                                          |121    |81      |40      |52      |0       |0       |
|    u_demosaic                       |demosaic                                        |423    |205     |142     |274     |0       |0       |
|      u1_conv_mask5                  |conv_mask5                                      |109    |42      |31      |79      |0       |0       |
|      u2_conv_mask5                  |conv_mask5                                      |78     |35      |27      |48      |0       |0       |
|      u_conv_mask4                   |conv_mask4                                      |76     |37      |27      |47      |0       |0       |
|      u_conv_mask6                   |conv_mask6                                      |90     |56      |33      |71      |0       |0       |
|    u_gamma                          |gamma                                           |35     |35      |0       |17      |0       |0       |
|      u_blue_gamma_rom               |gamma_rom                                       |14     |14      |0       |8       |0       |0       |
|      u_green_gamma_rom              |gamma_rom                                       |14     |14      |0       |6       |0       |0       |
|      u_red_gamma_rom                |gamma_rom                                       |6      |6       |0       |2       |0       |0       |
|  Interconncet                       |AHBlite_Interconnect                            |18     |11      |7       |8       |0       |0       |
|    SlaveMUX                         |AHBlite_SlaveMUX                                |18     |11      |7       |8       |0       |0       |
|  RAMCODE_Interface                  |AHBlite_Block_RAM                               |12     |12      |0       |12      |0       |0       |
|  RAMDATA_Interface                  |AHBlite_Block_RAM                               |20     |20      |0       |15      |0       |0       |
|  RAM_CODE                           |Block_RAM                                       |2      |2       |0       |1       |4       |0       |
|  RAM_DATA                           |Block_RAM                                       |4      |4       |0       |1       |4       |0       |
|  U_APB_GPIO                         |APB_GPIO                                        |6      |6       |0       |4       |0       |0       |
|  U_APB_SDCARD_CONTROL               |APB_SDCARD_CONTROL                              |36     |23      |0       |32      |0       |0       |
|  U_APB_UART                         |APB_UART                                        |16     |16      |0       |5       |0       |0       |
|  U_APB_VGA_CONTROL                  |APB_VGA_CONTROL                                 |2      |2       |0       |0       |0       |0       |
|  U_sdram                            |SDRAM                                           |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                         |cmsdk_ahb_to_apb                                |20     |20      |0       |11      |0       |0       |
|  clk_gen_inst                       |clk_gen                                         |0      |0       |0       |0       |0       |0       |
|  cmsdk_apb_slave_mux                |cmsdk_apb_slave_mux                             |6      |6       |0       |2       |0       |0       |
|  fifo                               |sd2isp_fifo                                     |144    |76      |21      |108     |1       |0       |
|    ram_inst                         |ram_infer_sd2isp_fifo                           |7      |2       |0       |7       |1       |0       |
|    rd_to_wr_cross_inst              |fifo_cross_domain_addr_process_al_sd2isp_fifo   |38     |19      |0       |38      |0       |0       |
|    wr_to_rd_cross_inst              |fifo_cross_domain_addr_process_al_sd2isp_fifo   |32     |23      |0       |32      |0       |0       |
|  kb                                 |Keyboard                                        |107    |91      |16      |49      |0       |0       |
|  sd_reader                          |sd_reader                                       |734    |619     |100     |328     |0       |0       |
|    u_sdcmd_ctrl                     |sdcmd_ctrl                                      |315    |277     |34      |151     |0       |0       |
|  sdram_top_inst                     |sdram_top                                       |774    |589     |119     |421     |8       |0       |
|    fifo_ctrl_inst                   |fifo_ctrl                                       |424    |285     |73      |292     |8       |0       |
|      rd_fifo_data                   |fifo_data_out                                   |147    |98      |21      |120     |4       |0       |
|        ram_inst                     |ram_infer_fifo_data_out                         |18     |12      |0       |18      |4       |0       |
|        rd_to_wr_cross_inst          |fifo_cross_domain_addr_process_al_fifo_data_out |37     |29      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst          |fifo_cross_domain_addr_process_al_fifo_data_out |36     |32      |0       |36      |0       |0       |
|      wr_fifo_data                   |fifo_data                                       |173    |105     |30      |138     |4       |0       |
|        ram_inst                     |ram_infer_fifo_data                             |31     |9       |0       |31      |4       |0       |
|        rd_to_wr_cross_inst          |fifo_cross_domain_addr_process_al_fifo_data     |40     |29      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst          |fifo_cross_domain_addr_process_al_fifo_data     |37     |33      |0       |37      |0       |0       |
|    sdram_ctrl_inst                  |sdram_ctrl                                      |350    |304     |46      |129     |0       |0       |
|      sdram_a_ref_inst               |sdram_a_ref                                     |58     |46      |12      |21      |0       |0       |
|      sdram_arbit_inst               |sdram_arbit                                     |67     |67      |0       |19      |0       |0       |
|      sdram_init_inst                |sdram_init                                      |42     |38      |4       |28      |0       |0       |
|      sdram_read_inst                |sdram_read                                      |110    |92      |18      |32      |0       |0       |
|      sdram_write_inst               |sdram_write                                     |73     |61      |12      |29      |0       |0       |
|  u_logic                            |cortexm0ds_logic                                |5185   |5113    |51      |1392    |0       |3       |
|  u_rs232                            |rs232                                           |87     |74      |8       |60      |0       |0       |
|    uart_rx_inst                     |uart_rx                                         |41     |32      |4       |34      |0       |0       |
|    uart_tx_inst                     |uart_tx                                         |46     |42      |4       |26      |0       |0       |
|  vga_ctrl_inst                      |vga_ctrl                                        |154    |89      |65      |28      |0       |0       |
|  cw_top                             |CW_TOP_WRAPPER                                  |1153   |711     |179     |775     |0       |0       |
|    wrapper_cwc_top                  |cwc_top                                         |1153   |711     |179     |775     |0       |0       |
|      cfg_int_inst                   |cwc_cfg_int                                     |586    |334     |0       |569     |0       |0       |
|        reg_inst                     |register                                        |585    |333     |0       |568     |0       |0       |
|        tap_inst                     |tap                                             |1      |1       |0       |1       |0       |0       |
|      trigger_inst                   |trigger                                         |567    |377     |179     |206     |0       |0       |
|        bus_inst                     |bus_top                                         |353    |230     |122     |119     |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes  |bus_det                                         |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[10]$bus_nodes |bus_det                                         |101    |67      |34      |37      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes  |bus_det                                         |24     |14      |10      |4       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes  |bus_det                                         |30     |19      |10      |10      |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes  |bus_det                                         |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes  |bus_det                                         |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes  |bus_det                                         |96     |62      |34      |31      |0       |0       |
|          BUS_DETECTOR[9]$bus_nodes  |bus_det                                         |96     |62      |34      |31      |0       |0       |
|        emb_ctrl_inst                |emb_ctrl                                        |106    |77      |29      |54      |0       |0       |
+-------------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       6418  
    #2          2       2513  
    #3          3       1105  
    #4          4       672   
    #5        5-10      969   
    #6        11-50     537   
    #7       51-100      18   
    #8       101-500     6    
  Average     3.07            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.598953s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (95.8%)

RUN-1004 : used memory is 937 MB, reserved memory is 928 MB, peak memory is 995 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 52776, tnet num: 12293, tinst num: 5315, tnode num: 63261, tedge num: 88702.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 12293 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 6 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		SWCLK_dup_1
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 2d7d49958d831bb74f1bdba47e30c4943cb344109e2d266d6158f39a81d3bace -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 5315
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 12295, pip num: 136268
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 321
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3164 valid insts, and 368965 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000011110110001001110011
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  20.384754s wall, 140.437500s user + 1.671875s system = 142.109375s CPU (697.1%)

RUN-1004 : used memory is 998 MB, reserved memory is 997 MB, peak memory is 1175 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240701_163644.log"
