// Seed: 3826320183
module module_0 (
    input wand id_0,
    output tri id_1,
    input wand id_2,
    output tri1 id_3,
    output wire id_4,
    input uwire id_5,
    output supply0 id_6,
    input tri0 id_7
);
  supply0 id_9;
  assign id_9 = id_7;
  assign id_9 = 1'd0;
  assign id_4 = id_9;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    output wand id_2,
    input tri1 id_3,
    input tri1 id_4,
    output supply0 id_5,
    output logic id_6,
    input uwire id_7,
    output tri id_8,
    output wand id_9
);
  assign id_5 = 1;
  always id_6 <= id_3 & "";
  module_0 modCall_1 (
      id_7,
      id_2,
      id_1,
      id_9,
      id_5,
      id_0,
      id_2,
      id_1
  );
endmodule
