1) Quick actions:
    - convert reg decl to wire (& vice-a-versa); need to ensure inline init'ing done right!
    - convert all <= to = in an always block -- see if this can be done automatically ?
