# ğŸ¹ Verilog Piano on Cyclone V (DE1-SoC)

> A oneâ€click FPGA piano: realâ€time audio generation, VGA visualization, and 16â€key button I/Oâ€”fully automated from synthesis to simulation.

---

## ğŸš€ Quick Links

- **Demo Video:**  
  https://drive.google.com/file/d/1-k1kQWv2bcY4y-GO6ZJZvzP8-Z2Uc33Q/view  
- **Slides Overview:**  
  https://docs.google.com/presentation/d/1mVGKNP_6rRCzFrcCEjO4WKDWorDyrl0JHLBCvOFSaMc  
- **Live Demo / GitHub Pages:**  
  https://your-pages.url  

---

## ğŸ“‚ Repo Structure

```plaintext
.
â”œâ”€â”€ src/                  # Verilog source by feature
â”‚   â”œâ”€â”€ audio/            # audio & tone logic
â”‚   â”‚   â””â”€â”€ audio_controller.v
â”‚   â”œâ”€â”€ gfx/              # graphics primitives & key decoder
â”‚   â”‚   â””â”€â”€ reduced_keys.v
â”‚   â”œâ”€â”€ keyboard/         # PS/2 / button matrix interface
â”‚   â”‚   â””â”€â”€ ps2_keyboard.v
â”‚   â”œâ”€â”€ top/              # topâ€level integration
â”‚   â”‚   â””â”€â”€ piano_system.v
â”‚   â”œâ”€â”€ utils/            # utility modules
â”‚   â”‚   â”œâ”€â”€ counter.v
â”‚   â”‚   â”œâ”€â”€ erase_draw_fsm.v
â”‚   â”‚   â”œâ”€â”€ hex_display.v
â”‚   â”‚   â””â”€â”€ three_second_timer.v
â”‚   â””â”€â”€ vga/              # VGA sync & pixel driver
â”‚       â””â”€â”€ vga_controller.v
â”œâ”€â”€ docs/                 # design docs & diagrams
â”‚   â””â”€â”€ full_system.v     # example netlist / blockâ€diagram
â”œâ”€â”€ sim/                  # testbench & ModelSim DO
â”‚   â”œâ”€â”€ piano_system_tb.v
â”‚   â””â”€â”€ simulate.do
â”œâ”€â”€ scripts/              # automation scripts
â”‚   â”œâ”€â”€ run_quartus.tcl
â”‚   â””â”€â”€ build.sh
â”œâ”€â”€ reports/              # (auto) timing & utilization
â”œâ”€â”€ .github/              # CI workflows (ci.yml)
â”œâ”€â”€ .gitignore
â””â”€â”€ README.md
