{
  "module_name": "pinctrl-meson-g12a.c",
  "hash_id": "de663991295ac60cac8e44d478191af39db01259eb06fa1f50d62c17e73b2bcb",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/meson/pinctrl-meson-g12a.c",
  "human_readable_source": "\n \n\n#include <dt-bindings/gpio/meson-g12a-gpio.h>\n#include <dt-bindings/interrupt-controller/amlogic,meson-g12a-gpio-intc.h>\n#include \"pinctrl-meson.h\"\n#include \"pinctrl-meson-axg-pmx.h\"\n\nstatic const struct pinctrl_pin_desc meson_g12a_periphs_pins[] = {\n\tMESON_PIN(GPIOZ_0),\n\tMESON_PIN(GPIOZ_1),\n\tMESON_PIN(GPIOZ_2),\n\tMESON_PIN(GPIOZ_3),\n\tMESON_PIN(GPIOZ_4),\n\tMESON_PIN(GPIOZ_5),\n\tMESON_PIN(GPIOZ_6),\n\tMESON_PIN(GPIOZ_7),\n\tMESON_PIN(GPIOZ_8),\n\tMESON_PIN(GPIOZ_9),\n\tMESON_PIN(GPIOZ_10),\n\tMESON_PIN(GPIOZ_11),\n\tMESON_PIN(GPIOZ_12),\n\tMESON_PIN(GPIOZ_13),\n\tMESON_PIN(GPIOZ_14),\n\tMESON_PIN(GPIOZ_15),\n\tMESON_PIN(GPIOH_0),\n\tMESON_PIN(GPIOH_1),\n\tMESON_PIN(GPIOH_2),\n\tMESON_PIN(GPIOH_3),\n\tMESON_PIN(GPIOH_4),\n\tMESON_PIN(GPIOH_5),\n\tMESON_PIN(GPIOH_6),\n\tMESON_PIN(GPIOH_7),\n\tMESON_PIN(GPIOH_8),\n\tMESON_PIN(BOOT_0),\n\tMESON_PIN(BOOT_1),\n\tMESON_PIN(BOOT_2),\n\tMESON_PIN(BOOT_3),\n\tMESON_PIN(BOOT_4),\n\tMESON_PIN(BOOT_5),\n\tMESON_PIN(BOOT_6),\n\tMESON_PIN(BOOT_7),\n\tMESON_PIN(BOOT_8),\n\tMESON_PIN(BOOT_9),\n\tMESON_PIN(BOOT_10),\n\tMESON_PIN(BOOT_11),\n\tMESON_PIN(BOOT_12),\n\tMESON_PIN(BOOT_13),\n\tMESON_PIN(BOOT_14),\n\tMESON_PIN(BOOT_15),\n\tMESON_PIN(GPIOC_0),\n\tMESON_PIN(GPIOC_1),\n\tMESON_PIN(GPIOC_2),\n\tMESON_PIN(GPIOC_3),\n\tMESON_PIN(GPIOC_4),\n\tMESON_PIN(GPIOC_5),\n\tMESON_PIN(GPIOC_6),\n\tMESON_PIN(GPIOC_7),\n\tMESON_PIN(GPIOA_0),\n\tMESON_PIN(GPIOA_1),\n\tMESON_PIN(GPIOA_2),\n\tMESON_PIN(GPIOA_3),\n\tMESON_PIN(GPIOA_4),\n\tMESON_PIN(GPIOA_5),\n\tMESON_PIN(GPIOA_6),\n\tMESON_PIN(GPIOA_7),\n\tMESON_PIN(GPIOA_8),\n\tMESON_PIN(GPIOA_9),\n\tMESON_PIN(GPIOA_10),\n\tMESON_PIN(GPIOA_11),\n\tMESON_PIN(GPIOA_12),\n\tMESON_PIN(GPIOA_13),\n\tMESON_PIN(GPIOA_14),\n\tMESON_PIN(GPIOA_15),\n\tMESON_PIN(GPIOX_0),\n\tMESON_PIN(GPIOX_1),\n\tMESON_PIN(GPIOX_2),\n\tMESON_PIN(GPIOX_3),\n\tMESON_PIN(GPIOX_4),\n\tMESON_PIN(GPIOX_5),\n\tMESON_PIN(GPIOX_6),\n\tMESON_PIN(GPIOX_7),\n\tMESON_PIN(GPIOX_8),\n\tMESON_PIN(GPIOX_9),\n\tMESON_PIN(GPIOX_10),\n\tMESON_PIN(GPIOX_11),\n\tMESON_PIN(GPIOX_12),\n\tMESON_PIN(GPIOX_13),\n\tMESON_PIN(GPIOX_14),\n\tMESON_PIN(GPIOX_15),\n\tMESON_PIN(GPIOX_16),\n\tMESON_PIN(GPIOX_17),\n\tMESON_PIN(GPIOX_18),\n\tMESON_PIN(GPIOX_19),\n};\n\nstatic const struct pinctrl_pin_desc meson_g12a_aobus_pins[] = {\n\tMESON_PIN(GPIOAO_0),\n\tMESON_PIN(GPIOAO_1),\n\tMESON_PIN(GPIOAO_2),\n\tMESON_PIN(GPIOAO_3),\n\tMESON_PIN(GPIOAO_4),\n\tMESON_PIN(GPIOAO_5),\n\tMESON_PIN(GPIOAO_6),\n\tMESON_PIN(GPIOAO_7),\n\tMESON_PIN(GPIOAO_8),\n\tMESON_PIN(GPIOAO_9),\n\tMESON_PIN(GPIOAO_10),\n\tMESON_PIN(GPIOAO_11),\n\tMESON_PIN(GPIOE_0),\n\tMESON_PIN(GPIOE_1),\n\tMESON_PIN(GPIOE_2),\n};\n\n \nstatic const unsigned int emmc_nand_d0_pins[]\t\t= { BOOT_0 };\nstatic const unsigned int emmc_nand_d1_pins[]\t\t= { BOOT_1 };\nstatic const unsigned int emmc_nand_d2_pins[]\t\t= { BOOT_2 };\nstatic const unsigned int emmc_nand_d3_pins[]\t\t= { BOOT_3 };\nstatic const unsigned int emmc_nand_d4_pins[]\t\t= { BOOT_4 };\nstatic const unsigned int emmc_nand_d5_pins[]\t\t= { BOOT_5 };\nstatic const unsigned int emmc_nand_d6_pins[]\t\t= { BOOT_6 };\nstatic const unsigned int emmc_nand_d7_pins[]\t\t= { BOOT_7 };\nstatic const unsigned int emmc_clk_pins[]\t\t= { BOOT_8 };\nstatic const unsigned int emmc_cmd_pins[]\t\t= { BOOT_10 };\nstatic const unsigned int emmc_nand_ds_pins[]\t\t= { BOOT_13 };\n\n \nstatic const unsigned int nand_wen_clk_pins[]\t\t= { BOOT_8 };\nstatic const unsigned int nand_ale_pins[]\t\t= { BOOT_9 };\nstatic const unsigned int nand_cle_pins[]\t\t= { BOOT_10 };\nstatic const unsigned int nand_ce0_pins[]\t\t= { BOOT_11 };\nstatic const unsigned int nand_ren_wr_pins[]\t\t= { BOOT_12 };\nstatic const unsigned int nand_rb0_pins[]\t\t= { BOOT_14 };\nstatic const unsigned int nand_ce1_pins[]\t\t= { BOOT_15 };\n\n \nstatic const unsigned int nor_hold_pins[]\t\t= { BOOT_3 };\nstatic const unsigned int nor_d_pins[]\t\t\t= { BOOT_4 };\nstatic const unsigned int nor_q_pins[]\t\t\t= { BOOT_5 };\nstatic const unsigned int nor_c_pins[]\t\t\t= { BOOT_6 };\nstatic const unsigned int nor_wp_pins[]\t\t\t= { BOOT_7 };\nstatic const unsigned int nor_cs_pins[]\t\t\t= { BOOT_14 };\n\n \nstatic const unsigned int sdio_d0_pins[]\t\t= { GPIOX_0 };\nstatic const unsigned int sdio_d1_pins[]\t\t= { GPIOX_1 };\nstatic const unsigned int sdio_d2_pins[]\t\t= { GPIOX_2 };\nstatic const unsigned int sdio_d3_pins[]\t\t= { GPIOX_3 };\nstatic const unsigned int sdio_clk_pins[]\t\t= { GPIOX_4 };\nstatic const unsigned int sdio_cmd_pins[]\t\t= { GPIOX_5 };\n\n \nstatic const unsigned int sdcard_d0_c_pins[]\t\t= { GPIOC_0 };\nstatic const unsigned int sdcard_d1_c_pins[]\t\t= { GPIOC_1 };\nstatic const unsigned int sdcard_d2_c_pins[]\t\t= { GPIOC_2 };\nstatic const unsigned int sdcard_d3_c_pins[]\t\t= { GPIOC_3 };\nstatic const unsigned int sdcard_clk_c_pins[]\t\t= { GPIOC_4 };\nstatic const unsigned int sdcard_cmd_c_pins[]\t\t= { GPIOC_5 };\n\nstatic const unsigned int sdcard_d0_z_pins[]\t\t= { GPIOZ_2 };\nstatic const unsigned int sdcard_d1_z_pins[]\t\t= { GPIOZ_3 };\nstatic const unsigned int sdcard_d2_z_pins[]\t\t= { GPIOZ_4 };\nstatic const unsigned int sdcard_d3_z_pins[]\t\t= { GPIOZ_5 };\nstatic const unsigned int sdcard_clk_z_pins[]\t\t= { GPIOZ_6 };\nstatic const unsigned int sdcard_cmd_z_pins[]\t\t= { GPIOZ_7 };\n\n \nstatic const unsigned int spi0_mosi_c_pins[]\t\t= { GPIOC_0 };\nstatic const unsigned int spi0_miso_c_pins[]\t\t= { GPIOC_1 };\nstatic const unsigned int spi0_ss0_c_pins[]\t\t= { GPIOC_2 };\nstatic const unsigned int spi0_clk_c_pins[]\t\t= { GPIOC_3 };\n\nstatic const unsigned int spi0_mosi_x_pins[]\t\t= { GPIOX_8 };\nstatic const unsigned int spi0_miso_x_pins[]\t\t= { GPIOX_9 };\nstatic const unsigned int spi0_ss0_x_pins[]\t\t= { GPIOX_10 };\nstatic const unsigned int spi0_clk_x_pins[]\t\t= { GPIOX_11 };\n\n \nstatic const unsigned int spi1_mosi_pins[]\t\t= { GPIOH_4 };\nstatic const unsigned int spi1_miso_pins[]\t\t= { GPIOH_5 };\nstatic const unsigned int spi1_ss0_pins[]\t\t= { GPIOH_6 };\nstatic const unsigned int spi1_clk_pins[]\t\t= { GPIOH_7 };\n\n \nstatic const unsigned int i2c0_sda_c_pins[]\t\t= { GPIOC_5 };\nstatic const unsigned int i2c0_sck_c_pins[]\t\t= { GPIOC_6 };\nstatic const unsigned int i2c0_sda_z0_pins[]\t\t= { GPIOZ_0 };\nstatic const unsigned int i2c0_sck_z1_pins[]\t\t= { GPIOZ_1 };\nstatic const unsigned int i2c0_sda_z7_pins[]\t\t= { GPIOZ_7 };\nstatic const unsigned int i2c0_sck_z8_pins[]\t\t= { GPIOZ_8 };\n\n \nstatic const unsigned int i2c1_sda_x_pins[]\t\t= { GPIOX_10 };\nstatic const unsigned int i2c1_sck_x_pins[]\t\t= { GPIOX_11 };\nstatic const unsigned int i2c1_sda_h2_pins[]\t\t= { GPIOH_2 };\nstatic const unsigned int i2c1_sck_h3_pins[]\t\t= { GPIOH_3 };\nstatic const unsigned int i2c1_sda_h6_pins[]\t\t= { GPIOH_6 };\nstatic const unsigned int i2c1_sck_h7_pins[]\t\t= { GPIOH_7 };\n\n \nstatic const unsigned int i2c2_sda_x_pins[]\t\t= { GPIOX_17 };\nstatic const unsigned int i2c2_sck_x_pins[]\t\t= { GPIOX_18 };\nstatic const unsigned int i2c2_sda_z_pins[]\t\t= { GPIOZ_14 };\nstatic const unsigned int i2c2_sck_z_pins[]\t\t= { GPIOZ_15 };\n\n \nstatic const unsigned int i2c3_sda_h_pins[]\t\t= { GPIOH_0 };\nstatic const unsigned int i2c3_sck_h_pins[]\t\t= { GPIOH_1 };\nstatic const unsigned int i2c3_sda_a_pins[]\t\t= { GPIOA_14 };\nstatic const unsigned int i2c3_sck_a_pins[]\t\t= { GPIOA_15 };\n\n \nstatic const unsigned int uart_a_tx_pins[]\t\t= { GPIOX_12 };\nstatic const unsigned int uart_a_rx_pins[]\t\t= { GPIOX_13 };\nstatic const unsigned int uart_a_cts_pins[]\t\t= { GPIOX_14 };\nstatic const unsigned int uart_a_rts_pins[]\t\t= { GPIOX_15 };\n\n \nstatic const unsigned int uart_b_tx_pins[]\t\t= { GPIOX_6 };\nstatic const unsigned int uart_b_rx_pins[]\t\t= { GPIOX_7 };\n\n \nstatic const unsigned int uart_c_rts_pins[]\t\t= { GPIOH_4 };\nstatic const unsigned int uart_c_cts_pins[]\t\t= { GPIOH_5 };\nstatic const unsigned int uart_c_rx_pins[]\t\t= { GPIOH_6 };\nstatic const unsigned int uart_c_tx_pins[]\t\t= { GPIOH_7 };\n\n \nstatic const unsigned int uart_ao_a_rx_c_pins[]\t\t= { GPIOC_2 };\nstatic const unsigned int uart_ao_a_tx_c_pins[]\t\t= { GPIOC_3 };\n\n \nstatic const unsigned int iso7816_clk_c_pins[]\t\t= { GPIOC_5 };\nstatic const unsigned int iso7816_data_c_pins[]\t\t= { GPIOC_6 };\nstatic const unsigned int iso7816_clk_x_pins[]\t\t= { GPIOX_8 };\nstatic const unsigned int iso7816_data_x_pins[]\t\t= { GPIOX_9 };\nstatic const unsigned int iso7816_clk_h_pins[]\t\t= { GPIOH_6 };\nstatic const unsigned int iso7816_data_h_pins[]\t\t= { GPIOH_7 };\nstatic const unsigned int iso7816_clk_z_pins[]\t\t= { GPIOZ_0 };\nstatic const unsigned int iso7816_data_z_pins[]\t\t= { GPIOZ_1 };\n\n \nstatic const unsigned int eth_mdio_pins[]\t\t= { GPIOZ_0 };\nstatic const unsigned int eth_mdc_pins[]\t\t= { GPIOZ_1 };\nstatic const unsigned int eth_rgmii_rx_clk_pins[]\t= { GPIOZ_2 };\nstatic const unsigned int eth_rx_dv_pins[]\t\t= { GPIOZ_3 };\nstatic const unsigned int eth_rxd0_pins[]\t\t= { GPIOZ_4 };\nstatic const unsigned int eth_rxd1_pins[]\t\t= { GPIOZ_5 };\nstatic const unsigned int eth_rxd2_rgmii_pins[]\t\t= { GPIOZ_6 };\nstatic const unsigned int eth_rxd3_rgmii_pins[]\t\t= { GPIOZ_7 };\nstatic const unsigned int eth_rgmii_tx_clk_pins[]\t= { GPIOZ_8 };\nstatic const unsigned int eth_txen_pins[]\t\t= { GPIOZ_9 };\nstatic const unsigned int eth_txd0_pins[]\t\t= { GPIOZ_10 };\nstatic const unsigned int eth_txd1_pins[]\t\t= { GPIOZ_11 };\nstatic const unsigned int eth_txd2_rgmii_pins[]\t\t= { GPIOZ_12 };\nstatic const unsigned int eth_txd3_rgmii_pins[]\t\t= { GPIOZ_13 };\nstatic const unsigned int eth_link_led_pins[]\t\t= { GPIOZ_14 };\nstatic const unsigned int eth_act_led_pins[]\t\t= { GPIOZ_15 };\n\n \nstatic const unsigned int pwm_a_pins[]\t\t\t= { GPIOX_6 };\n\n \nstatic const unsigned int pwm_b_x7_pins[]\t\t= { GPIOX_7 };\nstatic const unsigned int pwm_b_x19_pins[]\t\t= { GPIOX_19 };\n\n \nstatic const unsigned int pwm_c_c_pins[]\t\t= { GPIOC_4 };\nstatic const unsigned int pwm_c_x5_pins[]\t\t= { GPIOX_5 };\nstatic const unsigned int pwm_c_x8_pins[]\t\t= { GPIOX_8 };\n\n \nstatic const unsigned int pwm_d_x3_pins[]\t\t= { GPIOX_3 };\nstatic const unsigned int pwm_d_x6_pins[]\t\t= { GPIOX_6 };\n\n \nstatic const unsigned int pwm_e_pins[]\t\t\t= { GPIOX_16 };\n\n \nstatic const unsigned int pwm_f_z_pins[]\t\t= { GPIOZ_12 };\nstatic const unsigned int pwm_f_a_pins[]\t\t= { GPIOA_11 };\nstatic const unsigned int pwm_f_x_pins[]\t\t= { GPIOX_7 };\nstatic const unsigned int pwm_f_h_pins[]\t\t= { GPIOH_5 };\n\n \nstatic const unsigned int cec_ao_a_h_pins[]\t\t= { GPIOH_3 };\nstatic const unsigned int cec_ao_b_h_pins[]\t\t= { GPIOH_3 };\n\n \nstatic const unsigned int jtag_b_tdo_pins[]\t\t= { GPIOC_0 };\nstatic const unsigned int jtag_b_tdi_pins[]\t\t= { GPIOC_1 };\nstatic const unsigned int jtag_b_clk_pins[]\t\t= { GPIOC_4 };\nstatic const unsigned int jtag_b_tms_pins[]\t\t= { GPIOC_5 };\n\n \nstatic const unsigned int bt565_a_vs_pins[]\t\t= { GPIOZ_0 };\nstatic const unsigned int bt565_a_hs_pins[]\t\t= { GPIOZ_1 };\nstatic const unsigned int bt565_a_clk_pins[]\t\t= { GPIOZ_3 };\nstatic const unsigned int bt565_a_din0_pins[]\t\t= { GPIOZ_4 };\nstatic const unsigned int bt565_a_din1_pins[]\t\t= { GPIOZ_5 };\nstatic const unsigned int bt565_a_din2_pins[]\t\t= { GPIOZ_6 };\nstatic const unsigned int bt565_a_din3_pins[]\t\t= { GPIOZ_7 };\nstatic const unsigned int bt565_a_din4_pins[]\t\t= { GPIOZ_8 };\nstatic const unsigned int bt565_a_din5_pins[]\t\t= { GPIOZ_9 };\nstatic const unsigned int bt565_a_din6_pins[]\t\t= { GPIOZ_10 };\nstatic const unsigned int bt565_a_din7_pins[]\t\t= { GPIOZ_11 };\n\n \nstatic const unsigned int tsin_a_valid_pins[]\t\t= { GPIOX_2 };\nstatic const unsigned int tsin_a_sop_pins[]\t\t= { GPIOX_1 };\nstatic const unsigned int tsin_a_din0_pins[]\t\t= { GPIOX_0 };\nstatic const unsigned int tsin_a_clk_pins[]\t\t= { GPIOX_3 };\n\n \nstatic const unsigned int tsin_b_valid_x_pins[]\t\t= { GPIOX_9 };\nstatic const unsigned int tsin_b_sop_x_pins[]\t\t= { GPIOX_8 };\nstatic const unsigned int tsin_b_din0_x_pins[]\t\t= { GPIOX_10 };\nstatic const unsigned int tsin_b_clk_x_pins[]\t\t= { GPIOX_11 };\n\nstatic const unsigned int tsin_b_valid_z_pins[]\t\t= { GPIOZ_2 };\nstatic const unsigned int tsin_b_sop_z_pins[]\t\t= { GPIOZ_3 };\nstatic const unsigned int tsin_b_din0_z_pins[]\t\t= { GPIOZ_4 };\nstatic const unsigned int tsin_b_clk_z_pins[]\t\t= { GPIOZ_5 };\n\nstatic const unsigned int tsin_b_fail_pins[]\t\t= { GPIOZ_6 };\nstatic const unsigned int tsin_b_din1_pins[]\t\t= { GPIOZ_7 };\nstatic const unsigned int tsin_b_din2_pins[]\t\t= { GPIOZ_8 };\nstatic const unsigned int tsin_b_din3_pins[]\t\t= { GPIOZ_9 };\nstatic const unsigned int tsin_b_din4_pins[]\t\t= { GPIOZ_10 };\nstatic const unsigned int tsin_b_din5_pins[]\t\t= { GPIOZ_11 };\nstatic const unsigned int tsin_b_din6_pins[]\t\t= { GPIOZ_12 };\nstatic const unsigned int tsin_b_din7_pins[]\t\t= { GPIOZ_13 };\n\n \nstatic const unsigned int hdmitx_sda_pins[]\t\t= { GPIOH_0 };\nstatic const unsigned int hdmitx_sck_pins[]\t\t= { GPIOH_1 };\nstatic const unsigned int hdmitx_hpd_in_pins[]\t\t= { GPIOH_2 };\n\n \nstatic const unsigned int pdm_din0_c_pins[]\t\t= { GPIOC_0 };\nstatic const unsigned int pdm_din1_c_pins[]\t\t= { GPIOC_1 };\nstatic const unsigned int pdm_din2_c_pins[]\t\t= { GPIOC_2 };\nstatic const unsigned int pdm_din3_c_pins[]\t\t= { GPIOC_3 };\nstatic const unsigned int pdm_dclk_c_pins[]\t\t= { GPIOC_4 };\n\nstatic const unsigned int pdm_din0_x_pins[]\t\t= { GPIOX_0 };\nstatic const unsigned int pdm_din1_x_pins[]\t\t= { GPIOX_1 };\nstatic const unsigned int pdm_din2_x_pins[]\t\t= { GPIOX_2 };\nstatic const unsigned int pdm_din3_x_pins[]\t\t= { GPIOX_3 };\nstatic const unsigned int pdm_dclk_x_pins[]\t\t= { GPIOX_4 };\n\nstatic const unsigned int pdm_din0_z_pins[]\t\t= { GPIOZ_2 };\nstatic const unsigned int pdm_din1_z_pins[]\t\t= { GPIOZ_3 };\nstatic const unsigned int pdm_din2_z_pins[]\t\t= { GPIOZ_4 };\nstatic const unsigned int pdm_din3_z_pins[]\t\t= { GPIOZ_5 };\nstatic const unsigned int pdm_dclk_z_pins[]\t\t= { GPIOZ_6 };\n\nstatic const unsigned int pdm_din0_a_pins[]\t\t= { GPIOA_8 };\nstatic const unsigned int pdm_din1_a_pins[]\t\t= { GPIOA_9 };\nstatic const unsigned int pdm_din2_a_pins[]\t\t= { GPIOA_6 };\nstatic const unsigned int pdm_din3_a_pins[]\t\t= { GPIOA_5 };\nstatic const unsigned int pdm_dclk_a_pins[]\t\t= { GPIOA_7 };\n\n \nstatic const unsigned int spdif_in_h_pins[]\t\t= { GPIOH_5 };\nstatic const unsigned int spdif_in_a10_pins[]\t\t= { GPIOA_10 };\nstatic const unsigned int spdif_in_a12_pins[]\t\t= { GPIOA_12 };\n\n \nstatic const unsigned int spdif_out_h_pins[]\t\t= { GPIOH_4 };\nstatic const unsigned int spdif_out_a11_pins[]\t\t= { GPIOA_11 };\nstatic const unsigned int spdif_out_a13_pins[]\t\t= { GPIOA_13 };\n\n \nstatic const unsigned int mclk0_a_pins[]\t\t= { GPIOA_0 };\n\n \nstatic const unsigned int mclk1_x_pins[]\t\t= { GPIOX_5 };\nstatic const unsigned int mclk1_z_pins[]\t\t= { GPIOZ_8 };\nstatic const unsigned int mclk1_a_pins[]\t\t= { GPIOA_11 };\n\n \nstatic const unsigned int tdm_a_slv_sclk_pins[]\t\t= { GPIOX_11 };\nstatic const unsigned int tdm_a_slv_fs_pins[]\t\t= { GPIOX_10 };\nstatic const unsigned int tdm_a_sclk_pins[]\t\t= { GPIOX_11 };\nstatic const unsigned int tdm_a_fs_pins[]\t\t= { GPIOX_10 };\nstatic const unsigned int tdm_a_din0_pins[]\t\t= { GPIOX_9 };\nstatic const unsigned int tdm_a_din1_pins[]\t\t= { GPIOX_8 };\nstatic const unsigned int tdm_a_dout0_pins[]\t\t= { GPIOX_9 };\nstatic const unsigned int tdm_a_dout1_pins[]\t\t= { GPIOX_8 };\n\nstatic const unsigned int tdm_b_slv_sclk_pins[]\t\t= { GPIOA_1 };\nstatic const unsigned int tdm_b_slv_fs_pins[]\t\t= { GPIOA_2 };\nstatic const unsigned int tdm_b_sclk_pins[]\t\t= { GPIOA_1 };\nstatic const unsigned int tdm_b_fs_pins[]\t\t= { GPIOA_2 };\nstatic const unsigned int tdm_b_din0_pins[]\t\t= { GPIOA_3 };\nstatic const unsigned int tdm_b_din1_pins[]\t\t= { GPIOA_4 };\nstatic const unsigned int tdm_b_din2_pins[]\t\t= { GPIOA_5 };\nstatic const unsigned int tdm_b_din3_a_pins[]\t\t= { GPIOA_6 };\nstatic const unsigned int tdm_b_din3_h_pins[]\t\t= { GPIOH_5 };\nstatic const unsigned int tdm_b_dout0_pins[]\t\t= { GPIOA_3 };\nstatic const unsigned int tdm_b_dout1_pins[]\t\t= { GPIOA_4 };\nstatic const unsigned int tdm_b_dout2_pins[]\t\t= { GPIOA_5 };\nstatic const unsigned int tdm_b_dout3_a_pins[]\t\t= { GPIOA_6 };\nstatic const unsigned int tdm_b_dout3_h_pins[]\t\t= { GPIOH_5 };\n\nstatic const unsigned int tdm_c_slv_sclk_a_pins[]\t= { GPIOA_12 };\nstatic const unsigned int tdm_c_slv_fs_a_pins[]\t\t= { GPIOA_13 };\nstatic const unsigned int tdm_c_slv_sclk_z_pins[]\t= { GPIOZ_7 };\nstatic const unsigned int tdm_c_slv_fs_z_pins[]\t\t= { GPIOZ_6 };\nstatic const unsigned int tdm_c_sclk_a_pins[]\t\t= { GPIOA_12 };\nstatic const unsigned int tdm_c_fs_a_pins[]\t\t= { GPIOA_13 };\nstatic const unsigned int tdm_c_sclk_z_pins[]\t\t= { GPIOZ_7 };\nstatic const unsigned int tdm_c_fs_z_pins[]\t\t= { GPIOZ_6 };\nstatic const unsigned int tdm_c_din0_a_pins[]\t\t= { GPIOA_10 };\nstatic const unsigned int tdm_c_din1_a_pins[]\t\t= { GPIOA_9 };\nstatic const unsigned int tdm_c_din2_a_pins[]\t\t= { GPIOA_8 };\nstatic const unsigned int tdm_c_din3_a_pins[]\t\t= { GPIOA_7 };\nstatic const unsigned int tdm_c_din0_z_pins[]\t\t= { GPIOZ_2 };\nstatic const unsigned int tdm_c_din1_z_pins[]\t\t= { GPIOZ_3 };\nstatic const unsigned int tdm_c_din2_z_pins[]\t\t= { GPIOZ_4 };\nstatic const unsigned int tdm_c_din3_z_pins[]\t\t= { GPIOZ_5 };\nstatic const unsigned int tdm_c_dout0_a_pins[]\t\t= { GPIOA_10 };\nstatic const unsigned int tdm_c_dout1_a_pins[]\t\t= { GPIOA_9 };\nstatic const unsigned int tdm_c_dout2_a_pins[]\t\t= { GPIOA_8 };\nstatic const unsigned int tdm_c_dout3_a_pins[]\t\t= { GPIOA_7 };\nstatic const unsigned int tdm_c_dout0_z_pins[]\t\t= { GPIOZ_2 };\nstatic const unsigned int tdm_c_dout1_z_pins[]\t\t= { GPIOZ_3 };\nstatic const unsigned int tdm_c_dout2_z_pins[]\t\t= { GPIOZ_4 };\nstatic const unsigned int tdm_c_dout3_z_pins[]\t\t= { GPIOZ_5 };\n\nstatic struct meson_pmx_group meson_g12a_periphs_groups[] = {\n\tGPIO_GROUP(GPIOZ_0),\n\tGPIO_GROUP(GPIOZ_1),\n\tGPIO_GROUP(GPIOZ_2),\n\tGPIO_GROUP(GPIOZ_3),\n\tGPIO_GROUP(GPIOZ_4),\n\tGPIO_GROUP(GPIOZ_5),\n\tGPIO_GROUP(GPIOZ_6),\n\tGPIO_GROUP(GPIOZ_7),\n\tGPIO_GROUP(GPIOZ_8),\n\tGPIO_GROUP(GPIOZ_9),\n\tGPIO_GROUP(GPIOZ_10),\n\tGPIO_GROUP(GPIOZ_11),\n\tGPIO_GROUP(GPIOZ_12),\n\tGPIO_GROUP(GPIOZ_13),\n\tGPIO_GROUP(GPIOZ_14),\n\tGPIO_GROUP(GPIOZ_15),\n\tGPIO_GROUP(GPIOH_0),\n\tGPIO_GROUP(GPIOH_1),\n\tGPIO_GROUP(GPIOH_2),\n\tGPIO_GROUP(GPIOH_3),\n\tGPIO_GROUP(GPIOH_4),\n\tGPIO_GROUP(GPIOH_5),\n\tGPIO_GROUP(GPIOH_6),\n\tGPIO_GROUP(GPIOH_7),\n\tGPIO_GROUP(GPIOH_8),\n\tGPIO_GROUP(BOOT_0),\n\tGPIO_GROUP(BOOT_1),\n\tGPIO_GROUP(BOOT_2),\n\tGPIO_GROUP(BOOT_3),\n\tGPIO_GROUP(BOOT_4),\n\tGPIO_GROUP(BOOT_5),\n\tGPIO_GROUP(BOOT_6),\n\tGPIO_GROUP(BOOT_7),\n\tGPIO_GROUP(BOOT_8),\n\tGPIO_GROUP(BOOT_9),\n\tGPIO_GROUP(BOOT_10),\n\tGPIO_GROUP(BOOT_11),\n\tGPIO_GROUP(BOOT_12),\n\tGPIO_GROUP(BOOT_13),\n\tGPIO_GROUP(BOOT_14),\n\tGPIO_GROUP(BOOT_15),\n\tGPIO_GROUP(GPIOC_0),\n\tGPIO_GROUP(GPIOC_1),\n\tGPIO_GROUP(GPIOC_2),\n\tGPIO_GROUP(GPIOC_3),\n\tGPIO_GROUP(GPIOC_4),\n\tGPIO_GROUP(GPIOC_5),\n\tGPIO_GROUP(GPIOC_6),\n\tGPIO_GROUP(GPIOC_7),\n\tGPIO_GROUP(GPIOA_0),\n\tGPIO_GROUP(GPIOA_1),\n\tGPIO_GROUP(GPIOA_2),\n\tGPIO_GROUP(GPIOA_3),\n\tGPIO_GROUP(GPIOA_4),\n\tGPIO_GROUP(GPIOA_5),\n\tGPIO_GROUP(GPIOA_6),\n\tGPIO_GROUP(GPIOA_7),\n\tGPIO_GROUP(GPIOA_8),\n\tGPIO_GROUP(GPIOA_9),\n\tGPIO_GROUP(GPIOA_10),\n\tGPIO_GROUP(GPIOA_11),\n\tGPIO_GROUP(GPIOA_12),\n\tGPIO_GROUP(GPIOA_13),\n\tGPIO_GROUP(GPIOA_14),\n\tGPIO_GROUP(GPIOA_15),\n\tGPIO_GROUP(GPIOX_0),\n\tGPIO_GROUP(GPIOX_1),\n\tGPIO_GROUP(GPIOX_2),\n\tGPIO_GROUP(GPIOX_3),\n\tGPIO_GROUP(GPIOX_4),\n\tGPIO_GROUP(GPIOX_5),\n\tGPIO_GROUP(GPIOX_6),\n\tGPIO_GROUP(GPIOX_7),\n\tGPIO_GROUP(GPIOX_8),\n\tGPIO_GROUP(GPIOX_9),\n\tGPIO_GROUP(GPIOX_10),\n\tGPIO_GROUP(GPIOX_11),\n\tGPIO_GROUP(GPIOX_12),\n\tGPIO_GROUP(GPIOX_13),\n\tGPIO_GROUP(GPIOX_14),\n\tGPIO_GROUP(GPIOX_15),\n\tGPIO_GROUP(GPIOX_16),\n\tGPIO_GROUP(GPIOX_17),\n\tGPIO_GROUP(GPIOX_18),\n\tGPIO_GROUP(GPIOX_19),\n\n\t \n\tGROUP(emmc_nand_d0,\t\t1),\n\tGROUP(emmc_nand_d1,\t\t1),\n\tGROUP(emmc_nand_d2,\t\t1),\n\tGROUP(emmc_nand_d3,\t\t1),\n\tGROUP(emmc_nand_d4,\t\t1),\n\tGROUP(emmc_nand_d5,\t\t1),\n\tGROUP(emmc_nand_d6,\t\t1),\n\tGROUP(emmc_nand_d7,\t\t1),\n\tGROUP(emmc_clk,\t\t\t1),\n\tGROUP(emmc_cmd,\t\t\t1),\n\tGROUP(emmc_nand_ds,\t\t1),\n\tGROUP(nand_ce0,\t\t\t2),\n\tGROUP(nand_ale,\t\t\t2),\n\tGROUP(nand_cle,\t\t\t2),\n\tGROUP(nand_wen_clk,\t\t2),\n\tGROUP(nand_ren_wr,\t\t2),\n\tGROUP(nand_rb0,\t\t\t2),\n\tGROUP(nand_ce1,\t\t\t2),\n\tGROUP(nor_hold,\t\t\t3),\n\tGROUP(nor_d,\t\t\t3),\n\tGROUP(nor_q,\t\t\t3),\n\tGROUP(nor_c,\t\t\t3),\n\tGROUP(nor_wp,\t\t\t3),\n\tGROUP(nor_cs,\t\t\t3),\n\n\t \n\tGROUP(sdcard_d0_z,\t\t5),\n\tGROUP(sdcard_d1_z,\t\t5),\n\tGROUP(sdcard_d2_z,\t\t5),\n\tGROUP(sdcard_d3_z,\t\t5),\n\tGROUP(sdcard_clk_z,\t\t5),\n\tGROUP(sdcard_cmd_z,\t\t5),\n\tGROUP(i2c0_sda_z0,\t\t4),\n\tGROUP(i2c0_sck_z1,\t\t4),\n\tGROUP(i2c0_sda_z7,\t\t7),\n\tGROUP(i2c0_sck_z8,\t\t7),\n\tGROUP(i2c2_sda_z,\t\t3),\n\tGROUP(i2c2_sck_z,\t\t3),\n\tGROUP(iso7816_clk_z,\t\t3),\n\tGROUP(iso7816_data_z,\t\t3),\n\tGROUP(eth_mdio,\t\t\t1),\n\tGROUP(eth_mdc,\t\t\t1),\n\tGROUP(eth_rgmii_rx_clk,\t\t1),\n\tGROUP(eth_rx_dv,\t\t1),\n\tGROUP(eth_rxd0,\t\t\t1),\n\tGROUP(eth_rxd1,\t\t\t1),\n\tGROUP(eth_rxd2_rgmii,\t\t1),\n\tGROUP(eth_rxd3_rgmii,\t\t1),\n\tGROUP(eth_rgmii_tx_clk,\t\t1),\n\tGROUP(eth_txen,\t\t\t1),\n\tGROUP(eth_txd0,\t\t\t1),\n\tGROUP(eth_txd1,\t\t\t1),\n\tGROUP(eth_txd2_rgmii,\t\t1),\n\tGROUP(eth_txd3_rgmii,\t\t1),\n\tGROUP(eth_link_led,\t\t1),\n\tGROUP(eth_act_led,\t\t1),\n\tGROUP(bt565_a_vs,\t\t2),\n\tGROUP(bt565_a_hs,\t\t2),\n\tGROUP(bt565_a_clk,\t\t2),\n\tGROUP(bt565_a_din0,\t\t2),\n\tGROUP(bt565_a_din1,\t\t2),\n\tGROUP(bt565_a_din2,\t\t2),\n\tGROUP(bt565_a_din3,\t\t2),\n\tGROUP(bt565_a_din4,\t\t2),\n\tGROUP(bt565_a_din5,\t\t2),\n\tGROUP(bt565_a_din6,\t\t2),\n\tGROUP(bt565_a_din7,\t\t2),\n\tGROUP(tsin_b_valid_z,\t\t3),\n\tGROUP(tsin_b_sop_z,\t\t3),\n\tGROUP(tsin_b_din0_z,\t\t3),\n\tGROUP(tsin_b_clk_z,\t\t3),\n\tGROUP(tsin_b_fail,\t\t3),\n\tGROUP(tsin_b_din1,\t\t3),\n\tGROUP(tsin_b_din2,\t\t3),\n\tGROUP(tsin_b_din3,\t\t3),\n\tGROUP(tsin_b_din4,\t\t3),\n\tGROUP(tsin_b_din5,\t\t3),\n\tGROUP(tsin_b_din6,\t\t3),\n\tGROUP(tsin_b_din7,\t\t3),\n\tGROUP(pdm_din0_z,\t\t7),\n\tGROUP(pdm_din1_z,\t\t7),\n\tGROUP(pdm_din2_z,\t\t7),\n\tGROUP(pdm_din3_z,\t\t7),\n\tGROUP(pdm_dclk_z,\t\t7),\n\tGROUP(tdm_c_slv_sclk_z,\t\t6),\n\tGROUP(tdm_c_slv_fs_z,\t\t6),\n\tGROUP(tdm_c_din0_z,\t\t6),\n\tGROUP(tdm_c_din1_z,\t\t6),\n\tGROUP(tdm_c_din2_z,\t\t6),\n\tGROUP(tdm_c_din3_z,\t\t6),\n\tGROUP(tdm_c_sclk_z,\t\t4),\n\tGROUP(tdm_c_fs_z,\t\t4),\n\tGROUP(tdm_c_dout0_z,\t\t4),\n\tGROUP(tdm_c_dout1_z,\t\t4),\n\tGROUP(tdm_c_dout2_z,\t\t4),\n\tGROUP(tdm_c_dout3_z,\t\t4),\n\tGROUP(mclk1_z,\t\t\t4),\n\tGROUP(pwm_f_z,\t\t\t5),\n\n\t \n\tGROUP(sdio_d0,\t\t\t1),\n\tGROUP(sdio_d1,\t\t\t1),\n\tGROUP(sdio_d2,\t\t\t1),\n\tGROUP(sdio_d3,\t\t\t1),\n\tGROUP(sdio_clk,\t\t\t1),\n\tGROUP(sdio_cmd,\t\t\t1),\n\tGROUP(spi0_mosi_x,\t\t4),\n\tGROUP(spi0_miso_x,\t\t4),\n\tGROUP(spi0_ss0_x,\t\t4),\n\tGROUP(spi0_clk_x,\t\t4),\n\tGROUP(i2c1_sda_x,\t\t5),\n\tGROUP(i2c1_sck_x,\t\t5),\n\tGROUP(i2c2_sda_x,\t\t1),\n\tGROUP(i2c2_sck_x,\t\t1),\n\tGROUP(uart_a_tx,\t\t1),\n\tGROUP(uart_a_rx,\t\t1),\n\tGROUP(uart_a_cts,\t\t1),\n\tGROUP(uart_a_rts,\t\t1),\n\tGROUP(uart_b_tx,\t\t2),\n\tGROUP(uart_b_rx,\t\t2),\n\tGROUP(iso7816_clk_x,\t\t6),\n\tGROUP(iso7816_data_x,\t\t6),\n\tGROUP(pwm_a,\t\t\t1),\n\tGROUP(pwm_b_x7,\t\t\t4),\n\tGROUP(pwm_b_x19,\t\t1),\n\tGROUP(pwm_c_x5,\t\t\t4),\n\tGROUP(pwm_c_x8,\t\t\t5),\n\tGROUP(pwm_d_x3,\t\t\t4),\n\tGROUP(pwm_d_x6,\t\t\t4),\n\tGROUP(pwm_e,\t\t\t1),\n\tGROUP(pwm_f_x,\t\t\t1),\n\tGROUP(tsin_a_valid,\t\t3),\n\tGROUP(tsin_a_sop,\t\t3),\n\tGROUP(tsin_a_din0,\t\t3),\n\tGROUP(tsin_a_clk,\t\t3),\n\tGROUP(tsin_b_valid_x,\t\t3),\n\tGROUP(tsin_b_sop_x,\t\t3),\n\tGROUP(tsin_b_din0_x,\t\t3),\n\tGROUP(tsin_b_clk_x,\t\t3),\n\tGROUP(pdm_din0_x,\t\t2),\n\tGROUP(pdm_din1_x,\t\t2),\n\tGROUP(pdm_din2_x,\t\t2),\n\tGROUP(pdm_din3_x,\t\t2),\n\tGROUP(pdm_dclk_x,\t\t2),\n\tGROUP(tdm_a_slv_sclk,\t\t2),\n\tGROUP(tdm_a_slv_fs,\t\t2),\n\tGROUP(tdm_a_din0,\t\t2),\n\tGROUP(tdm_a_din1,\t\t2),\n\tGROUP(tdm_a_sclk,\t\t1),\n\tGROUP(tdm_a_fs,\t\t\t1),\n\tGROUP(tdm_a_dout0,\t\t1),\n\tGROUP(tdm_a_dout1,\t\t1),\n\tGROUP(mclk1_x,\t\t\t2),\n\n\t \n\tGROUP(sdcard_d0_c,\t\t1),\n\tGROUP(sdcard_d1_c,\t\t1),\n\tGROUP(sdcard_d2_c,\t\t1),\n\tGROUP(sdcard_d3_c,\t\t1),\n\tGROUP(sdcard_clk_c,\t\t1),\n\tGROUP(sdcard_cmd_c,\t\t1),\n\tGROUP(spi0_mosi_c,\t\t5),\n\tGROUP(spi0_miso_c,\t\t5),\n\tGROUP(spi0_ss0_c,\t\t5),\n\tGROUP(spi0_clk_c,\t\t5),\n\tGROUP(i2c0_sda_c,\t\t3),\n\tGROUP(i2c0_sck_c,\t\t3),\n\tGROUP(uart_ao_a_rx_c,\t\t2),\n\tGROUP(uart_ao_a_tx_c,\t\t2),\n\tGROUP(iso7816_clk_c,\t\t5),\n\tGROUP(iso7816_data_c,\t\t5),\n\tGROUP(pwm_c_c,\t\t\t5),\n\tGROUP(jtag_b_tdo,\t\t2),\n\tGROUP(jtag_b_tdi,\t\t2),\n\tGROUP(jtag_b_clk,\t\t2),\n\tGROUP(jtag_b_tms,\t\t2),\n\tGROUP(pdm_din0_c,\t\t4),\n\tGROUP(pdm_din1_c,\t\t4),\n\tGROUP(pdm_din2_c,\t\t4),\n\tGROUP(pdm_din3_c,\t\t4),\n\tGROUP(pdm_dclk_c,\t\t4),\n\n\t \n\tGROUP(spi1_mosi,\t\t3),\n\tGROUP(spi1_miso,\t\t3),\n\tGROUP(spi1_ss0,\t\t\t3),\n\tGROUP(spi1_clk,\t\t\t3),\n\tGROUP(i2c1_sda_h2,\t\t2),\n\tGROUP(i2c1_sck_h3,\t\t2),\n\tGROUP(i2c1_sda_h6,\t\t4),\n\tGROUP(i2c1_sck_h7,\t\t4),\n\tGROUP(i2c3_sda_h,\t\t2),\n\tGROUP(i2c3_sck_h,\t\t2),\n\tGROUP(uart_c_tx,\t\t2),\n\tGROUP(uart_c_rx,\t\t2),\n\tGROUP(uart_c_cts,\t\t2),\n\tGROUP(uart_c_rts,\t\t2),\n\tGROUP(iso7816_clk_h,\t\t1),\n\tGROUP(iso7816_data_h,\t\t1),\n\tGROUP(pwm_f_h,\t\t\t4),\n\tGROUP(cec_ao_a_h,\t\t4),\n\tGROUP(cec_ao_b_h,\t\t5),\n\tGROUP(hdmitx_sda,\t\t1),\n\tGROUP(hdmitx_sck,\t\t1),\n\tGROUP(hdmitx_hpd_in,\t\t1),\n\tGROUP(spdif_out_h,\t\t1),\n\tGROUP(spdif_in_h,\t\t1),\n\tGROUP(tdm_b_din3_h,\t\t6),\n\tGROUP(tdm_b_dout3_h,\t\t5),\n\n\t \n\tGROUP(i2c3_sda_a,\t\t2),\n\tGROUP(i2c3_sck_a,\t\t2),\n\tGROUP(pdm_din0_a,\t\t1),\n\tGROUP(pdm_din1_a,\t\t1),\n\tGROUP(pdm_din2_a,\t\t1),\n\tGROUP(pdm_din3_a,\t\t1),\n\tGROUP(pdm_dclk_a,\t\t1),\n\tGROUP(spdif_in_a10,\t\t1),\n\tGROUP(spdif_in_a12,\t\t1),\n\tGROUP(spdif_out_a11,\t\t1),\n\tGROUP(spdif_out_a13,\t\t1),\n\tGROUP(tdm_b_slv_sclk,\t\t2),\n\tGROUP(tdm_b_slv_fs,\t\t2),\n\tGROUP(tdm_b_din0,\t\t2),\n\tGROUP(tdm_b_din1,\t\t2),\n\tGROUP(tdm_b_din2,\t\t2),\n\tGROUP(tdm_b_din3_a,\t\t2),\n\tGROUP(tdm_b_sclk,\t\t1),\n\tGROUP(tdm_b_fs,\t\t\t1),\n\tGROUP(tdm_b_dout0,\t\t1),\n\tGROUP(tdm_b_dout1,\t\t1),\n\tGROUP(tdm_b_dout2,\t\t3),\n\tGROUP(tdm_b_dout3_a,\t\t3),\n\tGROUP(tdm_c_slv_sclk_a,\t\t3),\n\tGROUP(tdm_c_slv_fs_a,\t\t3),\n\tGROUP(tdm_c_din0_a,\t\t3),\n\tGROUP(tdm_c_din1_a,\t\t3),\n\tGROUP(tdm_c_din2_a,\t\t3),\n\tGROUP(tdm_c_din3_a,\t\t3),\n\tGROUP(tdm_c_sclk_a,\t\t2),\n\tGROUP(tdm_c_fs_a,\t\t2),\n\tGROUP(tdm_c_dout0_a,\t\t2),\n\tGROUP(tdm_c_dout1_a,\t\t2),\n\tGROUP(tdm_c_dout2_a,\t\t2),\n\tGROUP(tdm_c_dout3_a,\t\t2),\n\tGROUP(mclk0_a,\t\t\t1),\n\tGROUP(mclk1_a,\t\t\t2),\n\tGROUP(pwm_f_a,\t\t\t3),\n};\n\n \nstatic const unsigned int uart_ao_a_tx_pins[]\t\t= { GPIOAO_0 };\nstatic const unsigned int uart_ao_a_rx_pins[]\t\t= { GPIOAO_1 };\nstatic const unsigned int uart_ao_a_cts_pins[]\t\t= { GPIOE_0 };\nstatic const unsigned int uart_ao_a_rts_pins[]\t\t= { GPIOE_1 };\n\n \nstatic const unsigned int uart_ao_b_tx_2_pins[]\t\t= { GPIOAO_2 };\nstatic const unsigned int uart_ao_b_rx_3_pins[]\t\t= { GPIOAO_3 };\nstatic const unsigned int uart_ao_b_tx_8_pins[]\t\t= { GPIOAO_8 };\nstatic const unsigned int uart_ao_b_rx_9_pins[]\t\t= { GPIOAO_9 };\nstatic const unsigned int uart_ao_b_cts_pins[]\t\t= { GPIOE_0 };\nstatic const unsigned int uart_ao_b_rts_pins[]\t\t= { GPIOE_1 };\n\n \nstatic const unsigned int i2c_ao_sck_pins[]\t\t= { GPIOAO_2 };\nstatic const unsigned int i2c_ao_sda_pins[]\t\t= { GPIOAO_3 };\n\nstatic const unsigned int i2c_ao_sck_e_pins[]\t\t= { GPIOE_0 };\nstatic const unsigned int i2c_ao_sda_e_pins[]\t\t= { GPIOE_1 };\n\n \nstatic const unsigned int i2c_ao_slave_sck_pins[]\t= { GPIOAO_2 };\nstatic const unsigned int i2c_ao_slave_sda_pins[]\t= { GPIOAO_3 };\n\n \nstatic const unsigned int remote_ao_input_pins[]\t= { GPIOAO_5 };\n\n \nstatic const unsigned int remote_ao_out_pins[]\t\t= { GPIOAO_4 };\n\n \nstatic const unsigned int pwm_a_e_pins[]\t\t= { GPIOE_2 };\n\n \nstatic const unsigned int pwm_ao_a_pins[]\t\t= { GPIOAO_11 };\nstatic const unsigned int pwm_ao_a_hiz_pins[]\t\t= { GPIOAO_11 };\n\n \nstatic const unsigned int pwm_ao_b_pins[]\t\t= { GPIOE_0 };\n\n \nstatic const unsigned int pwm_ao_c_4_pins[]\t\t= { GPIOAO_4 };\nstatic const unsigned int pwm_ao_c_hiz_pins[]\t\t= { GPIOAO_4 };\nstatic const unsigned int pwm_ao_c_6_pins[]\t\t= { GPIOAO_6 };\n\n \nstatic const unsigned int pwm_ao_d_5_pins[]\t\t= { GPIOAO_5 };\nstatic const unsigned int pwm_ao_d_10_pins[]\t\t= { GPIOAO_10 };\nstatic const unsigned int pwm_ao_d_e_pins[]\t\t= { GPIOE_1 };\n\n \nstatic const unsigned int jtag_a_tdi_pins[]\t\t= { GPIOAO_8 };\nstatic const unsigned int jtag_a_tdo_pins[]\t\t= { GPIOAO_9 };\nstatic const unsigned int jtag_a_clk_pins[]\t\t= { GPIOAO_6 };\nstatic const unsigned int jtag_a_tms_pins[]\t\t= { GPIOAO_7 };\n\n \nstatic const unsigned int cec_ao_a_pins[]\t\t= { GPIOAO_10 };\nstatic const unsigned int cec_ao_b_pins[]\t\t= { GPIOAO_10 };\n\n \nstatic const unsigned int tsin_ao_asop_pins[]\t\t= { GPIOAO_6 };\nstatic const unsigned int tsin_ao_adin0_pins[]\t\t= { GPIOAO_7 };\nstatic const unsigned int tsin_ao_aclk_pins[]\t\t= { GPIOAO_8 };\nstatic const unsigned int tsin_ao_a_valid_pins[]\t= { GPIOAO_9 };\n\n \nstatic const unsigned int spdif_ao_out_pins[]\t\t= { GPIOAO_10 };\n\n \nstatic const unsigned int tdm_ao_b_slv_fs_pins[]\t= { GPIOAO_7 };\nstatic const unsigned int tdm_ao_b_slv_sclk_pins[]\t= { GPIOAO_8 };\nstatic const unsigned int tdm_ao_b_fs_pins[]\t\t= { GPIOAO_7 };\nstatic const unsigned int tdm_ao_b_sclk_pins[]\t\t= { GPIOAO_8 };\nstatic const unsigned int tdm_ao_b_din0_pins[]\t\t= { GPIOAO_4 };\nstatic const unsigned int tdm_ao_b_din1_pins[]\t\t= { GPIOAO_10 };\nstatic const unsigned int tdm_ao_b_din2_pins[]\t\t= { GPIOAO_6 };\nstatic const unsigned int tdm_ao_b_dout0_pins[]\t\t= { GPIOAO_4 };\nstatic const unsigned int tdm_ao_b_dout1_pins[]\t\t= { GPIOAO_10 };\nstatic const unsigned int tdm_ao_b_dout2_pins[]\t\t= { GPIOAO_6 };\n\n \nstatic const unsigned int mclk0_ao_pins[]\t\t= { GPIOAO_9 };\n\nstatic struct meson_pmx_group meson_g12a_aobus_groups[] = {\n\tGPIO_GROUP(GPIOAO_0),\n\tGPIO_GROUP(GPIOAO_1),\n\tGPIO_GROUP(GPIOAO_2),\n\tGPIO_GROUP(GPIOAO_3),\n\tGPIO_GROUP(GPIOAO_4),\n\tGPIO_GROUP(GPIOAO_5),\n\tGPIO_GROUP(GPIOAO_6),\n\tGPIO_GROUP(GPIOAO_7),\n\tGPIO_GROUP(GPIOAO_8),\n\tGPIO_GROUP(GPIOAO_9),\n\tGPIO_GROUP(GPIOAO_10),\n\tGPIO_GROUP(GPIOAO_11),\n\tGPIO_GROUP(GPIOE_0),\n\tGPIO_GROUP(GPIOE_1),\n\tGPIO_GROUP(GPIOE_2),\n\n\t \n\tGROUP(uart_ao_a_tx,\t\t1),\n\tGROUP(uart_ao_a_rx,\t\t1),\n\tGROUP(uart_ao_a_cts,\t\t1),\n\tGROUP(uart_ao_a_rts,\t\t1),\n\tGROUP(uart_ao_b_tx_2,\t\t2),\n\tGROUP(uart_ao_b_rx_3,\t\t2),\n\tGROUP(uart_ao_b_tx_8,\t\t3),\n\tGROUP(uart_ao_b_rx_9,\t\t3),\n\tGROUP(uart_ao_b_cts,\t\t2),\n\tGROUP(uart_ao_b_rts,\t\t2),\n\tGROUP(i2c_ao_sck,\t\t1),\n\tGROUP(i2c_ao_sda,\t\t1),\n\tGROUP(i2c_ao_sck_e,\t\t4),\n\tGROUP(i2c_ao_sda_e,\t\t4),\n\tGROUP(i2c_ao_slave_sck,\t\t3),\n\tGROUP(i2c_ao_slave_sda,\t\t3),\n\tGROUP(remote_ao_input,\t\t1),\n\tGROUP(remote_ao_out,\t\t1),\n\tGROUP(pwm_a_e,\t\t\t3),\n\tGROUP(pwm_ao_a,\t\t\t3),\n\tGROUP(pwm_ao_a_hiz,\t\t2),\n\tGROUP(pwm_ao_b,\t\t\t3),\n\tGROUP(pwm_ao_c_4,\t\t3),\n\tGROUP(pwm_ao_c_hiz,\t\t4),\n\tGROUP(pwm_ao_c_6,\t\t3),\n\tGROUP(pwm_ao_d_5,\t\t3),\n\tGROUP(pwm_ao_d_10,\t\t3),\n\tGROUP(pwm_ao_d_e,\t\t3),\n\tGROUP(jtag_a_tdi,\t\t1),\n\tGROUP(jtag_a_tdo,\t\t1),\n\tGROUP(jtag_a_clk,\t\t1),\n\tGROUP(jtag_a_tms,\t\t1),\n\tGROUP(cec_ao_a,\t\t\t1),\n\tGROUP(cec_ao_b,\t\t\t2),\n\tGROUP(tsin_ao_asop,\t\t4),\n\tGROUP(tsin_ao_adin0,\t\t4),\n\tGROUP(tsin_ao_aclk,\t\t4),\n\tGROUP(tsin_ao_a_valid,\t\t4),\n\tGROUP(spdif_ao_out,\t\t4),\n\tGROUP(tdm_ao_b_dout0,\t\t5),\n\tGROUP(tdm_ao_b_dout1,\t\t5),\n\tGROUP(tdm_ao_b_dout2,\t\t5),\n\tGROUP(tdm_ao_b_fs,\t\t5),\n\tGROUP(tdm_ao_b_sclk,\t\t5),\n\tGROUP(tdm_ao_b_din0,\t\t6),\n\tGROUP(tdm_ao_b_din1,\t\t6),\n\tGROUP(tdm_ao_b_din2,\t\t6),\n\tGROUP(tdm_ao_b_slv_fs,\t\t6),\n\tGROUP(tdm_ao_b_slv_sclk,\t6),\n\tGROUP(mclk0_ao,\t\t\t5),\n};\n\nstatic const char * const gpio_periphs_groups[] = {\n\t\"GPIOZ_0\", \"GPIOZ_1\", \"GPIOZ_2\", \"GPIOZ_3\", \"GPIOZ_4\",\n\t\"GPIOZ_5\", \"GPIOZ_6\", \"GPIOZ_7\", \"GPIOZ_8\", \"GPIOZ_9\",\n\t\"GPIOZ_10\", \"GPIOZ_11\", \"GPIOZ_12\", \"GPIOZ_13\", \"GPIOZ_14\",\n\t\"GPIOZ_15\",\n\n\t\"GPIOH_0\", \"GPIOH_1\", \"GPIOH_2\", \"GPIOH_3\", \"GPIOH_4\",\n\t\"GPIOH_5\", \"GPIOH_6\", \"GPIOH_7\", \"GPIOH_8\",\n\n\t\"BOOT_0\", \"BOOT_1\", \"BOOT_2\", \"BOOT_3\", \"BOOT_4\",\n\t\"BOOT_5\", \"BOOT_6\", \"BOOT_7\", \"BOOT_8\", \"BOOT_9\",\n\t\"BOOT_10\", \"BOOT_11\", \"BOOT_12\", \"BOOT_13\", \"BOOT_14\",\n\t\"BOOT_15\",\n\n\t\"GPIOC_0\", \"GPIOC_1\", \"GPIOC_2\", \"GPIOC_3\", \"GPIOC_4\",\n\t\"GPIOC_5\", \"GPIOC_6\", \"GPIOC_7\",\n\n\t\"GPIOA_0\", \"GPIOA_1\", \"GPIOA_2\", \"GPIOA_3\", \"GPIOA_4\",\n\t\"GPIOA_5\", \"GPIOA_6\", \"GPIOA_7\", \"GPIOA_8\", \"GPIOA_9\",\n\t\"GPIOA_10\", \"GPIOA_11\", \"GPIOA_12\", \"GPIOA_13\", \"GPIOA_14\",\n\t\"GPIOA_15\",\n\n\t\"GPIOX_0\", \"GPIOX_1\", \"GPIOX_2\", \"GPIOX_3\", \"GPIOX_4\",\n\t\"GPIOX_5\", \"GPIOX_6\", \"GPIOX_7\", \"GPIOX_8\", \"GPIOX_9\",\n\t\"GPIOX_10\", \"GPIOX_11\", \"GPIOX_12\", \"GPIOX_13\", \"GPIOX_14\",\n\t\"GPIOX_15\", \"GPIOX_16\", \"GPIOX_17\", \"GPIOX_18\", \"GPIOX_19\",\n};\n\nstatic const char * const emmc_groups[] = {\n\t\"emmc_nand_d0\", \"emmc_nand_d1\", \"emmc_nand_d2\",\n\t\"emmc_nand_d3\", \"emmc_nand_d4\", \"emmc_nand_d5\",\n\t\"emmc_nand_d6\", \"emmc_nand_d7\",\n\t\"emmc_clk\", \"emmc_cmd\", \"emmc_nand_ds\",\n};\n\nstatic const char * const nand_groups[] = {\n\t\"emmc_nand_d0\", \"emmc_nand_d1\", \"emmc_nand_d2\",\n\t\"emmc_nand_d3\", \"emmc_nand_d4\", \"emmc_nand_d5\",\n\t\"emmc_nand_d6\", \"emmc_nand_d7\",\n\t\"nand_ce0\", \"nand_ale\", \"nand_cle\",\n\t\"nand_wen_clk\", \"nand_ren_wr\", \"nand_rb0\",\n\t\"emmc_nand_ds\", \"nand_ce1\",\n};\n\nstatic const char * const nor_groups[] = {\n\t\"nor_d\", \"nor_q\", \"nor_c\", \"nor_cs\",\n\t\"nor_hold\", \"nor_wp\",\n};\n\nstatic const char * const sdio_groups[] = {\n\t\"sdio_d0\", \"sdio_d1\", \"sdio_d2\", \"sdio_d3\",\n\t\"sdio_cmd\", \"sdio_clk\", \"sdio_dummy\",\n};\n\nstatic const char * const sdcard_groups[] = {\n\t\"sdcard_d0_c\", \"sdcard_d1_c\", \"sdcard_d2_c\", \"sdcard_d3_c\",\n\t\"sdcard_clk_c\", \"sdcard_cmd_c\",\n\t\"sdcard_d0_z\", \"sdcard_d1_z\", \"sdcard_d2_z\", \"sdcard_d3_z\",\n\t\"sdcard_clk_z\", \"sdcard_cmd_z\",\n};\n\nstatic const char * const spi0_groups[] = {\n\t\"spi0_mosi_c\", \"spi0_miso_c\", \"spi0_ss0_c\", \"spi0_clk_c\",\n\t\"spi0_mosi_x\", \"spi0_miso_x\", \"spi0_ss0_x\", \"spi0_clk_x\",\n};\n\nstatic const char * const spi1_groups[] = {\n\t\"spi1_mosi\", \"spi1_miso\", \"spi1_ss0\", \"spi1_clk\",\n};\n\nstatic const char * const i2c0_groups[] = {\n\t\"i2c0_sda_c\", \"i2c0_sck_c\",\n\t\"i2c0_sda_z0\", \"i2c0_sck_z1\",\n\t\"i2c0_sda_z7\", \"i2c0_sck_z8\",\n};\n\nstatic const char * const i2c1_groups[] = {\n\t\"i2c1_sda_x\", \"i2c1_sck_x\",\n\t\"i2c1_sda_h2\", \"i2c1_sck_h3\",\n\t\"i2c1_sda_h6\", \"i2c1_sck_h7\",\n};\n\nstatic const char * const i2c2_groups[] = {\n\t\"i2c2_sda_x\", \"i2c2_sck_x\",\n\t\"i2c2_sda_z\", \"i2c2_sck_z\",\n};\n\nstatic const char * const i2c3_groups[] = {\n\t\"i2c3_sda_h\", \"i2c3_sck_h\",\n\t\"i2c3_sda_a\", \"i2c3_sck_a\",\n};\n\nstatic const char * const uart_a_groups[] = {\n\t\"uart_a_tx\", \"uart_a_rx\", \"uart_a_cts\", \"uart_a_rts\",\n};\n\nstatic const char * const uart_b_groups[] = {\n\t\"uart_b_tx\", \"uart_b_rx\",\n};\n\nstatic const char * const uart_c_groups[] = {\n\t\"uart_c_tx\", \"uart_c_rx\", \"uart_c_cts\", \"uart_c_rts\",\n};\n\nstatic const char * const uart_ao_a_c_groups[] = {\n\t\"uart_ao_a_rx_c\", \"uart_ao_a_tx_c\",\n};\n\nstatic const char * const iso7816_groups[] = {\n\t\"iso7816_clk_c\", \"iso7816_data_c\",\n\t\"iso7816_clk_x\", \"iso7816_data_x\",\n\t\"iso7816_clk_h\", \"iso7816_data_h\",\n\t\"iso7816_clk_z\", \"iso7816_data_z\",\n};\n\nstatic const char * const eth_groups[] = {\n\t\"eth_rxd2_rgmii\", \"eth_rxd3_rgmii\", \"eth_rgmii_tx_clk\",\n\t\"eth_txd2_rgmii\", \"eth_txd3_rgmii\", \"eth_rgmii_rx_clk\",\n\t\"eth_txd0\", \"eth_txd1\", \"eth_txen\", \"eth_mdc\",\n\t\"eth_rxd0\", \"eth_rxd1\", \"eth_rx_dv\", \"eth_mdio\",\n\t\"eth_link_led\", \"eth_act_led\",\n};\n\nstatic const char * const pwm_a_groups[] = {\n\t\"pwm_a\",\n};\n\nstatic const char * const pwm_b_groups[] = {\n\t\"pwm_b_x7\", \"pwm_b_x19\",\n};\n\nstatic const char * const pwm_c_groups[] = {\n\t\"pwm_c_c\", \"pwm_c_x5\", \"pwm_c_x8\",\n};\n\nstatic const char * const pwm_d_groups[] = {\n\t\"pwm_d_x3\", \"pwm_d_x6\",\n};\n\nstatic const char * const pwm_e_groups[] = {\n\t\"pwm_e\",\n};\n\nstatic const char * const pwm_f_groups[] = {\n\t\"pwm_f_z\", \"pwm_f_a\", \"pwm_f_x\", \"pwm_f_h\",\n};\n\nstatic const char * const cec_ao_a_h_groups[] = {\n\t\"cec_ao_a_h\",\n};\n\nstatic const char * const cec_ao_b_h_groups[] = {\n\t\"cec_ao_b_h\",\n};\n\nstatic const char * const jtag_b_groups[] = {\n\t\"jtag_b_tdi\", \"jtag_b_tdo\", \"jtag_b_clk\", \"jtag_b_tms\",\n};\n\nstatic const char * const bt565_a_groups[] = {\n\t\"bt565_a_vs\", \"bt565_a_hs\", \"bt565_a_clk\",\n\t\"bt565_a_din0\", \"bt565_a_din1\", \"bt565_a_din2\",\n\t\"bt565_a_din3\", \"bt565_a_din4\", \"bt565_a_din5\",\n\t\"bt565_a_din6\", \"bt565_a_din7\",\n};\n\nstatic const char * const tsin_a_groups[] = {\n\t\"tsin_a_valid\", \"tsin_a_sop\", \"tsin_a_din0\",\n\t\"tsin_a_clk\",\n};\n\nstatic const char * const tsin_b_groups[] = {\n\t\"tsin_b_valid_x\", \"tsin_b_sop_x\", \"tsin_b_din0_x\", \"tsin_b_clk_x\",\n\t\"tsin_b_valid_z\", \"tsin_b_sop_z\", \"tsin_b_din0_z\", \"tsin_b_clk_z\",\n\t\"tsin_b_fail\", \"tsin_b_din1\", \"tsin_b_din2\", \"tsin_b_din3\",\n\t\"tsin_b_din4\", \"tsin_b_din5\", \"tsin_b_din6\", \"tsin_b_din7\",\n};\n\nstatic const char * const hdmitx_groups[] = {\n\t\"hdmitx_sda\", \"hdmitx_sck\", \"hdmitx_hpd_in\",\n};\n\nstatic const char * const pdm_groups[] = {\n\t\"pdm_din0_c\", \"pdm_din1_c\", \"pdm_din2_c\", \"pdm_din3_c\",\n\t\"pdm_dclk_c\",\n\t\"pdm_din0_x\", \"pdm_din1_x\", \"pdm_din2_x\", \"pdm_din3_x\",\n\t\"pdm_dclk_x\",\n\t\"pdm_din0_z\", \"pdm_din1_z\", \"pdm_din2_z\", \"pdm_din3_z\",\n\t\"pdm_dclk_z\",\n\t\"pdm_din0_a\", \"pdm_din1_a\", \"pdm_din2_a\", \"pdm_din3_a\",\n\t\"pdm_dclk_a\",\n};\n\nstatic const char * const spdif_in_groups[] = {\n\t\"spdif_in_h\", \"spdif_in_a10\", \"spdif_in_a12\",\n};\n\nstatic const char * const spdif_out_groups[] = {\n\t\"spdif_out_h\", \"spdif_out_a11\", \"spdif_out_a13\",\n};\n\nstatic const char * const mclk0_groups[] = {\n\t\"mclk0_a\",\n};\n\nstatic const char * const mclk1_groups[] = {\n\t\"mclk1_x\", \"mclk1_z\", \"mclk1_a\",\n};\n\nstatic const char * const tdm_a_groups[] = {\n\t\"tdm_a_slv_sclk\", \"tdm_a_slv_fs\", \"tdm_a_sclk\", \"tdm_a_fs\",\n\t\"tdm_a_din0\", \"tdm_a_din1\", \"tdm_a_dout0\", \"tdm_a_dout1\",\n};\n\nstatic const char * const tdm_b_groups[] = {\n\t\"tdm_b_slv_sclk\", \"tdm_b_slv_fs\", \"tdm_b_sclk\", \"tdm_b_fs\",\n\t\"tdm_b_din0\", \"tdm_b_din1\", \"tdm_b_din2\",\n\t\"tdm_b_din3_a\", \"tdm_b_din3_h\",\n\t\"tdm_b_dout0\", \"tdm_b_dout1\", \"tdm_b_dout2\",\n\t\"tdm_b_dout3_a\", \"tdm_b_dout3_h\",\n};\n\nstatic const char * const tdm_c_groups[] = {\n\t\"tdm_c_slv_sclk_a\", \"tdm_c_slv_fs_a\",\n\t\"tdm_c_slv_sclk_z\", \"tdm_c_slv_fs_z\",\n\t\"tdm_c_sclk_a\", \"tdm_c_fs_a\",\n\t\"tdm_c_sclk_z\", \"tdm_c_fs_z\",\n\t\"tdm_c_din0_a\", \"tdm_c_din1_a\",\n\t\"tdm_c_din2_a\", \"tdm_c_din3_a\",\n\t\"tdm_c_din0_z\", \"tdm_c_din1_z\",\n\t\"tdm_c_din2_z\", \"tdm_c_din3_z\",\n\t\"tdm_c_dout0_a\", \"tdm_c_dout1_a\",\n\t\"tdm_c_dout2_a\", \"tdm_c_dout3_a\",\n\t\"tdm_c_dout0_z\", \"tdm_c_dout1_z\",\n\t\"tdm_c_dout2_z\", \"tdm_c_dout3_z\",\n};\n\nstatic const char * const gpio_aobus_groups[] = {\n\t\"GPIOAO_0\", \"GPIOAO_1\", \"GPIOAO_2\", \"GPIOAO_3\", \"GPIOAO_4\",\n\t\"GPIOAO_5\", \"GPIOAO_6\", \"GPIOAO_7\", \"GPIOAO_8\", \"GPIOAO_9\",\n\t\"GPIOAO_10\", \"GPIOAO_11\", \"GPIOE_0\", \"GPIOE_1\", \"GPIOE_2\",\n};\n\nstatic const char * const uart_ao_a_groups[] = {\n\t\"uart_ao_a_tx\", \"uart_ao_a_rx\",\n\t\"uart_ao_a_cts\", \"uart_ao_a_rts\",\n};\n\nstatic const char * const uart_ao_b_groups[] = {\n\t\"uart_ao_b_tx_2\", \"uart_ao_b_rx_3\",\n\t\"uart_ao_b_tx_8\", \"uart_ao_b_rx_9\",\n\t\"uart_ao_b_cts\", \"uart_ao_b_rts\",\n};\n\nstatic const char * const i2c_ao_groups[] = {\n\t\"i2c_ao_sck\", \"i2c_ao_sda\",\n\t\"i2c_ao_sck_e\", \"i2c_ao_sda_e\",\n};\n\nstatic const char * const i2c_ao_slave_groups[] = {\n\t\"i2c_ao_slave_sck\", \"i2c_ao_slave_sda\",\n};\n\nstatic const char * const remote_ao_input_groups[] = {\n\t\"remote_ao_input\",\n};\n\nstatic const char * const remote_ao_out_groups[] = {\n\t\"remote_ao_out\",\n};\n\nstatic const char * const pwm_a_e_groups[] = {\n\t\"pwm_a_e\",\n};\n\nstatic const char * const pwm_ao_a_groups[] = {\n\t\"pwm_ao_a\", \"pwm_ao_a_hiz\",\n};\n\nstatic const char * const pwm_ao_b_groups[] = {\n\t\"pwm_ao_b\",\n};\n\nstatic const char * const pwm_ao_c_groups[] = {\n\t\"pwm_ao_c_4\", \"pwm_ao_c_hiz\",\n\t\"pwm_ao_c_6\",\n};\n\nstatic const char * const pwm_ao_d_groups[] = {\n\t\"pwm_ao_d_5\", \"pwm_ao_d_10\", \"pwm_ao_d_e\",\n};\n\nstatic const char * const jtag_a_groups[] = {\n\t\"jtag_a_tdi\", \"jtag_a_tdo\", \"jtag_a_clk\", \"jtag_a_tms\",\n};\n\nstatic const char * const cec_ao_a_groups[] = {\n\t\"cec_ao_a\",\n};\n\nstatic const char * const cec_ao_b_groups[] = {\n\t\"cec_ao_b\",\n};\n\nstatic const char * const tsin_ao_a_groups[] = {\n\t\"tsin_ao_asop\", \"tsin_ao_adin0\", \"tsin_ao_aclk\", \"tsin_ao_a_valid\",\n};\n\nstatic const char * const spdif_ao_out_groups[] = {\n\t\"spdif_ao_out\",\n};\n\nstatic const char * const tdm_ao_b_groups[] = {\n\t\"tdm_ao_b_dout0\", \"tdm_ao_b_dout1\", \"tdm_ao_b_dout2\",\n\t\"tdm_ao_b_fs\", \"tdm_ao_b_sclk\",\n\t\"tdm_ao_b_din0\", \"tdm_ao_b_din1\", \"tdm_ao_b_din2\",\n\t\"tdm_ao_b_slv_fs\", \"tdm_ao_b_slv_sclk\",\n};\n\nstatic const char * const mclk0_ao_groups[] = {\n\t\"mclk0_ao\",\n};\n\nstatic struct meson_pmx_func meson_g12a_periphs_functions[] = {\n\tFUNCTION(gpio_periphs),\n\tFUNCTION(emmc),\n\tFUNCTION(nor),\n\tFUNCTION(spi0),\n\tFUNCTION(spi1),\n\tFUNCTION(sdio),\n\tFUNCTION(nand),\n\tFUNCTION(sdcard),\n\tFUNCTION(i2c0),\n\tFUNCTION(i2c1),\n\tFUNCTION(i2c2),\n\tFUNCTION(i2c3),\n\tFUNCTION(uart_a),\n\tFUNCTION(uart_b),\n\tFUNCTION(uart_c),\n\tFUNCTION(uart_ao_a_c),\n\tFUNCTION(iso7816),\n\tFUNCTION(eth),\n\tFUNCTION(pwm_a),\n\tFUNCTION(pwm_b),\n\tFUNCTION(pwm_c),\n\tFUNCTION(pwm_d),\n\tFUNCTION(pwm_e),\n\tFUNCTION(pwm_f),\n\tFUNCTION(cec_ao_a_h),\n\tFUNCTION(cec_ao_b_h),\n\tFUNCTION(jtag_b),\n\tFUNCTION(bt565_a),\n\tFUNCTION(tsin_a),\n\tFUNCTION(tsin_b),\n\tFUNCTION(hdmitx),\n\tFUNCTION(pdm),\n\tFUNCTION(spdif_out),\n\tFUNCTION(spdif_in),\n\tFUNCTION(mclk0),\n\tFUNCTION(mclk1),\n\tFUNCTION(tdm_a),\n\tFUNCTION(tdm_b),\n\tFUNCTION(tdm_c),\n};\n\nstatic struct meson_pmx_func meson_g12a_aobus_functions[] = {\n\tFUNCTION(gpio_aobus),\n\tFUNCTION(uart_ao_a),\n\tFUNCTION(uart_ao_b),\n\tFUNCTION(i2c_ao),\n\tFUNCTION(i2c_ao_slave),\n\tFUNCTION(remote_ao_input),\n\tFUNCTION(remote_ao_out),\n\tFUNCTION(pwm_a_e),\n\tFUNCTION(pwm_ao_a),\n\tFUNCTION(pwm_ao_b),\n\tFUNCTION(pwm_ao_c),\n\tFUNCTION(pwm_ao_d),\n\tFUNCTION(jtag_a),\n\tFUNCTION(cec_ao_a),\n\tFUNCTION(cec_ao_b),\n\tFUNCTION(tsin_ao_a),\n\tFUNCTION(spdif_ao_out),\n\tFUNCTION(tdm_ao_b),\n\tFUNCTION(mclk0_ao),\n};\n\nstatic struct meson_bank meson_g12a_periphs_banks[] = {\n\t \n\tBANK_DS(\"Z\",    GPIOZ_0,  GPIOZ_15,  IRQID_GPIOZ_0,  IRQID_GPIOZ_15,\n\t\t4,  0,  4,  0,  12,  0, 13,  0,  14,  0,  5, 0),\n\tBANK_DS(\"H\",    GPIOH_0,  GPIOH_8,   IRQID_GPIOH_0,  IRQID_GPIOH_8,\n\t\t3,  0,  3,  0,   9,  0, 10,  0,  11,  0,  4, 0),\n\tBANK_DS(\"BOOT\", BOOT_0,   BOOT_15,   IRQID_BOOT_0,   IRQID_BOOT_15,\n\t\t0,  0,  0,  0,   0,  0,  1,  0,   2,  0,  0, 0),\n\tBANK_DS(\"C\",    GPIOC_0,  GPIOC_7,   IRQID_GPIOC_0,  IRQID_GPIOC_7,\n\t\t1,  0,  1,  0,   3,  0,  4,  0,   5,  0,  1, 0),\n\tBANK_DS(\"A\",    GPIOA_0,  GPIOA_15,  IRQID_GPIOA_0,  IRQID_GPIOA_15,\n\t\t5,  0,  5,  0,  16,  0, 17,  0,  18,  0,  6, 0),\n\tBANK_DS(\"X\",    GPIOX_0,  GPIOX_19,  IRQID_GPIOX_0,  IRQID_GPIOX_19,\n\t\t2,  0,  2,  0,   6,  0,  7,  0,   8,  0,  2, 0),\n};\n\nstatic struct meson_bank meson_g12a_aobus_banks[] = {\n\t \n\tBANK_DS(\"AO\",   GPIOAO_0, GPIOAO_11, IRQID_GPIOAO_0, IRQID_GPIOAO_11,\n\t\t3,  0,  2,  0,   0,  0,  4,  0,   1,  0,  0, 0),\n\t \n\tBANK_DS(\"E\",    GPIOE_0,  GPIOE_2,   IRQID_GPIOE_0,  IRQID_GPIOE_2,\n\t\t3, 16,  2, 16,   0, 16,  4, 16,   1, 16,  1, 0),\n};\n\nstatic struct meson_pmx_bank meson_g12a_periphs_pmx_banks[] = {\n\t \n\tBANK_PMX(\"Z\",    GPIOZ_0, GPIOZ_15, 0x6, 0),\n\tBANK_PMX(\"H\",    GPIOH_0, GPIOH_8,  0xb, 0),\n\tBANK_PMX(\"BOOT\", BOOT_0,  BOOT_15,  0x0, 0),\n\tBANK_PMX(\"C\",    GPIOC_0, GPIOC_7,  0x9, 0),\n\tBANK_PMX(\"A\",    GPIOA_0, GPIOA_15, 0xd, 0),\n\tBANK_PMX(\"X\",    GPIOX_0, GPIOX_19, 0x3, 0),\n};\n\nstatic struct meson_axg_pmx_data meson_g12a_periphs_pmx_banks_data = {\n\t.pmx_banks\t= meson_g12a_periphs_pmx_banks,\n\t.num_pmx_banks\t= ARRAY_SIZE(meson_g12a_periphs_pmx_banks),\n};\n\nstatic struct meson_pmx_bank meson_g12a_aobus_pmx_banks[] = {\n\tBANK_PMX(\"AO\",  GPIOAO_0, GPIOAO_11, 0x0, 0),\n\tBANK_PMX(\"E\",   GPIOE_0,  GPIOE_2,   0x1, 16),\n};\n\nstatic struct meson_axg_pmx_data meson_g12a_aobus_pmx_banks_data = {\n\t.pmx_banks\t= meson_g12a_aobus_pmx_banks,\n\t.num_pmx_banks\t= ARRAY_SIZE(meson_g12a_aobus_pmx_banks),\n};\n\nstatic int meson_g12a_aobus_parse_dt_extra(struct meson_pinctrl *pc)\n{\n\tpc->reg_pull = pc->reg_gpio;\n\tpc->reg_pullen = pc->reg_gpio;\n\n\treturn 0;\n}\n\nstatic struct meson_pinctrl_data meson_g12a_periphs_pinctrl_data = {\n\t.name\t\t= \"periphs-banks\",\n\t.pins\t\t= meson_g12a_periphs_pins,\n\t.groups\t\t= meson_g12a_periphs_groups,\n\t.funcs\t\t= meson_g12a_periphs_functions,\n\t.banks\t\t= meson_g12a_periphs_banks,\n\t.num_pins\t= ARRAY_SIZE(meson_g12a_periphs_pins),\n\t.num_groups\t= ARRAY_SIZE(meson_g12a_periphs_groups),\n\t.num_funcs\t= ARRAY_SIZE(meson_g12a_periphs_functions),\n\t.num_banks\t= ARRAY_SIZE(meson_g12a_periphs_banks),\n\t.pmx_ops\t= &meson_axg_pmx_ops,\n\t.pmx_data\t= &meson_g12a_periphs_pmx_banks_data,\n};\n\nstatic struct meson_pinctrl_data meson_g12a_aobus_pinctrl_data = {\n\t.name\t\t= \"aobus-banks\",\n\t.pins\t\t= meson_g12a_aobus_pins,\n\t.groups\t\t= meson_g12a_aobus_groups,\n\t.funcs\t\t= meson_g12a_aobus_functions,\n\t.banks\t\t= meson_g12a_aobus_banks,\n\t.num_pins\t= ARRAY_SIZE(meson_g12a_aobus_pins),\n\t.num_groups\t= ARRAY_SIZE(meson_g12a_aobus_groups),\n\t.num_funcs\t= ARRAY_SIZE(meson_g12a_aobus_functions),\n\t.num_banks\t= ARRAY_SIZE(meson_g12a_aobus_banks),\n\t.pmx_ops\t= &meson_axg_pmx_ops,\n\t.pmx_data\t= &meson_g12a_aobus_pmx_banks_data,\n\t.parse_dt\t= meson_g12a_aobus_parse_dt_extra,\n};\n\nstatic const struct of_device_id meson_g12a_pinctrl_dt_match[] = {\n\t{\n\t\t.compatible = \"amlogic,meson-g12a-periphs-pinctrl\",\n\t\t.data = &meson_g12a_periphs_pinctrl_data,\n\t},\n\t{\n\t\t.compatible = \"amlogic,meson-g12a-aobus-pinctrl\",\n\t\t.data = &meson_g12a_aobus_pinctrl_data,\n\t},\n\t{ },\n};\nMODULE_DEVICE_TABLE(of, meson_g12a_pinctrl_dt_match);\n\nstatic struct platform_driver meson_g12a_pinctrl_driver = {\n\t.probe  = meson_pinctrl_probe,\n\t.driver = {\n\t\t.name\t= \"meson-g12a-pinctrl\",\n\t\t.of_match_table = meson_g12a_pinctrl_dt_match,\n\t},\n};\n\nmodule_platform_driver(meson_g12a_pinctrl_driver);\nMODULE_LICENSE(\"Dual BSD/GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}