// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
// Date        : Tue Dec 31 17:58:45 2019
// Host        : shts-server running 64-bit Ubuntu 18.04.3 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_0_hls_inst_0_sim_netlist.v
// Design      : bd_0_hls_inst_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "bd_0_hls_inst_0,network,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "network,Vivado 2019.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_BRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    input_data_TVALID,
    input_data_TREADY,
    input_data_TDATA,
    input_data_TDEST,
    input_data_TKEEP,
    input_data_TSTRB,
    input_data_TUSER,
    input_data_TLAST,
    input_data_TID,
    output_data_TVALID,
    output_data_TREADY,
    output_data_TDATA,
    output_data_TDEST,
    output_data_TKEEP,
    output_data_TSTRB,
    output_data_TUSER,
    output_data_TLAST,
    output_data_TID);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR" *) input [4:0]s_axi_AXILiteS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID" *) input s_axi_AXILiteS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY" *) output s_axi_AXILiteS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA" *) input [31:0]s_axi_AXILiteS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB" *) input [3:0]s_axi_AXILiteS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID" *) input s_axi_AXILiteS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY" *) output s_axi_AXILiteS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP" *) output [1:0]s_axi_AXILiteS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID" *) output s_axi_AXILiteS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY" *) input s_axi_AXILiteS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR" *) input [4:0]s_axi_AXILiteS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID" *) input s_axi_AXILiteS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY" *) output s_axi_AXILiteS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA" *) output [31:0]s_axi_AXILiteS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP" *) output [1:0]s_axi_AXILiteS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID" *) output s_axi_AXILiteS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 130000000.0, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN bd_0_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_AXILiteS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:input_data:output_data, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 130000000.0, PHASE 0.000, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TVALID" *) input input_data_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TREADY" *) output input_data_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TDATA" *) input [15:0]input_data_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TDEST" *) input [0:0]input_data_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TKEEP" *) input [1:0]input_data_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TSTRB" *) input [1:0]input_data_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TUSER" *) input [0:0]input_data_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TLAST" *) input [0:0]input_data_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_data, TDATA_NUM_BYTES 2, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 130000000.0, PHASE 0.000, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0" *) input [0:0]input_data_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TVALID" *) output output_data_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TREADY" *) input output_data_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TDATA" *) output [15:0]output_data_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TDEST" *) output [0:0]output_data_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TKEEP" *) output [1:0]output_data_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TSTRB" *) output [1:0]output_data_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TUSER" *) output [0:0]output_data_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TLAST" *) output [0:0]output_data_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_data, TDATA_NUM_BYTES 2, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 130000000.0, PHASE 0.000, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0" *) output [0:0]output_data_TID;

  wire ap_clk;
  wire ap_rst_n;
  wire [15:0]input_data_TDATA;
  wire [0:0]input_data_TDEST;
  wire [0:0]input_data_TID;
  wire [1:0]input_data_TKEEP;
  wire [0:0]input_data_TLAST;
  wire input_data_TREADY;
  wire [1:0]input_data_TSTRB;
  wire [0:0]input_data_TUSER;
  wire input_data_TVALID;
  wire interrupt;
  wire [15:0]output_data_TDATA;
  wire [0:0]output_data_TDEST;
  wire [0:0]output_data_TID;
  wire [1:0]output_data_TKEEP;
  wire [0:0]output_data_TLAST;
  wire output_data_TREADY;
  wire [1:0]output_data_TSTRB;
  wire [0:0]output_data_TUSER;
  wire output_data_TVALID;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire [1:0]s_axi_AXILiteS_BRESP;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire [1:0]s_axi_AXILiteS_RRESP;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;

  (* C_S_AXI_AXILITES_ADDR_WIDTH = "5" *) 
  (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* ap_ST_fsm_pp1_stage0 = "45'b000010000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp2_stage0 = "45'b001000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state1 = "45'b000000000000000000000000000000000000000000001" *) 
  (* ap_ST_fsm_state10 = "45'b000000000000000000000000000000000001000000000" *) 
  (* ap_ST_fsm_state11 = "45'b000000000000000000000000000000000010000000000" *) 
  (* ap_ST_fsm_state12 = "45'b000000000000000000000000000000000100000000000" *) 
  (* ap_ST_fsm_state13 = "45'b000000000000000000000000000000001000000000000" *) 
  (* ap_ST_fsm_state14 = "45'b000000000000000000000000000000010000000000000" *) 
  (* ap_ST_fsm_state15 = "45'b000000000000000000000000000000100000000000000" *) 
  (* ap_ST_fsm_state16 = "45'b000000000000000000000000000001000000000000000" *) 
  (* ap_ST_fsm_state17 = "45'b000000000000000000000000000010000000000000000" *) 
  (* ap_ST_fsm_state18 = "45'b000000000000000000000000000100000000000000000" *) 
  (* ap_ST_fsm_state19 = "45'b000000000000000000000000001000000000000000000" *) 
  (* ap_ST_fsm_state2 = "45'b000000000000000000000000000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "45'b000000000000000000000000010000000000000000000" *) 
  (* ap_ST_fsm_state21 = "45'b000000000000000000000000100000000000000000000" *) 
  (* ap_ST_fsm_state22 = "45'b000000000000000000000001000000000000000000000" *) 
  (* ap_ST_fsm_state23 = "45'b000000000000000000000010000000000000000000000" *) 
  (* ap_ST_fsm_state24 = "45'b000000000000000000000100000000000000000000000" *) 
  (* ap_ST_fsm_state25 = "45'b000000000000000000001000000000000000000000000" *) 
  (* ap_ST_fsm_state26 = "45'b000000000000000000010000000000000000000000000" *) 
  (* ap_ST_fsm_state27 = "45'b000000000000000000100000000000000000000000000" *) 
  (* ap_ST_fsm_state28 = "45'b000000000000000001000000000000000000000000000" *) 
  (* ap_ST_fsm_state29 = "45'b000000000000000010000000000000000000000000000" *) 
  (* ap_ST_fsm_state3 = "45'b000000000000000000000000000000000000000000100" *) 
  (* ap_ST_fsm_state30 = "45'b000000000000000100000000000000000000000000000" *) 
  (* ap_ST_fsm_state31 = "45'b000000000000001000000000000000000000000000000" *) 
  (* ap_ST_fsm_state32 = "45'b000000000000010000000000000000000000000000000" *) 
  (* ap_ST_fsm_state33 = "45'b000000000000100000000000000000000000000000000" *) 
  (* ap_ST_fsm_state34 = "45'b000000000001000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state35 = "45'b000000000010000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state36 = "45'b000000000100000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state37 = "45'b000000001000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state38 = "45'b000000010000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state39 = "45'b000000100000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state4 = "45'b000000000000000000000000000000000000000001000" *) 
  (* ap_ST_fsm_state40 = "45'b000001000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state44 = "45'b000100000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state48 = "45'b010000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state49 = "45'b100000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state5 = "45'b000000000000000000000000000000000000000010000" *) 
  (* ap_ST_fsm_state6 = "45'b000000000000000000000000000000000000000100000" *) 
  (* ap_ST_fsm_state7 = "45'b000000000000000000000000000000000000001000000" *) 
  (* ap_ST_fsm_state8 = "45'b000000000000000000000000000000000000010000000" *) 
  (* ap_ST_fsm_state9 = "45'b000000000000000000000000000000000000100000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .input_data_TDATA(input_data_TDATA),
        .input_data_TDEST(input_data_TDEST),
        .input_data_TID(input_data_TID),
        .input_data_TKEEP(input_data_TKEEP),
        .input_data_TLAST(input_data_TLAST),
        .input_data_TREADY(input_data_TREADY),
        .input_data_TSTRB(input_data_TSTRB),
        .input_data_TUSER(input_data_TUSER),
        .input_data_TVALID(input_data_TVALID),
        .interrupt(interrupt),
        .output_data_TDATA(output_data_TDATA),
        .output_data_TDEST(output_data_TDEST),
        .output_data_TID(output_data_TID),
        .output_data_TKEEP(output_data_TKEEP),
        .output_data_TLAST(output_data_TLAST),
        .output_data_TREADY(output_data_TREADY),
        .output_data_TSTRB(output_data_TSTRB),
        .output_data_TUSER(output_data_TUSER),
        .output_data_TVALID(output_data_TVALID),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARREADY(s_axi_AXILiteS_ARREADY),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWREADY(s_axi_AXILiteS_AWREADY),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BRESP(s_axi_AXILiteS_BRESP),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RRESP(s_axi_AXILiteS_RRESP),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WREADY(s_axi_AXILiteS_WREADY),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv2d_fix
   (\ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[5]_0 ,
    \ap_CS_fsm_reg[7] ,
    \ap_CS_fsm_reg[5]_1 ,
    \ap_CS_fsm_reg[5]_2 ,
    ADDRBWRADDR,
    \add_ln40_10_reg_1675_reg[1]_0 ,
    \add_ln40_10_reg_1675_reg[2]_0 ,
    \add_ln40_10_reg_1675_reg[3]_0 ,
    \add_ln40_10_reg_1675_reg[4]_0 ,
    \add_ln40_10_reg_1675_reg[5]_0 ,
    \add_ln40_10_reg_1675_reg[6]_0 ,
    \add_ln40_10_reg_1675_reg[7]_0 ,
    \add_ln40_10_reg_1675_reg[8]_0 ,
    \add_ln40_10_reg_1675_reg[9]_0 ,
    \ap_CS_fsm_reg[17] ,
    \ap_CS_fsm_reg[5]_3 ,
    D,
    ADDRARDADDR,
    output_r_address0,
    \ap_CS_fsm_reg[4]_0 ,
    output_r_d0,
    grp_depthwise_conv2d_fix_fu_474_input_r_address0,
    ram_reg_0,
    Q,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    grp_depthwise_conv2d_fix_1_fu_450_input_r_ce1,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_0_7,
    ram_reg_0_8,
    ram_reg_0_9,
    ram_reg_0_10,
    ram_reg_0_11,
    grp_depthwise_conv2d_fix_1_fu_450_input_r_address0,
    ram_reg_0_12,
    grp_max_pooling2d_fix16_fu_506_input_r_address1,
    ram_reg_0_13,
    ram_reg_0_14,
    ram_reg_0_15,
    ram_reg_0_16,
    ram_reg_0_17,
    ram_reg_0_18,
    ram_reg_0_19,
    ram_reg_0_20,
    ram_reg_0_21,
    grp_depthwise_conv2d_fix_fu_474_ap_start_reg,
    ram_reg_0_22,
    ram_reg_0_23,
    ram_reg_0_24,
    ram_reg_0_25,
    ram_reg_0_26,
    ram_reg_0_27,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    q1,
    q0);
  output \ap_CS_fsm_reg[3]_0 ;
  output \ap_CS_fsm_reg[5]_0 ;
  output \ap_CS_fsm_reg[7] ;
  output \ap_CS_fsm_reg[5]_1 ;
  output \ap_CS_fsm_reg[5]_2 ;
  output [0:0]ADDRBWRADDR;
  output \add_ln40_10_reg_1675_reg[1]_0 ;
  output \add_ln40_10_reg_1675_reg[2]_0 ;
  output \add_ln40_10_reg_1675_reg[3]_0 ;
  output \add_ln40_10_reg_1675_reg[4]_0 ;
  output \add_ln40_10_reg_1675_reg[5]_0 ;
  output \add_ln40_10_reg_1675_reg[6]_0 ;
  output \add_ln40_10_reg_1675_reg[7]_0 ;
  output \add_ln40_10_reg_1675_reg[8]_0 ;
  output \add_ln40_10_reg_1675_reg[9]_0 ;
  output \ap_CS_fsm_reg[17] ;
  output \ap_CS_fsm_reg[5]_3 ;
  output [1:0]D;
  output [0:0]ADDRARDADDR;
  output [10:0]output_r_address0;
  output \ap_CS_fsm_reg[4]_0 ;
  output [15:0]output_r_d0;
  output [9:0]grp_depthwise_conv2d_fix_fu_474_input_r_address0;
  input ram_reg_0;
  input [3:0]Q;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input grp_depthwise_conv2d_fix_1_fu_450_input_r_ce1;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input ram_reg_0_7;
  input ram_reg_0_8;
  input ram_reg_0_9;
  input ram_reg_0_10;
  input [0:0]ram_reg_0_11;
  input [0:0]grp_depthwise_conv2d_fix_1_fu_450_input_r_address0;
  input ram_reg_0_12;
  input [0:0]grp_max_pooling2d_fix16_fu_506_input_r_address1;
  input ram_reg_0_13;
  input ram_reg_0_14;
  input ram_reg_0_15;
  input ram_reg_0_16;
  input ram_reg_0_17;
  input ram_reg_0_18;
  input ram_reg_0_19;
  input ram_reg_0_20;
  input ram_reg_0_21;
  input grp_depthwise_conv2d_fix_fu_474_ap_start_reg;
  input ram_reg_0_22;
  input ram_reg_0_23;
  input ram_reg_0_24;
  input ram_reg_0_25;
  input [0:0]ram_reg_0_26;
  input [0:0]ram_reg_0_27;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [15:0]q1;
  input [15:0]q0;

  wire [0:0]ADDRARDADDR;
  wire [0:0]ADDRBWRADDR;
  wire [1:0]D;
  wire [3:0]Q;
  wire SeparableConv2D_0_w_2_reg_14530;
  wire SeparableConv2D_0_w_6_reg_15280;
  wire SeparableConv2D_0_w_s_ce0;
  wire SeparableConv2D_0_w_s_ce1;
  wire [9:0]add_ln24_fu_500_p2;
  wire add_ln24_reg_13800;
  wire \add_ln24_reg_1380[4]_i_2_n_5 ;
  wire \add_ln24_reg_1380[5]_i_2_n_5 ;
  wire \add_ln24_reg_1380[6]_i_2_n_5 ;
  wire \add_ln24_reg_1380[9]_i_3_n_5 ;
  wire \add_ln24_reg_1380[9]_i_4_n_5 ;
  wire \add_ln24_reg_1380[9]_i_5_n_5 ;
  wire [9:0]add_ln24_reg_1380_reg;
  wire [9:0]add_ln32_3_fu_989_p2;
  wire [9:1]add_ln40_10_fu_1073_p2;
  wire [9:0]add_ln40_10_reg_1675;
  wire add_ln40_10_reg_16750;
  wire \add_ln40_10_reg_1675[4]_i_2_n_5 ;
  wire \add_ln40_10_reg_1675[4]_i_3_n_5 ;
  wire \add_ln40_10_reg_1675[4]_i_4_n_5 ;
  wire \add_ln40_10_reg_1675[4]_i_5_n_5 ;
  wire \add_ln40_10_reg_1675_reg[1]_0 ;
  wire \add_ln40_10_reg_1675_reg[2]_0 ;
  wire \add_ln40_10_reg_1675_reg[3]_0 ;
  wire \add_ln40_10_reg_1675_reg[4]_0 ;
  wire \add_ln40_10_reg_1675_reg[4]_i_1_n_5 ;
  wire \add_ln40_10_reg_1675_reg[4]_i_1_n_6 ;
  wire \add_ln40_10_reg_1675_reg[4]_i_1_n_7 ;
  wire \add_ln40_10_reg_1675_reg[4]_i_1_n_8 ;
  wire \add_ln40_10_reg_1675_reg[5]_0 ;
  wire \add_ln40_10_reg_1675_reg[6]_0 ;
  wire \add_ln40_10_reg_1675_reg[7]_0 ;
  wire \add_ln40_10_reg_1675_reg[8]_0 ;
  wire \add_ln40_10_reg_1675_reg[8]_i_1_n_5 ;
  wire \add_ln40_10_reg_1675_reg[8]_i_1_n_6 ;
  wire \add_ln40_10_reg_1675_reg[8]_i_1_n_7 ;
  wire \add_ln40_10_reg_1675_reg[8]_i_1_n_8 ;
  wire \add_ln40_10_reg_1675_reg[9]_0 ;
  wire [9:1]add_ln40_11_fu_1078_p2;
  wire [9:0]add_ln40_11_reg_1680;
  wire \add_ln40_11_reg_1680[4]_i_2_n_5 ;
  wire \add_ln40_11_reg_1680[4]_i_3_n_5 ;
  wire \add_ln40_11_reg_1680[4]_i_4_n_5 ;
  wire \add_ln40_11_reg_1680[4]_i_5_n_5 ;
  wire \add_ln40_11_reg_1680_reg[4]_i_1_n_5 ;
  wire \add_ln40_11_reg_1680_reg[4]_i_1_n_6 ;
  wire \add_ln40_11_reg_1680_reg[4]_i_1_n_7 ;
  wire \add_ln40_11_reg_1680_reg[4]_i_1_n_8 ;
  wire \add_ln40_11_reg_1680_reg[8]_i_1_n_5 ;
  wire \add_ln40_11_reg_1680_reg[8]_i_1_n_6 ;
  wire \add_ln40_11_reg_1680_reg[8]_i_1_n_7 ;
  wire \add_ln40_11_reg_1680_reg[8]_i_1_n_8 ;
  wire [10:1]add_ln40_3_fu_735_p2;
  wire [10:0]add_ln40_3_reg_1523;
  wire add_ln40_3_reg_15230;
  wire \add_ln40_3_reg_1523[10]_i_2_n_5 ;
  wire \add_ln40_3_reg_1523[4]_i_2_n_5 ;
  wire \add_ln40_3_reg_1523[4]_i_3_n_5 ;
  wire \add_ln40_3_reg_1523[4]_i_4_n_5 ;
  wire \add_ln40_3_reg_1523[4]_i_5_n_5 ;
  wire \add_ln40_3_reg_1523[8]_i_2_n_5 ;
  wire \add_ln40_3_reg_1523[8]_i_3_n_5 ;
  wire \add_ln40_3_reg_1523[8]_i_4_n_5 ;
  wire \add_ln40_3_reg_1523[8]_i_5_n_5 ;
  wire \add_ln40_3_reg_1523_reg[4]_i_1_n_5 ;
  wire \add_ln40_3_reg_1523_reg[4]_i_1_n_6 ;
  wire \add_ln40_3_reg_1523_reg[4]_i_1_n_7 ;
  wire \add_ln40_3_reg_1523_reg[4]_i_1_n_8 ;
  wire \add_ln40_3_reg_1523_reg[8]_i_1_n_5 ;
  wire \add_ln40_3_reg_1523_reg[8]_i_1_n_6 ;
  wire \add_ln40_3_reg_1523_reg[8]_i_1_n_7 ;
  wire \add_ln40_3_reg_1523_reg[8]_i_1_n_8 ;
  wire [4:1]add_ln40_4_reg_1558;
  wire add_ln40_4_reg_15580;
  wire [10:2]add_ln40_5_fu_885_p2;
  wire [10:0]add_ln40_5_reg_1563;
  wire \add_ln40_5_reg_1563[1]_i_1_n_5 ;
  wire \add_ln40_5_reg_1563[4]_i_2_n_5 ;
  wire \add_ln40_5_reg_1563[4]_i_3_n_5 ;
  wire \add_ln40_5_reg_1563[4]_i_4_n_5 ;
  wire \add_ln40_5_reg_1563[4]_i_5_n_5 ;
  wire \add_ln40_5_reg_1563_reg[4]_i_1_n_5 ;
  wire \add_ln40_5_reg_1563_reg[4]_i_1_n_6 ;
  wire \add_ln40_5_reg_1563_reg[4]_i_1_n_7 ;
  wire \add_ln40_5_reg_1563_reg[4]_i_1_n_8 ;
  wire \add_ln40_5_reg_1563_reg[8]_i_1_n_5 ;
  wire \add_ln40_5_reg_1563_reg[8]_i_1_n_6 ;
  wire \add_ln40_5_reg_1563_reg[8]_i_1_n_7 ;
  wire \add_ln40_5_reg_1563_reg[8]_i_1_n_8 ;
  wire [10:1]add_ln40_6_fu_890_p2;
  wire [10:0]add_ln40_6_reg_1568;
  wire \add_ln40_6_reg_1568[4]_i_2_n_5 ;
  wire \add_ln40_6_reg_1568[4]_i_3_n_5 ;
  wire \add_ln40_6_reg_1568[4]_i_4_n_5 ;
  wire \add_ln40_6_reg_1568[4]_i_5_n_5 ;
  wire \add_ln40_6_reg_1568_reg[4]_i_1_n_5 ;
  wire \add_ln40_6_reg_1568_reg[4]_i_1_n_6 ;
  wire \add_ln40_6_reg_1568_reg[4]_i_1_n_7 ;
  wire \add_ln40_6_reg_1568_reg[4]_i_1_n_8 ;
  wire \add_ln40_6_reg_1568_reg[8]_i_1_n_5 ;
  wire \add_ln40_6_reg_1568_reg[8]_i_1_n_6 ;
  wire \add_ln40_6_reg_1568_reg[8]_i_1_n_7 ;
  wire \add_ln40_6_reg_1568_reg[8]_i_1_n_8 ;
  wire [10:1]add_ln40_7_fu_894_p2;
  wire [10:0]add_ln40_7_reg_1573;
  wire \add_ln40_7_reg_1573[4]_i_2_n_5 ;
  wire \add_ln40_7_reg_1573[4]_i_3_n_5 ;
  wire \add_ln40_7_reg_1573[4]_i_4_n_5 ;
  wire \add_ln40_7_reg_1573[4]_i_5_n_5 ;
  wire \add_ln40_7_reg_1573_reg[4]_i_1_n_5 ;
  wire \add_ln40_7_reg_1573_reg[4]_i_1_n_6 ;
  wire \add_ln40_7_reg_1573_reg[4]_i_1_n_7 ;
  wire \add_ln40_7_reg_1573_reg[4]_i_1_n_8 ;
  wire \add_ln40_7_reg_1573_reg[8]_i_1_n_5 ;
  wire \add_ln40_7_reg_1573_reg[8]_i_1_n_6 ;
  wire \add_ln40_7_reg_1573_reg[8]_i_1_n_7 ;
  wire \add_ln40_7_reg_1573_reg[8]_i_1_n_8 ;
  wire [10:2]add_ln40_8_fu_898_p2;
  wire [10:1]add_ln40_8_reg_1578;
  wire \add_ln40_8_reg_1578[1]_i_1_n_5 ;
  wire \add_ln40_8_reg_1578[4]_i_2_n_5 ;
  wire \add_ln40_8_reg_1578[4]_i_3_n_5 ;
  wire \add_ln40_8_reg_1578[4]_i_4_n_5 ;
  wire \add_ln40_8_reg_1578[4]_i_5_n_5 ;
  wire \add_ln40_8_reg_1578_reg[4]_i_1_n_5 ;
  wire \add_ln40_8_reg_1578_reg[4]_i_1_n_6 ;
  wire \add_ln40_8_reg_1578_reg[4]_i_1_n_7 ;
  wire \add_ln40_8_reg_1578_reg[4]_i_1_n_8 ;
  wire \add_ln40_8_reg_1578_reg[8]_i_1_n_5 ;
  wire \add_ln40_8_reg_1578_reg[8]_i_1_n_6 ;
  wire \add_ln40_8_reg_1578_reg[8]_i_1_n_7 ;
  wire \add_ln40_8_reg_1578_reg[8]_i_1_n_8 ;
  wire [9:1]add_ln40_9_fu_1068_p2;
  wire [9:0]add_ln40_9_reg_1670;
  wire \add_ln40_9_reg_1670[4]_i_2_n_5 ;
  wire \add_ln40_9_reg_1670[4]_i_3_n_5 ;
  wire \add_ln40_9_reg_1670[4]_i_4_n_5 ;
  wire \add_ln40_9_reg_1670[4]_i_5_n_5 ;
  wire \add_ln40_9_reg_1670_reg[4]_i_1_n_5 ;
  wire \add_ln40_9_reg_1670_reg[4]_i_1_n_6 ;
  wire \add_ln40_9_reg_1670_reg[4]_i_1_n_7 ;
  wire \add_ln40_9_reg_1670_reg[4]_i_1_n_8 ;
  wire \add_ln40_9_reg_1670_reg[8]_i_1_n_5 ;
  wire \add_ln40_9_reg_1670_reg[8]_i_1_n_6 ;
  wire \add_ln40_9_reg_1670_reg[8]_i_1_n_7 ;
  wire \add_ln40_9_reg_1670_reg[8]_i_1_n_8 ;
  wire [10:1]add_ln40_fu_720_p2;
  wire [10:0]add_ln40_reg_1507;
  wire \add_ln40_reg_1507[10]_i_2_n_5 ;
  wire \add_ln40_reg_1507[4]_i_2_n_5 ;
  wire \add_ln40_reg_1507[4]_i_3_n_5 ;
  wire \add_ln40_reg_1507[4]_i_4_n_5 ;
  wire \add_ln40_reg_1507[4]_i_5_n_5 ;
  wire \add_ln40_reg_1507[8]_i_2_n_5 ;
  wire \add_ln40_reg_1507[8]_i_3_n_5 ;
  wire \add_ln40_reg_1507[8]_i_4_n_5 ;
  wire \add_ln40_reg_1507[8]_i_5_n_5 ;
  wire \add_ln40_reg_1507_reg[4]_i_1_n_5 ;
  wire \add_ln40_reg_1507_reg[4]_i_1_n_6 ;
  wire \add_ln40_reg_1507_reg[4]_i_1_n_7 ;
  wire \add_ln40_reg_1507_reg[4]_i_1_n_8 ;
  wire \add_ln40_reg_1507_reg[8]_i_1_n_5 ;
  wire \add_ln40_reg_1507_reg[8]_i_1_n_6 ;
  wire \add_ln40_reg_1507_reg[8]_i_1_n_7 ;
  wire \add_ln40_reg_1507_reg[8]_i_1_n_8 ;
  wire [15:0]add_ln48_1_fu_1123_p2;
  wire [15:0]add_ln48_1_reg_1710;
  wire add_ln48_1_reg_17100;
  wire \add_ln48_1_reg_1710[11]_i_2_n_5 ;
  wire \add_ln48_1_reg_1710[11]_i_3_n_5 ;
  wire \add_ln48_1_reg_1710[11]_i_4_n_5 ;
  wire \add_ln48_1_reg_1710[11]_i_5_n_5 ;
  wire \add_ln48_1_reg_1710[15]_i_2_n_5 ;
  wire \add_ln48_1_reg_1710[15]_i_3_n_5 ;
  wire \add_ln48_1_reg_1710[15]_i_4_n_5 ;
  wire \add_ln48_1_reg_1710[15]_i_5_n_5 ;
  wire \add_ln48_1_reg_1710[3]_i_2_n_5 ;
  wire \add_ln48_1_reg_1710[3]_i_3_n_5 ;
  wire \add_ln48_1_reg_1710[3]_i_4_n_5 ;
  wire \add_ln48_1_reg_1710[3]_i_5_n_5 ;
  wire \add_ln48_1_reg_1710[7]_i_2_n_5 ;
  wire \add_ln48_1_reg_1710[7]_i_3_n_5 ;
  wire \add_ln48_1_reg_1710[7]_i_4_n_5 ;
  wire \add_ln48_1_reg_1710[7]_i_5_n_5 ;
  wire \add_ln48_1_reg_1710_reg[11]_i_1_n_5 ;
  wire \add_ln48_1_reg_1710_reg[11]_i_1_n_6 ;
  wire \add_ln48_1_reg_1710_reg[11]_i_1_n_7 ;
  wire \add_ln48_1_reg_1710_reg[11]_i_1_n_8 ;
  wire \add_ln48_1_reg_1710_reg[15]_i_1_n_6 ;
  wire \add_ln48_1_reg_1710_reg[15]_i_1_n_7 ;
  wire \add_ln48_1_reg_1710_reg[15]_i_1_n_8 ;
  wire \add_ln48_1_reg_1710_reg[3]_i_1_n_5 ;
  wire \add_ln48_1_reg_1710_reg[3]_i_1_n_6 ;
  wire \add_ln48_1_reg_1710_reg[3]_i_1_n_7 ;
  wire \add_ln48_1_reg_1710_reg[3]_i_1_n_8 ;
  wire \add_ln48_1_reg_1710_reg[7]_i_1_n_5 ;
  wire \add_ln48_1_reg_1710_reg[7]_i_1_n_6 ;
  wire \add_ln48_1_reg_1710_reg[7]_i_1_n_7 ;
  wire \add_ln48_1_reg_1710_reg[7]_i_1_n_8 ;
  wire [15:0]add_ln48_3_fu_1171_p2;
  wire [15:0]add_ln48_3_reg_1730;
  wire add_ln48_3_reg_17300;
  wire \add_ln48_3_reg_1730[11]_i_2_n_5 ;
  wire \add_ln48_3_reg_1730[11]_i_3_n_5 ;
  wire \add_ln48_3_reg_1730[11]_i_4_n_5 ;
  wire \add_ln48_3_reg_1730[11]_i_5_n_5 ;
  wire \add_ln48_3_reg_1730[11]_i_6_n_5 ;
  wire \add_ln48_3_reg_1730[11]_i_7_n_5 ;
  wire \add_ln48_3_reg_1730[11]_i_8_n_5 ;
  wire \add_ln48_3_reg_1730[11]_i_9_n_5 ;
  wire \add_ln48_3_reg_1730[15]_i_2_n_5 ;
  wire \add_ln48_3_reg_1730[15]_i_3_n_5 ;
  wire \add_ln48_3_reg_1730[15]_i_4_n_5 ;
  wire \add_ln48_3_reg_1730[15]_i_5_n_5 ;
  wire \add_ln48_3_reg_1730[15]_i_6_n_5 ;
  wire \add_ln48_3_reg_1730[15]_i_7_n_5 ;
  wire \add_ln48_3_reg_1730[15]_i_8_n_5 ;
  wire \add_ln48_3_reg_1730[3]_i_2_n_5 ;
  wire \add_ln48_3_reg_1730[3]_i_3_n_5 ;
  wire \add_ln48_3_reg_1730[3]_i_4_n_5 ;
  wire \add_ln48_3_reg_1730[3]_i_5_n_5 ;
  wire \add_ln48_3_reg_1730[3]_i_6_n_5 ;
  wire \add_ln48_3_reg_1730[3]_i_7_n_5 ;
  wire \add_ln48_3_reg_1730[3]_i_8_n_5 ;
  wire \add_ln48_3_reg_1730[7]_i_2_n_5 ;
  wire \add_ln48_3_reg_1730[7]_i_3_n_5 ;
  wire \add_ln48_3_reg_1730[7]_i_4_n_5 ;
  wire \add_ln48_3_reg_1730[7]_i_5_n_5 ;
  wire \add_ln48_3_reg_1730[7]_i_6_n_5 ;
  wire \add_ln48_3_reg_1730[7]_i_7_n_5 ;
  wire \add_ln48_3_reg_1730[7]_i_8_n_5 ;
  wire \add_ln48_3_reg_1730[7]_i_9_n_5 ;
  wire \add_ln48_3_reg_1730_reg[11]_i_1_n_5 ;
  wire \add_ln48_3_reg_1730_reg[11]_i_1_n_6 ;
  wire \add_ln48_3_reg_1730_reg[11]_i_1_n_7 ;
  wire \add_ln48_3_reg_1730_reg[11]_i_1_n_8 ;
  wire \add_ln48_3_reg_1730_reg[15]_i_1_n_6 ;
  wire \add_ln48_3_reg_1730_reg[15]_i_1_n_7 ;
  wire \add_ln48_3_reg_1730_reg[15]_i_1_n_8 ;
  wire \add_ln48_3_reg_1730_reg[3]_i_1_n_5 ;
  wire \add_ln48_3_reg_1730_reg[3]_i_1_n_6 ;
  wire \add_ln48_3_reg_1730_reg[3]_i_1_n_7 ;
  wire \add_ln48_3_reg_1730_reg[3]_i_1_n_8 ;
  wire \add_ln48_3_reg_1730_reg[7]_i_1_n_5 ;
  wire \add_ln48_3_reg_1730_reg[7]_i_1_n_6 ;
  wire \add_ln48_3_reg_1730_reg[7]_i_1_n_7 ;
  wire \add_ln48_3_reg_1730_reg[7]_i_1_n_8 ;
  wire [15:0]add_ln48_4_fu_1208_p2;
  wire [15:0]add_ln48_4_reg_1745;
  wire add_ln48_4_reg_17450;
  wire \add_ln48_4_reg_1745[11]_i_2_n_5 ;
  wire \add_ln48_4_reg_1745[11]_i_3_n_5 ;
  wire \add_ln48_4_reg_1745[11]_i_4_n_5 ;
  wire \add_ln48_4_reg_1745[11]_i_5_n_5 ;
  wire \add_ln48_4_reg_1745[15]_i_2_n_5 ;
  wire \add_ln48_4_reg_1745[15]_i_3_n_5 ;
  wire \add_ln48_4_reg_1745[15]_i_4_n_5 ;
  wire \add_ln48_4_reg_1745[15]_i_5_n_5 ;
  wire \add_ln48_4_reg_1745[3]_i_2_n_5 ;
  wire \add_ln48_4_reg_1745[3]_i_3_n_5 ;
  wire \add_ln48_4_reg_1745[3]_i_4_n_5 ;
  wire \add_ln48_4_reg_1745[3]_i_5_n_5 ;
  wire \add_ln48_4_reg_1745[7]_i_2_n_5 ;
  wire \add_ln48_4_reg_1745[7]_i_3_n_5 ;
  wire \add_ln48_4_reg_1745[7]_i_4_n_5 ;
  wire \add_ln48_4_reg_1745[7]_i_5_n_5 ;
  wire \add_ln48_4_reg_1745_reg[11]_i_1_n_5 ;
  wire \add_ln48_4_reg_1745_reg[11]_i_1_n_6 ;
  wire \add_ln48_4_reg_1745_reg[11]_i_1_n_7 ;
  wire \add_ln48_4_reg_1745_reg[11]_i_1_n_8 ;
  wire \add_ln48_4_reg_1745_reg[15]_i_1_n_6 ;
  wire \add_ln48_4_reg_1745_reg[15]_i_1_n_7 ;
  wire \add_ln48_4_reg_1745_reg[15]_i_1_n_8 ;
  wire \add_ln48_4_reg_1745_reg[3]_i_1_n_5 ;
  wire \add_ln48_4_reg_1745_reg[3]_i_1_n_6 ;
  wire \add_ln48_4_reg_1745_reg[3]_i_1_n_7 ;
  wire \add_ln48_4_reg_1745_reg[3]_i_1_n_8 ;
  wire \add_ln48_4_reg_1745_reg[7]_i_1_n_5 ;
  wire \add_ln48_4_reg_1745_reg[7]_i_1_n_6 ;
  wire \add_ln48_4_reg_1745_reg[7]_i_1_n_7 ;
  wire \add_ln48_4_reg_1745_reg[7]_i_1_n_8 ;
  wire [15:0]add_ln48_6_fu_1253_p2;
  wire [15:0]add_ln48_6_reg_1765;
  wire add_ln48_6_reg_17650;
  wire \add_ln48_6_reg_1765[11]_i_2_n_5 ;
  wire \add_ln48_6_reg_1765[11]_i_3_n_5 ;
  wire \add_ln48_6_reg_1765[11]_i_4_n_5 ;
  wire \add_ln48_6_reg_1765[11]_i_5_n_5 ;
  wire \add_ln48_6_reg_1765[11]_i_6_n_5 ;
  wire \add_ln48_6_reg_1765[11]_i_7_n_5 ;
  wire \add_ln48_6_reg_1765[11]_i_8_n_5 ;
  wire \add_ln48_6_reg_1765[11]_i_9_n_5 ;
  wire \add_ln48_6_reg_1765[15]_i_3_n_5 ;
  wire \add_ln48_6_reg_1765[15]_i_4_n_5 ;
  wire \add_ln48_6_reg_1765[15]_i_5_n_5 ;
  wire \add_ln48_6_reg_1765[15]_i_6_n_5 ;
  wire \add_ln48_6_reg_1765[15]_i_7_n_5 ;
  wire \add_ln48_6_reg_1765[15]_i_8_n_5 ;
  wire \add_ln48_6_reg_1765[15]_i_9_n_5 ;
  wire \add_ln48_6_reg_1765[3]_i_2_n_5 ;
  wire \add_ln48_6_reg_1765[3]_i_3_n_5 ;
  wire \add_ln48_6_reg_1765[3]_i_4_n_5 ;
  wire \add_ln48_6_reg_1765[3]_i_5_n_5 ;
  wire \add_ln48_6_reg_1765[3]_i_6_n_5 ;
  wire \add_ln48_6_reg_1765[3]_i_7_n_5 ;
  wire \add_ln48_6_reg_1765[3]_i_8_n_5 ;
  wire \add_ln48_6_reg_1765[7]_i_2_n_5 ;
  wire \add_ln48_6_reg_1765[7]_i_3_n_5 ;
  wire \add_ln48_6_reg_1765[7]_i_4_n_5 ;
  wire \add_ln48_6_reg_1765[7]_i_5_n_5 ;
  wire \add_ln48_6_reg_1765[7]_i_6_n_5 ;
  wire \add_ln48_6_reg_1765[7]_i_7_n_5 ;
  wire \add_ln48_6_reg_1765[7]_i_8_n_5 ;
  wire \add_ln48_6_reg_1765[7]_i_9_n_5 ;
  wire \add_ln48_6_reg_1765_reg[11]_i_1_n_5 ;
  wire \add_ln48_6_reg_1765_reg[11]_i_1_n_6 ;
  wire \add_ln48_6_reg_1765_reg[11]_i_1_n_7 ;
  wire \add_ln48_6_reg_1765_reg[11]_i_1_n_8 ;
  wire \add_ln48_6_reg_1765_reg[15]_i_2_n_6 ;
  wire \add_ln48_6_reg_1765_reg[15]_i_2_n_7 ;
  wire \add_ln48_6_reg_1765_reg[15]_i_2_n_8 ;
  wire \add_ln48_6_reg_1765_reg[3]_i_1_n_5 ;
  wire \add_ln48_6_reg_1765_reg[3]_i_1_n_6 ;
  wire \add_ln48_6_reg_1765_reg[3]_i_1_n_7 ;
  wire \add_ln48_6_reg_1765_reg[3]_i_1_n_8 ;
  wire \add_ln48_6_reg_1765_reg[7]_i_1_n_5 ;
  wire \add_ln48_6_reg_1765_reg[7]_i_1_n_6 ;
  wire \add_ln48_6_reg_1765_reg[7]_i_1_n_7 ;
  wire \add_ln48_6_reg_1765_reg[7]_i_1_n_8 ;
  wire [15:0]add_ln48_8_fu_1262_p2;
  wire add_ln48_8_reg_17700;
  wire \add_ln48_8_reg_1770[11]_i_2_n_5 ;
  wire \add_ln48_8_reg_1770[11]_i_3_n_5 ;
  wire \add_ln48_8_reg_1770[11]_i_4_n_5 ;
  wire \add_ln48_8_reg_1770[11]_i_5_n_5 ;
  wire \add_ln48_8_reg_1770[11]_i_6_n_5 ;
  wire \add_ln48_8_reg_1770[11]_i_7_n_5 ;
  wire \add_ln48_8_reg_1770[11]_i_8_n_5 ;
  wire \add_ln48_8_reg_1770[11]_i_9_n_5 ;
  wire \add_ln48_8_reg_1770[15]_i_3_n_5 ;
  wire \add_ln48_8_reg_1770[15]_i_4_n_5 ;
  wire \add_ln48_8_reg_1770[15]_i_5_n_5 ;
  wire \add_ln48_8_reg_1770[15]_i_6_n_5 ;
  wire \add_ln48_8_reg_1770[15]_i_7_n_5 ;
  wire \add_ln48_8_reg_1770[15]_i_8_n_5 ;
  wire \add_ln48_8_reg_1770[15]_i_9_n_5 ;
  wire \add_ln48_8_reg_1770[3]_i_2_n_5 ;
  wire \add_ln48_8_reg_1770[3]_i_3_n_5 ;
  wire \add_ln48_8_reg_1770[3]_i_4_n_5 ;
  wire \add_ln48_8_reg_1770[3]_i_5_n_5 ;
  wire \add_ln48_8_reg_1770[3]_i_6_n_5 ;
  wire \add_ln48_8_reg_1770[3]_i_7_n_5 ;
  wire \add_ln48_8_reg_1770[3]_i_8_n_5 ;
  wire \add_ln48_8_reg_1770[7]_i_2_n_5 ;
  wire \add_ln48_8_reg_1770[7]_i_3_n_5 ;
  wire \add_ln48_8_reg_1770[7]_i_4_n_5 ;
  wire \add_ln48_8_reg_1770[7]_i_5_n_5 ;
  wire \add_ln48_8_reg_1770[7]_i_6_n_5 ;
  wire \add_ln48_8_reg_1770[7]_i_7_n_5 ;
  wire \add_ln48_8_reg_1770[7]_i_8_n_5 ;
  wire \add_ln48_8_reg_1770[7]_i_9_n_5 ;
  wire \add_ln48_8_reg_1770_reg[11]_i_1_n_5 ;
  wire \add_ln48_8_reg_1770_reg[11]_i_1_n_6 ;
  wire \add_ln48_8_reg_1770_reg[11]_i_1_n_7 ;
  wire \add_ln48_8_reg_1770_reg[11]_i_1_n_8 ;
  wire \add_ln48_8_reg_1770_reg[15]_i_2_n_6 ;
  wire \add_ln48_8_reg_1770_reg[15]_i_2_n_7 ;
  wire \add_ln48_8_reg_1770_reg[15]_i_2_n_8 ;
  wire \add_ln48_8_reg_1770_reg[3]_i_1_n_5 ;
  wire \add_ln48_8_reg_1770_reg[3]_i_1_n_6 ;
  wire \add_ln48_8_reg_1770_reg[3]_i_1_n_7 ;
  wire \add_ln48_8_reg_1770_reg[3]_i_1_n_8 ;
  wire \add_ln48_8_reg_1770_reg[7]_i_1_n_5 ;
  wire \add_ln48_8_reg_1770_reg[7]_i_1_n_6 ;
  wire \add_ln48_8_reg_1770_reg[7]_i_1_n_7 ;
  wire \add_ln48_8_reg_1770_reg[7]_i_1_n_8 ;
  wire [10:0]add_ln48_fu_903_p2;
  wire [10:0]add_ln48_reg_1583;
  wire \add_ln48_reg_1583[10]_i_2_n_5 ;
  wire \add_ln48_reg_1583[10]_i_3_n_5 ;
  wire \add_ln48_reg_1583[10]_i_4_n_5 ;
  wire \add_ln48_reg_1583[10]_i_5_n_5 ;
  wire \add_ln48_reg_1583[10]_i_6_n_5 ;
  wire \add_ln48_reg_1583[3]_i_2_n_5 ;
  wire \add_ln48_reg_1583[3]_i_3_n_5 ;
  wire \add_ln48_reg_1583[3]_i_4_n_5 ;
  wire \add_ln48_reg_1583[3]_i_5_n_5 ;
  wire \add_ln48_reg_1583[7]_i_2_n_5 ;
  wire \add_ln48_reg_1583[7]_i_3_n_5 ;
  wire \add_ln48_reg_1583[7]_i_4_n_5 ;
  wire \add_ln48_reg_1583[7]_i_5_n_5 ;
  wire \add_ln48_reg_1583[7]_i_6_n_5 ;
  wire \add_ln48_reg_1583[7]_i_7_n_5 ;
  wire \add_ln48_reg_1583[7]_i_8_n_5 ;
  wire \add_ln48_reg_1583_reg[10]_i_1_n_7 ;
  wire \add_ln48_reg_1583_reg[10]_i_1_n_8 ;
  wire \add_ln48_reg_1583_reg[3]_i_1_n_5 ;
  wire \add_ln48_reg_1583_reg[3]_i_1_n_6 ;
  wire \add_ln48_reg_1583_reg[3]_i_1_n_7 ;
  wire \add_ln48_reg_1583_reg[3]_i_1_n_8 ;
  wire \add_ln48_reg_1583_reg[7]_i_1_n_5 ;
  wire \add_ln48_reg_1583_reg[7]_i_1_n_6 ;
  wire \add_ln48_reg_1583_reg[7]_i_1_n_7 ;
  wire \add_ln48_reg_1583_reg[7]_i_1_n_8 ;
  wire and_ln24_fu_553_p2;
  wire and_ln24_reg_1428;
  wire and_ln24_reg_14280;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage4;
  wire \ap_CS_fsm_reg[17] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[5]_1 ;
  wire \ap_CS_fsm_reg[5]_2 ;
  wire \ap_CS_fsm_reg[5]_3 ;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire [6:1]ap_NS_fsm;
  wire ap_NS_fsm116_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__1_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_5;
  wire ap_enable_reg_pp0_iter2_i_1__1_n_5;
  wire ap_enable_reg_pp0_iter2_reg_n_5;
  wire ap_phi_mux_indvar_flatten80_phi_fu_269_p41;
  wire [0:0]ap_phi_mux_out_h_0_phi_fu_304_p4;
  wire [4:0]ap_phi_mux_out_w_0_phi_fu_316_p4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire g0_b0__0_n_5;
  wire g0_b0_n_5;
  wire g0_b10__0_n_5;
  wire g0_b10_n_5;
  wire g0_b11__0_n_5;
  wire g0_b11_n_5;
  wire g0_b12__0_n_5;
  wire g0_b12_n_5;
  wire g0_b13__0_n_5;
  wire g0_b13_n_5;
  wire g0_b14__0_i_1_n_5;
  wire g0_b14__0_i_2_n_5;
  wire g0_b14__0_i_3_n_5;
  wire g0_b14__0_i_4_n_5;
  wire g0_b14__0_i_5_n_5;
  wire g0_b14__0_i_6_n_5;
  wire g0_b14__0_n_5;
  wire g0_b14_n_5;
  wire g0_b1__0_n_5;
  wire g0_b1_i_1_n_5;
  wire g0_b1_i_2_n_5;
  wire g0_b1_i_3_n_5;
  wire g0_b1_i_4_n_5;
  wire g0_b1_n_5;
  wire g0_b2__0_n_5;
  wire g0_b2_n_5;
  wire g0_b3__0_n_5;
  wire g0_b3_n_5;
  wire g0_b5__0_n_5;
  wire g0_b5_n_5;
  wire g0_b6__0_n_5;
  wire g0_b6_n_5;
  wire g0_b7__0_n_5;
  wire g0_b7_n_5;
  wire g0_b8__0_n_5;
  wire g0_b8_n_5;
  wire g0_b9__0_n_5;
  wire g0_b9_n_5;
  wire [0:0]grp_depthwise_conv2d_fix_1_fu_450_input_r_address0;
  wire grp_depthwise_conv2d_fix_1_fu_450_input_r_ce1;
  wire grp_depthwise_conv2d_fix_fu_474_ap_done;
  wire grp_depthwise_conv2d_fix_fu_474_ap_ready;
  wire grp_depthwise_conv2d_fix_fu_474_ap_start_reg;
  wire [9:0]grp_depthwise_conv2d_fix_fu_474_input_r_address0;
  wire [0:0]grp_depthwise_conv2d_fix_fu_474_input_r_address1;
  wire [0:0]grp_max_pooling2d_fix16_fu_506_input_r_address1;
  wire icmp_ln24_fu_494_p2;
  wire \icmp_ln24_reg_1376[0]_i_2_n_5 ;
  wire \icmp_ln24_reg_1376[0]_i_3_n_5 ;
  wire \icmp_ln24_reg_1376[0]_i_4_n_5 ;
  wire \icmp_ln24_reg_1376[0]_i_5_n_5 ;
  wire \icmp_ln24_reg_1376[0]_i_6_n_5 ;
  wire \icmp_ln24_reg_1376[0]_i_7_n_5 ;
  wire \icmp_ln24_reg_1376[0]_i_8_n_5 ;
  wire \icmp_ln24_reg_1376[0]_i_9_n_5 ;
  wire \icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ;
  wire icmp_ln24_reg_1376_pp0_iter2_reg;
  wire \icmp_ln24_reg_1376_reg_n_5_[0] ;
  wire \icmp_ln32_reg_1385[0]_i_1_n_5 ;
  wire \icmp_ln32_reg_1385[0]_i_2_n_5 ;
  wire \icmp_ln32_reg_1385[0]_i_3_n_5 ;
  wire \icmp_ln32_reg_1385[0]_i_4_n_5 ;
  wire \icmp_ln32_reg_1385[0]_i_5_n_5 ;
  wire \icmp_ln32_reg_1385_reg_n_5_[0] ;
  wire indvar_flatten80_reg_265;
  wire \indvar_flatten80_reg_265_reg_n_5_[0] ;
  wire \indvar_flatten80_reg_265_reg_n_5_[1] ;
  wire \indvar_flatten80_reg_265_reg_n_5_[2] ;
  wire \indvar_flatten80_reg_265_reg_n_5_[3] ;
  wire \indvar_flatten80_reg_265_reg_n_5_[4] ;
  wire \indvar_flatten80_reg_265_reg_n_5_[5] ;
  wire \indvar_flatten80_reg_265_reg_n_5_[6] ;
  wire \indvar_flatten80_reg_265_reg_n_5_[7] ;
  wire \indvar_flatten80_reg_265_reg_n_5_[8] ;
  wire \indvar_flatten80_reg_265_reg_n_5_[9] ;
  wire [9:0]indvar_flatten_reg_288;
  wire mul_ln40_1_reg_1655_reg_n_100;
  wire mul_ln40_1_reg_1655_reg_n_101;
  wire mul_ln40_1_reg_1655_reg_n_102;
  wire mul_ln40_1_reg_1655_reg_n_103;
  wire mul_ln40_1_reg_1655_reg_n_104;
  wire mul_ln40_1_reg_1655_reg_n_105;
  wire mul_ln40_1_reg_1655_reg_n_106;
  wire mul_ln40_1_reg_1655_reg_n_107;
  wire mul_ln40_1_reg_1655_reg_n_108;
  wire mul_ln40_1_reg_1655_reg_n_109;
  wire mul_ln40_1_reg_1655_reg_n_110;
  wire mul_ln40_1_reg_1655_reg_n_97;
  wire mul_ln40_1_reg_1655_reg_n_98;
  wire mul_ln40_1_reg_1655_reg_n_99;
  wire mul_ln40_2_reg_1690_reg_i_3_n_5;
  wire mul_ln40_2_reg_1690_reg_i_4_n_5;
  wire mul_ln40_2_reg_1690_reg_n_100;
  wire mul_ln40_2_reg_1690_reg_n_101;
  wire mul_ln40_2_reg_1690_reg_n_102;
  wire mul_ln40_2_reg_1690_reg_n_103;
  wire mul_ln40_2_reg_1690_reg_n_104;
  wire mul_ln40_2_reg_1690_reg_n_105;
  wire mul_ln40_2_reg_1690_reg_n_106;
  wire mul_ln40_2_reg_1690_reg_n_107;
  wire mul_ln40_2_reg_1690_reg_n_108;
  wire mul_ln40_2_reg_1690_reg_n_109;
  wire mul_ln40_2_reg_1690_reg_n_110;
  wire mul_ln40_2_reg_1690_reg_n_97;
  wire mul_ln40_2_reg_1690_reg_n_98;
  wire mul_ln40_2_reg_1690_reg_n_99;
  wire mul_ln40_3_reg_1695_reg_n_100;
  wire mul_ln40_3_reg_1695_reg_n_101;
  wire mul_ln40_3_reg_1695_reg_n_102;
  wire mul_ln40_3_reg_1695_reg_n_103;
  wire mul_ln40_3_reg_1695_reg_n_104;
  wire mul_ln40_3_reg_1695_reg_n_105;
  wire mul_ln40_3_reg_1695_reg_n_106;
  wire mul_ln40_3_reg_1695_reg_n_107;
  wire mul_ln40_3_reg_1695_reg_n_108;
  wire mul_ln40_3_reg_1695_reg_n_109;
  wire mul_ln40_3_reg_1695_reg_n_110;
  wire mul_ln40_3_reg_1695_reg_n_97;
  wire mul_ln40_3_reg_1695_reg_n_98;
  wire mul_ln40_3_reg_1695_reg_n_99;
  wire mul_ln40_4_reg_1715_reg_i_2_n_5;
  wire mul_ln40_4_reg_1715_reg_i_3_n_5;
  wire mul_ln40_4_reg_1715_reg_n_100;
  wire mul_ln40_4_reg_1715_reg_n_101;
  wire mul_ln40_4_reg_1715_reg_n_102;
  wire mul_ln40_4_reg_1715_reg_n_103;
  wire mul_ln40_4_reg_1715_reg_n_104;
  wire mul_ln40_4_reg_1715_reg_n_105;
  wire mul_ln40_4_reg_1715_reg_n_106;
  wire mul_ln40_4_reg_1715_reg_n_107;
  wire mul_ln40_4_reg_1715_reg_n_108;
  wire mul_ln40_4_reg_1715_reg_n_109;
  wire mul_ln40_4_reg_1715_reg_n_110;
  wire mul_ln40_4_reg_1715_reg_n_97;
  wire mul_ln40_4_reg_1715_reg_n_98;
  wire mul_ln40_4_reg_1715_reg_n_99;
  wire mul_ln40_5_reg_1720_reg_n_100;
  wire mul_ln40_5_reg_1720_reg_n_101;
  wire mul_ln40_5_reg_1720_reg_n_102;
  wire mul_ln40_5_reg_1720_reg_n_103;
  wire mul_ln40_5_reg_1720_reg_n_104;
  wire mul_ln40_5_reg_1720_reg_n_105;
  wire mul_ln40_5_reg_1720_reg_n_106;
  wire mul_ln40_5_reg_1720_reg_n_107;
  wire mul_ln40_5_reg_1720_reg_n_108;
  wire mul_ln40_5_reg_1720_reg_n_109;
  wire mul_ln40_5_reg_1720_reg_n_110;
  wire mul_ln40_5_reg_1720_reg_n_97;
  wire mul_ln40_5_reg_1720_reg_n_98;
  wire mul_ln40_5_reg_1720_reg_n_99;
  wire mul_ln40_6_reg_1735_reg_i_1_n_5;
  wire mul_ln40_6_reg_1735_reg_n_100;
  wire mul_ln40_6_reg_1735_reg_n_101;
  wire mul_ln40_6_reg_1735_reg_n_102;
  wire mul_ln40_6_reg_1735_reg_n_103;
  wire mul_ln40_6_reg_1735_reg_n_104;
  wire mul_ln40_6_reg_1735_reg_n_105;
  wire mul_ln40_6_reg_1735_reg_n_106;
  wire mul_ln40_6_reg_1735_reg_n_107;
  wire mul_ln40_6_reg_1735_reg_n_108;
  wire mul_ln40_6_reg_1735_reg_n_109;
  wire mul_ln40_6_reg_1735_reg_n_110;
  wire mul_ln40_6_reg_1735_reg_n_97;
  wire mul_ln40_6_reg_1735_reg_n_98;
  wire mul_ln40_6_reg_1735_reg_n_99;
  wire mul_ln40_7_reg_1740_reg_i_10_n_5;
  wire mul_ln40_7_reg_1740_reg_i_11_n_5;
  wire mul_ln40_7_reg_1740_reg_i_12_n_5;
  wire mul_ln40_7_reg_1740_reg_i_13_n_5;
  wire mul_ln40_7_reg_1740_reg_i_14_n_5;
  wire mul_ln40_7_reg_1740_reg_i_15_n_5;
  wire mul_ln40_7_reg_1740_reg_i_16_n_5;
  wire mul_ln40_7_reg_1740_reg_i_17_n_5;
  wire mul_ln40_7_reg_1740_reg_i_18_n_5;
  wire mul_ln40_7_reg_1740_reg_i_19_n_5;
  wire mul_ln40_7_reg_1740_reg_i_1_n_5;
  wire mul_ln40_7_reg_1740_reg_i_20_n_5;
  wire mul_ln40_7_reg_1740_reg_i_21_n_5;
  wire mul_ln40_7_reg_1740_reg_i_5_n_5;
  wire mul_ln40_7_reg_1740_reg_i_6_n_5;
  wire mul_ln40_7_reg_1740_reg_i_7_n_5;
  wire mul_ln40_7_reg_1740_reg_i_8_n_5;
  wire mul_ln40_7_reg_1740_reg_i_9_n_5;
  wire mul_ln40_7_reg_1740_reg_n_100;
  wire mul_ln40_7_reg_1740_reg_n_101;
  wire mul_ln40_7_reg_1740_reg_n_102;
  wire mul_ln40_7_reg_1740_reg_n_103;
  wire mul_ln40_7_reg_1740_reg_n_104;
  wire mul_ln40_7_reg_1740_reg_n_105;
  wire mul_ln40_7_reg_1740_reg_n_106;
  wire mul_ln40_7_reg_1740_reg_n_107;
  wire mul_ln40_7_reg_1740_reg_n_108;
  wire mul_ln40_7_reg_1740_reg_n_109;
  wire mul_ln40_7_reg_1740_reg_n_110;
  wire mul_ln40_7_reg_1740_reg_n_97;
  wire mul_ln40_7_reg_1740_reg_n_98;
  wire mul_ln40_7_reg_1740_reg_n_99;
  wire mul_ln40_8_reg_17600;
  wire mul_ln40_8_reg_1760_reg_i_10_n_5;
  wire mul_ln40_8_reg_1760_reg_i_11_n_5;
  wire mul_ln40_8_reg_1760_reg_i_12_n_5;
  wire mul_ln40_8_reg_1760_reg_i_13_n_5;
  wire mul_ln40_8_reg_1760_reg_i_14_n_5;
  wire mul_ln40_8_reg_1760_reg_i_15_n_5;
  wire mul_ln40_8_reg_1760_reg_i_16_n_5;
  wire mul_ln40_8_reg_1760_reg_i_17_n_5;
  wire mul_ln40_8_reg_1760_reg_i_18_n_5;
  wire mul_ln40_8_reg_1760_reg_i_19_n_5;
  wire mul_ln40_8_reg_1760_reg_i_1_n_5;
  wire mul_ln40_8_reg_1760_reg_i_20_n_5;
  wire mul_ln40_8_reg_1760_reg_i_21_n_5;
  wire mul_ln40_8_reg_1760_reg_i_3_n_5;
  wire mul_ln40_8_reg_1760_reg_i_4_n_5;
  wire mul_ln40_8_reg_1760_reg_i_5_n_5;
  wire mul_ln40_8_reg_1760_reg_i_6_n_5;
  wire mul_ln40_8_reg_1760_reg_i_7_n_5;
  wire mul_ln40_8_reg_1760_reg_i_8_n_5;
  wire mul_ln40_8_reg_1760_reg_i_9_n_5;
  wire mul_ln40_8_reg_1760_reg_n_100;
  wire mul_ln40_8_reg_1760_reg_n_101;
  wire mul_ln40_8_reg_1760_reg_n_102;
  wire mul_ln40_8_reg_1760_reg_n_103;
  wire mul_ln40_8_reg_1760_reg_n_104;
  wire mul_ln40_8_reg_1760_reg_n_105;
  wire mul_ln40_8_reg_1760_reg_n_106;
  wire mul_ln40_8_reg_1760_reg_n_107;
  wire mul_ln40_8_reg_1760_reg_n_108;
  wire mul_ln40_8_reg_1760_reg_n_109;
  wire mul_ln40_8_reg_1760_reg_n_110;
  wire mul_ln40_8_reg_1760_reg_n_97;
  wire mul_ln40_8_reg_1760_reg_n_98;
  wire mul_ln40_8_reg_1760_reg_n_99;
  wire mul_ln40_reg_1650_reg_i_1_n_5;
  wire mul_ln40_reg_1650_reg_n_100;
  wire mul_ln40_reg_1650_reg_n_101;
  wire mul_ln40_reg_1650_reg_n_102;
  wire mul_ln40_reg_1650_reg_n_103;
  wire mul_ln40_reg_1650_reg_n_104;
  wire mul_ln40_reg_1650_reg_n_105;
  wire mul_ln40_reg_1650_reg_n_106;
  wire mul_ln40_reg_1650_reg_n_107;
  wire mul_ln40_reg_1650_reg_n_108;
  wire mul_ln40_reg_1650_reg_n_109;
  wire mul_ln40_reg_1650_reg_n_110;
  wire mul_ln40_reg_1650_reg_n_97;
  wire mul_ln40_reg_1650_reg_n_98;
  wire mul_ln40_reg_1650_reg_n_99;
  wire [0:0]or_ln27_1_fu_1015_p3;
  wire \out_d_0_reg_276[0]_i_1_n_5 ;
  wire [4:0]out_h_0_reg_300;
  wire [4:0]out_h_fu_559_p2;
  wire out_w_0_mid2_reg_1445;
  wire \out_w_0_mid2_reg_1445[4]_i_4_n_5 ;
  wire \out_w_0_mid2_reg_1445[4]_i_5_n_5 ;
  wire \out_w_0_mid2_reg_1445[4]_i_6_n_5 ;
  wire \out_w_0_mid2_reg_1445_reg_n_5_[0] ;
  wire \out_w_0_mid2_reg_1445_reg_n_5_[1] ;
  wire \out_w_0_mid2_reg_1445_reg_n_5_[2] ;
  wire \out_w_0_mid2_reg_1445_reg_n_5_[3] ;
  wire \out_w_0_mid2_reg_1445_reg_n_5_[4] ;
  wire out_w_0_reg_312;
  wire out_w_0_reg_3120;
  wire \out_w_0_reg_312_reg_n_5_[0] ;
  wire \out_w_0_reg_312_reg_n_5_[1] ;
  wire \out_w_0_reg_312_reg_n_5_[2] ;
  wire \out_w_0_reg_312_reg_n_5_[3] ;
  wire \out_w_0_reg_312_reg_n_5_[4] ;
  wire [4:0]out_w_reg_1512;
  wire [10:0]output_r_address0;
  wire [15:0]output_r_d0;
  wire [8:1]p_0_in;
  wire [5:5]p_shl13_cast_mid170_c_fu_794_p1;
  wire [9:5]p_shl19_cast_mid1_fu_642_p1;
  wire [15:0]q0;
  wire [15:0]q1;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_10;
  wire [0:0]ram_reg_0_11;
  wire ram_reg_0_12;
  wire ram_reg_0_13;
  wire ram_reg_0_14;
  wire ram_reg_0_15;
  wire ram_reg_0_16;
  wire ram_reg_0_17;
  wire ram_reg_0_18;
  wire ram_reg_0_19;
  wire ram_reg_0_2;
  wire ram_reg_0_20;
  wire ram_reg_0_21;
  wire ram_reg_0_22;
  wire ram_reg_0_23;
  wire ram_reg_0_24;
  wire ram_reg_0_25;
  wire [0:0]ram_reg_0_26;
  wire [0:0]ram_reg_0_27;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_8;
  wire ram_reg_0_9;
  wire ram_reg_0_i_132_n_5;
  wire ram_reg_0_i_136_n_5;
  wire ram_reg_0_i_204_n_5;
  wire ram_reg_0_i_209_n_5;
  wire ram_reg_0_i_211_n_5;
  wire ram_reg_0_i_213_n_5;
  wire ram_reg_0_i_215_n_5;
  wire ram_reg_0_i_217_n_5;
  wire ram_reg_0_i_219_n_5;
  wire ram_reg_0_i_221_n_5;
  wire ram_reg_0_i_223_n_5;
  wire ram_reg_0_i_225_n_5;
  wire ram_reg_0_i_227_n_5;
  wire ram_reg_0_i_243_n_5;
  wire ram_reg_0_i_256_n_5;
  wire ram_reg_0_i_261_n_5;
  wire ram_reg_0_i_266_n_5;
  wire ram_reg_0_i_271_n_5;
  wire ram_reg_0_i_276_n_5;
  wire ram_reg_0_i_283_n_5;
  wire ram_reg_0_i_286_n_5;
  wire ram_reg_0_i_293_n_5;
  wire ram_reg_0_i_296_n_5;
  wire ram_reg_0_i_301_n_5;
  wire ram_reg_0_i_33_n_5;
  wire ram_reg_0_i_35_n_5;
  wire reg_3241;
  wire select_ln24_17_reg_1463_reg;
  wire select_ln24_19_fu_756_p3;
  wire select_ln24_23_reg_1478;
  wire [4:0]select_ln24_fu_512_p3;
  wire [4:0]select_ln24_reg_1405;
  wire \select_ln27_reg_1351[0]_i_1_n_5 ;
  wire \select_ln27_reg_1351[1]_i_1_n_5 ;
  wire \select_ln27_reg_1351_reg_n_5_[0] ;
  wire \select_ln27_reg_1351_reg_n_5_[1] ;
  wire \select_ln32_15_reg_1630[9]_i_1_n_5 ;
  wire \select_ln32_15_reg_1630[9]_i_4_n_5 ;
  wire \select_ln32_15_reg_1630_reg_n_5_[0] ;
  wire \select_ln32_15_reg_1630_reg_n_5_[1] ;
  wire \select_ln32_15_reg_1630_reg_n_5_[2] ;
  wire \select_ln32_15_reg_1630_reg_n_5_[3] ;
  wire \select_ln32_15_reg_1630_reg_n_5_[4] ;
  wire \select_ln32_15_reg_1630_reg_n_5_[5] ;
  wire \select_ln32_15_reg_1630_reg_n_5_[6] ;
  wire \select_ln32_15_reg_1630_reg_n_5_[7] ;
  wire \select_ln32_15_reg_1630_reg_n_5_[8] ;
  wire \select_ln32_15_reg_1630_reg_n_5_[9] ;
  wire [4:0]select_ln32_fu_968_p3;
  wire [4:0]select_ln32_reg_1615;
  wire [9:3]tmp10_0_0_fu_384_p2;
  wire [9:1]tmp10_0_0_mid2_fu_663_p3;
  wire \tmp10_0_0_mid2_reg_1483[4]_i_2_n_5 ;
  wire \tmp10_0_0_mid2_reg_1483[5]_i_2_n_5 ;
  wire \tmp10_0_0_mid2_reg_1483[6]_i_2_n_5 ;
  wire \tmp10_0_0_mid2_reg_1483[7]_i_2_n_5 ;
  wire \tmp10_0_0_mid2_reg_1483[9]_i_2_n_5 ;
  wire [8:0]tmp10_0_0_mid2_reg_1483_reg;
  wire \tmp10_0_0_reg_1356[2]_i_1_n_5 ;
  wire \tmp10_0_0_reg_1356[4]_i_1_n_5 ;
  wire \tmp10_0_0_reg_1356[6]_i_1_n_5 ;
  wire \tmp10_0_0_reg_1356[7]_i_1_n_5 ;
  wire \tmp10_0_0_reg_1356[8]_i_1_n_5 ;
  wire \tmp10_0_0_reg_1356_reg_n_5_[1] ;
  wire \tmp10_0_0_reg_1356_reg_n_5_[2] ;
  wire \tmp10_0_0_reg_1356_reg_n_5_[3] ;
  wire \tmp10_0_0_reg_1356_reg_n_5_[4] ;
  wire \tmp10_0_0_reg_1356_reg_n_5_[5] ;
  wire \tmp10_0_0_reg_1356_reg_n_5_[6] ;
  wire \tmp10_0_0_reg_1356_reg_n_5_[7] ;
  wire \tmp10_0_0_reg_1356_reg_n_5_[8] ;
  wire \tmp10_0_0_reg_1356_reg_n_5_[9] ;
  wire [9:2]tmp10_1_0_fu_420_p2;
  wire [9:1]tmp10_1_0_mid2_fu_705_p3;
  wire \tmp10_1_0_mid2_reg_1488[5]_i_2_n_5 ;
  wire \tmp10_1_0_mid2_reg_1488[8]_i_2_n_5 ;
  wire \tmp10_1_0_mid2_reg_1488[9]_i_1_n_5 ;
  wire [8:0]tmp10_1_0_mid2_reg_1488_reg;
  wire \tmp10_1_0_reg_1361[1]_i_1_n_5 ;
  wire \tmp10_1_0_reg_1361[5]_i_1_n_5 ;
  wire \tmp10_1_0_reg_1361[6]_i_1_n_5 ;
  wire \tmp10_1_0_reg_1361[7]_i_1_n_5 ;
  wire [8:0]tmp10_1_0_reg_1361_reg;
  wire [9:1]tmp10_2_0_mid2_fu_961_p3;
  wire [9:1]tmp10_2_0_mid2_reg_1608;
  wire \tmp10_2_0_mid2_reg_1608[5]_i_2_n_5 ;
  wire \tmp10_2_0_mid2_reg_1608[6]_i_2_n_5 ;
  wire \tmp10_2_0_mid2_reg_1608[7]_i_2_n_5 ;
  wire \tmp10_2_0_mid2_reg_1608[8]_i_2_n_5 ;
  wire \tmp10_2_0_mid2_reg_1608[9]_i_1_n_5 ;
  wire \tmp10_2_0_mid2_reg_1608[9]_i_4_n_5 ;
  wire \tmp10_2_0_mid2_reg_1608[9]_i_5_n_5 ;
  wire tmp10_2_0_mid2_reg_1608_reg0;
  wire \tmp10_2_0_reg_1366[6]_i_1_n_5 ;
  wire \tmp10_2_0_reg_1366[8]_i_2_n_5 ;
  wire \tmp10_2_0_reg_1366[8]_i_3_n_5 ;
  wire \tmp10_2_0_reg_1366[8]_i_4_n_5 ;
  wire \tmp10_2_0_reg_1366[9]_i_2_n_5 ;
  wire [8:1]tmp10_2_0_reg_1366_reg;
  wire [0:0]tmp11_fu_458_p2;
  wire [4:0]tmp11_mid1_fu_712_p2;
  wire [4:0]tmp11_mid1_reg_1495;
  wire \tmp11_mid1_reg_1495[2]_i_1_n_5 ;
  wire \tmp11_mid1_reg_1495[4]_i_1_n_5 ;
  wire [9:3]tmp12_fu_488_p2;
  wire \tmp12_reg_1371[7]_i_1_n_5 ;
  wire \tmp12_reg_1371[8]_i_1_n_5 ;
  wire \tmp12_reg_1371[9]_i_2_n_5 ;
  wire \tmp12_reg_1371[9]_i_3_n_5 ;
  wire \tmp12_reg_1371[9]_i_4_n_5 ;
  wire \tmp12_reg_1371[9]_i_5_n_5 ;
  wire \tmp12_reg_1371[9]_i_6_n_5 ;
  wire \tmp12_reg_1371_reg_n_5_[2] ;
  wire \tmp12_reg_1371_reg_n_5_[3] ;
  wire \tmp12_reg_1371_reg_n_5_[4] ;
  wire \tmp12_reg_1371_reg_n_5_[5] ;
  wire \tmp12_reg_1371_reg_n_5_[6] ;
  wire \tmp12_reg_1371_reg_n_5_[7] ;
  wire \tmp12_reg_1371_reg_n_5_[8] ;
  wire \tmp12_reg_1371_reg_n_5_[9] ;
  wire [15:0]trunc_ln48_1_fu_1098_p4;
  wire [15:0]trunc_ln48_2_fu_1135_p4;
  wire [15:0]trunc_ln48_3_fu_1144_p4;
  wire [15:0]trunc_ln48_4_fu_1182_p4;
  wire [15:0]trunc_ln48_5_fu_1191_p4;
  wire [15:0]trunc_ln48_6_reg_1750;
  wire [15:0]trunc_ln48_7_reg_1755;
  wire [15:0]trunc_ln48_8_fu_1239_p4;
  wire [15:0]trunc_ln_fu_1089_p4;
  wire xor_ln24_2_reg_1422;
  wire \xor_ln24_2_reg_1422[0]_i_1_n_5 ;
  wire [0:0]zext_ln27_1_reg_1329;
  wire \zext_ln27_1_reg_1329[0]_i_1_n_5 ;
  wire zext_ln27_2_fu_344_p1;
  wire [4:0]zext_ln40_12_fu_731_p1;
  wire [4:1]zext_ln40_12_reg_1518_reg;
  wire [4:1]zext_ln40_14_fu_881_p1;
  wire [4:1]zext_ln40_1_reg_1501;
  wire [0:0]\NLW_add_ln40_10_reg_1675_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln40_10_reg_1675_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln40_10_reg_1675_reg[9]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln40_11_reg_1680_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln40_11_reg_1680_reg[9]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln40_11_reg_1680_reg[9]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln40_3_reg_1523_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln40_3_reg_1523_reg[10]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln40_3_reg_1523_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln40_5_reg_1563_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln40_5_reg_1563_reg[10]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln40_5_reg_1563_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln40_6_reg_1568_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln40_6_reg_1568_reg[10]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln40_6_reg_1568_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln40_7_reg_1573_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln40_7_reg_1573_reg[10]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln40_7_reg_1573_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln40_8_reg_1578_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln40_8_reg_1578_reg[10]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln40_8_reg_1578_reg[4]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln40_9_reg_1670_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln40_9_reg_1670_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln40_9_reg_1670_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln40_reg_1507_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln40_reg_1507_reg[10]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln40_reg_1507_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln48_1_reg_1710_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln48_3_reg_1730_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln48_4_reg_1745_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln48_6_reg_1765_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln48_8_reg_1770_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln48_reg_1583_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln48_reg_1583_reg[10]_i_1_O_UNCONNECTED ;
  wire NLW_mul_ln40_1_reg_1655_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln40_1_reg_1655_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln40_1_reg_1655_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln40_1_reg_1655_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln40_1_reg_1655_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln40_1_reg_1655_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln40_1_reg_1655_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln40_1_reg_1655_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln40_1_reg_1655_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln40_1_reg_1655_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln40_1_reg_1655_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln40_2_reg_1690_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln40_2_reg_1690_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln40_2_reg_1690_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln40_2_reg_1690_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln40_2_reg_1690_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln40_2_reg_1690_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln40_2_reg_1690_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln40_2_reg_1690_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln40_2_reg_1690_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln40_2_reg_1690_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln40_2_reg_1690_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln40_3_reg_1695_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln40_3_reg_1695_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln40_3_reg_1695_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln40_3_reg_1695_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln40_3_reg_1695_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln40_3_reg_1695_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln40_3_reg_1695_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln40_3_reg_1695_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln40_3_reg_1695_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln40_3_reg_1695_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln40_3_reg_1695_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln40_4_reg_1715_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln40_4_reg_1715_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln40_4_reg_1715_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln40_4_reg_1715_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln40_4_reg_1715_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln40_4_reg_1715_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln40_4_reg_1715_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln40_4_reg_1715_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln40_4_reg_1715_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln40_4_reg_1715_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln40_4_reg_1715_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln40_5_reg_1720_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln40_5_reg_1720_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln40_5_reg_1720_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln40_5_reg_1720_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln40_5_reg_1720_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln40_5_reg_1720_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln40_5_reg_1720_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln40_5_reg_1720_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln40_5_reg_1720_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln40_5_reg_1720_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln40_5_reg_1720_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln40_6_reg_1735_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln40_6_reg_1735_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln40_6_reg_1735_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln40_6_reg_1735_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln40_6_reg_1735_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln40_6_reg_1735_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln40_6_reg_1735_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln40_6_reg_1735_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln40_6_reg_1735_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln40_6_reg_1735_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln40_6_reg_1735_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln40_7_reg_1740_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln40_7_reg_1740_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln40_7_reg_1740_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln40_7_reg_1740_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln40_7_reg_1740_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln40_7_reg_1740_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln40_7_reg_1740_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln40_7_reg_1740_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln40_7_reg_1740_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln40_7_reg_1740_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln40_7_reg_1740_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln40_8_reg_1760_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln40_8_reg_1760_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln40_8_reg_1760_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln40_8_reg_1760_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln40_8_reg_1760_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln40_8_reg_1760_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln40_8_reg_1760_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln40_8_reg_1760_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln40_8_reg_1760_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln40_8_reg_1760_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln40_8_reg_1760_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln40_reg_1650_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln40_reg_1650_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln40_reg_1650_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln40_reg_1650_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln40_reg_1650_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln40_reg_1650_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln40_reg_1650_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln40_reg_1650_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln40_reg_1650_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln40_reg_1650_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln40_reg_1650_reg_PCOUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \add_ln24_reg_1380[0]_i_1 
       (.I0(add_ln24_reg_1380_reg[0]),
        .I1(\icmp_ln24_reg_1376_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\indvar_flatten80_reg_265_reg_n_5_[0] ),
        .O(add_ln24_fu_500_p2[0]));
  LUT5 #(
    .INIT(32'h5A335ACC)) 
    \add_ln24_reg_1380[1]_i_1 
       (.I0(\indvar_flatten80_reg_265_reg_n_5_[1] ),
        .I1(add_ln24_reg_1380_reg[1]),
        .I2(\indvar_flatten80_reg_265_reg_n_5_[0] ),
        .I3(\icmp_ln24_reg_1376[0]_i_3_n_5 ),
        .I4(add_ln24_reg_1380_reg[0]),
        .O(add_ln24_fu_500_p2[1]));
  LUT6 #(
    .INIT(64'hB8B8B8B8478B74B8)) 
    \add_ln24_reg_1380[2]_i_1 
       (.I0(\indvar_flatten80_reg_265_reg_n_5_[2] ),
        .I1(\icmp_ln24_reg_1376[0]_i_3_n_5 ),
        .I2(add_ln24_reg_1380_reg[2]),
        .I3(\indvar_flatten80_reg_265_reg_n_5_[1] ),
        .I4(add_ln24_reg_1380_reg[1]),
        .I5(add_ln24_fu_500_p2[0]),
        .O(add_ln24_fu_500_p2[2]));
  LUT5 #(
    .INIT(32'hAEA2515D)) 
    \add_ln24_reg_1380[3]_i_1 
       (.I0(\indvar_flatten80_reg_265_reg_n_5_[3] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln24_reg_1376_reg_n_5_[0] ),
        .I3(add_ln24_reg_1380_reg[3]),
        .I4(\add_ln24_reg_1380[4]_i_2_n_5 ),
        .O(add_ln24_fu_500_p2[3]));
  LUT6 #(
    .INIT(64'hA5A5C3CCAAAAC3CC)) 
    \add_ln24_reg_1380[4]_i_1 
       (.I0(\indvar_flatten80_reg_265_reg_n_5_[4] ),
        .I1(add_ln24_reg_1380_reg[4]),
        .I2(\add_ln24_reg_1380[4]_i_2_n_5 ),
        .I3(add_ln24_reg_1380_reg[3]),
        .I4(\icmp_ln24_reg_1376[0]_i_3_n_5 ),
        .I5(\indvar_flatten80_reg_265_reg_n_5_[3] ),
        .O(add_ln24_fu_500_p2[4]));
  LUT6 #(
    .INIT(64'hAFAFBBFFFFFFBBFF)) 
    \add_ln24_reg_1380[4]_i_2 
       (.I0(add_ln24_fu_500_p2[0]),
        .I1(add_ln24_reg_1380_reg[1]),
        .I2(\indvar_flatten80_reg_265_reg_n_5_[1] ),
        .I3(add_ln24_reg_1380_reg[2]),
        .I4(\icmp_ln24_reg_1376[0]_i_3_n_5 ),
        .I5(\indvar_flatten80_reg_265_reg_n_5_[2] ),
        .O(\add_ln24_reg_1380[4]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hBA8A4575)) 
    \add_ln24_reg_1380[5]_i_1 
       (.I0(\indvar_flatten80_reg_265_reg_n_5_[5] ),
        .I1(\icmp_ln24_reg_1376_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(add_ln24_reg_1380_reg[5]),
        .I4(\add_ln24_reg_1380[5]_i_2_n_5 ),
        .O(add_ln24_fu_500_p2[5]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \add_ln24_reg_1380[5]_i_2 
       (.I0(\indvar_flatten80_reg_265_reg_n_5_[4] ),
        .I1(add_ln24_reg_1380_reg[4]),
        .I2(\add_ln24_reg_1380[4]_i_2_n_5 ),
        .I3(add_ln24_reg_1380_reg[3]),
        .I4(\icmp_ln24_reg_1376[0]_i_3_n_5 ),
        .I5(\indvar_flatten80_reg_265_reg_n_5_[3] ),
        .O(\add_ln24_reg_1380[5]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \add_ln24_reg_1380[6]_i_1 
       (.I0(\add_ln24_reg_1380[6]_i_2_n_5 ),
        .I1(\indvar_flatten80_reg_265_reg_n_5_[6] ),
        .I2(\icmp_ln24_reg_1376_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(add_ln24_reg_1380_reg[6]),
        .O(add_ln24_fu_500_p2[6]));
  LUT6 #(
    .INIT(64'hAAAABAAAFFFFBFFF)) 
    \add_ln24_reg_1380[6]_i_2 
       (.I0(\add_ln24_reg_1380[5]_i_2_n_5 ),
        .I1(add_ln24_reg_1380_reg[5]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln24_reg_1376_reg_n_5_[0] ),
        .I5(\indvar_flatten80_reg_265_reg_n_5_[5] ),
        .O(\add_ln24_reg_1380[6]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h04F7FB08)) 
    \add_ln24_reg_1380[7]_i_1 
       (.I0(add_ln24_reg_1380_reg[7]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln24_reg_1376_reg_n_5_[0] ),
        .I3(\indvar_flatten80_reg_265_reg_n_5_[7] ),
        .I4(\add_ln24_reg_1380[9]_i_5_n_5 ),
        .O(add_ln24_fu_500_p2[7]));
  LUT6 #(
    .INIT(64'h1DFF2ECCD133E200)) 
    \add_ln24_reg_1380[8]_i_1 
       (.I0(add_ln24_reg_1380_reg[7]),
        .I1(\icmp_ln24_reg_1376[0]_i_3_n_5 ),
        .I2(\indvar_flatten80_reg_265_reg_n_5_[7] ),
        .I3(\add_ln24_reg_1380[9]_i_5_n_5 ),
        .I4(add_ln24_reg_1380_reg[8]),
        .I5(\indvar_flatten80_reg_265_reg_n_5_[8] ),
        .O(add_ln24_fu_500_p2[8]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln24_reg_1380[9]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .O(add_ln24_reg_13800));
  LUT6 #(
    .INIT(64'hE21DE2E2E2E2E2E2)) 
    \add_ln24_reg_1380[9]_i_2 
       (.I0(add_ln24_reg_1380_reg[9]),
        .I1(\icmp_ln24_reg_1376[0]_i_3_n_5 ),
        .I2(\indvar_flatten80_reg_265_reg_n_5_[9] ),
        .I3(\add_ln24_reg_1380[9]_i_3_n_5 ),
        .I4(\add_ln24_reg_1380[9]_i_4_n_5 ),
        .I5(\add_ln24_reg_1380[9]_i_5_n_5 ),
        .O(add_ln24_fu_500_p2[9]));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \add_ln24_reg_1380[9]_i_3 
       (.I0(add_ln24_reg_1380_reg[8]),
        .I1(\icmp_ln24_reg_1376_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\indvar_flatten80_reg_265_reg_n_5_[8] ),
        .O(\add_ln24_reg_1380[9]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \add_ln24_reg_1380[9]_i_4 
       (.I0(\indvar_flatten80_reg_265_reg_n_5_[7] ),
        .I1(\icmp_ln24_reg_1376_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(add_ln24_reg_1380_reg[7]),
        .O(\add_ln24_reg_1380[9]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h00000000FFBF0080)) 
    \add_ln24_reg_1380[9]_i_5 
       (.I0(add_ln24_reg_1380_reg[6]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln24_reg_1376_reg_n_5_[0] ),
        .I4(\indvar_flatten80_reg_265_reg_n_5_[6] ),
        .I5(\add_ln24_reg_1380[6]_i_2_n_5 ),
        .O(\add_ln24_reg_1380[9]_i_5_n_5 ));
  FDRE \add_ln24_reg_1380_reg[0] 
       (.C(ap_clk),
        .CE(add_ln24_reg_13800),
        .D(add_ln24_fu_500_p2[0]),
        .Q(add_ln24_reg_1380_reg[0]),
        .R(1'b0));
  FDRE \add_ln24_reg_1380_reg[1] 
       (.C(ap_clk),
        .CE(add_ln24_reg_13800),
        .D(add_ln24_fu_500_p2[1]),
        .Q(add_ln24_reg_1380_reg[1]),
        .R(1'b0));
  FDRE \add_ln24_reg_1380_reg[2] 
       (.C(ap_clk),
        .CE(add_ln24_reg_13800),
        .D(add_ln24_fu_500_p2[2]),
        .Q(add_ln24_reg_1380_reg[2]),
        .R(1'b0));
  FDRE \add_ln24_reg_1380_reg[3] 
       (.C(ap_clk),
        .CE(add_ln24_reg_13800),
        .D(add_ln24_fu_500_p2[3]),
        .Q(add_ln24_reg_1380_reg[3]),
        .R(1'b0));
  FDRE \add_ln24_reg_1380_reg[4] 
       (.C(ap_clk),
        .CE(add_ln24_reg_13800),
        .D(add_ln24_fu_500_p2[4]),
        .Q(add_ln24_reg_1380_reg[4]),
        .R(1'b0));
  FDRE \add_ln24_reg_1380_reg[5] 
       (.C(ap_clk),
        .CE(add_ln24_reg_13800),
        .D(add_ln24_fu_500_p2[5]),
        .Q(add_ln24_reg_1380_reg[5]),
        .R(1'b0));
  FDRE \add_ln24_reg_1380_reg[6] 
       (.C(ap_clk),
        .CE(add_ln24_reg_13800),
        .D(add_ln24_fu_500_p2[6]),
        .Q(add_ln24_reg_1380_reg[6]),
        .R(1'b0));
  FDRE \add_ln24_reg_1380_reg[7] 
       (.C(ap_clk),
        .CE(add_ln24_reg_13800),
        .D(add_ln24_fu_500_p2[7]),
        .Q(add_ln24_reg_1380_reg[7]),
        .R(1'b0));
  FDRE \add_ln24_reg_1380_reg[8] 
       (.C(ap_clk),
        .CE(add_ln24_reg_13800),
        .D(add_ln24_fu_500_p2[8]),
        .Q(add_ln24_reg_1380_reg[8]),
        .R(1'b0));
  FDRE \add_ln24_reg_1380_reg[9] 
       (.C(ap_clk),
        .CE(add_ln24_reg_13800),
        .D(add_ln24_fu_500_p2[9]),
        .Q(add_ln24_reg_1380_reg[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_10_reg_1675[1]_i_1 
       (.I0(tmp10_2_0_mid2_reg_1608[1]),
        .I1(out_w_reg_1512[1]),
        .O(add_ln40_10_fu_1073_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_10_reg_1675[4]_i_2 
       (.I0(tmp10_2_0_mid2_reg_1608[4]),
        .I1(out_w_reg_1512[4]),
        .O(\add_ln40_10_reg_1675[4]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_10_reg_1675[4]_i_3 
       (.I0(tmp10_2_0_mid2_reg_1608[3]),
        .I1(out_w_reg_1512[3]),
        .O(\add_ln40_10_reg_1675[4]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_10_reg_1675[4]_i_4 
       (.I0(tmp10_2_0_mid2_reg_1608[2]),
        .I1(out_w_reg_1512[2]),
        .O(\add_ln40_10_reg_1675[4]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_10_reg_1675[4]_i_5 
       (.I0(tmp10_2_0_mid2_reg_1608[1]),
        .I1(out_w_reg_1512[1]),
        .O(\add_ln40_10_reg_1675[4]_i_5_n_5 ));
  FDRE \add_ln40_10_reg_1675_reg[0] 
       (.C(ap_clk),
        .CE(add_ln40_10_reg_16750),
        .D(out_w_reg_1512[0]),
        .Q(add_ln40_10_reg_1675[0]),
        .R(1'b0));
  FDRE \add_ln40_10_reg_1675_reg[1] 
       (.C(ap_clk),
        .CE(add_ln40_10_reg_16750),
        .D(add_ln40_10_fu_1073_p2[1]),
        .Q(add_ln40_10_reg_1675[1]),
        .R(1'b0));
  FDRE \add_ln40_10_reg_1675_reg[2] 
       (.C(ap_clk),
        .CE(add_ln40_10_reg_16750),
        .D(add_ln40_10_fu_1073_p2[2]),
        .Q(add_ln40_10_reg_1675[2]),
        .R(1'b0));
  FDRE \add_ln40_10_reg_1675_reg[3] 
       (.C(ap_clk),
        .CE(add_ln40_10_reg_16750),
        .D(add_ln40_10_fu_1073_p2[3]),
        .Q(add_ln40_10_reg_1675[3]),
        .R(1'b0));
  FDRE \add_ln40_10_reg_1675_reg[4] 
       (.C(ap_clk),
        .CE(add_ln40_10_reg_16750),
        .D(add_ln40_10_fu_1073_p2[4]),
        .Q(add_ln40_10_reg_1675[4]),
        .R(1'b0));
  CARRY4 \add_ln40_10_reg_1675_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln40_10_reg_1675_reg[4]_i_1_n_5 ,\add_ln40_10_reg_1675_reg[4]_i_1_n_6 ,\add_ln40_10_reg_1675_reg[4]_i_1_n_7 ,\add_ln40_10_reg_1675_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(tmp10_2_0_mid2_reg_1608[4:1]),
        .O({add_ln40_10_fu_1073_p2[4:2],\NLW_add_ln40_10_reg_1675_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\add_ln40_10_reg_1675[4]_i_2_n_5 ,\add_ln40_10_reg_1675[4]_i_3_n_5 ,\add_ln40_10_reg_1675[4]_i_4_n_5 ,\add_ln40_10_reg_1675[4]_i_5_n_5 }));
  FDRE \add_ln40_10_reg_1675_reg[5] 
       (.C(ap_clk),
        .CE(add_ln40_10_reg_16750),
        .D(add_ln40_10_fu_1073_p2[5]),
        .Q(add_ln40_10_reg_1675[5]),
        .R(1'b0));
  FDRE \add_ln40_10_reg_1675_reg[6] 
       (.C(ap_clk),
        .CE(add_ln40_10_reg_16750),
        .D(add_ln40_10_fu_1073_p2[6]),
        .Q(add_ln40_10_reg_1675[6]),
        .R(1'b0));
  FDRE \add_ln40_10_reg_1675_reg[7] 
       (.C(ap_clk),
        .CE(add_ln40_10_reg_16750),
        .D(add_ln40_10_fu_1073_p2[7]),
        .Q(add_ln40_10_reg_1675[7]),
        .R(1'b0));
  FDRE \add_ln40_10_reg_1675_reg[8] 
       (.C(ap_clk),
        .CE(add_ln40_10_reg_16750),
        .D(add_ln40_10_fu_1073_p2[8]),
        .Q(add_ln40_10_reg_1675[8]),
        .R(1'b0));
  CARRY4 \add_ln40_10_reg_1675_reg[8]_i_1 
       (.CI(\add_ln40_10_reg_1675_reg[4]_i_1_n_5 ),
        .CO({\add_ln40_10_reg_1675_reg[8]_i_1_n_5 ,\add_ln40_10_reg_1675_reg[8]_i_1_n_6 ,\add_ln40_10_reg_1675_reg[8]_i_1_n_7 ,\add_ln40_10_reg_1675_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_10_fu_1073_p2[8:5]),
        .S(tmp10_2_0_mid2_reg_1608[8:5]));
  FDRE \add_ln40_10_reg_1675_reg[9] 
       (.C(ap_clk),
        .CE(add_ln40_10_reg_16750),
        .D(add_ln40_10_fu_1073_p2[9]),
        .Q(add_ln40_10_reg_1675[9]),
        .R(1'b0));
  CARRY4 \add_ln40_10_reg_1675_reg[9]_i_1 
       (.CI(\add_ln40_10_reg_1675_reg[8]_i_1_n_5 ),
        .CO(\NLW_add_ln40_10_reg_1675_reg[9]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln40_10_reg_1675_reg[9]_i_1_O_UNCONNECTED [3:1],add_ln40_10_fu_1073_p2[9]}),
        .S({1'b0,1'b0,1'b0,tmp10_2_0_mid2_reg_1608[9]}));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_11_reg_1680[1]_i_1 
       (.I0(tmp10_2_0_mid2_reg_1608[1]),
        .I1(add_ln40_4_reg_1558[1]),
        .O(add_ln40_11_fu_1078_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_11_reg_1680[4]_i_2 
       (.I0(tmp10_2_0_mid2_reg_1608[4]),
        .I1(add_ln40_4_reg_1558[4]),
        .O(\add_ln40_11_reg_1680[4]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_11_reg_1680[4]_i_3 
       (.I0(tmp10_2_0_mid2_reg_1608[3]),
        .I1(add_ln40_4_reg_1558[3]),
        .O(\add_ln40_11_reg_1680[4]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_11_reg_1680[4]_i_4 
       (.I0(tmp10_2_0_mid2_reg_1608[2]),
        .I1(add_ln40_4_reg_1558[2]),
        .O(\add_ln40_11_reg_1680[4]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_11_reg_1680[4]_i_5 
       (.I0(tmp10_2_0_mid2_reg_1608[1]),
        .I1(add_ln40_4_reg_1558[1]),
        .O(\add_ln40_11_reg_1680[4]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln40_11_reg_1680[9]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln24_reg_1376_reg_n_5_[0] ),
        .O(add_ln40_10_reg_16750));
  FDRE \add_ln40_11_reg_1680_reg[0] 
       (.C(ap_clk),
        .CE(add_ln40_10_reg_16750),
        .D(add_ln40_5_reg_1563[0]),
        .Q(add_ln40_11_reg_1680[0]),
        .R(1'b0));
  FDRE \add_ln40_11_reg_1680_reg[1] 
       (.C(ap_clk),
        .CE(add_ln40_10_reg_16750),
        .D(add_ln40_11_fu_1078_p2[1]),
        .Q(add_ln40_11_reg_1680[1]),
        .R(1'b0));
  FDRE \add_ln40_11_reg_1680_reg[2] 
       (.C(ap_clk),
        .CE(add_ln40_10_reg_16750),
        .D(add_ln40_11_fu_1078_p2[2]),
        .Q(add_ln40_11_reg_1680[2]),
        .R(1'b0));
  FDRE \add_ln40_11_reg_1680_reg[3] 
       (.C(ap_clk),
        .CE(add_ln40_10_reg_16750),
        .D(add_ln40_11_fu_1078_p2[3]),
        .Q(add_ln40_11_reg_1680[3]),
        .R(1'b0));
  FDRE \add_ln40_11_reg_1680_reg[4] 
       (.C(ap_clk),
        .CE(add_ln40_10_reg_16750),
        .D(add_ln40_11_fu_1078_p2[4]),
        .Q(add_ln40_11_reg_1680[4]),
        .R(1'b0));
  CARRY4 \add_ln40_11_reg_1680_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln40_11_reg_1680_reg[4]_i_1_n_5 ,\add_ln40_11_reg_1680_reg[4]_i_1_n_6 ,\add_ln40_11_reg_1680_reg[4]_i_1_n_7 ,\add_ln40_11_reg_1680_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(tmp10_2_0_mid2_reg_1608[4:1]),
        .O({add_ln40_11_fu_1078_p2[4:2],\NLW_add_ln40_11_reg_1680_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\add_ln40_11_reg_1680[4]_i_2_n_5 ,\add_ln40_11_reg_1680[4]_i_3_n_5 ,\add_ln40_11_reg_1680[4]_i_4_n_5 ,\add_ln40_11_reg_1680[4]_i_5_n_5 }));
  FDRE \add_ln40_11_reg_1680_reg[5] 
       (.C(ap_clk),
        .CE(add_ln40_10_reg_16750),
        .D(add_ln40_11_fu_1078_p2[5]),
        .Q(add_ln40_11_reg_1680[5]),
        .R(1'b0));
  FDRE \add_ln40_11_reg_1680_reg[6] 
       (.C(ap_clk),
        .CE(add_ln40_10_reg_16750),
        .D(add_ln40_11_fu_1078_p2[6]),
        .Q(add_ln40_11_reg_1680[6]),
        .R(1'b0));
  FDRE \add_ln40_11_reg_1680_reg[7] 
       (.C(ap_clk),
        .CE(add_ln40_10_reg_16750),
        .D(add_ln40_11_fu_1078_p2[7]),
        .Q(add_ln40_11_reg_1680[7]),
        .R(1'b0));
  FDRE \add_ln40_11_reg_1680_reg[8] 
       (.C(ap_clk),
        .CE(add_ln40_10_reg_16750),
        .D(add_ln40_11_fu_1078_p2[8]),
        .Q(add_ln40_11_reg_1680[8]),
        .R(1'b0));
  CARRY4 \add_ln40_11_reg_1680_reg[8]_i_1 
       (.CI(\add_ln40_11_reg_1680_reg[4]_i_1_n_5 ),
        .CO({\add_ln40_11_reg_1680_reg[8]_i_1_n_5 ,\add_ln40_11_reg_1680_reg[8]_i_1_n_6 ,\add_ln40_11_reg_1680_reg[8]_i_1_n_7 ,\add_ln40_11_reg_1680_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_11_fu_1078_p2[8:5]),
        .S(tmp10_2_0_mid2_reg_1608[8:5]));
  FDRE \add_ln40_11_reg_1680_reg[9] 
       (.C(ap_clk),
        .CE(add_ln40_10_reg_16750),
        .D(add_ln40_11_fu_1078_p2[9]),
        .Q(add_ln40_11_reg_1680[9]),
        .R(1'b0));
  CARRY4 \add_ln40_11_reg_1680_reg[9]_i_2 
       (.CI(\add_ln40_11_reg_1680_reg[8]_i_1_n_5 ),
        .CO(\NLW_add_ln40_11_reg_1680_reg[9]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln40_11_reg_1680_reg[9]_i_2_O_UNCONNECTED [3:1],add_ln40_11_fu_1078_p2[9]}),
        .S({1'b0,1'b0,1'b0,tmp10_2_0_mid2_reg_1608[9]}));
  LUT6 #(
    .INIT(64'hFF0F444400004444)) 
    \add_ln40_3_reg_1523[10]_i_2 
       (.I0(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .I1(\tmp10_0_0_reg_1356_reg_n_5_[9] ),
        .I2(\tmp10_0_0_mid2_reg_1483[9]_i_2_n_5 ),
        .I3(p_shl19_cast_mid1_fu_642_p1[8]),
        .I4(and_ln24_reg_1428),
        .I5(p_shl19_cast_mid1_fu_642_p1[9]),
        .O(\add_ln40_3_reg_1523[10]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hF4040BFB0BFBF404)) 
    \add_ln40_3_reg_1523[1]_i_1 
       (.I0(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .I1(\tmp10_0_0_reg_1356_reg_n_5_[1] ),
        .I2(and_ln24_reg_1428),
        .I3(p_shl19_cast_mid1_fu_642_p1[5]),
        .I4(\out_w_0_mid2_reg_1445_reg_n_5_[1] ),
        .I5(\out_w_0_mid2_reg_1445_reg_n_5_[0] ),
        .O(add_ln40_3_fu_735_p2[1]));
  LUT6 #(
    .INIT(64'h955555556AAAAAAA)) 
    \add_ln40_3_reg_1523[4]_i_2 
       (.I0(tmp10_0_0_mid2_fu_663_p3[4]),
        .I1(\out_w_0_mid2_reg_1445_reg_n_5_[3] ),
        .I2(\out_w_0_mid2_reg_1445_reg_n_5_[0] ),
        .I3(\out_w_0_mid2_reg_1445_reg_n_5_[1] ),
        .I4(\out_w_0_mid2_reg_1445_reg_n_5_[2] ),
        .I5(\out_w_0_mid2_reg_1445_reg_n_5_[4] ),
        .O(\add_ln40_3_reg_1523[4]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \add_ln40_3_reg_1523[4]_i_3 
       (.I0(tmp10_0_0_mid2_fu_663_p3[3]),
        .I1(\out_w_0_mid2_reg_1445_reg_n_5_[2] ),
        .I2(\out_w_0_mid2_reg_1445_reg_n_5_[1] ),
        .I3(\out_w_0_mid2_reg_1445_reg_n_5_[0] ),
        .I4(\out_w_0_mid2_reg_1445_reg_n_5_[3] ),
        .O(\add_ln40_3_reg_1523[4]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h956A)) 
    \add_ln40_3_reg_1523[4]_i_4 
       (.I0(tmp10_0_0_mid2_fu_663_p3[2]),
        .I1(\out_w_0_mid2_reg_1445_reg_n_5_[0] ),
        .I2(\out_w_0_mid2_reg_1445_reg_n_5_[1] ),
        .I3(\out_w_0_mid2_reg_1445_reg_n_5_[2] ),
        .O(\add_ln40_3_reg_1523[4]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hF4040BFB0BFBF404)) 
    \add_ln40_3_reg_1523[4]_i_5 
       (.I0(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .I1(\tmp10_0_0_reg_1356_reg_n_5_[1] ),
        .I2(and_ln24_reg_1428),
        .I3(p_shl19_cast_mid1_fu_642_p1[5]),
        .I4(\out_w_0_mid2_reg_1445_reg_n_5_[1] ),
        .I5(\out_w_0_mid2_reg_1445_reg_n_5_[0] ),
        .O(\add_ln40_3_reg_1523[4]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h60606F60)) 
    \add_ln40_3_reg_1523[8]_i_2 
       (.I0(p_shl19_cast_mid1_fu_642_p1[8]),
        .I1(\tmp10_0_0_mid2_reg_1483[9]_i_2_n_5 ),
        .I2(and_ln24_reg_1428),
        .I3(\tmp10_0_0_reg_1356_reg_n_5_[8] ),
        .I4(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .O(\add_ln40_3_reg_1523[8]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h60606F60)) 
    \add_ln40_3_reg_1523[8]_i_3 
       (.I0(p_shl19_cast_mid1_fu_642_p1[7]),
        .I1(\tmp10_0_0_mid2_reg_1483[7]_i_2_n_5 ),
        .I2(and_ln24_reg_1428),
        .I3(\tmp10_0_0_reg_1356_reg_n_5_[7] ),
        .I4(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .O(\add_ln40_3_reg_1523[8]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h90909F90)) 
    \add_ln40_3_reg_1523[8]_i_4 
       (.I0(p_shl19_cast_mid1_fu_642_p1[6]),
        .I1(\tmp10_0_0_mid2_reg_1483[6]_i_2_n_5 ),
        .I2(and_ln24_reg_1428),
        .I3(\tmp10_0_0_reg_1356_reg_n_5_[6] ),
        .I4(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .O(\add_ln40_3_reg_1523[8]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h6900690069FF6900)) 
    \add_ln40_3_reg_1523[8]_i_5 
       (.I0(\tmp10_0_0_mid2_reg_1483[5]_i_2_n_5 ),
        .I1(p_shl19_cast_mid1_fu_642_p1[9]),
        .I2(p_shl19_cast_mid1_fu_642_p1[5]),
        .I3(and_ln24_reg_1428),
        .I4(\tmp10_0_0_reg_1356_reg_n_5_[5] ),
        .I5(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .O(\add_ln40_3_reg_1523[8]_i_5_n_5 ));
  FDRE \add_ln40_3_reg_1523_reg[0] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15230),
        .D(zext_ln40_12_fu_731_p1[0]),
        .Q(add_ln40_3_reg_1523[0]),
        .R(1'b0));
  FDRE \add_ln40_3_reg_1523_reg[10] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15230),
        .D(add_ln40_3_fu_735_p2[10]),
        .Q(add_ln40_3_reg_1523[10]),
        .R(1'b0));
  CARRY4 \add_ln40_3_reg_1523_reg[10]_i_1 
       (.CI(\add_ln40_3_reg_1523_reg[8]_i_1_n_5 ),
        .CO({\NLW_add_ln40_3_reg_1523_reg[10]_i_1_CO_UNCONNECTED [3:2],add_ln40_3_fu_735_p2[10],\NLW_add_ln40_3_reg_1523_reg[10]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln40_3_reg_1523_reg[10]_i_1_O_UNCONNECTED [3:1],add_ln40_3_fu_735_p2[9]}),
        .S({1'b0,1'b0,1'b1,\add_ln40_3_reg_1523[10]_i_2_n_5 }));
  FDRE \add_ln40_3_reg_1523_reg[1] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15230),
        .D(add_ln40_3_fu_735_p2[1]),
        .Q(add_ln40_3_reg_1523[1]),
        .R(1'b0));
  FDRE \add_ln40_3_reg_1523_reg[2] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15230),
        .D(add_ln40_3_fu_735_p2[2]),
        .Q(add_ln40_3_reg_1523[2]),
        .R(1'b0));
  FDRE \add_ln40_3_reg_1523_reg[3] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15230),
        .D(add_ln40_3_fu_735_p2[3]),
        .Q(add_ln40_3_reg_1523[3]),
        .R(1'b0));
  FDRE \add_ln40_3_reg_1523_reg[4] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15230),
        .D(add_ln40_3_fu_735_p2[4]),
        .Q(add_ln40_3_reg_1523[4]),
        .R(1'b0));
  CARRY4 \add_ln40_3_reg_1523_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln40_3_reg_1523_reg[4]_i_1_n_5 ,\add_ln40_3_reg_1523_reg[4]_i_1_n_6 ,\add_ln40_3_reg_1523_reg[4]_i_1_n_7 ,\add_ln40_3_reg_1523_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(tmp10_0_0_mid2_fu_663_p3[4:1]),
        .O({add_ln40_3_fu_735_p2[4:2],\NLW_add_ln40_3_reg_1523_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\add_ln40_3_reg_1523[4]_i_2_n_5 ,\add_ln40_3_reg_1523[4]_i_3_n_5 ,\add_ln40_3_reg_1523[4]_i_4_n_5 ,\add_ln40_3_reg_1523[4]_i_5_n_5 }));
  FDRE \add_ln40_3_reg_1523_reg[5] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15230),
        .D(add_ln40_3_fu_735_p2[5]),
        .Q(add_ln40_3_reg_1523[5]),
        .R(1'b0));
  FDRE \add_ln40_3_reg_1523_reg[6] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15230),
        .D(add_ln40_3_fu_735_p2[6]),
        .Q(add_ln40_3_reg_1523[6]),
        .R(1'b0));
  FDRE \add_ln40_3_reg_1523_reg[7] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15230),
        .D(add_ln40_3_fu_735_p2[7]),
        .Q(add_ln40_3_reg_1523[7]),
        .R(1'b0));
  FDRE \add_ln40_3_reg_1523_reg[8] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15230),
        .D(add_ln40_3_fu_735_p2[8]),
        .Q(add_ln40_3_reg_1523[8]),
        .R(1'b0));
  CARRY4 \add_ln40_3_reg_1523_reg[8]_i_1 
       (.CI(\add_ln40_3_reg_1523_reg[4]_i_1_n_5 ),
        .CO({\add_ln40_3_reg_1523_reg[8]_i_1_n_5 ,\add_ln40_3_reg_1523_reg[8]_i_1_n_6 ,\add_ln40_3_reg_1523_reg[8]_i_1_n_7 ,\add_ln40_3_reg_1523_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_3_fu_735_p2[8:5]),
        .S({\add_ln40_3_reg_1523[8]_i_2_n_5 ,\add_ln40_3_reg_1523[8]_i_3_n_5 ,\add_ln40_3_reg_1523[8]_i_4_n_5 ,\add_ln40_3_reg_1523[8]_i_5_n_5 }));
  FDRE \add_ln40_3_reg_1523_reg[9] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15230),
        .D(add_ln40_3_fu_735_p2[9]),
        .Q(add_ln40_3_reg_1523[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln40_4_reg_1558[1]_i_1 
       (.I0(\out_w_0_mid2_reg_1445_reg_n_5_[1] ),
        .O(zext_ln40_14_fu_881_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_4_reg_1558[2]_i_1 
       (.I0(\out_w_0_mid2_reg_1445_reg_n_5_[1] ),
        .I1(\out_w_0_mid2_reg_1445_reg_n_5_[2] ),
        .O(zext_ln40_14_fu_881_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln40_4_reg_1558[3]_i_1 
       (.I0(\out_w_0_mid2_reg_1445_reg_n_5_[3] ),
        .I1(\out_w_0_mid2_reg_1445_reg_n_5_[2] ),
        .I2(\out_w_0_mid2_reg_1445_reg_n_5_[1] ),
        .O(zext_ln40_14_fu_881_p1[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln40_4_reg_1558[4]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\icmp_ln24_reg_1376_reg_n_5_[0] ),
        .O(add_ln40_4_reg_15580));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \add_ln40_4_reg_1558[4]_i_2 
       (.I0(\out_w_0_mid2_reg_1445_reg_n_5_[4] ),
        .I1(\out_w_0_mid2_reg_1445_reg_n_5_[1] ),
        .I2(\out_w_0_mid2_reg_1445_reg_n_5_[2] ),
        .I3(\out_w_0_mid2_reg_1445_reg_n_5_[3] ),
        .O(zext_ln40_14_fu_881_p1[4]));
  FDRE \add_ln40_4_reg_1558_reg[1] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(zext_ln40_14_fu_881_p1[1]),
        .Q(add_ln40_4_reg_1558[1]),
        .R(1'b0));
  FDRE \add_ln40_4_reg_1558_reg[2] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(zext_ln40_14_fu_881_p1[2]),
        .Q(add_ln40_4_reg_1558[2]),
        .R(1'b0));
  FDRE \add_ln40_4_reg_1558_reg[3] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(zext_ln40_14_fu_881_p1[3]),
        .Q(add_ln40_4_reg_1558[3]),
        .R(1'b0));
  FDRE \add_ln40_4_reg_1558_reg[4] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(zext_ln40_14_fu_881_p1[4]),
        .Q(add_ln40_4_reg_1558[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln40_5_reg_1563[1]_i_1 
       (.I0(tmp10_0_0_mid2_reg_1483_reg[0]),
        .I1(\out_w_0_mid2_reg_1445_reg_n_5_[1] ),
        .O(\add_ln40_5_reg_1563[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \add_ln40_5_reg_1563[4]_i_2 
       (.I0(tmp10_0_0_mid2_reg_1483_reg[3]),
        .I1(\out_w_0_mid2_reg_1445_reg_n_5_[3] ),
        .I2(\out_w_0_mid2_reg_1445_reg_n_5_[2] ),
        .I3(\out_w_0_mid2_reg_1445_reg_n_5_[1] ),
        .I4(\out_w_0_mid2_reg_1445_reg_n_5_[4] ),
        .O(\add_ln40_5_reg_1563[4]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h956A)) 
    \add_ln40_5_reg_1563[4]_i_3 
       (.I0(tmp10_0_0_mid2_reg_1483_reg[2]),
        .I1(\out_w_0_mid2_reg_1445_reg_n_5_[1] ),
        .I2(\out_w_0_mid2_reg_1445_reg_n_5_[2] ),
        .I3(\out_w_0_mid2_reg_1445_reg_n_5_[3] ),
        .O(\add_ln40_5_reg_1563[4]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln40_5_reg_1563[4]_i_4 
       (.I0(tmp10_0_0_mid2_reg_1483_reg[1]),
        .I1(\out_w_0_mid2_reg_1445_reg_n_5_[2] ),
        .I2(\out_w_0_mid2_reg_1445_reg_n_5_[1] ),
        .O(\add_ln40_5_reg_1563[4]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln40_5_reg_1563[4]_i_5 
       (.I0(tmp10_0_0_mid2_reg_1483_reg[0]),
        .I1(\out_w_0_mid2_reg_1445_reg_n_5_[1] ),
        .O(\add_ln40_5_reg_1563[4]_i_5_n_5 ));
  FDRE \add_ln40_5_reg_1563_reg[0] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(\out_w_0_mid2_reg_1445_reg_n_5_[0] ),
        .Q(add_ln40_5_reg_1563[0]),
        .R(1'b0));
  FDRE \add_ln40_5_reg_1563_reg[10] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(add_ln40_5_fu_885_p2[10]),
        .Q(add_ln40_5_reg_1563[10]),
        .R(1'b0));
  CARRY4 \add_ln40_5_reg_1563_reg[10]_i_1 
       (.CI(\add_ln40_5_reg_1563_reg[8]_i_1_n_5 ),
        .CO({\NLW_add_ln40_5_reg_1563_reg[10]_i_1_CO_UNCONNECTED [3:2],add_ln40_5_fu_885_p2[10],\NLW_add_ln40_5_reg_1563_reg[10]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln40_5_reg_1563_reg[10]_i_1_O_UNCONNECTED [3:1],add_ln40_5_fu_885_p2[9]}),
        .S({1'b0,1'b0,1'b1,tmp10_0_0_mid2_reg_1483_reg[8]}));
  FDRE \add_ln40_5_reg_1563_reg[1] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(\add_ln40_5_reg_1563[1]_i_1_n_5 ),
        .Q(add_ln40_5_reg_1563[1]),
        .R(1'b0));
  FDRE \add_ln40_5_reg_1563_reg[2] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(add_ln40_5_fu_885_p2[2]),
        .Q(add_ln40_5_reg_1563[2]),
        .R(1'b0));
  FDRE \add_ln40_5_reg_1563_reg[3] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(add_ln40_5_fu_885_p2[3]),
        .Q(add_ln40_5_reg_1563[3]),
        .R(1'b0));
  FDRE \add_ln40_5_reg_1563_reg[4] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(add_ln40_5_fu_885_p2[4]),
        .Q(add_ln40_5_reg_1563[4]),
        .R(1'b0));
  CARRY4 \add_ln40_5_reg_1563_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln40_5_reg_1563_reg[4]_i_1_n_5 ,\add_ln40_5_reg_1563_reg[4]_i_1_n_6 ,\add_ln40_5_reg_1563_reg[4]_i_1_n_7 ,\add_ln40_5_reg_1563_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(tmp10_0_0_mid2_reg_1483_reg[3:0]),
        .O({add_ln40_5_fu_885_p2[4:2],\NLW_add_ln40_5_reg_1563_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\add_ln40_5_reg_1563[4]_i_2_n_5 ,\add_ln40_5_reg_1563[4]_i_3_n_5 ,\add_ln40_5_reg_1563[4]_i_4_n_5 ,\add_ln40_5_reg_1563[4]_i_5_n_5 }));
  FDRE \add_ln40_5_reg_1563_reg[5] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(add_ln40_5_fu_885_p2[5]),
        .Q(add_ln40_5_reg_1563[5]),
        .R(1'b0));
  FDRE \add_ln40_5_reg_1563_reg[6] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(add_ln40_5_fu_885_p2[6]),
        .Q(add_ln40_5_reg_1563[6]),
        .R(1'b0));
  FDRE \add_ln40_5_reg_1563_reg[7] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(add_ln40_5_fu_885_p2[7]),
        .Q(add_ln40_5_reg_1563[7]),
        .R(1'b0));
  FDRE \add_ln40_5_reg_1563_reg[8] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(add_ln40_5_fu_885_p2[8]),
        .Q(add_ln40_5_reg_1563[8]),
        .R(1'b0));
  CARRY4 \add_ln40_5_reg_1563_reg[8]_i_1 
       (.CI(\add_ln40_5_reg_1563_reg[4]_i_1_n_5 ),
        .CO({\add_ln40_5_reg_1563_reg[8]_i_1_n_5 ,\add_ln40_5_reg_1563_reg[8]_i_1_n_6 ,\add_ln40_5_reg_1563_reg[8]_i_1_n_7 ,\add_ln40_5_reg_1563_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_5_fu_885_p2[8:5]),
        .S(tmp10_0_0_mid2_reg_1483_reg[7:4]));
  FDRE \add_ln40_5_reg_1563_reg[9] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(add_ln40_5_fu_885_p2[9]),
        .Q(add_ln40_5_reg_1563[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_6_reg_1568[1]_i_1 
       (.I0(zext_ln40_1_reg_1501[1]),
        .I1(tmp10_1_0_mid2_reg_1488_reg[0]),
        .O(add_ln40_6_fu_890_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_6_reg_1568[4]_i_2 
       (.I0(zext_ln40_1_reg_1501[4]),
        .I1(tmp10_1_0_mid2_reg_1488_reg[3]),
        .O(\add_ln40_6_reg_1568[4]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_6_reg_1568[4]_i_3 
       (.I0(zext_ln40_1_reg_1501[3]),
        .I1(tmp10_1_0_mid2_reg_1488_reg[2]),
        .O(\add_ln40_6_reg_1568[4]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_6_reg_1568[4]_i_4 
       (.I0(zext_ln40_1_reg_1501[2]),
        .I1(tmp10_1_0_mid2_reg_1488_reg[1]),
        .O(\add_ln40_6_reg_1568[4]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_6_reg_1568[4]_i_5 
       (.I0(zext_ln40_1_reg_1501[1]),
        .I1(tmp10_1_0_mid2_reg_1488_reg[0]),
        .O(\add_ln40_6_reg_1568[4]_i_5_n_5 ));
  FDRE \add_ln40_6_reg_1568_reg[0] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(add_ln40_reg_1507[0]),
        .Q(add_ln40_6_reg_1568[0]),
        .R(1'b0));
  FDRE \add_ln40_6_reg_1568_reg[10] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(add_ln40_6_fu_890_p2[10]),
        .Q(add_ln40_6_reg_1568[10]),
        .R(1'b0));
  CARRY4 \add_ln40_6_reg_1568_reg[10]_i_1 
       (.CI(\add_ln40_6_reg_1568_reg[8]_i_1_n_5 ),
        .CO({\NLW_add_ln40_6_reg_1568_reg[10]_i_1_CO_UNCONNECTED [3:2],add_ln40_6_fu_890_p2[10],\NLW_add_ln40_6_reg_1568_reg[10]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln40_6_reg_1568_reg[10]_i_1_O_UNCONNECTED [3:1],add_ln40_6_fu_890_p2[9]}),
        .S({1'b0,1'b0,1'b1,tmp10_1_0_mid2_reg_1488_reg[8]}));
  FDRE \add_ln40_6_reg_1568_reg[1] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(add_ln40_6_fu_890_p2[1]),
        .Q(add_ln40_6_reg_1568[1]),
        .R(1'b0));
  FDRE \add_ln40_6_reg_1568_reg[2] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(add_ln40_6_fu_890_p2[2]),
        .Q(add_ln40_6_reg_1568[2]),
        .R(1'b0));
  FDRE \add_ln40_6_reg_1568_reg[3] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(add_ln40_6_fu_890_p2[3]),
        .Q(add_ln40_6_reg_1568[3]),
        .R(1'b0));
  FDRE \add_ln40_6_reg_1568_reg[4] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(add_ln40_6_fu_890_p2[4]),
        .Q(add_ln40_6_reg_1568[4]),
        .R(1'b0));
  CARRY4 \add_ln40_6_reg_1568_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln40_6_reg_1568_reg[4]_i_1_n_5 ,\add_ln40_6_reg_1568_reg[4]_i_1_n_6 ,\add_ln40_6_reg_1568_reg[4]_i_1_n_7 ,\add_ln40_6_reg_1568_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(zext_ln40_1_reg_1501),
        .O({add_ln40_6_fu_890_p2[4:2],\NLW_add_ln40_6_reg_1568_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\add_ln40_6_reg_1568[4]_i_2_n_5 ,\add_ln40_6_reg_1568[4]_i_3_n_5 ,\add_ln40_6_reg_1568[4]_i_4_n_5 ,\add_ln40_6_reg_1568[4]_i_5_n_5 }));
  FDRE \add_ln40_6_reg_1568_reg[5] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(add_ln40_6_fu_890_p2[5]),
        .Q(add_ln40_6_reg_1568[5]),
        .R(1'b0));
  FDRE \add_ln40_6_reg_1568_reg[6] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(add_ln40_6_fu_890_p2[6]),
        .Q(add_ln40_6_reg_1568[6]),
        .R(1'b0));
  FDRE \add_ln40_6_reg_1568_reg[7] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(add_ln40_6_fu_890_p2[7]),
        .Q(add_ln40_6_reg_1568[7]),
        .R(1'b0));
  FDRE \add_ln40_6_reg_1568_reg[8] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(add_ln40_6_fu_890_p2[8]),
        .Q(add_ln40_6_reg_1568[8]),
        .R(1'b0));
  CARRY4 \add_ln40_6_reg_1568_reg[8]_i_1 
       (.CI(\add_ln40_6_reg_1568_reg[4]_i_1_n_5 ),
        .CO({\add_ln40_6_reg_1568_reg[8]_i_1_n_5 ,\add_ln40_6_reg_1568_reg[8]_i_1_n_6 ,\add_ln40_6_reg_1568_reg[8]_i_1_n_7 ,\add_ln40_6_reg_1568_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_6_fu_890_p2[8:5]),
        .S(tmp10_1_0_mid2_reg_1488_reg[7:4]));
  FDRE \add_ln40_6_reg_1568_reg[9] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(add_ln40_6_fu_890_p2[9]),
        .Q(add_ln40_6_reg_1568[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_7_reg_1573[1]_i_1 
       (.I0(tmp10_1_0_mid2_reg_1488_reg[0]),
        .I1(zext_ln40_12_reg_1518_reg[1]),
        .O(add_ln40_7_fu_894_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_7_reg_1573[4]_i_2 
       (.I0(tmp10_1_0_mid2_reg_1488_reg[3]),
        .I1(zext_ln40_12_reg_1518_reg[4]),
        .O(\add_ln40_7_reg_1573[4]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_7_reg_1573[4]_i_3 
       (.I0(tmp10_1_0_mid2_reg_1488_reg[2]),
        .I1(zext_ln40_12_reg_1518_reg[3]),
        .O(\add_ln40_7_reg_1573[4]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_7_reg_1573[4]_i_4 
       (.I0(tmp10_1_0_mid2_reg_1488_reg[1]),
        .I1(zext_ln40_12_reg_1518_reg[2]),
        .O(\add_ln40_7_reg_1573[4]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_7_reg_1573[4]_i_5 
       (.I0(tmp10_1_0_mid2_reg_1488_reg[0]),
        .I1(zext_ln40_12_reg_1518_reg[1]),
        .O(\add_ln40_7_reg_1573[4]_i_5_n_5 ));
  FDRE \add_ln40_7_reg_1573_reg[0] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(add_ln40_3_reg_1523[0]),
        .Q(add_ln40_7_reg_1573[0]),
        .R(1'b0));
  FDRE \add_ln40_7_reg_1573_reg[10] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(add_ln40_7_fu_894_p2[10]),
        .Q(add_ln40_7_reg_1573[10]),
        .R(1'b0));
  CARRY4 \add_ln40_7_reg_1573_reg[10]_i_1 
       (.CI(\add_ln40_7_reg_1573_reg[8]_i_1_n_5 ),
        .CO({\NLW_add_ln40_7_reg_1573_reg[10]_i_1_CO_UNCONNECTED [3:2],add_ln40_7_fu_894_p2[10],\NLW_add_ln40_7_reg_1573_reg[10]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp10_1_0_mid2_reg_1488_reg[8]}),
        .O({\NLW_add_ln40_7_reg_1573_reg[10]_i_1_O_UNCONNECTED [3:1],add_ln40_7_fu_894_p2[9]}),
        .S({1'b0,1'b0,1'b1,tmp10_1_0_mid2_reg_1488_reg[8]}));
  FDRE \add_ln40_7_reg_1573_reg[1] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(add_ln40_7_fu_894_p2[1]),
        .Q(add_ln40_7_reg_1573[1]),
        .R(1'b0));
  FDRE \add_ln40_7_reg_1573_reg[2] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(add_ln40_7_fu_894_p2[2]),
        .Q(add_ln40_7_reg_1573[2]),
        .R(1'b0));
  FDRE \add_ln40_7_reg_1573_reg[3] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(add_ln40_7_fu_894_p2[3]),
        .Q(add_ln40_7_reg_1573[3]),
        .R(1'b0));
  FDRE \add_ln40_7_reg_1573_reg[4] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(add_ln40_7_fu_894_p2[4]),
        .Q(add_ln40_7_reg_1573[4]),
        .R(1'b0));
  CARRY4 \add_ln40_7_reg_1573_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln40_7_reg_1573_reg[4]_i_1_n_5 ,\add_ln40_7_reg_1573_reg[4]_i_1_n_6 ,\add_ln40_7_reg_1573_reg[4]_i_1_n_7 ,\add_ln40_7_reg_1573_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(tmp10_1_0_mid2_reg_1488_reg[3:0]),
        .O({add_ln40_7_fu_894_p2[4:2],\NLW_add_ln40_7_reg_1573_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\add_ln40_7_reg_1573[4]_i_2_n_5 ,\add_ln40_7_reg_1573[4]_i_3_n_5 ,\add_ln40_7_reg_1573[4]_i_4_n_5 ,\add_ln40_7_reg_1573[4]_i_5_n_5 }));
  FDRE \add_ln40_7_reg_1573_reg[5] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(add_ln40_7_fu_894_p2[5]),
        .Q(add_ln40_7_reg_1573[5]),
        .R(1'b0));
  FDRE \add_ln40_7_reg_1573_reg[6] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(add_ln40_7_fu_894_p2[6]),
        .Q(add_ln40_7_reg_1573[6]),
        .R(1'b0));
  FDRE \add_ln40_7_reg_1573_reg[7] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(add_ln40_7_fu_894_p2[7]),
        .Q(add_ln40_7_reg_1573[7]),
        .R(1'b0));
  FDRE \add_ln40_7_reg_1573_reg[8] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(add_ln40_7_fu_894_p2[8]),
        .Q(add_ln40_7_reg_1573[8]),
        .R(1'b0));
  CARRY4 \add_ln40_7_reg_1573_reg[8]_i_1 
       (.CI(\add_ln40_7_reg_1573_reg[4]_i_1_n_5 ),
        .CO({\add_ln40_7_reg_1573_reg[8]_i_1_n_5 ,\add_ln40_7_reg_1573_reg[8]_i_1_n_6 ,\add_ln40_7_reg_1573_reg[8]_i_1_n_7 ,\add_ln40_7_reg_1573_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(tmp10_1_0_mid2_reg_1488_reg[7:4]),
        .O(add_ln40_7_fu_894_p2[8:5]),
        .S(tmp10_1_0_mid2_reg_1488_reg[7:4]));
  FDRE \add_ln40_7_reg_1573_reg[9] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(add_ln40_7_fu_894_p2[9]),
        .Q(add_ln40_7_reg_1573[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln40_8_reg_1578[1]_i_1 
       (.I0(tmp10_1_0_mid2_reg_1488_reg[0]),
        .I1(\out_w_0_mid2_reg_1445_reg_n_5_[1] ),
        .O(\add_ln40_8_reg_1578[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \add_ln40_8_reg_1578[4]_i_2 
       (.I0(tmp10_1_0_mid2_reg_1488_reg[3]),
        .I1(\out_w_0_mid2_reg_1445_reg_n_5_[3] ),
        .I2(\out_w_0_mid2_reg_1445_reg_n_5_[2] ),
        .I3(\out_w_0_mid2_reg_1445_reg_n_5_[1] ),
        .I4(\out_w_0_mid2_reg_1445_reg_n_5_[4] ),
        .O(\add_ln40_8_reg_1578[4]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h956A)) 
    \add_ln40_8_reg_1578[4]_i_3 
       (.I0(tmp10_1_0_mid2_reg_1488_reg[2]),
        .I1(\out_w_0_mid2_reg_1445_reg_n_5_[1] ),
        .I2(\out_w_0_mid2_reg_1445_reg_n_5_[2] ),
        .I3(\out_w_0_mid2_reg_1445_reg_n_5_[3] ),
        .O(\add_ln40_8_reg_1578[4]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln40_8_reg_1578[4]_i_4 
       (.I0(tmp10_1_0_mid2_reg_1488_reg[1]),
        .I1(\out_w_0_mid2_reg_1445_reg_n_5_[2] ),
        .I2(\out_w_0_mid2_reg_1445_reg_n_5_[1] ),
        .O(\add_ln40_8_reg_1578[4]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln40_8_reg_1578[4]_i_5 
       (.I0(tmp10_1_0_mid2_reg_1488_reg[0]),
        .I1(\out_w_0_mid2_reg_1445_reg_n_5_[1] ),
        .O(\add_ln40_8_reg_1578[4]_i_5_n_5 ));
  FDRE \add_ln40_8_reg_1578_reg[10] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(add_ln40_8_fu_898_p2[10]),
        .Q(add_ln40_8_reg_1578[10]),
        .R(1'b0));
  CARRY4 \add_ln40_8_reg_1578_reg[10]_i_1 
       (.CI(\add_ln40_8_reg_1578_reg[8]_i_1_n_5 ),
        .CO({\NLW_add_ln40_8_reg_1578_reg[10]_i_1_CO_UNCONNECTED [3:2],add_ln40_8_fu_898_p2[10],\NLW_add_ln40_8_reg_1578_reg[10]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln40_8_reg_1578_reg[10]_i_1_O_UNCONNECTED [3:1],add_ln40_8_fu_898_p2[9]}),
        .S({1'b0,1'b0,1'b1,tmp10_1_0_mid2_reg_1488_reg[8]}));
  FDRE \add_ln40_8_reg_1578_reg[1] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(\add_ln40_8_reg_1578[1]_i_1_n_5 ),
        .Q(add_ln40_8_reg_1578[1]),
        .R(1'b0));
  FDRE \add_ln40_8_reg_1578_reg[2] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(add_ln40_8_fu_898_p2[2]),
        .Q(add_ln40_8_reg_1578[2]),
        .R(1'b0));
  FDRE \add_ln40_8_reg_1578_reg[3] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(add_ln40_8_fu_898_p2[3]),
        .Q(add_ln40_8_reg_1578[3]),
        .R(1'b0));
  FDRE \add_ln40_8_reg_1578_reg[4] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(add_ln40_8_fu_898_p2[4]),
        .Q(add_ln40_8_reg_1578[4]),
        .R(1'b0));
  CARRY4 \add_ln40_8_reg_1578_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln40_8_reg_1578_reg[4]_i_1_n_5 ,\add_ln40_8_reg_1578_reg[4]_i_1_n_6 ,\add_ln40_8_reg_1578_reg[4]_i_1_n_7 ,\add_ln40_8_reg_1578_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(tmp10_1_0_mid2_reg_1488_reg[3:0]),
        .O({add_ln40_8_fu_898_p2[4:2],\NLW_add_ln40_8_reg_1578_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\add_ln40_8_reg_1578[4]_i_2_n_5 ,\add_ln40_8_reg_1578[4]_i_3_n_5 ,\add_ln40_8_reg_1578[4]_i_4_n_5 ,\add_ln40_8_reg_1578[4]_i_5_n_5 }));
  FDRE \add_ln40_8_reg_1578_reg[5] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(add_ln40_8_fu_898_p2[5]),
        .Q(add_ln40_8_reg_1578[5]),
        .R(1'b0));
  FDRE \add_ln40_8_reg_1578_reg[6] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(add_ln40_8_fu_898_p2[6]),
        .Q(add_ln40_8_reg_1578[6]),
        .R(1'b0));
  FDRE \add_ln40_8_reg_1578_reg[7] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(add_ln40_8_fu_898_p2[7]),
        .Q(add_ln40_8_reg_1578[7]),
        .R(1'b0));
  FDRE \add_ln40_8_reg_1578_reg[8] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(add_ln40_8_fu_898_p2[8]),
        .Q(add_ln40_8_reg_1578[8]),
        .R(1'b0));
  CARRY4 \add_ln40_8_reg_1578_reg[8]_i_1 
       (.CI(\add_ln40_8_reg_1578_reg[4]_i_1_n_5 ),
        .CO({\add_ln40_8_reg_1578_reg[8]_i_1_n_5 ,\add_ln40_8_reg_1578_reg[8]_i_1_n_6 ,\add_ln40_8_reg_1578_reg[8]_i_1_n_7 ,\add_ln40_8_reg_1578_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_8_fu_898_p2[8:5]),
        .S(tmp10_1_0_mid2_reg_1488_reg[7:4]));
  FDRE \add_ln40_8_reg_1578_reg[9] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(add_ln40_8_fu_898_p2[9]),
        .Q(add_ln40_8_reg_1578[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_9_reg_1670[1]_i_1 
       (.I0(\out_w_0_mid2_reg_1445_reg_n_5_[1] ),
        .I1(tmp10_2_0_mid2_reg_1608[1]),
        .O(add_ln40_9_fu_1068_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_9_reg_1670[4]_i_2 
       (.I0(\out_w_0_mid2_reg_1445_reg_n_5_[4] ),
        .I1(tmp10_2_0_mid2_reg_1608[4]),
        .O(\add_ln40_9_reg_1670[4]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_9_reg_1670[4]_i_3 
       (.I0(\out_w_0_mid2_reg_1445_reg_n_5_[3] ),
        .I1(tmp10_2_0_mid2_reg_1608[3]),
        .O(\add_ln40_9_reg_1670[4]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_9_reg_1670[4]_i_4 
       (.I0(\out_w_0_mid2_reg_1445_reg_n_5_[2] ),
        .I1(tmp10_2_0_mid2_reg_1608[2]),
        .O(\add_ln40_9_reg_1670[4]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_9_reg_1670[4]_i_5 
       (.I0(\out_w_0_mid2_reg_1445_reg_n_5_[1] ),
        .I1(tmp10_2_0_mid2_reg_1608[1]),
        .O(\add_ln40_9_reg_1670[4]_i_5_n_5 ));
  FDRE \add_ln40_9_reg_1670_reg[0] 
       (.C(ap_clk),
        .CE(add_ln40_10_reg_16750),
        .D(\out_w_0_mid2_reg_1445_reg_n_5_[0] ),
        .Q(add_ln40_9_reg_1670[0]),
        .R(1'b0));
  FDRE \add_ln40_9_reg_1670_reg[1] 
       (.C(ap_clk),
        .CE(add_ln40_10_reg_16750),
        .D(add_ln40_9_fu_1068_p2[1]),
        .Q(add_ln40_9_reg_1670[1]),
        .R(1'b0));
  FDRE \add_ln40_9_reg_1670_reg[2] 
       (.C(ap_clk),
        .CE(add_ln40_10_reg_16750),
        .D(add_ln40_9_fu_1068_p2[2]),
        .Q(add_ln40_9_reg_1670[2]),
        .R(1'b0));
  FDRE \add_ln40_9_reg_1670_reg[3] 
       (.C(ap_clk),
        .CE(add_ln40_10_reg_16750),
        .D(add_ln40_9_fu_1068_p2[3]),
        .Q(add_ln40_9_reg_1670[3]),
        .R(1'b0));
  FDRE \add_ln40_9_reg_1670_reg[4] 
       (.C(ap_clk),
        .CE(add_ln40_10_reg_16750),
        .D(add_ln40_9_fu_1068_p2[4]),
        .Q(add_ln40_9_reg_1670[4]),
        .R(1'b0));
  CARRY4 \add_ln40_9_reg_1670_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln40_9_reg_1670_reg[4]_i_1_n_5 ,\add_ln40_9_reg_1670_reg[4]_i_1_n_6 ,\add_ln40_9_reg_1670_reg[4]_i_1_n_7 ,\add_ln40_9_reg_1670_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\out_w_0_mid2_reg_1445_reg_n_5_[4] ,\out_w_0_mid2_reg_1445_reg_n_5_[3] ,\out_w_0_mid2_reg_1445_reg_n_5_[2] ,\out_w_0_mid2_reg_1445_reg_n_5_[1] }),
        .O({add_ln40_9_fu_1068_p2[4:2],\NLW_add_ln40_9_reg_1670_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\add_ln40_9_reg_1670[4]_i_2_n_5 ,\add_ln40_9_reg_1670[4]_i_3_n_5 ,\add_ln40_9_reg_1670[4]_i_4_n_5 ,\add_ln40_9_reg_1670[4]_i_5_n_5 }));
  FDRE \add_ln40_9_reg_1670_reg[5] 
       (.C(ap_clk),
        .CE(add_ln40_10_reg_16750),
        .D(add_ln40_9_fu_1068_p2[5]),
        .Q(add_ln40_9_reg_1670[5]),
        .R(1'b0));
  FDRE \add_ln40_9_reg_1670_reg[6] 
       (.C(ap_clk),
        .CE(add_ln40_10_reg_16750),
        .D(add_ln40_9_fu_1068_p2[6]),
        .Q(add_ln40_9_reg_1670[6]),
        .R(1'b0));
  FDRE \add_ln40_9_reg_1670_reg[7] 
       (.C(ap_clk),
        .CE(add_ln40_10_reg_16750),
        .D(add_ln40_9_fu_1068_p2[7]),
        .Q(add_ln40_9_reg_1670[7]),
        .R(1'b0));
  FDRE \add_ln40_9_reg_1670_reg[8] 
       (.C(ap_clk),
        .CE(add_ln40_10_reg_16750),
        .D(add_ln40_9_fu_1068_p2[8]),
        .Q(add_ln40_9_reg_1670[8]),
        .R(1'b0));
  CARRY4 \add_ln40_9_reg_1670_reg[8]_i_1 
       (.CI(\add_ln40_9_reg_1670_reg[4]_i_1_n_5 ),
        .CO({\add_ln40_9_reg_1670_reg[8]_i_1_n_5 ,\add_ln40_9_reg_1670_reg[8]_i_1_n_6 ,\add_ln40_9_reg_1670_reg[8]_i_1_n_7 ,\add_ln40_9_reg_1670_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_9_fu_1068_p2[8:5]),
        .S(tmp10_2_0_mid2_reg_1608[8:5]));
  FDRE \add_ln40_9_reg_1670_reg[9] 
       (.C(ap_clk),
        .CE(add_ln40_10_reg_16750),
        .D(add_ln40_9_fu_1068_p2[9]),
        .Q(add_ln40_9_reg_1670[9]),
        .R(1'b0));
  CARRY4 \add_ln40_9_reg_1670_reg[9]_i_1 
       (.CI(\add_ln40_9_reg_1670_reg[8]_i_1_n_5 ),
        .CO(\NLW_add_ln40_9_reg_1670_reg[9]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln40_9_reg_1670_reg[9]_i_1_O_UNCONNECTED [3:1],add_ln40_9_fu_1068_p2[9]}),
        .S({1'b0,1'b0,1'b0,tmp10_2_0_mid2_reg_1608[9]}));
  LUT6 #(
    .INIT(64'hFF0F444400004444)) 
    \add_ln40_reg_1507[10]_i_2 
       (.I0(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .I1(\tmp10_0_0_reg_1356_reg_n_5_[9] ),
        .I2(\tmp10_0_0_mid2_reg_1483[9]_i_2_n_5 ),
        .I3(p_shl19_cast_mid1_fu_642_p1[8]),
        .I4(and_ln24_reg_1428),
        .I5(p_shl19_cast_mid1_fu_642_p1[9]),
        .O(\add_ln40_reg_1507[10]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h559AAA9A)) 
    \add_ln40_reg_1507[1]_i_1 
       (.I0(\out_w_0_mid2_reg_1445_reg_n_5_[1] ),
        .I1(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .I2(\tmp10_0_0_reg_1356_reg_n_5_[1] ),
        .I3(and_ln24_reg_1428),
        .I4(p_shl19_cast_mid1_fu_642_p1[5]),
        .O(add_ln40_fu_720_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_reg_1507[4]_i_2 
       (.I0(\out_w_0_mid2_reg_1445_reg_n_5_[4] ),
        .I1(tmp10_0_0_mid2_fu_663_p3[4]),
        .O(\add_ln40_reg_1507[4]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_reg_1507[4]_i_3 
       (.I0(\out_w_0_mid2_reg_1445_reg_n_5_[3] ),
        .I1(tmp10_0_0_mid2_fu_663_p3[3]),
        .O(\add_ln40_reg_1507[4]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hAA9A559A559AAA9A)) 
    \add_ln40_reg_1507[4]_i_4 
       (.I0(\out_w_0_mid2_reg_1445_reg_n_5_[2] ),
        .I1(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .I2(\tmp10_0_0_reg_1356_reg_n_5_[2] ),
        .I3(and_ln24_reg_1428),
        .I4(p_shl19_cast_mid1_fu_642_p1[6]),
        .I5(p_shl19_cast_mid1_fu_642_p1[5]),
        .O(\add_ln40_reg_1507[4]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h559AAA9A)) 
    \add_ln40_reg_1507[4]_i_5 
       (.I0(\out_w_0_mid2_reg_1445_reg_n_5_[1] ),
        .I1(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .I2(\tmp10_0_0_reg_1356_reg_n_5_[1] ),
        .I3(and_ln24_reg_1428),
        .I4(p_shl19_cast_mid1_fu_642_p1[5]),
        .O(\add_ln40_reg_1507[4]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h60606F60)) 
    \add_ln40_reg_1507[8]_i_2 
       (.I0(p_shl19_cast_mid1_fu_642_p1[8]),
        .I1(\tmp10_0_0_mid2_reg_1483[9]_i_2_n_5 ),
        .I2(and_ln24_reg_1428),
        .I3(\tmp10_0_0_reg_1356_reg_n_5_[8] ),
        .I4(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .O(\add_ln40_reg_1507[8]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h60606F60)) 
    \add_ln40_reg_1507[8]_i_3 
       (.I0(p_shl19_cast_mid1_fu_642_p1[7]),
        .I1(\tmp10_0_0_mid2_reg_1483[7]_i_2_n_5 ),
        .I2(and_ln24_reg_1428),
        .I3(\tmp10_0_0_reg_1356_reg_n_5_[7] ),
        .I4(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .O(\add_ln40_reg_1507[8]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h90909F90)) 
    \add_ln40_reg_1507[8]_i_4 
       (.I0(p_shl19_cast_mid1_fu_642_p1[6]),
        .I1(\tmp10_0_0_mid2_reg_1483[6]_i_2_n_5 ),
        .I2(and_ln24_reg_1428),
        .I3(\tmp10_0_0_reg_1356_reg_n_5_[6] ),
        .I4(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .O(\add_ln40_reg_1507[8]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h6900690069FF6900)) 
    \add_ln40_reg_1507[8]_i_5 
       (.I0(\tmp10_0_0_mid2_reg_1483[5]_i_2_n_5 ),
        .I1(p_shl19_cast_mid1_fu_642_p1[9]),
        .I2(p_shl19_cast_mid1_fu_642_p1[5]),
        .I3(and_ln24_reg_1428),
        .I4(\tmp10_0_0_reg_1356_reg_n_5_[5] ),
        .I5(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .O(\add_ln40_reg_1507[8]_i_5_n_5 ));
  FDRE \add_ln40_reg_1507_reg[0] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15230),
        .D(\out_w_0_mid2_reg_1445_reg_n_5_[0] ),
        .Q(add_ln40_reg_1507[0]),
        .R(1'b0));
  FDRE \add_ln40_reg_1507_reg[10] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15230),
        .D(add_ln40_fu_720_p2[10]),
        .Q(add_ln40_reg_1507[10]),
        .R(1'b0));
  CARRY4 \add_ln40_reg_1507_reg[10]_i_1 
       (.CI(\add_ln40_reg_1507_reg[8]_i_1_n_5 ),
        .CO({\NLW_add_ln40_reg_1507_reg[10]_i_1_CO_UNCONNECTED [3:2],add_ln40_fu_720_p2[10],\NLW_add_ln40_reg_1507_reg[10]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln40_reg_1507_reg[10]_i_1_O_UNCONNECTED [3:1],add_ln40_fu_720_p2[9]}),
        .S({1'b0,1'b0,1'b1,\add_ln40_reg_1507[10]_i_2_n_5 }));
  FDRE \add_ln40_reg_1507_reg[1] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15230),
        .D(add_ln40_fu_720_p2[1]),
        .Q(add_ln40_reg_1507[1]),
        .R(1'b0));
  FDRE \add_ln40_reg_1507_reg[2] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15230),
        .D(add_ln40_fu_720_p2[2]),
        .Q(add_ln40_reg_1507[2]),
        .R(1'b0));
  FDRE \add_ln40_reg_1507_reg[3] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15230),
        .D(add_ln40_fu_720_p2[3]),
        .Q(add_ln40_reg_1507[3]),
        .R(1'b0));
  FDRE \add_ln40_reg_1507_reg[4] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15230),
        .D(add_ln40_fu_720_p2[4]),
        .Q(add_ln40_reg_1507[4]),
        .R(1'b0));
  CARRY4 \add_ln40_reg_1507_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln40_reg_1507_reg[4]_i_1_n_5 ,\add_ln40_reg_1507_reg[4]_i_1_n_6 ,\add_ln40_reg_1507_reg[4]_i_1_n_7 ,\add_ln40_reg_1507_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\out_w_0_mid2_reg_1445_reg_n_5_[4] ,\out_w_0_mid2_reg_1445_reg_n_5_[3] ,\out_w_0_mid2_reg_1445_reg_n_5_[2] ,\out_w_0_mid2_reg_1445_reg_n_5_[1] }),
        .O({add_ln40_fu_720_p2[4:2],\NLW_add_ln40_reg_1507_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\add_ln40_reg_1507[4]_i_2_n_5 ,\add_ln40_reg_1507[4]_i_3_n_5 ,\add_ln40_reg_1507[4]_i_4_n_5 ,\add_ln40_reg_1507[4]_i_5_n_5 }));
  FDRE \add_ln40_reg_1507_reg[5] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15230),
        .D(add_ln40_fu_720_p2[5]),
        .Q(add_ln40_reg_1507[5]),
        .R(1'b0));
  FDRE \add_ln40_reg_1507_reg[6] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15230),
        .D(add_ln40_fu_720_p2[6]),
        .Q(add_ln40_reg_1507[6]),
        .R(1'b0));
  FDRE \add_ln40_reg_1507_reg[7] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15230),
        .D(add_ln40_fu_720_p2[7]),
        .Q(add_ln40_reg_1507[7]),
        .R(1'b0));
  FDRE \add_ln40_reg_1507_reg[8] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15230),
        .D(add_ln40_fu_720_p2[8]),
        .Q(add_ln40_reg_1507[8]),
        .R(1'b0));
  CARRY4 \add_ln40_reg_1507_reg[8]_i_1 
       (.CI(\add_ln40_reg_1507_reg[4]_i_1_n_5 ),
        .CO({\add_ln40_reg_1507_reg[8]_i_1_n_5 ,\add_ln40_reg_1507_reg[8]_i_1_n_6 ,\add_ln40_reg_1507_reg[8]_i_1_n_7 ,\add_ln40_reg_1507_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_fu_720_p2[8:5]),
        .S({\add_ln40_reg_1507[8]_i_2_n_5 ,\add_ln40_reg_1507[8]_i_3_n_5 ,\add_ln40_reg_1507[8]_i_4_n_5 ,\add_ln40_reg_1507[8]_i_5_n_5 }));
  FDRE \add_ln40_reg_1507_reg[9] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15230),
        .D(add_ln40_fu_720_p2[9]),
        .Q(add_ln40_reg_1507[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_1_reg_1710[11]_i_2 
       (.I0(trunc_ln_fu_1089_p4[11]),
        .I1(trunc_ln48_1_fu_1098_p4[11]),
        .O(\add_ln48_1_reg_1710[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_1_reg_1710[11]_i_3 
       (.I0(trunc_ln_fu_1089_p4[10]),
        .I1(trunc_ln48_1_fu_1098_p4[10]),
        .O(\add_ln48_1_reg_1710[11]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_1_reg_1710[11]_i_4 
       (.I0(trunc_ln_fu_1089_p4[9]),
        .I1(trunc_ln48_1_fu_1098_p4[9]),
        .O(\add_ln48_1_reg_1710[11]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_1_reg_1710[11]_i_5 
       (.I0(trunc_ln_fu_1089_p4[8]),
        .I1(trunc_ln48_1_fu_1098_p4[8]),
        .O(\add_ln48_1_reg_1710[11]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_1_reg_1710[15]_i_2 
       (.I0(trunc_ln_fu_1089_p4[15]),
        .I1(trunc_ln48_1_fu_1098_p4[15]),
        .O(\add_ln48_1_reg_1710[15]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_1_reg_1710[15]_i_3 
       (.I0(trunc_ln_fu_1089_p4[14]),
        .I1(trunc_ln48_1_fu_1098_p4[14]),
        .O(\add_ln48_1_reg_1710[15]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_1_reg_1710[15]_i_4 
       (.I0(trunc_ln_fu_1089_p4[13]),
        .I1(trunc_ln48_1_fu_1098_p4[13]),
        .O(\add_ln48_1_reg_1710[15]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_1_reg_1710[15]_i_5 
       (.I0(trunc_ln_fu_1089_p4[12]),
        .I1(trunc_ln48_1_fu_1098_p4[12]),
        .O(\add_ln48_1_reg_1710[15]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_1_reg_1710[3]_i_2 
       (.I0(trunc_ln_fu_1089_p4[3]),
        .I1(trunc_ln48_1_fu_1098_p4[3]),
        .O(\add_ln48_1_reg_1710[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_1_reg_1710[3]_i_3 
       (.I0(trunc_ln_fu_1089_p4[2]),
        .I1(trunc_ln48_1_fu_1098_p4[2]),
        .O(\add_ln48_1_reg_1710[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_1_reg_1710[3]_i_4 
       (.I0(trunc_ln_fu_1089_p4[1]),
        .I1(trunc_ln48_1_fu_1098_p4[1]),
        .O(\add_ln48_1_reg_1710[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_1_reg_1710[3]_i_5 
       (.I0(trunc_ln_fu_1089_p4[0]),
        .I1(trunc_ln48_1_fu_1098_p4[0]),
        .O(\add_ln48_1_reg_1710[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_1_reg_1710[7]_i_2 
       (.I0(trunc_ln_fu_1089_p4[7]),
        .I1(trunc_ln48_1_fu_1098_p4[7]),
        .O(\add_ln48_1_reg_1710[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_1_reg_1710[7]_i_3 
       (.I0(trunc_ln_fu_1089_p4[6]),
        .I1(trunc_ln48_1_fu_1098_p4[6]),
        .O(\add_ln48_1_reg_1710[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_1_reg_1710[7]_i_4 
       (.I0(trunc_ln_fu_1089_p4[5]),
        .I1(trunc_ln48_1_fu_1098_p4[5]),
        .O(\add_ln48_1_reg_1710[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_1_reg_1710[7]_i_5 
       (.I0(trunc_ln_fu_1089_p4[4]),
        .I1(trunc_ln48_1_fu_1098_p4[4]),
        .O(\add_ln48_1_reg_1710[7]_i_5_n_5 ));
  FDRE \add_ln48_1_reg_1710_reg[0] 
       (.C(ap_clk),
        .CE(add_ln48_1_reg_17100),
        .D(add_ln48_1_fu_1123_p2[0]),
        .Q(add_ln48_1_reg_1710[0]),
        .R(1'b0));
  FDRE \add_ln48_1_reg_1710_reg[10] 
       (.C(ap_clk),
        .CE(add_ln48_1_reg_17100),
        .D(add_ln48_1_fu_1123_p2[10]),
        .Q(add_ln48_1_reg_1710[10]),
        .R(1'b0));
  FDRE \add_ln48_1_reg_1710_reg[11] 
       (.C(ap_clk),
        .CE(add_ln48_1_reg_17100),
        .D(add_ln48_1_fu_1123_p2[11]),
        .Q(add_ln48_1_reg_1710[11]),
        .R(1'b0));
  CARRY4 \add_ln48_1_reg_1710_reg[11]_i_1 
       (.CI(\add_ln48_1_reg_1710_reg[7]_i_1_n_5 ),
        .CO({\add_ln48_1_reg_1710_reg[11]_i_1_n_5 ,\add_ln48_1_reg_1710_reg[11]_i_1_n_6 ,\add_ln48_1_reg_1710_reg[11]_i_1_n_7 ,\add_ln48_1_reg_1710_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(trunc_ln_fu_1089_p4[11:8]),
        .O(add_ln48_1_fu_1123_p2[11:8]),
        .S({\add_ln48_1_reg_1710[11]_i_2_n_5 ,\add_ln48_1_reg_1710[11]_i_3_n_5 ,\add_ln48_1_reg_1710[11]_i_4_n_5 ,\add_ln48_1_reg_1710[11]_i_5_n_5 }));
  FDRE \add_ln48_1_reg_1710_reg[12] 
       (.C(ap_clk),
        .CE(add_ln48_1_reg_17100),
        .D(add_ln48_1_fu_1123_p2[12]),
        .Q(add_ln48_1_reg_1710[12]),
        .R(1'b0));
  FDRE \add_ln48_1_reg_1710_reg[13] 
       (.C(ap_clk),
        .CE(add_ln48_1_reg_17100),
        .D(add_ln48_1_fu_1123_p2[13]),
        .Q(add_ln48_1_reg_1710[13]),
        .R(1'b0));
  FDRE \add_ln48_1_reg_1710_reg[14] 
       (.C(ap_clk),
        .CE(add_ln48_1_reg_17100),
        .D(add_ln48_1_fu_1123_p2[14]),
        .Q(add_ln48_1_reg_1710[14]),
        .R(1'b0));
  FDRE \add_ln48_1_reg_1710_reg[15] 
       (.C(ap_clk),
        .CE(add_ln48_1_reg_17100),
        .D(add_ln48_1_fu_1123_p2[15]),
        .Q(add_ln48_1_reg_1710[15]),
        .R(1'b0));
  CARRY4 \add_ln48_1_reg_1710_reg[15]_i_1 
       (.CI(\add_ln48_1_reg_1710_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln48_1_reg_1710_reg[15]_i_1_CO_UNCONNECTED [3],\add_ln48_1_reg_1710_reg[15]_i_1_n_6 ,\add_ln48_1_reg_1710_reg[15]_i_1_n_7 ,\add_ln48_1_reg_1710_reg[15]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,trunc_ln_fu_1089_p4[14:12]}),
        .O(add_ln48_1_fu_1123_p2[15:12]),
        .S({\add_ln48_1_reg_1710[15]_i_2_n_5 ,\add_ln48_1_reg_1710[15]_i_3_n_5 ,\add_ln48_1_reg_1710[15]_i_4_n_5 ,\add_ln48_1_reg_1710[15]_i_5_n_5 }));
  FDRE \add_ln48_1_reg_1710_reg[1] 
       (.C(ap_clk),
        .CE(add_ln48_1_reg_17100),
        .D(add_ln48_1_fu_1123_p2[1]),
        .Q(add_ln48_1_reg_1710[1]),
        .R(1'b0));
  FDRE \add_ln48_1_reg_1710_reg[2] 
       (.C(ap_clk),
        .CE(add_ln48_1_reg_17100),
        .D(add_ln48_1_fu_1123_p2[2]),
        .Q(add_ln48_1_reg_1710[2]),
        .R(1'b0));
  FDRE \add_ln48_1_reg_1710_reg[3] 
       (.C(ap_clk),
        .CE(add_ln48_1_reg_17100),
        .D(add_ln48_1_fu_1123_p2[3]),
        .Q(add_ln48_1_reg_1710[3]),
        .R(1'b0));
  CARRY4 \add_ln48_1_reg_1710_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln48_1_reg_1710_reg[3]_i_1_n_5 ,\add_ln48_1_reg_1710_reg[3]_i_1_n_6 ,\add_ln48_1_reg_1710_reg[3]_i_1_n_7 ,\add_ln48_1_reg_1710_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(trunc_ln_fu_1089_p4[3:0]),
        .O(add_ln48_1_fu_1123_p2[3:0]),
        .S({\add_ln48_1_reg_1710[3]_i_2_n_5 ,\add_ln48_1_reg_1710[3]_i_3_n_5 ,\add_ln48_1_reg_1710[3]_i_4_n_5 ,\add_ln48_1_reg_1710[3]_i_5_n_5 }));
  FDRE \add_ln48_1_reg_1710_reg[4] 
       (.C(ap_clk),
        .CE(add_ln48_1_reg_17100),
        .D(add_ln48_1_fu_1123_p2[4]),
        .Q(add_ln48_1_reg_1710[4]),
        .R(1'b0));
  FDRE \add_ln48_1_reg_1710_reg[5] 
       (.C(ap_clk),
        .CE(add_ln48_1_reg_17100),
        .D(add_ln48_1_fu_1123_p2[5]),
        .Q(add_ln48_1_reg_1710[5]),
        .R(1'b0));
  FDRE \add_ln48_1_reg_1710_reg[6] 
       (.C(ap_clk),
        .CE(add_ln48_1_reg_17100),
        .D(add_ln48_1_fu_1123_p2[6]),
        .Q(add_ln48_1_reg_1710[6]),
        .R(1'b0));
  FDRE \add_ln48_1_reg_1710_reg[7] 
       (.C(ap_clk),
        .CE(add_ln48_1_reg_17100),
        .D(add_ln48_1_fu_1123_p2[7]),
        .Q(add_ln48_1_reg_1710[7]),
        .R(1'b0));
  CARRY4 \add_ln48_1_reg_1710_reg[7]_i_1 
       (.CI(\add_ln48_1_reg_1710_reg[3]_i_1_n_5 ),
        .CO({\add_ln48_1_reg_1710_reg[7]_i_1_n_5 ,\add_ln48_1_reg_1710_reg[7]_i_1_n_6 ,\add_ln48_1_reg_1710_reg[7]_i_1_n_7 ,\add_ln48_1_reg_1710_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(trunc_ln_fu_1089_p4[7:4]),
        .O(add_ln48_1_fu_1123_p2[7:4]),
        .S({\add_ln48_1_reg_1710[7]_i_2_n_5 ,\add_ln48_1_reg_1710[7]_i_3_n_5 ,\add_ln48_1_reg_1710[7]_i_4_n_5 ,\add_ln48_1_reg_1710[7]_i_5_n_5 }));
  FDRE \add_ln48_1_reg_1710_reg[8] 
       (.C(ap_clk),
        .CE(add_ln48_1_reg_17100),
        .D(add_ln48_1_fu_1123_p2[8]),
        .Q(add_ln48_1_reg_1710[8]),
        .R(1'b0));
  FDRE \add_ln48_1_reg_1710_reg[9] 
       (.C(ap_clk),
        .CE(add_ln48_1_reg_17100),
        .D(add_ln48_1_fu_1123_p2[9]),
        .Q(add_ln48_1_reg_1710[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair110" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_3_reg_1730[11]_i_2 
       (.I0(trunc_ln48_2_fu_1135_p4[10]),
        .I1(trunc_ln48_3_fu_1144_p4[10]),
        .I2(add_ln48_1_reg_1710[10]),
        .O(\add_ln48_3_reg_1730[11]_i_2_n_5 ));
  (* HLUTNM = "lutpair109" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_3_reg_1730[11]_i_3 
       (.I0(trunc_ln48_2_fu_1135_p4[9]),
        .I1(trunc_ln48_3_fu_1144_p4[9]),
        .I2(add_ln48_1_reg_1710[9]),
        .O(\add_ln48_3_reg_1730[11]_i_3_n_5 ));
  (* HLUTNM = "lutpair108" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_3_reg_1730[11]_i_4 
       (.I0(trunc_ln48_2_fu_1135_p4[8]),
        .I1(trunc_ln48_3_fu_1144_p4[8]),
        .I2(add_ln48_1_reg_1710[8]),
        .O(\add_ln48_3_reg_1730[11]_i_4_n_5 ));
  (* HLUTNM = "lutpair107" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_3_reg_1730[11]_i_5 
       (.I0(trunc_ln48_2_fu_1135_p4[7]),
        .I1(trunc_ln48_3_fu_1144_p4[7]),
        .I2(add_ln48_1_reg_1710[7]),
        .O(\add_ln48_3_reg_1730[11]_i_5_n_5 ));
  (* HLUTNM = "lutpair111" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_3_reg_1730[11]_i_6 
       (.I0(trunc_ln48_2_fu_1135_p4[11]),
        .I1(trunc_ln48_3_fu_1144_p4[11]),
        .I2(add_ln48_1_reg_1710[11]),
        .I3(\add_ln48_3_reg_1730[11]_i_2_n_5 ),
        .O(\add_ln48_3_reg_1730[11]_i_6_n_5 ));
  (* HLUTNM = "lutpair110" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_3_reg_1730[11]_i_7 
       (.I0(trunc_ln48_2_fu_1135_p4[10]),
        .I1(trunc_ln48_3_fu_1144_p4[10]),
        .I2(add_ln48_1_reg_1710[10]),
        .I3(\add_ln48_3_reg_1730[11]_i_3_n_5 ),
        .O(\add_ln48_3_reg_1730[11]_i_7_n_5 ));
  (* HLUTNM = "lutpair109" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_3_reg_1730[11]_i_8 
       (.I0(trunc_ln48_2_fu_1135_p4[9]),
        .I1(trunc_ln48_3_fu_1144_p4[9]),
        .I2(add_ln48_1_reg_1710[9]),
        .I3(\add_ln48_3_reg_1730[11]_i_4_n_5 ),
        .O(\add_ln48_3_reg_1730[11]_i_8_n_5 ));
  (* HLUTNM = "lutpair108" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_3_reg_1730[11]_i_9 
       (.I0(trunc_ln48_2_fu_1135_p4[8]),
        .I1(trunc_ln48_3_fu_1144_p4[8]),
        .I2(add_ln48_1_reg_1710[8]),
        .I3(\add_ln48_3_reg_1730[11]_i_5_n_5 ),
        .O(\add_ln48_3_reg_1730[11]_i_9_n_5 ));
  (* HLUTNM = "lutpair113" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_3_reg_1730[15]_i_2 
       (.I0(trunc_ln48_2_fu_1135_p4[13]),
        .I1(trunc_ln48_3_fu_1144_p4[13]),
        .I2(add_ln48_1_reg_1710[13]),
        .O(\add_ln48_3_reg_1730[15]_i_2_n_5 ));
  (* HLUTNM = "lutpair112" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_3_reg_1730[15]_i_3 
       (.I0(trunc_ln48_2_fu_1135_p4[12]),
        .I1(trunc_ln48_3_fu_1144_p4[12]),
        .I2(add_ln48_1_reg_1710[12]),
        .O(\add_ln48_3_reg_1730[15]_i_3_n_5 ));
  (* HLUTNM = "lutpair111" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_3_reg_1730[15]_i_4 
       (.I0(trunc_ln48_2_fu_1135_p4[11]),
        .I1(trunc_ln48_3_fu_1144_p4[11]),
        .I2(add_ln48_1_reg_1710[11]),
        .O(\add_ln48_3_reg_1730[15]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln48_3_reg_1730[15]_i_5 
       (.I0(add_ln48_1_reg_1710[14]),
        .I1(trunc_ln48_3_fu_1144_p4[14]),
        .I2(trunc_ln48_2_fu_1135_p4[14]),
        .I3(trunc_ln48_3_fu_1144_p4[15]),
        .I4(trunc_ln48_2_fu_1135_p4[15]),
        .I5(add_ln48_1_reg_1710[15]),
        .O(\add_ln48_3_reg_1730[15]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_3_reg_1730[15]_i_6 
       (.I0(\add_ln48_3_reg_1730[15]_i_2_n_5 ),
        .I1(trunc_ln48_3_fu_1144_p4[14]),
        .I2(trunc_ln48_2_fu_1135_p4[14]),
        .I3(add_ln48_1_reg_1710[14]),
        .O(\add_ln48_3_reg_1730[15]_i_6_n_5 ));
  (* HLUTNM = "lutpair113" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_3_reg_1730[15]_i_7 
       (.I0(trunc_ln48_2_fu_1135_p4[13]),
        .I1(trunc_ln48_3_fu_1144_p4[13]),
        .I2(add_ln48_1_reg_1710[13]),
        .I3(\add_ln48_3_reg_1730[15]_i_3_n_5 ),
        .O(\add_ln48_3_reg_1730[15]_i_7_n_5 ));
  (* HLUTNM = "lutpair112" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_3_reg_1730[15]_i_8 
       (.I0(trunc_ln48_2_fu_1135_p4[12]),
        .I1(trunc_ln48_3_fu_1144_p4[12]),
        .I2(add_ln48_1_reg_1710[12]),
        .I3(\add_ln48_3_reg_1730[15]_i_4_n_5 ),
        .O(\add_ln48_3_reg_1730[15]_i_8_n_5 ));
  (* HLUTNM = "lutpair102" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_3_reg_1730[3]_i_2 
       (.I0(trunc_ln48_2_fu_1135_p4[2]),
        .I1(trunc_ln48_3_fu_1144_p4[2]),
        .I2(add_ln48_1_reg_1710[2]),
        .O(\add_ln48_3_reg_1730[3]_i_2_n_5 ));
  (* HLUTNM = "lutpair101" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_3_reg_1730[3]_i_3 
       (.I0(trunc_ln48_2_fu_1135_p4[1]),
        .I1(trunc_ln48_3_fu_1144_p4[1]),
        .I2(add_ln48_1_reg_1710[1]),
        .O(\add_ln48_3_reg_1730[3]_i_3_n_5 ));
  (* HLUTNM = "lutpair100" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_3_reg_1730[3]_i_4 
       (.I0(trunc_ln48_2_fu_1135_p4[0]),
        .I1(trunc_ln48_3_fu_1144_p4[0]),
        .I2(add_ln48_1_reg_1710[0]),
        .O(\add_ln48_3_reg_1730[3]_i_4_n_5 ));
  (* HLUTNM = "lutpair103" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_3_reg_1730[3]_i_5 
       (.I0(trunc_ln48_2_fu_1135_p4[3]),
        .I1(trunc_ln48_3_fu_1144_p4[3]),
        .I2(add_ln48_1_reg_1710[3]),
        .I3(\add_ln48_3_reg_1730[3]_i_2_n_5 ),
        .O(\add_ln48_3_reg_1730[3]_i_5_n_5 ));
  (* HLUTNM = "lutpair102" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_3_reg_1730[3]_i_6 
       (.I0(trunc_ln48_2_fu_1135_p4[2]),
        .I1(trunc_ln48_3_fu_1144_p4[2]),
        .I2(add_ln48_1_reg_1710[2]),
        .I3(\add_ln48_3_reg_1730[3]_i_3_n_5 ),
        .O(\add_ln48_3_reg_1730[3]_i_6_n_5 ));
  (* HLUTNM = "lutpair101" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_3_reg_1730[3]_i_7 
       (.I0(trunc_ln48_2_fu_1135_p4[1]),
        .I1(trunc_ln48_3_fu_1144_p4[1]),
        .I2(add_ln48_1_reg_1710[1]),
        .I3(\add_ln48_3_reg_1730[3]_i_4_n_5 ),
        .O(\add_ln48_3_reg_1730[3]_i_7_n_5 ));
  (* HLUTNM = "lutpair100" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln48_3_reg_1730[3]_i_8 
       (.I0(trunc_ln48_2_fu_1135_p4[0]),
        .I1(trunc_ln48_3_fu_1144_p4[0]),
        .I2(add_ln48_1_reg_1710[0]),
        .O(\add_ln48_3_reg_1730[3]_i_8_n_5 ));
  (* HLUTNM = "lutpair106" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_3_reg_1730[7]_i_2 
       (.I0(trunc_ln48_2_fu_1135_p4[6]),
        .I1(trunc_ln48_3_fu_1144_p4[6]),
        .I2(add_ln48_1_reg_1710[6]),
        .O(\add_ln48_3_reg_1730[7]_i_2_n_5 ));
  (* HLUTNM = "lutpair105" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_3_reg_1730[7]_i_3 
       (.I0(trunc_ln48_2_fu_1135_p4[5]),
        .I1(trunc_ln48_3_fu_1144_p4[5]),
        .I2(add_ln48_1_reg_1710[5]),
        .O(\add_ln48_3_reg_1730[7]_i_3_n_5 ));
  (* HLUTNM = "lutpair104" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_3_reg_1730[7]_i_4 
       (.I0(trunc_ln48_2_fu_1135_p4[4]),
        .I1(trunc_ln48_3_fu_1144_p4[4]),
        .I2(add_ln48_1_reg_1710[4]),
        .O(\add_ln48_3_reg_1730[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair103" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_3_reg_1730[7]_i_5 
       (.I0(trunc_ln48_2_fu_1135_p4[3]),
        .I1(trunc_ln48_3_fu_1144_p4[3]),
        .I2(add_ln48_1_reg_1710[3]),
        .O(\add_ln48_3_reg_1730[7]_i_5_n_5 ));
  (* HLUTNM = "lutpair107" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_3_reg_1730[7]_i_6 
       (.I0(trunc_ln48_2_fu_1135_p4[7]),
        .I1(trunc_ln48_3_fu_1144_p4[7]),
        .I2(add_ln48_1_reg_1710[7]),
        .I3(\add_ln48_3_reg_1730[7]_i_2_n_5 ),
        .O(\add_ln48_3_reg_1730[7]_i_6_n_5 ));
  (* HLUTNM = "lutpair106" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_3_reg_1730[7]_i_7 
       (.I0(trunc_ln48_2_fu_1135_p4[6]),
        .I1(trunc_ln48_3_fu_1144_p4[6]),
        .I2(add_ln48_1_reg_1710[6]),
        .I3(\add_ln48_3_reg_1730[7]_i_3_n_5 ),
        .O(\add_ln48_3_reg_1730[7]_i_7_n_5 ));
  (* HLUTNM = "lutpair105" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_3_reg_1730[7]_i_8 
       (.I0(trunc_ln48_2_fu_1135_p4[5]),
        .I1(trunc_ln48_3_fu_1144_p4[5]),
        .I2(add_ln48_1_reg_1710[5]),
        .I3(\add_ln48_3_reg_1730[7]_i_4_n_5 ),
        .O(\add_ln48_3_reg_1730[7]_i_8_n_5 ));
  (* HLUTNM = "lutpair104" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_3_reg_1730[7]_i_9 
       (.I0(trunc_ln48_2_fu_1135_p4[4]),
        .I1(trunc_ln48_3_fu_1144_p4[4]),
        .I2(add_ln48_1_reg_1710[4]),
        .I3(\add_ln48_3_reg_1730[7]_i_5_n_5 ),
        .O(\add_ln48_3_reg_1730[7]_i_9_n_5 ));
  FDRE \add_ln48_3_reg_1730_reg[0] 
       (.C(ap_clk),
        .CE(add_ln48_3_reg_17300),
        .D(add_ln48_3_fu_1171_p2[0]),
        .Q(add_ln48_3_reg_1730[0]),
        .R(1'b0));
  FDRE \add_ln48_3_reg_1730_reg[10] 
       (.C(ap_clk),
        .CE(add_ln48_3_reg_17300),
        .D(add_ln48_3_fu_1171_p2[10]),
        .Q(add_ln48_3_reg_1730[10]),
        .R(1'b0));
  FDRE \add_ln48_3_reg_1730_reg[11] 
       (.C(ap_clk),
        .CE(add_ln48_3_reg_17300),
        .D(add_ln48_3_fu_1171_p2[11]),
        .Q(add_ln48_3_reg_1730[11]),
        .R(1'b0));
  CARRY4 \add_ln48_3_reg_1730_reg[11]_i_1 
       (.CI(\add_ln48_3_reg_1730_reg[7]_i_1_n_5 ),
        .CO({\add_ln48_3_reg_1730_reg[11]_i_1_n_5 ,\add_ln48_3_reg_1730_reg[11]_i_1_n_6 ,\add_ln48_3_reg_1730_reg[11]_i_1_n_7 ,\add_ln48_3_reg_1730_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln48_3_reg_1730[11]_i_2_n_5 ,\add_ln48_3_reg_1730[11]_i_3_n_5 ,\add_ln48_3_reg_1730[11]_i_4_n_5 ,\add_ln48_3_reg_1730[11]_i_5_n_5 }),
        .O(add_ln48_3_fu_1171_p2[11:8]),
        .S({\add_ln48_3_reg_1730[11]_i_6_n_5 ,\add_ln48_3_reg_1730[11]_i_7_n_5 ,\add_ln48_3_reg_1730[11]_i_8_n_5 ,\add_ln48_3_reg_1730[11]_i_9_n_5 }));
  FDRE \add_ln48_3_reg_1730_reg[12] 
       (.C(ap_clk),
        .CE(add_ln48_3_reg_17300),
        .D(add_ln48_3_fu_1171_p2[12]),
        .Q(add_ln48_3_reg_1730[12]),
        .R(1'b0));
  FDRE \add_ln48_3_reg_1730_reg[13] 
       (.C(ap_clk),
        .CE(add_ln48_3_reg_17300),
        .D(add_ln48_3_fu_1171_p2[13]),
        .Q(add_ln48_3_reg_1730[13]),
        .R(1'b0));
  FDRE \add_ln48_3_reg_1730_reg[14] 
       (.C(ap_clk),
        .CE(add_ln48_3_reg_17300),
        .D(add_ln48_3_fu_1171_p2[14]),
        .Q(add_ln48_3_reg_1730[14]),
        .R(1'b0));
  FDRE \add_ln48_3_reg_1730_reg[15] 
       (.C(ap_clk),
        .CE(add_ln48_3_reg_17300),
        .D(add_ln48_3_fu_1171_p2[15]),
        .Q(add_ln48_3_reg_1730[15]),
        .R(1'b0));
  CARRY4 \add_ln48_3_reg_1730_reg[15]_i_1 
       (.CI(\add_ln48_3_reg_1730_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln48_3_reg_1730_reg[15]_i_1_CO_UNCONNECTED [3],\add_ln48_3_reg_1730_reg[15]_i_1_n_6 ,\add_ln48_3_reg_1730_reg[15]_i_1_n_7 ,\add_ln48_3_reg_1730_reg[15]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln48_3_reg_1730[15]_i_2_n_5 ,\add_ln48_3_reg_1730[15]_i_3_n_5 ,\add_ln48_3_reg_1730[15]_i_4_n_5 }),
        .O(add_ln48_3_fu_1171_p2[15:12]),
        .S({\add_ln48_3_reg_1730[15]_i_5_n_5 ,\add_ln48_3_reg_1730[15]_i_6_n_5 ,\add_ln48_3_reg_1730[15]_i_7_n_5 ,\add_ln48_3_reg_1730[15]_i_8_n_5 }));
  FDRE \add_ln48_3_reg_1730_reg[1] 
       (.C(ap_clk),
        .CE(add_ln48_3_reg_17300),
        .D(add_ln48_3_fu_1171_p2[1]),
        .Q(add_ln48_3_reg_1730[1]),
        .R(1'b0));
  FDRE \add_ln48_3_reg_1730_reg[2] 
       (.C(ap_clk),
        .CE(add_ln48_3_reg_17300),
        .D(add_ln48_3_fu_1171_p2[2]),
        .Q(add_ln48_3_reg_1730[2]),
        .R(1'b0));
  FDRE \add_ln48_3_reg_1730_reg[3] 
       (.C(ap_clk),
        .CE(add_ln48_3_reg_17300),
        .D(add_ln48_3_fu_1171_p2[3]),
        .Q(add_ln48_3_reg_1730[3]),
        .R(1'b0));
  CARRY4 \add_ln48_3_reg_1730_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln48_3_reg_1730_reg[3]_i_1_n_5 ,\add_ln48_3_reg_1730_reg[3]_i_1_n_6 ,\add_ln48_3_reg_1730_reg[3]_i_1_n_7 ,\add_ln48_3_reg_1730_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln48_3_reg_1730[3]_i_2_n_5 ,\add_ln48_3_reg_1730[3]_i_3_n_5 ,\add_ln48_3_reg_1730[3]_i_4_n_5 ,1'b0}),
        .O(add_ln48_3_fu_1171_p2[3:0]),
        .S({\add_ln48_3_reg_1730[3]_i_5_n_5 ,\add_ln48_3_reg_1730[3]_i_6_n_5 ,\add_ln48_3_reg_1730[3]_i_7_n_5 ,\add_ln48_3_reg_1730[3]_i_8_n_5 }));
  FDRE \add_ln48_3_reg_1730_reg[4] 
       (.C(ap_clk),
        .CE(add_ln48_3_reg_17300),
        .D(add_ln48_3_fu_1171_p2[4]),
        .Q(add_ln48_3_reg_1730[4]),
        .R(1'b0));
  FDRE \add_ln48_3_reg_1730_reg[5] 
       (.C(ap_clk),
        .CE(add_ln48_3_reg_17300),
        .D(add_ln48_3_fu_1171_p2[5]),
        .Q(add_ln48_3_reg_1730[5]),
        .R(1'b0));
  FDRE \add_ln48_3_reg_1730_reg[6] 
       (.C(ap_clk),
        .CE(add_ln48_3_reg_17300),
        .D(add_ln48_3_fu_1171_p2[6]),
        .Q(add_ln48_3_reg_1730[6]),
        .R(1'b0));
  FDRE \add_ln48_3_reg_1730_reg[7] 
       (.C(ap_clk),
        .CE(add_ln48_3_reg_17300),
        .D(add_ln48_3_fu_1171_p2[7]),
        .Q(add_ln48_3_reg_1730[7]),
        .R(1'b0));
  CARRY4 \add_ln48_3_reg_1730_reg[7]_i_1 
       (.CI(\add_ln48_3_reg_1730_reg[3]_i_1_n_5 ),
        .CO({\add_ln48_3_reg_1730_reg[7]_i_1_n_5 ,\add_ln48_3_reg_1730_reg[7]_i_1_n_6 ,\add_ln48_3_reg_1730_reg[7]_i_1_n_7 ,\add_ln48_3_reg_1730_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln48_3_reg_1730[7]_i_2_n_5 ,\add_ln48_3_reg_1730[7]_i_3_n_5 ,\add_ln48_3_reg_1730[7]_i_4_n_5 ,\add_ln48_3_reg_1730[7]_i_5_n_5 }),
        .O(add_ln48_3_fu_1171_p2[7:4]),
        .S({\add_ln48_3_reg_1730[7]_i_6_n_5 ,\add_ln48_3_reg_1730[7]_i_7_n_5 ,\add_ln48_3_reg_1730[7]_i_8_n_5 ,\add_ln48_3_reg_1730[7]_i_9_n_5 }));
  FDRE \add_ln48_3_reg_1730_reg[8] 
       (.C(ap_clk),
        .CE(add_ln48_3_reg_17300),
        .D(add_ln48_3_fu_1171_p2[8]),
        .Q(add_ln48_3_reg_1730[8]),
        .R(1'b0));
  FDRE \add_ln48_3_reg_1730_reg[9] 
       (.C(ap_clk),
        .CE(add_ln48_3_reg_17300),
        .D(add_ln48_3_fu_1171_p2[9]),
        .Q(add_ln48_3_reg_1730[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_4_reg_1745[11]_i_2 
       (.I0(trunc_ln48_5_fu_1191_p4[11]),
        .I1(trunc_ln48_4_fu_1182_p4[11]),
        .O(\add_ln48_4_reg_1745[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_4_reg_1745[11]_i_3 
       (.I0(trunc_ln48_5_fu_1191_p4[10]),
        .I1(trunc_ln48_4_fu_1182_p4[10]),
        .O(\add_ln48_4_reg_1745[11]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_4_reg_1745[11]_i_4 
       (.I0(trunc_ln48_5_fu_1191_p4[9]),
        .I1(trunc_ln48_4_fu_1182_p4[9]),
        .O(\add_ln48_4_reg_1745[11]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_4_reg_1745[11]_i_5 
       (.I0(trunc_ln48_5_fu_1191_p4[8]),
        .I1(trunc_ln48_4_fu_1182_p4[8]),
        .O(\add_ln48_4_reg_1745[11]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_4_reg_1745[15]_i_2 
       (.I0(trunc_ln48_5_fu_1191_p4[15]),
        .I1(trunc_ln48_4_fu_1182_p4[15]),
        .O(\add_ln48_4_reg_1745[15]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_4_reg_1745[15]_i_3 
       (.I0(trunc_ln48_5_fu_1191_p4[14]),
        .I1(trunc_ln48_4_fu_1182_p4[14]),
        .O(\add_ln48_4_reg_1745[15]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_4_reg_1745[15]_i_4 
       (.I0(trunc_ln48_5_fu_1191_p4[13]),
        .I1(trunc_ln48_4_fu_1182_p4[13]),
        .O(\add_ln48_4_reg_1745[15]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_4_reg_1745[15]_i_5 
       (.I0(trunc_ln48_5_fu_1191_p4[12]),
        .I1(trunc_ln48_4_fu_1182_p4[12]),
        .O(\add_ln48_4_reg_1745[15]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_4_reg_1745[3]_i_2 
       (.I0(trunc_ln48_5_fu_1191_p4[3]),
        .I1(trunc_ln48_4_fu_1182_p4[3]),
        .O(\add_ln48_4_reg_1745[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_4_reg_1745[3]_i_3 
       (.I0(trunc_ln48_5_fu_1191_p4[2]),
        .I1(trunc_ln48_4_fu_1182_p4[2]),
        .O(\add_ln48_4_reg_1745[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_4_reg_1745[3]_i_4 
       (.I0(trunc_ln48_5_fu_1191_p4[1]),
        .I1(trunc_ln48_4_fu_1182_p4[1]),
        .O(\add_ln48_4_reg_1745[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_4_reg_1745[3]_i_5 
       (.I0(trunc_ln48_5_fu_1191_p4[0]),
        .I1(trunc_ln48_4_fu_1182_p4[0]),
        .O(\add_ln48_4_reg_1745[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_4_reg_1745[7]_i_2 
       (.I0(trunc_ln48_5_fu_1191_p4[7]),
        .I1(trunc_ln48_4_fu_1182_p4[7]),
        .O(\add_ln48_4_reg_1745[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_4_reg_1745[7]_i_3 
       (.I0(trunc_ln48_5_fu_1191_p4[6]),
        .I1(trunc_ln48_4_fu_1182_p4[6]),
        .O(\add_ln48_4_reg_1745[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_4_reg_1745[7]_i_4 
       (.I0(trunc_ln48_5_fu_1191_p4[5]),
        .I1(trunc_ln48_4_fu_1182_p4[5]),
        .O(\add_ln48_4_reg_1745[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_4_reg_1745[7]_i_5 
       (.I0(trunc_ln48_5_fu_1191_p4[4]),
        .I1(trunc_ln48_4_fu_1182_p4[4]),
        .O(\add_ln48_4_reg_1745[7]_i_5_n_5 ));
  FDRE \add_ln48_4_reg_1745_reg[0] 
       (.C(ap_clk),
        .CE(add_ln48_4_reg_17450),
        .D(add_ln48_4_fu_1208_p2[0]),
        .Q(add_ln48_4_reg_1745[0]),
        .R(1'b0));
  FDRE \add_ln48_4_reg_1745_reg[10] 
       (.C(ap_clk),
        .CE(add_ln48_4_reg_17450),
        .D(add_ln48_4_fu_1208_p2[10]),
        .Q(add_ln48_4_reg_1745[10]),
        .R(1'b0));
  FDRE \add_ln48_4_reg_1745_reg[11] 
       (.C(ap_clk),
        .CE(add_ln48_4_reg_17450),
        .D(add_ln48_4_fu_1208_p2[11]),
        .Q(add_ln48_4_reg_1745[11]),
        .R(1'b0));
  CARRY4 \add_ln48_4_reg_1745_reg[11]_i_1 
       (.CI(\add_ln48_4_reg_1745_reg[7]_i_1_n_5 ),
        .CO({\add_ln48_4_reg_1745_reg[11]_i_1_n_5 ,\add_ln48_4_reg_1745_reg[11]_i_1_n_6 ,\add_ln48_4_reg_1745_reg[11]_i_1_n_7 ,\add_ln48_4_reg_1745_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(trunc_ln48_5_fu_1191_p4[11:8]),
        .O(add_ln48_4_fu_1208_p2[11:8]),
        .S({\add_ln48_4_reg_1745[11]_i_2_n_5 ,\add_ln48_4_reg_1745[11]_i_3_n_5 ,\add_ln48_4_reg_1745[11]_i_4_n_5 ,\add_ln48_4_reg_1745[11]_i_5_n_5 }));
  FDRE \add_ln48_4_reg_1745_reg[12] 
       (.C(ap_clk),
        .CE(add_ln48_4_reg_17450),
        .D(add_ln48_4_fu_1208_p2[12]),
        .Q(add_ln48_4_reg_1745[12]),
        .R(1'b0));
  FDRE \add_ln48_4_reg_1745_reg[13] 
       (.C(ap_clk),
        .CE(add_ln48_4_reg_17450),
        .D(add_ln48_4_fu_1208_p2[13]),
        .Q(add_ln48_4_reg_1745[13]),
        .R(1'b0));
  FDRE \add_ln48_4_reg_1745_reg[14] 
       (.C(ap_clk),
        .CE(add_ln48_4_reg_17450),
        .D(add_ln48_4_fu_1208_p2[14]),
        .Q(add_ln48_4_reg_1745[14]),
        .R(1'b0));
  FDRE \add_ln48_4_reg_1745_reg[15] 
       (.C(ap_clk),
        .CE(add_ln48_4_reg_17450),
        .D(add_ln48_4_fu_1208_p2[15]),
        .Q(add_ln48_4_reg_1745[15]),
        .R(1'b0));
  CARRY4 \add_ln48_4_reg_1745_reg[15]_i_1 
       (.CI(\add_ln48_4_reg_1745_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln48_4_reg_1745_reg[15]_i_1_CO_UNCONNECTED [3],\add_ln48_4_reg_1745_reg[15]_i_1_n_6 ,\add_ln48_4_reg_1745_reg[15]_i_1_n_7 ,\add_ln48_4_reg_1745_reg[15]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,trunc_ln48_5_fu_1191_p4[14:12]}),
        .O(add_ln48_4_fu_1208_p2[15:12]),
        .S({\add_ln48_4_reg_1745[15]_i_2_n_5 ,\add_ln48_4_reg_1745[15]_i_3_n_5 ,\add_ln48_4_reg_1745[15]_i_4_n_5 ,\add_ln48_4_reg_1745[15]_i_5_n_5 }));
  FDRE \add_ln48_4_reg_1745_reg[1] 
       (.C(ap_clk),
        .CE(add_ln48_4_reg_17450),
        .D(add_ln48_4_fu_1208_p2[1]),
        .Q(add_ln48_4_reg_1745[1]),
        .R(1'b0));
  FDRE \add_ln48_4_reg_1745_reg[2] 
       (.C(ap_clk),
        .CE(add_ln48_4_reg_17450),
        .D(add_ln48_4_fu_1208_p2[2]),
        .Q(add_ln48_4_reg_1745[2]),
        .R(1'b0));
  FDRE \add_ln48_4_reg_1745_reg[3] 
       (.C(ap_clk),
        .CE(add_ln48_4_reg_17450),
        .D(add_ln48_4_fu_1208_p2[3]),
        .Q(add_ln48_4_reg_1745[3]),
        .R(1'b0));
  CARRY4 \add_ln48_4_reg_1745_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln48_4_reg_1745_reg[3]_i_1_n_5 ,\add_ln48_4_reg_1745_reg[3]_i_1_n_6 ,\add_ln48_4_reg_1745_reg[3]_i_1_n_7 ,\add_ln48_4_reg_1745_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(trunc_ln48_5_fu_1191_p4[3:0]),
        .O(add_ln48_4_fu_1208_p2[3:0]),
        .S({\add_ln48_4_reg_1745[3]_i_2_n_5 ,\add_ln48_4_reg_1745[3]_i_3_n_5 ,\add_ln48_4_reg_1745[3]_i_4_n_5 ,\add_ln48_4_reg_1745[3]_i_5_n_5 }));
  FDRE \add_ln48_4_reg_1745_reg[4] 
       (.C(ap_clk),
        .CE(add_ln48_4_reg_17450),
        .D(add_ln48_4_fu_1208_p2[4]),
        .Q(add_ln48_4_reg_1745[4]),
        .R(1'b0));
  FDRE \add_ln48_4_reg_1745_reg[5] 
       (.C(ap_clk),
        .CE(add_ln48_4_reg_17450),
        .D(add_ln48_4_fu_1208_p2[5]),
        .Q(add_ln48_4_reg_1745[5]),
        .R(1'b0));
  FDRE \add_ln48_4_reg_1745_reg[6] 
       (.C(ap_clk),
        .CE(add_ln48_4_reg_17450),
        .D(add_ln48_4_fu_1208_p2[6]),
        .Q(add_ln48_4_reg_1745[6]),
        .R(1'b0));
  FDRE \add_ln48_4_reg_1745_reg[7] 
       (.C(ap_clk),
        .CE(add_ln48_4_reg_17450),
        .D(add_ln48_4_fu_1208_p2[7]),
        .Q(add_ln48_4_reg_1745[7]),
        .R(1'b0));
  CARRY4 \add_ln48_4_reg_1745_reg[7]_i_1 
       (.CI(\add_ln48_4_reg_1745_reg[3]_i_1_n_5 ),
        .CO({\add_ln48_4_reg_1745_reg[7]_i_1_n_5 ,\add_ln48_4_reg_1745_reg[7]_i_1_n_6 ,\add_ln48_4_reg_1745_reg[7]_i_1_n_7 ,\add_ln48_4_reg_1745_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(trunc_ln48_5_fu_1191_p4[7:4]),
        .O(add_ln48_4_fu_1208_p2[7:4]),
        .S({\add_ln48_4_reg_1745[7]_i_2_n_5 ,\add_ln48_4_reg_1745[7]_i_3_n_5 ,\add_ln48_4_reg_1745[7]_i_4_n_5 ,\add_ln48_4_reg_1745[7]_i_5_n_5 }));
  FDRE \add_ln48_4_reg_1745_reg[8] 
       (.C(ap_clk),
        .CE(add_ln48_4_reg_17450),
        .D(add_ln48_4_fu_1208_p2[8]),
        .Q(add_ln48_4_reg_1745[8]),
        .R(1'b0));
  FDRE \add_ln48_4_reg_1745_reg[9] 
       (.C(ap_clk),
        .CE(add_ln48_4_reg_17450),
        .D(add_ln48_4_fu_1208_p2[9]),
        .Q(add_ln48_4_reg_1745[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair96" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_6_reg_1765[11]_i_2 
       (.I0(trunc_ln48_7_reg_1755[10]),
        .I1(trunc_ln48_8_fu_1239_p4[10]),
        .I2(trunc_ln48_6_reg_1750[10]),
        .O(\add_ln48_6_reg_1765[11]_i_2_n_5 ));
  (* HLUTNM = "lutpair95" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_6_reg_1765[11]_i_3 
       (.I0(trunc_ln48_7_reg_1755[9]),
        .I1(trunc_ln48_8_fu_1239_p4[9]),
        .I2(trunc_ln48_6_reg_1750[9]),
        .O(\add_ln48_6_reg_1765[11]_i_3_n_5 ));
  (* HLUTNM = "lutpair94" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_6_reg_1765[11]_i_4 
       (.I0(trunc_ln48_7_reg_1755[8]),
        .I1(trunc_ln48_8_fu_1239_p4[8]),
        .I2(trunc_ln48_6_reg_1750[8]),
        .O(\add_ln48_6_reg_1765[11]_i_4_n_5 ));
  (* HLUTNM = "lutpair93" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_6_reg_1765[11]_i_5 
       (.I0(trunc_ln48_7_reg_1755[7]),
        .I1(trunc_ln48_8_fu_1239_p4[7]),
        .I2(trunc_ln48_6_reg_1750[7]),
        .O(\add_ln48_6_reg_1765[11]_i_5_n_5 ));
  (* HLUTNM = "lutpair97" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_6_reg_1765[11]_i_6 
       (.I0(trunc_ln48_7_reg_1755[11]),
        .I1(trunc_ln48_8_fu_1239_p4[11]),
        .I2(trunc_ln48_6_reg_1750[11]),
        .I3(\add_ln48_6_reg_1765[11]_i_2_n_5 ),
        .O(\add_ln48_6_reg_1765[11]_i_6_n_5 ));
  (* HLUTNM = "lutpair96" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_6_reg_1765[11]_i_7 
       (.I0(trunc_ln48_7_reg_1755[10]),
        .I1(trunc_ln48_8_fu_1239_p4[10]),
        .I2(trunc_ln48_6_reg_1750[10]),
        .I3(\add_ln48_6_reg_1765[11]_i_3_n_5 ),
        .O(\add_ln48_6_reg_1765[11]_i_7_n_5 ));
  (* HLUTNM = "lutpair95" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_6_reg_1765[11]_i_8 
       (.I0(trunc_ln48_7_reg_1755[9]),
        .I1(trunc_ln48_8_fu_1239_p4[9]),
        .I2(trunc_ln48_6_reg_1750[9]),
        .I3(\add_ln48_6_reg_1765[11]_i_4_n_5 ),
        .O(\add_ln48_6_reg_1765[11]_i_8_n_5 ));
  (* HLUTNM = "lutpair94" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_6_reg_1765[11]_i_9 
       (.I0(trunc_ln48_7_reg_1755[8]),
        .I1(trunc_ln48_8_fu_1239_p4[8]),
        .I2(trunc_ln48_6_reg_1750[8]),
        .I3(\add_ln48_6_reg_1765[11]_i_5_n_5 ),
        .O(\add_ln48_6_reg_1765[11]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln48_6_reg_1765[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .O(add_ln48_6_reg_17650));
  (* HLUTNM = "lutpair99" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_6_reg_1765[15]_i_3 
       (.I0(trunc_ln48_7_reg_1755[13]),
        .I1(trunc_ln48_8_fu_1239_p4[13]),
        .I2(trunc_ln48_6_reg_1750[13]),
        .O(\add_ln48_6_reg_1765[15]_i_3_n_5 ));
  (* HLUTNM = "lutpair98" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_6_reg_1765[15]_i_4 
       (.I0(trunc_ln48_7_reg_1755[12]),
        .I1(trunc_ln48_8_fu_1239_p4[12]),
        .I2(trunc_ln48_6_reg_1750[12]),
        .O(\add_ln48_6_reg_1765[15]_i_4_n_5 ));
  (* HLUTNM = "lutpair97" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_6_reg_1765[15]_i_5 
       (.I0(trunc_ln48_7_reg_1755[11]),
        .I1(trunc_ln48_8_fu_1239_p4[11]),
        .I2(trunc_ln48_6_reg_1750[11]),
        .O(\add_ln48_6_reg_1765[15]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln48_6_reg_1765[15]_i_6 
       (.I0(trunc_ln48_6_reg_1750[14]),
        .I1(trunc_ln48_8_fu_1239_p4[14]),
        .I2(trunc_ln48_7_reg_1755[14]),
        .I3(trunc_ln48_8_fu_1239_p4[15]),
        .I4(trunc_ln48_7_reg_1755[15]),
        .I5(trunc_ln48_6_reg_1750[15]),
        .O(\add_ln48_6_reg_1765[15]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_6_reg_1765[15]_i_7 
       (.I0(\add_ln48_6_reg_1765[15]_i_3_n_5 ),
        .I1(trunc_ln48_8_fu_1239_p4[14]),
        .I2(trunc_ln48_7_reg_1755[14]),
        .I3(trunc_ln48_6_reg_1750[14]),
        .O(\add_ln48_6_reg_1765[15]_i_7_n_5 ));
  (* HLUTNM = "lutpair99" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_6_reg_1765[15]_i_8 
       (.I0(trunc_ln48_7_reg_1755[13]),
        .I1(trunc_ln48_8_fu_1239_p4[13]),
        .I2(trunc_ln48_6_reg_1750[13]),
        .I3(\add_ln48_6_reg_1765[15]_i_4_n_5 ),
        .O(\add_ln48_6_reg_1765[15]_i_8_n_5 ));
  (* HLUTNM = "lutpair98" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_6_reg_1765[15]_i_9 
       (.I0(trunc_ln48_7_reg_1755[12]),
        .I1(trunc_ln48_8_fu_1239_p4[12]),
        .I2(trunc_ln48_6_reg_1750[12]),
        .I3(\add_ln48_6_reg_1765[15]_i_5_n_5 ),
        .O(\add_ln48_6_reg_1765[15]_i_9_n_5 ));
  (* HLUTNM = "lutpair88" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_6_reg_1765[3]_i_2 
       (.I0(trunc_ln48_7_reg_1755[2]),
        .I1(trunc_ln48_8_fu_1239_p4[2]),
        .I2(trunc_ln48_6_reg_1750[2]),
        .O(\add_ln48_6_reg_1765[3]_i_2_n_5 ));
  (* HLUTNM = "lutpair87" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_6_reg_1765[3]_i_3 
       (.I0(trunc_ln48_7_reg_1755[1]),
        .I1(trunc_ln48_8_fu_1239_p4[1]),
        .I2(trunc_ln48_6_reg_1750[1]),
        .O(\add_ln48_6_reg_1765[3]_i_3_n_5 ));
  (* HLUTNM = "lutpair86" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_6_reg_1765[3]_i_4 
       (.I0(trunc_ln48_7_reg_1755[0]),
        .I1(trunc_ln48_8_fu_1239_p4[0]),
        .I2(trunc_ln48_6_reg_1750[0]),
        .O(\add_ln48_6_reg_1765[3]_i_4_n_5 ));
  (* HLUTNM = "lutpair89" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_6_reg_1765[3]_i_5 
       (.I0(trunc_ln48_7_reg_1755[3]),
        .I1(trunc_ln48_8_fu_1239_p4[3]),
        .I2(trunc_ln48_6_reg_1750[3]),
        .I3(\add_ln48_6_reg_1765[3]_i_2_n_5 ),
        .O(\add_ln48_6_reg_1765[3]_i_5_n_5 ));
  (* HLUTNM = "lutpair88" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_6_reg_1765[3]_i_6 
       (.I0(trunc_ln48_7_reg_1755[2]),
        .I1(trunc_ln48_8_fu_1239_p4[2]),
        .I2(trunc_ln48_6_reg_1750[2]),
        .I3(\add_ln48_6_reg_1765[3]_i_3_n_5 ),
        .O(\add_ln48_6_reg_1765[3]_i_6_n_5 ));
  (* HLUTNM = "lutpair87" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_6_reg_1765[3]_i_7 
       (.I0(trunc_ln48_7_reg_1755[1]),
        .I1(trunc_ln48_8_fu_1239_p4[1]),
        .I2(trunc_ln48_6_reg_1750[1]),
        .I3(\add_ln48_6_reg_1765[3]_i_4_n_5 ),
        .O(\add_ln48_6_reg_1765[3]_i_7_n_5 ));
  (* HLUTNM = "lutpair86" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln48_6_reg_1765[3]_i_8 
       (.I0(trunc_ln48_7_reg_1755[0]),
        .I1(trunc_ln48_8_fu_1239_p4[0]),
        .I2(trunc_ln48_6_reg_1750[0]),
        .O(\add_ln48_6_reg_1765[3]_i_8_n_5 ));
  (* HLUTNM = "lutpair92" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_6_reg_1765[7]_i_2 
       (.I0(trunc_ln48_7_reg_1755[6]),
        .I1(trunc_ln48_8_fu_1239_p4[6]),
        .I2(trunc_ln48_6_reg_1750[6]),
        .O(\add_ln48_6_reg_1765[7]_i_2_n_5 ));
  (* HLUTNM = "lutpair91" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_6_reg_1765[7]_i_3 
       (.I0(trunc_ln48_7_reg_1755[5]),
        .I1(trunc_ln48_8_fu_1239_p4[5]),
        .I2(trunc_ln48_6_reg_1750[5]),
        .O(\add_ln48_6_reg_1765[7]_i_3_n_5 ));
  (* HLUTNM = "lutpair90" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_6_reg_1765[7]_i_4 
       (.I0(trunc_ln48_7_reg_1755[4]),
        .I1(trunc_ln48_8_fu_1239_p4[4]),
        .I2(trunc_ln48_6_reg_1750[4]),
        .O(\add_ln48_6_reg_1765[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair89" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_6_reg_1765[7]_i_5 
       (.I0(trunc_ln48_7_reg_1755[3]),
        .I1(trunc_ln48_8_fu_1239_p4[3]),
        .I2(trunc_ln48_6_reg_1750[3]),
        .O(\add_ln48_6_reg_1765[7]_i_5_n_5 ));
  (* HLUTNM = "lutpair93" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_6_reg_1765[7]_i_6 
       (.I0(trunc_ln48_7_reg_1755[7]),
        .I1(trunc_ln48_8_fu_1239_p4[7]),
        .I2(trunc_ln48_6_reg_1750[7]),
        .I3(\add_ln48_6_reg_1765[7]_i_2_n_5 ),
        .O(\add_ln48_6_reg_1765[7]_i_6_n_5 ));
  (* HLUTNM = "lutpair92" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_6_reg_1765[7]_i_7 
       (.I0(trunc_ln48_7_reg_1755[6]),
        .I1(trunc_ln48_8_fu_1239_p4[6]),
        .I2(trunc_ln48_6_reg_1750[6]),
        .I3(\add_ln48_6_reg_1765[7]_i_3_n_5 ),
        .O(\add_ln48_6_reg_1765[7]_i_7_n_5 ));
  (* HLUTNM = "lutpair91" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_6_reg_1765[7]_i_8 
       (.I0(trunc_ln48_7_reg_1755[5]),
        .I1(trunc_ln48_8_fu_1239_p4[5]),
        .I2(trunc_ln48_6_reg_1750[5]),
        .I3(\add_ln48_6_reg_1765[7]_i_4_n_5 ),
        .O(\add_ln48_6_reg_1765[7]_i_8_n_5 ));
  (* HLUTNM = "lutpair90" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_6_reg_1765[7]_i_9 
       (.I0(trunc_ln48_7_reg_1755[4]),
        .I1(trunc_ln48_8_fu_1239_p4[4]),
        .I2(trunc_ln48_6_reg_1750[4]),
        .I3(\add_ln48_6_reg_1765[7]_i_5_n_5 ),
        .O(\add_ln48_6_reg_1765[7]_i_9_n_5 ));
  FDRE \add_ln48_6_reg_1765_reg[0] 
       (.C(ap_clk),
        .CE(add_ln48_6_reg_17650),
        .D(add_ln48_6_fu_1253_p2[0]),
        .Q(add_ln48_6_reg_1765[0]),
        .R(1'b0));
  FDRE \add_ln48_6_reg_1765_reg[10] 
       (.C(ap_clk),
        .CE(add_ln48_6_reg_17650),
        .D(add_ln48_6_fu_1253_p2[10]),
        .Q(add_ln48_6_reg_1765[10]),
        .R(1'b0));
  FDRE \add_ln48_6_reg_1765_reg[11] 
       (.C(ap_clk),
        .CE(add_ln48_6_reg_17650),
        .D(add_ln48_6_fu_1253_p2[11]),
        .Q(add_ln48_6_reg_1765[11]),
        .R(1'b0));
  CARRY4 \add_ln48_6_reg_1765_reg[11]_i_1 
       (.CI(\add_ln48_6_reg_1765_reg[7]_i_1_n_5 ),
        .CO({\add_ln48_6_reg_1765_reg[11]_i_1_n_5 ,\add_ln48_6_reg_1765_reg[11]_i_1_n_6 ,\add_ln48_6_reg_1765_reg[11]_i_1_n_7 ,\add_ln48_6_reg_1765_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln48_6_reg_1765[11]_i_2_n_5 ,\add_ln48_6_reg_1765[11]_i_3_n_5 ,\add_ln48_6_reg_1765[11]_i_4_n_5 ,\add_ln48_6_reg_1765[11]_i_5_n_5 }),
        .O(add_ln48_6_fu_1253_p2[11:8]),
        .S({\add_ln48_6_reg_1765[11]_i_6_n_5 ,\add_ln48_6_reg_1765[11]_i_7_n_5 ,\add_ln48_6_reg_1765[11]_i_8_n_5 ,\add_ln48_6_reg_1765[11]_i_9_n_5 }));
  FDRE \add_ln48_6_reg_1765_reg[12] 
       (.C(ap_clk),
        .CE(add_ln48_6_reg_17650),
        .D(add_ln48_6_fu_1253_p2[12]),
        .Q(add_ln48_6_reg_1765[12]),
        .R(1'b0));
  FDRE \add_ln48_6_reg_1765_reg[13] 
       (.C(ap_clk),
        .CE(add_ln48_6_reg_17650),
        .D(add_ln48_6_fu_1253_p2[13]),
        .Q(add_ln48_6_reg_1765[13]),
        .R(1'b0));
  FDRE \add_ln48_6_reg_1765_reg[14] 
       (.C(ap_clk),
        .CE(add_ln48_6_reg_17650),
        .D(add_ln48_6_fu_1253_p2[14]),
        .Q(add_ln48_6_reg_1765[14]),
        .R(1'b0));
  FDRE \add_ln48_6_reg_1765_reg[15] 
       (.C(ap_clk),
        .CE(add_ln48_6_reg_17650),
        .D(add_ln48_6_fu_1253_p2[15]),
        .Q(add_ln48_6_reg_1765[15]),
        .R(1'b0));
  CARRY4 \add_ln48_6_reg_1765_reg[15]_i_2 
       (.CI(\add_ln48_6_reg_1765_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln48_6_reg_1765_reg[15]_i_2_CO_UNCONNECTED [3],\add_ln48_6_reg_1765_reg[15]_i_2_n_6 ,\add_ln48_6_reg_1765_reg[15]_i_2_n_7 ,\add_ln48_6_reg_1765_reg[15]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln48_6_reg_1765[15]_i_3_n_5 ,\add_ln48_6_reg_1765[15]_i_4_n_5 ,\add_ln48_6_reg_1765[15]_i_5_n_5 }),
        .O(add_ln48_6_fu_1253_p2[15:12]),
        .S({\add_ln48_6_reg_1765[15]_i_6_n_5 ,\add_ln48_6_reg_1765[15]_i_7_n_5 ,\add_ln48_6_reg_1765[15]_i_8_n_5 ,\add_ln48_6_reg_1765[15]_i_9_n_5 }));
  FDRE \add_ln48_6_reg_1765_reg[1] 
       (.C(ap_clk),
        .CE(add_ln48_6_reg_17650),
        .D(add_ln48_6_fu_1253_p2[1]),
        .Q(add_ln48_6_reg_1765[1]),
        .R(1'b0));
  FDRE \add_ln48_6_reg_1765_reg[2] 
       (.C(ap_clk),
        .CE(add_ln48_6_reg_17650),
        .D(add_ln48_6_fu_1253_p2[2]),
        .Q(add_ln48_6_reg_1765[2]),
        .R(1'b0));
  FDRE \add_ln48_6_reg_1765_reg[3] 
       (.C(ap_clk),
        .CE(add_ln48_6_reg_17650),
        .D(add_ln48_6_fu_1253_p2[3]),
        .Q(add_ln48_6_reg_1765[3]),
        .R(1'b0));
  CARRY4 \add_ln48_6_reg_1765_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln48_6_reg_1765_reg[3]_i_1_n_5 ,\add_ln48_6_reg_1765_reg[3]_i_1_n_6 ,\add_ln48_6_reg_1765_reg[3]_i_1_n_7 ,\add_ln48_6_reg_1765_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln48_6_reg_1765[3]_i_2_n_5 ,\add_ln48_6_reg_1765[3]_i_3_n_5 ,\add_ln48_6_reg_1765[3]_i_4_n_5 ,1'b0}),
        .O(add_ln48_6_fu_1253_p2[3:0]),
        .S({\add_ln48_6_reg_1765[3]_i_5_n_5 ,\add_ln48_6_reg_1765[3]_i_6_n_5 ,\add_ln48_6_reg_1765[3]_i_7_n_5 ,\add_ln48_6_reg_1765[3]_i_8_n_5 }));
  FDRE \add_ln48_6_reg_1765_reg[4] 
       (.C(ap_clk),
        .CE(add_ln48_6_reg_17650),
        .D(add_ln48_6_fu_1253_p2[4]),
        .Q(add_ln48_6_reg_1765[4]),
        .R(1'b0));
  FDRE \add_ln48_6_reg_1765_reg[5] 
       (.C(ap_clk),
        .CE(add_ln48_6_reg_17650),
        .D(add_ln48_6_fu_1253_p2[5]),
        .Q(add_ln48_6_reg_1765[5]),
        .R(1'b0));
  FDRE \add_ln48_6_reg_1765_reg[6] 
       (.C(ap_clk),
        .CE(add_ln48_6_reg_17650),
        .D(add_ln48_6_fu_1253_p2[6]),
        .Q(add_ln48_6_reg_1765[6]),
        .R(1'b0));
  FDRE \add_ln48_6_reg_1765_reg[7] 
       (.C(ap_clk),
        .CE(add_ln48_6_reg_17650),
        .D(add_ln48_6_fu_1253_p2[7]),
        .Q(add_ln48_6_reg_1765[7]),
        .R(1'b0));
  CARRY4 \add_ln48_6_reg_1765_reg[7]_i_1 
       (.CI(\add_ln48_6_reg_1765_reg[3]_i_1_n_5 ),
        .CO({\add_ln48_6_reg_1765_reg[7]_i_1_n_5 ,\add_ln48_6_reg_1765_reg[7]_i_1_n_6 ,\add_ln48_6_reg_1765_reg[7]_i_1_n_7 ,\add_ln48_6_reg_1765_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln48_6_reg_1765[7]_i_2_n_5 ,\add_ln48_6_reg_1765[7]_i_3_n_5 ,\add_ln48_6_reg_1765[7]_i_4_n_5 ,\add_ln48_6_reg_1765[7]_i_5_n_5 }),
        .O(add_ln48_6_fu_1253_p2[7:4]),
        .S({\add_ln48_6_reg_1765[7]_i_6_n_5 ,\add_ln48_6_reg_1765[7]_i_7_n_5 ,\add_ln48_6_reg_1765[7]_i_8_n_5 ,\add_ln48_6_reg_1765[7]_i_9_n_5 }));
  FDRE \add_ln48_6_reg_1765_reg[8] 
       (.C(ap_clk),
        .CE(add_ln48_6_reg_17650),
        .D(add_ln48_6_fu_1253_p2[8]),
        .Q(add_ln48_6_reg_1765[8]),
        .R(1'b0));
  FDRE \add_ln48_6_reg_1765_reg[9] 
       (.C(ap_clk),
        .CE(add_ln48_6_reg_17650),
        .D(add_ln48_6_fu_1253_p2[9]),
        .Q(add_ln48_6_reg_1765[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair124" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_8_reg_1770[11]_i_2 
       (.I0(add_ln48_6_reg_1765[10]),
        .I1(add_ln48_4_reg_1745[10]),
        .I2(add_ln48_3_reg_1730[10]),
        .O(\add_ln48_8_reg_1770[11]_i_2_n_5 ));
  (* HLUTNM = "lutpair123" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_8_reg_1770[11]_i_3 
       (.I0(add_ln48_6_reg_1765[9]),
        .I1(add_ln48_4_reg_1745[9]),
        .I2(add_ln48_3_reg_1730[9]),
        .O(\add_ln48_8_reg_1770[11]_i_3_n_5 ));
  (* HLUTNM = "lutpair122" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_8_reg_1770[11]_i_4 
       (.I0(add_ln48_6_reg_1765[8]),
        .I1(add_ln48_4_reg_1745[8]),
        .I2(add_ln48_3_reg_1730[8]),
        .O(\add_ln48_8_reg_1770[11]_i_4_n_5 ));
  (* HLUTNM = "lutpair121" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_8_reg_1770[11]_i_5 
       (.I0(add_ln48_6_reg_1765[7]),
        .I1(add_ln48_4_reg_1745[7]),
        .I2(add_ln48_3_reg_1730[7]),
        .O(\add_ln48_8_reg_1770[11]_i_5_n_5 ));
  (* HLUTNM = "lutpair125" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_8_reg_1770[11]_i_6 
       (.I0(add_ln48_6_reg_1765[11]),
        .I1(add_ln48_4_reg_1745[11]),
        .I2(add_ln48_3_reg_1730[11]),
        .I3(\add_ln48_8_reg_1770[11]_i_2_n_5 ),
        .O(\add_ln48_8_reg_1770[11]_i_6_n_5 ));
  (* HLUTNM = "lutpair124" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_8_reg_1770[11]_i_7 
       (.I0(add_ln48_6_reg_1765[10]),
        .I1(add_ln48_4_reg_1745[10]),
        .I2(add_ln48_3_reg_1730[10]),
        .I3(\add_ln48_8_reg_1770[11]_i_3_n_5 ),
        .O(\add_ln48_8_reg_1770[11]_i_7_n_5 ));
  (* HLUTNM = "lutpair123" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_8_reg_1770[11]_i_8 
       (.I0(add_ln48_6_reg_1765[9]),
        .I1(add_ln48_4_reg_1745[9]),
        .I2(add_ln48_3_reg_1730[9]),
        .I3(\add_ln48_8_reg_1770[11]_i_4_n_5 ),
        .O(\add_ln48_8_reg_1770[11]_i_8_n_5 ));
  (* HLUTNM = "lutpair122" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_8_reg_1770[11]_i_9 
       (.I0(add_ln48_6_reg_1765[8]),
        .I1(add_ln48_4_reg_1745[8]),
        .I2(add_ln48_3_reg_1730[8]),
        .I3(\add_ln48_8_reg_1770[11]_i_5_n_5 ),
        .O(\add_ln48_8_reg_1770[11]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln48_8_reg_1770[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(icmp_ln24_reg_1376_pp0_iter2_reg),
        .O(add_ln48_8_reg_17700));
  (* HLUTNM = "lutpair127" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_8_reg_1770[15]_i_3 
       (.I0(add_ln48_6_reg_1765[13]),
        .I1(add_ln48_4_reg_1745[13]),
        .I2(add_ln48_3_reg_1730[13]),
        .O(\add_ln48_8_reg_1770[15]_i_3_n_5 ));
  (* HLUTNM = "lutpair126" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_8_reg_1770[15]_i_4 
       (.I0(add_ln48_6_reg_1765[12]),
        .I1(add_ln48_4_reg_1745[12]),
        .I2(add_ln48_3_reg_1730[12]),
        .O(\add_ln48_8_reg_1770[15]_i_4_n_5 ));
  (* HLUTNM = "lutpair125" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_8_reg_1770[15]_i_5 
       (.I0(add_ln48_6_reg_1765[11]),
        .I1(add_ln48_4_reg_1745[11]),
        .I2(add_ln48_3_reg_1730[11]),
        .O(\add_ln48_8_reg_1770[15]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln48_8_reg_1770[15]_i_6 
       (.I0(add_ln48_3_reg_1730[14]),
        .I1(add_ln48_4_reg_1745[14]),
        .I2(add_ln48_6_reg_1765[14]),
        .I3(add_ln48_4_reg_1745[15]),
        .I4(add_ln48_6_reg_1765[15]),
        .I5(add_ln48_3_reg_1730[15]),
        .O(\add_ln48_8_reg_1770[15]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_8_reg_1770[15]_i_7 
       (.I0(\add_ln48_8_reg_1770[15]_i_3_n_5 ),
        .I1(add_ln48_4_reg_1745[14]),
        .I2(add_ln48_6_reg_1765[14]),
        .I3(add_ln48_3_reg_1730[14]),
        .O(\add_ln48_8_reg_1770[15]_i_7_n_5 ));
  (* HLUTNM = "lutpair127" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_8_reg_1770[15]_i_8 
       (.I0(add_ln48_6_reg_1765[13]),
        .I1(add_ln48_4_reg_1745[13]),
        .I2(add_ln48_3_reg_1730[13]),
        .I3(\add_ln48_8_reg_1770[15]_i_4_n_5 ),
        .O(\add_ln48_8_reg_1770[15]_i_8_n_5 ));
  (* HLUTNM = "lutpair126" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_8_reg_1770[15]_i_9 
       (.I0(add_ln48_6_reg_1765[12]),
        .I1(add_ln48_4_reg_1745[12]),
        .I2(add_ln48_3_reg_1730[12]),
        .I3(\add_ln48_8_reg_1770[15]_i_5_n_5 ),
        .O(\add_ln48_8_reg_1770[15]_i_9_n_5 ));
  (* HLUTNM = "lutpair116" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_8_reg_1770[3]_i_2 
       (.I0(add_ln48_6_reg_1765[2]),
        .I1(add_ln48_4_reg_1745[2]),
        .I2(add_ln48_3_reg_1730[2]),
        .O(\add_ln48_8_reg_1770[3]_i_2_n_5 ));
  (* HLUTNM = "lutpair115" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_8_reg_1770[3]_i_3 
       (.I0(add_ln48_6_reg_1765[1]),
        .I1(add_ln48_4_reg_1745[1]),
        .I2(add_ln48_3_reg_1730[1]),
        .O(\add_ln48_8_reg_1770[3]_i_3_n_5 ));
  (* HLUTNM = "lutpair114" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_8_reg_1770[3]_i_4 
       (.I0(add_ln48_6_reg_1765[0]),
        .I1(add_ln48_4_reg_1745[0]),
        .I2(add_ln48_3_reg_1730[0]),
        .O(\add_ln48_8_reg_1770[3]_i_4_n_5 ));
  (* HLUTNM = "lutpair117" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_8_reg_1770[3]_i_5 
       (.I0(add_ln48_6_reg_1765[3]),
        .I1(add_ln48_4_reg_1745[3]),
        .I2(add_ln48_3_reg_1730[3]),
        .I3(\add_ln48_8_reg_1770[3]_i_2_n_5 ),
        .O(\add_ln48_8_reg_1770[3]_i_5_n_5 ));
  (* HLUTNM = "lutpair116" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_8_reg_1770[3]_i_6 
       (.I0(add_ln48_6_reg_1765[2]),
        .I1(add_ln48_4_reg_1745[2]),
        .I2(add_ln48_3_reg_1730[2]),
        .I3(\add_ln48_8_reg_1770[3]_i_3_n_5 ),
        .O(\add_ln48_8_reg_1770[3]_i_6_n_5 ));
  (* HLUTNM = "lutpair115" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_8_reg_1770[3]_i_7 
       (.I0(add_ln48_6_reg_1765[1]),
        .I1(add_ln48_4_reg_1745[1]),
        .I2(add_ln48_3_reg_1730[1]),
        .I3(\add_ln48_8_reg_1770[3]_i_4_n_5 ),
        .O(\add_ln48_8_reg_1770[3]_i_7_n_5 ));
  (* HLUTNM = "lutpair114" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln48_8_reg_1770[3]_i_8 
       (.I0(add_ln48_6_reg_1765[0]),
        .I1(add_ln48_4_reg_1745[0]),
        .I2(add_ln48_3_reg_1730[0]),
        .O(\add_ln48_8_reg_1770[3]_i_8_n_5 ));
  (* HLUTNM = "lutpair120" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_8_reg_1770[7]_i_2 
       (.I0(add_ln48_6_reg_1765[6]),
        .I1(add_ln48_4_reg_1745[6]),
        .I2(add_ln48_3_reg_1730[6]),
        .O(\add_ln48_8_reg_1770[7]_i_2_n_5 ));
  (* HLUTNM = "lutpair119" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_8_reg_1770[7]_i_3 
       (.I0(add_ln48_6_reg_1765[5]),
        .I1(add_ln48_4_reg_1745[5]),
        .I2(add_ln48_3_reg_1730[5]),
        .O(\add_ln48_8_reg_1770[7]_i_3_n_5 ));
  (* HLUTNM = "lutpair118" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_8_reg_1770[7]_i_4 
       (.I0(add_ln48_6_reg_1765[4]),
        .I1(add_ln48_4_reg_1745[4]),
        .I2(add_ln48_3_reg_1730[4]),
        .O(\add_ln48_8_reg_1770[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair117" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_8_reg_1770[7]_i_5 
       (.I0(add_ln48_6_reg_1765[3]),
        .I1(add_ln48_4_reg_1745[3]),
        .I2(add_ln48_3_reg_1730[3]),
        .O(\add_ln48_8_reg_1770[7]_i_5_n_5 ));
  (* HLUTNM = "lutpair121" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_8_reg_1770[7]_i_6 
       (.I0(add_ln48_6_reg_1765[7]),
        .I1(add_ln48_4_reg_1745[7]),
        .I2(add_ln48_3_reg_1730[7]),
        .I3(\add_ln48_8_reg_1770[7]_i_2_n_5 ),
        .O(\add_ln48_8_reg_1770[7]_i_6_n_5 ));
  (* HLUTNM = "lutpair120" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_8_reg_1770[7]_i_7 
       (.I0(add_ln48_6_reg_1765[6]),
        .I1(add_ln48_4_reg_1745[6]),
        .I2(add_ln48_3_reg_1730[6]),
        .I3(\add_ln48_8_reg_1770[7]_i_3_n_5 ),
        .O(\add_ln48_8_reg_1770[7]_i_7_n_5 ));
  (* HLUTNM = "lutpair119" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_8_reg_1770[7]_i_8 
       (.I0(add_ln48_6_reg_1765[5]),
        .I1(add_ln48_4_reg_1745[5]),
        .I2(add_ln48_3_reg_1730[5]),
        .I3(\add_ln48_8_reg_1770[7]_i_4_n_5 ),
        .O(\add_ln48_8_reg_1770[7]_i_8_n_5 ));
  (* HLUTNM = "lutpair118" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_8_reg_1770[7]_i_9 
       (.I0(add_ln48_6_reg_1765[4]),
        .I1(add_ln48_4_reg_1745[4]),
        .I2(add_ln48_3_reg_1730[4]),
        .I3(\add_ln48_8_reg_1770[7]_i_5_n_5 ),
        .O(\add_ln48_8_reg_1770[7]_i_9_n_5 ));
  FDRE \add_ln48_8_reg_1770_reg[0] 
       (.C(ap_clk),
        .CE(add_ln48_8_reg_17700),
        .D(add_ln48_8_fu_1262_p2[0]),
        .Q(output_r_d0[0]),
        .R(1'b0));
  FDRE \add_ln48_8_reg_1770_reg[10] 
       (.C(ap_clk),
        .CE(add_ln48_8_reg_17700),
        .D(add_ln48_8_fu_1262_p2[10]),
        .Q(output_r_d0[10]),
        .R(1'b0));
  FDRE \add_ln48_8_reg_1770_reg[11] 
       (.C(ap_clk),
        .CE(add_ln48_8_reg_17700),
        .D(add_ln48_8_fu_1262_p2[11]),
        .Q(output_r_d0[11]),
        .R(1'b0));
  CARRY4 \add_ln48_8_reg_1770_reg[11]_i_1 
       (.CI(\add_ln48_8_reg_1770_reg[7]_i_1_n_5 ),
        .CO({\add_ln48_8_reg_1770_reg[11]_i_1_n_5 ,\add_ln48_8_reg_1770_reg[11]_i_1_n_6 ,\add_ln48_8_reg_1770_reg[11]_i_1_n_7 ,\add_ln48_8_reg_1770_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln48_8_reg_1770[11]_i_2_n_5 ,\add_ln48_8_reg_1770[11]_i_3_n_5 ,\add_ln48_8_reg_1770[11]_i_4_n_5 ,\add_ln48_8_reg_1770[11]_i_5_n_5 }),
        .O(add_ln48_8_fu_1262_p2[11:8]),
        .S({\add_ln48_8_reg_1770[11]_i_6_n_5 ,\add_ln48_8_reg_1770[11]_i_7_n_5 ,\add_ln48_8_reg_1770[11]_i_8_n_5 ,\add_ln48_8_reg_1770[11]_i_9_n_5 }));
  FDRE \add_ln48_8_reg_1770_reg[12] 
       (.C(ap_clk),
        .CE(add_ln48_8_reg_17700),
        .D(add_ln48_8_fu_1262_p2[12]),
        .Q(output_r_d0[12]),
        .R(1'b0));
  FDRE \add_ln48_8_reg_1770_reg[13] 
       (.C(ap_clk),
        .CE(add_ln48_8_reg_17700),
        .D(add_ln48_8_fu_1262_p2[13]),
        .Q(output_r_d0[13]),
        .R(1'b0));
  FDRE \add_ln48_8_reg_1770_reg[14] 
       (.C(ap_clk),
        .CE(add_ln48_8_reg_17700),
        .D(add_ln48_8_fu_1262_p2[14]),
        .Q(output_r_d0[14]),
        .R(1'b0));
  FDRE \add_ln48_8_reg_1770_reg[15] 
       (.C(ap_clk),
        .CE(add_ln48_8_reg_17700),
        .D(add_ln48_8_fu_1262_p2[15]),
        .Q(output_r_d0[15]),
        .R(1'b0));
  CARRY4 \add_ln48_8_reg_1770_reg[15]_i_2 
       (.CI(\add_ln48_8_reg_1770_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln48_8_reg_1770_reg[15]_i_2_CO_UNCONNECTED [3],\add_ln48_8_reg_1770_reg[15]_i_2_n_6 ,\add_ln48_8_reg_1770_reg[15]_i_2_n_7 ,\add_ln48_8_reg_1770_reg[15]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln48_8_reg_1770[15]_i_3_n_5 ,\add_ln48_8_reg_1770[15]_i_4_n_5 ,\add_ln48_8_reg_1770[15]_i_5_n_5 }),
        .O(add_ln48_8_fu_1262_p2[15:12]),
        .S({\add_ln48_8_reg_1770[15]_i_6_n_5 ,\add_ln48_8_reg_1770[15]_i_7_n_5 ,\add_ln48_8_reg_1770[15]_i_8_n_5 ,\add_ln48_8_reg_1770[15]_i_9_n_5 }));
  FDRE \add_ln48_8_reg_1770_reg[1] 
       (.C(ap_clk),
        .CE(add_ln48_8_reg_17700),
        .D(add_ln48_8_fu_1262_p2[1]),
        .Q(output_r_d0[1]),
        .R(1'b0));
  FDRE \add_ln48_8_reg_1770_reg[2] 
       (.C(ap_clk),
        .CE(add_ln48_8_reg_17700),
        .D(add_ln48_8_fu_1262_p2[2]),
        .Q(output_r_d0[2]),
        .R(1'b0));
  FDRE \add_ln48_8_reg_1770_reg[3] 
       (.C(ap_clk),
        .CE(add_ln48_8_reg_17700),
        .D(add_ln48_8_fu_1262_p2[3]),
        .Q(output_r_d0[3]),
        .R(1'b0));
  CARRY4 \add_ln48_8_reg_1770_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln48_8_reg_1770_reg[3]_i_1_n_5 ,\add_ln48_8_reg_1770_reg[3]_i_1_n_6 ,\add_ln48_8_reg_1770_reg[3]_i_1_n_7 ,\add_ln48_8_reg_1770_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln48_8_reg_1770[3]_i_2_n_5 ,\add_ln48_8_reg_1770[3]_i_3_n_5 ,\add_ln48_8_reg_1770[3]_i_4_n_5 ,1'b0}),
        .O(add_ln48_8_fu_1262_p2[3:0]),
        .S({\add_ln48_8_reg_1770[3]_i_5_n_5 ,\add_ln48_8_reg_1770[3]_i_6_n_5 ,\add_ln48_8_reg_1770[3]_i_7_n_5 ,\add_ln48_8_reg_1770[3]_i_8_n_5 }));
  FDRE \add_ln48_8_reg_1770_reg[4] 
       (.C(ap_clk),
        .CE(add_ln48_8_reg_17700),
        .D(add_ln48_8_fu_1262_p2[4]),
        .Q(output_r_d0[4]),
        .R(1'b0));
  FDRE \add_ln48_8_reg_1770_reg[5] 
       (.C(ap_clk),
        .CE(add_ln48_8_reg_17700),
        .D(add_ln48_8_fu_1262_p2[5]),
        .Q(output_r_d0[5]),
        .R(1'b0));
  FDRE \add_ln48_8_reg_1770_reg[6] 
       (.C(ap_clk),
        .CE(add_ln48_8_reg_17700),
        .D(add_ln48_8_fu_1262_p2[6]),
        .Q(output_r_d0[6]),
        .R(1'b0));
  FDRE \add_ln48_8_reg_1770_reg[7] 
       (.C(ap_clk),
        .CE(add_ln48_8_reg_17700),
        .D(add_ln48_8_fu_1262_p2[7]),
        .Q(output_r_d0[7]),
        .R(1'b0));
  CARRY4 \add_ln48_8_reg_1770_reg[7]_i_1 
       (.CI(\add_ln48_8_reg_1770_reg[3]_i_1_n_5 ),
        .CO({\add_ln48_8_reg_1770_reg[7]_i_1_n_5 ,\add_ln48_8_reg_1770_reg[7]_i_1_n_6 ,\add_ln48_8_reg_1770_reg[7]_i_1_n_7 ,\add_ln48_8_reg_1770_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln48_8_reg_1770[7]_i_2_n_5 ,\add_ln48_8_reg_1770[7]_i_3_n_5 ,\add_ln48_8_reg_1770[7]_i_4_n_5 ,\add_ln48_8_reg_1770[7]_i_5_n_5 }),
        .O(add_ln48_8_fu_1262_p2[7:4]),
        .S({\add_ln48_8_reg_1770[7]_i_6_n_5 ,\add_ln48_8_reg_1770[7]_i_7_n_5 ,\add_ln48_8_reg_1770[7]_i_8_n_5 ,\add_ln48_8_reg_1770[7]_i_9_n_5 }));
  FDRE \add_ln48_8_reg_1770_reg[8] 
       (.C(ap_clk),
        .CE(add_ln48_8_reg_17700),
        .D(add_ln48_8_fu_1262_p2[8]),
        .Q(output_r_d0[8]),
        .R(1'b0));
  FDRE \add_ln48_8_reg_1770_reg[9] 
       (.C(ap_clk),
        .CE(add_ln48_8_reg_17700),
        .D(add_ln48_8_fu_1262_p2[9]),
        .Q(output_r_d0[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln48_reg_1583[10]_i_2 
       (.I0(and_ln24_reg_1428),
        .I1(tmp11_mid1_reg_1495[3]),
        .O(\add_ln48_reg_1583[10]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln48_reg_1583[10]_i_3 
       (.I0(and_ln24_reg_1428),
        .I1(tmp11_mid1_reg_1495[2]),
        .O(\add_ln48_reg_1583[10]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln48_reg_1583[10]_i_4 
       (.I0(and_ln24_reg_1428),
        .I1(tmp11_mid1_reg_1495[4]),
        .O(\add_ln48_reg_1583[10]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hAA305530)) 
    \add_ln48_reg_1583[10]_i_5 
       (.I0(tmp11_mid1_reg_1495[3]),
        .I1(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .I2(\tmp12_reg_1371_reg_n_5_[9] ),
        .I3(and_ln24_reg_1428),
        .I4(tmp11_mid1_reg_1495[4]),
        .O(\add_ln48_reg_1583[10]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hAA305530)) 
    \add_ln48_reg_1583[10]_i_6 
       (.I0(tmp11_mid1_reg_1495[2]),
        .I1(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .I2(\tmp12_reg_1371_reg_n_5_[8] ),
        .I3(and_ln24_reg_1428),
        .I4(tmp11_mid1_reg_1495[3]),
        .O(\add_ln48_reg_1583[10]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h959595A6A6A695A6)) 
    \add_ln48_reg_1583[3]_i_2 
       (.I0(zext_ln40_1_reg_1501[3]),
        .I1(and_ln24_reg_1428),
        .I2(tmp11_mid1_reg_1495[1]),
        .I3(\tmp12_reg_1371_reg_n_5_[3] ),
        .I4(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .I5(p_shl13_cast_mid170_c_fu_794_p1),
        .O(\add_ln48_reg_1583[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h959595A6A6A695A6)) 
    \add_ln48_reg_1583[3]_i_3 
       (.I0(zext_ln40_1_reg_1501[2]),
        .I1(and_ln24_reg_1428),
        .I2(tmp11_mid1_reg_1495[0]),
        .I3(\tmp12_reg_1371_reg_n_5_[2] ),
        .I4(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .I5(p_shl13_cast_mid170_c_fu_794_p1),
        .O(\add_ln48_reg_1583[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_reg_1583[3]_i_4 
       (.I0(zext_ln40_1_reg_1501[1]),
        .I1(and_ln24_reg_1428),
        .O(\add_ln48_reg_1583[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_reg_1583[3]_i_5 
       (.I0(add_ln40_reg_1507[0]),
        .I1(and_ln24_reg_1428),
        .O(\add_ln48_reg_1583[3]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h08)) 
    \add_ln48_reg_1583[7]_i_2 
       (.I0(tmp11_mid1_reg_1495[1]),
        .I1(and_ln24_reg_1428),
        .I2(tmp11_mid1_reg_1495[4]),
        .O(\add_ln48_reg_1583[7]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hAA305530)) 
    \add_ln48_reg_1583[7]_i_3 
       (.I0(tmp11_mid1_reg_1495[1]),
        .I1(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .I2(\tmp12_reg_1371_reg_n_5_[6] ),
        .I3(and_ln24_reg_1428),
        .I4(tmp11_mid1_reg_1495[4]),
        .O(\add_ln48_reg_1583[7]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hAA305530)) 
    \add_ln48_reg_1583[7]_i_4 
       (.I0(tmp11_mid1_reg_1495[0]),
        .I1(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .I2(\tmp12_reg_1371_reg_n_5_[5] ),
        .I3(and_ln24_reg_1428),
        .I4(tmp11_mid1_reg_1495[3]),
        .O(\add_ln48_reg_1583[7]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h40B04FBF40B040B0)) 
    \add_ln48_reg_1583[7]_i_5 
       (.I0(tmp11_mid1_reg_1495[4]),
        .I1(tmp11_mid1_reg_1495[1]),
        .I2(and_ln24_reg_1428),
        .I3(tmp11_mid1_reg_1495[2]),
        .I4(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .I5(\tmp12_reg_1371_reg_n_5_[7] ),
        .O(\add_ln48_reg_1583[7]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h9AAA)) 
    \add_ln48_reg_1583[7]_i_6 
       (.I0(\add_ln48_reg_1583[7]_i_3_n_5 ),
        .I1(tmp11_mid1_reg_1495[3]),
        .I2(and_ln24_reg_1428),
        .I3(tmp11_mid1_reg_1495[0]),
        .O(\add_ln48_reg_1583[7]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hAA305530)) 
    \add_ln48_reg_1583[7]_i_7 
       (.I0(tmp11_mid1_reg_1495[0]),
        .I1(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .I2(\tmp12_reg_1371_reg_n_5_[5] ),
        .I3(and_ln24_reg_1428),
        .I4(tmp11_mid1_reg_1495[3]),
        .O(\add_ln48_reg_1583[7]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h959595A6A6A695A6)) 
    \add_ln48_reg_1583[7]_i_8 
       (.I0(zext_ln40_1_reg_1501[4]),
        .I1(and_ln24_reg_1428),
        .I2(tmp11_mid1_reg_1495[2]),
        .I3(\tmp12_reg_1371_reg_n_5_[4] ),
        .I4(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .I5(p_shl13_cast_mid170_c_fu_794_p1),
        .O(\add_ln48_reg_1583[7]_i_8_n_5 ));
  FDRE \add_ln48_reg_1583_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln48_reg_1583[0]),
        .Q(output_r_address0[0]),
        .R(1'b0));
  FDRE \add_ln48_reg_1583_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln48_reg_1583[10]),
        .Q(output_r_address0[10]),
        .R(1'b0));
  FDRE \add_ln48_reg_1583_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln48_reg_1583[1]),
        .Q(output_r_address0[1]),
        .R(1'b0));
  FDRE \add_ln48_reg_1583_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln48_reg_1583[2]),
        .Q(output_r_address0[2]),
        .R(1'b0));
  FDRE \add_ln48_reg_1583_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln48_reg_1583[3]),
        .Q(output_r_address0[3]),
        .R(1'b0));
  FDRE \add_ln48_reg_1583_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln48_reg_1583[4]),
        .Q(output_r_address0[4]),
        .R(1'b0));
  FDRE \add_ln48_reg_1583_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln48_reg_1583[5]),
        .Q(output_r_address0[5]),
        .R(1'b0));
  FDRE \add_ln48_reg_1583_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln48_reg_1583[6]),
        .Q(output_r_address0[6]),
        .R(1'b0));
  FDRE \add_ln48_reg_1583_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln48_reg_1583[7]),
        .Q(output_r_address0[7]),
        .R(1'b0));
  FDRE \add_ln48_reg_1583_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln48_reg_1583[8]),
        .Q(output_r_address0[8]),
        .R(1'b0));
  FDRE \add_ln48_reg_1583_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage3),
        .D(add_ln48_reg_1583[9]),
        .Q(output_r_address0[9]),
        .R(1'b0));
  FDRE \add_ln48_reg_1583_reg[0] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(add_ln48_fu_903_p2[0]),
        .Q(add_ln48_reg_1583[0]),
        .R(1'b0));
  FDRE \add_ln48_reg_1583_reg[10] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(add_ln48_fu_903_p2[10]),
        .Q(add_ln48_reg_1583[10]),
        .R(1'b0));
  CARRY4 \add_ln48_reg_1583_reg[10]_i_1 
       (.CI(\add_ln48_reg_1583_reg[7]_i_1_n_5 ),
        .CO({\NLW_add_ln48_reg_1583_reg[10]_i_1_CO_UNCONNECTED [3:2],\add_ln48_reg_1583_reg[10]_i_1_n_7 ,\add_ln48_reg_1583_reg[10]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln48_reg_1583[10]_i_2_n_5 ,\add_ln48_reg_1583[10]_i_3_n_5 }),
        .O({\NLW_add_ln48_reg_1583_reg[10]_i_1_O_UNCONNECTED [3],add_ln48_fu_903_p2[10:8]}),
        .S({1'b0,\add_ln48_reg_1583[10]_i_4_n_5 ,\add_ln48_reg_1583[10]_i_5_n_5 ,\add_ln48_reg_1583[10]_i_6_n_5 }));
  FDRE \add_ln48_reg_1583_reg[1] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(add_ln48_fu_903_p2[1]),
        .Q(add_ln48_reg_1583[1]),
        .R(1'b0));
  FDRE \add_ln48_reg_1583_reg[2] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(add_ln48_fu_903_p2[2]),
        .Q(add_ln48_reg_1583[2]),
        .R(1'b0));
  FDRE \add_ln48_reg_1583_reg[3] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(add_ln48_fu_903_p2[3]),
        .Q(add_ln48_reg_1583[3]),
        .R(1'b0));
  CARRY4 \add_ln48_reg_1583_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln48_reg_1583_reg[3]_i_1_n_5 ,\add_ln48_reg_1583_reg[3]_i_1_n_6 ,\add_ln48_reg_1583_reg[3]_i_1_n_7 ,\add_ln48_reg_1583_reg[3]_i_1_n_8 }),
        .CYINIT(and_ln24_reg_1428),
        .DI({zext_ln40_1_reg_1501[3:1],add_ln40_reg_1507[0]}),
        .O(add_ln48_fu_903_p2[3:0]),
        .S({\add_ln48_reg_1583[3]_i_2_n_5 ,\add_ln48_reg_1583[3]_i_3_n_5 ,\add_ln48_reg_1583[3]_i_4_n_5 ,\add_ln48_reg_1583[3]_i_5_n_5 }));
  FDRE \add_ln48_reg_1583_reg[4] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(add_ln48_fu_903_p2[4]),
        .Q(add_ln48_reg_1583[4]),
        .R(1'b0));
  FDRE \add_ln48_reg_1583_reg[5] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(add_ln48_fu_903_p2[5]),
        .Q(add_ln48_reg_1583[5]),
        .R(1'b0));
  FDRE \add_ln48_reg_1583_reg[6] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(add_ln48_fu_903_p2[6]),
        .Q(add_ln48_reg_1583[6]),
        .R(1'b0));
  FDRE \add_ln48_reg_1583_reg[7] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(add_ln48_fu_903_p2[7]),
        .Q(add_ln48_reg_1583[7]),
        .R(1'b0));
  CARRY4 \add_ln48_reg_1583_reg[7]_i_1 
       (.CI(\add_ln48_reg_1583_reg[3]_i_1_n_5 ),
        .CO({\add_ln48_reg_1583_reg[7]_i_1_n_5 ,\add_ln48_reg_1583_reg[7]_i_1_n_6 ,\add_ln48_reg_1583_reg[7]_i_1_n_7 ,\add_ln48_reg_1583_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln48_reg_1583[7]_i_2_n_5 ,\add_ln48_reg_1583[7]_i_3_n_5 ,\add_ln48_reg_1583[7]_i_4_n_5 ,zext_ln40_1_reg_1501[4]}),
        .O(add_ln48_fu_903_p2[7:4]),
        .S({\add_ln48_reg_1583[7]_i_5_n_5 ,\add_ln48_reg_1583[7]_i_6_n_5 ,\add_ln48_reg_1583[7]_i_7_n_5 ,\add_ln48_reg_1583[7]_i_8_n_5 }));
  FDRE \add_ln48_reg_1583_reg[8] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(add_ln48_fu_903_p2[8]),
        .Q(add_ln48_reg_1583[8]),
        .R(1'b0));
  FDRE \add_ln48_reg_1583_reg[9] 
       (.C(ap_clk),
        .CE(add_ln40_4_reg_15580),
        .D(add_ln48_fu_903_p2[9]),
        .Q(add_ln48_reg_1583[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln24_reg_1428[0]_i_1 
       (.I0(\out_w_0_mid2_reg_1445[4]_i_4_n_5 ),
        .I1(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .O(and_ln24_fu_553_p2));
  FDRE \and_ln24_reg_1428_reg[0] 
       (.C(ap_clk),
        .CE(and_ln24_reg_14280),
        .D(and_ln24_fu_553_p2),
        .Q(and_ln24_reg_1428),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(grp_depthwise_conv2d_fix_fu_474_ap_ready),
        .I1(grp_depthwise_conv2d_fix_fu_474_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .O(grp_depthwise_conv2d_fix_fu_474_ap_done));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(grp_depthwise_conv2d_fix_fu_474_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hF700)) 
    \ap_CS_fsm[2]_i_1__5 
       (.I0(icmp_ln24_fu_494_p2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter2_reg_n_5),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[5]_i_1__4 
       (.I0(Q[0]),
        .I1(grp_depthwise_conv2d_fix_fu_474_ap_ready),
        .I2(grp_depthwise_conv2d_fix_fu_474_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[6]_i_1__3 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_depthwise_conv2d_fix_fu_474_ap_start_reg),
        .I2(grp_depthwise_conv2d_fix_fu_474_ap_ready),
        .I3(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h080F080008000800)) 
    \ap_CS_fsm[6]_i_1__4 
       (.I0(icmp_ln24_fu_494_p2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter2_reg_n_5),
        .I5(ap_CS_fsm_pp0_stage2),
        .O(ap_NS_fsm[6]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_depthwise_conv2d_fix_fu_474_ap_done),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage3),
        .Q(ap_CS_fsm_pp0_stage4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(grp_depthwise_conv2d_fix_fu_474_ap_ready),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7777700000000000)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(icmp_ln24_fu_494_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(grp_depthwise_conv2d_fix_fu_474_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__1_n_5),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hCCC5CCC000000000)) 
    ap_enable_reg_pp0_iter2_i_1__1
       (.I0(ap_NS_fsm116_out),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_enable_reg_pp0_iter2_reg_n_5),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter2_i_1__1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter2_i_2
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_depthwise_conv2d_fix_fu_474_ap_start_reg),
        .O(ap_NS_fsm116_out));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__1_n_5),
        .Q(ap_enable_reg_pp0_iter2_reg_n_5),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCAFFFF00)) 
    g0_b0
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(xor_ln24_2_reg_1422),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(g0_b1_i_1_n_5),
        .I4(g0_b1_i_2_n_5),
        .O(g0_b0_n_5));
  LUT5 #(
    .INIT(32'h77700778)) 
    g0_b0__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(g0_b14__0_i_1_n_5),
        .I3(g0_b14__0_i_2_n_5),
        .I4(g0_b14__0_i_3_n_5),
        .O(g0_b0__0_n_5));
  LUT2 #(
    .INIT(4'hB)) 
    g0_b1
       (.I0(g0_b1_i_1_n_5),
        .I1(g0_b1_i_2_n_5),
        .O(g0_b1_n_5));
  LUT5 #(
    .INIT(32'h00FF3535)) 
    g0_b10
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(xor_ln24_2_reg_1422),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(g0_b1_i_1_n_5),
        .I4(g0_b1_i_2_n_5),
        .O(g0_b10_n_5));
  LUT5 #(
    .INIT(32'h07000777)) 
    g0_b10__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(g0_b14__0_i_1_n_5),
        .I3(g0_b14__0_i_2_n_5),
        .I4(g0_b14__0_i_3_n_5),
        .O(g0_b10__0_n_5));
  LUT5 #(
    .INIT(32'hFFCAFF35)) 
    g0_b11
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(xor_ln24_2_reg_1422),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(g0_b1_i_1_n_5),
        .I4(g0_b1_i_2_n_5),
        .O(g0_b11_n_5));
  LUT5 #(
    .INIT(32'h77707077)) 
    g0_b11__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(g0_b14__0_i_1_n_5),
        .I3(g0_b14__0_i_2_n_5),
        .I4(g0_b14__0_i_3_n_5),
        .O(g0_b11__0_n_5));
  LUT5 #(
    .INIT(32'h00CACA00)) 
    g0_b12
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(xor_ln24_2_reg_1422),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(g0_b1_i_1_n_5),
        .I4(g0_b1_i_2_n_5),
        .O(g0_b12_n_5));
  LUT5 #(
    .INIT(32'h07700008)) 
    g0_b12__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(g0_b14__0_i_1_n_5),
        .I3(g0_b14__0_i_2_n_5),
        .I4(g0_b14__0_i_3_n_5),
        .O(g0_b12__0_n_5));
  LUT5 #(
    .INIT(32'h35CACACA)) 
    g0_b13
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(xor_ln24_2_reg_1422),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(g0_b1_i_1_n_5),
        .I4(g0_b1_i_2_n_5),
        .O(g0_b13_n_5));
  LUT5 #(
    .INIT(32'h07777008)) 
    g0_b13__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(g0_b14__0_i_1_n_5),
        .I3(g0_b14__0_i_2_n_5),
        .I4(g0_b14__0_i_3_n_5),
        .O(g0_b13__0_n_5));
  LUT5 #(
    .INIT(32'h35CAFFFF)) 
    g0_b14
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(xor_ln24_2_reg_1422),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(g0_b1_i_1_n_5),
        .I4(g0_b1_i_2_n_5),
        .O(g0_b14_n_5));
  LUT5 #(
    .INIT(32'h0777707F)) 
    g0_b14__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(g0_b14__0_i_1_n_5),
        .I3(g0_b14__0_i_2_n_5),
        .I4(g0_b14__0_i_3_n_5),
        .O(g0_b14__0_n_5));
  MUXF7 g0_b14__0_i_1
       (.I0(g0_b14__0_i_5_n_5),
        .I1(g0_b14__0_i_6_n_5),
        .O(g0_b14__0_i_1_n_5),
        .S(g0_b14__0_i_4_n_5));
  LUT6 #(
    .INIT(64'h00A2A2A200A0A0A0)) 
    g0_b14__0_i_2
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_CS_fsm_pp0_stage2),
        .O(g0_b14__0_i_2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h70707000)) 
    g0_b14__0_i_3
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage4),
        .O(g0_b14__0_i_3_n_5));
  LUT5 #(
    .INIT(32'h00575757)) 
    g0_b14__0_i_4
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(g0_b14__0_i_4_n_5));
  LUT6 #(
    .INIT(64'hBFBF8080BF80BF80)) 
    g0_b14__0_i_5
       (.I0(select_ln24_17_reg_1463_reg),
        .I1(mul_ln40_8_reg_1760_reg_i_21_n_5),
        .I2(ram_reg_0_i_227_n_5),
        .I3(or_ln27_1_fu_1015_p3),
        .I4(p_shl13_cast_mid170_c_fu_794_p1),
        .I5(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .O(g0_b14__0_i_5_n_5));
  LUT6 #(
    .INIT(64'hFAFCFCFC0A0C0C0C)) 
    g0_b14__0_i_6
       (.I0(or_ln27_1_fu_1015_p3),
        .I1(zext_ln27_1_reg_1329),
        .I2(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(p_shl13_cast_mid170_c_fu_794_p1),
        .O(g0_b14__0_i_6_n_5));
  LUT5 #(
    .INIT(32'h7077707F)) 
    g0_b1__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(g0_b14__0_i_1_n_5),
        .I3(g0_b14__0_i_2_n_5),
        .I4(g0_b14__0_i_3_n_5),
        .O(g0_b1__0_n_5));
  LUT6 #(
    .INIT(64'hBBBBBBBABABABBBA)) 
    g0_b1_i_1
       (.I0(g0_b1_i_3_n_5),
        .I1(g0_b1_i_4_n_5),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(p_shl13_cast_mid170_c_fu_794_p1),
        .I4(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .I5(zext_ln27_1_reg_1329),
        .O(g0_b1_i_1_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFF07000400)) 
    g0_b1_i_2
       (.I0(or_ln27_1_fu_1015_p3),
        .I1(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(\select_ln27_reg_1351_reg_n_5_[1] ),
        .I5(g0_b1_i_3_n_5),
        .O(g0_b1_i_2_n_5));
  LUT4 #(
    .INIT(16'hBA00)) 
    g0_b1_i_3
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(xor_ln24_2_reg_1422),
        .O(g0_b1_i_3_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFF27FF2700)) 
    g0_b1_i_4
       (.I0(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .I1(or_ln27_1_fu_1015_p3),
        .I2(\select_ln27_reg_1351_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ap_CS_fsm_pp0_stage4),
        .O(g0_b1_i_4_n_5));
  LUT5 #(
    .INIT(32'hFF3500FF)) 
    g0_b2
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(xor_ln24_2_reg_1422),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(g0_b1_i_1_n_5),
        .I4(g0_b1_i_2_n_5),
        .O(g0_b2_n_5));
  LUT5 #(
    .INIT(32'h70077707)) 
    g0_b2__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(g0_b14__0_i_1_n_5),
        .I3(g0_b14__0_i_2_n_5),
        .I4(g0_b14__0_i_3_n_5),
        .O(g0_b2__0_n_5));
  LUT5 #(
    .INIT(32'h003500CA)) 
    g0_b3
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(xor_ln24_2_reg_1422),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(g0_b1_i_1_n_5),
        .I4(g0_b1_i_2_n_5),
        .O(g0_b3_n_5));
  LUT5 #(
    .INIT(32'h00070708)) 
    g0_b3__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(g0_b14__0_i_1_n_5),
        .I3(g0_b14__0_i_2_n_5),
        .I4(g0_b14__0_i_3_n_5),
        .O(g0_b3__0_n_5));
  LUT5 #(
    .INIT(32'h35CAFF35)) 
    g0_b5
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(xor_ln24_2_reg_1422),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(g0_b1_i_1_n_5),
        .I4(g0_b1_i_2_n_5),
        .O(g0_b5_n_5));
  LUT5 #(
    .INIT(32'h0770707F)) 
    g0_b5__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(g0_b14__0_i_1_n_5),
        .I3(g0_b14__0_i_2_n_5),
        .I4(g0_b14__0_i_3_n_5),
        .O(g0_b5__0_n_5));
  LUT4 #(
    .INIT(16'hCAFF)) 
    g0_b6
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(xor_ln24_2_reg_1422),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(g0_b1_i_2_n_5),
        .O(g0_b6_n_5));
  LUT4 #(
    .INIT(16'h7707)) 
    g0_b6__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(g0_b14__0_i_2_n_5),
        .I3(g0_b14__0_i_3_n_5),
        .O(g0_b6__0_n_5));
  LUT5 #(
    .INIT(32'hCAFFCA35)) 
    g0_b7
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(xor_ln24_2_reg_1422),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(g0_b1_i_1_n_5),
        .I4(g0_b1_i_2_n_5),
        .O(g0_b7_n_5));
  LUT5 #(
    .INIT(32'h7770070F)) 
    g0_b7__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(g0_b14__0_i_1_n_5),
        .I3(g0_b14__0_i_2_n_5),
        .I4(g0_b14__0_i_3_n_5),
        .O(g0_b7__0_n_5));
  LUT5 #(
    .INIT(32'hFF35CA00)) 
    g0_b8
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(xor_ln24_2_reg_1422),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(g0_b1_i_1_n_5),
        .I4(g0_b1_i_2_n_5),
        .O(g0_b8_n_5));
  LUT5 #(
    .INIT(32'h70707708)) 
    g0_b8__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(g0_b14__0_i_1_n_5),
        .I3(g0_b14__0_i_2_n_5),
        .I4(g0_b14__0_i_3_n_5),
        .O(g0_b8__0_n_5));
  LUT5 #(
    .INIT(32'hFF35FFFF)) 
    g0_b9
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(xor_ln24_2_reg_1422),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(g0_b1_i_1_n_5),
        .I4(g0_b1_i_2_n_5),
        .O(g0_b9_n_5));
  LUT5 #(
    .INIT(32'h70777777)) 
    g0_b9__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(g0_b14__0_i_1_n_5),
        .I3(g0_b14__0_i_2_n_5),
        .I4(g0_b14__0_i_3_n_5),
        .O(g0_b9__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_depthwise_conv2d_fix_fu_474_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(grp_depthwise_conv2d_fix_fu_474_ap_ready),
        .I2(grp_depthwise_conv2d_fix_fu_474_ap_start_reg),
        .O(\ap_CS_fsm_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0000000000001015)) 
    \icmp_ln24_reg_1376[0]_i_1 
       (.I0(\icmp_ln24_reg_1376[0]_i_2_n_5 ),
        .I1(\indvar_flatten80_reg_265_reg_n_5_[3] ),
        .I2(\icmp_ln24_reg_1376[0]_i_3_n_5 ),
        .I3(add_ln24_reg_1380_reg[3]),
        .I4(\icmp_ln24_reg_1376[0]_i_4_n_5 ),
        .I5(\icmp_ln24_reg_1376[0]_i_5_n_5 ),
        .O(icmp_ln24_fu_494_p2));
  LUT5 #(
    .INIT(32'hCCAFFFAF)) 
    \icmp_ln24_reg_1376[0]_i_2 
       (.I0(add_ln24_reg_1380_reg[7]),
        .I1(\indvar_flatten80_reg_265_reg_n_5_[7] ),
        .I2(add_ln24_reg_1380_reg[9]),
        .I3(\icmp_ln24_reg_1376[0]_i_3_n_5 ),
        .I4(\indvar_flatten80_reg_265_reg_n_5_[9] ),
        .O(\icmp_ln24_reg_1376[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \icmp_ln24_reg_1376[0]_i_3 
       (.I0(\icmp_ln24_reg_1376_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(\icmp_ln24_reg_1376[0]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \icmp_ln24_reg_1376[0]_i_4 
       (.I0(\indvar_flatten80_reg_265_reg_n_5_[5] ),
        .I1(\icmp_ln24_reg_1376_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(add_ln24_reg_1380_reg[5]),
        .O(\icmp_ln24_reg_1376[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \icmp_ln24_reg_1376[0]_i_5 
       (.I0(add_ln24_fu_500_p2[0]),
        .I1(\icmp_ln24_reg_1376[0]_i_6_n_5 ),
        .I2(\icmp_ln24_reg_1376[0]_i_7_n_5 ),
        .I3(\icmp_ln24_reg_1376[0]_i_8_n_5 ),
        .I4(\icmp_ln24_reg_1376[0]_i_9_n_5 ),
        .I5(\add_ln24_reg_1380[9]_i_3_n_5 ),
        .O(\icmp_ln24_reg_1376[0]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \icmp_ln24_reg_1376[0]_i_6 
       (.I0(add_ln24_reg_1380_reg[1]),
        .I1(\icmp_ln24_reg_1376_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\indvar_flatten80_reg_265_reg_n_5_[1] ),
        .O(\icmp_ln24_reg_1376[0]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \icmp_ln24_reg_1376[0]_i_7 
       (.I0(\indvar_flatten80_reg_265_reg_n_5_[6] ),
        .I1(\icmp_ln24_reg_1376_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(add_ln24_reg_1380_reg[6]),
        .O(\icmp_ln24_reg_1376[0]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \icmp_ln24_reg_1376[0]_i_8 
       (.I0(add_ln24_reg_1380_reg[4]),
        .I1(\icmp_ln24_reg_1376_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\indvar_flatten80_reg_265_reg_n_5_[4] ),
        .O(\icmp_ln24_reg_1376[0]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \icmp_ln24_reg_1376[0]_i_9 
       (.I0(\indvar_flatten80_reg_265_reg_n_5_[2] ),
        .I1(\icmp_ln24_reg_1376_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(add_ln24_reg_1380_reg[2]),
        .O(\icmp_ln24_reg_1376[0]_i_9_n_5 ));
  FDRE \icmp_ln24_reg_1376_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln24_reg_1376_reg_n_5_[0] ),
        .Q(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln24_reg_1376_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .Q(icmp_ln24_reg_1376_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln24_reg_1376_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln24_fu_494_p2),
        .Q(\icmp_ln24_reg_1376_reg_n_5_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF2F2D0F2)) 
    \icmp_ln32_reg_1385[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(icmp_ln24_fu_494_p2),
        .I2(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .I3(\icmp_ln32_reg_1385[0]_i_2_n_5 ),
        .I4(\icmp_ln32_reg_1385[0]_i_3_n_5 ),
        .O(\icmp_ln32_reg_1385[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \icmp_ln32_reg_1385[0]_i_2 
       (.I0(\icmp_ln32_reg_1385[0]_i_4_n_5 ),
        .I1(indvar_flatten_reg_288[5]),
        .I2(indvar_flatten_reg_288[3]),
        .I3(indvar_flatten_reg_288[9]),
        .I4(indvar_flatten_reg_288[6]),
        .I5(\icmp_ln24_reg_1376[0]_i_3_n_5 ),
        .O(\icmp_ln32_reg_1385[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \icmp_ln32_reg_1385[0]_i_3 
       (.I0(\icmp_ln32_reg_1385[0]_i_5_n_5 ),
        .I1(\select_ln32_15_reg_1630_reg_n_5_[9] ),
        .I2(\select_ln32_15_reg_1630_reg_n_5_[8] ),
        .I3(\select_ln32_15_reg_1630_reg_n_5_[3] ),
        .I4(\select_ln32_15_reg_1630_reg_n_5_[0] ),
        .I5(\icmp_ln24_reg_1376[0]_i_3_n_5 ),
        .O(\icmp_ln32_reg_1385[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \icmp_ln32_reg_1385[0]_i_4 
       (.I0(indvar_flatten_reg_288[1]),
        .I1(indvar_flatten_reg_288[0]),
        .I2(indvar_flatten_reg_288[7]),
        .I3(indvar_flatten_reg_288[8]),
        .I4(indvar_flatten_reg_288[2]),
        .I5(indvar_flatten_reg_288[4]),
        .O(\icmp_ln32_reg_1385[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \icmp_ln32_reg_1385[0]_i_5 
       (.I0(\select_ln32_15_reg_1630_reg_n_5_[6] ),
        .I1(\select_ln32_15_reg_1630_reg_n_5_[5] ),
        .I2(\select_ln32_15_reg_1630_reg_n_5_[7] ),
        .I3(\select_ln32_15_reg_1630_reg_n_5_[4] ),
        .I4(\select_ln32_15_reg_1630_reg_n_5_[1] ),
        .I5(\select_ln32_15_reg_1630_reg_n_5_[2] ),
        .O(\icmp_ln32_reg_1385[0]_i_5_n_5 ));
  FDRE \icmp_ln32_reg_1385_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln32_reg_1385[0]_i_1_n_5 ),
        .Q(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88880888)) 
    \indvar_flatten80_reg_265[9]_i_1 
       (.I0(grp_depthwise_conv2d_fix_fu_474_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln24_reg_1376_reg_n_5_[0] ),
        .O(indvar_flatten80_reg_265));
  LUT3 #(
    .INIT(8'h08)) 
    \indvar_flatten80_reg_265[9]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln24_reg_1376_reg_n_5_[0] ),
        .O(ap_phi_mux_indvar_flatten80_phi_fu_269_p41));
  FDRE \indvar_flatten80_reg_265_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(add_ln24_reg_1380_reg[0]),
        .Q(\indvar_flatten80_reg_265_reg_n_5_[0] ),
        .R(indvar_flatten80_reg_265));
  FDRE \indvar_flatten80_reg_265_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(add_ln24_reg_1380_reg[1]),
        .Q(\indvar_flatten80_reg_265_reg_n_5_[1] ),
        .R(indvar_flatten80_reg_265));
  FDRE \indvar_flatten80_reg_265_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(add_ln24_reg_1380_reg[2]),
        .Q(\indvar_flatten80_reg_265_reg_n_5_[2] ),
        .R(indvar_flatten80_reg_265));
  FDRE \indvar_flatten80_reg_265_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(add_ln24_reg_1380_reg[3]),
        .Q(\indvar_flatten80_reg_265_reg_n_5_[3] ),
        .R(indvar_flatten80_reg_265));
  FDRE \indvar_flatten80_reg_265_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(add_ln24_reg_1380_reg[4]),
        .Q(\indvar_flatten80_reg_265_reg_n_5_[4] ),
        .R(indvar_flatten80_reg_265));
  FDRE \indvar_flatten80_reg_265_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(add_ln24_reg_1380_reg[5]),
        .Q(\indvar_flatten80_reg_265_reg_n_5_[5] ),
        .R(indvar_flatten80_reg_265));
  FDRE \indvar_flatten80_reg_265_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(add_ln24_reg_1380_reg[6]),
        .Q(\indvar_flatten80_reg_265_reg_n_5_[6] ),
        .R(indvar_flatten80_reg_265));
  FDRE \indvar_flatten80_reg_265_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(add_ln24_reg_1380_reg[7]),
        .Q(\indvar_flatten80_reg_265_reg_n_5_[7] ),
        .R(indvar_flatten80_reg_265));
  FDRE \indvar_flatten80_reg_265_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(add_ln24_reg_1380_reg[8]),
        .Q(\indvar_flatten80_reg_265_reg_n_5_[8] ),
        .R(indvar_flatten80_reg_265));
  FDRE \indvar_flatten80_reg_265_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(add_ln24_reg_1380_reg[9]),
        .Q(\indvar_flatten80_reg_265_reg_n_5_[9] ),
        .R(indvar_flatten80_reg_265));
  FDRE \indvar_flatten_reg_288_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(\select_ln32_15_reg_1630_reg_n_5_[0] ),
        .Q(indvar_flatten_reg_288[0]),
        .R(indvar_flatten80_reg_265));
  FDRE \indvar_flatten_reg_288_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(\select_ln32_15_reg_1630_reg_n_5_[1] ),
        .Q(indvar_flatten_reg_288[1]),
        .R(indvar_flatten80_reg_265));
  FDRE \indvar_flatten_reg_288_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(\select_ln32_15_reg_1630_reg_n_5_[2] ),
        .Q(indvar_flatten_reg_288[2]),
        .R(indvar_flatten80_reg_265));
  FDRE \indvar_flatten_reg_288_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(\select_ln32_15_reg_1630_reg_n_5_[3] ),
        .Q(indvar_flatten_reg_288[3]),
        .R(indvar_flatten80_reg_265));
  FDRE \indvar_flatten_reg_288_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(\select_ln32_15_reg_1630_reg_n_5_[4] ),
        .Q(indvar_flatten_reg_288[4]),
        .R(indvar_flatten80_reg_265));
  FDRE \indvar_flatten_reg_288_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(\select_ln32_15_reg_1630_reg_n_5_[5] ),
        .Q(indvar_flatten_reg_288[5]),
        .R(indvar_flatten80_reg_265));
  FDRE \indvar_flatten_reg_288_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(\select_ln32_15_reg_1630_reg_n_5_[6] ),
        .Q(indvar_flatten_reg_288[6]),
        .R(indvar_flatten80_reg_265));
  FDRE \indvar_flatten_reg_288_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(\select_ln32_15_reg_1630_reg_n_5_[7] ),
        .Q(indvar_flatten_reg_288[7]),
        .R(indvar_flatten80_reg_265));
  FDRE \indvar_flatten_reg_288_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(\select_ln32_15_reg_1630_reg_n_5_[8] ),
        .Q(indvar_flatten_reg_288[8]),
        .R(indvar_flatten80_reg_265));
  FDRE \indvar_flatten_reg_288_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(\select_ln32_15_reg_1630_reg_n_5_[9] ),
        .Q(indvar_flatten_reg_288[9]),
        .R(indvar_flatten80_reg_265));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln40_1_reg_1655_reg
       (.A({mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_6_n_5,mul_ln40_7_reg_1740_reg_i_7_n_5,mul_ln40_7_reg_1740_reg_i_8_n_5,mul_ln40_7_reg_1740_reg_i_9_n_5,mul_ln40_7_reg_1740_reg_i_10_n_5,mul_ln40_7_reg_1740_reg_i_11_n_5,mul_ln40_7_reg_1740_reg_i_12_n_5,mul_ln40_7_reg_1740_reg_i_13_n_5,mul_ln40_7_reg_1740_reg_i_14_n_5,mul_ln40_7_reg_1740_reg_i_15_n_5,mul_ln40_7_reg_1740_reg_i_16_n_5,mul_ln40_7_reg_1740_reg_i_17_n_5,mul_ln40_7_reg_1740_reg_i_18_n_5,mul_ln40_7_reg_1740_reg_i_19_n_5,mul_ln40_7_reg_1740_reg_i_20_n_5}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln40_1_reg_1655_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({g0_b14_n_5,g0_b14_n_5,g0_b14_n_5,g0_b14_n_5,g0_b13_n_5,g0_b12_n_5,g0_b11_n_5,g0_b10_n_5,g0_b9_n_5,g0_b8_n_5,g0_b7_n_5,g0_b6_n_5,g0_b5_n_5,g0_b5_n_5,g0_b3_n_5,g0_b2_n_5,g0_b1_n_5,g0_b0_n_5}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln40_1_reg_1655_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln40_1_reg_1655_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln40_1_reg_1655_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(mul_ln40_7_reg_1740_reg_i_1_n_5),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(SeparableConv2D_0_w_s_ce1),
        .CEB2(SeparableConv2D_0_w_2_reg_14530),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln40_10_reg_16750),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln40_1_reg_1655_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln40_1_reg_1655_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln40_1_reg_1655_reg_P_UNCONNECTED[47:30],trunc_ln48_1_fu_1098_p4,mul_ln40_1_reg_1655_reg_n_97,mul_ln40_1_reg_1655_reg_n_98,mul_ln40_1_reg_1655_reg_n_99,mul_ln40_1_reg_1655_reg_n_100,mul_ln40_1_reg_1655_reg_n_101,mul_ln40_1_reg_1655_reg_n_102,mul_ln40_1_reg_1655_reg_n_103,mul_ln40_1_reg_1655_reg_n_104,mul_ln40_1_reg_1655_reg_n_105,mul_ln40_1_reg_1655_reg_n_106,mul_ln40_1_reg_1655_reg_n_107,mul_ln40_1_reg_1655_reg_n_108,mul_ln40_1_reg_1655_reg_n_109,mul_ln40_1_reg_1655_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln40_1_reg_1655_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln40_1_reg_1655_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln40_1_reg_1655_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln40_1_reg_1655_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln40_2_reg_1690_reg
       (.A({mul_ln40_2_reg_1690_reg_i_3_n_5,mul_ln40_2_reg_1690_reg_i_3_n_5,mul_ln40_2_reg_1690_reg_i_3_n_5,mul_ln40_2_reg_1690_reg_i_3_n_5,mul_ln40_2_reg_1690_reg_i_3_n_5,mul_ln40_2_reg_1690_reg_i_3_n_5,mul_ln40_2_reg_1690_reg_i_3_n_5,mul_ln40_2_reg_1690_reg_i_3_n_5,mul_ln40_2_reg_1690_reg_i_3_n_5,mul_ln40_2_reg_1690_reg_i_3_n_5,mul_ln40_2_reg_1690_reg_i_4_n_5,mul_ln40_2_reg_1690_reg_i_4_n_5,mul_ln40_2_reg_1690_reg_i_4_n_5,mul_ln40_2_reg_1690_reg_i_4_n_5,mul_ln40_2_reg_1690_reg_i_4_n_5,mul_ln40_8_reg_1760_reg_i_5_n_5,mul_ln40_8_reg_1760_reg_i_6_n_5,mul_ln40_8_reg_1760_reg_i_7_n_5,mul_ln40_8_reg_1760_reg_i_8_n_5,mul_ln40_8_reg_1760_reg_i_9_n_5,mul_ln40_8_reg_1760_reg_i_10_n_5,mul_ln40_8_reg_1760_reg_i_11_n_5,mul_ln40_8_reg_1760_reg_i_12_n_5,mul_ln40_8_reg_1760_reg_i_13_n_5,mul_ln40_8_reg_1760_reg_i_14_n_5,mul_ln40_8_reg_1760_reg_i_15_n_5,mul_ln40_8_reg_1760_reg_i_16_n_5,mul_ln40_8_reg_1760_reg_i_17_n_5,mul_ln40_8_reg_1760_reg_i_18_n_5,mul_ln40_8_reg_1760_reg_i_19_n_5}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln40_2_reg_1690_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({g0_b14__0_n_5,g0_b14__0_n_5,g0_b14__0_n_5,g0_b14__0_n_5,g0_b13__0_n_5,g0_b12__0_n_5,g0_b11__0_n_5,g0_b10__0_n_5,g0_b9__0_n_5,g0_b8__0_n_5,g0_b7__0_n_5,g0_b6__0_n_5,g0_b5__0_n_5,g0_b5__0_n_5,g0_b3__0_n_5,g0_b2__0_n_5,g0_b1__0_n_5,g0_b0__0_n_5}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln40_2_reg_1690_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln40_2_reg_1690_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln40_2_reg_1690_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(mul_ln40_8_reg_1760_reg_i_1_n_5),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(SeparableConv2D_0_w_s_ce0),
        .CEB2(SeparableConv2D_0_w_6_reg_15280),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln48_1_reg_17100),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln40_2_reg_1690_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln40_2_reg_1690_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln40_2_reg_1690_reg_P_UNCONNECTED[47:30],trunc_ln48_2_fu_1135_p4,mul_ln40_2_reg_1690_reg_n_97,mul_ln40_2_reg_1690_reg_n_98,mul_ln40_2_reg_1690_reg_n_99,mul_ln40_2_reg_1690_reg_n_100,mul_ln40_2_reg_1690_reg_n_101,mul_ln40_2_reg_1690_reg_n_102,mul_ln40_2_reg_1690_reg_n_103,mul_ln40_2_reg_1690_reg_n_104,mul_ln40_2_reg_1690_reg_n_105,mul_ln40_2_reg_1690_reg_n_106,mul_ln40_2_reg_1690_reg_n_107,mul_ln40_2_reg_1690_reg_n_108,mul_ln40_2_reg_1690_reg_n_109,mul_ln40_2_reg_1690_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln40_2_reg_1690_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln40_2_reg_1690_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln40_2_reg_1690_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln40_2_reg_1690_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h08)) 
    mul_ln40_2_reg_1690_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\icmp_ln24_reg_1376_reg_n_5_[0] ),
        .O(SeparableConv2D_0_w_6_reg_15280));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln40_2_reg_1690_reg_i_2
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .O(add_ln48_1_reg_17100));
  LUT6 #(
    .INIT(64'hBBABBBBB88A88888)) 
    mul_ln40_2_reg_1690_reg_i_3
       (.I0(q0[15]),
        .I1(mul_ln40_7_reg_1740_reg_i_21_n_5),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q1[15]),
        .O(mul_ln40_2_reg_1690_reg_i_3_n_5));
  LUT6 #(
    .INIT(64'hBBABBBBB88A88888)) 
    mul_ln40_2_reg_1690_reg_i_4
       (.I0(q0[15]),
        .I1(mul_ln40_7_reg_1740_reg_i_21_n_5),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q1[15]),
        .O(mul_ln40_2_reg_1690_reg_i_4_n_5));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln40_3_reg_1695_reg
       (.A({mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_6_n_5,mul_ln40_7_reg_1740_reg_i_7_n_5,mul_ln40_7_reg_1740_reg_i_8_n_5,mul_ln40_7_reg_1740_reg_i_9_n_5,mul_ln40_7_reg_1740_reg_i_10_n_5,mul_ln40_7_reg_1740_reg_i_11_n_5,mul_ln40_7_reg_1740_reg_i_12_n_5,mul_ln40_7_reg_1740_reg_i_13_n_5,mul_ln40_7_reg_1740_reg_i_14_n_5,mul_ln40_7_reg_1740_reg_i_15_n_5,mul_ln40_7_reg_1740_reg_i_16_n_5,mul_ln40_7_reg_1740_reg_i_17_n_5,mul_ln40_7_reg_1740_reg_i_18_n_5,mul_ln40_7_reg_1740_reg_i_19_n_5,mul_ln40_7_reg_1740_reg_i_20_n_5}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln40_3_reg_1695_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({g0_b14_n_5,g0_b14_n_5,g0_b14_n_5,g0_b14_n_5,g0_b13_n_5,g0_b12_n_5,g0_b11_n_5,g0_b10_n_5,g0_b9_n_5,g0_b8_n_5,g0_b7_n_5,g0_b6_n_5,g0_b5_n_5,g0_b5_n_5,g0_b3_n_5,g0_b2_n_5,g0_b1_n_5,g0_b0_n_5}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln40_3_reg_1695_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln40_3_reg_1695_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln40_3_reg_1695_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(mul_ln40_7_reg_1740_reg_i_1_n_5),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(SeparableConv2D_0_w_s_ce1),
        .CEB2(SeparableConv2D_0_w_6_reg_15280),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln48_1_reg_17100),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln40_3_reg_1695_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln40_3_reg_1695_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln40_3_reg_1695_reg_P_UNCONNECTED[47:30],trunc_ln48_3_fu_1144_p4,mul_ln40_3_reg_1695_reg_n_97,mul_ln40_3_reg_1695_reg_n_98,mul_ln40_3_reg_1695_reg_n_99,mul_ln40_3_reg_1695_reg_n_100,mul_ln40_3_reg_1695_reg_n_101,mul_ln40_3_reg_1695_reg_n_102,mul_ln40_3_reg_1695_reg_n_103,mul_ln40_3_reg_1695_reg_n_104,mul_ln40_3_reg_1695_reg_n_105,mul_ln40_3_reg_1695_reg_n_106,mul_ln40_3_reg_1695_reg_n_107,mul_ln40_3_reg_1695_reg_n_108,mul_ln40_3_reg_1695_reg_n_109,mul_ln40_3_reg_1695_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln40_3_reg_1695_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln40_3_reg_1695_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln40_3_reg_1695_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln40_3_reg_1695_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln40_4_reg_1715_reg
       (.A({mul_ln40_4_reg_1715_reg_i_2_n_5,mul_ln40_4_reg_1715_reg_i_2_n_5,mul_ln40_4_reg_1715_reg_i_2_n_5,mul_ln40_4_reg_1715_reg_i_2_n_5,mul_ln40_4_reg_1715_reg_i_2_n_5,mul_ln40_4_reg_1715_reg_i_2_n_5,mul_ln40_4_reg_1715_reg_i_2_n_5,mul_ln40_4_reg_1715_reg_i_2_n_5,mul_ln40_4_reg_1715_reg_i_2_n_5,mul_ln40_4_reg_1715_reg_i_2_n_5,mul_ln40_4_reg_1715_reg_i_3_n_5,mul_ln40_4_reg_1715_reg_i_3_n_5,mul_ln40_4_reg_1715_reg_i_3_n_5,mul_ln40_4_reg_1715_reg_i_3_n_5,mul_ln40_4_reg_1715_reg_i_3_n_5,mul_ln40_8_reg_1760_reg_i_5_n_5,mul_ln40_8_reg_1760_reg_i_6_n_5,mul_ln40_8_reg_1760_reg_i_7_n_5,mul_ln40_8_reg_1760_reg_i_8_n_5,mul_ln40_8_reg_1760_reg_i_9_n_5,mul_ln40_8_reg_1760_reg_i_10_n_5,mul_ln40_8_reg_1760_reg_i_11_n_5,mul_ln40_8_reg_1760_reg_i_12_n_5,mul_ln40_8_reg_1760_reg_i_13_n_5,mul_ln40_8_reg_1760_reg_i_14_n_5,mul_ln40_8_reg_1760_reg_i_15_n_5,mul_ln40_8_reg_1760_reg_i_16_n_5,mul_ln40_8_reg_1760_reg_i_17_n_5,mul_ln40_8_reg_1760_reg_i_18_n_5,mul_ln40_8_reg_1760_reg_i_19_n_5}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln40_4_reg_1715_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({g0_b14__0_n_5,g0_b14__0_n_5,g0_b14__0_n_5,g0_b14__0_n_5,g0_b13__0_n_5,g0_b12__0_n_5,g0_b11__0_n_5,g0_b10__0_n_5,g0_b9__0_n_5,g0_b8__0_n_5,g0_b7__0_n_5,g0_b6__0_n_5,g0_b5__0_n_5,g0_b5__0_n_5,g0_b3__0_n_5,g0_b2__0_n_5,g0_b1__0_n_5,g0_b0__0_n_5}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln40_4_reg_1715_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln40_4_reg_1715_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln40_4_reg_1715_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(mul_ln40_8_reg_1760_reg_i_1_n_5),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(SeparableConv2D_0_w_s_ce0),
        .CEB2(reg_3241),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln48_3_reg_17300),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln40_4_reg_1715_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln40_4_reg_1715_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln40_4_reg_1715_reg_P_UNCONNECTED[47:30],trunc_ln48_4_fu_1182_p4,mul_ln40_4_reg_1715_reg_n_97,mul_ln40_4_reg_1715_reg_n_98,mul_ln40_4_reg_1715_reg_n_99,mul_ln40_4_reg_1715_reg_n_100,mul_ln40_4_reg_1715_reg_n_101,mul_ln40_4_reg_1715_reg_n_102,mul_ln40_4_reg_1715_reg_n_103,mul_ln40_4_reg_1715_reg_n_104,mul_ln40_4_reg_1715_reg_n_105,mul_ln40_4_reg_1715_reg_n_106,mul_ln40_4_reg_1715_reg_n_107,mul_ln40_4_reg_1715_reg_n_108,mul_ln40_4_reg_1715_reg_n_109,mul_ln40_4_reg_1715_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln40_4_reg_1715_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln40_4_reg_1715_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln40_4_reg_1715_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln40_4_reg_1715_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln40_4_reg_1715_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .O(add_ln48_3_reg_17300));
  LUT6 #(
    .INIT(64'hBBABBBBB88A88888)) 
    mul_ln40_4_reg_1715_reg_i_2
       (.I0(q0[15]),
        .I1(mul_ln40_7_reg_1740_reg_i_21_n_5),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q1[15]),
        .O(mul_ln40_4_reg_1715_reg_i_2_n_5));
  LUT6 #(
    .INIT(64'hBBABBBBB88A88888)) 
    mul_ln40_4_reg_1715_reg_i_3
       (.I0(q0[15]),
        .I1(mul_ln40_7_reg_1740_reg_i_21_n_5),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q1[15]),
        .O(mul_ln40_4_reg_1715_reg_i_3_n_5));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln40_5_reg_1720_reg
       (.A({mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_6_n_5,mul_ln40_7_reg_1740_reg_i_7_n_5,mul_ln40_7_reg_1740_reg_i_8_n_5,mul_ln40_7_reg_1740_reg_i_9_n_5,mul_ln40_7_reg_1740_reg_i_10_n_5,mul_ln40_7_reg_1740_reg_i_11_n_5,mul_ln40_7_reg_1740_reg_i_12_n_5,mul_ln40_7_reg_1740_reg_i_13_n_5,mul_ln40_7_reg_1740_reg_i_14_n_5,mul_ln40_7_reg_1740_reg_i_15_n_5,mul_ln40_7_reg_1740_reg_i_16_n_5,mul_ln40_7_reg_1740_reg_i_17_n_5,mul_ln40_7_reg_1740_reg_i_18_n_5,mul_ln40_7_reg_1740_reg_i_19_n_5,mul_ln40_7_reg_1740_reg_i_20_n_5}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln40_5_reg_1720_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({g0_b14_n_5,g0_b14_n_5,g0_b14_n_5,g0_b14_n_5,g0_b13_n_5,g0_b12_n_5,g0_b11_n_5,g0_b10_n_5,g0_b9_n_5,g0_b8_n_5,g0_b7_n_5,g0_b6_n_5,g0_b5_n_5,g0_b5_n_5,g0_b3_n_5,g0_b2_n_5,g0_b1_n_5,g0_b0_n_5}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln40_5_reg_1720_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln40_5_reg_1720_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln40_5_reg_1720_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(mul_ln40_7_reg_1740_reg_i_1_n_5),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(SeparableConv2D_0_w_s_ce1),
        .CEB2(reg_3241),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln48_3_reg_17300),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln40_5_reg_1720_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln40_5_reg_1720_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln40_5_reg_1720_reg_P_UNCONNECTED[47:30],trunc_ln48_5_fu_1191_p4,mul_ln40_5_reg_1720_reg_n_97,mul_ln40_5_reg_1720_reg_n_98,mul_ln40_5_reg_1720_reg_n_99,mul_ln40_5_reg_1720_reg_n_100,mul_ln40_5_reg_1720_reg_n_101,mul_ln40_5_reg_1720_reg_n_102,mul_ln40_5_reg_1720_reg_n_103,mul_ln40_5_reg_1720_reg_n_104,mul_ln40_5_reg_1720_reg_n_105,mul_ln40_5_reg_1720_reg_n_106,mul_ln40_5_reg_1720_reg_n_107,mul_ln40_5_reg_1720_reg_n_108,mul_ln40_5_reg_1720_reg_n_109,mul_ln40_5_reg_1720_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln40_5_reg_1720_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln40_5_reg_1720_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln40_5_reg_1720_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln40_5_reg_1720_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln40_6_reg_1735_reg
       (.A({mul_ln40_8_reg_1760_reg_i_3_n_5,mul_ln40_8_reg_1760_reg_i_3_n_5,mul_ln40_8_reg_1760_reg_i_3_n_5,mul_ln40_8_reg_1760_reg_i_3_n_5,mul_ln40_8_reg_1760_reg_i_3_n_5,mul_ln40_6_reg_1735_reg_i_1_n_5,mul_ln40_6_reg_1735_reg_i_1_n_5,mul_ln40_6_reg_1735_reg_i_1_n_5,mul_ln40_6_reg_1735_reg_i_1_n_5,mul_ln40_6_reg_1735_reg_i_1_n_5,mul_ln40_6_reg_1735_reg_i_1_n_5,mul_ln40_6_reg_1735_reg_i_1_n_5,mul_ln40_6_reg_1735_reg_i_1_n_5,mul_ln40_6_reg_1735_reg_i_1_n_5,mul_ln40_6_reg_1735_reg_i_1_n_5,mul_ln40_8_reg_1760_reg_i_5_n_5,mul_ln40_8_reg_1760_reg_i_6_n_5,mul_ln40_8_reg_1760_reg_i_7_n_5,mul_ln40_8_reg_1760_reg_i_8_n_5,mul_ln40_8_reg_1760_reg_i_9_n_5,mul_ln40_8_reg_1760_reg_i_10_n_5,mul_ln40_8_reg_1760_reg_i_11_n_5,mul_ln40_8_reg_1760_reg_i_12_n_5,mul_ln40_8_reg_1760_reg_i_13_n_5,mul_ln40_8_reg_1760_reg_i_14_n_5,mul_ln40_8_reg_1760_reg_i_15_n_5,mul_ln40_8_reg_1760_reg_i_16_n_5,mul_ln40_8_reg_1760_reg_i_17_n_5,mul_ln40_8_reg_1760_reg_i_18_n_5,mul_ln40_8_reg_1760_reg_i_19_n_5}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln40_6_reg_1735_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({g0_b14__0_n_5,g0_b14__0_n_5,g0_b14__0_n_5,g0_b14__0_n_5,g0_b13__0_n_5,g0_b12__0_n_5,g0_b11__0_n_5,g0_b10__0_n_5,g0_b9__0_n_5,g0_b8__0_n_5,g0_b7__0_n_5,g0_b6__0_n_5,g0_b5__0_n_5,g0_b5__0_n_5,g0_b3__0_n_5,g0_b2__0_n_5,g0_b1__0_n_5,g0_b0__0_n_5}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln40_6_reg_1735_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln40_6_reg_1735_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln40_6_reg_1735_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(mul_ln40_8_reg_1760_reg_i_1_n_5),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(SeparableConv2D_0_w_s_ce0),
        .CEB2(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(add_ln48_4_reg_17450),
        .CEP(mul_ln40_8_reg_17600),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln40_6_reg_1735_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln40_6_reg_1735_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln40_6_reg_1735_reg_P_UNCONNECTED[47:30],trunc_ln48_6_reg_1750,mul_ln40_6_reg_1735_reg_n_97,mul_ln40_6_reg_1735_reg_n_98,mul_ln40_6_reg_1735_reg_n_99,mul_ln40_6_reg_1735_reg_n_100,mul_ln40_6_reg_1735_reg_n_101,mul_ln40_6_reg_1735_reg_n_102,mul_ln40_6_reg_1735_reg_n_103,mul_ln40_6_reg_1735_reg_n_104,mul_ln40_6_reg_1735_reg_n_105,mul_ln40_6_reg_1735_reg_n_106,mul_ln40_6_reg_1735_reg_n_107,mul_ln40_6_reg_1735_reg_n_108,mul_ln40_6_reg_1735_reg_n_109,mul_ln40_6_reg_1735_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln40_6_reg_1735_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln40_6_reg_1735_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln40_6_reg_1735_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln40_6_reg_1735_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hBBABBBBB88A88888)) 
    mul_ln40_6_reg_1735_reg_i_1
       (.I0(q0[15]),
        .I1(mul_ln40_7_reg_1740_reg_i_21_n_5),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q1[15]),
        .O(mul_ln40_6_reg_1735_reg_i_1_n_5));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln40_7_reg_1740_reg
       (.A({mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_5_n_5,mul_ln40_7_reg_1740_reg_i_6_n_5,mul_ln40_7_reg_1740_reg_i_7_n_5,mul_ln40_7_reg_1740_reg_i_8_n_5,mul_ln40_7_reg_1740_reg_i_9_n_5,mul_ln40_7_reg_1740_reg_i_10_n_5,mul_ln40_7_reg_1740_reg_i_11_n_5,mul_ln40_7_reg_1740_reg_i_12_n_5,mul_ln40_7_reg_1740_reg_i_13_n_5,mul_ln40_7_reg_1740_reg_i_14_n_5,mul_ln40_7_reg_1740_reg_i_15_n_5,mul_ln40_7_reg_1740_reg_i_16_n_5,mul_ln40_7_reg_1740_reg_i_17_n_5,mul_ln40_7_reg_1740_reg_i_18_n_5,mul_ln40_7_reg_1740_reg_i_19_n_5,mul_ln40_7_reg_1740_reg_i_20_n_5}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln40_7_reg_1740_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({g0_b14_n_5,g0_b14_n_5,g0_b14_n_5,g0_b14_n_5,g0_b13_n_5,g0_b12_n_5,g0_b11_n_5,g0_b10_n_5,g0_b9_n_5,g0_b8_n_5,g0_b7_n_5,g0_b6_n_5,g0_b5_n_5,g0_b5_n_5,g0_b3_n_5,g0_b2_n_5,g0_b1_n_5,g0_b0_n_5}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln40_7_reg_1740_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln40_7_reg_1740_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln40_7_reg_1740_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(mul_ln40_7_reg_1740_reg_i_1_n_5),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(SeparableConv2D_0_w_s_ce1),
        .CEB2(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(add_ln48_4_reg_17450),
        .CEP(mul_ln40_8_reg_17600),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln40_7_reg_1740_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln40_7_reg_1740_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln40_7_reg_1740_reg_P_UNCONNECTED[47:30],trunc_ln48_7_reg_1755,mul_ln40_7_reg_1740_reg_n_97,mul_ln40_7_reg_1740_reg_n_98,mul_ln40_7_reg_1740_reg_n_99,mul_ln40_7_reg_1740_reg_n_100,mul_ln40_7_reg_1740_reg_n_101,mul_ln40_7_reg_1740_reg_n_102,mul_ln40_7_reg_1740_reg_n_103,mul_ln40_7_reg_1740_reg_n_104,mul_ln40_7_reg_1740_reg_n_105,mul_ln40_7_reg_1740_reg_n_106,mul_ln40_7_reg_1740_reg_n_107,mul_ln40_7_reg_1740_reg_n_108,mul_ln40_7_reg_1740_reg_n_109,mul_ln40_7_reg_1740_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln40_7_reg_1740_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln40_7_reg_1740_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln40_7_reg_1740_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln40_7_reg_1740_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFEAEAEA)) 
    mul_ln40_7_reg_1740_reg_i_1
       (.I0(mul_ln40_7_reg_1740_reg_i_21_n_5),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\icmp_ln24_reg_1376_reg_n_5_[0] ),
        .O(mul_ln40_7_reg_1740_reg_i_1_n_5));
  LUT6 #(
    .INIT(64'hEFEFEFFF20202000)) 
    mul_ln40_7_reg_1740_reg_i_10
       (.I0(q1[10]),
        .I1(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(q0[10]),
        .O(mul_ln40_7_reg_1740_reg_i_10_n_5));
  LUT6 #(
    .INIT(64'hEFEFEFFF20202000)) 
    mul_ln40_7_reg_1740_reg_i_11
       (.I0(q1[9]),
        .I1(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(q0[9]),
        .O(mul_ln40_7_reg_1740_reg_i_11_n_5));
  LUT6 #(
    .INIT(64'hEFEFEFFF20202000)) 
    mul_ln40_7_reg_1740_reg_i_12
       (.I0(q1[8]),
        .I1(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(q0[8]),
        .O(mul_ln40_7_reg_1740_reg_i_12_n_5));
  LUT6 #(
    .INIT(64'hEFEFEFFF20202000)) 
    mul_ln40_7_reg_1740_reg_i_13
       (.I0(q1[7]),
        .I1(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(q0[7]),
        .O(mul_ln40_7_reg_1740_reg_i_13_n_5));
  LUT6 #(
    .INIT(64'hEFEFEFFF20202000)) 
    mul_ln40_7_reg_1740_reg_i_14
       (.I0(q1[6]),
        .I1(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(q0[6]),
        .O(mul_ln40_7_reg_1740_reg_i_14_n_5));
  LUT6 #(
    .INIT(64'hEFEFEFFF20202000)) 
    mul_ln40_7_reg_1740_reg_i_15
       (.I0(q1[5]),
        .I1(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(q0[5]),
        .O(mul_ln40_7_reg_1740_reg_i_15_n_5));
  LUT6 #(
    .INIT(64'hEFEFEFFF20202000)) 
    mul_ln40_7_reg_1740_reg_i_16
       (.I0(q1[4]),
        .I1(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(q0[4]),
        .O(mul_ln40_7_reg_1740_reg_i_16_n_5));
  LUT6 #(
    .INIT(64'hEFEFEFFF20202000)) 
    mul_ln40_7_reg_1740_reg_i_17
       (.I0(q1[3]),
        .I1(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(q0[3]),
        .O(mul_ln40_7_reg_1740_reg_i_17_n_5));
  LUT6 #(
    .INIT(64'hEFEFEFFF20202000)) 
    mul_ln40_7_reg_1740_reg_i_18
       (.I0(q1[2]),
        .I1(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(q0[2]),
        .O(mul_ln40_7_reg_1740_reg_i_18_n_5));
  LUT6 #(
    .INIT(64'hEFEFEFFF20202000)) 
    mul_ln40_7_reg_1740_reg_i_19
       (.I0(q1[1]),
        .I1(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(q0[1]),
        .O(mul_ln40_7_reg_1740_reg_i_19_n_5));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    mul_ln40_7_reg_1740_reg_i_2
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage4),
        .O(SeparableConv2D_0_w_s_ce1));
  LUT6 #(
    .INIT(64'hEFEFEFFF20202000)) 
    mul_ln40_7_reg_1740_reg_i_20
       (.I0(q1[0]),
        .I1(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(q0[0]),
        .O(mul_ln40_7_reg_1740_reg_i_20_n_5));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    mul_ln40_7_reg_1740_reg_i_21
       (.I0(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(mul_ln40_7_reg_1740_reg_i_21_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln40_7_reg_1740_reg_i_3
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .O(add_ln48_4_reg_17450));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln40_7_reg_1740_reg_i_4
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .O(mul_ln40_8_reg_17600));
  LUT6 #(
    .INIT(64'hEFEFEFFF20202000)) 
    mul_ln40_7_reg_1740_reg_i_5
       (.I0(q1[15]),
        .I1(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(q0[15]),
        .O(mul_ln40_7_reg_1740_reg_i_5_n_5));
  LUT6 #(
    .INIT(64'hEFEFEFFF20202000)) 
    mul_ln40_7_reg_1740_reg_i_6
       (.I0(q1[14]),
        .I1(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(q0[14]),
        .O(mul_ln40_7_reg_1740_reg_i_6_n_5));
  LUT6 #(
    .INIT(64'hEFEFEFFF20202000)) 
    mul_ln40_7_reg_1740_reg_i_7
       (.I0(q1[13]),
        .I1(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(q0[13]),
        .O(mul_ln40_7_reg_1740_reg_i_7_n_5));
  LUT6 #(
    .INIT(64'hEFEFEFFF20202000)) 
    mul_ln40_7_reg_1740_reg_i_8
       (.I0(q1[12]),
        .I1(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(q0[12]),
        .O(mul_ln40_7_reg_1740_reg_i_8_n_5));
  LUT6 #(
    .INIT(64'hEFEFEFFF20202000)) 
    mul_ln40_7_reg_1740_reg_i_9
       (.I0(q1[11]),
        .I1(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(q0[11]),
        .O(mul_ln40_7_reg_1740_reg_i_9_n_5));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln40_8_reg_1760_reg
       (.A({mul_ln40_8_reg_1760_reg_i_3_n_5,mul_ln40_8_reg_1760_reg_i_3_n_5,mul_ln40_8_reg_1760_reg_i_3_n_5,mul_ln40_8_reg_1760_reg_i_3_n_5,mul_ln40_8_reg_1760_reg_i_3_n_5,mul_ln40_8_reg_1760_reg_i_4_n_5,mul_ln40_8_reg_1760_reg_i_4_n_5,mul_ln40_8_reg_1760_reg_i_4_n_5,mul_ln40_8_reg_1760_reg_i_4_n_5,mul_ln40_8_reg_1760_reg_i_4_n_5,mul_ln40_8_reg_1760_reg_i_4_n_5,mul_ln40_8_reg_1760_reg_i_4_n_5,mul_ln40_8_reg_1760_reg_i_4_n_5,mul_ln40_8_reg_1760_reg_i_4_n_5,mul_ln40_8_reg_1760_reg_i_4_n_5,mul_ln40_8_reg_1760_reg_i_5_n_5,mul_ln40_8_reg_1760_reg_i_6_n_5,mul_ln40_8_reg_1760_reg_i_7_n_5,mul_ln40_8_reg_1760_reg_i_8_n_5,mul_ln40_8_reg_1760_reg_i_9_n_5,mul_ln40_8_reg_1760_reg_i_10_n_5,mul_ln40_8_reg_1760_reg_i_11_n_5,mul_ln40_8_reg_1760_reg_i_12_n_5,mul_ln40_8_reg_1760_reg_i_13_n_5,mul_ln40_8_reg_1760_reg_i_14_n_5,mul_ln40_8_reg_1760_reg_i_15_n_5,mul_ln40_8_reg_1760_reg_i_16_n_5,mul_ln40_8_reg_1760_reg_i_17_n_5,mul_ln40_8_reg_1760_reg_i_18_n_5,mul_ln40_8_reg_1760_reg_i_19_n_5}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln40_8_reg_1760_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({g0_b14__0_n_5,g0_b14__0_n_5,g0_b14__0_n_5,g0_b14__0_n_5,g0_b13__0_n_5,g0_b12__0_n_5,g0_b11__0_n_5,g0_b10__0_n_5,g0_b9__0_n_5,g0_b8__0_n_5,g0_b7__0_n_5,g0_b6__0_n_5,g0_b5__0_n_5,g0_b5__0_n_5,g0_b3__0_n_5,g0_b2__0_n_5,g0_b1__0_n_5,g0_b0__0_n_5}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln40_8_reg_1760_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln40_8_reg_1760_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln40_8_reg_1760_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(mul_ln40_8_reg_1760_reg_i_1_n_5),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(SeparableConv2D_0_w_s_ce0),
        .CEB2(out_w_0_reg_3120),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(mul_ln40_8_reg_17600),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln40_8_reg_1760_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln40_8_reg_1760_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln40_8_reg_1760_reg_P_UNCONNECTED[47:30],trunc_ln48_8_fu_1239_p4,mul_ln40_8_reg_1760_reg_n_97,mul_ln40_8_reg_1760_reg_n_98,mul_ln40_8_reg_1760_reg_n_99,mul_ln40_8_reg_1760_reg_n_100,mul_ln40_8_reg_1760_reg_n_101,mul_ln40_8_reg_1760_reg_n_102,mul_ln40_8_reg_1760_reg_n_103,mul_ln40_8_reg_1760_reg_n_104,mul_ln40_8_reg_1760_reg_n_105,mul_ln40_8_reg_1760_reg_n_106,mul_ln40_8_reg_1760_reg_n_107,mul_ln40_8_reg_1760_reg_n_108,mul_ln40_8_reg_1760_reg_n_109,mul_ln40_8_reg_1760_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln40_8_reg_1760_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln40_8_reg_1760_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln40_8_reg_1760_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln40_8_reg_1760_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000F888)) 
    mul_ln40_8_reg_1760_reg_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\icmp_ln24_reg_1376_reg_n_5_[0] ),
        .I5(mul_ln40_8_reg_1760_reg_i_20_n_5),
        .O(mul_ln40_8_reg_1760_reg_i_1_n_5));
  LUT6 #(
    .INIT(64'hBBABBBBB88A88888)) 
    mul_ln40_8_reg_1760_reg_i_10
       (.I0(q0[9]),
        .I1(mul_ln40_7_reg_1740_reg_i_21_n_5),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q1[9]),
        .O(mul_ln40_8_reg_1760_reg_i_10_n_5));
  LUT6 #(
    .INIT(64'hBBABBBBB88A88888)) 
    mul_ln40_8_reg_1760_reg_i_11
       (.I0(q0[8]),
        .I1(mul_ln40_7_reg_1740_reg_i_21_n_5),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q1[8]),
        .O(mul_ln40_8_reg_1760_reg_i_11_n_5));
  LUT6 #(
    .INIT(64'hBBABBBBB88A88888)) 
    mul_ln40_8_reg_1760_reg_i_12
       (.I0(q0[7]),
        .I1(mul_ln40_7_reg_1740_reg_i_21_n_5),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q1[7]),
        .O(mul_ln40_8_reg_1760_reg_i_12_n_5));
  LUT6 #(
    .INIT(64'hBBABBBBB88A88888)) 
    mul_ln40_8_reg_1760_reg_i_13
       (.I0(q0[6]),
        .I1(mul_ln40_7_reg_1740_reg_i_21_n_5),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q1[6]),
        .O(mul_ln40_8_reg_1760_reg_i_13_n_5));
  LUT6 #(
    .INIT(64'hBBABBBBB88A88888)) 
    mul_ln40_8_reg_1760_reg_i_14
       (.I0(q0[5]),
        .I1(mul_ln40_7_reg_1740_reg_i_21_n_5),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q1[5]),
        .O(mul_ln40_8_reg_1760_reg_i_14_n_5));
  LUT6 #(
    .INIT(64'hBBABBBBB88A88888)) 
    mul_ln40_8_reg_1760_reg_i_15
       (.I0(q0[4]),
        .I1(mul_ln40_7_reg_1740_reg_i_21_n_5),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q1[4]),
        .O(mul_ln40_8_reg_1760_reg_i_15_n_5));
  LUT6 #(
    .INIT(64'hBBABBBBB88A88888)) 
    mul_ln40_8_reg_1760_reg_i_16
       (.I0(q0[3]),
        .I1(mul_ln40_7_reg_1740_reg_i_21_n_5),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q1[3]),
        .O(mul_ln40_8_reg_1760_reg_i_16_n_5));
  LUT6 #(
    .INIT(64'hBBABBBBB88A88888)) 
    mul_ln40_8_reg_1760_reg_i_17
       (.I0(q0[2]),
        .I1(mul_ln40_7_reg_1740_reg_i_21_n_5),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q1[2]),
        .O(mul_ln40_8_reg_1760_reg_i_17_n_5));
  LUT6 #(
    .INIT(64'hBBABBBBB88A88888)) 
    mul_ln40_8_reg_1760_reg_i_18
       (.I0(q0[1]),
        .I1(mul_ln40_7_reg_1740_reg_i_21_n_5),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q1[1]),
        .O(mul_ln40_8_reg_1760_reg_i_18_n_5));
  LUT6 #(
    .INIT(64'hBBABBBBB88A88888)) 
    mul_ln40_8_reg_1760_reg_i_19
       (.I0(q0[0]),
        .I1(mul_ln40_7_reg_1740_reg_i_21_n_5),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q1[0]),
        .O(mul_ln40_8_reg_1760_reg_i_19_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFEF0F0F0F0F)) 
    mul_ln40_8_reg_1760_reg_i_2
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(mul_ln40_8_reg_1760_reg_i_21_n_5),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter0),
        .O(SeparableConv2D_0_w_s_ce0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h00FE0000)) 
    mul_ln40_8_reg_1760_reg_i_20
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .O(mul_ln40_8_reg_1760_reg_i_20_n_5));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mul_ln40_8_reg_1760_reg_i_21
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1),
        .O(mul_ln40_8_reg_1760_reg_i_21_n_5));
  LUT6 #(
    .INIT(64'hBBABBBBB88A88888)) 
    mul_ln40_8_reg_1760_reg_i_3
       (.I0(q0[15]),
        .I1(mul_ln40_7_reg_1740_reg_i_21_n_5),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q1[15]),
        .O(mul_ln40_8_reg_1760_reg_i_3_n_5));
  LUT6 #(
    .INIT(64'hBBABBBBB88A88888)) 
    mul_ln40_8_reg_1760_reg_i_4
       (.I0(q0[15]),
        .I1(mul_ln40_7_reg_1740_reg_i_21_n_5),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q1[15]),
        .O(mul_ln40_8_reg_1760_reg_i_4_n_5));
  LUT6 #(
    .INIT(64'hBBABBBBB88A88888)) 
    mul_ln40_8_reg_1760_reg_i_5
       (.I0(q0[14]),
        .I1(mul_ln40_7_reg_1740_reg_i_21_n_5),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q1[14]),
        .O(mul_ln40_8_reg_1760_reg_i_5_n_5));
  LUT6 #(
    .INIT(64'hBBABBBBB88A88888)) 
    mul_ln40_8_reg_1760_reg_i_6
       (.I0(q0[13]),
        .I1(mul_ln40_7_reg_1740_reg_i_21_n_5),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q1[13]),
        .O(mul_ln40_8_reg_1760_reg_i_6_n_5));
  LUT6 #(
    .INIT(64'hBBABBBBB88A88888)) 
    mul_ln40_8_reg_1760_reg_i_7
       (.I0(q0[12]),
        .I1(mul_ln40_7_reg_1740_reg_i_21_n_5),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q1[12]),
        .O(mul_ln40_8_reg_1760_reg_i_7_n_5));
  LUT6 #(
    .INIT(64'hBBABBBBB88A88888)) 
    mul_ln40_8_reg_1760_reg_i_8
       (.I0(q0[11]),
        .I1(mul_ln40_7_reg_1740_reg_i_21_n_5),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q1[11]),
        .O(mul_ln40_8_reg_1760_reg_i_8_n_5));
  LUT6 #(
    .INIT(64'hBBABBBBB88A88888)) 
    mul_ln40_8_reg_1760_reg_i_9
       (.I0(q0[10]),
        .I1(mul_ln40_7_reg_1740_reg_i_21_n_5),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q1[10]),
        .O(mul_ln40_8_reg_1760_reg_i_9_n_5));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln40_reg_1650_reg
       (.A({mul_ln40_4_reg_1715_reg_i_3_n_5,mul_ln40_4_reg_1715_reg_i_3_n_5,mul_ln40_4_reg_1715_reg_i_3_n_5,mul_ln40_4_reg_1715_reg_i_3_n_5,mul_ln40_4_reg_1715_reg_i_3_n_5,mul_ln40_reg_1650_reg_i_1_n_5,mul_ln40_reg_1650_reg_i_1_n_5,mul_ln40_reg_1650_reg_i_1_n_5,mul_ln40_reg_1650_reg_i_1_n_5,mul_ln40_reg_1650_reg_i_1_n_5,mul_ln40_reg_1650_reg_i_1_n_5,mul_ln40_reg_1650_reg_i_1_n_5,mul_ln40_reg_1650_reg_i_1_n_5,mul_ln40_reg_1650_reg_i_1_n_5,mul_ln40_reg_1650_reg_i_1_n_5,mul_ln40_8_reg_1760_reg_i_5_n_5,mul_ln40_8_reg_1760_reg_i_6_n_5,mul_ln40_8_reg_1760_reg_i_7_n_5,mul_ln40_8_reg_1760_reg_i_8_n_5,mul_ln40_8_reg_1760_reg_i_9_n_5,mul_ln40_8_reg_1760_reg_i_10_n_5,mul_ln40_8_reg_1760_reg_i_11_n_5,mul_ln40_8_reg_1760_reg_i_12_n_5,mul_ln40_8_reg_1760_reg_i_13_n_5,mul_ln40_8_reg_1760_reg_i_14_n_5,mul_ln40_8_reg_1760_reg_i_15_n_5,mul_ln40_8_reg_1760_reg_i_16_n_5,mul_ln40_8_reg_1760_reg_i_17_n_5,mul_ln40_8_reg_1760_reg_i_18_n_5,mul_ln40_8_reg_1760_reg_i_19_n_5}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln40_reg_1650_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({g0_b14__0_n_5,g0_b14__0_n_5,g0_b14__0_n_5,g0_b14__0_n_5,g0_b13__0_n_5,g0_b12__0_n_5,g0_b11__0_n_5,g0_b10__0_n_5,g0_b9__0_n_5,g0_b8__0_n_5,g0_b7__0_n_5,g0_b6__0_n_5,g0_b5__0_n_5,g0_b5__0_n_5,g0_b3__0_n_5,g0_b2__0_n_5,g0_b1__0_n_5,g0_b0__0_n_5}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln40_reg_1650_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln40_reg_1650_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln40_reg_1650_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(mul_ln40_8_reg_1760_reg_i_1_n_5),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(SeparableConv2D_0_w_s_ce0),
        .CEB2(SeparableConv2D_0_w_2_reg_14530),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln40_10_reg_16750),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln40_reg_1650_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln40_reg_1650_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln40_reg_1650_reg_P_UNCONNECTED[47:30],trunc_ln_fu_1089_p4,mul_ln40_reg_1650_reg_n_97,mul_ln40_reg_1650_reg_n_98,mul_ln40_reg_1650_reg_n_99,mul_ln40_reg_1650_reg_n_100,mul_ln40_reg_1650_reg_n_101,mul_ln40_reg_1650_reg_n_102,mul_ln40_reg_1650_reg_n_103,mul_ln40_reg_1650_reg_n_104,mul_ln40_reg_1650_reg_n_105,mul_ln40_reg_1650_reg_n_106,mul_ln40_reg_1650_reg_n_107,mul_ln40_reg_1650_reg_n_108,mul_ln40_reg_1650_reg_n_109,mul_ln40_reg_1650_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln40_reg_1650_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln40_reg_1650_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln40_reg_1650_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln40_reg_1650_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hBBABBBBB88A88888)) 
    mul_ln40_reg_1650_reg_i_1
       (.I0(q0[15]),
        .I1(mul_ln40_7_reg_1740_reg_i_21_n_5),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(q1[15]),
        .O(mul_ln40_reg_1650_reg_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'h0ACACACA)) 
    \out_d_0_reg_276[0]_i_1 
       (.I0(select_ln24_23_reg_1478),
        .I1(or_ln27_1_fu_1015_p3),
        .I2(\icmp_ln24_reg_1376[0]_i_3_n_5 ),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(grp_depthwise_conv2d_fix_fu_474_ap_start_reg),
        .O(\out_d_0_reg_276[0]_i_1_n_5 ));
  FDRE \out_d_0_reg_276_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_d_0_reg_276[0]_i_1_n_5 ),
        .Q(or_ln27_1_fu_1015_p3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h45557555)) 
    \out_d_reg_1335[0]_i_1 
       (.I0(or_ln27_1_fu_1015_p3),
        .I1(\icmp_ln24_reg_1376_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(select_ln24_23_reg_1478),
        .O(zext_ln27_2_fu_344_p1));
  FDRE \out_d_reg_1335_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(zext_ln27_2_fu_344_p1),
        .Q(p_shl13_cast_mid170_c_fu_794_p1),
        .R(1'b0));
  FDRE \out_h_0_reg_300_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(select_ln32_reg_1615[0]),
        .Q(out_h_0_reg_300[0]),
        .R(indvar_flatten80_reg_265));
  FDRE \out_h_0_reg_300_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(select_ln32_reg_1615[1]),
        .Q(out_h_0_reg_300[1]),
        .R(indvar_flatten80_reg_265));
  FDRE \out_h_0_reg_300_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(select_ln32_reg_1615[2]),
        .Q(out_h_0_reg_300[2]),
        .R(indvar_flatten80_reg_265));
  FDRE \out_h_0_reg_300_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(select_ln32_reg_1615[3]),
        .Q(out_h_0_reg_300[3]),
        .R(indvar_flatten80_reg_265));
  FDRE \out_h_0_reg_300_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_mux_indvar_flatten80_phi_fu_269_p41),
        .D(select_ln32_reg_1615[4]),
        .Q(out_h_0_reg_300[4]),
        .R(indvar_flatten80_reg_265));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \out_h_reg_1437[0]_i_1 
       (.I0(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .I1(out_h_0_reg_300[0]),
        .O(out_h_fu_559_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \out_h_reg_1437[1]_i_1 
       (.I0(out_h_0_reg_300[1]),
        .I1(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .I2(out_h_0_reg_300[0]),
        .O(out_h_fu_559_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \out_h_reg_1437[2]_i_1 
       (.I0(out_h_0_reg_300[2]),
        .I1(out_h_0_reg_300[0]),
        .I2(out_h_0_reg_300[1]),
        .I3(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .O(out_h_fu_559_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h060A0A0A)) 
    \out_h_reg_1437[3]_i_1 
       (.I0(out_h_0_reg_300[3]),
        .I1(out_h_0_reg_300[2]),
        .I2(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .I3(out_h_0_reg_300[1]),
        .I4(out_h_0_reg_300[0]),
        .O(out_h_fu_559_p2[3]));
  LUT6 #(
    .INIT(64'h006A00AA00AA00AA)) 
    \out_h_reg_1437[4]_i_1 
       (.I0(out_h_0_reg_300[4]),
        .I1(out_h_0_reg_300[0]),
        .I2(out_h_0_reg_300[1]),
        .I3(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .I4(out_h_0_reg_300[2]),
        .I5(out_h_0_reg_300[3]),
        .O(out_h_fu_559_p2[4]));
  FDRE \out_h_reg_1437_reg[0] 
       (.C(ap_clk),
        .CE(and_ln24_reg_14280),
        .D(out_h_fu_559_p2[0]),
        .Q(p_shl19_cast_mid1_fu_642_p1[5]),
        .R(1'b0));
  FDRE \out_h_reg_1437_reg[1] 
       (.C(ap_clk),
        .CE(and_ln24_reg_14280),
        .D(out_h_fu_559_p2[1]),
        .Q(p_shl19_cast_mid1_fu_642_p1[6]),
        .R(1'b0));
  FDRE \out_h_reg_1437_reg[2] 
       (.C(ap_clk),
        .CE(and_ln24_reg_14280),
        .D(out_h_fu_559_p2[2]),
        .Q(p_shl19_cast_mid1_fu_642_p1[7]),
        .R(1'b0));
  FDRE \out_h_reg_1437_reg[3] 
       (.C(ap_clk),
        .CE(and_ln24_reg_14280),
        .D(out_h_fu_559_p2[3]),
        .Q(p_shl19_cast_mid1_fu_642_p1[8]),
        .R(1'b0));
  FDRE \out_h_reg_1437_reg[4] 
       (.C(ap_clk),
        .CE(and_ln24_reg_14280),
        .D(out_h_fu_559_p2[4]),
        .Q(p_shl19_cast_mid1_fu_642_p1[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \out_w_0_mid2_reg_1445[0]_i_1 
       (.I0(out_w_reg_1512[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(\out_w_0_reg_312_reg_n_5_[0] ),
        .O(ap_phi_mux_out_w_0_phi_fu_316_p4[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \out_w_0_mid2_reg_1445[1]_i_1 
       (.I0(out_w_reg_1512[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(\out_w_0_reg_312_reg_n_5_[1] ),
        .O(ap_phi_mux_out_w_0_phi_fu_316_p4[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \out_w_0_mid2_reg_1445[2]_i_1 
       (.I0(out_w_reg_1512[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(\out_w_0_reg_312_reg_n_5_[2] ),
        .O(ap_phi_mux_out_w_0_phi_fu_316_p4[2]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \out_w_0_mid2_reg_1445[3]_i_1 
       (.I0(out_w_reg_1512[3]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(\out_w_0_reg_312_reg_n_5_[3] ),
        .O(ap_phi_mux_out_w_0_phi_fu_316_p4[3]));
  LUT4 #(
    .INIT(16'h4440)) 
    \out_w_0_mid2_reg_1445[4]_i_1 
       (.I0(\icmp_ln24_reg_1376_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\out_w_0_mid2_reg_1445[4]_i_4_n_5 ),
        .I3(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .O(out_w_0_mid2_reg_1445));
  LUT2 #(
    .INIT(4'h2)) 
    \out_w_0_mid2_reg_1445[4]_i_2 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln24_reg_1376_reg_n_5_[0] ),
        .O(and_ln24_reg_14280));
  LUT4 #(
    .INIT(16'hFB08)) 
    \out_w_0_mid2_reg_1445[4]_i_3 
       (.I0(out_w_reg_1512[4]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(\out_w_0_reg_312_reg_n_5_[4] ),
        .O(ap_phi_mux_out_w_0_phi_fu_316_p4[4]));
  LUT6 #(
    .INIT(64'h0000000000004575)) 
    \out_w_0_mid2_reg_1445[4]_i_4 
       (.I0(\out_w_0_reg_312_reg_n_5_[1] ),
        .I1(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ram_reg_0_i_136_n_5),
        .I3(out_w_reg_1512[1]),
        .I4(\out_w_0_mid2_reg_1445[4]_i_5_n_5 ),
        .I5(\out_w_0_mid2_reg_1445[4]_i_6_n_5 ),
        .O(\out_w_0_mid2_reg_1445[4]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hAFCCAFAFAFFFAFAF)) 
    \out_w_0_mid2_reg_1445[4]_i_5 
       (.I0(\out_w_0_reg_312_reg_n_5_[0] ),
        .I1(out_w_reg_1512[0]),
        .I2(\out_w_0_reg_312_reg_n_5_[3] ),
        .I3(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(ram_reg_0_i_136_n_5),
        .I5(out_w_reg_1512[3]),
        .O(\out_w_0_mid2_reg_1445[4]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h5F335F5F5FFF5F5F)) 
    \out_w_0_mid2_reg_1445[4]_i_6 
       (.I0(\out_w_0_reg_312_reg_n_5_[4] ),
        .I1(out_w_reg_1512[4]),
        .I2(\out_w_0_reg_312_reg_n_5_[2] ),
        .I3(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(ram_reg_0_i_136_n_5),
        .I5(out_w_reg_1512[2]),
        .O(\out_w_0_mid2_reg_1445[4]_i_6_n_5 ));
  FDRE \out_w_0_mid2_reg_1445_reg[0] 
       (.C(ap_clk),
        .CE(and_ln24_reg_14280),
        .D(ap_phi_mux_out_w_0_phi_fu_316_p4[0]),
        .Q(\out_w_0_mid2_reg_1445_reg_n_5_[0] ),
        .R(out_w_0_mid2_reg_1445));
  FDRE \out_w_0_mid2_reg_1445_reg[1] 
       (.C(ap_clk),
        .CE(and_ln24_reg_14280),
        .D(ap_phi_mux_out_w_0_phi_fu_316_p4[1]),
        .Q(\out_w_0_mid2_reg_1445_reg_n_5_[1] ),
        .R(out_w_0_mid2_reg_1445));
  FDRE \out_w_0_mid2_reg_1445_reg[2] 
       (.C(ap_clk),
        .CE(and_ln24_reg_14280),
        .D(ap_phi_mux_out_w_0_phi_fu_316_p4[2]),
        .Q(\out_w_0_mid2_reg_1445_reg_n_5_[2] ),
        .R(out_w_0_mid2_reg_1445));
  FDRE \out_w_0_mid2_reg_1445_reg[3] 
       (.C(ap_clk),
        .CE(and_ln24_reg_14280),
        .D(ap_phi_mux_out_w_0_phi_fu_316_p4[3]),
        .Q(\out_w_0_mid2_reg_1445_reg_n_5_[3] ),
        .R(out_w_0_mid2_reg_1445));
  FDRE \out_w_0_mid2_reg_1445_reg[4] 
       (.C(ap_clk),
        .CE(and_ln24_reg_14280),
        .D(ap_phi_mux_out_w_0_phi_fu_316_p4[4]),
        .Q(\out_w_0_mid2_reg_1445_reg_n_5_[4] ),
        .R(out_w_0_mid2_reg_1445));
  LUT5 #(
    .INIT(32'h80888888)) 
    \out_w_0_reg_312[4]_i_1 
       (.I0(grp_depthwise_conv2d_fix_fu_474_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage1),
        .O(out_w_0_reg_312));
  LUT3 #(
    .INIT(8'h08)) 
    \out_w_0_reg_312[4]_i_2 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln24_reg_1376_pp0_iter1_reg_reg_n_5_[0] ),
        .O(out_w_0_reg_3120));
  FDRE \out_w_0_reg_312_reg[0] 
       (.C(ap_clk),
        .CE(out_w_0_reg_3120),
        .D(out_w_reg_1512[0]),
        .Q(\out_w_0_reg_312_reg_n_5_[0] ),
        .R(out_w_0_reg_312));
  FDRE \out_w_0_reg_312_reg[1] 
       (.C(ap_clk),
        .CE(out_w_0_reg_3120),
        .D(out_w_reg_1512[1]),
        .Q(\out_w_0_reg_312_reg_n_5_[1] ),
        .R(out_w_0_reg_312));
  FDRE \out_w_0_reg_312_reg[2] 
       (.C(ap_clk),
        .CE(out_w_0_reg_3120),
        .D(out_w_reg_1512[2]),
        .Q(\out_w_0_reg_312_reg_n_5_[2] ),
        .R(out_w_0_reg_312));
  FDRE \out_w_0_reg_312_reg[3] 
       (.C(ap_clk),
        .CE(out_w_0_reg_3120),
        .D(out_w_reg_1512[3]),
        .Q(\out_w_0_reg_312_reg_n_5_[3] ),
        .R(out_w_0_reg_312));
  FDRE \out_w_0_reg_312_reg[4] 
       (.C(ap_clk),
        .CE(out_w_0_reg_3120),
        .D(out_w_reg_1512[4]),
        .Q(\out_w_0_reg_312_reg_n_5_[4] ),
        .R(out_w_0_reg_312));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_reg_1512[0]_i_1 
       (.I0(\out_w_0_mid2_reg_1445_reg_n_5_[0] ),
        .O(zext_ln40_12_fu_731_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_w_reg_1512[1]_i_1 
       (.I0(\out_w_0_mid2_reg_1445_reg_n_5_[0] ),
        .I1(\out_w_0_mid2_reg_1445_reg_n_5_[1] ),
        .O(zext_ln40_12_fu_731_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \out_w_reg_1512[2]_i_1 
       (.I0(\out_w_0_mid2_reg_1445_reg_n_5_[2] ),
        .I1(\out_w_0_mid2_reg_1445_reg_n_5_[1] ),
        .I2(\out_w_0_mid2_reg_1445_reg_n_5_[0] ),
        .O(zext_ln40_12_fu_731_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \out_w_reg_1512[3]_i_1 
       (.I0(\out_w_0_mid2_reg_1445_reg_n_5_[3] ),
        .I1(\out_w_0_mid2_reg_1445_reg_n_5_[0] ),
        .I2(\out_w_0_mid2_reg_1445_reg_n_5_[1] ),
        .I3(\out_w_0_mid2_reg_1445_reg_n_5_[2] ),
        .O(zext_ln40_12_fu_731_p1[3]));
  LUT3 #(
    .INIT(8'h08)) 
    \out_w_reg_1512[4]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\icmp_ln24_reg_1376_reg_n_5_[0] ),
        .O(SeparableConv2D_0_w_2_reg_14530));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \out_w_reg_1512[4]_i_2 
       (.I0(\out_w_0_mid2_reg_1445_reg_n_5_[4] ),
        .I1(\out_w_0_mid2_reg_1445_reg_n_5_[2] ),
        .I2(\out_w_0_mid2_reg_1445_reg_n_5_[1] ),
        .I3(\out_w_0_mid2_reg_1445_reg_n_5_[0] ),
        .I4(\out_w_0_mid2_reg_1445_reg_n_5_[3] ),
        .O(zext_ln40_12_fu_731_p1[4]));
  FDRE \out_w_reg_1512_reg[0] 
       (.C(ap_clk),
        .CE(SeparableConv2D_0_w_2_reg_14530),
        .D(zext_ln40_12_fu_731_p1[0]),
        .Q(out_w_reg_1512[0]),
        .R(1'b0));
  FDRE \out_w_reg_1512_reg[1] 
       (.C(ap_clk),
        .CE(SeparableConv2D_0_w_2_reg_14530),
        .D(zext_ln40_12_fu_731_p1[1]),
        .Q(out_w_reg_1512[1]),
        .R(1'b0));
  FDRE \out_w_reg_1512_reg[2] 
       (.C(ap_clk),
        .CE(SeparableConv2D_0_w_2_reg_14530),
        .D(zext_ln40_12_fu_731_p1[2]),
        .Q(out_w_reg_1512[2]),
        .R(1'b0));
  FDRE \out_w_reg_1512_reg[3] 
       (.C(ap_clk),
        .CE(SeparableConv2D_0_w_2_reg_14530),
        .D(zext_ln40_12_fu_731_p1[3]),
        .Q(out_w_reg_1512[3]),
        .R(1'b0));
  FDRE \out_w_reg_1512_reg[4] 
       (.C(ap_clk),
        .CE(SeparableConv2D_0_w_2_reg_14530),
        .D(zext_ln40_12_fu_731_p1[4]),
        .Q(out_w_reg_1512[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_0_i_103
       (.I0(add_ln40_10_reg_1675[9]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ram_reg_0_i_209_n_5),
        .I4(Q[1]),
        .I5(ram_reg_0_21),
        .O(\add_ln40_10_reg_1675_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_0_i_105
       (.I0(add_ln40_10_reg_1675[8]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ram_reg_0_i_211_n_5),
        .I4(Q[1]),
        .I5(ram_reg_0_20),
        .O(\add_ln40_10_reg_1675_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_0_i_107
       (.I0(add_ln40_10_reg_1675[7]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ram_reg_0_i_213_n_5),
        .I4(Q[1]),
        .I5(ram_reg_0_19),
        .O(\add_ln40_10_reg_1675_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_0_i_109
       (.I0(add_ln40_10_reg_1675[6]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ram_reg_0_i_215_n_5),
        .I4(Q[1]),
        .I5(ram_reg_0_18),
        .O(\add_ln40_10_reg_1675_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_0_i_111
       (.I0(add_ln40_10_reg_1675[5]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ram_reg_0_i_217_n_5),
        .I4(Q[1]),
        .I5(ram_reg_0_17),
        .O(\add_ln40_10_reg_1675_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_0_i_113
       (.I0(add_ln40_10_reg_1675[4]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ram_reg_0_i_219_n_5),
        .I4(Q[1]),
        .I5(ram_reg_0_16),
        .O(\add_ln40_10_reg_1675_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_0_i_115
       (.I0(add_ln40_10_reg_1675[3]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ram_reg_0_i_221_n_5),
        .I4(Q[1]),
        .I5(ram_reg_0_15),
        .O(\add_ln40_10_reg_1675_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_0_i_117
       (.I0(add_ln40_10_reg_1675[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ram_reg_0_i_223_n_5),
        .I4(Q[1]),
        .I5(ram_reg_0_14),
        .O(\add_ln40_10_reg_1675_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_0_i_119
       (.I0(add_ln40_10_reg_1675[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ram_reg_0_i_225_n_5),
        .I4(Q[1]),
        .I5(ram_reg_0_13),
        .O(\add_ln40_10_reg_1675_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBB8B888888)) 
    ram_reg_0_i_120
       (.I0(add_ln40_10_reg_1675[0]),
        .I1(ram_reg_0_i_136_n_5),
        .I2(ram_reg_0_i_227_n_5),
        .I3(add_ln40_reg_1507[0]),
        .I4(mul_ln40_8_reg_1760_reg_i_21_n_5),
        .I5(add_ln40_5_reg_1563[0]),
        .O(grp_depthwise_conv2d_fix_fu_474_input_r_address1));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    ram_reg_0_i_132
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ram_reg_0_i_132_n_5));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_136
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage1),
        .O(ram_reg_0_i_136_n_5));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h00022222)) 
    ram_reg_0_i_143
       (.I0(Q[1]),
        .I1(ram_reg_0_i_243_n_5),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\ap_CS_fsm_reg[5]_2 ));
  LUT6 #(
    .INIT(64'hFFD1555500D15555)) 
    ram_reg_0_i_156
       (.I0(ram_reg_0_i_256_n_5),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(add_ln40_9_reg_1670[9]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(add_ln40_11_reg_1680[9]),
        .O(grp_depthwise_conv2d_fix_fu_474_input_r_address0[9]));
  LUT6 #(
    .INIT(64'hFFD1555500D15555)) 
    ram_reg_0_i_161
       (.I0(ram_reg_0_i_261_n_5),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(add_ln40_9_reg_1670[8]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(add_ln40_11_reg_1680[8]),
        .O(grp_depthwise_conv2d_fix_fu_474_input_r_address0[8]));
  LUT6 #(
    .INIT(64'hFFD1555500D15555)) 
    ram_reg_0_i_166
       (.I0(ram_reg_0_i_266_n_5),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(add_ln40_9_reg_1670[7]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(add_ln40_11_reg_1680[7]),
        .O(grp_depthwise_conv2d_fix_fu_474_input_r_address0[7]));
  LUT6 #(
    .INIT(64'hFFD1555500D15555)) 
    ram_reg_0_i_171
       (.I0(ram_reg_0_i_271_n_5),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(add_ln40_9_reg_1670[6]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(add_ln40_11_reg_1680[6]),
        .O(grp_depthwise_conv2d_fix_fu_474_input_r_address0[6]));
  LUT6 #(
    .INIT(64'hFFD1555500D15555)) 
    ram_reg_0_i_176
       (.I0(ram_reg_0_i_276_n_5),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(add_ln40_9_reg_1670[5]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(add_ln40_11_reg_1680[5]),
        .O(grp_depthwise_conv2d_fix_fu_474_input_r_address0[5]));
  LUT6 #(
    .INIT(64'hFFD1555500D15555)) 
    ram_reg_0_i_183
       (.I0(ram_reg_0_i_283_n_5),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(add_ln40_9_reg_1670[4]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(add_ln40_11_reg_1680[4]),
        .O(grp_depthwise_conv2d_fix_fu_474_input_r_address0[4]));
  LUT6 #(
    .INIT(64'hFFD1555500D15555)) 
    ram_reg_0_i_186
       (.I0(ram_reg_0_i_286_n_5),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(add_ln40_9_reg_1670[3]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(add_ln40_11_reg_1680[3]),
        .O(grp_depthwise_conv2d_fix_fu_474_input_r_address0[3]));
  LUT6 #(
    .INIT(64'hFFD1555500D15555)) 
    ram_reg_0_i_193
       (.I0(ram_reg_0_i_293_n_5),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(add_ln40_9_reg_1670[2]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(add_ln40_11_reg_1680[2]),
        .O(grp_depthwise_conv2d_fix_fu_474_input_r_address0[2]));
  LUT6 #(
    .INIT(64'hFFD1555500D15555)) 
    ram_reg_0_i_196
       (.I0(ram_reg_0_i_296_n_5),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(add_ln40_9_reg_1670[1]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(add_ln40_11_reg_1680[1]),
        .O(grp_depthwise_conv2d_fix_fu_474_input_r_address0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4500)) 
    ram_reg_0_i_1__0
       (.I0(ram_reg_0_4),
        .I1(ram_reg_0_i_35_n_5),
        .I2(ram_reg_0_5),
        .I3(ram_reg_0_6),
        .I4(ram_reg_0_7),
        .I5(ram_reg_0_8),
        .O(\ap_CS_fsm_reg[7] ));
  LUT6 #(
    .INIT(64'hFFD1555500D15555)) 
    ram_reg_0_i_201
       (.I0(ram_reg_0_i_301_n_5),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(add_ln40_9_reg_1670[0]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(add_ln40_11_reg_1680[0]),
        .O(grp_depthwise_conv2d_fix_fu_474_input_r_address0[0]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    ram_reg_0_i_204
       (.I0(add_ln40_reg_1507[10]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(add_ln40_5_reg_1563[10]),
        .I4(mul_ln40_8_reg_1760_reg_i_21_n_5),
        .I5(add_ln40_8_reg_1578[10]),
        .O(ram_reg_0_i_204_n_5));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_0_i_209
       (.I0(add_ln40_5_reg_1563[9]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(add_ln40_reg_1507[9]),
        .I4(mul_ln40_8_reg_1760_reg_i_21_n_5),
        .I5(add_ln40_8_reg_1578[9]),
        .O(ram_reg_0_i_209_n_5));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_0_i_211
       (.I0(add_ln40_5_reg_1563[8]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(add_ln40_reg_1507[8]),
        .I4(mul_ln40_8_reg_1760_reg_i_21_n_5),
        .I5(add_ln40_8_reg_1578[8]),
        .O(ram_reg_0_i_211_n_5));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_0_i_213
       (.I0(add_ln40_5_reg_1563[7]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(add_ln40_reg_1507[7]),
        .I4(mul_ln40_8_reg_1760_reg_i_21_n_5),
        .I5(add_ln40_8_reg_1578[7]),
        .O(ram_reg_0_i_213_n_5));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_0_i_215
       (.I0(add_ln40_5_reg_1563[6]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(add_ln40_reg_1507[6]),
        .I4(mul_ln40_8_reg_1760_reg_i_21_n_5),
        .I5(add_ln40_8_reg_1578[6]),
        .O(ram_reg_0_i_215_n_5));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_0_i_217
       (.I0(add_ln40_5_reg_1563[5]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(add_ln40_reg_1507[5]),
        .I4(mul_ln40_8_reg_1760_reg_i_21_n_5),
        .I5(add_ln40_8_reg_1578[5]),
        .O(ram_reg_0_i_217_n_5));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_0_i_219
       (.I0(add_ln40_5_reg_1563[4]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(add_ln40_reg_1507[4]),
        .I4(mul_ln40_8_reg_1760_reg_i_21_n_5),
        .I5(add_ln40_8_reg_1578[4]),
        .O(ram_reg_0_i_219_n_5));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_0_i_221
       (.I0(add_ln40_5_reg_1563[3]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(add_ln40_reg_1507[3]),
        .I4(mul_ln40_8_reg_1760_reg_i_21_n_5),
        .I5(add_ln40_8_reg_1578[3]),
        .O(ram_reg_0_i_221_n_5));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_0_i_223
       (.I0(add_ln40_5_reg_1563[2]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(add_ln40_reg_1507[2]),
        .I4(mul_ln40_8_reg_1760_reg_i_21_n_5),
        .I5(add_ln40_8_reg_1578[2]),
        .O(ram_reg_0_i_223_n_5));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    ram_reg_0_i_225
       (.I0(add_ln40_5_reg_1563[1]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(add_ln40_reg_1507[1]),
        .I4(mul_ln40_8_reg_1760_reg_i_21_n_5),
        .I5(add_ln40_8_reg_1578[1]),
        .O(ram_reg_0_i_225_n_5));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_227
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage4),
        .O(ram_reg_0_i_227_n_5));
  LUT6 #(
    .INIT(64'h00000000EAAAEAFF)) 
    ram_reg_0_i_23
       (.I0(ram_reg_0),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter2_reg_n_5),
        .I3(Q[1]),
        .I4(ram_reg_0_0),
        .I5(ram_reg_0_1),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h5303030353F3F3F3)) 
    ram_reg_0_i_243
       (.I0(add_ln40_6_reg_1568[10]),
        .I1(add_ln40_7_reg_1573[10]),
        .I2(mul_ln40_8_reg_1760_reg_i_21_n_5),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(add_ln40_3_reg_1523[10]),
        .O(ram_reg_0_i_243_n_5));
  LUT6 #(
    .INIT(64'h03535353F3535353)) 
    ram_reg_0_i_256
       (.I0(add_ln40_3_reg_1523[9]),
        .I1(add_ln40_7_reg_1573[9]),
        .I2(mul_ln40_8_reg_1760_reg_i_21_n_5),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(add_ln40_6_reg_1568[9]),
        .O(ram_reg_0_i_256_n_5));
  LUT6 #(
    .INIT(64'h03535353F3535353)) 
    ram_reg_0_i_261
       (.I0(add_ln40_3_reg_1523[8]),
        .I1(add_ln40_7_reg_1573[8]),
        .I2(mul_ln40_8_reg_1760_reg_i_21_n_5),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(add_ln40_6_reg_1568[8]),
        .O(ram_reg_0_i_261_n_5));
  LUT6 #(
    .INIT(64'h03535353F3535353)) 
    ram_reg_0_i_266
       (.I0(add_ln40_3_reg_1523[7]),
        .I1(add_ln40_7_reg_1573[7]),
        .I2(mul_ln40_8_reg_1760_reg_i_21_n_5),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(add_ln40_6_reg_1568[7]),
        .O(ram_reg_0_i_266_n_5));
  LUT6 #(
    .INIT(64'h03535353F3535353)) 
    ram_reg_0_i_271
       (.I0(add_ln40_3_reg_1523[6]),
        .I1(add_ln40_7_reg_1573[6]),
        .I2(mul_ln40_8_reg_1760_reg_i_21_n_5),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(add_ln40_6_reg_1568[6]),
        .O(ram_reg_0_i_271_n_5));
  LUT6 #(
    .INIT(64'h03535353F3535353)) 
    ram_reg_0_i_276
       (.I0(add_ln40_3_reg_1523[5]),
        .I1(add_ln40_7_reg_1573[5]),
        .I2(mul_ln40_8_reg_1760_reg_i_21_n_5),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(add_ln40_6_reg_1568[5]),
        .O(ram_reg_0_i_276_n_5));
  LUT6 #(
    .INIT(64'h03535353F3535353)) 
    ram_reg_0_i_283
       (.I0(add_ln40_3_reg_1523[4]),
        .I1(add_ln40_7_reg_1573[4]),
        .I2(mul_ln40_8_reg_1760_reg_i_21_n_5),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(add_ln40_6_reg_1568[4]),
        .O(ram_reg_0_i_283_n_5));
  LUT6 #(
    .INIT(64'h03535353F3535353)) 
    ram_reg_0_i_286
       (.I0(add_ln40_3_reg_1523[3]),
        .I1(add_ln40_7_reg_1573[3]),
        .I2(mul_ln40_8_reg_1760_reg_i_21_n_5),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(add_ln40_6_reg_1568[3]),
        .O(ram_reg_0_i_286_n_5));
  LUT6 #(
    .INIT(64'h03535353F3535353)) 
    ram_reg_0_i_293
       (.I0(add_ln40_3_reg_1523[2]),
        .I1(add_ln40_7_reg_1573[2]),
        .I2(mul_ln40_8_reg_1760_reg_i_21_n_5),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(add_ln40_6_reg_1568[2]),
        .O(ram_reg_0_i_293_n_5));
  LUT6 #(
    .INIT(64'h03535353F3535353)) 
    ram_reg_0_i_296
       (.I0(add_ln40_3_reg_1523[1]),
        .I1(add_ln40_7_reg_1573[1]),
        .I2(mul_ln40_8_reg_1760_reg_i_21_n_5),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(add_ln40_6_reg_1568[1]),
        .O(ram_reg_0_i_296_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_0_i_30
       (.I0(grp_depthwise_conv2d_fix_fu_474_input_r_address1),
        .I1(Q[1]),
        .I2(ram_reg_0_12),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(grp_max_pooling2d_fix16_fu_506_input_r_address1),
        .O(ADDRBWRADDR));
  LUT6 #(
    .INIT(64'h03535353F3535353)) 
    ram_reg_0_i_301
       (.I0(add_ln40_3_reg_1523[0]),
        .I1(add_ln40_7_reg_1573[0]),
        .I2(mul_ln40_8_reg_1760_reg_i_21_n_5),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(add_ln40_6_reg_1568[0]),
        .O(ram_reg_0_i_301_n_5));
  LUT6 #(
    .INIT(64'hEFEFEFECECECEFEC)) 
    ram_reg_0_i_33
       (.I0(output_r_address0[10]),
        .I1(ram_reg_0),
        .I2(Q[1]),
        .I3(ram_reg_0_26),
        .I4(ram_reg_0_2),
        .I5(ram_reg_0_27),
        .O(ram_reg_0_i_33_n_5));
  LUT6 #(
    .INIT(64'h8AAA8888AAAAAAAA)) 
    ram_reg_0_i_35
       (.I0(ram_reg_0_9),
        .I1(ram_reg_0),
        .I2(g0_b14__0_i_4_n_5),
        .I3(ram_reg_0_i_132_n_5),
        .I4(Q[1]),
        .I5(ram_reg_0_10),
        .O(ram_reg_0_i_35_n_5));
  LUT6 #(
    .INIT(64'hBFB0B0B0BFBFBFBF)) 
    ram_reg_0_i_40
       (.I0(ram_reg_0_i_136_n_5),
        .I1(g0_b14__0_i_4_n_5),
        .I2(Q[1]),
        .I3(ram_reg_0_2),
        .I4(grp_depthwise_conv2d_fix_1_fu_450_input_r_ce1),
        .I5(ram_reg_0_3),
        .O(\ap_CS_fsm_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFEEEEEEEFEE)) 
    ram_reg_0_i_49
       (.I0(\ap_CS_fsm_reg[5]_2 ),
        .I1(ram_reg_0),
        .I2(Q[1]),
        .I3(ram_reg_0_11),
        .I4(ram_reg_0_2),
        .I5(grp_depthwise_conv2d_fix_1_fu_450_input_r_address0),
        .O(\ap_CS_fsm_reg[5]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04550400)) 
    ram_reg_0_i_5__0
       (.I0(ram_reg_0_22),
        .I1(ram_reg_0_i_33_n_5),
        .I2(ram_reg_0_23),
        .I3(ram_reg_0_5),
        .I4(ram_reg_0_24),
        .I5(ram_reg_0_25),
        .O(ADDRARDADDR));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    ram_reg_0_i_84
       (.I0(Q[1]),
        .I1(icmp_ln24_reg_1376_pp0_iter2_reg),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_enable_reg_pp0_iter2_reg_n_5),
        .O(\ap_CS_fsm_reg[5]_3 ));
  LUT6 #(
    .INIT(64'h1101010111111111)) 
    ram_reg_0_i_92
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(ram_reg_0_i_204_n_5),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[17] ));
  FDRE \select_ln24_17_reg_1463_reg[0] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15230),
        .D(select_ln24_19_fu_756_p3),
        .Q(select_ln24_17_reg_1463_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \select_ln24_23_reg_1478[0]_i_1 
       (.I0(or_ln27_1_fu_1015_p3),
        .I1(p_shl13_cast_mid170_c_fu_794_p1),
        .I2(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .O(select_ln24_19_fu_756_p3));
  FDRE \select_ln24_23_reg_1478_reg[0] 
       (.C(ap_clk),
        .CE(SeparableConv2D_0_w_2_reg_14530),
        .D(select_ln24_19_fu_756_p3),
        .Q(select_ln24_23_reg_1478),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln24_reg_1405[0]_i_1 
       (.I0(out_h_0_reg_300[0]),
        .I1(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .O(select_ln24_fu_512_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln24_reg_1405[1]_i_1 
       (.I0(out_h_0_reg_300[1]),
        .I1(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .O(select_ln24_fu_512_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln24_reg_1405[2]_i_1 
       (.I0(out_h_0_reg_300[2]),
        .I1(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .O(select_ln24_fu_512_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln24_reg_1405[3]_i_1 
       (.I0(out_h_0_reg_300[3]),
        .I1(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .O(select_ln24_fu_512_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln24_reg_1405[4]_i_1 
       (.I0(out_h_0_reg_300[4]),
        .I1(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .O(select_ln24_fu_512_p3[4]));
  FDRE \select_ln24_reg_1405_reg[0] 
       (.C(ap_clk),
        .CE(and_ln24_reg_14280),
        .D(select_ln24_fu_512_p3[0]),
        .Q(select_ln24_reg_1405[0]),
        .R(1'b0));
  FDRE \select_ln24_reg_1405_reg[1] 
       (.C(ap_clk),
        .CE(and_ln24_reg_14280),
        .D(select_ln24_fu_512_p3[1]),
        .Q(select_ln24_reg_1405[1]),
        .R(1'b0));
  FDRE \select_ln24_reg_1405_reg[2] 
       (.C(ap_clk),
        .CE(and_ln24_reg_14280),
        .D(select_ln24_fu_512_p3[2]),
        .Q(select_ln24_reg_1405[2]),
        .R(1'b0));
  FDRE \select_ln24_reg_1405_reg[3] 
       (.C(ap_clk),
        .CE(and_ln24_reg_14280),
        .D(select_ln24_fu_512_p3[3]),
        .Q(select_ln24_reg_1405[3]),
        .R(1'b0));
  FDRE \select_ln24_reg_1405_reg[4] 
       (.C(ap_clk),
        .CE(and_ln24_reg_14280),
        .D(select_ln24_fu_512_p3[4]),
        .Q(select_ln24_reg_1405[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h3033AAAA3F33AAAA)) 
    \select_ln27_reg_1351[0]_i_1 
       (.I0(\select_ln27_reg_1351_reg_n_5_[0] ),
        .I1(or_ln27_1_fu_1015_p3),
        .I2(\icmp_ln24_reg_1376_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(select_ln24_23_reg_1478),
        .O(\select_ln27_reg_1351[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hCFCCAAAAC0CCAAAA)) 
    \select_ln27_reg_1351[1]_i_1 
       (.I0(\select_ln27_reg_1351_reg_n_5_[1] ),
        .I1(or_ln27_1_fu_1015_p3),
        .I2(\icmp_ln24_reg_1376_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(select_ln24_23_reg_1478),
        .O(\select_ln27_reg_1351[1]_i_1_n_5 ));
  FDRE \select_ln27_reg_1351_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln27_reg_1351[0]_i_1_n_5 ),
        .Q(\select_ln27_reg_1351_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \select_ln27_reg_1351_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln27_reg_1351[1]_i_1_n_5 ),
        .Q(\select_ln27_reg_1351_reg_n_5_[1] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln32_15_reg_1630[0]_i_1 
       (.I0(indvar_flatten_reg_288[0]),
        .O(add_ln32_3_fu_989_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln32_15_reg_1630[1]_i_1 
       (.I0(indvar_flatten_reg_288[0]),
        .I1(indvar_flatten_reg_288[1]),
        .O(add_ln32_3_fu_989_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \select_ln32_15_reg_1630[2]_i_1 
       (.I0(indvar_flatten_reg_288[2]),
        .I1(indvar_flatten_reg_288[1]),
        .I2(indvar_flatten_reg_288[0]),
        .O(add_ln32_3_fu_989_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \select_ln32_15_reg_1630[3]_i_1 
       (.I0(indvar_flatten_reg_288[3]),
        .I1(indvar_flatten_reg_288[0]),
        .I2(indvar_flatten_reg_288[1]),
        .I3(indvar_flatten_reg_288[2]),
        .O(add_ln32_3_fu_989_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \select_ln32_15_reg_1630[4]_i_1 
       (.I0(indvar_flatten_reg_288[4]),
        .I1(indvar_flatten_reg_288[2]),
        .I2(indvar_flatten_reg_288[1]),
        .I3(indvar_flatten_reg_288[0]),
        .I4(indvar_flatten_reg_288[3]),
        .O(add_ln32_3_fu_989_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \select_ln32_15_reg_1630[5]_i_1 
       (.I0(indvar_flatten_reg_288[5]),
        .I1(indvar_flatten_reg_288[3]),
        .I2(indvar_flatten_reg_288[0]),
        .I3(indvar_flatten_reg_288[1]),
        .I4(indvar_flatten_reg_288[2]),
        .I5(indvar_flatten_reg_288[4]),
        .O(add_ln32_3_fu_989_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln32_15_reg_1630[6]_i_1 
       (.I0(indvar_flatten_reg_288[6]),
        .I1(\select_ln32_15_reg_1630[9]_i_4_n_5 ),
        .O(add_ln32_3_fu_989_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \select_ln32_15_reg_1630[7]_i_1 
       (.I0(indvar_flatten_reg_288[7]),
        .I1(\select_ln32_15_reg_1630[9]_i_4_n_5 ),
        .I2(indvar_flatten_reg_288[6]),
        .O(add_ln32_3_fu_989_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \select_ln32_15_reg_1630[8]_i_1 
       (.I0(indvar_flatten_reg_288[8]),
        .I1(indvar_flatten_reg_288[6]),
        .I2(\select_ln32_15_reg_1630[9]_i_4_n_5 ),
        .I3(indvar_flatten_reg_288[7]),
        .O(add_ln32_3_fu_989_p2[8]));
  LUT4 #(
    .INIT(16'h4000)) 
    \select_ln32_15_reg_1630[9]_i_1 
       (.I0(\icmp_ln24_reg_1376_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .O(\select_ln32_15_reg_1630[9]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h08)) 
    \select_ln32_15_reg_1630[9]_i_2 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\icmp_ln24_reg_1376_reg_n_5_[0] ),
        .O(reg_3241));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \select_ln32_15_reg_1630[9]_i_3 
       (.I0(indvar_flatten_reg_288[9]),
        .I1(indvar_flatten_reg_288[7]),
        .I2(\select_ln32_15_reg_1630[9]_i_4_n_5 ),
        .I3(indvar_flatten_reg_288[6]),
        .I4(indvar_flatten_reg_288[8]),
        .O(add_ln32_3_fu_989_p2[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \select_ln32_15_reg_1630[9]_i_4 
       (.I0(indvar_flatten_reg_288[5]),
        .I1(indvar_flatten_reg_288[3]),
        .I2(indvar_flatten_reg_288[0]),
        .I3(indvar_flatten_reg_288[1]),
        .I4(indvar_flatten_reg_288[2]),
        .I5(indvar_flatten_reg_288[4]),
        .O(\select_ln32_15_reg_1630[9]_i_4_n_5 ));
  FDSE \select_ln32_15_reg_1630_reg[0] 
       (.C(ap_clk),
        .CE(reg_3241),
        .D(add_ln32_3_fu_989_p2[0]),
        .Q(\select_ln32_15_reg_1630_reg_n_5_[0] ),
        .S(\select_ln32_15_reg_1630[9]_i_1_n_5 ));
  FDRE \select_ln32_15_reg_1630_reg[1] 
       (.C(ap_clk),
        .CE(reg_3241),
        .D(add_ln32_3_fu_989_p2[1]),
        .Q(\select_ln32_15_reg_1630_reg_n_5_[1] ),
        .R(\select_ln32_15_reg_1630[9]_i_1_n_5 ));
  FDRE \select_ln32_15_reg_1630_reg[2] 
       (.C(ap_clk),
        .CE(reg_3241),
        .D(add_ln32_3_fu_989_p2[2]),
        .Q(\select_ln32_15_reg_1630_reg_n_5_[2] ),
        .R(\select_ln32_15_reg_1630[9]_i_1_n_5 ));
  FDRE \select_ln32_15_reg_1630_reg[3] 
       (.C(ap_clk),
        .CE(reg_3241),
        .D(add_ln32_3_fu_989_p2[3]),
        .Q(\select_ln32_15_reg_1630_reg_n_5_[3] ),
        .R(\select_ln32_15_reg_1630[9]_i_1_n_5 ));
  FDRE \select_ln32_15_reg_1630_reg[4] 
       (.C(ap_clk),
        .CE(reg_3241),
        .D(add_ln32_3_fu_989_p2[4]),
        .Q(\select_ln32_15_reg_1630_reg_n_5_[4] ),
        .R(\select_ln32_15_reg_1630[9]_i_1_n_5 ));
  FDRE \select_ln32_15_reg_1630_reg[5] 
       (.C(ap_clk),
        .CE(reg_3241),
        .D(add_ln32_3_fu_989_p2[5]),
        .Q(\select_ln32_15_reg_1630_reg_n_5_[5] ),
        .R(\select_ln32_15_reg_1630[9]_i_1_n_5 ));
  FDRE \select_ln32_15_reg_1630_reg[6] 
       (.C(ap_clk),
        .CE(reg_3241),
        .D(add_ln32_3_fu_989_p2[6]),
        .Q(\select_ln32_15_reg_1630_reg_n_5_[6] ),
        .R(\select_ln32_15_reg_1630[9]_i_1_n_5 ));
  FDRE \select_ln32_15_reg_1630_reg[7] 
       (.C(ap_clk),
        .CE(reg_3241),
        .D(add_ln32_3_fu_989_p2[7]),
        .Q(\select_ln32_15_reg_1630_reg_n_5_[7] ),
        .R(\select_ln32_15_reg_1630[9]_i_1_n_5 ));
  FDRE \select_ln32_15_reg_1630_reg[8] 
       (.C(ap_clk),
        .CE(reg_3241),
        .D(add_ln32_3_fu_989_p2[8]),
        .Q(\select_ln32_15_reg_1630_reg_n_5_[8] ),
        .R(\select_ln32_15_reg_1630[9]_i_1_n_5 ));
  FDRE \select_ln32_15_reg_1630_reg[9] 
       (.C(ap_clk),
        .CE(reg_3241),
        .D(add_ln32_3_fu_989_p2[9]),
        .Q(\select_ln32_15_reg_1630_reg_n_5_[9] ),
        .R(\select_ln32_15_reg_1630[9]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln32_reg_1615[0]_i_1 
       (.I0(p_shl19_cast_mid1_fu_642_p1[5]),
        .I1(and_ln24_reg_1428),
        .I2(select_ln24_reg_1405[0]),
        .O(select_ln32_fu_968_p3[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln32_reg_1615[1]_i_1 
       (.I0(p_shl19_cast_mid1_fu_642_p1[6]),
        .I1(and_ln24_reg_1428),
        .I2(select_ln24_reg_1405[1]),
        .O(select_ln32_fu_968_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln32_reg_1615[2]_i_1 
       (.I0(p_shl19_cast_mid1_fu_642_p1[7]),
        .I1(and_ln24_reg_1428),
        .I2(select_ln24_reg_1405[2]),
        .O(select_ln32_fu_968_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln32_reg_1615[3]_i_1 
       (.I0(p_shl19_cast_mid1_fu_642_p1[8]),
        .I1(and_ln24_reg_1428),
        .I2(select_ln24_reg_1405[3]),
        .O(select_ln32_fu_968_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln32_reg_1615[4]_i_1 
       (.I0(p_shl19_cast_mid1_fu_642_p1[9]),
        .I1(and_ln24_reg_1428),
        .I2(select_ln24_reg_1405[4]),
        .O(select_ln32_fu_968_p3[4]));
  FDRE \select_ln32_reg_1615_reg[0] 
       (.C(ap_clk),
        .CE(reg_3241),
        .D(select_ln32_fu_968_p3[0]),
        .Q(select_ln32_reg_1615[0]),
        .R(1'b0));
  FDRE \select_ln32_reg_1615_reg[1] 
       (.C(ap_clk),
        .CE(reg_3241),
        .D(select_ln32_fu_968_p3[1]),
        .Q(select_ln32_reg_1615[1]),
        .R(1'b0));
  FDRE \select_ln32_reg_1615_reg[2] 
       (.C(ap_clk),
        .CE(reg_3241),
        .D(select_ln32_fu_968_p3[2]),
        .Q(select_ln32_reg_1615[2]),
        .R(1'b0));
  FDRE \select_ln32_reg_1615_reg[3] 
       (.C(ap_clk),
        .CE(reg_3241),
        .D(select_ln32_fu_968_p3[3]),
        .Q(select_ln32_reg_1615[3]),
        .R(1'b0));
  FDRE \select_ln32_reg_1615_reg[4] 
       (.C(ap_clk),
        .CE(reg_3241),
        .D(select_ln32_fu_968_p3[4]),
        .Q(select_ln32_reg_1615[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h88B8)) 
    \tmp10_0_0_mid2_reg_1483[1]_i_1 
       (.I0(p_shl19_cast_mid1_fu_642_p1[5]),
        .I1(and_ln24_reg_1428),
        .I2(\tmp10_0_0_reg_1356_reg_n_5_[1] ),
        .I3(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .O(tmp10_0_0_mid2_fu_663_p3[1]));
  LUT5 #(
    .INIT(32'h60606F60)) 
    \tmp10_0_0_mid2_reg_1483[2]_i_1 
       (.I0(p_shl19_cast_mid1_fu_642_p1[5]),
        .I1(p_shl19_cast_mid1_fu_642_p1[6]),
        .I2(and_ln24_reg_1428),
        .I3(\tmp10_0_0_reg_1356_reg_n_5_[2] ),
        .I4(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .O(tmp10_0_0_mid2_fu_663_p3[2]));
  LUT6 #(
    .INIT(64'h5600560056FF5600)) 
    \tmp10_0_0_mid2_reg_1483[3]_i_1 
       (.I0(p_shl19_cast_mid1_fu_642_p1[7]),
        .I1(p_shl19_cast_mid1_fu_642_p1[6]),
        .I2(p_shl19_cast_mid1_fu_642_p1[5]),
        .I3(and_ln24_reg_1428),
        .I4(\tmp10_0_0_reg_1356_reg_n_5_[3] ),
        .I5(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .O(tmp10_0_0_mid2_fu_663_p3[3]));
  LUT5 #(
    .INIT(32'h90909F90)) 
    \tmp10_0_0_mid2_reg_1483[4]_i_1 
       (.I0(p_shl19_cast_mid1_fu_642_p1[8]),
        .I1(\tmp10_0_0_mid2_reg_1483[4]_i_2_n_5 ),
        .I2(and_ln24_reg_1428),
        .I3(\tmp10_0_0_reg_1356_reg_n_5_[4] ),
        .I4(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .O(tmp10_0_0_mid2_fu_663_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \tmp10_0_0_mid2_reg_1483[4]_i_2 
       (.I0(p_shl19_cast_mid1_fu_642_p1[6]),
        .I1(p_shl19_cast_mid1_fu_642_p1[5]),
        .I2(p_shl19_cast_mid1_fu_642_p1[7]),
        .O(\tmp10_0_0_mid2_reg_1483[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h6900690069FF6900)) 
    \tmp10_0_0_mid2_reg_1483[5]_i_1 
       (.I0(\tmp10_0_0_mid2_reg_1483[5]_i_2_n_5 ),
        .I1(p_shl19_cast_mid1_fu_642_p1[9]),
        .I2(p_shl19_cast_mid1_fu_642_p1[5]),
        .I3(and_ln24_reg_1428),
        .I4(\tmp10_0_0_reg_1356_reg_n_5_[5] ),
        .I5(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .O(tmp10_0_0_mid2_fu_663_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \tmp10_0_0_mid2_reg_1483[5]_i_2 
       (.I0(p_shl19_cast_mid1_fu_642_p1[7]),
        .I1(p_shl19_cast_mid1_fu_642_p1[5]),
        .I2(p_shl19_cast_mid1_fu_642_p1[6]),
        .I3(p_shl19_cast_mid1_fu_642_p1[8]),
        .O(\tmp10_0_0_mid2_reg_1483[5]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h90909F90)) 
    \tmp10_0_0_mid2_reg_1483[6]_i_1 
       (.I0(p_shl19_cast_mid1_fu_642_p1[6]),
        .I1(\tmp10_0_0_mid2_reg_1483[6]_i_2_n_5 ),
        .I2(and_ln24_reg_1428),
        .I3(\tmp10_0_0_reg_1356_reg_n_5_[6] ),
        .I4(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .O(tmp10_0_0_mid2_fu_663_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h0000CCCD)) 
    \tmp10_0_0_mid2_reg_1483[6]_i_2 
       (.I0(p_shl19_cast_mid1_fu_642_p1[7]),
        .I1(p_shl19_cast_mid1_fu_642_p1[5]),
        .I2(p_shl19_cast_mid1_fu_642_p1[6]),
        .I3(p_shl19_cast_mid1_fu_642_p1[8]),
        .I4(p_shl19_cast_mid1_fu_642_p1[9]),
        .O(\tmp10_0_0_mid2_reg_1483[6]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h60606F60)) 
    \tmp10_0_0_mid2_reg_1483[7]_i_1 
       (.I0(p_shl19_cast_mid1_fu_642_p1[7]),
        .I1(\tmp10_0_0_mid2_reg_1483[7]_i_2_n_5 ),
        .I2(and_ln24_reg_1428),
        .I3(\tmp10_0_0_reg_1356_reg_n_5_[7] ),
        .I4(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .O(tmp10_0_0_mid2_fu_663_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h0A0F0A0E)) 
    \tmp10_0_0_mid2_reg_1483[7]_i_2 
       (.I0(p_shl19_cast_mid1_fu_642_p1[9]),
        .I1(p_shl19_cast_mid1_fu_642_p1[8]),
        .I2(p_shl19_cast_mid1_fu_642_p1[6]),
        .I3(p_shl19_cast_mid1_fu_642_p1[5]),
        .I4(p_shl19_cast_mid1_fu_642_p1[7]),
        .O(\tmp10_0_0_mid2_reg_1483[7]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h60606F60)) 
    \tmp10_0_0_mid2_reg_1483[8]_i_1 
       (.I0(p_shl19_cast_mid1_fu_642_p1[8]),
        .I1(\tmp10_0_0_mid2_reg_1483[9]_i_2_n_5 ),
        .I2(and_ln24_reg_1428),
        .I3(\tmp10_0_0_reg_1356_reg_n_5_[8] ),
        .I4(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .O(tmp10_0_0_mid2_fu_663_p3[8]));
  LUT6 #(
    .INIT(64'hFF0F444400004444)) 
    \tmp10_0_0_mid2_reg_1483[9]_i_1 
       (.I0(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .I1(\tmp10_0_0_reg_1356_reg_n_5_[9] ),
        .I2(\tmp10_0_0_mid2_reg_1483[9]_i_2_n_5 ),
        .I3(p_shl19_cast_mid1_fu_642_p1[8]),
        .I4(and_ln24_reg_1428),
        .I5(p_shl19_cast_mid1_fu_642_p1[9]),
        .O(tmp10_0_0_mid2_fu_663_p3[9]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h00003310)) 
    \tmp10_0_0_mid2_reg_1483[9]_i_2 
       (.I0(p_shl19_cast_mid1_fu_642_p1[5]),
        .I1(p_shl19_cast_mid1_fu_642_p1[6]),
        .I2(p_shl19_cast_mid1_fu_642_p1[8]),
        .I3(p_shl19_cast_mid1_fu_642_p1[9]),
        .I4(p_shl19_cast_mid1_fu_642_p1[7]),
        .O(\tmp10_0_0_mid2_reg_1483[9]_i_2_n_5 ));
  FDRE \tmp10_0_0_mid2_reg_1483_reg[1] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15230),
        .D(tmp10_0_0_mid2_fu_663_p3[1]),
        .Q(tmp10_0_0_mid2_reg_1483_reg[0]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_reg_1483_reg[2] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15230),
        .D(tmp10_0_0_mid2_fu_663_p3[2]),
        .Q(tmp10_0_0_mid2_reg_1483_reg[1]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_reg_1483_reg[3] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15230),
        .D(tmp10_0_0_mid2_fu_663_p3[3]),
        .Q(tmp10_0_0_mid2_reg_1483_reg[2]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_reg_1483_reg[4] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15230),
        .D(tmp10_0_0_mid2_fu_663_p3[4]),
        .Q(tmp10_0_0_mid2_reg_1483_reg[3]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_reg_1483_reg[5] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15230),
        .D(tmp10_0_0_mid2_fu_663_p3[5]),
        .Q(tmp10_0_0_mid2_reg_1483_reg[4]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_reg_1483_reg[6] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15230),
        .D(tmp10_0_0_mid2_fu_663_p3[6]),
        .Q(tmp10_0_0_mid2_reg_1483_reg[5]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_reg_1483_reg[7] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15230),
        .D(tmp10_0_0_mid2_fu_663_p3[7]),
        .Q(tmp10_0_0_mid2_reg_1483_reg[6]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_reg_1483_reg[8] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15230),
        .D(tmp10_0_0_mid2_fu_663_p3[8]),
        .Q(tmp10_0_0_mid2_reg_1483_reg[7]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_reg_1483_reg[9] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15230),
        .D(tmp10_0_0_mid2_fu_663_p3[9]),
        .Q(tmp10_0_0_mid2_reg_1483_reg[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp10_0_0_reg_1356[1]_i_1 
       (.I0(select_ln32_reg_1615[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln24_reg_1376_reg_n_5_[0] ),
        .I3(out_h_0_reg_300[0]),
        .O(ap_phi_mux_out_h_0_phi_fu_304_p4));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'h3C553CAA)) 
    \tmp10_0_0_reg_1356[2]_i_1 
       (.I0(select_ln32_reg_1615[0]),
        .I1(out_h_0_reg_300[0]),
        .I2(out_h_0_reg_300[1]),
        .I3(\icmp_ln24_reg_1376[0]_i_3_n_5 ),
        .I4(select_ln32_reg_1615[1]),
        .O(\tmp10_0_0_reg_1356[2]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h555533C3A5A533C3)) 
    \tmp10_0_0_reg_1356[3]_i_1 
       (.I0(out_h_0_reg_300[2]),
        .I1(select_ln32_reg_1615[2]),
        .I2(\tmp10_1_0_reg_1361[1]_i_1_n_5 ),
        .I3(select_ln32_reg_1615[1]),
        .I4(\icmp_ln24_reg_1376[0]_i_3_n_5 ),
        .I5(out_h_0_reg_300[1]),
        .O(tmp10_0_0_fu_384_p2[3]));
  LUT6 #(
    .INIT(64'h4747474747B84747)) 
    \tmp10_0_0_reg_1356[4]_i_1 
       (.I0(out_h_0_reg_300[3]),
        .I1(\icmp_ln24_reg_1376[0]_i_3_n_5 ),
        .I2(select_ln32_reg_1615[3]),
        .I3(\tmp10_2_0_reg_1366[8]_i_3_n_5 ),
        .I4(\tmp10_1_0_reg_1361[1]_i_1_n_5 ),
        .I5(\tmp10_2_0_reg_1366[8]_i_4_n_5 ),
        .O(\tmp10_0_0_reg_1356[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h55AA59AA)) 
    \tmp10_0_0_reg_1356[5]_i_1 
       (.I0(\tmp10_2_0_reg_1366[8]_i_2_n_5 ),
        .I1(tmp10_1_0_fu_420_p2[4]),
        .I2(\tmp10_2_0_reg_1366[8]_i_3_n_5 ),
        .I3(\tmp10_1_0_reg_1361[1]_i_1_n_5 ),
        .I4(\tmp10_2_0_reg_1366[8]_i_4_n_5 ),
        .O(tmp10_0_0_fu_384_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h0F0F383C)) 
    \tmp10_0_0_reg_1356[6]_i_1 
       (.I0(\tmp10_2_0_reg_1366[8]_i_4_n_5 ),
        .I1(\tmp10_1_0_reg_1361[1]_i_1_n_5 ),
        .I2(\tmp10_2_0_reg_1366[8]_i_3_n_5 ),
        .I3(tmp10_1_0_fu_420_p2[4]),
        .I4(\tmp10_2_0_reg_1366[8]_i_2_n_5 ),
        .O(\tmp10_0_0_reg_1356[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hF0F50B0A)) 
    \tmp10_0_0_reg_1356[7]_i_1 
       (.I0(\tmp10_2_0_reg_1366[8]_i_2_n_5 ),
        .I1(tmp10_1_0_fu_420_p2[4]),
        .I2(\tmp10_2_0_reg_1366[8]_i_3_n_5 ),
        .I3(\tmp10_1_0_reg_1361[1]_i_1_n_5 ),
        .I4(\tmp10_2_0_reg_1366[8]_i_4_n_5 ),
        .O(\tmp10_0_0_reg_1356[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h05FA00FB)) 
    \tmp10_0_0_reg_1356[8]_i_1 
       (.I0(\tmp10_2_0_reg_1366[8]_i_4_n_5 ),
        .I1(\tmp10_1_0_reg_1361[1]_i_1_n_5 ),
        .I2(\tmp10_2_0_reg_1366[8]_i_3_n_5 ),
        .I3(tmp10_1_0_fu_420_p2[4]),
        .I4(\tmp10_2_0_reg_1366[8]_i_2_n_5 ),
        .O(\tmp10_0_0_reg_1356[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hCCC4)) 
    \tmp10_0_0_reg_1356[9]_i_1 
       (.I0(tmp10_1_0_fu_420_p2[4]),
        .I1(\tmp10_2_0_reg_1366[8]_i_2_n_5 ),
        .I2(\tmp10_2_0_reg_1366[8]_i_3_n_5 ),
        .I3(\tmp10_2_0_reg_1366[8]_i_4_n_5 ),
        .O(tmp10_0_0_fu_384_p2[9]));
  FDRE \tmp10_0_0_reg_1356_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_phi_mux_out_h_0_phi_fu_304_p4),
        .Q(\tmp10_0_0_reg_1356_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \tmp10_0_0_reg_1356_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\tmp10_0_0_reg_1356[2]_i_1_n_5 ),
        .Q(\tmp10_0_0_reg_1356_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \tmp10_0_0_reg_1356_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp10_0_0_fu_384_p2[3]),
        .Q(\tmp10_0_0_reg_1356_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \tmp10_0_0_reg_1356_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\tmp10_0_0_reg_1356[4]_i_1_n_5 ),
        .Q(\tmp10_0_0_reg_1356_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \tmp10_0_0_reg_1356_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp10_0_0_fu_384_p2[5]),
        .Q(\tmp10_0_0_reg_1356_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \tmp10_0_0_reg_1356_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\tmp10_0_0_reg_1356[6]_i_1_n_5 ),
        .Q(\tmp10_0_0_reg_1356_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \tmp10_0_0_reg_1356_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\tmp10_0_0_reg_1356[7]_i_1_n_5 ),
        .Q(\tmp10_0_0_reg_1356_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \tmp10_0_0_reg_1356_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\tmp10_0_0_reg_1356[8]_i_1_n_5 ),
        .Q(\tmp10_0_0_reg_1356_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \tmp10_0_0_reg_1356_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp10_0_0_fu_384_p2[9]),
        .Q(\tmp10_0_0_reg_1356_reg_n_5_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp10_1_0_mid2_reg_1488[1]_i_1 
       (.I0(select_ln24_reg_1405[0]),
        .I1(and_ln24_reg_1428),
        .I2(tmp10_1_0_reg_1361_reg[0]),
        .O(tmp10_1_0_mid2_fu_705_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h9F90)) 
    \tmp10_1_0_mid2_reg_1488[2]_i_1 
       (.I0(select_ln24_reg_1405[0]),
        .I1(select_ln24_reg_1405[1]),
        .I2(and_ln24_reg_1428),
        .I3(tmp10_1_0_reg_1361_reg[1]),
        .O(tmp10_1_0_mid2_fu_705_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'h93FF9300)) 
    \tmp10_1_0_mid2_reg_1488[3]_i_1 
       (.I0(select_ln24_reg_1405[0]),
        .I1(select_ln24_reg_1405[2]),
        .I2(select_ln24_reg_1405[1]),
        .I3(and_ln24_reg_1428),
        .I4(tmp10_1_0_reg_1361_reg[2]),
        .O(tmp10_1_0_mid2_fu_705_p3[3]));
  LUT6 #(
    .INIT(64'h9555FFFF95550000)) 
    \tmp10_1_0_mid2_reg_1488[4]_i_1 
       (.I0(select_ln24_reg_1405[3]),
        .I1(select_ln24_reg_1405[1]),
        .I2(select_ln24_reg_1405[0]),
        .I3(select_ln24_reg_1405[2]),
        .I4(and_ln24_reg_1428),
        .I5(tmp10_1_0_reg_1361_reg[3]),
        .O(tmp10_1_0_mid2_fu_705_p3[4]));
  LUT6 #(
    .INIT(64'hA565FFFFA5650000)) 
    \tmp10_1_0_mid2_reg_1488[5]_i_1 
       (.I0(select_ln24_reg_1405[4]),
        .I1(select_ln24_reg_1405[1]),
        .I2(select_ln24_reg_1405[0]),
        .I3(\tmp10_1_0_mid2_reg_1488[5]_i_2_n_5 ),
        .I4(and_ln24_reg_1428),
        .I5(tmp10_1_0_reg_1361_reg[4]),
        .O(tmp10_1_0_mid2_fu_705_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp10_1_0_mid2_reg_1488[5]_i_2 
       (.I0(select_ln24_reg_1405[2]),
        .I1(select_ln24_reg_1405[3]),
        .O(\tmp10_1_0_mid2_reg_1488[5]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h9F90)) 
    \tmp10_1_0_mid2_reg_1488[6]_i_1 
       (.I0(select_ln24_reg_1405[1]),
        .I1(\tmp10_1_0_mid2_reg_1488[8]_i_2_n_5 ),
        .I2(and_ln24_reg_1428),
        .I3(tmp10_1_0_reg_1361_reg[5]),
        .O(tmp10_1_0_mid2_fu_705_p3[6]));
  LUT5 #(
    .INIT(32'hA6FFA600)) 
    \tmp10_1_0_mid2_reg_1488[7]_i_1 
       (.I0(select_ln24_reg_1405[2]),
        .I1(select_ln24_reg_1405[1]),
        .I2(\tmp10_1_0_mid2_reg_1488[8]_i_2_n_5 ),
        .I3(and_ln24_reg_1428),
        .I4(tmp10_1_0_reg_1361_reg[6]),
        .O(tmp10_1_0_mid2_fu_705_p3[7]));
  LUT6 #(
    .INIT(64'h9AAAFFFF9AAA0000)) 
    \tmp10_1_0_mid2_reg_1488[8]_i_1 
       (.I0(select_ln24_reg_1405[3]),
        .I1(\tmp10_1_0_mid2_reg_1488[8]_i_2_n_5 ),
        .I2(select_ln24_reg_1405[1]),
        .I3(select_ln24_reg_1405[2]),
        .I4(and_ln24_reg_1428),
        .I5(tmp10_1_0_reg_1361_reg[7]),
        .O(tmp10_1_0_mid2_fu_705_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h3FFFD555)) 
    \tmp10_1_0_mid2_reg_1488[8]_i_2 
       (.I0(select_ln24_reg_1405[0]),
        .I1(select_ln24_reg_1405[1]),
        .I2(select_ln24_reg_1405[3]),
        .I3(select_ln24_reg_1405[2]),
        .I4(select_ln24_reg_1405[4]),
        .O(\tmp10_1_0_mid2_reg_1488[8]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \tmp10_1_0_mid2_reg_1488[9]_i_1 
       (.I0(\icmp_ln24_reg_1376_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .I3(and_ln24_reg_1428),
        .O(\tmp10_1_0_mid2_reg_1488[9]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h2AAAFFFF2AAA0000)) 
    \tmp10_1_0_mid2_reg_1488[9]_i_2 
       (.I0(select_ln24_reg_1405[4]),
        .I1(select_ln24_reg_1405[2]),
        .I2(select_ln24_reg_1405[3]),
        .I3(select_ln24_reg_1405[1]),
        .I4(and_ln24_reg_1428),
        .I5(tmp10_1_0_reg_1361_reg[8]),
        .O(tmp10_1_0_mid2_fu_705_p3[9]));
  FDSE \tmp10_1_0_mid2_reg_1488_reg[1] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15230),
        .D(tmp10_1_0_mid2_fu_705_p3[1]),
        .Q(tmp10_1_0_mid2_reg_1488_reg[0]),
        .S(\tmp10_1_0_mid2_reg_1488[9]_i_1_n_5 ));
  FDSE \tmp10_1_0_mid2_reg_1488_reg[2] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15230),
        .D(tmp10_1_0_mid2_fu_705_p3[2]),
        .Q(tmp10_1_0_mid2_reg_1488_reg[1]),
        .S(\tmp10_1_0_mid2_reg_1488[9]_i_1_n_5 ));
  FDSE \tmp10_1_0_mid2_reg_1488_reg[3] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15230),
        .D(tmp10_1_0_mid2_fu_705_p3[3]),
        .Q(tmp10_1_0_mid2_reg_1488_reg[2]),
        .S(\tmp10_1_0_mid2_reg_1488[9]_i_1_n_5 ));
  FDSE \tmp10_1_0_mid2_reg_1488_reg[4] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15230),
        .D(tmp10_1_0_mid2_fu_705_p3[4]),
        .Q(tmp10_1_0_mid2_reg_1488_reg[3]),
        .S(\tmp10_1_0_mid2_reg_1488[9]_i_1_n_5 ));
  FDRE \tmp10_1_0_mid2_reg_1488_reg[5] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15230),
        .D(tmp10_1_0_mid2_fu_705_p3[5]),
        .Q(tmp10_1_0_mid2_reg_1488_reg[4]),
        .R(\tmp10_1_0_mid2_reg_1488[9]_i_1_n_5 ));
  FDRE \tmp10_1_0_mid2_reg_1488_reg[6] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15230),
        .D(tmp10_1_0_mid2_fu_705_p3[6]),
        .Q(tmp10_1_0_mid2_reg_1488_reg[5]),
        .R(\tmp10_1_0_mid2_reg_1488[9]_i_1_n_5 ));
  FDRE \tmp10_1_0_mid2_reg_1488_reg[7] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15230),
        .D(tmp10_1_0_mid2_fu_705_p3[7]),
        .Q(tmp10_1_0_mid2_reg_1488_reg[6]),
        .R(\tmp10_1_0_mid2_reg_1488[9]_i_1_n_5 ));
  FDRE \tmp10_1_0_mid2_reg_1488_reg[8] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15230),
        .D(tmp10_1_0_mid2_fu_705_p3[8]),
        .Q(tmp10_1_0_mid2_reg_1488_reg[7]),
        .R(\tmp10_1_0_mid2_reg_1488[9]_i_1_n_5 ));
  FDRE \tmp10_1_0_mid2_reg_1488_reg[9] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15230),
        .D(tmp10_1_0_mid2_fu_705_p3[9]),
        .Q(tmp10_1_0_mid2_reg_1488_reg[8]),
        .R(\tmp10_1_0_mid2_reg_1488[9]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h45557555)) 
    \tmp10_1_0_reg_1361[1]_i_1 
       (.I0(out_h_0_reg_300[0]),
        .I1(\icmp_ln24_reg_1376_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(select_ln32_reg_1615[0]),
        .O(\tmp10_1_0_reg_1361[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h515D)) 
    \tmp10_1_0_reg_1361[2]_i_1 
       (.I0(out_h_0_reg_300[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln24_reg_1376_reg_n_5_[0] ),
        .I3(select_ln32_reg_1615[1]),
        .O(tmp10_1_0_fu_420_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h515D)) 
    \tmp10_1_0_reg_1361[3]_i_1 
       (.I0(out_h_0_reg_300[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln24_reg_1376_reg_n_5_[0] ),
        .I3(select_ln32_reg_1615[2]),
        .O(tmp10_1_0_fu_420_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \tmp10_1_0_reg_1361[4]_i_1 
       (.I0(select_ln32_reg_1615[3]),
        .I1(\icmp_ln24_reg_1376_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(out_h_0_reg_300[3]),
        .O(tmp10_1_0_fu_420_p2[4]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \tmp10_1_0_reg_1361[5]_i_1 
       (.I0(select_ln32_reg_1615[0]),
        .I1(out_h_0_reg_300[0]),
        .I2(select_ln32_reg_1615[4]),
        .I3(\icmp_ln24_reg_1376[0]_i_3_n_5 ),
        .I4(out_h_0_reg_300[4]),
        .O(\tmp10_1_0_reg_1361[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h77883788)) 
    \tmp10_1_0_reg_1361[6]_i_1 
       (.I0(\tmp10_1_0_reg_1361[1]_i_1_n_5 ),
        .I1(\tmp10_2_0_reg_1366[8]_i_2_n_5 ),
        .I2(\tmp10_2_0_reg_1366[8]_i_4_n_5 ),
        .I3(\tmp10_2_0_reg_1366[8]_i_3_n_5 ),
        .I4(tmp10_1_0_fu_420_p2[4]),
        .O(\tmp10_1_0_reg_1361[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'hC3F0B0F0)) 
    \tmp10_1_0_reg_1361[7]_i_1 
       (.I0(tmp10_1_0_fu_420_p2[4]),
        .I1(\tmp10_2_0_reg_1366[8]_i_3_n_5 ),
        .I2(\tmp10_2_0_reg_1366[8]_i_4_n_5 ),
        .I3(\tmp10_2_0_reg_1366[8]_i_2_n_5 ),
        .I4(\tmp10_1_0_reg_1361[1]_i_1_n_5 ),
        .O(\tmp10_1_0_reg_1361[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h0008BFF7)) 
    \tmp10_1_0_reg_1361[8]_i_1 
       (.I0(\tmp10_1_0_reg_1361[1]_i_1_n_5 ),
        .I1(\tmp10_2_0_reg_1366[8]_i_2_n_5 ),
        .I2(\tmp10_2_0_reg_1366[8]_i_4_n_5 ),
        .I3(\tmp10_2_0_reg_1366[8]_i_3_n_5 ),
        .I4(tmp10_1_0_fu_420_p2[4]),
        .O(tmp10_1_0_fu_420_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'hFDBF0000)) 
    \tmp10_1_0_reg_1361[9]_i_1 
       (.I0(tmp10_1_0_fu_420_p2[4]),
        .I1(\tmp10_2_0_reg_1366[8]_i_4_n_5 ),
        .I2(\tmp10_2_0_reg_1366[8]_i_3_n_5 ),
        .I3(\tmp10_1_0_reg_1361[1]_i_1_n_5 ),
        .I4(\tmp10_2_0_reg_1366[8]_i_2_n_5 ),
        .O(tmp10_1_0_fu_420_p2[9]));
  FDRE \tmp10_1_0_reg_1361_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\tmp10_1_0_reg_1361[1]_i_1_n_5 ),
        .Q(tmp10_1_0_reg_1361_reg[0]),
        .R(1'b0));
  FDRE \tmp10_1_0_reg_1361_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp10_1_0_fu_420_p2[2]),
        .Q(tmp10_1_0_reg_1361_reg[1]),
        .R(1'b0));
  FDRE \tmp10_1_0_reg_1361_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp10_1_0_fu_420_p2[3]),
        .Q(tmp10_1_0_reg_1361_reg[2]),
        .R(1'b0));
  FDRE \tmp10_1_0_reg_1361_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp10_1_0_fu_420_p2[4]),
        .Q(tmp10_1_0_reg_1361_reg[3]),
        .R(1'b0));
  FDRE \tmp10_1_0_reg_1361_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\tmp10_1_0_reg_1361[5]_i_1_n_5 ),
        .Q(tmp10_1_0_reg_1361_reg[4]),
        .R(1'b0));
  FDRE \tmp10_1_0_reg_1361_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\tmp10_1_0_reg_1361[6]_i_1_n_5 ),
        .Q(tmp10_1_0_reg_1361_reg[5]),
        .R(1'b0));
  FDRE \tmp10_1_0_reg_1361_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\tmp10_1_0_reg_1361[7]_i_1_n_5 ),
        .Q(tmp10_1_0_reg_1361_reg[6]),
        .R(1'b0));
  FDRE \tmp10_1_0_reg_1361_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp10_1_0_fu_420_p2[8]),
        .Q(tmp10_1_0_reg_1361_reg[7]),
        .R(1'b0));
  FDRE \tmp10_1_0_reg_1361_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp10_1_0_fu_420_p2[9]),
        .Q(tmp10_1_0_reg_1361_reg[8]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h74)) 
    \tmp10_2_0_mid2_reg_1608[1]_i_1 
       (.I0(select_ln24_reg_1405[0]),
        .I1(and_ln24_reg_1428),
        .I2(\tmp10_0_0_reg_1356_reg_n_5_[1] ),
        .O(tmp10_2_0_mid2_fu_961_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp10_2_0_mid2_reg_1608[2]_i_1 
       (.I0(select_ln24_reg_1405[1]),
        .I1(and_ln24_reg_1428),
        .I2(tmp10_2_0_reg_1366_reg[1]),
        .O(tmp10_2_0_mid2_fu_961_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h9F90)) 
    \tmp10_2_0_mid2_reg_1608[3]_i_1 
       (.I0(select_ln24_reg_1405[2]),
        .I1(select_ln24_reg_1405[1]),
        .I2(and_ln24_reg_1428),
        .I3(tmp10_2_0_reg_1366_reg[2]),
        .O(tmp10_2_0_mid2_fu_961_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h9595FF00)) 
    \tmp10_2_0_mid2_reg_1608[4]_i_1 
       (.I0(select_ln24_reg_1405[3]),
        .I1(select_ln24_reg_1405[2]),
        .I2(select_ln24_reg_1405[1]),
        .I3(tmp10_2_0_reg_1366_reg[3]),
        .I4(and_ln24_reg_1428),
        .O(tmp10_2_0_mid2_fu_961_p3[4]));
  LUT5 #(
    .INIT(32'h96FF9600)) 
    \tmp10_2_0_mid2_reg_1608[5]_i_1 
       (.I0(select_ln24_reg_1405[0]),
        .I1(\tmp10_2_0_mid2_reg_1608[5]_i_2_n_5 ),
        .I2(select_ln24_reg_1405[4]),
        .I3(and_ln24_reg_1428),
        .I4(tmp10_2_0_reg_1366_reg[4]),
        .O(tmp10_2_0_mid2_fu_961_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \tmp10_2_0_mid2_reg_1608[5]_i_2 
       (.I0(select_ln24_reg_1405[1]),
        .I1(select_ln24_reg_1405[3]),
        .I2(select_ln24_reg_1405[2]),
        .O(\tmp10_2_0_mid2_reg_1608[5]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h96FF9600)) 
    \tmp10_2_0_mid2_reg_1608[6]_i_1 
       (.I0(select_ln24_reg_1405[1]),
        .I1(select_ln24_reg_1405[0]),
        .I2(\tmp10_2_0_mid2_reg_1608[6]_i_2_n_5 ),
        .I3(and_ln24_reg_1428),
        .I4(tmp10_2_0_reg_1366_reg[5]),
        .O(tmp10_2_0_mid2_fu_961_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h20009555)) 
    \tmp10_2_0_mid2_reg_1608[6]_i_2 
       (.I0(select_ln24_reg_1405[4]),
        .I1(select_ln24_reg_1405[1]),
        .I2(select_ln24_reg_1405[3]),
        .I3(select_ln24_reg_1405[2]),
        .I4(select_ln24_reg_1405[0]),
        .O(\tmp10_2_0_mid2_reg_1608[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h6669FFFF66690000)) 
    \tmp10_2_0_mid2_reg_1608[7]_i_1 
       (.I0(\tmp10_2_0_mid2_reg_1608[7]_i_2_n_5 ),
        .I1(select_ln24_reg_1405[2]),
        .I2(select_ln24_reg_1405[1]),
        .I3(select_ln24_reg_1405[0]),
        .I4(and_ln24_reg_1428),
        .I5(tmp10_2_0_reg_1366_reg[6]),
        .O(tmp10_2_0_mid2_fu_961_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'hEAD5BF55)) 
    \tmp10_2_0_mid2_reg_1608[7]_i_2 
       (.I0(select_ln24_reg_1405[0]),
        .I1(select_ln24_reg_1405[2]),
        .I2(select_ln24_reg_1405[3]),
        .I3(select_ln24_reg_1405[1]),
        .I4(select_ln24_reg_1405[4]),
        .O(\tmp10_2_0_mid2_reg_1608[7]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h9F90)) 
    \tmp10_2_0_mid2_reg_1608[8]_i_1 
       (.I0(\tmp10_2_0_mid2_reg_1608[9]_i_4_n_5 ),
        .I1(\tmp10_2_0_mid2_reg_1608[8]_i_2_n_5 ),
        .I2(and_ln24_reg_1428),
        .I3(tmp10_2_0_reg_1366_reg[7]),
        .O(tmp10_2_0_mid2_fu_961_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h666A)) 
    \tmp10_2_0_mid2_reg_1608[8]_i_2 
       (.I0(select_ln24_reg_1405[3]),
        .I1(select_ln24_reg_1405[2]),
        .I2(select_ln24_reg_1405[0]),
        .I3(select_ln24_reg_1405[1]),
        .O(\tmp10_2_0_mid2_reg_1608[8]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \tmp10_2_0_mid2_reg_1608[9]_i_1 
       (.I0(\icmp_ln24_reg_1376_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .I3(and_ln24_reg_1428),
        .O(\tmp10_2_0_mid2_reg_1608[9]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp10_2_0_mid2_reg_1608[9]_i_2 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(\icmp_ln24_reg_1376_reg_n_5_[0] ),
        .O(tmp10_2_0_mid2_reg_1608_reg0));
  LUT6 #(
    .INIT(64'hE308FFFFE3080000)) 
    \tmp10_2_0_mid2_reg_1608[9]_i_3 
       (.I0(\tmp10_2_0_mid2_reg_1608[9]_i_4_n_5 ),
        .I1(select_ln24_reg_1405[3]),
        .I2(\tmp10_2_0_mid2_reg_1608[9]_i_5_n_5 ),
        .I3(select_ln24_reg_1405[4]),
        .I4(and_ln24_reg_1428),
        .I5(tmp10_2_0_reg_1366_reg[8]),
        .O(tmp10_2_0_mid2_fu_961_p3[9]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'hECFFB7FF)) 
    \tmp10_2_0_mid2_reg_1608[9]_i_4 
       (.I0(select_ln24_reg_1405[4]),
        .I1(select_ln24_reg_1405[1]),
        .I2(select_ln24_reg_1405[3]),
        .I3(select_ln24_reg_1405[2]),
        .I4(select_ln24_reg_1405[0]),
        .O(\tmp10_2_0_mid2_reg_1608[9]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \tmp10_2_0_mid2_reg_1608[9]_i_5 
       (.I0(select_ln24_reg_1405[1]),
        .I1(select_ln24_reg_1405[0]),
        .I2(select_ln24_reg_1405[2]),
        .O(\tmp10_2_0_mid2_reg_1608[9]_i_5_n_5 ));
  FDRE \tmp10_2_0_mid2_reg_1608_reg[1] 
       (.C(ap_clk),
        .CE(tmp10_2_0_mid2_reg_1608_reg0),
        .D(tmp10_2_0_mid2_fu_961_p3[1]),
        .Q(tmp10_2_0_mid2_reg_1608[1]),
        .R(\tmp10_2_0_mid2_reg_1608[9]_i_1_n_5 ));
  FDSE \tmp10_2_0_mid2_reg_1608_reg[2] 
       (.C(ap_clk),
        .CE(tmp10_2_0_mid2_reg_1608_reg0),
        .D(tmp10_2_0_mid2_fu_961_p3[2]),
        .Q(tmp10_2_0_mid2_reg_1608[2]),
        .S(\tmp10_2_0_mid2_reg_1608[9]_i_1_n_5 ));
  FDSE \tmp10_2_0_mid2_reg_1608_reg[3] 
       (.C(ap_clk),
        .CE(tmp10_2_0_mid2_reg_1608_reg0),
        .D(tmp10_2_0_mid2_fu_961_p3[3]),
        .Q(tmp10_2_0_mid2_reg_1608[3]),
        .S(\tmp10_2_0_mid2_reg_1608[9]_i_1_n_5 ));
  FDSE \tmp10_2_0_mid2_reg_1608_reg[4] 
       (.C(ap_clk),
        .CE(tmp10_2_0_mid2_reg_1608_reg0),
        .D(tmp10_2_0_mid2_fu_961_p3[4]),
        .Q(tmp10_2_0_mid2_reg_1608[4]),
        .S(\tmp10_2_0_mid2_reg_1608[9]_i_1_n_5 ));
  FDSE \tmp10_2_0_mid2_reg_1608_reg[5] 
       (.C(ap_clk),
        .CE(tmp10_2_0_mid2_reg_1608_reg0),
        .D(tmp10_2_0_mid2_fu_961_p3[5]),
        .Q(tmp10_2_0_mid2_reg_1608[5]),
        .S(\tmp10_2_0_mid2_reg_1608[9]_i_1_n_5 ));
  FDRE \tmp10_2_0_mid2_reg_1608_reg[6] 
       (.C(ap_clk),
        .CE(tmp10_2_0_mid2_reg_1608_reg0),
        .D(tmp10_2_0_mid2_fu_961_p3[6]),
        .Q(tmp10_2_0_mid2_reg_1608[6]),
        .R(\tmp10_2_0_mid2_reg_1608[9]_i_1_n_5 ));
  FDRE \tmp10_2_0_mid2_reg_1608_reg[7] 
       (.C(ap_clk),
        .CE(tmp10_2_0_mid2_reg_1608_reg0),
        .D(tmp10_2_0_mid2_fu_961_p3[7]),
        .Q(tmp10_2_0_mid2_reg_1608[7]),
        .R(\tmp10_2_0_mid2_reg_1608[9]_i_1_n_5 ));
  FDRE \tmp10_2_0_mid2_reg_1608_reg[8] 
       (.C(ap_clk),
        .CE(tmp10_2_0_mid2_reg_1608_reg0),
        .D(tmp10_2_0_mid2_fu_961_p3[8]),
        .Q(tmp10_2_0_mid2_reg_1608[8]),
        .R(\tmp10_2_0_mid2_reg_1608[9]_i_1_n_5 ));
  FDRE \tmp10_2_0_mid2_reg_1608_reg[9] 
       (.C(ap_clk),
        .CE(tmp10_2_0_mid2_reg_1608_reg0),
        .D(tmp10_2_0_mid2_fu_961_p3[9]),
        .Q(tmp10_2_0_mid2_reg_1608[9]),
        .R(\tmp10_2_0_mid2_reg_1608[9]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hE22ED11D)) 
    \tmp10_2_0_reg_1366[2]_i_1 
       (.I0(select_ln32_reg_1615[1]),
        .I1(\icmp_ln24_reg_1376[0]_i_3_n_5 ),
        .I2(out_h_0_reg_300[1]),
        .I3(out_h_0_reg_300[0]),
        .I4(select_ln32_reg_1615[0]),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'h00B8338BCC74FF47)) 
    \tmp10_2_0_reg_1366[3]_i_1 
       (.I0(out_h_0_reg_300[1]),
        .I1(\icmp_ln24_reg_1376[0]_i_3_n_5 ),
        .I2(select_ln32_reg_1615[1]),
        .I3(\tmp10_1_0_reg_1361[1]_i_1_n_5 ),
        .I4(select_ln32_reg_1615[2]),
        .I5(out_h_0_reg_300[2]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h404040BFBFBF40BF)) 
    \tmp10_2_0_reg_1366[4]_i_1 
       (.I0(\tmp10_1_0_reg_1361[1]_i_1_n_5 ),
        .I1(\tmp10_2_0_reg_1366[8]_i_3_n_5 ),
        .I2(\tmp10_2_0_reg_1366[8]_i_4_n_5 ),
        .I3(select_ln32_reg_1615[3]),
        .I4(\icmp_ln24_reg_1376[0]_i_3_n_5 ),
        .I5(out_h_0_reg_300[3]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h5404A4F45B0BABFB)) 
    \tmp10_2_0_reg_1366[5]_i_1 
       (.I0(\tmp10_2_0_reg_1366[9]_i_2_n_5 ),
        .I1(select_ln32_reg_1615[0]),
        .I2(\icmp_ln24_reg_1376[0]_i_3_n_5 ),
        .I3(out_h_0_reg_300[0]),
        .I4(out_h_0_reg_300[4]),
        .I5(select_ln32_reg_1615[4]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'hC4CCC43B)) 
    \tmp10_2_0_reg_1366[6]_i_1 
       (.I0(\tmp10_2_0_reg_1366[8]_i_4_n_5 ),
        .I1(\tmp10_2_0_reg_1366[8]_i_3_n_5 ),
        .I2(tmp10_1_0_fu_420_p2[4]),
        .I3(\tmp10_2_0_reg_1366[8]_i_2_n_5 ),
        .I4(\tmp10_1_0_reg_1361[1]_i_1_n_5 ),
        .O(\tmp10_2_0_reg_1366[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'hE3FF1100)) 
    \tmp10_2_0_reg_1366[7]_i_1 
       (.I0(\tmp10_1_0_reg_1361[1]_i_1_n_5 ),
        .I1(\tmp10_2_0_reg_1366[8]_i_2_n_5 ),
        .I2(tmp10_1_0_fu_420_p2[4]),
        .I3(\tmp10_2_0_reg_1366[8]_i_3_n_5 ),
        .I4(\tmp10_2_0_reg_1366[8]_i_4_n_5 ),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h07555555)) 
    \tmp10_2_0_reg_1366[8]_i_1 
       (.I0(tmp10_1_0_fu_420_p2[4]),
        .I1(\tmp10_1_0_reg_1361[1]_i_1_n_5 ),
        .I2(\tmp10_2_0_reg_1366[8]_i_2_n_5 ),
        .I3(\tmp10_2_0_reg_1366[8]_i_3_n_5 ),
        .I4(\tmp10_2_0_reg_1366[8]_i_4_n_5 ),
        .O(p_0_in[7]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \tmp10_2_0_reg_1366[8]_i_2 
       (.I0(out_h_0_reg_300[4]),
        .I1(\icmp_ln24_reg_1376_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(select_ln32_reg_1615[4]),
        .O(\tmp10_2_0_reg_1366[8]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \tmp10_2_0_reg_1366[8]_i_3 
       (.I0(select_ln32_reg_1615[1]),
        .I1(\icmp_ln24_reg_1376_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(out_h_0_reg_300[1]),
        .O(\tmp10_2_0_reg_1366[8]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \tmp10_2_0_reg_1366[8]_i_4 
       (.I0(select_ln32_reg_1615[2]),
        .I1(\icmp_ln24_reg_1376_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(out_h_0_reg_300[2]),
        .O(\tmp10_2_0_reg_1366[8]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \tmp10_2_0_reg_1366[9]_i_1 
       (.I0(select_ln32_reg_1615[4]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln24_reg_1376_reg_n_5_[0] ),
        .I3(out_h_0_reg_300[4]),
        .I4(\tmp10_2_0_reg_1366[9]_i_2_n_5 ),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \tmp10_2_0_reg_1366[9]_i_2 
       (.I0(select_ln32_reg_1615[2]),
        .I1(out_h_0_reg_300[2]),
        .I2(\tmp10_2_0_reg_1366[8]_i_3_n_5 ),
        .I3(out_h_0_reg_300[3]),
        .I4(\icmp_ln24_reg_1376[0]_i_3_n_5 ),
        .I5(select_ln32_reg_1615[3]),
        .O(\tmp10_2_0_reg_1366[9]_i_2_n_5 ));
  FDRE \tmp10_2_0_reg_1366_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(p_0_in[1]),
        .Q(tmp10_2_0_reg_1366_reg[1]),
        .R(1'b0));
  FDRE \tmp10_2_0_reg_1366_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(p_0_in[2]),
        .Q(tmp10_2_0_reg_1366_reg[2]),
        .R(1'b0));
  FDRE \tmp10_2_0_reg_1366_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(p_0_in[3]),
        .Q(tmp10_2_0_reg_1366_reg[3]),
        .R(1'b0));
  FDRE \tmp10_2_0_reg_1366_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(p_0_in[4]),
        .Q(tmp10_2_0_reg_1366_reg[4]),
        .R(1'b0));
  FDRE \tmp10_2_0_reg_1366_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\tmp10_2_0_reg_1366[6]_i_1_n_5 ),
        .Q(tmp10_2_0_reg_1366_reg[5]),
        .R(1'b0));
  FDRE \tmp10_2_0_reg_1366_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(p_0_in[6]),
        .Q(tmp10_2_0_reg_1366_reg[6]),
        .R(1'b0));
  FDRE \tmp10_2_0_reg_1366_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(p_0_in[7]),
        .Q(tmp10_2_0_reg_1366_reg[7]),
        .R(1'b0));
  FDRE \tmp10_2_0_reg_1366_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(p_0_in[8]),
        .Q(tmp10_2_0_reg_1366_reg[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h596A)) 
    \tmp11_mid1_reg_1495[0]_i_1 
       (.I0(p_shl19_cast_mid1_fu_642_p1[5]),
        .I1(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .I2(p_shl13_cast_mid170_c_fu_794_p1),
        .I3(or_ln27_1_fu_1015_p3),
        .O(tmp11_mid1_fu_712_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h66AA6A6A)) 
    \tmp11_mid1_reg_1495[1]_i_1 
       (.I0(p_shl19_cast_mid1_fu_642_p1[6]),
        .I1(p_shl19_cast_mid1_fu_642_p1[5]),
        .I2(or_ln27_1_fu_1015_p3),
        .I3(p_shl13_cast_mid170_c_fu_794_p1),
        .I4(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .O(tmp11_mid1_fu_712_p2[1]));
  LUT6 #(
    .INIT(64'h596AAAAAAAAAAAAA)) 
    \tmp11_mid1_reg_1495[2]_i_1 
       (.I0(p_shl19_cast_mid1_fu_642_p1[7]),
        .I1(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .I2(p_shl13_cast_mid170_c_fu_794_p1),
        .I3(or_ln27_1_fu_1015_p3),
        .I4(p_shl19_cast_mid1_fu_642_p1[5]),
        .I5(p_shl19_cast_mid1_fu_642_p1[6]),
        .O(\tmp11_mid1_reg_1495[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \tmp11_mid1_reg_1495[3]_i_1 
       (.I0(p_shl19_cast_mid1_fu_642_p1[8]),
        .I1(p_shl19_cast_mid1_fu_642_p1[6]),
        .I2(p_shl19_cast_mid1_fu_642_p1[5]),
        .I3(select_ln24_19_fu_756_p3),
        .I4(p_shl19_cast_mid1_fu_642_p1[7]),
        .O(tmp11_mid1_fu_712_p2[3]));
  LUT3 #(
    .INIT(8'h40)) 
    \tmp11_mid1_reg_1495[4]_i_1 
       (.I0(\icmp_ln24_reg_1376_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(and_ln24_reg_1428),
        .O(\tmp11_mid1_reg_1495[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \tmp11_mid1_reg_1495[4]_i_2 
       (.I0(p_shl19_cast_mid1_fu_642_p1[9]),
        .I1(p_shl19_cast_mid1_fu_642_p1[8]),
        .I2(p_shl19_cast_mid1_fu_642_p1[7]),
        .I3(select_ln24_19_fu_756_p3),
        .I4(p_shl19_cast_mid1_fu_642_p1[5]),
        .I5(p_shl19_cast_mid1_fu_642_p1[6]),
        .O(tmp11_mid1_fu_712_p2[4]));
  FDRE \tmp11_mid1_reg_1495_reg[0] 
       (.C(ap_clk),
        .CE(\tmp11_mid1_reg_1495[4]_i_1_n_5 ),
        .D(tmp11_mid1_fu_712_p2[0]),
        .Q(tmp11_mid1_reg_1495[0]),
        .R(1'b0));
  FDRE \tmp11_mid1_reg_1495_reg[1] 
       (.C(ap_clk),
        .CE(\tmp11_mid1_reg_1495[4]_i_1_n_5 ),
        .D(tmp11_mid1_fu_712_p2[1]),
        .Q(tmp11_mid1_reg_1495[1]),
        .R(1'b0));
  FDRE \tmp11_mid1_reg_1495_reg[2] 
       (.C(ap_clk),
        .CE(\tmp11_mid1_reg_1495[4]_i_1_n_5 ),
        .D(\tmp11_mid1_reg_1495[2]_i_1_n_5 ),
        .Q(tmp11_mid1_reg_1495[2]),
        .R(1'b0));
  FDRE \tmp11_mid1_reg_1495_reg[3] 
       (.C(ap_clk),
        .CE(\tmp11_mid1_reg_1495[4]_i_1_n_5 ),
        .D(tmp11_mid1_fu_712_p2[3]),
        .Q(tmp11_mid1_reg_1495[3]),
        .R(1'b0));
  FDRE \tmp11_mid1_reg_1495_reg[4] 
       (.C(ap_clk),
        .CE(\tmp11_mid1_reg_1495[4]_i_1_n_5 ),
        .D(tmp11_mid1_fu_712_p2[4]),
        .Q(tmp11_mid1_reg_1495[4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \tmp12_reg_1371[2]_i_1 
       (.I0(select_ln24_23_reg_1478),
        .I1(or_ln27_1_fu_1015_p3),
        .I2(select_ln32_reg_1615[0]),
        .I3(\icmp_ln24_reg_1376[0]_i_3_n_5 ),
        .I4(out_h_0_reg_300[0]),
        .O(tmp11_fu_458_p2));
  LUT6 #(
    .INIT(64'h1D002E33D1CCE2FF)) 
    \tmp12_reg_1371[3]_i_1 
       (.I0(select_ln24_23_reg_1478),
        .I1(\icmp_ln24_reg_1376[0]_i_3_n_5 ),
        .I2(or_ln27_1_fu_1015_p3),
        .I3(\tmp10_1_0_reg_1361[1]_i_1_n_5 ),
        .I4(select_ln32_reg_1615[1]),
        .I5(out_h_0_reg_300[1]),
        .O(tmp12_fu_488_p2[3]));
  LUT6 #(
    .INIT(64'h5565555555656565)) 
    \tmp12_reg_1371[4]_i_1 
       (.I0(\tmp10_2_0_reg_1366[8]_i_4_n_5 ),
        .I1(\tmp10_2_0_reg_1366[8]_i_3_n_5 ),
        .I2(\tmp10_1_0_reg_1361[1]_i_1_n_5 ),
        .I3(or_ln27_1_fu_1015_p3),
        .I4(\icmp_ln24_reg_1376[0]_i_3_n_5 ),
        .I5(select_ln24_23_reg_1478),
        .O(tmp12_fu_488_p2[4]));
  LUT6 #(
    .INIT(64'hC336C33C933C9339)) 
    \tmp12_reg_1371[5]_i_1 
       (.I0(\tmp12_reg_1371[9]_i_4_n_5 ),
        .I1(tmp10_1_0_fu_420_p2[4]),
        .I2(zext_ln27_2_fu_344_p1),
        .I3(\tmp10_1_0_reg_1361[1]_i_1_n_5 ),
        .I4(\tmp10_2_0_reg_1366[8]_i_3_n_5 ),
        .I5(\tmp10_2_0_reg_1366[8]_i_4_n_5 ),
        .O(tmp12_fu_488_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'hC02F3FD0)) 
    \tmp12_reg_1371[6]_i_1 
       (.I0(\tmp12_reg_1371[9]_i_5_n_5 ),
        .I1(tmp11_fu_458_p2),
        .I2(\tmp12_reg_1371[9]_i_2_n_5 ),
        .I3(\tmp12_reg_1371[9]_i_4_n_5 ),
        .I4(\tmp12_reg_1371[9]_i_3_n_5 ),
        .O(tmp12_fu_488_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'hE1858787)) 
    \tmp12_reg_1371[7]_i_1 
       (.I0(\tmp12_reg_1371[9]_i_3_n_5 ),
        .I1(\tmp12_reg_1371[9]_i_4_n_5 ),
        .I2(\tmp12_reg_1371[9]_i_5_n_5 ),
        .I3(tmp11_fu_458_p2),
        .I4(\tmp12_reg_1371[9]_i_2_n_5 ),
        .O(\tmp12_reg_1371[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'h5550525A)) 
    \tmp12_reg_1371[8]_i_1 
       (.I0(\tmp12_reg_1371[9]_i_2_n_5 ),
        .I1(tmp11_fu_458_p2),
        .I2(\tmp12_reg_1371[9]_i_5_n_5 ),
        .I3(\tmp12_reg_1371[9]_i_4_n_5 ),
        .I4(\tmp12_reg_1371[9]_i_3_n_5 ),
        .O(\tmp12_reg_1371[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'h33313311)) 
    \tmp12_reg_1371[9]_i_1 
       (.I0(\tmp12_reg_1371[9]_i_2_n_5 ),
        .I1(\tmp12_reg_1371[9]_i_3_n_5 ),
        .I2(\tmp12_reg_1371[9]_i_4_n_5 ),
        .I3(\tmp12_reg_1371[9]_i_5_n_5 ),
        .I4(tmp11_fu_458_p2),
        .O(tmp12_fu_488_p2[9]));
  LUT6 #(
    .INIT(64'hAAAA56A6AAAAAAAA)) 
    \tmp12_reg_1371[9]_i_2 
       (.I0(tmp10_1_0_fu_420_p2[4]),
        .I1(select_ln24_23_reg_1478),
        .I2(\icmp_ln24_reg_1376[0]_i_3_n_5 ),
        .I3(or_ln27_1_fu_1015_p3),
        .I4(\tmp10_1_0_reg_1361[1]_i_1_n_5 ),
        .I5(\tmp12_reg_1371[9]_i_6_n_5 ),
        .O(\tmp12_reg_1371[9]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h5555A95955555555)) 
    \tmp12_reg_1371[9]_i_3 
       (.I0(\tmp10_2_0_reg_1366[8]_i_2_n_5 ),
        .I1(select_ln24_23_reg_1478),
        .I2(\icmp_ln24_reg_1376[0]_i_3_n_5 ),
        .I3(or_ln27_1_fu_1015_p3),
        .I4(\tmp10_1_0_reg_1361[1]_i_1_n_5 ),
        .I5(\tmp10_2_0_reg_1366[9]_i_2_n_5 ),
        .O(\tmp12_reg_1371[9]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hA5AAC3C3A5AACCCC)) 
    \tmp12_reg_1371[9]_i_4 
       (.I0(out_h_0_reg_300[1]),
        .I1(select_ln32_reg_1615[1]),
        .I2(\tmp10_1_0_reg_1361[1]_i_1_n_5 ),
        .I3(or_ln27_1_fu_1015_p3),
        .I4(\icmp_ln24_reg_1376[0]_i_3_n_5 ),
        .I5(select_ln24_23_reg_1478),
        .O(\tmp12_reg_1371[9]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hAAAA56A6AAAAAAAA)) 
    \tmp12_reg_1371[9]_i_5 
       (.I0(\tmp10_2_0_reg_1366[8]_i_4_n_5 ),
        .I1(select_ln24_23_reg_1478),
        .I2(\icmp_ln24_reg_1376[0]_i_3_n_5 ),
        .I3(or_ln27_1_fu_1015_p3),
        .I4(\tmp10_1_0_reg_1361[1]_i_1_n_5 ),
        .I5(\tmp10_2_0_reg_1366[8]_i_3_n_5 ),
        .O(\tmp12_reg_1371[9]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hA0CCA000)) 
    \tmp12_reg_1371[9]_i_6 
       (.I0(out_h_0_reg_300[1]),
        .I1(select_ln32_reg_1615[1]),
        .I2(out_h_0_reg_300[2]),
        .I3(\icmp_ln24_reg_1376[0]_i_3_n_5 ),
        .I4(select_ln32_reg_1615[2]),
        .O(\tmp12_reg_1371[9]_i_6_n_5 ));
  FDRE \tmp12_reg_1371_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp11_fu_458_p2),
        .Q(\tmp12_reg_1371_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \tmp12_reg_1371_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp12_fu_488_p2[3]),
        .Q(\tmp12_reg_1371_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \tmp12_reg_1371_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp12_fu_488_p2[4]),
        .Q(\tmp12_reg_1371_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \tmp12_reg_1371_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp12_fu_488_p2[5]),
        .Q(\tmp12_reg_1371_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \tmp12_reg_1371_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp12_fu_488_p2[6]),
        .Q(\tmp12_reg_1371_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \tmp12_reg_1371_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\tmp12_reg_1371[7]_i_1_n_5 ),
        .Q(\tmp12_reg_1371_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \tmp12_reg_1371_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\tmp12_reg_1371[8]_i_1_n_5 ),
        .Q(\tmp12_reg_1371_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \tmp12_reg_1371_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp12_fu_488_p2[9]),
        .Q(\tmp12_reg_1371_reg_n_5_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \xor_ln24_2_reg_1422[0]_i_1 
       (.I0(\icmp_ln32_reg_1385_reg_n_5_[0] ),
        .I1(or_ln27_1_fu_1015_p3),
        .O(\xor_ln24_2_reg_1422[0]_i_1_n_5 ));
  FDRE \xor_ln24_2_reg_1422_reg[0] 
       (.C(ap_clk),
        .CE(and_ln24_reg_14280),
        .D(\xor_ln24_2_reg_1422[0]_i_1_n_5 ),
        .Q(xor_ln24_2_reg_1422),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \zext_ln27_1_reg_1329[0]_i_1 
       (.I0(or_ln27_1_fu_1015_p3),
        .I1(\icmp_ln24_reg_1376_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(select_ln24_23_reg_1478),
        .O(\zext_ln27_1_reg_1329[0]_i_1_n_5 ));
  FDRE \zext_ln27_1_reg_1329_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\zext_ln27_1_reg_1329[0]_i_1_n_5 ),
        .Q(zext_ln27_1_reg_1329),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \zext_ln40_12_reg_1518[4]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln24_reg_1376_reg_n_5_[0] ),
        .O(add_ln40_3_reg_15230));
  FDRE \zext_ln40_12_reg_1518_reg[1] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15230),
        .D(zext_ln40_12_fu_731_p1[1]),
        .Q(zext_ln40_12_reg_1518_reg[1]),
        .R(1'b0));
  FDRE \zext_ln40_12_reg_1518_reg[2] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15230),
        .D(zext_ln40_12_fu_731_p1[2]),
        .Q(zext_ln40_12_reg_1518_reg[2]),
        .R(1'b0));
  FDRE \zext_ln40_12_reg_1518_reg[3] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15230),
        .D(zext_ln40_12_fu_731_p1[3]),
        .Q(zext_ln40_12_reg_1518_reg[3]),
        .R(1'b0));
  FDRE \zext_ln40_12_reg_1518_reg[4] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15230),
        .D(zext_ln40_12_fu_731_p1[4]),
        .Q(zext_ln40_12_reg_1518_reg[4]),
        .R(1'b0));
  FDRE \zext_ln40_1_reg_1501_reg[1] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15230),
        .D(\out_w_0_mid2_reg_1445_reg_n_5_[1] ),
        .Q(zext_ln40_1_reg_1501[1]),
        .R(1'b0));
  FDRE \zext_ln40_1_reg_1501_reg[2] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15230),
        .D(\out_w_0_mid2_reg_1445_reg_n_5_[2] ),
        .Q(zext_ln40_1_reg_1501[2]),
        .R(1'b0));
  FDRE \zext_ln40_1_reg_1501_reg[3] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15230),
        .D(\out_w_0_mid2_reg_1445_reg_n_5_[3] ),
        .Q(zext_ln40_1_reg_1501[3]),
        .R(1'b0));
  FDRE \zext_ln40_1_reg_1501_reg[4] 
       (.C(ap_clk),
        .CE(add_ln40_3_reg_15230),
        .D(\out_w_0_mid2_reg_1445_reg_n_5_[4] ),
        .Q(zext_ln40_1_reg_1501[4]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv2d_fix_1
   (ap_enable_reg_pp0_iter2_reg_0,
    SeparableConv2D_2_w_s_ce0,
    SeparableConv2D_3_w_s_ce0,
    SeparableConv2D_2_w_s_ce1,
    SeparableConv2D_3_w_s_ce1,
    D,
    \add_ln48_17_reg_1674_reg[0]_0 ,
    \add_ln48_17_reg_1674_reg[1]_0 ,
    \add_ln48_17_reg_1674_reg[2]_0 ,
    \add_ln48_17_reg_1674_reg[3]_0 ,
    \add_ln48_17_reg_1674_reg[4]_0 ,
    \add_ln48_17_reg_1674_reg[5]_0 ,
    \add_ln48_17_reg_1674_reg[6]_0 ,
    \add_ln48_17_reg_1674_reg[7]_0 ,
    \add_ln48_17_reg_1674_reg[8]_0 ,
    \add_ln48_17_reg_1674_reg[9]_0 ,
    \add_ln48_17_reg_1674_reg[10]_0 ,
    \add_ln48_17_reg_1674_reg[11]_0 ,
    \add_ln48_17_reg_1674_reg[12]_0 ,
    \add_ln48_17_reg_1674_reg[13]_0 ,
    \add_ln48_17_reg_1674_reg[14]_0 ,
    \add_ln48_17_reg_1674_reg[15]_0 ,
    \add_ln48_reg_1549_pp0_iter2_reg_reg[0]_0 ,
    output_r_address0,
    \add_ln48_reg_1549_pp0_iter2_reg_reg[1]_0 ,
    \add_ln48_reg_1549_pp0_iter2_reg_reg[2]_0 ,
    \add_ln48_reg_1549_pp0_iter2_reg_reg[3]_0 ,
    \add_ln48_reg_1549_pp0_iter2_reg_reg[4]_0 ,
    \add_ln48_reg_1549_pp0_iter2_reg_reg[5]_0 ,
    \add_ln48_reg_1549_pp0_iter2_reg_reg[6]_0 ,
    \add_ln48_reg_1549_pp0_iter2_reg_reg[7]_0 ,
    \add_ln48_reg_1549_pp0_iter2_reg_reg[8]_0 ,
    WEA,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[4]_0 ,
    \ap_CS_fsm_reg[6]_0 ,
    ADDRARDADDR,
    ADDRBWRADDR,
    grp_depthwise_conv2d_fix_1_fu_450_input_r_ce0,
    grp_depthwise_conv2d_fix_1_fu_450_input_r_ce1,
    grp_depthwise_conv2d_fix_1_fu_450_input_r_address0,
    grp_depthwise_conv2d_fix_1_fu_450_input_r_address1,
    Q,
    ram_reg_7,
    ram_reg_7_0,
    ram_reg_0_i_23,
    ram_reg_0_i_23_0,
    ram_reg_0_i_23_1,
    grp_depthwise_conv2d_fix_1_fu_450_ap_start_reg,
    ram_reg_7_1,
    ram_reg_7_2,
    ram_reg_2,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    input_data_data_V_0_ack_out,
    ram_reg_2_0,
    ram_reg_2_1,
    ram_reg_2_2,
    ap_rst_n_inv,
    ap_clk,
    B,
    q1,
    mul_ln40_11_reg_1564_reg_0,
    q0,
    ap_rst_n);
  output ap_enable_reg_pp0_iter2_reg_0;
  output SeparableConv2D_2_w_s_ce0;
  output SeparableConv2D_3_w_s_ce0;
  output SeparableConv2D_2_w_s_ce1;
  output SeparableConv2D_3_w_s_ce1;
  output [3:0]D;
  output \add_ln48_17_reg_1674_reg[0]_0 ;
  output \add_ln48_17_reg_1674_reg[1]_0 ;
  output \add_ln48_17_reg_1674_reg[2]_0 ;
  output \add_ln48_17_reg_1674_reg[3]_0 ;
  output \add_ln48_17_reg_1674_reg[4]_0 ;
  output \add_ln48_17_reg_1674_reg[5]_0 ;
  output \add_ln48_17_reg_1674_reg[6]_0 ;
  output \add_ln48_17_reg_1674_reg[7]_0 ;
  output \add_ln48_17_reg_1674_reg[8]_0 ;
  output \add_ln48_17_reg_1674_reg[9]_0 ;
  output \add_ln48_17_reg_1674_reg[10]_0 ;
  output \add_ln48_17_reg_1674_reg[11]_0 ;
  output \add_ln48_17_reg_1674_reg[12]_0 ;
  output \add_ln48_17_reg_1674_reg[13]_0 ;
  output \add_ln48_17_reg_1674_reg[14]_0 ;
  output \add_ln48_17_reg_1674_reg[15]_0 ;
  output \add_ln48_reg_1549_pp0_iter2_reg_reg[0]_0 ;
  output [1:0]output_r_address0;
  output \add_ln48_reg_1549_pp0_iter2_reg_reg[1]_0 ;
  output \add_ln48_reg_1549_pp0_iter2_reg_reg[2]_0 ;
  output \add_ln48_reg_1549_pp0_iter2_reg_reg[3]_0 ;
  output \add_ln48_reg_1549_pp0_iter2_reg_reg[4]_0 ;
  output \add_ln48_reg_1549_pp0_iter2_reg_reg[5]_0 ;
  output \add_ln48_reg_1549_pp0_iter2_reg_reg[6]_0 ;
  output \add_ln48_reg_1549_pp0_iter2_reg_reg[7]_0 ;
  output \add_ln48_reg_1549_pp0_iter2_reg_reg[8]_0 ;
  output [1:0]WEA;
  output [1:0]\ap_CS_fsm_reg[1]_0 ;
  output \ap_CS_fsm_reg[4]_0 ;
  output \ap_CS_fsm_reg[6]_0 ;
  output [6:0]ADDRARDADDR;
  output [6:0]ADDRBWRADDR;
  output grp_depthwise_conv2d_fix_1_fu_450_input_r_ce0;
  output grp_depthwise_conv2d_fix_1_fu_450_input_r_ce1;
  output [10:0]grp_depthwise_conv2d_fix_1_fu_450_input_r_address0;
  output [9:0]grp_depthwise_conv2d_fix_1_fu_450_input_r_address1;
  input [4:0]Q;
  input ram_reg_7;
  input ram_reg_7_0;
  input ram_reg_0_i_23;
  input [0:0]ram_reg_0_i_23_0;
  input ram_reg_0_i_23_1;
  input grp_depthwise_conv2d_fix_1_fu_450_ap_start_reg;
  input [15:0]ram_reg_7_1;
  input [15:0]ram_reg_7_2;
  input ram_reg_2;
  input [8:0]ram_reg_0;
  input [8:0]ram_reg_0_0;
  input ram_reg_0_1;
  input input_data_data_V_0_ack_out;
  input ram_reg_2_0;
  input ram_reg_2_1;
  input ram_reg_2_2;
  input ap_rst_n_inv;
  input ap_clk;
  input [14:0]B;
  input [15:0]q1;
  input [14:0]mul_ln40_11_reg_1564_reg_0;
  input [15:0]q0;
  input ap_rst_n;

  wire [6:0]A;
  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [14:0]B;
  wire [3:0]B_0;
  wire [3:0]C;
  wire [3:0]D;
  wire [4:0]Q;
  wire SeparableConv2D_2_w_s_ce0;
  wire SeparableConv2D_2_w_s_ce1;
  wire SeparableConv2D_3_w_s_ce0;
  wire SeparableConv2D_3_w_s_ce1;
  wire [1:0]WEA;
  wire [10:0]add_ln23_fu_504_p2;
  wire [10:0]add_ln23_reg_1209;
  wire add_ln23_reg_12090;
  wire \add_ln23_reg_1209[10]_i_3_n_5 ;
  wire [6:2]add_ln24_10_fu_599_p2;
  wire [6:0]add_ln24_10_reg_1296;
  wire add_ln24_10_reg_12960;
  wire [6:2]add_ln24_11_fu_667_p2;
  wire [6:0]add_ln24_11_reg_1338;
  wire add_ln24_11_reg_13380;
  wire [6:1]add_ln24_12_fu_672_p2;
  wire [6:0]add_ln24_12_reg_1343;
  wire [6:1]add_ln24_13_fu_703_p2;
  wire [6:0]add_ln24_13_reg_1385;
  wire add_ln24_13_reg_13850;
  wire [6:3]add_ln24_14_fu_708_p2;
  wire [6:0]add_ln24_14_reg_1390;
  wire [6:1]add_ln24_8_fu_534_p2;
  wire [6:0]add_ln24_8_reg_1235;
  wire add_ln24_8_reg_12350;
  wire \add_ln24_8_reg_1235[6]_i_2_n_5 ;
  wire [6:0]add_ln24_9_fu_540_p2;
  wire [6:0]add_ln24_9_reg_1240;
  wire \add_ln24_9_reg_1240[4]_i_2_n_5 ;
  wire \add_ln24_9_reg_1240[6]_i_2_n_5 ;
  wire [6:0]add_ln24_fu_586_p2;
  wire [6:0]add_ln24_reg_1281;
  wire [5:3]add_ln27_2_fu_484_p2;
  wire [5:3]add_ln27_2_reg_1194;
  wire add_ln27_2_reg_11940;
  wire [5:3]add_ln27_fu_436_p2;
  wire [5:0]add_ln27_reg_1153;
  wire [7:0]add_ln32_2_fu_580_p2;
  wire [7:0]add_ln32_2_reg_1271;
  wire add_ln32_2_reg_12710;
  wire \add_ln32_2_reg_1271[7]_i_3_n_5 ;
  wire [10:0]add_ln40_12_fu_789_p2;
  wire [10:0]add_ln40_12_reg_1484;
  wire add_ln40_12_reg_14840;
  wire \add_ln40_12_reg_1484[3]_i_2_n_5 ;
  wire \add_ln40_12_reg_1484[3]_i_3_n_5 ;
  wire \add_ln40_12_reg_1484[3]_i_4_n_5 ;
  wire \add_ln40_12_reg_1484[3]_i_5_n_5 ;
  wire \add_ln40_12_reg_1484_reg[10]_i_1_n_7 ;
  wire \add_ln40_12_reg_1484_reg[10]_i_1_n_8 ;
  wire \add_ln40_12_reg_1484_reg[3]_i_1_n_5 ;
  wire \add_ln40_12_reg_1484_reg[3]_i_1_n_6 ;
  wire \add_ln40_12_reg_1484_reg[3]_i_1_n_7 ;
  wire \add_ln40_12_reg_1484_reg[3]_i_1_n_8 ;
  wire \add_ln40_12_reg_1484_reg[7]_i_1_n_5 ;
  wire \add_ln40_12_reg_1484_reg[7]_i_1_n_6 ;
  wire \add_ln40_12_reg_1484_reg[7]_i_1_n_7 ;
  wire \add_ln40_12_reg_1484_reg[7]_i_1_n_8 ;
  wire [10:0]add_ln40_14_fu_752_p2;
  wire [10:0]add_ln40_14_reg_1433;
  wire \add_ln40_14_reg_1433[3]_i_2_n_5 ;
  wire \add_ln40_14_reg_1433[3]_i_3_n_5 ;
  wire \add_ln40_14_reg_1433[3]_i_4_n_5 ;
  wire \add_ln40_14_reg_1433[3]_i_5_n_5 ;
  wire \add_ln40_14_reg_1433_reg[10]_i_1_n_7 ;
  wire \add_ln40_14_reg_1433_reg[10]_i_1_n_8 ;
  wire \add_ln40_14_reg_1433_reg[3]_i_1_n_5 ;
  wire \add_ln40_14_reg_1433_reg[3]_i_1_n_6 ;
  wire \add_ln40_14_reg_1433_reg[3]_i_1_n_7 ;
  wire \add_ln40_14_reg_1433_reg[3]_i_1_n_8 ;
  wire \add_ln40_14_reg_1433_reg[7]_i_1_n_5 ;
  wire \add_ln40_14_reg_1433_reg[7]_i_1_n_6 ;
  wire \add_ln40_14_reg_1433_reg[7]_i_1_n_7 ;
  wire \add_ln40_14_reg_1433_reg[7]_i_1_n_8 ;
  wire [10:0]add_ln40_15_fu_798_p2;
  wire [10:0]add_ln40_15_reg_1494;
  wire \add_ln40_15_reg_1494[3]_i_2_n_5 ;
  wire \add_ln40_15_reg_1494[3]_i_3_n_5 ;
  wire \add_ln40_15_reg_1494[3]_i_4_n_5 ;
  wire \add_ln40_15_reg_1494[3]_i_5_n_5 ;
  wire \add_ln40_15_reg_1494_reg[10]_i_1_n_7 ;
  wire \add_ln40_15_reg_1494_reg[10]_i_1_n_8 ;
  wire \add_ln40_15_reg_1494_reg[3]_i_1_n_5 ;
  wire \add_ln40_15_reg_1494_reg[3]_i_1_n_6 ;
  wire \add_ln40_15_reg_1494_reg[3]_i_1_n_7 ;
  wire \add_ln40_15_reg_1494_reg[3]_i_1_n_8 ;
  wire \add_ln40_15_reg_1494_reg[7]_i_1_n_5 ;
  wire \add_ln40_15_reg_1494_reg[7]_i_1_n_6 ;
  wire \add_ln40_15_reg_1494_reg[7]_i_1_n_7 ;
  wire \add_ln40_15_reg_1494_reg[7]_i_1_n_8 ;
  wire [10:0]add_ln40_16_fu_817_p2;
  wire [10:0]add_ln40_16_reg_1524;
  wire add_ln40_16_reg_15240;
  wire \add_ln40_16_reg_1524[3]_i_2_n_5 ;
  wire \add_ln40_16_reg_1524[3]_i_3_n_5 ;
  wire \add_ln40_16_reg_1524[3]_i_4_n_5 ;
  wire \add_ln40_16_reg_1524[3]_i_5_n_5 ;
  wire \add_ln40_16_reg_1524_reg[10]_i_1_n_7 ;
  wire \add_ln40_16_reg_1524_reg[10]_i_1_n_8 ;
  wire \add_ln40_16_reg_1524_reg[3]_i_1_n_5 ;
  wire \add_ln40_16_reg_1524_reg[3]_i_1_n_6 ;
  wire \add_ln40_16_reg_1524_reg[3]_i_1_n_7 ;
  wire \add_ln40_16_reg_1524_reg[3]_i_1_n_8 ;
  wire \add_ln40_16_reg_1524_reg[7]_i_1_n_5 ;
  wire \add_ln40_16_reg_1524_reg[7]_i_1_n_6 ;
  wire \add_ln40_16_reg_1524_reg[7]_i_1_n_7 ;
  wire \add_ln40_16_reg_1524_reg[7]_i_1_n_8 ;
  wire [10:0]add_ln40_17_fu_821_p2;
  wire [10:0]add_ln40_17_reg_1529;
  wire \add_ln40_17_reg_1529[3]_i_2_n_5 ;
  wire \add_ln40_17_reg_1529[3]_i_3_n_5 ;
  wire \add_ln40_17_reg_1529[3]_i_4_n_5 ;
  wire \add_ln40_17_reg_1529[3]_i_5_n_5 ;
  wire \add_ln40_17_reg_1529_reg[10]_i_1_n_7 ;
  wire \add_ln40_17_reg_1529_reg[10]_i_1_n_8 ;
  wire \add_ln40_17_reg_1529_reg[3]_i_1_n_5 ;
  wire \add_ln40_17_reg_1529_reg[3]_i_1_n_6 ;
  wire \add_ln40_17_reg_1529_reg[3]_i_1_n_7 ;
  wire \add_ln40_17_reg_1529_reg[3]_i_1_n_8 ;
  wire \add_ln40_17_reg_1529_reg[7]_i_1_n_5 ;
  wire \add_ln40_17_reg_1529_reg[7]_i_1_n_6 ;
  wire \add_ln40_17_reg_1529_reg[7]_i_1_n_7 ;
  wire \add_ln40_17_reg_1529_reg[7]_i_1_n_8 ;
  wire [10:0]add_ln40_18_fu_825_p2;
  wire [10:0]add_ln40_18_reg_1534;
  wire \add_ln40_18_reg_1534[3]_i_2_n_5 ;
  wire \add_ln40_18_reg_1534[3]_i_3_n_5 ;
  wire \add_ln40_18_reg_1534[3]_i_4_n_5 ;
  wire \add_ln40_18_reg_1534[3]_i_5_n_5 ;
  wire \add_ln40_18_reg_1534_reg[10]_i_1_n_7 ;
  wire \add_ln40_18_reg_1534_reg[10]_i_1_n_8 ;
  wire \add_ln40_18_reg_1534_reg[3]_i_1_n_5 ;
  wire \add_ln40_18_reg_1534_reg[3]_i_1_n_6 ;
  wire \add_ln40_18_reg_1534_reg[3]_i_1_n_7 ;
  wire \add_ln40_18_reg_1534_reg[3]_i_1_n_8 ;
  wire \add_ln40_18_reg_1534_reg[7]_i_1_n_5 ;
  wire \add_ln40_18_reg_1534_reg[7]_i_1_n_6 ;
  wire \add_ln40_18_reg_1534_reg[7]_i_1_n_7 ;
  wire \add_ln40_18_reg_1534_reg[7]_i_1_n_8 ;
  wire [10:0]add_ln40_19_fu_829_p2;
  wire [10:0]add_ln40_19_reg_1539;
  wire \add_ln40_19_reg_1539[3]_i_2_n_5 ;
  wire \add_ln40_19_reg_1539[3]_i_3_n_5 ;
  wire \add_ln40_19_reg_1539[3]_i_4_n_5 ;
  wire \add_ln40_19_reg_1539[3]_i_5_n_5 ;
  wire \add_ln40_19_reg_1539_reg[10]_i_1_n_7 ;
  wire \add_ln40_19_reg_1539_reg[10]_i_1_n_8 ;
  wire \add_ln40_19_reg_1539_reg[3]_i_1_n_5 ;
  wire \add_ln40_19_reg_1539_reg[3]_i_1_n_6 ;
  wire \add_ln40_19_reg_1539_reg[3]_i_1_n_7 ;
  wire \add_ln40_19_reg_1539_reg[3]_i_1_n_8 ;
  wire \add_ln40_19_reg_1539_reg[7]_i_1_n_5 ;
  wire \add_ln40_19_reg_1539_reg[7]_i_1_n_6 ;
  wire \add_ln40_19_reg_1539_reg[7]_i_1_n_7 ;
  wire \add_ln40_19_reg_1539_reg[7]_i_1_n_8 ;
  wire [10:0]add_ln40_20_fu_833_p2;
  wire [10:0]add_ln40_20_reg_1544;
  wire \add_ln40_20_reg_1544[3]_i_2_n_5 ;
  wire \add_ln40_20_reg_1544[3]_i_3_n_5 ;
  wire \add_ln40_20_reg_1544[3]_i_4_n_5 ;
  wire \add_ln40_20_reg_1544[3]_i_5_n_5 ;
  wire \add_ln40_20_reg_1544_reg[10]_i_2_n_7 ;
  wire \add_ln40_20_reg_1544_reg[10]_i_2_n_8 ;
  wire \add_ln40_20_reg_1544_reg[3]_i_1_n_5 ;
  wire \add_ln40_20_reg_1544_reg[3]_i_1_n_6 ;
  wire \add_ln40_20_reg_1544_reg[3]_i_1_n_7 ;
  wire \add_ln40_20_reg_1544_reg[3]_i_1_n_8 ;
  wire \add_ln40_20_reg_1544_reg[7]_i_1_n_5 ;
  wire \add_ln40_20_reg_1544_reg[7]_i_1_n_6 ;
  wire \add_ln40_20_reg_1544_reg[7]_i_1_n_7 ;
  wire \add_ln40_20_reg_1544_reg[7]_i_1_n_8 ;
  wire [10:0]add_ln40_fu_738_p2;
  wire [10:0]add_ln40_reg_1422;
  wire \add_ln40_reg_1422[3]_i_2_n_5 ;
  wire \add_ln40_reg_1422[3]_i_3_n_5 ;
  wire \add_ln40_reg_1422[3]_i_4_n_5 ;
  wire \add_ln40_reg_1422[3]_i_5_n_5 ;
  wire \add_ln40_reg_1422_reg[10]_i_1_n_7 ;
  wire \add_ln40_reg_1422_reg[10]_i_1_n_8 ;
  wire \add_ln40_reg_1422_reg[3]_i_1_n_5 ;
  wire \add_ln40_reg_1422_reg[3]_i_1_n_6 ;
  wire \add_ln40_reg_1422_reg[3]_i_1_n_7 ;
  wire \add_ln40_reg_1422_reg[3]_i_1_n_8 ;
  wire \add_ln40_reg_1422_reg[7]_i_1_n_5 ;
  wire \add_ln40_reg_1422_reg[7]_i_1_n_6 ;
  wire \add_ln40_reg_1422_reg[7]_i_1_n_7 ;
  wire \add_ln40_reg_1422_reg[7]_i_1_n_8 ;
  wire [15:0]add_ln48_10_fu_940_p2;
  wire [15:0]add_ln48_10_reg_1629;
  wire add_ln48_10_reg_16290;
  wire \add_ln48_10_reg_1629[11]_i_2_n_5 ;
  wire \add_ln48_10_reg_1629[11]_i_3_n_5 ;
  wire \add_ln48_10_reg_1629[11]_i_4_n_5 ;
  wire \add_ln48_10_reg_1629[11]_i_5_n_5 ;
  wire \add_ln48_10_reg_1629[15]_i_2_n_5 ;
  wire \add_ln48_10_reg_1629[15]_i_3_n_5 ;
  wire \add_ln48_10_reg_1629[15]_i_4_n_5 ;
  wire \add_ln48_10_reg_1629[15]_i_5_n_5 ;
  wire \add_ln48_10_reg_1629[3]_i_2_n_5 ;
  wire \add_ln48_10_reg_1629[3]_i_3_n_5 ;
  wire \add_ln48_10_reg_1629[3]_i_4_n_5 ;
  wire \add_ln48_10_reg_1629[3]_i_5_n_5 ;
  wire \add_ln48_10_reg_1629[7]_i_2_n_5 ;
  wire \add_ln48_10_reg_1629[7]_i_3_n_5 ;
  wire \add_ln48_10_reg_1629[7]_i_4_n_5 ;
  wire \add_ln48_10_reg_1629[7]_i_5_n_5 ;
  wire \add_ln48_10_reg_1629_reg[11]_i_1_n_5 ;
  wire \add_ln48_10_reg_1629_reg[11]_i_1_n_6 ;
  wire \add_ln48_10_reg_1629_reg[11]_i_1_n_7 ;
  wire \add_ln48_10_reg_1629_reg[11]_i_1_n_8 ;
  wire \add_ln48_10_reg_1629_reg[15]_i_1_n_6 ;
  wire \add_ln48_10_reg_1629_reg[15]_i_1_n_7 ;
  wire \add_ln48_10_reg_1629_reg[15]_i_1_n_8 ;
  wire \add_ln48_10_reg_1629_reg[3]_i_1_n_5 ;
  wire \add_ln48_10_reg_1629_reg[3]_i_1_n_6 ;
  wire \add_ln48_10_reg_1629_reg[3]_i_1_n_7 ;
  wire \add_ln48_10_reg_1629_reg[3]_i_1_n_8 ;
  wire \add_ln48_10_reg_1629_reg[7]_i_1_n_5 ;
  wire \add_ln48_10_reg_1629_reg[7]_i_1_n_6 ;
  wire \add_ln48_10_reg_1629_reg[7]_i_1_n_7 ;
  wire \add_ln48_10_reg_1629_reg[7]_i_1_n_8 ;
  wire [15:0]add_ln48_12_fu_981_p2;
  wire [15:0]add_ln48_12_reg_1644;
  wire add_ln48_12_reg_16440;
  wire \add_ln48_12_reg_1644[11]_i_2_n_5 ;
  wire \add_ln48_12_reg_1644[11]_i_3_n_5 ;
  wire \add_ln48_12_reg_1644[11]_i_4_n_5 ;
  wire \add_ln48_12_reg_1644[11]_i_5_n_5 ;
  wire \add_ln48_12_reg_1644[11]_i_6_n_5 ;
  wire \add_ln48_12_reg_1644[11]_i_7_n_5 ;
  wire \add_ln48_12_reg_1644[11]_i_8_n_5 ;
  wire \add_ln48_12_reg_1644[11]_i_9_n_5 ;
  wire \add_ln48_12_reg_1644[15]_i_2_n_5 ;
  wire \add_ln48_12_reg_1644[15]_i_3_n_5 ;
  wire \add_ln48_12_reg_1644[15]_i_4_n_5 ;
  wire \add_ln48_12_reg_1644[15]_i_5_n_5 ;
  wire \add_ln48_12_reg_1644[15]_i_6_n_5 ;
  wire \add_ln48_12_reg_1644[15]_i_7_n_5 ;
  wire \add_ln48_12_reg_1644[15]_i_8_n_5 ;
  wire \add_ln48_12_reg_1644[3]_i_2_n_5 ;
  wire \add_ln48_12_reg_1644[3]_i_3_n_5 ;
  wire \add_ln48_12_reg_1644[3]_i_4_n_5 ;
  wire \add_ln48_12_reg_1644[3]_i_5_n_5 ;
  wire \add_ln48_12_reg_1644[3]_i_6_n_5 ;
  wire \add_ln48_12_reg_1644[3]_i_7_n_5 ;
  wire \add_ln48_12_reg_1644[3]_i_8_n_5 ;
  wire \add_ln48_12_reg_1644[7]_i_2_n_5 ;
  wire \add_ln48_12_reg_1644[7]_i_3_n_5 ;
  wire \add_ln48_12_reg_1644[7]_i_4_n_5 ;
  wire \add_ln48_12_reg_1644[7]_i_5_n_5 ;
  wire \add_ln48_12_reg_1644[7]_i_6_n_5 ;
  wire \add_ln48_12_reg_1644[7]_i_7_n_5 ;
  wire \add_ln48_12_reg_1644[7]_i_8_n_5 ;
  wire \add_ln48_12_reg_1644[7]_i_9_n_5 ;
  wire \add_ln48_12_reg_1644_reg[11]_i_1_n_5 ;
  wire \add_ln48_12_reg_1644_reg[11]_i_1_n_6 ;
  wire \add_ln48_12_reg_1644_reg[11]_i_1_n_7 ;
  wire \add_ln48_12_reg_1644_reg[11]_i_1_n_8 ;
  wire \add_ln48_12_reg_1644_reg[15]_i_1_n_6 ;
  wire \add_ln48_12_reg_1644_reg[15]_i_1_n_7 ;
  wire \add_ln48_12_reg_1644_reg[15]_i_1_n_8 ;
  wire \add_ln48_12_reg_1644_reg[3]_i_1_n_5 ;
  wire \add_ln48_12_reg_1644_reg[3]_i_1_n_6 ;
  wire \add_ln48_12_reg_1644_reg[3]_i_1_n_7 ;
  wire \add_ln48_12_reg_1644_reg[3]_i_1_n_8 ;
  wire \add_ln48_12_reg_1644_reg[7]_i_1_n_5 ;
  wire \add_ln48_12_reg_1644_reg[7]_i_1_n_6 ;
  wire \add_ln48_12_reg_1644_reg[7]_i_1_n_7 ;
  wire \add_ln48_12_reg_1644_reg[7]_i_1_n_8 ;
  wire [15:0]add_ln48_13_fu_986_p2;
  wire [15:0]add_ln48_13_reg_1649;
  wire \add_ln48_13_reg_1649[11]_i_2_n_5 ;
  wire \add_ln48_13_reg_1649[11]_i_3_n_5 ;
  wire \add_ln48_13_reg_1649[11]_i_4_n_5 ;
  wire \add_ln48_13_reg_1649[11]_i_5_n_5 ;
  wire \add_ln48_13_reg_1649[15]_i_2_n_5 ;
  wire \add_ln48_13_reg_1649[15]_i_3_n_5 ;
  wire \add_ln48_13_reg_1649[15]_i_4_n_5 ;
  wire \add_ln48_13_reg_1649[15]_i_5_n_5 ;
  wire \add_ln48_13_reg_1649[3]_i_2_n_5 ;
  wire \add_ln48_13_reg_1649[3]_i_3_n_5 ;
  wire \add_ln48_13_reg_1649[3]_i_4_n_5 ;
  wire \add_ln48_13_reg_1649[3]_i_5_n_5 ;
  wire \add_ln48_13_reg_1649[7]_i_2_n_5 ;
  wire \add_ln48_13_reg_1649[7]_i_3_n_5 ;
  wire \add_ln48_13_reg_1649[7]_i_4_n_5 ;
  wire \add_ln48_13_reg_1649[7]_i_5_n_5 ;
  wire \add_ln48_13_reg_1649_reg[11]_i_1_n_5 ;
  wire \add_ln48_13_reg_1649_reg[11]_i_1_n_6 ;
  wire \add_ln48_13_reg_1649_reg[11]_i_1_n_7 ;
  wire \add_ln48_13_reg_1649_reg[11]_i_1_n_8 ;
  wire \add_ln48_13_reg_1649_reg[15]_i_1_n_6 ;
  wire \add_ln48_13_reg_1649_reg[15]_i_1_n_7 ;
  wire \add_ln48_13_reg_1649_reg[15]_i_1_n_8 ;
  wire \add_ln48_13_reg_1649_reg[3]_i_1_n_5 ;
  wire \add_ln48_13_reg_1649_reg[3]_i_1_n_6 ;
  wire \add_ln48_13_reg_1649_reg[3]_i_1_n_7 ;
  wire \add_ln48_13_reg_1649_reg[3]_i_1_n_8 ;
  wire \add_ln48_13_reg_1649_reg[7]_i_1_n_5 ;
  wire \add_ln48_13_reg_1649_reg[7]_i_1_n_6 ;
  wire \add_ln48_13_reg_1649_reg[7]_i_1_n_7 ;
  wire \add_ln48_13_reg_1649_reg[7]_i_1_n_8 ;
  wire [15:0]add_ln48_15_fu_1031_p2;
  wire [15:0]add_ln48_15_reg_1669;
  wire add_ln48_15_reg_16690;
  wire \add_ln48_15_reg_1669[11]_i_2_n_5 ;
  wire \add_ln48_15_reg_1669[11]_i_3_n_5 ;
  wire \add_ln48_15_reg_1669[11]_i_4_n_5 ;
  wire \add_ln48_15_reg_1669[11]_i_5_n_5 ;
  wire \add_ln48_15_reg_1669[11]_i_6_n_5 ;
  wire \add_ln48_15_reg_1669[11]_i_7_n_5 ;
  wire \add_ln48_15_reg_1669[11]_i_8_n_5 ;
  wire \add_ln48_15_reg_1669[11]_i_9_n_5 ;
  wire \add_ln48_15_reg_1669[15]_i_3_n_5 ;
  wire \add_ln48_15_reg_1669[15]_i_4_n_5 ;
  wire \add_ln48_15_reg_1669[15]_i_5_n_5 ;
  wire \add_ln48_15_reg_1669[15]_i_6_n_5 ;
  wire \add_ln48_15_reg_1669[15]_i_7_n_5 ;
  wire \add_ln48_15_reg_1669[15]_i_8_n_5 ;
  wire \add_ln48_15_reg_1669[15]_i_9_n_5 ;
  wire \add_ln48_15_reg_1669[3]_i_2_n_5 ;
  wire \add_ln48_15_reg_1669[3]_i_3_n_5 ;
  wire \add_ln48_15_reg_1669[3]_i_4_n_5 ;
  wire \add_ln48_15_reg_1669[3]_i_5_n_5 ;
  wire \add_ln48_15_reg_1669[3]_i_6_n_5 ;
  wire \add_ln48_15_reg_1669[3]_i_7_n_5 ;
  wire \add_ln48_15_reg_1669[3]_i_8_n_5 ;
  wire \add_ln48_15_reg_1669[7]_i_2_n_5 ;
  wire \add_ln48_15_reg_1669[7]_i_3_n_5 ;
  wire \add_ln48_15_reg_1669[7]_i_4_n_5 ;
  wire \add_ln48_15_reg_1669[7]_i_5_n_5 ;
  wire \add_ln48_15_reg_1669[7]_i_6_n_5 ;
  wire \add_ln48_15_reg_1669[7]_i_7_n_5 ;
  wire \add_ln48_15_reg_1669[7]_i_8_n_5 ;
  wire \add_ln48_15_reg_1669[7]_i_9_n_5 ;
  wire \add_ln48_15_reg_1669_reg[11]_i_1_n_5 ;
  wire \add_ln48_15_reg_1669_reg[11]_i_1_n_6 ;
  wire \add_ln48_15_reg_1669_reg[11]_i_1_n_7 ;
  wire \add_ln48_15_reg_1669_reg[11]_i_1_n_8 ;
  wire \add_ln48_15_reg_1669_reg[15]_i_2_n_6 ;
  wire \add_ln48_15_reg_1669_reg[15]_i_2_n_7 ;
  wire \add_ln48_15_reg_1669_reg[15]_i_2_n_8 ;
  wire \add_ln48_15_reg_1669_reg[3]_i_1_n_5 ;
  wire \add_ln48_15_reg_1669_reg[3]_i_1_n_6 ;
  wire \add_ln48_15_reg_1669_reg[3]_i_1_n_7 ;
  wire \add_ln48_15_reg_1669_reg[3]_i_1_n_8 ;
  wire \add_ln48_15_reg_1669_reg[7]_i_1_n_5 ;
  wire \add_ln48_15_reg_1669_reg[7]_i_1_n_6 ;
  wire \add_ln48_15_reg_1669_reg[7]_i_1_n_7 ;
  wire \add_ln48_15_reg_1669_reg[7]_i_1_n_8 ;
  wire [15:0]add_ln48_17_fu_1040_p2;
  wire add_ln48_17_reg_16740;
  wire \add_ln48_17_reg_1674[11]_i_2_n_5 ;
  wire \add_ln48_17_reg_1674[11]_i_3_n_5 ;
  wire \add_ln48_17_reg_1674[11]_i_4_n_5 ;
  wire \add_ln48_17_reg_1674[11]_i_5_n_5 ;
  wire \add_ln48_17_reg_1674[11]_i_6_n_5 ;
  wire \add_ln48_17_reg_1674[11]_i_7_n_5 ;
  wire \add_ln48_17_reg_1674[11]_i_8_n_5 ;
  wire \add_ln48_17_reg_1674[11]_i_9_n_5 ;
  wire \add_ln48_17_reg_1674[15]_i_3_n_5 ;
  wire \add_ln48_17_reg_1674[15]_i_4_n_5 ;
  wire \add_ln48_17_reg_1674[15]_i_5_n_5 ;
  wire \add_ln48_17_reg_1674[15]_i_6_n_5 ;
  wire \add_ln48_17_reg_1674[15]_i_7_n_5 ;
  wire \add_ln48_17_reg_1674[15]_i_8_n_5 ;
  wire \add_ln48_17_reg_1674[15]_i_9_n_5 ;
  wire \add_ln48_17_reg_1674[3]_i_2_n_5 ;
  wire \add_ln48_17_reg_1674[3]_i_3_n_5 ;
  wire \add_ln48_17_reg_1674[3]_i_4_n_5 ;
  wire \add_ln48_17_reg_1674[3]_i_5_n_5 ;
  wire \add_ln48_17_reg_1674[3]_i_6_n_5 ;
  wire \add_ln48_17_reg_1674[3]_i_7_n_5 ;
  wire \add_ln48_17_reg_1674[3]_i_8_n_5 ;
  wire \add_ln48_17_reg_1674[7]_i_2_n_5 ;
  wire \add_ln48_17_reg_1674[7]_i_3_n_5 ;
  wire \add_ln48_17_reg_1674[7]_i_4_n_5 ;
  wire \add_ln48_17_reg_1674[7]_i_5_n_5 ;
  wire \add_ln48_17_reg_1674[7]_i_6_n_5 ;
  wire \add_ln48_17_reg_1674[7]_i_7_n_5 ;
  wire \add_ln48_17_reg_1674[7]_i_8_n_5 ;
  wire \add_ln48_17_reg_1674[7]_i_9_n_5 ;
  wire \add_ln48_17_reg_1674_reg[0]_0 ;
  wire \add_ln48_17_reg_1674_reg[10]_0 ;
  wire \add_ln48_17_reg_1674_reg[11]_0 ;
  wire \add_ln48_17_reg_1674_reg[11]_i_1_n_5 ;
  wire \add_ln48_17_reg_1674_reg[11]_i_1_n_6 ;
  wire \add_ln48_17_reg_1674_reg[11]_i_1_n_7 ;
  wire \add_ln48_17_reg_1674_reg[11]_i_1_n_8 ;
  wire \add_ln48_17_reg_1674_reg[12]_0 ;
  wire \add_ln48_17_reg_1674_reg[13]_0 ;
  wire \add_ln48_17_reg_1674_reg[14]_0 ;
  wire \add_ln48_17_reg_1674_reg[15]_0 ;
  wire \add_ln48_17_reg_1674_reg[15]_i_2_n_6 ;
  wire \add_ln48_17_reg_1674_reg[15]_i_2_n_7 ;
  wire \add_ln48_17_reg_1674_reg[15]_i_2_n_8 ;
  wire \add_ln48_17_reg_1674_reg[1]_0 ;
  wire \add_ln48_17_reg_1674_reg[2]_0 ;
  wire \add_ln48_17_reg_1674_reg[3]_0 ;
  wire \add_ln48_17_reg_1674_reg[3]_i_1_n_5 ;
  wire \add_ln48_17_reg_1674_reg[3]_i_1_n_6 ;
  wire \add_ln48_17_reg_1674_reg[3]_i_1_n_7 ;
  wire \add_ln48_17_reg_1674_reg[3]_i_1_n_8 ;
  wire \add_ln48_17_reg_1674_reg[4]_0 ;
  wire \add_ln48_17_reg_1674_reg[5]_0 ;
  wire \add_ln48_17_reg_1674_reg[6]_0 ;
  wire \add_ln48_17_reg_1674_reg[7]_0 ;
  wire \add_ln48_17_reg_1674_reg[7]_i_1_n_5 ;
  wire \add_ln48_17_reg_1674_reg[7]_i_1_n_6 ;
  wire \add_ln48_17_reg_1674_reg[7]_i_1_n_7 ;
  wire \add_ln48_17_reg_1674_reg[7]_i_1_n_8 ;
  wire \add_ln48_17_reg_1674_reg[8]_0 ;
  wire \add_ln48_17_reg_1674_reg[9]_0 ;
  wire [15:0]add_ln48_9_reg_1604;
  wire add_ln48_9_reg_16040;
  wire \add_ln48_reg_1549_pp0_iter2_reg_reg[0]_0 ;
  wire \add_ln48_reg_1549_pp0_iter2_reg_reg[1]_0 ;
  wire \add_ln48_reg_1549_pp0_iter2_reg_reg[2]_0 ;
  wire \add_ln48_reg_1549_pp0_iter2_reg_reg[3]_0 ;
  wire \add_ln48_reg_1549_pp0_iter2_reg_reg[4]_0 ;
  wire \add_ln48_reg_1549_pp0_iter2_reg_reg[5]_0 ;
  wire \add_ln48_reg_1549_pp0_iter2_reg_reg[6]_0 ;
  wire \add_ln48_reg_1549_pp0_iter2_reg_reg[7]_0 ;
  wire \add_ln48_reg_1549_pp0_iter2_reg_reg[8]_0 ;
  wire add_ln48_reg_1549_reg_i_10_n_5;
  wire add_ln48_reg_1549_reg_i_11_n_5;
  wire add_ln48_reg_1549_reg_i_12_n_5;
  wire add_ln48_reg_1549_reg_i_13_n_5;
  wire add_ln48_reg_1549_reg_i_14_n_5;
  wire add_ln48_reg_1549_reg_i_15_n_5;
  wire add_ln48_reg_1549_reg_i_16_n_5;
  wire add_ln48_reg_1549_reg_i_17_n_5;
  wire add_ln48_reg_1549_reg_i_18_n_5;
  wire add_ln48_reg_1549_reg_n_100;
  wire add_ln48_reg_1549_reg_n_101;
  wire add_ln48_reg_1549_reg_n_102;
  wire add_ln48_reg_1549_reg_n_103;
  wire add_ln48_reg_1549_reg_n_104;
  wire add_ln48_reg_1549_reg_n_105;
  wire add_ln48_reg_1549_reg_n_106;
  wire add_ln48_reg_1549_reg_n_107;
  wire add_ln48_reg_1549_reg_n_108;
  wire add_ln48_reg_1549_reg_n_109;
  wire add_ln48_reg_1549_reg_n_110;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage4;
  wire [1:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire [6:0]ap_NS_fsm;
  wire ap_NS_fsm115_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_5;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_5;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter2_reg_n_5;
  wire [7:7]ap_phi_mux_indvar_flatten_phi_fu_326_p4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bias_load_reg_15540;
  wire [5:0]data4;
  wire grp_depthwise_conv2d_fix_1_fu_450_ap_ready;
  wire grp_depthwise_conv2d_fix_1_fu_450_ap_start_reg;
  wire [10:0]grp_depthwise_conv2d_fix_1_fu_450_input_r_address0;
  wire [9:0]grp_depthwise_conv2d_fix_1_fu_450_input_r_address1;
  wire grp_depthwise_conv2d_fix_1_fu_450_input_r_ce0;
  wire grp_depthwise_conv2d_fix_1_fu_450_input_r_ce1;
  wire [0:0]grp_depthwise_conv2d_fix_1_fu_450_output_height;
  wire [8:0]grp_depthwise_conv2d_fix_1_fu_450_output_r_address0;
  wire [15:0]grp_depthwise_conv2d_fix_1_fu_450_output_r_d0;
  wire icmp_ln23_fu_452_p2;
  wire \icmp_ln23_reg_1170[0]_i_2_n_5 ;
  wire \icmp_ln23_reg_1170[0]_i_3_n_5 ;
  wire \icmp_ln23_reg_1170[0]_i_4_n_5 ;
  wire \icmp_ln23_reg_1170[0]_i_5_n_5 ;
  wire \icmp_ln23_reg_1170[0]_i_6_n_5 ;
  wire \icmp_ln23_reg_1170[0]_i_7_n_5 ;
  wire \icmp_ln23_reg_1170[0]_i_8_n_5 ;
  wire \icmp_ln23_reg_1170_pp0_iter1_reg_reg_n_5_[0] ;
  wire \icmp_ln23_reg_1170_pp0_iter2_reg_reg_n_5_[0] ;
  wire \icmp_ln23_reg_1170_reg[0]_i_1_n_6 ;
  wire \icmp_ln23_reg_1170_reg[0]_i_1_n_7 ;
  wire \icmp_ln23_reg_1170_reg[0]_i_1_n_8 ;
  wire \icmp_ln23_reg_1170_reg_n_5_[0] ;
  wire icmp_ln32_fu_463_p2;
  wire icmp_ln32_reg_1180;
  wire \icmp_ln32_reg_1180[0]_i_3_n_5 ;
  wire \icmp_ln32_reg_1180[0]_i_5_n_5 ;
  wire \icmp_ln32_reg_1180[0]_i_6_n_5 ;
  wire \icmp_ln32_reg_1180[0]_i_7_n_5 ;
  wire indvar_flatten48_reg_298;
  wire indvar_flatten48_reg_2980;
  wire \indvar_flatten48_reg_298_reg_n_5_[0] ;
  wire \indvar_flatten48_reg_298_reg_n_5_[10] ;
  wire \indvar_flatten48_reg_298_reg_n_5_[1] ;
  wire \indvar_flatten48_reg_298_reg_n_5_[2] ;
  wire \indvar_flatten48_reg_298_reg_n_5_[3] ;
  wire \indvar_flatten48_reg_298_reg_n_5_[4] ;
  wire \indvar_flatten48_reg_298_reg_n_5_[5] ;
  wire \indvar_flatten48_reg_298_reg_n_5_[6] ;
  wire \indvar_flatten48_reg_298_reg_n_5_[7] ;
  wire \indvar_flatten48_reg_298_reg_n_5_[8] ;
  wire \indvar_flatten48_reg_298_reg_n_5_[9] ;
  wire [7:0]indvar_flatten_reg_322;
  wire input_data_data_V_0_ack_out;
  wire input_r_ce04;
  wire kernel_load_10_reg_13230;
  wire kernel_load_12_reg_13700;
  wire kernel_load_reg_12760;
  wire mul_ln40_10_reg_1579_reg_n_100;
  wire mul_ln40_10_reg_1579_reg_n_101;
  wire mul_ln40_10_reg_1579_reg_n_102;
  wire mul_ln40_10_reg_1579_reg_n_103;
  wire mul_ln40_10_reg_1579_reg_n_104;
  wire mul_ln40_10_reg_1579_reg_n_105;
  wire mul_ln40_10_reg_1579_reg_n_106;
  wire mul_ln40_10_reg_1579_reg_n_107;
  wire mul_ln40_10_reg_1579_reg_n_108;
  wire mul_ln40_10_reg_1579_reg_n_109;
  wire mul_ln40_10_reg_1579_reg_n_110;
  wire mul_ln40_10_reg_1579_reg_n_97;
  wire mul_ln40_10_reg_1579_reg_n_98;
  wire mul_ln40_10_reg_1579_reg_n_99;
  wire [14:0]mul_ln40_11_reg_1564_reg_0;
  wire mul_ln40_11_reg_1564_reg_n_100;
  wire mul_ln40_11_reg_1564_reg_n_101;
  wire mul_ln40_11_reg_1564_reg_n_102;
  wire mul_ln40_11_reg_1564_reg_n_103;
  wire mul_ln40_11_reg_1564_reg_n_104;
  wire mul_ln40_11_reg_1564_reg_n_105;
  wire mul_ln40_11_reg_1564_reg_n_106;
  wire mul_ln40_11_reg_1564_reg_n_107;
  wire mul_ln40_11_reg_1564_reg_n_108;
  wire mul_ln40_11_reg_1564_reg_n_109;
  wire mul_ln40_11_reg_1564_reg_n_110;
  wire mul_ln40_11_reg_1564_reg_n_97;
  wire mul_ln40_11_reg_1564_reg_n_98;
  wire mul_ln40_11_reg_1564_reg_n_99;
  wire mul_ln40_12_reg_1589_reg_n_100;
  wire mul_ln40_12_reg_1589_reg_n_101;
  wire mul_ln40_12_reg_1589_reg_n_102;
  wire mul_ln40_12_reg_1589_reg_n_103;
  wire mul_ln40_12_reg_1589_reg_n_104;
  wire mul_ln40_12_reg_1589_reg_n_105;
  wire mul_ln40_12_reg_1589_reg_n_106;
  wire mul_ln40_12_reg_1589_reg_n_107;
  wire mul_ln40_12_reg_1589_reg_n_108;
  wire mul_ln40_12_reg_1589_reg_n_109;
  wire mul_ln40_12_reg_1589_reg_n_110;
  wire mul_ln40_12_reg_1589_reg_n_97;
  wire mul_ln40_12_reg_1589_reg_n_98;
  wire mul_ln40_12_reg_1589_reg_n_99;
  wire mul_ln40_13_reg_1614_reg_n_100;
  wire mul_ln40_13_reg_1614_reg_n_101;
  wire mul_ln40_13_reg_1614_reg_n_102;
  wire mul_ln40_13_reg_1614_reg_n_103;
  wire mul_ln40_13_reg_1614_reg_n_104;
  wire mul_ln40_13_reg_1614_reg_n_105;
  wire mul_ln40_13_reg_1614_reg_n_106;
  wire mul_ln40_13_reg_1614_reg_n_107;
  wire mul_ln40_13_reg_1614_reg_n_108;
  wire mul_ln40_13_reg_1614_reg_n_109;
  wire mul_ln40_13_reg_1614_reg_n_110;
  wire mul_ln40_13_reg_1614_reg_n_97;
  wire mul_ln40_13_reg_1614_reg_n_98;
  wire mul_ln40_13_reg_1614_reg_n_99;
  wire mul_ln40_14_reg_1619_reg_n_100;
  wire mul_ln40_14_reg_1619_reg_n_101;
  wire mul_ln40_14_reg_1619_reg_n_102;
  wire mul_ln40_14_reg_1619_reg_n_103;
  wire mul_ln40_14_reg_1619_reg_n_104;
  wire mul_ln40_14_reg_1619_reg_n_105;
  wire mul_ln40_14_reg_1619_reg_n_106;
  wire mul_ln40_14_reg_1619_reg_n_107;
  wire mul_ln40_14_reg_1619_reg_n_108;
  wire mul_ln40_14_reg_1619_reg_n_109;
  wire mul_ln40_14_reg_1619_reg_n_110;
  wire mul_ln40_14_reg_1619_reg_n_97;
  wire mul_ln40_14_reg_1619_reg_n_98;
  wire mul_ln40_14_reg_1619_reg_n_99;
  wire mul_ln40_15_reg_1634_reg_n_100;
  wire mul_ln40_15_reg_1634_reg_n_101;
  wire mul_ln40_15_reg_1634_reg_n_102;
  wire mul_ln40_15_reg_1634_reg_n_103;
  wire mul_ln40_15_reg_1634_reg_n_104;
  wire mul_ln40_15_reg_1634_reg_n_105;
  wire mul_ln40_15_reg_1634_reg_n_106;
  wire mul_ln40_15_reg_1634_reg_n_107;
  wire mul_ln40_15_reg_1634_reg_n_108;
  wire mul_ln40_15_reg_1634_reg_n_109;
  wire mul_ln40_15_reg_1634_reg_n_110;
  wire mul_ln40_15_reg_1634_reg_n_97;
  wire mul_ln40_15_reg_1634_reg_n_98;
  wire mul_ln40_15_reg_1634_reg_n_99;
  wire mul_ln40_16_reg_1639_reg_n_100;
  wire mul_ln40_16_reg_1639_reg_n_101;
  wire mul_ln40_16_reg_1639_reg_n_102;
  wire mul_ln40_16_reg_1639_reg_n_103;
  wire mul_ln40_16_reg_1639_reg_n_104;
  wire mul_ln40_16_reg_1639_reg_n_105;
  wire mul_ln40_16_reg_1639_reg_n_106;
  wire mul_ln40_16_reg_1639_reg_n_107;
  wire mul_ln40_16_reg_1639_reg_n_108;
  wire mul_ln40_16_reg_1639_reg_n_109;
  wire mul_ln40_16_reg_1639_reg_n_110;
  wire mul_ln40_16_reg_1639_reg_n_97;
  wire mul_ln40_16_reg_1639_reg_n_98;
  wire mul_ln40_16_reg_1639_reg_n_99;
  wire mul_ln40_17_reg_16640;
  wire mul_ln40_17_reg_1664_reg_n_100;
  wire mul_ln40_17_reg_1664_reg_n_101;
  wire mul_ln40_17_reg_1664_reg_n_102;
  wire mul_ln40_17_reg_1664_reg_n_103;
  wire mul_ln40_17_reg_1664_reg_n_104;
  wire mul_ln40_17_reg_1664_reg_n_105;
  wire mul_ln40_17_reg_1664_reg_n_106;
  wire mul_ln40_17_reg_1664_reg_n_107;
  wire mul_ln40_17_reg_1664_reg_n_108;
  wire mul_ln40_17_reg_1664_reg_n_109;
  wire mul_ln40_17_reg_1664_reg_n_110;
  wire mul_ln40_17_reg_1664_reg_n_97;
  wire mul_ln40_17_reg_1664_reg_n_98;
  wire mul_ln40_17_reg_1664_reg_n_99;
  wire [6:0]mul_ln40_18_fu_546_p2;
  wire [6:0]mul_ln40_18_reg_1245;
  wire \mul_ln40_18_reg_1245[4]_i_2_n_5 ;
  wire \mul_ln40_18_reg_1245[4]_i_3_n_5 ;
  wire \mul_ln40_18_reg_1245[4]_i_4_n_5 ;
  wire \mul_ln40_18_reg_1245[4]_i_5_n_5 ;
  wire \mul_ln40_18_reg_1245[4]_i_6_n_5 ;
  wire \mul_ln40_18_reg_1245[4]_i_7_n_5 ;
  wire \mul_ln40_18_reg_1245[4]_i_8_n_5 ;
  wire \mul_ln40_18_reg_1245[6]_i_2_n_5 ;
  wire \mul_ln40_18_reg_1245[6]_i_3_n_5 ;
  wire \mul_ln40_18_reg_1245[6]_i_4_n_5 ;
  wire \mul_ln40_18_reg_1245_reg[4]_i_1_n_5 ;
  wire \mul_ln40_18_reg_1245_reg[4]_i_1_n_6 ;
  wire \mul_ln40_18_reg_1245_reg[4]_i_1_n_7 ;
  wire \mul_ln40_18_reg_1245_reg[4]_i_1_n_8 ;
  wire \mul_ln40_18_reg_1245_reg[6]_i_1_n_8 ;
  wire mul_ln40_9_reg_1559_reg_n_100;
  wire mul_ln40_9_reg_1559_reg_n_101;
  wire mul_ln40_9_reg_1559_reg_n_102;
  wire mul_ln40_9_reg_1559_reg_n_103;
  wire mul_ln40_9_reg_1559_reg_n_104;
  wire mul_ln40_9_reg_1559_reg_n_105;
  wire mul_ln40_9_reg_1559_reg_n_106;
  wire mul_ln40_9_reg_1559_reg_n_107;
  wire mul_ln40_9_reg_1559_reg_n_108;
  wire mul_ln40_9_reg_1559_reg_n_109;
  wire mul_ln40_9_reg_1559_reg_n_110;
  wire mul_ln40_9_reg_1559_reg_n_97;
  wire mul_ln40_9_reg_1559_reg_n_98;
  wire mul_ln40_9_reg_1559_reg_n_99;
  wire [6:0]mul_ln40_fu_442_p2;
  wire [6:0]mul_ln40_reg_1158;
  wire \mul_ln40_reg_1158[4]_i_2_n_5 ;
  wire \mul_ln40_reg_1158[4]_i_3_n_5 ;
  wire \mul_ln40_reg_1158[4]_i_4_n_5 ;
  wire \mul_ln40_reg_1158[4]_i_5_n_5 ;
  wire \mul_ln40_reg_1158[4]_i_6_n_5 ;
  wire \mul_ln40_reg_1158[4]_i_7_n_5 ;
  wire \mul_ln40_reg_1158[4]_i_8_n_5 ;
  wire \mul_ln40_reg_1158[6]_i_2_n_5 ;
  wire \mul_ln40_reg_1158[6]_i_3_n_5 ;
  wire \mul_ln40_reg_1158[6]_i_4_n_5 ;
  wire \mul_ln40_reg_1158[6]_i_5_n_5 ;
  wire \mul_ln40_reg_1158_reg[4]_i_1_n_5 ;
  wire \mul_ln40_reg_1158_reg[4]_i_1_n_6 ;
  wire \mul_ln40_reg_1158_reg[4]_i_1_n_7 ;
  wire \mul_ln40_reg_1158_reg[4]_i_1_n_8 ;
  wire \mul_ln40_reg_1158_reg[6]_i_1_n_8 ;
  wire [6:0]mul_ln48_2_fu_551_p2;
  wire \mul_ln48_2_reg_1251[3]_i_2_n_5 ;
  wire \mul_ln48_2_reg_1251[3]_i_3_n_5 ;
  wire \mul_ln48_2_reg_1251[3]_i_4_n_5 ;
  wire \mul_ln48_2_reg_1251[3]_i_5_n_5 ;
  wire \mul_ln48_2_reg_1251[3]_i_6_n_5 ;
  wire \mul_ln48_2_reg_1251[6]_i_2_n_5 ;
  wire \mul_ln48_2_reg_1251[6]_i_3_n_5 ;
  wire \mul_ln48_2_reg_1251[6]_i_4_n_5 ;
  wire \mul_ln48_2_reg_1251[6]_i_5_n_5 ;
  wire \mul_ln48_2_reg_1251[6]_i_6_n_5 ;
  wire \mul_ln48_2_reg_1251_reg[3]_i_1_n_5 ;
  wire \mul_ln48_2_reg_1251_reg[3]_i_1_n_6 ;
  wire \mul_ln48_2_reg_1251_reg[3]_i_1_n_7 ;
  wire \mul_ln48_2_reg_1251_reg[3]_i_1_n_8 ;
  wire \mul_ln48_2_reg_1251_reg[6]_i_1_n_7 ;
  wire \mul_ln48_2_reg_1251_reg[6]_i_1_n_8 ;
  wire \mul_ln48_2_reg_1251_reg_n_5_[0] ;
  wire \mul_ln48_2_reg_1251_reg_n_5_[1] ;
  wire \mul_ln48_2_reg_1251_reg_n_5_[2] ;
  wire \mul_ln48_2_reg_1251_reg_n_5_[3] ;
  wire \mul_ln48_2_reg_1251_reg_n_5_[4] ;
  wire \mul_ln48_2_reg_1251_reg_n_5_[5] ;
  wire \mul_ln48_2_reg_1251_reg_n_5_[6] ;
  wire [6:0]mul_ln48_fu_447_p2;
  wire [6:0]mul_ln48_reg_1164;
  wire \mul_ln48_reg_1164[3]_i_2_n_5 ;
  wire \mul_ln48_reg_1164[3]_i_3_n_5 ;
  wire \mul_ln48_reg_1164[3]_i_4_n_5 ;
  wire \mul_ln48_reg_1164[3]_i_5_n_5 ;
  wire \mul_ln48_reg_1164[3]_i_6_n_5 ;
  wire \mul_ln48_reg_1164[6]_i_2_n_5 ;
  wire \mul_ln48_reg_1164[6]_i_3_n_5 ;
  wire \mul_ln48_reg_1164[6]_i_4_n_5 ;
  wire \mul_ln48_reg_1164[6]_i_5_n_5 ;
  wire \mul_ln48_reg_1164[6]_i_6_n_5 ;
  wire \mul_ln48_reg_1164_reg[3]_i_1_n_5 ;
  wire \mul_ln48_reg_1164_reg[3]_i_1_n_6 ;
  wire \mul_ln48_reg_1164_reg[3]_i_1_n_7 ;
  wire \mul_ln48_reg_1164_reg[3]_i_1_n_8 ;
  wire \mul_ln48_reg_1164_reg[6]_i_1_n_7 ;
  wire \mul_ln48_reg_1164_reg[6]_i_1_n_8 ;
  wire \mul_ln4_reg_1138[5]_i_1_n_5 ;
  wire \mul_ln4_reg_1138[7]_i_1_n_5 ;
  wire [3:0]out_d_0_reg_310;
  wire [3:0]out_d_reg_1174;
  wire out_h_0_reg_334;
  wire out_h_0_reg_3340;
  wire \out_h_0_reg_334_reg_n_5_[0] ;
  wire \out_h_0_reg_334_reg_n_5_[1] ;
  wire \out_h_0_reg_334_reg_n_5_[2] ;
  wire \out_h_0_reg_334_reg_n_5_[3] ;
  wire [3:0]out_h_reg_1301;
  wire out_w_0_mid2_reg_1264;
  wire \out_w_0_mid2_reg_1264[0]_i_1_n_5 ;
  wire \out_w_0_mid2_reg_1264[1]_i_1_n_5 ;
  wire \out_w_0_mid2_reg_1264[2]_i_1_n_5 ;
  wire \out_w_0_mid2_reg_1264[3]_i_3_n_5 ;
  wire \out_w_0_mid2_reg_1264_reg_n_5_[0] ;
  wire \out_w_0_mid2_reg_1264_reg_n_5_[1] ;
  wire \out_w_0_mid2_reg_1264_reg_n_5_[2] ;
  wire \out_w_0_mid2_reg_1264_reg_n_5_[3] ;
  wire [3:0]out_w_0_reg_345;
  wire [3:0]out_w_reg_1473;
  wire \out_w_reg_1473[0]_i_1_n_5 ;
  wire \out_w_reg_1473[1]_i_1_n_5 ;
  wire \out_w_reg_1473[2]_i_1_n_5 ;
  wire \out_w_reg_1473[3]_i_1_n_5 ;
  wire [1:0]output_r_address0;
  wire [15:0]q0;
  wire q0_reg_i_18__0_n_5;
  wire q0_reg_i_19__0_n_5;
  wire q0_reg_i_20__0_n_5;
  wire q0_reg_i_21__0_n_5;
  wire q0_reg_i_22__0_n_5;
  wire q0_reg_i_23__0_n_5;
  wire q0_reg_i_24__0_n_5;
  wire q0_reg_i_25__0_n_5;
  wire q0_reg_i_26__0_n_5;
  wire q0_reg_i_27__0_n_5;
  wire q0_reg_i_28__0_n_5;
  wire q0_reg_i_29__0_n_5;
  wire q0_reg_i_30__0_n_5;
  wire q0_reg_i_31__0_n_5;
  wire q0_reg_i_32__0_n_5;
  wire q0_reg_i_33__0_n_5;
  wire [15:0]q1;
  wire [8:0]ram_reg_0;
  wire [8:0]ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_i_23;
  wire [0:0]ram_reg_0_i_23_0;
  wire ram_reg_0_i_23_1;
  wire ram_reg_0_i_251_n_5;
  wire ram_reg_0_i_255_n_5;
  wire ram_reg_0_i_260_n_5;
  wire ram_reg_0_i_265_n_5;
  wire ram_reg_0_i_270_n_5;
  wire ram_reg_0_i_275_n_5;
  wire ram_reg_0_i_282_n_5;
  wire ram_reg_0_i_285_n_5;
  wire ram_reg_0_i_292_n_5;
  wire ram_reg_0_i_295_n_5;
  wire ram_reg_0_i_300_n_5;
  wire ram_reg_0_i_304_n_5;
  wire ram_reg_0_i_323_n_5;
  wire ram_reg_0_i_326_n_5;
  wire ram_reg_0_i_327_n_5;
  wire ram_reg_0_i_328_n_5;
  wire ram_reg_0_i_329_n_5;
  wire ram_reg_0_i_330_n_5;
  wire ram_reg_0_i_331_n_5;
  wire ram_reg_0_i_332_n_5;
  wire ram_reg_0_i_333_n_5;
  wire ram_reg_0_i_334_n_5;
  wire ram_reg_0_i_83_n_5;
  wire ram_reg_2;
  wire ram_reg_2_0;
  wire ram_reg_2_1;
  wire ram_reg_2_2;
  wire ram_reg_7;
  wire ram_reg_7_0;
  wire [15:0]ram_reg_7_1;
  wire [15:0]ram_reg_7_2;
  wire reg_3560;
  wire reg_3600;
  wire select_ln24_14_fu_561_p3;
  wire select_ln24_14_reg_1257;
  wire \select_ln24_14_reg_1257[0]_i_2_n_5 ;
  wire [3:0]select_ln24_9_fu_713_p3;
  wire [3:3]select_ln24_9_reg_1395;
  wire \select_ln24_9_reg_1395_reg_n_5_[0] ;
  wire \select_ln24_9_reg_1395_reg_n_5_[1] ;
  wire \select_ln24_9_reg_1395_reg_n_5_[2] ;
  wire select_ln24_reg_1214;
  wire \select_ln24_reg_1214[0]_i_1_n_5 ;
  wire \select_ln24_reg_1214[1]_i_1_n_5 ;
  wire \select_ln24_reg_1214[2]_i_1_n_5 ;
  wire \select_ln24_reg_1214[3]_i_2_n_5 ;
  wire \select_ln24_reg_1214_reg_n_5_[0] ;
  wire \select_ln24_reg_1214_reg_n_5_[1] ;
  wire \select_ln24_reg_1214_reg_n_5_[2] ;
  wire \select_ln24_reg_1214_reg_n_5_[3] ;
  wire select_ln32_14_reg_1438;
  wire \select_ln32_14_reg_1438_reg_n_5_[0] ;
  wire \select_ln32_14_reg_1438_reg_n_5_[1] ;
  wire \select_ln32_14_reg_1438_reg_n_5_[2] ;
  wire \select_ln32_14_reg_1438_reg_n_5_[3] ;
  wire \select_ln32_14_reg_1438_reg_n_5_[4] ;
  wire \select_ln32_14_reg_1438_reg_n_5_[5] ;
  wire \select_ln32_14_reg_1438_reg_n_5_[6] ;
  wire \select_ln32_14_reg_1438_reg_n_5_[7] ;
  wire [3:0]select_ln32_fu_771_p3;
  wire [3:0]select_ln32_reg_1463;
  wire [5:3]shl_ln_fu_428_p3;
  wire [10:0]tmp10_0_0_mid2_fu_680_p2;
  wire [10:0]tmp10_0_0_mid2_reg_1348;
  wire \tmp10_0_0_mid2_reg_1348[10]_i_2_n_5 ;
  wire \tmp10_0_0_mid2_reg_1348[1]_i_2_n_5 ;
  wire \tmp10_0_0_mid2_reg_1348[1]_i_3_n_5 ;
  wire \tmp10_0_0_mid2_reg_1348[1]_i_4_n_5 ;
  wire \tmp10_0_0_mid2_reg_1348[1]_i_5_n_5 ;
  wire \tmp10_0_0_mid2_reg_1348[1]_i_6_n_5 ;
  wire \tmp10_0_0_mid2_reg_1348[1]_i_7_n_5 ;
  wire \tmp10_0_0_mid2_reg_1348[5]_i_2_n_5 ;
  wire \tmp10_0_0_mid2_reg_1348[5]_i_3_n_5 ;
  wire \tmp10_0_0_mid2_reg_1348[5]_i_4_n_5 ;
  wire \tmp10_0_0_mid2_reg_1348[5]_i_5_n_5 ;
  wire \tmp10_0_0_mid2_reg_1348[5]_i_6_n_5 ;
  wire \tmp10_0_0_mid2_reg_1348[5]_i_7_n_5 ;
  wire \tmp10_0_0_mid2_reg_1348[9]_i_11_n_5 ;
  wire \tmp10_0_0_mid2_reg_1348[9]_i_12_n_5 ;
  wire \tmp10_0_0_mid2_reg_1348[9]_i_13_n_5 ;
  wire \tmp10_0_0_mid2_reg_1348[9]_i_14_n_5 ;
  wire \tmp10_0_0_mid2_reg_1348[9]_i_15_n_5 ;
  wire \tmp10_0_0_mid2_reg_1348[9]_i_16_n_5 ;
  wire \tmp10_0_0_mid2_reg_1348[9]_i_17_n_5 ;
  wire \tmp10_0_0_mid2_reg_1348[9]_i_2_n_5 ;
  wire \tmp10_0_0_mid2_reg_1348[9]_i_3_n_5 ;
  wire \tmp10_0_0_mid2_reg_1348[9]_i_4_n_5 ;
  wire \tmp10_0_0_mid2_reg_1348[9]_i_5_n_5 ;
  wire \tmp10_0_0_mid2_reg_1348[9]_i_6_n_5 ;
  wire \tmp10_0_0_mid2_reg_1348[9]_i_7_n_5 ;
  wire \tmp10_0_0_mid2_reg_1348[9]_i_8_n_5 ;
  wire \tmp10_0_0_mid2_reg_1348[9]_i_9_n_5 ;
  wire \tmp10_0_0_mid2_reg_1348_reg[1]_i_1_n_10 ;
  wire \tmp10_0_0_mid2_reg_1348_reg[1]_i_1_n_5 ;
  wire \tmp10_0_0_mid2_reg_1348_reg[1]_i_1_n_6 ;
  wire \tmp10_0_0_mid2_reg_1348_reg[1]_i_1_n_7 ;
  wire \tmp10_0_0_mid2_reg_1348_reg[1]_i_1_n_8 ;
  wire \tmp10_0_0_mid2_reg_1348_reg[1]_i_1_n_9 ;
  wire \tmp10_0_0_mid2_reg_1348_reg[5]_i_1_n_5 ;
  wire \tmp10_0_0_mid2_reg_1348_reg[5]_i_1_n_6 ;
  wire \tmp10_0_0_mid2_reg_1348_reg[5]_i_1_n_7 ;
  wire \tmp10_0_0_mid2_reg_1348_reg[5]_i_1_n_8 ;
  wire \tmp10_0_0_mid2_reg_1348_reg[9]_i_10_n_10 ;
  wire \tmp10_0_0_mid2_reg_1348_reg[9]_i_10_n_11 ;
  wire \tmp10_0_0_mid2_reg_1348_reg[9]_i_10_n_12 ;
  wire \tmp10_0_0_mid2_reg_1348_reg[9]_i_10_n_5 ;
  wire \tmp10_0_0_mid2_reg_1348_reg[9]_i_10_n_7 ;
  wire \tmp10_0_0_mid2_reg_1348_reg[9]_i_10_n_8 ;
  wire \tmp10_0_0_mid2_reg_1348_reg[9]_i_1_n_5 ;
  wire \tmp10_0_0_mid2_reg_1348_reg[9]_i_1_n_6 ;
  wire \tmp10_0_0_mid2_reg_1348_reg[9]_i_1_n_7 ;
  wire \tmp10_0_0_mid2_reg_1348_reg[9]_i_1_n_8 ;
  wire [6:0]tmp10_0_0_mid2_v_v_reg_1306;
  wire \tmp10_0_0_mid2_v_v_reg_1306[1]_i_2_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1306[1]_i_3_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1306[2]_i_2_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1306[2]_i_3_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1306[3]_i_2_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1306[3]_i_3_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1306[4]_i_2_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1306[5]_i_2_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1306[6]_i_2_n_5 ;
  wire [10:0]tmp10_1_0_mid2_fu_722_p2;
  wire [10:0]tmp10_1_0_mid2_reg_1401;
  wire \tmp10_1_0_mid2_reg_1401[10]_i_2_n_5 ;
  wire \tmp10_1_0_mid2_reg_1401[1]_i_2_n_5 ;
  wire \tmp10_1_0_mid2_reg_1401[1]_i_3_n_5 ;
  wire \tmp10_1_0_mid2_reg_1401[1]_i_4_n_5 ;
  wire \tmp10_1_0_mid2_reg_1401[1]_i_5_n_5 ;
  wire \tmp10_1_0_mid2_reg_1401[1]_i_6_n_5 ;
  wire \tmp10_1_0_mid2_reg_1401[1]_i_7_n_5 ;
  wire \tmp10_1_0_mid2_reg_1401[5]_i_2_n_5 ;
  wire \tmp10_1_0_mid2_reg_1401[5]_i_3_n_5 ;
  wire \tmp10_1_0_mid2_reg_1401[5]_i_4_n_5 ;
  wire \tmp10_1_0_mid2_reg_1401[5]_i_5_n_5 ;
  wire \tmp10_1_0_mid2_reg_1401[5]_i_6_n_5 ;
  wire \tmp10_1_0_mid2_reg_1401[5]_i_7_n_5 ;
  wire \tmp10_1_0_mid2_reg_1401[9]_i_11_n_5 ;
  wire \tmp10_1_0_mid2_reg_1401[9]_i_12_n_5 ;
  wire \tmp10_1_0_mid2_reg_1401[9]_i_13_n_5 ;
  wire \tmp10_1_0_mid2_reg_1401[9]_i_14_n_5 ;
  wire \tmp10_1_0_mid2_reg_1401[9]_i_15_n_5 ;
  wire \tmp10_1_0_mid2_reg_1401[9]_i_16_n_5 ;
  wire \tmp10_1_0_mid2_reg_1401[9]_i_17_n_5 ;
  wire \tmp10_1_0_mid2_reg_1401[9]_i_2_n_5 ;
  wire \tmp10_1_0_mid2_reg_1401[9]_i_3_n_5 ;
  wire \tmp10_1_0_mid2_reg_1401[9]_i_4_n_5 ;
  wire \tmp10_1_0_mid2_reg_1401[9]_i_5_n_5 ;
  wire \tmp10_1_0_mid2_reg_1401[9]_i_6_n_5 ;
  wire \tmp10_1_0_mid2_reg_1401[9]_i_7_n_5 ;
  wire \tmp10_1_0_mid2_reg_1401[9]_i_8_n_5 ;
  wire \tmp10_1_0_mid2_reg_1401[9]_i_9_n_5 ;
  wire \tmp10_1_0_mid2_reg_1401_reg[1]_i_1_n_10 ;
  wire \tmp10_1_0_mid2_reg_1401_reg[1]_i_1_n_5 ;
  wire \tmp10_1_0_mid2_reg_1401_reg[1]_i_1_n_6 ;
  wire \tmp10_1_0_mid2_reg_1401_reg[1]_i_1_n_7 ;
  wire \tmp10_1_0_mid2_reg_1401_reg[1]_i_1_n_8 ;
  wire \tmp10_1_0_mid2_reg_1401_reg[1]_i_1_n_9 ;
  wire \tmp10_1_0_mid2_reg_1401_reg[5]_i_1_n_5 ;
  wire \tmp10_1_0_mid2_reg_1401_reg[5]_i_1_n_6 ;
  wire \tmp10_1_0_mid2_reg_1401_reg[5]_i_1_n_7 ;
  wire \tmp10_1_0_mid2_reg_1401_reg[5]_i_1_n_8 ;
  wire \tmp10_1_0_mid2_reg_1401_reg[9]_i_10_n_10 ;
  wire \tmp10_1_0_mid2_reg_1401_reg[9]_i_10_n_11 ;
  wire \tmp10_1_0_mid2_reg_1401_reg[9]_i_10_n_12 ;
  wire \tmp10_1_0_mid2_reg_1401_reg[9]_i_10_n_5 ;
  wire \tmp10_1_0_mid2_reg_1401_reg[9]_i_10_n_7 ;
  wire \tmp10_1_0_mid2_reg_1401_reg[9]_i_10_n_8 ;
  wire \tmp10_1_0_mid2_reg_1401_reg[9]_i_1_n_5 ;
  wire \tmp10_1_0_mid2_reg_1401_reg[9]_i_1_n_6 ;
  wire \tmp10_1_0_mid2_reg_1401_reg[9]_i_1_n_7 ;
  wire \tmp10_1_0_mid2_reg_1401_reg[9]_i_1_n_8 ;
  wire [6:0]tmp10_1_0_mid2_v_v_reg_1355;
  wire \tmp10_1_0_mid2_v_v_reg_1355[0]_i_1_n_5 ;
  wire \tmp10_1_0_mid2_v_v_reg_1355[1]_i_1_n_5 ;
  wire \tmp10_1_0_mid2_v_v_reg_1355[2]_i_1_n_5 ;
  wire \tmp10_1_0_mid2_v_v_reg_1355[3]_i_1_n_5 ;
  wire \tmp10_1_0_mid2_v_v_reg_1355[4]_i_1_n_5 ;
  wire \tmp10_1_0_mid2_v_v_reg_1355[5]_i_1_n_5 ;
  wire \tmp10_1_0_mid2_v_v_reg_1355[6]_i_1_n_5 ;
  wire \tmp10_1_0_mid2_v_v_reg_1355[6]_i_2_n_5 ;
  wire [10:0]tmp10_2_0_mid2_fu_730_p2;
  wire [10:0]tmp10_2_0_mid2_reg_1408;
  wire \tmp10_2_0_mid2_reg_1408[10]_i_2_n_5 ;
  wire \tmp10_2_0_mid2_reg_1408[1]_i_2_n_5 ;
  wire \tmp10_2_0_mid2_reg_1408[1]_i_3_n_5 ;
  wire \tmp10_2_0_mid2_reg_1408[1]_i_4_n_5 ;
  wire \tmp10_2_0_mid2_reg_1408[1]_i_5_n_5 ;
  wire \tmp10_2_0_mid2_reg_1408[1]_i_6_n_5 ;
  wire \tmp10_2_0_mid2_reg_1408[1]_i_7_n_5 ;
  wire \tmp10_2_0_mid2_reg_1408[5]_i_2_n_5 ;
  wire \tmp10_2_0_mid2_reg_1408[5]_i_3_n_5 ;
  wire \tmp10_2_0_mid2_reg_1408[5]_i_4_n_5 ;
  wire \tmp10_2_0_mid2_reg_1408[5]_i_5_n_5 ;
  wire \tmp10_2_0_mid2_reg_1408[5]_i_6_n_5 ;
  wire \tmp10_2_0_mid2_reg_1408[5]_i_7_n_5 ;
  wire \tmp10_2_0_mid2_reg_1408[9]_i_11_n_5 ;
  wire \tmp10_2_0_mid2_reg_1408[9]_i_12_n_5 ;
  wire \tmp10_2_0_mid2_reg_1408[9]_i_13_n_5 ;
  wire \tmp10_2_0_mid2_reg_1408[9]_i_14_n_5 ;
  wire \tmp10_2_0_mid2_reg_1408[9]_i_15_n_5 ;
  wire \tmp10_2_0_mid2_reg_1408[9]_i_16_n_5 ;
  wire \tmp10_2_0_mid2_reg_1408[9]_i_17_n_5 ;
  wire \tmp10_2_0_mid2_reg_1408[9]_i_2_n_5 ;
  wire \tmp10_2_0_mid2_reg_1408[9]_i_3_n_5 ;
  wire \tmp10_2_0_mid2_reg_1408[9]_i_4_n_5 ;
  wire \tmp10_2_0_mid2_reg_1408[9]_i_5_n_5 ;
  wire \tmp10_2_0_mid2_reg_1408[9]_i_6_n_5 ;
  wire \tmp10_2_0_mid2_reg_1408[9]_i_7_n_5 ;
  wire \tmp10_2_0_mid2_reg_1408[9]_i_8_n_5 ;
  wire \tmp10_2_0_mid2_reg_1408[9]_i_9_n_5 ;
  wire \tmp10_2_0_mid2_reg_1408_reg[1]_i_1_n_10 ;
  wire \tmp10_2_0_mid2_reg_1408_reg[1]_i_1_n_5 ;
  wire \tmp10_2_0_mid2_reg_1408_reg[1]_i_1_n_6 ;
  wire \tmp10_2_0_mid2_reg_1408_reg[1]_i_1_n_7 ;
  wire \tmp10_2_0_mid2_reg_1408_reg[1]_i_1_n_8 ;
  wire \tmp10_2_0_mid2_reg_1408_reg[1]_i_1_n_9 ;
  wire \tmp10_2_0_mid2_reg_1408_reg[5]_i_1_n_5 ;
  wire \tmp10_2_0_mid2_reg_1408_reg[5]_i_1_n_6 ;
  wire \tmp10_2_0_mid2_reg_1408_reg[5]_i_1_n_7 ;
  wire \tmp10_2_0_mid2_reg_1408_reg[5]_i_1_n_8 ;
  wire \tmp10_2_0_mid2_reg_1408_reg[9]_i_10_n_10 ;
  wire \tmp10_2_0_mid2_reg_1408_reg[9]_i_10_n_11 ;
  wire \tmp10_2_0_mid2_reg_1408_reg[9]_i_10_n_12 ;
  wire \tmp10_2_0_mid2_reg_1408_reg[9]_i_10_n_5 ;
  wire \tmp10_2_0_mid2_reg_1408_reg[9]_i_10_n_7 ;
  wire \tmp10_2_0_mid2_reg_1408_reg[9]_i_10_n_8 ;
  wire \tmp10_2_0_mid2_reg_1408_reg[9]_i_1_n_5 ;
  wire \tmp10_2_0_mid2_reg_1408_reg[9]_i_1_n_6 ;
  wire \tmp10_2_0_mid2_reg_1408_reg[9]_i_1_n_7 ;
  wire \tmp10_2_0_mid2_reg_1408_reg[9]_i_1_n_8 ;
  wire [6:0]tmp10_2_0_mid2_v_v_reg_1360;
  wire \tmp10_2_0_mid2_v_v_reg_1360[1]_i_1_n_5 ;
  wire \tmp10_2_0_mid2_v_v_reg_1360[2]_i_1_n_5 ;
  wire \tmp10_2_0_mid2_v_v_reg_1360[3]_i_1_n_5 ;
  wire \tmp10_2_0_mid2_v_v_reg_1360[4]_i_1_n_5 ;
  wire \tmp10_2_0_mid2_v_v_reg_1360[5]_i_1_n_5 ;
  wire \tmp10_2_0_mid2_v_v_reg_1360[6]_i_2_n_5 ;
  wire [6:0]tmp11_fu_499_p2;
  wire tmp11_reg_12040;
  wire \tmp11_reg_1204[2]_i_2_n_5 ;
  wire \tmp11_reg_1204[6]_i_2_n_5 ;
  wire \tmp11_reg_1204_reg_n_5_[0] ;
  wire \tmp11_reg_1204_reg_n_5_[1] ;
  wire \tmp11_reg_1204_reg_n_5_[2] ;
  wire \tmp11_reg_1204_reg_n_5_[3] ;
  wire \tmp11_reg_1204_reg_n_5_[4] ;
  wire \tmp11_reg_1204_reg_n_5_[5] ;
  wire \tmp11_reg_1204_reg_n_5_[6] ;
  wire [6:0]tmp12_mid2_v_v_fu_652_p3;
  wire [6:0]tmp_0_0_fu_494_p2;
  wire [6:0]tmp_0_0_reg_1199;
  wire \tmp_0_0_reg_1199[2]_i_2_n_5 ;
  wire \tmp_0_0_reg_1199[6]_i_3_n_5 ;
  wire [10:8]tmp_2_reg_1143;
  wire [15:0]trunc_ln48_1_fu_951_p4;
  wire [15:0]trunc_ln48_2_fu_960_p4;
  wire [15:0]trunc_ln48_3_reg_1654;
  wire [15:0]trunc_ln48_4_reg_1659;
  wire [15:0]trunc_ln48_5_fu_1017_p4;
  wire [15:0]trunc_ln48_8_fu_919_p4;
  wire [15:0]trunc_ln48_9_reg_1609;
  wire [15:0]trunc_ln48_s_reg_1584;
  wire [5:1]zext_ln24_19_reg_1225;
  wire \zext_ln40_13_reg_1415_reg_n_5_[1] ;
  wire \zext_ln40_13_reg_1415_reg_n_5_[2] ;
  wire \zext_ln40_13_reg_1415_reg_n_5_[3] ;
  wire [3:0]zext_ln40_15_reg_1478_reg;
  wire \zext_ln40_17_reg_1427[1]_i_1_n_5 ;
  wire \zext_ln40_17_reg_1427[2]_i_1_n_5 ;
  wire \zext_ln40_17_reg_1427[3]_i_2_n_5 ;
  wire [3:0]zext_ln40_2_cast_mid_fu_629_p1;
  wire [3:2]\NLW_add_ln40_12_reg_1484_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln40_12_reg_1484_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln40_14_reg_1433_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln40_14_reg_1433_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln40_15_reg_1494_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln40_15_reg_1494_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln40_16_reg_1524_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln40_16_reg_1524_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln40_17_reg_1529_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln40_17_reg_1529_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln40_18_reg_1534_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln40_18_reg_1534_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln40_19_reg_1539_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln40_19_reg_1539_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln40_20_reg_1544_reg[10]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln40_20_reg_1544_reg[10]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln40_reg_1422_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln40_reg_1422_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln48_10_reg_1629_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln48_12_reg_1644_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln48_13_reg_1649_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln48_15_reg_1669_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln48_17_reg_1674_reg[15]_i_2_CO_UNCONNECTED ;
  wire NLW_add_ln48_reg_1549_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln48_reg_1549_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln48_reg_1549_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln48_reg_1549_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln48_reg_1549_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln48_reg_1549_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln48_reg_1549_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln48_reg_1549_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln48_reg_1549_reg_CARRYOUT_UNCONNECTED;
  wire [47:11]NLW_add_ln48_reg_1549_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln48_reg_1549_reg_PCOUT_UNCONNECTED;
  wire [3:0]\NLW_icmp_ln23_reg_1170_reg[0]_i_1_O_UNCONNECTED ;
  wire NLW_mul_ln40_10_reg_1579_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln40_10_reg_1579_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln40_10_reg_1579_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln40_10_reg_1579_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln40_10_reg_1579_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln40_10_reg_1579_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln40_10_reg_1579_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln40_10_reg_1579_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln40_10_reg_1579_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln40_10_reg_1579_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln40_10_reg_1579_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln40_11_reg_1564_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln40_11_reg_1564_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln40_11_reg_1564_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln40_11_reg_1564_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln40_11_reg_1564_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln40_11_reg_1564_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln40_11_reg_1564_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln40_11_reg_1564_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln40_11_reg_1564_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln40_11_reg_1564_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln40_11_reg_1564_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln40_12_reg_1589_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln40_12_reg_1589_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln40_12_reg_1589_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln40_12_reg_1589_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln40_12_reg_1589_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln40_12_reg_1589_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln40_12_reg_1589_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln40_12_reg_1589_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln40_12_reg_1589_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln40_12_reg_1589_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln40_12_reg_1589_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln40_13_reg_1614_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln40_13_reg_1614_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln40_13_reg_1614_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln40_13_reg_1614_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln40_13_reg_1614_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln40_13_reg_1614_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln40_13_reg_1614_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln40_13_reg_1614_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln40_13_reg_1614_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln40_13_reg_1614_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln40_13_reg_1614_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln40_14_reg_1619_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln40_14_reg_1619_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln40_14_reg_1619_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln40_14_reg_1619_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln40_14_reg_1619_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln40_14_reg_1619_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln40_14_reg_1619_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln40_14_reg_1619_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln40_14_reg_1619_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln40_14_reg_1619_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln40_14_reg_1619_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln40_15_reg_1634_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln40_15_reg_1634_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln40_15_reg_1634_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln40_15_reg_1634_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln40_15_reg_1634_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln40_15_reg_1634_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln40_15_reg_1634_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln40_15_reg_1634_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln40_15_reg_1634_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln40_15_reg_1634_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln40_15_reg_1634_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln40_16_reg_1639_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln40_16_reg_1639_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln40_16_reg_1639_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln40_16_reg_1639_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln40_16_reg_1639_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln40_16_reg_1639_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln40_16_reg_1639_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln40_16_reg_1639_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln40_16_reg_1639_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln40_16_reg_1639_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln40_16_reg_1639_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln40_17_reg_1664_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln40_17_reg_1664_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln40_17_reg_1664_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln40_17_reg_1664_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln40_17_reg_1664_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln40_17_reg_1664_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln40_17_reg_1664_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln40_17_reg_1664_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln40_17_reg_1664_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln40_17_reg_1664_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln40_17_reg_1664_reg_PCOUT_UNCONNECTED;
  wire [3:1]\NLW_mul_ln40_18_reg_1245_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_mul_ln40_18_reg_1245_reg[6]_i_1_O_UNCONNECTED ;
  wire NLW_mul_ln40_9_reg_1559_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln40_9_reg_1559_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln40_9_reg_1559_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln40_9_reg_1559_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln40_9_reg_1559_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln40_9_reg_1559_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln40_9_reg_1559_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln40_9_reg_1559_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln40_9_reg_1559_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln40_9_reg_1559_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln40_9_reg_1559_reg_PCOUT_UNCONNECTED;
  wire [3:1]\NLW_mul_ln40_reg_1158_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_mul_ln40_reg_1158_reg[6]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_mul_ln48_2_reg_1251_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln48_2_reg_1251_reg[6]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_mul_ln48_reg_1164_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln48_reg_1164_reg[6]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp10_0_0_mid2_reg_1348_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp10_0_0_mid2_reg_1348_reg[10]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_tmp10_0_0_mid2_reg_1348_reg[9]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp10_0_0_mid2_reg_1348_reg[9]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp10_1_0_mid2_reg_1401_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp10_1_0_mid2_reg_1401_reg[10]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_tmp10_1_0_mid2_reg_1401_reg[9]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp10_1_0_mid2_reg_1401_reg[9]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp10_2_0_mid2_reg_1408_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp10_2_0_mid2_reg_1408_reg[10]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_tmp10_2_0_mid2_reg_1408_reg[9]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp10_2_0_mid2_reg_1408_reg[9]_i_10_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \add_ln23_reg_1209[0]_i_1 
       (.I0(\indvar_flatten48_reg_298_reg_n_5_[0] ),
        .O(add_ln23_fu_504_p2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln23_reg_1209[10]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage1),
        .O(add_ln23_reg_12090));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \add_ln23_reg_1209[10]_i_2 
       (.I0(\indvar_flatten48_reg_298_reg_n_5_[8] ),
        .I1(\indvar_flatten48_reg_298_reg_n_5_[6] ),
        .I2(\add_ln23_reg_1209[10]_i_3_n_5 ),
        .I3(\indvar_flatten48_reg_298_reg_n_5_[7] ),
        .I4(\indvar_flatten48_reg_298_reg_n_5_[9] ),
        .I5(\indvar_flatten48_reg_298_reg_n_5_[10] ),
        .O(add_ln23_fu_504_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \add_ln23_reg_1209[10]_i_3 
       (.I0(\indvar_flatten48_reg_298_reg_n_5_[5] ),
        .I1(\indvar_flatten48_reg_298_reg_n_5_[3] ),
        .I2(\indvar_flatten48_reg_298_reg_n_5_[1] ),
        .I3(\indvar_flatten48_reg_298_reg_n_5_[0] ),
        .I4(\indvar_flatten48_reg_298_reg_n_5_[2] ),
        .I5(\indvar_flatten48_reg_298_reg_n_5_[4] ),
        .O(\add_ln23_reg_1209[10]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln23_reg_1209[1]_i_1 
       (.I0(\indvar_flatten48_reg_298_reg_n_5_[0] ),
        .I1(\indvar_flatten48_reg_298_reg_n_5_[1] ),
        .O(add_ln23_fu_504_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln23_reg_1209[2]_i_1 
       (.I0(\indvar_flatten48_reg_298_reg_n_5_[0] ),
        .I1(\indvar_flatten48_reg_298_reg_n_5_[1] ),
        .I2(\indvar_flatten48_reg_298_reg_n_5_[2] ),
        .O(add_ln23_fu_504_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln23_reg_1209[3]_i_1 
       (.I0(\indvar_flatten48_reg_298_reg_n_5_[1] ),
        .I1(\indvar_flatten48_reg_298_reg_n_5_[0] ),
        .I2(\indvar_flatten48_reg_298_reg_n_5_[2] ),
        .I3(\indvar_flatten48_reg_298_reg_n_5_[3] ),
        .O(add_ln23_fu_504_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \add_ln23_reg_1209[4]_i_1 
       (.I0(\indvar_flatten48_reg_298_reg_n_5_[2] ),
        .I1(\indvar_flatten48_reg_298_reg_n_5_[0] ),
        .I2(\indvar_flatten48_reg_298_reg_n_5_[1] ),
        .I3(\indvar_flatten48_reg_298_reg_n_5_[3] ),
        .I4(\indvar_flatten48_reg_298_reg_n_5_[4] ),
        .O(add_ln23_fu_504_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \add_ln23_reg_1209[5]_i_1 
       (.I0(\indvar_flatten48_reg_298_reg_n_5_[3] ),
        .I1(\indvar_flatten48_reg_298_reg_n_5_[1] ),
        .I2(\indvar_flatten48_reg_298_reg_n_5_[0] ),
        .I3(\indvar_flatten48_reg_298_reg_n_5_[2] ),
        .I4(\indvar_flatten48_reg_298_reg_n_5_[4] ),
        .I5(\indvar_flatten48_reg_298_reg_n_5_[5] ),
        .O(add_ln23_fu_504_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln23_reg_1209[6]_i_1 
       (.I0(\add_ln23_reg_1209[10]_i_3_n_5 ),
        .I1(\indvar_flatten48_reg_298_reg_n_5_[6] ),
        .O(add_ln23_fu_504_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln23_reg_1209[7]_i_1 
       (.I0(\add_ln23_reg_1209[10]_i_3_n_5 ),
        .I1(\indvar_flatten48_reg_298_reg_n_5_[6] ),
        .I2(\indvar_flatten48_reg_298_reg_n_5_[7] ),
        .O(add_ln23_fu_504_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln23_reg_1209[8]_i_1 
       (.I0(\indvar_flatten48_reg_298_reg_n_5_[6] ),
        .I1(\add_ln23_reg_1209[10]_i_3_n_5 ),
        .I2(\indvar_flatten48_reg_298_reg_n_5_[7] ),
        .I3(\indvar_flatten48_reg_298_reg_n_5_[8] ),
        .O(add_ln23_fu_504_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \add_ln23_reg_1209[9]_i_1 
       (.I0(\indvar_flatten48_reg_298_reg_n_5_[7] ),
        .I1(\add_ln23_reg_1209[10]_i_3_n_5 ),
        .I2(\indvar_flatten48_reg_298_reg_n_5_[6] ),
        .I3(\indvar_flatten48_reg_298_reg_n_5_[8] ),
        .I4(\indvar_flatten48_reg_298_reg_n_5_[9] ),
        .O(add_ln23_fu_504_p2[9]));
  FDRE \add_ln23_reg_1209_reg[0] 
       (.C(ap_clk),
        .CE(add_ln23_reg_12090),
        .D(add_ln23_fu_504_p2[0]),
        .Q(add_ln23_reg_1209[0]),
        .R(1'b0));
  FDRE \add_ln23_reg_1209_reg[10] 
       (.C(ap_clk),
        .CE(add_ln23_reg_12090),
        .D(add_ln23_fu_504_p2[10]),
        .Q(add_ln23_reg_1209[10]),
        .R(1'b0));
  FDRE \add_ln23_reg_1209_reg[1] 
       (.C(ap_clk),
        .CE(add_ln23_reg_12090),
        .D(add_ln23_fu_504_p2[1]),
        .Q(add_ln23_reg_1209[1]),
        .R(1'b0));
  FDRE \add_ln23_reg_1209_reg[2] 
       (.C(ap_clk),
        .CE(add_ln23_reg_12090),
        .D(add_ln23_fu_504_p2[2]),
        .Q(add_ln23_reg_1209[2]),
        .R(1'b0));
  FDRE \add_ln23_reg_1209_reg[3] 
       (.C(ap_clk),
        .CE(add_ln23_reg_12090),
        .D(add_ln23_fu_504_p2[3]),
        .Q(add_ln23_reg_1209[3]),
        .R(1'b0));
  FDRE \add_ln23_reg_1209_reg[4] 
       (.C(ap_clk),
        .CE(add_ln23_reg_12090),
        .D(add_ln23_fu_504_p2[4]),
        .Q(add_ln23_reg_1209[4]),
        .R(1'b0));
  FDRE \add_ln23_reg_1209_reg[5] 
       (.C(ap_clk),
        .CE(add_ln23_reg_12090),
        .D(add_ln23_fu_504_p2[5]),
        .Q(add_ln23_reg_1209[5]),
        .R(1'b0));
  FDRE \add_ln23_reg_1209_reg[6] 
       (.C(ap_clk),
        .CE(add_ln23_reg_12090),
        .D(add_ln23_fu_504_p2[6]),
        .Q(add_ln23_reg_1209[6]),
        .R(1'b0));
  FDRE \add_ln23_reg_1209_reg[7] 
       (.C(ap_clk),
        .CE(add_ln23_reg_12090),
        .D(add_ln23_fu_504_p2[7]),
        .Q(add_ln23_reg_1209[7]),
        .R(1'b0));
  FDRE \add_ln23_reg_1209_reg[8] 
       (.C(ap_clk),
        .CE(add_ln23_reg_12090),
        .D(add_ln23_fu_504_p2[8]),
        .Q(add_ln23_reg_1209[8]),
        .R(1'b0));
  FDRE \add_ln23_reg_1209_reg[9] 
       (.C(ap_clk),
        .CE(add_ln23_reg_12090),
        .D(add_ln23_fu_504_p2[9]),
        .Q(add_ln23_reg_1209[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln24_10_reg_1296[2]_i_1 
       (.I0(zext_ln24_19_reg_1225[2]),
        .O(add_ln24_10_fu_599_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln24_10_reg_1296[3]_i_1 
       (.I0(zext_ln24_19_reg_1225[2]),
        .I1(zext_ln24_19_reg_1225[3]),
        .O(add_ln24_10_fu_599_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln24_10_reg_1296[4]_i_1 
       (.I0(zext_ln24_19_reg_1225[2]),
        .I1(zext_ln24_19_reg_1225[3]),
        .I2(zext_ln24_19_reg_1225[4]),
        .O(add_ln24_10_fu_599_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln24_10_reg_1296[5]_i_1 
       (.I0(zext_ln24_19_reg_1225[3]),
        .I1(zext_ln24_19_reg_1225[2]),
        .I2(zext_ln24_19_reg_1225[4]),
        .I3(zext_ln24_19_reg_1225[5]),
        .O(add_ln24_10_fu_599_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln24_10_reg_1296[6]_i_1 
       (.I0(zext_ln24_19_reg_1225[5]),
        .I1(zext_ln24_19_reg_1225[3]),
        .I2(zext_ln24_19_reg_1225[2]),
        .I3(zext_ln24_19_reg_1225[4]),
        .O(add_ln24_10_fu_599_p2[6]));
  FDRE \add_ln24_10_reg_1296_reg[0] 
       (.C(ap_clk),
        .CE(add_ln24_10_reg_12960),
        .D(add_ln24_8_reg_1235[0]),
        .Q(add_ln24_10_reg_1296[0]),
        .R(1'b0));
  FDRE \add_ln24_10_reg_1296_reg[1] 
       (.C(ap_clk),
        .CE(add_ln24_10_reg_12960),
        .D(zext_ln24_19_reg_1225[1]),
        .Q(add_ln24_10_reg_1296[1]),
        .R(1'b0));
  FDRE \add_ln24_10_reg_1296_reg[2] 
       (.C(ap_clk),
        .CE(add_ln24_10_reg_12960),
        .D(add_ln24_10_fu_599_p2[2]),
        .Q(add_ln24_10_reg_1296[2]),
        .R(1'b0));
  FDRE \add_ln24_10_reg_1296_reg[3] 
       (.C(ap_clk),
        .CE(add_ln24_10_reg_12960),
        .D(add_ln24_10_fu_599_p2[3]),
        .Q(add_ln24_10_reg_1296[3]),
        .R(1'b0));
  FDRE \add_ln24_10_reg_1296_reg[4] 
       (.C(ap_clk),
        .CE(add_ln24_10_reg_12960),
        .D(add_ln24_10_fu_599_p2[4]),
        .Q(add_ln24_10_reg_1296[4]),
        .R(1'b0));
  FDRE \add_ln24_10_reg_1296_reg[5] 
       (.C(ap_clk),
        .CE(add_ln24_10_reg_12960),
        .D(add_ln24_10_fu_599_p2[5]),
        .Q(add_ln24_10_reg_1296[5]),
        .R(1'b0));
  FDRE \add_ln24_10_reg_1296_reg[6] 
       (.C(ap_clk),
        .CE(add_ln24_10_reg_12960),
        .D(add_ln24_10_fu_599_p2[6]),
        .Q(add_ln24_10_reg_1296[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \add_ln24_11_reg_1338[2]_i_1 
       (.I0(zext_ln24_19_reg_1225[2]),
        .I1(zext_ln24_19_reg_1225[1]),
        .I2(add_ln24_8_reg_1235[0]),
        .O(add_ln24_11_fu_667_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h15EA)) 
    \add_ln24_11_reg_1338[3]_i_1 
       (.I0(zext_ln24_19_reg_1225[2]),
        .I1(zext_ln24_19_reg_1225[1]),
        .I2(add_ln24_8_reg_1235[0]),
        .I3(zext_ln24_19_reg_1225[3]),
        .O(add_ln24_11_fu_667_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h07FFF800)) 
    \add_ln24_11_reg_1338[4]_i_1 
       (.I0(add_ln24_8_reg_1235[0]),
        .I1(zext_ln24_19_reg_1225[1]),
        .I2(zext_ln24_19_reg_1225[2]),
        .I3(zext_ln24_19_reg_1225[3]),
        .I4(zext_ln24_19_reg_1225[4]),
        .O(add_ln24_11_fu_667_p2[4]));
  LUT6 #(
    .INIT(64'h5777FFFFA8880000)) 
    \add_ln24_11_reg_1338[5]_i_1 
       (.I0(zext_ln24_19_reg_1225[3]),
        .I1(zext_ln24_19_reg_1225[2]),
        .I2(zext_ln24_19_reg_1225[1]),
        .I3(add_ln24_8_reg_1235[0]),
        .I4(zext_ln24_19_reg_1225[4]),
        .I5(zext_ln24_19_reg_1225[5]),
        .O(add_ln24_11_fu_667_p2[5]));
  LUT6 #(
    .INIT(64'h8880808000000000)) 
    \add_ln24_11_reg_1338[6]_i_1 
       (.I0(zext_ln24_19_reg_1225[5]),
        .I1(zext_ln24_19_reg_1225[3]),
        .I2(zext_ln24_19_reg_1225[2]),
        .I3(zext_ln24_19_reg_1225[1]),
        .I4(add_ln24_8_reg_1235[0]),
        .I5(zext_ln24_19_reg_1225[4]),
        .O(add_ln24_11_fu_667_p2[6]));
  FDRE \add_ln24_11_reg_1338_reg[0] 
       (.C(ap_clk),
        .CE(add_ln24_11_reg_13380),
        .D(add_ln24_fu_586_p2[0]),
        .Q(add_ln24_11_reg_1338[0]),
        .R(1'b0));
  FDRE \add_ln24_11_reg_1338_reg[1] 
       (.C(ap_clk),
        .CE(add_ln24_11_reg_13380),
        .D(add_ln24_fu_586_p2[1]),
        .Q(add_ln24_11_reg_1338[1]),
        .R(1'b0));
  FDRE \add_ln24_11_reg_1338_reg[2] 
       (.C(ap_clk),
        .CE(add_ln24_11_reg_13380),
        .D(add_ln24_11_fu_667_p2[2]),
        .Q(add_ln24_11_reg_1338[2]),
        .R(1'b0));
  FDRE \add_ln24_11_reg_1338_reg[3] 
       (.C(ap_clk),
        .CE(add_ln24_11_reg_13380),
        .D(add_ln24_11_fu_667_p2[3]),
        .Q(add_ln24_11_reg_1338[3]),
        .R(1'b0));
  FDRE \add_ln24_11_reg_1338_reg[4] 
       (.C(ap_clk),
        .CE(add_ln24_11_reg_13380),
        .D(add_ln24_11_fu_667_p2[4]),
        .Q(add_ln24_11_reg_1338[4]),
        .R(1'b0));
  FDRE \add_ln24_11_reg_1338_reg[5] 
       (.C(ap_clk),
        .CE(add_ln24_11_reg_13380),
        .D(add_ln24_11_fu_667_p2[5]),
        .Q(add_ln24_11_reg_1338[5]),
        .R(1'b0));
  FDRE \add_ln24_11_reg_1338_reg[6] 
       (.C(ap_clk),
        .CE(add_ln24_11_reg_13380),
        .D(add_ln24_11_fu_667_p2[6]),
        .Q(add_ln24_11_reg_1338[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln24_12_reg_1343[1]_i_1 
       (.I0(zext_ln24_19_reg_1225[1]),
        .O(add_ln24_12_fu_672_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln24_12_reg_1343[2]_i_1 
       (.I0(zext_ln24_19_reg_1225[1]),
        .I1(zext_ln24_19_reg_1225[2]),
        .O(add_ln24_12_fu_672_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \add_ln24_12_reg_1343[3]_i_1 
       (.I0(zext_ln24_19_reg_1225[2]),
        .I1(zext_ln24_19_reg_1225[1]),
        .I2(zext_ln24_19_reg_1225[3]),
        .O(add_ln24_12_fu_672_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \add_ln24_12_reg_1343[4]_i_1 
       (.I0(zext_ln24_19_reg_1225[1]),
        .I1(zext_ln24_19_reg_1225[2]),
        .I2(zext_ln24_19_reg_1225[3]),
        .I3(zext_ln24_19_reg_1225[4]),
        .O(add_ln24_12_fu_672_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h57FFA800)) 
    \add_ln24_12_reg_1343[5]_i_1 
       (.I0(zext_ln24_19_reg_1225[3]),
        .I1(zext_ln24_19_reg_1225[2]),
        .I2(zext_ln24_19_reg_1225[1]),
        .I3(zext_ln24_19_reg_1225[4]),
        .I4(zext_ln24_19_reg_1225[5]),
        .O(add_ln24_12_fu_672_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h88800000)) 
    \add_ln24_12_reg_1343[6]_i_1 
       (.I0(zext_ln24_19_reg_1225[5]),
        .I1(zext_ln24_19_reg_1225[3]),
        .I2(zext_ln24_19_reg_1225[2]),
        .I3(zext_ln24_19_reg_1225[1]),
        .I4(zext_ln24_19_reg_1225[4]),
        .O(add_ln24_12_fu_672_p2[6]));
  FDRE \add_ln24_12_reg_1343_reg[0] 
       (.C(ap_clk),
        .CE(add_ln24_11_reg_13380),
        .D(add_ln24_8_reg_1235[0]),
        .Q(add_ln24_12_reg_1343[0]),
        .R(1'b0));
  FDRE \add_ln24_12_reg_1343_reg[1] 
       (.C(ap_clk),
        .CE(add_ln24_11_reg_13380),
        .D(add_ln24_12_fu_672_p2[1]),
        .Q(add_ln24_12_reg_1343[1]),
        .R(1'b0));
  FDRE \add_ln24_12_reg_1343_reg[2] 
       (.C(ap_clk),
        .CE(add_ln24_11_reg_13380),
        .D(add_ln24_12_fu_672_p2[2]),
        .Q(add_ln24_12_reg_1343[2]),
        .R(1'b0));
  FDRE \add_ln24_12_reg_1343_reg[3] 
       (.C(ap_clk),
        .CE(add_ln24_11_reg_13380),
        .D(add_ln24_12_fu_672_p2[3]),
        .Q(add_ln24_12_reg_1343[3]),
        .R(1'b0));
  FDRE \add_ln24_12_reg_1343_reg[4] 
       (.C(ap_clk),
        .CE(add_ln24_11_reg_13380),
        .D(add_ln24_12_fu_672_p2[4]),
        .Q(add_ln24_12_reg_1343[4]),
        .R(1'b0));
  FDRE \add_ln24_12_reg_1343_reg[5] 
       (.C(ap_clk),
        .CE(add_ln24_11_reg_13380),
        .D(add_ln24_12_fu_672_p2[5]),
        .Q(add_ln24_12_reg_1343[5]),
        .R(1'b0));
  FDRE \add_ln24_12_reg_1343_reg[6] 
       (.C(ap_clk),
        .CE(add_ln24_11_reg_13380),
        .D(add_ln24_12_fu_672_p2[6]),
        .Q(add_ln24_12_reg_1343[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln24_13_reg_1385[0]_i_1 
       (.I0(add_ln24_8_reg_1235[0]),
        .O(add_ln24_fu_586_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln24_13_reg_1385[1]_i_1 
       (.I0(zext_ln24_19_reg_1225[1]),
        .I1(add_ln24_8_reg_1235[0]),
        .O(add_ln24_13_fu_703_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \add_ln24_13_reg_1385[2]_i_1 
       (.I0(zext_ln24_19_reg_1225[1]),
        .I1(add_ln24_8_reg_1235[0]),
        .I2(zext_ln24_19_reg_1225[2]),
        .O(add_ln24_13_fu_703_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \add_ln24_13_reg_1385[3]_i_1 
       (.I0(zext_ln24_19_reg_1225[2]),
        .I1(add_ln24_8_reg_1235[0]),
        .I2(zext_ln24_19_reg_1225[1]),
        .I3(zext_ln24_19_reg_1225[3]),
        .O(add_ln24_13_fu_703_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \add_ln24_13_reg_1385[4]_i_1 
       (.I0(zext_ln24_19_reg_1225[1]),
        .I1(add_ln24_8_reg_1235[0]),
        .I2(zext_ln24_19_reg_1225[2]),
        .I3(zext_ln24_19_reg_1225[3]),
        .I4(zext_ln24_19_reg_1225[4]),
        .O(add_ln24_13_fu_703_p2[4]));
  LUT6 #(
    .INIT(64'h5557FFFFAAA80000)) 
    \add_ln24_13_reg_1385[5]_i_1 
       (.I0(zext_ln24_19_reg_1225[3]),
        .I1(zext_ln24_19_reg_1225[2]),
        .I2(add_ln24_8_reg_1235[0]),
        .I3(zext_ln24_19_reg_1225[1]),
        .I4(zext_ln24_19_reg_1225[4]),
        .I5(zext_ln24_19_reg_1225[5]),
        .O(add_ln24_13_fu_703_p2[5]));
  LUT6 #(
    .INIT(64'h8888888000000000)) 
    \add_ln24_13_reg_1385[6]_i_1 
       (.I0(zext_ln24_19_reg_1225[5]),
        .I1(zext_ln24_19_reg_1225[3]),
        .I2(zext_ln24_19_reg_1225[2]),
        .I3(add_ln24_8_reg_1235[0]),
        .I4(zext_ln24_19_reg_1225[1]),
        .I5(zext_ln24_19_reg_1225[4]),
        .O(add_ln24_13_fu_703_p2[6]));
  FDRE \add_ln24_13_reg_1385_reg[0] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(add_ln24_fu_586_p2[0]),
        .Q(add_ln24_13_reg_1385[0]),
        .R(1'b0));
  FDRE \add_ln24_13_reg_1385_reg[1] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(add_ln24_13_fu_703_p2[1]),
        .Q(add_ln24_13_reg_1385[1]),
        .R(1'b0));
  FDRE \add_ln24_13_reg_1385_reg[2] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(add_ln24_13_fu_703_p2[2]),
        .Q(add_ln24_13_reg_1385[2]),
        .R(1'b0));
  FDRE \add_ln24_13_reg_1385_reg[3] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(add_ln24_13_fu_703_p2[3]),
        .Q(add_ln24_13_reg_1385[3]),
        .R(1'b0));
  FDRE \add_ln24_13_reg_1385_reg[4] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(add_ln24_13_fu_703_p2[4]),
        .Q(add_ln24_13_reg_1385[4]),
        .R(1'b0));
  FDRE \add_ln24_13_reg_1385_reg[5] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(add_ln24_13_fu_703_p2[5]),
        .Q(add_ln24_13_reg_1385[5]),
        .R(1'b0));
  FDRE \add_ln24_13_reg_1385_reg[6] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(add_ln24_13_fu_703_p2[6]),
        .Q(add_ln24_13_reg_1385[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln24_14_reg_1390[3]_i_1 
       (.I0(zext_ln24_19_reg_1225[3]),
        .O(add_ln24_14_fu_708_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln24_14_reg_1390[4]_i_1 
       (.I0(zext_ln24_19_reg_1225[3]),
        .I1(zext_ln24_19_reg_1225[4]),
        .O(add_ln24_14_fu_708_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln24_14_reg_1390[5]_i_1 
       (.I0(zext_ln24_19_reg_1225[3]),
        .I1(zext_ln24_19_reg_1225[4]),
        .I2(zext_ln24_19_reg_1225[5]),
        .O(add_ln24_14_fu_708_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \add_ln24_14_reg_1390[6]_i_1 
       (.I0(zext_ln24_19_reg_1225[5]),
        .I1(zext_ln24_19_reg_1225[3]),
        .I2(zext_ln24_19_reg_1225[4]),
        .O(add_ln24_14_fu_708_p2[6]));
  FDRE \add_ln24_14_reg_1390_reg[0] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(add_ln24_8_reg_1235[0]),
        .Q(add_ln24_14_reg_1390[0]),
        .R(1'b0));
  FDRE \add_ln24_14_reg_1390_reg[1] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(zext_ln24_19_reg_1225[1]),
        .Q(add_ln24_14_reg_1390[1]),
        .R(1'b0));
  FDRE \add_ln24_14_reg_1390_reg[2] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(zext_ln24_19_reg_1225[2]),
        .Q(add_ln24_14_reg_1390[2]),
        .R(1'b0));
  FDRE \add_ln24_14_reg_1390_reg[3] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(add_ln24_14_fu_708_p2[3]),
        .Q(add_ln24_14_reg_1390[3]),
        .R(1'b0));
  FDRE \add_ln24_14_reg_1390_reg[4] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(add_ln24_14_fu_708_p2[4]),
        .Q(add_ln24_14_reg_1390[4]),
        .R(1'b0));
  FDRE \add_ln24_14_reg_1390_reg[5] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(add_ln24_14_fu_708_p2[5]),
        .Q(add_ln24_14_reg_1390[5]),
        .R(1'b0));
  FDRE \add_ln24_14_reg_1390_reg[6] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(add_ln24_14_fu_708_p2[6]),
        .Q(add_ln24_14_reg_1390[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln24_8_reg_1235[0]_i_1 
       (.I0(out_d_reg_1174[0]),
        .I1(icmp_ln32_reg_1180),
        .I2(add_ln27_reg_1153[0]),
        .O(data4[0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \add_ln24_8_reg_1235[1]_i_1 
       (.I0(add_ln27_reg_1153[1]),
        .I1(icmp_ln32_reg_1180),
        .I2(out_d_reg_1174[1]),
        .O(add_ln24_8_fu_534_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \add_ln24_8_reg_1235[2]_i_1 
       (.I0(add_ln27_reg_1153[1]),
        .I1(out_d_reg_1174[1]),
        .I2(add_ln27_reg_1153[2]),
        .I3(icmp_ln32_reg_1180),
        .I4(out_d_reg_1174[2]),
        .O(add_ln24_8_fu_534_p2[2]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln24_8_reg_1235[3]_i_1 
       (.I0(data4[1]),
        .I1(out_d_reg_1174[2]),
        .I2(add_ln27_reg_1153[2]),
        .I3(add_ln27_reg_1153[3]),
        .I4(icmp_ln32_reg_1180),
        .I5(add_ln27_2_reg_1194[3]),
        .O(add_ln24_8_fu_534_p2[3]));
  LUT6 #(
    .INIT(64'h7F777FFF80888000)) 
    \add_ln24_8_reg_1235[4]_i_1 
       (.I0(data4[2]),
        .I1(data4[1]),
        .I2(add_ln27_2_reg_1194[3]),
        .I3(icmp_ln32_reg_1180),
        .I4(add_ln27_reg_1153[3]),
        .I5(data4[4]),
        .O(add_ln24_8_fu_534_p2[4]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln24_8_reg_1235[5]_i_1 
       (.I0(\add_ln24_8_reg_1235[6]_i_2_n_5 ),
        .I1(add_ln27_2_reg_1194[4]),
        .I2(add_ln27_reg_1153[4]),
        .I3(add_ln27_reg_1153[5]),
        .I4(icmp_ln32_reg_1180),
        .I5(add_ln27_2_reg_1194[5]),
        .O(add_ln24_8_fu_534_p2[5]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \add_ln24_8_reg_1235[6]_i_1 
       (.I0(add_ln27_reg_1153[5]),
        .I1(add_ln27_2_reg_1194[5]),
        .I2(\add_ln24_8_reg_1235[6]_i_2_n_5 ),
        .I3(add_ln27_2_reg_1194[4]),
        .I4(icmp_ln32_reg_1180),
        .I5(add_ln27_reg_1153[4]),
        .O(add_ln24_8_fu_534_p2[6]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \add_ln24_8_reg_1235[6]_i_2 
       (.I0(add_ln27_reg_1153[3]),
        .I1(add_ln27_2_reg_1194[3]),
        .I2(data4[1]),
        .I3(out_d_reg_1174[2]),
        .I4(icmp_ln32_reg_1180),
        .I5(add_ln27_reg_1153[2]),
        .O(\add_ln24_8_reg_1235[6]_i_2_n_5 ));
  FDRE \add_ln24_8_reg_1235_reg[0] 
       (.C(ap_clk),
        .CE(add_ln24_8_reg_12350),
        .D(data4[0]),
        .Q(add_ln24_8_reg_1235[0]),
        .R(1'b0));
  FDRE \add_ln24_8_reg_1235_reg[1] 
       (.C(ap_clk),
        .CE(add_ln24_8_reg_12350),
        .D(add_ln24_8_fu_534_p2[1]),
        .Q(add_ln24_8_reg_1235[1]),
        .R(1'b0));
  FDRE \add_ln24_8_reg_1235_reg[2] 
       (.C(ap_clk),
        .CE(add_ln24_8_reg_12350),
        .D(add_ln24_8_fu_534_p2[2]),
        .Q(add_ln24_8_reg_1235[2]),
        .R(1'b0));
  FDRE \add_ln24_8_reg_1235_reg[3] 
       (.C(ap_clk),
        .CE(add_ln24_8_reg_12350),
        .D(add_ln24_8_fu_534_p2[3]),
        .Q(add_ln24_8_reg_1235[3]),
        .R(1'b0));
  FDRE \add_ln24_8_reg_1235_reg[4] 
       (.C(ap_clk),
        .CE(add_ln24_8_reg_12350),
        .D(add_ln24_8_fu_534_p2[4]),
        .Q(add_ln24_8_reg_1235[4]),
        .R(1'b0));
  FDRE \add_ln24_8_reg_1235_reg[5] 
       (.C(ap_clk),
        .CE(add_ln24_8_reg_12350),
        .D(add_ln24_8_fu_534_p2[5]),
        .Q(add_ln24_8_reg_1235[5]),
        .R(1'b0));
  FDRE \add_ln24_8_reg_1235_reg[6] 
       (.C(ap_clk),
        .CE(add_ln24_8_reg_12350),
        .D(add_ln24_8_fu_534_p2[6]),
        .Q(add_ln24_8_reg_1235[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \add_ln24_9_reg_1240[0]_i_1 
       (.I0(add_ln27_reg_1153[0]),
        .I1(icmp_ln32_reg_1180),
        .I2(out_d_reg_1174[0]),
        .O(add_ln24_9_fu_540_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \add_ln24_9_reg_1240[1]_i_1 
       (.I0(add_ln27_reg_1153[0]),
        .I1(out_d_reg_1174[0]),
        .I2(add_ln27_reg_1153[1]),
        .I3(icmp_ln32_reg_1180),
        .I4(out_d_reg_1174[1]),
        .O(add_ln24_9_fu_540_p2[1]));
  LUT6 #(
    .INIT(64'h111105FAEEEE05FA)) 
    \add_ln24_9_reg_1240[2]_i_1 
       (.I0(data4[1]),
        .I1(out_d_reg_1174[0]),
        .I2(add_ln27_reg_1153[0]),
        .I3(add_ln27_reg_1153[2]),
        .I4(icmp_ln32_reg_1180),
        .I5(out_d_reg_1174[2]),
        .O(add_ln24_9_fu_540_p2[2]));
  LUT6 #(
    .INIT(64'h001DFFFFFFE20000)) 
    \add_ln24_9_reg_1240[3]_i_1 
       (.I0(add_ln27_reg_1153[0]),
        .I1(icmp_ln32_reg_1180),
        .I2(out_d_reg_1174[0]),
        .I3(data4[1]),
        .I4(data4[2]),
        .I5(data4[3]),
        .O(add_ln24_9_fu_540_p2[3]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln24_9_reg_1240[4]_i_1 
       (.I0(\add_ln24_9_reg_1240[4]_i_2_n_5 ),
        .I1(add_ln27_2_reg_1194[3]),
        .I2(add_ln27_reg_1153[3]),
        .I3(add_ln27_reg_1153[4]),
        .I4(icmp_ln32_reg_1180),
        .I5(add_ln27_2_reg_1194[4]),
        .O(add_ln24_9_fu_540_p2[4]));
  LUT6 #(
    .INIT(64'hCCC0AAAACCC0A0A0)) 
    \add_ln24_9_reg_1240[4]_i_2 
       (.I0(add_ln27_reg_1153[2]),
        .I1(out_d_reg_1174[2]),
        .I2(data4[1]),
        .I3(out_d_reg_1174[0]),
        .I4(icmp_ln32_reg_1180),
        .I5(add_ln27_reg_1153[0]),
        .O(\add_ln24_9_reg_1240[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln24_9_reg_1240[5]_i_1 
       (.I0(\add_ln24_9_reg_1240[6]_i_2_n_5 ),
        .I1(add_ln27_2_reg_1194[4]),
        .I2(add_ln27_reg_1153[4]),
        .I3(add_ln27_reg_1153[5]),
        .I4(icmp_ln32_reg_1180),
        .I5(add_ln27_2_reg_1194[5]),
        .O(add_ln24_9_fu_540_p2[5]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \add_ln24_9_reg_1240[6]_i_1 
       (.I0(add_ln27_reg_1153[5]),
        .I1(add_ln27_2_reg_1194[5]),
        .I2(\add_ln24_9_reg_1240[6]_i_2_n_5 ),
        .I3(add_ln27_2_reg_1194[4]),
        .I4(icmp_ln32_reg_1180),
        .I5(add_ln27_reg_1153[4]),
        .O(add_ln24_9_fu_540_p2[6]));
  LUT6 #(
    .INIT(64'hAAAAA80800000000)) 
    \add_ln24_9_reg_1240[6]_i_2 
       (.I0(data4[3]),
        .I1(add_ln27_reg_1153[0]),
        .I2(icmp_ln32_reg_1180),
        .I3(out_d_reg_1174[0]),
        .I4(data4[1]),
        .I5(data4[2]),
        .O(\add_ln24_9_reg_1240[6]_i_2_n_5 ));
  FDRE \add_ln24_9_reg_1240_reg[0] 
       (.C(ap_clk),
        .CE(add_ln24_8_reg_12350),
        .D(add_ln24_9_fu_540_p2[0]),
        .Q(add_ln24_9_reg_1240[0]),
        .R(1'b0));
  FDRE \add_ln24_9_reg_1240_reg[1] 
       (.C(ap_clk),
        .CE(add_ln24_8_reg_12350),
        .D(add_ln24_9_fu_540_p2[1]),
        .Q(add_ln24_9_reg_1240[1]),
        .R(1'b0));
  FDRE \add_ln24_9_reg_1240_reg[2] 
       (.C(ap_clk),
        .CE(add_ln24_8_reg_12350),
        .D(add_ln24_9_fu_540_p2[2]),
        .Q(add_ln24_9_reg_1240[2]),
        .R(1'b0));
  FDRE \add_ln24_9_reg_1240_reg[3] 
       (.C(ap_clk),
        .CE(add_ln24_8_reg_12350),
        .D(add_ln24_9_fu_540_p2[3]),
        .Q(add_ln24_9_reg_1240[3]),
        .R(1'b0));
  FDRE \add_ln24_9_reg_1240_reg[4] 
       (.C(ap_clk),
        .CE(add_ln24_8_reg_12350),
        .D(add_ln24_9_fu_540_p2[4]),
        .Q(add_ln24_9_reg_1240[4]),
        .R(1'b0));
  FDRE \add_ln24_9_reg_1240_reg[5] 
       (.C(ap_clk),
        .CE(add_ln24_8_reg_12350),
        .D(add_ln24_9_fu_540_p2[5]),
        .Q(add_ln24_9_reg_1240[5]),
        .R(1'b0));
  FDRE \add_ln24_9_reg_1240_reg[6] 
       (.C(ap_clk),
        .CE(add_ln24_8_reg_12350),
        .D(add_ln24_9_fu_540_p2[6]),
        .Q(add_ln24_9_reg_1240[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln24_reg_1281[1]_i_1 
       (.I0(add_ln24_8_reg_1235[0]),
        .I1(zext_ln24_19_reg_1225[1]),
        .O(add_ln24_fu_586_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln24_reg_1281[2]_i_1 
       (.I0(add_ln24_8_reg_1235[0]),
        .I1(zext_ln24_19_reg_1225[1]),
        .I2(zext_ln24_19_reg_1225[2]),
        .O(add_ln24_fu_586_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln24_reg_1281[3]_i_1 
       (.I0(zext_ln24_19_reg_1225[1]),
        .I1(add_ln24_8_reg_1235[0]),
        .I2(zext_ln24_19_reg_1225[2]),
        .I3(zext_ln24_19_reg_1225[3]),
        .O(add_ln24_fu_586_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \add_ln24_reg_1281[4]_i_1 
       (.I0(zext_ln24_19_reg_1225[2]),
        .I1(add_ln24_8_reg_1235[0]),
        .I2(zext_ln24_19_reg_1225[1]),
        .I3(zext_ln24_19_reg_1225[3]),
        .I4(zext_ln24_19_reg_1225[4]),
        .O(add_ln24_fu_586_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \add_ln24_reg_1281[5]_i_1 
       (.I0(zext_ln24_19_reg_1225[3]),
        .I1(zext_ln24_19_reg_1225[1]),
        .I2(add_ln24_8_reg_1235[0]),
        .I3(zext_ln24_19_reg_1225[2]),
        .I4(zext_ln24_19_reg_1225[4]),
        .I5(zext_ln24_19_reg_1225[5]),
        .O(add_ln24_fu_586_p2[5]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \add_ln24_reg_1281[6]_i_1 
       (.I0(zext_ln24_19_reg_1225[5]),
        .I1(zext_ln24_19_reg_1225[3]),
        .I2(zext_ln24_19_reg_1225[1]),
        .I3(add_ln24_8_reg_1235[0]),
        .I4(zext_ln24_19_reg_1225[2]),
        .I5(zext_ln24_19_reg_1225[4]),
        .O(add_ln24_fu_586_p2[6]));
  FDRE \add_ln24_reg_1281_reg[0] 
       (.C(ap_clk),
        .CE(add_ln24_10_reg_12960),
        .D(add_ln24_fu_586_p2[0]),
        .Q(add_ln24_reg_1281[0]),
        .R(1'b0));
  FDRE \add_ln24_reg_1281_reg[1] 
       (.C(ap_clk),
        .CE(add_ln24_10_reg_12960),
        .D(add_ln24_fu_586_p2[1]),
        .Q(add_ln24_reg_1281[1]),
        .R(1'b0));
  FDRE \add_ln24_reg_1281_reg[2] 
       (.C(ap_clk),
        .CE(add_ln24_10_reg_12960),
        .D(add_ln24_fu_586_p2[2]),
        .Q(add_ln24_reg_1281[2]),
        .R(1'b0));
  FDRE \add_ln24_reg_1281_reg[3] 
       (.C(ap_clk),
        .CE(add_ln24_10_reg_12960),
        .D(add_ln24_fu_586_p2[3]),
        .Q(add_ln24_reg_1281[3]),
        .R(1'b0));
  FDRE \add_ln24_reg_1281_reg[4] 
       (.C(ap_clk),
        .CE(add_ln24_10_reg_12960),
        .D(add_ln24_fu_586_p2[4]),
        .Q(add_ln24_reg_1281[4]),
        .R(1'b0));
  FDRE \add_ln24_reg_1281_reg[5] 
       (.C(ap_clk),
        .CE(add_ln24_10_reg_12960),
        .D(add_ln24_fu_586_p2[5]),
        .Q(add_ln24_reg_1281[5]),
        .R(1'b0));
  FDRE \add_ln24_reg_1281_reg[6] 
       (.C(ap_clk),
        .CE(add_ln24_10_reg_12960),
        .D(add_ln24_fu_586_p2[6]),
        .Q(add_ln24_reg_1281[6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h47B8B8B847474747)) 
    \add_ln27_2_reg_1194[3]_i_1 
       (.I0(select_ln24_9_reg_1395),
        .I1(indvar_flatten48_reg_2980),
        .I2(out_d_0_reg_310[3]),
        .I3(shl_ln_fu_428_p3[5]),
        .I4(shl_ln_fu_428_p3[4]),
        .I5(shl_ln_fu_428_p3[3]),
        .O(add_ln27_2_fu_484_p2[3]));
  LUT5 #(
    .INIT(32'h00FF1DE2)) 
    \add_ln27_2_reg_1194[4]_i_1 
       (.I0(out_d_0_reg_310[3]),
        .I1(indvar_flatten48_reg_2980),
        .I2(select_ln24_9_reg_1395),
        .I3(shl_ln_fu_428_p3[4]),
        .I4(shl_ln_fu_428_p3[3]),
        .O(add_ln27_2_fu_484_p2[4]));
  LUT6 #(
    .INIT(64'h00FFFF0047B8FF00)) 
    \add_ln27_2_reg_1194[5]_i_1 
       (.I0(select_ln24_9_reg_1395),
        .I1(indvar_flatten48_reg_2980),
        .I2(out_d_0_reg_310[3]),
        .I3(shl_ln_fu_428_p3[5]),
        .I4(shl_ln_fu_428_p3[4]),
        .I5(shl_ln_fu_428_p3[3]),
        .O(add_ln27_2_fu_484_p2[5]));
  FDRE \add_ln27_2_reg_1194_reg[3] 
       (.C(ap_clk),
        .CE(add_ln27_2_reg_11940),
        .D(add_ln27_2_fu_484_p2[3]),
        .Q(add_ln27_2_reg_1194[3]),
        .R(1'b0));
  FDRE \add_ln27_2_reg_1194_reg[4] 
       (.C(ap_clk),
        .CE(add_ln27_2_reg_11940),
        .D(add_ln27_2_fu_484_p2[4]),
        .Q(add_ln27_2_reg_1194[4]),
        .R(1'b0));
  FDRE \add_ln27_2_reg_1194_reg[5] 
       (.C(ap_clk),
        .CE(add_ln27_2_reg_11940),
        .D(add_ln27_2_fu_484_p2[5]),
        .Q(add_ln27_2_reg_1194[5]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \add_ln27_reg_1153[0]_i_1 
       (.I0(\select_ln24_9_reg_1395_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln23_reg_1170_reg_n_5_[0] ),
        .I4(out_d_0_reg_310[0]),
        .O(shl_ln_fu_428_p3[3]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \add_ln27_reg_1153[1]_i_1 
       (.I0(\select_ln24_9_reg_1395_reg_n_5_[1] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln23_reg_1170_reg_n_5_[0] ),
        .I4(out_d_0_reg_310[1]),
        .O(shl_ln_fu_428_p3[4]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \add_ln27_reg_1153[2]_i_1 
       (.I0(\select_ln24_9_reg_1395_reg_n_5_[2] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln23_reg_1170_reg_n_5_[0] ),
        .I4(out_d_0_reg_310[2]),
        .O(shl_ln_fu_428_p3[5]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \add_ln27_reg_1153[3]_i_1 
       (.I0(out_d_0_reg_310[3]),
        .I1(select_ln24_9_reg_1395),
        .I2(out_d_0_reg_310[0]),
        .I3(indvar_flatten48_reg_2980),
        .I4(\select_ln24_9_reg_1395_reg_n_5_[0] ),
        .O(add_ln27_fu_436_p2[3]));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \add_ln27_reg_1153[4]_i_1 
       (.I0(select_ln24_9_reg_1395),
        .I1(out_d_0_reg_310[3]),
        .I2(shl_ln_fu_428_p3[3]),
        .I3(out_d_0_reg_310[1]),
        .I4(indvar_flatten48_reg_2980),
        .I5(\select_ln24_9_reg_1395_reg_n_5_[1] ),
        .O(add_ln27_fu_436_p2[4]));
  LUT6 #(
    .INIT(64'h57F7FFFFA8080000)) 
    \add_ln27_reg_1153[5]_i_1 
       (.I0(shl_ln_fu_428_p3[3]),
        .I1(out_d_0_reg_310[3]),
        .I2(indvar_flatten48_reg_2980),
        .I3(select_ln24_9_reg_1395),
        .I4(shl_ln_fu_428_p3[4]),
        .I5(shl_ln_fu_428_p3[5]),
        .O(add_ln27_fu_436_p2[5]));
  FDRE \add_ln27_reg_1153_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(shl_ln_fu_428_p3[3]),
        .Q(add_ln27_reg_1153[0]),
        .R(1'b0));
  FDRE \add_ln27_reg_1153_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(shl_ln_fu_428_p3[4]),
        .Q(add_ln27_reg_1153[1]),
        .R(1'b0));
  FDRE \add_ln27_reg_1153_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(shl_ln_fu_428_p3[5]),
        .Q(add_ln27_reg_1153[2]),
        .R(1'b0));
  FDRE \add_ln27_reg_1153_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln27_fu_436_p2[3]),
        .Q(add_ln27_reg_1153[3]),
        .R(1'b0));
  FDRE \add_ln27_reg_1153_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln27_fu_436_p2[4]),
        .Q(add_ln27_reg_1153[4]),
        .R(1'b0));
  FDRE \add_ln27_reg_1153_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln27_fu_436_p2[5]),
        .Q(add_ln27_reg_1153[5]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln32_2_reg_1271[0]_i_1 
       (.I0(indvar_flatten_reg_322[0]),
        .O(add_ln32_2_fu_580_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln32_2_reg_1271[1]_i_1 
       (.I0(indvar_flatten_reg_322[0]),
        .I1(indvar_flatten_reg_322[1]),
        .O(add_ln32_2_fu_580_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln32_2_reg_1271[2]_i_1 
       (.I0(indvar_flatten_reg_322[0]),
        .I1(indvar_flatten_reg_322[1]),
        .I2(indvar_flatten_reg_322[2]),
        .O(add_ln32_2_fu_580_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln32_2_reg_1271[3]_i_1 
       (.I0(indvar_flatten_reg_322[1]),
        .I1(indvar_flatten_reg_322[0]),
        .I2(indvar_flatten_reg_322[2]),
        .I3(indvar_flatten_reg_322[3]),
        .O(add_ln32_2_fu_580_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \add_ln32_2_reg_1271[4]_i_1 
       (.I0(indvar_flatten_reg_322[2]),
        .I1(indvar_flatten_reg_322[0]),
        .I2(indvar_flatten_reg_322[1]),
        .I3(indvar_flatten_reg_322[3]),
        .I4(indvar_flatten_reg_322[4]),
        .O(add_ln32_2_fu_580_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \add_ln32_2_reg_1271[5]_i_1 
       (.I0(indvar_flatten_reg_322[3]),
        .I1(indvar_flatten_reg_322[1]),
        .I2(indvar_flatten_reg_322[0]),
        .I3(indvar_flatten_reg_322[2]),
        .I4(indvar_flatten_reg_322[4]),
        .I5(indvar_flatten_reg_322[5]),
        .O(add_ln32_2_fu_580_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln32_2_reg_1271[6]_i_1 
       (.I0(\add_ln32_2_reg_1271[7]_i_3_n_5 ),
        .I1(indvar_flatten_reg_322[6]),
        .O(add_ln32_2_fu_580_p2[6]));
  LUT3 #(
    .INIT(8'h04)) 
    \add_ln32_2_reg_1271[7]_i_1 
       (.I0(\icmp_ln23_reg_1170_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(icmp_ln32_reg_1180),
        .O(add_ln32_2_reg_12710));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln32_2_reg_1271[7]_i_2 
       (.I0(\add_ln32_2_reg_1271[7]_i_3_n_5 ),
        .I1(indvar_flatten_reg_322[6]),
        .I2(indvar_flatten_reg_322[7]),
        .O(add_ln32_2_fu_580_p2[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \add_ln32_2_reg_1271[7]_i_3 
       (.I0(indvar_flatten_reg_322[5]),
        .I1(indvar_flatten_reg_322[3]),
        .I2(indvar_flatten_reg_322[1]),
        .I3(indvar_flatten_reg_322[0]),
        .I4(indvar_flatten_reg_322[2]),
        .I5(indvar_flatten_reg_322[4]),
        .O(\add_ln32_2_reg_1271[7]_i_3_n_5 ));
  FDRE \add_ln32_2_reg_1271_reg[0] 
       (.C(ap_clk),
        .CE(add_ln32_2_reg_12710),
        .D(add_ln32_2_fu_580_p2[0]),
        .Q(add_ln32_2_reg_1271[0]),
        .R(1'b0));
  FDRE \add_ln32_2_reg_1271_reg[1] 
       (.C(ap_clk),
        .CE(add_ln32_2_reg_12710),
        .D(add_ln32_2_fu_580_p2[1]),
        .Q(add_ln32_2_reg_1271[1]),
        .R(1'b0));
  FDRE \add_ln32_2_reg_1271_reg[2] 
       (.C(ap_clk),
        .CE(add_ln32_2_reg_12710),
        .D(add_ln32_2_fu_580_p2[2]),
        .Q(add_ln32_2_reg_1271[2]),
        .R(1'b0));
  FDRE \add_ln32_2_reg_1271_reg[3] 
       (.C(ap_clk),
        .CE(add_ln32_2_reg_12710),
        .D(add_ln32_2_fu_580_p2[3]),
        .Q(add_ln32_2_reg_1271[3]),
        .R(1'b0));
  FDRE \add_ln32_2_reg_1271_reg[4] 
       (.C(ap_clk),
        .CE(add_ln32_2_reg_12710),
        .D(add_ln32_2_fu_580_p2[4]),
        .Q(add_ln32_2_reg_1271[4]),
        .R(1'b0));
  FDRE \add_ln32_2_reg_1271_reg[5] 
       (.C(ap_clk),
        .CE(add_ln32_2_reg_12710),
        .D(add_ln32_2_fu_580_p2[5]),
        .Q(add_ln32_2_reg_1271[5]),
        .R(1'b0));
  FDRE \add_ln32_2_reg_1271_reg[6] 
       (.C(ap_clk),
        .CE(add_ln32_2_reg_12710),
        .D(add_ln32_2_fu_580_p2[6]),
        .Q(add_ln32_2_reg_1271[6]),
        .R(1'b0));
  FDRE \add_ln32_2_reg_1271_reg[7] 
       (.C(ap_clk),
        .CE(add_ln32_2_reg_12710),
        .D(add_ln32_2_fu_580_p2[7]),
        .Q(add_ln32_2_reg_1271[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96666666)) 
    \add_ln40_12_reg_1484[3]_i_2 
       (.I0(tmp10_0_0_mid2_reg_1348[3]),
        .I1(\out_w_0_mid2_reg_1264_reg_n_5_[3] ),
        .I2(\out_w_0_mid2_reg_1264_reg_n_5_[2] ),
        .I3(\out_w_0_mid2_reg_1264_reg_n_5_[0] ),
        .I4(\out_w_0_mid2_reg_1264_reg_n_5_[1] ),
        .O(\add_ln40_12_reg_1484[3]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \add_ln40_12_reg_1484[3]_i_3 
       (.I0(tmp10_0_0_mid2_reg_1348[2]),
        .I1(\out_w_0_mid2_reg_1264_reg_n_5_[2] ),
        .I2(\out_w_0_mid2_reg_1264_reg_n_5_[1] ),
        .I3(\out_w_0_mid2_reg_1264_reg_n_5_[0] ),
        .O(\add_ln40_12_reg_1484[3]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln40_12_reg_1484[3]_i_4 
       (.I0(tmp10_0_0_mid2_reg_1348[1]),
        .I1(\out_w_0_mid2_reg_1264_reg_n_5_[1] ),
        .I2(\out_w_0_mid2_reg_1264_reg_n_5_[0] ),
        .O(\add_ln40_12_reg_1484[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln40_12_reg_1484[3]_i_5 
       (.I0(tmp10_0_0_mid2_reg_1348[0]),
        .I1(\out_w_0_mid2_reg_1264_reg_n_5_[0] ),
        .O(\add_ln40_12_reg_1484[3]_i_5_n_5 ));
  FDRE \add_ln40_12_reg_1484_reg[0] 
       (.C(ap_clk),
        .CE(add_ln40_12_reg_14840),
        .D(add_ln40_12_fu_789_p2[0]),
        .Q(add_ln40_12_reg_1484[0]),
        .R(1'b0));
  FDRE \add_ln40_12_reg_1484_reg[10] 
       (.C(ap_clk),
        .CE(add_ln40_12_reg_14840),
        .D(add_ln40_12_fu_789_p2[10]),
        .Q(add_ln40_12_reg_1484[10]),
        .R(1'b0));
  CARRY4 \add_ln40_12_reg_1484_reg[10]_i_1 
       (.CI(\add_ln40_12_reg_1484_reg[7]_i_1_n_5 ),
        .CO({\NLW_add_ln40_12_reg_1484_reg[10]_i_1_CO_UNCONNECTED [3:2],\add_ln40_12_reg_1484_reg[10]_i_1_n_7 ,\add_ln40_12_reg_1484_reg[10]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln40_12_reg_1484_reg[10]_i_1_O_UNCONNECTED [3],add_ln40_12_fu_789_p2[10:8]}),
        .S({1'b0,tmp10_0_0_mid2_reg_1348[10:8]}));
  FDRE \add_ln40_12_reg_1484_reg[1] 
       (.C(ap_clk),
        .CE(add_ln40_12_reg_14840),
        .D(add_ln40_12_fu_789_p2[1]),
        .Q(add_ln40_12_reg_1484[1]),
        .R(1'b0));
  FDRE \add_ln40_12_reg_1484_reg[2] 
       (.C(ap_clk),
        .CE(add_ln40_12_reg_14840),
        .D(add_ln40_12_fu_789_p2[2]),
        .Q(add_ln40_12_reg_1484[2]),
        .R(1'b0));
  FDRE \add_ln40_12_reg_1484_reg[3] 
       (.C(ap_clk),
        .CE(add_ln40_12_reg_14840),
        .D(add_ln40_12_fu_789_p2[3]),
        .Q(add_ln40_12_reg_1484[3]),
        .R(1'b0));
  CARRY4 \add_ln40_12_reg_1484_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln40_12_reg_1484_reg[3]_i_1_n_5 ,\add_ln40_12_reg_1484_reg[3]_i_1_n_6 ,\add_ln40_12_reg_1484_reg[3]_i_1_n_7 ,\add_ln40_12_reg_1484_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(tmp10_0_0_mid2_reg_1348[3:0]),
        .O(add_ln40_12_fu_789_p2[3:0]),
        .S({\add_ln40_12_reg_1484[3]_i_2_n_5 ,\add_ln40_12_reg_1484[3]_i_3_n_5 ,\add_ln40_12_reg_1484[3]_i_4_n_5 ,\add_ln40_12_reg_1484[3]_i_5_n_5 }));
  FDRE \add_ln40_12_reg_1484_reg[4] 
       (.C(ap_clk),
        .CE(add_ln40_12_reg_14840),
        .D(add_ln40_12_fu_789_p2[4]),
        .Q(add_ln40_12_reg_1484[4]),
        .R(1'b0));
  FDRE \add_ln40_12_reg_1484_reg[5] 
       (.C(ap_clk),
        .CE(add_ln40_12_reg_14840),
        .D(add_ln40_12_fu_789_p2[5]),
        .Q(add_ln40_12_reg_1484[5]),
        .R(1'b0));
  FDRE \add_ln40_12_reg_1484_reg[6] 
       (.C(ap_clk),
        .CE(add_ln40_12_reg_14840),
        .D(add_ln40_12_fu_789_p2[6]),
        .Q(add_ln40_12_reg_1484[6]),
        .R(1'b0));
  FDRE \add_ln40_12_reg_1484_reg[7] 
       (.C(ap_clk),
        .CE(add_ln40_12_reg_14840),
        .D(add_ln40_12_fu_789_p2[7]),
        .Q(add_ln40_12_reg_1484[7]),
        .R(1'b0));
  CARRY4 \add_ln40_12_reg_1484_reg[7]_i_1 
       (.CI(\add_ln40_12_reg_1484_reg[3]_i_1_n_5 ),
        .CO({\add_ln40_12_reg_1484_reg[7]_i_1_n_5 ,\add_ln40_12_reg_1484_reg[7]_i_1_n_6 ,\add_ln40_12_reg_1484_reg[7]_i_1_n_7 ,\add_ln40_12_reg_1484_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_12_fu_789_p2[7:4]),
        .S(tmp10_0_0_mid2_reg_1348[7:4]));
  FDRE \add_ln40_12_reg_1484_reg[8] 
       (.C(ap_clk),
        .CE(add_ln40_12_reg_14840),
        .D(add_ln40_12_fu_789_p2[8]),
        .Q(add_ln40_12_reg_1484[8]),
        .R(1'b0));
  FDRE \add_ln40_12_reg_1484_reg[9] 
       (.C(ap_clk),
        .CE(add_ln40_12_reg_14840),
        .D(add_ln40_12_fu_789_p2[9]),
        .Q(add_ln40_12_reg_1484[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9666)) 
    \add_ln40_14_reg_1433[3]_i_2 
       (.I0(tmp10_0_0_mid2_reg_1348[3]),
        .I1(\out_w_0_mid2_reg_1264_reg_n_5_[3] ),
        .I2(\out_w_0_mid2_reg_1264_reg_n_5_[2] ),
        .I3(\out_w_0_mid2_reg_1264_reg_n_5_[1] ),
        .O(\add_ln40_14_reg_1433[3]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln40_14_reg_1433[3]_i_3 
       (.I0(tmp10_0_0_mid2_reg_1348[2]),
        .I1(\out_w_0_mid2_reg_1264_reg_n_5_[2] ),
        .I2(\out_w_0_mid2_reg_1264_reg_n_5_[1] ),
        .O(\add_ln40_14_reg_1433[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln40_14_reg_1433[3]_i_4 
       (.I0(tmp10_0_0_mid2_reg_1348[1]),
        .I1(\out_w_0_mid2_reg_1264_reg_n_5_[1] ),
        .O(\add_ln40_14_reg_1433[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_14_reg_1433[3]_i_5 
       (.I0(tmp10_0_0_mid2_reg_1348[0]),
        .I1(\out_w_0_mid2_reg_1264_reg_n_5_[0] ),
        .O(\add_ln40_14_reg_1433[3]_i_5_n_5 ));
  FDRE \add_ln40_14_reg_1433_reg[0] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(add_ln40_14_fu_752_p2[0]),
        .Q(add_ln40_14_reg_1433[0]),
        .R(1'b0));
  FDRE \add_ln40_14_reg_1433_reg[10] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(add_ln40_14_fu_752_p2[10]),
        .Q(add_ln40_14_reg_1433[10]),
        .R(1'b0));
  CARRY4 \add_ln40_14_reg_1433_reg[10]_i_1 
       (.CI(\add_ln40_14_reg_1433_reg[7]_i_1_n_5 ),
        .CO({\NLW_add_ln40_14_reg_1433_reg[10]_i_1_CO_UNCONNECTED [3:2],\add_ln40_14_reg_1433_reg[10]_i_1_n_7 ,\add_ln40_14_reg_1433_reg[10]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln40_14_reg_1433_reg[10]_i_1_O_UNCONNECTED [3],add_ln40_14_fu_752_p2[10:8]}),
        .S({1'b0,tmp10_0_0_mid2_reg_1348[10:8]}));
  FDRE \add_ln40_14_reg_1433_reg[1] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(add_ln40_14_fu_752_p2[1]),
        .Q(add_ln40_14_reg_1433[1]),
        .R(1'b0));
  FDRE \add_ln40_14_reg_1433_reg[2] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(add_ln40_14_fu_752_p2[2]),
        .Q(add_ln40_14_reg_1433[2]),
        .R(1'b0));
  FDRE \add_ln40_14_reg_1433_reg[3] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(add_ln40_14_fu_752_p2[3]),
        .Q(add_ln40_14_reg_1433[3]),
        .R(1'b0));
  CARRY4 \add_ln40_14_reg_1433_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln40_14_reg_1433_reg[3]_i_1_n_5 ,\add_ln40_14_reg_1433_reg[3]_i_1_n_6 ,\add_ln40_14_reg_1433_reg[3]_i_1_n_7 ,\add_ln40_14_reg_1433_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(tmp10_0_0_mid2_reg_1348[3:0]),
        .O(add_ln40_14_fu_752_p2[3:0]),
        .S({\add_ln40_14_reg_1433[3]_i_2_n_5 ,\add_ln40_14_reg_1433[3]_i_3_n_5 ,\add_ln40_14_reg_1433[3]_i_4_n_5 ,\add_ln40_14_reg_1433[3]_i_5_n_5 }));
  FDRE \add_ln40_14_reg_1433_reg[4] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(add_ln40_14_fu_752_p2[4]),
        .Q(add_ln40_14_reg_1433[4]),
        .R(1'b0));
  FDRE \add_ln40_14_reg_1433_reg[5] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(add_ln40_14_fu_752_p2[5]),
        .Q(add_ln40_14_reg_1433[5]),
        .R(1'b0));
  FDRE \add_ln40_14_reg_1433_reg[6] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(add_ln40_14_fu_752_p2[6]),
        .Q(add_ln40_14_reg_1433[6]),
        .R(1'b0));
  FDRE \add_ln40_14_reg_1433_reg[7] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(add_ln40_14_fu_752_p2[7]),
        .Q(add_ln40_14_reg_1433[7]),
        .R(1'b0));
  CARRY4 \add_ln40_14_reg_1433_reg[7]_i_1 
       (.CI(\add_ln40_14_reg_1433_reg[3]_i_1_n_5 ),
        .CO({\add_ln40_14_reg_1433_reg[7]_i_1_n_5 ,\add_ln40_14_reg_1433_reg[7]_i_1_n_6 ,\add_ln40_14_reg_1433_reg[7]_i_1_n_7 ,\add_ln40_14_reg_1433_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_14_fu_752_p2[7:4]),
        .S(tmp10_0_0_mid2_reg_1348[7:4]));
  FDRE \add_ln40_14_reg_1433_reg[8] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(add_ln40_14_fu_752_p2[8]),
        .Q(add_ln40_14_reg_1433[8]),
        .R(1'b0));
  FDRE \add_ln40_14_reg_1433_reg[9] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(add_ln40_14_fu_752_p2[9]),
        .Q(add_ln40_14_reg_1433[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_15_reg_1494[3]_i_2 
       (.I0(\zext_ln40_13_reg_1415_reg_n_5_[3] ),
        .I1(tmp10_1_0_mid2_reg_1401[3]),
        .O(\add_ln40_15_reg_1494[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_15_reg_1494[3]_i_3 
       (.I0(\zext_ln40_13_reg_1415_reg_n_5_[2] ),
        .I1(tmp10_1_0_mid2_reg_1401[2]),
        .O(\add_ln40_15_reg_1494[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_15_reg_1494[3]_i_4 
       (.I0(\zext_ln40_13_reg_1415_reg_n_5_[1] ),
        .I1(tmp10_1_0_mid2_reg_1401[1]),
        .O(\add_ln40_15_reg_1494[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_15_reg_1494[3]_i_5 
       (.I0(C[0]),
        .I1(tmp10_1_0_mid2_reg_1401[0]),
        .O(\add_ln40_15_reg_1494[3]_i_5_n_5 ));
  FDRE \add_ln40_15_reg_1494_reg[0] 
       (.C(ap_clk),
        .CE(add_ln40_12_reg_14840),
        .D(add_ln40_15_fu_798_p2[0]),
        .Q(add_ln40_15_reg_1494[0]),
        .R(1'b0));
  FDRE \add_ln40_15_reg_1494_reg[10] 
       (.C(ap_clk),
        .CE(add_ln40_12_reg_14840),
        .D(add_ln40_15_fu_798_p2[10]),
        .Q(add_ln40_15_reg_1494[10]),
        .R(1'b0));
  CARRY4 \add_ln40_15_reg_1494_reg[10]_i_1 
       (.CI(\add_ln40_15_reg_1494_reg[7]_i_1_n_5 ),
        .CO({\NLW_add_ln40_15_reg_1494_reg[10]_i_1_CO_UNCONNECTED [3:2],\add_ln40_15_reg_1494_reg[10]_i_1_n_7 ,\add_ln40_15_reg_1494_reg[10]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln40_15_reg_1494_reg[10]_i_1_O_UNCONNECTED [3],add_ln40_15_fu_798_p2[10:8]}),
        .S({1'b0,tmp10_1_0_mid2_reg_1401[10:8]}));
  FDRE \add_ln40_15_reg_1494_reg[1] 
       (.C(ap_clk),
        .CE(add_ln40_12_reg_14840),
        .D(add_ln40_15_fu_798_p2[1]),
        .Q(add_ln40_15_reg_1494[1]),
        .R(1'b0));
  FDRE \add_ln40_15_reg_1494_reg[2] 
       (.C(ap_clk),
        .CE(add_ln40_12_reg_14840),
        .D(add_ln40_15_fu_798_p2[2]),
        .Q(add_ln40_15_reg_1494[2]),
        .R(1'b0));
  FDRE \add_ln40_15_reg_1494_reg[3] 
       (.C(ap_clk),
        .CE(add_ln40_12_reg_14840),
        .D(add_ln40_15_fu_798_p2[3]),
        .Q(add_ln40_15_reg_1494[3]),
        .R(1'b0));
  CARRY4 \add_ln40_15_reg_1494_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln40_15_reg_1494_reg[3]_i_1_n_5 ,\add_ln40_15_reg_1494_reg[3]_i_1_n_6 ,\add_ln40_15_reg_1494_reg[3]_i_1_n_7 ,\add_ln40_15_reg_1494_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\zext_ln40_13_reg_1415_reg_n_5_[3] ,\zext_ln40_13_reg_1415_reg_n_5_[2] ,\zext_ln40_13_reg_1415_reg_n_5_[1] ,C[0]}),
        .O(add_ln40_15_fu_798_p2[3:0]),
        .S({\add_ln40_15_reg_1494[3]_i_2_n_5 ,\add_ln40_15_reg_1494[3]_i_3_n_5 ,\add_ln40_15_reg_1494[3]_i_4_n_5 ,\add_ln40_15_reg_1494[3]_i_5_n_5 }));
  FDRE \add_ln40_15_reg_1494_reg[4] 
       (.C(ap_clk),
        .CE(add_ln40_12_reg_14840),
        .D(add_ln40_15_fu_798_p2[4]),
        .Q(add_ln40_15_reg_1494[4]),
        .R(1'b0));
  FDRE \add_ln40_15_reg_1494_reg[5] 
       (.C(ap_clk),
        .CE(add_ln40_12_reg_14840),
        .D(add_ln40_15_fu_798_p2[5]),
        .Q(add_ln40_15_reg_1494[5]),
        .R(1'b0));
  FDRE \add_ln40_15_reg_1494_reg[6] 
       (.C(ap_clk),
        .CE(add_ln40_12_reg_14840),
        .D(add_ln40_15_fu_798_p2[6]),
        .Q(add_ln40_15_reg_1494[6]),
        .R(1'b0));
  FDRE \add_ln40_15_reg_1494_reg[7] 
       (.C(ap_clk),
        .CE(add_ln40_12_reg_14840),
        .D(add_ln40_15_fu_798_p2[7]),
        .Q(add_ln40_15_reg_1494[7]),
        .R(1'b0));
  CARRY4 \add_ln40_15_reg_1494_reg[7]_i_1 
       (.CI(\add_ln40_15_reg_1494_reg[3]_i_1_n_5 ),
        .CO({\add_ln40_15_reg_1494_reg[7]_i_1_n_5 ,\add_ln40_15_reg_1494_reg[7]_i_1_n_6 ,\add_ln40_15_reg_1494_reg[7]_i_1_n_7 ,\add_ln40_15_reg_1494_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_15_fu_798_p2[7:4]),
        .S(tmp10_1_0_mid2_reg_1401[7:4]));
  FDRE \add_ln40_15_reg_1494_reg[8] 
       (.C(ap_clk),
        .CE(add_ln40_12_reg_14840),
        .D(add_ln40_15_fu_798_p2[8]),
        .Q(add_ln40_15_reg_1494[8]),
        .R(1'b0));
  FDRE \add_ln40_15_reg_1494_reg[9] 
       (.C(ap_clk),
        .CE(add_ln40_12_reg_14840),
        .D(add_ln40_15_fu_798_p2[9]),
        .Q(add_ln40_15_reg_1494[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_16_reg_1524[3]_i_2 
       (.I0(tmp10_1_0_mid2_reg_1401[3]),
        .I1(zext_ln40_15_reg_1478_reg[3]),
        .O(\add_ln40_16_reg_1524[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_16_reg_1524[3]_i_3 
       (.I0(tmp10_1_0_mid2_reg_1401[2]),
        .I1(zext_ln40_15_reg_1478_reg[2]),
        .O(\add_ln40_16_reg_1524[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_16_reg_1524[3]_i_4 
       (.I0(tmp10_1_0_mid2_reg_1401[1]),
        .I1(zext_ln40_15_reg_1478_reg[1]),
        .O(\add_ln40_16_reg_1524[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_16_reg_1524[3]_i_5 
       (.I0(tmp10_1_0_mid2_reg_1401[0]),
        .I1(zext_ln40_15_reg_1478_reg[0]),
        .O(\add_ln40_16_reg_1524[3]_i_5_n_5 ));
  FDRE \add_ln40_16_reg_1524_reg[0] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_16_fu_817_p2[0]),
        .Q(add_ln40_16_reg_1524[0]),
        .R(1'b0));
  FDRE \add_ln40_16_reg_1524_reg[10] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_16_fu_817_p2[10]),
        .Q(add_ln40_16_reg_1524[10]),
        .R(1'b0));
  CARRY4 \add_ln40_16_reg_1524_reg[10]_i_1 
       (.CI(\add_ln40_16_reg_1524_reg[7]_i_1_n_5 ),
        .CO({\NLW_add_ln40_16_reg_1524_reg[10]_i_1_CO_UNCONNECTED [3:2],\add_ln40_16_reg_1524_reg[10]_i_1_n_7 ,\add_ln40_16_reg_1524_reg[10]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp10_1_0_mid2_reg_1401[9:8]}),
        .O({\NLW_add_ln40_16_reg_1524_reg[10]_i_1_O_UNCONNECTED [3],add_ln40_16_fu_817_p2[10:8]}),
        .S({1'b0,tmp10_1_0_mid2_reg_1401[10:8]}));
  FDRE \add_ln40_16_reg_1524_reg[1] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_16_fu_817_p2[1]),
        .Q(add_ln40_16_reg_1524[1]),
        .R(1'b0));
  FDRE \add_ln40_16_reg_1524_reg[2] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_16_fu_817_p2[2]),
        .Q(add_ln40_16_reg_1524[2]),
        .R(1'b0));
  FDRE \add_ln40_16_reg_1524_reg[3] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_16_fu_817_p2[3]),
        .Q(add_ln40_16_reg_1524[3]),
        .R(1'b0));
  CARRY4 \add_ln40_16_reg_1524_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln40_16_reg_1524_reg[3]_i_1_n_5 ,\add_ln40_16_reg_1524_reg[3]_i_1_n_6 ,\add_ln40_16_reg_1524_reg[3]_i_1_n_7 ,\add_ln40_16_reg_1524_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(tmp10_1_0_mid2_reg_1401[3:0]),
        .O(add_ln40_16_fu_817_p2[3:0]),
        .S({\add_ln40_16_reg_1524[3]_i_2_n_5 ,\add_ln40_16_reg_1524[3]_i_3_n_5 ,\add_ln40_16_reg_1524[3]_i_4_n_5 ,\add_ln40_16_reg_1524[3]_i_5_n_5 }));
  FDRE \add_ln40_16_reg_1524_reg[4] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_16_fu_817_p2[4]),
        .Q(add_ln40_16_reg_1524[4]),
        .R(1'b0));
  FDRE \add_ln40_16_reg_1524_reg[5] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_16_fu_817_p2[5]),
        .Q(add_ln40_16_reg_1524[5]),
        .R(1'b0));
  FDRE \add_ln40_16_reg_1524_reg[6] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_16_fu_817_p2[6]),
        .Q(add_ln40_16_reg_1524[6]),
        .R(1'b0));
  FDRE \add_ln40_16_reg_1524_reg[7] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_16_fu_817_p2[7]),
        .Q(add_ln40_16_reg_1524[7]),
        .R(1'b0));
  CARRY4 \add_ln40_16_reg_1524_reg[7]_i_1 
       (.CI(\add_ln40_16_reg_1524_reg[3]_i_1_n_5 ),
        .CO({\add_ln40_16_reg_1524_reg[7]_i_1_n_5 ,\add_ln40_16_reg_1524_reg[7]_i_1_n_6 ,\add_ln40_16_reg_1524_reg[7]_i_1_n_7 ,\add_ln40_16_reg_1524_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(tmp10_1_0_mid2_reg_1401[7:4]),
        .O(add_ln40_16_fu_817_p2[7:4]),
        .S(tmp10_1_0_mid2_reg_1401[7:4]));
  FDRE \add_ln40_16_reg_1524_reg[8] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_16_fu_817_p2[8]),
        .Q(add_ln40_16_reg_1524[8]),
        .R(1'b0));
  FDRE \add_ln40_16_reg_1524_reg[9] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_16_fu_817_p2[9]),
        .Q(add_ln40_16_reg_1524[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_17_reg_1529[3]_i_2 
       (.I0(tmp10_1_0_mid2_reg_1401[3]),
        .I1(C[3]),
        .O(\add_ln40_17_reg_1529[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_17_reg_1529[3]_i_3 
       (.I0(tmp10_1_0_mid2_reg_1401[2]),
        .I1(C[2]),
        .O(\add_ln40_17_reg_1529[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_17_reg_1529[3]_i_4 
       (.I0(tmp10_1_0_mid2_reg_1401[1]),
        .I1(C[1]),
        .O(\add_ln40_17_reg_1529[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_17_reg_1529[3]_i_5 
       (.I0(tmp10_1_0_mid2_reg_1401[0]),
        .I1(C[0]),
        .O(\add_ln40_17_reg_1529[3]_i_5_n_5 ));
  FDRE \add_ln40_17_reg_1529_reg[0] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_17_fu_821_p2[0]),
        .Q(add_ln40_17_reg_1529[0]),
        .R(1'b0));
  FDRE \add_ln40_17_reg_1529_reg[10] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_17_fu_821_p2[10]),
        .Q(add_ln40_17_reg_1529[10]),
        .R(1'b0));
  CARRY4 \add_ln40_17_reg_1529_reg[10]_i_1 
       (.CI(\add_ln40_17_reg_1529_reg[7]_i_1_n_5 ),
        .CO({\NLW_add_ln40_17_reg_1529_reg[10]_i_1_CO_UNCONNECTED [3:2],\add_ln40_17_reg_1529_reg[10]_i_1_n_7 ,\add_ln40_17_reg_1529_reg[10]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp10_1_0_mid2_reg_1401[9:8]}),
        .O({\NLW_add_ln40_17_reg_1529_reg[10]_i_1_O_UNCONNECTED [3],add_ln40_17_fu_821_p2[10:8]}),
        .S({1'b0,tmp10_1_0_mid2_reg_1401[10:8]}));
  FDRE \add_ln40_17_reg_1529_reg[1] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_17_fu_821_p2[1]),
        .Q(add_ln40_17_reg_1529[1]),
        .R(1'b0));
  FDRE \add_ln40_17_reg_1529_reg[2] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_17_fu_821_p2[2]),
        .Q(add_ln40_17_reg_1529[2]),
        .R(1'b0));
  FDRE \add_ln40_17_reg_1529_reg[3] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_17_fu_821_p2[3]),
        .Q(add_ln40_17_reg_1529[3]),
        .R(1'b0));
  CARRY4 \add_ln40_17_reg_1529_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln40_17_reg_1529_reg[3]_i_1_n_5 ,\add_ln40_17_reg_1529_reg[3]_i_1_n_6 ,\add_ln40_17_reg_1529_reg[3]_i_1_n_7 ,\add_ln40_17_reg_1529_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(tmp10_1_0_mid2_reg_1401[3:0]),
        .O(add_ln40_17_fu_821_p2[3:0]),
        .S({\add_ln40_17_reg_1529[3]_i_2_n_5 ,\add_ln40_17_reg_1529[3]_i_3_n_5 ,\add_ln40_17_reg_1529[3]_i_4_n_5 ,\add_ln40_17_reg_1529[3]_i_5_n_5 }));
  FDRE \add_ln40_17_reg_1529_reg[4] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_17_fu_821_p2[4]),
        .Q(add_ln40_17_reg_1529[4]),
        .R(1'b0));
  FDRE \add_ln40_17_reg_1529_reg[5] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_17_fu_821_p2[5]),
        .Q(add_ln40_17_reg_1529[5]),
        .R(1'b0));
  FDRE \add_ln40_17_reg_1529_reg[6] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_17_fu_821_p2[6]),
        .Q(add_ln40_17_reg_1529[6]),
        .R(1'b0));
  FDRE \add_ln40_17_reg_1529_reg[7] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_17_fu_821_p2[7]),
        .Q(add_ln40_17_reg_1529[7]),
        .R(1'b0));
  CARRY4 \add_ln40_17_reg_1529_reg[7]_i_1 
       (.CI(\add_ln40_17_reg_1529_reg[3]_i_1_n_5 ),
        .CO({\add_ln40_17_reg_1529_reg[7]_i_1_n_5 ,\add_ln40_17_reg_1529_reg[7]_i_1_n_6 ,\add_ln40_17_reg_1529_reg[7]_i_1_n_7 ,\add_ln40_17_reg_1529_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(tmp10_1_0_mid2_reg_1401[7:4]),
        .O(add_ln40_17_fu_821_p2[7:4]),
        .S(tmp10_1_0_mid2_reg_1401[7:4]));
  FDRE \add_ln40_17_reg_1529_reg[8] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_17_fu_821_p2[8]),
        .Q(add_ln40_17_reg_1529[8]),
        .R(1'b0));
  FDRE \add_ln40_17_reg_1529_reg[9] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_17_fu_821_p2[9]),
        .Q(add_ln40_17_reg_1529[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_18_reg_1534[3]_i_2 
       (.I0(\zext_ln40_13_reg_1415_reg_n_5_[3] ),
        .I1(tmp10_2_0_mid2_reg_1408[3]),
        .O(\add_ln40_18_reg_1534[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_18_reg_1534[3]_i_3 
       (.I0(\zext_ln40_13_reg_1415_reg_n_5_[2] ),
        .I1(tmp10_2_0_mid2_reg_1408[2]),
        .O(\add_ln40_18_reg_1534[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_18_reg_1534[3]_i_4 
       (.I0(\zext_ln40_13_reg_1415_reg_n_5_[1] ),
        .I1(tmp10_2_0_mid2_reg_1408[1]),
        .O(\add_ln40_18_reg_1534[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_18_reg_1534[3]_i_5 
       (.I0(C[0]),
        .I1(tmp10_2_0_mid2_reg_1408[0]),
        .O(\add_ln40_18_reg_1534[3]_i_5_n_5 ));
  FDRE \add_ln40_18_reg_1534_reg[0] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_18_fu_825_p2[0]),
        .Q(add_ln40_18_reg_1534[0]),
        .R(1'b0));
  FDRE \add_ln40_18_reg_1534_reg[10] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_18_fu_825_p2[10]),
        .Q(add_ln40_18_reg_1534[10]),
        .R(1'b0));
  CARRY4 \add_ln40_18_reg_1534_reg[10]_i_1 
       (.CI(\add_ln40_18_reg_1534_reg[7]_i_1_n_5 ),
        .CO({\NLW_add_ln40_18_reg_1534_reg[10]_i_1_CO_UNCONNECTED [3:2],\add_ln40_18_reg_1534_reg[10]_i_1_n_7 ,\add_ln40_18_reg_1534_reg[10]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln40_18_reg_1534_reg[10]_i_1_O_UNCONNECTED [3],add_ln40_18_fu_825_p2[10:8]}),
        .S({1'b0,tmp10_2_0_mid2_reg_1408[10:8]}));
  FDRE \add_ln40_18_reg_1534_reg[1] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_18_fu_825_p2[1]),
        .Q(add_ln40_18_reg_1534[1]),
        .R(1'b0));
  FDRE \add_ln40_18_reg_1534_reg[2] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_18_fu_825_p2[2]),
        .Q(add_ln40_18_reg_1534[2]),
        .R(1'b0));
  FDRE \add_ln40_18_reg_1534_reg[3] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_18_fu_825_p2[3]),
        .Q(add_ln40_18_reg_1534[3]),
        .R(1'b0));
  CARRY4 \add_ln40_18_reg_1534_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln40_18_reg_1534_reg[3]_i_1_n_5 ,\add_ln40_18_reg_1534_reg[3]_i_1_n_6 ,\add_ln40_18_reg_1534_reg[3]_i_1_n_7 ,\add_ln40_18_reg_1534_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\zext_ln40_13_reg_1415_reg_n_5_[3] ,\zext_ln40_13_reg_1415_reg_n_5_[2] ,\zext_ln40_13_reg_1415_reg_n_5_[1] ,C[0]}),
        .O(add_ln40_18_fu_825_p2[3:0]),
        .S({\add_ln40_18_reg_1534[3]_i_2_n_5 ,\add_ln40_18_reg_1534[3]_i_3_n_5 ,\add_ln40_18_reg_1534[3]_i_4_n_5 ,\add_ln40_18_reg_1534[3]_i_5_n_5 }));
  FDRE \add_ln40_18_reg_1534_reg[4] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_18_fu_825_p2[4]),
        .Q(add_ln40_18_reg_1534[4]),
        .R(1'b0));
  FDRE \add_ln40_18_reg_1534_reg[5] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_18_fu_825_p2[5]),
        .Q(add_ln40_18_reg_1534[5]),
        .R(1'b0));
  FDRE \add_ln40_18_reg_1534_reg[6] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_18_fu_825_p2[6]),
        .Q(add_ln40_18_reg_1534[6]),
        .R(1'b0));
  FDRE \add_ln40_18_reg_1534_reg[7] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_18_fu_825_p2[7]),
        .Q(add_ln40_18_reg_1534[7]),
        .R(1'b0));
  CARRY4 \add_ln40_18_reg_1534_reg[7]_i_1 
       (.CI(\add_ln40_18_reg_1534_reg[3]_i_1_n_5 ),
        .CO({\add_ln40_18_reg_1534_reg[7]_i_1_n_5 ,\add_ln40_18_reg_1534_reg[7]_i_1_n_6 ,\add_ln40_18_reg_1534_reg[7]_i_1_n_7 ,\add_ln40_18_reg_1534_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_18_fu_825_p2[7:4]),
        .S(tmp10_2_0_mid2_reg_1408[7:4]));
  FDRE \add_ln40_18_reg_1534_reg[8] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_18_fu_825_p2[8]),
        .Q(add_ln40_18_reg_1534[8]),
        .R(1'b0));
  FDRE \add_ln40_18_reg_1534_reg[9] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_18_fu_825_p2[9]),
        .Q(add_ln40_18_reg_1534[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_19_reg_1539[3]_i_2 
       (.I0(tmp10_2_0_mid2_reg_1408[3]),
        .I1(zext_ln40_15_reg_1478_reg[3]),
        .O(\add_ln40_19_reg_1539[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_19_reg_1539[3]_i_3 
       (.I0(tmp10_2_0_mid2_reg_1408[2]),
        .I1(zext_ln40_15_reg_1478_reg[2]),
        .O(\add_ln40_19_reg_1539[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_19_reg_1539[3]_i_4 
       (.I0(tmp10_2_0_mid2_reg_1408[1]),
        .I1(zext_ln40_15_reg_1478_reg[1]),
        .O(\add_ln40_19_reg_1539[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_19_reg_1539[3]_i_5 
       (.I0(tmp10_2_0_mid2_reg_1408[0]),
        .I1(zext_ln40_15_reg_1478_reg[0]),
        .O(\add_ln40_19_reg_1539[3]_i_5_n_5 ));
  FDRE \add_ln40_19_reg_1539_reg[0] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_19_fu_829_p2[0]),
        .Q(add_ln40_19_reg_1539[0]),
        .R(1'b0));
  FDRE \add_ln40_19_reg_1539_reg[10] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_19_fu_829_p2[10]),
        .Q(add_ln40_19_reg_1539[10]),
        .R(1'b0));
  CARRY4 \add_ln40_19_reg_1539_reg[10]_i_1 
       (.CI(\add_ln40_19_reg_1539_reg[7]_i_1_n_5 ),
        .CO({\NLW_add_ln40_19_reg_1539_reg[10]_i_1_CO_UNCONNECTED [3:2],\add_ln40_19_reg_1539_reg[10]_i_1_n_7 ,\add_ln40_19_reg_1539_reg[10]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp10_2_0_mid2_reg_1408[9:8]}),
        .O({\NLW_add_ln40_19_reg_1539_reg[10]_i_1_O_UNCONNECTED [3],add_ln40_19_fu_829_p2[10:8]}),
        .S({1'b0,tmp10_2_0_mid2_reg_1408[10:8]}));
  FDRE \add_ln40_19_reg_1539_reg[1] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_19_fu_829_p2[1]),
        .Q(add_ln40_19_reg_1539[1]),
        .R(1'b0));
  FDRE \add_ln40_19_reg_1539_reg[2] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_19_fu_829_p2[2]),
        .Q(add_ln40_19_reg_1539[2]),
        .R(1'b0));
  FDRE \add_ln40_19_reg_1539_reg[3] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_19_fu_829_p2[3]),
        .Q(add_ln40_19_reg_1539[3]),
        .R(1'b0));
  CARRY4 \add_ln40_19_reg_1539_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln40_19_reg_1539_reg[3]_i_1_n_5 ,\add_ln40_19_reg_1539_reg[3]_i_1_n_6 ,\add_ln40_19_reg_1539_reg[3]_i_1_n_7 ,\add_ln40_19_reg_1539_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(tmp10_2_0_mid2_reg_1408[3:0]),
        .O(add_ln40_19_fu_829_p2[3:0]),
        .S({\add_ln40_19_reg_1539[3]_i_2_n_5 ,\add_ln40_19_reg_1539[3]_i_3_n_5 ,\add_ln40_19_reg_1539[3]_i_4_n_5 ,\add_ln40_19_reg_1539[3]_i_5_n_5 }));
  FDRE \add_ln40_19_reg_1539_reg[4] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_19_fu_829_p2[4]),
        .Q(add_ln40_19_reg_1539[4]),
        .R(1'b0));
  FDRE \add_ln40_19_reg_1539_reg[5] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_19_fu_829_p2[5]),
        .Q(add_ln40_19_reg_1539[5]),
        .R(1'b0));
  FDRE \add_ln40_19_reg_1539_reg[6] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_19_fu_829_p2[6]),
        .Q(add_ln40_19_reg_1539[6]),
        .R(1'b0));
  FDRE \add_ln40_19_reg_1539_reg[7] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_19_fu_829_p2[7]),
        .Q(add_ln40_19_reg_1539[7]),
        .R(1'b0));
  CARRY4 \add_ln40_19_reg_1539_reg[7]_i_1 
       (.CI(\add_ln40_19_reg_1539_reg[3]_i_1_n_5 ),
        .CO({\add_ln40_19_reg_1539_reg[7]_i_1_n_5 ,\add_ln40_19_reg_1539_reg[7]_i_1_n_6 ,\add_ln40_19_reg_1539_reg[7]_i_1_n_7 ,\add_ln40_19_reg_1539_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(tmp10_2_0_mid2_reg_1408[7:4]),
        .O(add_ln40_19_fu_829_p2[7:4]),
        .S(tmp10_2_0_mid2_reg_1408[7:4]));
  FDRE \add_ln40_19_reg_1539_reg[8] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_19_fu_829_p2[8]),
        .Q(add_ln40_19_reg_1539[8]),
        .R(1'b0));
  FDRE \add_ln40_19_reg_1539_reg[9] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_19_fu_829_p2[9]),
        .Q(add_ln40_19_reg_1539[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln40_20_reg_1544[10]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln23_reg_1170_pp0_iter1_reg_reg_n_5_[0] ),
        .O(add_ln40_16_reg_15240));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_20_reg_1544[3]_i_2 
       (.I0(tmp10_2_0_mid2_reg_1408[3]),
        .I1(C[3]),
        .O(\add_ln40_20_reg_1544[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_20_reg_1544[3]_i_3 
       (.I0(tmp10_2_0_mid2_reg_1408[2]),
        .I1(C[2]),
        .O(\add_ln40_20_reg_1544[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_20_reg_1544[3]_i_4 
       (.I0(tmp10_2_0_mid2_reg_1408[1]),
        .I1(C[1]),
        .O(\add_ln40_20_reg_1544[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_20_reg_1544[3]_i_5 
       (.I0(tmp10_2_0_mid2_reg_1408[0]),
        .I1(C[0]),
        .O(\add_ln40_20_reg_1544[3]_i_5_n_5 ));
  FDRE \add_ln40_20_reg_1544_reg[0] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_20_fu_833_p2[0]),
        .Q(add_ln40_20_reg_1544[0]),
        .R(1'b0));
  FDRE \add_ln40_20_reg_1544_reg[10] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_20_fu_833_p2[10]),
        .Q(add_ln40_20_reg_1544[10]),
        .R(1'b0));
  CARRY4 \add_ln40_20_reg_1544_reg[10]_i_2 
       (.CI(\add_ln40_20_reg_1544_reg[7]_i_1_n_5 ),
        .CO({\NLW_add_ln40_20_reg_1544_reg[10]_i_2_CO_UNCONNECTED [3:2],\add_ln40_20_reg_1544_reg[10]_i_2_n_7 ,\add_ln40_20_reg_1544_reg[10]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp10_2_0_mid2_reg_1408[9:8]}),
        .O({\NLW_add_ln40_20_reg_1544_reg[10]_i_2_O_UNCONNECTED [3],add_ln40_20_fu_833_p2[10:8]}),
        .S({1'b0,tmp10_2_0_mid2_reg_1408[10:8]}));
  FDRE \add_ln40_20_reg_1544_reg[1] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_20_fu_833_p2[1]),
        .Q(add_ln40_20_reg_1544[1]),
        .R(1'b0));
  FDRE \add_ln40_20_reg_1544_reg[2] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_20_fu_833_p2[2]),
        .Q(add_ln40_20_reg_1544[2]),
        .R(1'b0));
  FDRE \add_ln40_20_reg_1544_reg[3] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_20_fu_833_p2[3]),
        .Q(add_ln40_20_reg_1544[3]),
        .R(1'b0));
  CARRY4 \add_ln40_20_reg_1544_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln40_20_reg_1544_reg[3]_i_1_n_5 ,\add_ln40_20_reg_1544_reg[3]_i_1_n_6 ,\add_ln40_20_reg_1544_reg[3]_i_1_n_7 ,\add_ln40_20_reg_1544_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(tmp10_2_0_mid2_reg_1408[3:0]),
        .O(add_ln40_20_fu_833_p2[3:0]),
        .S({\add_ln40_20_reg_1544[3]_i_2_n_5 ,\add_ln40_20_reg_1544[3]_i_3_n_5 ,\add_ln40_20_reg_1544[3]_i_4_n_5 ,\add_ln40_20_reg_1544[3]_i_5_n_5 }));
  FDRE \add_ln40_20_reg_1544_reg[4] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_20_fu_833_p2[4]),
        .Q(add_ln40_20_reg_1544[4]),
        .R(1'b0));
  FDRE \add_ln40_20_reg_1544_reg[5] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_20_fu_833_p2[5]),
        .Q(add_ln40_20_reg_1544[5]),
        .R(1'b0));
  FDRE \add_ln40_20_reg_1544_reg[6] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_20_fu_833_p2[6]),
        .Q(add_ln40_20_reg_1544[6]),
        .R(1'b0));
  FDRE \add_ln40_20_reg_1544_reg[7] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_20_fu_833_p2[7]),
        .Q(add_ln40_20_reg_1544[7]),
        .R(1'b0));
  CARRY4 \add_ln40_20_reg_1544_reg[7]_i_1 
       (.CI(\add_ln40_20_reg_1544_reg[3]_i_1_n_5 ),
        .CO({\add_ln40_20_reg_1544_reg[7]_i_1_n_5 ,\add_ln40_20_reg_1544_reg[7]_i_1_n_6 ,\add_ln40_20_reg_1544_reg[7]_i_1_n_7 ,\add_ln40_20_reg_1544_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(tmp10_2_0_mid2_reg_1408[7:4]),
        .O(add_ln40_20_fu_833_p2[7:4]),
        .S(tmp10_2_0_mid2_reg_1408[7:4]));
  FDRE \add_ln40_20_reg_1544_reg[8] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_20_fu_833_p2[8]),
        .Q(add_ln40_20_reg_1544[8]),
        .R(1'b0));
  FDRE \add_ln40_20_reg_1544_reg[9] 
       (.C(ap_clk),
        .CE(add_ln40_16_reg_15240),
        .D(add_ln40_20_fu_833_p2[9]),
        .Q(add_ln40_20_reg_1544[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_reg_1422[3]_i_2 
       (.I0(\out_w_0_mid2_reg_1264_reg_n_5_[3] ),
        .I1(tmp10_0_0_mid2_reg_1348[3]),
        .O(\add_ln40_reg_1422[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_reg_1422[3]_i_3 
       (.I0(\out_w_0_mid2_reg_1264_reg_n_5_[2] ),
        .I1(tmp10_0_0_mid2_reg_1348[2]),
        .O(\add_ln40_reg_1422[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_reg_1422[3]_i_4 
       (.I0(\out_w_0_mid2_reg_1264_reg_n_5_[1] ),
        .I1(tmp10_0_0_mid2_reg_1348[1]),
        .O(\add_ln40_reg_1422[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln40_reg_1422[3]_i_5 
       (.I0(\out_w_0_mid2_reg_1264_reg_n_5_[0] ),
        .I1(tmp10_0_0_mid2_reg_1348[0]),
        .O(\add_ln40_reg_1422[3]_i_5_n_5 ));
  FDRE \add_ln40_reg_1422_reg[0] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(add_ln40_fu_738_p2[0]),
        .Q(add_ln40_reg_1422[0]),
        .R(1'b0));
  FDRE \add_ln40_reg_1422_reg[10] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(add_ln40_fu_738_p2[10]),
        .Q(add_ln40_reg_1422[10]),
        .R(1'b0));
  CARRY4 \add_ln40_reg_1422_reg[10]_i_1 
       (.CI(\add_ln40_reg_1422_reg[7]_i_1_n_5 ),
        .CO({\NLW_add_ln40_reg_1422_reg[10]_i_1_CO_UNCONNECTED [3:2],\add_ln40_reg_1422_reg[10]_i_1_n_7 ,\add_ln40_reg_1422_reg[10]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln40_reg_1422_reg[10]_i_1_O_UNCONNECTED [3],add_ln40_fu_738_p2[10:8]}),
        .S({1'b0,tmp10_0_0_mid2_reg_1348[10:8]}));
  FDRE \add_ln40_reg_1422_reg[1] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(add_ln40_fu_738_p2[1]),
        .Q(add_ln40_reg_1422[1]),
        .R(1'b0));
  FDRE \add_ln40_reg_1422_reg[2] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(add_ln40_fu_738_p2[2]),
        .Q(add_ln40_reg_1422[2]),
        .R(1'b0));
  FDRE \add_ln40_reg_1422_reg[3] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(add_ln40_fu_738_p2[3]),
        .Q(add_ln40_reg_1422[3]),
        .R(1'b0));
  CARRY4 \add_ln40_reg_1422_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln40_reg_1422_reg[3]_i_1_n_5 ,\add_ln40_reg_1422_reg[3]_i_1_n_6 ,\add_ln40_reg_1422_reg[3]_i_1_n_7 ,\add_ln40_reg_1422_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\out_w_0_mid2_reg_1264_reg_n_5_[3] ,\out_w_0_mid2_reg_1264_reg_n_5_[2] ,\out_w_0_mid2_reg_1264_reg_n_5_[1] ,\out_w_0_mid2_reg_1264_reg_n_5_[0] }),
        .O(add_ln40_fu_738_p2[3:0]),
        .S({\add_ln40_reg_1422[3]_i_2_n_5 ,\add_ln40_reg_1422[3]_i_3_n_5 ,\add_ln40_reg_1422[3]_i_4_n_5 ,\add_ln40_reg_1422[3]_i_5_n_5 }));
  FDRE \add_ln40_reg_1422_reg[4] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(add_ln40_fu_738_p2[4]),
        .Q(add_ln40_reg_1422[4]),
        .R(1'b0));
  FDRE \add_ln40_reg_1422_reg[5] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(add_ln40_fu_738_p2[5]),
        .Q(add_ln40_reg_1422[5]),
        .R(1'b0));
  FDRE \add_ln40_reg_1422_reg[6] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(add_ln40_fu_738_p2[6]),
        .Q(add_ln40_reg_1422[6]),
        .R(1'b0));
  FDRE \add_ln40_reg_1422_reg[7] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(add_ln40_fu_738_p2[7]),
        .Q(add_ln40_reg_1422[7]),
        .R(1'b0));
  CARRY4 \add_ln40_reg_1422_reg[7]_i_1 
       (.CI(\add_ln40_reg_1422_reg[3]_i_1_n_5 ),
        .CO({\add_ln40_reg_1422_reg[7]_i_1_n_5 ,\add_ln40_reg_1422_reg[7]_i_1_n_6 ,\add_ln40_reg_1422_reg[7]_i_1_n_7 ,\add_ln40_reg_1422_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_fu_738_p2[7:4]),
        .S(tmp10_0_0_mid2_reg_1348[7:4]));
  FDRE \add_ln40_reg_1422_reg[8] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(add_ln40_fu_738_p2[8]),
        .Q(add_ln40_reg_1422[8]),
        .R(1'b0));
  FDRE \add_ln40_reg_1422_reg[9] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(add_ln40_fu_738_p2[9]),
        .Q(add_ln40_reg_1422[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_10_reg_1629[11]_i_2 
       (.I0(trunc_ln48_8_fu_919_p4[11]),
        .I1(trunc_ln48_s_reg_1584[11]),
        .O(\add_ln48_10_reg_1629[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_10_reg_1629[11]_i_3 
       (.I0(trunc_ln48_8_fu_919_p4[10]),
        .I1(trunc_ln48_s_reg_1584[10]),
        .O(\add_ln48_10_reg_1629[11]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_10_reg_1629[11]_i_4 
       (.I0(trunc_ln48_8_fu_919_p4[9]),
        .I1(trunc_ln48_s_reg_1584[9]),
        .O(\add_ln48_10_reg_1629[11]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_10_reg_1629[11]_i_5 
       (.I0(trunc_ln48_8_fu_919_p4[8]),
        .I1(trunc_ln48_s_reg_1584[8]),
        .O(\add_ln48_10_reg_1629[11]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_10_reg_1629[15]_i_2 
       (.I0(trunc_ln48_8_fu_919_p4[15]),
        .I1(trunc_ln48_s_reg_1584[15]),
        .O(\add_ln48_10_reg_1629[15]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_10_reg_1629[15]_i_3 
       (.I0(trunc_ln48_8_fu_919_p4[14]),
        .I1(trunc_ln48_s_reg_1584[14]),
        .O(\add_ln48_10_reg_1629[15]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_10_reg_1629[15]_i_4 
       (.I0(trunc_ln48_8_fu_919_p4[13]),
        .I1(trunc_ln48_s_reg_1584[13]),
        .O(\add_ln48_10_reg_1629[15]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_10_reg_1629[15]_i_5 
       (.I0(trunc_ln48_8_fu_919_p4[12]),
        .I1(trunc_ln48_s_reg_1584[12]),
        .O(\add_ln48_10_reg_1629[15]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_10_reg_1629[3]_i_2 
       (.I0(trunc_ln48_8_fu_919_p4[3]),
        .I1(trunc_ln48_s_reg_1584[3]),
        .O(\add_ln48_10_reg_1629[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_10_reg_1629[3]_i_3 
       (.I0(trunc_ln48_8_fu_919_p4[2]),
        .I1(trunc_ln48_s_reg_1584[2]),
        .O(\add_ln48_10_reg_1629[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_10_reg_1629[3]_i_4 
       (.I0(trunc_ln48_8_fu_919_p4[1]),
        .I1(trunc_ln48_s_reg_1584[1]),
        .O(\add_ln48_10_reg_1629[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_10_reg_1629[3]_i_5 
       (.I0(trunc_ln48_8_fu_919_p4[0]),
        .I1(trunc_ln48_s_reg_1584[0]),
        .O(\add_ln48_10_reg_1629[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_10_reg_1629[7]_i_2 
       (.I0(trunc_ln48_8_fu_919_p4[7]),
        .I1(trunc_ln48_s_reg_1584[7]),
        .O(\add_ln48_10_reg_1629[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_10_reg_1629[7]_i_3 
       (.I0(trunc_ln48_8_fu_919_p4[6]),
        .I1(trunc_ln48_s_reg_1584[6]),
        .O(\add_ln48_10_reg_1629[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_10_reg_1629[7]_i_4 
       (.I0(trunc_ln48_8_fu_919_p4[5]),
        .I1(trunc_ln48_s_reg_1584[5]),
        .O(\add_ln48_10_reg_1629[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_10_reg_1629[7]_i_5 
       (.I0(trunc_ln48_8_fu_919_p4[4]),
        .I1(trunc_ln48_s_reg_1584[4]),
        .O(\add_ln48_10_reg_1629[7]_i_5_n_5 ));
  FDRE \add_ln48_10_reg_1629_reg[0] 
       (.C(ap_clk),
        .CE(add_ln48_10_reg_16290),
        .D(add_ln48_10_fu_940_p2[0]),
        .Q(add_ln48_10_reg_1629[0]),
        .R(1'b0));
  FDRE \add_ln48_10_reg_1629_reg[10] 
       (.C(ap_clk),
        .CE(add_ln48_10_reg_16290),
        .D(add_ln48_10_fu_940_p2[10]),
        .Q(add_ln48_10_reg_1629[10]),
        .R(1'b0));
  FDRE \add_ln48_10_reg_1629_reg[11] 
       (.C(ap_clk),
        .CE(add_ln48_10_reg_16290),
        .D(add_ln48_10_fu_940_p2[11]),
        .Q(add_ln48_10_reg_1629[11]),
        .R(1'b0));
  CARRY4 \add_ln48_10_reg_1629_reg[11]_i_1 
       (.CI(\add_ln48_10_reg_1629_reg[7]_i_1_n_5 ),
        .CO({\add_ln48_10_reg_1629_reg[11]_i_1_n_5 ,\add_ln48_10_reg_1629_reg[11]_i_1_n_6 ,\add_ln48_10_reg_1629_reg[11]_i_1_n_7 ,\add_ln48_10_reg_1629_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(trunc_ln48_8_fu_919_p4[11:8]),
        .O(add_ln48_10_fu_940_p2[11:8]),
        .S({\add_ln48_10_reg_1629[11]_i_2_n_5 ,\add_ln48_10_reg_1629[11]_i_3_n_5 ,\add_ln48_10_reg_1629[11]_i_4_n_5 ,\add_ln48_10_reg_1629[11]_i_5_n_5 }));
  FDRE \add_ln48_10_reg_1629_reg[12] 
       (.C(ap_clk),
        .CE(add_ln48_10_reg_16290),
        .D(add_ln48_10_fu_940_p2[12]),
        .Q(add_ln48_10_reg_1629[12]),
        .R(1'b0));
  FDRE \add_ln48_10_reg_1629_reg[13] 
       (.C(ap_clk),
        .CE(add_ln48_10_reg_16290),
        .D(add_ln48_10_fu_940_p2[13]),
        .Q(add_ln48_10_reg_1629[13]),
        .R(1'b0));
  FDRE \add_ln48_10_reg_1629_reg[14] 
       (.C(ap_clk),
        .CE(add_ln48_10_reg_16290),
        .D(add_ln48_10_fu_940_p2[14]),
        .Q(add_ln48_10_reg_1629[14]),
        .R(1'b0));
  FDRE \add_ln48_10_reg_1629_reg[15] 
       (.C(ap_clk),
        .CE(add_ln48_10_reg_16290),
        .D(add_ln48_10_fu_940_p2[15]),
        .Q(add_ln48_10_reg_1629[15]),
        .R(1'b0));
  CARRY4 \add_ln48_10_reg_1629_reg[15]_i_1 
       (.CI(\add_ln48_10_reg_1629_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln48_10_reg_1629_reg[15]_i_1_CO_UNCONNECTED [3],\add_ln48_10_reg_1629_reg[15]_i_1_n_6 ,\add_ln48_10_reg_1629_reg[15]_i_1_n_7 ,\add_ln48_10_reg_1629_reg[15]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,trunc_ln48_8_fu_919_p4[14:12]}),
        .O(add_ln48_10_fu_940_p2[15:12]),
        .S({\add_ln48_10_reg_1629[15]_i_2_n_5 ,\add_ln48_10_reg_1629[15]_i_3_n_5 ,\add_ln48_10_reg_1629[15]_i_4_n_5 ,\add_ln48_10_reg_1629[15]_i_5_n_5 }));
  FDRE \add_ln48_10_reg_1629_reg[1] 
       (.C(ap_clk),
        .CE(add_ln48_10_reg_16290),
        .D(add_ln48_10_fu_940_p2[1]),
        .Q(add_ln48_10_reg_1629[1]),
        .R(1'b0));
  FDRE \add_ln48_10_reg_1629_reg[2] 
       (.C(ap_clk),
        .CE(add_ln48_10_reg_16290),
        .D(add_ln48_10_fu_940_p2[2]),
        .Q(add_ln48_10_reg_1629[2]),
        .R(1'b0));
  FDRE \add_ln48_10_reg_1629_reg[3] 
       (.C(ap_clk),
        .CE(add_ln48_10_reg_16290),
        .D(add_ln48_10_fu_940_p2[3]),
        .Q(add_ln48_10_reg_1629[3]),
        .R(1'b0));
  CARRY4 \add_ln48_10_reg_1629_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln48_10_reg_1629_reg[3]_i_1_n_5 ,\add_ln48_10_reg_1629_reg[3]_i_1_n_6 ,\add_ln48_10_reg_1629_reg[3]_i_1_n_7 ,\add_ln48_10_reg_1629_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(trunc_ln48_8_fu_919_p4[3:0]),
        .O(add_ln48_10_fu_940_p2[3:0]),
        .S({\add_ln48_10_reg_1629[3]_i_2_n_5 ,\add_ln48_10_reg_1629[3]_i_3_n_5 ,\add_ln48_10_reg_1629[3]_i_4_n_5 ,\add_ln48_10_reg_1629[3]_i_5_n_5 }));
  FDRE \add_ln48_10_reg_1629_reg[4] 
       (.C(ap_clk),
        .CE(add_ln48_10_reg_16290),
        .D(add_ln48_10_fu_940_p2[4]),
        .Q(add_ln48_10_reg_1629[4]),
        .R(1'b0));
  FDRE \add_ln48_10_reg_1629_reg[5] 
       (.C(ap_clk),
        .CE(add_ln48_10_reg_16290),
        .D(add_ln48_10_fu_940_p2[5]),
        .Q(add_ln48_10_reg_1629[5]),
        .R(1'b0));
  FDRE \add_ln48_10_reg_1629_reg[6] 
       (.C(ap_clk),
        .CE(add_ln48_10_reg_16290),
        .D(add_ln48_10_fu_940_p2[6]),
        .Q(add_ln48_10_reg_1629[6]),
        .R(1'b0));
  FDRE \add_ln48_10_reg_1629_reg[7] 
       (.C(ap_clk),
        .CE(add_ln48_10_reg_16290),
        .D(add_ln48_10_fu_940_p2[7]),
        .Q(add_ln48_10_reg_1629[7]),
        .R(1'b0));
  CARRY4 \add_ln48_10_reg_1629_reg[7]_i_1 
       (.CI(\add_ln48_10_reg_1629_reg[3]_i_1_n_5 ),
        .CO({\add_ln48_10_reg_1629_reg[7]_i_1_n_5 ,\add_ln48_10_reg_1629_reg[7]_i_1_n_6 ,\add_ln48_10_reg_1629_reg[7]_i_1_n_7 ,\add_ln48_10_reg_1629_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(trunc_ln48_8_fu_919_p4[7:4]),
        .O(add_ln48_10_fu_940_p2[7:4]),
        .S({\add_ln48_10_reg_1629[7]_i_2_n_5 ,\add_ln48_10_reg_1629[7]_i_3_n_5 ,\add_ln48_10_reg_1629[7]_i_4_n_5 ,\add_ln48_10_reg_1629[7]_i_5_n_5 }));
  FDRE \add_ln48_10_reg_1629_reg[8] 
       (.C(ap_clk),
        .CE(add_ln48_10_reg_16290),
        .D(add_ln48_10_fu_940_p2[8]),
        .Q(add_ln48_10_reg_1629[8]),
        .R(1'b0));
  FDRE \add_ln48_10_reg_1629_reg[9] 
       (.C(ap_clk),
        .CE(add_ln48_10_reg_16290),
        .D(add_ln48_10_fu_940_p2[9]),
        .Q(add_ln48_10_reg_1629[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair68" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_12_reg_1644[11]_i_2 
       (.I0(add_ln48_10_reg_1629[10]),
        .I1(trunc_ln48_9_reg_1609[10]),
        .I2(add_ln48_9_reg_1604[10]),
        .O(\add_ln48_12_reg_1644[11]_i_2_n_5 ));
  (* HLUTNM = "lutpair67" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_12_reg_1644[11]_i_3 
       (.I0(add_ln48_10_reg_1629[9]),
        .I1(trunc_ln48_9_reg_1609[9]),
        .I2(add_ln48_9_reg_1604[9]),
        .O(\add_ln48_12_reg_1644[11]_i_3_n_5 ));
  (* HLUTNM = "lutpair66" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_12_reg_1644[11]_i_4 
       (.I0(add_ln48_10_reg_1629[8]),
        .I1(trunc_ln48_9_reg_1609[8]),
        .I2(add_ln48_9_reg_1604[8]),
        .O(\add_ln48_12_reg_1644[11]_i_4_n_5 ));
  (* HLUTNM = "lutpair65" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_12_reg_1644[11]_i_5 
       (.I0(add_ln48_10_reg_1629[7]),
        .I1(trunc_ln48_9_reg_1609[7]),
        .I2(add_ln48_9_reg_1604[7]),
        .O(\add_ln48_12_reg_1644[11]_i_5_n_5 ));
  (* HLUTNM = "lutpair69" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_12_reg_1644[11]_i_6 
       (.I0(add_ln48_10_reg_1629[11]),
        .I1(trunc_ln48_9_reg_1609[11]),
        .I2(add_ln48_9_reg_1604[11]),
        .I3(\add_ln48_12_reg_1644[11]_i_2_n_5 ),
        .O(\add_ln48_12_reg_1644[11]_i_6_n_5 ));
  (* HLUTNM = "lutpair68" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_12_reg_1644[11]_i_7 
       (.I0(add_ln48_10_reg_1629[10]),
        .I1(trunc_ln48_9_reg_1609[10]),
        .I2(add_ln48_9_reg_1604[10]),
        .I3(\add_ln48_12_reg_1644[11]_i_3_n_5 ),
        .O(\add_ln48_12_reg_1644[11]_i_7_n_5 ));
  (* HLUTNM = "lutpair67" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_12_reg_1644[11]_i_8 
       (.I0(add_ln48_10_reg_1629[9]),
        .I1(trunc_ln48_9_reg_1609[9]),
        .I2(add_ln48_9_reg_1604[9]),
        .I3(\add_ln48_12_reg_1644[11]_i_4_n_5 ),
        .O(\add_ln48_12_reg_1644[11]_i_8_n_5 ));
  (* HLUTNM = "lutpair66" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_12_reg_1644[11]_i_9 
       (.I0(add_ln48_10_reg_1629[8]),
        .I1(trunc_ln48_9_reg_1609[8]),
        .I2(add_ln48_9_reg_1604[8]),
        .I3(\add_ln48_12_reg_1644[11]_i_5_n_5 ),
        .O(\add_ln48_12_reg_1644[11]_i_9_n_5 ));
  (* HLUTNM = "lutpair71" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_12_reg_1644[15]_i_2 
       (.I0(add_ln48_10_reg_1629[13]),
        .I1(trunc_ln48_9_reg_1609[13]),
        .I2(add_ln48_9_reg_1604[13]),
        .O(\add_ln48_12_reg_1644[15]_i_2_n_5 ));
  (* HLUTNM = "lutpair70" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_12_reg_1644[15]_i_3 
       (.I0(add_ln48_10_reg_1629[12]),
        .I1(trunc_ln48_9_reg_1609[12]),
        .I2(add_ln48_9_reg_1604[12]),
        .O(\add_ln48_12_reg_1644[15]_i_3_n_5 ));
  (* HLUTNM = "lutpair69" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_12_reg_1644[15]_i_4 
       (.I0(add_ln48_10_reg_1629[11]),
        .I1(trunc_ln48_9_reg_1609[11]),
        .I2(add_ln48_9_reg_1604[11]),
        .O(\add_ln48_12_reg_1644[15]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln48_12_reg_1644[15]_i_5 
       (.I0(add_ln48_9_reg_1604[14]),
        .I1(trunc_ln48_9_reg_1609[14]),
        .I2(add_ln48_10_reg_1629[14]),
        .I3(trunc_ln48_9_reg_1609[15]),
        .I4(add_ln48_10_reg_1629[15]),
        .I5(add_ln48_9_reg_1604[15]),
        .O(\add_ln48_12_reg_1644[15]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_12_reg_1644[15]_i_6 
       (.I0(\add_ln48_12_reg_1644[15]_i_2_n_5 ),
        .I1(trunc_ln48_9_reg_1609[14]),
        .I2(add_ln48_10_reg_1629[14]),
        .I3(add_ln48_9_reg_1604[14]),
        .O(\add_ln48_12_reg_1644[15]_i_6_n_5 ));
  (* HLUTNM = "lutpair71" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_12_reg_1644[15]_i_7 
       (.I0(add_ln48_10_reg_1629[13]),
        .I1(trunc_ln48_9_reg_1609[13]),
        .I2(add_ln48_9_reg_1604[13]),
        .I3(\add_ln48_12_reg_1644[15]_i_3_n_5 ),
        .O(\add_ln48_12_reg_1644[15]_i_7_n_5 ));
  (* HLUTNM = "lutpair70" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_12_reg_1644[15]_i_8 
       (.I0(add_ln48_10_reg_1629[12]),
        .I1(trunc_ln48_9_reg_1609[12]),
        .I2(add_ln48_9_reg_1604[12]),
        .I3(\add_ln48_12_reg_1644[15]_i_4_n_5 ),
        .O(\add_ln48_12_reg_1644[15]_i_8_n_5 ));
  (* HLUTNM = "lutpair60" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_12_reg_1644[3]_i_2 
       (.I0(add_ln48_10_reg_1629[2]),
        .I1(trunc_ln48_9_reg_1609[2]),
        .I2(add_ln48_9_reg_1604[2]),
        .O(\add_ln48_12_reg_1644[3]_i_2_n_5 ));
  (* HLUTNM = "lutpair59" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_12_reg_1644[3]_i_3 
       (.I0(add_ln48_10_reg_1629[1]),
        .I1(trunc_ln48_9_reg_1609[1]),
        .I2(add_ln48_9_reg_1604[1]),
        .O(\add_ln48_12_reg_1644[3]_i_3_n_5 ));
  (* HLUTNM = "lutpair58" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_12_reg_1644[3]_i_4 
       (.I0(add_ln48_10_reg_1629[0]),
        .I1(trunc_ln48_9_reg_1609[0]),
        .I2(add_ln48_9_reg_1604[0]),
        .O(\add_ln48_12_reg_1644[3]_i_4_n_5 ));
  (* HLUTNM = "lutpair61" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_12_reg_1644[3]_i_5 
       (.I0(add_ln48_10_reg_1629[3]),
        .I1(trunc_ln48_9_reg_1609[3]),
        .I2(add_ln48_9_reg_1604[3]),
        .I3(\add_ln48_12_reg_1644[3]_i_2_n_5 ),
        .O(\add_ln48_12_reg_1644[3]_i_5_n_5 ));
  (* HLUTNM = "lutpair60" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_12_reg_1644[3]_i_6 
       (.I0(add_ln48_10_reg_1629[2]),
        .I1(trunc_ln48_9_reg_1609[2]),
        .I2(add_ln48_9_reg_1604[2]),
        .I3(\add_ln48_12_reg_1644[3]_i_3_n_5 ),
        .O(\add_ln48_12_reg_1644[3]_i_6_n_5 ));
  (* HLUTNM = "lutpair59" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_12_reg_1644[3]_i_7 
       (.I0(add_ln48_10_reg_1629[1]),
        .I1(trunc_ln48_9_reg_1609[1]),
        .I2(add_ln48_9_reg_1604[1]),
        .I3(\add_ln48_12_reg_1644[3]_i_4_n_5 ),
        .O(\add_ln48_12_reg_1644[3]_i_7_n_5 ));
  (* HLUTNM = "lutpair58" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln48_12_reg_1644[3]_i_8 
       (.I0(add_ln48_10_reg_1629[0]),
        .I1(trunc_ln48_9_reg_1609[0]),
        .I2(add_ln48_9_reg_1604[0]),
        .O(\add_ln48_12_reg_1644[3]_i_8_n_5 ));
  (* HLUTNM = "lutpair64" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_12_reg_1644[7]_i_2 
       (.I0(add_ln48_10_reg_1629[6]),
        .I1(trunc_ln48_9_reg_1609[6]),
        .I2(add_ln48_9_reg_1604[6]),
        .O(\add_ln48_12_reg_1644[7]_i_2_n_5 ));
  (* HLUTNM = "lutpair63" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_12_reg_1644[7]_i_3 
       (.I0(add_ln48_10_reg_1629[5]),
        .I1(trunc_ln48_9_reg_1609[5]),
        .I2(add_ln48_9_reg_1604[5]),
        .O(\add_ln48_12_reg_1644[7]_i_3_n_5 ));
  (* HLUTNM = "lutpair62" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_12_reg_1644[7]_i_4 
       (.I0(add_ln48_10_reg_1629[4]),
        .I1(trunc_ln48_9_reg_1609[4]),
        .I2(add_ln48_9_reg_1604[4]),
        .O(\add_ln48_12_reg_1644[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair61" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_12_reg_1644[7]_i_5 
       (.I0(add_ln48_10_reg_1629[3]),
        .I1(trunc_ln48_9_reg_1609[3]),
        .I2(add_ln48_9_reg_1604[3]),
        .O(\add_ln48_12_reg_1644[7]_i_5_n_5 ));
  (* HLUTNM = "lutpair65" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_12_reg_1644[7]_i_6 
       (.I0(add_ln48_10_reg_1629[7]),
        .I1(trunc_ln48_9_reg_1609[7]),
        .I2(add_ln48_9_reg_1604[7]),
        .I3(\add_ln48_12_reg_1644[7]_i_2_n_5 ),
        .O(\add_ln48_12_reg_1644[7]_i_6_n_5 ));
  (* HLUTNM = "lutpair64" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_12_reg_1644[7]_i_7 
       (.I0(add_ln48_10_reg_1629[6]),
        .I1(trunc_ln48_9_reg_1609[6]),
        .I2(add_ln48_9_reg_1604[6]),
        .I3(\add_ln48_12_reg_1644[7]_i_3_n_5 ),
        .O(\add_ln48_12_reg_1644[7]_i_7_n_5 ));
  (* HLUTNM = "lutpair63" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_12_reg_1644[7]_i_8 
       (.I0(add_ln48_10_reg_1629[5]),
        .I1(trunc_ln48_9_reg_1609[5]),
        .I2(add_ln48_9_reg_1604[5]),
        .I3(\add_ln48_12_reg_1644[7]_i_4_n_5 ),
        .O(\add_ln48_12_reg_1644[7]_i_8_n_5 ));
  (* HLUTNM = "lutpair62" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_12_reg_1644[7]_i_9 
       (.I0(add_ln48_10_reg_1629[4]),
        .I1(trunc_ln48_9_reg_1609[4]),
        .I2(add_ln48_9_reg_1604[4]),
        .I3(\add_ln48_12_reg_1644[7]_i_5_n_5 ),
        .O(\add_ln48_12_reg_1644[7]_i_9_n_5 ));
  FDRE \add_ln48_12_reg_1644_reg[0] 
       (.C(ap_clk),
        .CE(add_ln48_12_reg_16440),
        .D(add_ln48_12_fu_981_p2[0]),
        .Q(add_ln48_12_reg_1644[0]),
        .R(1'b0));
  FDRE \add_ln48_12_reg_1644_reg[10] 
       (.C(ap_clk),
        .CE(add_ln48_12_reg_16440),
        .D(add_ln48_12_fu_981_p2[10]),
        .Q(add_ln48_12_reg_1644[10]),
        .R(1'b0));
  FDRE \add_ln48_12_reg_1644_reg[11] 
       (.C(ap_clk),
        .CE(add_ln48_12_reg_16440),
        .D(add_ln48_12_fu_981_p2[11]),
        .Q(add_ln48_12_reg_1644[11]),
        .R(1'b0));
  CARRY4 \add_ln48_12_reg_1644_reg[11]_i_1 
       (.CI(\add_ln48_12_reg_1644_reg[7]_i_1_n_5 ),
        .CO({\add_ln48_12_reg_1644_reg[11]_i_1_n_5 ,\add_ln48_12_reg_1644_reg[11]_i_1_n_6 ,\add_ln48_12_reg_1644_reg[11]_i_1_n_7 ,\add_ln48_12_reg_1644_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln48_12_reg_1644[11]_i_2_n_5 ,\add_ln48_12_reg_1644[11]_i_3_n_5 ,\add_ln48_12_reg_1644[11]_i_4_n_5 ,\add_ln48_12_reg_1644[11]_i_5_n_5 }),
        .O(add_ln48_12_fu_981_p2[11:8]),
        .S({\add_ln48_12_reg_1644[11]_i_6_n_5 ,\add_ln48_12_reg_1644[11]_i_7_n_5 ,\add_ln48_12_reg_1644[11]_i_8_n_5 ,\add_ln48_12_reg_1644[11]_i_9_n_5 }));
  FDRE \add_ln48_12_reg_1644_reg[12] 
       (.C(ap_clk),
        .CE(add_ln48_12_reg_16440),
        .D(add_ln48_12_fu_981_p2[12]),
        .Q(add_ln48_12_reg_1644[12]),
        .R(1'b0));
  FDRE \add_ln48_12_reg_1644_reg[13] 
       (.C(ap_clk),
        .CE(add_ln48_12_reg_16440),
        .D(add_ln48_12_fu_981_p2[13]),
        .Q(add_ln48_12_reg_1644[13]),
        .R(1'b0));
  FDRE \add_ln48_12_reg_1644_reg[14] 
       (.C(ap_clk),
        .CE(add_ln48_12_reg_16440),
        .D(add_ln48_12_fu_981_p2[14]),
        .Q(add_ln48_12_reg_1644[14]),
        .R(1'b0));
  FDRE \add_ln48_12_reg_1644_reg[15] 
       (.C(ap_clk),
        .CE(add_ln48_12_reg_16440),
        .D(add_ln48_12_fu_981_p2[15]),
        .Q(add_ln48_12_reg_1644[15]),
        .R(1'b0));
  CARRY4 \add_ln48_12_reg_1644_reg[15]_i_1 
       (.CI(\add_ln48_12_reg_1644_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln48_12_reg_1644_reg[15]_i_1_CO_UNCONNECTED [3],\add_ln48_12_reg_1644_reg[15]_i_1_n_6 ,\add_ln48_12_reg_1644_reg[15]_i_1_n_7 ,\add_ln48_12_reg_1644_reg[15]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln48_12_reg_1644[15]_i_2_n_5 ,\add_ln48_12_reg_1644[15]_i_3_n_5 ,\add_ln48_12_reg_1644[15]_i_4_n_5 }),
        .O(add_ln48_12_fu_981_p2[15:12]),
        .S({\add_ln48_12_reg_1644[15]_i_5_n_5 ,\add_ln48_12_reg_1644[15]_i_6_n_5 ,\add_ln48_12_reg_1644[15]_i_7_n_5 ,\add_ln48_12_reg_1644[15]_i_8_n_5 }));
  FDRE \add_ln48_12_reg_1644_reg[1] 
       (.C(ap_clk),
        .CE(add_ln48_12_reg_16440),
        .D(add_ln48_12_fu_981_p2[1]),
        .Q(add_ln48_12_reg_1644[1]),
        .R(1'b0));
  FDRE \add_ln48_12_reg_1644_reg[2] 
       (.C(ap_clk),
        .CE(add_ln48_12_reg_16440),
        .D(add_ln48_12_fu_981_p2[2]),
        .Q(add_ln48_12_reg_1644[2]),
        .R(1'b0));
  FDRE \add_ln48_12_reg_1644_reg[3] 
       (.C(ap_clk),
        .CE(add_ln48_12_reg_16440),
        .D(add_ln48_12_fu_981_p2[3]),
        .Q(add_ln48_12_reg_1644[3]),
        .R(1'b0));
  CARRY4 \add_ln48_12_reg_1644_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln48_12_reg_1644_reg[3]_i_1_n_5 ,\add_ln48_12_reg_1644_reg[3]_i_1_n_6 ,\add_ln48_12_reg_1644_reg[3]_i_1_n_7 ,\add_ln48_12_reg_1644_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln48_12_reg_1644[3]_i_2_n_5 ,\add_ln48_12_reg_1644[3]_i_3_n_5 ,\add_ln48_12_reg_1644[3]_i_4_n_5 ,1'b0}),
        .O(add_ln48_12_fu_981_p2[3:0]),
        .S({\add_ln48_12_reg_1644[3]_i_5_n_5 ,\add_ln48_12_reg_1644[3]_i_6_n_5 ,\add_ln48_12_reg_1644[3]_i_7_n_5 ,\add_ln48_12_reg_1644[3]_i_8_n_5 }));
  FDRE \add_ln48_12_reg_1644_reg[4] 
       (.C(ap_clk),
        .CE(add_ln48_12_reg_16440),
        .D(add_ln48_12_fu_981_p2[4]),
        .Q(add_ln48_12_reg_1644[4]),
        .R(1'b0));
  FDRE \add_ln48_12_reg_1644_reg[5] 
       (.C(ap_clk),
        .CE(add_ln48_12_reg_16440),
        .D(add_ln48_12_fu_981_p2[5]),
        .Q(add_ln48_12_reg_1644[5]),
        .R(1'b0));
  FDRE \add_ln48_12_reg_1644_reg[6] 
       (.C(ap_clk),
        .CE(add_ln48_12_reg_16440),
        .D(add_ln48_12_fu_981_p2[6]),
        .Q(add_ln48_12_reg_1644[6]),
        .R(1'b0));
  FDRE \add_ln48_12_reg_1644_reg[7] 
       (.C(ap_clk),
        .CE(add_ln48_12_reg_16440),
        .D(add_ln48_12_fu_981_p2[7]),
        .Q(add_ln48_12_reg_1644[7]),
        .R(1'b0));
  CARRY4 \add_ln48_12_reg_1644_reg[7]_i_1 
       (.CI(\add_ln48_12_reg_1644_reg[3]_i_1_n_5 ),
        .CO({\add_ln48_12_reg_1644_reg[7]_i_1_n_5 ,\add_ln48_12_reg_1644_reg[7]_i_1_n_6 ,\add_ln48_12_reg_1644_reg[7]_i_1_n_7 ,\add_ln48_12_reg_1644_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln48_12_reg_1644[7]_i_2_n_5 ,\add_ln48_12_reg_1644[7]_i_3_n_5 ,\add_ln48_12_reg_1644[7]_i_4_n_5 ,\add_ln48_12_reg_1644[7]_i_5_n_5 }),
        .O(add_ln48_12_fu_981_p2[7:4]),
        .S({\add_ln48_12_reg_1644[7]_i_6_n_5 ,\add_ln48_12_reg_1644[7]_i_7_n_5 ,\add_ln48_12_reg_1644[7]_i_8_n_5 ,\add_ln48_12_reg_1644[7]_i_9_n_5 }));
  FDRE \add_ln48_12_reg_1644_reg[8] 
       (.C(ap_clk),
        .CE(add_ln48_12_reg_16440),
        .D(add_ln48_12_fu_981_p2[8]),
        .Q(add_ln48_12_reg_1644[8]),
        .R(1'b0));
  FDRE \add_ln48_12_reg_1644_reg[9] 
       (.C(ap_clk),
        .CE(add_ln48_12_reg_16440),
        .D(add_ln48_12_fu_981_p2[9]),
        .Q(add_ln48_12_reg_1644[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_13_reg_1649[11]_i_2 
       (.I0(trunc_ln48_2_fu_960_p4[11]),
        .I1(trunc_ln48_1_fu_951_p4[11]),
        .O(\add_ln48_13_reg_1649[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_13_reg_1649[11]_i_3 
       (.I0(trunc_ln48_2_fu_960_p4[10]),
        .I1(trunc_ln48_1_fu_951_p4[10]),
        .O(\add_ln48_13_reg_1649[11]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_13_reg_1649[11]_i_4 
       (.I0(trunc_ln48_2_fu_960_p4[9]),
        .I1(trunc_ln48_1_fu_951_p4[9]),
        .O(\add_ln48_13_reg_1649[11]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_13_reg_1649[11]_i_5 
       (.I0(trunc_ln48_2_fu_960_p4[8]),
        .I1(trunc_ln48_1_fu_951_p4[8]),
        .O(\add_ln48_13_reg_1649[11]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_13_reg_1649[15]_i_2 
       (.I0(trunc_ln48_2_fu_960_p4[15]),
        .I1(trunc_ln48_1_fu_951_p4[15]),
        .O(\add_ln48_13_reg_1649[15]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_13_reg_1649[15]_i_3 
       (.I0(trunc_ln48_2_fu_960_p4[14]),
        .I1(trunc_ln48_1_fu_951_p4[14]),
        .O(\add_ln48_13_reg_1649[15]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_13_reg_1649[15]_i_4 
       (.I0(trunc_ln48_2_fu_960_p4[13]),
        .I1(trunc_ln48_1_fu_951_p4[13]),
        .O(\add_ln48_13_reg_1649[15]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_13_reg_1649[15]_i_5 
       (.I0(trunc_ln48_2_fu_960_p4[12]),
        .I1(trunc_ln48_1_fu_951_p4[12]),
        .O(\add_ln48_13_reg_1649[15]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_13_reg_1649[3]_i_2 
       (.I0(trunc_ln48_2_fu_960_p4[3]),
        .I1(trunc_ln48_1_fu_951_p4[3]),
        .O(\add_ln48_13_reg_1649[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_13_reg_1649[3]_i_3 
       (.I0(trunc_ln48_2_fu_960_p4[2]),
        .I1(trunc_ln48_1_fu_951_p4[2]),
        .O(\add_ln48_13_reg_1649[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_13_reg_1649[3]_i_4 
       (.I0(trunc_ln48_2_fu_960_p4[1]),
        .I1(trunc_ln48_1_fu_951_p4[1]),
        .O(\add_ln48_13_reg_1649[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_13_reg_1649[3]_i_5 
       (.I0(trunc_ln48_2_fu_960_p4[0]),
        .I1(trunc_ln48_1_fu_951_p4[0]),
        .O(\add_ln48_13_reg_1649[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_13_reg_1649[7]_i_2 
       (.I0(trunc_ln48_2_fu_960_p4[7]),
        .I1(trunc_ln48_1_fu_951_p4[7]),
        .O(\add_ln48_13_reg_1649[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_13_reg_1649[7]_i_3 
       (.I0(trunc_ln48_2_fu_960_p4[6]),
        .I1(trunc_ln48_1_fu_951_p4[6]),
        .O(\add_ln48_13_reg_1649[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_13_reg_1649[7]_i_4 
       (.I0(trunc_ln48_2_fu_960_p4[5]),
        .I1(trunc_ln48_1_fu_951_p4[5]),
        .O(\add_ln48_13_reg_1649[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_13_reg_1649[7]_i_5 
       (.I0(trunc_ln48_2_fu_960_p4[4]),
        .I1(trunc_ln48_1_fu_951_p4[4]),
        .O(\add_ln48_13_reg_1649[7]_i_5_n_5 ));
  FDRE \add_ln48_13_reg_1649_reg[0] 
       (.C(ap_clk),
        .CE(add_ln48_12_reg_16440),
        .D(add_ln48_13_fu_986_p2[0]),
        .Q(add_ln48_13_reg_1649[0]),
        .R(1'b0));
  FDRE \add_ln48_13_reg_1649_reg[10] 
       (.C(ap_clk),
        .CE(add_ln48_12_reg_16440),
        .D(add_ln48_13_fu_986_p2[10]),
        .Q(add_ln48_13_reg_1649[10]),
        .R(1'b0));
  FDRE \add_ln48_13_reg_1649_reg[11] 
       (.C(ap_clk),
        .CE(add_ln48_12_reg_16440),
        .D(add_ln48_13_fu_986_p2[11]),
        .Q(add_ln48_13_reg_1649[11]),
        .R(1'b0));
  CARRY4 \add_ln48_13_reg_1649_reg[11]_i_1 
       (.CI(\add_ln48_13_reg_1649_reg[7]_i_1_n_5 ),
        .CO({\add_ln48_13_reg_1649_reg[11]_i_1_n_5 ,\add_ln48_13_reg_1649_reg[11]_i_1_n_6 ,\add_ln48_13_reg_1649_reg[11]_i_1_n_7 ,\add_ln48_13_reg_1649_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(trunc_ln48_2_fu_960_p4[11:8]),
        .O(add_ln48_13_fu_986_p2[11:8]),
        .S({\add_ln48_13_reg_1649[11]_i_2_n_5 ,\add_ln48_13_reg_1649[11]_i_3_n_5 ,\add_ln48_13_reg_1649[11]_i_4_n_5 ,\add_ln48_13_reg_1649[11]_i_5_n_5 }));
  FDRE \add_ln48_13_reg_1649_reg[12] 
       (.C(ap_clk),
        .CE(add_ln48_12_reg_16440),
        .D(add_ln48_13_fu_986_p2[12]),
        .Q(add_ln48_13_reg_1649[12]),
        .R(1'b0));
  FDRE \add_ln48_13_reg_1649_reg[13] 
       (.C(ap_clk),
        .CE(add_ln48_12_reg_16440),
        .D(add_ln48_13_fu_986_p2[13]),
        .Q(add_ln48_13_reg_1649[13]),
        .R(1'b0));
  FDRE \add_ln48_13_reg_1649_reg[14] 
       (.C(ap_clk),
        .CE(add_ln48_12_reg_16440),
        .D(add_ln48_13_fu_986_p2[14]),
        .Q(add_ln48_13_reg_1649[14]),
        .R(1'b0));
  FDRE \add_ln48_13_reg_1649_reg[15] 
       (.C(ap_clk),
        .CE(add_ln48_12_reg_16440),
        .D(add_ln48_13_fu_986_p2[15]),
        .Q(add_ln48_13_reg_1649[15]),
        .R(1'b0));
  CARRY4 \add_ln48_13_reg_1649_reg[15]_i_1 
       (.CI(\add_ln48_13_reg_1649_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln48_13_reg_1649_reg[15]_i_1_CO_UNCONNECTED [3],\add_ln48_13_reg_1649_reg[15]_i_1_n_6 ,\add_ln48_13_reg_1649_reg[15]_i_1_n_7 ,\add_ln48_13_reg_1649_reg[15]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,trunc_ln48_2_fu_960_p4[14:12]}),
        .O(add_ln48_13_fu_986_p2[15:12]),
        .S({\add_ln48_13_reg_1649[15]_i_2_n_5 ,\add_ln48_13_reg_1649[15]_i_3_n_5 ,\add_ln48_13_reg_1649[15]_i_4_n_5 ,\add_ln48_13_reg_1649[15]_i_5_n_5 }));
  FDRE \add_ln48_13_reg_1649_reg[1] 
       (.C(ap_clk),
        .CE(add_ln48_12_reg_16440),
        .D(add_ln48_13_fu_986_p2[1]),
        .Q(add_ln48_13_reg_1649[1]),
        .R(1'b0));
  FDRE \add_ln48_13_reg_1649_reg[2] 
       (.C(ap_clk),
        .CE(add_ln48_12_reg_16440),
        .D(add_ln48_13_fu_986_p2[2]),
        .Q(add_ln48_13_reg_1649[2]),
        .R(1'b0));
  FDRE \add_ln48_13_reg_1649_reg[3] 
       (.C(ap_clk),
        .CE(add_ln48_12_reg_16440),
        .D(add_ln48_13_fu_986_p2[3]),
        .Q(add_ln48_13_reg_1649[3]),
        .R(1'b0));
  CARRY4 \add_ln48_13_reg_1649_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln48_13_reg_1649_reg[3]_i_1_n_5 ,\add_ln48_13_reg_1649_reg[3]_i_1_n_6 ,\add_ln48_13_reg_1649_reg[3]_i_1_n_7 ,\add_ln48_13_reg_1649_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(trunc_ln48_2_fu_960_p4[3:0]),
        .O(add_ln48_13_fu_986_p2[3:0]),
        .S({\add_ln48_13_reg_1649[3]_i_2_n_5 ,\add_ln48_13_reg_1649[3]_i_3_n_5 ,\add_ln48_13_reg_1649[3]_i_4_n_5 ,\add_ln48_13_reg_1649[3]_i_5_n_5 }));
  FDRE \add_ln48_13_reg_1649_reg[4] 
       (.C(ap_clk),
        .CE(add_ln48_12_reg_16440),
        .D(add_ln48_13_fu_986_p2[4]),
        .Q(add_ln48_13_reg_1649[4]),
        .R(1'b0));
  FDRE \add_ln48_13_reg_1649_reg[5] 
       (.C(ap_clk),
        .CE(add_ln48_12_reg_16440),
        .D(add_ln48_13_fu_986_p2[5]),
        .Q(add_ln48_13_reg_1649[5]),
        .R(1'b0));
  FDRE \add_ln48_13_reg_1649_reg[6] 
       (.C(ap_clk),
        .CE(add_ln48_12_reg_16440),
        .D(add_ln48_13_fu_986_p2[6]),
        .Q(add_ln48_13_reg_1649[6]),
        .R(1'b0));
  FDRE \add_ln48_13_reg_1649_reg[7] 
       (.C(ap_clk),
        .CE(add_ln48_12_reg_16440),
        .D(add_ln48_13_fu_986_p2[7]),
        .Q(add_ln48_13_reg_1649[7]),
        .R(1'b0));
  CARRY4 \add_ln48_13_reg_1649_reg[7]_i_1 
       (.CI(\add_ln48_13_reg_1649_reg[3]_i_1_n_5 ),
        .CO({\add_ln48_13_reg_1649_reg[7]_i_1_n_5 ,\add_ln48_13_reg_1649_reg[7]_i_1_n_6 ,\add_ln48_13_reg_1649_reg[7]_i_1_n_7 ,\add_ln48_13_reg_1649_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(trunc_ln48_2_fu_960_p4[7:4]),
        .O(add_ln48_13_fu_986_p2[7:4]),
        .S({\add_ln48_13_reg_1649[7]_i_2_n_5 ,\add_ln48_13_reg_1649[7]_i_3_n_5 ,\add_ln48_13_reg_1649[7]_i_4_n_5 ,\add_ln48_13_reg_1649[7]_i_5_n_5 }));
  FDRE \add_ln48_13_reg_1649_reg[8] 
       (.C(ap_clk),
        .CE(add_ln48_12_reg_16440),
        .D(add_ln48_13_fu_986_p2[8]),
        .Q(add_ln48_13_reg_1649[8]),
        .R(1'b0));
  FDRE \add_ln48_13_reg_1649_reg[9] 
       (.C(ap_clk),
        .CE(add_ln48_12_reg_16440),
        .D(add_ln48_13_fu_986_p2[9]),
        .Q(add_ln48_13_reg_1649[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair54" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_15_reg_1669[11]_i_2 
       (.I0(trunc_ln48_4_reg_1659[10]),
        .I1(trunc_ln48_5_fu_1017_p4[10]),
        .I2(trunc_ln48_3_reg_1654[10]),
        .O(\add_ln48_15_reg_1669[11]_i_2_n_5 ));
  (* HLUTNM = "lutpair53" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_15_reg_1669[11]_i_3 
       (.I0(trunc_ln48_4_reg_1659[9]),
        .I1(trunc_ln48_5_fu_1017_p4[9]),
        .I2(trunc_ln48_3_reg_1654[9]),
        .O(\add_ln48_15_reg_1669[11]_i_3_n_5 ));
  (* HLUTNM = "lutpair52" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_15_reg_1669[11]_i_4 
       (.I0(trunc_ln48_4_reg_1659[8]),
        .I1(trunc_ln48_5_fu_1017_p4[8]),
        .I2(trunc_ln48_3_reg_1654[8]),
        .O(\add_ln48_15_reg_1669[11]_i_4_n_5 ));
  (* HLUTNM = "lutpair51" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_15_reg_1669[11]_i_5 
       (.I0(trunc_ln48_4_reg_1659[7]),
        .I1(trunc_ln48_5_fu_1017_p4[7]),
        .I2(trunc_ln48_3_reg_1654[7]),
        .O(\add_ln48_15_reg_1669[11]_i_5_n_5 ));
  (* HLUTNM = "lutpair55" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_15_reg_1669[11]_i_6 
       (.I0(trunc_ln48_4_reg_1659[11]),
        .I1(trunc_ln48_5_fu_1017_p4[11]),
        .I2(trunc_ln48_3_reg_1654[11]),
        .I3(\add_ln48_15_reg_1669[11]_i_2_n_5 ),
        .O(\add_ln48_15_reg_1669[11]_i_6_n_5 ));
  (* HLUTNM = "lutpair54" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_15_reg_1669[11]_i_7 
       (.I0(trunc_ln48_4_reg_1659[10]),
        .I1(trunc_ln48_5_fu_1017_p4[10]),
        .I2(trunc_ln48_3_reg_1654[10]),
        .I3(\add_ln48_15_reg_1669[11]_i_3_n_5 ),
        .O(\add_ln48_15_reg_1669[11]_i_7_n_5 ));
  (* HLUTNM = "lutpair53" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_15_reg_1669[11]_i_8 
       (.I0(trunc_ln48_4_reg_1659[9]),
        .I1(trunc_ln48_5_fu_1017_p4[9]),
        .I2(trunc_ln48_3_reg_1654[9]),
        .I3(\add_ln48_15_reg_1669[11]_i_4_n_5 ),
        .O(\add_ln48_15_reg_1669[11]_i_8_n_5 ));
  (* HLUTNM = "lutpair52" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_15_reg_1669[11]_i_9 
       (.I0(trunc_ln48_4_reg_1659[8]),
        .I1(trunc_ln48_5_fu_1017_p4[8]),
        .I2(trunc_ln48_3_reg_1654[8]),
        .I3(\add_ln48_15_reg_1669[11]_i_5_n_5 ),
        .O(\add_ln48_15_reg_1669[11]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln48_15_reg_1669[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln23_reg_1170_pp0_iter2_reg_reg_n_5_[0] ),
        .O(add_ln48_15_reg_16690));
  (* HLUTNM = "lutpair57" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_15_reg_1669[15]_i_3 
       (.I0(trunc_ln48_4_reg_1659[13]),
        .I1(trunc_ln48_5_fu_1017_p4[13]),
        .I2(trunc_ln48_3_reg_1654[13]),
        .O(\add_ln48_15_reg_1669[15]_i_3_n_5 ));
  (* HLUTNM = "lutpair56" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_15_reg_1669[15]_i_4 
       (.I0(trunc_ln48_4_reg_1659[12]),
        .I1(trunc_ln48_5_fu_1017_p4[12]),
        .I2(trunc_ln48_3_reg_1654[12]),
        .O(\add_ln48_15_reg_1669[15]_i_4_n_5 ));
  (* HLUTNM = "lutpair55" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_15_reg_1669[15]_i_5 
       (.I0(trunc_ln48_4_reg_1659[11]),
        .I1(trunc_ln48_5_fu_1017_p4[11]),
        .I2(trunc_ln48_3_reg_1654[11]),
        .O(\add_ln48_15_reg_1669[15]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln48_15_reg_1669[15]_i_6 
       (.I0(trunc_ln48_3_reg_1654[14]),
        .I1(trunc_ln48_5_fu_1017_p4[14]),
        .I2(trunc_ln48_4_reg_1659[14]),
        .I3(trunc_ln48_5_fu_1017_p4[15]),
        .I4(trunc_ln48_4_reg_1659[15]),
        .I5(trunc_ln48_3_reg_1654[15]),
        .O(\add_ln48_15_reg_1669[15]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_15_reg_1669[15]_i_7 
       (.I0(\add_ln48_15_reg_1669[15]_i_3_n_5 ),
        .I1(trunc_ln48_5_fu_1017_p4[14]),
        .I2(trunc_ln48_4_reg_1659[14]),
        .I3(trunc_ln48_3_reg_1654[14]),
        .O(\add_ln48_15_reg_1669[15]_i_7_n_5 ));
  (* HLUTNM = "lutpair57" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_15_reg_1669[15]_i_8 
       (.I0(trunc_ln48_4_reg_1659[13]),
        .I1(trunc_ln48_5_fu_1017_p4[13]),
        .I2(trunc_ln48_3_reg_1654[13]),
        .I3(\add_ln48_15_reg_1669[15]_i_4_n_5 ),
        .O(\add_ln48_15_reg_1669[15]_i_8_n_5 ));
  (* HLUTNM = "lutpair56" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_15_reg_1669[15]_i_9 
       (.I0(trunc_ln48_4_reg_1659[12]),
        .I1(trunc_ln48_5_fu_1017_p4[12]),
        .I2(trunc_ln48_3_reg_1654[12]),
        .I3(\add_ln48_15_reg_1669[15]_i_5_n_5 ),
        .O(\add_ln48_15_reg_1669[15]_i_9_n_5 ));
  (* HLUTNM = "lutpair46" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_15_reg_1669[3]_i_2 
       (.I0(trunc_ln48_4_reg_1659[2]),
        .I1(trunc_ln48_5_fu_1017_p4[2]),
        .I2(trunc_ln48_3_reg_1654[2]),
        .O(\add_ln48_15_reg_1669[3]_i_2_n_5 ));
  (* HLUTNM = "lutpair45" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_15_reg_1669[3]_i_3 
       (.I0(trunc_ln48_4_reg_1659[1]),
        .I1(trunc_ln48_5_fu_1017_p4[1]),
        .I2(trunc_ln48_3_reg_1654[1]),
        .O(\add_ln48_15_reg_1669[3]_i_3_n_5 ));
  (* HLUTNM = "lutpair44" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_15_reg_1669[3]_i_4 
       (.I0(trunc_ln48_4_reg_1659[0]),
        .I1(trunc_ln48_5_fu_1017_p4[0]),
        .I2(trunc_ln48_3_reg_1654[0]),
        .O(\add_ln48_15_reg_1669[3]_i_4_n_5 ));
  (* HLUTNM = "lutpair47" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_15_reg_1669[3]_i_5 
       (.I0(trunc_ln48_4_reg_1659[3]),
        .I1(trunc_ln48_5_fu_1017_p4[3]),
        .I2(trunc_ln48_3_reg_1654[3]),
        .I3(\add_ln48_15_reg_1669[3]_i_2_n_5 ),
        .O(\add_ln48_15_reg_1669[3]_i_5_n_5 ));
  (* HLUTNM = "lutpair46" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_15_reg_1669[3]_i_6 
       (.I0(trunc_ln48_4_reg_1659[2]),
        .I1(trunc_ln48_5_fu_1017_p4[2]),
        .I2(trunc_ln48_3_reg_1654[2]),
        .I3(\add_ln48_15_reg_1669[3]_i_3_n_5 ),
        .O(\add_ln48_15_reg_1669[3]_i_6_n_5 ));
  (* HLUTNM = "lutpair45" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_15_reg_1669[3]_i_7 
       (.I0(trunc_ln48_4_reg_1659[1]),
        .I1(trunc_ln48_5_fu_1017_p4[1]),
        .I2(trunc_ln48_3_reg_1654[1]),
        .I3(\add_ln48_15_reg_1669[3]_i_4_n_5 ),
        .O(\add_ln48_15_reg_1669[3]_i_7_n_5 ));
  (* HLUTNM = "lutpair44" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln48_15_reg_1669[3]_i_8 
       (.I0(trunc_ln48_4_reg_1659[0]),
        .I1(trunc_ln48_5_fu_1017_p4[0]),
        .I2(trunc_ln48_3_reg_1654[0]),
        .O(\add_ln48_15_reg_1669[3]_i_8_n_5 ));
  (* HLUTNM = "lutpair50" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_15_reg_1669[7]_i_2 
       (.I0(trunc_ln48_4_reg_1659[6]),
        .I1(trunc_ln48_5_fu_1017_p4[6]),
        .I2(trunc_ln48_3_reg_1654[6]),
        .O(\add_ln48_15_reg_1669[7]_i_2_n_5 ));
  (* HLUTNM = "lutpair49" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_15_reg_1669[7]_i_3 
       (.I0(trunc_ln48_4_reg_1659[5]),
        .I1(trunc_ln48_5_fu_1017_p4[5]),
        .I2(trunc_ln48_3_reg_1654[5]),
        .O(\add_ln48_15_reg_1669[7]_i_3_n_5 ));
  (* HLUTNM = "lutpair48" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_15_reg_1669[7]_i_4 
       (.I0(trunc_ln48_4_reg_1659[4]),
        .I1(trunc_ln48_5_fu_1017_p4[4]),
        .I2(trunc_ln48_3_reg_1654[4]),
        .O(\add_ln48_15_reg_1669[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair47" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_15_reg_1669[7]_i_5 
       (.I0(trunc_ln48_4_reg_1659[3]),
        .I1(trunc_ln48_5_fu_1017_p4[3]),
        .I2(trunc_ln48_3_reg_1654[3]),
        .O(\add_ln48_15_reg_1669[7]_i_5_n_5 ));
  (* HLUTNM = "lutpair51" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_15_reg_1669[7]_i_6 
       (.I0(trunc_ln48_4_reg_1659[7]),
        .I1(trunc_ln48_5_fu_1017_p4[7]),
        .I2(trunc_ln48_3_reg_1654[7]),
        .I3(\add_ln48_15_reg_1669[7]_i_2_n_5 ),
        .O(\add_ln48_15_reg_1669[7]_i_6_n_5 ));
  (* HLUTNM = "lutpair50" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_15_reg_1669[7]_i_7 
       (.I0(trunc_ln48_4_reg_1659[6]),
        .I1(trunc_ln48_5_fu_1017_p4[6]),
        .I2(trunc_ln48_3_reg_1654[6]),
        .I3(\add_ln48_15_reg_1669[7]_i_3_n_5 ),
        .O(\add_ln48_15_reg_1669[7]_i_7_n_5 ));
  (* HLUTNM = "lutpair49" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_15_reg_1669[7]_i_8 
       (.I0(trunc_ln48_4_reg_1659[5]),
        .I1(trunc_ln48_5_fu_1017_p4[5]),
        .I2(trunc_ln48_3_reg_1654[5]),
        .I3(\add_ln48_15_reg_1669[7]_i_4_n_5 ),
        .O(\add_ln48_15_reg_1669[7]_i_8_n_5 ));
  (* HLUTNM = "lutpair48" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_15_reg_1669[7]_i_9 
       (.I0(trunc_ln48_4_reg_1659[4]),
        .I1(trunc_ln48_5_fu_1017_p4[4]),
        .I2(trunc_ln48_3_reg_1654[4]),
        .I3(\add_ln48_15_reg_1669[7]_i_5_n_5 ),
        .O(\add_ln48_15_reg_1669[7]_i_9_n_5 ));
  FDRE \add_ln48_15_reg_1669_reg[0] 
       (.C(ap_clk),
        .CE(add_ln48_15_reg_16690),
        .D(add_ln48_15_fu_1031_p2[0]),
        .Q(add_ln48_15_reg_1669[0]),
        .R(1'b0));
  FDRE \add_ln48_15_reg_1669_reg[10] 
       (.C(ap_clk),
        .CE(add_ln48_15_reg_16690),
        .D(add_ln48_15_fu_1031_p2[10]),
        .Q(add_ln48_15_reg_1669[10]),
        .R(1'b0));
  FDRE \add_ln48_15_reg_1669_reg[11] 
       (.C(ap_clk),
        .CE(add_ln48_15_reg_16690),
        .D(add_ln48_15_fu_1031_p2[11]),
        .Q(add_ln48_15_reg_1669[11]),
        .R(1'b0));
  CARRY4 \add_ln48_15_reg_1669_reg[11]_i_1 
       (.CI(\add_ln48_15_reg_1669_reg[7]_i_1_n_5 ),
        .CO({\add_ln48_15_reg_1669_reg[11]_i_1_n_5 ,\add_ln48_15_reg_1669_reg[11]_i_1_n_6 ,\add_ln48_15_reg_1669_reg[11]_i_1_n_7 ,\add_ln48_15_reg_1669_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln48_15_reg_1669[11]_i_2_n_5 ,\add_ln48_15_reg_1669[11]_i_3_n_5 ,\add_ln48_15_reg_1669[11]_i_4_n_5 ,\add_ln48_15_reg_1669[11]_i_5_n_5 }),
        .O(add_ln48_15_fu_1031_p2[11:8]),
        .S({\add_ln48_15_reg_1669[11]_i_6_n_5 ,\add_ln48_15_reg_1669[11]_i_7_n_5 ,\add_ln48_15_reg_1669[11]_i_8_n_5 ,\add_ln48_15_reg_1669[11]_i_9_n_5 }));
  FDRE \add_ln48_15_reg_1669_reg[12] 
       (.C(ap_clk),
        .CE(add_ln48_15_reg_16690),
        .D(add_ln48_15_fu_1031_p2[12]),
        .Q(add_ln48_15_reg_1669[12]),
        .R(1'b0));
  FDRE \add_ln48_15_reg_1669_reg[13] 
       (.C(ap_clk),
        .CE(add_ln48_15_reg_16690),
        .D(add_ln48_15_fu_1031_p2[13]),
        .Q(add_ln48_15_reg_1669[13]),
        .R(1'b0));
  FDRE \add_ln48_15_reg_1669_reg[14] 
       (.C(ap_clk),
        .CE(add_ln48_15_reg_16690),
        .D(add_ln48_15_fu_1031_p2[14]),
        .Q(add_ln48_15_reg_1669[14]),
        .R(1'b0));
  FDRE \add_ln48_15_reg_1669_reg[15] 
       (.C(ap_clk),
        .CE(add_ln48_15_reg_16690),
        .D(add_ln48_15_fu_1031_p2[15]),
        .Q(add_ln48_15_reg_1669[15]),
        .R(1'b0));
  CARRY4 \add_ln48_15_reg_1669_reg[15]_i_2 
       (.CI(\add_ln48_15_reg_1669_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln48_15_reg_1669_reg[15]_i_2_CO_UNCONNECTED [3],\add_ln48_15_reg_1669_reg[15]_i_2_n_6 ,\add_ln48_15_reg_1669_reg[15]_i_2_n_7 ,\add_ln48_15_reg_1669_reg[15]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln48_15_reg_1669[15]_i_3_n_5 ,\add_ln48_15_reg_1669[15]_i_4_n_5 ,\add_ln48_15_reg_1669[15]_i_5_n_5 }),
        .O(add_ln48_15_fu_1031_p2[15:12]),
        .S({\add_ln48_15_reg_1669[15]_i_6_n_5 ,\add_ln48_15_reg_1669[15]_i_7_n_5 ,\add_ln48_15_reg_1669[15]_i_8_n_5 ,\add_ln48_15_reg_1669[15]_i_9_n_5 }));
  FDRE \add_ln48_15_reg_1669_reg[1] 
       (.C(ap_clk),
        .CE(add_ln48_15_reg_16690),
        .D(add_ln48_15_fu_1031_p2[1]),
        .Q(add_ln48_15_reg_1669[1]),
        .R(1'b0));
  FDRE \add_ln48_15_reg_1669_reg[2] 
       (.C(ap_clk),
        .CE(add_ln48_15_reg_16690),
        .D(add_ln48_15_fu_1031_p2[2]),
        .Q(add_ln48_15_reg_1669[2]),
        .R(1'b0));
  FDRE \add_ln48_15_reg_1669_reg[3] 
       (.C(ap_clk),
        .CE(add_ln48_15_reg_16690),
        .D(add_ln48_15_fu_1031_p2[3]),
        .Q(add_ln48_15_reg_1669[3]),
        .R(1'b0));
  CARRY4 \add_ln48_15_reg_1669_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln48_15_reg_1669_reg[3]_i_1_n_5 ,\add_ln48_15_reg_1669_reg[3]_i_1_n_6 ,\add_ln48_15_reg_1669_reg[3]_i_1_n_7 ,\add_ln48_15_reg_1669_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln48_15_reg_1669[3]_i_2_n_5 ,\add_ln48_15_reg_1669[3]_i_3_n_5 ,\add_ln48_15_reg_1669[3]_i_4_n_5 ,1'b0}),
        .O(add_ln48_15_fu_1031_p2[3:0]),
        .S({\add_ln48_15_reg_1669[3]_i_5_n_5 ,\add_ln48_15_reg_1669[3]_i_6_n_5 ,\add_ln48_15_reg_1669[3]_i_7_n_5 ,\add_ln48_15_reg_1669[3]_i_8_n_5 }));
  FDRE \add_ln48_15_reg_1669_reg[4] 
       (.C(ap_clk),
        .CE(add_ln48_15_reg_16690),
        .D(add_ln48_15_fu_1031_p2[4]),
        .Q(add_ln48_15_reg_1669[4]),
        .R(1'b0));
  FDRE \add_ln48_15_reg_1669_reg[5] 
       (.C(ap_clk),
        .CE(add_ln48_15_reg_16690),
        .D(add_ln48_15_fu_1031_p2[5]),
        .Q(add_ln48_15_reg_1669[5]),
        .R(1'b0));
  FDRE \add_ln48_15_reg_1669_reg[6] 
       (.C(ap_clk),
        .CE(add_ln48_15_reg_16690),
        .D(add_ln48_15_fu_1031_p2[6]),
        .Q(add_ln48_15_reg_1669[6]),
        .R(1'b0));
  FDRE \add_ln48_15_reg_1669_reg[7] 
       (.C(ap_clk),
        .CE(add_ln48_15_reg_16690),
        .D(add_ln48_15_fu_1031_p2[7]),
        .Q(add_ln48_15_reg_1669[7]),
        .R(1'b0));
  CARRY4 \add_ln48_15_reg_1669_reg[7]_i_1 
       (.CI(\add_ln48_15_reg_1669_reg[3]_i_1_n_5 ),
        .CO({\add_ln48_15_reg_1669_reg[7]_i_1_n_5 ,\add_ln48_15_reg_1669_reg[7]_i_1_n_6 ,\add_ln48_15_reg_1669_reg[7]_i_1_n_7 ,\add_ln48_15_reg_1669_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln48_15_reg_1669[7]_i_2_n_5 ,\add_ln48_15_reg_1669[7]_i_3_n_5 ,\add_ln48_15_reg_1669[7]_i_4_n_5 ,\add_ln48_15_reg_1669[7]_i_5_n_5 }),
        .O(add_ln48_15_fu_1031_p2[7:4]),
        .S({\add_ln48_15_reg_1669[7]_i_6_n_5 ,\add_ln48_15_reg_1669[7]_i_7_n_5 ,\add_ln48_15_reg_1669[7]_i_8_n_5 ,\add_ln48_15_reg_1669[7]_i_9_n_5 }));
  FDRE \add_ln48_15_reg_1669_reg[8] 
       (.C(ap_clk),
        .CE(add_ln48_15_reg_16690),
        .D(add_ln48_15_fu_1031_p2[8]),
        .Q(add_ln48_15_reg_1669[8]),
        .R(1'b0));
  FDRE \add_ln48_15_reg_1669_reg[9] 
       (.C(ap_clk),
        .CE(add_ln48_15_reg_16690),
        .D(add_ln48_15_fu_1031_p2[9]),
        .Q(add_ln48_15_reg_1669[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair82" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_17_reg_1674[11]_i_2 
       (.I0(add_ln48_15_reg_1669[10]),
        .I1(add_ln48_13_reg_1649[10]),
        .I2(add_ln48_12_reg_1644[10]),
        .O(\add_ln48_17_reg_1674[11]_i_2_n_5 ));
  (* HLUTNM = "lutpair81" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_17_reg_1674[11]_i_3 
       (.I0(add_ln48_15_reg_1669[9]),
        .I1(add_ln48_13_reg_1649[9]),
        .I2(add_ln48_12_reg_1644[9]),
        .O(\add_ln48_17_reg_1674[11]_i_3_n_5 ));
  (* HLUTNM = "lutpair80" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_17_reg_1674[11]_i_4 
       (.I0(add_ln48_15_reg_1669[8]),
        .I1(add_ln48_13_reg_1649[8]),
        .I2(add_ln48_12_reg_1644[8]),
        .O(\add_ln48_17_reg_1674[11]_i_4_n_5 ));
  (* HLUTNM = "lutpair79" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_17_reg_1674[11]_i_5 
       (.I0(add_ln48_15_reg_1669[7]),
        .I1(add_ln48_13_reg_1649[7]),
        .I2(add_ln48_12_reg_1644[7]),
        .O(\add_ln48_17_reg_1674[11]_i_5_n_5 ));
  (* HLUTNM = "lutpair83" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_17_reg_1674[11]_i_6 
       (.I0(add_ln48_15_reg_1669[11]),
        .I1(add_ln48_13_reg_1649[11]),
        .I2(add_ln48_12_reg_1644[11]),
        .I3(\add_ln48_17_reg_1674[11]_i_2_n_5 ),
        .O(\add_ln48_17_reg_1674[11]_i_6_n_5 ));
  (* HLUTNM = "lutpair82" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_17_reg_1674[11]_i_7 
       (.I0(add_ln48_15_reg_1669[10]),
        .I1(add_ln48_13_reg_1649[10]),
        .I2(add_ln48_12_reg_1644[10]),
        .I3(\add_ln48_17_reg_1674[11]_i_3_n_5 ),
        .O(\add_ln48_17_reg_1674[11]_i_7_n_5 ));
  (* HLUTNM = "lutpair81" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_17_reg_1674[11]_i_8 
       (.I0(add_ln48_15_reg_1669[9]),
        .I1(add_ln48_13_reg_1649[9]),
        .I2(add_ln48_12_reg_1644[9]),
        .I3(\add_ln48_17_reg_1674[11]_i_4_n_5 ),
        .O(\add_ln48_17_reg_1674[11]_i_8_n_5 ));
  (* HLUTNM = "lutpair80" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_17_reg_1674[11]_i_9 
       (.I0(add_ln48_15_reg_1669[8]),
        .I1(add_ln48_13_reg_1649[8]),
        .I2(add_ln48_12_reg_1644[8]),
        .I3(\add_ln48_17_reg_1674[11]_i_5_n_5 ),
        .O(\add_ln48_17_reg_1674[11]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln48_17_reg_1674[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\icmp_ln23_reg_1170_pp0_iter2_reg_reg_n_5_[0] ),
        .O(add_ln48_17_reg_16740));
  (* HLUTNM = "lutpair85" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_17_reg_1674[15]_i_3 
       (.I0(add_ln48_15_reg_1669[13]),
        .I1(add_ln48_13_reg_1649[13]),
        .I2(add_ln48_12_reg_1644[13]),
        .O(\add_ln48_17_reg_1674[15]_i_3_n_5 ));
  (* HLUTNM = "lutpair84" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_17_reg_1674[15]_i_4 
       (.I0(add_ln48_15_reg_1669[12]),
        .I1(add_ln48_13_reg_1649[12]),
        .I2(add_ln48_12_reg_1644[12]),
        .O(\add_ln48_17_reg_1674[15]_i_4_n_5 ));
  (* HLUTNM = "lutpair83" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_17_reg_1674[15]_i_5 
       (.I0(add_ln48_15_reg_1669[11]),
        .I1(add_ln48_13_reg_1649[11]),
        .I2(add_ln48_12_reg_1644[11]),
        .O(\add_ln48_17_reg_1674[15]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln48_17_reg_1674[15]_i_6 
       (.I0(add_ln48_12_reg_1644[14]),
        .I1(add_ln48_13_reg_1649[14]),
        .I2(add_ln48_15_reg_1669[14]),
        .I3(add_ln48_13_reg_1649[15]),
        .I4(add_ln48_15_reg_1669[15]),
        .I5(add_ln48_12_reg_1644[15]),
        .O(\add_ln48_17_reg_1674[15]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_17_reg_1674[15]_i_7 
       (.I0(\add_ln48_17_reg_1674[15]_i_3_n_5 ),
        .I1(add_ln48_13_reg_1649[14]),
        .I2(add_ln48_15_reg_1669[14]),
        .I3(add_ln48_12_reg_1644[14]),
        .O(\add_ln48_17_reg_1674[15]_i_7_n_5 ));
  (* HLUTNM = "lutpair85" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_17_reg_1674[15]_i_8 
       (.I0(add_ln48_15_reg_1669[13]),
        .I1(add_ln48_13_reg_1649[13]),
        .I2(add_ln48_12_reg_1644[13]),
        .I3(\add_ln48_17_reg_1674[15]_i_4_n_5 ),
        .O(\add_ln48_17_reg_1674[15]_i_8_n_5 ));
  (* HLUTNM = "lutpair84" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_17_reg_1674[15]_i_9 
       (.I0(add_ln48_15_reg_1669[12]),
        .I1(add_ln48_13_reg_1649[12]),
        .I2(add_ln48_12_reg_1644[12]),
        .I3(\add_ln48_17_reg_1674[15]_i_5_n_5 ),
        .O(\add_ln48_17_reg_1674[15]_i_9_n_5 ));
  (* HLUTNM = "lutpair74" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_17_reg_1674[3]_i_2 
       (.I0(add_ln48_15_reg_1669[2]),
        .I1(add_ln48_13_reg_1649[2]),
        .I2(add_ln48_12_reg_1644[2]),
        .O(\add_ln48_17_reg_1674[3]_i_2_n_5 ));
  (* HLUTNM = "lutpair73" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_17_reg_1674[3]_i_3 
       (.I0(add_ln48_15_reg_1669[1]),
        .I1(add_ln48_13_reg_1649[1]),
        .I2(add_ln48_12_reg_1644[1]),
        .O(\add_ln48_17_reg_1674[3]_i_3_n_5 ));
  (* HLUTNM = "lutpair72" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_17_reg_1674[3]_i_4 
       (.I0(add_ln48_15_reg_1669[0]),
        .I1(add_ln48_13_reg_1649[0]),
        .I2(add_ln48_12_reg_1644[0]),
        .O(\add_ln48_17_reg_1674[3]_i_4_n_5 ));
  (* HLUTNM = "lutpair75" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_17_reg_1674[3]_i_5 
       (.I0(add_ln48_15_reg_1669[3]),
        .I1(add_ln48_13_reg_1649[3]),
        .I2(add_ln48_12_reg_1644[3]),
        .I3(\add_ln48_17_reg_1674[3]_i_2_n_5 ),
        .O(\add_ln48_17_reg_1674[3]_i_5_n_5 ));
  (* HLUTNM = "lutpair74" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_17_reg_1674[3]_i_6 
       (.I0(add_ln48_15_reg_1669[2]),
        .I1(add_ln48_13_reg_1649[2]),
        .I2(add_ln48_12_reg_1644[2]),
        .I3(\add_ln48_17_reg_1674[3]_i_3_n_5 ),
        .O(\add_ln48_17_reg_1674[3]_i_6_n_5 ));
  (* HLUTNM = "lutpair73" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_17_reg_1674[3]_i_7 
       (.I0(add_ln48_15_reg_1669[1]),
        .I1(add_ln48_13_reg_1649[1]),
        .I2(add_ln48_12_reg_1644[1]),
        .I3(\add_ln48_17_reg_1674[3]_i_4_n_5 ),
        .O(\add_ln48_17_reg_1674[3]_i_7_n_5 ));
  (* HLUTNM = "lutpair72" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln48_17_reg_1674[3]_i_8 
       (.I0(add_ln48_15_reg_1669[0]),
        .I1(add_ln48_13_reg_1649[0]),
        .I2(add_ln48_12_reg_1644[0]),
        .O(\add_ln48_17_reg_1674[3]_i_8_n_5 ));
  (* HLUTNM = "lutpair78" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_17_reg_1674[7]_i_2 
       (.I0(add_ln48_15_reg_1669[6]),
        .I1(add_ln48_13_reg_1649[6]),
        .I2(add_ln48_12_reg_1644[6]),
        .O(\add_ln48_17_reg_1674[7]_i_2_n_5 ));
  (* HLUTNM = "lutpair77" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_17_reg_1674[7]_i_3 
       (.I0(add_ln48_15_reg_1669[5]),
        .I1(add_ln48_13_reg_1649[5]),
        .I2(add_ln48_12_reg_1644[5]),
        .O(\add_ln48_17_reg_1674[7]_i_3_n_5 ));
  (* HLUTNM = "lutpair76" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_17_reg_1674[7]_i_4 
       (.I0(add_ln48_15_reg_1669[4]),
        .I1(add_ln48_13_reg_1649[4]),
        .I2(add_ln48_12_reg_1644[4]),
        .O(\add_ln48_17_reg_1674[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair75" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_17_reg_1674[7]_i_5 
       (.I0(add_ln48_15_reg_1669[3]),
        .I1(add_ln48_13_reg_1649[3]),
        .I2(add_ln48_12_reg_1644[3]),
        .O(\add_ln48_17_reg_1674[7]_i_5_n_5 ));
  (* HLUTNM = "lutpair79" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_17_reg_1674[7]_i_6 
       (.I0(add_ln48_15_reg_1669[7]),
        .I1(add_ln48_13_reg_1649[7]),
        .I2(add_ln48_12_reg_1644[7]),
        .I3(\add_ln48_17_reg_1674[7]_i_2_n_5 ),
        .O(\add_ln48_17_reg_1674[7]_i_6_n_5 ));
  (* HLUTNM = "lutpair78" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_17_reg_1674[7]_i_7 
       (.I0(add_ln48_15_reg_1669[6]),
        .I1(add_ln48_13_reg_1649[6]),
        .I2(add_ln48_12_reg_1644[6]),
        .I3(\add_ln48_17_reg_1674[7]_i_3_n_5 ),
        .O(\add_ln48_17_reg_1674[7]_i_7_n_5 ));
  (* HLUTNM = "lutpair77" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_17_reg_1674[7]_i_8 
       (.I0(add_ln48_15_reg_1669[5]),
        .I1(add_ln48_13_reg_1649[5]),
        .I2(add_ln48_12_reg_1644[5]),
        .I3(\add_ln48_17_reg_1674[7]_i_4_n_5 ),
        .O(\add_ln48_17_reg_1674[7]_i_8_n_5 ));
  (* HLUTNM = "lutpair76" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_17_reg_1674[7]_i_9 
       (.I0(add_ln48_15_reg_1669[4]),
        .I1(add_ln48_13_reg_1649[4]),
        .I2(add_ln48_12_reg_1644[4]),
        .I3(\add_ln48_17_reg_1674[7]_i_5_n_5 ),
        .O(\add_ln48_17_reg_1674[7]_i_9_n_5 ));
  FDRE \add_ln48_17_reg_1674_reg[0] 
       (.C(ap_clk),
        .CE(add_ln48_17_reg_16740),
        .D(add_ln48_17_fu_1040_p2[0]),
        .Q(grp_depthwise_conv2d_fix_1_fu_450_output_r_d0[0]),
        .R(1'b0));
  FDRE \add_ln48_17_reg_1674_reg[10] 
       (.C(ap_clk),
        .CE(add_ln48_17_reg_16740),
        .D(add_ln48_17_fu_1040_p2[10]),
        .Q(grp_depthwise_conv2d_fix_1_fu_450_output_r_d0[10]),
        .R(1'b0));
  FDRE \add_ln48_17_reg_1674_reg[11] 
       (.C(ap_clk),
        .CE(add_ln48_17_reg_16740),
        .D(add_ln48_17_fu_1040_p2[11]),
        .Q(grp_depthwise_conv2d_fix_1_fu_450_output_r_d0[11]),
        .R(1'b0));
  CARRY4 \add_ln48_17_reg_1674_reg[11]_i_1 
       (.CI(\add_ln48_17_reg_1674_reg[7]_i_1_n_5 ),
        .CO({\add_ln48_17_reg_1674_reg[11]_i_1_n_5 ,\add_ln48_17_reg_1674_reg[11]_i_1_n_6 ,\add_ln48_17_reg_1674_reg[11]_i_1_n_7 ,\add_ln48_17_reg_1674_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln48_17_reg_1674[11]_i_2_n_5 ,\add_ln48_17_reg_1674[11]_i_3_n_5 ,\add_ln48_17_reg_1674[11]_i_4_n_5 ,\add_ln48_17_reg_1674[11]_i_5_n_5 }),
        .O(add_ln48_17_fu_1040_p2[11:8]),
        .S({\add_ln48_17_reg_1674[11]_i_6_n_5 ,\add_ln48_17_reg_1674[11]_i_7_n_5 ,\add_ln48_17_reg_1674[11]_i_8_n_5 ,\add_ln48_17_reg_1674[11]_i_9_n_5 }));
  FDRE \add_ln48_17_reg_1674_reg[12] 
       (.C(ap_clk),
        .CE(add_ln48_17_reg_16740),
        .D(add_ln48_17_fu_1040_p2[12]),
        .Q(grp_depthwise_conv2d_fix_1_fu_450_output_r_d0[12]),
        .R(1'b0));
  FDRE \add_ln48_17_reg_1674_reg[13] 
       (.C(ap_clk),
        .CE(add_ln48_17_reg_16740),
        .D(add_ln48_17_fu_1040_p2[13]),
        .Q(grp_depthwise_conv2d_fix_1_fu_450_output_r_d0[13]),
        .R(1'b0));
  FDRE \add_ln48_17_reg_1674_reg[14] 
       (.C(ap_clk),
        .CE(add_ln48_17_reg_16740),
        .D(add_ln48_17_fu_1040_p2[14]),
        .Q(grp_depthwise_conv2d_fix_1_fu_450_output_r_d0[14]),
        .R(1'b0));
  FDRE \add_ln48_17_reg_1674_reg[15] 
       (.C(ap_clk),
        .CE(add_ln48_17_reg_16740),
        .D(add_ln48_17_fu_1040_p2[15]),
        .Q(grp_depthwise_conv2d_fix_1_fu_450_output_r_d0[15]),
        .R(1'b0));
  CARRY4 \add_ln48_17_reg_1674_reg[15]_i_2 
       (.CI(\add_ln48_17_reg_1674_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln48_17_reg_1674_reg[15]_i_2_CO_UNCONNECTED [3],\add_ln48_17_reg_1674_reg[15]_i_2_n_6 ,\add_ln48_17_reg_1674_reg[15]_i_2_n_7 ,\add_ln48_17_reg_1674_reg[15]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln48_17_reg_1674[15]_i_3_n_5 ,\add_ln48_17_reg_1674[15]_i_4_n_5 ,\add_ln48_17_reg_1674[15]_i_5_n_5 }),
        .O(add_ln48_17_fu_1040_p2[15:12]),
        .S({\add_ln48_17_reg_1674[15]_i_6_n_5 ,\add_ln48_17_reg_1674[15]_i_7_n_5 ,\add_ln48_17_reg_1674[15]_i_8_n_5 ,\add_ln48_17_reg_1674[15]_i_9_n_5 }));
  FDRE \add_ln48_17_reg_1674_reg[1] 
       (.C(ap_clk),
        .CE(add_ln48_17_reg_16740),
        .D(add_ln48_17_fu_1040_p2[1]),
        .Q(grp_depthwise_conv2d_fix_1_fu_450_output_r_d0[1]),
        .R(1'b0));
  FDRE \add_ln48_17_reg_1674_reg[2] 
       (.C(ap_clk),
        .CE(add_ln48_17_reg_16740),
        .D(add_ln48_17_fu_1040_p2[2]),
        .Q(grp_depthwise_conv2d_fix_1_fu_450_output_r_d0[2]),
        .R(1'b0));
  FDRE \add_ln48_17_reg_1674_reg[3] 
       (.C(ap_clk),
        .CE(add_ln48_17_reg_16740),
        .D(add_ln48_17_fu_1040_p2[3]),
        .Q(grp_depthwise_conv2d_fix_1_fu_450_output_r_d0[3]),
        .R(1'b0));
  CARRY4 \add_ln48_17_reg_1674_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln48_17_reg_1674_reg[3]_i_1_n_5 ,\add_ln48_17_reg_1674_reg[3]_i_1_n_6 ,\add_ln48_17_reg_1674_reg[3]_i_1_n_7 ,\add_ln48_17_reg_1674_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln48_17_reg_1674[3]_i_2_n_5 ,\add_ln48_17_reg_1674[3]_i_3_n_5 ,\add_ln48_17_reg_1674[3]_i_4_n_5 ,1'b0}),
        .O(add_ln48_17_fu_1040_p2[3:0]),
        .S({\add_ln48_17_reg_1674[3]_i_5_n_5 ,\add_ln48_17_reg_1674[3]_i_6_n_5 ,\add_ln48_17_reg_1674[3]_i_7_n_5 ,\add_ln48_17_reg_1674[3]_i_8_n_5 }));
  FDRE \add_ln48_17_reg_1674_reg[4] 
       (.C(ap_clk),
        .CE(add_ln48_17_reg_16740),
        .D(add_ln48_17_fu_1040_p2[4]),
        .Q(grp_depthwise_conv2d_fix_1_fu_450_output_r_d0[4]),
        .R(1'b0));
  FDRE \add_ln48_17_reg_1674_reg[5] 
       (.C(ap_clk),
        .CE(add_ln48_17_reg_16740),
        .D(add_ln48_17_fu_1040_p2[5]),
        .Q(grp_depthwise_conv2d_fix_1_fu_450_output_r_d0[5]),
        .R(1'b0));
  FDRE \add_ln48_17_reg_1674_reg[6] 
       (.C(ap_clk),
        .CE(add_ln48_17_reg_16740),
        .D(add_ln48_17_fu_1040_p2[6]),
        .Q(grp_depthwise_conv2d_fix_1_fu_450_output_r_d0[6]),
        .R(1'b0));
  FDRE \add_ln48_17_reg_1674_reg[7] 
       (.C(ap_clk),
        .CE(add_ln48_17_reg_16740),
        .D(add_ln48_17_fu_1040_p2[7]),
        .Q(grp_depthwise_conv2d_fix_1_fu_450_output_r_d0[7]),
        .R(1'b0));
  CARRY4 \add_ln48_17_reg_1674_reg[7]_i_1 
       (.CI(\add_ln48_17_reg_1674_reg[3]_i_1_n_5 ),
        .CO({\add_ln48_17_reg_1674_reg[7]_i_1_n_5 ,\add_ln48_17_reg_1674_reg[7]_i_1_n_6 ,\add_ln48_17_reg_1674_reg[7]_i_1_n_7 ,\add_ln48_17_reg_1674_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln48_17_reg_1674[7]_i_2_n_5 ,\add_ln48_17_reg_1674[7]_i_3_n_5 ,\add_ln48_17_reg_1674[7]_i_4_n_5 ,\add_ln48_17_reg_1674[7]_i_5_n_5 }),
        .O(add_ln48_17_fu_1040_p2[7:4]),
        .S({\add_ln48_17_reg_1674[7]_i_6_n_5 ,\add_ln48_17_reg_1674[7]_i_7_n_5 ,\add_ln48_17_reg_1674[7]_i_8_n_5 ,\add_ln48_17_reg_1674[7]_i_9_n_5 }));
  FDRE \add_ln48_17_reg_1674_reg[8] 
       (.C(ap_clk),
        .CE(add_ln48_17_reg_16740),
        .D(add_ln48_17_fu_1040_p2[8]),
        .Q(grp_depthwise_conv2d_fix_1_fu_450_output_r_d0[8]),
        .R(1'b0));
  FDRE \add_ln48_17_reg_1674_reg[9] 
       (.C(ap_clk),
        .CE(add_ln48_17_reg_16740),
        .D(add_ln48_17_fu_1040_p2[9]),
        .Q(grp_depthwise_conv2d_fix_1_fu_450_output_r_d0[9]),
        .R(1'b0));
  FDRE \add_ln48_reg_1549_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln48_reg_1549_reg_n_110),
        .Q(grp_depthwise_conv2d_fix_1_fu_450_output_r_address0[0]),
        .R(1'b0));
  FDRE \add_ln48_reg_1549_pp0_iter2_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln48_reg_1549_reg_n_100),
        .Q(output_r_address0[1]),
        .R(1'b0));
  FDRE \add_ln48_reg_1549_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln48_reg_1549_reg_n_109),
        .Q(grp_depthwise_conv2d_fix_1_fu_450_output_r_address0[1]),
        .R(1'b0));
  FDRE \add_ln48_reg_1549_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln48_reg_1549_reg_n_108),
        .Q(grp_depthwise_conv2d_fix_1_fu_450_output_r_address0[2]),
        .R(1'b0));
  FDRE \add_ln48_reg_1549_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln48_reg_1549_reg_n_107),
        .Q(grp_depthwise_conv2d_fix_1_fu_450_output_r_address0[3]),
        .R(1'b0));
  FDRE \add_ln48_reg_1549_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln48_reg_1549_reg_n_106),
        .Q(grp_depthwise_conv2d_fix_1_fu_450_output_r_address0[4]),
        .R(1'b0));
  FDRE \add_ln48_reg_1549_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln48_reg_1549_reg_n_105),
        .Q(grp_depthwise_conv2d_fix_1_fu_450_output_r_address0[5]),
        .R(1'b0));
  FDRE \add_ln48_reg_1549_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln48_reg_1549_reg_n_104),
        .Q(grp_depthwise_conv2d_fix_1_fu_450_output_r_address0[6]),
        .R(1'b0));
  FDRE \add_ln48_reg_1549_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln48_reg_1549_reg_n_103),
        .Q(grp_depthwise_conv2d_fix_1_fu_450_output_r_address0[7]),
        .R(1'b0));
  FDRE \add_ln48_reg_1549_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln48_reg_1549_reg_n_102),
        .Q(grp_depthwise_conv2d_fix_1_fu_450_output_r_address0[8]),
        .R(1'b0));
  FDRE \add_ln48_reg_1549_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln48_reg_1549_reg_n_101),
        .Q(output_r_address0[0]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln48_reg_1549_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp12_mid2_v_v_fu_652_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln48_reg_1549_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[4],1'b1,1'b1,grp_depthwise_conv2d_fix_1_fu_450_output_height}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln48_reg_1549_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\out_w_0_mid2_reg_1264_reg_n_5_[3] ,\out_w_0_mid2_reg_1264_reg_n_5_[2] ,\out_w_0_mid2_reg_1264_reg_n_5_[1] ,\out_w_0_mid2_reg_1264_reg_n_5_[0] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln48_reg_1549_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln48_reg_1549_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln24_10_reg_12960),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm115_out),
        .CEC(add_ln24_13_reg_13850),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(out_h_0_reg_3340),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln48_reg_1549_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln48_reg_1549_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln48_reg_1549_reg_P_UNCONNECTED[47:11],add_ln48_reg_1549_reg_n_100,add_ln48_reg_1549_reg_n_101,add_ln48_reg_1549_reg_n_102,add_ln48_reg_1549_reg_n_103,add_ln48_reg_1549_reg_n_104,add_ln48_reg_1549_reg_n_105,add_ln48_reg_1549_reg_n_106,add_ln48_reg_1549_reg_n_107,add_ln48_reg_1549_reg_n_108,add_ln48_reg_1549_reg_n_109,add_ln48_reg_1549_reg_n_110}),
        .PATTERNBDETECT(NLW_add_ln48_reg_1549_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln48_reg_1549_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln48_reg_1549_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln48_reg_1549_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln48_reg_1549_reg_i_1
       (.I0(grp_depthwise_conv2d_fix_1_fu_450_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .O(ap_NS_fsm115_out));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    add_ln48_reg_1549_reg_i_10
       (.I0(mul_ln48_reg_1164[5]),
        .I1(\mul_ln48_2_reg_1251_reg_n_5_[5] ),
        .I2(add_ln48_reg_1549_reg_i_12_n_5),
        .I3(\mul_ln48_2_reg_1251_reg_n_5_[4] ),
        .I4(icmp_ln32_reg_1180),
        .I5(mul_ln48_reg_1164[4]),
        .O(add_ln48_reg_1549_reg_i_10_n_5));
  LUT4 #(
    .INIT(16'hE200)) 
    add_ln48_reg_1549_reg_i_11
       (.I0(mul_ln48_reg_1164[4]),
        .I1(icmp_ln32_reg_1180),
        .I2(\mul_ln48_2_reg_1251_reg_n_5_[4] ),
        .I3(add_ln48_reg_1549_reg_i_12_n_5),
        .O(add_ln48_reg_1549_reg_i_11_n_5));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hEFEA8A80)) 
    add_ln48_reg_1549_reg_i_12
       (.I0(add_ln48_reg_1549_reg_i_14_n_5),
        .I1(\mul_ln48_2_reg_1251_reg_n_5_[3] ),
        .I2(icmp_ln32_reg_1180),
        .I3(mul_ln48_reg_1164[3]),
        .I4(zext_ln40_2_cast_mid_fu_629_p1[3]),
        .O(add_ln48_reg_1549_reg_i_12_n_5));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h56A6)) 
    add_ln48_reg_1549_reg_i_13
       (.I0(zext_ln40_2_cast_mid_fu_629_p1[3]),
        .I1(mul_ln48_reg_1164[3]),
        .I2(icmp_ln32_reg_1180),
        .I3(\mul_ln48_2_reg_1251_reg_n_5_[3] ),
        .O(add_ln48_reg_1549_reg_i_13_n_5));
  LUT5 #(
    .INIT(32'hEFEA8A80)) 
    add_ln48_reg_1549_reg_i_14
       (.I0(add_ln48_reg_1549_reg_i_16_n_5),
        .I1(\mul_ln48_2_reg_1251_reg_n_5_[2] ),
        .I2(icmp_ln32_reg_1180),
        .I3(mul_ln48_reg_1164[2]),
        .I4(zext_ln40_2_cast_mid_fu_629_p1[2]),
        .O(add_ln48_reg_1549_reg_i_14_n_5));
  LUT6 #(
    .INIT(64'h9595956A6A6A956A)) 
    add_ln48_reg_1549_reg_i_15
       (.I0(\select_ln24_reg_1214_reg_n_5_[2] ),
        .I1(\select_ln24_reg_1214_reg_n_5_[1] ),
        .I2(\select_ln24_reg_1214_reg_n_5_[0] ),
        .I3(mul_ln48_reg_1164[2]),
        .I4(icmp_ln32_reg_1180),
        .I5(\mul_ln48_2_reg_1251_reg_n_5_[2] ),
        .O(add_ln48_reg_1549_reg_i_15_n_5));
  LUT6 #(
    .INIT(64'h8A80EFEAEFEA8A80)) 
    add_ln48_reg_1549_reg_i_16
       (.I0(add_ln48_reg_1549_reg_i_17_n_5),
        .I1(\mul_ln48_2_reg_1251_reg_n_5_[1] ),
        .I2(icmp_ln32_reg_1180),
        .I3(mul_ln48_reg_1164[1]),
        .I4(\select_ln24_reg_1214_reg_n_5_[0] ),
        .I5(\select_ln24_reg_1214_reg_n_5_[1] ),
        .O(add_ln48_reg_1549_reg_i_16_n_5));
  LUT4 #(
    .INIT(16'h00E2)) 
    add_ln48_reg_1549_reg_i_17
       (.I0(mul_ln48_reg_1164[0]),
        .I1(icmp_ln32_reg_1180),
        .I2(\mul_ln48_2_reg_1251_reg_n_5_[0] ),
        .I3(\select_ln24_reg_1214_reg_n_5_[0] ),
        .O(add_ln48_reg_1549_reg_i_17_n_5));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h99966696)) 
    add_ln48_reg_1549_reg_i_18
       (.I0(\select_ln24_reg_1214_reg_n_5_[1] ),
        .I1(\select_ln24_reg_1214_reg_n_5_[0] ),
        .I2(mul_ln48_reg_1164[1]),
        .I3(icmp_ln32_reg_1180),
        .I4(\mul_ln48_2_reg_1251_reg_n_5_[1] ),
        .O(add_ln48_reg_1549_reg_i_18_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln48_reg_1549_reg_i_2
       (.I0(Q[4]),
        .O(grp_depthwise_conv2d_fix_1_fu_450_output_height));
  LUT6 #(
    .INIT(64'h36FF36F0C60FC600)) 
    add_ln48_reg_1549_reg_i_3
       (.I0(mul_ln48_reg_1164[6]),
        .I1(add_ln48_reg_1549_reg_i_10_n_5),
        .I2(icmp_ln32_reg_1180),
        .I3(select_ln24_14_reg_1257),
        .I4(\tmp11_reg_1204_reg_n_5_[6] ),
        .I5(\mul_ln48_2_reg_1251_reg_n_5_[6] ),
        .O(tmp12_mid2_v_v_fu_652_p3[6]));
  LUT6 #(
    .INIT(64'h36FF36F0C60FC600)) 
    add_ln48_reg_1549_reg_i_4
       (.I0(mul_ln48_reg_1164[5]),
        .I1(add_ln48_reg_1549_reg_i_11_n_5),
        .I2(icmp_ln32_reg_1180),
        .I3(select_ln24_14_reg_1257),
        .I4(\tmp11_reg_1204_reg_n_5_[5] ),
        .I5(\mul_ln48_2_reg_1251_reg_n_5_[5] ),
        .O(tmp12_mid2_v_v_fu_652_p3[5]));
  LUT6 #(
    .INIT(64'h36FF36F0C60FC600)) 
    add_ln48_reg_1549_reg_i_5
       (.I0(mul_ln48_reg_1164[4]),
        .I1(add_ln48_reg_1549_reg_i_12_n_5),
        .I2(icmp_ln32_reg_1180),
        .I3(select_ln24_14_reg_1257),
        .I4(\tmp11_reg_1204_reg_n_5_[4] ),
        .I5(\mul_ln48_2_reg_1251_reg_n_5_[4] ),
        .O(tmp12_mid2_v_v_fu_652_p3[4]));
  LUT6 #(
    .INIT(64'h66FF66F0660F6600)) 
    add_ln48_reg_1549_reg_i_6
       (.I0(add_ln48_reg_1549_reg_i_13_n_5),
        .I1(add_ln48_reg_1549_reg_i_14_n_5),
        .I2(icmp_ln32_reg_1180),
        .I3(select_ln24_14_reg_1257),
        .I4(\tmp11_reg_1204_reg_n_5_[3] ),
        .I5(\mul_ln48_2_reg_1251_reg_n_5_[3] ),
        .O(tmp12_mid2_v_v_fu_652_p3[3]));
  LUT6 #(
    .INIT(64'h66FF66F0660F6600)) 
    add_ln48_reg_1549_reg_i_7
       (.I0(add_ln48_reg_1549_reg_i_15_n_5),
        .I1(add_ln48_reg_1549_reg_i_16_n_5),
        .I2(icmp_ln32_reg_1180),
        .I3(select_ln24_14_reg_1257),
        .I4(\tmp11_reg_1204_reg_n_5_[2] ),
        .I5(\mul_ln48_2_reg_1251_reg_n_5_[2] ),
        .O(tmp12_mid2_v_v_fu_652_p3[2]));
  LUT6 #(
    .INIT(64'h66FF66F0660F6600)) 
    add_ln48_reg_1549_reg_i_8
       (.I0(add_ln48_reg_1549_reg_i_17_n_5),
        .I1(add_ln48_reg_1549_reg_i_18_n_5),
        .I2(icmp_ln32_reg_1180),
        .I3(select_ln24_14_reg_1257),
        .I4(\tmp11_reg_1204_reg_n_5_[1] ),
        .I5(\mul_ln48_2_reg_1251_reg_n_5_[1] ),
        .O(tmp12_mid2_v_v_fu_652_p3[1]));
  LUT6 #(
    .INIT(64'hA9FFA9F0590F5900)) 
    add_ln48_reg_1549_reg_i_9
       (.I0(\select_ln24_reg_1214_reg_n_5_[0] ),
        .I1(mul_ln48_reg_1164[0]),
        .I2(icmp_ln32_reg_1180),
        .I3(select_ln24_14_reg_1257),
        .I4(\tmp11_reg_1204_reg_n_5_[0] ),
        .I5(\mul_ln48_2_reg_1251_reg_n_5_[0] ),
        .O(tmp12_mid2_v_v_fu_652_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(grp_depthwise_conv2d_fix_1_fu_450_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_depthwise_conv2d_fix_1_fu_450_ap_ready),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hFF8A8A8A)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter2_reg_n_5),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(grp_depthwise_conv2d_fix_1_fu_450_ap_start_reg),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hAAEFAAAA)) 
    \ap_CS_fsm[21]_i_1 
       (.I0(Q[1]),
        .I1(grp_depthwise_conv2d_fix_1_fu_450_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(grp_depthwise_conv2d_fix_1_fu_450_ap_ready),
        .I4(Q[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h88A8)) 
    \ap_CS_fsm[22]_i_1 
       (.I0(Q[2]),
        .I1(grp_depthwise_conv2d_fix_1_fu_450_ap_ready),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(grp_depthwise_conv2d_fix_1_fu_450_ap_start_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hAAEFAAAA)) 
    \ap_CS_fsm[29]_i_1 
       (.I0(Q[3]),
        .I1(grp_depthwise_conv2d_fix_1_fu_450_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(grp_depthwise_conv2d_fix_1_fu_450_ap_ready),
        .I4(Q[4]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hAE00)) 
    \ap_CS_fsm[30]_i_1 
       (.I0(grp_depthwise_conv2d_fix_1_fu_450_ap_ready),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_depthwise_conv2d_fix_1_fu_450_ap_start_reg),
        .I3(Q[4]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\icmp_ln23_reg_1170_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h00F8008800880088)) 
    \ap_CS_fsm[6]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(ap_enable_reg_pp0_iter2_reg_n_5),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln23_reg_1170_reg_n_5_[0] ),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[6]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage0),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage2),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage3),
        .Q(ap_CS_fsm_pp0_stage4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(grp_depthwise_conv2d_fix_1_fu_450_ap_ready),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000EA00EA00EA00)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(grp_depthwise_conv2d_fix_1_fu_450_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(ap_rst_n),
        .I4(\icmp_ln23_reg_1170_reg_n_5_[0] ),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_5),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hC0C0C0C000A0A0A0)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_enable_reg_pp0_iter2_reg_n_5),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_rst_n),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(grp_depthwise_conv2d_fix_1_fu_450_ap_start_reg),
        .I5(ap_CS_fsm_pp0_stage4),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_5),
        .Q(ap_enable_reg_pp0_iter2_reg_n_5),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hFDFC)) 
    grp_depthwise_conv2d_fix_1_fu_450_ap_start_reg_i_1
       (.I0(grp_depthwise_conv2d_fix_1_fu_450_ap_ready),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(grp_depthwise_conv2d_fix_1_fu_450_ap_start_reg),
        .O(\ap_CS_fsm_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \icmp_ln23_reg_1170[0]_i_2 
       (.I0(\indvar_flatten48_reg_298_reg_n_5_[9] ),
        .I1(indvar_flatten48_reg_2980),
        .I2(add_ln23_reg_1209[9]),
        .I3(tmp_2_reg_1143[10]),
        .I4(\indvar_flatten48_reg_298_reg_n_5_[10] ),
        .I5(add_ln23_reg_1209[10]),
        .O(\icmp_ln23_reg_1170[0]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h82888222)) 
    \icmp_ln23_reg_1170[0]_i_3 
       (.I0(\icmp_ln23_reg_1170[0]_i_6_n_5 ),
        .I1(tmp_2_reg_1143[8]),
        .I2(add_ln23_reg_1209[8]),
        .I3(indvar_flatten48_reg_2980),
        .I4(\indvar_flatten48_reg_298_reg_n_5_[8] ),
        .O(\icmp_ln23_reg_1170[0]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h82888222)) 
    \icmp_ln23_reg_1170[0]_i_4 
       (.I0(\icmp_ln23_reg_1170[0]_i_7_n_5 ),
        .I1(tmp_2_reg_1143[10]),
        .I2(add_ln23_reg_1209[5]),
        .I3(indvar_flatten48_reg_2980),
        .I4(\indvar_flatten48_reg_298_reg_n_5_[5] ),
        .O(\icmp_ln23_reg_1170[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    \icmp_ln23_reg_1170[0]_i_5 
       (.I0(add_ln23_reg_1209[1]),
        .I1(indvar_flatten48_reg_2980),
        .I2(\indvar_flatten48_reg_298_reg_n_5_[1] ),
        .I3(add_ln23_reg_1209[0]),
        .I4(\indvar_flatten48_reg_298_reg_n_5_[0] ),
        .I5(\icmp_ln23_reg_1170[0]_i_8_n_5 ),
        .O(\icmp_ln23_reg_1170[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h000000A5999900A5)) 
    \icmp_ln23_reg_1170[0]_i_6 
       (.I0(tmp_2_reg_1143[8]),
        .I1(add_ln23_reg_1209[7]),
        .I2(\indvar_flatten48_reg_298_reg_n_5_[7] ),
        .I3(\indvar_flatten48_reg_298_reg_n_5_[6] ),
        .I4(indvar_flatten48_reg_2980),
        .I5(add_ln23_reg_1209[6]),
        .O(\icmp_ln23_reg_1170[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h000000A5999900A5)) 
    \icmp_ln23_reg_1170[0]_i_7 
       (.I0(tmp_2_reg_1143[8]),
        .I1(add_ln23_reg_1209[3]),
        .I2(\indvar_flatten48_reg_298_reg_n_5_[3] ),
        .I3(\indvar_flatten48_reg_298_reg_n_5_[4] ),
        .I4(indvar_flatten48_reg_2980),
        .I5(add_ln23_reg_1209[4]),
        .O(\icmp_ln23_reg_1170[0]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \icmp_ln23_reg_1170[0]_i_8 
       (.I0(add_ln23_reg_1209[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln23_reg_1170_reg_n_5_[0] ),
        .I4(\indvar_flatten48_reg_298_reg_n_5_[2] ),
        .O(\icmp_ln23_reg_1170[0]_i_8_n_5 ));
  FDRE \icmp_ln23_reg_1170_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln23_reg_1170_reg_n_5_[0] ),
        .Q(\icmp_ln23_reg_1170_pp0_iter1_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln23_reg_1170_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln23_reg_1170_pp0_iter1_reg_reg_n_5_[0] ),
        .Q(\icmp_ln23_reg_1170_pp0_iter2_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln23_reg_1170_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln23_fu_452_p2),
        .Q(\icmp_ln23_reg_1170_reg_n_5_[0] ),
        .R(1'b0));
  CARRY4 \icmp_ln23_reg_1170_reg[0]_i_1 
       (.CI(1'b0),
        .CO({icmp_ln23_fu_452_p2,\icmp_ln23_reg_1170_reg[0]_i_1_n_6 ,\icmp_ln23_reg_1170_reg[0]_i_1_n_7 ,\icmp_ln23_reg_1170_reg[0]_i_1_n_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln23_reg_1170_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln23_reg_1170[0]_i_2_n_5 ,\icmp_ln23_reg_1170[0]_i_3_n_5 ,\icmp_ln23_reg_1170[0]_i_4_n_5 ,\icmp_ln23_reg_1170[0]_i_5_n_5 }));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln32_reg_1180[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(icmp_ln23_fu_452_p2),
        .O(add_ln27_2_reg_11940));
  LUT6 #(
    .INIT(64'h4044400001000111)) 
    \icmp_ln32_reg_1180[0]_i_2 
       (.I0(\icmp_ln32_reg_1180[0]_i_3_n_5 ),
        .I1(tmp_2_reg_1143[10]),
        .I2(\select_ln32_14_reg_1438_reg_n_5_[6] ),
        .I3(indvar_flatten48_reg_2980),
        .I4(indvar_flatten_reg_322[6]),
        .I5(ap_phi_mux_indvar_flatten_phi_fu_326_p4),
        .O(icmp_ln32_fu_463_p2));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFEAFAE)) 
    \icmp_ln32_reg_1180[0]_i_3 
       (.I0(\icmp_ln32_reg_1180[0]_i_5_n_5 ),
        .I1(indvar_flatten_reg_322[1]),
        .I2(indvar_flatten48_reg_2980),
        .I3(indvar_flatten_reg_322[3]),
        .I4(\select_ln32_14_reg_1438_reg_n_5_[1] ),
        .I5(\select_ln32_14_reg_1438_reg_n_5_[3] ),
        .O(\icmp_ln32_reg_1180[0]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \icmp_ln32_reg_1180[0]_i_4 
       (.I0(\select_ln32_14_reg_1438_reg_n_5_[7] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln23_reg_1170_reg_n_5_[0] ),
        .I4(indvar_flatten_reg_322[7]),
        .O(ap_phi_mux_indvar_flatten_phi_fu_326_p4));
  LUT6 #(
    .INIT(64'hFFFFFFFFABFBFEAE)) 
    \icmp_ln32_reg_1180[0]_i_5 
       (.I0(\icmp_ln32_reg_1180[0]_i_6_n_5 ),
        .I1(indvar_flatten_reg_322[5]),
        .I2(indvar_flatten48_reg_2980),
        .I3(\select_ln32_14_reg_1438_reg_n_5_[5] ),
        .I4(tmp_2_reg_1143[8]),
        .I5(\icmp_ln32_reg_1180[0]_i_7_n_5 ),
        .O(\icmp_ln32_reg_1180[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h656666666A666666)) 
    \icmp_ln32_reg_1180[0]_i_6 
       (.I0(tmp_2_reg_1143[10]),
        .I1(indvar_flatten_reg_322[2]),
        .I2(\icmp_ln23_reg_1170_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\select_ln32_14_reg_1438_reg_n_5_[2] ),
        .O(\icmp_ln32_reg_1180[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h5F335FFFFAFFFACC)) 
    \icmp_ln32_reg_1180[0]_i_7 
       (.I0(\select_ln32_14_reg_1438_reg_n_5_[0] ),
        .I1(indvar_flatten_reg_322[0]),
        .I2(\select_ln32_14_reg_1438_reg_n_5_[4] ),
        .I3(indvar_flatten48_reg_2980),
        .I4(indvar_flatten_reg_322[4]),
        .I5(tmp_2_reg_1143[8]),
        .O(\icmp_ln32_reg_1180[0]_i_7_n_5 ));
  FDRE \icmp_ln32_reg_1180_reg[0] 
       (.C(ap_clk),
        .CE(add_ln27_2_reg_11940),
        .D(icmp_ln32_fu_463_p2),
        .Q(icmp_ln32_reg_1180),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80888888)) 
    \indvar_flatten48_reg_298[10]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_depthwise_conv2d_fix_1_fu_450_ap_start_reg),
        .I2(\icmp_ln23_reg_1170_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(indvar_flatten48_reg_298));
  LUT3 #(
    .INIT(8'h08)) 
    \indvar_flatten48_reg_298[10]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln23_reg_1170_reg_n_5_[0] ),
        .O(indvar_flatten48_reg_2980));
  FDRE \indvar_flatten48_reg_298_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(add_ln23_reg_1209[0]),
        .Q(\indvar_flatten48_reg_298_reg_n_5_[0] ),
        .R(indvar_flatten48_reg_298));
  FDRE \indvar_flatten48_reg_298_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(add_ln23_reg_1209[10]),
        .Q(\indvar_flatten48_reg_298_reg_n_5_[10] ),
        .R(indvar_flatten48_reg_298));
  FDRE \indvar_flatten48_reg_298_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(add_ln23_reg_1209[1]),
        .Q(\indvar_flatten48_reg_298_reg_n_5_[1] ),
        .R(indvar_flatten48_reg_298));
  FDRE \indvar_flatten48_reg_298_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(add_ln23_reg_1209[2]),
        .Q(\indvar_flatten48_reg_298_reg_n_5_[2] ),
        .R(indvar_flatten48_reg_298));
  FDRE \indvar_flatten48_reg_298_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(add_ln23_reg_1209[3]),
        .Q(\indvar_flatten48_reg_298_reg_n_5_[3] ),
        .R(indvar_flatten48_reg_298));
  FDRE \indvar_flatten48_reg_298_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(add_ln23_reg_1209[4]),
        .Q(\indvar_flatten48_reg_298_reg_n_5_[4] ),
        .R(indvar_flatten48_reg_298));
  FDRE \indvar_flatten48_reg_298_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(add_ln23_reg_1209[5]),
        .Q(\indvar_flatten48_reg_298_reg_n_5_[5] ),
        .R(indvar_flatten48_reg_298));
  FDRE \indvar_flatten48_reg_298_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(add_ln23_reg_1209[6]),
        .Q(\indvar_flatten48_reg_298_reg_n_5_[6] ),
        .R(indvar_flatten48_reg_298));
  FDRE \indvar_flatten48_reg_298_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(add_ln23_reg_1209[7]),
        .Q(\indvar_flatten48_reg_298_reg_n_5_[7] ),
        .R(indvar_flatten48_reg_298));
  FDRE \indvar_flatten48_reg_298_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(add_ln23_reg_1209[8]),
        .Q(\indvar_flatten48_reg_298_reg_n_5_[8] ),
        .R(indvar_flatten48_reg_298));
  FDRE \indvar_flatten48_reg_298_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(add_ln23_reg_1209[9]),
        .Q(\indvar_flatten48_reg_298_reg_n_5_[9] ),
        .R(indvar_flatten48_reg_298));
  FDRE \indvar_flatten_reg_322_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(\select_ln32_14_reg_1438_reg_n_5_[0] ),
        .Q(indvar_flatten_reg_322[0]),
        .R(indvar_flatten48_reg_298));
  FDRE \indvar_flatten_reg_322_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(\select_ln32_14_reg_1438_reg_n_5_[1] ),
        .Q(indvar_flatten_reg_322[1]),
        .R(indvar_flatten48_reg_298));
  FDRE \indvar_flatten_reg_322_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(\select_ln32_14_reg_1438_reg_n_5_[2] ),
        .Q(indvar_flatten_reg_322[2]),
        .R(indvar_flatten48_reg_298));
  FDRE \indvar_flatten_reg_322_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(\select_ln32_14_reg_1438_reg_n_5_[3] ),
        .Q(indvar_flatten_reg_322[3]),
        .R(indvar_flatten48_reg_298));
  FDRE \indvar_flatten_reg_322_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(\select_ln32_14_reg_1438_reg_n_5_[4] ),
        .Q(indvar_flatten_reg_322[4]),
        .R(indvar_flatten48_reg_298));
  FDRE \indvar_flatten_reg_322_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(\select_ln32_14_reg_1438_reg_n_5_[5] ),
        .Q(indvar_flatten_reg_322[5]),
        .R(indvar_flatten48_reg_298));
  FDRE \indvar_flatten_reg_322_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(\select_ln32_14_reg_1438_reg_n_5_[6] ),
        .Q(indvar_flatten_reg_322[6]),
        .R(indvar_flatten48_reg_298));
  FDRE \indvar_flatten_reg_322_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(\select_ln32_14_reg_1438_reg_n_5_[7] ),
        .Q(indvar_flatten_reg_322[7]),
        .R(indvar_flatten48_reg_298));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln40_10_reg_1579_reg
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln40_10_reg_1579_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({mul_ln40_11_reg_1564_reg_0[14],mul_ln40_11_reg_1564_reg_0[14],mul_ln40_11_reg_1564_reg_0[14],mul_ln40_11_reg_1564_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln40_10_reg_1579_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln40_10_reg_1579_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln40_10_reg_1579_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_3560),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_load_12_reg_13700),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(add_ln48_9_reg_16040),
        .CEP(add_ln48_10_reg_16290),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln40_10_reg_1579_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln40_10_reg_1579_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln40_10_reg_1579_reg_P_UNCONNECTED[47:30],trunc_ln48_9_reg_1609,mul_ln40_10_reg_1579_reg_n_97,mul_ln40_10_reg_1579_reg_n_98,mul_ln40_10_reg_1579_reg_n_99,mul_ln40_10_reg_1579_reg_n_100,mul_ln40_10_reg_1579_reg_n_101,mul_ln40_10_reg_1579_reg_n_102,mul_ln40_10_reg_1579_reg_n_103,mul_ln40_10_reg_1579_reg_n_104,mul_ln40_10_reg_1579_reg_n_105,mul_ln40_10_reg_1579_reg_n_106,mul_ln40_10_reg_1579_reg_n_107,mul_ln40_10_reg_1579_reg_n_108,mul_ln40_10_reg_1579_reg_n_109,mul_ln40_10_reg_1579_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln40_10_reg_1579_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln40_10_reg_1579_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln40_10_reg_1579_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln40_10_reg_1579_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln40_11_reg_1564_reg
       (.A({q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln40_11_reg_1564_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({mul_ln40_11_reg_1564_reg_0[14],mul_ln40_11_reg_1564_reg_0[14],mul_ln40_11_reg_1564_reg_0[14],mul_ln40_11_reg_1564_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln40_11_reg_1564_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln40_11_reg_1564_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln40_11_reg_1564_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_3600),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_load_10_reg_13230),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(bias_load_reg_15540),
        .CEP(add_ln48_9_reg_16040),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln40_11_reg_1564_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln40_11_reg_1564_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln40_11_reg_1564_reg_P_UNCONNECTED[47:30],trunc_ln48_s_reg_1584,mul_ln40_11_reg_1564_reg_n_97,mul_ln40_11_reg_1564_reg_n_98,mul_ln40_11_reg_1564_reg_n_99,mul_ln40_11_reg_1564_reg_n_100,mul_ln40_11_reg_1564_reg_n_101,mul_ln40_11_reg_1564_reg_n_102,mul_ln40_11_reg_1564_reg_n_103,mul_ln40_11_reg_1564_reg_n_104,mul_ln40_11_reg_1564_reg_n_105,mul_ln40_11_reg_1564_reg_n_106,mul_ln40_11_reg_1564_reg_n_107,mul_ln40_11_reg_1564_reg_n_108,mul_ln40_11_reg_1564_reg_n_109,mul_ln40_11_reg_1564_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln40_11_reg_1564_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln40_11_reg_1564_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln40_11_reg_1564_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln40_11_reg_1564_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h40)) 
    mul_ln40_11_reg_1564_reg_i_1
       (.I0(\icmp_ln23_reg_1170_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter0),
        .O(kernel_load_10_reg_13230));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln40_11_reg_1564_reg_i_2
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln23_reg_1170_pp0_iter1_reg_reg_n_5_[0] ),
        .O(bias_load_reg_15540));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln40_11_reg_1564_reg_i_3
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\icmp_ln23_reg_1170_pp0_iter1_reg_reg_n_5_[0] ),
        .O(add_ln48_9_reg_16040));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln40_12_reg_1589_reg
       (.A({q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln40_12_reg_1589_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[14],B[14],B[14],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln40_12_reg_1589_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln40_12_reg_1589_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln40_12_reg_1589_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_3600),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_load_10_reg_13230),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln48_9_reg_16040),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln40_12_reg_1589_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln40_12_reg_1589_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln40_12_reg_1589_reg_P_UNCONNECTED[47:30],trunc_ln48_8_fu_919_p4,mul_ln40_12_reg_1589_reg_n_97,mul_ln40_12_reg_1589_reg_n_98,mul_ln40_12_reg_1589_reg_n_99,mul_ln40_12_reg_1589_reg_n_100,mul_ln40_12_reg_1589_reg_n_101,mul_ln40_12_reg_1589_reg_n_102,mul_ln40_12_reg_1589_reg_n_103,mul_ln40_12_reg_1589_reg_n_104,mul_ln40_12_reg_1589_reg_n_105,mul_ln40_12_reg_1589_reg_n_106,mul_ln40_12_reg_1589_reg_n_107,mul_ln40_12_reg_1589_reg_n_108,mul_ln40_12_reg_1589_reg_n_109,mul_ln40_12_reg_1589_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln40_12_reg_1589_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln40_12_reg_1589_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln40_12_reg_1589_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln40_12_reg_1589_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln40_13_reg_1614_reg
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln40_13_reg_1614_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[14],B[14],B[14],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln40_13_reg_1614_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln40_13_reg_1614_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln40_13_reg_1614_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_3560),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_load_12_reg_13700),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln48_10_reg_16290),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln40_13_reg_1614_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln40_13_reg_1614_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln40_13_reg_1614_reg_P_UNCONNECTED[47:30],trunc_ln48_1_fu_951_p4,mul_ln40_13_reg_1614_reg_n_97,mul_ln40_13_reg_1614_reg_n_98,mul_ln40_13_reg_1614_reg_n_99,mul_ln40_13_reg_1614_reg_n_100,mul_ln40_13_reg_1614_reg_n_101,mul_ln40_13_reg_1614_reg_n_102,mul_ln40_13_reg_1614_reg_n_103,mul_ln40_13_reg_1614_reg_n_104,mul_ln40_13_reg_1614_reg_n_105,mul_ln40_13_reg_1614_reg_n_106,mul_ln40_13_reg_1614_reg_n_107,mul_ln40_13_reg_1614_reg_n_108,mul_ln40_13_reg_1614_reg_n_109,mul_ln40_13_reg_1614_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln40_13_reg_1614_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln40_13_reg_1614_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln40_13_reg_1614_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln40_13_reg_1614_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln40_13_reg_1614_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(\icmp_ln23_reg_1170_pp0_iter1_reg_reg_n_5_[0] ),
        .O(add_ln48_10_reg_16290));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln40_14_reg_1619_reg
       (.A({q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln40_14_reg_1619_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({mul_ln40_11_reg_1564_reg_0[14],mul_ln40_11_reg_1564_reg_0[14],mul_ln40_11_reg_1564_reg_0[14],mul_ln40_11_reg_1564_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln40_14_reg_1619_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln40_14_reg_1619_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln40_14_reg_1619_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_3600),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten48_reg_2980),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln48_10_reg_16290),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln40_14_reg_1619_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln40_14_reg_1619_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln40_14_reg_1619_reg_P_UNCONNECTED[47:30],trunc_ln48_2_fu_960_p4,mul_ln40_14_reg_1619_reg_n_97,mul_ln40_14_reg_1619_reg_n_98,mul_ln40_14_reg_1619_reg_n_99,mul_ln40_14_reg_1619_reg_n_100,mul_ln40_14_reg_1619_reg_n_101,mul_ln40_14_reg_1619_reg_n_102,mul_ln40_14_reg_1619_reg_n_103,mul_ln40_14_reg_1619_reg_n_104,mul_ln40_14_reg_1619_reg_n_105,mul_ln40_14_reg_1619_reg_n_106,mul_ln40_14_reg_1619_reg_n_107,mul_ln40_14_reg_1619_reg_n_108,mul_ln40_14_reg_1619_reg_n_109,mul_ln40_14_reg_1619_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln40_14_reg_1619_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln40_14_reg_1619_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln40_14_reg_1619_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln40_14_reg_1619_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln40_15_reg_1634_reg
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln40_15_reg_1634_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[14],B[14],B[14],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln40_15_reg_1634_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln40_15_reg_1634_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln40_15_reg_1634_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_3560),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten48_reg_2980),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(add_ln48_12_reg_16440),
        .CEP(mul_ln40_17_reg_16640),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln40_15_reg_1634_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln40_15_reg_1634_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln40_15_reg_1634_reg_P_UNCONNECTED[47:30],trunc_ln48_3_reg_1654,mul_ln40_15_reg_1634_reg_n_97,mul_ln40_15_reg_1634_reg_n_98,mul_ln40_15_reg_1634_reg_n_99,mul_ln40_15_reg_1634_reg_n_100,mul_ln40_15_reg_1634_reg_n_101,mul_ln40_15_reg_1634_reg_n_102,mul_ln40_15_reg_1634_reg_n_103,mul_ln40_15_reg_1634_reg_n_104,mul_ln40_15_reg_1634_reg_n_105,mul_ln40_15_reg_1634_reg_n_106,mul_ln40_15_reg_1634_reg_n_107,mul_ln40_15_reg_1634_reg_n_108,mul_ln40_15_reg_1634_reg_n_109,mul_ln40_15_reg_1634_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln40_15_reg_1634_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln40_15_reg_1634_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln40_15_reg_1634_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln40_15_reg_1634_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln40_16_reg_1639_reg
       (.A({q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln40_16_reg_1639_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[14],B[14],B[14],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln40_16_reg_1639_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln40_16_reg_1639_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln40_16_reg_1639_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_3600),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(out_h_0_reg_3340),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(add_ln48_12_reg_16440),
        .CEP(mul_ln40_17_reg_16640),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln40_16_reg_1639_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln40_16_reg_1639_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln40_16_reg_1639_reg_P_UNCONNECTED[47:30],trunc_ln48_4_reg_1659,mul_ln40_16_reg_1639_reg_n_97,mul_ln40_16_reg_1639_reg_n_98,mul_ln40_16_reg_1639_reg_n_99,mul_ln40_16_reg_1639_reg_n_100,mul_ln40_16_reg_1639_reg_n_101,mul_ln40_16_reg_1639_reg_n_102,mul_ln40_16_reg_1639_reg_n_103,mul_ln40_16_reg_1639_reg_n_104,mul_ln40_16_reg_1639_reg_n_105,mul_ln40_16_reg_1639_reg_n_106,mul_ln40_16_reg_1639_reg_n_107,mul_ln40_16_reg_1639_reg_n_108,mul_ln40_16_reg_1639_reg_n_109,mul_ln40_16_reg_1639_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln40_16_reg_1639_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln40_16_reg_1639_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln40_16_reg_1639_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln40_16_reg_1639_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h00FF000000FE0000)) 
    mul_ln40_16_reg_1639_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(\icmp_ln23_reg_1170_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_CS_fsm_pp0_stage2),
        .O(reg_3600));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln40_16_reg_1639_reg_i_2
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln23_reg_1170_pp0_iter1_reg_reg_n_5_[0] ),
        .O(add_ln48_12_reg_16440));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln40_16_reg_1639_reg_i_3
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln23_reg_1170_pp0_iter2_reg_reg_n_5_[0] ),
        .O(mul_ln40_17_reg_16640));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln40_17_reg_1664_reg
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln40_17_reg_1664_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({mul_ln40_11_reg_1564_reg_0[14],mul_ln40_11_reg_1564_reg_0[14],mul_ln40_11_reg_1564_reg_0[14],mul_ln40_11_reg_1564_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln40_17_reg_1664_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln40_17_reg_1664_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln40_17_reg_1664_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_3560),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(out_h_0_reg_3340),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(mul_ln40_17_reg_16640),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln40_17_reg_1664_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln40_17_reg_1664_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln40_17_reg_1664_reg_P_UNCONNECTED[47:30],trunc_ln48_5_fu_1017_p4,mul_ln40_17_reg_1664_reg_n_97,mul_ln40_17_reg_1664_reg_n_98,mul_ln40_17_reg_1664_reg_n_99,mul_ln40_17_reg_1664_reg_n_100,mul_ln40_17_reg_1664_reg_n_101,mul_ln40_17_reg_1664_reg_n_102,mul_ln40_17_reg_1664_reg_n_103,mul_ln40_17_reg_1664_reg_n_104,mul_ln40_17_reg_1664_reg_n_105,mul_ln40_17_reg_1664_reg_n_106,mul_ln40_17_reg_1664_reg_n_107,mul_ln40_17_reg_1664_reg_n_108,mul_ln40_17_reg_1664_reg_n_109,mul_ln40_17_reg_1664_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln40_17_reg_1664_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln40_17_reg_1664_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln40_17_reg_1664_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln40_17_reg_1664_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hFF40)) 
    mul_ln40_17_reg_1664_reg_i_1
       (.I0(\icmp_ln23_reg_1170_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter2_reg_n_5),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(reg_3600),
        .O(reg_3560));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln40_18_reg_1245[0]_i_1 
       (.I0(tmp_2_reg_1143[8]),
        .I1(out_d_reg_1174[0]),
        .O(mul_ln40_18_fu_546_p2[0]));
  LUT4 #(
    .INIT(16'h7888)) 
    \mul_ln40_18_reg_1245[4]_i_2 
       (.I0(out_d_reg_1174[1]),
        .I1(tmp_2_reg_1143[8]),
        .I2(out_d_reg_1174[0]),
        .I3(tmp_2_reg_1143[10]),
        .O(\mul_ln40_18_reg_1245[4]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln40_18_reg_1245[4]_i_3 
       (.I0(out_d_reg_1174[3]),
        .I1(tmp_2_reg_1143[8]),
        .O(\mul_ln40_18_reg_1245[4]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln40_18_reg_1245[4]_i_4 
       (.I0(out_d_reg_1174[2]),
        .I1(tmp_2_reg_1143[8]),
        .O(\mul_ln40_18_reg_1245[4]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mul_ln40_18_reg_1245[4]_i_5 
       (.I0(out_d_reg_1174[1]),
        .I1(tmp_2_reg_1143[8]),
        .I2(out_d_reg_1174[0]),
        .I3(tmp_2_reg_1143[10]),
        .O(\mul_ln40_18_reg_1245[4]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h60)) 
    \mul_ln40_18_reg_1245[4]_i_6 
       (.I0(out_d_reg_1174[3]),
        .I1(out_d_reg_1174[0]),
        .I2(tmp_2_reg_1143[8]),
        .O(\mul_ln40_18_reg_1245[4]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln40_18_reg_1245[4]_i_7 
       (.I0(out_d_reg_1174[2]),
        .I1(tmp_2_reg_1143[8]),
        .O(\mul_ln40_18_reg_1245[4]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln40_18_reg_1245[4]_i_8 
       (.I0(tmp_2_reg_1143[8]),
        .I1(out_d_reg_1174[1]),
        .O(\mul_ln40_18_reg_1245[4]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \mul_ln40_18_reg_1245[6]_i_2 
       (.I0(out_d_reg_1174[1]),
        .I1(tmp_2_reg_1143[8]),
        .I2(out_d_reg_1174[0]),
        .I3(tmp_2_reg_1143[10]),
        .O(\mul_ln40_18_reg_1245[6]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB7C0C0C0)) 
    \mul_ln40_18_reg_1245[6]_i_3 
       (.I0(out_d_reg_1174[1]),
        .I1(tmp_2_reg_1143[8]),
        .I2(out_d_reg_1174[3]),
        .I3(tmp_2_reg_1143[10]),
        .I4(out_d_reg_1174[2]),
        .O(\mul_ln40_18_reg_1245[6]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hB7C0C0C0)) 
    \mul_ln40_18_reg_1245[6]_i_4 
       (.I0(out_d_reg_1174[0]),
        .I1(tmp_2_reg_1143[8]),
        .I2(out_d_reg_1174[2]),
        .I3(tmp_2_reg_1143[10]),
        .I4(out_d_reg_1174[1]),
        .O(\mul_ln40_18_reg_1245[6]_i_4_n_5 ));
  FDRE \mul_ln40_18_reg_1245_reg[0] 
       (.C(ap_clk),
        .CE(add_ln24_8_reg_12350),
        .D(mul_ln40_18_fu_546_p2[0]),
        .Q(mul_ln40_18_reg_1245[0]),
        .R(1'b0));
  FDRE \mul_ln40_18_reg_1245_reg[1] 
       (.C(ap_clk),
        .CE(add_ln24_8_reg_12350),
        .D(mul_ln40_18_fu_546_p2[1]),
        .Q(mul_ln40_18_reg_1245[1]),
        .R(1'b0));
  FDRE \mul_ln40_18_reg_1245_reg[2] 
       (.C(ap_clk),
        .CE(add_ln24_8_reg_12350),
        .D(mul_ln40_18_fu_546_p2[2]),
        .Q(mul_ln40_18_reg_1245[2]),
        .R(1'b0));
  FDRE \mul_ln40_18_reg_1245_reg[3] 
       (.C(ap_clk),
        .CE(add_ln24_8_reg_12350),
        .D(mul_ln40_18_fu_546_p2[3]),
        .Q(mul_ln40_18_reg_1245[3]),
        .R(1'b0));
  FDRE \mul_ln40_18_reg_1245_reg[4] 
       (.C(ap_clk),
        .CE(add_ln24_8_reg_12350),
        .D(mul_ln40_18_fu_546_p2[4]),
        .Q(mul_ln40_18_reg_1245[4]),
        .R(1'b0));
  CARRY4 \mul_ln40_18_reg_1245_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln40_18_reg_1245_reg[4]_i_1_n_5 ,\mul_ln40_18_reg_1245_reg[4]_i_1_n_6 ,\mul_ln40_18_reg_1245_reg[4]_i_1_n_7 ,\mul_ln40_18_reg_1245_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln40_18_reg_1245[4]_i_2_n_5 ,\mul_ln40_18_reg_1245[4]_i_3_n_5 ,\mul_ln40_18_reg_1245[4]_i_4_n_5 ,1'b0}),
        .O(mul_ln40_18_fu_546_p2[4:1]),
        .S({\mul_ln40_18_reg_1245[4]_i_5_n_5 ,\mul_ln40_18_reg_1245[4]_i_6_n_5 ,\mul_ln40_18_reg_1245[4]_i_7_n_5 ,\mul_ln40_18_reg_1245[4]_i_8_n_5 }));
  FDRE \mul_ln40_18_reg_1245_reg[5] 
       (.C(ap_clk),
        .CE(add_ln24_8_reg_12350),
        .D(mul_ln40_18_fu_546_p2[5]),
        .Q(mul_ln40_18_reg_1245[5]),
        .R(1'b0));
  FDRE \mul_ln40_18_reg_1245_reg[6] 
       (.C(ap_clk),
        .CE(add_ln24_8_reg_12350),
        .D(mul_ln40_18_fu_546_p2[6]),
        .Q(mul_ln40_18_reg_1245[6]),
        .R(1'b0));
  CARRY4 \mul_ln40_18_reg_1245_reg[6]_i_1 
       (.CI(\mul_ln40_18_reg_1245_reg[4]_i_1_n_5 ),
        .CO({\NLW_mul_ln40_18_reg_1245_reg[6]_i_1_CO_UNCONNECTED [3:1],\mul_ln40_18_reg_1245_reg[6]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\mul_ln40_18_reg_1245[6]_i_2_n_5 }),
        .O({\NLW_mul_ln40_18_reg_1245_reg[6]_i_1_O_UNCONNECTED [3:2],mul_ln40_18_fu_546_p2[6:5]}),
        .S({1'b0,1'b0,\mul_ln40_18_reg_1245[6]_i_3_n_5 ,\mul_ln40_18_reg_1245[6]_i_4_n_5 }));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln40_9_reg_1559_reg
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln40_9_reg_1559_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[14],B[14],B[14],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln40_9_reg_1559_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln40_9_reg_1559_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln40_9_reg_1559_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_3560),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_load_reg_12760),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(bias_load_reg_15540),
        .CEP(add_ln48_9_reg_16040),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln40_9_reg_1559_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln40_9_reg_1559_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln40_9_reg_1559_reg_P_UNCONNECTED[47:30],add_ln48_9_reg_1604,mul_ln40_9_reg_1559_reg_n_97,mul_ln40_9_reg_1559_reg_n_98,mul_ln40_9_reg_1559_reg_n_99,mul_ln40_9_reg_1559_reg_n_100,mul_ln40_9_reg_1559_reg_n_101,mul_ln40_9_reg_1559_reg_n_102,mul_ln40_9_reg_1559_reg_n_103,mul_ln40_9_reg_1559_reg_n_104,mul_ln40_9_reg_1559_reg_n_105,mul_ln40_9_reg_1559_reg_n_106,mul_ln40_9_reg_1559_reg_n_107,mul_ln40_9_reg_1559_reg_n_108,mul_ln40_9_reg_1559_reg_n_109,mul_ln40_9_reg_1559_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln40_9_reg_1559_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln40_9_reg_1559_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln40_9_reg_1559_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln40_9_reg_1559_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h40)) 
    mul_ln40_9_reg_1559_reg_i_1
       (.I0(\icmp_ln23_reg_1170_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0),
        .O(kernel_load_reg_12760));
  LUT6 #(
    .INIT(64'h8A88888880888888)) 
    \mul_ln40_reg_1158[0]_i_1 
       (.I0(tmp_2_reg_1143[8]),
        .I1(out_d_0_reg_310[0]),
        .I2(\icmp_ln23_reg_1170_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\select_ln24_9_reg_1395_reg_n_5_[0] ),
        .O(mul_ln40_fu_442_p2[0]));
  LUT6 #(
    .INIT(64'h47FFB800B800B800)) 
    \mul_ln40_reg_1158[4]_i_2 
       (.I0(\select_ln24_9_reg_1395_reg_n_5_[1] ),
        .I1(indvar_flatten48_reg_2980),
        .I2(out_d_0_reg_310[1]),
        .I3(tmp_2_reg_1143[8]),
        .I4(shl_ln_fu_428_p3[3]),
        .I5(tmp_2_reg_1143[10]),
        .O(\mul_ln40_reg_1158[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFBF008000000000)) 
    \mul_ln40_reg_1158[4]_i_3 
       (.I0(select_ln24_9_reg_1395),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln23_reg_1170_reg_n_5_[0] ),
        .I4(out_d_0_reg_310[3]),
        .I5(tmp_2_reg_1143[8]),
        .O(\mul_ln40_reg_1158[4]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFBF008000000000)) 
    \mul_ln40_reg_1158[4]_i_4 
       (.I0(\select_ln24_9_reg_1395_reg_n_5_[2] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln23_reg_1170_reg_n_5_[0] ),
        .I4(out_d_0_reg_310[2]),
        .I5(tmp_2_reg_1143[8]),
        .O(\mul_ln40_reg_1158[4]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h47FFB800B800B800)) 
    \mul_ln40_reg_1158[4]_i_5 
       (.I0(\select_ln24_9_reg_1395_reg_n_5_[1] ),
        .I1(indvar_flatten48_reg_2980),
        .I2(out_d_0_reg_310[1]),
        .I3(tmp_2_reg_1143[8]),
        .I4(shl_ln_fu_428_p3[3]),
        .I5(tmp_2_reg_1143[10]),
        .O(\mul_ln40_reg_1158[4]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h5A335ACC00000000)) 
    \mul_ln40_reg_1158[4]_i_6 
       (.I0(select_ln24_9_reg_1395),
        .I1(out_d_0_reg_310[3]),
        .I2(\select_ln24_9_reg_1395_reg_n_5_[0] ),
        .I3(indvar_flatten48_reg_2980),
        .I4(out_d_0_reg_310[0]),
        .I5(tmp_2_reg_1143[8]),
        .O(\mul_ln40_reg_1158[4]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFFBF008000000000)) 
    \mul_ln40_reg_1158[4]_i_7 
       (.I0(\select_ln24_9_reg_1395_reg_n_5_[2] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln23_reg_1170_reg_n_5_[0] ),
        .I4(out_d_0_reg_310[2]),
        .I5(tmp_2_reg_1143[8]),
        .O(\mul_ln40_reg_1158[4]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h8A88888880888888)) 
    \mul_ln40_reg_1158[4]_i_8 
       (.I0(tmp_2_reg_1143[8]),
        .I1(out_d_0_reg_310[1]),
        .I2(\icmp_ln23_reg_1170_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\select_ln24_9_reg_1395_reg_n_5_[1] ),
        .O(\mul_ln40_reg_1158[4]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hB800000000000000)) 
    \mul_ln40_reg_1158[6]_i_2 
       (.I0(\select_ln24_9_reg_1395_reg_n_5_[1] ),
        .I1(indvar_flatten48_reg_2980),
        .I2(out_d_0_reg_310[1]),
        .I3(tmp_2_reg_1143[8]),
        .I4(shl_ln_fu_428_p3[3]),
        .I5(tmp_2_reg_1143[10]),
        .O(\mul_ln40_reg_1158[6]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB7C0C0C0)) 
    \mul_ln40_reg_1158[6]_i_3 
       (.I0(shl_ln_fu_428_p3[4]),
        .I1(tmp_2_reg_1143[8]),
        .I2(\mul_ln40_reg_1158[6]_i_5_n_5 ),
        .I3(tmp_2_reg_1143[10]),
        .I4(shl_ln_fu_428_p3[5]),
        .O(\mul_ln40_reg_1158[6]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hB7C0C0C0)) 
    \mul_ln40_reg_1158[6]_i_4 
       (.I0(shl_ln_fu_428_p3[3]),
        .I1(tmp_2_reg_1143[8]),
        .I2(shl_ln_fu_428_p3[5]),
        .I3(tmp_2_reg_1143[10]),
        .I4(shl_ln_fu_428_p3[4]),
        .O(\mul_ln40_reg_1158[6]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \mul_ln40_reg_1158[6]_i_5 
       (.I0(select_ln24_9_reg_1395),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln23_reg_1170_reg_n_5_[0] ),
        .I4(out_d_0_reg_310[3]),
        .O(\mul_ln40_reg_1158[6]_i_5_n_5 ));
  FDRE \mul_ln40_reg_1158_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln40_fu_442_p2[0]),
        .Q(mul_ln40_reg_1158[0]),
        .R(1'b0));
  FDRE \mul_ln40_reg_1158_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln40_fu_442_p2[1]),
        .Q(mul_ln40_reg_1158[1]),
        .R(1'b0));
  FDRE \mul_ln40_reg_1158_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln40_fu_442_p2[2]),
        .Q(mul_ln40_reg_1158[2]),
        .R(1'b0));
  FDRE \mul_ln40_reg_1158_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln40_fu_442_p2[3]),
        .Q(mul_ln40_reg_1158[3]),
        .R(1'b0));
  FDRE \mul_ln40_reg_1158_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln40_fu_442_p2[4]),
        .Q(mul_ln40_reg_1158[4]),
        .R(1'b0));
  CARRY4 \mul_ln40_reg_1158_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln40_reg_1158_reg[4]_i_1_n_5 ,\mul_ln40_reg_1158_reg[4]_i_1_n_6 ,\mul_ln40_reg_1158_reg[4]_i_1_n_7 ,\mul_ln40_reg_1158_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln40_reg_1158[4]_i_2_n_5 ,\mul_ln40_reg_1158[4]_i_3_n_5 ,\mul_ln40_reg_1158[4]_i_4_n_5 ,1'b0}),
        .O(mul_ln40_fu_442_p2[4:1]),
        .S({\mul_ln40_reg_1158[4]_i_5_n_5 ,\mul_ln40_reg_1158[4]_i_6_n_5 ,\mul_ln40_reg_1158[4]_i_7_n_5 ,\mul_ln40_reg_1158[4]_i_8_n_5 }));
  FDRE \mul_ln40_reg_1158_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln40_fu_442_p2[5]),
        .Q(mul_ln40_reg_1158[5]),
        .R(1'b0));
  FDRE \mul_ln40_reg_1158_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln40_fu_442_p2[6]),
        .Q(mul_ln40_reg_1158[6]),
        .R(1'b0));
  CARRY4 \mul_ln40_reg_1158_reg[6]_i_1 
       (.CI(\mul_ln40_reg_1158_reg[4]_i_1_n_5 ),
        .CO({\NLW_mul_ln40_reg_1158_reg[6]_i_1_CO_UNCONNECTED [3:1],\mul_ln40_reg_1158_reg[6]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\mul_ln40_reg_1158[6]_i_2_n_5 }),
        .O({\NLW_mul_ln40_reg_1158_reg[6]_i_1_O_UNCONNECTED [3:2],mul_ln40_fu_442_p2[6:5]}),
        .S({1'b0,1'b0,\mul_ln40_reg_1158[6]_i_3_n_5 ,\mul_ln40_reg_1158[6]_i_4_n_5 }));
  LUT4 #(
    .INIT(16'h956A)) 
    \mul_ln48_2_reg_1251[3]_i_2 
       (.I0(out_d_reg_1174[2]),
        .I1(tmp_2_reg_1143[8]),
        .I2(out_d_reg_1174[3]),
        .I3(out_d_reg_1174[1]),
        .O(\mul_ln48_2_reg_1251[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9595956AC03F3FC0)) 
    \mul_ln48_2_reg_1251[3]_i_3 
       (.I0(out_d_reg_1174[3]),
        .I1(tmp_2_reg_1143[10]),
        .I2(out_d_reg_1174[0]),
        .I3(out_d_reg_1174[1]),
        .I4(out_d_reg_1174[2]),
        .I5(tmp_2_reg_1143[8]),
        .O(\mul_ln48_2_reg_1251[3]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \mul_ln48_2_reg_1251[3]_i_4 
       (.I0(tmp_2_reg_1143[8]),
        .I1(out_d_reg_1174[2]),
        .I2(out_d_reg_1174[1]),
        .I3(out_d_reg_1174[0]),
        .O(\mul_ln48_2_reg_1251[3]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mul_ln48_2_reg_1251[3]_i_5 
       (.I0(out_d_reg_1174[0]),
        .I1(out_d_reg_1174[1]),
        .I2(tmp_2_reg_1143[8]),
        .O(\mul_ln48_2_reg_1251[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln48_2_reg_1251[3]_i_6 
       (.I0(tmp_2_reg_1143[8]),
        .I1(out_d_reg_1174[0]),
        .O(\mul_ln48_2_reg_1251[3]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mul_ln48_2_reg_1251[6]_i_2 
       (.I0(out_d_reg_1174[0]),
        .I1(tmp_2_reg_1143[8]),
        .I2(out_d_reg_1174[2]),
        .I3(out_d_reg_1174[3]),
        .I4(tmp_2_reg_1143[10]),
        .I5(out_d_reg_1174[1]),
        .O(\mul_ln48_2_reg_1251[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h708F0FF00FF00FF0)) 
    \mul_ln48_2_reg_1251[6]_i_3 
       (.I0(out_d_reg_1174[0]),
        .I1(tmp_2_reg_1143[8]),
        .I2(out_d_reg_1174[2]),
        .I3(out_d_reg_1174[3]),
        .I4(tmp_2_reg_1143[10]),
        .I5(out_d_reg_1174[1]),
        .O(\mul_ln48_2_reg_1251[6]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h3840)) 
    \mul_ln48_2_reg_1251[6]_i_4 
       (.I0(out_d_reg_1174[1]),
        .I1(tmp_2_reg_1143[10]),
        .I2(out_d_reg_1174[3]),
        .I3(out_d_reg_1174[2]),
        .O(\mul_ln48_2_reg_1251[6]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h700F0000FF0FF000)) 
    \mul_ln48_2_reg_1251[6]_i_5 
       (.I0(tmp_2_reg_1143[8]),
        .I1(out_d_reg_1174[0]),
        .I2(out_d_reg_1174[2]),
        .I3(tmp_2_reg_1143[10]),
        .I4(out_d_reg_1174[3]),
        .I5(out_d_reg_1174[1]),
        .O(\mul_ln48_2_reg_1251[6]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hDA2A55AAFFF00FF0)) 
    \mul_ln48_2_reg_1251[6]_i_6 
       (.I0(tmp_2_reg_1143[10]),
        .I1(out_d_reg_1174[0]),
        .I2(out_d_reg_1174[2]),
        .I3(out_d_reg_1174[3]),
        .I4(tmp_2_reg_1143[8]),
        .I5(out_d_reg_1174[1]),
        .O(\mul_ln48_2_reg_1251[6]_i_6_n_5 ));
  FDRE \mul_ln48_2_reg_1251_reg[0] 
       (.C(ap_clk),
        .CE(add_ln24_8_reg_12350),
        .D(mul_ln48_2_fu_551_p2[0]),
        .Q(\mul_ln48_2_reg_1251_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \mul_ln48_2_reg_1251_reg[1] 
       (.C(ap_clk),
        .CE(add_ln24_8_reg_12350),
        .D(mul_ln48_2_fu_551_p2[1]),
        .Q(\mul_ln48_2_reg_1251_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \mul_ln48_2_reg_1251_reg[2] 
       (.C(ap_clk),
        .CE(add_ln24_8_reg_12350),
        .D(mul_ln48_2_fu_551_p2[2]),
        .Q(\mul_ln48_2_reg_1251_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \mul_ln48_2_reg_1251_reg[3] 
       (.C(ap_clk),
        .CE(add_ln24_8_reg_12350),
        .D(mul_ln48_2_fu_551_p2[3]),
        .Q(\mul_ln48_2_reg_1251_reg_n_5_[3] ),
        .R(1'b0));
  CARRY4 \mul_ln48_2_reg_1251_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln48_2_reg_1251_reg[3]_i_1_n_5 ,\mul_ln48_2_reg_1251_reg[3]_i_1_n_6 ,\mul_ln48_2_reg_1251_reg[3]_i_1_n_7 ,\mul_ln48_2_reg_1251_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln48_2_reg_1251[3]_i_2_n_5 ,out_d_reg_1174[0],out_d_reg_1174[0],1'b0}),
        .O(mul_ln48_2_fu_551_p2[3:0]),
        .S({\mul_ln48_2_reg_1251[3]_i_3_n_5 ,\mul_ln48_2_reg_1251[3]_i_4_n_5 ,\mul_ln48_2_reg_1251[3]_i_5_n_5 ,\mul_ln48_2_reg_1251[3]_i_6_n_5 }));
  FDRE \mul_ln48_2_reg_1251_reg[4] 
       (.C(ap_clk),
        .CE(add_ln24_8_reg_12350),
        .D(mul_ln48_2_fu_551_p2[4]),
        .Q(\mul_ln48_2_reg_1251_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \mul_ln48_2_reg_1251_reg[5] 
       (.C(ap_clk),
        .CE(add_ln24_8_reg_12350),
        .D(mul_ln48_2_fu_551_p2[5]),
        .Q(\mul_ln48_2_reg_1251_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \mul_ln48_2_reg_1251_reg[6] 
       (.C(ap_clk),
        .CE(add_ln24_8_reg_12350),
        .D(mul_ln48_2_fu_551_p2[6]),
        .Q(\mul_ln48_2_reg_1251_reg_n_5_[6] ),
        .R(1'b0));
  CARRY4 \mul_ln48_2_reg_1251_reg[6]_i_1 
       (.CI(\mul_ln48_2_reg_1251_reg[3]_i_1_n_5 ),
        .CO({\NLW_mul_ln48_2_reg_1251_reg[6]_i_1_CO_UNCONNECTED [3:2],\mul_ln48_2_reg_1251_reg[6]_i_1_n_7 ,\mul_ln48_2_reg_1251_reg[6]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mul_ln48_2_reg_1251[6]_i_2_n_5 ,\mul_ln48_2_reg_1251[6]_i_3_n_5 }),
        .O({\NLW_mul_ln48_2_reg_1251_reg[6]_i_1_O_UNCONNECTED [3],mul_ln48_2_fu_551_p2[6:4]}),
        .S({1'b0,\mul_ln48_2_reg_1251[6]_i_4_n_5 ,\mul_ln48_2_reg_1251[6]_i_5_n_5 ,\mul_ln48_2_reg_1251[6]_i_6_n_5 }));
  LUT6 #(
    .INIT(64'h99955595666AAA6A)) 
    \mul_ln48_reg_1164[3]_i_2 
       (.I0(shl_ln_fu_428_p3[5]),
        .I1(tmp_2_reg_1143[8]),
        .I2(out_d_0_reg_310[3]),
        .I3(indvar_flatten48_reg_2980),
        .I4(select_ln24_9_reg_1395),
        .I5(shl_ln_fu_428_p3[4]),
        .O(\mul_ln48_reg_1164[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9595956AC03F3FC0)) 
    \mul_ln48_reg_1164[3]_i_3 
       (.I0(\mul_ln40_reg_1158[6]_i_5_n_5 ),
        .I1(tmp_2_reg_1143[10]),
        .I2(shl_ln_fu_428_p3[3]),
        .I3(shl_ln_fu_428_p3[4]),
        .I4(shl_ln_fu_428_p3[5]),
        .I5(tmp_2_reg_1143[8]),
        .O(\mul_ln48_reg_1164[3]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h8788877778777888)) 
    \mul_ln48_reg_1164[3]_i_4 
       (.I0(tmp_2_reg_1143[8]),
        .I1(shl_ln_fu_428_p3[5]),
        .I2(\select_ln24_9_reg_1395_reg_n_5_[1] ),
        .I3(indvar_flatten48_reg_2980),
        .I4(out_d_0_reg_310[1]),
        .I5(shl_ln_fu_428_p3[3]),
        .O(\mul_ln48_reg_1164[3]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h3C553CAACCAACCAA)) 
    \mul_ln48_reg_1164[3]_i_5 
       (.I0(out_d_0_reg_310[0]),
        .I1(\select_ln24_9_reg_1395_reg_n_5_[0] ),
        .I2(\select_ln24_9_reg_1395_reg_n_5_[1] ),
        .I3(indvar_flatten48_reg_2980),
        .I4(out_d_0_reg_310[1]),
        .I5(tmp_2_reg_1143[8]),
        .O(\mul_ln48_reg_1164[3]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h8A88888880888888)) 
    \mul_ln48_reg_1164[3]_i_6 
       (.I0(tmp_2_reg_1143[8]),
        .I1(out_d_0_reg_310[0]),
        .I2(\icmp_ln23_reg_1170_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\select_ln24_9_reg_1395_reg_n_5_[0] ),
        .O(\mul_ln48_reg_1164[3]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mul_ln48_reg_1164[6]_i_2 
       (.I0(shl_ln_fu_428_p3[3]),
        .I1(tmp_2_reg_1143[8]),
        .I2(shl_ln_fu_428_p3[5]),
        .I3(\mul_ln40_reg_1158[6]_i_5_n_5 ),
        .I4(tmp_2_reg_1143[10]),
        .I5(shl_ln_fu_428_p3[4]),
        .O(\mul_ln48_reg_1164[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h708F0FF00FF00FF0)) 
    \mul_ln48_reg_1164[6]_i_3 
       (.I0(shl_ln_fu_428_p3[3]),
        .I1(tmp_2_reg_1143[8]),
        .I2(shl_ln_fu_428_p3[5]),
        .I3(\mul_ln40_reg_1158[6]_i_5_n_5 ),
        .I4(tmp_2_reg_1143[10]),
        .I5(shl_ln_fu_428_p3[4]),
        .O(\mul_ln48_reg_1164[6]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h3338883844400040)) 
    \mul_ln48_reg_1164[6]_i_4 
       (.I0(shl_ln_fu_428_p3[4]),
        .I1(tmp_2_reg_1143[10]),
        .I2(out_d_0_reg_310[3]),
        .I3(indvar_flatten48_reg_2980),
        .I4(select_ln24_9_reg_1395),
        .I5(shl_ln_fu_428_p3[5]),
        .O(\mul_ln48_reg_1164[6]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h700F0000FF0FF000)) 
    \mul_ln48_reg_1164[6]_i_5 
       (.I0(tmp_2_reg_1143[8]),
        .I1(shl_ln_fu_428_p3[3]),
        .I2(shl_ln_fu_428_p3[5]),
        .I3(tmp_2_reg_1143[10]),
        .I4(\mul_ln40_reg_1158[6]_i_5_n_5 ),
        .I5(shl_ln_fu_428_p3[4]),
        .O(\mul_ln48_reg_1164[6]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hDA2A55AAFFF00FF0)) 
    \mul_ln48_reg_1164[6]_i_6 
       (.I0(tmp_2_reg_1143[10]),
        .I1(shl_ln_fu_428_p3[3]),
        .I2(shl_ln_fu_428_p3[5]),
        .I3(\mul_ln40_reg_1158[6]_i_5_n_5 ),
        .I4(tmp_2_reg_1143[8]),
        .I5(shl_ln_fu_428_p3[4]),
        .O(\mul_ln48_reg_1164[6]_i_6_n_5 ));
  FDRE \mul_ln48_reg_1164_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln48_fu_447_p2[0]),
        .Q(mul_ln48_reg_1164[0]),
        .R(1'b0));
  FDRE \mul_ln48_reg_1164_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln48_fu_447_p2[1]),
        .Q(mul_ln48_reg_1164[1]),
        .R(1'b0));
  FDRE \mul_ln48_reg_1164_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln48_fu_447_p2[2]),
        .Q(mul_ln48_reg_1164[2]),
        .R(1'b0));
  FDRE \mul_ln48_reg_1164_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln48_fu_447_p2[3]),
        .Q(mul_ln48_reg_1164[3]),
        .R(1'b0));
  CARRY4 \mul_ln48_reg_1164_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln48_reg_1164_reg[3]_i_1_n_5 ,\mul_ln48_reg_1164_reg[3]_i_1_n_6 ,\mul_ln48_reg_1164_reg[3]_i_1_n_7 ,\mul_ln48_reg_1164_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln48_reg_1164[3]_i_2_n_5 ,shl_ln_fu_428_p3[3],shl_ln_fu_428_p3[3],1'b0}),
        .O(mul_ln48_fu_447_p2[3:0]),
        .S({\mul_ln48_reg_1164[3]_i_3_n_5 ,\mul_ln48_reg_1164[3]_i_4_n_5 ,\mul_ln48_reg_1164[3]_i_5_n_5 ,\mul_ln48_reg_1164[3]_i_6_n_5 }));
  FDRE \mul_ln48_reg_1164_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln48_fu_447_p2[4]),
        .Q(mul_ln48_reg_1164[4]),
        .R(1'b0));
  FDRE \mul_ln48_reg_1164_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln48_fu_447_p2[5]),
        .Q(mul_ln48_reg_1164[5]),
        .R(1'b0));
  FDRE \mul_ln48_reg_1164_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln48_fu_447_p2[6]),
        .Q(mul_ln48_reg_1164[6]),
        .R(1'b0));
  CARRY4 \mul_ln48_reg_1164_reg[6]_i_1 
       (.CI(\mul_ln48_reg_1164_reg[3]_i_1_n_5 ),
        .CO({\NLW_mul_ln48_reg_1164_reg[6]_i_1_CO_UNCONNECTED [3:2],\mul_ln48_reg_1164_reg[6]_i_1_n_7 ,\mul_ln48_reg_1164_reg[6]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mul_ln48_reg_1164[6]_i_2_n_5 ,\mul_ln48_reg_1164[6]_i_3_n_5 }),
        .O({\NLW_mul_ln48_reg_1164_reg[6]_i_1_O_UNCONNECTED [3],mul_ln48_fu_447_p2[6:4]}),
        .S({1'b0,\mul_ln48_reg_1164[6]_i_4_n_5 ,\mul_ln48_reg_1164[6]_i_5_n_5 ,\mul_ln48_reg_1164[6]_i_6_n_5 }));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h7F40)) 
    \mul_ln4_reg_1138[5]_i_1 
       (.I0(Q[4]),
        .I1(grp_depthwise_conv2d_fix_1_fu_450_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(tmp_2_reg_1143[8]),
        .O(\mul_ln4_reg_1138[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \mul_ln4_reg_1138[7]_i_1 
       (.I0(Q[4]),
        .I1(grp_depthwise_conv2d_fix_1_fu_450_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(tmp_2_reg_1143[10]),
        .O(\mul_ln4_reg_1138[7]_i_1_n_5 ));
  FDRE \mul_ln4_reg_1138_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln4_reg_1138[5]_i_1_n_5 ),
        .Q(tmp_2_reg_1143[8]),
        .R(1'b0));
  FDRE \mul_ln4_reg_1138_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln4_reg_1138[7]_i_1_n_5 ),
        .Q(tmp_2_reg_1143[10]),
        .R(1'b0));
  FDRE \out_d_0_reg_310_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(\select_ln24_9_reg_1395_reg_n_5_[0] ),
        .Q(out_d_0_reg_310[0]),
        .R(indvar_flatten48_reg_298));
  FDRE \out_d_0_reg_310_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(\select_ln24_9_reg_1395_reg_n_5_[1] ),
        .Q(out_d_0_reg_310[1]),
        .R(indvar_flatten48_reg_298));
  FDRE \out_d_0_reg_310_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(\select_ln24_9_reg_1395_reg_n_5_[2] ),
        .Q(out_d_0_reg_310[2]),
        .R(indvar_flatten48_reg_298));
  FDRE \out_d_0_reg_310_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(select_ln24_9_reg_1395),
        .Q(out_d_0_reg_310[3]),
        .R(indvar_flatten48_reg_298));
  LUT4 #(
    .INIT(16'h4575)) 
    \out_d_reg_1174[0]_i_1 
       (.I0(out_d_0_reg_310[0]),
        .I1(\icmp_ln23_reg_1170_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\select_ln24_9_reg_1395_reg_n_5_[0] ),
        .O(B_0[0]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \out_d_reg_1174[1]_i_1 
       (.I0(out_d_0_reg_310[0]),
        .I1(\select_ln24_9_reg_1395_reg_n_5_[0] ),
        .I2(out_d_0_reg_310[1]),
        .I3(indvar_flatten48_reg_2980),
        .I4(\select_ln24_9_reg_1395_reg_n_5_[1] ),
        .O(B_0[1]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \out_d_reg_1174[2]_i_1 
       (.I0(shl_ln_fu_428_p3[3]),
        .I1(\select_ln24_9_reg_1395_reg_n_5_[1] ),
        .I2(out_d_0_reg_310[1]),
        .I3(out_d_0_reg_310[2]),
        .I4(indvar_flatten48_reg_2980),
        .I5(\select_ln24_9_reg_1395_reg_n_5_[2] ),
        .O(B_0[2]));
  LUT6 #(
    .INIT(64'h7F7F7F8080807F80)) 
    \out_d_reg_1174[3]_i_1 
       (.I0(shl_ln_fu_428_p3[4]),
        .I1(shl_ln_fu_428_p3[3]),
        .I2(shl_ln_fu_428_p3[5]),
        .I3(out_d_0_reg_310[3]),
        .I4(indvar_flatten48_reg_2980),
        .I5(select_ln24_9_reg_1395),
        .O(B_0[3]));
  FDRE \out_d_reg_1174_reg[0] 
       (.C(ap_clk),
        .CE(add_ln27_2_reg_11940),
        .D(B_0[0]),
        .Q(out_d_reg_1174[0]),
        .R(1'b0));
  FDRE \out_d_reg_1174_reg[1] 
       (.C(ap_clk),
        .CE(add_ln27_2_reg_11940),
        .D(B_0[1]),
        .Q(out_d_reg_1174[1]),
        .R(1'b0));
  FDRE \out_d_reg_1174_reg[2] 
       (.C(ap_clk),
        .CE(add_ln27_2_reg_11940),
        .D(B_0[2]),
        .Q(out_d_reg_1174[2]),
        .R(1'b0));
  FDRE \out_d_reg_1174_reg[3] 
       (.C(ap_clk),
        .CE(add_ln27_2_reg_11940),
        .D(B_0[3]),
        .Q(out_d_reg_1174[3]),
        .R(1'b0));
  FDRE \out_h_0_reg_334_reg[0] 
       (.C(ap_clk),
        .CE(out_h_0_reg_3340),
        .D(select_ln32_reg_1463[0]),
        .Q(\out_h_0_reg_334_reg_n_5_[0] ),
        .R(out_h_0_reg_334));
  FDRE \out_h_0_reg_334_reg[1] 
       (.C(ap_clk),
        .CE(out_h_0_reg_3340),
        .D(select_ln32_reg_1463[1]),
        .Q(\out_h_0_reg_334_reg_n_5_[1] ),
        .R(out_h_0_reg_334));
  FDRE \out_h_0_reg_334_reg[2] 
       (.C(ap_clk),
        .CE(out_h_0_reg_3340),
        .D(select_ln32_reg_1463[2]),
        .Q(\out_h_0_reg_334_reg_n_5_[2] ),
        .R(out_h_0_reg_334));
  FDRE \out_h_0_reg_334_reg[3] 
       (.C(ap_clk),
        .CE(out_h_0_reg_3340),
        .D(select_ln32_reg_1463[3]),
        .Q(\out_h_0_reg_334_reg_n_5_[3] ),
        .R(out_h_0_reg_334));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \out_h_reg_1301[0]_i_1 
       (.I0(\select_ln24_reg_1214_reg_n_5_[0] ),
        .O(zext_ln40_2_cast_mid_fu_629_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_h_reg_1301[1]_i_1 
       (.I0(\select_ln24_reg_1214_reg_n_5_[0] ),
        .I1(\select_ln24_reg_1214_reg_n_5_[1] ),
        .O(zext_ln40_2_cast_mid_fu_629_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_h_reg_1301[2]_i_1 
       (.I0(\select_ln24_reg_1214_reg_n_5_[0] ),
        .I1(\select_ln24_reg_1214_reg_n_5_[1] ),
        .I2(\select_ln24_reg_1214_reg_n_5_[2] ),
        .O(zext_ln40_2_cast_mid_fu_629_p1[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_h_reg_1301[3]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln23_reg_1170_reg_n_5_[0] ),
        .O(add_ln24_10_reg_12960));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_h_reg_1301[3]_i_2 
       (.I0(\select_ln24_reg_1214_reg_n_5_[1] ),
        .I1(\select_ln24_reg_1214_reg_n_5_[0] ),
        .I2(\select_ln24_reg_1214_reg_n_5_[2] ),
        .I3(\select_ln24_reg_1214_reg_n_5_[3] ),
        .O(zext_ln40_2_cast_mid_fu_629_p1[3]));
  FDRE \out_h_reg_1301_reg[0] 
       (.C(ap_clk),
        .CE(add_ln24_10_reg_12960),
        .D(zext_ln40_2_cast_mid_fu_629_p1[0]),
        .Q(out_h_reg_1301[0]),
        .R(1'b0));
  FDRE \out_h_reg_1301_reg[1] 
       (.C(ap_clk),
        .CE(add_ln24_10_reg_12960),
        .D(zext_ln40_2_cast_mid_fu_629_p1[1]),
        .Q(out_h_reg_1301[1]),
        .R(1'b0));
  FDRE \out_h_reg_1301_reg[2] 
       (.C(ap_clk),
        .CE(add_ln24_10_reg_12960),
        .D(zext_ln40_2_cast_mid_fu_629_p1[2]),
        .Q(out_h_reg_1301[2]),
        .R(1'b0));
  FDRE \out_h_reg_1301_reg[3] 
       (.C(ap_clk),
        .CE(add_ln24_10_reg_12960),
        .D(zext_ln40_2_cast_mid_fu_629_p1[3]),
        .Q(out_h_reg_1301[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \out_w_0_mid2_reg_1264[0]_i_1 
       (.I0(out_w_reg_1473[0]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\icmp_ln23_reg_1170_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out_w_0_reg_345[0]),
        .O(\out_w_0_mid2_reg_1264[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEF20)) 
    \out_w_0_mid2_reg_1264[1]_i_1 
       (.I0(out_w_reg_1473[1]),
        .I1(\icmp_ln23_reg_1170_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out_w_0_reg_345[1]),
        .O(\out_w_0_mid2_reg_1264[1]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEF20)) 
    \out_w_0_mid2_reg_1264[2]_i_1 
       (.I0(out_w_reg_1473[2]),
        .I1(\icmp_ln23_reg_1170_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(out_w_0_reg_345[2]),
        .O(\out_w_0_mid2_reg_1264[2]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h00E0)) 
    \out_w_0_mid2_reg_1264[3]_i_1 
       (.I0(select_ln24_14_fu_561_p3),
        .I1(icmp_ln32_reg_1180),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\icmp_ln23_reg_1170_reg_n_5_[0] ),
        .O(out_w_0_mid2_reg_1264));
  LUT2 #(
    .INIT(4'h2)) 
    \out_w_0_mid2_reg_1264[3]_i_2 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln23_reg_1170_reg_n_5_[0] ),
        .O(add_ln24_8_reg_12350));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \out_w_0_mid2_reg_1264[3]_i_3 
       (.I0(out_w_reg_1473[3]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\icmp_ln23_reg_1170_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out_w_0_reg_345[3]),
        .O(\out_w_0_mid2_reg_1264[3]_i_3_n_5 ));
  FDRE \out_w_0_mid2_reg_1264_reg[0] 
       (.C(ap_clk),
        .CE(add_ln24_8_reg_12350),
        .D(\out_w_0_mid2_reg_1264[0]_i_1_n_5 ),
        .Q(\out_w_0_mid2_reg_1264_reg_n_5_[0] ),
        .R(out_w_0_mid2_reg_1264));
  FDRE \out_w_0_mid2_reg_1264_reg[1] 
       (.C(ap_clk),
        .CE(add_ln24_8_reg_12350),
        .D(\out_w_0_mid2_reg_1264[1]_i_1_n_5 ),
        .Q(\out_w_0_mid2_reg_1264_reg_n_5_[1] ),
        .R(out_w_0_mid2_reg_1264));
  FDRE \out_w_0_mid2_reg_1264_reg[2] 
       (.C(ap_clk),
        .CE(add_ln24_8_reg_12350),
        .D(\out_w_0_mid2_reg_1264[2]_i_1_n_5 ),
        .Q(\out_w_0_mid2_reg_1264_reg_n_5_[2] ),
        .R(out_w_0_mid2_reg_1264));
  FDRE \out_w_0_mid2_reg_1264_reg[3] 
       (.C(ap_clk),
        .CE(add_ln24_8_reg_12350),
        .D(\out_w_0_mid2_reg_1264[3]_i_3_n_5 ),
        .Q(\out_w_0_mid2_reg_1264_reg_n_5_[3] ),
        .R(out_w_0_mid2_reg_1264));
  LUT5 #(
    .INIT(32'h88088888)) 
    \out_w_0_reg_345[3]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_depthwise_conv2d_fix_1_fu_450_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln23_reg_1170_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage1),
        .O(out_h_0_reg_334));
  LUT3 #(
    .INIT(8'h20)) 
    \out_w_0_reg_345[3]_i_2 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln23_reg_1170_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .O(out_h_0_reg_3340));
  FDRE \out_w_0_reg_345_reg[0] 
       (.C(ap_clk),
        .CE(out_h_0_reg_3340),
        .D(out_w_reg_1473[0]),
        .Q(out_w_0_reg_345[0]),
        .R(out_h_0_reg_334));
  FDRE \out_w_0_reg_345_reg[1] 
       (.C(ap_clk),
        .CE(out_h_0_reg_3340),
        .D(out_w_reg_1473[1]),
        .Q(out_w_0_reg_345[1]),
        .R(out_h_0_reg_334));
  FDRE \out_w_0_reg_345_reg[2] 
       (.C(ap_clk),
        .CE(out_h_0_reg_3340),
        .D(out_w_reg_1473[2]),
        .Q(out_w_0_reg_345[2]),
        .R(out_h_0_reg_334));
  FDRE \out_w_0_reg_345_reg[3] 
       (.C(ap_clk),
        .CE(out_h_0_reg_3340),
        .D(out_w_reg_1473[3]),
        .Q(out_w_0_reg_345[3]),
        .R(out_h_0_reg_334));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_reg_1473[0]_i_1 
       (.I0(\out_w_0_mid2_reg_1264_reg_n_5_[0] ),
        .O(\out_w_reg_1473[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_w_reg_1473[1]_i_1 
       (.I0(\out_w_0_mid2_reg_1264_reg_n_5_[0] ),
        .I1(\out_w_0_mid2_reg_1264_reg_n_5_[1] ),
        .O(\out_w_reg_1473[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_w_reg_1473[2]_i_1 
       (.I0(\out_w_0_mid2_reg_1264_reg_n_5_[0] ),
        .I1(\out_w_0_mid2_reg_1264_reg_n_5_[1] ),
        .I2(\out_w_0_mid2_reg_1264_reg_n_5_[2] ),
        .O(\out_w_reg_1473[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_w_reg_1473[3]_i_1 
       (.I0(\out_w_0_mid2_reg_1264_reg_n_5_[1] ),
        .I1(\out_w_0_mid2_reg_1264_reg_n_5_[0] ),
        .I2(\out_w_0_mid2_reg_1264_reg_n_5_[2] ),
        .I3(\out_w_0_mid2_reg_1264_reg_n_5_[3] ),
        .O(\out_w_reg_1473[3]_i_1_n_5 ));
  FDRE \out_w_reg_1473_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(\out_w_reg_1473[0]_i_1_n_5 ),
        .Q(out_w_reg_1473[0]),
        .R(1'b0));
  FDRE \out_w_reg_1473_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(\out_w_reg_1473[1]_i_1_n_5 ),
        .Q(out_w_reg_1473[1]),
        .R(1'b0));
  FDRE \out_w_reg_1473_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(\out_w_reg_1473[2]_i_1_n_5 ),
        .Q(out_w_reg_1473[2]),
        .R(1'b0));
  FDRE \out_w_reg_1473_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(\out_w_reg_1473[3]_i_1_n_5 ),
        .Q(out_w_reg_1473[3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_10__0
       (.I0(add_ln24_14_reg_1390[6]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(q0_reg_i_26__0_n_5),
        .O(ADDRBWRADDR[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_11__0
       (.I0(add_ln24_14_reg_1390[5]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(q0_reg_i_27__0_n_5),
        .O(ADDRBWRADDR[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_12__0
       (.I0(add_ln24_14_reg_1390[4]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(q0_reg_i_28__0_n_5),
        .O(ADDRBWRADDR[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_13__0
       (.I0(add_ln24_14_reg_1390[3]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(q0_reg_i_29__0_n_5),
        .O(ADDRBWRADDR[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_14__0
       (.I0(add_ln24_14_reg_1390[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(q0_reg_i_30__0_n_5),
        .O(ADDRBWRADDR[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_15__0
       (.I0(add_ln24_14_reg_1390[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(q0_reg_i_31__0_n_5),
        .O(ADDRBWRADDR[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_16__0
       (.I0(add_ln24_14_reg_1390[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(q0_reg_i_32__0_n_5),
        .O(ADDRBWRADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_17__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(input_r_ce04));
  LUT3 #(
    .INIT(8'hE0)) 
    q0_reg_i_18__0
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_enable_reg_pp0_iter0),
        .O(q0_reg_i_18__0_n_5));
  LUT6 #(
    .INIT(64'h2300200020002000)) 
    q0_reg_i_19__0
       (.I0(add_ln24_10_reg_1296[6]),
        .I1(q0_reg_i_33__0_n_5),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(add_ln24_9_reg_1240[6]),
        .O(q0_reg_i_19__0_n_5));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA88AA80)) 
    q0_reg_i_1__1
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(input_r_ce04),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(q0_reg_i_18__0_n_5),
        .O(SeparableConv2D_2_w_s_ce0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA88AA80)) 
    q0_reg_i_1__2
       (.I0(Q[4]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(input_r_ce04),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(q0_reg_i_18__0_n_5),
        .O(SeparableConv2D_3_w_s_ce0));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    q0_reg_i_20__0
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(data4[5]),
        .I2(add_ln24_9_reg_1240[5]),
        .I3(add_ln24_10_reg_1296[5]),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter0),
        .O(q0_reg_i_20__0_n_5));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    q0_reg_i_21__0
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(data4[4]),
        .I2(add_ln24_9_reg_1240[4]),
        .I3(add_ln24_10_reg_1296[4]),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter0),
        .O(q0_reg_i_21__0_n_5));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    q0_reg_i_22__0
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(data4[3]),
        .I2(add_ln24_9_reg_1240[3]),
        .I3(add_ln24_10_reg_1296[3]),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter0),
        .O(q0_reg_i_22__0_n_5));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    q0_reg_i_23__0
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(data4[2]),
        .I2(add_ln24_9_reg_1240[2]),
        .I3(add_ln24_10_reg_1296[2]),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter0),
        .O(q0_reg_i_23__0_n_5));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    q0_reg_i_24__0
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(data4[1]),
        .I2(add_ln24_9_reg_1240[1]),
        .I3(add_ln24_10_reg_1296[1]),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter0),
        .O(q0_reg_i_24__0_n_5));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    q0_reg_i_25__0
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(data4[0]),
        .I2(add_ln24_9_reg_1240[0]),
        .I3(add_ln24_10_reg_1296[0]),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter0),
        .O(q0_reg_i_25__0_n_5));
  LUT6 #(
    .INIT(64'hFFAAE2AA00AAE2AA)) 
    q0_reg_i_26__0
       (.I0(add_ln24_8_reg_1235[6]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(add_ln24_reg_1281[6]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(add_ln24_11_reg_1338[6]),
        .O(q0_reg_i_26__0_n_5));
  LUT6 #(
    .INIT(64'hFFAAE2AA00AAE2AA)) 
    q0_reg_i_27__0
       (.I0(add_ln24_8_reg_1235[5]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(add_ln24_reg_1281[5]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(add_ln24_11_reg_1338[5]),
        .O(q0_reg_i_27__0_n_5));
  LUT6 #(
    .INIT(64'hFFAAE2AA00AAE2AA)) 
    q0_reg_i_28__0
       (.I0(add_ln24_8_reg_1235[4]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(add_ln24_reg_1281[4]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(add_ln24_11_reg_1338[4]),
        .O(q0_reg_i_28__0_n_5));
  LUT6 #(
    .INIT(64'hFFAAE2AA00AAE2AA)) 
    q0_reg_i_29__0
       (.I0(add_ln24_8_reg_1235[3]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(add_ln24_reg_1281[3]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(add_ln24_11_reg_1338[3]),
        .O(q0_reg_i_29__0_n_5));
  LUT6 #(
    .INIT(64'hAAA0AAA0AAA0AA80)) 
    q0_reg_i_2__1
       (.I0(Q[2]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(input_r_ce04),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(SeparableConv2D_2_w_s_ce1));
  LUT6 #(
    .INIT(64'hAAA0AAA0AAA0AA80)) 
    q0_reg_i_2__2
       (.I0(Q[4]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(input_r_ce04),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(SeparableConv2D_3_w_s_ce1));
  LUT6 #(
    .INIT(64'hFFAAE2AA00AAE2AA)) 
    q0_reg_i_30__0
       (.I0(add_ln24_8_reg_1235[2]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(add_ln24_reg_1281[2]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(add_ln24_11_reg_1338[2]),
        .O(q0_reg_i_30__0_n_5));
  LUT6 #(
    .INIT(64'hFFAAE2AA00AAE2AA)) 
    q0_reg_i_31__0
       (.I0(add_ln24_8_reg_1235[1]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(add_ln24_reg_1281[1]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(add_ln24_11_reg_1338[1]),
        .O(q0_reg_i_31__0_n_5));
  LUT6 #(
    .INIT(64'hFFAAE2AA00AAE2AA)) 
    q0_reg_i_32__0
       (.I0(add_ln24_8_reg_1235[0]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(add_ln24_reg_1281[0]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(add_ln24_11_reg_1338[0]),
        .O(q0_reg_i_32__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    q0_reg_i_33__0
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .O(q0_reg_i_33__0_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAAA4000)) 
    q0_reg_i_3__0
       (.I0(input_r_ce04),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(add_ln24_12_reg_1343[6]),
        .I4(add_ln24_13_reg_1385[6]),
        .I5(q0_reg_i_19__0_n_5),
        .O(ADDRARDADDR[6]));
  LUT6 #(
    .INIT(64'hF0F0F0F0CC555555)) 
    q0_reg_i_4__0
       (.I0(q0_reg_i_20__0_n_5),
        .I1(add_ln24_12_reg_1343[5]),
        .I2(add_ln24_13_reg_1385[5]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(input_r_ce04),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'hF0F0F0F0CC555555)) 
    q0_reg_i_5__0
       (.I0(q0_reg_i_21__0_n_5),
        .I1(add_ln24_12_reg_1343[4]),
        .I2(add_ln24_13_reg_1385[4]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(input_r_ce04),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'hF0F0F0F0CC555555)) 
    q0_reg_i_6__0
       (.I0(q0_reg_i_22__0_n_5),
        .I1(add_ln24_12_reg_1343[3]),
        .I2(add_ln24_13_reg_1385[3]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(input_r_ce04),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'hF0F0F0F0CC555555)) 
    q0_reg_i_7__0
       (.I0(q0_reg_i_23__0_n_5),
        .I1(add_ln24_12_reg_1343[2]),
        .I2(add_ln24_13_reg_1385[2]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(input_r_ce04),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'hF0F0F0F0CC555555)) 
    q0_reg_i_8__0
       (.I0(q0_reg_i_24__0_n_5),
        .I1(add_ln24_12_reg_1343[1]),
        .I2(add_ln24_13_reg_1385[1]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(input_r_ce04),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'hF0F0F0F0CC555555)) 
    q0_reg_i_9__0
       (.I0(q0_reg_i_25__0_n_5),
        .I1(add_ln24_12_reg_1343[0]),
        .I2(add_ln24_13_reg_1385[0]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(input_r_ce04),
        .O(ADDRARDADDR[0]));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    ram_reg_0_i_137
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(grp_depthwise_conv2d_fix_1_fu_450_input_r_ce1));
  LUT5 #(
    .INIT(32'hF0F0CC55)) 
    ram_reg_0_i_151
       (.I0(ram_reg_0_i_251_n_5),
        .I1(add_ln40_18_reg_1534[10]),
        .I2(add_ln40_20_reg_1544[10]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage4),
        .O(grp_depthwise_conv2d_fix_1_fu_450_input_r_address0[10]));
  LUT5 #(
    .INIT(32'hF0F0CC55)) 
    ram_reg_0_i_155
       (.I0(ram_reg_0_i_255_n_5),
        .I1(add_ln40_18_reg_1534[9]),
        .I2(add_ln40_20_reg_1544[9]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage4),
        .O(grp_depthwise_conv2d_fix_1_fu_450_input_r_address0[9]));
  LUT5 #(
    .INIT(32'hF0F0CC55)) 
    ram_reg_0_i_160
       (.I0(ram_reg_0_i_260_n_5),
        .I1(add_ln40_18_reg_1534[8]),
        .I2(add_ln40_20_reg_1544[8]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage4),
        .O(grp_depthwise_conv2d_fix_1_fu_450_input_r_address0[8]));
  LUT5 #(
    .INIT(32'hF0F0CC55)) 
    ram_reg_0_i_165
       (.I0(ram_reg_0_i_265_n_5),
        .I1(add_ln40_18_reg_1534[7]),
        .I2(add_ln40_20_reg_1544[7]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage4),
        .O(grp_depthwise_conv2d_fix_1_fu_450_input_r_address0[7]));
  LUT5 #(
    .INIT(32'hF0F0CC55)) 
    ram_reg_0_i_170
       (.I0(ram_reg_0_i_270_n_5),
        .I1(add_ln40_18_reg_1534[6]),
        .I2(add_ln40_20_reg_1544[6]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage4),
        .O(grp_depthwise_conv2d_fix_1_fu_450_input_r_address0[6]));
  LUT5 #(
    .INIT(32'hF0F0CC55)) 
    ram_reg_0_i_175
       (.I0(ram_reg_0_i_275_n_5),
        .I1(add_ln40_18_reg_1534[5]),
        .I2(add_ln40_20_reg_1544[5]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage4),
        .O(grp_depthwise_conv2d_fix_1_fu_450_input_r_address0[5]));
  LUT5 #(
    .INIT(32'hF0F0CC55)) 
    ram_reg_0_i_182
       (.I0(ram_reg_0_i_282_n_5),
        .I1(add_ln40_18_reg_1534[4]),
        .I2(add_ln40_20_reg_1544[4]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage4),
        .O(grp_depthwise_conv2d_fix_1_fu_450_input_r_address0[4]));
  LUT5 #(
    .INIT(32'hF0F0CC55)) 
    ram_reg_0_i_185
       (.I0(ram_reg_0_i_285_n_5),
        .I1(add_ln40_18_reg_1534[3]),
        .I2(add_ln40_20_reg_1544[3]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage4),
        .O(grp_depthwise_conv2d_fix_1_fu_450_input_r_address0[3]));
  LUT6 #(
    .INIT(64'hFBFFFFFFFBAAAAAA)) 
    ram_reg_0_i_18__0
       (.I0(input_data_data_V_0_ack_out),
        .I1(ram_reg_0_i_83_n_5),
        .I2(ram_reg_2_0),
        .I3(ram_reg_2),
        .I4(ram_reg_2_1),
        .I5(ram_reg_2_2),
        .O(WEA[0]));
  LUT5 #(
    .INIT(32'hF0F0CC55)) 
    ram_reg_0_i_192
       (.I0(ram_reg_0_i_292_n_5),
        .I1(add_ln40_18_reg_1534[2]),
        .I2(add_ln40_20_reg_1544[2]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage4),
        .O(grp_depthwise_conv2d_fix_1_fu_450_input_r_address0[2]));
  LUT5 #(
    .INIT(32'hF0F0CC55)) 
    ram_reg_0_i_195
       (.I0(ram_reg_0_i_295_n_5),
        .I1(add_ln40_18_reg_1534[1]),
        .I2(add_ln40_20_reg_1544[1]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage4),
        .O(grp_depthwise_conv2d_fix_1_fu_450_input_r_address0[1]));
  LUT5 #(
    .INIT(32'hF0F0CC55)) 
    ram_reg_0_i_200
       (.I0(ram_reg_0_i_300_n_5),
        .I1(add_ln40_18_reg_1534[0]),
        .I2(add_ln40_20_reg_1544[0]),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage4),
        .O(grp_depthwise_conv2d_fix_1_fu_450_input_r_address0[0]));
  LUT5 #(
    .INIT(32'hE2E2E200)) 
    ram_reg_0_i_208
       (.I0(ram_reg_0_i_304_n_5),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(add_ln40_19_reg_1539[10]),
        .I3(Q[4]),
        .I4(Q[2]),
        .O(\ap_CS_fsm_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_228
       (.I0(add_ln40_19_reg_1539[0]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ram_reg_0_i_323_n_5),
        .O(grp_depthwise_conv2d_fix_1_fu_450_input_r_address1[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    ram_reg_0_i_238
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(ap_enable_reg_pp0_iter1),
        .O(grp_depthwise_conv2d_fix_1_fu_450_input_r_ce0));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    ram_reg_0_i_251
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(add_ln40_reg_1422[10]),
        .I2(add_ln40_12_reg_1484[10]),
        .I3(add_ln40_16_reg_1524[10]),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(ram_reg_0_i_251_n_5));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    ram_reg_0_i_255
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(add_ln40_reg_1422[9]),
        .I2(add_ln40_12_reg_1484[9]),
        .I3(add_ln40_16_reg_1524[9]),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(ram_reg_0_i_255_n_5));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    ram_reg_0_i_260
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(add_ln40_reg_1422[8]),
        .I2(add_ln40_12_reg_1484[8]),
        .I3(add_ln40_16_reg_1524[8]),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(ram_reg_0_i_260_n_5));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    ram_reg_0_i_265
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(add_ln40_reg_1422[7]),
        .I2(add_ln40_12_reg_1484[7]),
        .I3(add_ln40_16_reg_1524[7]),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(ram_reg_0_i_265_n_5));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    ram_reg_0_i_270
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(add_ln40_reg_1422[6]),
        .I2(add_ln40_12_reg_1484[6]),
        .I3(add_ln40_16_reg_1524[6]),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(ram_reg_0_i_270_n_5));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    ram_reg_0_i_275
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(add_ln40_reg_1422[5]),
        .I2(add_ln40_12_reg_1484[5]),
        .I3(add_ln40_16_reg_1524[5]),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(ram_reg_0_i_275_n_5));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    ram_reg_0_i_282
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(add_ln40_reg_1422[4]),
        .I2(add_ln40_12_reg_1484[4]),
        .I3(add_ln40_16_reg_1524[4]),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(ram_reg_0_i_282_n_5));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    ram_reg_0_i_285
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(add_ln40_reg_1422[3]),
        .I2(add_ln40_12_reg_1484[3]),
        .I3(add_ln40_16_reg_1524[3]),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(ram_reg_0_i_285_n_5));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    ram_reg_0_i_292
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(add_ln40_reg_1422[2]),
        .I2(add_ln40_12_reg_1484[2]),
        .I3(add_ln40_16_reg_1524[2]),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(ram_reg_0_i_292_n_5));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    ram_reg_0_i_295
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(add_ln40_reg_1422[1]),
        .I2(add_ln40_12_reg_1484[1]),
        .I3(add_ln40_16_reg_1524[1]),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(ram_reg_0_i_295_n_5));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    ram_reg_0_i_300
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(add_ln40_reg_1422[0]),
        .I2(add_ln40_12_reg_1484[0]),
        .I3(add_ln40_16_reg_1524[0]),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(ram_reg_0_i_300_n_5));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_304
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(add_ln40_14_reg_1433[10]),
        .I2(add_ln40_15_reg_1494[10]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(add_ln40_17_reg_1529[10]),
        .O(ram_reg_0_i_304_n_5));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_305
       (.I0(add_ln40_19_reg_1539[9]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ram_reg_0_i_326_n_5),
        .O(grp_depthwise_conv2d_fix_1_fu_450_input_r_address1[9]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_307
       (.I0(add_ln40_19_reg_1539[8]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ram_reg_0_i_327_n_5),
        .O(grp_depthwise_conv2d_fix_1_fu_450_input_r_address1[8]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_309
       (.I0(add_ln40_19_reg_1539[7]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ram_reg_0_i_328_n_5),
        .O(grp_depthwise_conv2d_fix_1_fu_450_input_r_address1[7]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_311
       (.I0(add_ln40_19_reg_1539[6]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ram_reg_0_i_329_n_5),
        .O(grp_depthwise_conv2d_fix_1_fu_450_input_r_address1[6]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_313
       (.I0(add_ln40_19_reg_1539[5]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ram_reg_0_i_330_n_5),
        .O(grp_depthwise_conv2d_fix_1_fu_450_input_r_address1[5]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_315
       (.I0(add_ln40_19_reg_1539[4]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ram_reg_0_i_331_n_5),
        .O(grp_depthwise_conv2d_fix_1_fu_450_input_r_address1[4]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_317
       (.I0(add_ln40_19_reg_1539[3]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ram_reg_0_i_332_n_5),
        .O(grp_depthwise_conv2d_fix_1_fu_450_input_r_address1[3]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_319
       (.I0(add_ln40_19_reg_1539[2]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ram_reg_0_i_333_n_5),
        .O(grp_depthwise_conv2d_fix_1_fu_450_input_r_address1[2]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_321
       (.I0(add_ln40_19_reg_1539[1]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ram_reg_0_i_334_n_5),
        .O(grp_depthwise_conv2d_fix_1_fu_450_input_r_address1[1]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_323
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(add_ln40_14_reg_1433[0]),
        .I2(add_ln40_15_reg_1494[0]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(add_ln40_17_reg_1529[0]),
        .O(ram_reg_0_i_323_n_5));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_326
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(add_ln40_14_reg_1433[9]),
        .I2(add_ln40_15_reg_1494[9]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(add_ln40_17_reg_1529[9]),
        .O(ram_reg_0_i_326_n_5));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_327
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(add_ln40_14_reg_1433[8]),
        .I2(add_ln40_15_reg_1494[8]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(add_ln40_17_reg_1529[8]),
        .O(ram_reg_0_i_327_n_5));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_328
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(add_ln40_14_reg_1433[7]),
        .I2(add_ln40_15_reg_1494[7]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(add_ln40_17_reg_1529[7]),
        .O(ram_reg_0_i_328_n_5));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_329
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(add_ln40_14_reg_1433[6]),
        .I2(add_ln40_15_reg_1494[6]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(add_ln40_17_reg_1529[6]),
        .O(ram_reg_0_i_329_n_5));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_330
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(add_ln40_14_reg_1433[5]),
        .I2(add_ln40_15_reg_1494[5]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(add_ln40_17_reg_1529[5]),
        .O(ram_reg_0_i_330_n_5));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_331
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(add_ln40_14_reg_1433[4]),
        .I2(add_ln40_15_reg_1494[4]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(add_ln40_17_reg_1529[4]),
        .O(ram_reg_0_i_331_n_5));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_332
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(add_ln40_14_reg_1433[3]),
        .I2(add_ln40_15_reg_1494[3]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(add_ln40_17_reg_1529[3]),
        .O(ram_reg_0_i_332_n_5));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_333
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(add_ln40_14_reg_1433[2]),
        .I2(add_ln40_15_reg_1494[2]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(add_ln40_17_reg_1529[2]),
        .O(ram_reg_0_i_333_n_5));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_334
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(add_ln40_14_reg_1433[1]),
        .I2(add_ln40_15_reg_1494[1]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(add_ln40_17_reg_1529[1]),
        .O(ram_reg_0_i_334_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFB800B8)) 
    ram_reg_0_i_45__0
       (.I0(grp_depthwise_conv2d_fix_1_fu_450_output_r_address0[8]),
        .I1(ram_reg_7),
        .I2(ram_reg_0[8]),
        .I3(Q[0]),
        .I4(ram_reg_0_0[8]),
        .I5(ram_reg_0_1),
        .O(\add_ln48_reg_1549_pp0_iter2_reg_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFB800B8)) 
    ram_reg_0_i_47
       (.I0(grp_depthwise_conv2d_fix_1_fu_450_output_r_address0[7]),
        .I1(ram_reg_7),
        .I2(ram_reg_0[7]),
        .I3(Q[0]),
        .I4(ram_reg_0_0[7]),
        .I5(ram_reg_0_1),
        .O(\add_ln48_reg_1549_pp0_iter2_reg_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFB800B8)) 
    ram_reg_0_i_53__0
       (.I0(grp_depthwise_conv2d_fix_1_fu_450_output_r_address0[6]),
        .I1(ram_reg_7),
        .I2(ram_reg_0[6]),
        .I3(Q[0]),
        .I4(ram_reg_0_0[6]),
        .I5(ram_reg_0_1),
        .O(\add_ln48_reg_1549_pp0_iter2_reg_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFB800B8)) 
    ram_reg_0_i_57__0
       (.I0(grp_depthwise_conv2d_fix_1_fu_450_output_r_address0[5]),
        .I1(ram_reg_7),
        .I2(ram_reg_0[5]),
        .I3(Q[0]),
        .I4(ram_reg_0_0[5]),
        .I5(ram_reg_0_1),
        .O(\add_ln48_reg_1549_pp0_iter2_reg_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFB800B8)) 
    ram_reg_0_i_61__0
       (.I0(grp_depthwise_conv2d_fix_1_fu_450_output_r_address0[4]),
        .I1(ram_reg_7),
        .I2(ram_reg_0[4]),
        .I3(Q[0]),
        .I4(ram_reg_0_0[4]),
        .I5(ram_reg_0_1),
        .O(\add_ln48_reg_1549_pp0_iter2_reg_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFB800B8)) 
    ram_reg_0_i_65__0
       (.I0(grp_depthwise_conv2d_fix_1_fu_450_output_r_address0[3]),
        .I1(ram_reg_7),
        .I2(ram_reg_0[3]),
        .I3(Q[0]),
        .I4(ram_reg_0_0[3]),
        .I5(ram_reg_0_1),
        .O(\add_ln48_reg_1549_pp0_iter2_reg_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFB800B8)) 
    ram_reg_0_i_69__0
       (.I0(grp_depthwise_conv2d_fix_1_fu_450_output_r_address0[2]),
        .I1(ram_reg_7),
        .I2(ram_reg_0[2]),
        .I3(Q[0]),
        .I4(ram_reg_0_0[2]),
        .I5(ram_reg_0_1),
        .O(\add_ln48_reg_1549_pp0_iter2_reg_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFB800B8)) 
    ram_reg_0_i_71__0
       (.I0(grp_depthwise_conv2d_fix_1_fu_450_output_r_address0[1]),
        .I1(ram_reg_7),
        .I2(ram_reg_0[1]),
        .I3(Q[0]),
        .I4(ram_reg_0_0[1]),
        .I5(ram_reg_0_1),
        .O(\add_ln48_reg_1549_pp0_iter2_reg_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFB800B8)) 
    ram_reg_0_i_77__0
       (.I0(grp_depthwise_conv2d_fix_1_fu_450_output_r_address0[0]),
        .I1(ram_reg_7),
        .I2(ram_reg_0[0]),
        .I3(Q[0]),
        .I4(ram_reg_0_0[0]),
        .I5(ram_reg_0_1),
        .O(\add_ln48_reg_1549_pp0_iter2_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFF00B8B800000000)) 
    ram_reg_0_i_79__0
       (.I0(grp_depthwise_conv2d_fix_1_fu_450_output_r_d0[1]),
        .I1(ram_reg_7),
        .I2(ram_reg_7_1[1]),
        .I3(ram_reg_7_2[1]),
        .I4(Q[0]),
        .I5(ram_reg_2),
        .O(\add_ln48_17_reg_1674_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFF00B8B800000000)) 
    ram_reg_0_i_81__0
       (.I0(grp_depthwise_conv2d_fix_1_fu_450_output_r_d0[0]),
        .I1(ram_reg_7),
        .I2(ram_reg_7_1[0]),
        .I3(ram_reg_7_2[0]),
        .I4(Q[0]),
        .I5(ram_reg_2),
        .O(\add_ln48_17_reg_1674_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFFAAAAAAAA)) 
    ram_reg_0_i_83
       (.I0(Q[0]),
        .I1(\icmp_ln23_reg_1170_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter2_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ram_reg_7),
        .I5(ram_reg_7_0),
        .O(ram_reg_0_i_83_n_5));
  LUT6 #(
    .INIT(64'h7F007F7F7F7F7F7F)) 
    ram_reg_0_i_89
       (.I0(ram_reg_7),
        .I1(ap_enable_reg_pp0_iter2_reg_n_5),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ram_reg_0_i_23),
        .I4(ram_reg_0_i_23_0),
        .I5(ram_reg_0_i_23_1),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  LUT6 #(
    .INIT(64'hFF00B8B800000000)) 
    ram_reg_1_i_3__0
       (.I0(grp_depthwise_conv2d_fix_1_fu_450_output_r_d0[3]),
        .I1(ram_reg_7),
        .I2(ram_reg_7_1[3]),
        .I3(ram_reg_7_2[3]),
        .I4(Q[0]),
        .I5(ram_reg_2),
        .O(\add_ln48_17_reg_1674_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFF00B8B800000000)) 
    ram_reg_1_i_5__0
       (.I0(grp_depthwise_conv2d_fix_1_fu_450_output_r_d0[2]),
        .I1(ram_reg_7),
        .I2(ram_reg_7_1[2]),
        .I3(ram_reg_7_2[2]),
        .I4(Q[0]),
        .I5(ram_reg_2),
        .O(\add_ln48_17_reg_1674_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFFFBAAAAAA)) 
    ram_reg_2_i_3__0
       (.I0(input_data_data_V_0_ack_out),
        .I1(ram_reg_0_i_83_n_5),
        .I2(ram_reg_2_0),
        .I3(ram_reg_2),
        .I4(ram_reg_2_1),
        .I5(ram_reg_2_2),
        .O(WEA[1]));
  LUT6 #(
    .INIT(64'hFF00B8B800000000)) 
    ram_reg_2_i_4__0
       (.I0(grp_depthwise_conv2d_fix_1_fu_450_output_r_d0[5]),
        .I1(ram_reg_7),
        .I2(ram_reg_7_1[5]),
        .I3(ram_reg_7_2[5]),
        .I4(Q[0]),
        .I5(ram_reg_2),
        .O(\add_ln48_17_reg_1674_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hFF00B8B800000000)) 
    ram_reg_2_i_6__0
       (.I0(grp_depthwise_conv2d_fix_1_fu_450_output_r_d0[4]),
        .I1(ram_reg_7),
        .I2(ram_reg_7_1[4]),
        .I3(ram_reg_7_2[4]),
        .I4(Q[0]),
        .I5(ram_reg_2),
        .O(\add_ln48_17_reg_1674_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFF00B8B800000000)) 
    ram_reg_3_i_3__0
       (.I0(grp_depthwise_conv2d_fix_1_fu_450_output_r_d0[7]),
        .I1(ram_reg_7),
        .I2(ram_reg_7_1[7]),
        .I3(ram_reg_7_2[7]),
        .I4(Q[0]),
        .I5(ram_reg_2),
        .O(\add_ln48_17_reg_1674_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFF00B8B800000000)) 
    ram_reg_3_i_5__0
       (.I0(grp_depthwise_conv2d_fix_1_fu_450_output_r_d0[6]),
        .I1(ram_reg_7),
        .I2(ram_reg_7_1[6]),
        .I3(ram_reg_7_2[6]),
        .I4(Q[0]),
        .I5(ram_reg_2),
        .O(\add_ln48_17_reg_1674_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hFF00B8B800000000)) 
    ram_reg_4_i_3__0
       (.I0(grp_depthwise_conv2d_fix_1_fu_450_output_r_d0[9]),
        .I1(ram_reg_7),
        .I2(ram_reg_7_1[9]),
        .I3(ram_reg_7_2[9]),
        .I4(Q[0]),
        .I5(ram_reg_2),
        .O(\add_ln48_17_reg_1674_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hFF00B8B800000000)) 
    ram_reg_4_i_5__0
       (.I0(grp_depthwise_conv2d_fix_1_fu_450_output_r_d0[8]),
        .I1(ram_reg_7),
        .I2(ram_reg_7_1[8]),
        .I3(ram_reg_7_2[8]),
        .I4(Q[0]),
        .I5(ram_reg_2),
        .O(\add_ln48_17_reg_1674_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFFFBAAAAAA)) 
    ram_reg_5_i_3__0
       (.I0(input_data_data_V_0_ack_out),
        .I1(ram_reg_0_i_83_n_5),
        .I2(ram_reg_2_0),
        .I3(ram_reg_2),
        .I4(ram_reg_2_1),
        .I5(ram_reg_2_2),
        .O(\ap_CS_fsm_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'hFF00B8B800000000)) 
    ram_reg_5_i_4__0
       (.I0(grp_depthwise_conv2d_fix_1_fu_450_output_r_d0[11]),
        .I1(ram_reg_7),
        .I2(ram_reg_7_1[11]),
        .I3(ram_reg_7_2[11]),
        .I4(Q[0]),
        .I5(ram_reg_2),
        .O(\add_ln48_17_reg_1674_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hFF00B8B800000000)) 
    ram_reg_5_i_6__0
       (.I0(grp_depthwise_conv2d_fix_1_fu_450_output_r_d0[10]),
        .I1(ram_reg_7),
        .I2(ram_reg_7_1[10]),
        .I3(ram_reg_7_2[10]),
        .I4(Q[0]),
        .I5(ram_reg_2),
        .O(\add_ln48_17_reg_1674_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hFF00B8B800000000)) 
    ram_reg_6_i_3__0
       (.I0(grp_depthwise_conv2d_fix_1_fu_450_output_r_d0[13]),
        .I1(ram_reg_7),
        .I2(ram_reg_7_1[13]),
        .I3(ram_reg_7_2[13]),
        .I4(Q[0]),
        .I5(ram_reg_2),
        .O(\add_ln48_17_reg_1674_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hFF00B8B800000000)) 
    ram_reg_6_i_5__0
       (.I0(grp_depthwise_conv2d_fix_1_fu_450_output_r_d0[12]),
        .I1(ram_reg_7),
        .I2(ram_reg_7_1[12]),
        .I3(ram_reg_7_2[12]),
        .I4(Q[0]),
        .I5(ram_reg_2),
        .O(\add_ln48_17_reg_1674_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFFFBAAAAAA)) 
    ram_reg_7_i_3__0
       (.I0(input_data_data_V_0_ack_out),
        .I1(ram_reg_0_i_83_n_5),
        .I2(ram_reg_2_0),
        .I3(ram_reg_2),
        .I4(ram_reg_2_1),
        .I5(ram_reg_2_2),
        .O(\ap_CS_fsm_reg[1]_0 [1]));
  LUT6 #(
    .INIT(64'hFF00B8B800000000)) 
    ram_reg_7_i_4__0
       (.I0(grp_depthwise_conv2d_fix_1_fu_450_output_r_d0[15]),
        .I1(ram_reg_7),
        .I2(ram_reg_7_1[15]),
        .I3(ram_reg_7_2[15]),
        .I4(Q[0]),
        .I5(ram_reg_2),
        .O(\add_ln48_17_reg_1674_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hFF00B8B800000000)) 
    ram_reg_7_i_6__0
       (.I0(grp_depthwise_conv2d_fix_1_fu_450_output_r_d0[14]),
        .I1(ram_reg_7),
        .I2(ram_reg_7_1[14]),
        .I3(ram_reg_7_2[14]),
        .I4(Q[0]),
        .I5(ram_reg_2),
        .O(\add_ln48_17_reg_1674_reg[14]_0 ));
  LUT5 #(
    .INIT(32'h90090000)) 
    \select_ln24_14_reg_1257[0]_i_1 
       (.I0(tmp_2_reg_1143[8]),
        .I1(\out_w_0_mid2_reg_1264[0]_i_1_n_5 ),
        .I2(tmp_2_reg_1143[10]),
        .I3(\out_w_0_mid2_reg_1264[3]_i_3_n_5 ),
        .I4(\select_ln24_14_reg_1257[0]_i_2_n_5 ),
        .O(select_ln24_14_fu_561_p3));
  LUT6 #(
    .INIT(64'h4444500000005000)) 
    \select_ln24_14_reg_1257[0]_i_2 
       (.I0(icmp_ln32_reg_1180),
        .I1(out_w_reg_1473[2]),
        .I2(out_w_0_reg_345[2]),
        .I3(out_w_0_reg_345[1]),
        .I4(out_h_0_reg_3340),
        .I5(out_w_reg_1473[1]),
        .O(\select_ln24_14_reg_1257[0]_i_2_n_5 ));
  FDRE \select_ln24_14_reg_1257_reg[0] 
       (.C(ap_clk),
        .CE(add_ln24_8_reg_12350),
        .D(select_ln24_14_fu_561_p3),
        .Q(select_ln24_14_reg_1257),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln24_9_reg_1395[0]_i_1 
       (.I0(out_d_reg_1174[0]),
        .I1(icmp_ln32_reg_1180),
        .I2(out_d_0_reg_310[0]),
        .O(select_ln24_9_fu_713_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln24_9_reg_1395[1]_i_1 
       (.I0(out_d_reg_1174[1]),
        .I1(icmp_ln32_reg_1180),
        .I2(out_d_0_reg_310[1]),
        .O(select_ln24_9_fu_713_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln24_9_reg_1395[2]_i_1 
       (.I0(out_d_reg_1174[2]),
        .I1(icmp_ln32_reg_1180),
        .I2(out_d_0_reg_310[2]),
        .O(select_ln24_9_fu_713_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln24_9_reg_1395[3]_i_1 
       (.I0(out_d_reg_1174[3]),
        .I1(icmp_ln32_reg_1180),
        .I2(out_d_0_reg_310[3]),
        .O(select_ln24_9_fu_713_p3[3]));
  FDRE \select_ln24_9_reg_1395_reg[0] 
       (.C(ap_clk),
        .CE(kernel_load_12_reg_13700),
        .D(select_ln24_9_fu_713_p3[0]),
        .Q(\select_ln24_9_reg_1395_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \select_ln24_9_reg_1395_reg[1] 
       (.C(ap_clk),
        .CE(kernel_load_12_reg_13700),
        .D(select_ln24_9_fu_713_p3[1]),
        .Q(\select_ln24_9_reg_1395_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \select_ln24_9_reg_1395_reg[2] 
       (.C(ap_clk),
        .CE(kernel_load_12_reg_13700),
        .D(select_ln24_9_fu_713_p3[2]),
        .Q(\select_ln24_9_reg_1395_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \select_ln24_9_reg_1395_reg[3] 
       (.C(ap_clk),
        .CE(kernel_load_12_reg_13700),
        .D(select_ln24_9_fu_713_p3[3]),
        .Q(select_ln24_9_reg_1395),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEF20)) 
    \select_ln24_reg_1214[0]_i_1 
       (.I0(select_ln32_reg_1463[0]),
        .I1(\icmp_ln23_reg_1170_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\out_h_0_reg_334_reg_n_5_[0] ),
        .O(\select_ln24_reg_1214[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \select_ln24_reg_1214[1]_i_1 
       (.I0(select_ln32_reg_1463[1]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\icmp_ln23_reg_1170_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\out_h_0_reg_334_reg_n_5_[1] ),
        .O(\select_ln24_reg_1214[1]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEF20)) 
    \select_ln24_reg_1214[2]_i_1 
       (.I0(select_ln32_reg_1463[2]),
        .I1(\icmp_ln23_reg_1170_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\out_h_0_reg_334_reg_n_5_[2] ),
        .O(\select_ln24_reg_1214[2]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h40)) 
    \select_ln24_reg_1214[3]_i_1 
       (.I0(\icmp_ln23_reg_1170_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(icmp_ln32_reg_1180),
        .O(select_ln24_reg_1214));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \select_ln24_reg_1214[3]_i_2 
       (.I0(select_ln32_reg_1463[3]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\icmp_ln23_reg_1170_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\out_h_0_reg_334_reg_n_5_[3] ),
        .O(\select_ln24_reg_1214[3]_i_2_n_5 ));
  FDRE \select_ln24_reg_1214_reg[0] 
       (.C(ap_clk),
        .CE(add_ln24_8_reg_12350),
        .D(\select_ln24_reg_1214[0]_i_1_n_5 ),
        .Q(\select_ln24_reg_1214_reg_n_5_[0] ),
        .R(select_ln24_reg_1214));
  FDRE \select_ln24_reg_1214_reg[1] 
       (.C(ap_clk),
        .CE(add_ln24_8_reg_12350),
        .D(\select_ln24_reg_1214[1]_i_1_n_5 ),
        .Q(\select_ln24_reg_1214_reg_n_5_[1] ),
        .R(select_ln24_reg_1214));
  FDRE \select_ln24_reg_1214_reg[2] 
       (.C(ap_clk),
        .CE(add_ln24_8_reg_12350),
        .D(\select_ln24_reg_1214[2]_i_1_n_5 ),
        .Q(\select_ln24_reg_1214_reg_n_5_[2] ),
        .R(select_ln24_reg_1214));
  FDRE \select_ln24_reg_1214_reg[3] 
       (.C(ap_clk),
        .CE(add_ln24_8_reg_12350),
        .D(\select_ln24_reg_1214[3]_i_2_n_5 ),
        .Q(\select_ln24_reg_1214_reg_n_5_[3] ),
        .R(select_ln24_reg_1214));
  LUT4 #(
    .INIT(16'h0800)) 
    \select_ln32_14_reg_1438[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(\icmp_ln23_reg_1170_reg_n_5_[0] ),
        .I3(icmp_ln32_reg_1180),
        .O(select_ln32_14_reg_1438));
  LUT3 #(
    .INIT(8'h40)) 
    \select_ln32_14_reg_1438[7]_i_2 
       (.I0(\icmp_ln23_reg_1170_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_enable_reg_pp0_iter0),
        .O(kernel_load_12_reg_13700));
  FDSE \select_ln32_14_reg_1438_reg[0] 
       (.C(ap_clk),
        .CE(kernel_load_12_reg_13700),
        .D(add_ln32_2_reg_1271[0]),
        .Q(\select_ln32_14_reg_1438_reg_n_5_[0] ),
        .S(select_ln32_14_reg_1438));
  FDRE \select_ln32_14_reg_1438_reg[1] 
       (.C(ap_clk),
        .CE(kernel_load_12_reg_13700),
        .D(add_ln32_2_reg_1271[1]),
        .Q(\select_ln32_14_reg_1438_reg_n_5_[1] ),
        .R(select_ln32_14_reg_1438));
  FDRE \select_ln32_14_reg_1438_reg[2] 
       (.C(ap_clk),
        .CE(kernel_load_12_reg_13700),
        .D(add_ln32_2_reg_1271[2]),
        .Q(\select_ln32_14_reg_1438_reg_n_5_[2] ),
        .R(select_ln32_14_reg_1438));
  FDRE \select_ln32_14_reg_1438_reg[3] 
       (.C(ap_clk),
        .CE(kernel_load_12_reg_13700),
        .D(add_ln32_2_reg_1271[3]),
        .Q(\select_ln32_14_reg_1438_reg_n_5_[3] ),
        .R(select_ln32_14_reg_1438));
  FDRE \select_ln32_14_reg_1438_reg[4] 
       (.C(ap_clk),
        .CE(kernel_load_12_reg_13700),
        .D(add_ln32_2_reg_1271[4]),
        .Q(\select_ln32_14_reg_1438_reg_n_5_[4] ),
        .R(select_ln32_14_reg_1438));
  FDRE \select_ln32_14_reg_1438_reg[5] 
       (.C(ap_clk),
        .CE(kernel_load_12_reg_13700),
        .D(add_ln32_2_reg_1271[5]),
        .Q(\select_ln32_14_reg_1438_reg_n_5_[5] ),
        .R(select_ln32_14_reg_1438));
  FDRE \select_ln32_14_reg_1438_reg[6] 
       (.C(ap_clk),
        .CE(kernel_load_12_reg_13700),
        .D(add_ln32_2_reg_1271[6]),
        .Q(\select_ln32_14_reg_1438_reg_n_5_[6] ),
        .R(select_ln32_14_reg_1438));
  FDRE \select_ln32_14_reg_1438_reg[7] 
       (.C(ap_clk),
        .CE(kernel_load_12_reg_13700),
        .D(add_ln32_2_reg_1271[7]),
        .Q(\select_ln32_14_reg_1438_reg_n_5_[7] ),
        .R(select_ln32_14_reg_1438));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln32_reg_1463[0]_i_1 
       (.I0(out_h_reg_1301[0]),
        .I1(select_ln24_14_reg_1257),
        .I2(\select_ln24_reg_1214_reg_n_5_[0] ),
        .O(select_ln32_fu_771_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln32_reg_1463[1]_i_1 
       (.I0(out_h_reg_1301[1]),
        .I1(select_ln24_14_reg_1257),
        .I2(\select_ln24_reg_1214_reg_n_5_[1] ),
        .O(select_ln32_fu_771_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln32_reg_1463[2]_i_1 
       (.I0(out_h_reg_1301[2]),
        .I1(select_ln24_14_reg_1257),
        .I2(\select_ln24_reg_1214_reg_n_5_[2] ),
        .O(select_ln32_fu_771_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln32_reg_1463[3]_i_1 
       (.I0(out_h_reg_1301[3]),
        .I1(select_ln24_14_reg_1257),
        .I2(\select_ln24_reg_1214_reg_n_5_[3] ),
        .O(select_ln32_fu_771_p3[3]));
  FDRE \select_ln32_reg_1463_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(select_ln32_fu_771_p3[0]),
        .Q(select_ln32_reg_1463[0]),
        .R(1'b0));
  FDRE \select_ln32_reg_1463_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(select_ln32_fu_771_p3[1]),
        .Q(select_ln32_reg_1463[1]),
        .R(1'b0));
  FDRE \select_ln32_reg_1463_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(select_ln32_fu_771_p3[2]),
        .Q(select_ln32_reg_1463[2]),
        .R(1'b0));
  FDRE \select_ln32_reg_1463_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_2980),
        .D(select_ln32_fu_771_p3[3]),
        .Q(select_ln32_reg_1463[3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7000)) 
    \tmp10_0_0_mid2_reg_1348[10]_i_2 
       (.I0(tmp_2_reg_1143[8]),
        .I1(tmp10_0_0_mid2_v_v_reg_1306[5]),
        .I2(tmp_2_reg_1143[10]),
        .I3(tmp10_0_0_mid2_v_v_reg_1306[6]),
        .O(\tmp10_0_0_mid2_reg_1348[10]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp10_0_0_mid2_reg_1348[1]_i_2 
       (.I0(tmp_2_reg_1143[8]),
        .I1(tmp10_0_0_mid2_v_v_reg_1306[3]),
        .O(\tmp10_0_0_mid2_reg_1348[1]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp10_0_0_mid2_reg_1348[1]_i_3 
       (.I0(tmp10_0_0_mid2_v_v_reg_1306[1]),
        .I1(tmp_2_reg_1143[8]),
        .O(\tmp10_0_0_mid2_reg_1348[1]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp10_0_0_mid2_reg_1348[1]_i_4 
       (.I0(tmp_2_reg_1143[8]),
        .I1(tmp10_0_0_mid2_v_v_reg_1306[3]),
        .O(\tmp10_0_0_mid2_reg_1348[1]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp10_0_0_mid2_reg_1348[1]_i_5 
       (.I0(tmp_2_reg_1143[8]),
        .I1(tmp10_0_0_mid2_v_v_reg_1306[2]),
        .O(\tmp10_0_0_mid2_reg_1348[1]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp10_0_0_mid2_reg_1348[1]_i_6 
       (.I0(tmp10_0_0_mid2_v_v_reg_1306[1]),
        .I1(tmp_2_reg_1143[8]),
        .O(\tmp10_0_0_mid2_reg_1348[1]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp10_0_0_mid2_reg_1348[1]_i_7 
       (.I0(tmp10_0_0_mid2_v_v_reg_1306[0]),
        .I1(tmp_2_reg_1143[8]),
        .O(\tmp10_0_0_mid2_reg_1348[1]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp10_0_0_mid2_reg_1348[5]_i_2 
       (.I0(tmp_2_reg_1143[10]),
        .I1(tmp10_0_0_mid2_v_v_reg_1306[1]),
        .I2(\tmp10_0_0_mid2_reg_1348_reg[9]_i_10_n_11 ),
        .O(\tmp10_0_0_mid2_reg_1348[5]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp10_0_0_mid2_reg_1348[5]_i_3 
       (.I0(tmp_2_reg_1143[10]),
        .I1(tmp10_0_0_mid2_v_v_reg_1306[0]),
        .I2(\tmp10_0_0_mid2_reg_1348_reg[9]_i_10_n_12 ),
        .O(\tmp10_0_0_mid2_reg_1348[5]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h9669A5A56969A5A5)) 
    \tmp10_0_0_mid2_reg_1348[5]_i_4 
       (.I0(\tmp10_0_0_mid2_reg_1348_reg[9]_i_10_n_11 ),
        .I1(tmp10_0_0_mid2_v_v_reg_1306[1]),
        .I2(\tmp10_0_0_mid2_reg_1348[5]_i_7_n_5 ),
        .I3(\tmp10_0_0_mid2_reg_1348_reg[9]_i_10_n_12 ),
        .I4(tmp_2_reg_1143[10]),
        .I5(tmp10_0_0_mid2_v_v_reg_1306[0]),
        .O(\tmp10_0_0_mid2_reg_1348[5]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    \tmp10_0_0_mid2_reg_1348[5]_i_5 
       (.I0(\tmp10_0_0_mid2_reg_1348_reg[9]_i_10_n_12 ),
        .I1(tmp10_0_0_mid2_v_v_reg_1306[0]),
        .I2(tmp_2_reg_1143[10]),
        .I3(tmp_2_reg_1143[8]),
        .I4(tmp10_0_0_mid2_v_v_reg_1306[1]),
        .O(\tmp10_0_0_mid2_reg_1348[5]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \tmp10_0_0_mid2_reg_1348[5]_i_6 
       (.I0(\tmp10_0_0_mid2_reg_1348_reg[1]_i_1_n_9 ),
        .I1(tmp_2_reg_1143[8]),
        .I2(tmp10_0_0_mid2_v_v_reg_1306[0]),
        .O(\tmp10_0_0_mid2_reg_1348[5]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp10_0_0_mid2_reg_1348[5]_i_7 
       (.I0(tmp10_0_0_mid2_v_v_reg_1306[2]),
        .I1(tmp_2_reg_1143[8]),
        .O(\tmp10_0_0_mid2_reg_1348[5]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp10_0_0_mid2_reg_1348[9]_i_11 
       (.I0(tmp10_0_0_mid2_v_v_reg_1306[4]),
        .I1(tmp_2_reg_1143[8]),
        .O(\tmp10_0_0_mid2_reg_1348[9]_i_11_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \tmp10_0_0_mid2_reg_1348[9]_i_12 
       (.I0(tmp10_0_0_mid2_v_v_reg_1306[0]),
        .I1(tmp_2_reg_1143[10]),
        .I2(\tmp10_0_0_mid2_reg_1348_reg[9]_i_10_n_12 ),
        .I3(tmp_2_reg_1143[8]),
        .I4(tmp10_0_0_mid2_v_v_reg_1306[2]),
        .O(\tmp10_0_0_mid2_reg_1348[9]_i_12_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp10_0_0_mid2_reg_1348[9]_i_13 
       (.I0(tmp10_0_0_mid2_v_v_reg_1306[5]),
        .I1(tmp_2_reg_1143[8]),
        .O(\tmp10_0_0_mid2_reg_1348[9]_i_13_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \tmp10_0_0_mid2_reg_1348[9]_i_14 
       (.I0(tmp_2_reg_1143[10]),
        .I1(tmp10_0_0_mid2_v_v_reg_1306[3]),
        .I2(\tmp10_0_0_mid2_reg_1348_reg[9]_i_10_n_5 ),
        .O(\tmp10_0_0_mid2_reg_1348[9]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp10_0_0_mid2_reg_1348[9]_i_15 
       (.I0(tmp_2_reg_1143[8]),
        .I1(tmp10_0_0_mid2_v_v_reg_1306[6]),
        .O(\tmp10_0_0_mid2_reg_1348[9]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp10_0_0_mid2_reg_1348[9]_i_16 
       (.I0(tmp_2_reg_1143[8]),
        .I1(tmp10_0_0_mid2_v_v_reg_1306[5]),
        .O(\tmp10_0_0_mid2_reg_1348[9]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp10_0_0_mid2_reg_1348[9]_i_17 
       (.I0(tmp_2_reg_1143[8]),
        .I1(tmp10_0_0_mid2_v_v_reg_1306[4]),
        .O(\tmp10_0_0_mid2_reg_1348[9]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'hCC80800080008000)) 
    \tmp10_0_0_mid2_reg_1348[9]_i_2 
       (.I0(\tmp10_0_0_mid2_reg_1348_reg[9]_i_10_n_5 ),
        .I1(tmp_2_reg_1143[10]),
        .I2(tmp10_0_0_mid2_v_v_reg_1306[3]),
        .I3(tmp10_0_0_mid2_v_v_reg_1306[4]),
        .I4(tmp_2_reg_1143[8]),
        .I5(tmp10_0_0_mid2_v_v_reg_1306[5]),
        .O(\tmp10_0_0_mid2_reg_1348[9]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h00808000B3CCFF80)) 
    \tmp10_0_0_mid2_reg_1348[9]_i_3 
       (.I0(\tmp10_0_0_mid2_reg_1348_reg[9]_i_10_n_10 ),
        .I1(tmp_2_reg_1143[10]),
        .I2(tmp10_0_0_mid2_v_v_reg_1306[2]),
        .I3(\tmp10_0_0_mid2_reg_1348_reg[9]_i_10_n_5 ),
        .I4(tmp10_0_0_mid2_v_v_reg_1306[3]),
        .I5(\tmp10_0_0_mid2_reg_1348[9]_i_11_n_5 ),
        .O(\tmp10_0_0_mid2_reg_1348[9]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hBEEE288828882888)) 
    \tmp10_0_0_mid2_reg_1348[9]_i_4 
       (.I0(\tmp10_0_0_mid2_reg_1348[9]_i_12_n_5 ),
        .I1(\tmp10_0_0_mid2_reg_1348_reg[9]_i_10_n_10 ),
        .I2(tmp10_0_0_mid2_v_v_reg_1306[2]),
        .I3(tmp_2_reg_1143[10]),
        .I4(tmp_2_reg_1143[8]),
        .I5(tmp10_0_0_mid2_v_v_reg_1306[3]),
        .O(\tmp10_0_0_mid2_reg_1348[9]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h6999966696669666)) 
    \tmp10_0_0_mid2_reg_1348[9]_i_5 
       (.I0(\tmp10_0_0_mid2_reg_1348[9]_i_12_n_5 ),
        .I1(\tmp10_0_0_mid2_reg_1348_reg[9]_i_10_n_10 ),
        .I2(tmp10_0_0_mid2_v_v_reg_1306[2]),
        .I3(tmp_2_reg_1143[10]),
        .I4(tmp_2_reg_1143[8]),
        .I5(tmp10_0_0_mid2_v_v_reg_1306[3]),
        .O(\tmp10_0_0_mid2_reg_1348[9]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    \tmp10_0_0_mid2_reg_1348[9]_i_6 
       (.I0(\tmp10_0_0_mid2_reg_1348[9]_i_2_n_5 ),
        .I1(tmp10_0_0_mid2_v_v_reg_1306[6]),
        .I2(tmp_2_reg_1143[8]),
        .I3(tmp10_0_0_mid2_v_v_reg_1306[5]),
        .I4(tmp_2_reg_1143[10]),
        .O(\tmp10_0_0_mid2_reg_1348[9]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9699699969996999)) 
    \tmp10_0_0_mid2_reg_1348[9]_i_7 
       (.I0(\tmp10_0_0_mid2_reg_1348[9]_i_3_n_5 ),
        .I1(\tmp10_0_0_mid2_reg_1348[9]_i_13_n_5 ),
        .I2(tmp10_0_0_mid2_v_v_reg_1306[4]),
        .I3(tmp_2_reg_1143[10]),
        .I4(\tmp10_0_0_mid2_reg_1348_reg[9]_i_10_n_5 ),
        .I5(tmp10_0_0_mid2_v_v_reg_1306[3]),
        .O(\tmp10_0_0_mid2_reg_1348[9]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h9669696969696969)) 
    \tmp10_0_0_mid2_reg_1348[9]_i_8 
       (.I0(\tmp10_0_0_mid2_reg_1348[9]_i_4_n_5 ),
        .I1(\tmp10_0_0_mid2_reg_1348[9]_i_11_n_5 ),
        .I2(\tmp10_0_0_mid2_reg_1348[9]_i_14_n_5 ),
        .I3(\tmp10_0_0_mid2_reg_1348_reg[9]_i_10_n_10 ),
        .I4(tmp_2_reg_1143[10]),
        .I5(tmp10_0_0_mid2_v_v_reg_1306[2]),
        .O(\tmp10_0_0_mid2_reg_1348[9]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \tmp10_0_0_mid2_reg_1348[9]_i_9 
       (.I0(\tmp10_0_0_mid2_reg_1348[9]_i_5_n_5 ),
        .I1(\tmp10_0_0_mid2_reg_1348_reg[9]_i_10_n_11 ),
        .I2(tmp10_0_0_mid2_v_v_reg_1306[1]),
        .I3(tmp_2_reg_1143[10]),
        .O(\tmp10_0_0_mid2_reg_1348[9]_i_9_n_5 ));
  FDRE \tmp10_0_0_mid2_reg_1348_reg[0] 
       (.C(ap_clk),
        .CE(add_ln24_11_reg_13380),
        .D(tmp10_0_0_mid2_fu_680_p2[0]),
        .Q(tmp10_0_0_mid2_reg_1348[0]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_reg_1348_reg[10] 
       (.C(ap_clk),
        .CE(add_ln24_11_reg_13380),
        .D(tmp10_0_0_mid2_fu_680_p2[10]),
        .Q(tmp10_0_0_mid2_reg_1348[10]),
        .R(1'b0));
  CARRY4 \tmp10_0_0_mid2_reg_1348_reg[10]_i_1 
       (.CI(\tmp10_0_0_mid2_reg_1348_reg[9]_i_1_n_5 ),
        .CO(\NLW_tmp10_0_0_mid2_reg_1348_reg[10]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp10_0_0_mid2_reg_1348_reg[10]_i_1_O_UNCONNECTED [3:1],tmp10_0_0_mid2_fu_680_p2[10]}),
        .S({1'b0,1'b0,1'b0,\tmp10_0_0_mid2_reg_1348[10]_i_2_n_5 }));
  FDRE \tmp10_0_0_mid2_reg_1348_reg[1] 
       (.C(ap_clk),
        .CE(add_ln24_11_reg_13380),
        .D(tmp10_0_0_mid2_fu_680_p2[1]),
        .Q(tmp10_0_0_mid2_reg_1348[1]),
        .R(1'b0));
  CARRY4 \tmp10_0_0_mid2_reg_1348_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\tmp10_0_0_mid2_reg_1348_reg[1]_i_1_n_5 ,\tmp10_0_0_mid2_reg_1348_reg[1]_i_1_n_6 ,\tmp10_0_0_mid2_reg_1348_reg[1]_i_1_n_7 ,\tmp10_0_0_mid2_reg_1348_reg[1]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\tmp10_0_0_mid2_reg_1348[1]_i_2_n_5 ,1'b0,\tmp10_0_0_mid2_reg_1348[1]_i_3_n_5 ,1'b0}),
        .O({\tmp10_0_0_mid2_reg_1348_reg[1]_i_1_n_9 ,\tmp10_0_0_mid2_reg_1348_reg[1]_i_1_n_10 ,tmp10_0_0_mid2_fu_680_p2[1:0]}),
        .S({\tmp10_0_0_mid2_reg_1348[1]_i_4_n_5 ,\tmp10_0_0_mid2_reg_1348[1]_i_5_n_5 ,\tmp10_0_0_mid2_reg_1348[1]_i_6_n_5 ,\tmp10_0_0_mid2_reg_1348[1]_i_7_n_5 }));
  FDRE \tmp10_0_0_mid2_reg_1348_reg[2] 
       (.C(ap_clk),
        .CE(add_ln24_11_reg_13380),
        .D(tmp10_0_0_mid2_fu_680_p2[2]),
        .Q(tmp10_0_0_mid2_reg_1348[2]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_reg_1348_reg[3] 
       (.C(ap_clk),
        .CE(add_ln24_11_reg_13380),
        .D(tmp10_0_0_mid2_fu_680_p2[3]),
        .Q(tmp10_0_0_mid2_reg_1348[3]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_reg_1348_reg[4] 
       (.C(ap_clk),
        .CE(add_ln24_11_reg_13380),
        .D(tmp10_0_0_mid2_fu_680_p2[4]),
        .Q(tmp10_0_0_mid2_reg_1348[4]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_reg_1348_reg[5] 
       (.C(ap_clk),
        .CE(add_ln24_11_reg_13380),
        .D(tmp10_0_0_mid2_fu_680_p2[5]),
        .Q(tmp10_0_0_mid2_reg_1348[5]),
        .R(1'b0));
  CARRY4 \tmp10_0_0_mid2_reg_1348_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\tmp10_0_0_mid2_reg_1348_reg[5]_i_1_n_5 ,\tmp10_0_0_mid2_reg_1348_reg[5]_i_1_n_6 ,\tmp10_0_0_mid2_reg_1348_reg[5]_i_1_n_7 ,\tmp10_0_0_mid2_reg_1348_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\tmp10_0_0_mid2_reg_1348[5]_i_2_n_5 ,\tmp10_0_0_mid2_reg_1348[5]_i_3_n_5 ,\tmp10_0_0_mid2_reg_1348_reg[1]_i_1_n_9 ,1'b0}),
        .O(tmp10_0_0_mid2_fu_680_p2[5:2]),
        .S({\tmp10_0_0_mid2_reg_1348[5]_i_4_n_5 ,\tmp10_0_0_mid2_reg_1348[5]_i_5_n_5 ,\tmp10_0_0_mid2_reg_1348[5]_i_6_n_5 ,\tmp10_0_0_mid2_reg_1348_reg[1]_i_1_n_10 }));
  FDRE \tmp10_0_0_mid2_reg_1348_reg[6] 
       (.C(ap_clk),
        .CE(add_ln24_11_reg_13380),
        .D(tmp10_0_0_mid2_fu_680_p2[6]),
        .Q(tmp10_0_0_mid2_reg_1348[6]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_reg_1348_reg[7] 
       (.C(ap_clk),
        .CE(add_ln24_11_reg_13380),
        .D(tmp10_0_0_mid2_fu_680_p2[7]),
        .Q(tmp10_0_0_mid2_reg_1348[7]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_reg_1348_reg[8] 
       (.C(ap_clk),
        .CE(add_ln24_11_reg_13380),
        .D(tmp10_0_0_mid2_fu_680_p2[8]),
        .Q(tmp10_0_0_mid2_reg_1348[8]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_reg_1348_reg[9] 
       (.C(ap_clk),
        .CE(add_ln24_11_reg_13380),
        .D(tmp10_0_0_mid2_fu_680_p2[9]),
        .Q(tmp10_0_0_mid2_reg_1348[9]),
        .R(1'b0));
  CARRY4 \tmp10_0_0_mid2_reg_1348_reg[9]_i_1 
       (.CI(\tmp10_0_0_mid2_reg_1348_reg[5]_i_1_n_5 ),
        .CO({\tmp10_0_0_mid2_reg_1348_reg[9]_i_1_n_5 ,\tmp10_0_0_mid2_reg_1348_reg[9]_i_1_n_6 ,\tmp10_0_0_mid2_reg_1348_reg[9]_i_1_n_7 ,\tmp10_0_0_mid2_reg_1348_reg[9]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\tmp10_0_0_mid2_reg_1348[9]_i_2_n_5 ,\tmp10_0_0_mid2_reg_1348[9]_i_3_n_5 ,\tmp10_0_0_mid2_reg_1348[9]_i_4_n_5 ,\tmp10_0_0_mid2_reg_1348[9]_i_5_n_5 }),
        .O(tmp10_0_0_mid2_fu_680_p2[9:6]),
        .S({\tmp10_0_0_mid2_reg_1348[9]_i_6_n_5 ,\tmp10_0_0_mid2_reg_1348[9]_i_7_n_5 ,\tmp10_0_0_mid2_reg_1348[9]_i_8_n_5 ,\tmp10_0_0_mid2_reg_1348[9]_i_9_n_5 }));
  CARRY4 \tmp10_0_0_mid2_reg_1348_reg[9]_i_10 
       (.CI(\tmp10_0_0_mid2_reg_1348_reg[1]_i_1_n_5 ),
        .CO({\tmp10_0_0_mid2_reg_1348_reg[9]_i_10_n_5 ,\NLW_tmp10_0_0_mid2_reg_1348_reg[9]_i_10_CO_UNCONNECTED [2],\tmp10_0_0_mid2_reg_1348_reg[9]_i_10_n_7 ,\tmp10_0_0_mid2_reg_1348_reg[9]_i_10_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp10_0_0_mid2_reg_1348_reg[9]_i_10_O_UNCONNECTED [3],\tmp10_0_0_mid2_reg_1348_reg[9]_i_10_n_10 ,\tmp10_0_0_mid2_reg_1348_reg[9]_i_10_n_11 ,\tmp10_0_0_mid2_reg_1348_reg[9]_i_10_n_12 }),
        .S({1'b1,\tmp10_0_0_mid2_reg_1348[9]_i_15_n_5 ,\tmp10_0_0_mid2_reg_1348[9]_i_16_n_5 ,\tmp10_0_0_mid2_reg_1348[9]_i_17_n_5 }));
  LUT6 #(
    .INIT(64'hA9FFA9F0590F5900)) 
    \tmp10_0_0_mid2_v_v_reg_1306[0]_i_1 
       (.I0(\select_ln24_reg_1214_reg_n_5_[0] ),
        .I1(mul_ln40_reg_1158[0]),
        .I2(icmp_ln32_reg_1180),
        .I3(select_ln24_14_reg_1257),
        .I4(tmp_0_0_reg_1199[0]),
        .I5(mul_ln40_18_reg_1245[0]),
        .O(A[0]));
  LUT6 #(
    .INIT(64'h66FF66F0660F6600)) 
    \tmp10_0_0_mid2_v_v_reg_1306[1]_i_1 
       (.I0(\tmp10_0_0_mid2_v_v_reg_1306[1]_i_2_n_5 ),
        .I1(\tmp10_0_0_mid2_v_v_reg_1306[1]_i_3_n_5 ),
        .I2(icmp_ln32_reg_1180),
        .I3(select_ln24_14_reg_1257),
        .I4(tmp_0_0_reg_1199[1]),
        .I5(mul_ln40_18_reg_1245[1]),
        .O(A[1]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \tmp10_0_0_mid2_v_v_reg_1306[1]_i_2 
       (.I0(mul_ln40_reg_1158[0]),
        .I1(icmp_ln32_reg_1180),
        .I2(mul_ln40_18_reg_1245[0]),
        .I3(\select_ln24_reg_1214_reg_n_5_[0] ),
        .O(\tmp10_0_0_mid2_v_v_reg_1306[1]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h99966696)) 
    \tmp10_0_0_mid2_v_v_reg_1306[1]_i_3 
       (.I0(\select_ln24_reg_1214_reg_n_5_[1] ),
        .I1(\select_ln24_reg_1214_reg_n_5_[0] ),
        .I2(mul_ln40_reg_1158[1]),
        .I3(icmp_ln32_reg_1180),
        .I4(mul_ln40_18_reg_1245[1]),
        .O(\tmp10_0_0_mid2_v_v_reg_1306[1]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h66FF66F0660F6600)) 
    \tmp10_0_0_mid2_v_v_reg_1306[2]_i_1 
       (.I0(\tmp10_0_0_mid2_v_v_reg_1306[2]_i_2_n_5 ),
        .I1(\tmp10_0_0_mid2_v_v_reg_1306[2]_i_3_n_5 ),
        .I2(icmp_ln32_reg_1180),
        .I3(select_ln24_14_reg_1257),
        .I4(tmp_0_0_reg_1199[2]),
        .I5(mul_ln40_18_reg_1245[2]),
        .O(A[2]));
  LUT6 #(
    .INIT(64'h9595956A6A6A956A)) 
    \tmp10_0_0_mid2_v_v_reg_1306[2]_i_2 
       (.I0(\select_ln24_reg_1214_reg_n_5_[2] ),
        .I1(\select_ln24_reg_1214_reg_n_5_[1] ),
        .I2(\select_ln24_reg_1214_reg_n_5_[0] ),
        .I3(mul_ln40_reg_1158[2]),
        .I4(icmp_ln32_reg_1180),
        .I5(mul_ln40_18_reg_1245[2]),
        .O(\tmp10_0_0_mid2_v_v_reg_1306[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8A80EFEAEFEA8A80)) 
    \tmp10_0_0_mid2_v_v_reg_1306[2]_i_3 
       (.I0(\tmp10_0_0_mid2_v_v_reg_1306[1]_i_2_n_5 ),
        .I1(mul_ln40_18_reg_1245[1]),
        .I2(icmp_ln32_reg_1180),
        .I3(mul_ln40_reg_1158[1]),
        .I4(\select_ln24_reg_1214_reg_n_5_[0] ),
        .I5(\select_ln24_reg_1214_reg_n_5_[1] ),
        .O(\tmp10_0_0_mid2_v_v_reg_1306[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h66FF66F0660F6600)) 
    \tmp10_0_0_mid2_v_v_reg_1306[3]_i_1 
       (.I0(\tmp10_0_0_mid2_v_v_reg_1306[3]_i_2_n_5 ),
        .I1(\tmp10_0_0_mid2_v_v_reg_1306[3]_i_3_n_5 ),
        .I2(icmp_ln32_reg_1180),
        .I3(select_ln24_14_reg_1257),
        .I4(tmp_0_0_reg_1199[3]),
        .I5(mul_ln40_18_reg_1245[3]),
        .O(A[3]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp10_0_0_mid2_v_v_reg_1306[3]_i_2 
       (.I0(zext_ln40_2_cast_mid_fu_629_p1[3]),
        .I1(mul_ln40_reg_1158[3]),
        .I2(icmp_ln32_reg_1180),
        .I3(mul_ln40_18_reg_1245[3]),
        .O(\tmp10_0_0_mid2_v_v_reg_1306[3]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hEFEA8A80)) 
    \tmp10_0_0_mid2_v_v_reg_1306[3]_i_3 
       (.I0(\tmp10_0_0_mid2_v_v_reg_1306[2]_i_3_n_5 ),
        .I1(mul_ln40_18_reg_1245[2]),
        .I2(icmp_ln32_reg_1180),
        .I3(mul_ln40_reg_1158[2]),
        .I4(zext_ln40_2_cast_mid_fu_629_p1[2]),
        .O(\tmp10_0_0_mid2_v_v_reg_1306[3]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h36FF36F0C60FC600)) 
    \tmp10_0_0_mid2_v_v_reg_1306[4]_i_1 
       (.I0(mul_ln40_reg_1158[4]),
        .I1(\tmp10_0_0_mid2_v_v_reg_1306[4]_i_2_n_5 ),
        .I2(icmp_ln32_reg_1180),
        .I3(select_ln24_14_reg_1257),
        .I4(tmp_0_0_reg_1199[4]),
        .I5(mul_ln40_18_reg_1245[4]),
        .O(A[4]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hEFEA8A80)) 
    \tmp10_0_0_mid2_v_v_reg_1306[4]_i_2 
       (.I0(\tmp10_0_0_mid2_v_v_reg_1306[3]_i_3_n_5 ),
        .I1(mul_ln40_18_reg_1245[3]),
        .I2(icmp_ln32_reg_1180),
        .I3(mul_ln40_reg_1158[3]),
        .I4(zext_ln40_2_cast_mid_fu_629_p1[3]),
        .O(\tmp10_0_0_mid2_v_v_reg_1306[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h36FF36F0C60FC600)) 
    \tmp10_0_0_mid2_v_v_reg_1306[5]_i_1 
       (.I0(mul_ln40_reg_1158[5]),
        .I1(\tmp10_0_0_mid2_v_v_reg_1306[5]_i_2_n_5 ),
        .I2(icmp_ln32_reg_1180),
        .I3(select_ln24_14_reg_1257),
        .I4(tmp_0_0_reg_1199[5]),
        .I5(mul_ln40_18_reg_1245[5]),
        .O(A[5]));
  LUT4 #(
    .INIT(16'hE200)) 
    \tmp10_0_0_mid2_v_v_reg_1306[5]_i_2 
       (.I0(mul_ln40_reg_1158[4]),
        .I1(icmp_ln32_reg_1180),
        .I2(mul_ln40_18_reg_1245[4]),
        .I3(\tmp10_0_0_mid2_v_v_reg_1306[4]_i_2_n_5 ),
        .O(\tmp10_0_0_mid2_v_v_reg_1306[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h36FF36F0C60FC600)) 
    \tmp10_0_0_mid2_v_v_reg_1306[6]_i_1 
       (.I0(mul_ln40_reg_1158[6]),
        .I1(\tmp10_0_0_mid2_v_v_reg_1306[6]_i_2_n_5 ),
        .I2(icmp_ln32_reg_1180),
        .I3(select_ln24_14_reg_1257),
        .I4(tmp_0_0_reg_1199[6]),
        .I5(mul_ln40_18_reg_1245[6]),
        .O(A[6]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \tmp10_0_0_mid2_v_v_reg_1306[6]_i_2 
       (.I0(mul_ln40_reg_1158[5]),
        .I1(mul_ln40_18_reg_1245[5]),
        .I2(\tmp10_0_0_mid2_v_v_reg_1306[4]_i_2_n_5 ),
        .I3(mul_ln40_18_reg_1245[4]),
        .I4(icmp_ln32_reg_1180),
        .I5(mul_ln40_reg_1158[4]),
        .O(\tmp10_0_0_mid2_v_v_reg_1306[6]_i_2_n_5 ));
  FDRE \tmp10_0_0_mid2_v_v_reg_1306_reg[0] 
       (.C(ap_clk),
        .CE(add_ln24_10_reg_12960),
        .D(A[0]),
        .Q(tmp10_0_0_mid2_v_v_reg_1306[0]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_v_v_reg_1306_reg[1] 
       (.C(ap_clk),
        .CE(add_ln24_10_reg_12960),
        .D(A[1]),
        .Q(tmp10_0_0_mid2_v_v_reg_1306[1]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_v_v_reg_1306_reg[2] 
       (.C(ap_clk),
        .CE(add_ln24_10_reg_12960),
        .D(A[2]),
        .Q(tmp10_0_0_mid2_v_v_reg_1306[2]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_v_v_reg_1306_reg[3] 
       (.C(ap_clk),
        .CE(add_ln24_10_reg_12960),
        .D(A[3]),
        .Q(tmp10_0_0_mid2_v_v_reg_1306[3]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_v_v_reg_1306_reg[4] 
       (.C(ap_clk),
        .CE(add_ln24_10_reg_12960),
        .D(A[4]),
        .Q(tmp10_0_0_mid2_v_v_reg_1306[4]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_v_v_reg_1306_reg[5] 
       (.C(ap_clk),
        .CE(add_ln24_10_reg_12960),
        .D(A[5]),
        .Q(tmp10_0_0_mid2_v_v_reg_1306[5]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_v_v_reg_1306_reg[6] 
       (.C(ap_clk),
        .CE(add_ln24_10_reg_12960),
        .D(A[6]),
        .Q(tmp10_0_0_mid2_v_v_reg_1306[6]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7000)) 
    \tmp10_1_0_mid2_reg_1401[10]_i_2 
       (.I0(tmp_2_reg_1143[8]),
        .I1(tmp10_1_0_mid2_v_v_reg_1355[5]),
        .I2(tmp_2_reg_1143[10]),
        .I3(tmp10_1_0_mid2_v_v_reg_1355[6]),
        .O(\tmp10_1_0_mid2_reg_1401[10]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp10_1_0_mid2_reg_1401[1]_i_2 
       (.I0(tmp_2_reg_1143[8]),
        .I1(tmp10_1_0_mid2_v_v_reg_1355[3]),
        .O(\tmp10_1_0_mid2_reg_1401[1]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp10_1_0_mid2_reg_1401[1]_i_3 
       (.I0(tmp10_1_0_mid2_v_v_reg_1355[1]),
        .I1(tmp_2_reg_1143[8]),
        .O(\tmp10_1_0_mid2_reg_1401[1]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp10_1_0_mid2_reg_1401[1]_i_4 
       (.I0(tmp_2_reg_1143[8]),
        .I1(tmp10_1_0_mid2_v_v_reg_1355[3]),
        .O(\tmp10_1_0_mid2_reg_1401[1]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp10_1_0_mid2_reg_1401[1]_i_5 
       (.I0(tmp_2_reg_1143[8]),
        .I1(tmp10_1_0_mid2_v_v_reg_1355[2]),
        .O(\tmp10_1_0_mid2_reg_1401[1]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp10_1_0_mid2_reg_1401[1]_i_6 
       (.I0(tmp10_1_0_mid2_v_v_reg_1355[1]),
        .I1(tmp_2_reg_1143[8]),
        .O(\tmp10_1_0_mid2_reg_1401[1]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp10_1_0_mid2_reg_1401[1]_i_7 
       (.I0(tmp10_1_0_mid2_v_v_reg_1355[0]),
        .I1(tmp_2_reg_1143[8]),
        .O(\tmp10_1_0_mid2_reg_1401[1]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp10_1_0_mid2_reg_1401[5]_i_2 
       (.I0(tmp_2_reg_1143[10]),
        .I1(tmp10_1_0_mid2_v_v_reg_1355[1]),
        .I2(\tmp10_1_0_mid2_reg_1401_reg[9]_i_10_n_11 ),
        .O(\tmp10_1_0_mid2_reg_1401[5]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp10_1_0_mid2_reg_1401[5]_i_3 
       (.I0(tmp_2_reg_1143[10]),
        .I1(tmp10_1_0_mid2_v_v_reg_1355[0]),
        .I2(\tmp10_1_0_mid2_reg_1401_reg[9]_i_10_n_12 ),
        .O(\tmp10_1_0_mid2_reg_1401[5]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h9669A5A56969A5A5)) 
    \tmp10_1_0_mid2_reg_1401[5]_i_4 
       (.I0(\tmp10_1_0_mid2_reg_1401_reg[9]_i_10_n_11 ),
        .I1(tmp10_1_0_mid2_v_v_reg_1355[1]),
        .I2(\tmp10_1_0_mid2_reg_1401[5]_i_7_n_5 ),
        .I3(\tmp10_1_0_mid2_reg_1401_reg[9]_i_10_n_12 ),
        .I4(tmp_2_reg_1143[10]),
        .I5(tmp10_1_0_mid2_v_v_reg_1355[0]),
        .O(\tmp10_1_0_mid2_reg_1401[5]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    \tmp10_1_0_mid2_reg_1401[5]_i_5 
       (.I0(\tmp10_1_0_mid2_reg_1401_reg[9]_i_10_n_12 ),
        .I1(tmp10_1_0_mid2_v_v_reg_1355[0]),
        .I2(tmp_2_reg_1143[10]),
        .I3(tmp_2_reg_1143[8]),
        .I4(tmp10_1_0_mid2_v_v_reg_1355[1]),
        .O(\tmp10_1_0_mid2_reg_1401[5]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \tmp10_1_0_mid2_reg_1401[5]_i_6 
       (.I0(\tmp10_1_0_mid2_reg_1401_reg[1]_i_1_n_9 ),
        .I1(tmp_2_reg_1143[8]),
        .I2(tmp10_1_0_mid2_v_v_reg_1355[0]),
        .O(\tmp10_1_0_mid2_reg_1401[5]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp10_1_0_mid2_reg_1401[5]_i_7 
       (.I0(tmp10_1_0_mid2_v_v_reg_1355[2]),
        .I1(tmp_2_reg_1143[8]),
        .O(\tmp10_1_0_mid2_reg_1401[5]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp10_1_0_mid2_reg_1401[9]_i_11 
       (.I0(tmp10_1_0_mid2_v_v_reg_1355[4]),
        .I1(tmp_2_reg_1143[8]),
        .O(\tmp10_1_0_mid2_reg_1401[9]_i_11_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \tmp10_1_0_mid2_reg_1401[9]_i_12 
       (.I0(tmp10_1_0_mid2_v_v_reg_1355[0]),
        .I1(tmp_2_reg_1143[10]),
        .I2(\tmp10_1_0_mid2_reg_1401_reg[9]_i_10_n_12 ),
        .I3(tmp_2_reg_1143[8]),
        .I4(tmp10_1_0_mid2_v_v_reg_1355[2]),
        .O(\tmp10_1_0_mid2_reg_1401[9]_i_12_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp10_1_0_mid2_reg_1401[9]_i_13 
       (.I0(tmp10_1_0_mid2_v_v_reg_1355[5]),
        .I1(tmp_2_reg_1143[8]),
        .O(\tmp10_1_0_mid2_reg_1401[9]_i_13_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp10_1_0_mid2_reg_1401[9]_i_14 
       (.I0(tmp_2_reg_1143[10]),
        .I1(tmp10_1_0_mid2_v_v_reg_1355[3]),
        .I2(\tmp10_1_0_mid2_reg_1401_reg[9]_i_10_n_5 ),
        .O(\tmp10_1_0_mid2_reg_1401[9]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp10_1_0_mid2_reg_1401[9]_i_15 
       (.I0(tmp_2_reg_1143[8]),
        .I1(tmp10_1_0_mid2_v_v_reg_1355[6]),
        .O(\tmp10_1_0_mid2_reg_1401[9]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp10_1_0_mid2_reg_1401[9]_i_16 
       (.I0(tmp_2_reg_1143[8]),
        .I1(tmp10_1_0_mid2_v_v_reg_1355[5]),
        .O(\tmp10_1_0_mid2_reg_1401[9]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp10_1_0_mid2_reg_1401[9]_i_17 
       (.I0(tmp_2_reg_1143[8]),
        .I1(tmp10_1_0_mid2_v_v_reg_1355[4]),
        .O(\tmp10_1_0_mid2_reg_1401[9]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'hCC80800080008000)) 
    \tmp10_1_0_mid2_reg_1401[9]_i_2 
       (.I0(\tmp10_1_0_mid2_reg_1401_reg[9]_i_10_n_5 ),
        .I1(tmp_2_reg_1143[10]),
        .I2(tmp10_1_0_mid2_v_v_reg_1355[3]),
        .I3(tmp10_1_0_mid2_v_v_reg_1355[4]),
        .I4(tmp_2_reg_1143[8]),
        .I5(tmp10_1_0_mid2_v_v_reg_1355[5]),
        .O(\tmp10_1_0_mid2_reg_1401[9]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h00808000B3CCFF80)) 
    \tmp10_1_0_mid2_reg_1401[9]_i_3 
       (.I0(\tmp10_1_0_mid2_reg_1401_reg[9]_i_10_n_10 ),
        .I1(tmp_2_reg_1143[10]),
        .I2(tmp10_1_0_mid2_v_v_reg_1355[2]),
        .I3(\tmp10_1_0_mid2_reg_1401_reg[9]_i_10_n_5 ),
        .I4(tmp10_1_0_mid2_v_v_reg_1355[3]),
        .I5(\tmp10_1_0_mid2_reg_1401[9]_i_11_n_5 ),
        .O(\tmp10_1_0_mid2_reg_1401[9]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hBEEE288828882888)) 
    \tmp10_1_0_mid2_reg_1401[9]_i_4 
       (.I0(\tmp10_1_0_mid2_reg_1401[9]_i_12_n_5 ),
        .I1(\tmp10_1_0_mid2_reg_1401_reg[9]_i_10_n_10 ),
        .I2(tmp10_1_0_mid2_v_v_reg_1355[2]),
        .I3(tmp_2_reg_1143[10]),
        .I4(tmp_2_reg_1143[8]),
        .I5(tmp10_1_0_mid2_v_v_reg_1355[3]),
        .O(\tmp10_1_0_mid2_reg_1401[9]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h6999966696669666)) 
    \tmp10_1_0_mid2_reg_1401[9]_i_5 
       (.I0(\tmp10_1_0_mid2_reg_1401[9]_i_12_n_5 ),
        .I1(\tmp10_1_0_mid2_reg_1401_reg[9]_i_10_n_10 ),
        .I2(tmp10_1_0_mid2_v_v_reg_1355[2]),
        .I3(tmp_2_reg_1143[10]),
        .I4(tmp_2_reg_1143[8]),
        .I5(tmp10_1_0_mid2_v_v_reg_1355[3]),
        .O(\tmp10_1_0_mid2_reg_1401[9]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    \tmp10_1_0_mid2_reg_1401[9]_i_6 
       (.I0(\tmp10_1_0_mid2_reg_1401[9]_i_2_n_5 ),
        .I1(tmp10_1_0_mid2_v_v_reg_1355[6]),
        .I2(tmp_2_reg_1143[8]),
        .I3(tmp10_1_0_mid2_v_v_reg_1355[5]),
        .I4(tmp_2_reg_1143[10]),
        .O(\tmp10_1_0_mid2_reg_1401[9]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9699699969996999)) 
    \tmp10_1_0_mid2_reg_1401[9]_i_7 
       (.I0(\tmp10_1_0_mid2_reg_1401[9]_i_3_n_5 ),
        .I1(\tmp10_1_0_mid2_reg_1401[9]_i_13_n_5 ),
        .I2(tmp10_1_0_mid2_v_v_reg_1355[4]),
        .I3(tmp_2_reg_1143[10]),
        .I4(\tmp10_1_0_mid2_reg_1401_reg[9]_i_10_n_5 ),
        .I5(tmp10_1_0_mid2_v_v_reg_1355[3]),
        .O(\tmp10_1_0_mid2_reg_1401[9]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h9669696969696969)) 
    \tmp10_1_0_mid2_reg_1401[9]_i_8 
       (.I0(\tmp10_1_0_mid2_reg_1401[9]_i_4_n_5 ),
        .I1(\tmp10_1_0_mid2_reg_1401[9]_i_11_n_5 ),
        .I2(\tmp10_1_0_mid2_reg_1401[9]_i_14_n_5 ),
        .I3(\tmp10_1_0_mid2_reg_1401_reg[9]_i_10_n_10 ),
        .I4(tmp_2_reg_1143[10]),
        .I5(tmp10_1_0_mid2_v_v_reg_1355[2]),
        .O(\tmp10_1_0_mid2_reg_1401[9]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \tmp10_1_0_mid2_reg_1401[9]_i_9 
       (.I0(\tmp10_1_0_mid2_reg_1401[9]_i_5_n_5 ),
        .I1(\tmp10_1_0_mid2_reg_1401_reg[9]_i_10_n_11 ),
        .I2(tmp10_1_0_mid2_v_v_reg_1355[1]),
        .I3(tmp_2_reg_1143[10]),
        .O(\tmp10_1_0_mid2_reg_1401[9]_i_9_n_5 ));
  FDRE \tmp10_1_0_mid2_reg_1401_reg[0] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(tmp10_1_0_mid2_fu_722_p2[0]),
        .Q(tmp10_1_0_mid2_reg_1401[0]),
        .R(1'b0));
  FDRE \tmp10_1_0_mid2_reg_1401_reg[10] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(tmp10_1_0_mid2_fu_722_p2[10]),
        .Q(tmp10_1_0_mid2_reg_1401[10]),
        .R(1'b0));
  CARRY4 \tmp10_1_0_mid2_reg_1401_reg[10]_i_1 
       (.CI(\tmp10_1_0_mid2_reg_1401_reg[9]_i_1_n_5 ),
        .CO(\NLW_tmp10_1_0_mid2_reg_1401_reg[10]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp10_1_0_mid2_reg_1401_reg[10]_i_1_O_UNCONNECTED [3:1],tmp10_1_0_mid2_fu_722_p2[10]}),
        .S({1'b0,1'b0,1'b0,\tmp10_1_0_mid2_reg_1401[10]_i_2_n_5 }));
  FDRE \tmp10_1_0_mid2_reg_1401_reg[1] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(tmp10_1_0_mid2_fu_722_p2[1]),
        .Q(tmp10_1_0_mid2_reg_1401[1]),
        .R(1'b0));
  CARRY4 \tmp10_1_0_mid2_reg_1401_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\tmp10_1_0_mid2_reg_1401_reg[1]_i_1_n_5 ,\tmp10_1_0_mid2_reg_1401_reg[1]_i_1_n_6 ,\tmp10_1_0_mid2_reg_1401_reg[1]_i_1_n_7 ,\tmp10_1_0_mid2_reg_1401_reg[1]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\tmp10_1_0_mid2_reg_1401[1]_i_2_n_5 ,1'b0,\tmp10_1_0_mid2_reg_1401[1]_i_3_n_5 ,1'b0}),
        .O({\tmp10_1_0_mid2_reg_1401_reg[1]_i_1_n_9 ,\tmp10_1_0_mid2_reg_1401_reg[1]_i_1_n_10 ,tmp10_1_0_mid2_fu_722_p2[1:0]}),
        .S({\tmp10_1_0_mid2_reg_1401[1]_i_4_n_5 ,\tmp10_1_0_mid2_reg_1401[1]_i_5_n_5 ,\tmp10_1_0_mid2_reg_1401[1]_i_6_n_5 ,\tmp10_1_0_mid2_reg_1401[1]_i_7_n_5 }));
  FDRE \tmp10_1_0_mid2_reg_1401_reg[2] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(tmp10_1_0_mid2_fu_722_p2[2]),
        .Q(tmp10_1_0_mid2_reg_1401[2]),
        .R(1'b0));
  FDRE \tmp10_1_0_mid2_reg_1401_reg[3] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(tmp10_1_0_mid2_fu_722_p2[3]),
        .Q(tmp10_1_0_mid2_reg_1401[3]),
        .R(1'b0));
  FDRE \tmp10_1_0_mid2_reg_1401_reg[4] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(tmp10_1_0_mid2_fu_722_p2[4]),
        .Q(tmp10_1_0_mid2_reg_1401[4]),
        .R(1'b0));
  FDRE \tmp10_1_0_mid2_reg_1401_reg[5] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(tmp10_1_0_mid2_fu_722_p2[5]),
        .Q(tmp10_1_0_mid2_reg_1401[5]),
        .R(1'b0));
  CARRY4 \tmp10_1_0_mid2_reg_1401_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\tmp10_1_0_mid2_reg_1401_reg[5]_i_1_n_5 ,\tmp10_1_0_mid2_reg_1401_reg[5]_i_1_n_6 ,\tmp10_1_0_mid2_reg_1401_reg[5]_i_1_n_7 ,\tmp10_1_0_mid2_reg_1401_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\tmp10_1_0_mid2_reg_1401[5]_i_2_n_5 ,\tmp10_1_0_mid2_reg_1401[5]_i_3_n_5 ,\tmp10_1_0_mid2_reg_1401_reg[1]_i_1_n_9 ,1'b0}),
        .O(tmp10_1_0_mid2_fu_722_p2[5:2]),
        .S({\tmp10_1_0_mid2_reg_1401[5]_i_4_n_5 ,\tmp10_1_0_mid2_reg_1401[5]_i_5_n_5 ,\tmp10_1_0_mid2_reg_1401[5]_i_6_n_5 ,\tmp10_1_0_mid2_reg_1401_reg[1]_i_1_n_10 }));
  FDRE \tmp10_1_0_mid2_reg_1401_reg[6] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(tmp10_1_0_mid2_fu_722_p2[6]),
        .Q(tmp10_1_0_mid2_reg_1401[6]),
        .R(1'b0));
  FDRE \tmp10_1_0_mid2_reg_1401_reg[7] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(tmp10_1_0_mid2_fu_722_p2[7]),
        .Q(tmp10_1_0_mid2_reg_1401[7]),
        .R(1'b0));
  FDRE \tmp10_1_0_mid2_reg_1401_reg[8] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(tmp10_1_0_mid2_fu_722_p2[8]),
        .Q(tmp10_1_0_mid2_reg_1401[8]),
        .R(1'b0));
  FDRE \tmp10_1_0_mid2_reg_1401_reg[9] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(tmp10_1_0_mid2_fu_722_p2[9]),
        .Q(tmp10_1_0_mid2_reg_1401[9]),
        .R(1'b0));
  CARRY4 \tmp10_1_0_mid2_reg_1401_reg[9]_i_1 
       (.CI(\tmp10_1_0_mid2_reg_1401_reg[5]_i_1_n_5 ),
        .CO({\tmp10_1_0_mid2_reg_1401_reg[9]_i_1_n_5 ,\tmp10_1_0_mid2_reg_1401_reg[9]_i_1_n_6 ,\tmp10_1_0_mid2_reg_1401_reg[9]_i_1_n_7 ,\tmp10_1_0_mid2_reg_1401_reg[9]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\tmp10_1_0_mid2_reg_1401[9]_i_2_n_5 ,\tmp10_1_0_mid2_reg_1401[9]_i_3_n_5 ,\tmp10_1_0_mid2_reg_1401[9]_i_4_n_5 ,\tmp10_1_0_mid2_reg_1401[9]_i_5_n_5 }),
        .O(tmp10_1_0_mid2_fu_722_p2[9:6]),
        .S({\tmp10_1_0_mid2_reg_1401[9]_i_6_n_5 ,\tmp10_1_0_mid2_reg_1401[9]_i_7_n_5 ,\tmp10_1_0_mid2_reg_1401[9]_i_8_n_5 ,\tmp10_1_0_mid2_reg_1401[9]_i_9_n_5 }));
  CARRY4 \tmp10_1_0_mid2_reg_1401_reg[9]_i_10 
       (.CI(\tmp10_1_0_mid2_reg_1401_reg[1]_i_1_n_5 ),
        .CO({\tmp10_1_0_mid2_reg_1401_reg[9]_i_10_n_5 ,\NLW_tmp10_1_0_mid2_reg_1401_reg[9]_i_10_CO_UNCONNECTED [2],\tmp10_1_0_mid2_reg_1401_reg[9]_i_10_n_7 ,\tmp10_1_0_mid2_reg_1401_reg[9]_i_10_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp10_1_0_mid2_reg_1401_reg[9]_i_10_O_UNCONNECTED [3],\tmp10_1_0_mid2_reg_1401_reg[9]_i_10_n_10 ,\tmp10_1_0_mid2_reg_1401_reg[9]_i_10_n_11 ,\tmp10_1_0_mid2_reg_1401_reg[9]_i_10_n_12 }),
        .S({1'b1,\tmp10_1_0_mid2_reg_1401[9]_i_15_n_5 ,\tmp10_1_0_mid2_reg_1401[9]_i_16_n_5 ,\tmp10_1_0_mid2_reg_1401[9]_i_17_n_5 }));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tmp10_1_0_mid2_v_v_reg_1355[0]_i_1 
       (.I0(tmp10_0_0_mid2_v_v_reg_1306[0]),
        .O(\tmp10_1_0_mid2_v_v_reg_1355[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp10_1_0_mid2_v_v_reg_1355[1]_i_1 
       (.I0(tmp10_0_0_mid2_v_v_reg_1306[0]),
        .I1(tmp10_0_0_mid2_v_v_reg_1306[1]),
        .O(\tmp10_1_0_mid2_v_v_reg_1355[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \tmp10_1_0_mid2_v_v_reg_1355[2]_i_1 
       (.I0(tmp10_0_0_mid2_v_v_reg_1306[0]),
        .I1(tmp10_0_0_mid2_v_v_reg_1306[1]),
        .I2(tmp10_0_0_mid2_v_v_reg_1306[2]),
        .O(\tmp10_1_0_mid2_v_v_reg_1355[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \tmp10_1_0_mid2_v_v_reg_1355[3]_i_1 
       (.I0(tmp10_0_0_mid2_v_v_reg_1306[1]),
        .I1(tmp10_0_0_mid2_v_v_reg_1306[0]),
        .I2(tmp10_0_0_mid2_v_v_reg_1306[2]),
        .I3(tmp10_0_0_mid2_v_v_reg_1306[3]),
        .O(\tmp10_1_0_mid2_v_v_reg_1355[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \tmp10_1_0_mid2_v_v_reg_1355[4]_i_1 
       (.I0(tmp10_0_0_mid2_v_v_reg_1306[2]),
        .I1(tmp10_0_0_mid2_v_v_reg_1306[0]),
        .I2(tmp10_0_0_mid2_v_v_reg_1306[1]),
        .I3(tmp10_0_0_mid2_v_v_reg_1306[3]),
        .I4(tmp10_0_0_mid2_v_v_reg_1306[4]),
        .O(\tmp10_1_0_mid2_v_v_reg_1355[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \tmp10_1_0_mid2_v_v_reg_1355[5]_i_1 
       (.I0(tmp10_0_0_mid2_v_v_reg_1306[3]),
        .I1(tmp10_0_0_mid2_v_v_reg_1306[1]),
        .I2(tmp10_0_0_mid2_v_v_reg_1306[0]),
        .I3(tmp10_0_0_mid2_v_v_reg_1306[2]),
        .I4(tmp10_0_0_mid2_v_v_reg_1306[4]),
        .I5(tmp10_0_0_mid2_v_v_reg_1306[5]),
        .O(\tmp10_1_0_mid2_v_v_reg_1355[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \tmp10_1_0_mid2_v_v_reg_1355[6]_i_1 
       (.I0(\tmp10_1_0_mid2_v_v_reg_1355[6]_i_2_n_5 ),
        .I1(tmp10_0_0_mid2_v_v_reg_1306[5]),
        .I2(tmp10_0_0_mid2_v_v_reg_1306[6]),
        .O(\tmp10_1_0_mid2_v_v_reg_1355[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \tmp10_1_0_mid2_v_v_reg_1355[6]_i_2 
       (.I0(tmp10_0_0_mid2_v_v_reg_1306[4]),
        .I1(tmp10_0_0_mid2_v_v_reg_1306[2]),
        .I2(tmp10_0_0_mid2_v_v_reg_1306[0]),
        .I3(tmp10_0_0_mid2_v_v_reg_1306[1]),
        .I4(tmp10_0_0_mid2_v_v_reg_1306[3]),
        .O(\tmp10_1_0_mid2_v_v_reg_1355[6]_i_2_n_5 ));
  FDRE \tmp10_1_0_mid2_v_v_reg_1355_reg[0] 
       (.C(ap_clk),
        .CE(add_ln24_11_reg_13380),
        .D(\tmp10_1_0_mid2_v_v_reg_1355[0]_i_1_n_5 ),
        .Q(tmp10_1_0_mid2_v_v_reg_1355[0]),
        .R(1'b0));
  FDRE \tmp10_1_0_mid2_v_v_reg_1355_reg[1] 
       (.C(ap_clk),
        .CE(add_ln24_11_reg_13380),
        .D(\tmp10_1_0_mid2_v_v_reg_1355[1]_i_1_n_5 ),
        .Q(tmp10_1_0_mid2_v_v_reg_1355[1]),
        .R(1'b0));
  FDRE \tmp10_1_0_mid2_v_v_reg_1355_reg[2] 
       (.C(ap_clk),
        .CE(add_ln24_11_reg_13380),
        .D(\tmp10_1_0_mid2_v_v_reg_1355[2]_i_1_n_5 ),
        .Q(tmp10_1_0_mid2_v_v_reg_1355[2]),
        .R(1'b0));
  FDRE \tmp10_1_0_mid2_v_v_reg_1355_reg[3] 
       (.C(ap_clk),
        .CE(add_ln24_11_reg_13380),
        .D(\tmp10_1_0_mid2_v_v_reg_1355[3]_i_1_n_5 ),
        .Q(tmp10_1_0_mid2_v_v_reg_1355[3]),
        .R(1'b0));
  FDRE \tmp10_1_0_mid2_v_v_reg_1355_reg[4] 
       (.C(ap_clk),
        .CE(add_ln24_11_reg_13380),
        .D(\tmp10_1_0_mid2_v_v_reg_1355[4]_i_1_n_5 ),
        .Q(tmp10_1_0_mid2_v_v_reg_1355[4]),
        .R(1'b0));
  FDRE \tmp10_1_0_mid2_v_v_reg_1355_reg[5] 
       (.C(ap_clk),
        .CE(add_ln24_11_reg_13380),
        .D(\tmp10_1_0_mid2_v_v_reg_1355[5]_i_1_n_5 ),
        .Q(tmp10_1_0_mid2_v_v_reg_1355[5]),
        .R(1'b0));
  FDRE \tmp10_1_0_mid2_v_v_reg_1355_reg[6] 
       (.C(ap_clk),
        .CE(add_ln24_11_reg_13380),
        .D(\tmp10_1_0_mid2_v_v_reg_1355[6]_i_1_n_5 ),
        .Q(tmp10_1_0_mid2_v_v_reg_1355[6]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7000)) 
    \tmp10_2_0_mid2_reg_1408[10]_i_2 
       (.I0(tmp_2_reg_1143[8]),
        .I1(tmp10_2_0_mid2_v_v_reg_1360[5]),
        .I2(tmp_2_reg_1143[10]),
        .I3(tmp10_2_0_mid2_v_v_reg_1360[6]),
        .O(\tmp10_2_0_mid2_reg_1408[10]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp10_2_0_mid2_reg_1408[1]_i_2 
       (.I0(tmp_2_reg_1143[8]),
        .I1(tmp10_2_0_mid2_v_v_reg_1360[3]),
        .O(\tmp10_2_0_mid2_reg_1408[1]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp10_2_0_mid2_reg_1408[1]_i_3 
       (.I0(tmp10_2_0_mid2_v_v_reg_1360[1]),
        .I1(tmp_2_reg_1143[8]),
        .O(\tmp10_2_0_mid2_reg_1408[1]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp10_2_0_mid2_reg_1408[1]_i_4 
       (.I0(tmp_2_reg_1143[8]),
        .I1(tmp10_2_0_mid2_v_v_reg_1360[3]),
        .O(\tmp10_2_0_mid2_reg_1408[1]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp10_2_0_mid2_reg_1408[1]_i_5 
       (.I0(tmp_2_reg_1143[8]),
        .I1(tmp10_2_0_mid2_v_v_reg_1360[2]),
        .O(\tmp10_2_0_mid2_reg_1408[1]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp10_2_0_mid2_reg_1408[1]_i_6 
       (.I0(tmp10_2_0_mid2_v_v_reg_1360[1]),
        .I1(tmp_2_reg_1143[8]),
        .O(\tmp10_2_0_mid2_reg_1408[1]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp10_2_0_mid2_reg_1408[1]_i_7 
       (.I0(tmp10_2_0_mid2_v_v_reg_1360[0]),
        .I1(tmp_2_reg_1143[8]),
        .O(\tmp10_2_0_mid2_reg_1408[1]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp10_2_0_mid2_reg_1408[5]_i_2 
       (.I0(tmp_2_reg_1143[10]),
        .I1(tmp10_2_0_mid2_v_v_reg_1360[1]),
        .I2(\tmp10_2_0_mid2_reg_1408_reg[9]_i_10_n_11 ),
        .O(\tmp10_2_0_mid2_reg_1408[5]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp10_2_0_mid2_reg_1408[5]_i_3 
       (.I0(tmp_2_reg_1143[10]),
        .I1(tmp10_2_0_mid2_v_v_reg_1360[0]),
        .I2(\tmp10_2_0_mid2_reg_1408_reg[9]_i_10_n_12 ),
        .O(\tmp10_2_0_mid2_reg_1408[5]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h9669A5A56969A5A5)) 
    \tmp10_2_0_mid2_reg_1408[5]_i_4 
       (.I0(\tmp10_2_0_mid2_reg_1408_reg[9]_i_10_n_11 ),
        .I1(tmp10_2_0_mid2_v_v_reg_1360[1]),
        .I2(\tmp10_2_0_mid2_reg_1408[5]_i_7_n_5 ),
        .I3(\tmp10_2_0_mid2_reg_1408_reg[9]_i_10_n_12 ),
        .I4(tmp_2_reg_1143[10]),
        .I5(tmp10_2_0_mid2_v_v_reg_1360[0]),
        .O(\tmp10_2_0_mid2_reg_1408[5]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    \tmp10_2_0_mid2_reg_1408[5]_i_5 
       (.I0(\tmp10_2_0_mid2_reg_1408_reg[9]_i_10_n_12 ),
        .I1(tmp10_2_0_mid2_v_v_reg_1360[0]),
        .I2(tmp_2_reg_1143[10]),
        .I3(tmp_2_reg_1143[8]),
        .I4(tmp10_2_0_mid2_v_v_reg_1360[1]),
        .O(\tmp10_2_0_mid2_reg_1408[5]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \tmp10_2_0_mid2_reg_1408[5]_i_6 
       (.I0(\tmp10_2_0_mid2_reg_1408_reg[1]_i_1_n_9 ),
        .I1(tmp_2_reg_1143[8]),
        .I2(tmp10_2_0_mid2_v_v_reg_1360[0]),
        .O(\tmp10_2_0_mid2_reg_1408[5]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp10_2_0_mid2_reg_1408[5]_i_7 
       (.I0(tmp10_2_0_mid2_v_v_reg_1360[2]),
        .I1(tmp_2_reg_1143[8]),
        .O(\tmp10_2_0_mid2_reg_1408[5]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp10_2_0_mid2_reg_1408[9]_i_11 
       (.I0(tmp10_2_0_mid2_v_v_reg_1360[4]),
        .I1(tmp_2_reg_1143[8]),
        .O(\tmp10_2_0_mid2_reg_1408[9]_i_11_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \tmp10_2_0_mid2_reg_1408[9]_i_12 
       (.I0(tmp10_2_0_mid2_v_v_reg_1360[0]),
        .I1(tmp_2_reg_1143[10]),
        .I2(\tmp10_2_0_mid2_reg_1408_reg[9]_i_10_n_12 ),
        .I3(tmp_2_reg_1143[8]),
        .I4(tmp10_2_0_mid2_v_v_reg_1360[2]),
        .O(\tmp10_2_0_mid2_reg_1408[9]_i_12_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp10_2_0_mid2_reg_1408[9]_i_13 
       (.I0(tmp10_2_0_mid2_v_v_reg_1360[5]),
        .I1(tmp_2_reg_1143[8]),
        .O(\tmp10_2_0_mid2_reg_1408[9]_i_13_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \tmp10_2_0_mid2_reg_1408[9]_i_14 
       (.I0(tmp_2_reg_1143[10]),
        .I1(tmp10_2_0_mid2_v_v_reg_1360[3]),
        .I2(\tmp10_2_0_mid2_reg_1408_reg[9]_i_10_n_5 ),
        .O(\tmp10_2_0_mid2_reg_1408[9]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp10_2_0_mid2_reg_1408[9]_i_15 
       (.I0(tmp_2_reg_1143[8]),
        .I1(tmp10_2_0_mid2_v_v_reg_1360[6]),
        .O(\tmp10_2_0_mid2_reg_1408[9]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp10_2_0_mid2_reg_1408[9]_i_16 
       (.I0(tmp_2_reg_1143[8]),
        .I1(tmp10_2_0_mid2_v_v_reg_1360[5]),
        .O(\tmp10_2_0_mid2_reg_1408[9]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp10_2_0_mid2_reg_1408[9]_i_17 
       (.I0(tmp_2_reg_1143[8]),
        .I1(tmp10_2_0_mid2_v_v_reg_1360[4]),
        .O(\tmp10_2_0_mid2_reg_1408[9]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'hCC80800080008000)) 
    \tmp10_2_0_mid2_reg_1408[9]_i_2 
       (.I0(\tmp10_2_0_mid2_reg_1408_reg[9]_i_10_n_5 ),
        .I1(tmp_2_reg_1143[10]),
        .I2(tmp10_2_0_mid2_v_v_reg_1360[3]),
        .I3(tmp10_2_0_mid2_v_v_reg_1360[4]),
        .I4(tmp_2_reg_1143[8]),
        .I5(tmp10_2_0_mid2_v_v_reg_1360[5]),
        .O(\tmp10_2_0_mid2_reg_1408[9]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h00808000B3CCFF80)) 
    \tmp10_2_0_mid2_reg_1408[9]_i_3 
       (.I0(\tmp10_2_0_mid2_reg_1408_reg[9]_i_10_n_10 ),
        .I1(tmp_2_reg_1143[10]),
        .I2(tmp10_2_0_mid2_v_v_reg_1360[2]),
        .I3(\tmp10_2_0_mid2_reg_1408_reg[9]_i_10_n_5 ),
        .I4(tmp10_2_0_mid2_v_v_reg_1360[3]),
        .I5(\tmp10_2_0_mid2_reg_1408[9]_i_11_n_5 ),
        .O(\tmp10_2_0_mid2_reg_1408[9]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hBEEE288828882888)) 
    \tmp10_2_0_mid2_reg_1408[9]_i_4 
       (.I0(\tmp10_2_0_mid2_reg_1408[9]_i_12_n_5 ),
        .I1(\tmp10_2_0_mid2_reg_1408_reg[9]_i_10_n_10 ),
        .I2(tmp10_2_0_mid2_v_v_reg_1360[2]),
        .I3(tmp_2_reg_1143[10]),
        .I4(tmp_2_reg_1143[8]),
        .I5(tmp10_2_0_mid2_v_v_reg_1360[3]),
        .O(\tmp10_2_0_mid2_reg_1408[9]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h6999966696669666)) 
    \tmp10_2_0_mid2_reg_1408[9]_i_5 
       (.I0(\tmp10_2_0_mid2_reg_1408[9]_i_12_n_5 ),
        .I1(\tmp10_2_0_mid2_reg_1408_reg[9]_i_10_n_10 ),
        .I2(tmp10_2_0_mid2_v_v_reg_1360[2]),
        .I3(tmp_2_reg_1143[10]),
        .I4(tmp_2_reg_1143[8]),
        .I5(tmp10_2_0_mid2_v_v_reg_1360[3]),
        .O(\tmp10_2_0_mid2_reg_1408[9]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    \tmp10_2_0_mid2_reg_1408[9]_i_6 
       (.I0(\tmp10_2_0_mid2_reg_1408[9]_i_2_n_5 ),
        .I1(tmp10_2_0_mid2_v_v_reg_1360[6]),
        .I2(tmp_2_reg_1143[8]),
        .I3(tmp10_2_0_mid2_v_v_reg_1360[5]),
        .I4(tmp_2_reg_1143[10]),
        .O(\tmp10_2_0_mid2_reg_1408[9]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9699699969996999)) 
    \tmp10_2_0_mid2_reg_1408[9]_i_7 
       (.I0(\tmp10_2_0_mid2_reg_1408[9]_i_3_n_5 ),
        .I1(\tmp10_2_0_mid2_reg_1408[9]_i_13_n_5 ),
        .I2(tmp10_2_0_mid2_v_v_reg_1360[4]),
        .I3(tmp_2_reg_1143[10]),
        .I4(\tmp10_2_0_mid2_reg_1408_reg[9]_i_10_n_5 ),
        .I5(tmp10_2_0_mid2_v_v_reg_1360[3]),
        .O(\tmp10_2_0_mid2_reg_1408[9]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h9669696969696969)) 
    \tmp10_2_0_mid2_reg_1408[9]_i_8 
       (.I0(\tmp10_2_0_mid2_reg_1408[9]_i_4_n_5 ),
        .I1(\tmp10_2_0_mid2_reg_1408[9]_i_11_n_5 ),
        .I2(\tmp10_2_0_mid2_reg_1408[9]_i_14_n_5 ),
        .I3(\tmp10_2_0_mid2_reg_1408_reg[9]_i_10_n_10 ),
        .I4(tmp_2_reg_1143[10]),
        .I5(tmp10_2_0_mid2_v_v_reg_1360[2]),
        .O(\tmp10_2_0_mid2_reg_1408[9]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \tmp10_2_0_mid2_reg_1408[9]_i_9 
       (.I0(\tmp10_2_0_mid2_reg_1408[9]_i_5_n_5 ),
        .I1(\tmp10_2_0_mid2_reg_1408_reg[9]_i_10_n_11 ),
        .I2(tmp10_2_0_mid2_v_v_reg_1360[1]),
        .I3(tmp_2_reg_1143[10]),
        .O(\tmp10_2_0_mid2_reg_1408[9]_i_9_n_5 ));
  FDRE \tmp10_2_0_mid2_reg_1408_reg[0] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(tmp10_2_0_mid2_fu_730_p2[0]),
        .Q(tmp10_2_0_mid2_reg_1408[0]),
        .R(1'b0));
  FDRE \tmp10_2_0_mid2_reg_1408_reg[10] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(tmp10_2_0_mid2_fu_730_p2[10]),
        .Q(tmp10_2_0_mid2_reg_1408[10]),
        .R(1'b0));
  CARRY4 \tmp10_2_0_mid2_reg_1408_reg[10]_i_1 
       (.CI(\tmp10_2_0_mid2_reg_1408_reg[9]_i_1_n_5 ),
        .CO(\NLW_tmp10_2_0_mid2_reg_1408_reg[10]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp10_2_0_mid2_reg_1408_reg[10]_i_1_O_UNCONNECTED [3:1],tmp10_2_0_mid2_fu_730_p2[10]}),
        .S({1'b0,1'b0,1'b0,\tmp10_2_0_mid2_reg_1408[10]_i_2_n_5 }));
  FDRE \tmp10_2_0_mid2_reg_1408_reg[1] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(tmp10_2_0_mid2_fu_730_p2[1]),
        .Q(tmp10_2_0_mid2_reg_1408[1]),
        .R(1'b0));
  CARRY4 \tmp10_2_0_mid2_reg_1408_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\tmp10_2_0_mid2_reg_1408_reg[1]_i_1_n_5 ,\tmp10_2_0_mid2_reg_1408_reg[1]_i_1_n_6 ,\tmp10_2_0_mid2_reg_1408_reg[1]_i_1_n_7 ,\tmp10_2_0_mid2_reg_1408_reg[1]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\tmp10_2_0_mid2_reg_1408[1]_i_2_n_5 ,1'b0,\tmp10_2_0_mid2_reg_1408[1]_i_3_n_5 ,1'b0}),
        .O({\tmp10_2_0_mid2_reg_1408_reg[1]_i_1_n_9 ,\tmp10_2_0_mid2_reg_1408_reg[1]_i_1_n_10 ,tmp10_2_0_mid2_fu_730_p2[1:0]}),
        .S({\tmp10_2_0_mid2_reg_1408[1]_i_4_n_5 ,\tmp10_2_0_mid2_reg_1408[1]_i_5_n_5 ,\tmp10_2_0_mid2_reg_1408[1]_i_6_n_5 ,\tmp10_2_0_mid2_reg_1408[1]_i_7_n_5 }));
  FDRE \tmp10_2_0_mid2_reg_1408_reg[2] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(tmp10_2_0_mid2_fu_730_p2[2]),
        .Q(tmp10_2_0_mid2_reg_1408[2]),
        .R(1'b0));
  FDRE \tmp10_2_0_mid2_reg_1408_reg[3] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(tmp10_2_0_mid2_fu_730_p2[3]),
        .Q(tmp10_2_0_mid2_reg_1408[3]),
        .R(1'b0));
  FDRE \tmp10_2_0_mid2_reg_1408_reg[4] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(tmp10_2_0_mid2_fu_730_p2[4]),
        .Q(tmp10_2_0_mid2_reg_1408[4]),
        .R(1'b0));
  FDRE \tmp10_2_0_mid2_reg_1408_reg[5] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(tmp10_2_0_mid2_fu_730_p2[5]),
        .Q(tmp10_2_0_mid2_reg_1408[5]),
        .R(1'b0));
  CARRY4 \tmp10_2_0_mid2_reg_1408_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\tmp10_2_0_mid2_reg_1408_reg[5]_i_1_n_5 ,\tmp10_2_0_mid2_reg_1408_reg[5]_i_1_n_6 ,\tmp10_2_0_mid2_reg_1408_reg[5]_i_1_n_7 ,\tmp10_2_0_mid2_reg_1408_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\tmp10_2_0_mid2_reg_1408[5]_i_2_n_5 ,\tmp10_2_0_mid2_reg_1408[5]_i_3_n_5 ,\tmp10_2_0_mid2_reg_1408_reg[1]_i_1_n_9 ,1'b0}),
        .O(tmp10_2_0_mid2_fu_730_p2[5:2]),
        .S({\tmp10_2_0_mid2_reg_1408[5]_i_4_n_5 ,\tmp10_2_0_mid2_reg_1408[5]_i_5_n_5 ,\tmp10_2_0_mid2_reg_1408[5]_i_6_n_5 ,\tmp10_2_0_mid2_reg_1408_reg[1]_i_1_n_10 }));
  FDRE \tmp10_2_0_mid2_reg_1408_reg[6] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(tmp10_2_0_mid2_fu_730_p2[6]),
        .Q(tmp10_2_0_mid2_reg_1408[6]),
        .R(1'b0));
  FDRE \tmp10_2_0_mid2_reg_1408_reg[7] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(tmp10_2_0_mid2_fu_730_p2[7]),
        .Q(tmp10_2_0_mid2_reg_1408[7]),
        .R(1'b0));
  FDRE \tmp10_2_0_mid2_reg_1408_reg[8] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(tmp10_2_0_mid2_fu_730_p2[8]),
        .Q(tmp10_2_0_mid2_reg_1408[8]),
        .R(1'b0));
  FDRE \tmp10_2_0_mid2_reg_1408_reg[9] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(tmp10_2_0_mid2_fu_730_p2[9]),
        .Q(tmp10_2_0_mid2_reg_1408[9]),
        .R(1'b0));
  CARRY4 \tmp10_2_0_mid2_reg_1408_reg[9]_i_1 
       (.CI(\tmp10_2_0_mid2_reg_1408_reg[5]_i_1_n_5 ),
        .CO({\tmp10_2_0_mid2_reg_1408_reg[9]_i_1_n_5 ,\tmp10_2_0_mid2_reg_1408_reg[9]_i_1_n_6 ,\tmp10_2_0_mid2_reg_1408_reg[9]_i_1_n_7 ,\tmp10_2_0_mid2_reg_1408_reg[9]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\tmp10_2_0_mid2_reg_1408[9]_i_2_n_5 ,\tmp10_2_0_mid2_reg_1408[9]_i_3_n_5 ,\tmp10_2_0_mid2_reg_1408[9]_i_4_n_5 ,\tmp10_2_0_mid2_reg_1408[9]_i_5_n_5 }),
        .O(tmp10_2_0_mid2_fu_730_p2[9:6]),
        .S({\tmp10_2_0_mid2_reg_1408[9]_i_6_n_5 ,\tmp10_2_0_mid2_reg_1408[9]_i_7_n_5 ,\tmp10_2_0_mid2_reg_1408[9]_i_8_n_5 ,\tmp10_2_0_mid2_reg_1408[9]_i_9_n_5 }));
  CARRY4 \tmp10_2_0_mid2_reg_1408_reg[9]_i_10 
       (.CI(\tmp10_2_0_mid2_reg_1408_reg[1]_i_1_n_5 ),
        .CO({\tmp10_2_0_mid2_reg_1408_reg[9]_i_10_n_5 ,\NLW_tmp10_2_0_mid2_reg_1408_reg[9]_i_10_CO_UNCONNECTED [2],\tmp10_2_0_mid2_reg_1408_reg[9]_i_10_n_7 ,\tmp10_2_0_mid2_reg_1408_reg[9]_i_10_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp10_2_0_mid2_reg_1408_reg[9]_i_10_O_UNCONNECTED [3],\tmp10_2_0_mid2_reg_1408_reg[9]_i_10_n_10 ,\tmp10_2_0_mid2_reg_1408_reg[9]_i_10_n_11 ,\tmp10_2_0_mid2_reg_1408_reg[9]_i_10_n_12 }),
        .S({1'b1,\tmp10_2_0_mid2_reg_1408[9]_i_15_n_5 ,\tmp10_2_0_mid2_reg_1408[9]_i_16_n_5 ,\tmp10_2_0_mid2_reg_1408[9]_i_17_n_5 }));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp10_2_0_mid2_v_v_reg_1360[1]_i_1 
       (.I0(tmp10_0_0_mid2_v_v_reg_1306[1]),
        .O(\tmp10_2_0_mid2_v_v_reg_1360[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp10_2_0_mid2_v_v_reg_1360[2]_i_1 
       (.I0(tmp10_0_0_mid2_v_v_reg_1306[1]),
        .I1(tmp10_0_0_mid2_v_v_reg_1306[2]),
        .O(\tmp10_2_0_mid2_v_v_reg_1360[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \tmp10_2_0_mid2_v_v_reg_1360[3]_i_1 
       (.I0(tmp10_0_0_mid2_v_v_reg_1306[1]),
        .I1(tmp10_0_0_mid2_v_v_reg_1306[2]),
        .I2(tmp10_0_0_mid2_v_v_reg_1306[3]),
        .O(\tmp10_2_0_mid2_v_v_reg_1360[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \tmp10_2_0_mid2_v_v_reg_1360[4]_i_1 
       (.I0(tmp10_0_0_mid2_v_v_reg_1306[2]),
        .I1(tmp10_0_0_mid2_v_v_reg_1306[1]),
        .I2(tmp10_0_0_mid2_v_v_reg_1306[3]),
        .I3(tmp10_0_0_mid2_v_v_reg_1306[4]),
        .O(\tmp10_2_0_mid2_v_v_reg_1360[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \tmp10_2_0_mid2_v_v_reg_1360[5]_i_1 
       (.I0(tmp10_0_0_mid2_v_v_reg_1306[3]),
        .I1(tmp10_0_0_mid2_v_v_reg_1306[1]),
        .I2(tmp10_0_0_mid2_v_v_reg_1306[2]),
        .I3(tmp10_0_0_mid2_v_v_reg_1306[4]),
        .I4(tmp10_0_0_mid2_v_v_reg_1306[5]),
        .O(\tmp10_2_0_mid2_v_v_reg_1360[5]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp10_2_0_mid2_v_v_reg_1360[6]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\icmp_ln23_reg_1170_reg_n_5_[0] ),
        .O(add_ln24_11_reg_13380));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \tmp10_2_0_mid2_v_v_reg_1360[6]_i_2 
       (.I0(tmp10_0_0_mid2_v_v_reg_1306[4]),
        .I1(tmp10_0_0_mid2_v_v_reg_1306[2]),
        .I2(tmp10_0_0_mid2_v_v_reg_1306[1]),
        .I3(tmp10_0_0_mid2_v_v_reg_1306[3]),
        .I4(tmp10_0_0_mid2_v_v_reg_1306[5]),
        .I5(tmp10_0_0_mid2_v_v_reg_1306[6]),
        .O(\tmp10_2_0_mid2_v_v_reg_1360[6]_i_2_n_5 ));
  FDRE \tmp10_2_0_mid2_v_v_reg_1360_reg[0] 
       (.C(ap_clk),
        .CE(add_ln24_11_reg_13380),
        .D(tmp10_0_0_mid2_v_v_reg_1306[0]),
        .Q(tmp10_2_0_mid2_v_v_reg_1360[0]),
        .R(1'b0));
  FDRE \tmp10_2_0_mid2_v_v_reg_1360_reg[1] 
       (.C(ap_clk),
        .CE(add_ln24_11_reg_13380),
        .D(\tmp10_2_0_mid2_v_v_reg_1360[1]_i_1_n_5 ),
        .Q(tmp10_2_0_mid2_v_v_reg_1360[1]),
        .R(1'b0));
  FDRE \tmp10_2_0_mid2_v_v_reg_1360_reg[2] 
       (.C(ap_clk),
        .CE(add_ln24_11_reg_13380),
        .D(\tmp10_2_0_mid2_v_v_reg_1360[2]_i_1_n_5 ),
        .Q(tmp10_2_0_mid2_v_v_reg_1360[2]),
        .R(1'b0));
  FDRE \tmp10_2_0_mid2_v_v_reg_1360_reg[3] 
       (.C(ap_clk),
        .CE(add_ln24_11_reg_13380),
        .D(\tmp10_2_0_mid2_v_v_reg_1360[3]_i_1_n_5 ),
        .Q(tmp10_2_0_mid2_v_v_reg_1360[3]),
        .R(1'b0));
  FDRE \tmp10_2_0_mid2_v_v_reg_1360_reg[4] 
       (.C(ap_clk),
        .CE(add_ln24_11_reg_13380),
        .D(\tmp10_2_0_mid2_v_v_reg_1360[4]_i_1_n_5 ),
        .Q(tmp10_2_0_mid2_v_v_reg_1360[4]),
        .R(1'b0));
  FDRE \tmp10_2_0_mid2_v_v_reg_1360_reg[5] 
       (.C(ap_clk),
        .CE(add_ln24_11_reg_13380),
        .D(\tmp10_2_0_mid2_v_v_reg_1360[5]_i_1_n_5 ),
        .Q(tmp10_2_0_mid2_v_v_reg_1360[5]),
        .R(1'b0));
  FDRE \tmp10_2_0_mid2_v_v_reg_1360_reg[6] 
       (.C(ap_clk),
        .CE(add_ln24_11_reg_13380),
        .D(\tmp10_2_0_mid2_v_v_reg_1360[6]_i_2_n_5 ),
        .Q(tmp10_2_0_mid2_v_v_reg_1360[6]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h515DAEA2)) 
    \tmp11_reg_1204[0]_i_1 
       (.I0(\out_h_0_reg_334_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln23_reg_1170_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(select_ln32_reg_1463[0]),
        .I4(mul_ln48_reg_1164[0]),
        .O(tmp11_fu_499_p2[0]));
  LUT6 #(
    .INIT(64'hB80047FF47FFB800)) 
    \tmp11_reg_1204[1]_i_1 
       (.I0(select_ln32_reg_1463[0]),
        .I1(out_h_0_reg_3340),
        .I2(\out_h_0_reg_334_reg_n_5_[0] ),
        .I3(mul_ln48_reg_1164[0]),
        .I4(mul_ln48_reg_1164[1]),
        .I5(\select_ln24_reg_1214[1]_i_1_n_5 ),
        .O(tmp11_fu_499_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h96999666)) 
    \tmp11_reg_1204[2]_i_1 
       (.I0(\tmp11_reg_1204[2]_i_2_n_5 ),
        .I1(mul_ln48_reg_1164[2]),
        .I2(select_ln32_reg_1463[2]),
        .I3(out_h_0_reg_3340),
        .I4(\out_h_0_reg_334_reg_n_5_[2] ),
        .O(tmp11_fu_499_p2[2]));
  LUT6 #(
    .INIT(64'hFFFFB800B8000000)) 
    \tmp11_reg_1204[2]_i_2 
       (.I0(select_ln32_reg_1463[0]),
        .I1(out_h_0_reg_3340),
        .I2(\out_h_0_reg_334_reg_n_5_[0] ),
        .I3(mul_ln48_reg_1164[0]),
        .I4(mul_ln48_reg_1164[1]),
        .I5(\select_ln24_reg_1214[1]_i_1_n_5 ),
        .O(\tmp11_reg_1204[2]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \tmp11_reg_1204[3]_i_1 
       (.I0(\tmp11_reg_1204[6]_i_2_n_5 ),
        .I1(mul_ln48_reg_1164[3]),
        .I2(select_ln32_reg_1463[3]),
        .I3(out_h_0_reg_3340),
        .I4(\out_h_0_reg_334_reg_n_5_[3] ),
        .O(tmp11_fu_499_p2[3]));
  LUT6 #(
    .INIT(64'h001D1DFFFFE2E200)) 
    \tmp11_reg_1204[4]_i_1 
       (.I0(\out_h_0_reg_334_reg_n_5_[3] ),
        .I1(out_h_0_reg_3340),
        .I2(select_ln32_reg_1463[3]),
        .I3(mul_ln48_reg_1164[3]),
        .I4(\tmp11_reg_1204[6]_i_2_n_5 ),
        .I5(mul_ln48_reg_1164[4]),
        .O(tmp11_fu_499_p2[4]));
  LUT5 #(
    .INIT(32'h17FFE800)) 
    \tmp11_reg_1204[5]_i_1 
       (.I0(\tmp11_reg_1204[6]_i_2_n_5 ),
        .I1(mul_ln48_reg_1164[3]),
        .I2(\select_ln24_reg_1214[3]_i_2_n_5 ),
        .I3(mul_ln48_reg_1164[4]),
        .I4(mul_ln48_reg_1164[5]),
        .O(tmp11_fu_499_p2[5]));
  LUT6 #(
    .INIT(64'h577FFFFFA8800000)) 
    \tmp11_reg_1204[6]_i_1 
       (.I0(mul_ln48_reg_1164[4]),
        .I1(\select_ln24_reg_1214[3]_i_2_n_5 ),
        .I2(mul_ln48_reg_1164[3]),
        .I3(\tmp11_reg_1204[6]_i_2_n_5 ),
        .I4(mul_ln48_reg_1164[5]),
        .I5(mul_ln48_reg_1164[6]),
        .O(tmp11_fu_499_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hE8EEE888)) 
    \tmp11_reg_1204[6]_i_2 
       (.I0(\tmp11_reg_1204[2]_i_2_n_5 ),
        .I1(mul_ln48_reg_1164[2]),
        .I2(select_ln32_reg_1463[2]),
        .I3(out_h_0_reg_3340),
        .I4(\out_h_0_reg_334_reg_n_5_[2] ),
        .O(\tmp11_reg_1204[6]_i_2_n_5 ));
  FDRE \tmp11_reg_1204_reg[0] 
       (.C(ap_clk),
        .CE(tmp11_reg_12040),
        .D(tmp11_fu_499_p2[0]),
        .Q(\tmp11_reg_1204_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \tmp11_reg_1204_reg[1] 
       (.C(ap_clk),
        .CE(tmp11_reg_12040),
        .D(tmp11_fu_499_p2[1]),
        .Q(\tmp11_reg_1204_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \tmp11_reg_1204_reg[2] 
       (.C(ap_clk),
        .CE(tmp11_reg_12040),
        .D(tmp11_fu_499_p2[2]),
        .Q(\tmp11_reg_1204_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \tmp11_reg_1204_reg[3] 
       (.C(ap_clk),
        .CE(tmp11_reg_12040),
        .D(tmp11_fu_499_p2[3]),
        .Q(\tmp11_reg_1204_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \tmp11_reg_1204_reg[4] 
       (.C(ap_clk),
        .CE(tmp11_reg_12040),
        .D(tmp11_fu_499_p2[4]),
        .Q(\tmp11_reg_1204_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \tmp11_reg_1204_reg[5] 
       (.C(ap_clk),
        .CE(tmp11_reg_12040),
        .D(tmp11_fu_499_p2[5]),
        .Q(\tmp11_reg_1204_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \tmp11_reg_1204_reg[6] 
       (.C(ap_clk),
        .CE(tmp11_reg_12040),
        .D(tmp11_fu_499_p2[6]),
        .Q(\tmp11_reg_1204_reg_n_5_[6] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h515DAEA2)) 
    \tmp_0_0_reg_1199[0]_i_1 
       (.I0(\out_h_0_reg_334_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln23_reg_1170_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(select_ln32_reg_1463[0]),
        .I4(mul_ln40_reg_1158[0]),
        .O(tmp_0_0_fu_494_p2[0]));
  LUT6 #(
    .INIT(64'hB80047FF47FFB800)) 
    \tmp_0_0_reg_1199[1]_i_1 
       (.I0(select_ln32_reg_1463[0]),
        .I1(out_h_0_reg_3340),
        .I2(\out_h_0_reg_334_reg_n_5_[0] ),
        .I3(mul_ln40_reg_1158[0]),
        .I4(mul_ln40_reg_1158[1]),
        .I5(\select_ln24_reg_1214[1]_i_1_n_5 ),
        .O(tmp_0_0_fu_494_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h96999666)) 
    \tmp_0_0_reg_1199[2]_i_1 
       (.I0(\tmp_0_0_reg_1199[2]_i_2_n_5 ),
        .I1(mul_ln40_reg_1158[2]),
        .I2(select_ln32_reg_1463[2]),
        .I3(out_h_0_reg_3340),
        .I4(\out_h_0_reg_334_reg_n_5_[2] ),
        .O(tmp_0_0_fu_494_p2[2]));
  LUT6 #(
    .INIT(64'hFFFFB800B8000000)) 
    \tmp_0_0_reg_1199[2]_i_2 
       (.I0(select_ln32_reg_1463[0]),
        .I1(out_h_0_reg_3340),
        .I2(\out_h_0_reg_334_reg_n_5_[0] ),
        .I3(mul_ln40_reg_1158[0]),
        .I4(mul_ln40_reg_1158[1]),
        .I5(\select_ln24_reg_1214[1]_i_1_n_5 ),
        .O(\tmp_0_0_reg_1199[2]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \tmp_0_0_reg_1199[3]_i_1 
       (.I0(\tmp_0_0_reg_1199[6]_i_3_n_5 ),
        .I1(mul_ln40_reg_1158[3]),
        .I2(select_ln32_reg_1463[3]),
        .I3(out_h_0_reg_3340),
        .I4(\out_h_0_reg_334_reg_n_5_[3] ),
        .O(tmp_0_0_fu_494_p2[3]));
  LUT6 #(
    .INIT(64'h001D1DFFFFE2E200)) 
    \tmp_0_0_reg_1199[4]_i_1 
       (.I0(\out_h_0_reg_334_reg_n_5_[3] ),
        .I1(out_h_0_reg_3340),
        .I2(select_ln32_reg_1463[3]),
        .I3(mul_ln40_reg_1158[3]),
        .I4(\tmp_0_0_reg_1199[6]_i_3_n_5 ),
        .I5(mul_ln40_reg_1158[4]),
        .O(tmp_0_0_fu_494_p2[4]));
  LUT5 #(
    .INIT(32'h17FFE800)) 
    \tmp_0_0_reg_1199[5]_i_1 
       (.I0(\tmp_0_0_reg_1199[6]_i_3_n_5 ),
        .I1(mul_ln40_reg_1158[3]),
        .I2(\select_ln24_reg_1214[3]_i_2_n_5 ),
        .I3(mul_ln40_reg_1158[4]),
        .I4(mul_ln40_reg_1158[5]),
        .O(tmp_0_0_fu_494_p2[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_0_0_reg_1199[6]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(icmp_ln32_reg_1180),
        .O(tmp11_reg_12040));
  LUT6 #(
    .INIT(64'h577FFFFFA8800000)) 
    \tmp_0_0_reg_1199[6]_i_2 
       (.I0(mul_ln40_reg_1158[4]),
        .I1(\select_ln24_reg_1214[3]_i_2_n_5 ),
        .I2(mul_ln40_reg_1158[3]),
        .I3(\tmp_0_0_reg_1199[6]_i_3_n_5 ),
        .I4(mul_ln40_reg_1158[5]),
        .I5(mul_ln40_reg_1158[6]),
        .O(tmp_0_0_fu_494_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hE8EEE888)) 
    \tmp_0_0_reg_1199[6]_i_3 
       (.I0(\tmp_0_0_reg_1199[2]_i_2_n_5 ),
        .I1(mul_ln40_reg_1158[2]),
        .I2(select_ln32_reg_1463[2]),
        .I3(out_h_0_reg_3340),
        .I4(\out_h_0_reg_334_reg_n_5_[2] ),
        .O(\tmp_0_0_reg_1199[6]_i_3_n_5 ));
  FDRE \tmp_0_0_reg_1199_reg[0] 
       (.C(ap_clk),
        .CE(tmp11_reg_12040),
        .D(tmp_0_0_fu_494_p2[0]),
        .Q(tmp_0_0_reg_1199[0]),
        .R(1'b0));
  FDRE \tmp_0_0_reg_1199_reg[1] 
       (.C(ap_clk),
        .CE(tmp11_reg_12040),
        .D(tmp_0_0_fu_494_p2[1]),
        .Q(tmp_0_0_reg_1199[1]),
        .R(1'b0));
  FDRE \tmp_0_0_reg_1199_reg[2] 
       (.C(ap_clk),
        .CE(tmp11_reg_12040),
        .D(tmp_0_0_fu_494_p2[2]),
        .Q(tmp_0_0_reg_1199[2]),
        .R(1'b0));
  FDRE \tmp_0_0_reg_1199_reg[3] 
       (.C(ap_clk),
        .CE(tmp11_reg_12040),
        .D(tmp_0_0_fu_494_p2[3]),
        .Q(tmp_0_0_reg_1199[3]),
        .R(1'b0));
  FDRE \tmp_0_0_reg_1199_reg[4] 
       (.C(ap_clk),
        .CE(tmp11_reg_12040),
        .D(tmp_0_0_fu_494_p2[4]),
        .Q(tmp_0_0_reg_1199[4]),
        .R(1'b0));
  FDRE \tmp_0_0_reg_1199_reg[5] 
       (.C(ap_clk),
        .CE(tmp11_reg_12040),
        .D(tmp_0_0_fu_494_p2[5]),
        .Q(tmp_0_0_reg_1199[5]),
        .R(1'b0));
  FDRE \tmp_0_0_reg_1199_reg[6] 
       (.C(ap_clk),
        .CE(tmp11_reg_12040),
        .D(tmp_0_0_fu_494_p2[6]),
        .Q(tmp_0_0_reg_1199[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zext_ln24_19_reg_1225[1]_i_1 
       (.I0(out_d_reg_1174[1]),
        .I1(icmp_ln32_reg_1180),
        .I2(add_ln27_reg_1153[1]),
        .O(data4[1]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zext_ln24_19_reg_1225[2]_i_1 
       (.I0(out_d_reg_1174[2]),
        .I1(icmp_ln32_reg_1180),
        .I2(add_ln27_reg_1153[2]),
        .O(data4[2]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zext_ln24_19_reg_1225[3]_i_1 
       (.I0(add_ln27_2_reg_1194[3]),
        .I1(icmp_ln32_reg_1180),
        .I2(add_ln27_reg_1153[3]),
        .O(data4[3]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zext_ln24_19_reg_1225[4]_i_1 
       (.I0(add_ln27_2_reg_1194[4]),
        .I1(icmp_ln32_reg_1180),
        .I2(add_ln27_reg_1153[4]),
        .O(data4[4]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zext_ln24_19_reg_1225[5]_i_1 
       (.I0(add_ln27_2_reg_1194[5]),
        .I1(icmp_ln32_reg_1180),
        .I2(add_ln27_reg_1153[5]),
        .O(data4[5]));
  FDRE \zext_ln24_19_reg_1225_reg[1] 
       (.C(ap_clk),
        .CE(add_ln24_8_reg_12350),
        .D(data4[1]),
        .Q(zext_ln24_19_reg_1225[1]),
        .R(1'b0));
  FDRE \zext_ln24_19_reg_1225_reg[2] 
       (.C(ap_clk),
        .CE(add_ln24_8_reg_12350),
        .D(data4[2]),
        .Q(zext_ln24_19_reg_1225[2]),
        .R(1'b0));
  FDRE \zext_ln24_19_reg_1225_reg[3] 
       (.C(ap_clk),
        .CE(add_ln24_8_reg_12350),
        .D(data4[3]),
        .Q(zext_ln24_19_reg_1225[3]),
        .R(1'b0));
  FDRE \zext_ln24_19_reg_1225_reg[4] 
       (.C(ap_clk),
        .CE(add_ln24_8_reg_12350),
        .D(data4[4]),
        .Q(zext_ln24_19_reg_1225[4]),
        .R(1'b0));
  FDRE \zext_ln24_19_reg_1225_reg[5] 
       (.C(ap_clk),
        .CE(add_ln24_8_reg_12350),
        .D(data4[5]),
        .Q(zext_ln24_19_reg_1225[5]),
        .R(1'b0));
  FDRE \zext_ln40_13_reg_1415_reg[1] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(\out_w_0_mid2_reg_1264_reg_n_5_[1] ),
        .Q(\zext_ln40_13_reg_1415_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \zext_ln40_13_reg_1415_reg[2] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(\out_w_0_mid2_reg_1264_reg_n_5_[2] ),
        .Q(\zext_ln40_13_reg_1415_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \zext_ln40_13_reg_1415_reg[3] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(\out_w_0_mid2_reg_1264_reg_n_5_[3] ),
        .Q(\zext_ln40_13_reg_1415_reg_n_5_[3] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \zext_ln40_15_reg_1478[3]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln23_reg_1170_reg_n_5_[0] ),
        .O(add_ln40_12_reg_14840));
  FDRE \zext_ln40_15_reg_1478_reg[0] 
       (.C(ap_clk),
        .CE(add_ln40_12_reg_14840),
        .D(\out_w_reg_1473[0]_i_1_n_5 ),
        .Q(zext_ln40_15_reg_1478_reg[0]),
        .R(1'b0));
  FDRE \zext_ln40_15_reg_1478_reg[1] 
       (.C(ap_clk),
        .CE(add_ln40_12_reg_14840),
        .D(\out_w_reg_1473[1]_i_1_n_5 ),
        .Q(zext_ln40_15_reg_1478_reg[1]),
        .R(1'b0));
  FDRE \zext_ln40_15_reg_1478_reg[2] 
       (.C(ap_clk),
        .CE(add_ln40_12_reg_14840),
        .D(\out_w_reg_1473[2]_i_1_n_5 ),
        .Q(zext_ln40_15_reg_1478_reg[2]),
        .R(1'b0));
  FDRE \zext_ln40_15_reg_1478_reg[3] 
       (.C(ap_clk),
        .CE(add_ln40_12_reg_14840),
        .D(\out_w_reg_1473[3]_i_1_n_5 ),
        .Q(zext_ln40_15_reg_1478_reg[3]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \zext_ln40_17_reg_1427[1]_i_1 
       (.I0(\out_w_0_mid2_reg_1264_reg_n_5_[1] ),
        .O(\zext_ln40_17_reg_1427[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \zext_ln40_17_reg_1427[2]_i_1 
       (.I0(\out_w_0_mid2_reg_1264_reg_n_5_[1] ),
        .I1(\out_w_0_mid2_reg_1264_reg_n_5_[2] ),
        .O(\zext_ln40_17_reg_1427[2]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \zext_ln40_17_reg_1427[3]_i_1 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(\icmp_ln23_reg_1170_reg_n_5_[0] ),
        .O(add_ln24_13_reg_13850));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \zext_ln40_17_reg_1427[3]_i_2 
       (.I0(\out_w_0_mid2_reg_1264_reg_n_5_[1] ),
        .I1(\out_w_0_mid2_reg_1264_reg_n_5_[2] ),
        .I2(\out_w_0_mid2_reg_1264_reg_n_5_[3] ),
        .O(\zext_ln40_17_reg_1427[3]_i_2_n_5 ));
  FDRE \zext_ln40_17_reg_1427_reg[0] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(\out_w_0_mid2_reg_1264_reg_n_5_[0] ),
        .Q(C[0]),
        .R(1'b0));
  FDRE \zext_ln40_17_reg_1427_reg[1] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(\zext_ln40_17_reg_1427[1]_i_1_n_5 ),
        .Q(C[1]),
        .R(1'b0));
  FDRE \zext_ln40_17_reg_1427_reg[2] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(\zext_ln40_17_reg_1427[2]_i_1_n_5 ),
        .Q(C[2]),
        .R(1'b0));
  FDRE \zext_ln40_17_reg_1427_reg[3] 
       (.C(ap_clk),
        .CE(add_ln24_13_reg_13850),
        .D(\zext_ln40_17_reg_1427[3]_i_2_n_5 ),
        .Q(C[3]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv2d_fix_2
   (SeparableConv2D_1_w_s_ce0,
    SeparableConv2D_4_w_s_ce0,
    \ap_CS_fsm_reg[13] ,
    \ap_CS_fsm_reg[5]_0 ,
    ap_enable_reg_pp0_iter2_reg_0,
    D,
    SeparableConv2D_1_w_s_ce1,
    SeparableConv2D_4_w_s_ce1,
    \ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[37] ,
    \ap_CS_fsm_reg[5]_1 ,
    add_ln40_8_reg_1548_reg_0,
    \ap_CS_fsm_reg[5]_2 ,
    \ap_CS_fsm_reg[5]_3 ,
    \ap_CS_fsm_reg[5]_4 ,
    \ap_CS_fsm_reg[5]_5 ,
    \ap_CS_fsm_reg[5]_6 ,
    \ap_CS_fsm_reg[5]_7 ,
    \ap_CS_fsm_reg[5]_8 ,
    \ap_CS_fsm_reg[5]_9 ,
    \ap_CS_fsm_reg[5]_10 ,
    \ap_CS_fsm_reg[5]_11 ,
    \ap_CS_fsm_reg[21] ,
    \ap_CS_fsm_reg[21]_0 ,
    \ap_CS_fsm_reg[21]_1 ,
    \ap_CS_fsm_reg[21]_2 ,
    \ap_CS_fsm_reg[21]_3 ,
    \ap_CS_fsm_reg[21]_4 ,
    \ap_CS_fsm_reg[21]_5 ,
    \ap_CS_fsm_reg[21]_6 ,
    \ap_CS_fsm_reg[21]_7 ,
    \ap_CS_fsm_reg[21]_8 ,
    \ap_CS_fsm_reg[21]_9 ,
    ADDRBWRADDR,
    \add_ln48_reg_1563_pp0_iter2_reg_reg[9]_0 ,
    output_r_address0,
    \add_ln48_reg_1563_pp0_iter2_reg_reg[11]_0 ,
    \ap_CS_fsm_reg[6]_0 ,
    output_r_d0,
    \add_ln24_7_reg_1411_reg[7]_0 ,
    ADDRARDADDR,
    Q,
    ram_reg_0,
    grp_depthwise_conv2d_fix_2_fu_426_ap_start_reg,
    ram_reg_0_i_40,
    grp_depthwise_conv2d_fix_1_fu_450_input_r_ce0,
    grp_depthwise_conv2d_fix_1_fu_450_input_r_address0,
    grp_depthwise_conv2d_fix_fu_474_input_r_address0,
    ram_reg_0_0,
    ram_reg_0_1,
    grp_depthwise_conv2d_fix_1_fu_450_input_r_address1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_0_7,
    ram_reg_0_8,
    ap_rst_n_inv,
    ap_clk,
    B,
    q1,
    mul_ln40_4_reg_1578_reg_0,
    q0,
    ap_rst_n);
  output SeparableConv2D_1_w_s_ce0;
  output SeparableConv2D_4_w_s_ce0;
  output \ap_CS_fsm_reg[13] ;
  output [0:0]\ap_CS_fsm_reg[5]_0 ;
  output ap_enable_reg_pp0_iter2_reg_0;
  output [3:0]D;
  output SeparableConv2D_1_w_s_ce1;
  output SeparableConv2D_4_w_s_ce1;
  output \ap_CS_fsm_reg[3]_0 ;
  output \ap_CS_fsm_reg[37] ;
  output \ap_CS_fsm_reg[5]_1 ;
  output [2:0]add_ln40_8_reg_1548_reg_0;
  output \ap_CS_fsm_reg[5]_2 ;
  output \ap_CS_fsm_reg[5]_3 ;
  output \ap_CS_fsm_reg[5]_4 ;
  output \ap_CS_fsm_reg[5]_5 ;
  output \ap_CS_fsm_reg[5]_6 ;
  output \ap_CS_fsm_reg[5]_7 ;
  output \ap_CS_fsm_reg[5]_8 ;
  output \ap_CS_fsm_reg[5]_9 ;
  output \ap_CS_fsm_reg[5]_10 ;
  output \ap_CS_fsm_reg[5]_11 ;
  output \ap_CS_fsm_reg[21] ;
  output \ap_CS_fsm_reg[21]_0 ;
  output \ap_CS_fsm_reg[21]_1 ;
  output \ap_CS_fsm_reg[21]_2 ;
  output \ap_CS_fsm_reg[21]_3 ;
  output \ap_CS_fsm_reg[21]_4 ;
  output \ap_CS_fsm_reg[21]_5 ;
  output \ap_CS_fsm_reg[21]_6 ;
  output \ap_CS_fsm_reg[21]_7 ;
  output \ap_CS_fsm_reg[21]_8 ;
  output \ap_CS_fsm_reg[21]_9 ;
  output [2:0]ADDRBWRADDR;
  output \add_ln48_reg_1563_pp0_iter2_reg_reg[9]_0 ;
  output [11:0]output_r_address0;
  output \add_ln48_reg_1563_pp0_iter2_reg_reg[11]_0 ;
  output \ap_CS_fsm_reg[6]_0 ;
  output [15:0]output_r_d0;
  output [7:0]\add_ln24_7_reg_1411_reg[7]_0 ;
  output [7:0]ADDRARDADDR;
  input [6:0]Q;
  input ram_reg_0;
  input grp_depthwise_conv2d_fix_2_fu_426_ap_start_reg;
  input ram_reg_0_i_40;
  input grp_depthwise_conv2d_fix_1_fu_450_input_r_ce0;
  input [9:0]grp_depthwise_conv2d_fix_1_fu_450_input_r_address0;
  input [9:0]grp_depthwise_conv2d_fix_fu_474_input_r_address0;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input [9:0]grp_depthwise_conv2d_fix_1_fu_450_input_r_address1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input [0:0]ram_reg_0_7;
  input [1:0]ram_reg_0_8;
  input ap_rst_n_inv;
  input ap_clk;
  input [14:0]B;
  input [15:0]q1;
  input [14:0]mul_ln40_4_reg_1578_reg_0;
  input [15:0]q0;
  input ap_rst_n;

  wire [4:0]A;
  wire [7:0]ADDRARDADDR;
  wire [2:0]ADDRBWRADDR;
  wire [8:1]A__0;
  wire [14:0]B;
  wire [4:0]B_0;
  wire [3:0]D;
  wire [6:0]Q;
  wire SeparableConv2D_1_w_s_ce0;
  wire SeparableConv2D_1_w_s_ce1;
  wire SeparableConv2D_4_w_s_ce0;
  wire SeparableConv2D_4_w_s_ce1;
  wire [13:0]add_ln23_fu_522_p2;
  wire [13:0]add_ln23_reg_1224;
  wire add_ln23_reg_12240;
  wire \add_ln23_reg_1224_reg[12]_i_1_n_5 ;
  wire \add_ln23_reg_1224_reg[12]_i_1_n_6 ;
  wire \add_ln23_reg_1224_reg[12]_i_1_n_7 ;
  wire \add_ln23_reg_1224_reg[12]_i_1_n_8 ;
  wire \add_ln23_reg_1224_reg[4]_i_1_n_5 ;
  wire \add_ln23_reg_1224_reg[4]_i_1_n_6 ;
  wire \add_ln23_reg_1224_reg[4]_i_1_n_7 ;
  wire \add_ln23_reg_1224_reg[4]_i_1_n_8 ;
  wire \add_ln23_reg_1224_reg[8]_i_1_n_5 ;
  wire \add_ln23_reg_1224_reg[8]_i_1_n_6 ;
  wire \add_ln23_reg_1224_reg[8]_i_1_n_7 ;
  wire \add_ln23_reg_1224_reg[8]_i_1_n_8 ;
  wire [7:1]add_ln24_1_fu_548_p2;
  wire [7:0]add_ln24_1_reg_1249;
  wire add_ln24_1_reg_12490;
  wire \add_ln24_1_reg_1249[5]_i_2_n_5 ;
  wire \add_ln24_1_reg_1249[6]_i_2_n_5 ;
  wire \add_ln24_1_reg_1249[7]_i_2_n_5 ;
  wire [7:0]add_ln24_2_fu_554_p2;
  wire [7:0]add_ln24_2_reg_1254;
  wire \add_ln24_2_reg_1254[4]_i_2_n_5 ;
  wire \add_ln24_2_reg_1254[5]_i_2_n_5 ;
  wire \add_ln24_2_reg_1254[6]_i_2_n_5 ;
  wire \add_ln24_2_reg_1254[7]_i_2_n_5 ;
  wire [7:2]add_ln24_3_fu_619_p2;
  wire [7:0]add_ln24_3_reg_1316;
  wire add_ln24_3_reg_13160;
  wire [7:2]add_ln24_4_fu_687_p2;
  wire [7:0]add_ln24_4_reg_1357;
  wire add_ln24_4_reg_13570;
  wire \add_ln24_4_reg_1357[7]_i_2_n_5 ;
  wire [7:1]add_ln24_5_fu_692_p2;
  wire [7:0]add_ln24_5_reg_1362;
  wire \add_ln24_5_reg_1362[7]_i_2_n_5 ;
  wire [7:1]add_ln24_6_fu_726_p2;
  wire [7:0]add_ln24_6_reg_1406;
  wire add_ln24_6_reg_14060;
  wire \add_ln24_6_reg_1406[7]_i_2_n_5 ;
  wire [7:3]add_ln24_7_fu_731_p2;
  wire [7:0]add_ln24_7_reg_1411;
  wire [7:0]\add_ln24_7_reg_1411_reg[7]_0 ;
  wire [7:0]add_ln24_fu_606_p2;
  wire [7:0]add_ln24_reg_1301;
  wire \add_ln24_reg_1301[6]_i_2_n_5 ;
  wire \add_ln24_reg_1301[7]_i_2_n_5 ;
  wire [7:3]add_ln27_1_fu_502_p2;
  wire [7:3]add_ln27_1_reg_1209;
  wire add_ln27_1_reg_12090;
  wire [7:3]add_ln27_fu_450_p2;
  wire [7:0]add_ln27_reg_1168;
  wire [9:0]add_ln32_1_fu_600_p2;
  wire [9:0]add_ln32_1_reg_1291;
  wire add_ln32_1_reg_12910;
  wire \add_ln32_1_reg_1291[9]_i_3_n_5 ;
  wire add_ln40_10_reg_15580;
  wire add_ln40_10_reg_1558_reg_i_13_n_5;
  wire add_ln40_10_reg_1558_reg_i_14_n_5;
  wire add_ln40_10_reg_1558_reg_i_15_n_5;
  wire add_ln40_10_reg_1558_reg_i_16_n_5;
  wire add_ln40_10_reg_1558_reg_i_17_n_5;
  wire add_ln40_10_reg_1558_reg_n_100;
  wire add_ln40_10_reg_1558_reg_n_101;
  wire add_ln40_10_reg_1558_reg_n_102;
  wire add_ln40_10_reg_1558_reg_n_103;
  wire add_ln40_10_reg_1558_reg_n_104;
  wire add_ln40_10_reg_1558_reg_n_105;
  wire add_ln40_10_reg_1558_reg_n_106;
  wire add_ln40_10_reg_1558_reg_n_107;
  wire add_ln40_10_reg_1558_reg_n_108;
  wire add_ln40_10_reg_1558_reg_n_109;
  wire add_ln40_10_reg_1558_reg_n_110;
  wire add_ln40_10_reg_1558_reg_n_97;
  wire add_ln40_10_reg_1558_reg_n_98;
  wire add_ln40_10_reg_1558_reg_n_99;
  wire add_ln40_2_reg_14980;
  wire add_ln40_2_reg_1498_reg_n_100;
  wire add_ln40_2_reg_1498_reg_n_101;
  wire add_ln40_2_reg_1498_reg_n_102;
  wire add_ln40_2_reg_1498_reg_n_103;
  wire add_ln40_2_reg_1498_reg_n_104;
  wire add_ln40_2_reg_1498_reg_n_105;
  wire add_ln40_2_reg_1498_reg_n_106;
  wire add_ln40_2_reg_1498_reg_n_107;
  wire add_ln40_2_reg_1498_reg_n_108;
  wire add_ln40_2_reg_1498_reg_n_109;
  wire add_ln40_2_reg_1498_reg_n_110;
  wire add_ln40_2_reg_1498_reg_n_97;
  wire add_ln40_2_reg_1498_reg_n_98;
  wire add_ln40_2_reg_1498_reg_n_99;
  wire add_ln40_4_reg_1447_reg_n_100;
  wire add_ln40_4_reg_1447_reg_n_101;
  wire add_ln40_4_reg_1447_reg_n_102;
  wire add_ln40_4_reg_1447_reg_n_103;
  wire add_ln40_4_reg_1447_reg_n_104;
  wire add_ln40_4_reg_1447_reg_n_105;
  wire add_ln40_4_reg_1447_reg_n_106;
  wire add_ln40_4_reg_1447_reg_n_107;
  wire add_ln40_4_reg_1447_reg_n_108;
  wire add_ln40_4_reg_1447_reg_n_109;
  wire add_ln40_4_reg_1447_reg_n_110;
  wire add_ln40_4_reg_1447_reg_n_97;
  wire add_ln40_4_reg_1447_reg_n_98;
  wire add_ln40_4_reg_1447_reg_n_99;
  wire add_ln40_5_reg_1508_reg_n_100;
  wire add_ln40_5_reg_1508_reg_n_101;
  wire add_ln40_5_reg_1508_reg_n_102;
  wire add_ln40_5_reg_1508_reg_n_103;
  wire add_ln40_5_reg_1508_reg_n_104;
  wire add_ln40_5_reg_1508_reg_n_105;
  wire add_ln40_5_reg_1508_reg_n_106;
  wire add_ln40_5_reg_1508_reg_n_107;
  wire add_ln40_5_reg_1508_reg_n_108;
  wire add_ln40_5_reg_1508_reg_n_109;
  wire add_ln40_5_reg_1508_reg_n_110;
  wire add_ln40_5_reg_1508_reg_n_97;
  wire add_ln40_5_reg_1508_reg_n_98;
  wire add_ln40_5_reg_1508_reg_n_99;
  wire add_ln40_6_reg_1538_reg_i_10_n_5;
  wire add_ln40_6_reg_1538_reg_i_11_n_5;
  wire add_ln40_6_reg_1538_reg_i_12_n_5;
  wire add_ln40_6_reg_1538_reg_i_2_n_5;
  wire add_ln40_6_reg_1538_reg_i_3_n_5;
  wire add_ln40_6_reg_1538_reg_i_4_n_5;
  wire add_ln40_6_reg_1538_reg_i_5_n_5;
  wire add_ln40_6_reg_1538_reg_i_6_n_5;
  wire add_ln40_6_reg_1538_reg_i_7_n_5;
  wire add_ln40_6_reg_1538_reg_i_8_n_5;
  wire add_ln40_6_reg_1538_reg_i_9_n_5;
  wire add_ln40_6_reg_1538_reg_n_100;
  wire add_ln40_6_reg_1538_reg_n_101;
  wire add_ln40_6_reg_1538_reg_n_102;
  wire add_ln40_6_reg_1538_reg_n_103;
  wire add_ln40_6_reg_1538_reg_n_104;
  wire add_ln40_6_reg_1538_reg_n_105;
  wire add_ln40_6_reg_1538_reg_n_106;
  wire add_ln40_6_reg_1538_reg_n_107;
  wire add_ln40_6_reg_1538_reg_n_108;
  wire add_ln40_6_reg_1538_reg_n_109;
  wire add_ln40_6_reg_1538_reg_n_110;
  wire add_ln40_6_reg_1538_reg_n_97;
  wire add_ln40_6_reg_1538_reg_n_98;
  wire add_ln40_6_reg_1538_reg_n_99;
  wire add_ln40_7_reg_1543_reg_n_100;
  wire add_ln40_7_reg_1543_reg_n_101;
  wire add_ln40_7_reg_1543_reg_n_102;
  wire add_ln40_7_reg_1543_reg_n_103;
  wire add_ln40_7_reg_1543_reg_n_104;
  wire add_ln40_7_reg_1543_reg_n_105;
  wire add_ln40_7_reg_1543_reg_n_106;
  wire add_ln40_7_reg_1543_reg_n_107;
  wire add_ln40_7_reg_1543_reg_n_108;
  wire add_ln40_7_reg_1543_reg_n_109;
  wire add_ln40_7_reg_1543_reg_n_110;
  wire add_ln40_7_reg_1543_reg_n_97;
  wire add_ln40_7_reg_1543_reg_n_98;
  wire add_ln40_7_reg_1543_reg_n_99;
  wire [2:0]add_ln40_8_reg_1548_reg_0;
  wire add_ln40_8_reg_1548_reg_n_100;
  wire add_ln40_8_reg_1548_reg_n_101;
  wire add_ln40_8_reg_1548_reg_n_102;
  wire add_ln40_8_reg_1548_reg_n_103;
  wire add_ln40_8_reg_1548_reg_n_104;
  wire add_ln40_8_reg_1548_reg_n_105;
  wire add_ln40_8_reg_1548_reg_n_106;
  wire add_ln40_8_reg_1548_reg_n_107;
  wire add_ln40_8_reg_1548_reg_n_108;
  wire add_ln40_8_reg_1548_reg_n_109;
  wire add_ln40_8_reg_1548_reg_n_110;
  wire add_ln40_8_reg_1548_reg_n_97;
  wire add_ln40_8_reg_1548_reg_n_98;
  wire add_ln40_8_reg_1548_reg_n_99;
  wire add_ln40_9_reg_1553_reg_n_100;
  wire add_ln40_9_reg_1553_reg_n_101;
  wire add_ln40_9_reg_1553_reg_n_102;
  wire add_ln40_9_reg_1553_reg_n_103;
  wire add_ln40_9_reg_1553_reg_n_104;
  wire add_ln40_9_reg_1553_reg_n_105;
  wire add_ln40_9_reg_1553_reg_n_106;
  wire add_ln40_9_reg_1553_reg_n_107;
  wire add_ln40_9_reg_1553_reg_n_108;
  wire add_ln40_9_reg_1553_reg_n_109;
  wire add_ln40_9_reg_1553_reg_n_110;
  wire add_ln40_9_reg_1553_reg_n_97;
  wire add_ln40_9_reg_1553_reg_n_98;
  wire add_ln40_9_reg_1553_reg_n_99;
  wire add_ln40_reg_1436_reg_n_100;
  wire add_ln40_reg_1436_reg_n_101;
  wire add_ln40_reg_1436_reg_n_102;
  wire add_ln40_reg_1436_reg_n_103;
  wire add_ln40_reg_1436_reg_n_104;
  wire add_ln40_reg_1436_reg_n_105;
  wire add_ln40_reg_1436_reg_n_106;
  wire add_ln40_reg_1436_reg_n_107;
  wire add_ln40_reg_1436_reg_n_108;
  wire add_ln40_reg_1436_reg_n_109;
  wire add_ln40_reg_1436_reg_n_110;
  wire add_ln40_reg_1436_reg_n_97;
  wire add_ln40_reg_1436_reg_n_98;
  wire add_ln40_reg_1436_reg_n_99;
  wire [15:0]add_ln48_1_reg_1618;
  wire add_ln48_1_reg_16180;
  wire [15:0]add_ln48_2_fu_955_p2;
  wire [15:0]add_ln48_2_reg_1643;
  wire add_ln48_2_reg_16430;
  wire \add_ln48_2_reg_1643[11]_i_2_n_5 ;
  wire \add_ln48_2_reg_1643[11]_i_3_n_5 ;
  wire \add_ln48_2_reg_1643[11]_i_4_n_5 ;
  wire \add_ln48_2_reg_1643[11]_i_5_n_5 ;
  wire \add_ln48_2_reg_1643[15]_i_2_n_5 ;
  wire \add_ln48_2_reg_1643[15]_i_3_n_5 ;
  wire \add_ln48_2_reg_1643[15]_i_4_n_5 ;
  wire \add_ln48_2_reg_1643[15]_i_5_n_5 ;
  wire \add_ln48_2_reg_1643[3]_i_2_n_5 ;
  wire \add_ln48_2_reg_1643[3]_i_3_n_5 ;
  wire \add_ln48_2_reg_1643[3]_i_4_n_5 ;
  wire \add_ln48_2_reg_1643[3]_i_5_n_5 ;
  wire \add_ln48_2_reg_1643[7]_i_2_n_5 ;
  wire \add_ln48_2_reg_1643[7]_i_3_n_5 ;
  wire \add_ln48_2_reg_1643[7]_i_4_n_5 ;
  wire \add_ln48_2_reg_1643[7]_i_5_n_5 ;
  wire \add_ln48_2_reg_1643_reg[11]_i_1_n_5 ;
  wire \add_ln48_2_reg_1643_reg[11]_i_1_n_6 ;
  wire \add_ln48_2_reg_1643_reg[11]_i_1_n_7 ;
  wire \add_ln48_2_reg_1643_reg[11]_i_1_n_8 ;
  wire \add_ln48_2_reg_1643_reg[15]_i_1_n_6 ;
  wire \add_ln48_2_reg_1643_reg[15]_i_1_n_7 ;
  wire \add_ln48_2_reg_1643_reg[15]_i_1_n_8 ;
  wire \add_ln48_2_reg_1643_reg[3]_i_1_n_5 ;
  wire \add_ln48_2_reg_1643_reg[3]_i_1_n_6 ;
  wire \add_ln48_2_reg_1643_reg[3]_i_1_n_7 ;
  wire \add_ln48_2_reg_1643_reg[3]_i_1_n_8 ;
  wire \add_ln48_2_reg_1643_reg[7]_i_1_n_5 ;
  wire \add_ln48_2_reg_1643_reg[7]_i_1_n_6 ;
  wire \add_ln48_2_reg_1643_reg[7]_i_1_n_7 ;
  wire \add_ln48_2_reg_1643_reg[7]_i_1_n_8 ;
  wire [15:0]add_ln48_4_fu_996_p2;
  wire [15:0]add_ln48_4_reg_1658;
  wire add_ln48_4_reg_16580;
  wire \add_ln48_4_reg_1658[11]_i_2_n_5 ;
  wire \add_ln48_4_reg_1658[11]_i_3_n_5 ;
  wire \add_ln48_4_reg_1658[11]_i_4_n_5 ;
  wire \add_ln48_4_reg_1658[11]_i_5_n_5 ;
  wire \add_ln48_4_reg_1658[11]_i_6_n_5 ;
  wire \add_ln48_4_reg_1658[11]_i_7_n_5 ;
  wire \add_ln48_4_reg_1658[11]_i_8_n_5 ;
  wire \add_ln48_4_reg_1658[11]_i_9_n_5 ;
  wire \add_ln48_4_reg_1658[15]_i_2_n_5 ;
  wire \add_ln48_4_reg_1658[15]_i_3_n_5 ;
  wire \add_ln48_4_reg_1658[15]_i_4_n_5 ;
  wire \add_ln48_4_reg_1658[15]_i_5_n_5 ;
  wire \add_ln48_4_reg_1658[15]_i_6_n_5 ;
  wire \add_ln48_4_reg_1658[15]_i_7_n_5 ;
  wire \add_ln48_4_reg_1658[15]_i_8_n_5 ;
  wire \add_ln48_4_reg_1658[3]_i_2_n_5 ;
  wire \add_ln48_4_reg_1658[3]_i_3_n_5 ;
  wire \add_ln48_4_reg_1658[3]_i_4_n_5 ;
  wire \add_ln48_4_reg_1658[3]_i_5_n_5 ;
  wire \add_ln48_4_reg_1658[3]_i_6_n_5 ;
  wire \add_ln48_4_reg_1658[3]_i_7_n_5 ;
  wire \add_ln48_4_reg_1658[3]_i_8_n_5 ;
  wire \add_ln48_4_reg_1658[7]_i_2_n_5 ;
  wire \add_ln48_4_reg_1658[7]_i_3_n_5 ;
  wire \add_ln48_4_reg_1658[7]_i_4_n_5 ;
  wire \add_ln48_4_reg_1658[7]_i_5_n_5 ;
  wire \add_ln48_4_reg_1658[7]_i_6_n_5 ;
  wire \add_ln48_4_reg_1658[7]_i_7_n_5 ;
  wire \add_ln48_4_reg_1658[7]_i_8_n_5 ;
  wire \add_ln48_4_reg_1658[7]_i_9_n_5 ;
  wire \add_ln48_4_reg_1658_reg[11]_i_1_n_5 ;
  wire \add_ln48_4_reg_1658_reg[11]_i_1_n_6 ;
  wire \add_ln48_4_reg_1658_reg[11]_i_1_n_7 ;
  wire \add_ln48_4_reg_1658_reg[11]_i_1_n_8 ;
  wire \add_ln48_4_reg_1658_reg[15]_i_1_n_6 ;
  wire \add_ln48_4_reg_1658_reg[15]_i_1_n_7 ;
  wire \add_ln48_4_reg_1658_reg[15]_i_1_n_8 ;
  wire \add_ln48_4_reg_1658_reg[3]_i_1_n_5 ;
  wire \add_ln48_4_reg_1658_reg[3]_i_1_n_6 ;
  wire \add_ln48_4_reg_1658_reg[3]_i_1_n_7 ;
  wire \add_ln48_4_reg_1658_reg[3]_i_1_n_8 ;
  wire \add_ln48_4_reg_1658_reg[7]_i_1_n_5 ;
  wire \add_ln48_4_reg_1658_reg[7]_i_1_n_6 ;
  wire \add_ln48_4_reg_1658_reg[7]_i_1_n_7 ;
  wire \add_ln48_4_reg_1658_reg[7]_i_1_n_8 ;
  wire [15:0]add_ln48_5_fu_1001_p2;
  wire [15:0]add_ln48_5_reg_1663;
  wire \add_ln48_5_reg_1663[11]_i_2_n_5 ;
  wire \add_ln48_5_reg_1663[11]_i_3_n_5 ;
  wire \add_ln48_5_reg_1663[11]_i_4_n_5 ;
  wire \add_ln48_5_reg_1663[11]_i_5_n_5 ;
  wire \add_ln48_5_reg_1663[15]_i_2_n_5 ;
  wire \add_ln48_5_reg_1663[15]_i_3_n_5 ;
  wire \add_ln48_5_reg_1663[15]_i_4_n_5 ;
  wire \add_ln48_5_reg_1663[15]_i_5_n_5 ;
  wire \add_ln48_5_reg_1663[3]_i_2_n_5 ;
  wire \add_ln48_5_reg_1663[3]_i_3_n_5 ;
  wire \add_ln48_5_reg_1663[3]_i_4_n_5 ;
  wire \add_ln48_5_reg_1663[3]_i_5_n_5 ;
  wire \add_ln48_5_reg_1663[7]_i_2_n_5 ;
  wire \add_ln48_5_reg_1663[7]_i_3_n_5 ;
  wire \add_ln48_5_reg_1663[7]_i_4_n_5 ;
  wire \add_ln48_5_reg_1663[7]_i_5_n_5 ;
  wire \add_ln48_5_reg_1663_reg[11]_i_1_n_5 ;
  wire \add_ln48_5_reg_1663_reg[11]_i_1_n_6 ;
  wire \add_ln48_5_reg_1663_reg[11]_i_1_n_7 ;
  wire \add_ln48_5_reg_1663_reg[11]_i_1_n_8 ;
  wire \add_ln48_5_reg_1663_reg[15]_i_1_n_6 ;
  wire \add_ln48_5_reg_1663_reg[15]_i_1_n_7 ;
  wire \add_ln48_5_reg_1663_reg[15]_i_1_n_8 ;
  wire \add_ln48_5_reg_1663_reg[3]_i_1_n_5 ;
  wire \add_ln48_5_reg_1663_reg[3]_i_1_n_6 ;
  wire \add_ln48_5_reg_1663_reg[3]_i_1_n_7 ;
  wire \add_ln48_5_reg_1663_reg[3]_i_1_n_8 ;
  wire \add_ln48_5_reg_1663_reg[7]_i_1_n_5 ;
  wire \add_ln48_5_reg_1663_reg[7]_i_1_n_6 ;
  wire \add_ln48_5_reg_1663_reg[7]_i_1_n_7 ;
  wire \add_ln48_5_reg_1663_reg[7]_i_1_n_8 ;
  wire [15:0]add_ln48_7_fu_1046_p2;
  wire [15:0]add_ln48_7_reg_1683;
  wire add_ln48_7_reg_16830;
  wire \add_ln48_7_reg_1683[11]_i_2_n_5 ;
  wire \add_ln48_7_reg_1683[11]_i_3_n_5 ;
  wire \add_ln48_7_reg_1683[11]_i_4_n_5 ;
  wire \add_ln48_7_reg_1683[11]_i_5_n_5 ;
  wire \add_ln48_7_reg_1683[11]_i_6_n_5 ;
  wire \add_ln48_7_reg_1683[11]_i_7_n_5 ;
  wire \add_ln48_7_reg_1683[11]_i_8_n_5 ;
  wire \add_ln48_7_reg_1683[11]_i_9_n_5 ;
  wire \add_ln48_7_reg_1683[15]_i_3_n_5 ;
  wire \add_ln48_7_reg_1683[15]_i_4_n_5 ;
  wire \add_ln48_7_reg_1683[15]_i_5_n_5 ;
  wire \add_ln48_7_reg_1683[15]_i_6_n_5 ;
  wire \add_ln48_7_reg_1683[15]_i_7_n_5 ;
  wire \add_ln48_7_reg_1683[15]_i_8_n_5 ;
  wire \add_ln48_7_reg_1683[15]_i_9_n_5 ;
  wire \add_ln48_7_reg_1683[3]_i_2_n_5 ;
  wire \add_ln48_7_reg_1683[3]_i_3_n_5 ;
  wire \add_ln48_7_reg_1683[3]_i_4_n_5 ;
  wire \add_ln48_7_reg_1683[3]_i_5_n_5 ;
  wire \add_ln48_7_reg_1683[3]_i_6_n_5 ;
  wire \add_ln48_7_reg_1683[3]_i_7_n_5 ;
  wire \add_ln48_7_reg_1683[3]_i_8_n_5 ;
  wire \add_ln48_7_reg_1683[7]_i_2_n_5 ;
  wire \add_ln48_7_reg_1683[7]_i_3_n_5 ;
  wire \add_ln48_7_reg_1683[7]_i_4_n_5 ;
  wire \add_ln48_7_reg_1683[7]_i_5_n_5 ;
  wire \add_ln48_7_reg_1683[7]_i_6_n_5 ;
  wire \add_ln48_7_reg_1683[7]_i_7_n_5 ;
  wire \add_ln48_7_reg_1683[7]_i_8_n_5 ;
  wire \add_ln48_7_reg_1683[7]_i_9_n_5 ;
  wire \add_ln48_7_reg_1683_reg[11]_i_1_n_5 ;
  wire \add_ln48_7_reg_1683_reg[11]_i_1_n_6 ;
  wire \add_ln48_7_reg_1683_reg[11]_i_1_n_7 ;
  wire \add_ln48_7_reg_1683_reg[11]_i_1_n_8 ;
  wire \add_ln48_7_reg_1683_reg[15]_i_2_n_6 ;
  wire \add_ln48_7_reg_1683_reg[15]_i_2_n_7 ;
  wire \add_ln48_7_reg_1683_reg[15]_i_2_n_8 ;
  wire \add_ln48_7_reg_1683_reg[3]_i_1_n_5 ;
  wire \add_ln48_7_reg_1683_reg[3]_i_1_n_6 ;
  wire \add_ln48_7_reg_1683_reg[3]_i_1_n_7 ;
  wire \add_ln48_7_reg_1683_reg[3]_i_1_n_8 ;
  wire \add_ln48_7_reg_1683_reg[7]_i_1_n_5 ;
  wire \add_ln48_7_reg_1683_reg[7]_i_1_n_6 ;
  wire \add_ln48_7_reg_1683_reg[7]_i_1_n_7 ;
  wire \add_ln48_7_reg_1683_reg[7]_i_1_n_8 ;
  wire [15:0]add_ln48_9_fu_1055_p2;
  wire add_ln48_9_reg_16880;
  wire \add_ln48_9_reg_1688[11]_i_2_n_5 ;
  wire \add_ln48_9_reg_1688[11]_i_3_n_5 ;
  wire \add_ln48_9_reg_1688[11]_i_4_n_5 ;
  wire \add_ln48_9_reg_1688[11]_i_5_n_5 ;
  wire \add_ln48_9_reg_1688[11]_i_6_n_5 ;
  wire \add_ln48_9_reg_1688[11]_i_7_n_5 ;
  wire \add_ln48_9_reg_1688[11]_i_8_n_5 ;
  wire \add_ln48_9_reg_1688[11]_i_9_n_5 ;
  wire \add_ln48_9_reg_1688[15]_i_3_n_5 ;
  wire \add_ln48_9_reg_1688[15]_i_4_n_5 ;
  wire \add_ln48_9_reg_1688[15]_i_5_n_5 ;
  wire \add_ln48_9_reg_1688[15]_i_6_n_5 ;
  wire \add_ln48_9_reg_1688[15]_i_7_n_5 ;
  wire \add_ln48_9_reg_1688[15]_i_8_n_5 ;
  wire \add_ln48_9_reg_1688[15]_i_9_n_5 ;
  wire \add_ln48_9_reg_1688[3]_i_2_n_5 ;
  wire \add_ln48_9_reg_1688[3]_i_3_n_5 ;
  wire \add_ln48_9_reg_1688[3]_i_4_n_5 ;
  wire \add_ln48_9_reg_1688[3]_i_5_n_5 ;
  wire \add_ln48_9_reg_1688[3]_i_6_n_5 ;
  wire \add_ln48_9_reg_1688[3]_i_7_n_5 ;
  wire \add_ln48_9_reg_1688[3]_i_8_n_5 ;
  wire \add_ln48_9_reg_1688[7]_i_2_n_5 ;
  wire \add_ln48_9_reg_1688[7]_i_3_n_5 ;
  wire \add_ln48_9_reg_1688[7]_i_4_n_5 ;
  wire \add_ln48_9_reg_1688[7]_i_5_n_5 ;
  wire \add_ln48_9_reg_1688[7]_i_6_n_5 ;
  wire \add_ln48_9_reg_1688[7]_i_7_n_5 ;
  wire \add_ln48_9_reg_1688[7]_i_8_n_5 ;
  wire \add_ln48_9_reg_1688[7]_i_9_n_5 ;
  wire \add_ln48_9_reg_1688_reg[11]_i_1_n_5 ;
  wire \add_ln48_9_reg_1688_reg[11]_i_1_n_6 ;
  wire \add_ln48_9_reg_1688_reg[11]_i_1_n_7 ;
  wire \add_ln48_9_reg_1688_reg[11]_i_1_n_8 ;
  wire \add_ln48_9_reg_1688_reg[15]_i_2_n_6 ;
  wire \add_ln48_9_reg_1688_reg[15]_i_2_n_7 ;
  wire \add_ln48_9_reg_1688_reg[15]_i_2_n_8 ;
  wire \add_ln48_9_reg_1688_reg[3]_i_1_n_5 ;
  wire \add_ln48_9_reg_1688_reg[3]_i_1_n_6 ;
  wire \add_ln48_9_reg_1688_reg[3]_i_1_n_7 ;
  wire \add_ln48_9_reg_1688_reg[3]_i_1_n_8 ;
  wire \add_ln48_9_reg_1688_reg[7]_i_1_n_5 ;
  wire \add_ln48_9_reg_1688_reg[7]_i_1_n_6 ;
  wire \add_ln48_9_reg_1688_reg[7]_i_1_n_7 ;
  wire \add_ln48_9_reg_1688_reg[7]_i_1_n_8 ;
  wire \add_ln48_reg_1563_pp0_iter2_reg_reg[11]_0 ;
  wire \add_ln48_reg_1563_pp0_iter2_reg_reg[9]_0 ;
  wire add_ln48_reg_1563_reg_i_10_n_6;
  wire add_ln48_reg_1563_reg_i_10_n_7;
  wire add_ln48_reg_1563_reg_i_10_n_8;
  wire add_ln48_reg_1563_reg_i_11_n_5;
  wire add_ln48_reg_1563_reg_i_11_n_6;
  wire add_ln48_reg_1563_reg_i_11_n_7;
  wire add_ln48_reg_1563_reg_i_11_n_8;
  wire add_ln48_reg_1563_reg_i_12_n_5;
  wire add_ln48_reg_1563_reg_i_13_n_5;
  wire add_ln48_reg_1563_reg_i_14_n_5;
  wire add_ln48_reg_1563_reg_i_15_n_5;
  wire add_ln48_reg_1563_reg_i_16_n_5;
  wire add_ln48_reg_1563_reg_i_17_n_5;
  wire add_ln48_reg_1563_reg_i_18_n_5;
  wire add_ln48_reg_1563_reg_i_19_n_5;
  wire add_ln48_reg_1563_reg_n_100;
  wire add_ln48_reg_1563_reg_n_101;
  wire add_ln48_reg_1563_reg_n_102;
  wire add_ln48_reg_1563_reg_n_103;
  wire add_ln48_reg_1563_reg_n_104;
  wire add_ln48_reg_1563_reg_n_105;
  wire add_ln48_reg_1563_reg_n_106;
  wire add_ln48_reg_1563_reg_n_107;
  wire add_ln48_reg_1563_reg_n_108;
  wire add_ln48_reg_1563_reg_n_109;
  wire add_ln48_reg_1563_reg_n_110;
  wire add_ln48_reg_1563_reg_n_97;
  wire add_ln48_reg_1563_reg_n_98;
  wire add_ln48_reg_1563_reg_n_99;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire \ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[21] ;
  wire \ap_CS_fsm_reg[21]_0 ;
  wire \ap_CS_fsm_reg[21]_1 ;
  wire \ap_CS_fsm_reg[21]_2 ;
  wire \ap_CS_fsm_reg[21]_3 ;
  wire \ap_CS_fsm_reg[21]_4 ;
  wire \ap_CS_fsm_reg[21]_5 ;
  wire \ap_CS_fsm_reg[21]_6 ;
  wire \ap_CS_fsm_reg[21]_7 ;
  wire \ap_CS_fsm_reg[21]_8 ;
  wire \ap_CS_fsm_reg[21]_9 ;
  wire \ap_CS_fsm_reg[37] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire [0:0]\ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[5]_1 ;
  wire \ap_CS_fsm_reg[5]_10 ;
  wire \ap_CS_fsm_reg[5]_11 ;
  wire \ap_CS_fsm_reg[5]_2 ;
  wire \ap_CS_fsm_reg[5]_3 ;
  wire \ap_CS_fsm_reg[5]_4 ;
  wire \ap_CS_fsm_reg[5]_5 ;
  wire \ap_CS_fsm_reg[5]_6 ;
  wire \ap_CS_fsm_reg[5]_7 ;
  wire \ap_CS_fsm_reg[5]_8 ;
  wire \ap_CS_fsm_reg[5]_9 ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire [6:0]ap_NS_fsm;
  wire ap_NS_fsm115_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1_n_5;
  wire ap_enable_reg_pp0_iter2_i_1_n_5;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bias_load_reg_15680;
  wire [7:0]data4;
  wire [4:1]empty_reg_1148;
  wire \empty_reg_1148[1]_i_1_n_5 ;
  wire \empty_reg_1148[4]_i_1_n_5 ;
  wire [9:0]grp_depthwise_conv2d_fix_1_fu_450_input_r_address0;
  wire [9:0]grp_depthwise_conv2d_fix_1_fu_450_input_r_address1;
  wire grp_depthwise_conv2d_fix_1_fu_450_input_r_ce0;
  wire grp_depthwise_conv2d_fix_2_fu_426_ap_ready;
  wire grp_depthwise_conv2d_fix_2_fu_426_ap_start_reg;
  wire [9:0]grp_depthwise_conv2d_fix_2_fu_426_input_r_address0;
  wire grp_depthwise_conv2d_fix_2_fu_426_input_r_ce0;
  wire [1:1]grp_depthwise_conv2d_fix_2_fu_426_output_height;
  wire [11:9]grp_depthwise_conv2d_fix_2_fu_426_output_r_address0;
  wire [9:0]grp_depthwise_conv2d_fix_fu_474_input_r_address0;
  wire icmp_ln23_fu_466_p2;
  wire \icmp_ln23_reg_1185[0]_i_10_n_5 ;
  wire \icmp_ln23_reg_1185[0]_i_11_n_5 ;
  wire \icmp_ln23_reg_1185[0]_i_3_n_5 ;
  wire \icmp_ln23_reg_1185[0]_i_4_n_5 ;
  wire \icmp_ln23_reg_1185[0]_i_5_n_5 ;
  wire \icmp_ln23_reg_1185[0]_i_6_n_5 ;
  wire \icmp_ln23_reg_1185[0]_i_7_n_5 ;
  wire \icmp_ln23_reg_1185[0]_i_8_n_5 ;
  wire \icmp_ln23_reg_1185[0]_i_9_n_5 ;
  wire \icmp_ln23_reg_1185_pp0_iter1_reg_reg_n_5_[0] ;
  wire \icmp_ln23_reg_1185_pp0_iter2_reg_reg_n_5_[0] ;
  wire \icmp_ln23_reg_1185_reg[0]_i_2_n_5 ;
  wire \icmp_ln23_reg_1185_reg[0]_i_2_n_6 ;
  wire \icmp_ln23_reg_1185_reg[0]_i_2_n_7 ;
  wire \icmp_ln23_reg_1185_reg[0]_i_2_n_8 ;
  wire \icmp_ln23_reg_1185_reg_n_5_[0] ;
  wire icmp_ln32_fu_477_p2;
  wire icmp_ln32_reg_1195;
  wire \icmp_ln32_reg_1195[0]_i_3_n_5 ;
  wire \icmp_ln32_reg_1195[0]_i_4_n_5 ;
  wire \icmp_ln32_reg_1195[0]_i_5_n_5 ;
  wire \icmp_ln32_reg_1195[0]_i_6_n_5 ;
  wire \icmp_ln32_reg_1195[0]_i_7_n_5 ;
  wire \icmp_ln32_reg_1195[0]_i_8_n_5 ;
  wire \icmp_ln32_reg_1195[0]_i_9_n_5 ;
  wire \icmp_ln32_reg_1195_reg[0]_i_2_n_6 ;
  wire \icmp_ln32_reg_1195_reg[0]_i_2_n_7 ;
  wire \icmp_ln32_reg_1195_reg[0]_i_2_n_8 ;
  wire indvar_flatten48_reg_304;
  wire indvar_flatten48_reg_3040;
  wire \indvar_flatten48_reg_304_reg_n_5_[0] ;
  wire \indvar_flatten48_reg_304_reg_n_5_[10] ;
  wire \indvar_flatten48_reg_304_reg_n_5_[11] ;
  wire \indvar_flatten48_reg_304_reg_n_5_[12] ;
  wire \indvar_flatten48_reg_304_reg_n_5_[13] ;
  wire \indvar_flatten48_reg_304_reg_n_5_[1] ;
  wire \indvar_flatten48_reg_304_reg_n_5_[2] ;
  wire \indvar_flatten48_reg_304_reg_n_5_[3] ;
  wire \indvar_flatten48_reg_304_reg_n_5_[4] ;
  wire \indvar_flatten48_reg_304_reg_n_5_[5] ;
  wire \indvar_flatten48_reg_304_reg_n_5_[6] ;
  wire \indvar_flatten48_reg_304_reg_n_5_[7] ;
  wire \indvar_flatten48_reg_304_reg_n_5_[8] ;
  wire \indvar_flatten48_reg_304_reg_n_5_[9] ;
  wire [9:0]indvar_flatten_reg_328;
  wire input_r_ce04;
  wire kernel_load_1_reg_13860;
  wire kernel_load_2_reg_13420;
  wire kernel_load_reg_12960;
  wire mul_ln40_10_reg_16780;
  wire mul_ln40_10_reg_1678_reg_n_100;
  wire mul_ln40_10_reg_1678_reg_n_101;
  wire mul_ln40_10_reg_1678_reg_n_102;
  wire mul_ln40_10_reg_1678_reg_n_103;
  wire mul_ln40_10_reg_1678_reg_n_104;
  wire mul_ln40_10_reg_1678_reg_n_105;
  wire mul_ln40_10_reg_1678_reg_n_106;
  wire mul_ln40_10_reg_1678_reg_n_107;
  wire mul_ln40_10_reg_1678_reg_n_108;
  wire mul_ln40_10_reg_1678_reg_n_109;
  wire mul_ln40_10_reg_1678_reg_n_110;
  wire mul_ln40_10_reg_1678_reg_n_97;
  wire mul_ln40_10_reg_1678_reg_n_98;
  wire mul_ln40_10_reg_1678_reg_n_99;
  wire [8:1]mul_ln40_1_fu_560_p2;
  wire [8:1]mul_ln40_1_reg_1259;
  wire \mul_ln40_1_reg_1259[1]_i_2_n_5 ;
  wire \mul_ln40_1_reg_1259[1]_i_3_n_5 ;
  wire \mul_ln40_1_reg_1259[1]_i_4_n_5 ;
  wire \mul_ln40_1_reg_1259[1]_i_5_n_5 ;
  wire \mul_ln40_1_reg_1259[1]_i_6_n_5 ;
  wire \mul_ln40_1_reg_1259[1]_i_7_n_5 ;
  wire \mul_ln40_1_reg_1259[5]_i_10_n_5 ;
  wire \mul_ln40_1_reg_1259[5]_i_2_n_5 ;
  wire \mul_ln40_1_reg_1259[5]_i_4_n_5 ;
  wire \mul_ln40_1_reg_1259[5]_i_5_n_5 ;
  wire \mul_ln40_1_reg_1259[5]_i_6_n_5 ;
  wire \mul_ln40_1_reg_1259[5]_i_7_n_5 ;
  wire \mul_ln40_1_reg_1259[5]_i_8_n_5 ;
  wire \mul_ln40_1_reg_1259[5]_i_9_n_5 ;
  wire \mul_ln40_1_reg_1259[8]_i_2_n_5 ;
  wire \mul_ln40_1_reg_1259[8]_i_3_n_5 ;
  wire \mul_ln40_1_reg_1259[8]_i_4_n_5 ;
  wire \mul_ln40_1_reg_1259[8]_i_5_n_5 ;
  wire \mul_ln40_1_reg_1259[8]_i_6_n_5 ;
  wire \mul_ln40_1_reg_1259_reg[1]_i_1_n_10 ;
  wire \mul_ln40_1_reg_1259_reg[1]_i_1_n_5 ;
  wire \mul_ln40_1_reg_1259_reg[1]_i_1_n_6 ;
  wire \mul_ln40_1_reg_1259_reg[1]_i_1_n_7 ;
  wire \mul_ln40_1_reg_1259_reg[1]_i_1_n_8 ;
  wire \mul_ln40_1_reg_1259_reg[1]_i_1_n_9 ;
  wire \mul_ln40_1_reg_1259_reg[5]_i_1_n_5 ;
  wire \mul_ln40_1_reg_1259_reg[5]_i_1_n_6 ;
  wire \mul_ln40_1_reg_1259_reg[5]_i_1_n_7 ;
  wire \mul_ln40_1_reg_1259_reg[5]_i_1_n_8 ;
  wire \mul_ln40_1_reg_1259_reg[5]_i_3_n_10 ;
  wire \mul_ln40_1_reg_1259_reg[5]_i_3_n_11 ;
  wire \mul_ln40_1_reg_1259_reg[5]_i_3_n_12 ;
  wire \mul_ln40_1_reg_1259_reg[5]_i_3_n_5 ;
  wire \mul_ln40_1_reg_1259_reg[5]_i_3_n_7 ;
  wire \mul_ln40_1_reg_1259_reg[5]_i_3_n_8 ;
  wire \mul_ln40_1_reg_1259_reg[8]_i_1_n_7 ;
  wire \mul_ln40_1_reg_1259_reg[8]_i_1_n_8 ;
  wire mul_ln40_2_reg_1573_reg_n_100;
  wire mul_ln40_2_reg_1573_reg_n_101;
  wire mul_ln40_2_reg_1573_reg_n_102;
  wire mul_ln40_2_reg_1573_reg_n_103;
  wire mul_ln40_2_reg_1573_reg_n_104;
  wire mul_ln40_2_reg_1573_reg_n_105;
  wire mul_ln40_2_reg_1573_reg_n_106;
  wire mul_ln40_2_reg_1573_reg_n_107;
  wire mul_ln40_2_reg_1573_reg_n_108;
  wire mul_ln40_2_reg_1573_reg_n_109;
  wire mul_ln40_2_reg_1573_reg_n_110;
  wire mul_ln40_2_reg_1573_reg_n_97;
  wire mul_ln40_2_reg_1573_reg_n_98;
  wire mul_ln40_2_reg_1573_reg_n_99;
  wire mul_ln40_3_reg_1593_reg_n_100;
  wire mul_ln40_3_reg_1593_reg_n_101;
  wire mul_ln40_3_reg_1593_reg_n_102;
  wire mul_ln40_3_reg_1593_reg_n_103;
  wire mul_ln40_3_reg_1593_reg_n_104;
  wire mul_ln40_3_reg_1593_reg_n_105;
  wire mul_ln40_3_reg_1593_reg_n_106;
  wire mul_ln40_3_reg_1593_reg_n_107;
  wire mul_ln40_3_reg_1593_reg_n_108;
  wire mul_ln40_3_reg_1593_reg_n_109;
  wire mul_ln40_3_reg_1593_reg_n_110;
  wire mul_ln40_3_reg_1593_reg_n_97;
  wire mul_ln40_3_reg_1593_reg_n_98;
  wire mul_ln40_3_reg_1593_reg_n_99;
  wire [14:0]mul_ln40_4_reg_1578_reg_0;
  wire mul_ln40_4_reg_1578_reg_n_100;
  wire mul_ln40_4_reg_1578_reg_n_101;
  wire mul_ln40_4_reg_1578_reg_n_102;
  wire mul_ln40_4_reg_1578_reg_n_103;
  wire mul_ln40_4_reg_1578_reg_n_104;
  wire mul_ln40_4_reg_1578_reg_n_105;
  wire mul_ln40_4_reg_1578_reg_n_106;
  wire mul_ln40_4_reg_1578_reg_n_107;
  wire mul_ln40_4_reg_1578_reg_n_108;
  wire mul_ln40_4_reg_1578_reg_n_109;
  wire mul_ln40_4_reg_1578_reg_n_110;
  wire mul_ln40_4_reg_1578_reg_n_97;
  wire mul_ln40_4_reg_1578_reg_n_98;
  wire mul_ln40_4_reg_1578_reg_n_99;
  wire mul_ln40_5_reg_1603_reg_n_100;
  wire mul_ln40_5_reg_1603_reg_n_101;
  wire mul_ln40_5_reg_1603_reg_n_102;
  wire mul_ln40_5_reg_1603_reg_n_103;
  wire mul_ln40_5_reg_1603_reg_n_104;
  wire mul_ln40_5_reg_1603_reg_n_105;
  wire mul_ln40_5_reg_1603_reg_n_106;
  wire mul_ln40_5_reg_1603_reg_n_107;
  wire mul_ln40_5_reg_1603_reg_n_108;
  wire mul_ln40_5_reg_1603_reg_n_109;
  wire mul_ln40_5_reg_1603_reg_n_110;
  wire mul_ln40_5_reg_1603_reg_n_97;
  wire mul_ln40_5_reg_1603_reg_n_98;
  wire mul_ln40_5_reg_1603_reg_n_99;
  wire mul_ln40_6_reg_1628_reg_n_100;
  wire mul_ln40_6_reg_1628_reg_n_101;
  wire mul_ln40_6_reg_1628_reg_n_102;
  wire mul_ln40_6_reg_1628_reg_n_103;
  wire mul_ln40_6_reg_1628_reg_n_104;
  wire mul_ln40_6_reg_1628_reg_n_105;
  wire mul_ln40_6_reg_1628_reg_n_106;
  wire mul_ln40_6_reg_1628_reg_n_107;
  wire mul_ln40_6_reg_1628_reg_n_108;
  wire mul_ln40_6_reg_1628_reg_n_109;
  wire mul_ln40_6_reg_1628_reg_n_110;
  wire mul_ln40_6_reg_1628_reg_n_97;
  wire mul_ln40_6_reg_1628_reg_n_98;
  wire mul_ln40_6_reg_1628_reg_n_99;
  wire mul_ln40_7_reg_1633_reg_n_100;
  wire mul_ln40_7_reg_1633_reg_n_101;
  wire mul_ln40_7_reg_1633_reg_n_102;
  wire mul_ln40_7_reg_1633_reg_n_103;
  wire mul_ln40_7_reg_1633_reg_n_104;
  wire mul_ln40_7_reg_1633_reg_n_105;
  wire mul_ln40_7_reg_1633_reg_n_106;
  wire mul_ln40_7_reg_1633_reg_n_107;
  wire mul_ln40_7_reg_1633_reg_n_108;
  wire mul_ln40_7_reg_1633_reg_n_109;
  wire mul_ln40_7_reg_1633_reg_n_110;
  wire mul_ln40_7_reg_1633_reg_n_97;
  wire mul_ln40_7_reg_1633_reg_n_98;
  wire mul_ln40_7_reg_1633_reg_n_99;
  wire mul_ln40_8_reg_1648_reg_n_100;
  wire mul_ln40_8_reg_1648_reg_n_101;
  wire mul_ln40_8_reg_1648_reg_n_102;
  wire mul_ln40_8_reg_1648_reg_n_103;
  wire mul_ln40_8_reg_1648_reg_n_104;
  wire mul_ln40_8_reg_1648_reg_n_105;
  wire mul_ln40_8_reg_1648_reg_n_106;
  wire mul_ln40_8_reg_1648_reg_n_107;
  wire mul_ln40_8_reg_1648_reg_n_108;
  wire mul_ln40_8_reg_1648_reg_n_109;
  wire mul_ln40_8_reg_1648_reg_n_110;
  wire mul_ln40_8_reg_1648_reg_n_97;
  wire mul_ln40_8_reg_1648_reg_n_98;
  wire mul_ln40_8_reg_1648_reg_n_99;
  wire mul_ln40_9_reg_1653_reg_n_100;
  wire mul_ln40_9_reg_1653_reg_n_101;
  wire mul_ln40_9_reg_1653_reg_n_102;
  wire mul_ln40_9_reg_1653_reg_n_103;
  wire mul_ln40_9_reg_1653_reg_n_104;
  wire mul_ln40_9_reg_1653_reg_n_105;
  wire mul_ln40_9_reg_1653_reg_n_106;
  wire mul_ln40_9_reg_1653_reg_n_107;
  wire mul_ln40_9_reg_1653_reg_n_108;
  wire mul_ln40_9_reg_1653_reg_n_109;
  wire mul_ln40_9_reg_1653_reg_n_110;
  wire mul_ln40_9_reg_1653_reg_n_97;
  wire mul_ln40_9_reg_1653_reg_n_98;
  wire mul_ln40_9_reg_1653_reg_n_99;
  wire [8:1]mul_ln40_fu_456_p2;
  wire [8:1]mul_ln40_reg_1173;
  wire \mul_ln40_reg_1173[1]_i_2_n_5 ;
  wire \mul_ln40_reg_1173[1]_i_3_n_5 ;
  wire \mul_ln40_reg_1173[1]_i_4_n_5 ;
  wire \mul_ln40_reg_1173[1]_i_5_n_5 ;
  wire \mul_ln40_reg_1173[1]_i_6_n_5 ;
  wire \mul_ln40_reg_1173[1]_i_7_n_5 ;
  wire \mul_ln40_reg_1173[5]_i_2_n_5 ;
  wire \mul_ln40_reg_1173[5]_i_4_n_5 ;
  wire \mul_ln40_reg_1173[5]_i_5_n_5 ;
  wire \mul_ln40_reg_1173[5]_i_6_n_5 ;
  wire \mul_ln40_reg_1173[5]_i_7_n_5 ;
  wire \mul_ln40_reg_1173[5]_i_8_n_5 ;
  wire \mul_ln40_reg_1173[5]_i_9_n_5 ;
  wire \mul_ln40_reg_1173[8]_i_2_n_5 ;
  wire \mul_ln40_reg_1173[8]_i_3_n_5 ;
  wire \mul_ln40_reg_1173[8]_i_4_n_5 ;
  wire \mul_ln40_reg_1173[8]_i_5_n_5 ;
  wire \mul_ln40_reg_1173[8]_i_6_n_5 ;
  wire \mul_ln40_reg_1173_reg[1]_i_1_n_10 ;
  wire \mul_ln40_reg_1173_reg[1]_i_1_n_5 ;
  wire \mul_ln40_reg_1173_reg[1]_i_1_n_6 ;
  wire \mul_ln40_reg_1173_reg[1]_i_1_n_7 ;
  wire \mul_ln40_reg_1173_reg[1]_i_1_n_8 ;
  wire \mul_ln40_reg_1173_reg[1]_i_1_n_9 ;
  wire \mul_ln40_reg_1173_reg[5]_i_1_n_5 ;
  wire \mul_ln40_reg_1173_reg[5]_i_1_n_6 ;
  wire \mul_ln40_reg_1173_reg[5]_i_1_n_7 ;
  wire \mul_ln40_reg_1173_reg[5]_i_1_n_8 ;
  wire \mul_ln40_reg_1173_reg[5]_i_3_n_10 ;
  wire \mul_ln40_reg_1173_reg[5]_i_3_n_11 ;
  wire \mul_ln40_reg_1173_reg[5]_i_3_n_12 ;
  wire \mul_ln40_reg_1173_reg[5]_i_3_n_5 ;
  wire \mul_ln40_reg_1173_reg[5]_i_3_n_7 ;
  wire \mul_ln40_reg_1173_reg[5]_i_3_n_8 ;
  wire \mul_ln40_reg_1173_reg[8]_i_1_n_7 ;
  wire \mul_ln40_reg_1173_reg[8]_i_1_n_8 ;
  wire [8:1]mul_ln48_1_fu_565_p2;
  wire [8:1]mul_ln48_1_reg_1265;
  wire \mul_ln48_1_reg_1265[1]_i_2_n_5 ;
  wire \mul_ln48_1_reg_1265[1]_i_3_n_5 ;
  wire \mul_ln48_1_reg_1265[1]_i_4_n_5 ;
  wire \mul_ln48_1_reg_1265[1]_i_5_n_5 ;
  wire \mul_ln48_1_reg_1265[1]_i_6_n_5 ;
  wire \mul_ln48_1_reg_1265[5]_i_10_n_5 ;
  wire \mul_ln48_1_reg_1265[5]_i_11_n_5 ;
  wire \mul_ln48_1_reg_1265[5]_i_2_n_5 ;
  wire \mul_ln48_1_reg_1265[5]_i_4_n_5 ;
  wire \mul_ln48_1_reg_1265[5]_i_5_n_5 ;
  wire \mul_ln48_1_reg_1265[5]_i_6_n_5 ;
  wire \mul_ln48_1_reg_1265[5]_i_7_n_5 ;
  wire \mul_ln48_1_reg_1265[5]_i_8_n_5 ;
  wire \mul_ln48_1_reg_1265[5]_i_9_n_5 ;
  wire \mul_ln48_1_reg_1265[8]_i_2_n_5 ;
  wire \mul_ln48_1_reg_1265[8]_i_3_n_5 ;
  wire \mul_ln48_1_reg_1265[8]_i_4_n_5 ;
  wire \mul_ln48_1_reg_1265[8]_i_5_n_5 ;
  wire \mul_ln48_1_reg_1265[8]_i_6_n_5 ;
  wire \mul_ln48_1_reg_1265_reg[1]_i_1_n_10 ;
  wire \mul_ln48_1_reg_1265_reg[1]_i_1_n_5 ;
  wire \mul_ln48_1_reg_1265_reg[1]_i_1_n_6 ;
  wire \mul_ln48_1_reg_1265_reg[1]_i_1_n_7 ;
  wire \mul_ln48_1_reg_1265_reg[1]_i_1_n_8 ;
  wire \mul_ln48_1_reg_1265_reg[1]_i_1_n_9 ;
  wire \mul_ln48_1_reg_1265_reg[5]_i_1_n_5 ;
  wire \mul_ln48_1_reg_1265_reg[5]_i_1_n_6 ;
  wire \mul_ln48_1_reg_1265_reg[5]_i_1_n_7 ;
  wire \mul_ln48_1_reg_1265_reg[5]_i_1_n_8 ;
  wire \mul_ln48_1_reg_1265_reg[5]_i_3_n_10 ;
  wire \mul_ln48_1_reg_1265_reg[5]_i_3_n_11 ;
  wire \mul_ln48_1_reg_1265_reg[5]_i_3_n_12 ;
  wire \mul_ln48_1_reg_1265_reg[5]_i_3_n_5 ;
  wire \mul_ln48_1_reg_1265_reg[5]_i_3_n_7 ;
  wire \mul_ln48_1_reg_1265_reg[5]_i_3_n_8 ;
  wire \mul_ln48_1_reg_1265_reg[8]_i_1_n_7 ;
  wire \mul_ln48_1_reg_1265_reg[8]_i_1_n_8 ;
  wire [8:1]mul_ln48_fu_461_p2;
  wire [8:1]mul_ln48_reg_1179;
  wire \mul_ln48_reg_1179[1]_i_2_n_5 ;
  wire \mul_ln48_reg_1179[1]_i_3_n_5 ;
  wire \mul_ln48_reg_1179[1]_i_4_n_5 ;
  wire \mul_ln48_reg_1179[1]_i_5_n_5 ;
  wire \mul_ln48_reg_1179[1]_i_6_n_5 ;
  wire \mul_ln48_reg_1179[5]_i_10_n_5 ;
  wire \mul_ln48_reg_1179[5]_i_11_n_5 ;
  wire \mul_ln48_reg_1179[5]_i_2_n_5 ;
  wire \mul_ln48_reg_1179[5]_i_4_n_5 ;
  wire \mul_ln48_reg_1179[5]_i_5_n_5 ;
  wire \mul_ln48_reg_1179[5]_i_6_n_5 ;
  wire \mul_ln48_reg_1179[5]_i_7_n_5 ;
  wire \mul_ln48_reg_1179[5]_i_8_n_5 ;
  wire \mul_ln48_reg_1179[5]_i_9_n_5 ;
  wire \mul_ln48_reg_1179[8]_i_2_n_5 ;
  wire \mul_ln48_reg_1179[8]_i_3_n_5 ;
  wire \mul_ln48_reg_1179[8]_i_4_n_5 ;
  wire \mul_ln48_reg_1179[8]_i_5_n_5 ;
  wire \mul_ln48_reg_1179[8]_i_6_n_5 ;
  wire \mul_ln48_reg_1179_reg[1]_i_1_n_10 ;
  wire \mul_ln48_reg_1179_reg[1]_i_1_n_5 ;
  wire \mul_ln48_reg_1179_reg[1]_i_1_n_6 ;
  wire \mul_ln48_reg_1179_reg[1]_i_1_n_7 ;
  wire \mul_ln48_reg_1179_reg[1]_i_1_n_8 ;
  wire \mul_ln48_reg_1179_reg[1]_i_1_n_9 ;
  wire \mul_ln48_reg_1179_reg[5]_i_1_n_5 ;
  wire \mul_ln48_reg_1179_reg[5]_i_1_n_6 ;
  wire \mul_ln48_reg_1179_reg[5]_i_1_n_7 ;
  wire \mul_ln48_reg_1179_reg[5]_i_1_n_8 ;
  wire \mul_ln48_reg_1179_reg[5]_i_3_n_10 ;
  wire \mul_ln48_reg_1179_reg[5]_i_3_n_11 ;
  wire \mul_ln48_reg_1179_reg[5]_i_3_n_12 ;
  wire \mul_ln48_reg_1179_reg[5]_i_3_n_5 ;
  wire \mul_ln48_reg_1179_reg[5]_i_3_n_7 ;
  wire \mul_ln48_reg_1179_reg[5]_i_3_n_8 ;
  wire \mul_ln48_reg_1179_reg[8]_i_1_n_7 ;
  wire \mul_ln48_reg_1179_reg[8]_i_1_n_8 ;
  wire [8:1]out;
  wire [4:0]out_d_0_reg_316;
  wire [4:0]out_d_reg_1189;
  wire \out_d_reg_1189[4]_i_3_n_5 ;
  wire out_h_0_reg_340;
  wire out_h_0_reg_3400;
  wire \out_h_0_reg_340_reg_n_5_[0] ;
  wire \out_h_0_reg_340_reg_n_5_[1] ;
  wire \out_h_0_reg_340_reg_n_5_[2] ;
  wire \out_h_0_reg_340_reg_n_5_[3] ;
  wire \out_h_0_reg_340_reg_n_5_[4] ;
  wire [4:0]out_h_fu_581_p2;
  wire \out_h_reg_1278[4]_i_2_n_5 ;
  wire out_w_0_mid2_reg_1284;
  wire \out_w_0_mid2_reg_1284[0]_i_1_n_5 ;
  wire \out_w_0_mid2_reg_1284[1]_i_1_n_5 ;
  wire \out_w_0_mid2_reg_1284[2]_i_1_n_5 ;
  wire \out_w_0_mid2_reg_1284[3]_i_1_n_5 ;
  wire \out_w_0_mid2_reg_1284[4]_i_3_n_5 ;
  wire \out_w_0_mid2_reg_1284_reg_n_5_[0] ;
  wire \out_w_0_mid2_reg_1284_reg_n_5_[1] ;
  wire \out_w_0_mid2_reg_1284_reg_n_5_[2] ;
  wire \out_w_0_mid2_reg_1284_reg_n_5_[3] ;
  wire \out_w_0_mid2_reg_1284_reg_n_5_[4] ;
  wire [4:0]out_w_0_reg_351;
  wire [4:0]out_w_reg_1487;
  wire \out_w_reg_1487[0]_i_1_n_5 ;
  wire \out_w_reg_1487[1]_i_1_n_5 ;
  wire \out_w_reg_1487[2]_i_1_n_5 ;
  wire \out_w_reg_1487[3]_i_1_n_5 ;
  wire \out_w_reg_1487[4]_i_1_n_5 ;
  wire [11:0]output_r_address0;
  wire [15:0]output_r_d0;
  wire [15:0]q0;
  wire q0_reg_i_20_n_5;
  wire q0_reg_i_21_n_5;
  wire q0_reg_i_22_n_5;
  wire q0_reg_i_23_n_5;
  wire q0_reg_i_24_n_5;
  wire q0_reg_i_25_n_5;
  wire q0_reg_i_26_n_5;
  wire q0_reg_i_27_n_5;
  wire q0_reg_i_28_n_5;
  wire q0_reg_i_29_n_5;
  wire q0_reg_i_30_n_5;
  wire q0_reg_i_31_n_5;
  wire q0_reg_i_32_n_5;
  wire q0_reg_i_33_n_5;
  wire q0_reg_i_34_n_5;
  wire q0_reg_i_35_n_5;
  wire q0_reg_i_36_n_5;
  wire [15:0]q1;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire [0:0]ram_reg_0_7;
  wire [1:0]ram_reg_0_8;
  wire ram_reg_0_i_207_n_5;
  wire ram_reg_0_i_229_n_5;
  wire ram_reg_0_i_242_n_5;
  wire ram_reg_0_i_246_n_5;
  wire ram_reg_0_i_249_n_5;
  wire ram_reg_0_i_250_n_5;
  wire ram_reg_0_i_254_n_5;
  wire ram_reg_0_i_259_n_5;
  wire ram_reg_0_i_264_n_5;
  wire ram_reg_0_i_269_n_5;
  wire ram_reg_0_i_274_n_5;
  wire ram_reg_0_i_281_n_5;
  wire ram_reg_0_i_284_n_5;
  wire ram_reg_0_i_291_n_5;
  wire ram_reg_0_i_294_n_5;
  wire ram_reg_0_i_299_n_5;
  wire ram_reg_0_i_306_n_5;
  wire ram_reg_0_i_308_n_5;
  wire ram_reg_0_i_310_n_5;
  wire ram_reg_0_i_312_n_5;
  wire ram_reg_0_i_314_n_5;
  wire ram_reg_0_i_316_n_5;
  wire ram_reg_0_i_318_n_5;
  wire ram_reg_0_i_320_n_5;
  wire ram_reg_0_i_322_n_5;
  wire ram_reg_0_i_40;
  wire ram_reg_0_i_93_n_5;
  wire ram_reg_0_i_96_n_5;
  wire ram_reg_0_i_98_n_5;
  wire reg_3620;
  wire reg_3660;
  wire [7:1]select_ln24_1_reg_1234;
  wire [4:0]select_ln24_2_fu_736_p3;
  wire [4:4]select_ln24_2_reg_1416;
  wire \select_ln24_2_reg_1416_reg_n_5_[0] ;
  wire \select_ln24_2_reg_1416_reg_n_5_[1] ;
  wire \select_ln24_2_reg_1416_reg_n_5_[2] ;
  wire \select_ln24_2_reg_1416_reg_n_5_[3] ;
  wire [8:5]select_ln24_3_fu_624_p3;
  wire select_ln24_7_fu_575_p3;
  wire select_ln24_7_reg_1271;
  wire \select_ln24_7_reg_1271[0]_i_2_n_5 ;
  wire [4:0]select_ln24_fu_528_p3;
  wire [4:0]select_ln24_reg_1229;
  wire select_ln32_13_reg_1452;
  wire \select_ln32_13_reg_1452_reg_n_5_[0] ;
  wire \select_ln32_13_reg_1452_reg_n_5_[1] ;
  wire \select_ln32_13_reg_1452_reg_n_5_[2] ;
  wire \select_ln32_13_reg_1452_reg_n_5_[3] ;
  wire \select_ln32_13_reg_1452_reg_n_5_[4] ;
  wire \select_ln32_13_reg_1452_reg_n_5_[5] ;
  wire \select_ln32_13_reg_1452_reg_n_5_[6] ;
  wire \select_ln32_13_reg_1452_reg_n_5_[7] ;
  wire \select_ln32_13_reg_1452_reg_n_5_[8] ;
  wire \select_ln32_13_reg_1452_reg_n_5_[9] ;
  wire [4:0]select_ln32_fu_786_p3;
  wire [4:0]select_ln32_reg_1477;
  wire [8:0]tmp10_0_0_mid2_v_v_reg_1321;
  wire \tmp10_0_0_mid2_v_v_reg_1321[0]_i_1_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1321[1]_i_1_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1321[2]_i_1_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1321[3]_i_1_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1321[4]_i_1_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1321[4]_i_3_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1321[4]_i_4_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1321[4]_i_5_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1321[4]_i_6_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1321[5]_i_1_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1321[6]_i_1_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1321[7]_i_1_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1321[8]_i_2_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1321_reg[4]_i_2_n_5 ;
  wire \tmp10_0_0_mid2_v_v_reg_1321_reg[4]_i_2_n_6 ;
  wire \tmp10_0_0_mid2_v_v_reg_1321_reg[4]_i_2_n_7 ;
  wire \tmp10_0_0_mid2_v_v_reg_1321_reg[4]_i_2_n_8 ;
  wire \tmp10_0_0_mid2_v_v_reg_1321_reg[8]_i_3_n_6 ;
  wire \tmp10_0_0_mid2_v_v_reg_1321_reg[8]_i_3_n_7 ;
  wire \tmp10_0_0_mid2_v_v_reg_1321_reg[8]_i_3_n_8 ;
  wire [8:1]tmp11_fu_517_p2;
  wire [8:2]tmp11_mid1_fu_666_p2;
  wire [8:1]tmp11_reg_1219;
  wire tmp11_reg_12190;
  wire \tmp11_reg_1219[4]_i_2_n_5 ;
  wire \tmp11_reg_1219[4]_i_3_n_5 ;
  wire \tmp11_reg_1219[4]_i_4_n_5 ;
  wire \tmp11_reg_1219[4]_i_5_n_5 ;
  wire \tmp11_reg_1219_reg[4]_i_1_n_5 ;
  wire \tmp11_reg_1219_reg[4]_i_1_n_6 ;
  wire \tmp11_reg_1219_reg[4]_i_1_n_7 ;
  wire \tmp11_reg_1219_reg[4]_i_1_n_8 ;
  wire \tmp11_reg_1219_reg[8]_i_1_n_6 ;
  wire \tmp11_reg_1219_reg[8]_i_1_n_7 ;
  wire \tmp11_reg_1219_reg[8]_i_1_n_8 ;
  wire [8:0]tmp_0_0_fu_512_p2;
  wire [8:2]tmp_0_0_mid1_fu_647_p2;
  wire [8:0]tmp_0_0_reg_1214;
  wire \tmp_0_0_reg_1214[4]_i_3_n_5 ;
  wire \tmp_0_0_reg_1214[4]_i_4_n_5 ;
  wire \tmp_0_0_reg_1214[4]_i_5_n_5 ;
  wire \tmp_0_0_reg_1214[4]_i_6_n_5 ;
  wire \tmp_0_0_reg_1214_reg[4]_i_1_n_5 ;
  wire \tmp_0_0_reg_1214_reg[4]_i_1_n_6 ;
  wire \tmp_0_0_reg_1214_reg[4]_i_1_n_7 ;
  wire \tmp_0_0_reg_1214_reg[4]_i_1_n_8 ;
  wire \tmp_0_0_reg_1214_reg[8]_i_2_n_6 ;
  wire \tmp_0_0_reg_1214_reg[8]_i_2_n_7 ;
  wire \tmp_0_0_reg_1214_reg[8]_i_2_n_8 ;
  wire [15:0]trunc_ln48_1_reg_1598;
  wire [15:0]trunc_ln48_2_fu_934_p4;
  wire [15:0]trunc_ln48_3_fu_966_p4;
  wire [15:0]trunc_ln48_4_fu_975_p4;
  wire [15:0]trunc_ln48_5_reg_1668;
  wire [15:0]trunc_ln48_6_reg_1673;
  wire [15:0]trunc_ln48_7_fu_1032_p4;
  wire [15:0]trunc_ln48_s_reg_1623;
  wire [5:3]zext_ln27_1_fu_446_p1;
  wire [6:6]zext_ln27_1_fu_446_p1__0;
  wire [4:1]zext_ln40_2_cast_fu_508_p1;
  wire [3:0]\NLW_add_ln23_reg_1224_reg[13]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln23_reg_1224_reg[13]_i_2_O_UNCONNECTED ;
  wire NLW_add_ln40_10_reg_1558_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln40_10_reg_1558_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln40_10_reg_1558_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln40_10_reg_1558_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln40_10_reg_1558_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln40_10_reg_1558_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln40_10_reg_1558_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln40_10_reg_1558_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln40_10_reg_1558_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_add_ln40_10_reg_1558_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln40_10_reg_1558_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln40_2_reg_1498_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln40_2_reg_1498_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln40_2_reg_1498_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln40_2_reg_1498_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln40_2_reg_1498_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln40_2_reg_1498_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln40_2_reg_1498_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln40_2_reg_1498_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln40_2_reg_1498_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_add_ln40_2_reg_1498_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln40_2_reg_1498_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln40_4_reg_1447_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln40_4_reg_1447_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln40_4_reg_1447_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln40_4_reg_1447_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln40_4_reg_1447_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln40_4_reg_1447_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln40_4_reg_1447_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln40_4_reg_1447_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln40_4_reg_1447_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_add_ln40_4_reg_1447_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln40_4_reg_1447_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln40_5_reg_1508_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln40_5_reg_1508_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln40_5_reg_1508_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln40_5_reg_1508_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln40_5_reg_1508_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln40_5_reg_1508_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln40_5_reg_1508_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln40_5_reg_1508_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln40_5_reg_1508_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_add_ln40_5_reg_1508_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln40_5_reg_1508_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln40_6_reg_1538_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln40_6_reg_1538_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln40_6_reg_1538_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln40_6_reg_1538_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln40_6_reg_1538_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln40_6_reg_1538_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln40_6_reg_1538_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln40_6_reg_1538_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln40_6_reg_1538_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_add_ln40_6_reg_1538_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln40_6_reg_1538_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln40_7_reg_1543_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln40_7_reg_1543_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln40_7_reg_1543_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln40_7_reg_1543_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln40_7_reg_1543_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln40_7_reg_1543_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln40_7_reg_1543_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln40_7_reg_1543_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln40_7_reg_1543_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_add_ln40_7_reg_1543_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln40_7_reg_1543_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln40_8_reg_1548_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln40_8_reg_1548_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln40_8_reg_1548_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln40_8_reg_1548_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln40_8_reg_1548_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln40_8_reg_1548_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln40_8_reg_1548_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln40_8_reg_1548_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln40_8_reg_1548_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_add_ln40_8_reg_1548_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln40_8_reg_1548_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln40_9_reg_1553_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln40_9_reg_1553_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln40_9_reg_1553_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln40_9_reg_1553_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln40_9_reg_1553_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln40_9_reg_1553_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln40_9_reg_1553_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln40_9_reg_1553_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln40_9_reg_1553_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_add_ln40_9_reg_1553_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln40_9_reg_1553_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln40_reg_1436_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln40_reg_1436_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln40_reg_1436_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln40_reg_1436_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln40_reg_1436_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln40_reg_1436_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln40_reg_1436_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln40_reg_1436_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln40_reg_1436_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_add_ln40_reg_1436_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln40_reg_1436_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_add_ln48_2_reg_1643_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln48_4_reg_1658_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln48_5_reg_1663_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln48_7_reg_1683_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln48_9_reg_1688_reg[15]_i_2_CO_UNCONNECTED ;
  wire NLW_add_ln48_reg_1563_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln48_reg_1563_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln48_reg_1563_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln48_reg_1563_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln48_reg_1563_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln48_reg_1563_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln48_reg_1563_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln48_reg_1563_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln48_reg_1563_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_add_ln48_reg_1563_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln48_reg_1563_reg_PCOUT_UNCONNECTED;
  wire [3:3]NLW_add_ln48_reg_1563_reg_i_10_CO_UNCONNECTED;
  wire [0:0]NLW_add_ln48_reg_1563_reg_i_11_O_UNCONNECTED;
  wire [3:1]\NLW_icmp_ln23_reg_1185_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln23_reg_1185_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln23_reg_1185_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln32_reg_1195_reg[0]_i_2_O_UNCONNECTED ;
  wire NLW_mul_ln40_10_reg_1678_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln40_10_reg_1678_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln40_10_reg_1678_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln40_10_reg_1678_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln40_10_reg_1678_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln40_10_reg_1678_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln40_10_reg_1678_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln40_10_reg_1678_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln40_10_reg_1678_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln40_10_reg_1678_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln40_10_reg_1678_reg_PCOUT_UNCONNECTED;
  wire [0:0]\NLW_mul_ln40_1_reg_1259_reg[1]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_mul_ln40_1_reg_1259_reg[5]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln40_1_reg_1259_reg[5]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_mul_ln40_1_reg_1259_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln40_1_reg_1259_reg[8]_i_1_O_UNCONNECTED ;
  wire NLW_mul_ln40_2_reg_1573_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln40_2_reg_1573_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln40_2_reg_1573_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln40_2_reg_1573_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln40_2_reg_1573_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln40_2_reg_1573_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln40_2_reg_1573_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln40_2_reg_1573_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln40_2_reg_1573_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln40_2_reg_1573_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln40_2_reg_1573_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln40_3_reg_1593_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln40_3_reg_1593_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln40_3_reg_1593_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln40_3_reg_1593_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln40_3_reg_1593_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln40_3_reg_1593_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln40_3_reg_1593_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln40_3_reg_1593_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln40_3_reg_1593_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln40_3_reg_1593_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln40_3_reg_1593_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln40_4_reg_1578_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln40_4_reg_1578_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln40_4_reg_1578_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln40_4_reg_1578_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln40_4_reg_1578_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln40_4_reg_1578_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln40_4_reg_1578_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln40_4_reg_1578_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln40_4_reg_1578_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln40_4_reg_1578_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln40_4_reg_1578_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln40_5_reg_1603_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln40_5_reg_1603_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln40_5_reg_1603_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln40_5_reg_1603_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln40_5_reg_1603_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln40_5_reg_1603_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln40_5_reg_1603_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln40_5_reg_1603_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln40_5_reg_1603_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln40_5_reg_1603_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln40_5_reg_1603_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln40_6_reg_1628_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln40_6_reg_1628_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln40_6_reg_1628_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln40_6_reg_1628_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln40_6_reg_1628_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln40_6_reg_1628_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln40_6_reg_1628_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln40_6_reg_1628_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln40_6_reg_1628_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln40_6_reg_1628_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln40_6_reg_1628_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln40_7_reg_1633_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln40_7_reg_1633_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln40_7_reg_1633_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln40_7_reg_1633_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln40_7_reg_1633_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln40_7_reg_1633_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln40_7_reg_1633_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln40_7_reg_1633_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln40_7_reg_1633_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln40_7_reg_1633_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln40_7_reg_1633_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln40_8_reg_1648_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln40_8_reg_1648_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln40_8_reg_1648_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln40_8_reg_1648_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln40_8_reg_1648_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln40_8_reg_1648_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln40_8_reg_1648_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln40_8_reg_1648_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln40_8_reg_1648_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln40_8_reg_1648_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln40_8_reg_1648_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln40_9_reg_1653_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln40_9_reg_1653_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln40_9_reg_1653_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln40_9_reg_1653_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln40_9_reg_1653_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln40_9_reg_1653_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln40_9_reg_1653_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln40_9_reg_1653_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln40_9_reg_1653_reg_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_mul_ln40_9_reg_1653_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln40_9_reg_1653_reg_PCOUT_UNCONNECTED;
  wire [0:0]\NLW_mul_ln40_reg_1173_reg[1]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_mul_ln40_reg_1173_reg[5]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln40_reg_1173_reg[5]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_mul_ln40_reg_1173_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln40_reg_1173_reg[8]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_mul_ln48_1_reg_1265_reg[1]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_mul_ln48_1_reg_1265_reg[5]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln48_1_reg_1265_reg[5]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_mul_ln48_1_reg_1265_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln48_1_reg_1265_reg[8]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_mul_ln48_reg_1179_reg[1]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_mul_ln48_reg_1179_reg[5]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln48_reg_1179_reg[5]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_mul_ln48_reg_1179_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln48_reg_1179_reg[8]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp10_0_0_mid2_v_v_reg_1321_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp10_0_0_mid2_v_v_reg_1321_reg[8]_i_3_CO_UNCONNECTED ;
  wire [0:0]\NLW_tmp11_reg_1219_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp11_reg_1219_reg[8]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_tmp_0_0_reg_1214_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_0_0_reg_1214_reg[8]_i_2_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \add_ln23_reg_1224[0]_i_1 
       (.I0(\indvar_flatten48_reg_304_reg_n_5_[0] ),
        .O(add_ln23_fu_522_p2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln23_reg_1224[13]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter0),
        .O(add_ln23_reg_12240));
  FDRE \add_ln23_reg_1224_reg[0] 
       (.C(ap_clk),
        .CE(add_ln23_reg_12240),
        .D(add_ln23_fu_522_p2[0]),
        .Q(add_ln23_reg_1224[0]),
        .R(1'b0));
  FDRE \add_ln23_reg_1224_reg[10] 
       (.C(ap_clk),
        .CE(add_ln23_reg_12240),
        .D(add_ln23_fu_522_p2[10]),
        .Q(add_ln23_reg_1224[10]),
        .R(1'b0));
  FDRE \add_ln23_reg_1224_reg[11] 
       (.C(ap_clk),
        .CE(add_ln23_reg_12240),
        .D(add_ln23_fu_522_p2[11]),
        .Q(add_ln23_reg_1224[11]),
        .R(1'b0));
  FDRE \add_ln23_reg_1224_reg[12] 
       (.C(ap_clk),
        .CE(add_ln23_reg_12240),
        .D(add_ln23_fu_522_p2[12]),
        .Q(add_ln23_reg_1224[12]),
        .R(1'b0));
  CARRY4 \add_ln23_reg_1224_reg[12]_i_1 
       (.CI(\add_ln23_reg_1224_reg[8]_i_1_n_5 ),
        .CO({\add_ln23_reg_1224_reg[12]_i_1_n_5 ,\add_ln23_reg_1224_reg[12]_i_1_n_6 ,\add_ln23_reg_1224_reg[12]_i_1_n_7 ,\add_ln23_reg_1224_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln23_fu_522_p2[12:9]),
        .S({\indvar_flatten48_reg_304_reg_n_5_[12] ,\indvar_flatten48_reg_304_reg_n_5_[11] ,\indvar_flatten48_reg_304_reg_n_5_[10] ,\indvar_flatten48_reg_304_reg_n_5_[9] }));
  FDRE \add_ln23_reg_1224_reg[13] 
       (.C(ap_clk),
        .CE(add_ln23_reg_12240),
        .D(add_ln23_fu_522_p2[13]),
        .Q(add_ln23_reg_1224[13]),
        .R(1'b0));
  CARRY4 \add_ln23_reg_1224_reg[13]_i_2 
       (.CI(\add_ln23_reg_1224_reg[12]_i_1_n_5 ),
        .CO(\NLW_add_ln23_reg_1224_reg[13]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln23_reg_1224_reg[13]_i_2_O_UNCONNECTED [3:1],add_ln23_fu_522_p2[13]}),
        .S({1'b0,1'b0,1'b0,\indvar_flatten48_reg_304_reg_n_5_[13] }));
  FDRE \add_ln23_reg_1224_reg[1] 
       (.C(ap_clk),
        .CE(add_ln23_reg_12240),
        .D(add_ln23_fu_522_p2[1]),
        .Q(add_ln23_reg_1224[1]),
        .R(1'b0));
  FDRE \add_ln23_reg_1224_reg[2] 
       (.C(ap_clk),
        .CE(add_ln23_reg_12240),
        .D(add_ln23_fu_522_p2[2]),
        .Q(add_ln23_reg_1224[2]),
        .R(1'b0));
  FDRE \add_ln23_reg_1224_reg[3] 
       (.C(ap_clk),
        .CE(add_ln23_reg_12240),
        .D(add_ln23_fu_522_p2[3]),
        .Q(add_ln23_reg_1224[3]),
        .R(1'b0));
  FDRE \add_ln23_reg_1224_reg[4] 
       (.C(ap_clk),
        .CE(add_ln23_reg_12240),
        .D(add_ln23_fu_522_p2[4]),
        .Q(add_ln23_reg_1224[4]),
        .R(1'b0));
  CARRY4 \add_ln23_reg_1224_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln23_reg_1224_reg[4]_i_1_n_5 ,\add_ln23_reg_1224_reg[4]_i_1_n_6 ,\add_ln23_reg_1224_reg[4]_i_1_n_7 ,\add_ln23_reg_1224_reg[4]_i_1_n_8 }),
        .CYINIT(\indvar_flatten48_reg_304_reg_n_5_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln23_fu_522_p2[4:1]),
        .S({\indvar_flatten48_reg_304_reg_n_5_[4] ,\indvar_flatten48_reg_304_reg_n_5_[3] ,\indvar_flatten48_reg_304_reg_n_5_[2] ,\indvar_flatten48_reg_304_reg_n_5_[1] }));
  FDRE \add_ln23_reg_1224_reg[5] 
       (.C(ap_clk),
        .CE(add_ln23_reg_12240),
        .D(add_ln23_fu_522_p2[5]),
        .Q(add_ln23_reg_1224[5]),
        .R(1'b0));
  FDRE \add_ln23_reg_1224_reg[6] 
       (.C(ap_clk),
        .CE(add_ln23_reg_12240),
        .D(add_ln23_fu_522_p2[6]),
        .Q(add_ln23_reg_1224[6]),
        .R(1'b0));
  FDRE \add_ln23_reg_1224_reg[7] 
       (.C(ap_clk),
        .CE(add_ln23_reg_12240),
        .D(add_ln23_fu_522_p2[7]),
        .Q(add_ln23_reg_1224[7]),
        .R(1'b0));
  FDRE \add_ln23_reg_1224_reg[8] 
       (.C(ap_clk),
        .CE(add_ln23_reg_12240),
        .D(add_ln23_fu_522_p2[8]),
        .Q(add_ln23_reg_1224[8]),
        .R(1'b0));
  CARRY4 \add_ln23_reg_1224_reg[8]_i_1 
       (.CI(\add_ln23_reg_1224_reg[4]_i_1_n_5 ),
        .CO({\add_ln23_reg_1224_reg[8]_i_1_n_5 ,\add_ln23_reg_1224_reg[8]_i_1_n_6 ,\add_ln23_reg_1224_reg[8]_i_1_n_7 ,\add_ln23_reg_1224_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln23_fu_522_p2[8:5]),
        .S({\indvar_flatten48_reg_304_reg_n_5_[8] ,\indvar_flatten48_reg_304_reg_n_5_[7] ,\indvar_flatten48_reg_304_reg_n_5_[6] ,\indvar_flatten48_reg_304_reg_n_5_[5] }));
  FDRE \add_ln23_reg_1224_reg[9] 
       (.C(ap_clk),
        .CE(add_ln23_reg_12240),
        .D(add_ln23_fu_522_p2[9]),
        .Q(add_ln23_reg_1224[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln24_1_reg_1249[0]_i_1 
       (.I0(out_d_reg_1189[0]),
        .I1(icmp_ln32_reg_1195),
        .I2(add_ln27_reg_1168[0]),
        .O(data4[0]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \add_ln24_1_reg_1249[1]_i_1 
       (.I0(add_ln27_reg_1168[1]),
        .I1(icmp_ln32_reg_1195),
        .I2(out_d_reg_1189[1]),
        .O(add_ln24_1_fu_548_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \add_ln24_1_reg_1249[2]_i_1 
       (.I0(add_ln27_reg_1168[1]),
        .I1(out_d_reg_1189[1]),
        .I2(add_ln27_reg_1168[2]),
        .I3(icmp_ln32_reg_1195),
        .I4(out_d_reg_1189[2]),
        .O(add_ln24_1_fu_548_p2[2]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln24_1_reg_1249[3]_i_1 
       (.I0(data4[1]),
        .I1(out_d_reg_1189[2]),
        .I2(add_ln27_reg_1168[2]),
        .I3(add_ln27_reg_1168[3]),
        .I4(icmp_ln32_reg_1195),
        .I5(add_ln27_1_reg_1209[3]),
        .O(add_ln24_1_fu_548_p2[3]));
  LUT6 #(
    .INIT(64'h7F777FFF80888000)) 
    \add_ln24_1_reg_1249[4]_i_1 
       (.I0(data4[2]),
        .I1(data4[1]),
        .I2(add_ln27_1_reg_1209[3]),
        .I3(icmp_ln32_reg_1195),
        .I4(add_ln27_reg_1168[3]),
        .I5(data4[4]),
        .O(add_ln24_1_fu_548_p2[4]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln24_1_reg_1249[5]_i_1 
       (.I0(\add_ln24_1_reg_1249[5]_i_2_n_5 ),
        .I1(add_ln27_1_reg_1209[4]),
        .I2(add_ln27_reg_1168[4]),
        .I3(add_ln27_reg_1168[5]),
        .I4(icmp_ln32_reg_1195),
        .I5(add_ln27_1_reg_1209[5]),
        .O(add_ln24_1_fu_548_p2[5]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \add_ln24_1_reg_1249[5]_i_2 
       (.I0(add_ln27_reg_1168[3]),
        .I1(add_ln27_1_reg_1209[3]),
        .I2(data4[1]),
        .I3(out_d_reg_1189[2]),
        .I4(icmp_ln32_reg_1195),
        .I5(add_ln27_reg_1168[2]),
        .O(\add_ln24_1_reg_1249[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln24_1_reg_1249[6]_i_1 
       (.I0(\add_ln24_1_reg_1249[6]_i_2_n_5 ),
        .I1(add_ln27_1_reg_1209[5]),
        .I2(add_ln27_reg_1168[5]),
        .I3(add_ln27_reg_1168[6]),
        .I4(icmp_ln32_reg_1195),
        .I5(add_ln27_1_reg_1209[6]),
        .O(add_ln24_1_fu_548_p2[6]));
  LUT6 #(
    .INIT(64'hE200000000000000)) 
    \add_ln24_1_reg_1249[6]_i_2 
       (.I0(add_ln27_reg_1168[4]),
        .I1(icmp_ln32_reg_1195),
        .I2(add_ln27_1_reg_1209[4]),
        .I3(data4[2]),
        .I4(data4[1]),
        .I5(data4[3]),
        .O(\add_ln24_1_reg_1249[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln24_1_reg_1249[7]_i_1 
       (.I0(\add_ln24_1_reg_1249[7]_i_2_n_5 ),
        .I1(add_ln27_1_reg_1209[6]),
        .I2(add_ln27_reg_1168[6]),
        .I3(add_ln27_reg_1168[7]),
        .I4(icmp_ln32_reg_1195),
        .I5(add_ln27_1_reg_1209[7]),
        .O(add_ln24_1_fu_548_p2[7]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \add_ln24_1_reg_1249[7]_i_2 
       (.I0(add_ln27_reg_1168[5]),
        .I1(add_ln27_1_reg_1209[5]),
        .I2(\add_ln24_1_reg_1249[5]_i_2_n_5 ),
        .I3(add_ln27_1_reg_1209[4]),
        .I4(icmp_ln32_reg_1195),
        .I5(add_ln27_reg_1168[4]),
        .O(\add_ln24_1_reg_1249[7]_i_2_n_5 ));
  FDRE \add_ln24_1_reg_1249_reg[0] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(data4[0]),
        .Q(add_ln24_1_reg_1249[0]),
        .R(1'b0));
  FDRE \add_ln24_1_reg_1249_reg[1] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(add_ln24_1_fu_548_p2[1]),
        .Q(add_ln24_1_reg_1249[1]),
        .R(1'b0));
  FDRE \add_ln24_1_reg_1249_reg[2] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(add_ln24_1_fu_548_p2[2]),
        .Q(add_ln24_1_reg_1249[2]),
        .R(1'b0));
  FDRE \add_ln24_1_reg_1249_reg[3] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(add_ln24_1_fu_548_p2[3]),
        .Q(add_ln24_1_reg_1249[3]),
        .R(1'b0));
  FDRE \add_ln24_1_reg_1249_reg[4] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(add_ln24_1_fu_548_p2[4]),
        .Q(add_ln24_1_reg_1249[4]),
        .R(1'b0));
  FDRE \add_ln24_1_reg_1249_reg[5] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(add_ln24_1_fu_548_p2[5]),
        .Q(add_ln24_1_reg_1249[5]),
        .R(1'b0));
  FDRE \add_ln24_1_reg_1249_reg[6] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(add_ln24_1_fu_548_p2[6]),
        .Q(add_ln24_1_reg_1249[6]),
        .R(1'b0));
  FDRE \add_ln24_1_reg_1249_reg[7] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(add_ln24_1_fu_548_p2[7]),
        .Q(add_ln24_1_reg_1249[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \add_ln24_2_reg_1254[0]_i_1 
       (.I0(add_ln27_reg_1168[0]),
        .I1(icmp_ln32_reg_1195),
        .I2(out_d_reg_1189[0]),
        .O(add_ln24_2_fu_554_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \add_ln24_2_reg_1254[1]_i_1 
       (.I0(add_ln27_reg_1168[0]),
        .I1(out_d_reg_1189[0]),
        .I2(add_ln27_reg_1168[1]),
        .I3(icmp_ln32_reg_1195),
        .I4(out_d_reg_1189[1]),
        .O(add_ln24_2_fu_554_p2[1]));
  LUT6 #(
    .INIT(64'h111105FAEEEE05FA)) 
    \add_ln24_2_reg_1254[2]_i_1 
       (.I0(data4[1]),
        .I1(out_d_reg_1189[0]),
        .I2(add_ln27_reg_1168[0]),
        .I3(add_ln27_reg_1168[2]),
        .I4(icmp_ln32_reg_1195),
        .I5(out_d_reg_1189[2]),
        .O(add_ln24_2_fu_554_p2[2]));
  LUT6 #(
    .INIT(64'h001DFFFFFFE20000)) 
    \add_ln24_2_reg_1254[3]_i_1 
       (.I0(add_ln27_reg_1168[0]),
        .I1(icmp_ln32_reg_1195),
        .I2(out_d_reg_1189[0]),
        .I3(data4[1]),
        .I4(data4[2]),
        .I5(data4[3]),
        .O(add_ln24_2_fu_554_p2[3]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln24_2_reg_1254[4]_i_1 
       (.I0(\add_ln24_2_reg_1254[4]_i_2_n_5 ),
        .I1(add_ln27_1_reg_1209[3]),
        .I2(add_ln27_reg_1168[3]),
        .I3(add_ln27_reg_1168[4]),
        .I4(icmp_ln32_reg_1195),
        .I5(add_ln27_1_reg_1209[4]),
        .O(add_ln24_2_fu_554_p2[4]));
  LUT6 #(
    .INIT(64'hCCC0AAAACCC0A0A0)) 
    \add_ln24_2_reg_1254[4]_i_2 
       (.I0(add_ln27_reg_1168[2]),
        .I1(out_d_reg_1189[2]),
        .I2(data4[1]),
        .I3(out_d_reg_1189[0]),
        .I4(icmp_ln32_reg_1195),
        .I5(add_ln27_reg_1168[0]),
        .O(\add_ln24_2_reg_1254[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln24_2_reg_1254[5]_i_1 
       (.I0(\add_ln24_2_reg_1254[5]_i_2_n_5 ),
        .I1(add_ln27_1_reg_1209[4]),
        .I2(add_ln27_reg_1168[4]),
        .I3(add_ln27_reg_1168[5]),
        .I4(icmp_ln32_reg_1195),
        .I5(add_ln27_1_reg_1209[5]),
        .O(add_ln24_2_fu_554_p2[5]));
  LUT6 #(
    .INIT(64'hAAAAA80800000000)) 
    \add_ln24_2_reg_1254[5]_i_2 
       (.I0(data4[3]),
        .I1(add_ln27_reg_1168[0]),
        .I2(icmp_ln32_reg_1195),
        .I3(out_d_reg_1189[0]),
        .I4(data4[1]),
        .I5(data4[2]),
        .O(\add_ln24_2_reg_1254[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln24_2_reg_1254[6]_i_1 
       (.I0(\add_ln24_2_reg_1254[6]_i_2_n_5 ),
        .I1(add_ln27_1_reg_1209[5]),
        .I2(add_ln27_reg_1168[5]),
        .I3(add_ln27_reg_1168[6]),
        .I4(icmp_ln32_reg_1195),
        .I5(add_ln27_1_reg_1209[6]),
        .O(add_ln24_2_fu_554_p2[6]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \add_ln24_2_reg_1254[6]_i_2 
       (.I0(add_ln27_reg_1168[4]),
        .I1(add_ln27_1_reg_1209[4]),
        .I2(\add_ln24_2_reg_1254[4]_i_2_n_5 ),
        .I3(add_ln27_1_reg_1209[3]),
        .I4(icmp_ln32_reg_1195),
        .I5(add_ln27_reg_1168[3]),
        .O(\add_ln24_2_reg_1254[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln24_2_reg_1254[7]_i_1 
       (.I0(\add_ln24_2_reg_1254[7]_i_2_n_5 ),
        .I1(add_ln27_1_reg_1209[6]),
        .I2(add_ln27_reg_1168[6]),
        .I3(add_ln27_reg_1168[7]),
        .I4(icmp_ln32_reg_1195),
        .I5(add_ln27_1_reg_1209[7]),
        .O(add_ln24_2_fu_554_p2[7]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \add_ln24_2_reg_1254[7]_i_2 
       (.I0(add_ln27_reg_1168[5]),
        .I1(add_ln27_1_reg_1209[5]),
        .I2(\add_ln24_2_reg_1254[5]_i_2_n_5 ),
        .I3(add_ln27_1_reg_1209[4]),
        .I4(icmp_ln32_reg_1195),
        .I5(add_ln27_reg_1168[4]),
        .O(\add_ln24_2_reg_1254[7]_i_2_n_5 ));
  FDRE \add_ln24_2_reg_1254_reg[0] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(add_ln24_2_fu_554_p2[0]),
        .Q(add_ln24_2_reg_1254[0]),
        .R(1'b0));
  FDRE \add_ln24_2_reg_1254_reg[1] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(add_ln24_2_fu_554_p2[1]),
        .Q(add_ln24_2_reg_1254[1]),
        .R(1'b0));
  FDRE \add_ln24_2_reg_1254_reg[2] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(add_ln24_2_fu_554_p2[2]),
        .Q(add_ln24_2_reg_1254[2]),
        .R(1'b0));
  FDRE \add_ln24_2_reg_1254_reg[3] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(add_ln24_2_fu_554_p2[3]),
        .Q(add_ln24_2_reg_1254[3]),
        .R(1'b0));
  FDRE \add_ln24_2_reg_1254_reg[4] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(add_ln24_2_fu_554_p2[4]),
        .Q(add_ln24_2_reg_1254[4]),
        .R(1'b0));
  FDRE \add_ln24_2_reg_1254_reg[5] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(add_ln24_2_fu_554_p2[5]),
        .Q(add_ln24_2_reg_1254[5]),
        .R(1'b0));
  FDRE \add_ln24_2_reg_1254_reg[6] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(add_ln24_2_fu_554_p2[6]),
        .Q(add_ln24_2_reg_1254[6]),
        .R(1'b0));
  FDRE \add_ln24_2_reg_1254_reg[7] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(add_ln24_2_fu_554_p2[7]),
        .Q(add_ln24_2_reg_1254[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln24_3_reg_1316[2]_i_1 
       (.I0(select_ln24_1_reg_1234[2]),
        .O(add_ln24_3_fu_619_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln24_3_reg_1316[3]_i_1 
       (.I0(select_ln24_1_reg_1234[2]),
        .I1(select_ln24_1_reg_1234[3]),
        .O(add_ln24_3_fu_619_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln24_3_reg_1316[4]_i_1 
       (.I0(select_ln24_1_reg_1234[2]),
        .I1(select_ln24_1_reg_1234[3]),
        .I2(select_ln24_1_reg_1234[4]),
        .O(add_ln24_3_fu_619_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln24_3_reg_1316[5]_i_1 
       (.I0(select_ln24_1_reg_1234[3]),
        .I1(select_ln24_1_reg_1234[2]),
        .I2(select_ln24_1_reg_1234[4]),
        .I3(select_ln24_1_reg_1234[5]),
        .O(add_ln24_3_fu_619_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \add_ln24_3_reg_1316[6]_i_1 
       (.I0(select_ln24_1_reg_1234[4]),
        .I1(select_ln24_1_reg_1234[2]),
        .I2(select_ln24_1_reg_1234[3]),
        .I3(select_ln24_1_reg_1234[5]),
        .I4(select_ln24_1_reg_1234[6]),
        .O(add_ln24_3_fu_619_p2[6]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \add_ln24_3_reg_1316[7]_i_1 
       (.I0(select_ln24_1_reg_1234[5]),
        .I1(select_ln24_1_reg_1234[3]),
        .I2(select_ln24_1_reg_1234[2]),
        .I3(select_ln24_1_reg_1234[4]),
        .I4(select_ln24_1_reg_1234[6]),
        .I5(select_ln24_1_reg_1234[7]),
        .O(add_ln24_3_fu_619_p2[7]));
  FDRE \add_ln24_3_reg_1316_reg[0] 
       (.C(ap_clk),
        .CE(add_ln24_3_reg_13160),
        .D(add_ln24_1_reg_1249[0]),
        .Q(add_ln24_3_reg_1316[0]),
        .R(1'b0));
  FDRE \add_ln24_3_reg_1316_reg[1] 
       (.C(ap_clk),
        .CE(add_ln24_3_reg_13160),
        .D(select_ln24_1_reg_1234[1]),
        .Q(add_ln24_3_reg_1316[1]),
        .R(1'b0));
  FDRE \add_ln24_3_reg_1316_reg[2] 
       (.C(ap_clk),
        .CE(add_ln24_3_reg_13160),
        .D(add_ln24_3_fu_619_p2[2]),
        .Q(add_ln24_3_reg_1316[2]),
        .R(1'b0));
  FDRE \add_ln24_3_reg_1316_reg[3] 
       (.C(ap_clk),
        .CE(add_ln24_3_reg_13160),
        .D(add_ln24_3_fu_619_p2[3]),
        .Q(add_ln24_3_reg_1316[3]),
        .R(1'b0));
  FDRE \add_ln24_3_reg_1316_reg[4] 
       (.C(ap_clk),
        .CE(add_ln24_3_reg_13160),
        .D(add_ln24_3_fu_619_p2[4]),
        .Q(add_ln24_3_reg_1316[4]),
        .R(1'b0));
  FDRE \add_ln24_3_reg_1316_reg[5] 
       (.C(ap_clk),
        .CE(add_ln24_3_reg_13160),
        .D(add_ln24_3_fu_619_p2[5]),
        .Q(add_ln24_3_reg_1316[5]),
        .R(1'b0));
  FDRE \add_ln24_3_reg_1316_reg[6] 
       (.C(ap_clk),
        .CE(add_ln24_3_reg_13160),
        .D(add_ln24_3_fu_619_p2[6]),
        .Q(add_ln24_3_reg_1316[6]),
        .R(1'b0));
  FDRE \add_ln24_3_reg_1316_reg[7] 
       (.C(ap_clk),
        .CE(add_ln24_3_reg_13160),
        .D(add_ln24_3_fu_619_p2[7]),
        .Q(add_ln24_3_reg_1316[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \add_ln24_4_reg_1357[2]_i_1 
       (.I0(select_ln24_1_reg_1234[2]),
        .I1(select_ln24_1_reg_1234[1]),
        .I2(add_ln24_1_reg_1249[0]),
        .O(add_ln24_4_fu_687_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h15EA)) 
    \add_ln24_4_reg_1357[3]_i_1 
       (.I0(select_ln24_1_reg_1234[2]),
        .I1(select_ln24_1_reg_1234[1]),
        .I2(add_ln24_1_reg_1249[0]),
        .I3(select_ln24_1_reg_1234[3]),
        .O(add_ln24_4_fu_687_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h07FFF800)) 
    \add_ln24_4_reg_1357[4]_i_1 
       (.I0(add_ln24_1_reg_1249[0]),
        .I1(select_ln24_1_reg_1234[1]),
        .I2(select_ln24_1_reg_1234[2]),
        .I3(select_ln24_1_reg_1234[3]),
        .I4(select_ln24_1_reg_1234[4]),
        .O(add_ln24_4_fu_687_p2[4]));
  LUT6 #(
    .INIT(64'h5777FFFFA8880000)) 
    \add_ln24_4_reg_1357[5]_i_1 
       (.I0(select_ln24_1_reg_1234[3]),
        .I1(select_ln24_1_reg_1234[2]),
        .I2(select_ln24_1_reg_1234[1]),
        .I3(add_ln24_1_reg_1249[0]),
        .I4(select_ln24_1_reg_1234[4]),
        .I5(select_ln24_1_reg_1234[5]),
        .O(add_ln24_4_fu_687_p2[5]));
  LUT6 #(
    .INIT(64'h57FFFFFFA8000000)) 
    \add_ln24_4_reg_1357[6]_i_1 
       (.I0(select_ln24_1_reg_1234[4]),
        .I1(\add_ln24_reg_1301[6]_i_2_n_5 ),
        .I2(select_ln24_1_reg_1234[2]),
        .I3(select_ln24_1_reg_1234[3]),
        .I4(select_ln24_1_reg_1234[5]),
        .I5(select_ln24_1_reg_1234[6]),
        .O(add_ln24_4_fu_687_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln24_4_reg_1357[7]_i_1 
       (.I0(\add_ln24_4_reg_1357[7]_i_2_n_5 ),
        .I1(select_ln24_1_reg_1234[6]),
        .I2(select_ln24_1_reg_1234[7]),
        .O(add_ln24_4_fu_687_p2[7]));
  LUT6 #(
    .INIT(64'h8880808000000000)) 
    \add_ln24_4_reg_1357[7]_i_2 
       (.I0(select_ln24_1_reg_1234[5]),
        .I1(select_ln24_1_reg_1234[3]),
        .I2(select_ln24_1_reg_1234[2]),
        .I3(select_ln24_1_reg_1234[1]),
        .I4(add_ln24_1_reg_1249[0]),
        .I5(select_ln24_1_reg_1234[4]),
        .O(\add_ln24_4_reg_1357[7]_i_2_n_5 ));
  FDRE \add_ln24_4_reg_1357_reg[0] 
       (.C(ap_clk),
        .CE(add_ln24_4_reg_13570),
        .D(add_ln24_fu_606_p2[0]),
        .Q(add_ln24_4_reg_1357[0]),
        .R(1'b0));
  FDRE \add_ln24_4_reg_1357_reg[1] 
       (.C(ap_clk),
        .CE(add_ln24_4_reg_13570),
        .D(add_ln24_fu_606_p2[1]),
        .Q(add_ln24_4_reg_1357[1]),
        .R(1'b0));
  FDRE \add_ln24_4_reg_1357_reg[2] 
       (.C(ap_clk),
        .CE(add_ln24_4_reg_13570),
        .D(add_ln24_4_fu_687_p2[2]),
        .Q(add_ln24_4_reg_1357[2]),
        .R(1'b0));
  FDRE \add_ln24_4_reg_1357_reg[3] 
       (.C(ap_clk),
        .CE(add_ln24_4_reg_13570),
        .D(add_ln24_4_fu_687_p2[3]),
        .Q(add_ln24_4_reg_1357[3]),
        .R(1'b0));
  FDRE \add_ln24_4_reg_1357_reg[4] 
       (.C(ap_clk),
        .CE(add_ln24_4_reg_13570),
        .D(add_ln24_4_fu_687_p2[4]),
        .Q(add_ln24_4_reg_1357[4]),
        .R(1'b0));
  FDRE \add_ln24_4_reg_1357_reg[5] 
       (.C(ap_clk),
        .CE(add_ln24_4_reg_13570),
        .D(add_ln24_4_fu_687_p2[5]),
        .Q(add_ln24_4_reg_1357[5]),
        .R(1'b0));
  FDRE \add_ln24_4_reg_1357_reg[6] 
       (.C(ap_clk),
        .CE(add_ln24_4_reg_13570),
        .D(add_ln24_4_fu_687_p2[6]),
        .Q(add_ln24_4_reg_1357[6]),
        .R(1'b0));
  FDRE \add_ln24_4_reg_1357_reg[7] 
       (.C(ap_clk),
        .CE(add_ln24_4_reg_13570),
        .D(add_ln24_4_fu_687_p2[7]),
        .Q(add_ln24_4_reg_1357[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln24_5_reg_1362[1]_i_1 
       (.I0(select_ln24_1_reg_1234[1]),
        .O(add_ln24_5_fu_692_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln24_5_reg_1362[2]_i_1 
       (.I0(select_ln24_1_reg_1234[1]),
        .I1(select_ln24_1_reg_1234[2]),
        .O(add_ln24_5_fu_692_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \add_ln24_5_reg_1362[3]_i_1 
       (.I0(select_ln24_1_reg_1234[2]),
        .I1(select_ln24_1_reg_1234[1]),
        .I2(select_ln24_1_reg_1234[3]),
        .O(add_ln24_5_fu_692_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \add_ln24_5_reg_1362[4]_i_1 
       (.I0(select_ln24_1_reg_1234[1]),
        .I1(select_ln24_1_reg_1234[2]),
        .I2(select_ln24_1_reg_1234[3]),
        .I3(select_ln24_1_reg_1234[4]),
        .O(add_ln24_5_fu_692_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h57FFA800)) 
    \add_ln24_5_reg_1362[5]_i_1 
       (.I0(select_ln24_1_reg_1234[3]),
        .I1(select_ln24_1_reg_1234[2]),
        .I2(select_ln24_1_reg_1234[1]),
        .I3(select_ln24_1_reg_1234[4]),
        .I4(select_ln24_1_reg_1234[5]),
        .O(add_ln24_5_fu_692_p2[5]));
  LUT6 #(
    .INIT(64'h57FFFFFFA8000000)) 
    \add_ln24_5_reg_1362[6]_i_1 
       (.I0(select_ln24_1_reg_1234[4]),
        .I1(select_ln24_1_reg_1234[1]),
        .I2(select_ln24_1_reg_1234[2]),
        .I3(select_ln24_1_reg_1234[3]),
        .I4(select_ln24_1_reg_1234[5]),
        .I5(select_ln24_1_reg_1234[6]),
        .O(add_ln24_5_fu_692_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln24_5_reg_1362[7]_i_1 
       (.I0(\add_ln24_5_reg_1362[7]_i_2_n_5 ),
        .I1(select_ln24_1_reg_1234[6]),
        .I2(select_ln24_1_reg_1234[7]),
        .O(add_ln24_5_fu_692_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h88800000)) 
    \add_ln24_5_reg_1362[7]_i_2 
       (.I0(select_ln24_1_reg_1234[5]),
        .I1(select_ln24_1_reg_1234[3]),
        .I2(select_ln24_1_reg_1234[2]),
        .I3(select_ln24_1_reg_1234[1]),
        .I4(select_ln24_1_reg_1234[4]),
        .O(\add_ln24_5_reg_1362[7]_i_2_n_5 ));
  FDRE \add_ln24_5_reg_1362_reg[0] 
       (.C(ap_clk),
        .CE(add_ln24_4_reg_13570),
        .D(add_ln24_1_reg_1249[0]),
        .Q(add_ln24_5_reg_1362[0]),
        .R(1'b0));
  FDRE \add_ln24_5_reg_1362_reg[1] 
       (.C(ap_clk),
        .CE(add_ln24_4_reg_13570),
        .D(add_ln24_5_fu_692_p2[1]),
        .Q(add_ln24_5_reg_1362[1]),
        .R(1'b0));
  FDRE \add_ln24_5_reg_1362_reg[2] 
       (.C(ap_clk),
        .CE(add_ln24_4_reg_13570),
        .D(add_ln24_5_fu_692_p2[2]),
        .Q(add_ln24_5_reg_1362[2]),
        .R(1'b0));
  FDRE \add_ln24_5_reg_1362_reg[3] 
       (.C(ap_clk),
        .CE(add_ln24_4_reg_13570),
        .D(add_ln24_5_fu_692_p2[3]),
        .Q(add_ln24_5_reg_1362[3]),
        .R(1'b0));
  FDRE \add_ln24_5_reg_1362_reg[4] 
       (.C(ap_clk),
        .CE(add_ln24_4_reg_13570),
        .D(add_ln24_5_fu_692_p2[4]),
        .Q(add_ln24_5_reg_1362[4]),
        .R(1'b0));
  FDRE \add_ln24_5_reg_1362_reg[5] 
       (.C(ap_clk),
        .CE(add_ln24_4_reg_13570),
        .D(add_ln24_5_fu_692_p2[5]),
        .Q(add_ln24_5_reg_1362[5]),
        .R(1'b0));
  FDRE \add_ln24_5_reg_1362_reg[6] 
       (.C(ap_clk),
        .CE(add_ln24_4_reg_13570),
        .D(add_ln24_5_fu_692_p2[6]),
        .Q(add_ln24_5_reg_1362[6]),
        .R(1'b0));
  FDRE \add_ln24_5_reg_1362_reg[7] 
       (.C(ap_clk),
        .CE(add_ln24_4_reg_13570),
        .D(add_ln24_5_fu_692_p2[7]),
        .Q(add_ln24_5_reg_1362[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln24_6_reg_1406[0]_i_1 
       (.I0(add_ln24_1_reg_1249[0]),
        .O(add_ln24_fu_606_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln24_6_reg_1406[1]_i_1 
       (.I0(select_ln24_1_reg_1234[1]),
        .I1(add_ln24_1_reg_1249[0]),
        .O(add_ln24_6_fu_726_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \add_ln24_6_reg_1406[2]_i_1 
       (.I0(select_ln24_1_reg_1234[1]),
        .I1(add_ln24_1_reg_1249[0]),
        .I2(select_ln24_1_reg_1234[2]),
        .O(add_ln24_6_fu_726_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \add_ln24_6_reg_1406[3]_i_1 
       (.I0(select_ln24_1_reg_1234[2]),
        .I1(add_ln24_1_reg_1249[0]),
        .I2(select_ln24_1_reg_1234[1]),
        .I3(select_ln24_1_reg_1234[3]),
        .O(add_ln24_6_fu_726_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \add_ln24_6_reg_1406[4]_i_1 
       (.I0(select_ln24_1_reg_1234[1]),
        .I1(add_ln24_1_reg_1249[0]),
        .I2(select_ln24_1_reg_1234[2]),
        .I3(select_ln24_1_reg_1234[3]),
        .I4(select_ln24_1_reg_1234[4]),
        .O(add_ln24_6_fu_726_p2[4]));
  LUT6 #(
    .INIT(64'h5557FFFFAAA80000)) 
    \add_ln24_6_reg_1406[5]_i_1 
       (.I0(select_ln24_1_reg_1234[3]),
        .I1(select_ln24_1_reg_1234[2]),
        .I2(add_ln24_1_reg_1249[0]),
        .I3(select_ln24_1_reg_1234[1]),
        .I4(select_ln24_1_reg_1234[4]),
        .I5(select_ln24_1_reg_1234[5]),
        .O(add_ln24_6_fu_726_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln24_6_reg_1406[6]_i_1 
       (.I0(\add_ln24_6_reg_1406[7]_i_2_n_5 ),
        .I1(select_ln24_1_reg_1234[6]),
        .O(add_ln24_6_fu_726_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln24_6_reg_1406[7]_i_1 
       (.I0(\add_ln24_6_reg_1406[7]_i_2_n_5 ),
        .I1(select_ln24_1_reg_1234[6]),
        .I2(select_ln24_1_reg_1234[7]),
        .O(add_ln24_6_fu_726_p2[7]));
  LUT6 #(
    .INIT(64'h8888888000000000)) 
    \add_ln24_6_reg_1406[7]_i_2 
       (.I0(select_ln24_1_reg_1234[5]),
        .I1(select_ln24_1_reg_1234[3]),
        .I2(select_ln24_1_reg_1234[2]),
        .I3(add_ln24_1_reg_1249[0]),
        .I4(select_ln24_1_reg_1234[1]),
        .I5(select_ln24_1_reg_1234[4]),
        .O(\add_ln24_6_reg_1406[7]_i_2_n_5 ));
  FDRE \add_ln24_6_reg_1406_reg[0] 
       (.C(ap_clk),
        .CE(add_ln24_6_reg_14060),
        .D(add_ln24_fu_606_p2[0]),
        .Q(add_ln24_6_reg_1406[0]),
        .R(1'b0));
  FDRE \add_ln24_6_reg_1406_reg[1] 
       (.C(ap_clk),
        .CE(add_ln24_6_reg_14060),
        .D(add_ln24_6_fu_726_p2[1]),
        .Q(add_ln24_6_reg_1406[1]),
        .R(1'b0));
  FDRE \add_ln24_6_reg_1406_reg[2] 
       (.C(ap_clk),
        .CE(add_ln24_6_reg_14060),
        .D(add_ln24_6_fu_726_p2[2]),
        .Q(add_ln24_6_reg_1406[2]),
        .R(1'b0));
  FDRE \add_ln24_6_reg_1406_reg[3] 
       (.C(ap_clk),
        .CE(add_ln24_6_reg_14060),
        .D(add_ln24_6_fu_726_p2[3]),
        .Q(add_ln24_6_reg_1406[3]),
        .R(1'b0));
  FDRE \add_ln24_6_reg_1406_reg[4] 
       (.C(ap_clk),
        .CE(add_ln24_6_reg_14060),
        .D(add_ln24_6_fu_726_p2[4]),
        .Q(add_ln24_6_reg_1406[4]),
        .R(1'b0));
  FDRE \add_ln24_6_reg_1406_reg[5] 
       (.C(ap_clk),
        .CE(add_ln24_6_reg_14060),
        .D(add_ln24_6_fu_726_p2[5]),
        .Q(add_ln24_6_reg_1406[5]),
        .R(1'b0));
  FDRE \add_ln24_6_reg_1406_reg[6] 
       (.C(ap_clk),
        .CE(add_ln24_6_reg_14060),
        .D(add_ln24_6_fu_726_p2[6]),
        .Q(add_ln24_6_reg_1406[6]),
        .R(1'b0));
  FDRE \add_ln24_6_reg_1406_reg[7] 
       (.C(ap_clk),
        .CE(add_ln24_6_reg_14060),
        .D(add_ln24_6_fu_726_p2[7]),
        .Q(add_ln24_6_reg_1406[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln24_7_reg_1411[3]_i_1 
       (.I0(select_ln24_1_reg_1234[3]),
        .O(add_ln24_7_fu_731_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln24_7_reg_1411[4]_i_1 
       (.I0(select_ln24_1_reg_1234[3]),
        .I1(select_ln24_1_reg_1234[4]),
        .O(add_ln24_7_fu_731_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln24_7_reg_1411[5]_i_1 
       (.I0(select_ln24_1_reg_1234[3]),
        .I1(select_ln24_1_reg_1234[4]),
        .I2(select_ln24_1_reg_1234[5]),
        .O(add_ln24_7_fu_731_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln24_7_reg_1411[6]_i_1 
       (.I0(select_ln24_1_reg_1234[4]),
        .I1(select_ln24_1_reg_1234[3]),
        .I2(select_ln24_1_reg_1234[5]),
        .I3(select_ln24_1_reg_1234[6]),
        .O(add_ln24_7_fu_731_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \add_ln24_7_reg_1411[7]_i_1 
       (.I0(select_ln24_1_reg_1234[5]),
        .I1(select_ln24_1_reg_1234[3]),
        .I2(select_ln24_1_reg_1234[4]),
        .I3(select_ln24_1_reg_1234[6]),
        .I4(select_ln24_1_reg_1234[7]),
        .O(add_ln24_7_fu_731_p2[7]));
  FDRE \add_ln24_7_reg_1411_reg[0] 
       (.C(ap_clk),
        .CE(add_ln24_6_reg_14060),
        .D(add_ln24_1_reg_1249[0]),
        .Q(add_ln24_7_reg_1411[0]),
        .R(1'b0));
  FDRE \add_ln24_7_reg_1411_reg[1] 
       (.C(ap_clk),
        .CE(add_ln24_6_reg_14060),
        .D(select_ln24_1_reg_1234[1]),
        .Q(add_ln24_7_reg_1411[1]),
        .R(1'b0));
  FDRE \add_ln24_7_reg_1411_reg[2] 
       (.C(ap_clk),
        .CE(add_ln24_6_reg_14060),
        .D(select_ln24_1_reg_1234[2]),
        .Q(add_ln24_7_reg_1411[2]),
        .R(1'b0));
  FDRE \add_ln24_7_reg_1411_reg[3] 
       (.C(ap_clk),
        .CE(add_ln24_6_reg_14060),
        .D(add_ln24_7_fu_731_p2[3]),
        .Q(add_ln24_7_reg_1411[3]),
        .R(1'b0));
  FDRE \add_ln24_7_reg_1411_reg[4] 
       (.C(ap_clk),
        .CE(add_ln24_6_reg_14060),
        .D(add_ln24_7_fu_731_p2[4]),
        .Q(add_ln24_7_reg_1411[4]),
        .R(1'b0));
  FDRE \add_ln24_7_reg_1411_reg[5] 
       (.C(ap_clk),
        .CE(add_ln24_6_reg_14060),
        .D(add_ln24_7_fu_731_p2[5]),
        .Q(add_ln24_7_reg_1411[5]),
        .R(1'b0));
  FDRE \add_ln24_7_reg_1411_reg[6] 
       (.C(ap_clk),
        .CE(add_ln24_6_reg_14060),
        .D(add_ln24_7_fu_731_p2[6]),
        .Q(add_ln24_7_reg_1411[6]),
        .R(1'b0));
  FDRE \add_ln24_7_reg_1411_reg[7] 
       (.C(ap_clk),
        .CE(add_ln24_6_reg_14060),
        .D(add_ln24_7_fu_731_p2[7]),
        .Q(add_ln24_7_reg_1411[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln24_reg_1301[1]_i_1 
       (.I0(add_ln24_1_reg_1249[0]),
        .I1(select_ln24_1_reg_1234[1]),
        .O(add_ln24_fu_606_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln24_reg_1301[2]_i_1 
       (.I0(add_ln24_1_reg_1249[0]),
        .I1(select_ln24_1_reg_1234[1]),
        .I2(select_ln24_1_reg_1234[2]),
        .O(add_ln24_fu_606_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln24_reg_1301[3]_i_1 
       (.I0(select_ln24_1_reg_1234[1]),
        .I1(add_ln24_1_reg_1249[0]),
        .I2(select_ln24_1_reg_1234[2]),
        .I3(select_ln24_1_reg_1234[3]),
        .O(add_ln24_fu_606_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \add_ln24_reg_1301[4]_i_1 
       (.I0(select_ln24_1_reg_1234[2]),
        .I1(add_ln24_1_reg_1249[0]),
        .I2(select_ln24_1_reg_1234[1]),
        .I3(select_ln24_1_reg_1234[3]),
        .I4(select_ln24_1_reg_1234[4]),
        .O(add_ln24_fu_606_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \add_ln24_reg_1301[5]_i_1 
       (.I0(select_ln24_1_reg_1234[3]),
        .I1(select_ln24_1_reg_1234[1]),
        .I2(add_ln24_1_reg_1249[0]),
        .I3(select_ln24_1_reg_1234[2]),
        .I4(select_ln24_1_reg_1234[4]),
        .I5(select_ln24_1_reg_1234[5]),
        .O(add_ln24_fu_606_p2[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \add_ln24_reg_1301[6]_i_1 
       (.I0(select_ln24_1_reg_1234[4]),
        .I1(select_ln24_1_reg_1234[2]),
        .I2(\add_ln24_reg_1301[6]_i_2_n_5 ),
        .I3(select_ln24_1_reg_1234[3]),
        .I4(select_ln24_1_reg_1234[5]),
        .I5(select_ln24_1_reg_1234[6]),
        .O(add_ln24_fu_606_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln24_reg_1301[6]_i_2 
       (.I0(select_ln24_1_reg_1234[1]),
        .I1(add_ln24_1_reg_1249[0]),
        .O(\add_ln24_reg_1301[6]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln24_reg_1301[7]_i_1 
       (.I0(\add_ln24_reg_1301[7]_i_2_n_5 ),
        .I1(select_ln24_1_reg_1234[6]),
        .I2(select_ln24_1_reg_1234[7]),
        .O(add_ln24_fu_606_p2[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \add_ln24_reg_1301[7]_i_2 
       (.I0(select_ln24_1_reg_1234[5]),
        .I1(select_ln24_1_reg_1234[3]),
        .I2(select_ln24_1_reg_1234[1]),
        .I3(add_ln24_1_reg_1249[0]),
        .I4(select_ln24_1_reg_1234[2]),
        .I5(select_ln24_1_reg_1234[4]),
        .O(\add_ln24_reg_1301[7]_i_2_n_5 ));
  FDRE \add_ln24_reg_1301_reg[0] 
       (.C(ap_clk),
        .CE(add_ln24_3_reg_13160),
        .D(add_ln24_fu_606_p2[0]),
        .Q(add_ln24_reg_1301[0]),
        .R(1'b0));
  FDRE \add_ln24_reg_1301_reg[1] 
       (.C(ap_clk),
        .CE(add_ln24_3_reg_13160),
        .D(add_ln24_fu_606_p2[1]),
        .Q(add_ln24_reg_1301[1]),
        .R(1'b0));
  FDRE \add_ln24_reg_1301_reg[2] 
       (.C(ap_clk),
        .CE(add_ln24_3_reg_13160),
        .D(add_ln24_fu_606_p2[2]),
        .Q(add_ln24_reg_1301[2]),
        .R(1'b0));
  FDRE \add_ln24_reg_1301_reg[3] 
       (.C(ap_clk),
        .CE(add_ln24_3_reg_13160),
        .D(add_ln24_fu_606_p2[3]),
        .Q(add_ln24_reg_1301[3]),
        .R(1'b0));
  FDRE \add_ln24_reg_1301_reg[4] 
       (.C(ap_clk),
        .CE(add_ln24_3_reg_13160),
        .D(add_ln24_fu_606_p2[4]),
        .Q(add_ln24_reg_1301[4]),
        .R(1'b0));
  FDRE \add_ln24_reg_1301_reg[5] 
       (.C(ap_clk),
        .CE(add_ln24_3_reg_13160),
        .D(add_ln24_fu_606_p2[5]),
        .Q(add_ln24_reg_1301[5]),
        .R(1'b0));
  FDRE \add_ln24_reg_1301_reg[6] 
       (.C(ap_clk),
        .CE(add_ln24_3_reg_13160),
        .D(add_ln24_fu_606_p2[6]),
        .Q(add_ln24_reg_1301[6]),
        .R(1'b0));
  FDRE \add_ln24_reg_1301_reg[7] 
       (.C(ap_clk),
        .CE(add_ln24_3_reg_13160),
        .D(add_ln24_fu_606_p2[7]),
        .Q(add_ln24_reg_1301[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h56A6AAAA55555555)) 
    \add_ln27_1_reg_1209[3]_i_1 
       (.I0(zext_ln27_1_fu_446_p1__0),
        .I1(out_d_0_reg_316[2]),
        .I2(indvar_flatten48_reg_3040),
        .I3(\select_ln24_2_reg_1416_reg_n_5_[2] ),
        .I4(zext_ln27_1_fu_446_p1[4]),
        .I5(zext_ln27_1_fu_446_p1[3]),
        .O(add_ln27_1_fu_502_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h4C99B366)) 
    \add_ln27_1_reg_1209[4]_i_1 
       (.I0(zext_ln27_1_fu_446_p1[3]),
        .I1(zext_ln27_1_fu_446_p1[4]),
        .I2(zext_ln27_1_fu_446_p1[5]),
        .I3(zext_ln27_1_fu_446_p1__0),
        .I4(\out_d_reg_1189[4]_i_3_n_5 ),
        .O(add_ln27_1_fu_502_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h0F5A1E78)) 
    \add_ln27_1_reg_1209[5]_i_1 
       (.I0(\out_d_reg_1189[4]_i_3_n_5 ),
        .I1(zext_ln27_1_fu_446_p1__0),
        .I2(zext_ln27_1_fu_446_p1[5]),
        .I3(zext_ln27_1_fu_446_p1[4]),
        .I4(zext_ln27_1_fu_446_p1[3]),
        .O(add_ln27_1_fu_502_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h3C2C6C4C)) 
    \add_ln27_1_reg_1209[6]_i_1 
       (.I0(\out_d_reg_1189[4]_i_3_n_5 ),
        .I1(zext_ln27_1_fu_446_p1__0),
        .I2(zext_ln27_1_fu_446_p1[5]),
        .I3(zext_ln27_1_fu_446_p1[3]),
        .I4(zext_ln27_1_fu_446_p1[4]),
        .O(add_ln27_1_fu_502_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h70004000)) 
    \add_ln27_1_reg_1209[7]_i_1 
       (.I0(zext_ln27_1_fu_446_p1[3]),
        .I1(zext_ln27_1_fu_446_p1[4]),
        .I2(zext_ln27_1_fu_446_p1[5]),
        .I3(zext_ln27_1_fu_446_p1__0),
        .I4(\out_d_reg_1189[4]_i_3_n_5 ),
        .O(add_ln27_1_fu_502_p2[7]));
  FDRE \add_ln27_1_reg_1209_reg[3] 
       (.C(ap_clk),
        .CE(add_ln27_1_reg_12090),
        .D(add_ln27_1_fu_502_p2[3]),
        .Q(add_ln27_1_reg_1209[3]),
        .R(1'b0));
  FDRE \add_ln27_1_reg_1209_reg[4] 
       (.C(ap_clk),
        .CE(add_ln27_1_reg_12090),
        .D(add_ln27_1_fu_502_p2[4]),
        .Q(add_ln27_1_reg_1209[4]),
        .R(1'b0));
  FDRE \add_ln27_1_reg_1209_reg[5] 
       (.C(ap_clk),
        .CE(add_ln27_1_reg_12090),
        .D(add_ln27_1_fu_502_p2[5]),
        .Q(add_ln27_1_reg_1209[5]),
        .R(1'b0));
  FDRE \add_ln27_1_reg_1209_reg[6] 
       (.C(ap_clk),
        .CE(add_ln27_1_reg_12090),
        .D(add_ln27_1_fu_502_p2[6]),
        .Q(add_ln27_1_reg_1209[6]),
        .R(1'b0));
  FDRE \add_ln27_1_reg_1209_reg[7] 
       (.C(ap_clk),
        .CE(add_ln27_1_reg_12090),
        .D(add_ln27_1_fu_502_p2[7]),
        .Q(add_ln27_1_reg_1209[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \add_ln27_reg_1168[0]_i_1 
       (.I0(\select_ln24_2_reg_1416_reg_n_5_[0] ),
        .I1(\icmp_ln23_reg_1185_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out_d_0_reg_316[0]),
        .O(zext_ln27_1_fu_446_p1[3]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \add_ln27_reg_1168[1]_i_1 
       (.I0(\select_ln24_2_reg_1416_reg_n_5_[1] ),
        .I1(\icmp_ln23_reg_1185_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out_d_0_reg_316[1]),
        .O(zext_ln27_1_fu_446_p1[4]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \add_ln27_reg_1168[2]_i_1 
       (.I0(\select_ln24_2_reg_1416_reg_n_5_[2] ),
        .I1(\icmp_ln23_reg_1185_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out_d_0_reg_316[2]),
        .O(zext_ln27_1_fu_446_p1[5]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \add_ln27_reg_1168[3]_i_1 
       (.I0(out_d_0_reg_316[3]),
        .I1(\select_ln24_2_reg_1416_reg_n_5_[3] ),
        .I2(out_d_0_reg_316[0]),
        .I3(indvar_flatten48_reg_3040),
        .I4(\select_ln24_2_reg_1416_reg_n_5_[0] ),
        .O(add_ln27_fu_450_p2[3]));
  LUT6 #(
    .INIT(64'h8778878787787878)) 
    \add_ln27_reg_1168[4]_i_1 
       (.I0(zext_ln27_1_fu_446_p1__0),
        .I1(zext_ln27_1_fu_446_p1[3]),
        .I2(zext_ln27_1_fu_446_p1[4]),
        .I3(select_ln24_2_reg_1416),
        .I4(indvar_flatten48_reg_3040),
        .I5(out_d_0_reg_316[4]),
        .O(add_ln27_fu_450_p2[4]));
  LUT5 #(
    .INIT(32'h1777E888)) 
    \add_ln27_reg_1168[5]_i_1 
       (.I0(\out_d_reg_1189[4]_i_3_n_5 ),
        .I1(zext_ln27_1_fu_446_p1[4]),
        .I2(zext_ln27_1_fu_446_p1[3]),
        .I3(zext_ln27_1_fu_446_p1__0),
        .I4(zext_ln27_1_fu_446_p1[5]),
        .O(add_ln27_fu_450_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h17FFC000)) 
    \add_ln27_reg_1168[6]_i_1 
       (.I0(zext_ln27_1_fu_446_p1[3]),
        .I1(zext_ln27_1_fu_446_p1[4]),
        .I2(\out_d_reg_1189[4]_i_3_n_5 ),
        .I3(zext_ln27_1_fu_446_p1[5]),
        .I4(zext_ln27_1_fu_446_p1__0),
        .O(add_ln27_fu_450_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hA8800000)) 
    \add_ln27_reg_1168[7]_i_1 
       (.I0(zext_ln27_1_fu_446_p1__0),
        .I1(zext_ln27_1_fu_446_p1[3]),
        .I2(zext_ln27_1_fu_446_p1[4]),
        .I3(\out_d_reg_1189[4]_i_3_n_5 ),
        .I4(zext_ln27_1_fu_446_p1[5]),
        .O(add_ln27_fu_450_p2[7]));
  FDRE \add_ln27_reg_1168_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(zext_ln27_1_fu_446_p1[3]),
        .Q(add_ln27_reg_1168[0]),
        .R(1'b0));
  FDRE \add_ln27_reg_1168_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(zext_ln27_1_fu_446_p1[4]),
        .Q(add_ln27_reg_1168[1]),
        .R(1'b0));
  FDRE \add_ln27_reg_1168_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(zext_ln27_1_fu_446_p1[5]),
        .Q(add_ln27_reg_1168[2]),
        .R(1'b0));
  FDRE \add_ln27_reg_1168_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln27_fu_450_p2[3]),
        .Q(add_ln27_reg_1168[3]),
        .R(1'b0));
  FDRE \add_ln27_reg_1168_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln27_fu_450_p2[4]),
        .Q(add_ln27_reg_1168[4]),
        .R(1'b0));
  FDRE \add_ln27_reg_1168_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln27_fu_450_p2[5]),
        .Q(add_ln27_reg_1168[5]),
        .R(1'b0));
  FDRE \add_ln27_reg_1168_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln27_fu_450_p2[6]),
        .Q(add_ln27_reg_1168[6]),
        .R(1'b0));
  FDRE \add_ln27_reg_1168_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln27_fu_450_p2[7]),
        .Q(add_ln27_reg_1168[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln32_1_reg_1291[0]_i_1 
       (.I0(indvar_flatten_reg_328[0]),
        .O(add_ln32_1_fu_600_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln32_1_reg_1291[1]_i_1 
       (.I0(indvar_flatten_reg_328[0]),
        .I1(indvar_flatten_reg_328[1]),
        .O(add_ln32_1_fu_600_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln32_1_reg_1291[2]_i_1 
       (.I0(indvar_flatten_reg_328[0]),
        .I1(indvar_flatten_reg_328[1]),
        .I2(indvar_flatten_reg_328[2]),
        .O(add_ln32_1_fu_600_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln32_1_reg_1291[3]_i_1 
       (.I0(indvar_flatten_reg_328[1]),
        .I1(indvar_flatten_reg_328[0]),
        .I2(indvar_flatten_reg_328[2]),
        .I3(indvar_flatten_reg_328[3]),
        .O(add_ln32_1_fu_600_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \add_ln32_1_reg_1291[4]_i_1 
       (.I0(indvar_flatten_reg_328[2]),
        .I1(indvar_flatten_reg_328[0]),
        .I2(indvar_flatten_reg_328[1]),
        .I3(indvar_flatten_reg_328[3]),
        .I4(indvar_flatten_reg_328[4]),
        .O(add_ln32_1_fu_600_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \add_ln32_1_reg_1291[5]_i_1 
       (.I0(indvar_flatten_reg_328[3]),
        .I1(indvar_flatten_reg_328[1]),
        .I2(indvar_flatten_reg_328[0]),
        .I3(indvar_flatten_reg_328[2]),
        .I4(indvar_flatten_reg_328[4]),
        .I5(indvar_flatten_reg_328[5]),
        .O(add_ln32_1_fu_600_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln32_1_reg_1291[6]_i_1 
       (.I0(\add_ln32_1_reg_1291[9]_i_3_n_5 ),
        .I1(indvar_flatten_reg_328[6]),
        .O(add_ln32_1_fu_600_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln32_1_reg_1291[7]_i_1 
       (.I0(\add_ln32_1_reg_1291[9]_i_3_n_5 ),
        .I1(indvar_flatten_reg_328[6]),
        .I2(indvar_flatten_reg_328[7]),
        .O(add_ln32_1_fu_600_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln32_1_reg_1291[8]_i_1 
       (.I0(indvar_flatten_reg_328[6]),
        .I1(\add_ln32_1_reg_1291[9]_i_3_n_5 ),
        .I2(indvar_flatten_reg_328[7]),
        .I3(indvar_flatten_reg_328[8]),
        .O(add_ln32_1_fu_600_p2[8]));
  LUT3 #(
    .INIT(8'h04)) 
    \add_ln32_1_reg_1291[9]_i_1 
       (.I0(\icmp_ln23_reg_1185_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(icmp_ln32_reg_1195),
        .O(add_ln32_1_reg_12910));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \add_ln32_1_reg_1291[9]_i_2 
       (.I0(indvar_flatten_reg_328[7]),
        .I1(\add_ln32_1_reg_1291[9]_i_3_n_5 ),
        .I2(indvar_flatten_reg_328[6]),
        .I3(indvar_flatten_reg_328[8]),
        .I4(indvar_flatten_reg_328[9]),
        .O(add_ln32_1_fu_600_p2[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \add_ln32_1_reg_1291[9]_i_3 
       (.I0(indvar_flatten_reg_328[5]),
        .I1(indvar_flatten_reg_328[3]),
        .I2(indvar_flatten_reg_328[1]),
        .I3(indvar_flatten_reg_328[0]),
        .I4(indvar_flatten_reg_328[2]),
        .I5(indvar_flatten_reg_328[4]),
        .O(\add_ln32_1_reg_1291[9]_i_3_n_5 ));
  FDRE \add_ln32_1_reg_1291_reg[0] 
       (.C(ap_clk),
        .CE(add_ln32_1_reg_12910),
        .D(add_ln32_1_fu_600_p2[0]),
        .Q(add_ln32_1_reg_1291[0]),
        .R(1'b0));
  FDRE \add_ln32_1_reg_1291_reg[1] 
       (.C(ap_clk),
        .CE(add_ln32_1_reg_12910),
        .D(add_ln32_1_fu_600_p2[1]),
        .Q(add_ln32_1_reg_1291[1]),
        .R(1'b0));
  FDRE \add_ln32_1_reg_1291_reg[2] 
       (.C(ap_clk),
        .CE(add_ln32_1_reg_12910),
        .D(add_ln32_1_fu_600_p2[2]),
        .Q(add_ln32_1_reg_1291[2]),
        .R(1'b0));
  FDRE \add_ln32_1_reg_1291_reg[3] 
       (.C(ap_clk),
        .CE(add_ln32_1_reg_12910),
        .D(add_ln32_1_fu_600_p2[3]),
        .Q(add_ln32_1_reg_1291[3]),
        .R(1'b0));
  FDRE \add_ln32_1_reg_1291_reg[4] 
       (.C(ap_clk),
        .CE(add_ln32_1_reg_12910),
        .D(add_ln32_1_fu_600_p2[4]),
        .Q(add_ln32_1_reg_1291[4]),
        .R(1'b0));
  FDRE \add_ln32_1_reg_1291_reg[5] 
       (.C(ap_clk),
        .CE(add_ln32_1_reg_12910),
        .D(add_ln32_1_fu_600_p2[5]),
        .Q(add_ln32_1_reg_1291[5]),
        .R(1'b0));
  FDRE \add_ln32_1_reg_1291_reg[6] 
       (.C(ap_clk),
        .CE(add_ln32_1_reg_12910),
        .D(add_ln32_1_fu_600_p2[6]),
        .Q(add_ln32_1_reg_1291[6]),
        .R(1'b0));
  FDRE \add_ln32_1_reg_1291_reg[7] 
       (.C(ap_clk),
        .CE(add_ln32_1_reg_12910),
        .D(add_ln32_1_fu_600_p2[7]),
        .Q(add_ln32_1_reg_1291[7]),
        .R(1'b0));
  FDRE \add_ln32_1_reg_1291_reg[8] 
       (.C(ap_clk),
        .CE(add_ln32_1_reg_12910),
        .D(add_ln32_1_fu_600_p2[8]),
        .Q(add_ln32_1_reg_1291[8]),
        .R(1'b0));
  FDRE \add_ln32_1_reg_1291_reg[9] 
       (.C(ap_clk),
        .CE(add_ln32_1_reg_12910),
        .D(add_ln32_1_fu_600_p2[9]),
        .Q(add_ln32_1_reg_1291[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln40_10_reg_1558_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A__0,tmp10_0_0_mid2_v_v_reg_1321[0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln40_10_reg_1558_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,Q[6],Q[6],Q[6],1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln40_10_reg_1558_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln40_10_reg_1558_reg_i_13_n_5,add_ln40_10_reg_1558_reg_i_14_n_5,add_ln40_10_reg_1558_reg_i_15_n_5,add_ln40_10_reg_1558_reg_i_16_n_5,\out_w_0_mid2_reg_1284_reg_n_5_[0] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln40_10_reg_1558_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln40_10_reg_1558_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln24_4_reg_13570),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm115_out),
        .CEC(add_ln24_6_reg_14060),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(add_ln24_6_reg_14060),
        .CEP(add_ln40_10_reg_15580),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln40_10_reg_1558_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln40_10_reg_1558_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln40_10_reg_1558_reg_P_UNCONNECTED[47:14],add_ln40_10_reg_1558_reg_n_97,add_ln40_10_reg_1558_reg_n_98,add_ln40_10_reg_1558_reg_n_99,add_ln40_10_reg_1558_reg_n_100,add_ln40_10_reg_1558_reg_n_101,add_ln40_10_reg_1558_reg_n_102,add_ln40_10_reg_1558_reg_n_103,add_ln40_10_reg_1558_reg_n_104,add_ln40_10_reg_1558_reg_n_105,add_ln40_10_reg_1558_reg_n_106,add_ln40_10_reg_1558_reg_n_107,add_ln40_10_reg_1558_reg_n_108,add_ln40_10_reg_1558_reg_n_109,add_ln40_10_reg_1558_reg_n_110}),
        .PATTERNBDETECT(NLW_add_ln40_10_reg_1558_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln40_10_reg_1558_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln40_10_reg_1558_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln40_10_reg_1558_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln40_10_reg_1558_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\icmp_ln23_reg_1185_reg_n_5_[0] ),
        .O(add_ln24_4_reg_13570));
  LUT3 #(
    .INIT(8'h78)) 
    add_ln40_10_reg_1558_reg_i_10
       (.I0(tmp10_0_0_mid2_v_v_reg_1321[1]),
        .I1(tmp10_0_0_mid2_v_v_reg_1321[2]),
        .I2(tmp10_0_0_mid2_v_v_reg_1321[3]),
        .O(A__0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_10_reg_1558_reg_i_11
       (.I0(tmp10_0_0_mid2_v_v_reg_1321[1]),
        .I1(tmp10_0_0_mid2_v_v_reg_1321[2]),
        .O(A__0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln40_10_reg_1558_reg_i_12
       (.I0(tmp10_0_0_mid2_v_v_reg_1321[1]),
        .O(A__0[1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    add_ln40_10_reg_1558_reg_i_13
       (.I0(\out_w_0_mid2_reg_1284_reg_n_5_[2] ),
        .I1(\out_w_0_mid2_reg_1284_reg_n_5_[1] ),
        .I2(\out_w_0_mid2_reg_1284_reg_n_5_[3] ),
        .I3(\out_w_0_mid2_reg_1284_reg_n_5_[4] ),
        .O(add_ln40_10_reg_1558_reg_i_13_n_5));
  LUT3 #(
    .INIT(8'h78)) 
    add_ln40_10_reg_1558_reg_i_14
       (.I0(\out_w_0_mid2_reg_1284_reg_n_5_[1] ),
        .I1(\out_w_0_mid2_reg_1284_reg_n_5_[2] ),
        .I2(\out_w_0_mid2_reg_1284_reg_n_5_[3] ),
        .O(add_ln40_10_reg_1558_reg_i_14_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_10_reg_1558_reg_i_15
       (.I0(\out_w_0_mid2_reg_1284_reg_n_5_[1] ),
        .I1(\out_w_0_mid2_reg_1284_reg_n_5_[2] ),
        .O(add_ln40_10_reg_1558_reg_i_15_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln40_10_reg_1558_reg_i_16
       (.I0(\out_w_0_mid2_reg_1284_reg_n_5_[1] ),
        .O(add_ln40_10_reg_1558_reg_i_16_n_5));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    add_ln40_10_reg_1558_reg_i_17
       (.I0(tmp10_0_0_mid2_v_v_reg_1321[6]),
        .I1(tmp10_0_0_mid2_v_v_reg_1321[4]),
        .I2(tmp10_0_0_mid2_v_v_reg_1321[2]),
        .I3(tmp10_0_0_mid2_v_v_reg_1321[1]),
        .I4(tmp10_0_0_mid2_v_v_reg_1321[3]),
        .I5(tmp10_0_0_mid2_v_v_reg_1321[5]),
        .O(add_ln40_10_reg_1558_reg_i_17_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln40_10_reg_1558_reg_i_2
       (.I0(grp_depthwise_conv2d_fix_2_fu_426_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .O(ap_NS_fsm115_out));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln40_10_reg_1558_reg_i_3
       (.I0(\ap_CS_fsm_reg[5]_0 ),
        .I1(\icmp_ln23_reg_1185_reg_n_5_[0] ),
        .O(add_ln24_6_reg_14060));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln40_10_reg_1558_reg_i_4
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln23_reg_1185_pp0_iter1_reg_reg_n_5_[0] ),
        .O(add_ln40_10_reg_15580));
  LUT3 #(
    .INIT(8'h78)) 
    add_ln40_10_reg_1558_reg_i_5
       (.I0(add_ln40_10_reg_1558_reg_i_17_n_5),
        .I1(tmp10_0_0_mid2_v_v_reg_1321[7]),
        .I2(tmp10_0_0_mid2_v_v_reg_1321[8]),
        .O(A__0[8]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln40_10_reg_1558_reg_i_6
       (.I0(add_ln40_10_reg_1558_reg_i_17_n_5),
        .I1(tmp10_0_0_mid2_v_v_reg_1321[7]),
        .O(A__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    add_ln40_10_reg_1558_reg_i_7
       (.I0(tmp10_0_0_mid2_v_v_reg_1321[4]),
        .I1(tmp10_0_0_mid2_v_v_reg_1321[2]),
        .I2(tmp10_0_0_mid2_v_v_reg_1321[1]),
        .I3(tmp10_0_0_mid2_v_v_reg_1321[3]),
        .I4(tmp10_0_0_mid2_v_v_reg_1321[5]),
        .I5(tmp10_0_0_mid2_v_v_reg_1321[6]),
        .O(A__0[6]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    add_ln40_10_reg_1558_reg_i_8
       (.I0(tmp10_0_0_mid2_v_v_reg_1321[3]),
        .I1(tmp10_0_0_mid2_v_v_reg_1321[1]),
        .I2(tmp10_0_0_mid2_v_v_reg_1321[2]),
        .I3(tmp10_0_0_mid2_v_v_reg_1321[4]),
        .I4(tmp10_0_0_mid2_v_v_reg_1321[5]),
        .O(A__0[5]));
  LUT4 #(
    .INIT(16'h7F80)) 
    add_ln40_10_reg_1558_reg_i_9
       (.I0(tmp10_0_0_mid2_v_v_reg_1321[2]),
        .I1(tmp10_0_0_mid2_v_v_reg_1321[1]),
        .I2(tmp10_0_0_mid2_v_v_reg_1321[3]),
        .I3(tmp10_0_0_mid2_v_v_reg_1321[4]),
        .O(A__0[4]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln40_2_reg_1498_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\tmp10_0_0_mid2_v_v_reg_1321[8]_i_2_n_5 ,\tmp10_0_0_mid2_v_v_reg_1321[7]_i_1_n_5 ,\tmp10_0_0_mid2_v_v_reg_1321[6]_i_1_n_5 ,\tmp10_0_0_mid2_v_v_reg_1321[5]_i_1_n_5 ,\tmp10_0_0_mid2_v_v_reg_1321[4]_i_1_n_5 ,\tmp10_0_0_mid2_v_v_reg_1321[3]_i_1_n_5 ,\tmp10_0_0_mid2_v_v_reg_1321[2]_i_1_n_5 ,\tmp10_0_0_mid2_v_v_reg_1321[1]_i_1_n_5 ,\tmp10_0_0_mid2_v_v_reg_1321[0]_i_1_n_5 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln40_2_reg_1498_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,Q[6],Q[6],Q[6],1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln40_2_reg_1498_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\out_w_reg_1487[4]_i_1_n_5 ,\out_w_reg_1487[3]_i_1_n_5 ,\out_w_reg_1487[2]_i_1_n_5 ,\out_w_reg_1487[1]_i_1_n_5 ,\out_w_reg_1487[0]_i_1_n_5 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln40_2_reg_1498_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln40_2_reg_1498_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln24_3_reg_13160),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm115_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(add_ln24_4_reg_13570),
        .CEP(add_ln40_2_reg_14980),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln40_2_reg_1498_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln40_2_reg_1498_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln40_2_reg_1498_reg_P_UNCONNECTED[47:14],add_ln40_2_reg_1498_reg_n_97,add_ln40_2_reg_1498_reg_n_98,add_ln40_2_reg_1498_reg_n_99,add_ln40_2_reg_1498_reg_n_100,add_ln40_2_reg_1498_reg_n_101,add_ln40_2_reg_1498_reg_n_102,add_ln40_2_reg_1498_reg_n_103,add_ln40_2_reg_1498_reg_n_104,add_ln40_2_reg_1498_reg_n_105,add_ln40_2_reg_1498_reg_n_106,add_ln40_2_reg_1498_reg_n_107,add_ln40_2_reg_1498_reg_n_108,add_ln40_2_reg_1498_reg_n_109,add_ln40_2_reg_1498_reg_n_110}),
        .PATTERNBDETECT(NLW_add_ln40_2_reg_1498_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln40_2_reg_1498_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln40_2_reg_1498_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln40_2_reg_1498_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln40_4_reg_1447_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\tmp10_0_0_mid2_v_v_reg_1321[8]_i_2_n_5 ,\tmp10_0_0_mid2_v_v_reg_1321[7]_i_1_n_5 ,\tmp10_0_0_mid2_v_v_reg_1321[6]_i_1_n_5 ,\tmp10_0_0_mid2_v_v_reg_1321[5]_i_1_n_5 ,\tmp10_0_0_mid2_v_v_reg_1321[4]_i_1_n_5 ,\tmp10_0_0_mid2_v_v_reg_1321[3]_i_1_n_5 ,\tmp10_0_0_mid2_v_v_reg_1321[2]_i_1_n_5 ,\tmp10_0_0_mid2_v_v_reg_1321[1]_i_1_n_5 ,\tmp10_0_0_mid2_v_v_reg_1321[0]_i_1_n_5 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln40_4_reg_1447_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,Q[6],Q[6],Q[6],1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln40_4_reg_1447_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln40_10_reg_1558_reg_i_13_n_5,add_ln40_10_reg_1558_reg_i_14_n_5,add_ln40_10_reg_1558_reg_i_15_n_5,add_ln40_10_reg_1558_reg_i_16_n_5,\out_w_0_mid2_reg_1284_reg_n_5_[0] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln40_4_reg_1447_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln40_4_reg_1447_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln24_3_reg_13160),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm115_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(add_ln24_4_reg_13570),
        .CEP(add_ln24_6_reg_14060),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln40_4_reg_1447_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln40_4_reg_1447_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln40_4_reg_1447_reg_P_UNCONNECTED[47:14],add_ln40_4_reg_1447_reg_n_97,add_ln40_4_reg_1447_reg_n_98,add_ln40_4_reg_1447_reg_n_99,add_ln40_4_reg_1447_reg_n_100,add_ln40_4_reg_1447_reg_n_101,add_ln40_4_reg_1447_reg_n_102,add_ln40_4_reg_1447_reg_n_103,add_ln40_4_reg_1447_reg_n_104,add_ln40_4_reg_1447_reg_n_105,add_ln40_4_reg_1447_reg_n_106,add_ln40_4_reg_1447_reg_n_107,add_ln40_4_reg_1447_reg_n_108,add_ln40_4_reg_1447_reg_n_109,add_ln40_4_reg_1447_reg_n_110}),
        .PATTERNBDETECT(NLW_add_ln40_4_reg_1447_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln40_4_reg_1447_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln40_4_reg_1447_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln40_4_reg_1447_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln40_5_reg_1508_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln40_6_reg_1538_reg_i_2_n_5,add_ln40_6_reg_1538_reg_i_3_n_5,add_ln40_6_reg_1538_reg_i_4_n_5,add_ln40_6_reg_1538_reg_i_5_n_5,add_ln40_6_reg_1538_reg_i_6_n_5,add_ln40_6_reg_1538_reg_i_7_n_5,add_ln40_6_reg_1538_reg_i_8_n_5,add_ln40_6_reg_1538_reg_i_9_n_5,add_ln40_6_reg_1538_reg_i_10_n_5}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln40_5_reg_1508_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,Q[6],Q[6],Q[6],1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln40_5_reg_1508_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\out_w_0_mid2_reg_1284_reg_n_5_[4] ,\out_w_0_mid2_reg_1284_reg_n_5_[3] ,\out_w_0_mid2_reg_1284_reg_n_5_[2] ,\out_w_0_mid2_reg_1284_reg_n_5_[1] ,\out_w_0_mid2_reg_1284_reg_n_5_[0] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln40_5_reg_1508_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln40_5_reg_1508_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln24_3_reg_13160),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm115_out),
        .CEC(add_ln24_6_reg_14060),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(add_ln24_4_reg_13570),
        .CEP(add_ln40_2_reg_14980),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln40_5_reg_1508_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln40_5_reg_1508_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln40_5_reg_1508_reg_P_UNCONNECTED[47:14],add_ln40_5_reg_1508_reg_n_97,add_ln40_5_reg_1508_reg_n_98,add_ln40_5_reg_1508_reg_n_99,add_ln40_5_reg_1508_reg_n_100,add_ln40_5_reg_1508_reg_n_101,add_ln40_5_reg_1508_reg_n_102,add_ln40_5_reg_1508_reg_n_103,add_ln40_5_reg_1508_reg_n_104,add_ln40_5_reg_1508_reg_n_105,add_ln40_5_reg_1508_reg_n_106,add_ln40_5_reg_1508_reg_n_107,add_ln40_5_reg_1508_reg_n_108,add_ln40_5_reg_1508_reg_n_109,add_ln40_5_reg_1508_reg_n_110}),
        .PATTERNBDETECT(NLW_add_ln40_5_reg_1508_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln40_5_reg_1508_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln40_5_reg_1508_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln40_5_reg_1508_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln40_6_reg_1538_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln40_6_reg_1538_reg_i_2_n_5,add_ln40_6_reg_1538_reg_i_3_n_5,add_ln40_6_reg_1538_reg_i_4_n_5,add_ln40_6_reg_1538_reg_i_5_n_5,add_ln40_6_reg_1538_reg_i_6_n_5,add_ln40_6_reg_1538_reg_i_7_n_5,add_ln40_6_reg_1538_reg_i_8_n_5,add_ln40_6_reg_1538_reg_i_9_n_5,add_ln40_6_reg_1538_reg_i_10_n_5}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln40_6_reg_1538_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,Q[6],Q[6],Q[6],1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln40_6_reg_1538_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\out_w_reg_1487[4]_i_1_n_5 ,\out_w_reg_1487[3]_i_1_n_5 ,\out_w_reg_1487[2]_i_1_n_5 ,\out_w_reg_1487[1]_i_1_n_5 ,\out_w_reg_1487[0]_i_1_n_5 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln40_6_reg_1538_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln40_6_reg_1538_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln24_3_reg_13160),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm115_out),
        .CEC(add_ln40_2_reg_14980),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(add_ln24_4_reg_13570),
        .CEP(add_ln40_10_reg_15580),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln40_6_reg_1538_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln40_6_reg_1538_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln40_6_reg_1538_reg_P_UNCONNECTED[47:14],add_ln40_6_reg_1538_reg_n_97,add_ln40_6_reg_1538_reg_n_98,add_ln40_6_reg_1538_reg_n_99,add_ln40_6_reg_1538_reg_n_100,add_ln40_6_reg_1538_reg_n_101,add_ln40_6_reg_1538_reg_n_102,add_ln40_6_reg_1538_reg_n_103,add_ln40_6_reg_1538_reg_n_104,add_ln40_6_reg_1538_reg_n_105,add_ln40_6_reg_1538_reg_n_106,add_ln40_6_reg_1538_reg_n_107,add_ln40_6_reg_1538_reg_n_108,add_ln40_6_reg_1538_reg_n_109,add_ln40_6_reg_1538_reg_n_110}),
        .PATTERNBDETECT(NLW_add_ln40_6_reg_1538_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln40_6_reg_1538_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln40_6_reg_1538_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln40_6_reg_1538_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln40_6_reg_1538_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln23_reg_1185_reg_n_5_[0] ),
        .O(add_ln40_2_reg_14980));
  LUT4 #(
    .INIT(16'h23EF)) 
    add_ln40_6_reg_1538_reg_i_10
       (.I0(icmp_ln32_reg_1195),
        .I1(select_ln24_7_reg_1271),
        .I2(tmp_0_0_reg_1214[0]),
        .I3(A[0]),
        .O(add_ln40_6_reg_1538_reg_i_10_n_5));
  LUT6 #(
    .INIT(64'hB8B8BB8800000000)) 
    add_ln40_6_reg_1538_reg_i_11
       (.I0(tmp_0_0_mid1_fu_647_p2[5]),
        .I1(select_ln24_7_reg_1271),
        .I2(mul_ln40_1_reg_1259[5]),
        .I3(tmp_0_0_reg_1214[5]),
        .I4(icmp_ln32_reg_1195),
        .I5(add_ln40_6_reg_1538_reg_i_12_n_5),
        .O(add_ln40_6_reg_1538_reg_i_11_n_5));
  LUT5 #(
    .INIT(32'h80000000)) 
    add_ln40_6_reg_1538_reg_i_12
       (.I0(\tmp10_0_0_mid2_v_v_reg_1321[4]_i_1_n_5 ),
        .I1(\tmp10_0_0_mid2_v_v_reg_1321[2]_i_1_n_5 ),
        .I2(\tmp10_0_0_mid2_v_v_reg_1321[0]_i_1_n_5 ),
        .I3(\tmp10_0_0_mid2_v_v_reg_1321[1]_i_1_n_5 ),
        .I4(\tmp10_0_0_mid2_v_v_reg_1321[3]_i_1_n_5 ),
        .O(add_ln40_6_reg_1538_reg_i_12_n_5));
  LUT4 #(
    .INIT(16'h7F80)) 
    add_ln40_6_reg_1538_reg_i_2
       (.I0(\tmp10_0_0_mid2_v_v_reg_1321[6]_i_1_n_5 ),
        .I1(add_ln40_6_reg_1538_reg_i_11_n_5),
        .I2(\tmp10_0_0_mid2_v_v_reg_1321[7]_i_1_n_5 ),
        .I3(\tmp10_0_0_mid2_v_v_reg_1321[8]_i_2_n_5 ),
        .O(add_ln40_6_reg_1538_reg_i_2_n_5));
  LUT3 #(
    .INIT(8'h78)) 
    add_ln40_6_reg_1538_reg_i_3
       (.I0(add_ln40_6_reg_1538_reg_i_11_n_5),
        .I1(\tmp10_0_0_mid2_v_v_reg_1321[6]_i_1_n_5 ),
        .I2(\tmp10_0_0_mid2_v_v_reg_1321[7]_i_1_n_5 ),
        .O(add_ln40_6_reg_1538_reg_i_3_n_5));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    add_ln40_6_reg_1538_reg_i_4
       (.I0(add_ln40_6_reg_1538_reg_i_11_n_5),
        .I1(tmp_0_0_mid1_fu_647_p2[6]),
        .I2(select_ln24_7_reg_1271),
        .I3(mul_ln40_1_reg_1259[6]),
        .I4(tmp_0_0_reg_1214[6]),
        .I5(icmp_ln32_reg_1195),
        .O(add_ln40_6_reg_1538_reg_i_4_n_5));
  LUT6 #(
    .INIT(64'h656A656A65656A6A)) 
    add_ln40_6_reg_1538_reg_i_5
       (.I0(add_ln40_6_reg_1538_reg_i_12_n_5),
        .I1(tmp_0_0_mid1_fu_647_p2[5]),
        .I2(select_ln24_7_reg_1271),
        .I3(mul_ln40_1_reg_1259[5]),
        .I4(tmp_0_0_reg_1214[5]),
        .I5(icmp_ln32_reg_1195),
        .O(add_ln40_6_reg_1538_reg_i_5_n_5));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    add_ln40_6_reg_1538_reg_i_6
       (.I0(\tmp10_0_0_mid2_v_v_reg_1321[2]_i_1_n_5 ),
        .I1(\tmp10_0_0_mid2_v_v_reg_1321[0]_i_1_n_5 ),
        .I2(\tmp10_0_0_mid2_v_v_reg_1321[1]_i_1_n_5 ),
        .I3(\tmp10_0_0_mid2_v_v_reg_1321[3]_i_1_n_5 ),
        .I4(\tmp10_0_0_mid2_v_v_reg_1321[4]_i_1_n_5 ),
        .O(add_ln40_6_reg_1538_reg_i_6_n_5));
  LUT4 #(
    .INIT(16'h7F80)) 
    add_ln40_6_reg_1538_reg_i_7
       (.I0(\tmp10_0_0_mid2_v_v_reg_1321[1]_i_1_n_5 ),
        .I1(\tmp10_0_0_mid2_v_v_reg_1321[0]_i_1_n_5 ),
        .I2(\tmp10_0_0_mid2_v_v_reg_1321[2]_i_1_n_5 ),
        .I3(\tmp10_0_0_mid2_v_v_reg_1321[3]_i_1_n_5 ),
        .O(add_ln40_6_reg_1538_reg_i_7_n_5));
  LUT6 #(
    .INIT(64'h5F53FFFFA0AC0000)) 
    add_ln40_6_reg_1538_reg_i_8
       (.I0(A[0]),
        .I1(tmp_0_0_reg_1214[0]),
        .I2(select_ln24_7_reg_1271),
        .I3(icmp_ln32_reg_1195),
        .I4(\tmp10_0_0_mid2_v_v_reg_1321[1]_i_1_n_5 ),
        .I5(\tmp10_0_0_mid2_v_v_reg_1321[2]_i_1_n_5 ),
        .O(add_ln40_6_reg_1538_reg_i_8_n_5));
  LUT5 #(
    .INIT(32'h23EFDC10)) 
    add_ln40_6_reg_1538_reg_i_9
       (.I0(icmp_ln32_reg_1195),
        .I1(select_ln24_7_reg_1271),
        .I2(tmp_0_0_reg_1214[0]),
        .I3(A[0]),
        .I4(\tmp10_0_0_mid2_v_v_reg_1321[1]_i_1_n_5 ),
        .O(add_ln40_6_reg_1538_reg_i_9_n_5));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln40_7_reg_1543_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln40_6_reg_1538_reg_i_2_n_5,add_ln40_6_reg_1538_reg_i_3_n_5,add_ln40_6_reg_1538_reg_i_4_n_5,add_ln40_6_reg_1538_reg_i_5_n_5,add_ln40_6_reg_1538_reg_i_6_n_5,add_ln40_6_reg_1538_reg_i_7_n_5,add_ln40_6_reg_1538_reg_i_8_n_5,add_ln40_6_reg_1538_reg_i_9_n_5,add_ln40_6_reg_1538_reg_i_10_n_5}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln40_7_reg_1543_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,Q[6],Q[6],Q[6],1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln40_7_reg_1543_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln40_10_reg_1558_reg_i_13_n_5,add_ln40_10_reg_1558_reg_i_14_n_5,add_ln40_10_reg_1558_reg_i_15_n_5,add_ln40_10_reg_1558_reg_i_16_n_5,\out_w_0_mid2_reg_1284_reg_n_5_[0] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln40_7_reg_1543_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln40_7_reg_1543_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln24_3_reg_13160),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm115_out),
        .CEC(add_ln24_6_reg_14060),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(add_ln24_4_reg_13570),
        .CEP(add_ln40_10_reg_15580),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln40_7_reg_1543_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln40_7_reg_1543_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln40_7_reg_1543_reg_P_UNCONNECTED[47:14],add_ln40_7_reg_1543_reg_n_97,add_ln40_7_reg_1543_reg_n_98,add_ln40_7_reg_1543_reg_n_99,add_ln40_7_reg_1543_reg_n_100,add_ln40_7_reg_1543_reg_n_101,add_ln40_7_reg_1543_reg_n_102,add_ln40_7_reg_1543_reg_n_103,add_ln40_7_reg_1543_reg_n_104,add_ln40_7_reg_1543_reg_n_105,add_ln40_7_reg_1543_reg_n_106,add_ln40_7_reg_1543_reg_n_107,add_ln40_7_reg_1543_reg_n_108,add_ln40_7_reg_1543_reg_n_109,add_ln40_7_reg_1543_reg_n_110}),
        .PATTERNBDETECT(NLW_add_ln40_7_reg_1543_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln40_7_reg_1543_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln40_7_reg_1543_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln40_7_reg_1543_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln40_8_reg_1548_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A__0,tmp10_0_0_mid2_v_v_reg_1321[0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln40_8_reg_1548_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,Q[6],Q[6],Q[6],1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln40_8_reg_1548_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\out_w_0_mid2_reg_1284_reg_n_5_[4] ,\out_w_0_mid2_reg_1284_reg_n_5_[3] ,\out_w_0_mid2_reg_1284_reg_n_5_[2] ,\out_w_0_mid2_reg_1284_reg_n_5_[1] ,\out_w_0_mid2_reg_1284_reg_n_5_[0] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln40_8_reg_1548_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln40_8_reg_1548_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln24_4_reg_13570),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm115_out),
        .CEC(add_ln24_6_reg_14060),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(add_ln24_6_reg_14060),
        .CEP(add_ln40_10_reg_15580),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln40_8_reg_1548_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln40_8_reg_1548_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln40_8_reg_1548_reg_P_UNCONNECTED[47:14],add_ln40_8_reg_1548_reg_n_97,add_ln40_8_reg_1548_reg_n_98,add_ln40_8_reg_1548_reg_n_99,add_ln40_8_reg_1548_reg_n_100,add_ln40_8_reg_1548_reg_n_101,add_ln40_8_reg_1548_reg_n_102,add_ln40_8_reg_1548_reg_n_103,add_ln40_8_reg_1548_reg_n_104,add_ln40_8_reg_1548_reg_n_105,add_ln40_8_reg_1548_reg_n_106,add_ln40_8_reg_1548_reg_n_107,add_ln40_8_reg_1548_reg_n_108,add_ln40_8_reg_1548_reg_n_109,add_ln40_8_reg_1548_reg_n_110}),
        .PATTERNBDETECT(NLW_add_ln40_8_reg_1548_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln40_8_reg_1548_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln40_8_reg_1548_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln40_8_reg_1548_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln40_9_reg_1553_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A__0,tmp10_0_0_mid2_v_v_reg_1321[0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln40_9_reg_1553_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,Q[6],Q[6],Q[6],1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln40_9_reg_1553_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\out_w_reg_1487[4]_i_1_n_5 ,\out_w_reg_1487[3]_i_1_n_5 ,\out_w_reg_1487[2]_i_1_n_5 ,\out_w_reg_1487[1]_i_1_n_5 ,\out_w_reg_1487[0]_i_1_n_5 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln40_9_reg_1553_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln40_9_reg_1553_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln24_4_reg_13570),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm115_out),
        .CEC(add_ln40_2_reg_14980),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(add_ln24_6_reg_14060),
        .CEP(add_ln40_10_reg_15580),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln40_9_reg_1553_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln40_9_reg_1553_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln40_9_reg_1553_reg_P_UNCONNECTED[47:14],add_ln40_9_reg_1553_reg_n_97,add_ln40_9_reg_1553_reg_n_98,add_ln40_9_reg_1553_reg_n_99,add_ln40_9_reg_1553_reg_n_100,add_ln40_9_reg_1553_reg_n_101,add_ln40_9_reg_1553_reg_n_102,add_ln40_9_reg_1553_reg_n_103,add_ln40_9_reg_1553_reg_n_104,add_ln40_9_reg_1553_reg_n_105,add_ln40_9_reg_1553_reg_n_106,add_ln40_9_reg_1553_reg_n_107,add_ln40_9_reg_1553_reg_n_108,add_ln40_9_reg_1553_reg_n_109,add_ln40_9_reg_1553_reg_n_110}),
        .PATTERNBDETECT(NLW_add_ln40_9_reg_1553_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln40_9_reg_1553_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln40_9_reg_1553_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln40_9_reg_1553_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln40_reg_1436_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\tmp10_0_0_mid2_v_v_reg_1321[8]_i_2_n_5 ,\tmp10_0_0_mid2_v_v_reg_1321[7]_i_1_n_5 ,\tmp10_0_0_mid2_v_v_reg_1321[6]_i_1_n_5 ,\tmp10_0_0_mid2_v_v_reg_1321[5]_i_1_n_5 ,\tmp10_0_0_mid2_v_v_reg_1321[4]_i_1_n_5 ,\tmp10_0_0_mid2_v_v_reg_1321[3]_i_1_n_5 ,\tmp10_0_0_mid2_v_v_reg_1321[2]_i_1_n_5 ,\tmp10_0_0_mid2_v_v_reg_1321[1]_i_1_n_5 ,\tmp10_0_0_mid2_v_v_reg_1321[0]_i_1_n_5 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln40_reg_1436_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,Q[6],Q[6],Q[6],1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln40_reg_1436_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\out_w_0_mid2_reg_1284[4]_i_3_n_5 ,\out_w_0_mid2_reg_1284[3]_i_1_n_5 ,\out_w_0_mid2_reg_1284[2]_i_1_n_5 ,\out_w_0_mid2_reg_1284[1]_i_1_n_5 ,\out_w_0_mid2_reg_1284[0]_i_1_n_5 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln40_reg_1436_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln40_reg_1436_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln24_3_reg_13160),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm115_out),
        .CEC(add_ln24_1_reg_12490),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(add_ln24_4_reg_13570),
        .CEP(add_ln24_6_reg_14060),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln40_reg_1436_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln40_reg_1436_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln40_reg_1436_reg_P_UNCONNECTED[47:14],add_ln40_reg_1436_reg_n_97,add_ln40_reg_1436_reg_n_98,add_ln40_reg_1436_reg_n_99,add_ln40_reg_1436_reg_n_100,add_ln40_reg_1436_reg_n_101,add_ln40_reg_1436_reg_n_102,add_ln40_reg_1436_reg_n_103,add_ln40_reg_1436_reg_n_104,add_ln40_reg_1436_reg_n_105,add_ln40_reg_1436_reg_n_106,add_ln40_reg_1436_reg_n_107,add_ln40_reg_1436_reg_n_108,add_ln40_reg_1436_reg_n_109,add_ln40_reg_1436_reg_n_110}),
        .PATTERNBDETECT(NLW_add_ln40_reg_1436_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln40_reg_1436_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln40_reg_1436_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(out_w_0_mid2_reg_1284),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln40_reg_1436_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_2_reg_1643[11]_i_2 
       (.I0(trunc_ln48_2_fu_934_p4[11]),
        .I1(trunc_ln48_1_reg_1598[11]),
        .O(\add_ln48_2_reg_1643[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_2_reg_1643[11]_i_3 
       (.I0(trunc_ln48_2_fu_934_p4[10]),
        .I1(trunc_ln48_1_reg_1598[10]),
        .O(\add_ln48_2_reg_1643[11]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_2_reg_1643[11]_i_4 
       (.I0(trunc_ln48_2_fu_934_p4[9]),
        .I1(trunc_ln48_1_reg_1598[9]),
        .O(\add_ln48_2_reg_1643[11]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_2_reg_1643[11]_i_5 
       (.I0(trunc_ln48_2_fu_934_p4[8]),
        .I1(trunc_ln48_1_reg_1598[8]),
        .O(\add_ln48_2_reg_1643[11]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_2_reg_1643[15]_i_2 
       (.I0(trunc_ln48_2_fu_934_p4[15]),
        .I1(trunc_ln48_1_reg_1598[15]),
        .O(\add_ln48_2_reg_1643[15]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_2_reg_1643[15]_i_3 
       (.I0(trunc_ln48_2_fu_934_p4[14]),
        .I1(trunc_ln48_1_reg_1598[14]),
        .O(\add_ln48_2_reg_1643[15]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_2_reg_1643[15]_i_4 
       (.I0(trunc_ln48_2_fu_934_p4[13]),
        .I1(trunc_ln48_1_reg_1598[13]),
        .O(\add_ln48_2_reg_1643[15]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_2_reg_1643[15]_i_5 
       (.I0(trunc_ln48_2_fu_934_p4[12]),
        .I1(trunc_ln48_1_reg_1598[12]),
        .O(\add_ln48_2_reg_1643[15]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_2_reg_1643[3]_i_2 
       (.I0(trunc_ln48_2_fu_934_p4[3]),
        .I1(trunc_ln48_1_reg_1598[3]),
        .O(\add_ln48_2_reg_1643[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_2_reg_1643[3]_i_3 
       (.I0(trunc_ln48_2_fu_934_p4[2]),
        .I1(trunc_ln48_1_reg_1598[2]),
        .O(\add_ln48_2_reg_1643[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_2_reg_1643[3]_i_4 
       (.I0(trunc_ln48_2_fu_934_p4[1]),
        .I1(trunc_ln48_1_reg_1598[1]),
        .O(\add_ln48_2_reg_1643[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_2_reg_1643[3]_i_5 
       (.I0(trunc_ln48_2_fu_934_p4[0]),
        .I1(trunc_ln48_1_reg_1598[0]),
        .O(\add_ln48_2_reg_1643[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_2_reg_1643[7]_i_2 
       (.I0(trunc_ln48_2_fu_934_p4[7]),
        .I1(trunc_ln48_1_reg_1598[7]),
        .O(\add_ln48_2_reg_1643[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_2_reg_1643[7]_i_3 
       (.I0(trunc_ln48_2_fu_934_p4[6]),
        .I1(trunc_ln48_1_reg_1598[6]),
        .O(\add_ln48_2_reg_1643[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_2_reg_1643[7]_i_4 
       (.I0(trunc_ln48_2_fu_934_p4[5]),
        .I1(trunc_ln48_1_reg_1598[5]),
        .O(\add_ln48_2_reg_1643[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_2_reg_1643[7]_i_5 
       (.I0(trunc_ln48_2_fu_934_p4[4]),
        .I1(trunc_ln48_1_reg_1598[4]),
        .O(\add_ln48_2_reg_1643[7]_i_5_n_5 ));
  FDRE \add_ln48_2_reg_1643_reg[0] 
       (.C(ap_clk),
        .CE(add_ln48_2_reg_16430),
        .D(add_ln48_2_fu_955_p2[0]),
        .Q(add_ln48_2_reg_1643[0]),
        .R(1'b0));
  FDRE \add_ln48_2_reg_1643_reg[10] 
       (.C(ap_clk),
        .CE(add_ln48_2_reg_16430),
        .D(add_ln48_2_fu_955_p2[10]),
        .Q(add_ln48_2_reg_1643[10]),
        .R(1'b0));
  FDRE \add_ln48_2_reg_1643_reg[11] 
       (.C(ap_clk),
        .CE(add_ln48_2_reg_16430),
        .D(add_ln48_2_fu_955_p2[11]),
        .Q(add_ln48_2_reg_1643[11]),
        .R(1'b0));
  CARRY4 \add_ln48_2_reg_1643_reg[11]_i_1 
       (.CI(\add_ln48_2_reg_1643_reg[7]_i_1_n_5 ),
        .CO({\add_ln48_2_reg_1643_reg[11]_i_1_n_5 ,\add_ln48_2_reg_1643_reg[11]_i_1_n_6 ,\add_ln48_2_reg_1643_reg[11]_i_1_n_7 ,\add_ln48_2_reg_1643_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(trunc_ln48_2_fu_934_p4[11:8]),
        .O(add_ln48_2_fu_955_p2[11:8]),
        .S({\add_ln48_2_reg_1643[11]_i_2_n_5 ,\add_ln48_2_reg_1643[11]_i_3_n_5 ,\add_ln48_2_reg_1643[11]_i_4_n_5 ,\add_ln48_2_reg_1643[11]_i_5_n_5 }));
  FDRE \add_ln48_2_reg_1643_reg[12] 
       (.C(ap_clk),
        .CE(add_ln48_2_reg_16430),
        .D(add_ln48_2_fu_955_p2[12]),
        .Q(add_ln48_2_reg_1643[12]),
        .R(1'b0));
  FDRE \add_ln48_2_reg_1643_reg[13] 
       (.C(ap_clk),
        .CE(add_ln48_2_reg_16430),
        .D(add_ln48_2_fu_955_p2[13]),
        .Q(add_ln48_2_reg_1643[13]),
        .R(1'b0));
  FDRE \add_ln48_2_reg_1643_reg[14] 
       (.C(ap_clk),
        .CE(add_ln48_2_reg_16430),
        .D(add_ln48_2_fu_955_p2[14]),
        .Q(add_ln48_2_reg_1643[14]),
        .R(1'b0));
  FDRE \add_ln48_2_reg_1643_reg[15] 
       (.C(ap_clk),
        .CE(add_ln48_2_reg_16430),
        .D(add_ln48_2_fu_955_p2[15]),
        .Q(add_ln48_2_reg_1643[15]),
        .R(1'b0));
  CARRY4 \add_ln48_2_reg_1643_reg[15]_i_1 
       (.CI(\add_ln48_2_reg_1643_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln48_2_reg_1643_reg[15]_i_1_CO_UNCONNECTED [3],\add_ln48_2_reg_1643_reg[15]_i_1_n_6 ,\add_ln48_2_reg_1643_reg[15]_i_1_n_7 ,\add_ln48_2_reg_1643_reg[15]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,trunc_ln48_2_fu_934_p4[14:12]}),
        .O(add_ln48_2_fu_955_p2[15:12]),
        .S({\add_ln48_2_reg_1643[15]_i_2_n_5 ,\add_ln48_2_reg_1643[15]_i_3_n_5 ,\add_ln48_2_reg_1643[15]_i_4_n_5 ,\add_ln48_2_reg_1643[15]_i_5_n_5 }));
  FDRE \add_ln48_2_reg_1643_reg[1] 
       (.C(ap_clk),
        .CE(add_ln48_2_reg_16430),
        .D(add_ln48_2_fu_955_p2[1]),
        .Q(add_ln48_2_reg_1643[1]),
        .R(1'b0));
  FDRE \add_ln48_2_reg_1643_reg[2] 
       (.C(ap_clk),
        .CE(add_ln48_2_reg_16430),
        .D(add_ln48_2_fu_955_p2[2]),
        .Q(add_ln48_2_reg_1643[2]),
        .R(1'b0));
  FDRE \add_ln48_2_reg_1643_reg[3] 
       (.C(ap_clk),
        .CE(add_ln48_2_reg_16430),
        .D(add_ln48_2_fu_955_p2[3]),
        .Q(add_ln48_2_reg_1643[3]),
        .R(1'b0));
  CARRY4 \add_ln48_2_reg_1643_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln48_2_reg_1643_reg[3]_i_1_n_5 ,\add_ln48_2_reg_1643_reg[3]_i_1_n_6 ,\add_ln48_2_reg_1643_reg[3]_i_1_n_7 ,\add_ln48_2_reg_1643_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(trunc_ln48_2_fu_934_p4[3:0]),
        .O(add_ln48_2_fu_955_p2[3:0]),
        .S({\add_ln48_2_reg_1643[3]_i_2_n_5 ,\add_ln48_2_reg_1643[3]_i_3_n_5 ,\add_ln48_2_reg_1643[3]_i_4_n_5 ,\add_ln48_2_reg_1643[3]_i_5_n_5 }));
  FDRE \add_ln48_2_reg_1643_reg[4] 
       (.C(ap_clk),
        .CE(add_ln48_2_reg_16430),
        .D(add_ln48_2_fu_955_p2[4]),
        .Q(add_ln48_2_reg_1643[4]),
        .R(1'b0));
  FDRE \add_ln48_2_reg_1643_reg[5] 
       (.C(ap_clk),
        .CE(add_ln48_2_reg_16430),
        .D(add_ln48_2_fu_955_p2[5]),
        .Q(add_ln48_2_reg_1643[5]),
        .R(1'b0));
  FDRE \add_ln48_2_reg_1643_reg[6] 
       (.C(ap_clk),
        .CE(add_ln48_2_reg_16430),
        .D(add_ln48_2_fu_955_p2[6]),
        .Q(add_ln48_2_reg_1643[6]),
        .R(1'b0));
  FDRE \add_ln48_2_reg_1643_reg[7] 
       (.C(ap_clk),
        .CE(add_ln48_2_reg_16430),
        .D(add_ln48_2_fu_955_p2[7]),
        .Q(add_ln48_2_reg_1643[7]),
        .R(1'b0));
  CARRY4 \add_ln48_2_reg_1643_reg[7]_i_1 
       (.CI(\add_ln48_2_reg_1643_reg[3]_i_1_n_5 ),
        .CO({\add_ln48_2_reg_1643_reg[7]_i_1_n_5 ,\add_ln48_2_reg_1643_reg[7]_i_1_n_6 ,\add_ln48_2_reg_1643_reg[7]_i_1_n_7 ,\add_ln48_2_reg_1643_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(trunc_ln48_2_fu_934_p4[7:4]),
        .O(add_ln48_2_fu_955_p2[7:4]),
        .S({\add_ln48_2_reg_1643[7]_i_2_n_5 ,\add_ln48_2_reg_1643[7]_i_3_n_5 ,\add_ln48_2_reg_1643[7]_i_4_n_5 ,\add_ln48_2_reg_1643[7]_i_5_n_5 }));
  FDRE \add_ln48_2_reg_1643_reg[8] 
       (.C(ap_clk),
        .CE(add_ln48_2_reg_16430),
        .D(add_ln48_2_fu_955_p2[8]),
        .Q(add_ln48_2_reg_1643[8]),
        .R(1'b0));
  FDRE \add_ln48_2_reg_1643_reg[9] 
       (.C(ap_clk),
        .CE(add_ln48_2_reg_16430),
        .D(add_ln48_2_fu_955_p2[9]),
        .Q(add_ln48_2_reg_1643[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_4_reg_1658[11]_i_2 
       (.I0(add_ln48_2_reg_1643[10]),
        .I1(trunc_ln48_s_reg_1623[10]),
        .I2(add_ln48_1_reg_1618[10]),
        .O(\add_ln48_4_reg_1658[11]_i_2_n_5 ));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_4_reg_1658[11]_i_3 
       (.I0(add_ln48_2_reg_1643[9]),
        .I1(trunc_ln48_s_reg_1623[9]),
        .I2(add_ln48_1_reg_1618[9]),
        .O(\add_ln48_4_reg_1658[11]_i_3_n_5 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_4_reg_1658[11]_i_4 
       (.I0(add_ln48_2_reg_1643[8]),
        .I1(trunc_ln48_s_reg_1623[8]),
        .I2(add_ln48_1_reg_1618[8]),
        .O(\add_ln48_4_reg_1658[11]_i_4_n_5 ));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_4_reg_1658[11]_i_5 
       (.I0(add_ln48_2_reg_1643[7]),
        .I1(trunc_ln48_s_reg_1623[7]),
        .I2(add_ln48_1_reg_1618[7]),
        .O(\add_ln48_4_reg_1658[11]_i_5_n_5 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_4_reg_1658[11]_i_6 
       (.I0(add_ln48_2_reg_1643[11]),
        .I1(trunc_ln48_s_reg_1623[11]),
        .I2(add_ln48_1_reg_1618[11]),
        .I3(\add_ln48_4_reg_1658[11]_i_2_n_5 ),
        .O(\add_ln48_4_reg_1658[11]_i_6_n_5 ));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_4_reg_1658[11]_i_7 
       (.I0(add_ln48_2_reg_1643[10]),
        .I1(trunc_ln48_s_reg_1623[10]),
        .I2(add_ln48_1_reg_1618[10]),
        .I3(\add_ln48_4_reg_1658[11]_i_3_n_5 ),
        .O(\add_ln48_4_reg_1658[11]_i_7_n_5 ));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_4_reg_1658[11]_i_8 
       (.I0(add_ln48_2_reg_1643[9]),
        .I1(trunc_ln48_s_reg_1623[9]),
        .I2(add_ln48_1_reg_1618[9]),
        .I3(\add_ln48_4_reg_1658[11]_i_4_n_5 ),
        .O(\add_ln48_4_reg_1658[11]_i_8_n_5 ));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_4_reg_1658[11]_i_9 
       (.I0(add_ln48_2_reg_1643[8]),
        .I1(trunc_ln48_s_reg_1623[8]),
        .I2(add_ln48_1_reg_1618[8]),
        .I3(\add_ln48_4_reg_1658[11]_i_5_n_5 ),
        .O(\add_ln48_4_reg_1658[11]_i_9_n_5 ));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_4_reg_1658[15]_i_2 
       (.I0(add_ln48_2_reg_1643[13]),
        .I1(trunc_ln48_s_reg_1623[13]),
        .I2(add_ln48_1_reg_1618[13]),
        .O(\add_ln48_4_reg_1658[15]_i_2_n_5 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_4_reg_1658[15]_i_3 
       (.I0(add_ln48_2_reg_1643[12]),
        .I1(trunc_ln48_s_reg_1623[12]),
        .I2(add_ln48_1_reg_1618[12]),
        .O(\add_ln48_4_reg_1658[15]_i_3_n_5 ));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_4_reg_1658[15]_i_4 
       (.I0(add_ln48_2_reg_1643[11]),
        .I1(trunc_ln48_s_reg_1623[11]),
        .I2(add_ln48_1_reg_1618[11]),
        .O(\add_ln48_4_reg_1658[15]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln48_4_reg_1658[15]_i_5 
       (.I0(add_ln48_1_reg_1618[14]),
        .I1(trunc_ln48_s_reg_1623[14]),
        .I2(add_ln48_2_reg_1643[14]),
        .I3(trunc_ln48_s_reg_1623[15]),
        .I4(add_ln48_2_reg_1643[15]),
        .I5(add_ln48_1_reg_1618[15]),
        .O(\add_ln48_4_reg_1658[15]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_4_reg_1658[15]_i_6 
       (.I0(\add_ln48_4_reg_1658[15]_i_2_n_5 ),
        .I1(trunc_ln48_s_reg_1623[14]),
        .I2(add_ln48_2_reg_1643[14]),
        .I3(add_ln48_1_reg_1618[14]),
        .O(\add_ln48_4_reg_1658[15]_i_6_n_5 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_4_reg_1658[15]_i_7 
       (.I0(add_ln48_2_reg_1643[13]),
        .I1(trunc_ln48_s_reg_1623[13]),
        .I2(add_ln48_1_reg_1618[13]),
        .I3(\add_ln48_4_reg_1658[15]_i_3_n_5 ),
        .O(\add_ln48_4_reg_1658[15]_i_7_n_5 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_4_reg_1658[15]_i_8 
       (.I0(add_ln48_2_reg_1643[12]),
        .I1(trunc_ln48_s_reg_1623[12]),
        .I2(add_ln48_1_reg_1618[12]),
        .I3(\add_ln48_4_reg_1658[15]_i_4_n_5 ),
        .O(\add_ln48_4_reg_1658[15]_i_8_n_5 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_4_reg_1658[3]_i_2 
       (.I0(add_ln48_2_reg_1643[2]),
        .I1(trunc_ln48_s_reg_1623[2]),
        .I2(add_ln48_1_reg_1618[2]),
        .O(\add_ln48_4_reg_1658[3]_i_2_n_5 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_4_reg_1658[3]_i_3 
       (.I0(add_ln48_2_reg_1643[1]),
        .I1(trunc_ln48_s_reg_1623[1]),
        .I2(add_ln48_1_reg_1618[1]),
        .O(\add_ln48_4_reg_1658[3]_i_3_n_5 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_4_reg_1658[3]_i_4 
       (.I0(add_ln48_2_reg_1643[0]),
        .I1(trunc_ln48_s_reg_1623[0]),
        .I2(add_ln48_1_reg_1618[0]),
        .O(\add_ln48_4_reg_1658[3]_i_4_n_5 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_4_reg_1658[3]_i_5 
       (.I0(add_ln48_2_reg_1643[3]),
        .I1(trunc_ln48_s_reg_1623[3]),
        .I2(add_ln48_1_reg_1618[3]),
        .I3(\add_ln48_4_reg_1658[3]_i_2_n_5 ),
        .O(\add_ln48_4_reg_1658[3]_i_5_n_5 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_4_reg_1658[3]_i_6 
       (.I0(add_ln48_2_reg_1643[2]),
        .I1(trunc_ln48_s_reg_1623[2]),
        .I2(add_ln48_1_reg_1618[2]),
        .I3(\add_ln48_4_reg_1658[3]_i_3_n_5 ),
        .O(\add_ln48_4_reg_1658[3]_i_6_n_5 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_4_reg_1658[3]_i_7 
       (.I0(add_ln48_2_reg_1643[1]),
        .I1(trunc_ln48_s_reg_1623[1]),
        .I2(add_ln48_1_reg_1618[1]),
        .I3(\add_ln48_4_reg_1658[3]_i_4_n_5 ),
        .O(\add_ln48_4_reg_1658[3]_i_7_n_5 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln48_4_reg_1658[3]_i_8 
       (.I0(add_ln48_2_reg_1643[0]),
        .I1(trunc_ln48_s_reg_1623[0]),
        .I2(add_ln48_1_reg_1618[0]),
        .O(\add_ln48_4_reg_1658[3]_i_8_n_5 ));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_4_reg_1658[7]_i_2 
       (.I0(add_ln48_2_reg_1643[6]),
        .I1(trunc_ln48_s_reg_1623[6]),
        .I2(add_ln48_1_reg_1618[6]),
        .O(\add_ln48_4_reg_1658[7]_i_2_n_5 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_4_reg_1658[7]_i_3 
       (.I0(add_ln48_2_reg_1643[5]),
        .I1(trunc_ln48_s_reg_1623[5]),
        .I2(add_ln48_1_reg_1618[5]),
        .O(\add_ln48_4_reg_1658[7]_i_3_n_5 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_4_reg_1658[7]_i_4 
       (.I0(add_ln48_2_reg_1643[4]),
        .I1(trunc_ln48_s_reg_1623[4]),
        .I2(add_ln48_1_reg_1618[4]),
        .O(\add_ln48_4_reg_1658[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_4_reg_1658[7]_i_5 
       (.I0(add_ln48_2_reg_1643[3]),
        .I1(trunc_ln48_s_reg_1623[3]),
        .I2(add_ln48_1_reg_1618[3]),
        .O(\add_ln48_4_reg_1658[7]_i_5_n_5 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_4_reg_1658[7]_i_6 
       (.I0(add_ln48_2_reg_1643[7]),
        .I1(trunc_ln48_s_reg_1623[7]),
        .I2(add_ln48_1_reg_1618[7]),
        .I3(\add_ln48_4_reg_1658[7]_i_2_n_5 ),
        .O(\add_ln48_4_reg_1658[7]_i_6_n_5 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_4_reg_1658[7]_i_7 
       (.I0(add_ln48_2_reg_1643[6]),
        .I1(trunc_ln48_s_reg_1623[6]),
        .I2(add_ln48_1_reg_1618[6]),
        .I3(\add_ln48_4_reg_1658[7]_i_3_n_5 ),
        .O(\add_ln48_4_reg_1658[7]_i_7_n_5 ));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_4_reg_1658[7]_i_8 
       (.I0(add_ln48_2_reg_1643[5]),
        .I1(trunc_ln48_s_reg_1623[5]),
        .I2(add_ln48_1_reg_1618[5]),
        .I3(\add_ln48_4_reg_1658[7]_i_4_n_5 ),
        .O(\add_ln48_4_reg_1658[7]_i_8_n_5 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_4_reg_1658[7]_i_9 
       (.I0(add_ln48_2_reg_1643[4]),
        .I1(trunc_ln48_s_reg_1623[4]),
        .I2(add_ln48_1_reg_1618[4]),
        .I3(\add_ln48_4_reg_1658[7]_i_5_n_5 ),
        .O(\add_ln48_4_reg_1658[7]_i_9_n_5 ));
  FDRE \add_ln48_4_reg_1658_reg[0] 
       (.C(ap_clk),
        .CE(add_ln48_4_reg_16580),
        .D(add_ln48_4_fu_996_p2[0]),
        .Q(add_ln48_4_reg_1658[0]),
        .R(1'b0));
  FDRE \add_ln48_4_reg_1658_reg[10] 
       (.C(ap_clk),
        .CE(add_ln48_4_reg_16580),
        .D(add_ln48_4_fu_996_p2[10]),
        .Q(add_ln48_4_reg_1658[10]),
        .R(1'b0));
  FDRE \add_ln48_4_reg_1658_reg[11] 
       (.C(ap_clk),
        .CE(add_ln48_4_reg_16580),
        .D(add_ln48_4_fu_996_p2[11]),
        .Q(add_ln48_4_reg_1658[11]),
        .R(1'b0));
  CARRY4 \add_ln48_4_reg_1658_reg[11]_i_1 
       (.CI(\add_ln48_4_reg_1658_reg[7]_i_1_n_5 ),
        .CO({\add_ln48_4_reg_1658_reg[11]_i_1_n_5 ,\add_ln48_4_reg_1658_reg[11]_i_1_n_6 ,\add_ln48_4_reg_1658_reg[11]_i_1_n_7 ,\add_ln48_4_reg_1658_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln48_4_reg_1658[11]_i_2_n_5 ,\add_ln48_4_reg_1658[11]_i_3_n_5 ,\add_ln48_4_reg_1658[11]_i_4_n_5 ,\add_ln48_4_reg_1658[11]_i_5_n_5 }),
        .O(add_ln48_4_fu_996_p2[11:8]),
        .S({\add_ln48_4_reg_1658[11]_i_6_n_5 ,\add_ln48_4_reg_1658[11]_i_7_n_5 ,\add_ln48_4_reg_1658[11]_i_8_n_5 ,\add_ln48_4_reg_1658[11]_i_9_n_5 }));
  FDRE \add_ln48_4_reg_1658_reg[12] 
       (.C(ap_clk),
        .CE(add_ln48_4_reg_16580),
        .D(add_ln48_4_fu_996_p2[12]),
        .Q(add_ln48_4_reg_1658[12]),
        .R(1'b0));
  FDRE \add_ln48_4_reg_1658_reg[13] 
       (.C(ap_clk),
        .CE(add_ln48_4_reg_16580),
        .D(add_ln48_4_fu_996_p2[13]),
        .Q(add_ln48_4_reg_1658[13]),
        .R(1'b0));
  FDRE \add_ln48_4_reg_1658_reg[14] 
       (.C(ap_clk),
        .CE(add_ln48_4_reg_16580),
        .D(add_ln48_4_fu_996_p2[14]),
        .Q(add_ln48_4_reg_1658[14]),
        .R(1'b0));
  FDRE \add_ln48_4_reg_1658_reg[15] 
       (.C(ap_clk),
        .CE(add_ln48_4_reg_16580),
        .D(add_ln48_4_fu_996_p2[15]),
        .Q(add_ln48_4_reg_1658[15]),
        .R(1'b0));
  CARRY4 \add_ln48_4_reg_1658_reg[15]_i_1 
       (.CI(\add_ln48_4_reg_1658_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln48_4_reg_1658_reg[15]_i_1_CO_UNCONNECTED [3],\add_ln48_4_reg_1658_reg[15]_i_1_n_6 ,\add_ln48_4_reg_1658_reg[15]_i_1_n_7 ,\add_ln48_4_reg_1658_reg[15]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln48_4_reg_1658[15]_i_2_n_5 ,\add_ln48_4_reg_1658[15]_i_3_n_5 ,\add_ln48_4_reg_1658[15]_i_4_n_5 }),
        .O(add_ln48_4_fu_996_p2[15:12]),
        .S({\add_ln48_4_reg_1658[15]_i_5_n_5 ,\add_ln48_4_reg_1658[15]_i_6_n_5 ,\add_ln48_4_reg_1658[15]_i_7_n_5 ,\add_ln48_4_reg_1658[15]_i_8_n_5 }));
  FDRE \add_ln48_4_reg_1658_reg[1] 
       (.C(ap_clk),
        .CE(add_ln48_4_reg_16580),
        .D(add_ln48_4_fu_996_p2[1]),
        .Q(add_ln48_4_reg_1658[1]),
        .R(1'b0));
  FDRE \add_ln48_4_reg_1658_reg[2] 
       (.C(ap_clk),
        .CE(add_ln48_4_reg_16580),
        .D(add_ln48_4_fu_996_p2[2]),
        .Q(add_ln48_4_reg_1658[2]),
        .R(1'b0));
  FDRE \add_ln48_4_reg_1658_reg[3] 
       (.C(ap_clk),
        .CE(add_ln48_4_reg_16580),
        .D(add_ln48_4_fu_996_p2[3]),
        .Q(add_ln48_4_reg_1658[3]),
        .R(1'b0));
  CARRY4 \add_ln48_4_reg_1658_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln48_4_reg_1658_reg[3]_i_1_n_5 ,\add_ln48_4_reg_1658_reg[3]_i_1_n_6 ,\add_ln48_4_reg_1658_reg[3]_i_1_n_7 ,\add_ln48_4_reg_1658_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln48_4_reg_1658[3]_i_2_n_5 ,\add_ln48_4_reg_1658[3]_i_3_n_5 ,\add_ln48_4_reg_1658[3]_i_4_n_5 ,1'b0}),
        .O(add_ln48_4_fu_996_p2[3:0]),
        .S({\add_ln48_4_reg_1658[3]_i_5_n_5 ,\add_ln48_4_reg_1658[3]_i_6_n_5 ,\add_ln48_4_reg_1658[3]_i_7_n_5 ,\add_ln48_4_reg_1658[3]_i_8_n_5 }));
  FDRE \add_ln48_4_reg_1658_reg[4] 
       (.C(ap_clk),
        .CE(add_ln48_4_reg_16580),
        .D(add_ln48_4_fu_996_p2[4]),
        .Q(add_ln48_4_reg_1658[4]),
        .R(1'b0));
  FDRE \add_ln48_4_reg_1658_reg[5] 
       (.C(ap_clk),
        .CE(add_ln48_4_reg_16580),
        .D(add_ln48_4_fu_996_p2[5]),
        .Q(add_ln48_4_reg_1658[5]),
        .R(1'b0));
  FDRE \add_ln48_4_reg_1658_reg[6] 
       (.C(ap_clk),
        .CE(add_ln48_4_reg_16580),
        .D(add_ln48_4_fu_996_p2[6]),
        .Q(add_ln48_4_reg_1658[6]),
        .R(1'b0));
  FDRE \add_ln48_4_reg_1658_reg[7] 
       (.C(ap_clk),
        .CE(add_ln48_4_reg_16580),
        .D(add_ln48_4_fu_996_p2[7]),
        .Q(add_ln48_4_reg_1658[7]),
        .R(1'b0));
  CARRY4 \add_ln48_4_reg_1658_reg[7]_i_1 
       (.CI(\add_ln48_4_reg_1658_reg[3]_i_1_n_5 ),
        .CO({\add_ln48_4_reg_1658_reg[7]_i_1_n_5 ,\add_ln48_4_reg_1658_reg[7]_i_1_n_6 ,\add_ln48_4_reg_1658_reg[7]_i_1_n_7 ,\add_ln48_4_reg_1658_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln48_4_reg_1658[7]_i_2_n_5 ,\add_ln48_4_reg_1658[7]_i_3_n_5 ,\add_ln48_4_reg_1658[7]_i_4_n_5 ,\add_ln48_4_reg_1658[7]_i_5_n_5 }),
        .O(add_ln48_4_fu_996_p2[7:4]),
        .S({\add_ln48_4_reg_1658[7]_i_6_n_5 ,\add_ln48_4_reg_1658[7]_i_7_n_5 ,\add_ln48_4_reg_1658[7]_i_8_n_5 ,\add_ln48_4_reg_1658[7]_i_9_n_5 }));
  FDRE \add_ln48_4_reg_1658_reg[8] 
       (.C(ap_clk),
        .CE(add_ln48_4_reg_16580),
        .D(add_ln48_4_fu_996_p2[8]),
        .Q(add_ln48_4_reg_1658[8]),
        .R(1'b0));
  FDRE \add_ln48_4_reg_1658_reg[9] 
       (.C(ap_clk),
        .CE(add_ln48_4_reg_16580),
        .D(add_ln48_4_fu_996_p2[9]),
        .Q(add_ln48_4_reg_1658[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_5_reg_1663[11]_i_2 
       (.I0(trunc_ln48_4_fu_975_p4[11]),
        .I1(trunc_ln48_3_fu_966_p4[11]),
        .O(\add_ln48_5_reg_1663[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_5_reg_1663[11]_i_3 
       (.I0(trunc_ln48_4_fu_975_p4[10]),
        .I1(trunc_ln48_3_fu_966_p4[10]),
        .O(\add_ln48_5_reg_1663[11]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_5_reg_1663[11]_i_4 
       (.I0(trunc_ln48_4_fu_975_p4[9]),
        .I1(trunc_ln48_3_fu_966_p4[9]),
        .O(\add_ln48_5_reg_1663[11]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_5_reg_1663[11]_i_5 
       (.I0(trunc_ln48_4_fu_975_p4[8]),
        .I1(trunc_ln48_3_fu_966_p4[8]),
        .O(\add_ln48_5_reg_1663[11]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_5_reg_1663[15]_i_2 
       (.I0(trunc_ln48_4_fu_975_p4[15]),
        .I1(trunc_ln48_3_fu_966_p4[15]),
        .O(\add_ln48_5_reg_1663[15]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_5_reg_1663[15]_i_3 
       (.I0(trunc_ln48_4_fu_975_p4[14]),
        .I1(trunc_ln48_3_fu_966_p4[14]),
        .O(\add_ln48_5_reg_1663[15]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_5_reg_1663[15]_i_4 
       (.I0(trunc_ln48_4_fu_975_p4[13]),
        .I1(trunc_ln48_3_fu_966_p4[13]),
        .O(\add_ln48_5_reg_1663[15]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_5_reg_1663[15]_i_5 
       (.I0(trunc_ln48_4_fu_975_p4[12]),
        .I1(trunc_ln48_3_fu_966_p4[12]),
        .O(\add_ln48_5_reg_1663[15]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_5_reg_1663[3]_i_2 
       (.I0(trunc_ln48_4_fu_975_p4[3]),
        .I1(trunc_ln48_3_fu_966_p4[3]),
        .O(\add_ln48_5_reg_1663[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_5_reg_1663[3]_i_3 
       (.I0(trunc_ln48_4_fu_975_p4[2]),
        .I1(trunc_ln48_3_fu_966_p4[2]),
        .O(\add_ln48_5_reg_1663[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_5_reg_1663[3]_i_4 
       (.I0(trunc_ln48_4_fu_975_p4[1]),
        .I1(trunc_ln48_3_fu_966_p4[1]),
        .O(\add_ln48_5_reg_1663[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_5_reg_1663[3]_i_5 
       (.I0(trunc_ln48_4_fu_975_p4[0]),
        .I1(trunc_ln48_3_fu_966_p4[0]),
        .O(\add_ln48_5_reg_1663[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_5_reg_1663[7]_i_2 
       (.I0(trunc_ln48_4_fu_975_p4[7]),
        .I1(trunc_ln48_3_fu_966_p4[7]),
        .O(\add_ln48_5_reg_1663[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_5_reg_1663[7]_i_3 
       (.I0(trunc_ln48_4_fu_975_p4[6]),
        .I1(trunc_ln48_3_fu_966_p4[6]),
        .O(\add_ln48_5_reg_1663[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_5_reg_1663[7]_i_4 
       (.I0(trunc_ln48_4_fu_975_p4[5]),
        .I1(trunc_ln48_3_fu_966_p4[5]),
        .O(\add_ln48_5_reg_1663[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln48_5_reg_1663[7]_i_5 
       (.I0(trunc_ln48_4_fu_975_p4[4]),
        .I1(trunc_ln48_3_fu_966_p4[4]),
        .O(\add_ln48_5_reg_1663[7]_i_5_n_5 ));
  FDRE \add_ln48_5_reg_1663_reg[0] 
       (.C(ap_clk),
        .CE(add_ln48_4_reg_16580),
        .D(add_ln48_5_fu_1001_p2[0]),
        .Q(add_ln48_5_reg_1663[0]),
        .R(1'b0));
  FDRE \add_ln48_5_reg_1663_reg[10] 
       (.C(ap_clk),
        .CE(add_ln48_4_reg_16580),
        .D(add_ln48_5_fu_1001_p2[10]),
        .Q(add_ln48_5_reg_1663[10]),
        .R(1'b0));
  FDRE \add_ln48_5_reg_1663_reg[11] 
       (.C(ap_clk),
        .CE(add_ln48_4_reg_16580),
        .D(add_ln48_5_fu_1001_p2[11]),
        .Q(add_ln48_5_reg_1663[11]),
        .R(1'b0));
  CARRY4 \add_ln48_5_reg_1663_reg[11]_i_1 
       (.CI(\add_ln48_5_reg_1663_reg[7]_i_1_n_5 ),
        .CO({\add_ln48_5_reg_1663_reg[11]_i_1_n_5 ,\add_ln48_5_reg_1663_reg[11]_i_1_n_6 ,\add_ln48_5_reg_1663_reg[11]_i_1_n_7 ,\add_ln48_5_reg_1663_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(trunc_ln48_4_fu_975_p4[11:8]),
        .O(add_ln48_5_fu_1001_p2[11:8]),
        .S({\add_ln48_5_reg_1663[11]_i_2_n_5 ,\add_ln48_5_reg_1663[11]_i_3_n_5 ,\add_ln48_5_reg_1663[11]_i_4_n_5 ,\add_ln48_5_reg_1663[11]_i_5_n_5 }));
  FDRE \add_ln48_5_reg_1663_reg[12] 
       (.C(ap_clk),
        .CE(add_ln48_4_reg_16580),
        .D(add_ln48_5_fu_1001_p2[12]),
        .Q(add_ln48_5_reg_1663[12]),
        .R(1'b0));
  FDRE \add_ln48_5_reg_1663_reg[13] 
       (.C(ap_clk),
        .CE(add_ln48_4_reg_16580),
        .D(add_ln48_5_fu_1001_p2[13]),
        .Q(add_ln48_5_reg_1663[13]),
        .R(1'b0));
  FDRE \add_ln48_5_reg_1663_reg[14] 
       (.C(ap_clk),
        .CE(add_ln48_4_reg_16580),
        .D(add_ln48_5_fu_1001_p2[14]),
        .Q(add_ln48_5_reg_1663[14]),
        .R(1'b0));
  FDRE \add_ln48_5_reg_1663_reg[15] 
       (.C(ap_clk),
        .CE(add_ln48_4_reg_16580),
        .D(add_ln48_5_fu_1001_p2[15]),
        .Q(add_ln48_5_reg_1663[15]),
        .R(1'b0));
  CARRY4 \add_ln48_5_reg_1663_reg[15]_i_1 
       (.CI(\add_ln48_5_reg_1663_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln48_5_reg_1663_reg[15]_i_1_CO_UNCONNECTED [3],\add_ln48_5_reg_1663_reg[15]_i_1_n_6 ,\add_ln48_5_reg_1663_reg[15]_i_1_n_7 ,\add_ln48_5_reg_1663_reg[15]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,trunc_ln48_4_fu_975_p4[14:12]}),
        .O(add_ln48_5_fu_1001_p2[15:12]),
        .S({\add_ln48_5_reg_1663[15]_i_2_n_5 ,\add_ln48_5_reg_1663[15]_i_3_n_5 ,\add_ln48_5_reg_1663[15]_i_4_n_5 ,\add_ln48_5_reg_1663[15]_i_5_n_5 }));
  FDRE \add_ln48_5_reg_1663_reg[1] 
       (.C(ap_clk),
        .CE(add_ln48_4_reg_16580),
        .D(add_ln48_5_fu_1001_p2[1]),
        .Q(add_ln48_5_reg_1663[1]),
        .R(1'b0));
  FDRE \add_ln48_5_reg_1663_reg[2] 
       (.C(ap_clk),
        .CE(add_ln48_4_reg_16580),
        .D(add_ln48_5_fu_1001_p2[2]),
        .Q(add_ln48_5_reg_1663[2]),
        .R(1'b0));
  FDRE \add_ln48_5_reg_1663_reg[3] 
       (.C(ap_clk),
        .CE(add_ln48_4_reg_16580),
        .D(add_ln48_5_fu_1001_p2[3]),
        .Q(add_ln48_5_reg_1663[3]),
        .R(1'b0));
  CARRY4 \add_ln48_5_reg_1663_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln48_5_reg_1663_reg[3]_i_1_n_5 ,\add_ln48_5_reg_1663_reg[3]_i_1_n_6 ,\add_ln48_5_reg_1663_reg[3]_i_1_n_7 ,\add_ln48_5_reg_1663_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(trunc_ln48_4_fu_975_p4[3:0]),
        .O(add_ln48_5_fu_1001_p2[3:0]),
        .S({\add_ln48_5_reg_1663[3]_i_2_n_5 ,\add_ln48_5_reg_1663[3]_i_3_n_5 ,\add_ln48_5_reg_1663[3]_i_4_n_5 ,\add_ln48_5_reg_1663[3]_i_5_n_5 }));
  FDRE \add_ln48_5_reg_1663_reg[4] 
       (.C(ap_clk),
        .CE(add_ln48_4_reg_16580),
        .D(add_ln48_5_fu_1001_p2[4]),
        .Q(add_ln48_5_reg_1663[4]),
        .R(1'b0));
  FDRE \add_ln48_5_reg_1663_reg[5] 
       (.C(ap_clk),
        .CE(add_ln48_4_reg_16580),
        .D(add_ln48_5_fu_1001_p2[5]),
        .Q(add_ln48_5_reg_1663[5]),
        .R(1'b0));
  FDRE \add_ln48_5_reg_1663_reg[6] 
       (.C(ap_clk),
        .CE(add_ln48_4_reg_16580),
        .D(add_ln48_5_fu_1001_p2[6]),
        .Q(add_ln48_5_reg_1663[6]),
        .R(1'b0));
  FDRE \add_ln48_5_reg_1663_reg[7] 
       (.C(ap_clk),
        .CE(add_ln48_4_reg_16580),
        .D(add_ln48_5_fu_1001_p2[7]),
        .Q(add_ln48_5_reg_1663[7]),
        .R(1'b0));
  CARRY4 \add_ln48_5_reg_1663_reg[7]_i_1 
       (.CI(\add_ln48_5_reg_1663_reg[3]_i_1_n_5 ),
        .CO({\add_ln48_5_reg_1663_reg[7]_i_1_n_5 ,\add_ln48_5_reg_1663_reg[7]_i_1_n_6 ,\add_ln48_5_reg_1663_reg[7]_i_1_n_7 ,\add_ln48_5_reg_1663_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(trunc_ln48_4_fu_975_p4[7:4]),
        .O(add_ln48_5_fu_1001_p2[7:4]),
        .S({\add_ln48_5_reg_1663[7]_i_2_n_5 ,\add_ln48_5_reg_1663[7]_i_3_n_5 ,\add_ln48_5_reg_1663[7]_i_4_n_5 ,\add_ln48_5_reg_1663[7]_i_5_n_5 }));
  FDRE \add_ln48_5_reg_1663_reg[8] 
       (.C(ap_clk),
        .CE(add_ln48_4_reg_16580),
        .D(add_ln48_5_fu_1001_p2[8]),
        .Q(add_ln48_5_reg_1663[8]),
        .R(1'b0));
  FDRE \add_ln48_5_reg_1663_reg[9] 
       (.C(ap_clk),
        .CE(add_ln48_4_reg_16580),
        .D(add_ln48_5_fu_1001_p2[9]),
        .Q(add_ln48_5_reg_1663[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_7_reg_1683[11]_i_2 
       (.I0(trunc_ln48_6_reg_1673[10]),
        .I1(trunc_ln48_7_fu_1032_p4[10]),
        .I2(trunc_ln48_5_reg_1668[10]),
        .O(\add_ln48_7_reg_1683[11]_i_2_n_5 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_7_reg_1683[11]_i_3 
       (.I0(trunc_ln48_6_reg_1673[9]),
        .I1(trunc_ln48_7_fu_1032_p4[9]),
        .I2(trunc_ln48_5_reg_1668[9]),
        .O(\add_ln48_7_reg_1683[11]_i_3_n_5 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_7_reg_1683[11]_i_4 
       (.I0(trunc_ln48_6_reg_1673[8]),
        .I1(trunc_ln48_7_fu_1032_p4[8]),
        .I2(trunc_ln48_5_reg_1668[8]),
        .O(\add_ln48_7_reg_1683[11]_i_4_n_5 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_7_reg_1683[11]_i_5 
       (.I0(trunc_ln48_6_reg_1673[7]),
        .I1(trunc_ln48_7_fu_1032_p4[7]),
        .I2(trunc_ln48_5_reg_1668[7]),
        .O(\add_ln48_7_reg_1683[11]_i_5_n_5 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_7_reg_1683[11]_i_6 
       (.I0(trunc_ln48_6_reg_1673[11]),
        .I1(trunc_ln48_7_fu_1032_p4[11]),
        .I2(trunc_ln48_5_reg_1668[11]),
        .I3(\add_ln48_7_reg_1683[11]_i_2_n_5 ),
        .O(\add_ln48_7_reg_1683[11]_i_6_n_5 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_7_reg_1683[11]_i_7 
       (.I0(trunc_ln48_6_reg_1673[10]),
        .I1(trunc_ln48_7_fu_1032_p4[10]),
        .I2(trunc_ln48_5_reg_1668[10]),
        .I3(\add_ln48_7_reg_1683[11]_i_3_n_5 ),
        .O(\add_ln48_7_reg_1683[11]_i_7_n_5 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_7_reg_1683[11]_i_8 
       (.I0(trunc_ln48_6_reg_1673[9]),
        .I1(trunc_ln48_7_fu_1032_p4[9]),
        .I2(trunc_ln48_5_reg_1668[9]),
        .I3(\add_ln48_7_reg_1683[11]_i_4_n_5 ),
        .O(\add_ln48_7_reg_1683[11]_i_8_n_5 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_7_reg_1683[11]_i_9 
       (.I0(trunc_ln48_6_reg_1673[8]),
        .I1(trunc_ln48_7_fu_1032_p4[8]),
        .I2(trunc_ln48_5_reg_1668[8]),
        .I3(\add_ln48_7_reg_1683[11]_i_5_n_5 ),
        .O(\add_ln48_7_reg_1683[11]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln48_7_reg_1683[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln23_reg_1185_pp0_iter2_reg_reg_n_5_[0] ),
        .O(add_ln48_7_reg_16830));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_7_reg_1683[15]_i_3 
       (.I0(trunc_ln48_6_reg_1673[13]),
        .I1(trunc_ln48_7_fu_1032_p4[13]),
        .I2(trunc_ln48_5_reg_1668[13]),
        .O(\add_ln48_7_reg_1683[15]_i_3_n_5 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_7_reg_1683[15]_i_4 
       (.I0(trunc_ln48_6_reg_1673[12]),
        .I1(trunc_ln48_7_fu_1032_p4[12]),
        .I2(trunc_ln48_5_reg_1668[12]),
        .O(\add_ln48_7_reg_1683[15]_i_4_n_5 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_7_reg_1683[15]_i_5 
       (.I0(trunc_ln48_6_reg_1673[11]),
        .I1(trunc_ln48_7_fu_1032_p4[11]),
        .I2(trunc_ln48_5_reg_1668[11]),
        .O(\add_ln48_7_reg_1683[15]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln48_7_reg_1683[15]_i_6 
       (.I0(trunc_ln48_5_reg_1668[14]),
        .I1(trunc_ln48_7_fu_1032_p4[14]),
        .I2(trunc_ln48_6_reg_1673[14]),
        .I3(trunc_ln48_7_fu_1032_p4[15]),
        .I4(trunc_ln48_6_reg_1673[15]),
        .I5(trunc_ln48_5_reg_1668[15]),
        .O(\add_ln48_7_reg_1683[15]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_7_reg_1683[15]_i_7 
       (.I0(\add_ln48_7_reg_1683[15]_i_3_n_5 ),
        .I1(trunc_ln48_7_fu_1032_p4[14]),
        .I2(trunc_ln48_6_reg_1673[14]),
        .I3(trunc_ln48_5_reg_1668[14]),
        .O(\add_ln48_7_reg_1683[15]_i_7_n_5 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_7_reg_1683[15]_i_8 
       (.I0(trunc_ln48_6_reg_1673[13]),
        .I1(trunc_ln48_7_fu_1032_p4[13]),
        .I2(trunc_ln48_5_reg_1668[13]),
        .I3(\add_ln48_7_reg_1683[15]_i_4_n_5 ),
        .O(\add_ln48_7_reg_1683[15]_i_8_n_5 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_7_reg_1683[15]_i_9 
       (.I0(trunc_ln48_6_reg_1673[12]),
        .I1(trunc_ln48_7_fu_1032_p4[12]),
        .I2(trunc_ln48_5_reg_1668[12]),
        .I3(\add_ln48_7_reg_1683[15]_i_5_n_5 ),
        .O(\add_ln48_7_reg_1683[15]_i_9_n_5 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_7_reg_1683[3]_i_2 
       (.I0(trunc_ln48_6_reg_1673[2]),
        .I1(trunc_ln48_7_fu_1032_p4[2]),
        .I2(trunc_ln48_5_reg_1668[2]),
        .O(\add_ln48_7_reg_1683[3]_i_2_n_5 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_7_reg_1683[3]_i_3 
       (.I0(trunc_ln48_6_reg_1673[1]),
        .I1(trunc_ln48_7_fu_1032_p4[1]),
        .I2(trunc_ln48_5_reg_1668[1]),
        .O(\add_ln48_7_reg_1683[3]_i_3_n_5 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_7_reg_1683[3]_i_4 
       (.I0(trunc_ln48_6_reg_1673[0]),
        .I1(trunc_ln48_7_fu_1032_p4[0]),
        .I2(trunc_ln48_5_reg_1668[0]),
        .O(\add_ln48_7_reg_1683[3]_i_4_n_5 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_7_reg_1683[3]_i_5 
       (.I0(trunc_ln48_6_reg_1673[3]),
        .I1(trunc_ln48_7_fu_1032_p4[3]),
        .I2(trunc_ln48_5_reg_1668[3]),
        .I3(\add_ln48_7_reg_1683[3]_i_2_n_5 ),
        .O(\add_ln48_7_reg_1683[3]_i_5_n_5 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_7_reg_1683[3]_i_6 
       (.I0(trunc_ln48_6_reg_1673[2]),
        .I1(trunc_ln48_7_fu_1032_p4[2]),
        .I2(trunc_ln48_5_reg_1668[2]),
        .I3(\add_ln48_7_reg_1683[3]_i_3_n_5 ),
        .O(\add_ln48_7_reg_1683[3]_i_6_n_5 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_7_reg_1683[3]_i_7 
       (.I0(trunc_ln48_6_reg_1673[1]),
        .I1(trunc_ln48_7_fu_1032_p4[1]),
        .I2(trunc_ln48_5_reg_1668[1]),
        .I3(\add_ln48_7_reg_1683[3]_i_4_n_5 ),
        .O(\add_ln48_7_reg_1683[3]_i_7_n_5 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln48_7_reg_1683[3]_i_8 
       (.I0(trunc_ln48_6_reg_1673[0]),
        .I1(trunc_ln48_7_fu_1032_p4[0]),
        .I2(trunc_ln48_5_reg_1668[0]),
        .O(\add_ln48_7_reg_1683[3]_i_8_n_5 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_7_reg_1683[7]_i_2 
       (.I0(trunc_ln48_6_reg_1673[6]),
        .I1(trunc_ln48_7_fu_1032_p4[6]),
        .I2(trunc_ln48_5_reg_1668[6]),
        .O(\add_ln48_7_reg_1683[7]_i_2_n_5 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_7_reg_1683[7]_i_3 
       (.I0(trunc_ln48_6_reg_1673[5]),
        .I1(trunc_ln48_7_fu_1032_p4[5]),
        .I2(trunc_ln48_5_reg_1668[5]),
        .O(\add_ln48_7_reg_1683[7]_i_3_n_5 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_7_reg_1683[7]_i_4 
       (.I0(trunc_ln48_6_reg_1673[4]),
        .I1(trunc_ln48_7_fu_1032_p4[4]),
        .I2(trunc_ln48_5_reg_1668[4]),
        .O(\add_ln48_7_reg_1683[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_7_reg_1683[7]_i_5 
       (.I0(trunc_ln48_6_reg_1673[3]),
        .I1(trunc_ln48_7_fu_1032_p4[3]),
        .I2(trunc_ln48_5_reg_1668[3]),
        .O(\add_ln48_7_reg_1683[7]_i_5_n_5 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_7_reg_1683[7]_i_6 
       (.I0(trunc_ln48_6_reg_1673[7]),
        .I1(trunc_ln48_7_fu_1032_p4[7]),
        .I2(trunc_ln48_5_reg_1668[7]),
        .I3(\add_ln48_7_reg_1683[7]_i_2_n_5 ),
        .O(\add_ln48_7_reg_1683[7]_i_6_n_5 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_7_reg_1683[7]_i_7 
       (.I0(trunc_ln48_6_reg_1673[6]),
        .I1(trunc_ln48_7_fu_1032_p4[6]),
        .I2(trunc_ln48_5_reg_1668[6]),
        .I3(\add_ln48_7_reg_1683[7]_i_3_n_5 ),
        .O(\add_ln48_7_reg_1683[7]_i_7_n_5 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_7_reg_1683[7]_i_8 
       (.I0(trunc_ln48_6_reg_1673[5]),
        .I1(trunc_ln48_7_fu_1032_p4[5]),
        .I2(trunc_ln48_5_reg_1668[5]),
        .I3(\add_ln48_7_reg_1683[7]_i_4_n_5 ),
        .O(\add_ln48_7_reg_1683[7]_i_8_n_5 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_7_reg_1683[7]_i_9 
       (.I0(trunc_ln48_6_reg_1673[4]),
        .I1(trunc_ln48_7_fu_1032_p4[4]),
        .I2(trunc_ln48_5_reg_1668[4]),
        .I3(\add_ln48_7_reg_1683[7]_i_5_n_5 ),
        .O(\add_ln48_7_reg_1683[7]_i_9_n_5 ));
  FDRE \add_ln48_7_reg_1683_reg[0] 
       (.C(ap_clk),
        .CE(add_ln48_7_reg_16830),
        .D(add_ln48_7_fu_1046_p2[0]),
        .Q(add_ln48_7_reg_1683[0]),
        .R(1'b0));
  FDRE \add_ln48_7_reg_1683_reg[10] 
       (.C(ap_clk),
        .CE(add_ln48_7_reg_16830),
        .D(add_ln48_7_fu_1046_p2[10]),
        .Q(add_ln48_7_reg_1683[10]),
        .R(1'b0));
  FDRE \add_ln48_7_reg_1683_reg[11] 
       (.C(ap_clk),
        .CE(add_ln48_7_reg_16830),
        .D(add_ln48_7_fu_1046_p2[11]),
        .Q(add_ln48_7_reg_1683[11]),
        .R(1'b0));
  CARRY4 \add_ln48_7_reg_1683_reg[11]_i_1 
       (.CI(\add_ln48_7_reg_1683_reg[7]_i_1_n_5 ),
        .CO({\add_ln48_7_reg_1683_reg[11]_i_1_n_5 ,\add_ln48_7_reg_1683_reg[11]_i_1_n_6 ,\add_ln48_7_reg_1683_reg[11]_i_1_n_7 ,\add_ln48_7_reg_1683_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln48_7_reg_1683[11]_i_2_n_5 ,\add_ln48_7_reg_1683[11]_i_3_n_5 ,\add_ln48_7_reg_1683[11]_i_4_n_5 ,\add_ln48_7_reg_1683[11]_i_5_n_5 }),
        .O(add_ln48_7_fu_1046_p2[11:8]),
        .S({\add_ln48_7_reg_1683[11]_i_6_n_5 ,\add_ln48_7_reg_1683[11]_i_7_n_5 ,\add_ln48_7_reg_1683[11]_i_8_n_5 ,\add_ln48_7_reg_1683[11]_i_9_n_5 }));
  FDRE \add_ln48_7_reg_1683_reg[12] 
       (.C(ap_clk),
        .CE(add_ln48_7_reg_16830),
        .D(add_ln48_7_fu_1046_p2[12]),
        .Q(add_ln48_7_reg_1683[12]),
        .R(1'b0));
  FDRE \add_ln48_7_reg_1683_reg[13] 
       (.C(ap_clk),
        .CE(add_ln48_7_reg_16830),
        .D(add_ln48_7_fu_1046_p2[13]),
        .Q(add_ln48_7_reg_1683[13]),
        .R(1'b0));
  FDRE \add_ln48_7_reg_1683_reg[14] 
       (.C(ap_clk),
        .CE(add_ln48_7_reg_16830),
        .D(add_ln48_7_fu_1046_p2[14]),
        .Q(add_ln48_7_reg_1683[14]),
        .R(1'b0));
  FDRE \add_ln48_7_reg_1683_reg[15] 
       (.C(ap_clk),
        .CE(add_ln48_7_reg_16830),
        .D(add_ln48_7_fu_1046_p2[15]),
        .Q(add_ln48_7_reg_1683[15]),
        .R(1'b0));
  CARRY4 \add_ln48_7_reg_1683_reg[15]_i_2 
       (.CI(\add_ln48_7_reg_1683_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln48_7_reg_1683_reg[15]_i_2_CO_UNCONNECTED [3],\add_ln48_7_reg_1683_reg[15]_i_2_n_6 ,\add_ln48_7_reg_1683_reg[15]_i_2_n_7 ,\add_ln48_7_reg_1683_reg[15]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln48_7_reg_1683[15]_i_3_n_5 ,\add_ln48_7_reg_1683[15]_i_4_n_5 ,\add_ln48_7_reg_1683[15]_i_5_n_5 }),
        .O(add_ln48_7_fu_1046_p2[15:12]),
        .S({\add_ln48_7_reg_1683[15]_i_6_n_5 ,\add_ln48_7_reg_1683[15]_i_7_n_5 ,\add_ln48_7_reg_1683[15]_i_8_n_5 ,\add_ln48_7_reg_1683[15]_i_9_n_5 }));
  FDRE \add_ln48_7_reg_1683_reg[1] 
       (.C(ap_clk),
        .CE(add_ln48_7_reg_16830),
        .D(add_ln48_7_fu_1046_p2[1]),
        .Q(add_ln48_7_reg_1683[1]),
        .R(1'b0));
  FDRE \add_ln48_7_reg_1683_reg[2] 
       (.C(ap_clk),
        .CE(add_ln48_7_reg_16830),
        .D(add_ln48_7_fu_1046_p2[2]),
        .Q(add_ln48_7_reg_1683[2]),
        .R(1'b0));
  FDRE \add_ln48_7_reg_1683_reg[3] 
       (.C(ap_clk),
        .CE(add_ln48_7_reg_16830),
        .D(add_ln48_7_fu_1046_p2[3]),
        .Q(add_ln48_7_reg_1683[3]),
        .R(1'b0));
  CARRY4 \add_ln48_7_reg_1683_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln48_7_reg_1683_reg[3]_i_1_n_5 ,\add_ln48_7_reg_1683_reg[3]_i_1_n_6 ,\add_ln48_7_reg_1683_reg[3]_i_1_n_7 ,\add_ln48_7_reg_1683_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln48_7_reg_1683[3]_i_2_n_5 ,\add_ln48_7_reg_1683[3]_i_3_n_5 ,\add_ln48_7_reg_1683[3]_i_4_n_5 ,1'b0}),
        .O(add_ln48_7_fu_1046_p2[3:0]),
        .S({\add_ln48_7_reg_1683[3]_i_5_n_5 ,\add_ln48_7_reg_1683[3]_i_6_n_5 ,\add_ln48_7_reg_1683[3]_i_7_n_5 ,\add_ln48_7_reg_1683[3]_i_8_n_5 }));
  FDRE \add_ln48_7_reg_1683_reg[4] 
       (.C(ap_clk),
        .CE(add_ln48_7_reg_16830),
        .D(add_ln48_7_fu_1046_p2[4]),
        .Q(add_ln48_7_reg_1683[4]),
        .R(1'b0));
  FDRE \add_ln48_7_reg_1683_reg[5] 
       (.C(ap_clk),
        .CE(add_ln48_7_reg_16830),
        .D(add_ln48_7_fu_1046_p2[5]),
        .Q(add_ln48_7_reg_1683[5]),
        .R(1'b0));
  FDRE \add_ln48_7_reg_1683_reg[6] 
       (.C(ap_clk),
        .CE(add_ln48_7_reg_16830),
        .D(add_ln48_7_fu_1046_p2[6]),
        .Q(add_ln48_7_reg_1683[6]),
        .R(1'b0));
  FDRE \add_ln48_7_reg_1683_reg[7] 
       (.C(ap_clk),
        .CE(add_ln48_7_reg_16830),
        .D(add_ln48_7_fu_1046_p2[7]),
        .Q(add_ln48_7_reg_1683[7]),
        .R(1'b0));
  CARRY4 \add_ln48_7_reg_1683_reg[7]_i_1 
       (.CI(\add_ln48_7_reg_1683_reg[3]_i_1_n_5 ),
        .CO({\add_ln48_7_reg_1683_reg[7]_i_1_n_5 ,\add_ln48_7_reg_1683_reg[7]_i_1_n_6 ,\add_ln48_7_reg_1683_reg[7]_i_1_n_7 ,\add_ln48_7_reg_1683_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln48_7_reg_1683[7]_i_2_n_5 ,\add_ln48_7_reg_1683[7]_i_3_n_5 ,\add_ln48_7_reg_1683[7]_i_4_n_5 ,\add_ln48_7_reg_1683[7]_i_5_n_5 }),
        .O(add_ln48_7_fu_1046_p2[7:4]),
        .S({\add_ln48_7_reg_1683[7]_i_6_n_5 ,\add_ln48_7_reg_1683[7]_i_7_n_5 ,\add_ln48_7_reg_1683[7]_i_8_n_5 ,\add_ln48_7_reg_1683[7]_i_9_n_5 }));
  FDRE \add_ln48_7_reg_1683_reg[8] 
       (.C(ap_clk),
        .CE(add_ln48_7_reg_16830),
        .D(add_ln48_7_fu_1046_p2[8]),
        .Q(add_ln48_7_reg_1683[8]),
        .R(1'b0));
  FDRE \add_ln48_7_reg_1683_reg[9] 
       (.C(ap_clk),
        .CE(add_ln48_7_reg_16830),
        .D(add_ln48_7_fu_1046_p2[9]),
        .Q(add_ln48_7_reg_1683[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_9_reg_1688[11]_i_2 
       (.I0(add_ln48_7_reg_1683[10]),
        .I1(add_ln48_5_reg_1663[10]),
        .I2(add_ln48_4_reg_1658[10]),
        .O(\add_ln48_9_reg_1688[11]_i_2_n_5 ));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_9_reg_1688[11]_i_3 
       (.I0(add_ln48_7_reg_1683[9]),
        .I1(add_ln48_5_reg_1663[9]),
        .I2(add_ln48_4_reg_1658[9]),
        .O(\add_ln48_9_reg_1688[11]_i_3_n_5 ));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_9_reg_1688[11]_i_4 
       (.I0(add_ln48_7_reg_1683[8]),
        .I1(add_ln48_5_reg_1663[8]),
        .I2(add_ln48_4_reg_1658[8]),
        .O(\add_ln48_9_reg_1688[11]_i_4_n_5 ));
  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_9_reg_1688[11]_i_5 
       (.I0(add_ln48_7_reg_1683[7]),
        .I1(add_ln48_5_reg_1663[7]),
        .I2(add_ln48_4_reg_1658[7]),
        .O(\add_ln48_9_reg_1688[11]_i_5_n_5 ));
  (* HLUTNM = "lutpair39" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_9_reg_1688[11]_i_6 
       (.I0(add_ln48_7_reg_1683[11]),
        .I1(add_ln48_5_reg_1663[11]),
        .I2(add_ln48_4_reg_1658[11]),
        .I3(\add_ln48_9_reg_1688[11]_i_2_n_5 ),
        .O(\add_ln48_9_reg_1688[11]_i_6_n_5 ));
  (* HLUTNM = "lutpair38" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_9_reg_1688[11]_i_7 
       (.I0(add_ln48_7_reg_1683[10]),
        .I1(add_ln48_5_reg_1663[10]),
        .I2(add_ln48_4_reg_1658[10]),
        .I3(\add_ln48_9_reg_1688[11]_i_3_n_5 ),
        .O(\add_ln48_9_reg_1688[11]_i_7_n_5 ));
  (* HLUTNM = "lutpair37" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_9_reg_1688[11]_i_8 
       (.I0(add_ln48_7_reg_1683[9]),
        .I1(add_ln48_5_reg_1663[9]),
        .I2(add_ln48_4_reg_1658[9]),
        .I3(\add_ln48_9_reg_1688[11]_i_4_n_5 ),
        .O(\add_ln48_9_reg_1688[11]_i_8_n_5 ));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_9_reg_1688[11]_i_9 
       (.I0(add_ln48_7_reg_1683[8]),
        .I1(add_ln48_5_reg_1663[8]),
        .I2(add_ln48_4_reg_1658[8]),
        .I3(\add_ln48_9_reg_1688[11]_i_5_n_5 ),
        .O(\add_ln48_9_reg_1688[11]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln48_9_reg_1688[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\icmp_ln23_reg_1185_pp0_iter2_reg_reg_n_5_[0] ),
        .O(add_ln48_9_reg_16880));
  (* HLUTNM = "lutpair41" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_9_reg_1688[15]_i_3 
       (.I0(add_ln48_7_reg_1683[13]),
        .I1(add_ln48_5_reg_1663[13]),
        .I2(add_ln48_4_reg_1658[13]),
        .O(\add_ln48_9_reg_1688[15]_i_3_n_5 ));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_9_reg_1688[15]_i_4 
       (.I0(add_ln48_7_reg_1683[12]),
        .I1(add_ln48_5_reg_1663[12]),
        .I2(add_ln48_4_reg_1658[12]),
        .O(\add_ln48_9_reg_1688[15]_i_4_n_5 ));
  (* HLUTNM = "lutpair39" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_9_reg_1688[15]_i_5 
       (.I0(add_ln48_7_reg_1683[11]),
        .I1(add_ln48_5_reg_1663[11]),
        .I2(add_ln48_4_reg_1658[11]),
        .O(\add_ln48_9_reg_1688[15]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln48_9_reg_1688[15]_i_6 
       (.I0(add_ln48_4_reg_1658[14]),
        .I1(add_ln48_5_reg_1663[14]),
        .I2(add_ln48_7_reg_1683[14]),
        .I3(add_ln48_5_reg_1663[15]),
        .I4(add_ln48_7_reg_1683[15]),
        .I5(add_ln48_4_reg_1658[15]),
        .O(\add_ln48_9_reg_1688[15]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_9_reg_1688[15]_i_7 
       (.I0(\add_ln48_9_reg_1688[15]_i_3_n_5 ),
        .I1(add_ln48_5_reg_1663[14]),
        .I2(add_ln48_7_reg_1683[14]),
        .I3(add_ln48_4_reg_1658[14]),
        .O(\add_ln48_9_reg_1688[15]_i_7_n_5 ));
  (* HLUTNM = "lutpair41" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_9_reg_1688[15]_i_8 
       (.I0(add_ln48_7_reg_1683[13]),
        .I1(add_ln48_5_reg_1663[13]),
        .I2(add_ln48_4_reg_1658[13]),
        .I3(\add_ln48_9_reg_1688[15]_i_4_n_5 ),
        .O(\add_ln48_9_reg_1688[15]_i_8_n_5 ));
  (* HLUTNM = "lutpair40" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_9_reg_1688[15]_i_9 
       (.I0(add_ln48_7_reg_1683[12]),
        .I1(add_ln48_5_reg_1663[12]),
        .I2(add_ln48_4_reg_1658[12]),
        .I3(\add_ln48_9_reg_1688[15]_i_5_n_5 ),
        .O(\add_ln48_9_reg_1688[15]_i_9_n_5 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_9_reg_1688[3]_i_2 
       (.I0(add_ln48_7_reg_1683[2]),
        .I1(add_ln48_5_reg_1663[2]),
        .I2(add_ln48_4_reg_1658[2]),
        .O(\add_ln48_9_reg_1688[3]_i_2_n_5 ));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_9_reg_1688[3]_i_3 
       (.I0(add_ln48_7_reg_1683[1]),
        .I1(add_ln48_5_reg_1663[1]),
        .I2(add_ln48_4_reg_1658[1]),
        .O(\add_ln48_9_reg_1688[3]_i_3_n_5 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_9_reg_1688[3]_i_4 
       (.I0(add_ln48_7_reg_1683[0]),
        .I1(add_ln48_5_reg_1663[0]),
        .I2(add_ln48_4_reg_1658[0]),
        .O(\add_ln48_9_reg_1688[3]_i_4_n_5 ));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_9_reg_1688[3]_i_5 
       (.I0(add_ln48_7_reg_1683[3]),
        .I1(add_ln48_5_reg_1663[3]),
        .I2(add_ln48_4_reg_1658[3]),
        .I3(\add_ln48_9_reg_1688[3]_i_2_n_5 ),
        .O(\add_ln48_9_reg_1688[3]_i_5_n_5 ));
  (* HLUTNM = "lutpair30" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_9_reg_1688[3]_i_6 
       (.I0(add_ln48_7_reg_1683[2]),
        .I1(add_ln48_5_reg_1663[2]),
        .I2(add_ln48_4_reg_1658[2]),
        .I3(\add_ln48_9_reg_1688[3]_i_3_n_5 ),
        .O(\add_ln48_9_reg_1688[3]_i_6_n_5 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_9_reg_1688[3]_i_7 
       (.I0(add_ln48_7_reg_1683[1]),
        .I1(add_ln48_5_reg_1663[1]),
        .I2(add_ln48_4_reg_1658[1]),
        .I3(\add_ln48_9_reg_1688[3]_i_4_n_5 ),
        .O(\add_ln48_9_reg_1688[3]_i_7_n_5 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln48_9_reg_1688[3]_i_8 
       (.I0(add_ln48_7_reg_1683[0]),
        .I1(add_ln48_5_reg_1663[0]),
        .I2(add_ln48_4_reg_1658[0]),
        .O(\add_ln48_9_reg_1688[3]_i_8_n_5 ));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_9_reg_1688[7]_i_2 
       (.I0(add_ln48_7_reg_1683[6]),
        .I1(add_ln48_5_reg_1663[6]),
        .I2(add_ln48_4_reg_1658[6]),
        .O(\add_ln48_9_reg_1688[7]_i_2_n_5 ));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_9_reg_1688[7]_i_3 
       (.I0(add_ln48_7_reg_1683[5]),
        .I1(add_ln48_5_reg_1663[5]),
        .I2(add_ln48_4_reg_1658[5]),
        .O(\add_ln48_9_reg_1688[7]_i_3_n_5 ));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_9_reg_1688[7]_i_4 
       (.I0(add_ln48_7_reg_1683[4]),
        .I1(add_ln48_5_reg_1663[4]),
        .I2(add_ln48_4_reg_1658[4]),
        .O(\add_ln48_9_reg_1688[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln48_9_reg_1688[7]_i_5 
       (.I0(add_ln48_7_reg_1683[3]),
        .I1(add_ln48_5_reg_1663[3]),
        .I2(add_ln48_4_reg_1658[3]),
        .O(\add_ln48_9_reg_1688[7]_i_5_n_5 ));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_9_reg_1688[7]_i_6 
       (.I0(add_ln48_7_reg_1683[7]),
        .I1(add_ln48_5_reg_1663[7]),
        .I2(add_ln48_4_reg_1658[7]),
        .I3(\add_ln48_9_reg_1688[7]_i_2_n_5 ),
        .O(\add_ln48_9_reg_1688[7]_i_6_n_5 ));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_9_reg_1688[7]_i_7 
       (.I0(add_ln48_7_reg_1683[6]),
        .I1(add_ln48_5_reg_1663[6]),
        .I2(add_ln48_4_reg_1658[6]),
        .I3(\add_ln48_9_reg_1688[7]_i_3_n_5 ),
        .O(\add_ln48_9_reg_1688[7]_i_7_n_5 ));
  (* HLUTNM = "lutpair33" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_9_reg_1688[7]_i_8 
       (.I0(add_ln48_7_reg_1683[5]),
        .I1(add_ln48_5_reg_1663[5]),
        .I2(add_ln48_4_reg_1658[5]),
        .I3(\add_ln48_9_reg_1688[7]_i_4_n_5 ),
        .O(\add_ln48_9_reg_1688[7]_i_8_n_5 ));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln48_9_reg_1688[7]_i_9 
       (.I0(add_ln48_7_reg_1683[4]),
        .I1(add_ln48_5_reg_1663[4]),
        .I2(add_ln48_4_reg_1658[4]),
        .I3(\add_ln48_9_reg_1688[7]_i_5_n_5 ),
        .O(\add_ln48_9_reg_1688[7]_i_9_n_5 ));
  FDRE \add_ln48_9_reg_1688_reg[0] 
       (.C(ap_clk),
        .CE(add_ln48_9_reg_16880),
        .D(add_ln48_9_fu_1055_p2[0]),
        .Q(output_r_d0[0]),
        .R(1'b0));
  FDRE \add_ln48_9_reg_1688_reg[10] 
       (.C(ap_clk),
        .CE(add_ln48_9_reg_16880),
        .D(add_ln48_9_fu_1055_p2[10]),
        .Q(output_r_d0[10]),
        .R(1'b0));
  FDRE \add_ln48_9_reg_1688_reg[11] 
       (.C(ap_clk),
        .CE(add_ln48_9_reg_16880),
        .D(add_ln48_9_fu_1055_p2[11]),
        .Q(output_r_d0[11]),
        .R(1'b0));
  CARRY4 \add_ln48_9_reg_1688_reg[11]_i_1 
       (.CI(\add_ln48_9_reg_1688_reg[7]_i_1_n_5 ),
        .CO({\add_ln48_9_reg_1688_reg[11]_i_1_n_5 ,\add_ln48_9_reg_1688_reg[11]_i_1_n_6 ,\add_ln48_9_reg_1688_reg[11]_i_1_n_7 ,\add_ln48_9_reg_1688_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln48_9_reg_1688[11]_i_2_n_5 ,\add_ln48_9_reg_1688[11]_i_3_n_5 ,\add_ln48_9_reg_1688[11]_i_4_n_5 ,\add_ln48_9_reg_1688[11]_i_5_n_5 }),
        .O(add_ln48_9_fu_1055_p2[11:8]),
        .S({\add_ln48_9_reg_1688[11]_i_6_n_5 ,\add_ln48_9_reg_1688[11]_i_7_n_5 ,\add_ln48_9_reg_1688[11]_i_8_n_5 ,\add_ln48_9_reg_1688[11]_i_9_n_5 }));
  FDRE \add_ln48_9_reg_1688_reg[12] 
       (.C(ap_clk),
        .CE(add_ln48_9_reg_16880),
        .D(add_ln48_9_fu_1055_p2[12]),
        .Q(output_r_d0[12]),
        .R(1'b0));
  FDRE \add_ln48_9_reg_1688_reg[13] 
       (.C(ap_clk),
        .CE(add_ln48_9_reg_16880),
        .D(add_ln48_9_fu_1055_p2[13]),
        .Q(output_r_d0[13]),
        .R(1'b0));
  FDRE \add_ln48_9_reg_1688_reg[14] 
       (.C(ap_clk),
        .CE(add_ln48_9_reg_16880),
        .D(add_ln48_9_fu_1055_p2[14]),
        .Q(output_r_d0[14]),
        .R(1'b0));
  FDRE \add_ln48_9_reg_1688_reg[15] 
       (.C(ap_clk),
        .CE(add_ln48_9_reg_16880),
        .D(add_ln48_9_fu_1055_p2[15]),
        .Q(output_r_d0[15]),
        .R(1'b0));
  CARRY4 \add_ln48_9_reg_1688_reg[15]_i_2 
       (.CI(\add_ln48_9_reg_1688_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln48_9_reg_1688_reg[15]_i_2_CO_UNCONNECTED [3],\add_ln48_9_reg_1688_reg[15]_i_2_n_6 ,\add_ln48_9_reg_1688_reg[15]_i_2_n_7 ,\add_ln48_9_reg_1688_reg[15]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln48_9_reg_1688[15]_i_3_n_5 ,\add_ln48_9_reg_1688[15]_i_4_n_5 ,\add_ln48_9_reg_1688[15]_i_5_n_5 }),
        .O(add_ln48_9_fu_1055_p2[15:12]),
        .S({\add_ln48_9_reg_1688[15]_i_6_n_5 ,\add_ln48_9_reg_1688[15]_i_7_n_5 ,\add_ln48_9_reg_1688[15]_i_8_n_5 ,\add_ln48_9_reg_1688[15]_i_9_n_5 }));
  FDRE \add_ln48_9_reg_1688_reg[1] 
       (.C(ap_clk),
        .CE(add_ln48_9_reg_16880),
        .D(add_ln48_9_fu_1055_p2[1]),
        .Q(output_r_d0[1]),
        .R(1'b0));
  FDRE \add_ln48_9_reg_1688_reg[2] 
       (.C(ap_clk),
        .CE(add_ln48_9_reg_16880),
        .D(add_ln48_9_fu_1055_p2[2]),
        .Q(output_r_d0[2]),
        .R(1'b0));
  FDRE \add_ln48_9_reg_1688_reg[3] 
       (.C(ap_clk),
        .CE(add_ln48_9_reg_16880),
        .D(add_ln48_9_fu_1055_p2[3]),
        .Q(output_r_d0[3]),
        .R(1'b0));
  CARRY4 \add_ln48_9_reg_1688_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln48_9_reg_1688_reg[3]_i_1_n_5 ,\add_ln48_9_reg_1688_reg[3]_i_1_n_6 ,\add_ln48_9_reg_1688_reg[3]_i_1_n_7 ,\add_ln48_9_reg_1688_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln48_9_reg_1688[3]_i_2_n_5 ,\add_ln48_9_reg_1688[3]_i_3_n_5 ,\add_ln48_9_reg_1688[3]_i_4_n_5 ,1'b0}),
        .O(add_ln48_9_fu_1055_p2[3:0]),
        .S({\add_ln48_9_reg_1688[3]_i_5_n_5 ,\add_ln48_9_reg_1688[3]_i_6_n_5 ,\add_ln48_9_reg_1688[3]_i_7_n_5 ,\add_ln48_9_reg_1688[3]_i_8_n_5 }));
  FDRE \add_ln48_9_reg_1688_reg[4] 
       (.C(ap_clk),
        .CE(add_ln48_9_reg_16880),
        .D(add_ln48_9_fu_1055_p2[4]),
        .Q(output_r_d0[4]),
        .R(1'b0));
  FDRE \add_ln48_9_reg_1688_reg[5] 
       (.C(ap_clk),
        .CE(add_ln48_9_reg_16880),
        .D(add_ln48_9_fu_1055_p2[5]),
        .Q(output_r_d0[5]),
        .R(1'b0));
  FDRE \add_ln48_9_reg_1688_reg[6] 
       (.C(ap_clk),
        .CE(add_ln48_9_reg_16880),
        .D(add_ln48_9_fu_1055_p2[6]),
        .Q(output_r_d0[6]),
        .R(1'b0));
  FDRE \add_ln48_9_reg_1688_reg[7] 
       (.C(ap_clk),
        .CE(add_ln48_9_reg_16880),
        .D(add_ln48_9_fu_1055_p2[7]),
        .Q(output_r_d0[7]),
        .R(1'b0));
  CARRY4 \add_ln48_9_reg_1688_reg[7]_i_1 
       (.CI(\add_ln48_9_reg_1688_reg[3]_i_1_n_5 ),
        .CO({\add_ln48_9_reg_1688_reg[7]_i_1_n_5 ,\add_ln48_9_reg_1688_reg[7]_i_1_n_6 ,\add_ln48_9_reg_1688_reg[7]_i_1_n_7 ,\add_ln48_9_reg_1688_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln48_9_reg_1688[7]_i_2_n_5 ,\add_ln48_9_reg_1688[7]_i_3_n_5 ,\add_ln48_9_reg_1688[7]_i_4_n_5 ,\add_ln48_9_reg_1688[7]_i_5_n_5 }),
        .O(add_ln48_9_fu_1055_p2[7:4]),
        .S({\add_ln48_9_reg_1688[7]_i_6_n_5 ,\add_ln48_9_reg_1688[7]_i_7_n_5 ,\add_ln48_9_reg_1688[7]_i_8_n_5 ,\add_ln48_9_reg_1688[7]_i_9_n_5 }));
  FDRE \add_ln48_9_reg_1688_reg[8] 
       (.C(ap_clk),
        .CE(add_ln48_9_reg_16880),
        .D(add_ln48_9_fu_1055_p2[8]),
        .Q(output_r_d0[8]),
        .R(1'b0));
  FDRE \add_ln48_9_reg_1688_reg[9] 
       (.C(ap_clk),
        .CE(add_ln48_9_reg_16880),
        .D(add_ln48_9_fu_1055_p2[9]),
        .Q(output_r_d0[9]),
        .R(1'b0));
  FDRE \add_ln48_reg_1563_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln48_reg_1563_reg_n_110),
        .Q(output_r_address0[0]),
        .R(1'b0));
  FDRE \add_ln48_reg_1563_pp0_iter2_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln48_reg_1563_reg_n_100),
        .Q(output_r_address0[9]),
        .R(1'b0));
  FDRE \add_ln48_reg_1563_pp0_iter2_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln48_reg_1563_reg_n_99),
        .Q(grp_depthwise_conv2d_fix_2_fu_426_output_r_address0[11]),
        .R(1'b0));
  FDRE \add_ln48_reg_1563_pp0_iter2_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln48_reg_1563_reg_n_98),
        .Q(output_r_address0[10]),
        .R(1'b0));
  FDRE \add_ln48_reg_1563_pp0_iter2_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln48_reg_1563_reg_n_97),
        .Q(output_r_address0[11]),
        .R(1'b0));
  FDRE \add_ln48_reg_1563_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln48_reg_1563_reg_n_109),
        .Q(output_r_address0[1]),
        .R(1'b0));
  FDRE \add_ln48_reg_1563_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln48_reg_1563_reg_n_108),
        .Q(output_r_address0[2]),
        .R(1'b0));
  FDRE \add_ln48_reg_1563_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln48_reg_1563_reg_n_107),
        .Q(output_r_address0[3]),
        .R(1'b0));
  FDRE \add_ln48_reg_1563_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln48_reg_1563_reg_n_106),
        .Q(output_r_address0[4]),
        .R(1'b0));
  FDRE \add_ln48_reg_1563_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln48_reg_1563_reg_n_105),
        .Q(output_r_address0[5]),
        .R(1'b0));
  FDRE \add_ln48_reg_1563_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln48_reg_1563_reg_n_104),
        .Q(output_r_address0[6]),
        .R(1'b0));
  FDRE \add_ln48_reg_1563_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln48_reg_1563_reg_n_103),
        .Q(output_r_address0[7]),
        .R(1'b0));
  FDRE \add_ln48_reg_1563_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln48_reg_1563_reg_n_102),
        .Q(output_r_address0[8]),
        .R(1'b0));
  FDRE \add_ln48_reg_1563_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(add_ln48_reg_1563_reg_n_101),
        .Q(grp_depthwise_conv2d_fix_2_fu_426_output_r_address0[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln48_reg_1563_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out,\tmp10_0_0_mid2_v_v_reg_1321[0]_i_1_n_5 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln48_reg_1563_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[6],1'b1,1'b1,grp_depthwise_conv2d_fix_2_fu_426_output_height,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln48_reg_1563_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\out_w_0_mid2_reg_1284_reg_n_5_[4] ,\out_w_0_mid2_reg_1284_reg_n_5_[3] ,\out_w_0_mid2_reg_1284_reg_n_5_[2] ,\out_w_0_mid2_reg_1284_reg_n_5_[1] ,\out_w_0_mid2_reg_1284_reg_n_5_[0] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln48_reg_1563_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln48_reg_1563_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln24_3_reg_13160),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm115_out),
        .CEC(add_ln24_6_reg_14060),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(out_h_0_reg_3400),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln48_reg_1563_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln48_reg_1563_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln48_reg_1563_reg_P_UNCONNECTED[47:14],add_ln48_reg_1563_reg_n_97,add_ln48_reg_1563_reg_n_98,add_ln48_reg_1563_reg_n_99,add_ln48_reg_1563_reg_n_100,add_ln48_reg_1563_reg_n_101,add_ln48_reg_1563_reg_n_102,add_ln48_reg_1563_reg_n_103,add_ln48_reg_1563_reg_n_104,add_ln48_reg_1563_reg_n_105,add_ln48_reg_1563_reg_n_106,add_ln48_reg_1563_reg_n_107,add_ln48_reg_1563_reg_n_108,add_ln48_reg_1563_reg_n_109,add_ln48_reg_1563_reg_n_110}),
        .PATTERNBDETECT(NLW_add_ln48_reg_1563_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln48_reg_1563_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln48_reg_1563_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln48_reg_1563_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln48_reg_1563_reg_i_1
       (.I0(Q[6]),
        .O(grp_depthwise_conv2d_fix_2_fu_426_output_height));
  CARRY4 add_ln48_reg_1563_reg_i_10
       (.CI(add_ln48_reg_1563_reg_i_11_n_5),
        .CO({NLW_add_ln48_reg_1563_reg_i_10_CO_UNCONNECTED[3],add_ln48_reg_1563_reg_i_10_n_6,add_ln48_reg_1563_reg_i_10_n_7,add_ln48_reg_1563_reg_i_10_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp11_mid1_fu_666_p2[8:5]),
        .S({add_ln48_reg_1563_reg_i_12_n_5,add_ln48_reg_1563_reg_i_13_n_5,add_ln48_reg_1563_reg_i_14_n_5,add_ln48_reg_1563_reg_i_15_n_5}));
  CARRY4 add_ln48_reg_1563_reg_i_11
       (.CI(1'b0),
        .CO({add_ln48_reg_1563_reg_i_11_n_5,add_ln48_reg_1563_reg_i_11_n_6,add_ln48_reg_1563_reg_i_11_n_7,add_ln48_reg_1563_reg_i_11_n_8}),
        .CYINIT(1'b0),
        .DI(A[4:1]),
        .O({tmp11_mid1_fu_666_p2[4:2],NLW_add_ln48_reg_1563_reg_i_11_O_UNCONNECTED[0]}),
        .S({add_ln48_reg_1563_reg_i_16_n_5,add_ln48_reg_1563_reg_i_17_n_5,add_ln48_reg_1563_reg_i_18_n_5,add_ln48_reg_1563_reg_i_19_n_5}));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln48_reg_1563_reg_i_12
       (.I0(mul_ln48_1_reg_1265[8]),
        .I1(icmp_ln32_reg_1195),
        .I2(mul_ln48_reg_1179[8]),
        .O(add_ln48_reg_1563_reg_i_12_n_5));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln48_reg_1563_reg_i_13
       (.I0(mul_ln48_1_reg_1265[7]),
        .I1(icmp_ln32_reg_1195),
        .I2(mul_ln48_reg_1179[7]),
        .O(add_ln48_reg_1563_reg_i_13_n_5));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln48_reg_1563_reg_i_14
       (.I0(mul_ln48_1_reg_1265[6]),
        .I1(icmp_ln32_reg_1195),
        .I2(mul_ln48_reg_1179[6]),
        .O(add_ln48_reg_1563_reg_i_14_n_5));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln48_reg_1563_reg_i_15
       (.I0(mul_ln48_1_reg_1265[5]),
        .I1(icmp_ln32_reg_1195),
        .I2(mul_ln48_reg_1179[5]),
        .O(add_ln48_reg_1563_reg_i_15_n_5));
  LUT4 #(
    .INIT(16'h56A6)) 
    add_ln48_reg_1563_reg_i_16
       (.I0(A[4]),
        .I1(mul_ln48_reg_1179[4]),
        .I2(icmp_ln32_reg_1195),
        .I3(mul_ln48_1_reg_1265[4]),
        .O(add_ln48_reg_1563_reg_i_16_n_5));
  LUT4 #(
    .INIT(16'h56A6)) 
    add_ln48_reg_1563_reg_i_17
       (.I0(A[3]),
        .I1(mul_ln48_reg_1179[3]),
        .I2(icmp_ln32_reg_1195),
        .I3(mul_ln48_1_reg_1265[3]),
        .O(add_ln48_reg_1563_reg_i_17_n_5));
  LUT4 #(
    .INIT(16'h56A6)) 
    add_ln48_reg_1563_reg_i_18
       (.I0(A[2]),
        .I1(mul_ln48_reg_1179[2]),
        .I2(icmp_ln32_reg_1195),
        .I3(mul_ln48_1_reg_1265[2]),
        .O(add_ln48_reg_1563_reg_i_18_n_5));
  LUT4 #(
    .INIT(16'h56A6)) 
    add_ln48_reg_1563_reg_i_19
       (.I0(A[1]),
        .I1(mul_ln48_reg_1179[1]),
        .I2(icmp_ln32_reg_1195),
        .I3(mul_ln48_1_reg_1265[1]),
        .O(add_ln48_reg_1563_reg_i_19_n_5));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln48_reg_1563_reg_i_2
       (.I0(icmp_ln32_reg_1195),
        .I1(tmp11_reg_1219[8]),
        .I2(mul_ln48_1_reg_1265[8]),
        .I3(select_ln24_7_reg_1271),
        .I4(tmp11_mid1_fu_666_p2[8]),
        .O(out[8]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln48_reg_1563_reg_i_3
       (.I0(icmp_ln32_reg_1195),
        .I1(tmp11_reg_1219[7]),
        .I2(mul_ln48_1_reg_1265[7]),
        .I3(select_ln24_7_reg_1271),
        .I4(tmp11_mid1_fu_666_p2[7]),
        .O(out[7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln48_reg_1563_reg_i_4
       (.I0(icmp_ln32_reg_1195),
        .I1(tmp11_reg_1219[6]),
        .I2(mul_ln48_1_reg_1265[6]),
        .I3(select_ln24_7_reg_1271),
        .I4(tmp11_mid1_fu_666_p2[6]),
        .O(out[6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln48_reg_1563_reg_i_5
       (.I0(icmp_ln32_reg_1195),
        .I1(tmp11_reg_1219[5]),
        .I2(mul_ln48_1_reg_1265[5]),
        .I3(select_ln24_7_reg_1271),
        .I4(tmp11_mid1_fu_666_p2[5]),
        .O(out[5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln48_reg_1563_reg_i_6
       (.I0(icmp_ln32_reg_1195),
        .I1(tmp11_reg_1219[4]),
        .I2(mul_ln48_1_reg_1265[4]),
        .I3(select_ln24_7_reg_1271),
        .I4(tmp11_mid1_fu_666_p2[4]),
        .O(out[4]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln48_reg_1563_reg_i_7
       (.I0(icmp_ln32_reg_1195),
        .I1(tmp11_reg_1219[3]),
        .I2(mul_ln48_1_reg_1265[3]),
        .I3(select_ln24_7_reg_1271),
        .I4(tmp11_mid1_fu_666_p2[3]),
        .O(out[3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln48_reg_1563_reg_i_8
       (.I0(icmp_ln32_reg_1195),
        .I1(tmp11_reg_1219[2]),
        .I2(mul_ln48_1_reg_1265[2]),
        .I3(select_ln24_7_reg_1271),
        .I4(tmp11_mid1_fu_666_p2[2]),
        .O(out[2]));
  LUT6 #(
    .INIT(64'h3F3F2EE2C0C02EE2)) 
    add_ln48_reg_1563_reg_i_9
       (.I0(tmp11_reg_1219[1]),
        .I1(select_ln24_7_reg_1271),
        .I2(A[1]),
        .I3(mul_ln48_reg_1179[1]),
        .I4(icmp_ln32_reg_1195),
        .I5(mul_ln48_1_reg_1265[1]),
        .O(out[1]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(grp_depthwise_conv2d_fix_2_fu_426_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_depthwise_conv2d_fix_2_fu_426_ap_ready),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hAAEFAAAA)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(Q[1]),
        .I1(grp_depthwise_conv2d_fix_2_fu_426_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(grp_depthwise_conv2d_fix_2_fu_426_ap_ready),
        .I4(Q[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h88A8)) 
    \ap_CS_fsm[14]_i_1 
       (.I0(Q[2]),
        .I1(grp_depthwise_conv2d_fix_2_fu_426_ap_ready),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(grp_depthwise_conv2d_fix_2_fu_426_ap_start_reg),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFF8A8A8A)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm_reg[5]_0 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(grp_depthwise_conv2d_fix_2_fu_426_ap_start_reg),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'hAAEFAAAA)) 
    \ap_CS_fsm[37]_i_1 
       (.I0(Q[5]),
        .I1(grp_depthwise_conv2d_fix_2_fu_426_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(grp_depthwise_conv2d_fix_2_fu_426_ap_ready),
        .I4(Q[6]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hAE00)) 
    \ap_CS_fsm[38]_i_1 
       (.I0(grp_depthwise_conv2d_fix_2_fu_426_ap_ready),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_depthwise_conv2d_fix_2_fu_426_ap_start_reg),
        .I3(Q[6]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hAA2A)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\icmp_ln23_reg_1185_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h00F8008800880088)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_enable_reg_pp0_iter2_reg_0),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln23_reg_1185_reg_n_5_[0] ),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[6]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage0),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage2),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage3),
        .Q(\ap_CS_fsm_reg[5]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(grp_depthwise_conv2d_fix_2_fu_426_ap_ready),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000EA00EA00EA00)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(grp_depthwise_conv2d_fix_2_fu_426_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(ap_rst_n),
        .I4(\icmp_ln23_reg_1185_reg_n_5_[0] ),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(ap_enable_reg_pp0_iter0_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hC0C0C0C000A0A0A0)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter2_reg_0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_rst_n),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(grp_depthwise_conv2d_fix_2_fu_426_ap_start_reg),
        .I5(\ap_CS_fsm_reg[5]_0 ),
        .O(ap_enable_reg_pp0_iter2_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter2_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h7F40)) 
    \empty_reg_1148[1]_i_1 
       (.I0(Q[6]),
        .I1(grp_depthwise_conv2d_fix_2_fu_426_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(empty_reg_1148[1]),
        .O(\empty_reg_1148[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \empty_reg_1148[4]_i_1 
       (.I0(Q[6]),
        .I1(grp_depthwise_conv2d_fix_2_fu_426_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(empty_reg_1148[4]),
        .O(\empty_reg_1148[4]_i_1_n_5 ));
  FDRE \empty_reg_1148_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\empty_reg_1148[1]_i_1_n_5 ),
        .Q(empty_reg_1148[1]),
        .R(1'b0));
  FDRE \empty_reg_1148_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\empty_reg_1148[4]_i_1_n_5 ),
        .Q(empty_reg_1148[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hFDFC)) 
    grp_depthwise_conv2d_fix_2_fu_426_ap_start_reg_i_1
       (.I0(grp_depthwise_conv2d_fix_2_fu_426_ap_ready),
        .I1(Q[1]),
        .I2(Q[5]),
        .I3(grp_depthwise_conv2d_fix_2_fu_426_ap_start_reg),
        .O(\ap_CS_fsm_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \icmp_ln23_reg_1185[0]_i_10 
       (.I0(add_ln23_reg_1224[5]),
        .I1(\icmp_ln23_reg_1185_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\indvar_flatten48_reg_304_reg_n_5_[5] ),
        .O(\icmp_ln23_reg_1185[0]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \icmp_ln23_reg_1185[0]_i_11 
       (.I0(add_ln23_reg_1224[2]),
        .I1(\icmp_ln23_reg_1185_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\indvar_flatten48_reg_304_reg_n_5_[2] ),
        .O(\icmp_ln23_reg_1185[0]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hE200C011220C001D)) 
    \icmp_ln23_reg_1185[0]_i_3 
       (.I0(\indvar_flatten48_reg_304_reg_n_5_[12] ),
        .I1(indvar_flatten48_reg_3040),
        .I2(add_ln23_reg_1224[12]),
        .I3(empty_reg_1148[4]),
        .I4(\indvar_flatten48_reg_304_reg_n_5_[13] ),
        .I5(add_ln23_reg_1224[13]),
        .O(\icmp_ln23_reg_1185[0]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h82888222)) 
    \icmp_ln23_reg_1185[0]_i_4 
       (.I0(\icmp_ln23_reg_1185[0]_i_8_n_5 ),
        .I1(empty_reg_1148[1]),
        .I2(add_ln23_reg_1224[11]),
        .I3(indvar_flatten48_reg_3040),
        .I4(\indvar_flatten48_reg_304_reg_n_5_[11] ),
        .O(\icmp_ln23_reg_1185[0]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h82888222)) 
    \icmp_ln23_reg_1185[0]_i_5 
       (.I0(\icmp_ln23_reg_1185[0]_i_9_n_5 ),
        .I1(empty_reg_1148[4]),
        .I2(add_ln23_reg_1224[8]),
        .I3(indvar_flatten48_reg_3040),
        .I4(\indvar_flatten48_reg_304_reg_n_5_[8] ),
        .O(\icmp_ln23_reg_1185[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    \icmp_ln23_reg_1185[0]_i_6 
       (.I0(add_ln23_reg_1224[4]),
        .I1(indvar_flatten48_reg_3040),
        .I2(\indvar_flatten48_reg_304_reg_n_5_[4] ),
        .I3(add_ln23_reg_1224[3]),
        .I4(\indvar_flatten48_reg_304_reg_n_5_[3] ),
        .I5(\icmp_ln23_reg_1185[0]_i_10_n_5 ),
        .O(\icmp_ln23_reg_1185[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    \icmp_ln23_reg_1185[0]_i_7 
       (.I0(add_ln23_reg_1224[1]),
        .I1(indvar_flatten48_reg_3040),
        .I2(\indvar_flatten48_reg_304_reg_n_5_[1] ),
        .I3(add_ln23_reg_1224[0]),
        .I4(\indvar_flatten48_reg_304_reg_n_5_[0] ),
        .I5(\icmp_ln23_reg_1185[0]_i_11_n_5 ),
        .O(\icmp_ln23_reg_1185[0]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h000000A5999900A5)) 
    \icmp_ln23_reg_1185[0]_i_8 
       (.I0(empty_reg_1148[1]),
        .I1(add_ln23_reg_1224[10]),
        .I2(\indvar_flatten48_reg_304_reg_n_5_[10] ),
        .I3(\indvar_flatten48_reg_304_reg_n_5_[9] ),
        .I4(indvar_flatten48_reg_3040),
        .I5(add_ln23_reg_1224[9]),
        .O(\icmp_ln23_reg_1185[0]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h000000A5999900A5)) 
    \icmp_ln23_reg_1185[0]_i_9 
       (.I0(empty_reg_1148[1]),
        .I1(add_ln23_reg_1224[6]),
        .I2(\indvar_flatten48_reg_304_reg_n_5_[6] ),
        .I3(\indvar_flatten48_reg_304_reg_n_5_[7] ),
        .I4(indvar_flatten48_reg_3040),
        .I5(add_ln23_reg_1224[7]),
        .O(\icmp_ln23_reg_1185[0]_i_9_n_5 ));
  FDRE \icmp_ln23_reg_1185_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln23_reg_1185_reg_n_5_[0] ),
        .Q(\icmp_ln23_reg_1185_pp0_iter1_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln23_reg_1185_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln23_reg_1185_pp0_iter1_reg_reg_n_5_[0] ),
        .Q(\icmp_ln23_reg_1185_pp0_iter2_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln23_reg_1185_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln23_fu_466_p2),
        .Q(\icmp_ln23_reg_1185_reg_n_5_[0] ),
        .R(1'b0));
  CARRY4 \icmp_ln23_reg_1185_reg[0]_i_1 
       (.CI(\icmp_ln23_reg_1185_reg[0]_i_2_n_5 ),
        .CO({\NLW_icmp_ln23_reg_1185_reg[0]_i_1_CO_UNCONNECTED [3:1],icmp_ln23_fu_466_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln23_reg_1185_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\icmp_ln23_reg_1185[0]_i_3_n_5 }));
  CARRY4 \icmp_ln23_reg_1185_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln23_reg_1185_reg[0]_i_2_n_5 ,\icmp_ln23_reg_1185_reg[0]_i_2_n_6 ,\icmp_ln23_reg_1185_reg[0]_i_2_n_7 ,\icmp_ln23_reg_1185_reg[0]_i_2_n_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln23_reg_1185_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln23_reg_1185[0]_i_4_n_5 ,\icmp_ln23_reg_1185[0]_i_5_n_5 ,\icmp_ln23_reg_1185[0]_i_6_n_5 ,\icmp_ln23_reg_1185[0]_i_7_n_5 }));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln32_reg_1195[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(icmp_ln23_fu_466_p2),
        .O(add_ln27_1_reg_12090));
  LUT6 #(
    .INIT(64'h9999A99999995999)) 
    \icmp_ln32_reg_1195[0]_i_3 
       (.I0(empty_reg_1148[4]),
        .I1(indvar_flatten_reg_328[9]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\icmp_ln23_reg_1185_reg_n_5_[0] ),
        .I5(\select_ln32_13_reg_1452_reg_n_5_[9] ),
        .O(\icmp_ln32_reg_1195[0]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h82888222)) 
    \icmp_ln32_reg_1195[0]_i_4 
       (.I0(\icmp_ln32_reg_1195[0]_i_7_n_5 ),
        .I1(empty_reg_1148[4]),
        .I2(\select_ln32_13_reg_1452_reg_n_5_[8] ),
        .I3(indvar_flatten48_reg_3040),
        .I4(indvar_flatten_reg_328[8]),
        .O(\icmp_ln32_reg_1195[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    \icmp_ln32_reg_1195[0]_i_5 
       (.I0(\select_ln32_13_reg_1452_reg_n_5_[3] ),
        .I1(indvar_flatten48_reg_3040),
        .I2(indvar_flatten_reg_328[3]),
        .I3(\select_ln32_13_reg_1452_reg_n_5_[5] ),
        .I4(indvar_flatten_reg_328[5]),
        .I5(\icmp_ln32_reg_1195[0]_i_8_n_5 ),
        .O(\icmp_ln32_reg_1195[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    \icmp_ln32_reg_1195[0]_i_6 
       (.I0(\select_ln32_13_reg_1452_reg_n_5_[1] ),
        .I1(indvar_flatten48_reg_3040),
        .I2(indvar_flatten_reg_328[1]),
        .I3(\select_ln32_13_reg_1452_reg_n_5_[0] ),
        .I4(indvar_flatten_reg_328[0]),
        .I5(\icmp_ln32_reg_1195[0]_i_9_n_5 ),
        .O(\icmp_ln32_reg_1195[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hA005C0C0A0050303)) 
    \icmp_ln32_reg_1195[0]_i_7 
       (.I0(\select_ln32_13_reg_1452_reg_n_5_[6] ),
        .I1(indvar_flatten_reg_328[6]),
        .I2(empty_reg_1148[1]),
        .I3(\select_ln32_13_reg_1452_reg_n_5_[7] ),
        .I4(indvar_flatten48_reg_3040),
        .I5(indvar_flatten_reg_328[7]),
        .O(\icmp_ln32_reg_1195[0]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAAEAAA2A551555D5)) 
    \icmp_ln32_reg_1195[0]_i_8 
       (.I0(indvar_flatten_reg_328[4]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln23_reg_1185_reg_n_5_[0] ),
        .I4(\select_ln32_13_reg_1452_reg_n_5_[4] ),
        .I5(empty_reg_1148[4]),
        .O(\icmp_ln32_reg_1195[0]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAAEAAA2A551555D5)) 
    \icmp_ln32_reg_1195[0]_i_9 
       (.I0(indvar_flatten_reg_328[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln23_reg_1185_reg_n_5_[0] ),
        .I4(\select_ln32_13_reg_1452_reg_n_5_[2] ),
        .I5(empty_reg_1148[1]),
        .O(\icmp_ln32_reg_1195[0]_i_9_n_5 ));
  FDRE \icmp_ln32_reg_1195_reg[0] 
       (.C(ap_clk),
        .CE(add_ln27_1_reg_12090),
        .D(icmp_ln32_fu_477_p2),
        .Q(icmp_ln32_reg_1195),
        .R(1'b0));
  CARRY4 \icmp_ln32_reg_1195_reg[0]_i_2 
       (.CI(1'b0),
        .CO({icmp_ln32_fu_477_p2,\icmp_ln32_reg_1195_reg[0]_i_2_n_6 ,\icmp_ln32_reg_1195_reg[0]_i_2_n_7 ,\icmp_ln32_reg_1195_reg[0]_i_2_n_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln32_reg_1195_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln32_reg_1195[0]_i_3_n_5 ,\icmp_ln32_reg_1195[0]_i_4_n_5 ,\icmp_ln32_reg_1195[0]_i_5_n_5 ,\icmp_ln32_reg_1195[0]_i_6_n_5 }));
  LUT5 #(
    .INIT(32'h88880888)) 
    \indvar_flatten48_reg_304[13]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_depthwise_conv2d_fix_2_fu_426_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\icmp_ln23_reg_1185_reg_n_5_[0] ),
        .O(indvar_flatten48_reg_304));
  LUT3 #(
    .INIT(8'h40)) 
    \indvar_flatten48_reg_304[13]_i_2 
       (.I0(\icmp_ln23_reg_1185_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .O(indvar_flatten48_reg_3040));
  FDRE \indvar_flatten48_reg_304_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(add_ln23_reg_1224[0]),
        .Q(\indvar_flatten48_reg_304_reg_n_5_[0] ),
        .R(indvar_flatten48_reg_304));
  FDRE \indvar_flatten48_reg_304_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(add_ln23_reg_1224[10]),
        .Q(\indvar_flatten48_reg_304_reg_n_5_[10] ),
        .R(indvar_flatten48_reg_304));
  FDRE \indvar_flatten48_reg_304_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(add_ln23_reg_1224[11]),
        .Q(\indvar_flatten48_reg_304_reg_n_5_[11] ),
        .R(indvar_flatten48_reg_304));
  FDRE \indvar_flatten48_reg_304_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(add_ln23_reg_1224[12]),
        .Q(\indvar_flatten48_reg_304_reg_n_5_[12] ),
        .R(indvar_flatten48_reg_304));
  FDRE \indvar_flatten48_reg_304_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(add_ln23_reg_1224[13]),
        .Q(\indvar_flatten48_reg_304_reg_n_5_[13] ),
        .R(indvar_flatten48_reg_304));
  FDRE \indvar_flatten48_reg_304_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(add_ln23_reg_1224[1]),
        .Q(\indvar_flatten48_reg_304_reg_n_5_[1] ),
        .R(indvar_flatten48_reg_304));
  FDRE \indvar_flatten48_reg_304_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(add_ln23_reg_1224[2]),
        .Q(\indvar_flatten48_reg_304_reg_n_5_[2] ),
        .R(indvar_flatten48_reg_304));
  FDRE \indvar_flatten48_reg_304_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(add_ln23_reg_1224[3]),
        .Q(\indvar_flatten48_reg_304_reg_n_5_[3] ),
        .R(indvar_flatten48_reg_304));
  FDRE \indvar_flatten48_reg_304_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(add_ln23_reg_1224[4]),
        .Q(\indvar_flatten48_reg_304_reg_n_5_[4] ),
        .R(indvar_flatten48_reg_304));
  FDRE \indvar_flatten48_reg_304_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(add_ln23_reg_1224[5]),
        .Q(\indvar_flatten48_reg_304_reg_n_5_[5] ),
        .R(indvar_flatten48_reg_304));
  FDRE \indvar_flatten48_reg_304_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(add_ln23_reg_1224[6]),
        .Q(\indvar_flatten48_reg_304_reg_n_5_[6] ),
        .R(indvar_flatten48_reg_304));
  FDRE \indvar_flatten48_reg_304_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(add_ln23_reg_1224[7]),
        .Q(\indvar_flatten48_reg_304_reg_n_5_[7] ),
        .R(indvar_flatten48_reg_304));
  FDRE \indvar_flatten48_reg_304_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(add_ln23_reg_1224[8]),
        .Q(\indvar_flatten48_reg_304_reg_n_5_[8] ),
        .R(indvar_flatten48_reg_304));
  FDRE \indvar_flatten48_reg_304_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(add_ln23_reg_1224[9]),
        .Q(\indvar_flatten48_reg_304_reg_n_5_[9] ),
        .R(indvar_flatten48_reg_304));
  FDRE \indvar_flatten_reg_328_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(\select_ln32_13_reg_1452_reg_n_5_[0] ),
        .Q(indvar_flatten_reg_328[0]),
        .R(indvar_flatten48_reg_304));
  FDRE \indvar_flatten_reg_328_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(\select_ln32_13_reg_1452_reg_n_5_[1] ),
        .Q(indvar_flatten_reg_328[1]),
        .R(indvar_flatten48_reg_304));
  FDRE \indvar_flatten_reg_328_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(\select_ln32_13_reg_1452_reg_n_5_[2] ),
        .Q(indvar_flatten_reg_328[2]),
        .R(indvar_flatten48_reg_304));
  FDRE \indvar_flatten_reg_328_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(\select_ln32_13_reg_1452_reg_n_5_[3] ),
        .Q(indvar_flatten_reg_328[3]),
        .R(indvar_flatten48_reg_304));
  FDRE \indvar_flatten_reg_328_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(\select_ln32_13_reg_1452_reg_n_5_[4] ),
        .Q(indvar_flatten_reg_328[4]),
        .R(indvar_flatten48_reg_304));
  FDRE \indvar_flatten_reg_328_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(\select_ln32_13_reg_1452_reg_n_5_[5] ),
        .Q(indvar_flatten_reg_328[5]),
        .R(indvar_flatten48_reg_304));
  FDRE \indvar_flatten_reg_328_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(\select_ln32_13_reg_1452_reg_n_5_[6] ),
        .Q(indvar_flatten_reg_328[6]),
        .R(indvar_flatten48_reg_304));
  FDRE \indvar_flatten_reg_328_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(\select_ln32_13_reg_1452_reg_n_5_[7] ),
        .Q(indvar_flatten_reg_328[7]),
        .R(indvar_flatten48_reg_304));
  FDRE \indvar_flatten_reg_328_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(\select_ln32_13_reg_1452_reg_n_5_[8] ),
        .Q(indvar_flatten_reg_328[8]),
        .R(indvar_flatten48_reg_304));
  FDRE \indvar_flatten_reg_328_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(\select_ln32_13_reg_1452_reg_n_5_[9] ),
        .Q(indvar_flatten_reg_328[9]),
        .R(indvar_flatten48_reg_304));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln40_10_reg_1678_reg
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln40_10_reg_1678_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({mul_ln40_4_reg_1578_reg_0[14],mul_ln40_4_reg_1578_reg_0[14],mul_ln40_4_reg_1578_reg_0[14],mul_ln40_4_reg_1578_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln40_10_reg_1678_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln40_10_reg_1678_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln40_10_reg_1678_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_3620),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(out_h_0_reg_3400),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(mul_ln40_10_reg_16780),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln40_10_reg_1678_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln40_10_reg_1678_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln40_10_reg_1678_reg_P_UNCONNECTED[47:30],trunc_ln48_7_fu_1032_p4,mul_ln40_10_reg_1678_reg_n_97,mul_ln40_10_reg_1678_reg_n_98,mul_ln40_10_reg_1678_reg_n_99,mul_ln40_10_reg_1678_reg_n_100,mul_ln40_10_reg_1678_reg_n_101,mul_ln40_10_reg_1678_reg_n_102,mul_ln40_10_reg_1678_reg_n_103,mul_ln40_10_reg_1678_reg_n_104,mul_ln40_10_reg_1678_reg_n_105,mul_ln40_10_reg_1678_reg_n_106,mul_ln40_10_reg_1678_reg_n_107,mul_ln40_10_reg_1678_reg_n_108,mul_ln40_10_reg_1678_reg_n_109,mul_ln40_10_reg_1678_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln40_10_reg_1678_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln40_10_reg_1678_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln40_10_reg_1678_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln40_10_reg_1678_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hFF40)) 
    mul_ln40_10_reg_1678_reg_i_1
       (.I0(\icmp_ln23_reg_1185_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(reg_3660),
        .O(reg_3620));
  LUT4 #(
    .INIT(16'h8448)) 
    \mul_ln40_1_reg_1259[1]_i_2 
       (.I0(out_d_reg_1189[0]),
        .I1(empty_reg_1148[4]),
        .I2(out_d_reg_1189[2]),
        .I3(out_d_reg_1189[1]),
        .O(\mul_ln40_1_reg_1259[1]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln40_1_reg_1259[1]_i_3 
       (.I0(out_d_reg_1189[1]),
        .I1(empty_reg_1148[4]),
        .O(\mul_ln40_1_reg_1259[1]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln40_1_reg_1259[1]_i_4 
       (.I0(out_d_reg_1189[0]),
        .I1(empty_reg_1148[4]),
        .O(\mul_ln40_1_reg_1259[1]_i_4_n_5 ));
  (* HLUTNM = "lutpair42" *) 
  LUT4 #(
    .INIT(16'h8448)) 
    \mul_ln40_1_reg_1259[1]_i_5 
       (.I0(out_d_reg_1189[0]),
        .I1(empty_reg_1148[4]),
        .I2(out_d_reg_1189[2]),
        .I3(out_d_reg_1189[1]),
        .O(\mul_ln40_1_reg_1259[1]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h60)) 
    \mul_ln40_1_reg_1259[1]_i_6 
       (.I0(out_d_reg_1189[1]),
        .I1(out_d_reg_1189[0]),
        .I2(empty_reg_1148[4]),
        .O(\mul_ln40_1_reg_1259[1]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln40_1_reg_1259[1]_i_7 
       (.I0(out_d_reg_1189[0]),
        .I1(empty_reg_1148[4]),
        .O(\mul_ln40_1_reg_1259[1]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h69966666)) 
    \mul_ln40_1_reg_1259[5]_i_10 
       (.I0(\mul_ln40_1_reg_1259[5]_i_7_n_5 ),
        .I1(out_d_reg_1189[0]),
        .I2(out_d_reg_1189[1]),
        .I3(out_d_reg_1189[2]),
        .I4(empty_reg_1148[4]),
        .O(\mul_ln40_1_reg_1259[5]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'h9C6C)) 
    \mul_ln40_1_reg_1259[5]_i_2 
       (.I0(out_d_reg_1189[3]),
        .I1(\mul_ln40_1_reg_1259_reg[5]_i_3_n_11 ),
        .I2(empty_reg_1148[4]),
        .I3(out_d_reg_1189[4]),
        .O(\mul_ln40_1_reg_1259[5]_i_2_n_5 ));
  (* HLUTNM = "lutpair43" *) 
  LUT4 #(
    .INIT(16'h96AA)) 
    \mul_ln40_1_reg_1259[5]_i_4 
       (.I0(\mul_ln40_1_reg_1259_reg[5]_i_3_n_11 ),
        .I1(out_d_reg_1189[3]),
        .I2(out_d_reg_1189[4]),
        .I3(empty_reg_1148[4]),
        .O(\mul_ln40_1_reg_1259[5]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mul_ln40_1_reg_1259[5]_i_5 
       (.I0(\mul_ln40_1_reg_1259_reg[5]_i_3_n_12 ),
        .I1(out_d_reg_1189[3]),
        .I2(empty_reg_1148[4]),
        .O(\mul_ln40_1_reg_1259[5]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hC880)) 
    \mul_ln40_1_reg_1259[5]_i_6 
       (.I0(out_d_reg_1189[0]),
        .I1(empty_reg_1148[4]),
        .I2(out_d_reg_1189[2]),
        .I3(out_d_reg_1189[1]),
        .O(\mul_ln40_1_reg_1259[5]_i_6_n_5 ));
  (* HLUTNM = "lutpair42" *) 
  LUT4 #(
    .INIT(16'hC880)) 
    \mul_ln40_1_reg_1259[5]_i_7 
       (.I0(out_d_reg_1189[0]),
        .I1(empty_reg_1148[4]),
        .I2(out_d_reg_1189[2]),
        .I3(out_d_reg_1189[1]),
        .O(\mul_ln40_1_reg_1259[5]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h70)) 
    \mul_ln40_1_reg_1259[5]_i_8 
       (.I0(empty_reg_1148[4]),
        .I1(out_d_reg_1189[1]),
        .I2(out_d_reg_1189[2]),
        .O(\mul_ln40_1_reg_1259[5]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hDC4C)) 
    \mul_ln40_1_reg_1259[5]_i_9 
       (.I0(out_d_reg_1189[0]),
        .I1(out_d_reg_1189[1]),
        .I2(empty_reg_1148[4]),
        .I3(out_d_reg_1189[2]),
        .O(\mul_ln40_1_reg_1259[5]_i_9_n_5 ));
  LUT4 #(
    .INIT(16'hE800)) 
    \mul_ln40_1_reg_1259[8]_i_2 
       (.I0(\mul_ln40_1_reg_1259_reg[5]_i_3_n_10 ),
        .I1(out_d_reg_1189[3]),
        .I2(out_d_reg_1189[4]),
        .I3(empty_reg_1148[4]),
        .O(\mul_ln40_1_reg_1259[8]_i_2_n_5 ));
  (* HLUTNM = "lutpair43" *) 
  LUT4 #(
    .INIT(16'hE800)) 
    \mul_ln40_1_reg_1259[8]_i_3 
       (.I0(\mul_ln40_1_reg_1259_reg[5]_i_3_n_11 ),
        .I1(out_d_reg_1189[3]),
        .I2(out_d_reg_1189[4]),
        .I3(empty_reg_1148[4]),
        .O(\mul_ln40_1_reg_1259[8]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h17C0)) 
    \mul_ln40_1_reg_1259[8]_i_4 
       (.I0(empty_reg_1148[4]),
        .I1(\mul_ln40_1_reg_1259_reg[5]_i_3_n_5 ),
        .I2(out_d_reg_1189[3]),
        .I3(out_d_reg_1189[4]),
        .O(\mul_ln40_1_reg_1259[8]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h23B3DC4C)) 
    \mul_ln40_1_reg_1259[8]_i_5 
       (.I0(\mul_ln40_1_reg_1259_reg[5]_i_3_n_10 ),
        .I1(out_d_reg_1189[3]),
        .I2(empty_reg_1148[4]),
        .I3(out_d_reg_1189[4]),
        .I4(\mul_ln40_1_reg_1259_reg[5]_i_3_n_5 ),
        .O(\mul_ln40_1_reg_1259[8]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h659A956A)) 
    \mul_ln40_1_reg_1259[8]_i_6 
       (.I0(\mul_ln40_1_reg_1259[8]_i_3_n_5 ),
        .I1(out_d_reg_1189[4]),
        .I2(empty_reg_1148[4]),
        .I3(\mul_ln40_1_reg_1259_reg[5]_i_3_n_10 ),
        .I4(out_d_reg_1189[3]),
        .O(\mul_ln40_1_reg_1259[8]_i_6_n_5 ));
  FDRE \mul_ln40_1_reg_1259_reg[1] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(mul_ln40_1_fu_560_p2[1]),
        .Q(mul_ln40_1_reg_1259[1]),
        .R(1'b0));
  CARRY4 \mul_ln40_1_reg_1259_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln40_1_reg_1259_reg[1]_i_1_n_5 ,\mul_ln40_1_reg_1259_reg[1]_i_1_n_6 ,\mul_ln40_1_reg_1259_reg[1]_i_1_n_7 ,\mul_ln40_1_reg_1259_reg[1]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln40_1_reg_1259[1]_i_2_n_5 ,\mul_ln40_1_reg_1259[1]_i_3_n_5 ,\mul_ln40_1_reg_1259[1]_i_4_n_5 ,1'b0}),
        .O({\mul_ln40_1_reg_1259_reg[1]_i_1_n_9 ,\mul_ln40_1_reg_1259_reg[1]_i_1_n_10 ,mul_ln40_1_fu_560_p2[1],\NLW_mul_ln40_1_reg_1259_reg[1]_i_1_O_UNCONNECTED [0]}),
        .S({\mul_ln40_1_reg_1259[1]_i_5_n_5 ,\mul_ln40_1_reg_1259[1]_i_6_n_5 ,\mul_ln40_1_reg_1259[1]_i_7_n_5 ,1'b0}));
  FDRE \mul_ln40_1_reg_1259_reg[2] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(mul_ln40_1_fu_560_p2[2]),
        .Q(mul_ln40_1_reg_1259[2]),
        .R(1'b0));
  FDRE \mul_ln40_1_reg_1259_reg[3] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(mul_ln40_1_fu_560_p2[3]),
        .Q(mul_ln40_1_reg_1259[3]),
        .R(1'b0));
  FDRE \mul_ln40_1_reg_1259_reg[4] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(mul_ln40_1_fu_560_p2[4]),
        .Q(mul_ln40_1_reg_1259[4]),
        .R(1'b0));
  FDRE \mul_ln40_1_reg_1259_reg[5] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(mul_ln40_1_fu_560_p2[5]),
        .Q(mul_ln40_1_reg_1259[5]),
        .R(1'b0));
  CARRY4 \mul_ln40_1_reg_1259_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln40_1_reg_1259_reg[5]_i_1_n_5 ,\mul_ln40_1_reg_1259_reg[5]_i_1_n_6 ,\mul_ln40_1_reg_1259_reg[5]_i_1_n_7 ,\mul_ln40_1_reg_1259_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln40_1_reg_1259[5]_i_2_n_5 ,\mul_ln40_1_reg_1259_reg[5]_i_3_n_12 ,\mul_ln40_1_reg_1259_reg[1]_i_1_n_9 ,1'b0}),
        .O(mul_ln40_1_fu_560_p2[5:2]),
        .S({\mul_ln40_1_reg_1259[5]_i_4_n_5 ,\mul_ln40_1_reg_1259[5]_i_5_n_5 ,\mul_ln40_1_reg_1259_reg[1]_i_1_n_9 ,\mul_ln40_1_reg_1259_reg[1]_i_1_n_10 }));
  CARRY4 \mul_ln40_1_reg_1259_reg[5]_i_3 
       (.CI(\mul_ln40_1_reg_1259_reg[1]_i_1_n_5 ),
        .CO({\mul_ln40_1_reg_1259_reg[5]_i_3_n_5 ,\NLW_mul_ln40_1_reg_1259_reg[5]_i_3_CO_UNCONNECTED [2],\mul_ln40_1_reg_1259_reg[5]_i_3_n_7 ,\mul_ln40_1_reg_1259_reg[5]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,out_d_reg_1189[2],\mul_ln40_1_reg_1259[5]_i_6_n_5 ,\mul_ln40_1_reg_1259[5]_i_7_n_5 }),
        .O({\NLW_mul_ln40_1_reg_1259_reg[5]_i_3_O_UNCONNECTED [3],\mul_ln40_1_reg_1259_reg[5]_i_3_n_10 ,\mul_ln40_1_reg_1259_reg[5]_i_3_n_11 ,\mul_ln40_1_reg_1259_reg[5]_i_3_n_12 }),
        .S({1'b1,\mul_ln40_1_reg_1259[5]_i_8_n_5 ,\mul_ln40_1_reg_1259[5]_i_9_n_5 ,\mul_ln40_1_reg_1259[5]_i_10_n_5 }));
  FDRE \mul_ln40_1_reg_1259_reg[6] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(mul_ln40_1_fu_560_p2[6]),
        .Q(mul_ln40_1_reg_1259[6]),
        .R(1'b0));
  FDRE \mul_ln40_1_reg_1259_reg[7] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(mul_ln40_1_fu_560_p2[7]),
        .Q(mul_ln40_1_reg_1259[7]),
        .R(1'b0));
  FDRE \mul_ln40_1_reg_1259_reg[8] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(mul_ln40_1_fu_560_p2[8]),
        .Q(mul_ln40_1_reg_1259[8]),
        .R(1'b0));
  CARRY4 \mul_ln40_1_reg_1259_reg[8]_i_1 
       (.CI(\mul_ln40_1_reg_1259_reg[5]_i_1_n_5 ),
        .CO({\NLW_mul_ln40_1_reg_1259_reg[8]_i_1_CO_UNCONNECTED [3:2],\mul_ln40_1_reg_1259_reg[8]_i_1_n_7 ,\mul_ln40_1_reg_1259_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mul_ln40_1_reg_1259[8]_i_2_n_5 ,\mul_ln40_1_reg_1259[8]_i_3_n_5 }),
        .O({\NLW_mul_ln40_1_reg_1259_reg[8]_i_1_O_UNCONNECTED [3],mul_ln40_1_fu_560_p2[8:6]}),
        .S({1'b0,\mul_ln40_1_reg_1259[8]_i_4_n_5 ,\mul_ln40_1_reg_1259[8]_i_5_n_5 ,\mul_ln40_1_reg_1259[8]_i_6_n_5 }));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln40_2_reg_1573_reg
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln40_2_reg_1573_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[14],B[14],B[14],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln40_2_reg_1573_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln40_2_reg_1573_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln40_2_reg_1573_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_3620),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_load_reg_12960),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(bias_load_reg_15680),
        .CEP(add_ln48_1_reg_16180),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln40_2_reg_1573_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln40_2_reg_1573_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln40_2_reg_1573_reg_P_UNCONNECTED[47:30],add_ln48_1_reg_1618,mul_ln40_2_reg_1573_reg_n_97,mul_ln40_2_reg_1573_reg_n_98,mul_ln40_2_reg_1573_reg_n_99,mul_ln40_2_reg_1573_reg_n_100,mul_ln40_2_reg_1573_reg_n_101,mul_ln40_2_reg_1573_reg_n_102,mul_ln40_2_reg_1573_reg_n_103,mul_ln40_2_reg_1573_reg_n_104,mul_ln40_2_reg_1573_reg_n_105,mul_ln40_2_reg_1573_reg_n_106,mul_ln40_2_reg_1573_reg_n_107,mul_ln40_2_reg_1573_reg_n_108,mul_ln40_2_reg_1573_reg_n_109,mul_ln40_2_reg_1573_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln40_2_reg_1573_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln40_2_reg_1573_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln40_2_reg_1573_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln40_2_reg_1573_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h40)) 
    mul_ln40_2_reg_1573_reg_i_1
       (.I0(\icmp_ln23_reg_1185_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0),
        .O(kernel_load_reg_12960));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln40_3_reg_1593_reg
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln40_3_reg_1593_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({mul_ln40_4_reg_1578_reg_0[14],mul_ln40_4_reg_1578_reg_0[14],mul_ln40_4_reg_1578_reg_0[14],mul_ln40_4_reg_1578_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln40_3_reg_1593_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln40_3_reg_1593_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln40_3_reg_1593_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_3620),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_load_1_reg_13860),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(add_ln48_1_reg_16180),
        .CEP(add_ln48_2_reg_16430),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln40_3_reg_1593_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln40_3_reg_1593_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln40_3_reg_1593_reg_P_UNCONNECTED[47:30],trunc_ln48_s_reg_1623,mul_ln40_3_reg_1593_reg_n_97,mul_ln40_3_reg_1593_reg_n_98,mul_ln40_3_reg_1593_reg_n_99,mul_ln40_3_reg_1593_reg_n_100,mul_ln40_3_reg_1593_reg_n_101,mul_ln40_3_reg_1593_reg_n_102,mul_ln40_3_reg_1593_reg_n_103,mul_ln40_3_reg_1593_reg_n_104,mul_ln40_3_reg_1593_reg_n_105,mul_ln40_3_reg_1593_reg_n_106,mul_ln40_3_reg_1593_reg_n_107,mul_ln40_3_reg_1593_reg_n_108,mul_ln40_3_reg_1593_reg_n_109,mul_ln40_3_reg_1593_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln40_3_reg_1593_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln40_3_reg_1593_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln40_3_reg_1593_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln40_3_reg_1593_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln40_4_reg_1578_reg
       (.A({q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln40_4_reg_1578_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({mul_ln40_4_reg_1578_reg_0[14],mul_ln40_4_reg_1578_reg_0[14],mul_ln40_4_reg_1578_reg_0[14],mul_ln40_4_reg_1578_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln40_4_reg_1578_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln40_4_reg_1578_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln40_4_reg_1578_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_3660),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_load_2_reg_13420),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(bias_load_reg_15680),
        .CEP(add_ln48_1_reg_16180),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln40_4_reg_1578_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln40_4_reg_1578_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln40_4_reg_1578_reg_P_UNCONNECTED[47:30],trunc_ln48_1_reg_1598,mul_ln40_4_reg_1578_reg_n_97,mul_ln40_4_reg_1578_reg_n_98,mul_ln40_4_reg_1578_reg_n_99,mul_ln40_4_reg_1578_reg_n_100,mul_ln40_4_reg_1578_reg_n_101,mul_ln40_4_reg_1578_reg_n_102,mul_ln40_4_reg_1578_reg_n_103,mul_ln40_4_reg_1578_reg_n_104,mul_ln40_4_reg_1578_reg_n_105,mul_ln40_4_reg_1578_reg_n_106,mul_ln40_4_reg_1578_reg_n_107,mul_ln40_4_reg_1578_reg_n_108,mul_ln40_4_reg_1578_reg_n_109,mul_ln40_4_reg_1578_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln40_4_reg_1578_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln40_4_reg_1578_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln40_4_reg_1578_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln40_4_reg_1578_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h40)) 
    mul_ln40_4_reg_1578_reg_i_1
       (.I0(\icmp_ln23_reg_1185_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter0),
        .O(kernel_load_2_reg_13420));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln40_4_reg_1578_reg_i_2
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln23_reg_1185_pp0_iter1_reg_reg_n_5_[0] ),
        .O(bias_load_reg_15680));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln40_4_reg_1578_reg_i_3
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\icmp_ln23_reg_1185_pp0_iter1_reg_reg_n_5_[0] ),
        .O(add_ln48_1_reg_16180));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln40_5_reg_1603_reg
       (.A({q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln40_5_reg_1603_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[14],B[14],B[14],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln40_5_reg_1603_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln40_5_reg_1603_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln40_5_reg_1603_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_3660),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_load_2_reg_13420),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln48_1_reg_16180),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln40_5_reg_1603_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln40_5_reg_1603_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln40_5_reg_1603_reg_P_UNCONNECTED[47:30],trunc_ln48_2_fu_934_p4,mul_ln40_5_reg_1603_reg_n_97,mul_ln40_5_reg_1603_reg_n_98,mul_ln40_5_reg_1603_reg_n_99,mul_ln40_5_reg_1603_reg_n_100,mul_ln40_5_reg_1603_reg_n_101,mul_ln40_5_reg_1603_reg_n_102,mul_ln40_5_reg_1603_reg_n_103,mul_ln40_5_reg_1603_reg_n_104,mul_ln40_5_reg_1603_reg_n_105,mul_ln40_5_reg_1603_reg_n_106,mul_ln40_5_reg_1603_reg_n_107,mul_ln40_5_reg_1603_reg_n_108,mul_ln40_5_reg_1603_reg_n_109,mul_ln40_5_reg_1603_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln40_5_reg_1603_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln40_5_reg_1603_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln40_5_reg_1603_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln40_5_reg_1603_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln40_6_reg_1628_reg
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln40_6_reg_1628_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[14],B[14],B[14],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln40_6_reg_1628_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln40_6_reg_1628_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln40_6_reg_1628_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_3620),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_load_1_reg_13860),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln48_2_reg_16430),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln40_6_reg_1628_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln40_6_reg_1628_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln40_6_reg_1628_reg_P_UNCONNECTED[47:30],trunc_ln48_3_fu_966_p4,mul_ln40_6_reg_1628_reg_n_97,mul_ln40_6_reg_1628_reg_n_98,mul_ln40_6_reg_1628_reg_n_99,mul_ln40_6_reg_1628_reg_n_100,mul_ln40_6_reg_1628_reg_n_101,mul_ln40_6_reg_1628_reg_n_102,mul_ln40_6_reg_1628_reg_n_103,mul_ln40_6_reg_1628_reg_n_104,mul_ln40_6_reg_1628_reg_n_105,mul_ln40_6_reg_1628_reg_n_106,mul_ln40_6_reg_1628_reg_n_107,mul_ln40_6_reg_1628_reg_n_108,mul_ln40_6_reg_1628_reg_n_109,mul_ln40_6_reg_1628_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln40_6_reg_1628_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln40_6_reg_1628_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln40_6_reg_1628_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln40_6_reg_1628_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln40_6_reg_1628_reg_i_1
       (.I0(\ap_CS_fsm_reg[5]_0 ),
        .I1(\icmp_ln23_reg_1185_pp0_iter1_reg_reg_n_5_[0] ),
        .O(add_ln48_2_reg_16430));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln40_7_reg_1633_reg
       (.A({q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln40_7_reg_1633_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({mul_ln40_4_reg_1578_reg_0[14],mul_ln40_4_reg_1578_reg_0[14],mul_ln40_4_reg_1578_reg_0[14],mul_ln40_4_reg_1578_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln40_7_reg_1633_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln40_7_reg_1633_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln40_7_reg_1633_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_3660),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten48_reg_3040),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln48_2_reg_16430),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln40_7_reg_1633_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln40_7_reg_1633_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln40_7_reg_1633_reg_P_UNCONNECTED[47:30],trunc_ln48_4_fu_975_p4,mul_ln40_7_reg_1633_reg_n_97,mul_ln40_7_reg_1633_reg_n_98,mul_ln40_7_reg_1633_reg_n_99,mul_ln40_7_reg_1633_reg_n_100,mul_ln40_7_reg_1633_reg_n_101,mul_ln40_7_reg_1633_reg_n_102,mul_ln40_7_reg_1633_reg_n_103,mul_ln40_7_reg_1633_reg_n_104,mul_ln40_7_reg_1633_reg_n_105,mul_ln40_7_reg_1633_reg_n_106,mul_ln40_7_reg_1633_reg_n_107,mul_ln40_7_reg_1633_reg_n_108,mul_ln40_7_reg_1633_reg_n_109,mul_ln40_7_reg_1633_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln40_7_reg_1633_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln40_7_reg_1633_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln40_7_reg_1633_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln40_7_reg_1633_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln40_8_reg_1648_reg
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln40_8_reg_1648_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[14],B[14],B[14],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln40_8_reg_1648_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln40_8_reg_1648_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln40_8_reg_1648_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_3620),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten48_reg_3040),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(add_ln48_4_reg_16580),
        .CEP(mul_ln40_10_reg_16780),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln40_8_reg_1648_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln40_8_reg_1648_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln40_8_reg_1648_reg_P_UNCONNECTED[47:30],trunc_ln48_5_reg_1668,mul_ln40_8_reg_1648_reg_n_97,mul_ln40_8_reg_1648_reg_n_98,mul_ln40_8_reg_1648_reg_n_99,mul_ln40_8_reg_1648_reg_n_100,mul_ln40_8_reg_1648_reg_n_101,mul_ln40_8_reg_1648_reg_n_102,mul_ln40_8_reg_1648_reg_n_103,mul_ln40_8_reg_1648_reg_n_104,mul_ln40_8_reg_1648_reg_n_105,mul_ln40_8_reg_1648_reg_n_106,mul_ln40_8_reg_1648_reg_n_107,mul_ln40_8_reg_1648_reg_n_108,mul_ln40_8_reg_1648_reg_n_109,mul_ln40_8_reg_1648_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln40_8_reg_1648_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln40_8_reg_1648_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln40_8_reg_1648_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln40_8_reg_1648_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln40_9_reg_1653_reg
       (.A({q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1[15],q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln40_9_reg_1653_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[14],B[14],B[14],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln40_9_reg_1653_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln40_9_reg_1653_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln40_9_reg_1653_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_3660),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(out_h_0_reg_3400),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(add_ln48_4_reg_16580),
        .CEP(mul_ln40_10_reg_16780),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln40_9_reg_1653_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln40_9_reg_1653_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln40_9_reg_1653_reg_P_UNCONNECTED[47:30],trunc_ln48_6_reg_1673,mul_ln40_9_reg_1653_reg_n_97,mul_ln40_9_reg_1653_reg_n_98,mul_ln40_9_reg_1653_reg_n_99,mul_ln40_9_reg_1653_reg_n_100,mul_ln40_9_reg_1653_reg_n_101,mul_ln40_9_reg_1653_reg_n_102,mul_ln40_9_reg_1653_reg_n_103,mul_ln40_9_reg_1653_reg_n_104,mul_ln40_9_reg_1653_reg_n_105,mul_ln40_9_reg_1653_reg_n_106,mul_ln40_9_reg_1653_reg_n_107,mul_ln40_9_reg_1653_reg_n_108,mul_ln40_9_reg_1653_reg_n_109,mul_ln40_9_reg_1653_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln40_9_reg_1653_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln40_9_reg_1653_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln40_9_reg_1653_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln40_9_reg_1653_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h00FF000000FE0000)) 
    mul_ln40_9_reg_1653_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(\icmp_ln23_reg_1185_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_CS_fsm_pp0_stage2),
        .O(reg_3660));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln40_9_reg_1653_reg_i_2
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln23_reg_1185_pp0_iter1_reg_reg_n_5_[0] ),
        .O(add_ln48_4_reg_16580));
  LUT2 #(
    .INIT(4'h2)) 
    mul_ln40_9_reg_1653_reg_i_3
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln23_reg_1185_pp0_iter2_reg_reg_n_5_[0] ),
        .O(mul_ln40_10_reg_16780));
  LUT6 #(
    .INIT(64'h8884448444488848)) 
    \mul_ln40_reg_1173[1]_i_2 
       (.I0(zext_ln27_1_fu_446_p1[3]),
        .I1(empty_reg_1148[4]),
        .I2(out_d_0_reg_316[2]),
        .I3(indvar_flatten48_reg_3040),
        .I4(\select_ln24_2_reg_1416_reg_n_5_[2] ),
        .I5(zext_ln27_1_fu_446_p1[4]),
        .O(\mul_ln40_reg_1173[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hEFFF200000000000)) 
    \mul_ln40_reg_1173[1]_i_3 
       (.I0(\select_ln24_2_reg_1416_reg_n_5_[1] ),
        .I1(\icmp_ln23_reg_1185_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out_d_0_reg_316[1]),
        .I5(empty_reg_1148[4]),
        .O(\mul_ln40_reg_1173[1]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hEFFF200000000000)) 
    \mul_ln40_reg_1173[1]_i_4 
       (.I0(\select_ln24_2_reg_1416_reg_n_5_[0] ),
        .I1(\icmp_ln23_reg_1185_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out_d_0_reg_316[0]),
        .I5(empty_reg_1148[4]),
        .O(\mul_ln40_reg_1173[1]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h8884448444488848)) 
    \mul_ln40_reg_1173[1]_i_5 
       (.I0(zext_ln27_1_fu_446_p1[3]),
        .I1(empty_reg_1148[4]),
        .I2(out_d_0_reg_316[2]),
        .I3(indvar_flatten48_reg_3040),
        .I4(\select_ln24_2_reg_1416_reg_n_5_[2] ),
        .I5(zext_ln27_1_fu_446_p1[4]),
        .O(\mul_ln40_reg_1173[1]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h5A335ACC00000000)) 
    \mul_ln40_reg_1173[1]_i_6 
       (.I0(\select_ln24_2_reg_1416_reg_n_5_[1] ),
        .I1(out_d_0_reg_316[1]),
        .I2(\select_ln24_2_reg_1416_reg_n_5_[0] ),
        .I3(indvar_flatten48_reg_3040),
        .I4(out_d_0_reg_316[0]),
        .I5(empty_reg_1148[4]),
        .O(\mul_ln40_reg_1173[1]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hEFFF200000000000)) 
    \mul_ln40_reg_1173[1]_i_7 
       (.I0(\select_ln24_2_reg_1416_reg_n_5_[0] ),
        .I1(\icmp_ln23_reg_1185_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out_d_0_reg_316[0]),
        .I5(empty_reg_1148[4]),
        .O(\mul_ln40_reg_1173[1]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h9C9C9C6C6C6C9C6C)) 
    \mul_ln40_reg_1173[5]_i_2 
       (.I0(zext_ln27_1_fu_446_p1__0),
        .I1(\mul_ln40_reg_1173_reg[5]_i_3_n_11 ),
        .I2(empty_reg_1148[4]),
        .I3(out_d_0_reg_316[4]),
        .I4(indvar_flatten48_reg_3040),
        .I5(select_ln24_2_reg_1416),
        .O(\mul_ln40_reg_1173[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9C9C9C6C6C6C9C6C)) 
    \mul_ln40_reg_1173[5]_i_4 
       (.I0(zext_ln27_1_fu_446_p1__0),
        .I1(\mul_ln40_reg_1173_reg[5]_i_3_n_11 ),
        .I2(empty_reg_1148[4]),
        .I3(out_d_0_reg_316[4]),
        .I4(indvar_flatten48_reg_3040),
        .I5(select_ln24_2_reg_1416),
        .O(\mul_ln40_reg_1173[5]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h656AAAAA)) 
    \mul_ln40_reg_1173[5]_i_5 
       (.I0(\mul_ln40_reg_1173_reg[5]_i_3_n_12 ),
        .I1(\select_ln24_2_reg_1416_reg_n_5_[3] ),
        .I2(indvar_flatten48_reg_3040),
        .I3(out_d_0_reg_316[3]),
        .I4(empty_reg_1148[4]),
        .O(\mul_ln40_reg_1173[5]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hCCC888C888800080)) 
    \mul_ln40_reg_1173[5]_i_6 
       (.I0(zext_ln27_1_fu_446_p1[3]),
        .I1(empty_reg_1148[4]),
        .I2(out_d_0_reg_316[2]),
        .I3(indvar_flatten48_reg_3040),
        .I4(\select_ln24_2_reg_1416_reg_n_5_[2] ),
        .I5(zext_ln27_1_fu_446_p1[4]),
        .O(\mul_ln40_reg_1173[5]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h77775F0000005F00)) 
    \mul_ln40_reg_1173[5]_i_7 
       (.I0(empty_reg_1148[4]),
        .I1(\select_ln24_2_reg_1416_reg_n_5_[1] ),
        .I2(out_d_0_reg_316[1]),
        .I3(out_d_0_reg_316[2]),
        .I4(indvar_flatten48_reg_3040),
        .I5(\select_ln24_2_reg_1416_reg_n_5_[2] ),
        .O(\mul_ln40_reg_1173[5]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hDCDCDC4C4C4CDC4C)) 
    \mul_ln40_reg_1173[5]_i_8 
       (.I0(zext_ln27_1_fu_446_p1[3]),
        .I1(zext_ln27_1_fu_446_p1[4]),
        .I2(empty_reg_1148[4]),
        .I3(out_d_0_reg_316[2]),
        .I4(indvar_flatten48_reg_3040),
        .I5(\select_ln24_2_reg_1416_reg_n_5_[2] ),
        .O(\mul_ln40_reg_1173[5]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h69966666)) 
    \mul_ln40_reg_1173[5]_i_9 
       (.I0(\mul_ln40_reg_1173[5]_i_6_n_5 ),
        .I1(zext_ln27_1_fu_446_p1[3]),
        .I2(zext_ln27_1_fu_446_p1[4]),
        .I3(zext_ln27_1_fu_446_p1[5]),
        .I4(empty_reg_1148[4]),
        .O(\mul_ln40_reg_1173[5]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'hE8EEE88800000000)) 
    \mul_ln40_reg_1173[8]_i_2 
       (.I0(\mul_ln40_reg_1173_reg[5]_i_3_n_10 ),
        .I1(zext_ln27_1_fu_446_p1__0),
        .I2(select_ln24_2_reg_1416),
        .I3(indvar_flatten48_reg_3040),
        .I4(out_d_0_reg_316[4]),
        .I5(empty_reg_1148[4]),
        .O(\mul_ln40_reg_1173[8]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hE8EEE88800000000)) 
    \mul_ln40_reg_1173[8]_i_3 
       (.I0(\mul_ln40_reg_1173_reg[5]_i_3_n_11 ),
        .I1(zext_ln27_1_fu_446_p1__0),
        .I2(select_ln24_2_reg_1416),
        .I3(indvar_flatten48_reg_3040),
        .I4(out_d_0_reg_316[4]),
        .I5(empty_reg_1148[4]),
        .O(\mul_ln40_reg_1173[8]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h171717C0C0C017C0)) 
    \mul_ln40_reg_1173[8]_i_4 
       (.I0(empty_reg_1148[4]),
        .I1(\mul_ln40_reg_1173_reg[5]_i_3_n_5 ),
        .I2(zext_ln27_1_fu_446_p1__0),
        .I3(out_d_0_reg_316[4]),
        .I4(indvar_flatten48_reg_3040),
        .I5(select_ln24_2_reg_1416),
        .O(\mul_ln40_reg_1173[8]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h23B3DC4C)) 
    \mul_ln40_reg_1173[8]_i_5 
       (.I0(\mul_ln40_reg_1173_reg[5]_i_3_n_10 ),
        .I1(zext_ln27_1_fu_446_p1__0),
        .I2(empty_reg_1148[4]),
        .I3(\out_d_reg_1189[4]_i_3_n_5 ),
        .I4(\mul_ln40_reg_1173_reg[5]_i_3_n_5 ),
        .O(\mul_ln40_reg_1173[8]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h659A956A)) 
    \mul_ln40_reg_1173[8]_i_6 
       (.I0(\mul_ln40_reg_1173[8]_i_3_n_5 ),
        .I1(\out_d_reg_1189[4]_i_3_n_5 ),
        .I2(empty_reg_1148[4]),
        .I3(\mul_ln40_reg_1173_reg[5]_i_3_n_10 ),
        .I4(zext_ln27_1_fu_446_p1__0),
        .O(\mul_ln40_reg_1173[8]_i_6_n_5 ));
  FDRE \mul_ln40_reg_1173_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln40_fu_456_p2[1]),
        .Q(mul_ln40_reg_1173[1]),
        .R(1'b0));
  CARRY4 \mul_ln40_reg_1173_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln40_reg_1173_reg[1]_i_1_n_5 ,\mul_ln40_reg_1173_reg[1]_i_1_n_6 ,\mul_ln40_reg_1173_reg[1]_i_1_n_7 ,\mul_ln40_reg_1173_reg[1]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln40_reg_1173[1]_i_2_n_5 ,\mul_ln40_reg_1173[1]_i_3_n_5 ,\mul_ln40_reg_1173[1]_i_4_n_5 ,1'b0}),
        .O({\mul_ln40_reg_1173_reg[1]_i_1_n_9 ,\mul_ln40_reg_1173_reg[1]_i_1_n_10 ,mul_ln40_fu_456_p2[1],\NLW_mul_ln40_reg_1173_reg[1]_i_1_O_UNCONNECTED [0]}),
        .S({\mul_ln40_reg_1173[1]_i_5_n_5 ,\mul_ln40_reg_1173[1]_i_6_n_5 ,\mul_ln40_reg_1173[1]_i_7_n_5 ,1'b0}));
  FDRE \mul_ln40_reg_1173_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln40_fu_456_p2[2]),
        .Q(mul_ln40_reg_1173[2]),
        .R(1'b0));
  FDRE \mul_ln40_reg_1173_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln40_fu_456_p2[3]),
        .Q(mul_ln40_reg_1173[3]),
        .R(1'b0));
  FDRE \mul_ln40_reg_1173_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln40_fu_456_p2[4]),
        .Q(mul_ln40_reg_1173[4]),
        .R(1'b0));
  FDRE \mul_ln40_reg_1173_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln40_fu_456_p2[5]),
        .Q(mul_ln40_reg_1173[5]),
        .R(1'b0));
  CARRY4 \mul_ln40_reg_1173_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln40_reg_1173_reg[5]_i_1_n_5 ,\mul_ln40_reg_1173_reg[5]_i_1_n_6 ,\mul_ln40_reg_1173_reg[5]_i_1_n_7 ,\mul_ln40_reg_1173_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln40_reg_1173[5]_i_2_n_5 ,\mul_ln40_reg_1173_reg[5]_i_3_n_12 ,\mul_ln40_reg_1173_reg[1]_i_1_n_9 ,1'b0}),
        .O(mul_ln40_fu_456_p2[5:2]),
        .S({\mul_ln40_reg_1173[5]_i_4_n_5 ,\mul_ln40_reg_1173[5]_i_5_n_5 ,\mul_ln40_reg_1173_reg[1]_i_1_n_9 ,\mul_ln40_reg_1173_reg[1]_i_1_n_10 }));
  CARRY4 \mul_ln40_reg_1173_reg[5]_i_3 
       (.CI(\mul_ln40_reg_1173_reg[1]_i_1_n_5 ),
        .CO({\mul_ln40_reg_1173_reg[5]_i_3_n_5 ,\NLW_mul_ln40_reg_1173_reg[5]_i_3_CO_UNCONNECTED [2],\mul_ln40_reg_1173_reg[5]_i_3_n_7 ,\mul_ln40_reg_1173_reg[5]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,zext_ln27_1_fu_446_p1[5],\mul_ln40_reg_1173[5]_i_6_n_5 ,\mul_ln40_reg_1173[5]_i_6_n_5 }),
        .O({\NLW_mul_ln40_reg_1173_reg[5]_i_3_O_UNCONNECTED [3],\mul_ln40_reg_1173_reg[5]_i_3_n_10 ,\mul_ln40_reg_1173_reg[5]_i_3_n_11 ,\mul_ln40_reg_1173_reg[5]_i_3_n_12 }),
        .S({1'b1,\mul_ln40_reg_1173[5]_i_7_n_5 ,\mul_ln40_reg_1173[5]_i_8_n_5 ,\mul_ln40_reg_1173[5]_i_9_n_5 }));
  FDRE \mul_ln40_reg_1173_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln40_fu_456_p2[6]),
        .Q(mul_ln40_reg_1173[6]),
        .R(1'b0));
  FDRE \mul_ln40_reg_1173_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln40_fu_456_p2[7]),
        .Q(mul_ln40_reg_1173[7]),
        .R(1'b0));
  FDRE \mul_ln40_reg_1173_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln40_fu_456_p2[8]),
        .Q(mul_ln40_reg_1173[8]),
        .R(1'b0));
  CARRY4 \mul_ln40_reg_1173_reg[8]_i_1 
       (.CI(\mul_ln40_reg_1173_reg[5]_i_1_n_5 ),
        .CO({\NLW_mul_ln40_reg_1173_reg[8]_i_1_CO_UNCONNECTED [3:2],\mul_ln40_reg_1173_reg[8]_i_1_n_7 ,\mul_ln40_reg_1173_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mul_ln40_reg_1173[8]_i_2_n_5 ,\mul_ln40_reg_1173[8]_i_3_n_5 }),
        .O({\NLW_mul_ln40_reg_1173_reg[8]_i_1_O_UNCONNECTED [3],mul_ln40_fu_456_p2[8:6]}),
        .S({1'b0,\mul_ln40_reg_1173[8]_i_4_n_5 ,\mul_ln40_reg_1173[8]_i_5_n_5 ,\mul_ln40_reg_1173[8]_i_6_n_5 }));
  LUT4 #(
    .INIT(16'h956A)) 
    \mul_ln48_1_reg_1265[1]_i_2 
       (.I0(out_d_reg_1189[1]),
        .I1(empty_reg_1148[1]),
        .I2(out_d_reg_1189[2]),
        .I3(out_d_reg_1189[0]),
        .O(\mul_ln48_1_reg_1265[1]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln48_1_reg_1265[1]_i_3 
       (.I0(empty_reg_1148[1]),
        .I1(out_d_reg_1189[0]),
        .O(\mul_ln48_1_reg_1265[1]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h956A)) 
    \mul_ln48_1_reg_1265[1]_i_4 
       (.I0(out_d_reg_1189[1]),
        .I1(empty_reg_1148[1]),
        .I2(out_d_reg_1189[2]),
        .I3(out_d_reg_1189[0]),
        .O(\mul_ln48_1_reg_1265[1]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mul_ln48_1_reg_1265[1]_i_5 
       (.I0(out_d_reg_1189[1]),
        .I1(empty_reg_1148[1]),
        .I2(out_d_reg_1189[0]),
        .O(\mul_ln48_1_reg_1265[1]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln48_1_reg_1265[1]_i_6 
       (.I0(empty_reg_1148[1]),
        .I1(out_d_reg_1189[0]),
        .O(\mul_ln48_1_reg_1265[1]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hD04C)) 
    \mul_ln48_1_reg_1265[5]_i_10 
       (.I0(out_d_reg_1189[0]),
        .I1(out_d_reg_1189[2]),
        .I2(empty_reg_1148[4]),
        .I3(out_d_reg_1189[1]),
        .O(\mul_ln48_1_reg_1265[5]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'h2FD0BCBC)) 
    \mul_ln48_1_reg_1265[5]_i_11 
       (.I0(empty_reg_1148[1]),
        .I1(out_d_reg_1189[1]),
        .I2(out_d_reg_1189[2]),
        .I3(empty_reg_1148[4]),
        .I4(out_d_reg_1189[0]),
        .O(\mul_ln48_1_reg_1265[5]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \mul_ln48_1_reg_1265[5]_i_2 
       (.I0(out_d_reg_1189[3]),
        .I1(\mul_ln48_1_reg_1265_reg[5]_i_3_n_11 ),
        .I2(out_d_reg_1189[4]),
        .I3(empty_reg_1148[1]),
        .O(\mul_ln48_1_reg_1265[5]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \mul_ln48_1_reg_1265[5]_i_4 
       (.I0(out_d_reg_1189[3]),
        .I1(\mul_ln48_1_reg_1265_reg[5]_i_3_n_11 ),
        .I2(out_d_reg_1189[4]),
        .I3(empty_reg_1148[1]),
        .O(\mul_ln48_1_reg_1265[5]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mul_ln48_1_reg_1265[5]_i_5 
       (.I0(\mul_ln48_1_reg_1265_reg[5]_i_3_n_12 ),
        .I1(out_d_reg_1189[3]),
        .I2(empty_reg_1148[1]),
        .O(\mul_ln48_1_reg_1265[5]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mul_ln48_1_reg_1265[5]_i_6 
       (.I0(out_d_reg_1189[2]),
        .I1(out_d_reg_1189[1]),
        .I2(empty_reg_1148[4]),
        .O(\mul_ln48_1_reg_1265[5]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hEA80)) 
    \mul_ln48_1_reg_1265[5]_i_7 
       (.I0(out_d_reg_1189[2]),
        .I1(empty_reg_1148[4]),
        .I2(out_d_reg_1189[0]),
        .I3(out_d_reg_1189[1]),
        .O(\mul_ln48_1_reg_1265[5]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hEA80)) 
    \mul_ln48_1_reg_1265[5]_i_8 
       (.I0(out_d_reg_1189[0]),
        .I1(empty_reg_1148[1]),
        .I2(out_d_reg_1189[2]),
        .I3(out_d_reg_1189[1]),
        .O(\mul_ln48_1_reg_1265[5]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'h40)) 
    \mul_ln48_1_reg_1265[5]_i_9 
       (.I0(out_d_reg_1189[1]),
        .I1(out_d_reg_1189[2]),
        .I2(empty_reg_1148[4]),
        .O(\mul_ln48_1_reg_1265[5]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \mul_ln48_1_reg_1265[8]_i_2 
       (.I0(out_d_reg_1189[3]),
        .I1(\mul_ln48_1_reg_1265_reg[5]_i_3_n_10 ),
        .I2(out_d_reg_1189[4]),
        .O(\mul_ln48_1_reg_1265[8]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hE888)) 
    \mul_ln48_1_reg_1265[8]_i_3 
       (.I0(out_d_reg_1189[3]),
        .I1(\mul_ln48_1_reg_1265_reg[5]_i_3_n_11 ),
        .I2(out_d_reg_1189[4]),
        .I3(empty_reg_1148[1]),
        .O(\mul_ln48_1_reg_1265[8]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h18A0)) 
    \mul_ln48_1_reg_1265[8]_i_4 
       (.I0(\mul_ln48_1_reg_1265_reg[5]_i_3_n_5 ),
        .I1(out_d_reg_1189[3]),
        .I2(out_d_reg_1189[4]),
        .I3(empty_reg_1148[4]),
        .O(\mul_ln48_1_reg_1265[8]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h2DD2B4B4)) 
    \mul_ln48_1_reg_1265[8]_i_5 
       (.I0(\mul_ln48_1_reg_1265_reg[5]_i_3_n_10 ),
        .I1(out_d_reg_1189[4]),
        .I2(\mul_ln48_1_reg_1265_reg[5]_i_3_n_5 ),
        .I3(empty_reg_1148[4]),
        .I4(out_d_reg_1189[3]),
        .O(\mul_ln48_1_reg_1265[8]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h18CFE730)) 
    \mul_ln48_1_reg_1265[8]_i_6 
       (.I0(empty_reg_1148[1]),
        .I1(\mul_ln48_1_reg_1265_reg[5]_i_3_n_11 ),
        .I2(out_d_reg_1189[3]),
        .I3(out_d_reg_1189[4]),
        .I4(\mul_ln48_1_reg_1265_reg[5]_i_3_n_10 ),
        .O(\mul_ln48_1_reg_1265[8]_i_6_n_5 ));
  FDRE \mul_ln48_1_reg_1265_reg[1] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(mul_ln48_1_fu_565_p2[1]),
        .Q(mul_ln48_1_reg_1265[1]),
        .R(1'b0));
  CARRY4 \mul_ln48_1_reg_1265_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln48_1_reg_1265_reg[1]_i_1_n_5 ,\mul_ln48_1_reg_1265_reg[1]_i_1_n_6 ,\mul_ln48_1_reg_1265_reg[1]_i_1_n_7 ,\mul_ln48_1_reg_1265_reg[1]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln48_1_reg_1265[1]_i_2_n_5 ,out_d_reg_1189[0],\mul_ln48_1_reg_1265[1]_i_3_n_5 ,1'b0}),
        .O({\mul_ln48_1_reg_1265_reg[1]_i_1_n_9 ,\mul_ln48_1_reg_1265_reg[1]_i_1_n_10 ,mul_ln48_1_fu_565_p2[1],\NLW_mul_ln48_1_reg_1265_reg[1]_i_1_O_UNCONNECTED [0]}),
        .S({\mul_ln48_1_reg_1265[1]_i_4_n_5 ,\mul_ln48_1_reg_1265[1]_i_5_n_5 ,\mul_ln48_1_reg_1265[1]_i_6_n_5 ,1'b0}));
  FDRE \mul_ln48_1_reg_1265_reg[2] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(mul_ln48_1_fu_565_p2[2]),
        .Q(mul_ln48_1_reg_1265[2]),
        .R(1'b0));
  FDRE \mul_ln48_1_reg_1265_reg[3] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(mul_ln48_1_fu_565_p2[3]),
        .Q(mul_ln48_1_reg_1265[3]),
        .R(1'b0));
  FDRE \mul_ln48_1_reg_1265_reg[4] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(mul_ln48_1_fu_565_p2[4]),
        .Q(mul_ln48_1_reg_1265[4]),
        .R(1'b0));
  FDRE \mul_ln48_1_reg_1265_reg[5] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(mul_ln48_1_fu_565_p2[5]),
        .Q(mul_ln48_1_reg_1265[5]),
        .R(1'b0));
  CARRY4 \mul_ln48_1_reg_1265_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln48_1_reg_1265_reg[5]_i_1_n_5 ,\mul_ln48_1_reg_1265_reg[5]_i_1_n_6 ,\mul_ln48_1_reg_1265_reg[5]_i_1_n_7 ,\mul_ln48_1_reg_1265_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln48_1_reg_1265[5]_i_2_n_5 ,\mul_ln48_1_reg_1265_reg[5]_i_3_n_12 ,\mul_ln48_1_reg_1265_reg[1]_i_1_n_9 ,1'b0}),
        .O(mul_ln48_1_fu_565_p2[5:2]),
        .S({\mul_ln48_1_reg_1265[5]_i_4_n_5 ,\mul_ln48_1_reg_1265[5]_i_5_n_5 ,\mul_ln48_1_reg_1265_reg[1]_i_1_n_9 ,\mul_ln48_1_reg_1265_reg[1]_i_1_n_10 }));
  CARRY4 \mul_ln48_1_reg_1265_reg[5]_i_3 
       (.CI(\mul_ln48_1_reg_1265_reg[1]_i_1_n_5 ),
        .CO({\mul_ln48_1_reg_1265_reg[5]_i_3_n_5 ,\NLW_mul_ln48_1_reg_1265_reg[5]_i_3_CO_UNCONNECTED [2],\mul_ln48_1_reg_1265_reg[5]_i_3_n_7 ,\mul_ln48_1_reg_1265_reg[5]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\mul_ln48_1_reg_1265[5]_i_6_n_5 ,\mul_ln48_1_reg_1265[5]_i_7_n_5 ,\mul_ln48_1_reg_1265[5]_i_8_n_5 }),
        .O({\NLW_mul_ln48_1_reg_1265_reg[5]_i_3_O_UNCONNECTED [3],\mul_ln48_1_reg_1265_reg[5]_i_3_n_10 ,\mul_ln48_1_reg_1265_reg[5]_i_3_n_11 ,\mul_ln48_1_reg_1265_reg[5]_i_3_n_12 }),
        .S({1'b1,\mul_ln48_1_reg_1265[5]_i_9_n_5 ,\mul_ln48_1_reg_1265[5]_i_10_n_5 ,\mul_ln48_1_reg_1265[5]_i_11_n_5 }));
  FDRE \mul_ln48_1_reg_1265_reg[6] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(mul_ln48_1_fu_565_p2[6]),
        .Q(mul_ln48_1_reg_1265[6]),
        .R(1'b0));
  FDRE \mul_ln48_1_reg_1265_reg[7] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(mul_ln48_1_fu_565_p2[7]),
        .Q(mul_ln48_1_reg_1265[7]),
        .R(1'b0));
  FDRE \mul_ln48_1_reg_1265_reg[8] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(mul_ln48_1_fu_565_p2[8]),
        .Q(mul_ln48_1_reg_1265[8]),
        .R(1'b0));
  CARRY4 \mul_ln48_1_reg_1265_reg[8]_i_1 
       (.CI(\mul_ln48_1_reg_1265_reg[5]_i_1_n_5 ),
        .CO({\NLW_mul_ln48_1_reg_1265_reg[8]_i_1_CO_UNCONNECTED [3:2],\mul_ln48_1_reg_1265_reg[8]_i_1_n_7 ,\mul_ln48_1_reg_1265_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mul_ln48_1_reg_1265[8]_i_2_n_5 ,\mul_ln48_1_reg_1265[8]_i_3_n_5 }),
        .O({\NLW_mul_ln48_1_reg_1265_reg[8]_i_1_O_UNCONNECTED [3],mul_ln48_1_fu_565_p2[8:6]}),
        .S({1'b0,\mul_ln48_1_reg_1265[8]_i_4_n_5 ,\mul_ln48_1_reg_1265[8]_i_5_n_5 ,\mul_ln48_1_reg_1265[8]_i_6_n_5 }));
  LUT6 #(
    .INIT(64'h99955595666AAA6A)) 
    \mul_ln48_reg_1179[1]_i_2 
       (.I0(zext_ln27_1_fu_446_p1[4]),
        .I1(empty_reg_1148[1]),
        .I2(out_d_0_reg_316[2]),
        .I3(indvar_flatten48_reg_3040),
        .I4(\select_ln24_2_reg_1416_reg_n_5_[2] ),
        .I5(zext_ln27_1_fu_446_p1[3]),
        .O(\mul_ln48_reg_1179[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8888A88888880888)) 
    \mul_ln48_reg_1179[1]_i_3 
       (.I0(empty_reg_1148[1]),
        .I1(out_d_0_reg_316[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\icmp_ln23_reg_1185_reg_n_5_[0] ),
        .I5(\select_ln24_2_reg_1416_reg_n_5_[0] ),
        .O(\mul_ln48_reg_1179[1]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h99955595666AAA6A)) 
    \mul_ln48_reg_1179[1]_i_4 
       (.I0(zext_ln27_1_fu_446_p1[4]),
        .I1(empty_reg_1148[1]),
        .I2(out_d_0_reg_316[2]),
        .I3(indvar_flatten48_reg_3040),
        .I4(\select_ln24_2_reg_1416_reg_n_5_[2] ),
        .I5(zext_ln27_1_fu_446_p1[3]),
        .O(\mul_ln48_reg_1179[1]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \mul_ln48_reg_1179[1]_i_5 
       (.I0(\select_ln24_2_reg_1416_reg_n_5_[1] ),
        .I1(out_d_0_reg_316[1]),
        .I2(empty_reg_1148[1]),
        .I3(out_d_0_reg_316[0]),
        .I4(indvar_flatten48_reg_3040),
        .I5(\select_ln24_2_reg_1416_reg_n_5_[0] ),
        .O(\mul_ln48_reg_1179[1]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h8888A88888880888)) 
    \mul_ln48_reg_1179[1]_i_6 
       (.I0(empty_reg_1148[1]),
        .I1(out_d_0_reg_316[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\icmp_ln23_reg_1185_reg_n_5_[0] ),
        .I5(\select_ln24_2_reg_1416_reg_n_5_[0] ),
        .O(\mul_ln48_reg_1179[1]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hDFD500004540CFC0)) 
    \mul_ln48_reg_1179[5]_i_10 
       (.I0(zext_ln27_1_fu_446_p1[3]),
        .I1(\select_ln24_2_reg_1416_reg_n_5_[2] ),
        .I2(indvar_flatten48_reg_3040),
        .I3(out_d_0_reg_316[2]),
        .I4(empty_reg_1148[4]),
        .I5(zext_ln27_1_fu_446_p1[4]),
        .O(\mul_ln48_reg_1179[5]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'h2FD0BCBC)) 
    \mul_ln48_reg_1179[5]_i_11 
       (.I0(empty_reg_1148[1]),
        .I1(zext_ln27_1_fu_446_p1[4]),
        .I2(zext_ln27_1_fu_446_p1[5]),
        .I3(empty_reg_1148[4]),
        .I4(zext_ln27_1_fu_446_p1[3]),
        .O(\mul_ln48_reg_1179[5]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h9699966666666666)) 
    \mul_ln48_reg_1179[5]_i_2 
       (.I0(zext_ln27_1_fu_446_p1__0),
        .I1(\mul_ln48_reg_1179_reg[5]_i_3_n_11 ),
        .I2(select_ln24_2_reg_1416),
        .I3(indvar_flatten48_reg_3040),
        .I4(out_d_0_reg_316[4]),
        .I5(empty_reg_1148[1]),
        .O(\mul_ln48_reg_1179[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9699966666666666)) 
    \mul_ln48_reg_1179[5]_i_4 
       (.I0(zext_ln27_1_fu_446_p1__0),
        .I1(\mul_ln48_reg_1179_reg[5]_i_3_n_11 ),
        .I2(select_ln24_2_reg_1416),
        .I3(indvar_flatten48_reg_3040),
        .I4(out_d_0_reg_316[4]),
        .I5(empty_reg_1148[1]),
        .O(\mul_ln48_reg_1179[5]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h656AAAAA)) 
    \mul_ln48_reg_1179[5]_i_5 
       (.I0(\mul_ln48_reg_1179_reg[5]_i_3_n_12 ),
        .I1(\select_ln24_2_reg_1416_reg_n_5_[3] ),
        .I2(indvar_flatten48_reg_3040),
        .I3(out_d_0_reg_316[3]),
        .I4(empty_reg_1148[1]),
        .O(\mul_ln48_reg_1179[5]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hC0AAC00000000000)) 
    \mul_ln48_reg_1179[5]_i_6 
       (.I0(out_d_0_reg_316[2]),
        .I1(\select_ln24_2_reg_1416_reg_n_5_[2] ),
        .I2(\select_ln24_2_reg_1416_reg_n_5_[1] ),
        .I3(indvar_flatten48_reg_3040),
        .I4(out_d_0_reg_316[1]),
        .I5(empty_reg_1148[4]),
        .O(\mul_ln48_reg_1179[5]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFFE2E2E2E2000000)) 
    \mul_ln48_reg_1179[5]_i_7 
       (.I0(out_d_0_reg_316[2]),
        .I1(indvar_flatten48_reg_3040),
        .I2(\select_ln24_2_reg_1416_reg_n_5_[2] ),
        .I3(empty_reg_1148[4]),
        .I4(zext_ln27_1_fu_446_p1[3]),
        .I5(zext_ln27_1_fu_446_p1[4]),
        .O(\mul_ln48_reg_1179[5]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hEEEAAAEA88800080)) 
    \mul_ln48_reg_1179[5]_i_8 
       (.I0(zext_ln27_1_fu_446_p1[3]),
        .I1(empty_reg_1148[1]),
        .I2(out_d_0_reg_316[2]),
        .I3(indvar_flatten48_reg_3040),
        .I4(\select_ln24_2_reg_1416_reg_n_5_[2] ),
        .I5(zext_ln27_1_fu_446_p1[4]),
        .O(\mul_ln48_reg_1179[5]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h3055300000000000)) 
    \mul_ln48_reg_1179[5]_i_9 
       (.I0(out_d_0_reg_316[1]),
        .I1(\select_ln24_2_reg_1416_reg_n_5_[1] ),
        .I2(\select_ln24_2_reg_1416_reg_n_5_[2] ),
        .I3(indvar_flatten48_reg_3040),
        .I4(out_d_0_reg_316[2]),
        .I5(empty_reg_1148[4]),
        .O(\mul_ln48_reg_1179[5]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'hFFB8FC88BB30B800)) 
    \mul_ln48_reg_1179[8]_i_2 
       (.I0(\select_ln24_2_reg_1416_reg_n_5_[3] ),
        .I1(indvar_flatten48_reg_3040),
        .I2(out_d_0_reg_316[3]),
        .I3(\mul_ln48_reg_1179_reg[5]_i_3_n_10 ),
        .I4(out_d_0_reg_316[4]),
        .I5(select_ln24_2_reg_1416),
        .O(\mul_ln48_reg_1179[8]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hE8EEE88888888888)) 
    \mul_ln48_reg_1179[8]_i_3 
       (.I0(zext_ln27_1_fu_446_p1__0),
        .I1(\mul_ln48_reg_1179_reg[5]_i_3_n_11 ),
        .I2(select_ln24_2_reg_1416),
        .I3(indvar_flatten48_reg_3040),
        .I4(out_d_0_reg_316[4]),
        .I5(empty_reg_1148[1]),
        .O(\mul_ln48_reg_1179[8]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h18111888A0AAA000)) 
    \mul_ln48_reg_1179[8]_i_4 
       (.I0(\mul_ln48_reg_1179_reg[5]_i_3_n_5 ),
        .I1(zext_ln27_1_fu_446_p1__0),
        .I2(select_ln24_2_reg_1416),
        .I3(indvar_flatten48_reg_3040),
        .I4(out_d_0_reg_316[4]),
        .I5(empty_reg_1148[4]),
        .O(\mul_ln48_reg_1179[8]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h2DD2B4B4)) 
    \mul_ln48_reg_1179[8]_i_5 
       (.I0(\mul_ln48_reg_1179_reg[5]_i_3_n_10 ),
        .I1(\out_d_reg_1189[4]_i_3_n_5 ),
        .I2(\mul_ln48_reg_1179_reg[5]_i_3_n_5 ),
        .I3(empty_reg_1148[4]),
        .I4(zext_ln27_1_fu_446_p1__0),
        .O(\mul_ln48_reg_1179[8]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h18CFE730)) 
    \mul_ln48_reg_1179[8]_i_6 
       (.I0(empty_reg_1148[1]),
        .I1(\mul_ln48_reg_1179_reg[5]_i_3_n_11 ),
        .I2(zext_ln27_1_fu_446_p1__0),
        .I3(\out_d_reg_1189[4]_i_3_n_5 ),
        .I4(\mul_ln48_reg_1179_reg[5]_i_3_n_10 ),
        .O(\mul_ln48_reg_1179[8]_i_6_n_5 ));
  FDRE \mul_ln48_reg_1179_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln48_fu_461_p2[1]),
        .Q(mul_ln48_reg_1179[1]),
        .R(1'b0));
  CARRY4 \mul_ln48_reg_1179_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln48_reg_1179_reg[1]_i_1_n_5 ,\mul_ln48_reg_1179_reg[1]_i_1_n_6 ,\mul_ln48_reg_1179_reg[1]_i_1_n_7 ,\mul_ln48_reg_1179_reg[1]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln48_reg_1179[1]_i_2_n_5 ,zext_ln27_1_fu_446_p1[3],\mul_ln48_reg_1179[1]_i_3_n_5 ,1'b0}),
        .O({\mul_ln48_reg_1179_reg[1]_i_1_n_9 ,\mul_ln48_reg_1179_reg[1]_i_1_n_10 ,mul_ln48_fu_461_p2[1],\NLW_mul_ln48_reg_1179_reg[1]_i_1_O_UNCONNECTED [0]}),
        .S({\mul_ln48_reg_1179[1]_i_4_n_5 ,\mul_ln48_reg_1179[1]_i_5_n_5 ,\mul_ln48_reg_1179[1]_i_6_n_5 ,1'b0}));
  FDRE \mul_ln48_reg_1179_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln48_fu_461_p2[2]),
        .Q(mul_ln48_reg_1179[2]),
        .R(1'b0));
  FDRE \mul_ln48_reg_1179_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln48_fu_461_p2[3]),
        .Q(mul_ln48_reg_1179[3]),
        .R(1'b0));
  FDRE \mul_ln48_reg_1179_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln48_fu_461_p2[4]),
        .Q(mul_ln48_reg_1179[4]),
        .R(1'b0));
  FDRE \mul_ln48_reg_1179_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln48_fu_461_p2[5]),
        .Q(mul_ln48_reg_1179[5]),
        .R(1'b0));
  CARRY4 \mul_ln48_reg_1179_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln48_reg_1179_reg[5]_i_1_n_5 ,\mul_ln48_reg_1179_reg[5]_i_1_n_6 ,\mul_ln48_reg_1179_reg[5]_i_1_n_7 ,\mul_ln48_reg_1179_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln48_reg_1179[5]_i_2_n_5 ,\mul_ln48_reg_1179_reg[5]_i_3_n_12 ,\mul_ln48_reg_1179_reg[1]_i_1_n_9 ,1'b0}),
        .O(mul_ln48_fu_461_p2[5:2]),
        .S({\mul_ln48_reg_1179[5]_i_4_n_5 ,\mul_ln48_reg_1179[5]_i_5_n_5 ,\mul_ln48_reg_1179_reg[1]_i_1_n_9 ,\mul_ln48_reg_1179_reg[1]_i_1_n_10 }));
  CARRY4 \mul_ln48_reg_1179_reg[5]_i_3 
       (.CI(\mul_ln48_reg_1179_reg[1]_i_1_n_5 ),
        .CO({\mul_ln48_reg_1179_reg[5]_i_3_n_5 ,\NLW_mul_ln48_reg_1179_reg[5]_i_3_CO_UNCONNECTED [2],\mul_ln48_reg_1179_reg[5]_i_3_n_7 ,\mul_ln48_reg_1179_reg[5]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\mul_ln48_reg_1179[5]_i_6_n_5 ,\mul_ln48_reg_1179[5]_i_7_n_5 ,\mul_ln48_reg_1179[5]_i_8_n_5 }),
        .O({\NLW_mul_ln48_reg_1179_reg[5]_i_3_O_UNCONNECTED [3],\mul_ln48_reg_1179_reg[5]_i_3_n_10 ,\mul_ln48_reg_1179_reg[5]_i_3_n_11 ,\mul_ln48_reg_1179_reg[5]_i_3_n_12 }),
        .S({1'b1,\mul_ln48_reg_1179[5]_i_9_n_5 ,\mul_ln48_reg_1179[5]_i_10_n_5 ,\mul_ln48_reg_1179[5]_i_11_n_5 }));
  FDRE \mul_ln48_reg_1179_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln48_fu_461_p2[6]),
        .Q(mul_ln48_reg_1179[6]),
        .R(1'b0));
  FDRE \mul_ln48_reg_1179_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln48_fu_461_p2[7]),
        .Q(mul_ln48_reg_1179[7]),
        .R(1'b0));
  FDRE \mul_ln48_reg_1179_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln48_fu_461_p2[8]),
        .Q(mul_ln48_reg_1179[8]),
        .R(1'b0));
  CARRY4 \mul_ln48_reg_1179_reg[8]_i_1 
       (.CI(\mul_ln48_reg_1179_reg[5]_i_1_n_5 ),
        .CO({\NLW_mul_ln48_reg_1179_reg[8]_i_1_CO_UNCONNECTED [3:2],\mul_ln48_reg_1179_reg[8]_i_1_n_7 ,\mul_ln48_reg_1179_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mul_ln48_reg_1179[8]_i_2_n_5 ,\mul_ln48_reg_1179[8]_i_3_n_5 }),
        .O({\NLW_mul_ln48_reg_1179_reg[8]_i_1_O_UNCONNECTED [3],mul_ln48_fu_461_p2[8:6]}),
        .S({1'b0,\mul_ln48_reg_1179[8]_i_4_n_5 ,\mul_ln48_reg_1179[8]_i_5_n_5 ,\mul_ln48_reg_1179[8]_i_6_n_5 }));
  FDRE \out_d_0_reg_316_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(\select_ln24_2_reg_1416_reg_n_5_[0] ),
        .Q(out_d_0_reg_316[0]),
        .R(indvar_flatten48_reg_304));
  FDRE \out_d_0_reg_316_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(\select_ln24_2_reg_1416_reg_n_5_[1] ),
        .Q(out_d_0_reg_316[1]),
        .R(indvar_flatten48_reg_304));
  FDRE \out_d_0_reg_316_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(\select_ln24_2_reg_1416_reg_n_5_[2] ),
        .Q(out_d_0_reg_316[2]),
        .R(indvar_flatten48_reg_304));
  FDRE \out_d_0_reg_316_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(\select_ln24_2_reg_1416_reg_n_5_[3] ),
        .Q(out_d_0_reg_316[3]),
        .R(indvar_flatten48_reg_304));
  FDRE \out_d_0_reg_316_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(select_ln24_2_reg_1416),
        .Q(out_d_0_reg_316[4]),
        .R(indvar_flatten48_reg_304));
  LUT4 #(
    .INIT(16'h515D)) 
    \out_d_reg_1189[0]_i_1 
       (.I0(out_d_0_reg_316[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln23_reg_1185_reg_n_5_[0] ),
        .I3(\select_ln24_2_reg_1416_reg_n_5_[0] ),
        .O(B_0[0]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \out_d_reg_1189[1]_i_1 
       (.I0(out_d_0_reg_316[0]),
        .I1(\select_ln24_2_reg_1416_reg_n_5_[0] ),
        .I2(out_d_0_reg_316[1]),
        .I3(indvar_flatten48_reg_3040),
        .I4(\select_ln24_2_reg_1416_reg_n_5_[1] ),
        .O(B_0[1]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \out_d_reg_1189[2]_i_1 
       (.I0(zext_ln27_1_fu_446_p1[3]),
        .I1(\select_ln24_2_reg_1416_reg_n_5_[1] ),
        .I2(out_d_0_reg_316[1]),
        .I3(out_d_0_reg_316[2]),
        .I4(indvar_flatten48_reg_3040),
        .I5(\select_ln24_2_reg_1416_reg_n_5_[2] ),
        .O(B_0[2]));
  LUT6 #(
    .INIT(64'h7F777FFF80888000)) 
    \out_d_reg_1189[3]_i_1 
       (.I0(zext_ln27_1_fu_446_p1[4]),
        .I1(zext_ln27_1_fu_446_p1[3]),
        .I2(\select_ln24_2_reg_1416_reg_n_5_[2] ),
        .I3(indvar_flatten48_reg_3040),
        .I4(out_d_0_reg_316[2]),
        .I5(zext_ln27_1_fu_446_p1__0),
        .O(B_0[3]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out_d_reg_1189[4]_i_1 
       (.I0(zext_ln27_1_fu_446_p1[5]),
        .I1(zext_ln27_1_fu_446_p1[3]),
        .I2(zext_ln27_1_fu_446_p1[4]),
        .I3(zext_ln27_1_fu_446_p1__0),
        .I4(\out_d_reg_1189[4]_i_3_n_5 ),
        .O(B_0[4]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \out_d_reg_1189[4]_i_2 
       (.I0(\select_ln24_2_reg_1416_reg_n_5_[3] ),
        .I1(\icmp_ln23_reg_1185_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out_d_0_reg_316[3]),
        .O(zext_ln27_1_fu_446_p1__0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \out_d_reg_1189[4]_i_3 
       (.I0(select_ln24_2_reg_1416),
        .I1(\icmp_ln23_reg_1185_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out_d_0_reg_316[4]),
        .O(\out_d_reg_1189[4]_i_3_n_5 ));
  FDRE \out_d_reg_1189_reg[0] 
       (.C(ap_clk),
        .CE(add_ln27_1_reg_12090),
        .D(B_0[0]),
        .Q(out_d_reg_1189[0]),
        .R(1'b0));
  FDRE \out_d_reg_1189_reg[1] 
       (.C(ap_clk),
        .CE(add_ln27_1_reg_12090),
        .D(B_0[1]),
        .Q(out_d_reg_1189[1]),
        .R(1'b0));
  FDRE \out_d_reg_1189_reg[2] 
       (.C(ap_clk),
        .CE(add_ln27_1_reg_12090),
        .D(B_0[2]),
        .Q(out_d_reg_1189[2]),
        .R(1'b0));
  FDRE \out_d_reg_1189_reg[3] 
       (.C(ap_clk),
        .CE(add_ln27_1_reg_12090),
        .D(B_0[3]),
        .Q(out_d_reg_1189[3]),
        .R(1'b0));
  FDRE \out_d_reg_1189_reg[4] 
       (.C(ap_clk),
        .CE(add_ln27_1_reg_12090),
        .D(B_0[4]),
        .Q(out_d_reg_1189[4]),
        .R(1'b0));
  FDRE \out_h_0_reg_340_reg[0] 
       (.C(ap_clk),
        .CE(out_h_0_reg_3400),
        .D(select_ln32_reg_1477[0]),
        .Q(\out_h_0_reg_340_reg_n_5_[0] ),
        .R(out_h_0_reg_340));
  FDRE \out_h_0_reg_340_reg[1] 
       (.C(ap_clk),
        .CE(out_h_0_reg_3400),
        .D(select_ln32_reg_1477[1]),
        .Q(\out_h_0_reg_340_reg_n_5_[1] ),
        .R(out_h_0_reg_340));
  FDRE \out_h_0_reg_340_reg[2] 
       (.C(ap_clk),
        .CE(out_h_0_reg_3400),
        .D(select_ln32_reg_1477[2]),
        .Q(\out_h_0_reg_340_reg_n_5_[2] ),
        .R(out_h_0_reg_340));
  FDRE \out_h_0_reg_340_reg[3] 
       (.C(ap_clk),
        .CE(out_h_0_reg_3400),
        .D(select_ln32_reg_1477[3]),
        .Q(\out_h_0_reg_340_reg_n_5_[3] ),
        .R(out_h_0_reg_340));
  FDRE \out_h_0_reg_340_reg[4] 
       (.C(ap_clk),
        .CE(out_h_0_reg_3400),
        .D(select_ln32_reg_1477[4]),
        .Q(\out_h_0_reg_340_reg_n_5_[4] ),
        .R(out_h_0_reg_340));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'hABAAFBFF)) 
    \out_h_reg_1278[0]_i_1 
       (.I0(icmp_ln32_reg_1195),
        .I1(select_ln32_reg_1477[0]),
        .I2(\icmp_ln23_reg_1185_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\out_h_0_reg_340_reg_n_5_[0] ),
        .O(out_h_fu_581_p2[0]));
  LUT6 #(
    .INIT(64'h050A0303050A0C0C)) 
    \out_h_reg_1278[1]_i_1 
       (.I0(select_ln32_reg_1477[0]),
        .I1(\out_h_0_reg_340_reg_n_5_[0] ),
        .I2(icmp_ln32_reg_1195),
        .I3(select_ln32_reg_1477[1]),
        .I4(out_h_0_reg_3400),
        .I5(\out_h_0_reg_340_reg_n_5_[1] ),
        .O(out_h_fu_581_p2[1]));
  LUT6 #(
    .INIT(64'h00001DFF0000E200)) 
    \out_h_reg_1278[2]_i_1 
       (.I0(\out_h_0_reg_340_reg_n_5_[0] ),
        .I1(out_h_0_reg_3400),
        .I2(select_ln32_reg_1477[0]),
        .I3(zext_ln40_2_cast_fu_508_p1[1]),
        .I4(icmp_ln32_reg_1195),
        .I5(zext_ln40_2_cast_fu_508_p1[2]),
        .O(out_h_fu_581_p2[2]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \out_h_reg_1278[2]_i_2 
       (.I0(select_ln32_reg_1477[1]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\icmp_ln23_reg_1185_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\out_h_0_reg_340_reg_n_5_[1] ),
        .O(zext_ln40_2_cast_fu_508_p1[1]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \out_h_reg_1278[2]_i_3 
       (.I0(select_ln32_reg_1477[2]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\icmp_ln23_reg_1185_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\out_h_0_reg_340_reg_n_5_[2] ),
        .O(zext_ln40_2_cast_fu_508_p1[2]));
  LUT5 #(
    .INIT(32'h9A999AAA)) 
    \out_h_reg_1278[3]_i_1 
       (.I0(\out_h_reg_1278[4]_i_2_n_5 ),
        .I1(icmp_ln32_reg_1195),
        .I2(select_ln32_reg_1477[3]),
        .I3(out_h_0_reg_3400),
        .I4(\out_h_0_reg_340_reg_n_5_[3] ),
        .O(out_h_fu_581_p2[3]));
  LUT6 #(
    .INIT(64'h000057F70000A808)) 
    \out_h_reg_1278[4]_i_1 
       (.I0(\out_h_reg_1278[4]_i_2_n_5 ),
        .I1(\out_h_0_reg_340_reg_n_5_[3] ),
        .I2(out_h_0_reg_3400),
        .I3(select_ln32_reg_1477[3]),
        .I4(icmp_ln32_reg_1195),
        .I5(zext_ln40_2_cast_fu_508_p1[4]),
        .O(out_h_fu_581_p2[4]));
  LUT6 #(
    .INIT(64'h0000A80800000000)) 
    \out_h_reg_1278[4]_i_2 
       (.I0(zext_ln40_2_cast_fu_508_p1[2]),
        .I1(\out_h_0_reg_340_reg_n_5_[0] ),
        .I2(out_h_0_reg_3400),
        .I3(select_ln32_reg_1477[0]),
        .I4(icmp_ln32_reg_1195),
        .I5(zext_ln40_2_cast_fu_508_p1[1]),
        .O(\out_h_reg_1278[4]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \out_h_reg_1278[4]_i_3 
       (.I0(select_ln32_reg_1477[4]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\icmp_ln23_reg_1185_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\out_h_0_reg_340_reg_n_5_[4] ),
        .O(zext_ln40_2_cast_fu_508_p1[4]));
  FDRE \out_h_reg_1278_reg[0] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(out_h_fu_581_p2[0]),
        .Q(A[0]),
        .R(1'b0));
  FDRE \out_h_reg_1278_reg[1] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(out_h_fu_581_p2[1]),
        .Q(A[1]),
        .R(1'b0));
  FDRE \out_h_reg_1278_reg[2] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(out_h_fu_581_p2[2]),
        .Q(A[2]),
        .R(1'b0));
  FDRE \out_h_reg_1278_reg[3] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(out_h_fu_581_p2[3]),
        .Q(A[3]),
        .R(1'b0));
  FDRE \out_h_reg_1278_reg[4] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(out_h_fu_581_p2[4]),
        .Q(A[4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \out_w_0_mid2_reg_1284[0]_i_1 
       (.I0(out_w_reg_1487[0]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\icmp_ln23_reg_1185_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out_w_0_reg_351[0]),
        .O(\out_w_0_mid2_reg_1284[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \out_w_0_mid2_reg_1284[1]_i_1 
       (.I0(out_w_reg_1487[1]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\icmp_ln23_reg_1185_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out_w_0_reg_351[1]),
        .O(\out_w_0_mid2_reg_1284[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \out_w_0_mid2_reg_1284[2]_i_1 
       (.I0(out_w_reg_1487[2]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\icmp_ln23_reg_1185_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out_w_0_reg_351[2]),
        .O(\out_w_0_mid2_reg_1284[2]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \out_w_0_mid2_reg_1284[3]_i_1 
       (.I0(out_w_reg_1487[3]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\icmp_ln23_reg_1185_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out_w_0_reg_351[3]),
        .O(\out_w_0_mid2_reg_1284[3]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h4440)) 
    \out_w_0_mid2_reg_1284[4]_i_1 
       (.I0(\icmp_ln23_reg_1185_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(icmp_ln32_reg_1195),
        .I3(select_ln24_7_fu_575_p3),
        .O(out_w_0_mid2_reg_1284));
  LUT2 #(
    .INIT(4'h2)) 
    \out_w_0_mid2_reg_1284[4]_i_2 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln23_reg_1185_reg_n_5_[0] ),
        .O(add_ln24_1_reg_12490));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \out_w_0_mid2_reg_1284[4]_i_3 
       (.I0(out_w_reg_1487[4]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\icmp_ln23_reg_1185_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out_w_0_reg_351[4]),
        .O(\out_w_0_mid2_reg_1284[4]_i_3_n_5 ));
  FDRE \out_w_0_mid2_reg_1284_reg[0] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(\out_w_0_mid2_reg_1284[0]_i_1_n_5 ),
        .Q(\out_w_0_mid2_reg_1284_reg_n_5_[0] ),
        .R(out_w_0_mid2_reg_1284));
  FDRE \out_w_0_mid2_reg_1284_reg[1] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(\out_w_0_mid2_reg_1284[1]_i_1_n_5 ),
        .Q(\out_w_0_mid2_reg_1284_reg_n_5_[1] ),
        .R(out_w_0_mid2_reg_1284));
  FDRE \out_w_0_mid2_reg_1284_reg[2] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(\out_w_0_mid2_reg_1284[2]_i_1_n_5 ),
        .Q(\out_w_0_mid2_reg_1284_reg_n_5_[2] ),
        .R(out_w_0_mid2_reg_1284));
  FDRE \out_w_0_mid2_reg_1284_reg[3] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(\out_w_0_mid2_reg_1284[3]_i_1_n_5 ),
        .Q(\out_w_0_mid2_reg_1284_reg_n_5_[3] ),
        .R(out_w_0_mid2_reg_1284));
  FDRE \out_w_0_mid2_reg_1284_reg[4] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(\out_w_0_mid2_reg_1284[4]_i_3_n_5 ),
        .Q(\out_w_0_mid2_reg_1284_reg_n_5_[4] ),
        .R(out_w_0_mid2_reg_1284));
  LUT5 #(
    .INIT(32'h88088888)) 
    \out_w_0_reg_351[4]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_depthwise_conv2d_fix_2_fu_426_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln23_reg_1185_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(ap_CS_fsm_pp0_stage1),
        .O(out_h_0_reg_340));
  LUT3 #(
    .INIT(8'h20)) 
    \out_w_0_reg_351[4]_i_2 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln23_reg_1185_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .O(out_h_0_reg_3400));
  FDRE \out_w_0_reg_351_reg[0] 
       (.C(ap_clk),
        .CE(out_h_0_reg_3400),
        .D(out_w_reg_1487[0]),
        .Q(out_w_0_reg_351[0]),
        .R(out_h_0_reg_340));
  FDRE \out_w_0_reg_351_reg[1] 
       (.C(ap_clk),
        .CE(out_h_0_reg_3400),
        .D(out_w_reg_1487[1]),
        .Q(out_w_0_reg_351[1]),
        .R(out_h_0_reg_340));
  FDRE \out_w_0_reg_351_reg[2] 
       (.C(ap_clk),
        .CE(out_h_0_reg_3400),
        .D(out_w_reg_1487[2]),
        .Q(out_w_0_reg_351[2]),
        .R(out_h_0_reg_340));
  FDRE \out_w_0_reg_351_reg[3] 
       (.C(ap_clk),
        .CE(out_h_0_reg_3400),
        .D(out_w_reg_1487[3]),
        .Q(out_w_0_reg_351[3]),
        .R(out_h_0_reg_340));
  FDRE \out_w_0_reg_351_reg[4] 
       (.C(ap_clk),
        .CE(out_h_0_reg_3400),
        .D(out_w_reg_1487[4]),
        .Q(out_w_0_reg_351[4]),
        .R(out_h_0_reg_340));
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_reg_1487[0]_i_1 
       (.I0(\out_w_0_mid2_reg_1284_reg_n_5_[0] ),
        .O(\out_w_reg_1487[0]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \out_w_reg_1487[1]_i_1 
       (.I0(\out_w_0_mid2_reg_1284_reg_n_5_[0] ),
        .I1(\out_w_0_mid2_reg_1284_reg_n_5_[1] ),
        .O(\out_w_reg_1487[1]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \out_w_reg_1487[2]_i_1 
       (.I0(\out_w_0_mid2_reg_1284_reg_n_5_[0] ),
        .I1(\out_w_0_mid2_reg_1284_reg_n_5_[1] ),
        .I2(\out_w_0_mid2_reg_1284_reg_n_5_[2] ),
        .O(\out_w_reg_1487[2]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_w_reg_1487[3]_i_1 
       (.I0(\out_w_0_mid2_reg_1284_reg_n_5_[1] ),
        .I1(\out_w_0_mid2_reg_1284_reg_n_5_[0] ),
        .I2(\out_w_0_mid2_reg_1284_reg_n_5_[2] ),
        .I3(\out_w_0_mid2_reg_1284_reg_n_5_[3] ),
        .O(\out_w_reg_1487[3]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out_w_reg_1487[4]_i_1 
       (.I0(\out_w_0_mid2_reg_1284_reg_n_5_[2] ),
        .I1(\out_w_0_mid2_reg_1284_reg_n_5_[0] ),
        .I2(\out_w_0_mid2_reg_1284_reg_n_5_[1] ),
        .I3(\out_w_0_mid2_reg_1284_reg_n_5_[3] ),
        .I4(\out_w_0_mid2_reg_1284_reg_n_5_[4] ),
        .O(\out_w_reg_1487[4]_i_1_n_5 ));
  FDRE \out_w_reg_1487_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(\out_w_reg_1487[0]_i_1_n_5 ),
        .Q(out_w_reg_1487[0]),
        .R(1'b0));
  FDRE \out_w_reg_1487_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(\out_w_reg_1487[1]_i_1_n_5 ),
        .Q(out_w_reg_1487[1]),
        .R(1'b0));
  FDRE \out_w_reg_1487_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(\out_w_reg_1487[2]_i_1_n_5 ),
        .Q(out_w_reg_1487[2]),
        .R(1'b0));
  FDRE \out_w_reg_1487_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(\out_w_reg_1487[3]_i_1_n_5 ),
        .Q(out_w_reg_1487[3]),
        .R(1'b0));
  FDRE \out_w_reg_1487_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(\out_w_reg_1487[4]_i_1_n_5 ),
        .Q(out_w_reg_1487[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA88AA80)) 
    q0_reg_i_1
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(input_r_ce04),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(q0_reg_i_20_n_5),
        .O(SeparableConv2D_1_w_s_ce0));
  LUT6 #(
    .INIT(64'hF0F0F0F0CC555555)) 
    q0_reg_i_10
       (.I0(q0_reg_i_28_n_5),
        .I1(add_ln24_5_reg_1362[0]),
        .I2(add_ln24_6_reg_1406[0]),
        .I3(\ap_CS_fsm_reg[5]_0 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(input_r_ce04),
        .O(ADDRARDADDR[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_11
       (.I0(add_ln24_7_reg_1411[7]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(q0_reg_i_29_n_5),
        .O(\add_ln24_7_reg_1411_reg[7]_0 [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_12
       (.I0(add_ln24_7_reg_1411[6]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(q0_reg_i_30_n_5),
        .O(\add_ln24_7_reg_1411_reg[7]_0 [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_13
       (.I0(add_ln24_7_reg_1411[5]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(q0_reg_i_31_n_5),
        .O(\add_ln24_7_reg_1411_reg[7]_0 [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_14
       (.I0(add_ln24_7_reg_1411[4]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(q0_reg_i_32_n_5),
        .O(\add_ln24_7_reg_1411_reg[7]_0 [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_15
       (.I0(add_ln24_7_reg_1411[3]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(q0_reg_i_33_n_5),
        .O(\add_ln24_7_reg_1411_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_16
       (.I0(add_ln24_7_reg_1411[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(q0_reg_i_34_n_5),
        .O(\add_ln24_7_reg_1411_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_17
       (.I0(add_ln24_7_reg_1411[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(q0_reg_i_35_n_5),
        .O(\add_ln24_7_reg_1411_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    q0_reg_i_18
       (.I0(add_ln24_7_reg_1411[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(q0_reg_i_36_n_5),
        .O(\add_ln24_7_reg_1411_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_19
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(input_r_ce04));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA88AA80)) 
    q0_reg_i_1__0
       (.I0(Q[6]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(input_r_ce04),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(q0_reg_i_20_n_5),
        .O(SeparableConv2D_4_w_s_ce0));
  LUT6 #(
    .INIT(64'hAAA0AAA0AAA0AA80)) 
    q0_reg_i_2
       (.I0(Q[2]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(input_r_ce04),
        .I4(\ap_CS_fsm_reg[5]_0 ),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(SeparableConv2D_1_w_s_ce1));
  LUT3 #(
    .INIT(8'hC8)) 
    q0_reg_i_20
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm_reg[5]_0 ),
        .O(q0_reg_i_20_n_5));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    q0_reg_i_21
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(data4[7]),
        .I2(add_ln24_2_reg_1254[7]),
        .I3(add_ln24_3_reg_1316[7]),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter0),
        .O(q0_reg_i_21_n_5));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    q0_reg_i_22
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(data4[6]),
        .I2(add_ln24_2_reg_1254[6]),
        .I3(add_ln24_3_reg_1316[6]),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter0),
        .O(q0_reg_i_22_n_5));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    q0_reg_i_23
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(data4[5]),
        .I2(add_ln24_2_reg_1254[5]),
        .I3(add_ln24_3_reg_1316[5]),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter0),
        .O(q0_reg_i_23_n_5));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    q0_reg_i_24
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(data4[4]),
        .I2(add_ln24_2_reg_1254[4]),
        .I3(add_ln24_3_reg_1316[4]),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter0),
        .O(q0_reg_i_24_n_5));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    q0_reg_i_25
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(data4[3]),
        .I2(add_ln24_2_reg_1254[3]),
        .I3(add_ln24_3_reg_1316[3]),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter0),
        .O(q0_reg_i_25_n_5));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    q0_reg_i_26
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(data4[2]),
        .I2(add_ln24_2_reg_1254[2]),
        .I3(add_ln24_3_reg_1316[2]),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter0),
        .O(q0_reg_i_26_n_5));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    q0_reg_i_27
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(data4[1]),
        .I2(add_ln24_2_reg_1254[1]),
        .I3(add_ln24_3_reg_1316[1]),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter0),
        .O(q0_reg_i_27_n_5));
  LUT6 #(
    .INIT(64'h00FF1B1B33333333)) 
    q0_reg_i_28
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(data4[0]),
        .I2(add_ln24_2_reg_1254[0]),
        .I3(add_ln24_3_reg_1316[0]),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter0),
        .O(q0_reg_i_28_n_5));
  LUT6 #(
    .INIT(64'hFFE2AAAA00E2AAAA)) 
    q0_reg_i_29
       (.I0(add_ln24_1_reg_1249[7]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(add_ln24_reg_1301[7]),
        .I3(\ap_CS_fsm_reg[5]_0 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(add_ln24_4_reg_1357[7]),
        .O(q0_reg_i_29_n_5));
  LUT6 #(
    .INIT(64'hAAA0AAA0AAA0AA80)) 
    q0_reg_i_2__0
       (.I0(Q[6]),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(input_r_ce04),
        .I4(\ap_CS_fsm_reg[5]_0 ),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(SeparableConv2D_4_w_s_ce1));
  LUT6 #(
    .INIT(64'hF0F0F0F0CC555555)) 
    q0_reg_i_3
       (.I0(q0_reg_i_21_n_5),
        .I1(add_ln24_5_reg_1362[7]),
        .I2(add_ln24_6_reg_1406[7]),
        .I3(\ap_CS_fsm_reg[5]_0 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(input_r_ce04),
        .O(ADDRARDADDR[7]));
  LUT6 #(
    .INIT(64'hFFE2AAAA00E2AAAA)) 
    q0_reg_i_30
       (.I0(add_ln24_1_reg_1249[6]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(add_ln24_reg_1301[6]),
        .I3(\ap_CS_fsm_reg[5]_0 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(add_ln24_4_reg_1357[6]),
        .O(q0_reg_i_30_n_5));
  LUT6 #(
    .INIT(64'hFFE2AAAA00E2AAAA)) 
    q0_reg_i_31
       (.I0(add_ln24_1_reg_1249[5]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(add_ln24_reg_1301[5]),
        .I3(\ap_CS_fsm_reg[5]_0 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(add_ln24_4_reg_1357[5]),
        .O(q0_reg_i_31_n_5));
  LUT6 #(
    .INIT(64'hFFE2AAAA00E2AAAA)) 
    q0_reg_i_32
       (.I0(add_ln24_1_reg_1249[4]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(add_ln24_reg_1301[4]),
        .I3(\ap_CS_fsm_reg[5]_0 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(add_ln24_4_reg_1357[4]),
        .O(q0_reg_i_32_n_5));
  LUT6 #(
    .INIT(64'hFFE2AAAA00E2AAAA)) 
    q0_reg_i_33
       (.I0(add_ln24_1_reg_1249[3]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(add_ln24_reg_1301[3]),
        .I3(\ap_CS_fsm_reg[5]_0 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(add_ln24_4_reg_1357[3]),
        .O(q0_reg_i_33_n_5));
  LUT6 #(
    .INIT(64'hFFE2AAAA00E2AAAA)) 
    q0_reg_i_34
       (.I0(add_ln24_1_reg_1249[2]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(add_ln24_reg_1301[2]),
        .I3(\ap_CS_fsm_reg[5]_0 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(add_ln24_4_reg_1357[2]),
        .O(q0_reg_i_34_n_5));
  LUT6 #(
    .INIT(64'hFFE2AAAA00E2AAAA)) 
    q0_reg_i_35
       (.I0(add_ln24_1_reg_1249[1]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(add_ln24_reg_1301[1]),
        .I3(\ap_CS_fsm_reg[5]_0 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(add_ln24_4_reg_1357[1]),
        .O(q0_reg_i_35_n_5));
  LUT6 #(
    .INIT(64'hFFE2AAAA00E2AAAA)) 
    q0_reg_i_36
       (.I0(add_ln24_1_reg_1249[0]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(add_ln24_reg_1301[0]),
        .I3(\ap_CS_fsm_reg[5]_0 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(add_ln24_4_reg_1357[0]),
        .O(q0_reg_i_36_n_5));
  LUT6 #(
    .INIT(64'hF0F0F0F0CC555555)) 
    q0_reg_i_4
       (.I0(q0_reg_i_22_n_5),
        .I1(add_ln24_5_reg_1362[6]),
        .I2(add_ln24_6_reg_1406[6]),
        .I3(\ap_CS_fsm_reg[5]_0 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(input_r_ce04),
        .O(ADDRARDADDR[6]));
  LUT6 #(
    .INIT(64'hF0F0F0F0CC555555)) 
    q0_reg_i_5
       (.I0(q0_reg_i_23_n_5),
        .I1(add_ln24_5_reg_1362[5]),
        .I2(add_ln24_6_reg_1406[5]),
        .I3(\ap_CS_fsm_reg[5]_0 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(input_r_ce04),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'hF0F0F0F0CC555555)) 
    q0_reg_i_6
       (.I0(q0_reg_i_24_n_5),
        .I1(add_ln24_5_reg_1362[4]),
        .I2(add_ln24_6_reg_1406[4]),
        .I3(\ap_CS_fsm_reg[5]_0 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(input_r_ce04),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'hF0F0F0F0CC555555)) 
    q0_reg_i_7
       (.I0(q0_reg_i_25_n_5),
        .I1(add_ln24_5_reg_1362[3]),
        .I2(add_ln24_6_reg_1406[3]),
        .I3(\ap_CS_fsm_reg[5]_0 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(input_r_ce04),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'hF0F0F0F0CC555555)) 
    q0_reg_i_8
       (.I0(q0_reg_i_26_n_5),
        .I1(add_ln24_5_reg_1362[2]),
        .I2(add_ln24_6_reg_1406[2]),
        .I3(\ap_CS_fsm_reg[5]_0 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(input_r_ce04),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'hF0F0F0F0CC555555)) 
    q0_reg_i_9
       (.I0(q0_reg_i_27_n_5),
        .I1(add_ln24_5_reg_1362[1]),
        .I2(add_ln24_6_reg_1406[1]),
        .I3(\ap_CS_fsm_reg[5]_0 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(input_r_ce04),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'h00000000EFEEEFFF)) 
    ram_reg_0_i_101
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(add_ln40_9_reg_1553_reg_n_100),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ram_reg_0_i_207_n_5),
        .I5(ram_reg_0_2),
        .O(\ap_CS_fsm_reg[21]_9 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    ram_reg_0_i_121
       (.I0(grp_depthwise_conv2d_fix_1_fu_450_input_r_address1[0]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(add_ln40_9_reg_1553_reg_n_110),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ram_reg_0_i_229_n_5),
        .O(\ap_CS_fsm_reg[21] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0057FF57)) 
    ram_reg_0_i_133
       (.I0(grp_depthwise_conv2d_fix_2_fu_426_input_r_ce0),
        .I1(Q[6]),
        .I2(Q[2]),
        .I3(ram_reg_0),
        .I4(grp_depthwise_conv2d_fix_1_fu_450_input_r_ce0),
        .I5(Q[0]),
        .O(\ap_CS_fsm_reg[37] ));
  LUT6 #(
    .INIT(64'hAAFFAAFFAAFFABFF)) 
    ram_reg_0_i_138
       (.I0(ram_reg_0_i_40),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT5 #(
    .INIT(32'hF0F0CC55)) 
    ram_reg_0_i_142
       (.I0(ram_reg_0_i_242_n_5),
        .I1(add_ln40_8_reg_1548_reg_n_97),
        .I2(add_ln40_10_reg_1558_reg_n_97),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(\ap_CS_fsm_reg[5]_0 ),
        .O(add_ln40_8_reg_1548_reg_0[2]));
  LUT5 #(
    .INIT(32'hF0F0CC55)) 
    ram_reg_0_i_146
       (.I0(ram_reg_0_i_246_n_5),
        .I1(add_ln40_8_reg_1548_reg_n_98),
        .I2(add_ln40_10_reg_1558_reg_n_98),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(\ap_CS_fsm_reg[5]_0 ),
        .O(add_ln40_8_reg_1548_reg_0[1]));
  LUT6 #(
    .INIT(64'hABEFBBFFAAEEBAFE)) 
    ram_reg_0_i_149
       (.I0(ram_reg_0_1),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(add_ln40_10_reg_1558_reg_n_99),
        .I4(add_ln40_8_reg_1548_reg_n_99),
        .I5(ram_reg_0_i_249_n_5),
        .O(\ap_CS_fsm_reg[5]_11 ));
  LUT5 #(
    .INIT(32'hF0F0CC55)) 
    ram_reg_0_i_150
       (.I0(ram_reg_0_i_250_n_5),
        .I1(add_ln40_8_reg_1548_reg_n_100),
        .I2(add_ln40_10_reg_1558_reg_n_100),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(\ap_CS_fsm_reg[5]_0 ),
        .O(add_ln40_8_reg_1548_reg_0[0]));
  LUT5 #(
    .INIT(32'hF0F0CC55)) 
    ram_reg_0_i_154
       (.I0(ram_reg_0_i_254_n_5),
        .I1(add_ln40_8_reg_1548_reg_n_101),
        .I2(add_ln40_10_reg_1558_reg_n_101),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(\ap_CS_fsm_reg[5]_0 ),
        .O(grp_depthwise_conv2d_fix_2_fu_426_input_r_address0[9]));
  LUT5 #(
    .INIT(32'hF0F0CC55)) 
    ram_reg_0_i_159
       (.I0(ram_reg_0_i_259_n_5),
        .I1(add_ln40_8_reg_1548_reg_n_102),
        .I2(add_ln40_10_reg_1558_reg_n_102),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(\ap_CS_fsm_reg[5]_0 ),
        .O(grp_depthwise_conv2d_fix_2_fu_426_input_r_address0[8]));
  LUT5 #(
    .INIT(32'hF0F0CC55)) 
    ram_reg_0_i_164
       (.I0(ram_reg_0_i_264_n_5),
        .I1(add_ln40_8_reg_1548_reg_n_103),
        .I2(add_ln40_10_reg_1558_reg_n_103),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(\ap_CS_fsm_reg[5]_0 ),
        .O(grp_depthwise_conv2d_fix_2_fu_426_input_r_address0[7]));
  LUT5 #(
    .INIT(32'hF0F0CC55)) 
    ram_reg_0_i_169
       (.I0(ram_reg_0_i_269_n_5),
        .I1(add_ln40_8_reg_1548_reg_n_104),
        .I2(add_ln40_10_reg_1558_reg_n_104),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(\ap_CS_fsm_reg[5]_0 ),
        .O(grp_depthwise_conv2d_fix_2_fu_426_input_r_address0[6]));
  LUT6 #(
    .INIT(64'h000000005555FD5D)) 
    ram_reg_0_i_17
       (.I0(ram_reg_0_3),
        .I1(ram_reg_0_i_93_n_5),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(add_ln40_9_reg_1553_reg_n_97),
        .I4(ram_reg_0_1),
        .I5(ram_reg_0_6),
        .O(ADDRBWRADDR[2]));
  LUT5 #(
    .INIT(32'hF0F0CC55)) 
    ram_reg_0_i_174
       (.I0(ram_reg_0_i_274_n_5),
        .I1(add_ln40_8_reg_1548_reg_n_105),
        .I2(add_ln40_10_reg_1558_reg_n_105),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(\ap_CS_fsm_reg[5]_0 ),
        .O(grp_depthwise_conv2d_fix_2_fu_426_input_r_address0[5]));
  LUT6 #(
    .INIT(64'h000000005555FD5D)) 
    ram_reg_0_i_18
       (.I0(ram_reg_0_3),
        .I1(ram_reg_0_i_96_n_5),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(add_ln40_9_reg_1553_reg_n_98),
        .I4(ram_reg_0_1),
        .I5(ram_reg_0_5),
        .O(ADDRBWRADDR[1]));
  LUT5 #(
    .INIT(32'hF0F0CC55)) 
    ram_reg_0_i_181
       (.I0(ram_reg_0_i_281_n_5),
        .I1(add_ln40_8_reg_1548_reg_n_106),
        .I2(add_ln40_10_reg_1558_reg_n_106),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(\ap_CS_fsm_reg[5]_0 ),
        .O(grp_depthwise_conv2d_fix_2_fu_426_input_r_address0[4]));
  LUT5 #(
    .INIT(32'hF0F0CC55)) 
    ram_reg_0_i_184
       (.I0(ram_reg_0_i_284_n_5),
        .I1(add_ln40_8_reg_1548_reg_n_107),
        .I2(add_ln40_10_reg_1558_reg_n_107),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(\ap_CS_fsm_reg[5]_0 ),
        .O(grp_depthwise_conv2d_fix_2_fu_426_input_r_address0[3]));
  LUT6 #(
    .INIT(64'h000000005555FD5D)) 
    ram_reg_0_i_19
       (.I0(ram_reg_0_3),
        .I1(ram_reg_0_i_98_n_5),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(add_ln40_9_reg_1553_reg_n_99),
        .I4(ram_reg_0_1),
        .I5(ram_reg_0_4),
        .O(ADDRBWRADDR[0]));
  LUT5 #(
    .INIT(32'hF0F0CC55)) 
    ram_reg_0_i_191
       (.I0(ram_reg_0_i_291_n_5),
        .I1(add_ln40_8_reg_1548_reg_n_108),
        .I2(add_ln40_10_reg_1558_reg_n_108),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(\ap_CS_fsm_reg[5]_0 ),
        .O(grp_depthwise_conv2d_fix_2_fu_426_input_r_address0[2]));
  LUT5 #(
    .INIT(32'hF0F0CC55)) 
    ram_reg_0_i_194
       (.I0(ram_reg_0_i_294_n_5),
        .I1(add_ln40_8_reg_1548_reg_n_109),
        .I2(add_ln40_10_reg_1558_reg_n_109),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(\ap_CS_fsm_reg[5]_0 ),
        .O(grp_depthwise_conv2d_fix_2_fu_426_input_r_address0[1]));
  LUT5 #(
    .INIT(32'hF0F0CC55)) 
    ram_reg_0_i_199
       (.I0(ram_reg_0_i_299_n_5),
        .I1(add_ln40_8_reg_1548_reg_n_110),
        .I2(add_ln40_10_reg_1558_reg_n_110),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(\ap_CS_fsm_reg[5]_0 ),
        .O(grp_depthwise_conv2d_fix_2_fu_426_input_r_address0[0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_207
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(add_ln40_4_reg_1447_reg_n_100),
        .I2(add_ln40_5_reg_1508_reg_n_100),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(add_ln40_7_reg_1543_reg_n_100),
        .O(ram_reg_0_i_207_n_5));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    ram_reg_0_i_210
       (.I0(grp_depthwise_conv2d_fix_1_fu_450_input_r_address1[9]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(add_ln40_9_reg_1553_reg_n_101),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ram_reg_0_i_306_n_5),
        .O(\ap_CS_fsm_reg[21]_8 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    ram_reg_0_i_212
       (.I0(grp_depthwise_conv2d_fix_1_fu_450_input_r_address1[8]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(add_ln40_9_reg_1553_reg_n_102),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ram_reg_0_i_308_n_5),
        .O(\ap_CS_fsm_reg[21]_7 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    ram_reg_0_i_214
       (.I0(grp_depthwise_conv2d_fix_1_fu_450_input_r_address1[7]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(add_ln40_9_reg_1553_reg_n_103),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ram_reg_0_i_310_n_5),
        .O(\ap_CS_fsm_reg[21]_6 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    ram_reg_0_i_216
       (.I0(grp_depthwise_conv2d_fix_1_fu_450_input_r_address1[6]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(add_ln40_9_reg_1553_reg_n_104),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ram_reg_0_i_312_n_5),
        .O(\ap_CS_fsm_reg[21]_5 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    ram_reg_0_i_218
       (.I0(grp_depthwise_conv2d_fix_1_fu_450_input_r_address1[5]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(add_ln40_9_reg_1553_reg_n_105),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ram_reg_0_i_314_n_5),
        .O(\ap_CS_fsm_reg[21]_4 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    ram_reg_0_i_220
       (.I0(grp_depthwise_conv2d_fix_1_fu_450_input_r_address1[4]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(add_ln40_9_reg_1553_reg_n_106),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ram_reg_0_i_316_n_5),
        .O(\ap_CS_fsm_reg[21]_3 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    ram_reg_0_i_222
       (.I0(grp_depthwise_conv2d_fix_1_fu_450_input_r_address1[3]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(add_ln40_9_reg_1553_reg_n_107),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ram_reg_0_i_318_n_5),
        .O(\ap_CS_fsm_reg[21]_2 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    ram_reg_0_i_224
       (.I0(grp_depthwise_conv2d_fix_1_fu_450_input_r_address1[2]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(add_ln40_9_reg_1553_reg_n_108),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ram_reg_0_i_320_n_5),
        .O(\ap_CS_fsm_reg[21]_1 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    ram_reg_0_i_226
       (.I0(grp_depthwise_conv2d_fix_1_fu_450_input_r_address1[1]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(add_ln40_9_reg_1553_reg_n_109),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ram_reg_0_i_322_n_5),
        .O(\ap_CS_fsm_reg[21]_0 ));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_229
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(add_ln40_4_reg_1447_reg_n_110),
        .I2(add_ln40_5_reg_1508_reg_n_110),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(add_ln40_7_reg_1543_reg_n_110),
        .O(ram_reg_0_i_229_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    ram_reg_0_i_237
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(\ap_CS_fsm_reg[5]_0 ),
        .I5(ap_enable_reg_pp0_iter1),
        .O(grp_depthwise_conv2d_fix_2_fu_426_input_r_ce0));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    ram_reg_0_i_242
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(add_ln40_reg_1436_reg_n_97),
        .I2(add_ln40_2_reg_1498_reg_n_97),
        .I3(add_ln40_6_reg_1538_reg_n_97),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(ram_reg_0_i_242_n_5));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    ram_reg_0_i_246
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(add_ln40_reg_1436_reg_n_98),
        .I2(add_ln40_2_reg_1498_reg_n_98),
        .I3(add_ln40_6_reg_1538_reg_n_98),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(ram_reg_0_i_246_n_5));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    ram_reg_0_i_249
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(add_ln40_reg_1436_reg_n_99),
        .I2(add_ln40_2_reg_1498_reg_n_99),
        .I3(add_ln40_6_reg_1538_reg_n_99),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(ram_reg_0_i_249_n_5));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    ram_reg_0_i_250
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(add_ln40_reg_1436_reg_n_100),
        .I2(add_ln40_2_reg_1498_reg_n_100),
        .I3(add_ln40_6_reg_1538_reg_n_100),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(ram_reg_0_i_250_n_5));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    ram_reg_0_i_254
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(add_ln40_reg_1436_reg_n_101),
        .I2(add_ln40_2_reg_1498_reg_n_101),
        .I3(add_ln40_6_reg_1538_reg_n_101),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(ram_reg_0_i_254_n_5));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    ram_reg_0_i_259
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(add_ln40_reg_1436_reg_n_102),
        .I2(add_ln40_2_reg_1498_reg_n_102),
        .I3(add_ln40_6_reg_1538_reg_n_102),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(ram_reg_0_i_259_n_5));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    ram_reg_0_i_264
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(add_ln40_reg_1436_reg_n_103),
        .I2(add_ln40_2_reg_1498_reg_n_103),
        .I3(add_ln40_6_reg_1538_reg_n_103),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(ram_reg_0_i_264_n_5));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    ram_reg_0_i_269
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(add_ln40_reg_1436_reg_n_104),
        .I2(add_ln40_2_reg_1498_reg_n_104),
        .I3(add_ln40_6_reg_1538_reg_n_104),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(ram_reg_0_i_269_n_5));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    ram_reg_0_i_274
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(add_ln40_reg_1436_reg_n_105),
        .I2(add_ln40_2_reg_1498_reg_n_105),
        .I3(add_ln40_6_reg_1538_reg_n_105),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(ram_reg_0_i_274_n_5));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    ram_reg_0_i_281
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(add_ln40_reg_1436_reg_n_106),
        .I2(add_ln40_2_reg_1498_reg_n_106),
        .I3(add_ln40_6_reg_1538_reg_n_106),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(ram_reg_0_i_281_n_5));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    ram_reg_0_i_284
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(add_ln40_reg_1436_reg_n_107),
        .I2(add_ln40_2_reg_1498_reg_n_107),
        .I3(add_ln40_6_reg_1538_reg_n_107),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(ram_reg_0_i_284_n_5));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    ram_reg_0_i_291
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(add_ln40_reg_1436_reg_n_108),
        .I2(add_ln40_2_reg_1498_reg_n_108),
        .I3(add_ln40_6_reg_1538_reg_n_108),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(ram_reg_0_i_291_n_5));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    ram_reg_0_i_294
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(add_ln40_reg_1436_reg_n_109),
        .I2(add_ln40_2_reg_1498_reg_n_109),
        .I3(add_ln40_6_reg_1538_reg_n_109),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(ram_reg_0_i_294_n_5));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    ram_reg_0_i_299
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(add_ln40_reg_1436_reg_n_110),
        .I2(add_ln40_2_reg_1498_reg_n_110),
        .I3(add_ln40_6_reg_1538_reg_n_110),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(ram_reg_0_i_299_n_5));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_306
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(add_ln40_4_reg_1447_reg_n_101),
        .I2(add_ln40_5_reg_1508_reg_n_101),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(add_ln40_7_reg_1543_reg_n_101),
        .O(ram_reg_0_i_306_n_5));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_308
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(add_ln40_4_reg_1447_reg_n_102),
        .I2(add_ln40_5_reg_1508_reg_n_102),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(add_ln40_7_reg_1543_reg_n_102),
        .O(ram_reg_0_i_308_n_5));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_310
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(add_ln40_4_reg_1447_reg_n_103),
        .I2(add_ln40_5_reg_1508_reg_n_103),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(add_ln40_7_reg_1543_reg_n_103),
        .O(ram_reg_0_i_310_n_5));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_312
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(add_ln40_4_reg_1447_reg_n_104),
        .I2(add_ln40_5_reg_1508_reg_n_104),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(add_ln40_7_reg_1543_reg_n_104),
        .O(ram_reg_0_i_312_n_5));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_314
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(add_ln40_4_reg_1447_reg_n_105),
        .I2(add_ln40_5_reg_1508_reg_n_105),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(add_ln40_7_reg_1543_reg_n_105),
        .O(ram_reg_0_i_314_n_5));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_316
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(add_ln40_4_reg_1447_reg_n_106),
        .I2(add_ln40_5_reg_1508_reg_n_106),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(add_ln40_7_reg_1543_reg_n_106),
        .O(ram_reg_0_i_316_n_5));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_318
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(add_ln40_4_reg_1447_reg_n_107),
        .I2(add_ln40_5_reg_1508_reg_n_107),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(add_ln40_7_reg_1543_reg_n_107),
        .O(ram_reg_0_i_318_n_5));
  LUT6 #(
    .INIT(64'h0000000000FDFFFD)) 
    ram_reg_0_i_31__0
       (.I0(grp_depthwise_conv2d_fix_2_fu_426_output_r_address0[11]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(ram_reg_0_8[1]),
        .I5(ram_reg_0_0),
        .O(\add_ln48_reg_1563_pp0_iter2_reg_reg[11]_0 ));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_320
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(add_ln40_4_reg_1447_reg_n_108),
        .I2(add_ln40_5_reg_1508_reg_n_108),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(add_ln40_7_reg_1543_reg_n_108),
        .O(ram_reg_0_i_320_n_5));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_322
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(add_ln40_4_reg_1447_reg_n_109),
        .I2(add_ln40_5_reg_1508_reg_n_109),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(add_ln40_7_reg_1543_reg_n_109),
        .O(ram_reg_0_i_322_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    ram_reg_0_i_41
       (.I0(grp_depthwise_conv2d_fix_2_fu_426_output_r_address0[9]),
        .I1(ram_reg_0),
        .I2(ram_reg_0_7),
        .I3(Q[0]),
        .I4(ram_reg_0_8[0]),
        .I5(ram_reg_0_0),
        .O(\add_ln48_reg_1563_pp0_iter2_reg_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    ram_reg_0_i_53
       (.I0(grp_depthwise_conv2d_fix_2_fu_426_input_r_address0[9]),
        .I1(ram_reg_0),
        .I2(grp_depthwise_conv2d_fix_1_fu_450_input_r_address0[9]),
        .I3(Q[0]),
        .I4(grp_depthwise_conv2d_fix_fu_474_input_r_address0[9]),
        .I5(ram_reg_0_0),
        .O(\ap_CS_fsm_reg[5]_10 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    ram_reg_0_i_57
       (.I0(grp_depthwise_conv2d_fix_2_fu_426_input_r_address0[8]),
        .I1(ram_reg_0),
        .I2(grp_depthwise_conv2d_fix_1_fu_450_input_r_address0[8]),
        .I3(Q[0]),
        .I4(grp_depthwise_conv2d_fix_fu_474_input_r_address0[8]),
        .I5(ram_reg_0_0),
        .O(\ap_CS_fsm_reg[5]_9 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    ram_reg_0_i_61
       (.I0(grp_depthwise_conv2d_fix_2_fu_426_input_r_address0[7]),
        .I1(ram_reg_0),
        .I2(grp_depthwise_conv2d_fix_1_fu_450_input_r_address0[7]),
        .I3(Q[0]),
        .I4(grp_depthwise_conv2d_fix_fu_474_input_r_address0[7]),
        .I5(ram_reg_0_0),
        .O(\ap_CS_fsm_reg[5]_8 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    ram_reg_0_i_65
       (.I0(grp_depthwise_conv2d_fix_2_fu_426_input_r_address0[6]),
        .I1(ram_reg_0),
        .I2(grp_depthwise_conv2d_fix_1_fu_450_input_r_address0[6]),
        .I3(Q[0]),
        .I4(grp_depthwise_conv2d_fix_fu_474_input_r_address0[6]),
        .I5(ram_reg_0_0),
        .O(\ap_CS_fsm_reg[5]_7 ));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    ram_reg_0_i_69
       (.I0(grp_depthwise_conv2d_fix_2_fu_426_input_r_address0[5]),
        .I1(ram_reg_0),
        .I2(grp_depthwise_conv2d_fix_1_fu_450_input_r_address0[5]),
        .I3(Q[0]),
        .I4(grp_depthwise_conv2d_fix_fu_474_input_r_address0[5]),
        .I5(ram_reg_0_0),
        .O(\ap_CS_fsm_reg[5]_6 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    ram_reg_0_i_74
       (.I0(grp_depthwise_conv2d_fix_2_fu_426_input_r_address0[4]),
        .I1(ram_reg_0),
        .I2(grp_depthwise_conv2d_fix_1_fu_450_input_r_address0[4]),
        .I3(Q[0]),
        .I4(grp_depthwise_conv2d_fix_fu_474_input_r_address0[4]),
        .I5(ram_reg_0_0),
        .O(\ap_CS_fsm_reg[5]_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    ram_reg_0_i_77
       (.I0(grp_depthwise_conv2d_fix_2_fu_426_input_r_address0[3]),
        .I1(ram_reg_0),
        .I2(grp_depthwise_conv2d_fix_1_fu_450_input_r_address0[3]),
        .I3(Q[0]),
        .I4(grp_depthwise_conv2d_fix_fu_474_input_r_address0[3]),
        .I5(ram_reg_0_0),
        .O(\ap_CS_fsm_reg[5]_4 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    ram_reg_0_i_82
       (.I0(grp_depthwise_conv2d_fix_2_fu_426_input_r_address0[2]),
        .I1(ram_reg_0),
        .I2(grp_depthwise_conv2d_fix_1_fu_450_input_r_address0[2]),
        .I3(Q[0]),
        .I4(grp_depthwise_conv2d_fix_fu_474_input_r_address0[2]),
        .I5(ram_reg_0_0),
        .O(\ap_CS_fsm_reg[5]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    ram_reg_0_i_85
       (.I0(grp_depthwise_conv2d_fix_2_fu_426_input_r_address0[1]),
        .I1(ram_reg_0),
        .I2(grp_depthwise_conv2d_fix_1_fu_450_input_r_address0[1]),
        .I3(Q[0]),
        .I4(grp_depthwise_conv2d_fix_fu_474_input_r_address0[1]),
        .I5(ram_reg_0_0),
        .O(\ap_CS_fsm_reg[5]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE200E2)) 
    ram_reg_0_i_89__0
       (.I0(grp_depthwise_conv2d_fix_2_fu_426_input_r_address0[0]),
        .I1(ram_reg_0),
        .I2(grp_depthwise_conv2d_fix_1_fu_450_input_r_address0[0]),
        .I3(Q[0]),
        .I4(grp_depthwise_conv2d_fix_fu_474_input_r_address0[0]),
        .I5(ram_reg_0_0),
        .O(\ap_CS_fsm_reg[5]_1 ));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_93
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(add_ln40_4_reg_1447_reg_n_97),
        .I2(add_ln40_5_reg_1508_reg_n_97),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(add_ln40_7_reg_1543_reg_n_97),
        .O(ram_reg_0_i_93_n_5));
  LUT6 #(
    .INIT(64'hFFF1FFFFFFFFFFFF)) 
    ram_reg_0_i_94
       (.I0(Q[2]),
        .I1(Q[6]),
        .I2(ram_reg_0),
        .I3(\icmp_ln23_reg_1185_pp0_iter2_reg_reg_n_5_[0] ),
        .I4(\ap_CS_fsm_reg[5]_0 ),
        .I5(ap_enable_reg_pp0_iter2_reg_0),
        .O(\ap_CS_fsm_reg[13] ));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_96
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(add_ln40_4_reg_1447_reg_n_98),
        .I2(add_ln40_5_reg_1508_reg_n_98),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(add_ln40_7_reg_1543_reg_n_98),
        .O(ram_reg_0_i_96_n_5));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram_reg_0_i_98
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(add_ln40_4_reg_1447_reg_n_99),
        .I2(add_ln40_5_reg_1508_reg_n_99),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(add_ln40_7_reg_1543_reg_n_99),
        .O(ram_reg_0_i_98_n_5));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln24_1_reg_1234[1]_i_1 
       (.I0(out_d_reg_1189[1]),
        .I1(icmp_ln32_reg_1195),
        .I2(add_ln27_reg_1168[1]),
        .O(data4[1]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln24_1_reg_1234[2]_i_1 
       (.I0(out_d_reg_1189[2]),
        .I1(icmp_ln32_reg_1195),
        .I2(add_ln27_reg_1168[2]),
        .O(data4[2]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln24_1_reg_1234[3]_i_1 
       (.I0(add_ln27_1_reg_1209[3]),
        .I1(icmp_ln32_reg_1195),
        .I2(add_ln27_reg_1168[3]),
        .O(data4[3]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln24_1_reg_1234[4]_i_1 
       (.I0(add_ln27_1_reg_1209[4]),
        .I1(icmp_ln32_reg_1195),
        .I2(add_ln27_reg_1168[4]),
        .O(data4[4]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln24_1_reg_1234[5]_i_1 
       (.I0(add_ln27_1_reg_1209[5]),
        .I1(icmp_ln32_reg_1195),
        .I2(add_ln27_reg_1168[5]),
        .O(data4[5]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln24_1_reg_1234[6]_i_1 
       (.I0(add_ln27_1_reg_1209[6]),
        .I1(icmp_ln32_reg_1195),
        .I2(add_ln27_reg_1168[6]),
        .O(data4[6]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln24_1_reg_1234[7]_i_1 
       (.I0(add_ln27_1_reg_1209[7]),
        .I1(icmp_ln32_reg_1195),
        .I2(add_ln27_reg_1168[7]),
        .O(data4[7]));
  FDRE \select_ln24_1_reg_1234_reg[1] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(data4[1]),
        .Q(select_ln24_1_reg_1234[1]),
        .R(1'b0));
  FDRE \select_ln24_1_reg_1234_reg[2] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(data4[2]),
        .Q(select_ln24_1_reg_1234[2]),
        .R(1'b0));
  FDRE \select_ln24_1_reg_1234_reg[3] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(data4[3]),
        .Q(select_ln24_1_reg_1234[3]),
        .R(1'b0));
  FDRE \select_ln24_1_reg_1234_reg[4] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(data4[4]),
        .Q(select_ln24_1_reg_1234[4]),
        .R(1'b0));
  FDRE \select_ln24_1_reg_1234_reg[5] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(data4[5]),
        .Q(select_ln24_1_reg_1234[5]),
        .R(1'b0));
  FDRE \select_ln24_1_reg_1234_reg[6] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(data4[6]),
        .Q(select_ln24_1_reg_1234[6]),
        .R(1'b0));
  FDRE \select_ln24_1_reg_1234_reg[7] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(data4[7]),
        .Q(select_ln24_1_reg_1234[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln24_2_reg_1416[0]_i_1 
       (.I0(out_d_reg_1189[0]),
        .I1(icmp_ln32_reg_1195),
        .I2(out_d_0_reg_316[0]),
        .O(select_ln24_2_fu_736_p3[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln24_2_reg_1416[1]_i_1 
       (.I0(out_d_reg_1189[1]),
        .I1(icmp_ln32_reg_1195),
        .I2(out_d_0_reg_316[1]),
        .O(select_ln24_2_fu_736_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln24_2_reg_1416[2]_i_1 
       (.I0(out_d_reg_1189[2]),
        .I1(icmp_ln32_reg_1195),
        .I2(out_d_0_reg_316[2]),
        .O(select_ln24_2_fu_736_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln24_2_reg_1416[3]_i_1 
       (.I0(out_d_reg_1189[3]),
        .I1(icmp_ln32_reg_1195),
        .I2(out_d_0_reg_316[3]),
        .O(select_ln24_2_fu_736_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln24_2_reg_1416[4]_i_1 
       (.I0(out_d_reg_1189[4]),
        .I1(icmp_ln32_reg_1195),
        .I2(out_d_0_reg_316[4]),
        .O(select_ln24_2_fu_736_p3[4]));
  FDRE \select_ln24_2_reg_1416_reg[0] 
       (.C(ap_clk),
        .CE(kernel_load_1_reg_13860),
        .D(select_ln24_2_fu_736_p3[0]),
        .Q(\select_ln24_2_reg_1416_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \select_ln24_2_reg_1416_reg[1] 
       (.C(ap_clk),
        .CE(kernel_load_1_reg_13860),
        .D(select_ln24_2_fu_736_p3[1]),
        .Q(\select_ln24_2_reg_1416_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \select_ln24_2_reg_1416_reg[2] 
       (.C(ap_clk),
        .CE(kernel_load_1_reg_13860),
        .D(select_ln24_2_fu_736_p3[2]),
        .Q(\select_ln24_2_reg_1416_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \select_ln24_2_reg_1416_reg[3] 
       (.C(ap_clk),
        .CE(kernel_load_1_reg_13860),
        .D(select_ln24_2_fu_736_p3[3]),
        .Q(\select_ln24_2_reg_1416_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \select_ln24_2_reg_1416_reg[4] 
       (.C(ap_clk),
        .CE(kernel_load_1_reg_13860),
        .D(select_ln24_2_fu_736_p3[4]),
        .Q(select_ln24_2_reg_1416),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h90090000)) 
    \select_ln24_7_reg_1271[0]_i_1 
       (.I0(empty_reg_1148[4]),
        .I1(\out_w_0_mid2_reg_1284[4]_i_3_n_5 ),
        .I2(\out_w_0_mid2_reg_1284[1]_i_1_n_5 ),
        .I3(empty_reg_1148[1]),
        .I4(\select_ln24_7_reg_1271[0]_i_2_n_5 ),
        .O(select_ln24_7_fu_575_p3));
  LUT6 #(
    .INIT(64'h0000000000008A80)) 
    \select_ln24_7_reg_1271[0]_i_2 
       (.I0(\out_w_0_mid2_reg_1284[2]_i_1_n_5 ),
        .I1(out_w_reg_1487[3]),
        .I2(out_h_0_reg_3400),
        .I3(out_w_0_reg_351[3]),
        .I4(icmp_ln32_reg_1195),
        .I5(\out_w_0_mid2_reg_1284[0]_i_1_n_5 ),
        .O(\select_ln24_7_reg_1271[0]_i_2_n_5 ));
  FDRE \select_ln24_7_reg_1271_reg[0] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(select_ln24_7_fu_575_p3),
        .Q(select_ln24_7_reg_1271),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h0000AEA2)) 
    \select_ln24_reg_1229[0]_i_1 
       (.I0(\out_h_0_reg_340_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln23_reg_1185_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(select_ln32_reg_1477[0]),
        .I4(icmp_ln32_reg_1195),
        .O(select_ln24_fu_528_p3[0]));
  LUT5 #(
    .INIT(32'h0000AEA2)) 
    \select_ln24_reg_1229[1]_i_1 
       (.I0(\out_h_0_reg_340_reg_n_5_[1] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln23_reg_1185_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(select_ln32_reg_1477[1]),
        .I4(icmp_ln32_reg_1195),
        .O(select_ln24_fu_528_p3[1]));
  LUT5 #(
    .INIT(32'h0000AEA2)) 
    \select_ln24_reg_1229[2]_i_1 
       (.I0(\out_h_0_reg_340_reg_n_5_[2] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln23_reg_1185_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(select_ln32_reg_1477[2]),
        .I4(icmp_ln32_reg_1195),
        .O(select_ln24_fu_528_p3[2]));
  LUT5 #(
    .INIT(32'h0000AEA2)) 
    \select_ln24_reg_1229[3]_i_1 
       (.I0(\out_h_0_reg_340_reg_n_5_[3] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln23_reg_1185_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(select_ln32_reg_1477[3]),
        .I4(icmp_ln32_reg_1195),
        .O(select_ln24_fu_528_p3[3]));
  LUT5 #(
    .INIT(32'h0000AEA2)) 
    \select_ln24_reg_1229[4]_i_1 
       (.I0(\out_h_0_reg_340_reg_n_5_[4] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln23_reg_1185_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(select_ln32_reg_1477[4]),
        .I4(icmp_ln32_reg_1195),
        .O(select_ln24_fu_528_p3[4]));
  FDRE \select_ln24_reg_1229_reg[0] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(select_ln24_fu_528_p3[0]),
        .Q(select_ln24_reg_1229[0]),
        .R(1'b0));
  FDRE \select_ln24_reg_1229_reg[1] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(select_ln24_fu_528_p3[1]),
        .Q(select_ln24_reg_1229[1]),
        .R(1'b0));
  FDRE \select_ln24_reg_1229_reg[2] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(select_ln24_fu_528_p3[2]),
        .Q(select_ln24_reg_1229[2]),
        .R(1'b0));
  FDRE \select_ln24_reg_1229_reg[3] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(select_ln24_fu_528_p3[3]),
        .Q(select_ln24_reg_1229[3]),
        .R(1'b0));
  FDRE \select_ln24_reg_1229_reg[4] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_12490),
        .D(select_ln24_fu_528_p3[4]),
        .Q(select_ln24_reg_1229[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0800)) 
    \select_ln32_13_reg_1452[9]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(\icmp_ln23_reg_1185_reg_n_5_[0] ),
        .I3(icmp_ln32_reg_1195),
        .O(select_ln32_13_reg_1452));
  LUT3 #(
    .INIT(8'h40)) 
    \select_ln32_13_reg_1452[9]_i_2 
       (.I0(\icmp_ln23_reg_1185_reg_n_5_[0] ),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(ap_enable_reg_pp0_iter0),
        .O(kernel_load_1_reg_13860));
  FDSE \select_ln32_13_reg_1452_reg[0] 
       (.C(ap_clk),
        .CE(kernel_load_1_reg_13860),
        .D(add_ln32_1_reg_1291[0]),
        .Q(\select_ln32_13_reg_1452_reg_n_5_[0] ),
        .S(select_ln32_13_reg_1452));
  FDRE \select_ln32_13_reg_1452_reg[1] 
       (.C(ap_clk),
        .CE(kernel_load_1_reg_13860),
        .D(add_ln32_1_reg_1291[1]),
        .Q(\select_ln32_13_reg_1452_reg_n_5_[1] ),
        .R(select_ln32_13_reg_1452));
  FDRE \select_ln32_13_reg_1452_reg[2] 
       (.C(ap_clk),
        .CE(kernel_load_1_reg_13860),
        .D(add_ln32_1_reg_1291[2]),
        .Q(\select_ln32_13_reg_1452_reg_n_5_[2] ),
        .R(select_ln32_13_reg_1452));
  FDRE \select_ln32_13_reg_1452_reg[3] 
       (.C(ap_clk),
        .CE(kernel_load_1_reg_13860),
        .D(add_ln32_1_reg_1291[3]),
        .Q(\select_ln32_13_reg_1452_reg_n_5_[3] ),
        .R(select_ln32_13_reg_1452));
  FDRE \select_ln32_13_reg_1452_reg[4] 
       (.C(ap_clk),
        .CE(kernel_load_1_reg_13860),
        .D(add_ln32_1_reg_1291[4]),
        .Q(\select_ln32_13_reg_1452_reg_n_5_[4] ),
        .R(select_ln32_13_reg_1452));
  FDRE \select_ln32_13_reg_1452_reg[5] 
       (.C(ap_clk),
        .CE(kernel_load_1_reg_13860),
        .D(add_ln32_1_reg_1291[5]),
        .Q(\select_ln32_13_reg_1452_reg_n_5_[5] ),
        .R(select_ln32_13_reg_1452));
  FDRE \select_ln32_13_reg_1452_reg[6] 
       (.C(ap_clk),
        .CE(kernel_load_1_reg_13860),
        .D(add_ln32_1_reg_1291[6]),
        .Q(\select_ln32_13_reg_1452_reg_n_5_[6] ),
        .R(select_ln32_13_reg_1452));
  FDRE \select_ln32_13_reg_1452_reg[7] 
       (.C(ap_clk),
        .CE(kernel_load_1_reg_13860),
        .D(add_ln32_1_reg_1291[7]),
        .Q(\select_ln32_13_reg_1452_reg_n_5_[7] ),
        .R(select_ln32_13_reg_1452));
  FDRE \select_ln32_13_reg_1452_reg[8] 
       (.C(ap_clk),
        .CE(kernel_load_1_reg_13860),
        .D(add_ln32_1_reg_1291[8]),
        .Q(\select_ln32_13_reg_1452_reg_n_5_[8] ),
        .R(select_ln32_13_reg_1452));
  FDRE \select_ln32_13_reg_1452_reg[9] 
       (.C(ap_clk),
        .CE(kernel_load_1_reg_13860),
        .D(add_ln32_1_reg_1291[9]),
        .Q(\select_ln32_13_reg_1452_reg_n_5_[9] ),
        .R(select_ln32_13_reg_1452));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln32_reg_1477[0]_i_1 
       (.I0(A[0]),
        .I1(select_ln24_7_reg_1271),
        .I2(select_ln24_reg_1229[0]),
        .O(select_ln32_fu_786_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln32_reg_1477[1]_i_1 
       (.I0(A[1]),
        .I1(select_ln24_7_reg_1271),
        .I2(select_ln24_reg_1229[1]),
        .O(select_ln32_fu_786_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln32_reg_1477[2]_i_1 
       (.I0(A[2]),
        .I1(select_ln24_7_reg_1271),
        .I2(select_ln24_reg_1229[2]),
        .O(select_ln32_fu_786_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln32_reg_1477[3]_i_1 
       (.I0(A[3]),
        .I1(select_ln24_7_reg_1271),
        .I2(select_ln24_reg_1229[3]),
        .O(select_ln32_fu_786_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln32_reg_1477[4]_i_1 
       (.I0(A[4]),
        .I1(select_ln24_7_reg_1271),
        .I2(select_ln24_reg_1229[4]),
        .O(select_ln32_fu_786_p3[4]));
  FDRE \select_ln32_reg_1477_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(select_ln32_fu_786_p3[0]),
        .Q(select_ln32_reg_1477[0]),
        .R(1'b0));
  FDRE \select_ln32_reg_1477_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(select_ln32_fu_786_p3[1]),
        .Q(select_ln32_reg_1477[1]),
        .R(1'b0));
  FDRE \select_ln32_reg_1477_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(select_ln32_fu_786_p3[2]),
        .Q(select_ln32_reg_1477[2]),
        .R(1'b0));
  FDRE \select_ln32_reg_1477_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(select_ln32_fu_786_p3[3]),
        .Q(select_ln32_reg_1477[3]),
        .R(1'b0));
  FDRE \select_ln32_reg_1477_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten48_reg_3040),
        .D(select_ln32_fu_786_p3[4]),
        .Q(select_ln32_reg_1477[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA0AC)) 
    \tmp10_0_0_mid2_v_v_reg_1321[0]_i_1 
       (.I0(A[0]),
        .I1(tmp_0_0_reg_1214[0]),
        .I2(select_ln24_7_reg_1271),
        .I3(icmp_ln32_reg_1195),
        .O(\tmp10_0_0_mid2_v_v_reg_1321[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h3F3F2EE2C0C02EE2)) 
    \tmp10_0_0_mid2_v_v_reg_1321[1]_i_1 
       (.I0(tmp_0_0_reg_1214[1]),
        .I1(select_ln24_7_reg_1271),
        .I2(A[1]),
        .I3(mul_ln40_reg_1173[1]),
        .I4(icmp_ln32_reg_1195),
        .I5(mul_ln40_1_reg_1259[1]),
        .O(\tmp10_0_0_mid2_v_v_reg_1321[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tmp10_0_0_mid2_v_v_reg_1321[2]_i_1 
       (.I0(icmp_ln32_reg_1195),
        .I1(tmp_0_0_reg_1214[2]),
        .I2(mul_ln40_1_reg_1259[2]),
        .I3(select_ln24_7_reg_1271),
        .I4(tmp_0_0_mid1_fu_647_p2[2]),
        .O(\tmp10_0_0_mid2_v_v_reg_1321[2]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tmp10_0_0_mid2_v_v_reg_1321[3]_i_1 
       (.I0(icmp_ln32_reg_1195),
        .I1(tmp_0_0_reg_1214[3]),
        .I2(mul_ln40_1_reg_1259[3]),
        .I3(select_ln24_7_reg_1271),
        .I4(tmp_0_0_mid1_fu_647_p2[3]),
        .O(\tmp10_0_0_mid2_v_v_reg_1321[3]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tmp10_0_0_mid2_v_v_reg_1321[4]_i_1 
       (.I0(icmp_ln32_reg_1195),
        .I1(tmp_0_0_reg_1214[4]),
        .I2(mul_ln40_1_reg_1259[4]),
        .I3(select_ln24_7_reg_1271),
        .I4(tmp_0_0_mid1_fu_647_p2[4]),
        .O(\tmp10_0_0_mid2_v_v_reg_1321[4]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp10_0_0_mid2_v_v_reg_1321[4]_i_3 
       (.I0(A[4]),
        .I1(mul_ln40_reg_1173[4]),
        .I2(icmp_ln32_reg_1195),
        .I3(mul_ln40_1_reg_1259[4]),
        .O(\tmp10_0_0_mid2_v_v_reg_1321[4]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp10_0_0_mid2_v_v_reg_1321[4]_i_4 
       (.I0(A[3]),
        .I1(mul_ln40_reg_1173[3]),
        .I2(icmp_ln32_reg_1195),
        .I3(mul_ln40_1_reg_1259[3]),
        .O(\tmp10_0_0_mid2_v_v_reg_1321[4]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp10_0_0_mid2_v_v_reg_1321[4]_i_5 
       (.I0(A[2]),
        .I1(mul_ln40_reg_1173[2]),
        .I2(icmp_ln32_reg_1195),
        .I3(mul_ln40_1_reg_1259[2]),
        .O(\tmp10_0_0_mid2_v_v_reg_1321[4]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp10_0_0_mid2_v_v_reg_1321[4]_i_6 
       (.I0(A[1]),
        .I1(mul_ln40_reg_1173[1]),
        .I2(icmp_ln32_reg_1195),
        .I3(mul_ln40_1_reg_1259[1]),
        .O(\tmp10_0_0_mid2_v_v_reg_1321[4]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tmp10_0_0_mid2_v_v_reg_1321[5]_i_1 
       (.I0(icmp_ln32_reg_1195),
        .I1(tmp_0_0_reg_1214[5]),
        .I2(mul_ln40_1_reg_1259[5]),
        .I3(select_ln24_7_reg_1271),
        .I4(tmp_0_0_mid1_fu_647_p2[5]),
        .O(\tmp10_0_0_mid2_v_v_reg_1321[5]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tmp10_0_0_mid2_v_v_reg_1321[6]_i_1 
       (.I0(icmp_ln32_reg_1195),
        .I1(tmp_0_0_reg_1214[6]),
        .I2(mul_ln40_1_reg_1259[6]),
        .I3(select_ln24_7_reg_1271),
        .I4(tmp_0_0_mid1_fu_647_p2[6]),
        .O(\tmp10_0_0_mid2_v_v_reg_1321[6]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tmp10_0_0_mid2_v_v_reg_1321[7]_i_1 
       (.I0(icmp_ln32_reg_1195),
        .I1(tmp_0_0_reg_1214[7]),
        .I2(mul_ln40_1_reg_1259[7]),
        .I3(select_ln24_7_reg_1271),
        .I4(tmp_0_0_mid1_fu_647_p2[7]),
        .O(\tmp10_0_0_mid2_v_v_reg_1321[7]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp10_0_0_mid2_v_v_reg_1321[8]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln23_reg_1185_reg_n_5_[0] ),
        .O(add_ln24_3_reg_13160));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \tmp10_0_0_mid2_v_v_reg_1321[8]_i_2 
       (.I0(icmp_ln32_reg_1195),
        .I1(tmp_0_0_reg_1214[8]),
        .I2(mul_ln40_1_reg_1259[8]),
        .I3(select_ln24_7_reg_1271),
        .I4(tmp_0_0_mid1_fu_647_p2[8]),
        .O(\tmp10_0_0_mid2_v_v_reg_1321[8]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp10_0_0_mid2_v_v_reg_1321[8]_i_4 
       (.I0(mul_ln40_1_reg_1259[8]),
        .I1(icmp_ln32_reg_1195),
        .I2(mul_ln40_reg_1173[8]),
        .O(select_ln24_3_fu_624_p3[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp10_0_0_mid2_v_v_reg_1321[8]_i_5 
       (.I0(mul_ln40_1_reg_1259[7]),
        .I1(icmp_ln32_reg_1195),
        .I2(mul_ln40_reg_1173[7]),
        .O(select_ln24_3_fu_624_p3[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp10_0_0_mid2_v_v_reg_1321[8]_i_6 
       (.I0(mul_ln40_1_reg_1259[6]),
        .I1(icmp_ln32_reg_1195),
        .I2(mul_ln40_reg_1173[6]),
        .O(select_ln24_3_fu_624_p3[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp10_0_0_mid2_v_v_reg_1321[8]_i_7 
       (.I0(mul_ln40_1_reg_1259[5]),
        .I1(icmp_ln32_reg_1195),
        .I2(mul_ln40_reg_1173[5]),
        .O(select_ln24_3_fu_624_p3[5]));
  FDRE \tmp10_0_0_mid2_v_v_reg_1321_reg[0] 
       (.C(ap_clk),
        .CE(add_ln24_3_reg_13160),
        .D(\tmp10_0_0_mid2_v_v_reg_1321[0]_i_1_n_5 ),
        .Q(tmp10_0_0_mid2_v_v_reg_1321[0]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_v_v_reg_1321_reg[1] 
       (.C(ap_clk),
        .CE(add_ln24_3_reg_13160),
        .D(\tmp10_0_0_mid2_v_v_reg_1321[1]_i_1_n_5 ),
        .Q(tmp10_0_0_mid2_v_v_reg_1321[1]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_v_v_reg_1321_reg[2] 
       (.C(ap_clk),
        .CE(add_ln24_3_reg_13160),
        .D(\tmp10_0_0_mid2_v_v_reg_1321[2]_i_1_n_5 ),
        .Q(tmp10_0_0_mid2_v_v_reg_1321[2]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_v_v_reg_1321_reg[3] 
       (.C(ap_clk),
        .CE(add_ln24_3_reg_13160),
        .D(\tmp10_0_0_mid2_v_v_reg_1321[3]_i_1_n_5 ),
        .Q(tmp10_0_0_mid2_v_v_reg_1321[3]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_v_v_reg_1321_reg[4] 
       (.C(ap_clk),
        .CE(add_ln24_3_reg_13160),
        .D(\tmp10_0_0_mid2_v_v_reg_1321[4]_i_1_n_5 ),
        .Q(tmp10_0_0_mid2_v_v_reg_1321[4]),
        .R(1'b0));
  CARRY4 \tmp10_0_0_mid2_v_v_reg_1321_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\tmp10_0_0_mid2_v_v_reg_1321_reg[4]_i_2_n_5 ,\tmp10_0_0_mid2_v_v_reg_1321_reg[4]_i_2_n_6 ,\tmp10_0_0_mid2_v_v_reg_1321_reg[4]_i_2_n_7 ,\tmp10_0_0_mid2_v_v_reg_1321_reg[4]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI(A[4:1]),
        .O({tmp_0_0_mid1_fu_647_p2[4:2],\NLW_tmp10_0_0_mid2_v_v_reg_1321_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\tmp10_0_0_mid2_v_v_reg_1321[4]_i_3_n_5 ,\tmp10_0_0_mid2_v_v_reg_1321[4]_i_4_n_5 ,\tmp10_0_0_mid2_v_v_reg_1321[4]_i_5_n_5 ,\tmp10_0_0_mid2_v_v_reg_1321[4]_i_6_n_5 }));
  FDRE \tmp10_0_0_mid2_v_v_reg_1321_reg[5] 
       (.C(ap_clk),
        .CE(add_ln24_3_reg_13160),
        .D(\tmp10_0_0_mid2_v_v_reg_1321[5]_i_1_n_5 ),
        .Q(tmp10_0_0_mid2_v_v_reg_1321[5]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_v_v_reg_1321_reg[6] 
       (.C(ap_clk),
        .CE(add_ln24_3_reg_13160),
        .D(\tmp10_0_0_mid2_v_v_reg_1321[6]_i_1_n_5 ),
        .Q(tmp10_0_0_mid2_v_v_reg_1321[6]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_v_v_reg_1321_reg[7] 
       (.C(ap_clk),
        .CE(add_ln24_3_reg_13160),
        .D(\tmp10_0_0_mid2_v_v_reg_1321[7]_i_1_n_5 ),
        .Q(tmp10_0_0_mid2_v_v_reg_1321[7]),
        .R(1'b0));
  FDRE \tmp10_0_0_mid2_v_v_reg_1321_reg[8] 
       (.C(ap_clk),
        .CE(add_ln24_3_reg_13160),
        .D(\tmp10_0_0_mid2_v_v_reg_1321[8]_i_2_n_5 ),
        .Q(tmp10_0_0_mid2_v_v_reg_1321[8]),
        .R(1'b0));
  CARRY4 \tmp10_0_0_mid2_v_v_reg_1321_reg[8]_i_3 
       (.CI(\tmp10_0_0_mid2_v_v_reg_1321_reg[4]_i_2_n_5 ),
        .CO({\NLW_tmp10_0_0_mid2_v_v_reg_1321_reg[8]_i_3_CO_UNCONNECTED [3],\tmp10_0_0_mid2_v_v_reg_1321_reg[8]_i_3_n_6 ,\tmp10_0_0_mid2_v_v_reg_1321_reg[8]_i_3_n_7 ,\tmp10_0_0_mid2_v_v_reg_1321_reg[8]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_0_0_mid1_fu_647_p2[8:5]),
        .S(select_ln24_3_fu_624_p3));
  LUT6 #(
    .INIT(64'h51555D55AEAAA2AA)) 
    \tmp11_reg_1219[1]_i_1 
       (.I0(\out_h_0_reg_340_reg_n_5_[1] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln23_reg_1185_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(select_ln32_reg_1477[1]),
        .I5(mul_ln48_reg_1179[1]),
        .O(tmp11_fu_517_p2[1]));
  LUT6 #(
    .INIT(64'h51555D55AEAAA2AA)) 
    \tmp11_reg_1219[4]_i_2 
       (.I0(\out_h_0_reg_340_reg_n_5_[4] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln23_reg_1185_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(select_ln32_reg_1477[4]),
        .I5(mul_ln48_reg_1179[4]),
        .O(\tmp11_reg_1219[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h51555D55AEAAA2AA)) 
    \tmp11_reg_1219[4]_i_3 
       (.I0(\out_h_0_reg_340_reg_n_5_[3] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln23_reg_1185_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(select_ln32_reg_1477[3]),
        .I5(mul_ln48_reg_1179[3]),
        .O(\tmp11_reg_1219[4]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h51555D55AEAAA2AA)) 
    \tmp11_reg_1219[4]_i_4 
       (.I0(\out_h_0_reg_340_reg_n_5_[2] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln23_reg_1185_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(select_ln32_reg_1477[2]),
        .I5(mul_ln48_reg_1179[2]),
        .O(\tmp11_reg_1219[4]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h51555D55AEAAA2AA)) 
    \tmp11_reg_1219[4]_i_5 
       (.I0(\out_h_0_reg_340_reg_n_5_[1] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln23_reg_1185_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(select_ln32_reg_1477[1]),
        .I5(mul_ln48_reg_1179[1]),
        .O(\tmp11_reg_1219[4]_i_5_n_5 ));
  FDRE \tmp11_reg_1219_reg[1] 
       (.C(ap_clk),
        .CE(tmp11_reg_12190),
        .D(tmp11_fu_517_p2[1]),
        .Q(tmp11_reg_1219[1]),
        .R(1'b0));
  FDRE \tmp11_reg_1219_reg[2] 
       (.C(ap_clk),
        .CE(tmp11_reg_12190),
        .D(tmp11_fu_517_p2[2]),
        .Q(tmp11_reg_1219[2]),
        .R(1'b0));
  FDRE \tmp11_reg_1219_reg[3] 
       (.C(ap_clk),
        .CE(tmp11_reg_12190),
        .D(tmp11_fu_517_p2[3]),
        .Q(tmp11_reg_1219[3]),
        .R(1'b0));
  FDRE \tmp11_reg_1219_reg[4] 
       (.C(ap_clk),
        .CE(tmp11_reg_12190),
        .D(tmp11_fu_517_p2[4]),
        .Q(tmp11_reg_1219[4]),
        .R(1'b0));
  CARRY4 \tmp11_reg_1219_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\tmp11_reg_1219_reg[4]_i_1_n_5 ,\tmp11_reg_1219_reg[4]_i_1_n_6 ,\tmp11_reg_1219_reg[4]_i_1_n_7 ,\tmp11_reg_1219_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(zext_ln40_2_cast_fu_508_p1),
        .O({tmp11_fu_517_p2[4:2],\NLW_tmp11_reg_1219_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp11_reg_1219[4]_i_2_n_5 ,\tmp11_reg_1219[4]_i_3_n_5 ,\tmp11_reg_1219[4]_i_4_n_5 ,\tmp11_reg_1219[4]_i_5_n_5 }));
  FDRE \tmp11_reg_1219_reg[5] 
       (.C(ap_clk),
        .CE(tmp11_reg_12190),
        .D(tmp11_fu_517_p2[5]),
        .Q(tmp11_reg_1219[5]),
        .R(1'b0));
  FDRE \tmp11_reg_1219_reg[6] 
       (.C(ap_clk),
        .CE(tmp11_reg_12190),
        .D(tmp11_fu_517_p2[6]),
        .Q(tmp11_reg_1219[6]),
        .R(1'b0));
  FDRE \tmp11_reg_1219_reg[7] 
       (.C(ap_clk),
        .CE(tmp11_reg_12190),
        .D(tmp11_fu_517_p2[7]),
        .Q(tmp11_reg_1219[7]),
        .R(1'b0));
  FDRE \tmp11_reg_1219_reg[8] 
       (.C(ap_clk),
        .CE(tmp11_reg_12190),
        .D(tmp11_fu_517_p2[8]),
        .Q(tmp11_reg_1219[8]),
        .R(1'b0));
  CARRY4 \tmp11_reg_1219_reg[8]_i_1 
       (.CI(\tmp11_reg_1219_reg[4]_i_1_n_5 ),
        .CO({\NLW_tmp11_reg_1219_reg[8]_i_1_CO_UNCONNECTED [3],\tmp11_reg_1219_reg[8]_i_1_n_6 ,\tmp11_reg_1219_reg[8]_i_1_n_7 ,\tmp11_reg_1219_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp11_fu_517_p2[8:5]),
        .S(mul_ln48_reg_1179[8:5]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \tmp_0_0_reg_1214[0]_i_1 
       (.I0(select_ln32_reg_1477[0]),
        .I1(\icmp_ln23_reg_1185_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\out_h_0_reg_340_reg_n_5_[0] ),
        .O(tmp_0_0_fu_512_p2[0]));
  LUT6 #(
    .INIT(64'h51555D55AEAAA2AA)) 
    \tmp_0_0_reg_1214[1]_i_1 
       (.I0(\out_h_0_reg_340_reg_n_5_[1] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln23_reg_1185_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(select_ln32_reg_1477[1]),
        .I5(mul_ln40_reg_1173[1]),
        .O(tmp_0_0_fu_512_p2[1]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \tmp_0_0_reg_1214[4]_i_2 
       (.I0(select_ln32_reg_1477[3]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\icmp_ln23_reg_1185_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\out_h_0_reg_340_reg_n_5_[3] ),
        .O(zext_ln40_2_cast_fu_508_p1[3]));
  LUT6 #(
    .INIT(64'h51555D55AEAAA2AA)) 
    \tmp_0_0_reg_1214[4]_i_3 
       (.I0(\out_h_0_reg_340_reg_n_5_[4] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln23_reg_1185_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(select_ln32_reg_1477[4]),
        .I5(mul_ln40_reg_1173[4]),
        .O(\tmp_0_0_reg_1214[4]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h51555D55AEAAA2AA)) 
    \tmp_0_0_reg_1214[4]_i_4 
       (.I0(\out_h_0_reg_340_reg_n_5_[3] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln23_reg_1185_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(select_ln32_reg_1477[3]),
        .I5(mul_ln40_reg_1173[3]),
        .O(\tmp_0_0_reg_1214[4]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h51555D55AEAAA2AA)) 
    \tmp_0_0_reg_1214[4]_i_5 
       (.I0(\out_h_0_reg_340_reg_n_5_[2] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln23_reg_1185_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(select_ln32_reg_1477[2]),
        .I5(mul_ln40_reg_1173[2]),
        .O(\tmp_0_0_reg_1214[4]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h51555D55AEAAA2AA)) 
    \tmp_0_0_reg_1214[4]_i_6 
       (.I0(\out_h_0_reg_340_reg_n_5_[1] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln23_reg_1185_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(select_ln32_reg_1477[1]),
        .I5(mul_ln40_reg_1173[1]),
        .O(\tmp_0_0_reg_1214[4]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_0_0_reg_1214[8]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(icmp_ln32_reg_1195),
        .O(tmp11_reg_12190));
  FDRE \tmp_0_0_reg_1214_reg[0] 
       (.C(ap_clk),
        .CE(tmp11_reg_12190),
        .D(tmp_0_0_fu_512_p2[0]),
        .Q(tmp_0_0_reg_1214[0]),
        .R(1'b0));
  FDRE \tmp_0_0_reg_1214_reg[1] 
       (.C(ap_clk),
        .CE(tmp11_reg_12190),
        .D(tmp_0_0_fu_512_p2[1]),
        .Q(tmp_0_0_reg_1214[1]),
        .R(1'b0));
  FDRE \tmp_0_0_reg_1214_reg[2] 
       (.C(ap_clk),
        .CE(tmp11_reg_12190),
        .D(tmp_0_0_fu_512_p2[2]),
        .Q(tmp_0_0_reg_1214[2]),
        .R(1'b0));
  FDRE \tmp_0_0_reg_1214_reg[3] 
       (.C(ap_clk),
        .CE(tmp11_reg_12190),
        .D(tmp_0_0_fu_512_p2[3]),
        .Q(tmp_0_0_reg_1214[3]),
        .R(1'b0));
  FDRE \tmp_0_0_reg_1214_reg[4] 
       (.C(ap_clk),
        .CE(tmp11_reg_12190),
        .D(tmp_0_0_fu_512_p2[4]),
        .Q(tmp_0_0_reg_1214[4]),
        .R(1'b0));
  CARRY4 \tmp_0_0_reg_1214_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\tmp_0_0_reg_1214_reg[4]_i_1_n_5 ,\tmp_0_0_reg_1214_reg[4]_i_1_n_6 ,\tmp_0_0_reg_1214_reg[4]_i_1_n_7 ,\tmp_0_0_reg_1214_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(zext_ln40_2_cast_fu_508_p1),
        .O({tmp_0_0_fu_512_p2[4:2],\NLW_tmp_0_0_reg_1214_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_0_0_reg_1214[4]_i_3_n_5 ,\tmp_0_0_reg_1214[4]_i_4_n_5 ,\tmp_0_0_reg_1214[4]_i_5_n_5 ,\tmp_0_0_reg_1214[4]_i_6_n_5 }));
  FDRE \tmp_0_0_reg_1214_reg[5] 
       (.C(ap_clk),
        .CE(tmp11_reg_12190),
        .D(tmp_0_0_fu_512_p2[5]),
        .Q(tmp_0_0_reg_1214[5]),
        .R(1'b0));
  FDRE \tmp_0_0_reg_1214_reg[6] 
       (.C(ap_clk),
        .CE(tmp11_reg_12190),
        .D(tmp_0_0_fu_512_p2[6]),
        .Q(tmp_0_0_reg_1214[6]),
        .R(1'b0));
  FDRE \tmp_0_0_reg_1214_reg[7] 
       (.C(ap_clk),
        .CE(tmp11_reg_12190),
        .D(tmp_0_0_fu_512_p2[7]),
        .Q(tmp_0_0_reg_1214[7]),
        .R(1'b0));
  FDRE \tmp_0_0_reg_1214_reg[8] 
       (.C(ap_clk),
        .CE(tmp11_reg_12190),
        .D(tmp_0_0_fu_512_p2[8]),
        .Q(tmp_0_0_reg_1214[8]),
        .R(1'b0));
  CARRY4 \tmp_0_0_reg_1214_reg[8]_i_2 
       (.CI(\tmp_0_0_reg_1214_reg[4]_i_1_n_5 ),
        .CO({\NLW_tmp_0_0_reg_1214_reg[8]_i_2_CO_UNCONNECTED [3],\tmp_0_0_reg_1214_reg[8]_i_2_n_6 ,\tmp_0_0_reg_1214_reg[8]_i_2_n_7 ,\tmp_0_0_reg_1214_reg[8]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_0_0_fu_512_p2[8:5]),
        .S(mul_ln40_reg_1173[8:5]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_max_pooling2d_fix16
   (P,
    icmp_ln19_reg_729_pp0_iter4_reg,
    \ap_CS_fsm_reg[5]_0 ,
    \select_ln29_1_reg_884_reg[0]_0 ,
    grp_max_pooling2d_fix16_fu_506_output_r_ce0,
    MemBank_B_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    D,
    ap_enable_reg_pp1_iter11_reg,
    add_ln26_1_reg_830_reg_0,
    add_ln26_1_reg_830_reg_1,
    add_ln26_1_reg_830_reg_2,
    \ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[3]_1 ,
    \ap_CS_fsm_reg[3]_2 ,
    \ap_CS_fsm_reg[3]_3 ,
    \ap_CS_fsm_reg[3]_4 ,
    \ap_CS_fsm_reg[3]_5 ,
    \ap_CS_fsm_reg[3]_6 ,
    \ap_CS_fsm_reg[3]_7 ,
    \ap_CS_fsm_reg[3]_8 ,
    \ap_CS_fsm_reg[3]_9 ,
    \ap_CS_fsm_reg[3]_10 ,
    \ap_CS_fsm_reg[3]_11 ,
    \ap_CS_fsm_reg[3]_12 ,
    \ap_CS_fsm_reg[39] ,
    add_ln34_reg_937_reg_0,
    add_ln34_reg_937_reg_1,
    add_ln34_reg_937_reg_2,
    add_ln34_reg_937_reg_3,
    add_ln34_reg_937_reg_4,
    add_ln34_reg_937_reg_5,
    add_ln34_reg_937_reg_6,
    add_ln34_reg_937_reg_7,
    add_ln34_reg_937_reg_8,
    add_ln34_reg_937_reg_9,
    d0,
    \ap_CS_fsm_reg[6]_0 ,
    ap_clk,
    Q,
    ap_rst_n_inv,
    ap_rst_n,
    grp_max_pooling2d_fix16_fu_506_ap_start_reg,
    q0,
    q1,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_0_7,
    ram_reg_0_8,
    ram_reg_0_9,
    ram_reg_0_10,
    ram_reg_0_11,
    ram_reg_0_12,
    ram_reg_0_13,
    ram_reg_0_14,
    ram_reg_0_15,
    ram_reg_0_16,
    ram_reg_0_17,
    ram_reg_0_18,
    output_r_ce0,
    ram_reg_0_19,
    grp_padding2d_fix16_fu_527_output_r_ce0,
    grp_padding2d_fix16_fu_527_output_r_address0,
    grp_pointwise_conv2d_fix_4_fu_500_output_r_address0,
    input_r_ce0,
    input_r_address0,
    ram_reg_0_20,
    ram_reg_0_21,
    ram_reg_0_22,
    ram_reg_0_23,
    ram_reg_0_24,
    ram_reg_0_25,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_1_1,
    ram_reg_1_2,
    ram_reg_2,
    ram_reg_2_0,
    ram_reg_2_1,
    ram_reg_2_2,
    ram_reg_3,
    ram_reg_3_0,
    ram_reg_3_1,
    ram_reg_3_2,
    ram_reg_4,
    ram_reg_4_0,
    ram_reg_4_1,
    ram_reg_4_2,
    ram_reg_5,
    ram_reg_5_0,
    ram_reg_5_1,
    ram_reg_5_2,
    ram_reg_6,
    ram_reg_6_0,
    ram_reg_6_1,
    ram_reg_6_2,
    ram_reg_7,
    ram_reg_7_0,
    ram_reg_7_1,
    ram_reg_7_2,
    \reg_234_reg[15]_0 );
  output [1:0]P;
  output icmp_ln19_reg_729_pp0_iter4_reg;
  output [0:0]\ap_CS_fsm_reg[5]_0 ;
  output [0:0]\select_ln29_1_reg_884_reg[0]_0 ;
  output grp_max_pooling2d_fix16_fu_506_output_r_ce0;
  output MemBank_B_ce1;
  output [0:0]ADDRARDADDR;
  output [9:0]ADDRBWRADDR;
  output [3:0]D;
  output ap_enable_reg_pp1_iter11_reg;
  output add_ln26_1_reg_830_reg_0;
  output add_ln26_1_reg_830_reg_1;
  output add_ln26_1_reg_830_reg_2;
  output \ap_CS_fsm_reg[3]_0 ;
  output \ap_CS_fsm_reg[3]_1 ;
  output \ap_CS_fsm_reg[3]_2 ;
  output \ap_CS_fsm_reg[3]_3 ;
  output \ap_CS_fsm_reg[3]_4 ;
  output \ap_CS_fsm_reg[3]_5 ;
  output \ap_CS_fsm_reg[3]_6 ;
  output \ap_CS_fsm_reg[3]_7 ;
  output \ap_CS_fsm_reg[3]_8 ;
  output \ap_CS_fsm_reg[3]_9 ;
  output \ap_CS_fsm_reg[3]_10 ;
  output \ap_CS_fsm_reg[3]_11 ;
  output \ap_CS_fsm_reg[3]_12 ;
  output \ap_CS_fsm_reg[39] ;
  output add_ln34_reg_937_reg_0;
  output add_ln34_reg_937_reg_1;
  output add_ln34_reg_937_reg_2;
  output add_ln34_reg_937_reg_3;
  output add_ln34_reg_937_reg_4;
  output add_ln34_reg_937_reg_5;
  output add_ln34_reg_937_reg_6;
  output add_ln34_reg_937_reg_7;
  output add_ln34_reg_937_reg_8;
  output add_ln34_reg_937_reg_9;
  output [15:0]d0;
  output \ap_CS_fsm_reg[6]_0 ;
  input ap_clk;
  input [6:0]Q;
  input ap_rst_n_inv;
  input ap_rst_n;
  input grp_max_pooling2d_fix16_fu_506_ap_start_reg;
  input [15:0]q0;
  input [15:0]q1;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input ram_reg_0_7;
  input ram_reg_0_8;
  input ram_reg_0_9;
  input ram_reg_0_10;
  input ram_reg_0_11;
  input ram_reg_0_12;
  input ram_reg_0_13;
  input ram_reg_0_14;
  input ram_reg_0_15;
  input ram_reg_0_16;
  input ram_reg_0_17;
  input ram_reg_0_18;
  input output_r_ce0;
  input ram_reg_0_19;
  input grp_padding2d_fix16_fu_527_output_r_ce0;
  input [13:0]grp_padding2d_fix16_fu_527_output_r_address0;
  input [10:0]grp_pointwise_conv2d_fix_4_fu_500_output_r_address0;
  input input_r_ce0;
  input [9:0]input_r_address0;
  input [9:0]ram_reg_0_20;
  input ram_reg_0_21;
  input ram_reg_0_22;
  input ram_reg_0_23;
  input ram_reg_0_24;
  input ram_reg_0_25;
  input ram_reg_1;
  input ram_reg_1_0;
  input ram_reg_1_1;
  input ram_reg_1_2;
  input ram_reg_2;
  input ram_reg_2_0;
  input ram_reg_2_1;
  input ram_reg_2_2;
  input ram_reg_3;
  input ram_reg_3_0;
  input ram_reg_3_1;
  input ram_reg_3_2;
  input ram_reg_4;
  input ram_reg_4_0;
  input ram_reg_4_1;
  input ram_reg_4_2;
  input ram_reg_5;
  input ram_reg_5_0;
  input ram_reg_5_1;
  input ram_reg_5_2;
  input ram_reg_6;
  input ram_reg_6_0;
  input ram_reg_6_1;
  input ram_reg_6_2;
  input ram_reg_7;
  input ram_reg_7_0;
  input ram_reg_7_1;
  input ram_reg_7_2;
  input [15:0]\reg_234_reg[15]_0 ;

  wire [8:1]A;
  wire [0:0]ADDRARDADDR;
  wire [9:0]ADDRBWRADDR;
  wire [4:0]B;
  wire [3:0]D;
  wire MemBank_B_ce1;
  wire [1:0]P;
  wire [6:0]Q;
  wire [12:0]add_ln19_fu_430_p2;
  wire [12:0]add_ln19_reg_792;
  wire add_ln19_reg_7920;
  wire \add_ln19_reg_792_reg[12]_i_2_n_6 ;
  wire \add_ln19_reg_792_reg[12]_i_2_n_7 ;
  wire \add_ln19_reg_792_reg[12]_i_2_n_8 ;
  wire \add_ln19_reg_792_reg[4]_i_1_n_5 ;
  wire \add_ln19_reg_792_reg[4]_i_1_n_6 ;
  wire \add_ln19_reg_792_reg[4]_i_1_n_7 ;
  wire \add_ln19_reg_792_reg[4]_i_1_n_8 ;
  wire \add_ln19_reg_792_reg[8]_i_1_n_5 ;
  wire \add_ln19_reg_792_reg[8]_i_1_n_6 ;
  wire \add_ln19_reg_792_reg[8]_i_1_n_7 ;
  wire \add_ln19_reg_792_reg[8]_i_1_n_8 ;
  wire [7:0]add_ln21_1_fu_523_p2;
  wire add_ln26_1_reg_8300;
  wire add_ln26_1_reg_830_reg_0;
  wire add_ln26_1_reg_830_reg_1;
  wire add_ln26_1_reg_830_reg_2;
  wire add_ln26_1_reg_830_reg_n_100;
  wire add_ln26_1_reg_830_reg_n_101;
  wire add_ln26_1_reg_830_reg_n_102;
  wire add_ln26_1_reg_830_reg_n_103;
  wire add_ln26_1_reg_830_reg_n_104;
  wire add_ln26_1_reg_830_reg_n_105;
  wire add_ln26_1_reg_830_reg_n_106;
  wire add_ln26_1_reg_830_reg_n_107;
  wire add_ln26_1_reg_830_reg_n_108;
  wire add_ln26_1_reg_830_reg_n_109;
  wire add_ln26_1_reg_830_reg_n_110;
  wire add_ln26_1_reg_830_reg_n_97;
  wire add_ln26_1_reg_830_reg_n_98;
  wire add_ln26_1_reg_830_reg_n_99;
  wire [13:0]add_ln26_2_reg_836_pp0_iter2_reg;
  wire add_ln26_2_reg_836_reg_n_100;
  wire add_ln26_2_reg_836_reg_n_101;
  wire add_ln26_2_reg_836_reg_n_102;
  wire add_ln26_2_reg_836_reg_n_103;
  wire add_ln26_2_reg_836_reg_n_104;
  wire add_ln26_2_reg_836_reg_n_105;
  wire add_ln26_2_reg_836_reg_n_106;
  wire add_ln26_2_reg_836_reg_n_107;
  wire add_ln26_2_reg_836_reg_n_108;
  wire add_ln26_2_reg_836_reg_n_109;
  wire add_ln26_2_reg_836_reg_n_110;
  wire add_ln26_2_reg_836_reg_n_97;
  wire add_ln26_2_reg_836_reg_n_98;
  wire add_ln26_2_reg_836_reg_n_99;
  wire [13:0]add_ln26_3_reg_842_pp0_iter2_reg;
  wire [13:0]add_ln26_3_reg_842_pp0_iter3_reg;
  wire add_ln26_3_reg_842_reg_n_100;
  wire add_ln26_3_reg_842_reg_n_101;
  wire add_ln26_3_reg_842_reg_n_102;
  wire add_ln26_3_reg_842_reg_n_103;
  wire add_ln26_3_reg_842_reg_n_104;
  wire add_ln26_3_reg_842_reg_n_105;
  wire add_ln26_3_reg_842_reg_n_106;
  wire add_ln26_3_reg_842_reg_n_107;
  wire add_ln26_3_reg_842_reg_n_108;
  wire add_ln26_3_reg_842_reg_n_109;
  wire add_ln26_3_reg_842_reg_n_110;
  wire add_ln26_3_reg_842_reg_n_97;
  wire add_ln26_3_reg_842_reg_n_98;
  wire add_ln26_3_reg_842_reg_n_99;
  wire add_ln26_4_reg_7870;
  wire add_ln26_reg_824_reg_i_17_n_6;
  wire add_ln26_reg_824_reg_i_17_n_7;
  wire add_ln26_reg_824_reg_i_17_n_8;
  wire add_ln26_reg_824_reg_i_18_n_5;
  wire add_ln26_reg_824_reg_i_18_n_6;
  wire add_ln26_reg_824_reg_i_18_n_7;
  wire add_ln26_reg_824_reg_i_18_n_8;
  wire add_ln26_reg_824_reg_i_19_n_5;
  wire add_ln26_reg_824_reg_i_19_n_6;
  wire add_ln26_reg_824_reg_i_19_n_7;
  wire add_ln26_reg_824_reg_i_19_n_8;
  wire add_ln26_reg_824_reg_i_20_n_5;
  wire add_ln26_reg_824_reg_i_20_n_6;
  wire add_ln26_reg_824_reg_i_20_n_7;
  wire add_ln26_reg_824_reg_i_20_n_8;
  wire add_ln26_reg_824_reg_i_25_n_5;
  wire add_ln26_reg_824_reg_i_26_n_5;
  wire add_ln26_reg_824_reg_i_27_n_5;
  wire add_ln26_reg_824_reg_i_28_n_5;
  wire add_ln26_reg_824_reg_i_30_n_5;
  wire add_ln26_reg_824_reg_i_31_n_5;
  wire add_ln26_reg_824_reg_i_32_n_5;
  wire add_ln26_reg_824_reg_n_100;
  wire add_ln26_reg_824_reg_n_101;
  wire add_ln26_reg_824_reg_n_102;
  wire add_ln26_reg_824_reg_n_103;
  wire add_ln26_reg_824_reg_n_104;
  wire add_ln26_reg_824_reg_n_105;
  wire add_ln26_reg_824_reg_n_106;
  wire add_ln26_reg_824_reg_n_107;
  wire add_ln26_reg_824_reg_n_108;
  wire add_ln26_reg_824_reg_n_109;
  wire add_ln26_reg_824_reg_n_110;
  wire add_ln26_reg_824_reg_n_97;
  wire add_ln26_reg_824_reg_n_98;
  wire add_ln26_reg_824_reg_n_99;
  wire add_ln34_reg_9370;
  wire add_ln34_reg_937_reg_0;
  wire add_ln34_reg_937_reg_1;
  wire add_ln34_reg_937_reg_2;
  wire add_ln34_reg_937_reg_3;
  wire add_ln34_reg_937_reg_4;
  wire add_ln34_reg_937_reg_5;
  wire add_ln34_reg_937_reg_6;
  wire add_ln34_reg_937_reg_7;
  wire add_ln34_reg_937_reg_8;
  wire add_ln34_reg_937_reg_9;
  wire add_ln34_reg_937_reg_i_11_n_6;
  wire add_ln34_reg_937_reg_i_11_n_7;
  wire add_ln34_reg_937_reg_i_11_n_8;
  wire add_ln34_reg_937_reg_i_12_n_5;
  wire add_ln34_reg_937_reg_i_12_n_6;
  wire add_ln34_reg_937_reg_i_12_n_7;
  wire add_ln34_reg_937_reg_i_12_n_8;
  wire add_ln34_reg_937_reg_i_13_n_5;
  wire add_ln34_reg_937_reg_i_14_n_5;
  wire add_ln34_reg_937_reg_i_15_n_5;
  wire add_ln34_reg_937_reg_i_16_n_5;
  wire \ap_CS_fsm[1]_i_2_n_5 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire \ap_CS_fsm_reg[39] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire \ap_CS_fsm_reg[3]_10 ;
  wire \ap_CS_fsm_reg[3]_11 ;
  wire \ap_CS_fsm_reg[3]_12 ;
  wire \ap_CS_fsm_reg[3]_2 ;
  wire \ap_CS_fsm_reg[3]_3 ;
  wire \ap_CS_fsm_reg[3]_4 ;
  wire \ap_CS_fsm_reg[3]_5 ;
  wire \ap_CS_fsm_reg[3]_6 ;
  wire \ap_CS_fsm_reg[3]_7 ;
  wire \ap_CS_fsm_reg[3]_8 ;
  wire \ap_CS_fsm_reg[3]_9 ;
  wire [0:0]\ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state2;
  wire [6:1]ap_NS_fsm;
  wire ap_NS_fsm114_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__5_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__5_n_5;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__2_n_5;
  wire ap_enable_reg_pp0_iter3_i_1_n_5;
  wire ap_enable_reg_pp0_iter3_reg_n_5;
  wire ap_enable_reg_pp0_iter4_i_1_n_5;
  wire ap_enable_reg_pp0_iter4_i_2_n_5;
  wire ap_enable_reg_pp0_iter4_reg_n_5;
  wire ap_enable_reg_pp1_iter11_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [15:0]d0;
  wire grp_max_pooling2d_fix16_fu_506_ap_done;
  wire grp_max_pooling2d_fix16_fu_506_ap_ready;
  wire grp_max_pooling2d_fix16_fu_506_ap_start_reg;
  wire [10:1]grp_max_pooling2d_fix16_fu_506_input_r_address1;
  wire grp_max_pooling2d_fix16_fu_506_input_r_ce0;
  wire grp_max_pooling2d_fix16_fu_506_input_r_ce1;
  wire [4:4]grp_max_pooling2d_fix16_fu_506_input_width;
  wire [9:0]grp_max_pooling2d_fix16_fu_506_output_r_address0;
  wire grp_max_pooling2d_fix16_fu_506_output_r_ce0;
  wire [15:0]grp_max_pooling2d_fix16_fu_506_output_r_d0;
  wire [13:0]grp_padding2d_fix16_fu_527_output_r_address0;
  wire grp_padding2d_fix16_fu_527_output_r_ce0;
  wire [10:0]grp_pointwise_conv2d_fix_4_fu_500_output_r_address0;
  wire icmp_ln19_fu_323_p2;
  wire \icmp_ln19_reg_729[0]_i_10_n_5 ;
  wire \icmp_ln19_reg_729[0]_i_11_n_5 ;
  wire \icmp_ln19_reg_729[0]_i_12_n_5 ;
  wire \icmp_ln19_reg_729[0]_i_13_n_5 ;
  wire \icmp_ln19_reg_729[0]_i_14_n_5 ;
  wire \icmp_ln19_reg_729[0]_i_15_n_5 ;
  wire \icmp_ln19_reg_729[0]_i_3_n_5 ;
  wire \icmp_ln19_reg_729[0]_i_4_n_5 ;
  wire \icmp_ln19_reg_729[0]_i_5_n_5 ;
  wire \icmp_ln19_reg_729[0]_i_6_n_5 ;
  wire \icmp_ln19_reg_729[0]_i_7_n_5 ;
  wire \icmp_ln19_reg_729[0]_i_8_n_5 ;
  wire \icmp_ln19_reg_729[0]_i_9_n_5 ;
  wire \icmp_ln19_reg_729_pp0_iter1_reg_reg_n_5_[0] ;
  wire \icmp_ln19_reg_729_pp0_iter2_reg_reg_n_5_[0] ;
  wire \icmp_ln19_reg_729_pp0_iter3_reg_reg_n_5_[0] ;
  wire icmp_ln19_reg_729_pp0_iter4_reg;
  wire \icmp_ln19_reg_729_reg[0]_i_2_n_5 ;
  wire \icmp_ln19_reg_729_reg[0]_i_2_n_6 ;
  wire \icmp_ln19_reg_729_reg[0]_i_2_n_7 ;
  wire \icmp_ln19_reg_729_reg[0]_i_2_n_8 ;
  wire \icmp_ln19_reg_729_reg_n_5_[0] ;
  wire icmp_ln21_reg_740;
  wire icmp_ln21_reg_7400;
  wire \icmp_ln21_reg_740[0]_i_2_n_5 ;
  wire \icmp_ln21_reg_740[0]_i_3_n_5 ;
  wire \icmp_ln21_reg_740[0]_i_4_n_5 ;
  wire \icmp_ln21_reg_740[0]_i_5_n_5 ;
  wire \icmp_ln21_reg_740[0]_i_6_n_5 ;
  wire \icmp_ln21_reg_740[0]_i_7_n_5 ;
  wire icmp_ln21_reg_740_pp0_iter1_reg;
  wire icmp_ln21_reg_740_pp0_iter2_reg;
  wire icmp_ln21_reg_740_pp0_iter3_reg;
  wire icmp_ln22_1_fu_355_p2;
  wire icmp_ln22_1_reg_763;
  wire \icmp_ln22_1_reg_763[0]_i_2_n_5 ;
  wire \icmp_ln22_1_reg_763[0]_i_3_n_5 ;
  wire indvar_flatten39_reg_174;
  wire indvar_flatten39_reg_1740;
  wire \indvar_flatten39_reg_174_reg_n_5_[0] ;
  wire \indvar_flatten39_reg_174_reg_n_5_[10] ;
  wire \indvar_flatten39_reg_174_reg_n_5_[11] ;
  wire \indvar_flatten39_reg_174_reg_n_5_[12] ;
  wire \indvar_flatten39_reg_174_reg_n_5_[1] ;
  wire \indvar_flatten39_reg_174_reg_n_5_[2] ;
  wire \indvar_flatten39_reg_174_reg_n_5_[3] ;
  wire \indvar_flatten39_reg_174_reg_n_5_[4] ;
  wire \indvar_flatten39_reg_174_reg_n_5_[5] ;
  wire \indvar_flatten39_reg_174_reg_n_5_[6] ;
  wire \indvar_flatten39_reg_174_reg_n_5_[7] ;
  wire \indvar_flatten39_reg_174_reg_n_5_[8] ;
  wire \indvar_flatten39_reg_174_reg_n_5_[9] ;
  wire indvar_flatten_reg_1980;
  wire \indvar_flatten_reg_198[7]_i_1_n_5 ;
  wire \indvar_flatten_reg_198_reg_n_5_[0] ;
  wire \indvar_flatten_reg_198_reg_n_5_[1] ;
  wire \indvar_flatten_reg_198_reg_n_5_[2] ;
  wire \indvar_flatten_reg_198_reg_n_5_[3] ;
  wire \indvar_flatten_reg_198_reg_n_5_[4] ;
  wire \indvar_flatten_reg_198_reg_n_5_[5] ;
  wire \indvar_flatten_reg_198_reg_n_5_[6] ;
  wire \indvar_flatten_reg_198_reg_n_5_[7] ;
  wire [15:0]input_load_4_reg_906;
  wire input_load_4_reg_9060;
  wire input_load_6_reg_9420;
  wire [9:0]input_r_address0;
  wire input_r_ce0;
  wire [8:1]mul_ln26_1_fu_350_p2;
  wire [8:1]mul_ln26_1_reg_757;
  wire \mul_ln26_1_reg_757[1]_i_2_n_5 ;
  wire \mul_ln26_1_reg_757[1]_i_3_n_5 ;
  wire \mul_ln26_1_reg_757[1]_i_4_n_5 ;
  wire \mul_ln26_1_reg_757[1]_i_5_n_5 ;
  wire \mul_ln26_1_reg_757[1]_i_6_n_5 ;
  wire \mul_ln26_1_reg_757[5]_i_10_n_5 ;
  wire \mul_ln26_1_reg_757[5]_i_11_n_5 ;
  wire \mul_ln26_1_reg_757[5]_i_2_n_5 ;
  wire \mul_ln26_1_reg_757[5]_i_4_n_5 ;
  wire \mul_ln26_1_reg_757[5]_i_5_n_5 ;
  wire \mul_ln26_1_reg_757[5]_i_6_n_5 ;
  wire \mul_ln26_1_reg_757[5]_i_7_n_5 ;
  wire \mul_ln26_1_reg_757[5]_i_8_n_5 ;
  wire \mul_ln26_1_reg_757[5]_i_9_n_5 ;
  wire \mul_ln26_1_reg_757[8]_i_2_n_5 ;
  wire \mul_ln26_1_reg_757[8]_i_3_n_5 ;
  wire \mul_ln26_1_reg_757[8]_i_4_n_5 ;
  wire \mul_ln26_1_reg_757[8]_i_5_n_5 ;
  wire \mul_ln26_1_reg_757[8]_i_6_n_5 ;
  wire \mul_ln26_1_reg_757_reg[1]_i_1_n_10 ;
  wire \mul_ln26_1_reg_757_reg[1]_i_1_n_5 ;
  wire \mul_ln26_1_reg_757_reg[1]_i_1_n_6 ;
  wire \mul_ln26_1_reg_757_reg[1]_i_1_n_7 ;
  wire \mul_ln26_1_reg_757_reg[1]_i_1_n_8 ;
  wire \mul_ln26_1_reg_757_reg[1]_i_1_n_9 ;
  wire \mul_ln26_1_reg_757_reg[5]_i_1_n_5 ;
  wire \mul_ln26_1_reg_757_reg[5]_i_1_n_6 ;
  wire \mul_ln26_1_reg_757_reg[5]_i_1_n_7 ;
  wire \mul_ln26_1_reg_757_reg[5]_i_1_n_8 ;
  wire \mul_ln26_1_reg_757_reg[5]_i_3_n_10 ;
  wire \mul_ln26_1_reg_757_reg[5]_i_3_n_11 ;
  wire \mul_ln26_1_reg_757_reg[5]_i_3_n_12 ;
  wire \mul_ln26_1_reg_757_reg[5]_i_3_n_5 ;
  wire \mul_ln26_1_reg_757_reg[5]_i_3_n_7 ;
  wire \mul_ln26_1_reg_757_reg[5]_i_3_n_8 ;
  wire \mul_ln26_1_reg_757_reg[8]_i_1_n_7 ;
  wire \mul_ln26_1_reg_757_reg[8]_i_1_n_8 ;
  wire mul_ln26_2_reg_8020;
  wire [8:1]mul_ln26_fu_318_p2;
  wire [8:1]mul_ln26_reg_723;
  wire \mul_ln26_reg_723[1]_i_2_n_5 ;
  wire \mul_ln26_reg_723[1]_i_3_n_5 ;
  wire \mul_ln26_reg_723[1]_i_4_n_5 ;
  wire \mul_ln26_reg_723[1]_i_5_n_5 ;
  wire \mul_ln26_reg_723[1]_i_6_n_5 ;
  wire \mul_ln26_reg_723[1]_i_7_n_5 ;
  wire \mul_ln26_reg_723[5]_i_10_n_5 ;
  wire \mul_ln26_reg_723[5]_i_11_n_5 ;
  wire \mul_ln26_reg_723[5]_i_12_n_5 ;
  wire \mul_ln26_reg_723[5]_i_2_n_5 ;
  wire \mul_ln26_reg_723[5]_i_4_n_5 ;
  wire \mul_ln26_reg_723[5]_i_5_n_5 ;
  wire \mul_ln26_reg_723[5]_i_6_n_5 ;
  wire \mul_ln26_reg_723[5]_i_7_n_5 ;
  wire \mul_ln26_reg_723[5]_i_8_n_5 ;
  wire \mul_ln26_reg_723[5]_i_9_n_5 ;
  wire \mul_ln26_reg_723[8]_i_2_n_5 ;
  wire \mul_ln26_reg_723[8]_i_3_n_5 ;
  wire \mul_ln26_reg_723[8]_i_4_n_5 ;
  wire \mul_ln26_reg_723[8]_i_5_n_5 ;
  wire \mul_ln26_reg_723[8]_i_6_n_5 ;
  wire \mul_ln26_reg_723[8]_i_7_n_5 ;
  wire \mul_ln26_reg_723_reg[1]_i_1_n_10 ;
  wire \mul_ln26_reg_723_reg[1]_i_1_n_5 ;
  wire \mul_ln26_reg_723_reg[1]_i_1_n_6 ;
  wire \mul_ln26_reg_723_reg[1]_i_1_n_7 ;
  wire \mul_ln26_reg_723_reg[1]_i_1_n_8 ;
  wire \mul_ln26_reg_723_reg[1]_i_1_n_9 ;
  wire \mul_ln26_reg_723_reg[5]_i_1_n_5 ;
  wire \mul_ln26_reg_723_reg[5]_i_1_n_6 ;
  wire \mul_ln26_reg_723_reg[5]_i_1_n_7 ;
  wire \mul_ln26_reg_723_reg[5]_i_1_n_8 ;
  wire \mul_ln26_reg_723_reg[5]_i_3_n_10 ;
  wire \mul_ln26_reg_723_reg[5]_i_3_n_11 ;
  wire \mul_ln26_reg_723_reg[5]_i_3_n_12 ;
  wire \mul_ln26_reg_723_reg[5]_i_3_n_5 ;
  wire \mul_ln26_reg_723_reg[5]_i_3_n_7 ;
  wire \mul_ln26_reg_723_reg[5]_i_3_n_8 ;
  wire \mul_ln26_reg_723_reg[8]_i_1_n_7 ;
  wire \mul_ln26_reg_723_reg[8]_i_1_n_8 ;
  wire mul_ln34_1_reg_9160;
  wire mul_ln34_1_reg_916_reg_n_103;
  wire mul_ln34_1_reg_916_reg_n_104;
  wire mul_ln34_1_reg_916_reg_n_105;
  wire mul_ln34_1_reg_916_reg_n_106;
  wire mul_ln34_1_reg_916_reg_n_107;
  wire mul_ln34_1_reg_916_reg_n_108;
  wire mul_ln34_1_reg_916_reg_n_109;
  wire mul_ln34_1_reg_916_reg_n_110;
  wire mul_ln34_1_reg_916_reg_n_111;
  wire mul_ln34_1_reg_916_reg_n_112;
  wire mul_ln34_1_reg_916_reg_n_113;
  wire mul_ln34_1_reg_916_reg_n_114;
  wire mul_ln34_1_reg_916_reg_n_115;
  wire mul_ln34_1_reg_916_reg_n_116;
  wire mul_ln34_1_reg_916_reg_n_117;
  wire mul_ln34_1_reg_916_reg_n_118;
  wire mul_ln34_1_reg_916_reg_n_119;
  wire mul_ln34_1_reg_916_reg_n_120;
  wire mul_ln34_1_reg_916_reg_n_121;
  wire mul_ln34_1_reg_916_reg_n_122;
  wire mul_ln34_1_reg_916_reg_n_123;
  wire mul_ln34_1_reg_916_reg_n_124;
  wire mul_ln34_1_reg_916_reg_n_125;
  wire mul_ln34_1_reg_916_reg_n_126;
  wire mul_ln34_1_reg_916_reg_n_127;
  wire mul_ln34_1_reg_916_reg_n_128;
  wire mul_ln34_1_reg_916_reg_n_129;
  wire mul_ln34_1_reg_916_reg_n_130;
  wire mul_ln34_1_reg_916_reg_n_131;
  wire mul_ln34_1_reg_916_reg_n_132;
  wire mul_ln34_1_reg_916_reg_n_133;
  wire mul_ln34_1_reg_916_reg_n_134;
  wire mul_ln34_1_reg_916_reg_n_135;
  wire mul_ln34_1_reg_916_reg_n_136;
  wire mul_ln34_1_reg_916_reg_n_137;
  wire mul_ln34_1_reg_916_reg_n_138;
  wire mul_ln34_1_reg_916_reg_n_139;
  wire mul_ln34_1_reg_916_reg_n_140;
  wire mul_ln34_1_reg_916_reg_n_141;
  wire mul_ln34_1_reg_916_reg_n_142;
  wire mul_ln34_1_reg_916_reg_n_143;
  wire mul_ln34_1_reg_916_reg_n_144;
  wire mul_ln34_1_reg_916_reg_n_145;
  wire mul_ln34_1_reg_916_reg_n_146;
  wire mul_ln34_1_reg_916_reg_n_147;
  wire mul_ln34_1_reg_916_reg_n_148;
  wire mul_ln34_1_reg_916_reg_n_149;
  wire mul_ln34_1_reg_916_reg_n_150;
  wire mul_ln34_1_reg_916_reg_n_151;
  wire mul_ln34_1_reg_916_reg_n_152;
  wire mul_ln34_1_reg_916_reg_n_153;
  wire mul_ln34_1_reg_916_reg_n_154;
  wire mul_ln34_1_reg_916_reg_n_155;
  wire mul_ln34_1_reg_916_reg_n_156;
  wire mul_ln34_1_reg_916_reg_n_157;
  wire mul_ln34_1_reg_916_reg_n_158;
  wire mul_ln34_reg_900_reg_i_1_n_5;
  wire mul_ln34_reg_900_reg_n_103;
  wire mul_ln34_reg_900_reg_n_104;
  wire mul_ln34_reg_900_reg_n_105;
  wire mul_ln34_reg_900_reg_n_106;
  wire mul_ln34_reg_900_reg_n_107;
  wire mul_ln34_reg_900_reg_n_108;
  wire mul_ln34_reg_900_reg_n_109;
  wire mul_ln34_reg_900_reg_n_110;
  wire mul_ln9_1_reg_713_reg_n_100;
  wire mul_ln9_1_reg_713_reg_n_101;
  wire mul_ln9_1_reg_713_reg_n_102;
  wire mul_ln9_1_reg_713_reg_n_103;
  wire mul_ln9_1_reg_713_reg_n_104;
  wire mul_ln9_1_reg_713_reg_n_105;
  wire mul_ln9_1_reg_713_reg_n_106;
  wire mul_ln9_1_reg_713_reg_n_107;
  wire mul_ln9_1_reg_713_reg_n_108;
  wire mul_ln9_1_reg_713_reg_n_109;
  wire mul_ln9_1_reg_713_reg_n_110;
  wire mul_ln9_1_reg_713_reg_n_98;
  wire mul_ln9_1_reg_713_reg_n_99;
  wire [5:2]mul_ln9_reg_684;
  wire \mul_ln9_reg_684[2]_i_1_n_5 ;
  wire \mul_ln9_reg_684[5]_i_1_n_5 ;
  wire [7:0]out;
  wire [4:0]out_d_0_reg_186;
  wire [4:0]out_d_reg_733;
  wire out_d_reg_7330;
  wire \out_d_reg_733[4]_i_3_n_5 ;
  wire \out_d_reg_733[4]_i_4_n_5 ;
  wire \out_d_reg_733[4]_i_5_n_5 ;
  wire [4:0]out_d_reg_733_pp0_iter1_reg;
  wire [3:0]out_h_0_reg_210_pp0_iter1_reg;
  wire [3:0]out_h_fu_360_p2;
  wire \out_h_reg_768[3]_i_2_n_5 ;
  wire \out_h_reg_768_pp0_iter2_reg_reg[0]_srl2_n_5 ;
  wire \out_h_reg_768_pp0_iter2_reg_reg[1]_srl2_n_5 ;
  wire \out_h_reg_768_pp0_iter2_reg_reg[2]_srl2_n_5 ;
  wire \out_h_reg_768_pp0_iter2_reg_reg[3]_srl2_n_5 ;
  wire [3:0]out_h_reg_768_pp0_iter3_reg;
  wire [3:0]out_w_0_reg_222;
  wire [3:0]out_w_fu_517_p2;
  wire [3:0]out_w_reg_848;
  wire output_r_ce0;
  wire [15:0]q0;
  wire [15:0]q1;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_10;
  wire ram_reg_0_11;
  wire ram_reg_0_12;
  wire ram_reg_0_13;
  wire ram_reg_0_14;
  wire ram_reg_0_15;
  wire ram_reg_0_16;
  wire ram_reg_0_17;
  wire ram_reg_0_18;
  wire ram_reg_0_19;
  wire ram_reg_0_2;
  wire [9:0]ram_reg_0_20;
  wire ram_reg_0_21;
  wire ram_reg_0_22;
  wire ram_reg_0_23;
  wire ram_reg_0_24;
  wire ram_reg_0_25;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_8;
  wire ram_reg_0_9;
  wire ram_reg_0_i_139_n_5;
  wire ram_reg_0_i_144_n_5;
  wire ram_reg_0_i_147_n_5;
  wire ram_reg_0_i_152_n_5;
  wire ram_reg_0_i_157_n_5;
  wire ram_reg_0_i_162_n_5;
  wire ram_reg_0_i_167_n_5;
  wire ram_reg_0_i_172_n_5;
  wire ram_reg_0_i_177_n_5;
  wire ram_reg_0_i_179_n_5;
  wire ram_reg_0_i_187_n_5;
  wire ram_reg_0_i_189_n_5;
  wire ram_reg_0_i_197_n_5;
  wire ram_reg_0_i_202_n_5;
  wire ram_reg_0_i_205_n_5;
  wire ram_reg_0_i_206_n_5;
  wire ram_reg_0_i_239_n_5;
  wire ram_reg_0_i_240_n_5;
  wire ram_reg_0_i_244_n_5;
  wire ram_reg_0_i_247_n_5;
  wire ram_reg_0_i_252_n_5;
  wire ram_reg_0_i_257_n_5;
  wire ram_reg_0_i_262_n_5;
  wire ram_reg_0_i_267_n_5;
  wire ram_reg_0_i_272_n_5;
  wire ram_reg_0_i_277_n_5;
  wire ram_reg_0_i_279_n_5;
  wire ram_reg_0_i_287_n_5;
  wire ram_reg_0_i_289_n_5;
  wire ram_reg_0_i_297_n_5;
  wire ram_reg_0_i_302_n_5;
  wire ram_reg_0_i_324_n_5;
  wire ram_reg_0_i_46_n_5;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_2;
  wire ram_reg_2;
  wire ram_reg_2_0;
  wire ram_reg_2_1;
  wire ram_reg_2_2;
  wire ram_reg_3;
  wire ram_reg_3_0;
  wire ram_reg_3_1;
  wire ram_reg_3_2;
  wire ram_reg_4;
  wire ram_reg_4_0;
  wire ram_reg_4_1;
  wire ram_reg_4_2;
  wire ram_reg_5;
  wire ram_reg_5_0;
  wire ram_reg_5_1;
  wire ram_reg_5_2;
  wire ram_reg_6;
  wire ram_reg_6_0;
  wire ram_reg_6_1;
  wire ram_reg_6_2;
  wire ram_reg_7;
  wire ram_reg_7_0;
  wire ram_reg_7_1;
  wire ram_reg_7_2;
  wire reg_234;
  wire [15:0]\reg_234_reg[15]_0 ;
  wire \reg_234_reg_n_5_[0] ;
  wire \reg_234_reg_n_5_[10] ;
  wire \reg_234_reg_n_5_[11] ;
  wire \reg_234_reg_n_5_[12] ;
  wire \reg_234_reg_n_5_[13] ;
  wire \reg_234_reg_n_5_[14] ;
  wire \reg_234_reg_n_5_[15] ;
  wire \reg_234_reg_n_5_[1] ;
  wire \reg_234_reg_n_5_[2] ;
  wire \reg_234_reg_n_5_[3] ;
  wire \reg_234_reg_n_5_[4] ;
  wire \reg_234_reg_n_5_[5] ;
  wire \reg_234_reg_n_5_[6] ;
  wire \reg_234_reg_n_5_[7] ;
  wire \reg_234_reg_n_5_[8] ;
  wire \reg_234_reg_n_5_[9] ;
  wire [15:0]reg_239;
  wire \reg_239[0]_i_1_n_5 ;
  wire \reg_239[10]_i_1_n_5 ;
  wire \reg_239[11]_i_1_n_5 ;
  wire \reg_239[12]_i_1_n_5 ;
  wire \reg_239[13]_i_1_n_5 ;
  wire \reg_239[14]_i_1_n_5 ;
  wire \reg_239[15]_i_1_n_5 ;
  wire \reg_239[15]_i_2_n_5 ;
  wire \reg_239[15]_i_3_n_5 ;
  wire \reg_239[1]_i_1_n_5 ;
  wire \reg_239[2]_i_1_n_5 ;
  wire \reg_239[3]_i_1_n_5 ;
  wire \reg_239[4]_i_1_n_5 ;
  wire \reg_239[5]_i_1_n_5 ;
  wire \reg_239[6]_i_1_n_5 ;
  wire \reg_239[7]_i_1_n_5 ;
  wire \reg_239[8]_i_1_n_5 ;
  wire \reg_239[9]_i_1_n_5 ;
  wire [4:0]select_ln19_fu_436_p3;
  wire [4:0]select_ln19_reg_797;
  wire select_ln19_reg_7970;
  wire [8:5]select_ln20_1_fu_383_p3;
  wire select_ln20_5_reg_775;
  wire \select_ln20_5_reg_775[0]_i_1_n_5 ;
  wire select_ln20_5_reg_775_pp0_iter1_reg;
  wire \select_ln20_5_reg_775_pp0_iter1_reg[0]_i_1_n_5 ;
  wire select_ln20_5_reg_775_pp0_iter2_reg;
  wire \select_ln20_5_reg_775_pp0_iter2_reg[0]_i_1_n_5 ;
  wire [3:0]select_ln20_fu_339_p3;
  wire [3:0]select_ln20_reg_752;
  wire select_ln21_1_reg_853;
  wire \select_ln21_1_reg_853[7]_i_3_n_5 ;
  wire \select_ln21_1_reg_853_reg_n_5_[0] ;
  wire \select_ln21_1_reg_853_reg_n_5_[1] ;
  wire \select_ln21_1_reg_853_reg_n_5_[2] ;
  wire \select_ln21_1_reg_853_reg_n_5_[3] ;
  wire \select_ln21_1_reg_853_reg_n_5_[4] ;
  wire \select_ln21_1_reg_853_reg_n_5_[5] ;
  wire \select_ln21_1_reg_853_reg_n_5_[6] ;
  wire \select_ln21_1_reg_853_reg_n_5_[7] ;
  wire [3:0]select_ln21_fu_470_p3;
  wire [3:0]select_ln21_reg_819;
  wire select_ln26_2_reg_9270;
  wire [3:0]select_ln26_reg_814;
  wire [3:0]select_ln26_reg_814_pp0_iter2_reg;
  wire [13:0]select_ln29_1_fu_570_p3;
  wire [13:0]select_ln29_1_reg_884;
  wire select_ln29_1_reg_8840;
  wire \select_ln29_1_reg_884[13]_i_10_n_5 ;
  wire \select_ln29_1_reg_884[13]_i_11_n_5 ;
  wire \select_ln29_1_reg_884[13]_i_12_n_5 ;
  wire \select_ln29_1_reg_884[13]_i_13_n_5 ;
  wire \select_ln29_1_reg_884[13]_i_14_n_5 ;
  wire \select_ln29_1_reg_884[13]_i_15_n_5 ;
  wire \select_ln29_1_reg_884[13]_i_16_n_5 ;
  wire \select_ln29_1_reg_884[13]_i_17_n_5 ;
  wire \select_ln29_1_reg_884[13]_i_18_n_5 ;
  wire \select_ln29_1_reg_884[13]_i_19_n_5 ;
  wire \select_ln29_1_reg_884[13]_i_20_n_5 ;
  wire \select_ln29_1_reg_884[13]_i_5_n_5 ;
  wire \select_ln29_1_reg_884[13]_i_6_n_5 ;
  wire \select_ln29_1_reg_884[13]_i_7_n_5 ;
  wire \select_ln29_1_reg_884[13]_i_8_n_5 ;
  wire \select_ln29_1_reg_884[13]_i_9_n_5 ;
  wire [0:0]\select_ln29_1_reg_884_reg[0]_0 ;
  wire \select_ln29_1_reg_884_reg[13]_i_3_n_5 ;
  wire \select_ln29_1_reg_884_reg[13]_i_3_n_6 ;
  wire \select_ln29_1_reg_884_reg[13]_i_3_n_7 ;
  wire \select_ln29_1_reg_884_reg[13]_i_3_n_8 ;
  wire \select_ln29_1_reg_884_reg[13]_i_4_n_5 ;
  wire \select_ln29_1_reg_884_reg[13]_i_4_n_6 ;
  wire \select_ln29_1_reg_884_reg[13]_i_4_n_7 ;
  wire \select_ln29_1_reg_884_reg[13]_i_4_n_8 ;
  wire [13:0]select_ln29_2_fu_615_p3;
  wire [13:0]select_ln29_2_reg_922;
  wire \select_ln29_2_reg_922[13]_i_10_n_5 ;
  wire \select_ln29_2_reg_922[13]_i_11_n_5 ;
  wire \select_ln29_2_reg_922[13]_i_12_n_5 ;
  wire \select_ln29_2_reg_922[13]_i_13_n_5 ;
  wire \select_ln29_2_reg_922[13]_i_14_n_5 ;
  wire \select_ln29_2_reg_922[13]_i_15_n_5 ;
  wire \select_ln29_2_reg_922[13]_i_16_n_5 ;
  wire \select_ln29_2_reg_922[13]_i_17_n_5 ;
  wire \select_ln29_2_reg_922[13]_i_18_n_5 ;
  wire \select_ln29_2_reg_922[13]_i_19_n_5 ;
  wire \select_ln29_2_reg_922[13]_i_20_n_5 ;
  wire \select_ln29_2_reg_922[13]_i_5_n_5 ;
  wire \select_ln29_2_reg_922[13]_i_6_n_5 ;
  wire \select_ln29_2_reg_922[13]_i_7_n_5 ;
  wire \select_ln29_2_reg_922[13]_i_8_n_5 ;
  wire \select_ln29_2_reg_922[13]_i_9_n_5 ;
  wire \select_ln29_2_reg_922_reg[13]_i_3_n_5 ;
  wire \select_ln29_2_reg_922_reg[13]_i_3_n_6 ;
  wire \select_ln29_2_reg_922_reg[13]_i_3_n_7 ;
  wire \select_ln29_2_reg_922_reg[13]_i_3_n_8 ;
  wire \select_ln29_2_reg_922_reg[13]_i_4_n_5 ;
  wire \select_ln29_2_reg_922_reg[13]_i_4_n_6 ;
  wire \select_ln29_2_reg_922_reg[13]_i_4_n_7 ;
  wire \select_ln29_2_reg_922_reg[13]_i_4_n_8 ;
  wire [13:0]select_ln29_fu_554_p3;
  wire [13:0]select_ln29_reg_873;
  wire select_ln29_reg_8730;
  wire \select_ln29_reg_873[13]_i_10_n_5 ;
  wire \select_ln29_reg_873[13]_i_11_n_5 ;
  wire \select_ln29_reg_873[13]_i_12_n_5 ;
  wire \select_ln29_reg_873[13]_i_13_n_5 ;
  wire \select_ln29_reg_873[13]_i_14_n_5 ;
  wire \select_ln29_reg_873[13]_i_15_n_5 ;
  wire \select_ln29_reg_873[13]_i_16_n_5 ;
  wire \select_ln29_reg_873[13]_i_17_n_5 ;
  wire \select_ln29_reg_873[13]_i_18_n_5 ;
  wire \select_ln29_reg_873[13]_i_19_n_5 ;
  wire \select_ln29_reg_873[13]_i_20_n_5 ;
  wire \select_ln29_reg_873[13]_i_5_n_5 ;
  wire \select_ln29_reg_873[13]_i_6_n_5 ;
  wire \select_ln29_reg_873[13]_i_7_n_5 ;
  wire \select_ln29_reg_873[13]_i_8_n_5 ;
  wire \select_ln29_reg_873[13]_i_9_n_5 ;
  wire \select_ln29_reg_873_reg[13]_i_3_n_5 ;
  wire \select_ln29_reg_873_reg[13]_i_3_n_6 ;
  wire \select_ln29_reg_873_reg[13]_i_3_n_7 ;
  wire \select_ln29_reg_873_reg[13]_i_3_n_8 ;
  wire \select_ln29_reg_873_reg[13]_i_4_n_5 ;
  wire \select_ln29_reg_873_reg[13]_i_4_n_6 ;
  wire \select_ln29_reg_873_reg[13]_i_4_n_7 ;
  wire \select_ln29_reg_873_reg[13]_i_4_n_8 ;
  wire [7:0]tmp4_mid1_fu_634_p2;
  wire tmp4_reg_9110;
  wire tmp4_reg_911_reg_n_103;
  wire tmp4_reg_911_reg_n_104;
  wire tmp4_reg_911_reg_n_105;
  wire tmp4_reg_911_reg_n_106;
  wire tmp4_reg_911_reg_n_107;
  wire tmp4_reg_911_reg_n_108;
  wire tmp4_reg_911_reg_n_109;
  wire tmp4_reg_911_reg_n_110;
  wire tmp_0_0_fu_378_p2__0_n_5;
  wire tmp_0_0_fu_378_p2__1_n_5;
  wire tmp_0_0_fu_378_p2__2_n_5;
  wire [8:1]tmp_0_0_fu_378_p2__4;
  wire tmp_0_0_fu_378_p2_n_5;
  wire [8:1]tmp_0_0_mid1_fu_410_p2;
  wire [4:1]zext_ln26_13_fu_406_p1;
  wire [4:1]zext_ln26_7_fu_483_p1;
  wire \zext_ln26_reg_690[1]_i_1_n_5 ;
  wire \zext_ln26_reg_690[4]_i_1_n_5 ;
  wire [4:1]zext_ln26_reg_690_reg;
  wire [3:3]\NLW_add_ln19_reg_792_reg[12]_i_2_CO_UNCONNECTED ;
  wire NLW_add_ln26_1_reg_830_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln26_1_reg_830_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln26_1_reg_830_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln26_1_reg_830_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln26_1_reg_830_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln26_1_reg_830_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln26_1_reg_830_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln26_1_reg_830_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln26_1_reg_830_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_add_ln26_1_reg_830_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln26_1_reg_830_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln26_2_reg_836_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln26_2_reg_836_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln26_2_reg_836_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln26_2_reg_836_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln26_2_reg_836_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln26_2_reg_836_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln26_2_reg_836_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln26_2_reg_836_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln26_2_reg_836_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_add_ln26_2_reg_836_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln26_2_reg_836_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln26_3_reg_842_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln26_3_reg_842_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln26_3_reg_842_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln26_3_reg_842_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln26_3_reg_842_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln26_3_reg_842_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln26_3_reg_842_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln26_3_reg_842_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln26_3_reg_842_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_add_ln26_3_reg_842_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln26_3_reg_842_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln26_reg_824_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln26_reg_824_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln26_reg_824_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln26_reg_824_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln26_reg_824_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln26_reg_824_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln26_reg_824_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln26_reg_824_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln26_reg_824_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_add_ln26_reg_824_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln26_reg_824_reg_PCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln26_reg_824_reg_i_16_CO_UNCONNECTED;
  wire [3:1]NLW_add_ln26_reg_824_reg_i_16_O_UNCONNECTED;
  wire [3:3]NLW_add_ln26_reg_824_reg_i_17_CO_UNCONNECTED;
  wire [0:0]NLW_add_ln26_reg_824_reg_i_19_O_UNCONNECTED;
  wire [0:0]NLW_add_ln26_reg_824_reg_i_20_O_UNCONNECTED;
  wire NLW_add_ln34_reg_937_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln34_reg_937_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln34_reg_937_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln34_reg_937_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln34_reg_937_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln34_reg_937_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln34_reg_937_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln34_reg_937_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln34_reg_937_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_add_ln34_reg_937_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln34_reg_937_reg_PCOUT_UNCONNECTED;
  wire [3:3]NLW_add_ln34_reg_937_reg_i_11_CO_UNCONNECTED;
  wire [3:1]\NLW_icmp_ln19_reg_729_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln19_reg_729_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln19_reg_729_reg[0]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_mul_ln26_1_reg_757_reg[1]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_mul_ln26_1_reg_757_reg[5]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln26_1_reg_757_reg[5]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_mul_ln26_1_reg_757_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln26_1_reg_757_reg[8]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_mul_ln26_reg_723_reg[1]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_mul_ln26_reg_723_reg[5]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln26_reg_723_reg[5]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_mul_ln26_reg_723_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln26_reg_723_reg[8]_i_1_O_UNCONNECTED ;
  wire NLW_mul_ln34_1_reg_916_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln34_1_reg_916_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln34_1_reg_916_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln34_1_reg_916_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln34_1_reg_916_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln34_1_reg_916_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln34_1_reg_916_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln34_1_reg_916_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln34_1_reg_916_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_mul_ln34_1_reg_916_reg_P_UNCONNECTED;
  wire NLW_mul_ln34_reg_900_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln34_reg_900_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln34_reg_900_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln34_reg_900_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln34_reg_900_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln34_reg_900_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln34_reg_900_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln34_reg_900_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln34_reg_900_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_mul_ln34_reg_900_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln34_reg_900_reg_PCOUT_UNCONNECTED;
  wire NLW_mul_ln9_1_reg_713_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln9_1_reg_713_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln9_1_reg_713_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln9_1_reg_713_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln9_1_reg_713_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln9_1_reg_713_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln9_1_reg_713_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln9_1_reg_713_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln9_1_reg_713_reg_CARRYOUT_UNCONNECTED;
  wire [47:13]NLW_mul_ln9_1_reg_713_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln9_1_reg_713_reg_PCOUT_UNCONNECTED;
  wire [3:0]\NLW_select_ln29_1_reg_884_reg[13]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln29_1_reg_884_reg[13]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln29_2_reg_922_reg[13]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln29_2_reg_922_reg[13]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln29_reg_873_reg[13]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln29_reg_873_reg[13]_i_4_O_UNCONNECTED ;
  wire NLW_tmp4_reg_911_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp4_reg_911_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp4_reg_911_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp4_reg_911_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp4_reg_911_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp4_reg_911_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp4_reg_911_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp4_reg_911_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp4_reg_911_reg_CARRYOUT_UNCONNECTED;
  wire [47:8]NLW_tmp4_reg_911_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp4_reg_911_reg_PCOUT_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \add_ln19_reg_792[0]_i_1 
       (.I0(\indvar_flatten39_reg_174_reg_n_5_[0] ),
        .O(add_ln19_fu_430_p2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln19_reg_792[12]_i_1 
       (.I0(\ap_CS_fsm_reg[5]_0 ),
        .I1(ap_enable_reg_pp0_iter0),
        .O(add_ln19_reg_7920));
  FDRE \add_ln19_reg_792_reg[0] 
       (.C(ap_clk),
        .CE(add_ln19_reg_7920),
        .D(add_ln19_fu_430_p2[0]),
        .Q(add_ln19_reg_792[0]),
        .R(1'b0));
  FDRE \add_ln19_reg_792_reg[10] 
       (.C(ap_clk),
        .CE(add_ln19_reg_7920),
        .D(add_ln19_fu_430_p2[10]),
        .Q(add_ln19_reg_792[10]),
        .R(1'b0));
  FDRE \add_ln19_reg_792_reg[11] 
       (.C(ap_clk),
        .CE(add_ln19_reg_7920),
        .D(add_ln19_fu_430_p2[11]),
        .Q(add_ln19_reg_792[11]),
        .R(1'b0));
  FDRE \add_ln19_reg_792_reg[12] 
       (.C(ap_clk),
        .CE(add_ln19_reg_7920),
        .D(add_ln19_fu_430_p2[12]),
        .Q(add_ln19_reg_792[12]),
        .R(1'b0));
  CARRY4 \add_ln19_reg_792_reg[12]_i_2 
       (.CI(\add_ln19_reg_792_reg[8]_i_1_n_5 ),
        .CO({\NLW_add_ln19_reg_792_reg[12]_i_2_CO_UNCONNECTED [3],\add_ln19_reg_792_reg[12]_i_2_n_6 ,\add_ln19_reg_792_reg[12]_i_2_n_7 ,\add_ln19_reg_792_reg[12]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln19_fu_430_p2[12:9]),
        .S({\indvar_flatten39_reg_174_reg_n_5_[12] ,\indvar_flatten39_reg_174_reg_n_5_[11] ,\indvar_flatten39_reg_174_reg_n_5_[10] ,\indvar_flatten39_reg_174_reg_n_5_[9] }));
  FDRE \add_ln19_reg_792_reg[1] 
       (.C(ap_clk),
        .CE(add_ln19_reg_7920),
        .D(add_ln19_fu_430_p2[1]),
        .Q(add_ln19_reg_792[1]),
        .R(1'b0));
  FDRE \add_ln19_reg_792_reg[2] 
       (.C(ap_clk),
        .CE(add_ln19_reg_7920),
        .D(add_ln19_fu_430_p2[2]),
        .Q(add_ln19_reg_792[2]),
        .R(1'b0));
  FDRE \add_ln19_reg_792_reg[3] 
       (.C(ap_clk),
        .CE(add_ln19_reg_7920),
        .D(add_ln19_fu_430_p2[3]),
        .Q(add_ln19_reg_792[3]),
        .R(1'b0));
  FDRE \add_ln19_reg_792_reg[4] 
       (.C(ap_clk),
        .CE(add_ln19_reg_7920),
        .D(add_ln19_fu_430_p2[4]),
        .Q(add_ln19_reg_792[4]),
        .R(1'b0));
  CARRY4 \add_ln19_reg_792_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln19_reg_792_reg[4]_i_1_n_5 ,\add_ln19_reg_792_reg[4]_i_1_n_6 ,\add_ln19_reg_792_reg[4]_i_1_n_7 ,\add_ln19_reg_792_reg[4]_i_1_n_8 }),
        .CYINIT(\indvar_flatten39_reg_174_reg_n_5_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln19_fu_430_p2[4:1]),
        .S({\indvar_flatten39_reg_174_reg_n_5_[4] ,\indvar_flatten39_reg_174_reg_n_5_[3] ,\indvar_flatten39_reg_174_reg_n_5_[2] ,\indvar_flatten39_reg_174_reg_n_5_[1] }));
  FDRE \add_ln19_reg_792_reg[5] 
       (.C(ap_clk),
        .CE(add_ln19_reg_7920),
        .D(add_ln19_fu_430_p2[5]),
        .Q(add_ln19_reg_792[5]),
        .R(1'b0));
  FDRE \add_ln19_reg_792_reg[6] 
       (.C(ap_clk),
        .CE(add_ln19_reg_7920),
        .D(add_ln19_fu_430_p2[6]),
        .Q(add_ln19_reg_792[6]),
        .R(1'b0));
  FDRE \add_ln19_reg_792_reg[7] 
       (.C(ap_clk),
        .CE(add_ln19_reg_7920),
        .D(add_ln19_fu_430_p2[7]),
        .Q(add_ln19_reg_792[7]),
        .R(1'b0));
  FDRE \add_ln19_reg_792_reg[8] 
       (.C(ap_clk),
        .CE(add_ln19_reg_7920),
        .D(add_ln19_fu_430_p2[8]),
        .Q(add_ln19_reg_792[8]),
        .R(1'b0));
  CARRY4 \add_ln19_reg_792_reg[8]_i_1 
       (.CI(\add_ln19_reg_792_reg[4]_i_1_n_5 ),
        .CO({\add_ln19_reg_792_reg[8]_i_1_n_5 ,\add_ln19_reg_792_reg[8]_i_1_n_6 ,\add_ln19_reg_792_reg[8]_i_1_n_7 ,\add_ln19_reg_792_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln19_fu_430_p2[8:5]),
        .S({\indvar_flatten39_reg_174_reg_n_5_[8] ,\indvar_flatten39_reg_174_reg_n_5_[7] ,\indvar_flatten39_reg_174_reg_n_5_[6] ,\indvar_flatten39_reg_174_reg_n_5_[5] }));
  FDRE \add_ln19_reg_792_reg[9] 
       (.C(ap_clk),
        .CE(add_ln19_reg_7920),
        .D(add_ln19_fu_430_p2[9]),
        .Q(add_ln19_reg_792[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln26_1_reg_830_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln26_1_reg_830_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_max_pooling2d_fix16_fu_506_input_width,1'b1,1'b1,Q[5],1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln26_1_reg_830_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln26_7_fu_483_p1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln26_1_reg_830_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln26_1_reg_830_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln26_4_reg_7870),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_CS_fsm_state2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(mul_ln26_2_reg_8020),
        .CEP(add_ln26_1_reg_8300),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln26_1_reg_830_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln26_1_reg_830_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln26_1_reg_830_reg_P_UNCONNECTED[47:14],add_ln26_1_reg_830_reg_n_97,add_ln26_1_reg_830_reg_n_98,add_ln26_1_reg_830_reg_n_99,add_ln26_1_reg_830_reg_n_100,add_ln26_1_reg_830_reg_n_101,add_ln26_1_reg_830_reg_n_102,add_ln26_1_reg_830_reg_n_103,add_ln26_1_reg_830_reg_n_104,add_ln26_1_reg_830_reg_n_105,add_ln26_1_reg_830_reg_n_106,add_ln26_1_reg_830_reg_n_107,add_ln26_1_reg_830_reg_n_108,add_ln26_1_reg_830_reg_n_109,add_ln26_1_reg_830_reg_n_110}),
        .PATTERNBDETECT(NLW_add_ln26_1_reg_830_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln26_1_reg_830_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln26_1_reg_830_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln26_1_reg_830_reg_UNDERFLOW_UNCONNECTED));
  FDRE \add_ln26_2_reg_836_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln26_2_reg_836_reg_n_110),
        .Q(add_ln26_2_reg_836_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \add_ln26_2_reg_836_pp0_iter2_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln26_2_reg_836_reg_n_100),
        .Q(add_ln26_2_reg_836_pp0_iter2_reg[10]),
        .R(1'b0));
  FDRE \add_ln26_2_reg_836_pp0_iter2_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln26_2_reg_836_reg_n_99),
        .Q(add_ln26_2_reg_836_pp0_iter2_reg[11]),
        .R(1'b0));
  FDRE \add_ln26_2_reg_836_pp0_iter2_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln26_2_reg_836_reg_n_98),
        .Q(add_ln26_2_reg_836_pp0_iter2_reg[12]),
        .R(1'b0));
  FDRE \add_ln26_2_reg_836_pp0_iter2_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln26_2_reg_836_reg_n_97),
        .Q(add_ln26_2_reg_836_pp0_iter2_reg[13]),
        .R(1'b0));
  FDRE \add_ln26_2_reg_836_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln26_2_reg_836_reg_n_109),
        .Q(add_ln26_2_reg_836_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \add_ln26_2_reg_836_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln26_2_reg_836_reg_n_108),
        .Q(add_ln26_2_reg_836_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \add_ln26_2_reg_836_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln26_2_reg_836_reg_n_107),
        .Q(add_ln26_2_reg_836_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \add_ln26_2_reg_836_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln26_2_reg_836_reg_n_106),
        .Q(add_ln26_2_reg_836_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \add_ln26_2_reg_836_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln26_2_reg_836_reg_n_105),
        .Q(add_ln26_2_reg_836_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \add_ln26_2_reg_836_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln26_2_reg_836_reg_n_104),
        .Q(add_ln26_2_reg_836_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \add_ln26_2_reg_836_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln26_2_reg_836_reg_n_103),
        .Q(add_ln26_2_reg_836_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \add_ln26_2_reg_836_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln26_2_reg_836_reg_n_102),
        .Q(add_ln26_2_reg_836_pp0_iter2_reg[8]),
        .R(1'b0));
  FDRE \add_ln26_2_reg_836_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln26_2_reg_836_reg_n_101),
        .Q(add_ln26_2_reg_836_pp0_iter2_reg[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln26_2_reg_836_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln26_2_reg_836_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_max_pooling2d_fix16_fu_506_input_width,1'b1,1'b1,Q[5],1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln26_2_reg_836_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln26_7_fu_483_p1,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln26_2_reg_836_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln26_2_reg_836_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln26_4_reg_7870),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_CS_fsm_state2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(mul_ln26_2_reg_8020),
        .CEP(add_ln26_1_reg_8300),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln26_2_reg_836_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln26_2_reg_836_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln26_2_reg_836_reg_P_UNCONNECTED[47:14],add_ln26_2_reg_836_reg_n_97,add_ln26_2_reg_836_reg_n_98,add_ln26_2_reg_836_reg_n_99,add_ln26_2_reg_836_reg_n_100,add_ln26_2_reg_836_reg_n_101,add_ln26_2_reg_836_reg_n_102,add_ln26_2_reg_836_reg_n_103,add_ln26_2_reg_836_reg_n_104,add_ln26_2_reg_836_reg_n_105,add_ln26_2_reg_836_reg_n_106,add_ln26_2_reg_836_reg_n_107,add_ln26_2_reg_836_reg_n_108,add_ln26_2_reg_836_reg_n_109,add_ln26_2_reg_836_reg_n_110}),
        .PATTERNBDETECT(NLW_add_ln26_2_reg_836_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln26_2_reg_836_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln26_2_reg_836_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln26_2_reg_836_reg_UNDERFLOW_UNCONNECTED));
  FDRE \add_ln26_3_reg_842_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln26_3_reg_842_reg_n_110),
        .Q(add_ln26_3_reg_842_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \add_ln26_3_reg_842_pp0_iter2_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln26_3_reg_842_reg_n_100),
        .Q(add_ln26_3_reg_842_pp0_iter2_reg[10]),
        .R(1'b0));
  FDRE \add_ln26_3_reg_842_pp0_iter2_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln26_3_reg_842_reg_n_99),
        .Q(add_ln26_3_reg_842_pp0_iter2_reg[11]),
        .R(1'b0));
  FDRE \add_ln26_3_reg_842_pp0_iter2_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln26_3_reg_842_reg_n_98),
        .Q(add_ln26_3_reg_842_pp0_iter2_reg[12]),
        .R(1'b0));
  FDRE \add_ln26_3_reg_842_pp0_iter2_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln26_3_reg_842_reg_n_97),
        .Q(add_ln26_3_reg_842_pp0_iter2_reg[13]),
        .R(1'b0));
  FDRE \add_ln26_3_reg_842_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln26_3_reg_842_reg_n_109),
        .Q(add_ln26_3_reg_842_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \add_ln26_3_reg_842_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln26_3_reg_842_reg_n_108),
        .Q(add_ln26_3_reg_842_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \add_ln26_3_reg_842_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln26_3_reg_842_reg_n_107),
        .Q(add_ln26_3_reg_842_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \add_ln26_3_reg_842_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln26_3_reg_842_reg_n_106),
        .Q(add_ln26_3_reg_842_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \add_ln26_3_reg_842_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln26_3_reg_842_reg_n_105),
        .Q(add_ln26_3_reg_842_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \add_ln26_3_reg_842_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln26_3_reg_842_reg_n_104),
        .Q(add_ln26_3_reg_842_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \add_ln26_3_reg_842_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln26_3_reg_842_reg_n_103),
        .Q(add_ln26_3_reg_842_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \add_ln26_3_reg_842_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln26_3_reg_842_reg_n_102),
        .Q(add_ln26_3_reg_842_pp0_iter2_reg[8]),
        .R(1'b0));
  FDRE \add_ln26_3_reg_842_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln26_3_reg_842_reg_n_101),
        .Q(add_ln26_3_reg_842_pp0_iter2_reg[9]),
        .R(1'b0));
  FDRE \add_ln26_3_reg_842_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln26_3_reg_842_pp0_iter2_reg[0]),
        .Q(add_ln26_3_reg_842_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \add_ln26_3_reg_842_pp0_iter3_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln26_3_reg_842_pp0_iter2_reg[10]),
        .Q(add_ln26_3_reg_842_pp0_iter3_reg[10]),
        .R(1'b0));
  FDRE \add_ln26_3_reg_842_pp0_iter3_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln26_3_reg_842_pp0_iter2_reg[11]),
        .Q(add_ln26_3_reg_842_pp0_iter3_reg[11]),
        .R(1'b0));
  FDRE \add_ln26_3_reg_842_pp0_iter3_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln26_3_reg_842_pp0_iter2_reg[12]),
        .Q(add_ln26_3_reg_842_pp0_iter3_reg[12]),
        .R(1'b0));
  FDRE \add_ln26_3_reg_842_pp0_iter3_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln26_3_reg_842_pp0_iter2_reg[13]),
        .Q(add_ln26_3_reg_842_pp0_iter3_reg[13]),
        .R(1'b0));
  FDRE \add_ln26_3_reg_842_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln26_3_reg_842_pp0_iter2_reg[1]),
        .Q(add_ln26_3_reg_842_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \add_ln26_3_reg_842_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln26_3_reg_842_pp0_iter2_reg[2]),
        .Q(add_ln26_3_reg_842_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \add_ln26_3_reg_842_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln26_3_reg_842_pp0_iter2_reg[3]),
        .Q(add_ln26_3_reg_842_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \add_ln26_3_reg_842_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln26_3_reg_842_pp0_iter2_reg[4]),
        .Q(add_ln26_3_reg_842_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \add_ln26_3_reg_842_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln26_3_reg_842_pp0_iter2_reg[5]),
        .Q(add_ln26_3_reg_842_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \add_ln26_3_reg_842_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln26_3_reg_842_pp0_iter2_reg[6]),
        .Q(add_ln26_3_reg_842_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \add_ln26_3_reg_842_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln26_3_reg_842_pp0_iter2_reg[7]),
        .Q(add_ln26_3_reg_842_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \add_ln26_3_reg_842_pp0_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln26_3_reg_842_pp0_iter2_reg[8]),
        .Q(add_ln26_3_reg_842_pp0_iter3_reg[8]),
        .R(1'b0));
  FDRE \add_ln26_3_reg_842_pp0_iter3_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(add_ln26_3_reg_842_pp0_iter2_reg[9]),
        .Q(add_ln26_3_reg_842_pp0_iter3_reg[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln26_3_reg_842_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln26_3_reg_842_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_max_pooling2d_fix16_fu_506_input_width,1'b1,1'b1,Q[5],1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln26_3_reg_842_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln26_7_fu_483_p1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln26_3_reg_842_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln26_3_reg_842_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln26_4_reg_7870),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_CS_fsm_state2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(mul_ln26_2_reg_8020),
        .CEP(add_ln26_1_reg_8300),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln26_3_reg_842_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln26_3_reg_842_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln26_3_reg_842_reg_P_UNCONNECTED[47:14],add_ln26_3_reg_842_reg_n_97,add_ln26_3_reg_842_reg_n_98,add_ln26_3_reg_842_reg_n_99,add_ln26_3_reg_842_reg_n_100,add_ln26_3_reg_842_reg_n_101,add_ln26_3_reg_842_reg_n_102,add_ln26_3_reg_842_reg_n_103,add_ln26_3_reg_842_reg_n_104,add_ln26_3_reg_842_reg_n_105,add_ln26_3_reg_842_reg_n_106,add_ln26_3_reg_842_reg_n_107,add_ln26_3_reg_842_reg_n_108,add_ln26_3_reg_842_reg_n_109,add_ln26_3_reg_842_reg_n_110}),
        .PATTERNBDETECT(NLW_add_ln26_3_reg_842_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln26_3_reg_842_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln26_3_reg_842_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln26_3_reg_842_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln26_reg_824_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln26_reg_824_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_max_pooling2d_fix16_fu_506_input_width,1'b1,1'b1,Q[5],1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln26_reg_824_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln26_7_fu_483_p1,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln26_reg_824_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln26_reg_824_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln26_4_reg_7870),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_CS_fsm_state2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(mul_ln26_2_reg_8020),
        .CEP(add_ln26_1_reg_8300),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln26_reg_824_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln26_reg_824_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln26_reg_824_reg_P_UNCONNECTED[47:14],add_ln26_reg_824_reg_n_97,add_ln26_reg_824_reg_n_98,add_ln26_reg_824_reg_n_99,add_ln26_reg_824_reg_n_100,add_ln26_reg_824_reg_n_101,add_ln26_reg_824_reg_n_102,add_ln26_reg_824_reg_n_103,add_ln26_reg_824_reg_n_104,add_ln26_reg_824_reg_n_105,add_ln26_reg_824_reg_n_106,add_ln26_reg_824_reg_n_107,add_ln26_reg_824_reg_n_108,add_ln26_reg_824_reg_n_109,add_ln26_reg_824_reg_n_110}),
        .PATTERNBDETECT(NLW_add_ln26_reg_824_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln26_reg_824_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln26_reg_824_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln26_reg_824_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln26_reg_824_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln19_reg_729_reg_n_5_[0] ),
        .O(add_ln26_4_reg_7870));
  LUT5 #(
    .INIT(32'hFB0BF808)) 
    add_ln26_reg_824_reg_i_10
       (.I0(tmp_0_0_mid1_fu_410_p2[2]),
        .I1(icmp_ln22_1_reg_763),
        .I2(icmp_ln21_reg_740),
        .I3(mul_ln26_1_reg_757[2]),
        .I4(tmp_0_0_fu_378_p2__4[2]),
        .O(A[2]));
  LUT6 #(
    .INIT(64'hF808FB0BFB0BF808)) 
    add_ln26_reg_824_reg_i_11
       (.I0(tmp_0_0_mid1_fu_410_p2[1]),
        .I1(icmp_ln22_1_reg_763),
        .I2(icmp_ln21_reg_740),
        .I3(mul_ln26_1_reg_757[1]),
        .I4(tmp_0_0_fu_378_p2__2_n_5),
        .I5(mul_ln26_reg_723[1]),
        .O(A[1]));
  LUT3 #(
    .INIT(8'h02)) 
    add_ln26_reg_824_reg_i_12
       (.I0(out_w_0_reg_222[3]),
        .I1(select_ln20_5_reg_775),
        .I2(icmp_ln21_reg_740),
        .O(zext_ln26_7_fu_483_p1[4]));
  LUT3 #(
    .INIT(8'h02)) 
    add_ln26_reg_824_reg_i_13
       (.I0(out_w_0_reg_222[2]),
        .I1(select_ln20_5_reg_775),
        .I2(icmp_ln21_reg_740),
        .O(zext_ln26_7_fu_483_p1[3]));
  LUT3 #(
    .INIT(8'h02)) 
    add_ln26_reg_824_reg_i_14
       (.I0(out_w_0_reg_222[1]),
        .I1(select_ln20_5_reg_775),
        .I2(icmp_ln21_reg_740),
        .O(zext_ln26_7_fu_483_p1[2]));
  LUT3 #(
    .INIT(8'h02)) 
    add_ln26_reg_824_reg_i_15
       (.I0(out_w_0_reg_222[0]),
        .I1(select_ln20_5_reg_775),
        .I2(icmp_ln21_reg_740),
        .O(zext_ln26_7_fu_483_p1[1]));
  CARRY4 add_ln26_reg_824_reg_i_16
       (.CI(add_ln26_reg_824_reg_i_18_n_5),
        .CO(NLW_add_ln26_reg_824_reg_i_16_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln26_reg_824_reg_i_16_O_UNCONNECTED[3:1],tmp_0_0_mid1_fu_410_p2[8]}),
        .S({1'b0,1'b0,1'b0,select_ln20_1_fu_383_p3[8]}));
  CARRY4 add_ln26_reg_824_reg_i_17
       (.CI(add_ln26_reg_824_reg_i_19_n_5),
        .CO({NLW_add_ln26_reg_824_reg_i_17_CO_UNCONNECTED[3],add_ln26_reg_824_reg_i_17_n_6,add_ln26_reg_824_reg_i_17_n_7,add_ln26_reg_824_reg_i_17_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_0_0_fu_378_p2__4[8:5]),
        .S(mul_ln26_reg_723[8:5]));
  CARRY4 add_ln26_reg_824_reg_i_18
       (.CI(add_ln26_reg_824_reg_i_20_n_5),
        .CO({add_ln26_reg_824_reg_i_18_n_5,add_ln26_reg_824_reg_i_18_n_6,add_ln26_reg_824_reg_i_18_n_7,add_ln26_reg_824_reg_i_18_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,zext_ln26_13_fu_406_p1[4]}),
        .O(tmp_0_0_mid1_fu_410_p2[7:4]),
        .S({select_ln20_1_fu_383_p3[7:5],add_ln26_reg_824_reg_i_25_n_5}));
  CARRY4 add_ln26_reg_824_reg_i_19
       (.CI(1'b0),
        .CO({add_ln26_reg_824_reg_i_19_n_5,add_ln26_reg_824_reg_i_19_n_6,add_ln26_reg_824_reg_i_19_n_7,add_ln26_reg_824_reg_i_19_n_8}),
        .CYINIT(1'b0),
        .DI({tmp_0_0_fu_378_p2_n_5,tmp_0_0_fu_378_p2__0_n_5,tmp_0_0_fu_378_p2__1_n_5,tmp_0_0_fu_378_p2__2_n_5}),
        .O({tmp_0_0_fu_378_p2__4[4:2],NLW_add_ln26_reg_824_reg_i_19_O_UNCONNECTED[0]}),
        .S({add_ln26_reg_824_reg_i_26_n_5,add_ln26_reg_824_reg_i_27_n_5,add_ln26_reg_824_reg_i_28_n_5,tmp_0_0_fu_378_p2__4[1]}));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln26_reg_824_reg_i_2
       (.I0(\ap_CS_fsm_reg[5]_0 ),
        .I1(\icmp_ln19_reg_729_reg_n_5_[0] ),
        .O(mul_ln26_2_reg_8020));
  CARRY4 add_ln26_reg_824_reg_i_20
       (.CI(1'b0),
        .CO({add_ln26_reg_824_reg_i_20_n_5,add_ln26_reg_824_reg_i_20_n_6,add_ln26_reg_824_reg_i_20_n_7,add_ln26_reg_824_reg_i_20_n_8}),
        .CYINIT(1'b0),
        .DI({zext_ln26_13_fu_406_p1[3:1],1'b0}),
        .O({tmp_0_0_mid1_fu_410_p2[3:1],NLW_add_ln26_reg_824_reg_i_20_O_UNCONNECTED[0]}),
        .S({add_ln26_reg_824_reg_i_30_n_5,add_ln26_reg_824_reg_i_31_n_5,add_ln26_reg_824_reg_i_32_n_5,1'b0}));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln26_reg_824_reg_i_21
       (.I0(mul_ln26_1_reg_757[8]),
        .I1(icmp_ln21_reg_740),
        .I2(mul_ln26_reg_723[8]),
        .O(select_ln20_1_fu_383_p3[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln26_reg_824_reg_i_22
       (.I0(mul_ln26_1_reg_757[7]),
        .I1(icmp_ln21_reg_740),
        .I2(mul_ln26_reg_723[7]),
        .O(select_ln20_1_fu_383_p3[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln26_reg_824_reg_i_23
       (.I0(mul_ln26_1_reg_757[6]),
        .I1(icmp_ln21_reg_740),
        .I2(mul_ln26_reg_723[6]),
        .O(select_ln20_1_fu_383_p3[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln26_reg_824_reg_i_24
       (.I0(mul_ln26_1_reg_757[5]),
        .I1(icmp_ln21_reg_740),
        .I2(mul_ln26_reg_723[5]),
        .O(select_ln20_1_fu_383_p3[5]));
  LUT4 #(
    .INIT(16'h56A6)) 
    add_ln26_reg_824_reg_i_25
       (.I0(zext_ln26_13_fu_406_p1[4]),
        .I1(mul_ln26_reg_723[4]),
        .I2(icmp_ln21_reg_740),
        .I3(mul_ln26_1_reg_757[4]),
        .O(add_ln26_reg_824_reg_i_25_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln26_reg_824_reg_i_26
       (.I0(tmp_0_0_fu_378_p2_n_5),
        .I1(mul_ln26_reg_723[4]),
        .O(add_ln26_reg_824_reg_i_26_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln26_reg_824_reg_i_27
       (.I0(tmp_0_0_fu_378_p2__0_n_5),
        .I1(mul_ln26_reg_723[3]),
        .O(add_ln26_reg_824_reg_i_27_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln26_reg_824_reg_i_28
       (.I0(tmp_0_0_fu_378_p2__1_n_5),
        .I1(mul_ln26_reg_723[2]),
        .O(add_ln26_reg_824_reg_i_28_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln26_reg_824_reg_i_29
       (.I0(tmp_0_0_fu_378_p2__2_n_5),
        .I1(mul_ln26_reg_723[1]),
        .O(tmp_0_0_fu_378_p2__4[1]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln26_reg_824_reg_i_3
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln19_reg_729_reg_n_5_[0] ),
        .O(add_ln26_1_reg_8300));
  LUT4 #(
    .INIT(16'h56A6)) 
    add_ln26_reg_824_reg_i_30
       (.I0(zext_ln26_13_fu_406_p1[3]),
        .I1(mul_ln26_reg_723[3]),
        .I2(icmp_ln21_reg_740),
        .I3(mul_ln26_1_reg_757[3]),
        .O(add_ln26_reg_824_reg_i_30_n_5));
  LUT4 #(
    .INIT(16'h56A6)) 
    add_ln26_reg_824_reg_i_31
       (.I0(zext_ln26_13_fu_406_p1[2]),
        .I1(mul_ln26_reg_723[2]),
        .I2(icmp_ln21_reg_740),
        .I3(mul_ln26_1_reg_757[2]),
        .O(add_ln26_reg_824_reg_i_31_n_5));
  LUT4 #(
    .INIT(16'h56A6)) 
    add_ln26_reg_824_reg_i_32
       (.I0(zext_ln26_13_fu_406_p1[1]),
        .I1(mul_ln26_reg_723[1]),
        .I2(icmp_ln21_reg_740),
        .I3(mul_ln26_1_reg_757[1]),
        .O(add_ln26_reg_824_reg_i_32_n_5));
  LUT5 #(
    .INIT(32'hFB0BF808)) 
    add_ln26_reg_824_reg_i_4
       (.I0(tmp_0_0_mid1_fu_410_p2[8]),
        .I1(icmp_ln22_1_reg_763),
        .I2(icmp_ln21_reg_740),
        .I3(mul_ln26_1_reg_757[8]),
        .I4(tmp_0_0_fu_378_p2__4[8]),
        .O(A[8]));
  LUT5 #(
    .INIT(32'hFB0BF808)) 
    add_ln26_reg_824_reg_i_5
       (.I0(tmp_0_0_mid1_fu_410_p2[7]),
        .I1(icmp_ln22_1_reg_763),
        .I2(icmp_ln21_reg_740),
        .I3(mul_ln26_1_reg_757[7]),
        .I4(tmp_0_0_fu_378_p2__4[7]),
        .O(A[7]));
  LUT5 #(
    .INIT(32'hFB0BF808)) 
    add_ln26_reg_824_reg_i_6
       (.I0(tmp_0_0_mid1_fu_410_p2[6]),
        .I1(icmp_ln22_1_reg_763),
        .I2(icmp_ln21_reg_740),
        .I3(mul_ln26_1_reg_757[6]),
        .I4(tmp_0_0_fu_378_p2__4[6]),
        .O(A[6]));
  LUT5 #(
    .INIT(32'hFB0BF808)) 
    add_ln26_reg_824_reg_i_7
       (.I0(tmp_0_0_mid1_fu_410_p2[5]),
        .I1(icmp_ln22_1_reg_763),
        .I2(icmp_ln21_reg_740),
        .I3(mul_ln26_1_reg_757[5]),
        .I4(tmp_0_0_fu_378_p2__4[5]),
        .O(A[5]));
  LUT5 #(
    .INIT(32'hFB0BF808)) 
    add_ln26_reg_824_reg_i_8
       (.I0(tmp_0_0_mid1_fu_410_p2[4]),
        .I1(icmp_ln22_1_reg_763),
        .I2(icmp_ln21_reg_740),
        .I3(mul_ln26_1_reg_757[4]),
        .I4(tmp_0_0_fu_378_p2__4[4]),
        .O(A[4]));
  LUT5 #(
    .INIT(32'hFB0BF808)) 
    add_ln26_reg_824_reg_i_9
       (.I0(tmp_0_0_mid1_fu_410_p2[3]),
        .I1(icmp_ln22_1_reg_763),
        .I2(icmp_ln21_reg_740),
        .I3(mul_ln26_1_reg_757[3]),
        .I4(tmp_0_0_fu_378_p2__4[3]),
        .O(A[3]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln34_reg_937_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln34_reg_937_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_max_pooling2d_fix16_fu_506_input_width,1'b1,1'b1,Q[5]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln34_reg_937_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln26_reg_814_pp0_iter2_reg}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln34_reg_937_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln34_reg_937_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(select_ln26_2_reg_9270),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_CS_fsm_state2),
        .CEC(ap_CS_fsm_pp0_stage0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln34_reg_9370),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln34_reg_937_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln34_reg_937_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln34_reg_937_reg_P_UNCONNECTED[47:12],P,grp_max_pooling2d_fix16_fu_506_output_r_address0}),
        .PATTERNBDETECT(NLW_add_ln34_reg_937_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln34_reg_937_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln34_reg_937_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln34_reg_937_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln34_reg_937_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln19_reg_729_pp0_iter3_reg_reg_n_5_[0] ),
        .O(select_ln26_2_reg_9270));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln34_reg_937_reg_i_10
       (.I0(tmp4_mid1_fu_634_p2[0]),
        .I1(select_ln20_5_reg_775_pp0_iter2_reg),
        .I2(mul_ln34_1_reg_916_reg_n_110),
        .I3(icmp_ln21_reg_740_pp0_iter3_reg),
        .I4(tmp4_reg_911_reg_n_110),
        .O(out[0]));
  CARRY4 add_ln34_reg_937_reg_i_11
       (.CI(add_ln34_reg_937_reg_i_12_n_5),
        .CO({NLW_add_ln34_reg_937_reg_i_11_CO_UNCONNECTED[3],add_ln34_reg_937_reg_i_11_n_6,add_ln34_reg_937_reg_i_11_n_7,add_ln34_reg_937_reg_i_11_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp4_mid1_fu_634_p2[7:4]),
        .S({mul_ln34_reg_900_reg_n_103,mul_ln34_reg_900_reg_n_104,mul_ln34_reg_900_reg_n_105,mul_ln34_reg_900_reg_n_106}));
  CARRY4 add_ln34_reg_937_reg_i_12
       (.CI(1'b0),
        .CO({add_ln34_reg_937_reg_i_12_n_5,add_ln34_reg_937_reg_i_12_n_6,add_ln34_reg_937_reg_i_12_n_7,add_ln34_reg_937_reg_i_12_n_8}),
        .CYINIT(1'b0),
        .DI(out_h_reg_768_pp0_iter3_reg),
        .O(tmp4_mid1_fu_634_p2[3:0]),
        .S({add_ln34_reg_937_reg_i_13_n_5,add_ln34_reg_937_reg_i_14_n_5,add_ln34_reg_937_reg_i_15_n_5,add_ln34_reg_937_reg_i_16_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln34_reg_937_reg_i_13
       (.I0(out_h_reg_768_pp0_iter3_reg[3]),
        .I1(mul_ln34_reg_900_reg_n_107),
        .O(add_ln34_reg_937_reg_i_13_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln34_reg_937_reg_i_14
       (.I0(out_h_reg_768_pp0_iter3_reg[2]),
        .I1(mul_ln34_reg_900_reg_n_108),
        .O(add_ln34_reg_937_reg_i_14_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln34_reg_937_reg_i_15
       (.I0(out_h_reg_768_pp0_iter3_reg[1]),
        .I1(mul_ln34_reg_900_reg_n_109),
        .O(add_ln34_reg_937_reg_i_15_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln34_reg_937_reg_i_16
       (.I0(out_h_reg_768_pp0_iter3_reg[0]),
        .I1(mul_ln34_reg_900_reg_n_110),
        .O(add_ln34_reg_937_reg_i_16_n_5));
  LUT3 #(
    .INIT(8'h08)) 
    add_ln34_reg_937_reg_i_2
       (.I0(ap_enable_reg_pp0_iter3_reg_n_5),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(\icmp_ln19_reg_729_pp0_iter3_reg_reg_n_5_[0] ),
        .O(add_ln34_reg_9370));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln34_reg_937_reg_i_3
       (.I0(tmp4_mid1_fu_634_p2[7]),
        .I1(select_ln20_5_reg_775_pp0_iter2_reg),
        .I2(mul_ln34_1_reg_916_reg_n_103),
        .I3(icmp_ln21_reg_740_pp0_iter3_reg),
        .I4(tmp4_reg_911_reg_n_103),
        .O(out[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln34_reg_937_reg_i_4
       (.I0(tmp4_mid1_fu_634_p2[6]),
        .I1(select_ln20_5_reg_775_pp0_iter2_reg),
        .I2(mul_ln34_1_reg_916_reg_n_104),
        .I3(icmp_ln21_reg_740_pp0_iter3_reg),
        .I4(tmp4_reg_911_reg_n_104),
        .O(out[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln34_reg_937_reg_i_5
       (.I0(tmp4_mid1_fu_634_p2[5]),
        .I1(select_ln20_5_reg_775_pp0_iter2_reg),
        .I2(mul_ln34_1_reg_916_reg_n_105),
        .I3(icmp_ln21_reg_740_pp0_iter3_reg),
        .I4(tmp4_reg_911_reg_n_105),
        .O(out[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln34_reg_937_reg_i_6
       (.I0(tmp4_mid1_fu_634_p2[4]),
        .I1(select_ln20_5_reg_775_pp0_iter2_reg),
        .I2(mul_ln34_1_reg_916_reg_n_106),
        .I3(icmp_ln21_reg_740_pp0_iter3_reg),
        .I4(tmp4_reg_911_reg_n_106),
        .O(out[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln34_reg_937_reg_i_7
       (.I0(tmp4_mid1_fu_634_p2[3]),
        .I1(select_ln20_5_reg_775_pp0_iter2_reg),
        .I2(mul_ln34_1_reg_916_reg_n_107),
        .I3(icmp_ln21_reg_740_pp0_iter3_reg),
        .I4(tmp4_reg_911_reg_n_107),
        .O(out[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln34_reg_937_reg_i_8
       (.I0(tmp4_mid1_fu_634_p2[2]),
        .I1(select_ln20_5_reg_775_pp0_iter2_reg),
        .I2(mul_ln34_1_reg_916_reg_n_108),
        .I3(icmp_ln21_reg_740_pp0_iter3_reg),
        .I4(tmp4_reg_911_reg_n_108),
        .O(out[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln34_reg_937_reg_i_9
       (.I0(tmp4_mid1_fu_634_p2[1]),
        .I1(select_ln20_5_reg_775_pp0_iter2_reg),
        .I2(mul_ln34_1_reg_916_reg_n_109),
        .I3(icmp_ln21_reg_740_pp0_iter3_reg),
        .I4(tmp4_reg_911_reg_n_109),
        .O(out[1]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__6 
       (.I0(grp_max_pooling2d_fix16_fu_506_ap_ready),
        .I1(grp_max_pooling2d_fix16_fu_506_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .O(grp_max_pooling2d_fix16_fu_506_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_max_pooling2d_fix16_fu_506_ap_start_reg),
        .I2(grp_max_pooling2d_fix16_fu_506_ap_ready),
        .I3(Q[3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[17]_i_1 
       (.I0(Q[4]),
        .I1(grp_max_pooling2d_fix16_fu_506_ap_ready),
        .I2(grp_max_pooling2d_fix16_fu_506_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(Q[5]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[18]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_max_pooling2d_fix16_fu_506_ap_start_reg),
        .I2(grp_max_pooling2d_fix16_fu_506_ap_ready),
        .I3(Q[5]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \ap_CS_fsm[1]_i_1__6 
       (.I0(ap_CS_fsm_state2),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_max_pooling2d_fix16_fu_506_ap_ready),
        .I4(\ap_CS_fsm[1]_i_2_n_5 ),
        .I5(ap_NS_fsm114_out),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\ap_CS_fsm_reg[5]_0 ),
        .I1(ap_CS_fsm_pp0_stage2),
        .O(\ap_CS_fsm[1]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \ap_CS_fsm[4]_i_1__4 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_enable_reg_pp0_iter3_reg_n_5),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ap_CS_fsm[6]_i_1__1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_enable_reg_pp0_iter3_reg_n_5),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[9]_i_1__0 
       (.I0(Q[2]),
        .I1(grp_max_pooling2d_fix16_fu_506_ap_ready),
        .I2(grp_max_pooling2d_fix16_fu_506_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(Q[3]),
        .O(D[0]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_max_pooling2d_fix16_fu_506_ap_done),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage0),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage2),
        .Q(\ap_CS_fsm_reg[5]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(grp_max_pooling2d_fix16_fu_506_ap_ready),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h77700000)) 
    ap_enable_reg_pp0_iter0_i_1__5
       (.I0(\ap_CS_fsm_reg[5]_0 ),
        .I1(\icmp_ln19_reg_729_reg_n_5_[0] ),
        .I2(ap_CS_fsm_state2),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__5_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__5_n_5),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter1_i_1__5
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__5_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__5_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter2_i_1__2
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__2_n_5),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF051F00000000000)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_CS_fsm_state2),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\ap_CS_fsm_reg[5]_0 ),
        .I4(ap_enable_reg_pp0_iter3_reg_n_5),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter3_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter3_reg_n_5),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC055C00000000000)) 
    ap_enable_reg_pp0_iter4_i_1
       (.I0(ap_CS_fsm_state2),
        .I1(ap_enable_reg_pp0_iter3_reg_n_5),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_enable_reg_pp0_iter4_i_2_n_5),
        .I4(ap_enable_reg_pp0_iter4_reg_n_5),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter4_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ap_enable_reg_pp0_iter4_i_2
       (.I0(\ap_CS_fsm_reg[5]_0 ),
        .I1(ap_CS_fsm_pp0_stage1),
        .O(ap_enable_reg_pp0_iter4_i_2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter4_reg_n_5),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'hFDFC)) 
    grp_max_pooling2d_fix16_fu_506_ap_start_reg_i_1
       (.I0(grp_max_pooling2d_fix16_fu_506_ap_ready),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(grp_max_pooling2d_fix16_fu_506_ap_start_reg),
        .O(\ap_CS_fsm_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h6656666666A66666)) 
    \icmp_ln19_reg_729[0]_i_10 
       (.I0(mul_ln9_1_reg_713_reg_n_103),
        .I1(\indvar_flatten39_reg_174_reg_n_5_[7] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln19_reg_729_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(add_ln19_reg_792[7]),
        .O(\icmp_ln19_reg_729[0]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h6656666666A66666)) 
    \icmp_ln19_reg_729[0]_i_11 
       (.I0(mul_ln9_1_reg_713_reg_n_104),
        .I1(\indvar_flatten39_reg_174_reg_n_5_[6] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln19_reg_729_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(add_ln19_reg_792[6]),
        .O(\icmp_ln19_reg_729[0]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h6656666666A66666)) 
    \icmp_ln19_reg_729[0]_i_12 
       (.I0(mul_ln9_1_reg_713_reg_n_106),
        .I1(\indvar_flatten39_reg_174_reg_n_5_[4] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln19_reg_729_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(add_ln19_reg_792[4]),
        .O(\icmp_ln19_reg_729[0]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'h6656666666A66666)) 
    \icmp_ln19_reg_729[0]_i_13 
       (.I0(mul_ln9_1_reg_713_reg_n_107),
        .I1(\indvar_flatten39_reg_174_reg_n_5_[3] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln19_reg_729_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(add_ln19_reg_792[3]),
        .O(\icmp_ln19_reg_729[0]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'h6656666666A66666)) 
    \icmp_ln19_reg_729[0]_i_14 
       (.I0(mul_ln9_1_reg_713_reg_n_109),
        .I1(\indvar_flatten39_reg_174_reg_n_5_[1] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln19_reg_729_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(add_ln19_reg_792[1]),
        .O(\icmp_ln19_reg_729[0]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'h6656666666A66666)) 
    \icmp_ln19_reg_729[0]_i_15 
       (.I0(mul_ln9_1_reg_713_reg_n_110),
        .I1(\indvar_flatten39_reg_174_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln19_reg_729_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(add_ln19_reg_792[0]),
        .O(\icmp_ln19_reg_729[0]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'h99A9999999599999)) 
    \icmp_ln19_reg_729[0]_i_3 
       (.I0(mul_ln9_1_reg_713_reg_n_98),
        .I1(\indvar_flatten39_reg_174_reg_n_5_[12] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln19_reg_729_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(add_ln19_reg_792[12]),
        .O(\icmp_ln19_reg_729[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln19_reg_729[0]_i_4 
       (.I0(\icmp_ln19_reg_729[0]_i_8_n_5 ),
        .I1(mul_ln9_1_reg_713_reg_n_99),
        .I2(\indvar_flatten39_reg_174_reg_n_5_[11] ),
        .I3(indvar_flatten39_reg_1740),
        .I4(add_ln19_reg_792[11]),
        .I5(\icmp_ln19_reg_729[0]_i_9_n_5 ),
        .O(\icmp_ln19_reg_729[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln19_reg_729[0]_i_5 
       (.I0(\icmp_ln19_reg_729[0]_i_10_n_5 ),
        .I1(mul_ln9_1_reg_713_reg_n_102),
        .I2(\indvar_flatten39_reg_174_reg_n_5_[8] ),
        .I3(indvar_flatten39_reg_1740),
        .I4(add_ln19_reg_792[8]),
        .I5(\icmp_ln19_reg_729[0]_i_11_n_5 ),
        .O(\icmp_ln19_reg_729[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln19_reg_729[0]_i_6 
       (.I0(\icmp_ln19_reg_729[0]_i_12_n_5 ),
        .I1(mul_ln9_1_reg_713_reg_n_105),
        .I2(\indvar_flatten39_reg_174_reg_n_5_[5] ),
        .I3(indvar_flatten39_reg_1740),
        .I4(add_ln19_reg_792[5]),
        .I5(\icmp_ln19_reg_729[0]_i_13_n_5 ),
        .O(\icmp_ln19_reg_729[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln19_reg_729[0]_i_7 
       (.I0(\icmp_ln19_reg_729[0]_i_14_n_5 ),
        .I1(mul_ln9_1_reg_713_reg_n_108),
        .I2(\indvar_flatten39_reg_174_reg_n_5_[2] ),
        .I3(indvar_flatten39_reg_1740),
        .I4(add_ln19_reg_792[2]),
        .I5(\icmp_ln19_reg_729[0]_i_15_n_5 ),
        .O(\icmp_ln19_reg_729[0]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h6656666666A66666)) 
    \icmp_ln19_reg_729[0]_i_8 
       (.I0(mul_ln9_1_reg_713_reg_n_100),
        .I1(\indvar_flatten39_reg_174_reg_n_5_[10] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln19_reg_729_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(add_ln19_reg_792[10]),
        .O(\icmp_ln19_reg_729[0]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h6656666666A66666)) 
    \icmp_ln19_reg_729[0]_i_9 
       (.I0(mul_ln9_1_reg_713_reg_n_101),
        .I1(\indvar_flatten39_reg_174_reg_n_5_[9] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln19_reg_729_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(add_ln19_reg_792[9]),
        .O(\icmp_ln19_reg_729[0]_i_9_n_5 ));
  FDRE \icmp_ln19_reg_729_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln19_reg_729_reg_n_5_[0] ),
        .Q(\icmp_ln19_reg_729_pp0_iter1_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln19_reg_729_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln19_reg_729_pp0_iter1_reg_reg_n_5_[0] ),
        .Q(\icmp_ln19_reg_729_pp0_iter2_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln19_reg_729_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln19_reg_729_pp0_iter2_reg_reg_n_5_[0] ),
        .Q(\icmp_ln19_reg_729_pp0_iter3_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln19_reg_729_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln19_reg_729_pp0_iter3_reg_reg_n_5_[0] ),
        .Q(icmp_ln19_reg_729_pp0_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln19_reg_729_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln19_fu_323_p2),
        .Q(\icmp_ln19_reg_729_reg_n_5_[0] ),
        .R(1'b0));
  CARRY4 \icmp_ln19_reg_729_reg[0]_i_1 
       (.CI(\icmp_ln19_reg_729_reg[0]_i_2_n_5 ),
        .CO({\NLW_icmp_ln19_reg_729_reg[0]_i_1_CO_UNCONNECTED [3:1],icmp_ln19_fu_323_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln19_reg_729_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\icmp_ln19_reg_729[0]_i_3_n_5 }));
  CARRY4 \icmp_ln19_reg_729_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln19_reg_729_reg[0]_i_2_n_5 ,\icmp_ln19_reg_729_reg[0]_i_2_n_6 ,\icmp_ln19_reg_729_reg[0]_i_2_n_7 ,\icmp_ln19_reg_729_reg[0]_i_2_n_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln19_reg_729_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln19_reg_729[0]_i_4_n_5 ,\icmp_ln19_reg_729[0]_i_5_n_5 ,\icmp_ln19_reg_729[0]_i_6_n_5 ,\icmp_ln19_reg_729[0]_i_7_n_5 }));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln21_reg_740[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln19_reg_729_reg_n_5_[0] ),
        .O(icmp_ln21_reg_7400));
  LUT6 #(
    .INIT(64'h0000000000044404)) 
    \icmp_ln21_reg_740[0]_i_2 
       (.I0(\icmp_ln21_reg_740[0]_i_3_n_5 ),
        .I1(\icmp_ln21_reg_740[0]_i_4_n_5 ),
        .I2(\select_ln21_1_reg_853_reg_n_5_[3] ),
        .I3(\icmp_ln21_reg_740[0]_i_5_n_5 ),
        .I4(\indvar_flatten_reg_198_reg_n_5_[3] ),
        .I5(\icmp_ln21_reg_740[0]_i_6_n_5 ),
        .O(\icmp_ln21_reg_740[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'hFFFF47B8)) 
    \icmp_ln21_reg_740[0]_i_3 
       (.I0(\indvar_flatten_reg_198_reg_n_5_[0] ),
        .I1(\icmp_ln21_reg_740[0]_i_5_n_5 ),
        .I2(\select_ln21_1_reg_853_reg_n_5_[0] ),
        .I3(mul_ln9_reg_684[5]),
        .I4(\icmp_ln21_reg_740[0]_i_7_n_5 ),
        .O(\icmp_ln21_reg_740[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hA0CCA00005000533)) 
    \icmp_ln21_reg_740[0]_i_4 
       (.I0(\indvar_flatten_reg_198_reg_n_5_[5] ),
        .I1(\select_ln21_1_reg_853_reg_n_5_[5] ),
        .I2(\indvar_flatten_reg_198_reg_n_5_[4] ),
        .I3(\icmp_ln21_reg_740[0]_i_5_n_5 ),
        .I4(\select_ln21_1_reg_853_reg_n_5_[4] ),
        .I5(mul_ln9_reg_684[5]),
        .O(\icmp_ln21_reg_740[0]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \icmp_ln21_reg_740[0]_i_5 
       (.I0(\icmp_ln19_reg_729_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter1),
        .O(\icmp_ln21_reg_740[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h5F335FFFFAFFFACC)) 
    \icmp_ln21_reg_740[0]_i_6 
       (.I0(\indvar_flatten_reg_198_reg_n_5_[7] ),
        .I1(\select_ln21_1_reg_853_reg_n_5_[7] ),
        .I2(\indvar_flatten_reg_198_reg_n_5_[6] ),
        .I3(\icmp_ln21_reg_740[0]_i_5_n_5 ),
        .I4(\select_ln21_1_reg_853_reg_n_5_[6] ),
        .I5(mul_ln9_reg_684[2]),
        .O(\icmp_ln21_reg_740[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFF3C5A5AFF3C)) 
    \icmp_ln21_reg_740[0]_i_7 
       (.I0(\indvar_flatten_reg_198_reg_n_5_[2] ),
        .I1(\select_ln21_1_reg_853_reg_n_5_[2] ),
        .I2(mul_ln9_reg_684[2]),
        .I3(\select_ln21_1_reg_853_reg_n_5_[1] ),
        .I4(\icmp_ln21_reg_740[0]_i_5_n_5 ),
        .I5(\indvar_flatten_reg_198_reg_n_5_[1] ),
        .O(\icmp_ln21_reg_740[0]_i_7_n_5 ));
  FDRE \icmp_ln21_reg_740_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(icmp_ln21_reg_740),
        .Q(icmp_ln21_reg_740_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln21_reg_740_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(icmp_ln21_reg_740_pp0_iter1_reg),
        .Q(icmp_ln21_reg_740_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln21_reg_740_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(icmp_ln21_reg_740_pp0_iter2_reg),
        .Q(icmp_ln21_reg_740_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln21_reg_740_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln21_reg_7400),
        .D(\icmp_ln21_reg_740[0]_i_2_n_5 ),
        .Q(icmp_ln21_reg_740),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \icmp_ln22_1_reg_763[0]_i_1 
       (.I0(\icmp_ln22_1_reg_763[0]_i_2_n_5 ),
        .I1(out_w_0_reg_222[3]),
        .I2(\icmp_ln21_reg_740[0]_i_5_n_5 ),
        .I3(out_w_reg_848[3]),
        .I4(mul_ln9_reg_684[2]),
        .O(icmp_ln22_1_fu_355_p2));
  LUT6 #(
    .INIT(64'h00000000F8080808)) 
    \icmp_ln22_1_reg_763[0]_i_2 
       (.I0(out_w_reg_848[2]),
        .I1(out_w_reg_848[1]),
        .I2(\icmp_ln21_reg_740[0]_i_5_n_5 ),
        .I3(out_w_0_reg_222[1]),
        .I4(out_w_0_reg_222[2]),
        .I5(\icmp_ln22_1_reg_763[0]_i_3_n_5 ),
        .O(\icmp_ln22_1_reg_763[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h55556555AAAA6AAA)) 
    \icmp_ln22_1_reg_763[0]_i_3 
       (.I0(mul_ln9_reg_684[5]),
        .I1(out_w_reg_848[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(\icmp_ln19_reg_729_pp0_iter1_reg_reg_n_5_[0] ),
        .I5(out_w_0_reg_222[0]),
        .O(\icmp_ln22_1_reg_763[0]_i_3_n_5 ));
  FDRE \icmp_ln22_1_reg_763_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln21_reg_7400),
        .D(icmp_ln22_1_fu_355_p2),
        .Q(icmp_ln22_1_reg_763),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA2AA)) 
    \indvar_flatten39_reg_174[12]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln19_reg_729_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .O(indvar_flatten39_reg_174));
  LUT3 #(
    .INIT(8'h20)) 
    \indvar_flatten39_reg_174[12]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln19_reg_729_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(indvar_flatten39_reg_1740));
  FDRE \indvar_flatten39_reg_174_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(add_ln19_reg_792[0]),
        .Q(\indvar_flatten39_reg_174_reg_n_5_[0] ),
        .R(indvar_flatten39_reg_174));
  FDRE \indvar_flatten39_reg_174_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(add_ln19_reg_792[10]),
        .Q(\indvar_flatten39_reg_174_reg_n_5_[10] ),
        .R(indvar_flatten39_reg_174));
  FDRE \indvar_flatten39_reg_174_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(add_ln19_reg_792[11]),
        .Q(\indvar_flatten39_reg_174_reg_n_5_[11] ),
        .R(indvar_flatten39_reg_174));
  FDRE \indvar_flatten39_reg_174_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(add_ln19_reg_792[12]),
        .Q(\indvar_flatten39_reg_174_reg_n_5_[12] ),
        .R(indvar_flatten39_reg_174));
  FDRE \indvar_flatten39_reg_174_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(add_ln19_reg_792[1]),
        .Q(\indvar_flatten39_reg_174_reg_n_5_[1] ),
        .R(indvar_flatten39_reg_174));
  FDRE \indvar_flatten39_reg_174_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(add_ln19_reg_792[2]),
        .Q(\indvar_flatten39_reg_174_reg_n_5_[2] ),
        .R(indvar_flatten39_reg_174));
  FDRE \indvar_flatten39_reg_174_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(add_ln19_reg_792[3]),
        .Q(\indvar_flatten39_reg_174_reg_n_5_[3] ),
        .R(indvar_flatten39_reg_174));
  FDRE \indvar_flatten39_reg_174_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(add_ln19_reg_792[4]),
        .Q(\indvar_flatten39_reg_174_reg_n_5_[4] ),
        .R(indvar_flatten39_reg_174));
  FDRE \indvar_flatten39_reg_174_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(add_ln19_reg_792[5]),
        .Q(\indvar_flatten39_reg_174_reg_n_5_[5] ),
        .R(indvar_flatten39_reg_174));
  FDRE \indvar_flatten39_reg_174_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(add_ln19_reg_792[6]),
        .Q(\indvar_flatten39_reg_174_reg_n_5_[6] ),
        .R(indvar_flatten39_reg_174));
  FDRE \indvar_flatten39_reg_174_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(add_ln19_reg_792[7]),
        .Q(\indvar_flatten39_reg_174_reg_n_5_[7] ),
        .R(indvar_flatten39_reg_174));
  FDRE \indvar_flatten39_reg_174_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(add_ln19_reg_792[8]),
        .Q(\indvar_flatten39_reg_174_reg_n_5_[8] ),
        .R(indvar_flatten39_reg_174));
  FDRE \indvar_flatten39_reg_174_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(add_ln19_reg_792[9]),
        .Q(\indvar_flatten39_reg_174_reg_n_5_[9] ),
        .R(indvar_flatten39_reg_174));
  LUT4 #(
    .INIT(16'hF700)) 
    \indvar_flatten_reg_198[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\icmp_ln19_reg_729_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(ap_CS_fsm_state2),
        .O(\indvar_flatten_reg_198[7]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h08)) 
    \indvar_flatten_reg_198[7]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\icmp_ln19_reg_729_pp0_iter1_reg_reg_n_5_[0] ),
        .O(indvar_flatten_reg_1980));
  FDRE \indvar_flatten_reg_198_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1980),
        .D(\select_ln21_1_reg_853_reg_n_5_[0] ),
        .Q(\indvar_flatten_reg_198_reg_n_5_[0] ),
        .R(\indvar_flatten_reg_198[7]_i_1_n_5 ));
  FDRE \indvar_flatten_reg_198_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1980),
        .D(\select_ln21_1_reg_853_reg_n_5_[1] ),
        .Q(\indvar_flatten_reg_198_reg_n_5_[1] ),
        .R(\indvar_flatten_reg_198[7]_i_1_n_5 ));
  FDRE \indvar_flatten_reg_198_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1980),
        .D(\select_ln21_1_reg_853_reg_n_5_[2] ),
        .Q(\indvar_flatten_reg_198_reg_n_5_[2] ),
        .R(\indvar_flatten_reg_198[7]_i_1_n_5 ));
  FDRE \indvar_flatten_reg_198_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1980),
        .D(\select_ln21_1_reg_853_reg_n_5_[3] ),
        .Q(\indvar_flatten_reg_198_reg_n_5_[3] ),
        .R(\indvar_flatten_reg_198[7]_i_1_n_5 ));
  FDRE \indvar_flatten_reg_198_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1980),
        .D(\select_ln21_1_reg_853_reg_n_5_[4] ),
        .Q(\indvar_flatten_reg_198_reg_n_5_[4] ),
        .R(\indvar_flatten_reg_198[7]_i_1_n_5 ));
  FDRE \indvar_flatten_reg_198_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1980),
        .D(\select_ln21_1_reg_853_reg_n_5_[5] ),
        .Q(\indvar_flatten_reg_198_reg_n_5_[5] ),
        .R(\indvar_flatten_reg_198[7]_i_1_n_5 ));
  FDRE \indvar_flatten_reg_198_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1980),
        .D(\select_ln21_1_reg_853_reg_n_5_[6] ),
        .Q(\indvar_flatten_reg_198_reg_n_5_[6] ),
        .R(\indvar_flatten_reg_198[7]_i_1_n_5 ));
  FDRE \indvar_flatten_reg_198_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1980),
        .D(\select_ln21_1_reg_853_reg_n_5_[7] ),
        .Q(\indvar_flatten_reg_198_reg_n_5_[7] ),
        .R(\indvar_flatten_reg_198[7]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h08)) 
    \input_load_4_reg_906[15]_i_1 
       (.I0(ap_enable_reg_pp0_iter3_reg_n_5),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln19_reg_729_pp0_iter2_reg_reg_n_5_[0] ),
        .O(input_load_4_reg_9060));
  FDRE \input_load_4_reg_906_reg[0] 
       (.C(ap_clk),
        .CE(input_load_4_reg_9060),
        .D(q1[0]),
        .Q(input_load_4_reg_906[0]),
        .R(1'b0));
  FDRE \input_load_4_reg_906_reg[10] 
       (.C(ap_clk),
        .CE(input_load_4_reg_9060),
        .D(q1[10]),
        .Q(input_load_4_reg_906[10]),
        .R(1'b0));
  FDRE \input_load_4_reg_906_reg[11] 
       (.C(ap_clk),
        .CE(input_load_4_reg_9060),
        .D(q1[11]),
        .Q(input_load_4_reg_906[11]),
        .R(1'b0));
  FDRE \input_load_4_reg_906_reg[12] 
       (.C(ap_clk),
        .CE(input_load_4_reg_9060),
        .D(q1[12]),
        .Q(input_load_4_reg_906[12]),
        .R(1'b0));
  FDRE \input_load_4_reg_906_reg[13] 
       (.C(ap_clk),
        .CE(input_load_4_reg_9060),
        .D(q1[13]),
        .Q(input_load_4_reg_906[13]),
        .R(1'b0));
  FDRE \input_load_4_reg_906_reg[14] 
       (.C(ap_clk),
        .CE(input_load_4_reg_9060),
        .D(q1[14]),
        .Q(input_load_4_reg_906[14]),
        .R(1'b0));
  FDRE \input_load_4_reg_906_reg[15] 
       (.C(ap_clk),
        .CE(input_load_4_reg_9060),
        .D(q1[15]),
        .Q(input_load_4_reg_906[15]),
        .R(1'b0));
  FDRE \input_load_4_reg_906_reg[1] 
       (.C(ap_clk),
        .CE(input_load_4_reg_9060),
        .D(q1[1]),
        .Q(input_load_4_reg_906[1]),
        .R(1'b0));
  FDRE \input_load_4_reg_906_reg[2] 
       (.C(ap_clk),
        .CE(input_load_4_reg_9060),
        .D(q1[2]),
        .Q(input_load_4_reg_906[2]),
        .R(1'b0));
  FDRE \input_load_4_reg_906_reg[3] 
       (.C(ap_clk),
        .CE(input_load_4_reg_9060),
        .D(q1[3]),
        .Q(input_load_4_reg_906[3]),
        .R(1'b0));
  FDRE \input_load_4_reg_906_reg[4] 
       (.C(ap_clk),
        .CE(input_load_4_reg_9060),
        .D(q1[4]),
        .Q(input_load_4_reg_906[4]),
        .R(1'b0));
  FDRE \input_load_4_reg_906_reg[5] 
       (.C(ap_clk),
        .CE(input_load_4_reg_9060),
        .D(q1[5]),
        .Q(input_load_4_reg_906[5]),
        .R(1'b0));
  FDRE \input_load_4_reg_906_reg[6] 
       (.C(ap_clk),
        .CE(input_load_4_reg_9060),
        .D(q1[6]),
        .Q(input_load_4_reg_906[6]),
        .R(1'b0));
  FDRE \input_load_4_reg_906_reg[7] 
       (.C(ap_clk),
        .CE(input_load_4_reg_9060),
        .D(q1[7]),
        .Q(input_load_4_reg_906[7]),
        .R(1'b0));
  FDRE \input_load_4_reg_906_reg[8] 
       (.C(ap_clk),
        .CE(input_load_4_reg_9060),
        .D(q1[8]),
        .Q(input_load_4_reg_906[8]),
        .R(1'b0));
  FDRE \input_load_4_reg_906_reg[9] 
       (.C(ap_clk),
        .CE(input_load_4_reg_9060),
        .D(q1[9]),
        .Q(input_load_4_reg_906[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \input_load_6_reg_942[15]_i_1 
       (.I0(ap_enable_reg_pp0_iter4_reg_n_5),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln19_reg_729_pp0_iter3_reg_reg_n_5_[0] ),
        .O(input_load_6_reg_9420));
  FDRE \input_load_6_reg_942_reg[0] 
       (.C(ap_clk),
        .CE(input_load_6_reg_9420),
        .D(q0[0]),
        .Q(grp_max_pooling2d_fix16_fu_506_output_r_d0[0]),
        .R(1'b0));
  FDRE \input_load_6_reg_942_reg[10] 
       (.C(ap_clk),
        .CE(input_load_6_reg_9420),
        .D(q0[10]),
        .Q(grp_max_pooling2d_fix16_fu_506_output_r_d0[10]),
        .R(1'b0));
  FDRE \input_load_6_reg_942_reg[11] 
       (.C(ap_clk),
        .CE(input_load_6_reg_9420),
        .D(q0[11]),
        .Q(grp_max_pooling2d_fix16_fu_506_output_r_d0[11]),
        .R(1'b0));
  FDRE \input_load_6_reg_942_reg[12] 
       (.C(ap_clk),
        .CE(input_load_6_reg_9420),
        .D(q0[12]),
        .Q(grp_max_pooling2d_fix16_fu_506_output_r_d0[12]),
        .R(1'b0));
  FDRE \input_load_6_reg_942_reg[13] 
       (.C(ap_clk),
        .CE(input_load_6_reg_9420),
        .D(q0[13]),
        .Q(grp_max_pooling2d_fix16_fu_506_output_r_d0[13]),
        .R(1'b0));
  FDRE \input_load_6_reg_942_reg[14] 
       (.C(ap_clk),
        .CE(input_load_6_reg_9420),
        .D(q0[14]),
        .Q(grp_max_pooling2d_fix16_fu_506_output_r_d0[14]),
        .R(1'b0));
  FDRE \input_load_6_reg_942_reg[15] 
       (.C(ap_clk),
        .CE(input_load_6_reg_9420),
        .D(q0[15]),
        .Q(grp_max_pooling2d_fix16_fu_506_output_r_d0[15]),
        .R(1'b0));
  FDRE \input_load_6_reg_942_reg[1] 
       (.C(ap_clk),
        .CE(input_load_6_reg_9420),
        .D(q0[1]),
        .Q(grp_max_pooling2d_fix16_fu_506_output_r_d0[1]),
        .R(1'b0));
  FDRE \input_load_6_reg_942_reg[2] 
       (.C(ap_clk),
        .CE(input_load_6_reg_9420),
        .D(q0[2]),
        .Q(grp_max_pooling2d_fix16_fu_506_output_r_d0[2]),
        .R(1'b0));
  FDRE \input_load_6_reg_942_reg[3] 
       (.C(ap_clk),
        .CE(input_load_6_reg_9420),
        .D(q0[3]),
        .Q(grp_max_pooling2d_fix16_fu_506_output_r_d0[3]),
        .R(1'b0));
  FDRE \input_load_6_reg_942_reg[4] 
       (.C(ap_clk),
        .CE(input_load_6_reg_9420),
        .D(q0[4]),
        .Q(grp_max_pooling2d_fix16_fu_506_output_r_d0[4]),
        .R(1'b0));
  FDRE \input_load_6_reg_942_reg[5] 
       (.C(ap_clk),
        .CE(input_load_6_reg_9420),
        .D(q0[5]),
        .Q(grp_max_pooling2d_fix16_fu_506_output_r_d0[5]),
        .R(1'b0));
  FDRE \input_load_6_reg_942_reg[6] 
       (.C(ap_clk),
        .CE(input_load_6_reg_9420),
        .D(q0[6]),
        .Q(grp_max_pooling2d_fix16_fu_506_output_r_d0[6]),
        .R(1'b0));
  FDRE \input_load_6_reg_942_reg[7] 
       (.C(ap_clk),
        .CE(input_load_6_reg_9420),
        .D(q0[7]),
        .Q(grp_max_pooling2d_fix16_fu_506_output_r_d0[7]),
        .R(1'b0));
  FDRE \input_load_6_reg_942_reg[8] 
       (.C(ap_clk),
        .CE(input_load_6_reg_9420),
        .D(q0[8]),
        .Q(grp_max_pooling2d_fix16_fu_506_output_r_d0[8]),
        .R(1'b0));
  FDRE \input_load_6_reg_942_reg[9] 
       (.C(ap_clk),
        .CE(input_load_6_reg_9420),
        .D(q0[9]),
        .Q(grp_max_pooling2d_fix16_fu_506_output_r_d0[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8778)) 
    \mul_ln26_1_reg_757[1]_i_2 
       (.I0(out_d_reg_733[2]),
        .I1(zext_ln26_reg_690_reg[1]),
        .I2(out_d_reg_733[1]),
        .I3(out_d_reg_733[0]),
        .O(\mul_ln26_1_reg_757[1]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln26_1_reg_757[1]_i_3 
       (.I0(zext_ln26_reg_690_reg[1]),
        .I1(out_d_reg_733[0]),
        .O(\mul_ln26_1_reg_757[1]_i_3_n_5 ));
  (* HLUTNM = "lutpair128" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mul_ln26_1_reg_757[1]_i_4 
       (.I0(zext_ln26_reg_690_reg[1]),
        .I1(out_d_reg_733[2]),
        .I2(out_d_reg_733[0]),
        .I3(out_d_reg_733[1]),
        .O(\mul_ln26_1_reg_757[1]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mul_ln26_1_reg_757[1]_i_5 
       (.I0(out_d_reg_733[1]),
        .I1(zext_ln26_reg_690_reg[1]),
        .I2(out_d_reg_733[0]),
        .O(\mul_ln26_1_reg_757[1]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln26_1_reg_757[1]_i_6 
       (.I0(zext_ln26_reg_690_reg[1]),
        .I1(out_d_reg_733[0]),
        .O(\mul_ln26_1_reg_757[1]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hC740)) 
    \mul_ln26_1_reg_757[5]_i_10 
       (.I0(out_d_reg_733[0]),
        .I1(zext_ln26_reg_690_reg[4]),
        .I2(out_d_reg_733[1]),
        .I3(out_d_reg_733[2]),
        .O(\mul_ln26_1_reg_757[5]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \mul_ln26_1_reg_757[5]_i_11 
       (.I0(\mul_ln26_1_reg_757[5]_i_8_n_5 ),
        .I1(out_d_reg_733[1]),
        .I2(out_d_reg_733[2]),
        .I3(zext_ln26_reg_690_reg[4]),
        .I4(out_d_reg_733[0]),
        .O(\mul_ln26_1_reg_757[5]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h956A)) 
    \mul_ln26_1_reg_757[5]_i_2 
       (.I0(out_d_reg_733[3]),
        .I1(zext_ln26_reg_690_reg[1]),
        .I2(out_d_reg_733[4]),
        .I3(\mul_ln26_1_reg_757_reg[5]_i_3_n_11 ),
        .O(\mul_ln26_1_reg_757[5]_i_2_n_5 ));
  (* HLUTNM = "lutpair139" *) 
  LUT4 #(
    .INIT(16'h956A)) 
    \mul_ln26_1_reg_757[5]_i_4 
       (.I0(\mul_ln26_1_reg_757_reg[5]_i_3_n_11 ),
        .I1(out_d_reg_733[4]),
        .I2(zext_ln26_reg_690_reg[1]),
        .I3(out_d_reg_733[3]),
        .O(\mul_ln26_1_reg_757[5]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mul_ln26_1_reg_757[5]_i_5 
       (.I0(\mul_ln26_1_reg_757_reg[5]_i_3_n_12 ),
        .I1(out_d_reg_733[3]),
        .I2(zext_ln26_reg_690_reg[1]),
        .O(\mul_ln26_1_reg_757[5]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln26_1_reg_757[5]_i_6 
       (.I0(zext_ln26_reg_690_reg[4]),
        .I1(out_d_reg_733[2]),
        .O(\mul_ln26_1_reg_757[5]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hE888)) 
    \mul_ln26_1_reg_757[5]_i_7 
       (.I0(out_d_reg_733[1]),
        .I1(out_d_reg_733[2]),
        .I2(zext_ln26_reg_690_reg[4]),
        .I3(out_d_reg_733[0]),
        .O(\mul_ln26_1_reg_757[5]_i_7_n_5 ));
  (* HLUTNM = "lutpair128" *) 
  LUT4 #(
    .INIT(16'hF880)) 
    \mul_ln26_1_reg_757[5]_i_8 
       (.I0(zext_ln26_reg_690_reg[1]),
        .I1(out_d_reg_733[2]),
        .I2(out_d_reg_733[0]),
        .I3(out_d_reg_733[1]),
        .O(\mul_ln26_1_reg_757[5]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'h40)) 
    \mul_ln26_1_reg_757[5]_i_9 
       (.I0(out_d_reg_733[1]),
        .I1(out_d_reg_733[2]),
        .I2(zext_ln26_reg_690_reg[4]),
        .O(\mul_ln26_1_reg_757[5]_i_9_n_5 ));
  (* HLUTNM = "lutpair129" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mul_ln26_1_reg_757[8]_i_2 
       (.I0(out_d_reg_733[4]),
        .I1(\mul_ln26_1_reg_757_reg[5]_i_3_n_10 ),
        .I2(out_d_reg_733[3]),
        .O(\mul_ln26_1_reg_757[8]_i_2_n_5 ));
  (* HLUTNM = "lutpair139" *) 
  LUT4 #(
    .INIT(16'hEA80)) 
    \mul_ln26_1_reg_757[8]_i_3 
       (.I0(\mul_ln26_1_reg_757_reg[5]_i_3_n_11 ),
        .I1(out_d_reg_733[4]),
        .I2(zext_ln26_reg_690_reg[1]),
        .I3(out_d_reg_733[3]),
        .O(\mul_ln26_1_reg_757[8]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h3480)) 
    \mul_ln26_1_reg_757[8]_i_4 
       (.I0(out_d_reg_733[3]),
        .I1(zext_ln26_reg_690_reg[4]),
        .I2(\mul_ln26_1_reg_757_reg[5]_i_3_n_5 ),
        .I3(out_d_reg_733[4]),
        .O(\mul_ln26_1_reg_757[8]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h6A95956A)) 
    \mul_ln26_1_reg_757[8]_i_5 
       (.I0(\mul_ln26_1_reg_757[8]_i_2_n_5 ),
        .I1(zext_ln26_reg_690_reg[4]),
        .I2(out_d_reg_733[3]),
        .I3(out_d_reg_733[4]),
        .I4(\mul_ln26_1_reg_757_reg[5]_i_3_n_5 ),
        .O(\mul_ln26_1_reg_757[8]_i_5_n_5 ));
  (* HLUTNM = "lutpair129" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mul_ln26_1_reg_757[8]_i_6 
       (.I0(out_d_reg_733[4]),
        .I1(\mul_ln26_1_reg_757_reg[5]_i_3_n_10 ),
        .I2(out_d_reg_733[3]),
        .I3(\mul_ln26_1_reg_757[8]_i_3_n_5 ),
        .O(\mul_ln26_1_reg_757[8]_i_6_n_5 ));
  FDRE \mul_ln26_1_reg_757_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln21_reg_7400),
        .D(mul_ln26_1_fu_350_p2[1]),
        .Q(mul_ln26_1_reg_757[1]),
        .R(1'b0));
  CARRY4 \mul_ln26_1_reg_757_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln26_1_reg_757_reg[1]_i_1_n_5 ,\mul_ln26_1_reg_757_reg[1]_i_1_n_6 ,\mul_ln26_1_reg_757_reg[1]_i_1_n_7 ,\mul_ln26_1_reg_757_reg[1]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln26_1_reg_757[1]_i_2_n_5 ,out_d_reg_733[0],\mul_ln26_1_reg_757[1]_i_3_n_5 ,1'b0}),
        .O({\mul_ln26_1_reg_757_reg[1]_i_1_n_9 ,\mul_ln26_1_reg_757_reg[1]_i_1_n_10 ,mul_ln26_1_fu_350_p2[1],\NLW_mul_ln26_1_reg_757_reg[1]_i_1_O_UNCONNECTED [0]}),
        .S({\mul_ln26_1_reg_757[1]_i_4_n_5 ,\mul_ln26_1_reg_757[1]_i_5_n_5 ,\mul_ln26_1_reg_757[1]_i_6_n_5 ,1'b0}));
  FDRE \mul_ln26_1_reg_757_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln21_reg_7400),
        .D(mul_ln26_1_fu_350_p2[2]),
        .Q(mul_ln26_1_reg_757[2]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_757_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln21_reg_7400),
        .D(mul_ln26_1_fu_350_p2[3]),
        .Q(mul_ln26_1_reg_757[3]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_757_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln21_reg_7400),
        .D(mul_ln26_1_fu_350_p2[4]),
        .Q(mul_ln26_1_reg_757[4]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_757_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln21_reg_7400),
        .D(mul_ln26_1_fu_350_p2[5]),
        .Q(mul_ln26_1_reg_757[5]),
        .R(1'b0));
  CARRY4 \mul_ln26_1_reg_757_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln26_1_reg_757_reg[5]_i_1_n_5 ,\mul_ln26_1_reg_757_reg[5]_i_1_n_6 ,\mul_ln26_1_reg_757_reg[5]_i_1_n_7 ,\mul_ln26_1_reg_757_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln26_1_reg_757[5]_i_2_n_5 ,\mul_ln26_1_reg_757_reg[5]_i_3_n_12 ,\mul_ln26_1_reg_757_reg[1]_i_1_n_9 ,1'b0}),
        .O(mul_ln26_1_fu_350_p2[5:2]),
        .S({\mul_ln26_1_reg_757[5]_i_4_n_5 ,\mul_ln26_1_reg_757[5]_i_5_n_5 ,\mul_ln26_1_reg_757_reg[1]_i_1_n_9 ,\mul_ln26_1_reg_757_reg[1]_i_1_n_10 }));
  CARRY4 \mul_ln26_1_reg_757_reg[5]_i_3 
       (.CI(\mul_ln26_1_reg_757_reg[1]_i_1_n_5 ),
        .CO({\mul_ln26_1_reg_757_reg[5]_i_3_n_5 ,\NLW_mul_ln26_1_reg_757_reg[5]_i_3_CO_UNCONNECTED [2],\mul_ln26_1_reg_757_reg[5]_i_3_n_7 ,\mul_ln26_1_reg_757_reg[5]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\mul_ln26_1_reg_757[5]_i_6_n_5 ,\mul_ln26_1_reg_757[5]_i_7_n_5 ,\mul_ln26_1_reg_757[5]_i_8_n_5 }),
        .O({\NLW_mul_ln26_1_reg_757_reg[5]_i_3_O_UNCONNECTED [3],\mul_ln26_1_reg_757_reg[5]_i_3_n_10 ,\mul_ln26_1_reg_757_reg[5]_i_3_n_11 ,\mul_ln26_1_reg_757_reg[5]_i_3_n_12 }),
        .S({1'b1,\mul_ln26_1_reg_757[5]_i_9_n_5 ,\mul_ln26_1_reg_757[5]_i_10_n_5 ,\mul_ln26_1_reg_757[5]_i_11_n_5 }));
  FDRE \mul_ln26_1_reg_757_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln21_reg_7400),
        .D(mul_ln26_1_fu_350_p2[6]),
        .Q(mul_ln26_1_reg_757[6]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_757_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln21_reg_7400),
        .D(mul_ln26_1_fu_350_p2[7]),
        .Q(mul_ln26_1_reg_757[7]),
        .R(1'b0));
  FDRE \mul_ln26_1_reg_757_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln21_reg_7400),
        .D(mul_ln26_1_fu_350_p2[8]),
        .Q(mul_ln26_1_reg_757[8]),
        .R(1'b0));
  CARRY4 \mul_ln26_1_reg_757_reg[8]_i_1 
       (.CI(\mul_ln26_1_reg_757_reg[5]_i_1_n_5 ),
        .CO({\NLW_mul_ln26_1_reg_757_reg[8]_i_1_CO_UNCONNECTED [3:2],\mul_ln26_1_reg_757_reg[8]_i_1_n_7 ,\mul_ln26_1_reg_757_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mul_ln26_1_reg_757[8]_i_2_n_5 ,\mul_ln26_1_reg_757[8]_i_3_n_5 }),
        .O({\NLW_mul_ln26_1_reg_757_reg[8]_i_1_O_UNCONNECTED [3],mul_ln26_1_fu_350_p2[8:6]}),
        .S({1'b0,\mul_ln26_1_reg_757[8]_i_4_n_5 ,\mul_ln26_1_reg_757[8]_i_5_n_5 ,\mul_ln26_1_reg_757[8]_i_6_n_5 }));
  LUT6 #(
    .INIT(64'h8A80757F757F8A80)) 
    \mul_ln26_reg_723[1]_i_2 
       (.I0(zext_ln26_reg_690_reg[1]),
        .I1(select_ln19_reg_797[2]),
        .I2(indvar_flatten39_reg_1740),
        .I3(out_d_0_reg_186[2]),
        .I4(\mul_ln26_reg_723[1]_i_7_n_5 ),
        .I5(\out_d_reg_733[4]_i_5_n_5 ),
        .O(\mul_ln26_reg_723[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAEAAA2AA00000000)) 
    \mul_ln26_reg_723[1]_i_3 
       (.I0(out_d_0_reg_186[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln19_reg_729_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(select_ln19_reg_797[0]),
        .I5(zext_ln26_reg_690_reg[1]),
        .O(\mul_ln26_reg_723[1]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h8A80757F757F8A80)) 
    \mul_ln26_reg_723[1]_i_4 
       (.I0(zext_ln26_reg_690_reg[1]),
        .I1(select_ln19_reg_797[2]),
        .I2(indvar_flatten39_reg_1740),
        .I3(out_d_0_reg_186[2]),
        .I4(\mul_ln26_reg_723[1]_i_7_n_5 ),
        .I5(\out_d_reg_733[4]_i_5_n_5 ),
        .O(\mul_ln26_reg_723[1]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \mul_ln26_reg_723[1]_i_5 
       (.I0(zext_ln26_reg_690_reg[1]),
        .I1(select_ln19_reg_797[1]),
        .I2(out_d_0_reg_186[1]),
        .I3(out_d_0_reg_186[0]),
        .I4(indvar_flatten39_reg_1740),
        .I5(select_ln19_reg_797[0]),
        .O(\mul_ln26_reg_723[1]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAEAAA2AA00000000)) 
    \mul_ln26_reg_723[1]_i_6 
       (.I0(out_d_0_reg_186[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln19_reg_729_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(select_ln19_reg_797[0]),
        .I5(zext_ln26_reg_690_reg[1]),
        .O(\mul_ln26_reg_723[1]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \mul_ln26_reg_723[1]_i_7 
       (.I0(select_ln19_reg_797[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln19_reg_729_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(out_d_0_reg_186[1]),
        .O(\mul_ln26_reg_723[1]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hD340D3D3D3404040)) 
    \mul_ln26_reg_723[5]_i_10 
       (.I0(\out_d_reg_733[4]_i_5_n_5 ),
        .I1(\mul_ln26_reg_723[1]_i_7_n_5 ),
        .I2(zext_ln26_reg_690_reg[4]),
        .I3(select_ln19_reg_797[2]),
        .I4(indvar_flatten39_reg_1740),
        .I5(out_d_0_reg_186[2]),
        .O(\mul_ln26_reg_723[5]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \mul_ln26_reg_723[5]_i_11 
       (.I0(\mul_ln26_reg_723[5]_i_8_n_5 ),
        .I1(\mul_ln26_reg_723[5]_i_12_n_5 ),
        .I2(\mul_ln26_reg_723[1]_i_7_n_5 ),
        .I3(\out_d_reg_733[4]_i_5_n_5 ),
        .I4(zext_ln26_reg_690_reg[4]),
        .O(\mul_ln26_reg_723[5]_i_11_n_5 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \mul_ln26_reg_723[5]_i_12 
       (.I0(select_ln19_reg_797[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln19_reg_729_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(out_d_0_reg_186[2]),
        .O(\mul_ln26_reg_723[5]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hE21D1D1D1DE2E2E2)) 
    \mul_ln26_reg_723[5]_i_2 
       (.I0(out_d_0_reg_186[3]),
        .I1(indvar_flatten39_reg_1740),
        .I2(select_ln19_reg_797[3]),
        .I3(\out_d_reg_733[4]_i_3_n_5 ),
        .I4(zext_ln26_reg_690_reg[1]),
        .I5(\mul_ln26_reg_723_reg[5]_i_3_n_11 ),
        .O(\mul_ln26_reg_723[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hE21D1D1D1DE2E2E2)) 
    \mul_ln26_reg_723[5]_i_4 
       (.I0(out_d_0_reg_186[3]),
        .I1(indvar_flatten39_reg_1740),
        .I2(select_ln19_reg_797[3]),
        .I3(\out_d_reg_733[4]_i_3_n_5 ),
        .I4(zext_ln26_reg_690_reg[1]),
        .I5(\mul_ln26_reg_723_reg[5]_i_3_n_11 ),
        .O(\mul_ln26_reg_723[5]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h6A666AAA)) 
    \mul_ln26_reg_723[5]_i_5 
       (.I0(\mul_ln26_reg_723_reg[5]_i_3_n_12 ),
        .I1(zext_ln26_reg_690_reg[1]),
        .I2(select_ln19_reg_797[3]),
        .I3(indvar_flatten39_reg_1740),
        .I4(out_d_0_reg_186[3]),
        .O(\mul_ln26_reg_723[5]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hB830880000000000)) 
    \mul_ln26_reg_723[5]_i_6 
       (.I0(select_ln19_reg_797[1]),
        .I1(indvar_flatten39_reg_1740),
        .I2(out_d_0_reg_186[1]),
        .I3(select_ln19_reg_797[2]),
        .I4(out_d_0_reg_186[2]),
        .I5(zext_ln26_reg_690_reg[4]),
        .O(\mul_ln26_reg_723[5]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFFE2E200E200E200)) 
    \mul_ln26_reg_723[5]_i_7 
       (.I0(out_d_0_reg_186[2]),
        .I1(indvar_flatten39_reg_1740),
        .I2(select_ln19_reg_797[2]),
        .I3(\mul_ln26_reg_723[1]_i_7_n_5 ),
        .I4(\out_d_reg_733[4]_i_5_n_5 ),
        .I5(zext_ln26_reg_690_reg[4]),
        .O(\mul_ln26_reg_723[5]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hEEE888E888888888)) 
    \mul_ln26_reg_723[5]_i_8 
       (.I0(\out_d_reg_733[4]_i_5_n_5 ),
        .I1(\mul_ln26_reg_723[1]_i_7_n_5 ),
        .I2(out_d_0_reg_186[2]),
        .I3(indvar_flatten39_reg_1740),
        .I4(select_ln19_reg_797[2]),
        .I5(zext_ln26_reg_690_reg[1]),
        .O(\mul_ln26_reg_723[5]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h3000505030000000)) 
    \mul_ln26_reg_723[5]_i_9 
       (.I0(out_d_0_reg_186[1]),
        .I1(select_ln19_reg_797[1]),
        .I2(zext_ln26_reg_690_reg[4]),
        .I3(select_ln19_reg_797[2]),
        .I4(indvar_flatten39_reg_1740),
        .I5(out_d_0_reg_186[2]),
        .O(\mul_ln26_reg_723[5]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'hFEAEAE0EF8A8A808)) 
    \mul_ln26_reg_723[8]_i_2 
       (.I0(\mul_ln26_reg_723_reg[5]_i_3_n_10 ),
        .I1(out_d_0_reg_186[4]),
        .I2(indvar_flatten39_reg_1740),
        .I3(select_ln19_reg_797[4]),
        .I4(select_ln19_reg_797[3]),
        .I5(out_d_0_reg_186[3]),
        .O(\mul_ln26_reg_723[8]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFB8B800B800B800)) 
    \mul_ln26_reg_723[8]_i_3 
       (.I0(select_ln19_reg_797[3]),
        .I1(indvar_flatten39_reg_1740),
        .I2(out_d_0_reg_186[3]),
        .I3(\mul_ln26_reg_723_reg[5]_i_3_n_11 ),
        .I4(zext_ln26_reg_690_reg[1]),
        .I5(\out_d_reg_733[4]_i_3_n_5 ),
        .O(\mul_ln26_reg_723[8]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h4828484848282828)) 
    \mul_ln26_reg_723[8]_i_4 
       (.I0(\out_d_reg_733[4]_i_3_n_5 ),
        .I1(\mul_ln26_reg_723_reg[5]_i_3_n_5 ),
        .I2(zext_ln26_reg_690_reg[4]),
        .I3(select_ln19_reg_797[3]),
        .I4(indvar_flatten39_reg_1740),
        .I5(out_d_0_reg_186[3]),
        .O(\mul_ln26_reg_723[8]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h6A95956A)) 
    \mul_ln26_reg_723[8]_i_5 
       (.I0(\mul_ln26_reg_723[8]_i_2_n_5 ),
        .I1(\mul_ln26_reg_723[8]_i_7_n_5 ),
        .I2(zext_ln26_reg_690_reg[4]),
        .I3(\mul_ln26_reg_723_reg[5]_i_3_n_5 ),
        .I4(\out_d_reg_733[4]_i_3_n_5 ),
        .O(\mul_ln26_reg_723[8]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \mul_ln26_reg_723[8]_i_6 
       (.I0(\mul_ln26_reg_723[8]_i_3_n_5 ),
        .I1(\mul_ln26_reg_723_reg[5]_i_3_n_10 ),
        .I2(\out_d_reg_733[4]_i_3_n_5 ),
        .I3(select_ln19_reg_797[3]),
        .I4(indvar_flatten39_reg_1740),
        .I5(out_d_0_reg_186[3]),
        .O(\mul_ln26_reg_723[8]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \mul_ln26_reg_723[8]_i_7 
       (.I0(select_ln19_reg_797[3]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln19_reg_729_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(out_d_0_reg_186[3]),
        .O(\mul_ln26_reg_723[8]_i_7_n_5 ));
  FDRE \mul_ln26_reg_723_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln26_fu_318_p2[1]),
        .Q(mul_ln26_reg_723[1]),
        .R(1'b0));
  CARRY4 \mul_ln26_reg_723_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln26_reg_723_reg[1]_i_1_n_5 ,\mul_ln26_reg_723_reg[1]_i_1_n_6 ,\mul_ln26_reg_723_reg[1]_i_1_n_7 ,\mul_ln26_reg_723_reg[1]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln26_reg_723[1]_i_2_n_5 ,\out_d_reg_733[4]_i_5_n_5 ,\mul_ln26_reg_723[1]_i_3_n_5 ,1'b0}),
        .O({\mul_ln26_reg_723_reg[1]_i_1_n_9 ,\mul_ln26_reg_723_reg[1]_i_1_n_10 ,mul_ln26_fu_318_p2[1],\NLW_mul_ln26_reg_723_reg[1]_i_1_O_UNCONNECTED [0]}),
        .S({\mul_ln26_reg_723[1]_i_4_n_5 ,\mul_ln26_reg_723[1]_i_5_n_5 ,\mul_ln26_reg_723[1]_i_6_n_5 ,1'b0}));
  FDRE \mul_ln26_reg_723_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln26_fu_318_p2[2]),
        .Q(mul_ln26_reg_723[2]),
        .R(1'b0));
  FDRE \mul_ln26_reg_723_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln26_fu_318_p2[3]),
        .Q(mul_ln26_reg_723[3]),
        .R(1'b0));
  FDRE \mul_ln26_reg_723_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln26_fu_318_p2[4]),
        .Q(mul_ln26_reg_723[4]),
        .R(1'b0));
  FDRE \mul_ln26_reg_723_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln26_fu_318_p2[5]),
        .Q(mul_ln26_reg_723[5]),
        .R(1'b0));
  CARRY4 \mul_ln26_reg_723_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln26_reg_723_reg[5]_i_1_n_5 ,\mul_ln26_reg_723_reg[5]_i_1_n_6 ,\mul_ln26_reg_723_reg[5]_i_1_n_7 ,\mul_ln26_reg_723_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln26_reg_723[5]_i_2_n_5 ,\mul_ln26_reg_723_reg[5]_i_3_n_12 ,\mul_ln26_reg_723_reg[1]_i_1_n_9 ,1'b0}),
        .O(mul_ln26_fu_318_p2[5:2]),
        .S({\mul_ln26_reg_723[5]_i_4_n_5 ,\mul_ln26_reg_723[5]_i_5_n_5 ,\mul_ln26_reg_723_reg[1]_i_1_n_9 ,\mul_ln26_reg_723_reg[1]_i_1_n_10 }));
  CARRY4 \mul_ln26_reg_723_reg[5]_i_3 
       (.CI(\mul_ln26_reg_723_reg[1]_i_1_n_5 ),
        .CO({\mul_ln26_reg_723_reg[5]_i_3_n_5 ,\NLW_mul_ln26_reg_723_reg[5]_i_3_CO_UNCONNECTED [2],\mul_ln26_reg_723_reg[5]_i_3_n_7 ,\mul_ln26_reg_723_reg[5]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\mul_ln26_reg_723[5]_i_6_n_5 ,\mul_ln26_reg_723[5]_i_7_n_5 ,\mul_ln26_reg_723[5]_i_8_n_5 }),
        .O({\NLW_mul_ln26_reg_723_reg[5]_i_3_O_UNCONNECTED [3],\mul_ln26_reg_723_reg[5]_i_3_n_10 ,\mul_ln26_reg_723_reg[5]_i_3_n_11 ,\mul_ln26_reg_723_reg[5]_i_3_n_12 }),
        .S({1'b1,\mul_ln26_reg_723[5]_i_9_n_5 ,\mul_ln26_reg_723[5]_i_10_n_5 ,\mul_ln26_reg_723[5]_i_11_n_5 }));
  FDRE \mul_ln26_reg_723_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln26_fu_318_p2[6]),
        .Q(mul_ln26_reg_723[6]),
        .R(1'b0));
  FDRE \mul_ln26_reg_723_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln26_fu_318_p2[7]),
        .Q(mul_ln26_reg_723[7]),
        .R(1'b0));
  FDRE \mul_ln26_reg_723_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln26_fu_318_p2[8]),
        .Q(mul_ln26_reg_723[8]),
        .R(1'b0));
  CARRY4 \mul_ln26_reg_723_reg[8]_i_1 
       (.CI(\mul_ln26_reg_723_reg[5]_i_1_n_5 ),
        .CO({\NLW_mul_ln26_reg_723_reg[8]_i_1_CO_UNCONNECTED [3:2],\mul_ln26_reg_723_reg[8]_i_1_n_7 ,\mul_ln26_reg_723_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mul_ln26_reg_723[8]_i_2_n_5 ,\mul_ln26_reg_723[8]_i_3_n_5 }),
        .O({\NLW_mul_ln26_reg_723_reg[8]_i_1_O_UNCONNECTED [3],mul_ln26_fu_318_p2[8:6]}),
        .S({1'b0,\mul_ln26_reg_723[8]_i_4_n_5 ,\mul_ln26_reg_723[8]_i_5_n_5 ,\mul_ln26_reg_723[8]_i_6_n_5 }));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln34_1_reg_916_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_max_pooling2d_fix16_fu_506_input_width,1'b1,1'b1,Q[5]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln34_1_reg_916_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out_d_reg_733_pp0_iter1_reg}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln34_1_reg_916_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln34_1_reg_916_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln34_1_reg_916_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_CS_fsm_state2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_CS_fsm_pp0_stage0),
        .CEB2(ap_CS_fsm_pp0_stage0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(mul_ln34_1_reg_9160),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln34_1_reg_916_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln34_1_reg_916_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln34_1_reg_916_reg_P_UNCONNECTED[47:8],mul_ln34_1_reg_916_reg_n_103,mul_ln34_1_reg_916_reg_n_104,mul_ln34_1_reg_916_reg_n_105,mul_ln34_1_reg_916_reg_n_106,mul_ln34_1_reg_916_reg_n_107,mul_ln34_1_reg_916_reg_n_108,mul_ln34_1_reg_916_reg_n_109,mul_ln34_1_reg_916_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln34_1_reg_916_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln34_1_reg_916_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({mul_ln34_1_reg_916_reg_n_111,mul_ln34_1_reg_916_reg_n_112,mul_ln34_1_reg_916_reg_n_113,mul_ln34_1_reg_916_reg_n_114,mul_ln34_1_reg_916_reg_n_115,mul_ln34_1_reg_916_reg_n_116,mul_ln34_1_reg_916_reg_n_117,mul_ln34_1_reg_916_reg_n_118,mul_ln34_1_reg_916_reg_n_119,mul_ln34_1_reg_916_reg_n_120,mul_ln34_1_reg_916_reg_n_121,mul_ln34_1_reg_916_reg_n_122,mul_ln34_1_reg_916_reg_n_123,mul_ln34_1_reg_916_reg_n_124,mul_ln34_1_reg_916_reg_n_125,mul_ln34_1_reg_916_reg_n_126,mul_ln34_1_reg_916_reg_n_127,mul_ln34_1_reg_916_reg_n_128,mul_ln34_1_reg_916_reg_n_129,mul_ln34_1_reg_916_reg_n_130,mul_ln34_1_reg_916_reg_n_131,mul_ln34_1_reg_916_reg_n_132,mul_ln34_1_reg_916_reg_n_133,mul_ln34_1_reg_916_reg_n_134,mul_ln34_1_reg_916_reg_n_135,mul_ln34_1_reg_916_reg_n_136,mul_ln34_1_reg_916_reg_n_137,mul_ln34_1_reg_916_reg_n_138,mul_ln34_1_reg_916_reg_n_139,mul_ln34_1_reg_916_reg_n_140,mul_ln34_1_reg_916_reg_n_141,mul_ln34_1_reg_916_reg_n_142,mul_ln34_1_reg_916_reg_n_143,mul_ln34_1_reg_916_reg_n_144,mul_ln34_1_reg_916_reg_n_145,mul_ln34_1_reg_916_reg_n_146,mul_ln34_1_reg_916_reg_n_147,mul_ln34_1_reg_916_reg_n_148,mul_ln34_1_reg_916_reg_n_149,mul_ln34_1_reg_916_reg_n_150,mul_ln34_1_reg_916_reg_n_151,mul_ln34_1_reg_916_reg_n_152,mul_ln34_1_reg_916_reg_n_153,mul_ln34_1_reg_916_reg_n_154,mul_ln34_1_reg_916_reg_n_155,mul_ln34_1_reg_916_reg_n_156,mul_ln34_1_reg_916_reg_n_157,mul_ln34_1_reg_916_reg_n_158}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln34_1_reg_916_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln34_reg_900_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_max_pooling2d_fix16_fu_506_input_width,1'b1,1'b1,Q[5]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln34_reg_900_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out_d_0_reg_186}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln34_reg_900_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln34_reg_900_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln34_reg_900_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_CS_fsm_state2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_CS_fsm_pp0_stage0),
        .CEB2(ap_CS_fsm_pp0_stage0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_CS_fsm_pp0_stage0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln34_reg_900_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,icmp_ln21_reg_740_pp0_iter3_reg,1'b0,mul_ln34_reg_900_reg_i_1_n_5,1'b0,mul_ln34_reg_900_reg_i_1_n_5}),
        .OVERFLOW(NLW_mul_ln34_reg_900_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln34_reg_900_reg_P_UNCONNECTED[47:8],mul_ln34_reg_900_reg_n_103,mul_ln34_reg_900_reg_n_104,mul_ln34_reg_900_reg_n_105,mul_ln34_reg_900_reg_n_106,mul_ln34_reg_900_reg_n_107,mul_ln34_reg_900_reg_n_108,mul_ln34_reg_900_reg_n_109,mul_ln34_reg_900_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln34_reg_900_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln34_reg_900_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({mul_ln34_1_reg_916_reg_n_111,mul_ln34_1_reg_916_reg_n_112,mul_ln34_1_reg_916_reg_n_113,mul_ln34_1_reg_916_reg_n_114,mul_ln34_1_reg_916_reg_n_115,mul_ln34_1_reg_916_reg_n_116,mul_ln34_1_reg_916_reg_n_117,mul_ln34_1_reg_916_reg_n_118,mul_ln34_1_reg_916_reg_n_119,mul_ln34_1_reg_916_reg_n_120,mul_ln34_1_reg_916_reg_n_121,mul_ln34_1_reg_916_reg_n_122,mul_ln34_1_reg_916_reg_n_123,mul_ln34_1_reg_916_reg_n_124,mul_ln34_1_reg_916_reg_n_125,mul_ln34_1_reg_916_reg_n_126,mul_ln34_1_reg_916_reg_n_127,mul_ln34_1_reg_916_reg_n_128,mul_ln34_1_reg_916_reg_n_129,mul_ln34_1_reg_916_reg_n_130,mul_ln34_1_reg_916_reg_n_131,mul_ln34_1_reg_916_reg_n_132,mul_ln34_1_reg_916_reg_n_133,mul_ln34_1_reg_916_reg_n_134,mul_ln34_1_reg_916_reg_n_135,mul_ln34_1_reg_916_reg_n_136,mul_ln34_1_reg_916_reg_n_137,mul_ln34_1_reg_916_reg_n_138,mul_ln34_1_reg_916_reg_n_139,mul_ln34_1_reg_916_reg_n_140,mul_ln34_1_reg_916_reg_n_141,mul_ln34_1_reg_916_reg_n_142,mul_ln34_1_reg_916_reg_n_143,mul_ln34_1_reg_916_reg_n_144,mul_ln34_1_reg_916_reg_n_145,mul_ln34_1_reg_916_reg_n_146,mul_ln34_1_reg_916_reg_n_147,mul_ln34_1_reg_916_reg_n_148,mul_ln34_1_reg_916_reg_n_149,mul_ln34_1_reg_916_reg_n_150,mul_ln34_1_reg_916_reg_n_151,mul_ln34_1_reg_916_reg_n_152,mul_ln34_1_reg_916_reg_n_153,mul_ln34_1_reg_916_reg_n_154,mul_ln34_1_reg_916_reg_n_155,mul_ln34_1_reg_916_reg_n_156,mul_ln34_1_reg_916_reg_n_157,mul_ln34_1_reg_916_reg_n_158}),
        .PCOUT(NLW_mul_ln34_reg_900_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln34_reg_900_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    mul_ln34_reg_900_reg_i_1
       (.I0(icmp_ln21_reg_740_pp0_iter3_reg),
        .O(mul_ln34_reg_900_reg_i_1_n_5));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln9_1_reg_713_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_max_pooling2d_fix16_fu_506_input_width,grp_max_pooling2d_fix16_fu_506_input_width,Q[5],Q[5],1'b0,grp_max_pooling2d_fix16_fu_506_input_width,1'b0,Q[5]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln9_1_reg_713_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_max_pooling2d_fix16_fu_506_input_width,Q[5],1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln9_1_reg_713_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln9_1_reg_713_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln9_1_reg_713_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_NS_fsm114_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln9_1_reg_713_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln9_1_reg_713_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln9_1_reg_713_reg_P_UNCONNECTED[47:13],mul_ln9_1_reg_713_reg_n_98,mul_ln9_1_reg_713_reg_n_99,mul_ln9_1_reg_713_reg_n_100,mul_ln9_1_reg_713_reg_n_101,mul_ln9_1_reg_713_reg_n_102,mul_ln9_1_reg_713_reg_n_103,mul_ln9_1_reg_713_reg_n_104,mul_ln9_1_reg_713_reg_n_105,mul_ln9_1_reg_713_reg_n_106,mul_ln9_1_reg_713_reg_n_107,mul_ln9_1_reg_713_reg_n_108,mul_ln9_1_reg_713_reg_n_109,mul_ln9_1_reg_713_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln9_1_reg_713_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln9_1_reg_713_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln9_1_reg_713_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln9_1_reg_713_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    mul_ln9_1_reg_713_reg_i_1
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_max_pooling2d_fix16_fu_506_ap_start_reg),
        .O(ap_NS_fsm114_out));
  LUT1 #(
    .INIT(2'h1)) 
    mul_ln9_1_reg_713_reg_i_2
       (.I0(Q[5]),
        .O(grp_max_pooling2d_fix16_fu_506_input_width));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h7F40)) 
    \mul_ln9_reg_684[2]_i_1 
       (.I0(Q[5]),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_max_pooling2d_fix16_fu_506_ap_start_reg),
        .I3(mul_ln9_reg_684[2]),
        .O(\mul_ln9_reg_684[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \mul_ln9_reg_684[5]_i_1 
       (.I0(Q[5]),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_max_pooling2d_fix16_fu_506_ap_start_reg),
        .I3(mul_ln9_reg_684[5]),
        .O(\mul_ln9_reg_684[5]_i_1_n_5 ));
  FDRE \mul_ln9_reg_684_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln9_reg_684[2]_i_1_n_5 ),
        .Q(mul_ln9_reg_684[2]),
        .R(1'b0));
  FDRE \mul_ln9_reg_684_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_ln9_reg_684[5]_i_1_n_5 ),
        .Q(mul_ln9_reg_684[5]),
        .R(1'b0));
  FDRE \out_d_0_reg_186_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(select_ln19_reg_797[0]),
        .Q(out_d_0_reg_186[0]),
        .R(indvar_flatten39_reg_174));
  FDRE \out_d_0_reg_186_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(select_ln19_reg_797[1]),
        .Q(out_d_0_reg_186[1]),
        .R(indvar_flatten39_reg_174));
  FDRE \out_d_0_reg_186_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(select_ln19_reg_797[2]),
        .Q(out_d_0_reg_186[2]),
        .R(indvar_flatten39_reg_174));
  FDRE \out_d_0_reg_186_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(select_ln19_reg_797[3]),
        .Q(out_d_0_reg_186[3]),
        .R(indvar_flatten39_reg_174));
  FDRE \out_d_0_reg_186_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(select_ln19_reg_797[4]),
        .Q(out_d_0_reg_186[4]),
        .R(indvar_flatten39_reg_174));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h4575)) 
    \out_d_reg_733[0]_i_1 
       (.I0(out_d_0_reg_186[0]),
        .I1(\icmp_ln19_reg_729_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(select_ln19_reg_797[0]),
        .O(B[0]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \out_d_reg_733[1]_i_1 
       (.I0(out_d_0_reg_186[0]),
        .I1(select_ln19_reg_797[0]),
        .I2(out_d_0_reg_186[1]),
        .I3(indvar_flatten39_reg_1740),
        .I4(select_ln19_reg_797[1]),
        .O(B[1]));
  LUT6 #(
    .INIT(64'h3C553CAACCAACCAA)) 
    \out_d_reg_733[2]_i_1 
       (.I0(out_d_0_reg_186[2]),
        .I1(select_ln19_reg_797[2]),
        .I2(select_ln19_reg_797[1]),
        .I3(indvar_flatten39_reg_1740),
        .I4(out_d_0_reg_186[1]),
        .I5(\out_d_reg_733[4]_i_5_n_5 ),
        .O(B[2]));
  LUT6 #(
    .INIT(64'h3C553CAACCAACCAA)) 
    \out_d_reg_733[3]_i_1 
       (.I0(out_d_0_reg_186[3]),
        .I1(select_ln19_reg_797[3]),
        .I2(select_ln19_reg_797[0]),
        .I3(indvar_flatten39_reg_1740),
        .I4(out_d_0_reg_186[0]),
        .I5(\out_d_reg_733[4]_i_4_n_5 ),
        .O(B[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \out_d_reg_733[4]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(icmp_ln19_fu_323_p2),
        .O(out_d_reg_7330));
  LUT6 #(
    .INIT(64'h656AAAAAAAAAAAAA)) 
    \out_d_reg_733[4]_i_2 
       (.I0(\out_d_reg_733[4]_i_3_n_5 ),
        .I1(select_ln19_reg_797[3]),
        .I2(indvar_flatten39_reg_1740),
        .I3(out_d_0_reg_186[3]),
        .I4(\out_d_reg_733[4]_i_4_n_5 ),
        .I5(\out_d_reg_733[4]_i_5_n_5 ),
        .O(B[4]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \out_d_reg_733[4]_i_3 
       (.I0(select_ln19_reg_797[4]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln19_reg_729_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(out_d_0_reg_186[4]),
        .O(\out_d_reg_733[4]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \out_d_reg_733[4]_i_4 
       (.I0(out_d_0_reg_186[2]),
        .I1(select_ln19_reg_797[2]),
        .I2(out_d_0_reg_186[1]),
        .I3(indvar_flatten39_reg_1740),
        .I4(select_ln19_reg_797[1]),
        .O(\out_d_reg_733[4]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \out_d_reg_733[4]_i_5 
       (.I0(select_ln19_reg_797[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln19_reg_729_reg_n_5_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(out_d_0_reg_186[0]),
        .O(\out_d_reg_733[4]_i_5_n_5 ));
  FDRE \out_d_reg_733_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_reg_733[0]),
        .Q(out_d_reg_733_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \out_d_reg_733_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_reg_733[1]),
        .Q(out_d_reg_733_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \out_d_reg_733_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_reg_733[2]),
        .Q(out_d_reg_733_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \out_d_reg_733_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_reg_733[3]),
        .Q(out_d_reg_733_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \out_d_reg_733_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(out_d_reg_733[4]),
        .Q(out_d_reg_733_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \out_d_reg_733_reg[0] 
       (.C(ap_clk),
        .CE(out_d_reg_7330),
        .D(B[0]),
        .Q(out_d_reg_733[0]),
        .R(1'b0));
  FDRE \out_d_reg_733_reg[1] 
       (.C(ap_clk),
        .CE(out_d_reg_7330),
        .D(B[1]),
        .Q(out_d_reg_733[1]),
        .R(1'b0));
  FDRE \out_d_reg_733_reg[2] 
       (.C(ap_clk),
        .CE(out_d_reg_7330),
        .D(B[2]),
        .Q(out_d_reg_733[2]),
        .R(1'b0));
  FDRE \out_d_reg_733_reg[3] 
       (.C(ap_clk),
        .CE(out_d_reg_7330),
        .D(B[3]),
        .Q(out_d_reg_733[3]),
        .R(1'b0));
  FDRE \out_d_reg_733_reg[4] 
       (.C(ap_clk),
        .CE(out_d_reg_7330),
        .D(B[4]),
        .Q(out_d_reg_733[4]),
        .R(1'b0));
  FDRE \out_h_0_reg_210_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(tmp_0_0_fu_378_p2__2_n_5),
        .Q(out_h_0_reg_210_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \out_h_0_reg_210_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(tmp_0_0_fu_378_p2__1_n_5),
        .Q(out_h_0_reg_210_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \out_h_0_reg_210_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(tmp_0_0_fu_378_p2__0_n_5),
        .Q(out_h_0_reg_210_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \out_h_0_reg_210_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(tmp_0_0_fu_378_p2_n_5),
        .Q(out_h_0_reg_210_pp0_iter1_reg[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAABAAAFFFFBFFF)) 
    \out_h_reg_768[0]_i_1 
       (.I0(\icmp_ln21_reg_740[0]_i_2_n_5 ),
        .I1(select_ln21_reg_819[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(\icmp_ln19_reg_729_pp0_iter1_reg_reg_n_5_[0] ),
        .I5(tmp_0_0_fu_378_p2__2_n_5),
        .O(out_h_fu_360_p2[0]));
  LUT6 #(
    .INIT(64'h000000005A335ACC)) 
    \out_h_reg_768[1]_i_1 
       (.I0(tmp_0_0_fu_378_p2__1_n_5),
        .I1(select_ln21_reg_819[1]),
        .I2(tmp_0_0_fu_378_p2__2_n_5),
        .I3(\icmp_ln21_reg_740[0]_i_5_n_5 ),
        .I4(select_ln21_reg_819[0]),
        .I5(\icmp_ln21_reg_740[0]_i_2_n_5 ),
        .O(out_h_fu_360_p2[1]));
  LUT5 #(
    .INIT(32'h656AAAAA)) 
    \out_h_reg_768[2]_i_1 
       (.I0(select_ln20_fu_339_p3[2]),
        .I1(tmp_0_0_fu_378_p2__2_n_5),
        .I2(\icmp_ln21_reg_740[0]_i_5_n_5 ),
        .I3(select_ln21_reg_819[0]),
        .I4(select_ln20_fu_339_p3[1]),
        .O(out_h_fu_360_p2[2]));
  LUT6 #(
    .INIT(64'hA6AAA6A6A6AAAAAA)) 
    \out_h_reg_768[3]_i_1 
       (.I0(select_ln20_fu_339_p3[3]),
        .I1(select_ln20_fu_339_p3[1]),
        .I2(\out_h_reg_768[3]_i_2_n_5 ),
        .I3(tmp_0_0_fu_378_p2__0_n_5),
        .I4(\icmp_ln21_reg_740[0]_i_5_n_5 ),
        .I5(select_ln21_reg_819[2]),
        .O(out_h_fu_360_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h45557555)) 
    \out_h_reg_768[3]_i_2 
       (.I0(tmp_0_0_fu_378_p2__2_n_5),
        .I1(\icmp_ln19_reg_729_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(select_ln21_reg_819[0]),
        .O(\out_h_reg_768[3]_i_2_n_5 ));
  (* srl_bus_name = "inst/\grp_max_pooling2d_fix16_fu_506/out_h_reg_768_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_max_pooling2d_fix16_fu_506/out_h_reg_768_pp0_iter2_reg_reg[0]_srl2 " *) 
  SRL16E \out_h_reg_768_pp0_iter2_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage1),
        .CLK(ap_clk),
        .D(zext_ln26_13_fu_406_p1[1]),
        .Q(\out_h_reg_768_pp0_iter2_reg_reg[0]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_max_pooling2d_fix16_fu_506/out_h_reg_768_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_max_pooling2d_fix16_fu_506/out_h_reg_768_pp0_iter2_reg_reg[1]_srl2 " *) 
  SRL16E \out_h_reg_768_pp0_iter2_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage1),
        .CLK(ap_clk),
        .D(zext_ln26_13_fu_406_p1[2]),
        .Q(\out_h_reg_768_pp0_iter2_reg_reg[1]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_max_pooling2d_fix16_fu_506/out_h_reg_768_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_max_pooling2d_fix16_fu_506/out_h_reg_768_pp0_iter2_reg_reg[2]_srl2 " *) 
  SRL16E \out_h_reg_768_pp0_iter2_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage1),
        .CLK(ap_clk),
        .D(zext_ln26_13_fu_406_p1[3]),
        .Q(\out_h_reg_768_pp0_iter2_reg_reg[2]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_max_pooling2d_fix16_fu_506/out_h_reg_768_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_max_pooling2d_fix16_fu_506/out_h_reg_768_pp0_iter2_reg_reg[3]_srl2 " *) 
  SRL16E \out_h_reg_768_pp0_iter2_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp0_stage1),
        .CLK(ap_clk),
        .D(zext_ln26_13_fu_406_p1[4]),
        .Q(\out_h_reg_768_pp0_iter2_reg_reg[3]_srl2_n_5 ));
  FDRE \out_h_reg_768_pp0_iter3_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\out_h_reg_768_pp0_iter2_reg_reg[0]_srl2_n_5 ),
        .Q(out_h_reg_768_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \out_h_reg_768_pp0_iter3_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\out_h_reg_768_pp0_iter2_reg_reg[1]_srl2_n_5 ),
        .Q(out_h_reg_768_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \out_h_reg_768_pp0_iter3_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\out_h_reg_768_pp0_iter2_reg_reg[2]_srl2_n_5 ),
        .Q(out_h_reg_768_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \out_h_reg_768_pp0_iter3_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\out_h_reg_768_pp0_iter2_reg_reg[3]_srl2_n_5 ),
        .Q(out_h_reg_768_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \out_h_reg_768_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln21_reg_7400),
        .D(out_h_fu_360_p2[0]),
        .Q(zext_ln26_13_fu_406_p1[1]),
        .R(1'b0));
  FDRE \out_h_reg_768_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln21_reg_7400),
        .D(out_h_fu_360_p2[1]),
        .Q(zext_ln26_13_fu_406_p1[2]),
        .R(1'b0));
  FDRE \out_h_reg_768_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln21_reg_7400),
        .D(out_h_fu_360_p2[2]),
        .Q(zext_ln26_13_fu_406_p1[3]),
        .R(1'b0));
  FDRE \out_h_reg_768_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln21_reg_7400),
        .D(out_h_fu_360_p2[3]),
        .Q(zext_ln26_13_fu_406_p1[4]),
        .R(1'b0));
  FDRE \out_w_0_reg_222_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1980),
        .D(out_w_reg_848[0]),
        .Q(out_w_0_reg_222[0]),
        .R(\indvar_flatten_reg_198[7]_i_1_n_5 ));
  FDRE \out_w_0_reg_222_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1980),
        .D(out_w_reg_848[1]),
        .Q(out_w_0_reg_222[1]),
        .R(\indvar_flatten_reg_198[7]_i_1_n_5 ));
  FDRE \out_w_0_reg_222_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1980),
        .D(out_w_reg_848[2]),
        .Q(out_w_0_reg_222[2]),
        .R(\indvar_flatten_reg_198[7]_i_1_n_5 ));
  FDRE \out_w_0_reg_222_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1980),
        .D(out_w_reg_848[3]),
        .Q(out_w_0_reg_222[3]),
        .R(\indvar_flatten_reg_198[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \out_w_reg_848[0]_i_1 
       (.I0(icmp_ln21_reg_740),
        .I1(select_ln20_5_reg_775),
        .I2(out_w_0_reg_222[0]),
        .O(out_w_fu_517_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h0102)) 
    \out_w_reg_848[1]_i_1 
       (.I0(out_w_0_reg_222[1]),
        .I1(icmp_ln21_reg_740),
        .I2(select_ln20_5_reg_775),
        .I3(out_w_0_reg_222[0]),
        .O(out_w_fu_517_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h0006000A)) 
    \out_w_reg_848[2]_i_1 
       (.I0(out_w_0_reg_222[2]),
        .I1(out_w_0_reg_222[0]),
        .I2(select_ln20_5_reg_775),
        .I3(icmp_ln21_reg_740),
        .I4(out_w_0_reg_222[1]),
        .O(out_w_fu_517_p2[2]));
  LUT6 #(
    .INIT(64'h0000000000006AAA)) 
    \out_w_reg_848[3]_i_1 
       (.I0(out_w_0_reg_222[3]),
        .I1(out_w_0_reg_222[2]),
        .I2(out_w_0_reg_222[1]),
        .I3(out_w_0_reg_222[0]),
        .I4(select_ln20_5_reg_775),
        .I5(icmp_ln21_reg_740),
        .O(out_w_fu_517_p2[3]));
  FDRE \out_w_reg_848_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(out_w_fu_517_p2[0]),
        .Q(out_w_reg_848[0]),
        .R(1'b0));
  FDRE \out_w_reg_848_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(out_w_fu_517_p2[1]),
        .Q(out_w_reg_848[1]),
        .R(1'b0));
  FDRE \out_w_reg_848_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(out_w_fu_517_p2[2]),
        .Q(out_w_reg_848[2]),
        .R(1'b0));
  FDRE \out_w_reg_848_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(out_w_fu_517_p2[3]),
        .Q(out_w_reg_848[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_0_i_100
       (.I0(select_ln29_1_reg_884[10]),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(add_ln26_2_reg_836_reg_n_100),
        .I4(ram_reg_0_i_205_n_5),
        .I5(add_ln26_1_reg_830_reg_n_100),
        .O(grp_max_pooling2d_fix16_fu_506_input_r_address1[10]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_0_i_102
       (.I0(select_ln29_1_reg_884[9]),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(add_ln26_2_reg_836_reg_n_101),
        .I4(ram_reg_0_i_205_n_5),
        .I5(add_ln26_1_reg_830_reg_n_101),
        .O(grp_max_pooling2d_fix16_fu_506_input_r_address1[9]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_0_i_104
       (.I0(select_ln29_1_reg_884[8]),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(add_ln26_2_reg_836_reg_n_102),
        .I4(ram_reg_0_i_205_n_5),
        .I5(add_ln26_1_reg_830_reg_n_102),
        .O(grp_max_pooling2d_fix16_fu_506_input_r_address1[8]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_0_i_106
       (.I0(select_ln29_1_reg_884[7]),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(add_ln26_2_reg_836_reg_n_103),
        .I4(ram_reg_0_i_205_n_5),
        .I5(add_ln26_1_reg_830_reg_n_103),
        .O(grp_max_pooling2d_fix16_fu_506_input_r_address1[7]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_0_i_108
       (.I0(select_ln29_1_reg_884[6]),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(add_ln26_2_reg_836_reg_n_104),
        .I4(ram_reg_0_i_205_n_5),
        .I5(add_ln26_1_reg_830_reg_n_104),
        .O(grp_max_pooling2d_fix16_fu_506_input_r_address1[6]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_0_i_110
       (.I0(select_ln29_1_reg_884[5]),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(add_ln26_2_reg_836_reg_n_105),
        .I4(ram_reg_0_i_205_n_5),
        .I5(add_ln26_1_reg_830_reg_n_105),
        .O(grp_max_pooling2d_fix16_fu_506_input_r_address1[5]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_0_i_112
       (.I0(select_ln29_1_reg_884[4]),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(add_ln26_2_reg_836_reg_n_106),
        .I4(ram_reg_0_i_205_n_5),
        .I5(add_ln26_1_reg_830_reg_n_106),
        .O(grp_max_pooling2d_fix16_fu_506_input_r_address1[4]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_0_i_114
       (.I0(select_ln29_1_reg_884[3]),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(add_ln26_2_reg_836_reg_n_107),
        .I4(ram_reg_0_i_205_n_5),
        .I5(add_ln26_1_reg_830_reg_n_107),
        .O(grp_max_pooling2d_fix16_fu_506_input_r_address1[3]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_0_i_116
       (.I0(select_ln29_1_reg_884[2]),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(add_ln26_2_reg_836_reg_n_108),
        .I4(ram_reg_0_i_205_n_5),
        .I5(add_ln26_1_reg_830_reg_n_108),
        .O(grp_max_pooling2d_fix16_fu_506_input_r_address1[2]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_0_i_118
       (.I0(select_ln29_1_reg_884[1]),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(add_ln26_2_reg_836_reg_n_109),
        .I4(ram_reg_0_i_205_n_5),
        .I5(add_ln26_1_reg_830_reg_n_109),
        .O(grp_max_pooling2d_fix16_fu_506_input_r_address1[1]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_0_i_122
       (.I0(select_ln29_1_reg_884[0]),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(add_ln26_2_reg_836_reg_n_110),
        .I4(ram_reg_0_i_205_n_5),
        .I5(add_ln26_1_reg_830_reg_n_110),
        .O(\select_ln29_1_reg_884_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFF8FFF8FFF8F8F8)) 
    ram_reg_0_i_134
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ram_reg_0_i_239_n_5),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(grp_max_pooling2d_fix16_fu_506_input_r_ce0));
  LUT6 #(
    .INIT(64'hFF00B8B80000B8B8)) 
    ram_reg_0_i_139
       (.I0(select_ln29_2_reg_922[13]),
        .I1(ram_reg_0_i_239_n_5),
        .I2(ram_reg_0_i_240_n_5),
        .I3(Q[6]),
        .I4(ram_reg_0),
        .I5(grp_pointwise_conv2d_fix_4_fu_500_output_r_address0[10]),
        .O(ram_reg_0_i_139_n_5));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    ram_reg_0_i_144
       (.I0(Q[6]),
        .I1(grp_pointwise_conv2d_fix_4_fu_500_output_r_address0[10]),
        .I2(ram_reg_0),
        .I3(select_ln29_2_reg_922[12]),
        .I4(ram_reg_0_i_239_n_5),
        .I5(ram_reg_0_i_244_n_5),
        .O(ram_reg_0_i_144_n_5));
  MUXF7 ram_reg_0_i_147
       (.I0(ram_reg_0_i_247_n_5),
        .I1(grp_padding2d_fix16_fu_527_output_r_address0[11]),
        .O(ram_reg_0_i_147_n_5),
        .S(ram_reg_0_19));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    ram_reg_0_i_152
       (.I0(Q[6]),
        .I1(grp_pointwise_conv2d_fix_4_fu_500_output_r_address0[10]),
        .I2(ram_reg_0),
        .I3(select_ln29_2_reg_922[10]),
        .I4(ram_reg_0_i_239_n_5),
        .I5(ram_reg_0_i_252_n_5),
        .O(ram_reg_0_i_152_n_5));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    ram_reg_0_i_157
       (.I0(Q[6]),
        .I1(grp_pointwise_conv2d_fix_4_fu_500_output_r_address0[9]),
        .I2(ram_reg_0),
        .I3(select_ln29_2_reg_922[9]),
        .I4(ram_reg_0_i_239_n_5),
        .I5(ram_reg_0_i_257_n_5),
        .O(ram_reg_0_i_157_n_5));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    ram_reg_0_i_162
       (.I0(Q[6]),
        .I1(grp_pointwise_conv2d_fix_4_fu_500_output_r_address0[8]),
        .I2(ram_reg_0),
        .I3(select_ln29_2_reg_922[8]),
        .I4(ram_reg_0_i_239_n_5),
        .I5(ram_reg_0_i_262_n_5),
        .O(ram_reg_0_i_162_n_5));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    ram_reg_0_i_167
       (.I0(Q[6]),
        .I1(grp_pointwise_conv2d_fix_4_fu_500_output_r_address0[7]),
        .I2(ram_reg_0),
        .I3(select_ln29_2_reg_922[7]),
        .I4(ram_reg_0_i_239_n_5),
        .I5(ram_reg_0_i_267_n_5),
        .O(ram_reg_0_i_167_n_5));
  LUT6 #(
    .INIT(64'h00000000FFFFDFDD)) 
    ram_reg_0_i_16__0
       (.I0(ram_reg_0_21),
        .I1(Q[0]),
        .I2(ram_reg_0),
        .I3(grp_max_pooling2d_fix16_fu_506_output_r_d0[1]),
        .I4(ram_reg_0_24),
        .I5(ram_reg_0_25),
        .O(d0[1]));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    ram_reg_0_i_172
       (.I0(Q[6]),
        .I1(grp_pointwise_conv2d_fix_4_fu_500_output_r_address0[6]),
        .I2(ram_reg_0),
        .I3(select_ln29_2_reg_922[6]),
        .I4(ram_reg_0_i_239_n_5),
        .I5(ram_reg_0_i_272_n_5),
        .O(ram_reg_0_i_172_n_5));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    ram_reg_0_i_177
       (.I0(Q[6]),
        .I1(grp_pointwise_conv2d_fix_4_fu_500_output_r_address0[5]),
        .I2(ram_reg_0),
        .I3(select_ln29_2_reg_922[5]),
        .I4(ram_reg_0_i_239_n_5),
        .I5(ram_reg_0_i_277_n_5),
        .O(ram_reg_0_i_177_n_5));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    ram_reg_0_i_179
       (.I0(Q[6]),
        .I1(grp_pointwise_conv2d_fix_4_fu_500_output_r_address0[4]),
        .I2(ram_reg_0),
        .I3(select_ln29_2_reg_922[4]),
        .I4(ram_reg_0_i_239_n_5),
        .I5(ram_reg_0_i_279_n_5),
        .O(ram_reg_0_i_179_n_5));
  LUT6 #(
    .INIT(64'h00000000FFFFDFDD)) 
    ram_reg_0_i_17__0
       (.I0(ram_reg_0_21),
        .I1(Q[0]),
        .I2(ram_reg_0),
        .I3(grp_max_pooling2d_fix16_fu_506_output_r_d0[0]),
        .I4(ram_reg_0_22),
        .I5(ram_reg_0_23),
        .O(d0[0]));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    ram_reg_0_i_187
       (.I0(Q[6]),
        .I1(grp_pointwise_conv2d_fix_4_fu_500_output_r_address0[3]),
        .I2(ram_reg_0),
        .I3(select_ln29_2_reg_922[3]),
        .I4(ram_reg_0_i_239_n_5),
        .I5(ram_reg_0_i_287_n_5),
        .O(ram_reg_0_i_187_n_5));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    ram_reg_0_i_189
       (.I0(Q[6]),
        .I1(grp_pointwise_conv2d_fix_4_fu_500_output_r_address0[2]),
        .I2(ram_reg_0),
        .I3(select_ln29_2_reg_922[2]),
        .I4(ram_reg_0_i_239_n_5),
        .I5(ram_reg_0_i_289_n_5),
        .O(ram_reg_0_i_189_n_5));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    ram_reg_0_i_197
       (.I0(Q[6]),
        .I1(grp_pointwise_conv2d_fix_4_fu_500_output_r_address0[1]),
        .I2(ram_reg_0),
        .I3(select_ln29_2_reg_922[1]),
        .I4(ram_reg_0_i_239_n_5),
        .I5(ram_reg_0_i_297_n_5),
        .O(ram_reg_0_i_197_n_5));
  MUXF7 ram_reg_0_i_2
       (.I0(grp_max_pooling2d_fix16_fu_506_input_r_ce1),
        .I1(ram_reg_0_0),
        .O(MemBank_B_ce1),
        .S(ram_reg_0));
  LUT6 #(
    .INIT(64'h000000F1F1F1F1F1)) 
    ram_reg_0_i_20
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(grp_max_pooling2d_fix16_fu_506_input_r_address1[10]),
        .I3(Q[1]),
        .I4(ram_reg_0_17),
        .I5(ram_reg_0_18),
        .O(ADDRBWRADDR[9]));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    ram_reg_0_i_202
       (.I0(Q[6]),
        .I1(grp_pointwise_conv2d_fix_4_fu_500_output_r_address0[0]),
        .I2(ram_reg_0),
        .I3(select_ln29_2_reg_922[0]),
        .I4(ram_reg_0_i_239_n_5),
        .I5(ram_reg_0_i_302_n_5),
        .O(ram_reg_0_i_202_n_5));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_205
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage2),
        .O(ram_reg_0_i_205_n_5));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_206
       (.I0(\ap_CS_fsm_reg[5]_0 ),
        .I1(ap_enable_reg_pp0_iter2),
        .O(ram_reg_0_i_206_n_5));
  MUXF7 ram_reg_0_i_21
       (.I0(grp_max_pooling2d_fix16_fu_506_input_r_address1[9]),
        .I1(ram_reg_0_16),
        .O(ADDRBWRADDR[8]),
        .S(ram_reg_0));
  MUXF7 ram_reg_0_i_22
       (.I0(grp_max_pooling2d_fix16_fu_506_input_r_address1[8]),
        .I1(ram_reg_0_15),
        .O(ADDRBWRADDR[7]),
        .S(ram_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_239
       (.I0(\ap_CS_fsm_reg[5]_0 ),
        .I1(ap_enable_reg_pp0_iter3_reg_n_5),
        .O(ram_reg_0_i_239_n_5));
  MUXF7 ram_reg_0_i_23__0
       (.I0(grp_max_pooling2d_fix16_fu_506_input_r_address1[7]),
        .I1(ram_reg_0_14),
        .O(ADDRBWRADDR[6]),
        .S(ram_reg_0));
  MUXF7 ram_reg_0_i_24
       (.I0(grp_max_pooling2d_fix16_fu_506_input_r_address1[6]),
        .I1(ram_reg_0_13),
        .O(ADDRBWRADDR[5]),
        .S(ram_reg_0));
  LUT6 #(
    .INIT(64'hBFB3BFBF8C808080)) 
    ram_reg_0_i_240
       (.I0(add_ln26_3_reg_842_pp0_iter2_reg[13]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(select_ln29_reg_873[13]),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(add_ln26_reg_824_reg_n_97),
        .O(ram_reg_0_i_240_n_5));
  LUT6 #(
    .INIT(64'hBFB3BFBF8C808080)) 
    ram_reg_0_i_244
       (.I0(add_ln26_3_reg_842_pp0_iter2_reg[12]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(select_ln29_reg_873[12]),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(add_ln26_reg_824_reg_n_98),
        .O(ram_reg_0_i_244_n_5));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    ram_reg_0_i_247
       (.I0(Q[6]),
        .I1(grp_pointwise_conv2d_fix_4_fu_500_output_r_address0[10]),
        .I2(ram_reg_0),
        .I3(select_ln29_2_reg_922[11]),
        .I4(ram_reg_0_i_239_n_5),
        .I5(ram_reg_0_i_324_n_5),
        .O(ram_reg_0_i_247_n_5));
  MUXF7 ram_reg_0_i_25
       (.I0(grp_max_pooling2d_fix16_fu_506_input_r_address1[5]),
        .I1(ram_reg_0_12),
        .O(ADDRBWRADDR[4]),
        .S(ram_reg_0));
  LUT6 #(
    .INIT(64'hBFB3BFBF8C808080)) 
    ram_reg_0_i_252
       (.I0(add_ln26_3_reg_842_pp0_iter2_reg[10]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(select_ln29_reg_873[10]),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(add_ln26_reg_824_reg_n_100),
        .O(ram_reg_0_i_252_n_5));
  LUT6 #(
    .INIT(64'hBFB3BFBF8C808080)) 
    ram_reg_0_i_257
       (.I0(add_ln26_3_reg_842_pp0_iter2_reg[9]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(select_ln29_reg_873[9]),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(add_ln26_reg_824_reg_n_101),
        .O(ram_reg_0_i_257_n_5));
  MUXF7 ram_reg_0_i_26
       (.I0(grp_max_pooling2d_fix16_fu_506_input_r_address1[4]),
        .I1(ram_reg_0_11),
        .O(ADDRBWRADDR[3]),
        .S(ram_reg_0));
  LUT6 #(
    .INIT(64'hBFB3BFBF8C808080)) 
    ram_reg_0_i_262
       (.I0(add_ln26_3_reg_842_pp0_iter2_reg[8]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(select_ln29_reg_873[8]),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(add_ln26_reg_824_reg_n_102),
        .O(ram_reg_0_i_262_n_5));
  LUT6 #(
    .INIT(64'hBFB3BFBF8C808080)) 
    ram_reg_0_i_267
       (.I0(add_ln26_3_reg_842_pp0_iter2_reg[7]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(select_ln29_reg_873[7]),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(add_ln26_reg_824_reg_n_103),
        .O(ram_reg_0_i_267_n_5));
  MUXF7 ram_reg_0_i_27
       (.I0(grp_max_pooling2d_fix16_fu_506_input_r_address1[3]),
        .I1(ram_reg_0_10),
        .O(ADDRBWRADDR[2]),
        .S(ram_reg_0));
  LUT6 #(
    .INIT(64'hBFB3BFBF8C808080)) 
    ram_reg_0_i_272
       (.I0(add_ln26_3_reg_842_pp0_iter2_reg[6]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(select_ln29_reg_873[6]),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(add_ln26_reg_824_reg_n_104),
        .O(ram_reg_0_i_272_n_5));
  LUT6 #(
    .INIT(64'hBFB3BFBF8C808080)) 
    ram_reg_0_i_277
       (.I0(add_ln26_3_reg_842_pp0_iter2_reg[5]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(select_ln29_reg_873[5]),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(add_ln26_reg_824_reg_n_105),
        .O(ram_reg_0_i_277_n_5));
  LUT6 #(
    .INIT(64'hBFB3BFBF8C808080)) 
    ram_reg_0_i_279
       (.I0(add_ln26_3_reg_842_pp0_iter2_reg[4]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(select_ln29_reg_873[4]),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(add_ln26_reg_824_reg_n_106),
        .O(ram_reg_0_i_279_n_5));
  MUXF7 ram_reg_0_i_28
       (.I0(grp_max_pooling2d_fix16_fu_506_input_r_address1[2]),
        .I1(ram_reg_0_9),
        .O(ADDRBWRADDR[1]),
        .S(ram_reg_0));
  LUT6 #(
    .INIT(64'hBFB3BFBF8C808080)) 
    ram_reg_0_i_287
       (.I0(add_ln26_3_reg_842_pp0_iter2_reg[3]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(select_ln29_reg_873[3]),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(add_ln26_reg_824_reg_n_107),
        .O(ram_reg_0_i_287_n_5));
  LUT6 #(
    .INIT(64'hBFB3BFBF8C808080)) 
    ram_reg_0_i_289
       (.I0(add_ln26_3_reg_842_pp0_iter2_reg[2]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(select_ln29_reg_873[2]),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(add_ln26_reg_824_reg_n_108),
        .O(ram_reg_0_i_289_n_5));
  MUXF7 ram_reg_0_i_29
       (.I0(grp_max_pooling2d_fix16_fu_506_input_r_address1[1]),
        .I1(ram_reg_0_8),
        .O(ADDRBWRADDR[0]),
        .S(ram_reg_0));
  LUT6 #(
    .INIT(64'hBFB3BFBF8C808080)) 
    ram_reg_0_i_297
       (.I0(add_ln26_3_reg_842_pp0_iter2_reg[1]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(select_ln29_reg_873[1]),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(add_ln26_reg_824_reg_n_109),
        .O(ram_reg_0_i_297_n_5));
  LUT6 #(
    .INIT(64'hBFB3BFBF8C808080)) 
    ram_reg_0_i_302
       (.I0(add_ln26_3_reg_842_pp0_iter2_reg[0]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(select_ln29_reg_873[0]),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(add_ln26_reg_824_reg_n_110),
        .O(ram_reg_0_i_302_n_5));
  LUT6 #(
    .INIT(64'hBFB3BFBF8C808080)) 
    ram_reg_0_i_324
       (.I0(add_ln26_3_reg_842_pp0_iter2_reg[11]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(select_ln29_reg_873[11]),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(add_ln26_reg_824_reg_n_99),
        .O(ram_reg_0_i_324_n_5));
  LUT6 #(
    .INIT(64'hFFFFE2EE0000E2EE)) 
    ram_reg_0_i_36
       (.I0(grp_max_pooling2d_fix16_fu_506_input_r_ce0),
        .I1(ram_reg_0),
        .I2(output_r_ce0),
        .I3(Q[6]),
        .I4(ram_reg_0_19),
        .I5(grp_padding2d_fix16_fu_527_output_r_ce0),
        .O(ap_enable_reg_pp1_iter11_reg));
  LUT5 #(
    .INIT(32'hFFC8C8C8)) 
    ram_reg_0_i_39
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\ap_CS_fsm_reg[5]_0 ),
        .I4(ap_enable_reg_pp0_iter2),
        .O(grp_max_pooling2d_fix16_fu_506_input_r_ce1));
  LUT6 #(
    .INIT(64'h00001D11FFFF1D11)) 
    ram_reg_0_i_39__0
       (.I0(grp_max_pooling2d_fix16_fu_506_output_r_address0[9]),
        .I1(ram_reg_0),
        .I2(input_r_address0[9]),
        .I3(Q[6]),
        .I4(ram_reg_0_19),
        .I5(ram_reg_0_20[9]),
        .O(add_ln34_reg_937_reg_9));
  MUXF7 ram_reg_0_i_42
       (.I0(ram_reg_0_i_139_n_5),
        .I1(grp_padding2d_fix16_fu_527_output_r_address0[13]),
        .O(\ap_CS_fsm_reg[3]_12 ),
        .S(ram_reg_0_19));
  LUT6 #(
    .INIT(64'h00001D11FFFF1D11)) 
    ram_reg_0_i_43__0
       (.I0(grp_max_pooling2d_fix16_fu_506_output_r_address0[8]),
        .I1(ram_reg_0),
        .I2(input_r_address0[8]),
        .I3(Q[6]),
        .I4(ram_reg_0_19),
        .I5(ram_reg_0_20[8]),
        .O(add_ln34_reg_937_reg_8));
  MUXF7 ram_reg_0_i_44
       (.I0(ram_reg_0_i_144_n_5),
        .I1(grp_padding2d_fix16_fu_527_output_r_address0[12]),
        .O(\ap_CS_fsm_reg[3]_11 ),
        .S(ram_reg_0_19));
  LUT6 #(
    .INIT(64'hB8B8B888B8B8B8B8)) 
    ram_reg_0_i_46
       (.I0(ram_reg_0_i_147_n_5),
        .I1(ram_reg_0_3),
        .I2(ram_reg_0_4),
        .I3(ram_reg_0_5),
        .I4(ram_reg_0_6),
        .I5(ram_reg_0_7),
        .O(ram_reg_0_i_46_n_5));
  LUT6 #(
    .INIT(64'hFFFFE2EE0000E2EE)) 
    ram_reg_0_i_49__0
       (.I0(grp_max_pooling2d_fix16_fu_506_output_r_address0[7]),
        .I1(ram_reg_0),
        .I2(input_r_address0[7]),
        .I3(Q[6]),
        .I4(ram_reg_0_19),
        .I5(ram_reg_0_20[7]),
        .O(add_ln34_reg_937_reg_7));
  MUXF7 ram_reg_0_i_5
       (.I0(ram_reg_0_i_46_n_5),
        .I1(ram_reg_0_2),
        .O(ADDRARDADDR),
        .S(ram_reg_0_1));
  MUXF7 ram_reg_0_i_51
       (.I0(ram_reg_0_i_152_n_5),
        .I1(grp_padding2d_fix16_fu_527_output_r_address0[10]),
        .O(\ap_CS_fsm_reg[3]_10 ),
        .S(ram_reg_0_19));
  LUT6 #(
    .INIT(64'h00001D11FFFF1D11)) 
    ram_reg_0_i_51__0
       (.I0(grp_max_pooling2d_fix16_fu_506_output_r_address0[6]),
        .I1(ram_reg_0),
        .I2(input_r_address0[6]),
        .I3(Q[6]),
        .I4(ram_reg_0_19),
        .I5(ram_reg_0_20[6]),
        .O(add_ln34_reg_937_reg_6));
  MUXF7 ram_reg_0_i_55
       (.I0(ram_reg_0_i_157_n_5),
        .I1(grp_padding2d_fix16_fu_527_output_r_address0[9]),
        .O(\ap_CS_fsm_reg[3]_9 ),
        .S(ram_reg_0_19));
  LUT6 #(
    .INIT(64'h00001D11FFFF1D11)) 
    ram_reg_0_i_55__0
       (.I0(grp_max_pooling2d_fix16_fu_506_output_r_address0[5]),
        .I1(ram_reg_0),
        .I2(input_r_address0[5]),
        .I3(Q[6]),
        .I4(ram_reg_0_19),
        .I5(ram_reg_0_20[5]),
        .O(add_ln34_reg_937_reg_5));
  MUXF7 ram_reg_0_i_59
       (.I0(ram_reg_0_i_162_n_5),
        .I1(grp_padding2d_fix16_fu_527_output_r_address0[8]),
        .O(\ap_CS_fsm_reg[3]_8 ),
        .S(ram_reg_0_19));
  LUT6 #(
    .INIT(64'h00001D11FFFF1D11)) 
    ram_reg_0_i_59__0
       (.I0(grp_max_pooling2d_fix16_fu_506_output_r_address0[4]),
        .I1(ram_reg_0),
        .I2(input_r_address0[4]),
        .I3(Q[6]),
        .I4(ram_reg_0_19),
        .I5(ram_reg_0_20[4]),
        .O(add_ln34_reg_937_reg_4));
  MUXF7 ram_reg_0_i_63
       (.I0(ram_reg_0_i_167_n_5),
        .I1(grp_padding2d_fix16_fu_527_output_r_address0[7]),
        .O(\ap_CS_fsm_reg[3]_7 ),
        .S(ram_reg_0_19));
  LUT6 #(
    .INIT(64'h00001D11FFFF1D11)) 
    ram_reg_0_i_63__0
       (.I0(grp_max_pooling2d_fix16_fu_506_output_r_address0[3]),
        .I1(ram_reg_0),
        .I2(input_r_address0[3]),
        .I3(Q[6]),
        .I4(ram_reg_0_19),
        .I5(ram_reg_0_20[3]),
        .O(add_ln34_reg_937_reg_3));
  MUXF7 ram_reg_0_i_67
       (.I0(ram_reg_0_i_172_n_5),
        .I1(grp_padding2d_fix16_fu_527_output_r_address0[6]),
        .O(\ap_CS_fsm_reg[3]_6 ),
        .S(ram_reg_0_19));
  LUT6 #(
    .INIT(64'h00001D11FFFF1D11)) 
    ram_reg_0_i_67__0
       (.I0(grp_max_pooling2d_fix16_fu_506_output_r_address0[2]),
        .I1(ram_reg_0),
        .I2(input_r_address0[2]),
        .I3(Q[6]),
        .I4(ram_reg_0_19),
        .I5(ram_reg_0_20[2]),
        .O(add_ln34_reg_937_reg_2));
  MUXF7 ram_reg_0_i_71
       (.I0(ram_reg_0_i_177_n_5),
        .I1(grp_padding2d_fix16_fu_527_output_r_address0[5]),
        .O(\ap_CS_fsm_reg[3]_5 ),
        .S(ram_reg_0_19));
  MUXF7 ram_reg_0_i_73
       (.I0(ram_reg_0_i_179_n_5),
        .I1(grp_padding2d_fix16_fu_527_output_r_address0[4]),
        .O(\ap_CS_fsm_reg[3]_4 ),
        .S(ram_reg_0_19));
  LUT6 #(
    .INIT(64'hFFFFE2EE0000E2EE)) 
    ram_reg_0_i_73__0
       (.I0(grp_max_pooling2d_fix16_fu_506_output_r_address0[1]),
        .I1(ram_reg_0),
        .I2(input_r_address0[1]),
        .I3(Q[6]),
        .I4(ram_reg_0_19),
        .I5(ram_reg_0_20[1]),
        .O(add_ln34_reg_937_reg_1));
  LUT6 #(
    .INIT(64'h00001D11FFFF1D11)) 
    ram_reg_0_i_75
       (.I0(grp_max_pooling2d_fix16_fu_506_output_r_address0[0]),
        .I1(ram_reg_0),
        .I2(input_r_address0[0]),
        .I3(Q[6]),
        .I4(ram_reg_0_19),
        .I5(ram_reg_0_20[0]),
        .O(add_ln34_reg_937_reg_0));
  MUXF7 ram_reg_0_i_79
       (.I0(ram_reg_0_i_187_n_5),
        .I1(grp_padding2d_fix16_fu_527_output_r_address0[3]),
        .O(\ap_CS_fsm_reg[3]_3 ),
        .S(ram_reg_0_19));
  MUXF7 ram_reg_0_i_81
       (.I0(ram_reg_0_i_189_n_5),
        .I1(grp_padding2d_fix16_fu_527_output_r_address0[2]),
        .O(\ap_CS_fsm_reg[3]_2 ),
        .S(ram_reg_0_19));
  MUXF7 ram_reg_0_i_87
       (.I0(ram_reg_0_i_197_n_5),
        .I1(grp_padding2d_fix16_fu_527_output_r_address0[1]),
        .O(\ap_CS_fsm_reg[3]_1 ),
        .S(ram_reg_0_19));
  LUT6 #(
    .INIT(64'hFFF8000800080008)) 
    ram_reg_0_i_87__0
       (.I0(Q[6]),
        .I1(input_r_ce0),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(ap_enable_reg_pp0_iter4_reg_n_5),
        .O(\ap_CS_fsm_reg[39] ));
  MUXF7 ram_reg_0_i_91
       (.I0(ram_reg_0_i_202_n_5),
        .I1(grp_padding2d_fix16_fu_527_output_r_address0[0]),
        .O(\ap_CS_fsm_reg[3]_0 ),
        .S(ram_reg_0_19));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_95
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter4_reg_n_5),
        .O(grp_max_pooling2d_fix16_fu_506_output_r_ce0));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    ram_reg_0_i_95__0
       (.I0(add_ln26_1_reg_830_reg_n_97),
        .I1(ram_reg_0_i_205_n_5),
        .I2(add_ln26_2_reg_836_reg_n_97),
        .I3(ram_reg_0_i_206_n_5),
        .I4(select_ln29_1_reg_884[13]),
        .I5(ram_reg_0),
        .O(add_ln26_1_reg_830_reg_2));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    ram_reg_0_i_97
       (.I0(add_ln26_1_reg_830_reg_n_98),
        .I1(ram_reg_0_i_205_n_5),
        .I2(add_ln26_2_reg_836_reg_n_98),
        .I3(ram_reg_0_i_206_n_5),
        .I4(select_ln29_1_reg_884[12]),
        .I5(ram_reg_0),
        .O(add_ln26_1_reg_830_reg_1));
  LUT6 #(
    .INIT(64'h00000000001DFF1D)) 
    ram_reg_0_i_99
       (.I0(add_ln26_1_reg_830_reg_n_99),
        .I1(ram_reg_0_i_205_n_5),
        .I2(add_ln26_2_reg_836_reg_n_99),
        .I3(ram_reg_0_i_206_n_5),
        .I4(select_ln29_1_reg_884[11]),
        .I5(ram_reg_0),
        .O(add_ln26_1_reg_830_reg_0));
  LUT6 #(
    .INIT(64'h00000000FFFFDFDD)) 
    ram_reg_1_i_1__0
       (.I0(ram_reg_0_21),
        .I1(Q[0]),
        .I2(ram_reg_0),
        .I3(grp_max_pooling2d_fix16_fu_506_output_r_d0[3]),
        .I4(ram_reg_1_1),
        .I5(ram_reg_1_2),
        .O(d0[3]));
  LUT6 #(
    .INIT(64'h00000000FFFFDFDD)) 
    ram_reg_1_i_2__0
       (.I0(ram_reg_0_21),
        .I1(Q[0]),
        .I2(ram_reg_0),
        .I3(grp_max_pooling2d_fix16_fu_506_output_r_d0[2]),
        .I4(ram_reg_1),
        .I5(ram_reg_1_0),
        .O(d0[2]));
  LUT6 #(
    .INIT(64'h00000000FFFFDFDD)) 
    ram_reg_2_i_1__0
       (.I0(ram_reg_0_21),
        .I1(Q[0]),
        .I2(ram_reg_0),
        .I3(grp_max_pooling2d_fix16_fu_506_output_r_d0[5]),
        .I4(ram_reg_2_1),
        .I5(ram_reg_2_2),
        .O(d0[5]));
  LUT6 #(
    .INIT(64'h00000000FFFFDFDD)) 
    ram_reg_2_i_2__0
       (.I0(ram_reg_0_21),
        .I1(Q[0]),
        .I2(ram_reg_0),
        .I3(grp_max_pooling2d_fix16_fu_506_output_r_d0[4]),
        .I4(ram_reg_2),
        .I5(ram_reg_2_0),
        .O(d0[4]));
  LUT6 #(
    .INIT(64'h00000000FFFFDFDD)) 
    ram_reg_3_i_1__0
       (.I0(ram_reg_0_21),
        .I1(Q[0]),
        .I2(ram_reg_0),
        .I3(grp_max_pooling2d_fix16_fu_506_output_r_d0[7]),
        .I4(ram_reg_3_1),
        .I5(ram_reg_3_2),
        .O(d0[7]));
  LUT6 #(
    .INIT(64'h00000000FFFFDFDD)) 
    ram_reg_3_i_2__0
       (.I0(ram_reg_0_21),
        .I1(Q[0]),
        .I2(ram_reg_0),
        .I3(grp_max_pooling2d_fix16_fu_506_output_r_d0[6]),
        .I4(ram_reg_3),
        .I5(ram_reg_3_0),
        .O(d0[6]));
  LUT6 #(
    .INIT(64'h00000000FFFFDFDD)) 
    ram_reg_4_i_1__0
       (.I0(ram_reg_0_21),
        .I1(Q[0]),
        .I2(ram_reg_0),
        .I3(grp_max_pooling2d_fix16_fu_506_output_r_d0[9]),
        .I4(ram_reg_4_1),
        .I5(ram_reg_4_2),
        .O(d0[9]));
  LUT6 #(
    .INIT(64'h00000000FFFFDFDD)) 
    ram_reg_4_i_2__0
       (.I0(ram_reg_0_21),
        .I1(Q[0]),
        .I2(ram_reg_0),
        .I3(grp_max_pooling2d_fix16_fu_506_output_r_d0[8]),
        .I4(ram_reg_4),
        .I5(ram_reg_4_0),
        .O(d0[8]));
  LUT6 #(
    .INIT(64'h00000000FFFFDFDD)) 
    ram_reg_5_i_1__0
       (.I0(ram_reg_0_21),
        .I1(Q[0]),
        .I2(ram_reg_0),
        .I3(grp_max_pooling2d_fix16_fu_506_output_r_d0[11]),
        .I4(ram_reg_5_1),
        .I5(ram_reg_5_2),
        .O(d0[11]));
  LUT6 #(
    .INIT(64'h00000000FFFFDFDD)) 
    ram_reg_5_i_2__0
       (.I0(ram_reg_0_21),
        .I1(Q[0]),
        .I2(ram_reg_0),
        .I3(grp_max_pooling2d_fix16_fu_506_output_r_d0[10]),
        .I4(ram_reg_5),
        .I5(ram_reg_5_0),
        .O(d0[10]));
  LUT6 #(
    .INIT(64'h00000000FFFFDFDD)) 
    ram_reg_6_i_1__0
       (.I0(ram_reg_0_21),
        .I1(Q[0]),
        .I2(ram_reg_0),
        .I3(grp_max_pooling2d_fix16_fu_506_output_r_d0[13]),
        .I4(ram_reg_6_1),
        .I5(ram_reg_6_2),
        .O(d0[13]));
  LUT6 #(
    .INIT(64'h00000000FFFFDFDD)) 
    ram_reg_6_i_2__0
       (.I0(ram_reg_0_21),
        .I1(Q[0]),
        .I2(ram_reg_0),
        .I3(grp_max_pooling2d_fix16_fu_506_output_r_d0[12]),
        .I4(ram_reg_6),
        .I5(ram_reg_6_0),
        .O(d0[12]));
  LUT6 #(
    .INIT(64'h00000000FFFFFF4F)) 
    ram_reg_7_i_1__0
       (.I0(ram_reg_0),
        .I1(grp_max_pooling2d_fix16_fu_506_output_r_d0[15]),
        .I2(ram_reg_0_21),
        .I3(Q[0]),
        .I4(ram_reg_7_1),
        .I5(ram_reg_7_2),
        .O(d0[15]));
  LUT6 #(
    .INIT(64'h00000000FFFFDFDD)) 
    ram_reg_7_i_2__0
       (.I0(ram_reg_0_21),
        .I1(Q[0]),
        .I2(ram_reg_0),
        .I3(grp_max_pooling2d_fix16_fu_506_output_r_d0[14]),
        .I4(ram_reg_7),
        .I5(ram_reg_7_0),
        .O(d0[14]));
  LUT4 #(
    .INIT(16'h4440)) 
    \reg_234[15]_i_1 
       (.I0(\icmp_ln19_reg_729_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\ap_CS_fsm_reg[5]_0 ),
        .O(reg_234));
  FDRE \reg_234_reg[0] 
       (.C(ap_clk),
        .CE(reg_234),
        .D(\reg_234_reg[15]_0 [0]),
        .Q(\reg_234_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \reg_234_reg[10] 
       (.C(ap_clk),
        .CE(reg_234),
        .D(\reg_234_reg[15]_0 [10]),
        .Q(\reg_234_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \reg_234_reg[11] 
       (.C(ap_clk),
        .CE(reg_234),
        .D(\reg_234_reg[15]_0 [11]),
        .Q(\reg_234_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \reg_234_reg[12] 
       (.C(ap_clk),
        .CE(reg_234),
        .D(\reg_234_reg[15]_0 [12]),
        .Q(\reg_234_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \reg_234_reg[13] 
       (.C(ap_clk),
        .CE(reg_234),
        .D(\reg_234_reg[15]_0 [13]),
        .Q(\reg_234_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \reg_234_reg[14] 
       (.C(ap_clk),
        .CE(reg_234),
        .D(\reg_234_reg[15]_0 [14]),
        .Q(\reg_234_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \reg_234_reg[15] 
       (.C(ap_clk),
        .CE(reg_234),
        .D(\reg_234_reg[15]_0 [15]),
        .Q(\reg_234_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \reg_234_reg[1] 
       (.C(ap_clk),
        .CE(reg_234),
        .D(\reg_234_reg[15]_0 [1]),
        .Q(\reg_234_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \reg_234_reg[2] 
       (.C(ap_clk),
        .CE(reg_234),
        .D(\reg_234_reg[15]_0 [2]),
        .Q(\reg_234_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \reg_234_reg[3] 
       (.C(ap_clk),
        .CE(reg_234),
        .D(\reg_234_reg[15]_0 [3]),
        .Q(\reg_234_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \reg_234_reg[4] 
       (.C(ap_clk),
        .CE(reg_234),
        .D(\reg_234_reg[15]_0 [4]),
        .Q(\reg_234_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \reg_234_reg[5] 
       (.C(ap_clk),
        .CE(reg_234),
        .D(\reg_234_reg[15]_0 [5]),
        .Q(\reg_234_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \reg_234_reg[6] 
       (.C(ap_clk),
        .CE(reg_234),
        .D(\reg_234_reg[15]_0 [6]),
        .Q(\reg_234_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \reg_234_reg[7] 
       (.C(ap_clk),
        .CE(reg_234),
        .D(\reg_234_reg[15]_0 [7]),
        .Q(\reg_234_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \reg_234_reg[8] 
       (.C(ap_clk),
        .CE(reg_234),
        .D(\reg_234_reg[15]_0 [8]),
        .Q(\reg_234_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \reg_234_reg[9] 
       (.C(ap_clk),
        .CE(reg_234),
        .D(\reg_234_reg[15]_0 [9]),
        .Q(\reg_234_reg_n_5_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFABFF0000A800)) 
    \reg_239[0]_i_1 
       (.I0(q0[0]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\ap_CS_fsm_reg[5]_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\icmp_ln19_reg_729_pp0_iter2_reg_reg_n_5_[0] ),
        .I5(q1[0]),
        .O(\reg_239[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFABFF0000A800)) 
    \reg_239[10]_i_1 
       (.I0(q0[10]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\ap_CS_fsm_reg[5]_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\icmp_ln19_reg_729_pp0_iter2_reg_reg_n_5_[0] ),
        .I5(q1[10]),
        .O(\reg_239[10]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFABFF0000A800)) 
    \reg_239[11]_i_1 
       (.I0(q0[11]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\ap_CS_fsm_reg[5]_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\icmp_ln19_reg_729_pp0_iter2_reg_reg_n_5_[0] ),
        .I5(q1[11]),
        .O(\reg_239[11]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFABFF0000A800)) 
    \reg_239[12]_i_1 
       (.I0(q0[12]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\ap_CS_fsm_reg[5]_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\icmp_ln19_reg_729_pp0_iter2_reg_reg_n_5_[0] ),
        .I5(q1[12]),
        .O(\reg_239[12]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFABFF0000A800)) 
    \reg_239[13]_i_1 
       (.I0(q0[13]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\ap_CS_fsm_reg[5]_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\icmp_ln19_reg_729_pp0_iter2_reg_reg_n_5_[0] ),
        .I5(q1[13]),
        .O(\reg_239[13]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFABFF0000A800)) 
    \reg_239[14]_i_1 
       (.I0(q0[14]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\ap_CS_fsm_reg[5]_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\icmp_ln19_reg_729_pp0_iter2_reg_reg_n_5_[0] ),
        .I5(q1[14]),
        .O(\reg_239[14]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \reg_239[15]_i_1 
       (.I0(\reg_239[15]_i_3_n_5 ),
        .I1(\icmp_ln19_reg_729_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(\reg_239[15]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFABFF0000A800)) 
    \reg_239[15]_i_2 
       (.I0(q0[15]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\ap_CS_fsm_reg[5]_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\icmp_ln19_reg_729_pp0_iter2_reg_reg_n_5_[0] ),
        .I5(q1[15]),
        .O(\reg_239[15]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \reg_239[15]_i_3 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\icmp_ln19_reg_729_pp0_iter2_reg_reg_n_5_[0] ),
        .O(\reg_239[15]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFABFF0000A800)) 
    \reg_239[1]_i_1 
       (.I0(q0[1]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\ap_CS_fsm_reg[5]_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\icmp_ln19_reg_729_pp0_iter2_reg_reg_n_5_[0] ),
        .I5(q1[1]),
        .O(\reg_239[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFABFF0000A800)) 
    \reg_239[2]_i_1 
       (.I0(q0[2]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\ap_CS_fsm_reg[5]_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\icmp_ln19_reg_729_pp0_iter2_reg_reg_n_5_[0] ),
        .I5(q1[2]),
        .O(\reg_239[2]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFABFF0000A800)) 
    \reg_239[3]_i_1 
       (.I0(q0[3]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\ap_CS_fsm_reg[5]_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\icmp_ln19_reg_729_pp0_iter2_reg_reg_n_5_[0] ),
        .I5(q1[3]),
        .O(\reg_239[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFABFF0000A800)) 
    \reg_239[4]_i_1 
       (.I0(q0[4]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\ap_CS_fsm_reg[5]_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\icmp_ln19_reg_729_pp0_iter2_reg_reg_n_5_[0] ),
        .I5(q1[4]),
        .O(\reg_239[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFABFF0000A800)) 
    \reg_239[5]_i_1 
       (.I0(q0[5]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\ap_CS_fsm_reg[5]_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\icmp_ln19_reg_729_pp0_iter2_reg_reg_n_5_[0] ),
        .I5(q1[5]),
        .O(\reg_239[5]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFABFF0000A800)) 
    \reg_239[6]_i_1 
       (.I0(q0[6]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\ap_CS_fsm_reg[5]_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\icmp_ln19_reg_729_pp0_iter2_reg_reg_n_5_[0] ),
        .I5(q1[6]),
        .O(\reg_239[6]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFABFF0000A800)) 
    \reg_239[7]_i_1 
       (.I0(q0[7]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\ap_CS_fsm_reg[5]_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\icmp_ln19_reg_729_pp0_iter2_reg_reg_n_5_[0] ),
        .I5(q1[7]),
        .O(\reg_239[7]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFABFF0000A800)) 
    \reg_239[8]_i_1 
       (.I0(q0[8]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\ap_CS_fsm_reg[5]_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\icmp_ln19_reg_729_pp0_iter2_reg_reg_n_5_[0] ),
        .I5(q1[8]),
        .O(\reg_239[8]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFABFF0000A800)) 
    \reg_239[9]_i_1 
       (.I0(q0[9]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\ap_CS_fsm_reg[5]_0 ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\icmp_ln19_reg_729_pp0_iter2_reg_reg_n_5_[0] ),
        .I5(q1[9]),
        .O(\reg_239[9]_i_1_n_5 ));
  FDRE \reg_239_reg[0] 
       (.C(ap_clk),
        .CE(\reg_239[15]_i_1_n_5 ),
        .D(\reg_239[0]_i_1_n_5 ),
        .Q(reg_239[0]),
        .R(1'b0));
  FDRE \reg_239_reg[10] 
       (.C(ap_clk),
        .CE(\reg_239[15]_i_1_n_5 ),
        .D(\reg_239[10]_i_1_n_5 ),
        .Q(reg_239[10]),
        .R(1'b0));
  FDRE \reg_239_reg[11] 
       (.C(ap_clk),
        .CE(\reg_239[15]_i_1_n_5 ),
        .D(\reg_239[11]_i_1_n_5 ),
        .Q(reg_239[11]),
        .R(1'b0));
  FDRE \reg_239_reg[12] 
       (.C(ap_clk),
        .CE(\reg_239[15]_i_1_n_5 ),
        .D(\reg_239[12]_i_1_n_5 ),
        .Q(reg_239[12]),
        .R(1'b0));
  FDRE \reg_239_reg[13] 
       (.C(ap_clk),
        .CE(\reg_239[15]_i_1_n_5 ),
        .D(\reg_239[13]_i_1_n_5 ),
        .Q(reg_239[13]),
        .R(1'b0));
  FDRE \reg_239_reg[14] 
       (.C(ap_clk),
        .CE(\reg_239[15]_i_1_n_5 ),
        .D(\reg_239[14]_i_1_n_5 ),
        .Q(reg_239[14]),
        .R(1'b0));
  FDRE \reg_239_reg[15] 
       (.C(ap_clk),
        .CE(\reg_239[15]_i_1_n_5 ),
        .D(\reg_239[15]_i_2_n_5 ),
        .Q(reg_239[15]),
        .R(1'b0));
  FDRE \reg_239_reg[1] 
       (.C(ap_clk),
        .CE(\reg_239[15]_i_1_n_5 ),
        .D(\reg_239[1]_i_1_n_5 ),
        .Q(reg_239[1]),
        .R(1'b0));
  FDRE \reg_239_reg[2] 
       (.C(ap_clk),
        .CE(\reg_239[15]_i_1_n_5 ),
        .D(\reg_239[2]_i_1_n_5 ),
        .Q(reg_239[2]),
        .R(1'b0));
  FDRE \reg_239_reg[3] 
       (.C(ap_clk),
        .CE(\reg_239[15]_i_1_n_5 ),
        .D(\reg_239[3]_i_1_n_5 ),
        .Q(reg_239[3]),
        .R(1'b0));
  FDRE \reg_239_reg[4] 
       (.C(ap_clk),
        .CE(\reg_239[15]_i_1_n_5 ),
        .D(\reg_239[4]_i_1_n_5 ),
        .Q(reg_239[4]),
        .R(1'b0));
  FDRE \reg_239_reg[5] 
       (.C(ap_clk),
        .CE(\reg_239[15]_i_1_n_5 ),
        .D(\reg_239[5]_i_1_n_5 ),
        .Q(reg_239[5]),
        .R(1'b0));
  FDRE \reg_239_reg[6] 
       (.C(ap_clk),
        .CE(\reg_239[15]_i_1_n_5 ),
        .D(\reg_239[6]_i_1_n_5 ),
        .Q(reg_239[6]),
        .R(1'b0));
  FDRE \reg_239_reg[7] 
       (.C(ap_clk),
        .CE(\reg_239[15]_i_1_n_5 ),
        .D(\reg_239[7]_i_1_n_5 ),
        .Q(reg_239[7]),
        .R(1'b0));
  FDRE \reg_239_reg[8] 
       (.C(ap_clk),
        .CE(\reg_239[15]_i_1_n_5 ),
        .D(\reg_239[8]_i_1_n_5 ),
        .Q(reg_239[8]),
        .R(1'b0));
  FDRE \reg_239_reg[9] 
       (.C(ap_clk),
        .CE(\reg_239[15]_i_1_n_5 ),
        .D(\reg_239[9]_i_1_n_5 ),
        .Q(reg_239[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln19_reg_797[0]_i_1 
       (.I0(out_d_reg_733[0]),
        .I1(icmp_ln21_reg_740),
        .I2(out_d_0_reg_186[0]),
        .O(select_ln19_fu_436_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln19_reg_797[1]_i_1 
       (.I0(out_d_reg_733[1]),
        .I1(icmp_ln21_reg_740),
        .I2(out_d_0_reg_186[1]),
        .O(select_ln19_fu_436_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln19_reg_797[2]_i_1 
       (.I0(out_d_reg_733[2]),
        .I1(icmp_ln21_reg_740),
        .I2(out_d_0_reg_186[2]),
        .O(select_ln19_fu_436_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln19_reg_797[3]_i_1 
       (.I0(out_d_reg_733[3]),
        .I1(icmp_ln21_reg_740),
        .I2(out_d_0_reg_186[3]),
        .O(select_ln19_fu_436_p3[3]));
  LUT3 #(
    .INIT(8'h20)) 
    \select_ln19_reg_797[4]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\icmp_ln19_reg_729_reg_n_5_[0] ),
        .I2(\ap_CS_fsm_reg[5]_0 ),
        .O(select_ln19_reg_7970));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln19_reg_797[4]_i_2 
       (.I0(out_d_reg_733[4]),
        .I1(icmp_ln21_reg_740),
        .I2(out_d_0_reg_186[4]),
        .O(select_ln19_fu_436_p3[4]));
  FDRE \select_ln19_reg_797_reg[0] 
       (.C(ap_clk),
        .CE(select_ln19_reg_7970),
        .D(select_ln19_fu_436_p3[0]),
        .Q(select_ln19_reg_797[0]),
        .R(1'b0));
  FDRE \select_ln19_reg_797_reg[1] 
       (.C(ap_clk),
        .CE(select_ln19_reg_7970),
        .D(select_ln19_fu_436_p3[1]),
        .Q(select_ln19_reg_797[1]),
        .R(1'b0));
  FDRE \select_ln19_reg_797_reg[2] 
       (.C(ap_clk),
        .CE(select_ln19_reg_7970),
        .D(select_ln19_fu_436_p3[2]),
        .Q(select_ln19_reg_797[2]),
        .R(1'b0));
  FDRE \select_ln19_reg_797_reg[3] 
       (.C(ap_clk),
        .CE(select_ln19_reg_7970),
        .D(select_ln19_fu_436_p3[3]),
        .Q(select_ln19_reg_797[3]),
        .R(1'b0));
  FDRE \select_ln19_reg_797_reg[4] 
       (.C(ap_clk),
        .CE(select_ln19_reg_7970),
        .D(select_ln19_fu_436_p3[4]),
        .Q(select_ln19_reg_797[4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF2F0020)) 
    \select_ln20_5_reg_775[0]_i_1 
       (.I0(icmp_ln22_1_reg_763),
        .I1(icmp_ln21_reg_740),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln19_reg_729_reg_n_5_[0] ),
        .I4(select_ln20_5_reg_775),
        .O(\select_ln20_5_reg_775[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln20_5_reg_775_pp0_iter1_reg[0]_i_1 
       (.I0(select_ln20_5_reg_775),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(select_ln20_5_reg_775_pp0_iter1_reg),
        .O(\select_ln20_5_reg_775_pp0_iter1_reg[0]_i_1_n_5 ));
  FDRE \select_ln20_5_reg_775_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln20_5_reg_775_pp0_iter1_reg[0]_i_1_n_5 ),
        .Q(select_ln20_5_reg_775_pp0_iter1_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln20_5_reg_775_pp0_iter2_reg[0]_i_1 
       (.I0(select_ln20_5_reg_775_pp0_iter1_reg),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(select_ln20_5_reg_775_pp0_iter2_reg),
        .O(\select_ln20_5_reg_775_pp0_iter2_reg[0]_i_1_n_5 ));
  FDRE \select_ln20_5_reg_775_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln20_5_reg_775_pp0_iter2_reg[0]_i_1_n_5 ),
        .Q(select_ln20_5_reg_775_pp0_iter2_reg),
        .R(1'b0));
  FDRE \select_ln20_5_reg_775_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln20_5_reg_775[0]_i_1_n_5 ),
        .Q(select_ln20_5_reg_775),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5555455500004000)) 
    \select_ln20_reg_752[0]_i_1 
       (.I0(\icmp_ln21_reg_740[0]_i_2_n_5 ),
        .I1(select_ln21_reg_819[0]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(\icmp_ln19_reg_729_pp0_iter1_reg_reg_n_5_[0] ),
        .I5(tmp_0_0_fu_378_p2__2_n_5),
        .O(select_ln20_fu_339_p3[0]));
  LUT6 #(
    .INIT(64'h00000000FFBF0080)) 
    \select_ln20_reg_752[1]_i_1 
       (.I0(select_ln21_reg_819[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\icmp_ln19_reg_729_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(tmp_0_0_fu_378_p2__1_n_5),
        .I5(\icmp_ln21_reg_740[0]_i_2_n_5 ),
        .O(select_ln20_fu_339_p3[1]));
  LUT6 #(
    .INIT(64'h00000000FFBF0080)) 
    \select_ln20_reg_752[2]_i_1 
       (.I0(select_ln21_reg_819[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\icmp_ln19_reg_729_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(tmp_0_0_fu_378_p2__0_n_5),
        .I5(\icmp_ln21_reg_740[0]_i_2_n_5 ),
        .O(select_ln20_fu_339_p3[2]));
  LUT6 #(
    .INIT(64'h00000000FF08F700)) 
    \select_ln20_reg_752[3]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\icmp_ln19_reg_729_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(tmp_0_0_fu_378_p2_n_5),
        .I4(select_ln21_reg_819[3]),
        .I5(\icmp_ln21_reg_740[0]_i_2_n_5 ),
        .O(select_ln20_fu_339_p3[3]));
  FDRE \select_ln20_reg_752_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln21_reg_7400),
        .D(select_ln20_fu_339_p3[0]),
        .Q(select_ln20_reg_752[0]),
        .R(1'b0));
  FDRE \select_ln20_reg_752_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln21_reg_7400),
        .D(select_ln20_fu_339_p3[1]),
        .Q(select_ln20_reg_752[1]),
        .R(1'b0));
  FDRE \select_ln20_reg_752_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln21_reg_7400),
        .D(select_ln20_fu_339_p3[2]),
        .Q(select_ln20_reg_752[2]),
        .R(1'b0));
  FDRE \select_ln20_reg_752_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln21_reg_7400),
        .D(select_ln20_fu_339_p3[3]),
        .Q(select_ln20_reg_752[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln21_1_reg_853[0]_i_1 
       (.I0(\indvar_flatten_reg_198_reg_n_5_[0] ),
        .O(add_ln21_1_fu_523_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln21_1_reg_853[1]_i_1 
       (.I0(\indvar_flatten_reg_198_reg_n_5_[0] ),
        .I1(\indvar_flatten_reg_198_reg_n_5_[1] ),
        .O(add_ln21_1_fu_523_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \select_ln21_1_reg_853[2]_i_1 
       (.I0(\indvar_flatten_reg_198_reg_n_5_[2] ),
        .I1(\indvar_flatten_reg_198_reg_n_5_[1] ),
        .I2(\indvar_flatten_reg_198_reg_n_5_[0] ),
        .O(add_ln21_1_fu_523_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \select_ln21_1_reg_853[3]_i_1 
       (.I0(\indvar_flatten_reg_198_reg_n_5_[3] ),
        .I1(\indvar_flatten_reg_198_reg_n_5_[0] ),
        .I2(\indvar_flatten_reg_198_reg_n_5_[1] ),
        .I3(\indvar_flatten_reg_198_reg_n_5_[2] ),
        .O(add_ln21_1_fu_523_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \select_ln21_1_reg_853[4]_i_1 
       (.I0(\indvar_flatten_reg_198_reg_n_5_[4] ),
        .I1(\indvar_flatten_reg_198_reg_n_5_[2] ),
        .I2(\indvar_flatten_reg_198_reg_n_5_[1] ),
        .I3(\indvar_flatten_reg_198_reg_n_5_[0] ),
        .I4(\indvar_flatten_reg_198_reg_n_5_[3] ),
        .O(add_ln21_1_fu_523_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \select_ln21_1_reg_853[5]_i_1 
       (.I0(\indvar_flatten_reg_198_reg_n_5_[5] ),
        .I1(\indvar_flatten_reg_198_reg_n_5_[3] ),
        .I2(\indvar_flatten_reg_198_reg_n_5_[0] ),
        .I3(\indvar_flatten_reg_198_reg_n_5_[1] ),
        .I4(\indvar_flatten_reg_198_reg_n_5_[2] ),
        .I5(\indvar_flatten_reg_198_reg_n_5_[4] ),
        .O(add_ln21_1_fu_523_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln21_1_reg_853[6]_i_1 
       (.I0(\indvar_flatten_reg_198_reg_n_5_[6] ),
        .I1(\select_ln21_1_reg_853[7]_i_3_n_5 ),
        .O(add_ln21_1_fu_523_p2[6]));
  LUT4 #(
    .INIT(16'h0800)) 
    \select_ln21_1_reg_853[7]_i_1 
       (.I0(icmp_ln21_reg_740),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln19_reg_729_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .O(select_ln21_1_reg_853));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \select_ln21_1_reg_853[7]_i_2 
       (.I0(\indvar_flatten_reg_198_reg_n_5_[7] ),
        .I1(\select_ln21_1_reg_853[7]_i_3_n_5 ),
        .I2(\indvar_flatten_reg_198_reg_n_5_[6] ),
        .O(add_ln21_1_fu_523_p2[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \select_ln21_1_reg_853[7]_i_3 
       (.I0(\indvar_flatten_reg_198_reg_n_5_[3] ),
        .I1(\indvar_flatten_reg_198_reg_n_5_[0] ),
        .I2(\indvar_flatten_reg_198_reg_n_5_[1] ),
        .I3(\indvar_flatten_reg_198_reg_n_5_[2] ),
        .I4(\indvar_flatten_reg_198_reg_n_5_[4] ),
        .I5(\indvar_flatten_reg_198_reg_n_5_[5] ),
        .O(\select_ln21_1_reg_853[7]_i_3_n_5 ));
  FDSE \select_ln21_1_reg_853_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(add_ln21_1_fu_523_p2[0]),
        .Q(\select_ln21_1_reg_853_reg_n_5_[0] ),
        .S(select_ln21_1_reg_853));
  FDRE \select_ln21_1_reg_853_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(add_ln21_1_fu_523_p2[1]),
        .Q(\select_ln21_1_reg_853_reg_n_5_[1] ),
        .R(select_ln21_1_reg_853));
  FDRE \select_ln21_1_reg_853_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(add_ln21_1_fu_523_p2[2]),
        .Q(\select_ln21_1_reg_853_reg_n_5_[2] ),
        .R(select_ln21_1_reg_853));
  FDRE \select_ln21_1_reg_853_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(add_ln21_1_fu_523_p2[3]),
        .Q(\select_ln21_1_reg_853_reg_n_5_[3] ),
        .R(select_ln21_1_reg_853));
  FDRE \select_ln21_1_reg_853_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(add_ln21_1_fu_523_p2[4]),
        .Q(\select_ln21_1_reg_853_reg_n_5_[4] ),
        .R(select_ln21_1_reg_853));
  FDRE \select_ln21_1_reg_853_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(add_ln21_1_fu_523_p2[5]),
        .Q(\select_ln21_1_reg_853_reg_n_5_[5] ),
        .R(select_ln21_1_reg_853));
  FDRE \select_ln21_1_reg_853_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(add_ln21_1_fu_523_p2[6]),
        .Q(\select_ln21_1_reg_853_reg_n_5_[6] ),
        .R(select_ln21_1_reg_853));
  FDRE \select_ln21_1_reg_853_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(add_ln21_1_fu_523_p2[7]),
        .Q(\select_ln21_1_reg_853_reg_n_5_[7] ),
        .R(select_ln21_1_reg_853));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln21_reg_819[0]_i_1 
       (.I0(zext_ln26_13_fu_406_p1[1]),
        .I1(select_ln20_5_reg_775),
        .I2(select_ln20_reg_752[0]),
        .O(select_ln21_fu_470_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln21_reg_819[1]_i_1 
       (.I0(zext_ln26_13_fu_406_p1[2]),
        .I1(select_ln20_5_reg_775),
        .I2(select_ln20_reg_752[1]),
        .O(select_ln21_fu_470_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln21_reg_819[2]_i_1 
       (.I0(zext_ln26_13_fu_406_p1[3]),
        .I1(select_ln20_5_reg_775),
        .I2(select_ln20_reg_752[2]),
        .O(select_ln21_fu_470_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln21_reg_819[3]_i_1 
       (.I0(zext_ln26_13_fu_406_p1[4]),
        .I1(select_ln20_5_reg_775),
        .I2(select_ln20_reg_752[3]),
        .O(select_ln21_fu_470_p3[3]));
  FDRE \select_ln21_reg_819_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(select_ln21_fu_470_p3[0]),
        .Q(select_ln21_reg_819[0]),
        .R(1'b0));
  FDRE \select_ln21_reg_819_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(select_ln21_fu_470_p3[1]),
        .Q(select_ln21_reg_819[1]),
        .R(1'b0));
  FDRE \select_ln21_reg_819_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(select_ln21_fu_470_p3[2]),
        .Q(select_ln21_reg_819[2]),
        .R(1'b0));
  FDRE \select_ln21_reg_819_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten39_reg_1740),
        .D(select_ln21_fu_470_p3[3]),
        .Q(select_ln21_reg_819[3]),
        .R(1'b0));
  FDRE \select_ln26_reg_814_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln26_reg_814[0]),
        .Q(select_ln26_reg_814_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \select_ln26_reg_814_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln26_reg_814[1]),
        .Q(select_ln26_reg_814_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \select_ln26_reg_814_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln26_reg_814[2]),
        .Q(select_ln26_reg_814_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \select_ln26_reg_814_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln26_reg_814[3]),
        .Q(select_ln26_reg_814_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \select_ln26_reg_814_reg[0] 
       (.C(ap_clk),
        .CE(add_ln26_1_reg_8300),
        .D(zext_ln26_7_fu_483_p1[1]),
        .Q(select_ln26_reg_814[0]),
        .R(1'b0));
  FDRE \select_ln26_reg_814_reg[1] 
       (.C(ap_clk),
        .CE(add_ln26_1_reg_8300),
        .D(zext_ln26_7_fu_483_p1[2]),
        .Q(select_ln26_reg_814[1]),
        .R(1'b0));
  FDRE \select_ln26_reg_814_reg[2] 
       (.C(ap_clk),
        .CE(add_ln26_1_reg_8300),
        .D(zext_ln26_7_fu_483_p1[3]),
        .Q(select_ln26_reg_814[2]),
        .R(1'b0));
  FDRE \select_ln26_reg_814_reg[3] 
       (.C(ap_clk),
        .CE(add_ln26_1_reg_8300),
        .D(zext_ln26_7_fu_483_p1[4]),
        .Q(select_ln26_reg_814[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_1_reg_884[0]_i_1 
       (.I0(add_ln26_2_reg_836_pp0_iter2_reg[0]),
        .I1(\select_ln29_1_reg_884_reg[13]_i_3_n_5 ),
        .I2(select_ln29_reg_873[0]),
        .O(select_ln29_1_fu_570_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_1_reg_884[10]_i_1 
       (.I0(add_ln26_2_reg_836_pp0_iter2_reg[10]),
        .I1(\select_ln29_1_reg_884_reg[13]_i_3_n_5 ),
        .I2(select_ln29_reg_873[10]),
        .O(select_ln29_1_fu_570_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_1_reg_884[11]_i_1 
       (.I0(add_ln26_2_reg_836_pp0_iter2_reg[11]),
        .I1(\select_ln29_1_reg_884_reg[13]_i_3_n_5 ),
        .I2(select_ln29_reg_873[11]),
        .O(select_ln29_1_fu_570_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_1_reg_884[12]_i_1 
       (.I0(add_ln26_2_reg_836_pp0_iter2_reg[12]),
        .I1(\select_ln29_1_reg_884_reg[13]_i_3_n_5 ),
        .I2(select_ln29_reg_873[12]),
        .O(select_ln29_1_fu_570_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln29_1_reg_884[13]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln19_reg_729_pp0_iter2_reg_reg_n_5_[0] ),
        .O(select_ln29_1_reg_8840));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_1_reg_884[13]_i_10 
       (.I0(\reg_234_reg_n_5_[12] ),
        .I1(reg_239[12]),
        .I2(reg_239[13]),
        .I3(\reg_234_reg_n_5_[13] ),
        .O(\select_ln29_1_reg_884[13]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_1_reg_884[13]_i_11 
       (.I0(\reg_234_reg_n_5_[10] ),
        .I1(reg_239[10]),
        .I2(reg_239[11]),
        .I3(\reg_234_reg_n_5_[11] ),
        .O(\select_ln29_1_reg_884[13]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_1_reg_884[13]_i_12 
       (.I0(\reg_234_reg_n_5_[8] ),
        .I1(reg_239[8]),
        .I2(reg_239[9]),
        .I3(\reg_234_reg_n_5_[9] ),
        .O(\select_ln29_1_reg_884[13]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln29_1_reg_884[13]_i_13 
       (.I0(\reg_234_reg_n_5_[6] ),
        .I1(reg_239[6]),
        .I2(reg_239[7]),
        .I3(\reg_234_reg_n_5_[7] ),
        .O(\select_ln29_1_reg_884[13]_i_13_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln29_1_reg_884[13]_i_14 
       (.I0(\reg_234_reg_n_5_[4] ),
        .I1(reg_239[4]),
        .I2(reg_239[5]),
        .I3(\reg_234_reg_n_5_[5] ),
        .O(\select_ln29_1_reg_884[13]_i_14_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln29_1_reg_884[13]_i_15 
       (.I0(\reg_234_reg_n_5_[2] ),
        .I1(reg_239[2]),
        .I2(reg_239[3]),
        .I3(\reg_234_reg_n_5_[3] ),
        .O(\select_ln29_1_reg_884[13]_i_15_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln29_1_reg_884[13]_i_16 
       (.I0(\reg_234_reg_n_5_[0] ),
        .I1(reg_239[0]),
        .I2(reg_239[1]),
        .I3(\reg_234_reg_n_5_[1] ),
        .O(\select_ln29_1_reg_884[13]_i_16_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_1_reg_884[13]_i_17 
       (.I0(\reg_234_reg_n_5_[6] ),
        .I1(reg_239[6]),
        .I2(reg_239[7]),
        .I3(\reg_234_reg_n_5_[7] ),
        .O(\select_ln29_1_reg_884[13]_i_17_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_1_reg_884[13]_i_18 
       (.I0(\reg_234_reg_n_5_[4] ),
        .I1(reg_239[4]),
        .I2(reg_239[5]),
        .I3(\reg_234_reg_n_5_[5] ),
        .O(\select_ln29_1_reg_884[13]_i_18_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_1_reg_884[13]_i_19 
       (.I0(\reg_234_reg_n_5_[2] ),
        .I1(reg_239[2]),
        .I2(reg_239[3]),
        .I3(\reg_234_reg_n_5_[3] ),
        .O(\select_ln29_1_reg_884[13]_i_19_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_1_reg_884[13]_i_2 
       (.I0(add_ln26_2_reg_836_pp0_iter2_reg[13]),
        .I1(\select_ln29_1_reg_884_reg[13]_i_3_n_5 ),
        .I2(select_ln29_reg_873[13]),
        .O(select_ln29_1_fu_570_p3[13]));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_1_reg_884[13]_i_20 
       (.I0(\reg_234_reg_n_5_[0] ),
        .I1(reg_239[0]),
        .I2(reg_239[1]),
        .I3(\reg_234_reg_n_5_[1] ),
        .O(\select_ln29_1_reg_884[13]_i_20_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln29_1_reg_884[13]_i_5 
       (.I0(\reg_234_reg_n_5_[14] ),
        .I1(reg_239[14]),
        .I2(\reg_234_reg_n_5_[15] ),
        .I3(reg_239[15]),
        .O(\select_ln29_1_reg_884[13]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln29_1_reg_884[13]_i_6 
       (.I0(\reg_234_reg_n_5_[12] ),
        .I1(reg_239[12]),
        .I2(reg_239[13]),
        .I3(\reg_234_reg_n_5_[13] ),
        .O(\select_ln29_1_reg_884[13]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln29_1_reg_884[13]_i_7 
       (.I0(\reg_234_reg_n_5_[10] ),
        .I1(reg_239[10]),
        .I2(reg_239[11]),
        .I3(\reg_234_reg_n_5_[11] ),
        .O(\select_ln29_1_reg_884[13]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln29_1_reg_884[13]_i_8 
       (.I0(\reg_234_reg_n_5_[8] ),
        .I1(reg_239[8]),
        .I2(reg_239[9]),
        .I3(\reg_234_reg_n_5_[9] ),
        .O(\select_ln29_1_reg_884[13]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_1_reg_884[13]_i_9 
       (.I0(\reg_234_reg_n_5_[14] ),
        .I1(reg_239[14]),
        .I2(\reg_234_reg_n_5_[15] ),
        .I3(reg_239[15]),
        .O(\select_ln29_1_reg_884[13]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_1_reg_884[1]_i_1 
       (.I0(add_ln26_2_reg_836_pp0_iter2_reg[1]),
        .I1(\select_ln29_1_reg_884_reg[13]_i_3_n_5 ),
        .I2(select_ln29_reg_873[1]),
        .O(select_ln29_1_fu_570_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_1_reg_884[2]_i_1 
       (.I0(add_ln26_2_reg_836_pp0_iter2_reg[2]),
        .I1(\select_ln29_1_reg_884_reg[13]_i_3_n_5 ),
        .I2(select_ln29_reg_873[2]),
        .O(select_ln29_1_fu_570_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_1_reg_884[3]_i_1 
       (.I0(add_ln26_2_reg_836_pp0_iter2_reg[3]),
        .I1(\select_ln29_1_reg_884_reg[13]_i_3_n_5 ),
        .I2(select_ln29_reg_873[3]),
        .O(select_ln29_1_fu_570_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_1_reg_884[4]_i_1 
       (.I0(add_ln26_2_reg_836_pp0_iter2_reg[4]),
        .I1(\select_ln29_1_reg_884_reg[13]_i_3_n_5 ),
        .I2(select_ln29_reg_873[4]),
        .O(select_ln29_1_fu_570_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_1_reg_884[5]_i_1 
       (.I0(add_ln26_2_reg_836_pp0_iter2_reg[5]),
        .I1(\select_ln29_1_reg_884_reg[13]_i_3_n_5 ),
        .I2(select_ln29_reg_873[5]),
        .O(select_ln29_1_fu_570_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_1_reg_884[6]_i_1 
       (.I0(add_ln26_2_reg_836_pp0_iter2_reg[6]),
        .I1(\select_ln29_1_reg_884_reg[13]_i_3_n_5 ),
        .I2(select_ln29_reg_873[6]),
        .O(select_ln29_1_fu_570_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_1_reg_884[7]_i_1 
       (.I0(add_ln26_2_reg_836_pp0_iter2_reg[7]),
        .I1(\select_ln29_1_reg_884_reg[13]_i_3_n_5 ),
        .I2(select_ln29_reg_873[7]),
        .O(select_ln29_1_fu_570_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_1_reg_884[8]_i_1 
       (.I0(add_ln26_2_reg_836_pp0_iter2_reg[8]),
        .I1(\select_ln29_1_reg_884_reg[13]_i_3_n_5 ),
        .I2(select_ln29_reg_873[8]),
        .O(select_ln29_1_fu_570_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_1_reg_884[9]_i_1 
       (.I0(add_ln26_2_reg_836_pp0_iter2_reg[9]),
        .I1(\select_ln29_1_reg_884_reg[13]_i_3_n_5 ),
        .I2(select_ln29_reg_873[9]),
        .O(select_ln29_1_fu_570_p3[9]));
  FDRE \select_ln29_1_reg_884_reg[0] 
       (.C(ap_clk),
        .CE(select_ln29_1_reg_8840),
        .D(select_ln29_1_fu_570_p3[0]),
        .Q(select_ln29_1_reg_884[0]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_884_reg[10] 
       (.C(ap_clk),
        .CE(select_ln29_1_reg_8840),
        .D(select_ln29_1_fu_570_p3[10]),
        .Q(select_ln29_1_reg_884[10]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_884_reg[11] 
       (.C(ap_clk),
        .CE(select_ln29_1_reg_8840),
        .D(select_ln29_1_fu_570_p3[11]),
        .Q(select_ln29_1_reg_884[11]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_884_reg[12] 
       (.C(ap_clk),
        .CE(select_ln29_1_reg_8840),
        .D(select_ln29_1_fu_570_p3[12]),
        .Q(select_ln29_1_reg_884[12]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_884_reg[13] 
       (.C(ap_clk),
        .CE(select_ln29_1_reg_8840),
        .D(select_ln29_1_fu_570_p3[13]),
        .Q(select_ln29_1_reg_884[13]),
        .R(1'b0));
  CARRY4 \select_ln29_1_reg_884_reg[13]_i_3 
       (.CI(\select_ln29_1_reg_884_reg[13]_i_4_n_5 ),
        .CO({\select_ln29_1_reg_884_reg[13]_i_3_n_5 ,\select_ln29_1_reg_884_reg[13]_i_3_n_6 ,\select_ln29_1_reg_884_reg[13]_i_3_n_7 ,\select_ln29_1_reg_884_reg[13]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({\select_ln29_1_reg_884[13]_i_5_n_5 ,\select_ln29_1_reg_884[13]_i_6_n_5 ,\select_ln29_1_reg_884[13]_i_7_n_5 ,\select_ln29_1_reg_884[13]_i_8_n_5 }),
        .O(\NLW_select_ln29_1_reg_884_reg[13]_i_3_O_UNCONNECTED [3:0]),
        .S({\select_ln29_1_reg_884[13]_i_9_n_5 ,\select_ln29_1_reg_884[13]_i_10_n_5 ,\select_ln29_1_reg_884[13]_i_11_n_5 ,\select_ln29_1_reg_884[13]_i_12_n_5 }));
  CARRY4 \select_ln29_1_reg_884_reg[13]_i_4 
       (.CI(1'b0),
        .CO({\select_ln29_1_reg_884_reg[13]_i_4_n_5 ,\select_ln29_1_reg_884_reg[13]_i_4_n_6 ,\select_ln29_1_reg_884_reg[13]_i_4_n_7 ,\select_ln29_1_reg_884_reg[13]_i_4_n_8 }),
        .CYINIT(1'b0),
        .DI({\select_ln29_1_reg_884[13]_i_13_n_5 ,\select_ln29_1_reg_884[13]_i_14_n_5 ,\select_ln29_1_reg_884[13]_i_15_n_5 ,\select_ln29_1_reg_884[13]_i_16_n_5 }),
        .O(\NLW_select_ln29_1_reg_884_reg[13]_i_4_O_UNCONNECTED [3:0]),
        .S({\select_ln29_1_reg_884[13]_i_17_n_5 ,\select_ln29_1_reg_884[13]_i_18_n_5 ,\select_ln29_1_reg_884[13]_i_19_n_5 ,\select_ln29_1_reg_884[13]_i_20_n_5 }));
  FDRE \select_ln29_1_reg_884_reg[1] 
       (.C(ap_clk),
        .CE(select_ln29_1_reg_8840),
        .D(select_ln29_1_fu_570_p3[1]),
        .Q(select_ln29_1_reg_884[1]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_884_reg[2] 
       (.C(ap_clk),
        .CE(select_ln29_1_reg_8840),
        .D(select_ln29_1_fu_570_p3[2]),
        .Q(select_ln29_1_reg_884[2]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_884_reg[3] 
       (.C(ap_clk),
        .CE(select_ln29_1_reg_8840),
        .D(select_ln29_1_fu_570_p3[3]),
        .Q(select_ln29_1_reg_884[3]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_884_reg[4] 
       (.C(ap_clk),
        .CE(select_ln29_1_reg_8840),
        .D(select_ln29_1_fu_570_p3[4]),
        .Q(select_ln29_1_reg_884[4]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_884_reg[5] 
       (.C(ap_clk),
        .CE(select_ln29_1_reg_8840),
        .D(select_ln29_1_fu_570_p3[5]),
        .Q(select_ln29_1_reg_884[5]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_884_reg[6] 
       (.C(ap_clk),
        .CE(select_ln29_1_reg_8840),
        .D(select_ln29_1_fu_570_p3[6]),
        .Q(select_ln29_1_reg_884[6]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_884_reg[7] 
       (.C(ap_clk),
        .CE(select_ln29_1_reg_8840),
        .D(select_ln29_1_fu_570_p3[7]),
        .Q(select_ln29_1_reg_884[7]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_884_reg[8] 
       (.C(ap_clk),
        .CE(select_ln29_1_reg_8840),
        .D(select_ln29_1_fu_570_p3[8]),
        .Q(select_ln29_1_reg_884[8]),
        .R(1'b0));
  FDRE \select_ln29_1_reg_884_reg[9] 
       (.C(ap_clk),
        .CE(select_ln29_1_reg_8840),
        .D(select_ln29_1_fu_570_p3[9]),
        .Q(select_ln29_1_reg_884[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_2_reg_922[0]_i_1 
       (.I0(add_ln26_3_reg_842_pp0_iter3_reg[0]),
        .I1(\select_ln29_2_reg_922_reg[13]_i_3_n_5 ),
        .I2(select_ln29_1_reg_884[0]),
        .O(select_ln29_2_fu_615_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_2_reg_922[10]_i_1 
       (.I0(add_ln26_3_reg_842_pp0_iter3_reg[10]),
        .I1(\select_ln29_2_reg_922_reg[13]_i_3_n_5 ),
        .I2(select_ln29_1_reg_884[10]),
        .O(select_ln29_2_fu_615_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_2_reg_922[11]_i_1 
       (.I0(add_ln26_3_reg_842_pp0_iter3_reg[11]),
        .I1(\select_ln29_2_reg_922_reg[13]_i_3_n_5 ),
        .I2(select_ln29_1_reg_884[11]),
        .O(select_ln29_2_fu_615_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_2_reg_922[12]_i_1 
       (.I0(add_ln26_3_reg_842_pp0_iter3_reg[12]),
        .I1(\select_ln29_2_reg_922_reg[13]_i_3_n_5 ),
        .I2(select_ln29_1_reg_884[12]),
        .O(select_ln29_2_fu_615_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln29_2_reg_922[13]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln19_reg_729_pp0_iter3_reg_reg_n_5_[0] ),
        .O(mul_ln34_1_reg_9160));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_2_reg_922[13]_i_10 
       (.I0(input_load_4_reg_906[13]),
        .I1(reg_239[13]),
        .I2(input_load_4_reg_906[12]),
        .I3(reg_239[12]),
        .O(\select_ln29_2_reg_922[13]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_2_reg_922[13]_i_11 
       (.I0(input_load_4_reg_906[11]),
        .I1(reg_239[11]),
        .I2(input_load_4_reg_906[10]),
        .I3(reg_239[10]),
        .O(\select_ln29_2_reg_922[13]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_2_reg_922[13]_i_12 
       (.I0(input_load_4_reg_906[9]),
        .I1(reg_239[9]),
        .I2(input_load_4_reg_906[8]),
        .I3(reg_239[8]),
        .O(\select_ln29_2_reg_922[13]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln29_2_reg_922[13]_i_13 
       (.I0(reg_239[7]),
        .I1(input_load_4_reg_906[7]),
        .I2(reg_239[6]),
        .I3(input_load_4_reg_906[6]),
        .O(\select_ln29_2_reg_922[13]_i_13_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln29_2_reg_922[13]_i_14 
       (.I0(reg_239[5]),
        .I1(input_load_4_reg_906[5]),
        .I2(reg_239[4]),
        .I3(input_load_4_reg_906[4]),
        .O(\select_ln29_2_reg_922[13]_i_14_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln29_2_reg_922[13]_i_15 
       (.I0(reg_239[3]),
        .I1(input_load_4_reg_906[3]),
        .I2(reg_239[2]),
        .I3(input_load_4_reg_906[2]),
        .O(\select_ln29_2_reg_922[13]_i_15_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln29_2_reg_922[13]_i_16 
       (.I0(reg_239[1]),
        .I1(input_load_4_reg_906[1]),
        .I2(reg_239[0]),
        .I3(input_load_4_reg_906[0]),
        .O(\select_ln29_2_reg_922[13]_i_16_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_2_reg_922[13]_i_17 
       (.I0(input_load_4_reg_906[7]),
        .I1(reg_239[7]),
        .I2(input_load_4_reg_906[6]),
        .I3(reg_239[6]),
        .O(\select_ln29_2_reg_922[13]_i_17_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_2_reg_922[13]_i_18 
       (.I0(input_load_4_reg_906[5]),
        .I1(reg_239[5]),
        .I2(input_load_4_reg_906[4]),
        .I3(reg_239[4]),
        .O(\select_ln29_2_reg_922[13]_i_18_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_2_reg_922[13]_i_19 
       (.I0(input_load_4_reg_906[3]),
        .I1(reg_239[3]),
        .I2(input_load_4_reg_906[2]),
        .I3(reg_239[2]),
        .O(\select_ln29_2_reg_922[13]_i_19_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_2_reg_922[13]_i_2 
       (.I0(add_ln26_3_reg_842_pp0_iter3_reg[13]),
        .I1(\select_ln29_2_reg_922_reg[13]_i_3_n_5 ),
        .I2(select_ln29_1_reg_884[13]),
        .O(select_ln29_2_fu_615_p3[13]));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_2_reg_922[13]_i_20 
       (.I0(input_load_4_reg_906[1]),
        .I1(reg_239[1]),
        .I2(input_load_4_reg_906[0]),
        .I3(reg_239[0]),
        .O(\select_ln29_2_reg_922[13]_i_20_n_5 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \select_ln29_2_reg_922[13]_i_5 
       (.I0(reg_239[15]),
        .I1(input_load_4_reg_906[15]),
        .I2(reg_239[14]),
        .I3(input_load_4_reg_906[14]),
        .O(\select_ln29_2_reg_922[13]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln29_2_reg_922[13]_i_6 
       (.I0(reg_239[13]),
        .I1(input_load_4_reg_906[13]),
        .I2(reg_239[12]),
        .I3(input_load_4_reg_906[12]),
        .O(\select_ln29_2_reg_922[13]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln29_2_reg_922[13]_i_7 
       (.I0(reg_239[11]),
        .I1(input_load_4_reg_906[11]),
        .I2(reg_239[10]),
        .I3(input_load_4_reg_906[10]),
        .O(\select_ln29_2_reg_922[13]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln29_2_reg_922[13]_i_8 
       (.I0(reg_239[9]),
        .I1(input_load_4_reg_906[9]),
        .I2(reg_239[8]),
        .I3(input_load_4_reg_906[8]),
        .O(\select_ln29_2_reg_922[13]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_2_reg_922[13]_i_9 
       (.I0(input_load_4_reg_906[15]),
        .I1(reg_239[15]),
        .I2(input_load_4_reg_906[14]),
        .I3(reg_239[14]),
        .O(\select_ln29_2_reg_922[13]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_2_reg_922[1]_i_1 
       (.I0(add_ln26_3_reg_842_pp0_iter3_reg[1]),
        .I1(\select_ln29_2_reg_922_reg[13]_i_3_n_5 ),
        .I2(select_ln29_1_reg_884[1]),
        .O(select_ln29_2_fu_615_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_2_reg_922[2]_i_1 
       (.I0(add_ln26_3_reg_842_pp0_iter3_reg[2]),
        .I1(\select_ln29_2_reg_922_reg[13]_i_3_n_5 ),
        .I2(select_ln29_1_reg_884[2]),
        .O(select_ln29_2_fu_615_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_2_reg_922[3]_i_1 
       (.I0(add_ln26_3_reg_842_pp0_iter3_reg[3]),
        .I1(\select_ln29_2_reg_922_reg[13]_i_3_n_5 ),
        .I2(select_ln29_1_reg_884[3]),
        .O(select_ln29_2_fu_615_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_2_reg_922[4]_i_1 
       (.I0(add_ln26_3_reg_842_pp0_iter3_reg[4]),
        .I1(\select_ln29_2_reg_922_reg[13]_i_3_n_5 ),
        .I2(select_ln29_1_reg_884[4]),
        .O(select_ln29_2_fu_615_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_2_reg_922[5]_i_1 
       (.I0(add_ln26_3_reg_842_pp0_iter3_reg[5]),
        .I1(\select_ln29_2_reg_922_reg[13]_i_3_n_5 ),
        .I2(select_ln29_1_reg_884[5]),
        .O(select_ln29_2_fu_615_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_2_reg_922[6]_i_1 
       (.I0(add_ln26_3_reg_842_pp0_iter3_reg[6]),
        .I1(\select_ln29_2_reg_922_reg[13]_i_3_n_5 ),
        .I2(select_ln29_1_reg_884[6]),
        .O(select_ln29_2_fu_615_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_2_reg_922[7]_i_1 
       (.I0(add_ln26_3_reg_842_pp0_iter3_reg[7]),
        .I1(\select_ln29_2_reg_922_reg[13]_i_3_n_5 ),
        .I2(select_ln29_1_reg_884[7]),
        .O(select_ln29_2_fu_615_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_2_reg_922[8]_i_1 
       (.I0(add_ln26_3_reg_842_pp0_iter3_reg[8]),
        .I1(\select_ln29_2_reg_922_reg[13]_i_3_n_5 ),
        .I2(select_ln29_1_reg_884[8]),
        .O(select_ln29_2_fu_615_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_2_reg_922[9]_i_1 
       (.I0(add_ln26_3_reg_842_pp0_iter3_reg[9]),
        .I1(\select_ln29_2_reg_922_reg[13]_i_3_n_5 ),
        .I2(select_ln29_1_reg_884[9]),
        .O(select_ln29_2_fu_615_p3[9]));
  FDRE \select_ln29_2_reg_922_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln34_1_reg_9160),
        .D(select_ln29_2_fu_615_p3[0]),
        .Q(select_ln29_2_reg_922[0]),
        .R(1'b0));
  FDRE \select_ln29_2_reg_922_reg[10] 
       (.C(ap_clk),
        .CE(mul_ln34_1_reg_9160),
        .D(select_ln29_2_fu_615_p3[10]),
        .Q(select_ln29_2_reg_922[10]),
        .R(1'b0));
  FDRE \select_ln29_2_reg_922_reg[11] 
       (.C(ap_clk),
        .CE(mul_ln34_1_reg_9160),
        .D(select_ln29_2_fu_615_p3[11]),
        .Q(select_ln29_2_reg_922[11]),
        .R(1'b0));
  FDRE \select_ln29_2_reg_922_reg[12] 
       (.C(ap_clk),
        .CE(mul_ln34_1_reg_9160),
        .D(select_ln29_2_fu_615_p3[12]),
        .Q(select_ln29_2_reg_922[12]),
        .R(1'b0));
  FDRE \select_ln29_2_reg_922_reg[13] 
       (.C(ap_clk),
        .CE(mul_ln34_1_reg_9160),
        .D(select_ln29_2_fu_615_p3[13]),
        .Q(select_ln29_2_reg_922[13]),
        .R(1'b0));
  CARRY4 \select_ln29_2_reg_922_reg[13]_i_3 
       (.CI(\select_ln29_2_reg_922_reg[13]_i_4_n_5 ),
        .CO({\select_ln29_2_reg_922_reg[13]_i_3_n_5 ,\select_ln29_2_reg_922_reg[13]_i_3_n_6 ,\select_ln29_2_reg_922_reg[13]_i_3_n_7 ,\select_ln29_2_reg_922_reg[13]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({\select_ln29_2_reg_922[13]_i_5_n_5 ,\select_ln29_2_reg_922[13]_i_6_n_5 ,\select_ln29_2_reg_922[13]_i_7_n_5 ,\select_ln29_2_reg_922[13]_i_8_n_5 }),
        .O(\NLW_select_ln29_2_reg_922_reg[13]_i_3_O_UNCONNECTED [3:0]),
        .S({\select_ln29_2_reg_922[13]_i_9_n_5 ,\select_ln29_2_reg_922[13]_i_10_n_5 ,\select_ln29_2_reg_922[13]_i_11_n_5 ,\select_ln29_2_reg_922[13]_i_12_n_5 }));
  CARRY4 \select_ln29_2_reg_922_reg[13]_i_4 
       (.CI(1'b0),
        .CO({\select_ln29_2_reg_922_reg[13]_i_4_n_5 ,\select_ln29_2_reg_922_reg[13]_i_4_n_6 ,\select_ln29_2_reg_922_reg[13]_i_4_n_7 ,\select_ln29_2_reg_922_reg[13]_i_4_n_8 }),
        .CYINIT(1'b0),
        .DI({\select_ln29_2_reg_922[13]_i_13_n_5 ,\select_ln29_2_reg_922[13]_i_14_n_5 ,\select_ln29_2_reg_922[13]_i_15_n_5 ,\select_ln29_2_reg_922[13]_i_16_n_5 }),
        .O(\NLW_select_ln29_2_reg_922_reg[13]_i_4_O_UNCONNECTED [3:0]),
        .S({\select_ln29_2_reg_922[13]_i_17_n_5 ,\select_ln29_2_reg_922[13]_i_18_n_5 ,\select_ln29_2_reg_922[13]_i_19_n_5 ,\select_ln29_2_reg_922[13]_i_20_n_5 }));
  FDRE \select_ln29_2_reg_922_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln34_1_reg_9160),
        .D(select_ln29_2_fu_615_p3[1]),
        .Q(select_ln29_2_reg_922[1]),
        .R(1'b0));
  FDRE \select_ln29_2_reg_922_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln34_1_reg_9160),
        .D(select_ln29_2_fu_615_p3[2]),
        .Q(select_ln29_2_reg_922[2]),
        .R(1'b0));
  FDRE \select_ln29_2_reg_922_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln34_1_reg_9160),
        .D(select_ln29_2_fu_615_p3[3]),
        .Q(select_ln29_2_reg_922[3]),
        .R(1'b0));
  FDRE \select_ln29_2_reg_922_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln34_1_reg_9160),
        .D(select_ln29_2_fu_615_p3[4]),
        .Q(select_ln29_2_reg_922[4]),
        .R(1'b0));
  FDRE \select_ln29_2_reg_922_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln34_1_reg_9160),
        .D(select_ln29_2_fu_615_p3[5]),
        .Q(select_ln29_2_reg_922[5]),
        .R(1'b0));
  FDRE \select_ln29_2_reg_922_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln34_1_reg_9160),
        .D(select_ln29_2_fu_615_p3[6]),
        .Q(select_ln29_2_reg_922[6]),
        .R(1'b0));
  FDRE \select_ln29_2_reg_922_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln34_1_reg_9160),
        .D(select_ln29_2_fu_615_p3[7]),
        .Q(select_ln29_2_reg_922[7]),
        .R(1'b0));
  FDRE \select_ln29_2_reg_922_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln34_1_reg_9160),
        .D(select_ln29_2_fu_615_p3[8]),
        .Q(select_ln29_2_reg_922[8]),
        .R(1'b0));
  FDRE \select_ln29_2_reg_922_reg[9] 
       (.C(ap_clk),
        .CE(mul_ln34_1_reg_9160),
        .D(select_ln29_2_fu_615_p3[9]),
        .Q(select_ln29_2_reg_922[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_reg_873[0]_i_1 
       (.I0(add_ln26_1_reg_830_reg_n_110),
        .I1(\select_ln29_reg_873_reg[13]_i_3_n_5 ),
        .I2(add_ln26_reg_824_reg_n_110),
        .O(select_ln29_fu_554_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_reg_873[10]_i_1 
       (.I0(add_ln26_1_reg_830_reg_n_100),
        .I1(\select_ln29_reg_873_reg[13]_i_3_n_5 ),
        .I2(add_ln26_reg_824_reg_n_100),
        .O(select_ln29_fu_554_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_reg_873[11]_i_1 
       (.I0(add_ln26_1_reg_830_reg_n_99),
        .I1(\select_ln29_reg_873_reg[13]_i_3_n_5 ),
        .I2(add_ln26_reg_824_reg_n_99),
        .O(select_ln29_fu_554_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_reg_873[12]_i_1 
       (.I0(add_ln26_1_reg_830_reg_n_98),
        .I1(\select_ln29_reg_873_reg[13]_i_3_n_5 ),
        .I2(add_ln26_reg_824_reg_n_98),
        .O(select_ln29_fu_554_p3[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln29_reg_873[13]_i_1 
       (.I0(\ap_CS_fsm_reg[5]_0 ),
        .I1(\icmp_ln19_reg_729_pp0_iter1_reg_reg_n_5_[0] ),
        .O(select_ln29_reg_8730));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_reg_873[13]_i_10 
       (.I0(\reg_234_reg_n_5_[12] ),
        .I1(reg_239[12]),
        .I2(reg_239[13]),
        .I3(\reg_234_reg_n_5_[13] ),
        .O(\select_ln29_reg_873[13]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_reg_873[13]_i_11 
       (.I0(\reg_234_reg_n_5_[10] ),
        .I1(reg_239[10]),
        .I2(reg_239[11]),
        .I3(\reg_234_reg_n_5_[11] ),
        .O(\select_ln29_reg_873[13]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_reg_873[13]_i_12 
       (.I0(\reg_234_reg_n_5_[8] ),
        .I1(reg_239[8]),
        .I2(reg_239[9]),
        .I3(\reg_234_reg_n_5_[9] ),
        .O(\select_ln29_reg_873[13]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln29_reg_873[13]_i_13 
       (.I0(reg_239[6]),
        .I1(\reg_234_reg_n_5_[6] ),
        .I2(\reg_234_reg_n_5_[7] ),
        .I3(reg_239[7]),
        .O(\select_ln29_reg_873[13]_i_13_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln29_reg_873[13]_i_14 
       (.I0(reg_239[4]),
        .I1(\reg_234_reg_n_5_[4] ),
        .I2(\reg_234_reg_n_5_[5] ),
        .I3(reg_239[5]),
        .O(\select_ln29_reg_873[13]_i_14_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln29_reg_873[13]_i_15 
       (.I0(reg_239[2]),
        .I1(\reg_234_reg_n_5_[2] ),
        .I2(\reg_234_reg_n_5_[3] ),
        .I3(reg_239[3]),
        .O(\select_ln29_reg_873[13]_i_15_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln29_reg_873[13]_i_16 
       (.I0(reg_239[0]),
        .I1(\reg_234_reg_n_5_[0] ),
        .I2(\reg_234_reg_n_5_[1] ),
        .I3(reg_239[1]),
        .O(\select_ln29_reg_873[13]_i_16_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_reg_873[13]_i_17 
       (.I0(\reg_234_reg_n_5_[6] ),
        .I1(reg_239[6]),
        .I2(reg_239[7]),
        .I3(\reg_234_reg_n_5_[7] ),
        .O(\select_ln29_reg_873[13]_i_17_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_reg_873[13]_i_18 
       (.I0(\reg_234_reg_n_5_[4] ),
        .I1(reg_239[4]),
        .I2(reg_239[5]),
        .I3(\reg_234_reg_n_5_[5] ),
        .O(\select_ln29_reg_873[13]_i_18_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_reg_873[13]_i_19 
       (.I0(\reg_234_reg_n_5_[2] ),
        .I1(reg_239[2]),
        .I2(reg_239[3]),
        .I3(\reg_234_reg_n_5_[3] ),
        .O(\select_ln29_reg_873[13]_i_19_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_reg_873[13]_i_2 
       (.I0(add_ln26_1_reg_830_reg_n_97),
        .I1(\select_ln29_reg_873_reg[13]_i_3_n_5 ),
        .I2(add_ln26_reg_824_reg_n_97),
        .O(select_ln29_fu_554_p3[13]));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_reg_873[13]_i_20 
       (.I0(\reg_234_reg_n_5_[0] ),
        .I1(reg_239[0]),
        .I2(reg_239[1]),
        .I3(\reg_234_reg_n_5_[1] ),
        .O(\select_ln29_reg_873[13]_i_20_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln29_reg_873[13]_i_5 
       (.I0(reg_239[14]),
        .I1(\reg_234_reg_n_5_[14] ),
        .I2(reg_239[15]),
        .I3(\reg_234_reg_n_5_[15] ),
        .O(\select_ln29_reg_873[13]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln29_reg_873[13]_i_6 
       (.I0(reg_239[12]),
        .I1(\reg_234_reg_n_5_[12] ),
        .I2(\reg_234_reg_n_5_[13] ),
        .I3(reg_239[13]),
        .O(\select_ln29_reg_873[13]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln29_reg_873[13]_i_7 
       (.I0(reg_239[10]),
        .I1(\reg_234_reg_n_5_[10] ),
        .I2(\reg_234_reg_n_5_[11] ),
        .I3(reg_239[11]),
        .O(\select_ln29_reg_873[13]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln29_reg_873[13]_i_8 
       (.I0(reg_239[8]),
        .I1(\reg_234_reg_n_5_[8] ),
        .I2(\reg_234_reg_n_5_[9] ),
        .I3(reg_239[9]),
        .O(\select_ln29_reg_873[13]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_reg_873[13]_i_9 
       (.I0(\reg_234_reg_n_5_[14] ),
        .I1(reg_239[14]),
        .I2(\reg_234_reg_n_5_[15] ),
        .I3(reg_239[15]),
        .O(\select_ln29_reg_873[13]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_reg_873[1]_i_1 
       (.I0(add_ln26_1_reg_830_reg_n_109),
        .I1(\select_ln29_reg_873_reg[13]_i_3_n_5 ),
        .I2(add_ln26_reg_824_reg_n_109),
        .O(select_ln29_fu_554_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_reg_873[2]_i_1 
       (.I0(add_ln26_1_reg_830_reg_n_108),
        .I1(\select_ln29_reg_873_reg[13]_i_3_n_5 ),
        .I2(add_ln26_reg_824_reg_n_108),
        .O(select_ln29_fu_554_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_reg_873[3]_i_1 
       (.I0(add_ln26_1_reg_830_reg_n_107),
        .I1(\select_ln29_reg_873_reg[13]_i_3_n_5 ),
        .I2(add_ln26_reg_824_reg_n_107),
        .O(select_ln29_fu_554_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_reg_873[4]_i_1 
       (.I0(add_ln26_1_reg_830_reg_n_106),
        .I1(\select_ln29_reg_873_reg[13]_i_3_n_5 ),
        .I2(add_ln26_reg_824_reg_n_106),
        .O(select_ln29_fu_554_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_reg_873[5]_i_1 
       (.I0(add_ln26_1_reg_830_reg_n_105),
        .I1(\select_ln29_reg_873_reg[13]_i_3_n_5 ),
        .I2(add_ln26_reg_824_reg_n_105),
        .O(select_ln29_fu_554_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_reg_873[6]_i_1 
       (.I0(add_ln26_1_reg_830_reg_n_104),
        .I1(\select_ln29_reg_873_reg[13]_i_3_n_5 ),
        .I2(add_ln26_reg_824_reg_n_104),
        .O(select_ln29_fu_554_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_reg_873[7]_i_1 
       (.I0(add_ln26_1_reg_830_reg_n_103),
        .I1(\select_ln29_reg_873_reg[13]_i_3_n_5 ),
        .I2(add_ln26_reg_824_reg_n_103),
        .O(select_ln29_fu_554_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_reg_873[8]_i_1 
       (.I0(add_ln26_1_reg_830_reg_n_102),
        .I1(\select_ln29_reg_873_reg[13]_i_3_n_5 ),
        .I2(add_ln26_reg_824_reg_n_102),
        .O(select_ln29_fu_554_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln29_reg_873[9]_i_1 
       (.I0(add_ln26_1_reg_830_reg_n_101),
        .I1(\select_ln29_reg_873_reg[13]_i_3_n_5 ),
        .I2(add_ln26_reg_824_reg_n_101),
        .O(select_ln29_fu_554_p3[9]));
  FDRE \select_ln29_reg_873_reg[0] 
       (.C(ap_clk),
        .CE(select_ln29_reg_8730),
        .D(select_ln29_fu_554_p3[0]),
        .Q(select_ln29_reg_873[0]),
        .R(1'b0));
  FDRE \select_ln29_reg_873_reg[10] 
       (.C(ap_clk),
        .CE(select_ln29_reg_8730),
        .D(select_ln29_fu_554_p3[10]),
        .Q(select_ln29_reg_873[10]),
        .R(1'b0));
  FDRE \select_ln29_reg_873_reg[11] 
       (.C(ap_clk),
        .CE(select_ln29_reg_8730),
        .D(select_ln29_fu_554_p3[11]),
        .Q(select_ln29_reg_873[11]),
        .R(1'b0));
  FDRE \select_ln29_reg_873_reg[12] 
       (.C(ap_clk),
        .CE(select_ln29_reg_8730),
        .D(select_ln29_fu_554_p3[12]),
        .Q(select_ln29_reg_873[12]),
        .R(1'b0));
  FDRE \select_ln29_reg_873_reg[13] 
       (.C(ap_clk),
        .CE(select_ln29_reg_8730),
        .D(select_ln29_fu_554_p3[13]),
        .Q(select_ln29_reg_873[13]),
        .R(1'b0));
  CARRY4 \select_ln29_reg_873_reg[13]_i_3 
       (.CI(\select_ln29_reg_873_reg[13]_i_4_n_5 ),
        .CO({\select_ln29_reg_873_reg[13]_i_3_n_5 ,\select_ln29_reg_873_reg[13]_i_3_n_6 ,\select_ln29_reg_873_reg[13]_i_3_n_7 ,\select_ln29_reg_873_reg[13]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({\select_ln29_reg_873[13]_i_5_n_5 ,\select_ln29_reg_873[13]_i_6_n_5 ,\select_ln29_reg_873[13]_i_7_n_5 ,\select_ln29_reg_873[13]_i_8_n_5 }),
        .O(\NLW_select_ln29_reg_873_reg[13]_i_3_O_UNCONNECTED [3:0]),
        .S({\select_ln29_reg_873[13]_i_9_n_5 ,\select_ln29_reg_873[13]_i_10_n_5 ,\select_ln29_reg_873[13]_i_11_n_5 ,\select_ln29_reg_873[13]_i_12_n_5 }));
  CARRY4 \select_ln29_reg_873_reg[13]_i_4 
       (.CI(1'b0),
        .CO({\select_ln29_reg_873_reg[13]_i_4_n_5 ,\select_ln29_reg_873_reg[13]_i_4_n_6 ,\select_ln29_reg_873_reg[13]_i_4_n_7 ,\select_ln29_reg_873_reg[13]_i_4_n_8 }),
        .CYINIT(1'b0),
        .DI({\select_ln29_reg_873[13]_i_13_n_5 ,\select_ln29_reg_873[13]_i_14_n_5 ,\select_ln29_reg_873[13]_i_15_n_5 ,\select_ln29_reg_873[13]_i_16_n_5 }),
        .O(\NLW_select_ln29_reg_873_reg[13]_i_4_O_UNCONNECTED [3:0]),
        .S({\select_ln29_reg_873[13]_i_17_n_5 ,\select_ln29_reg_873[13]_i_18_n_5 ,\select_ln29_reg_873[13]_i_19_n_5 ,\select_ln29_reg_873[13]_i_20_n_5 }));
  FDRE \select_ln29_reg_873_reg[1] 
       (.C(ap_clk),
        .CE(select_ln29_reg_8730),
        .D(select_ln29_fu_554_p3[1]),
        .Q(select_ln29_reg_873[1]),
        .R(1'b0));
  FDRE \select_ln29_reg_873_reg[2] 
       (.C(ap_clk),
        .CE(select_ln29_reg_8730),
        .D(select_ln29_fu_554_p3[2]),
        .Q(select_ln29_reg_873[2]),
        .R(1'b0));
  FDRE \select_ln29_reg_873_reg[3] 
       (.C(ap_clk),
        .CE(select_ln29_reg_8730),
        .D(select_ln29_fu_554_p3[3]),
        .Q(select_ln29_reg_873[3]),
        .R(1'b0));
  FDRE \select_ln29_reg_873_reg[4] 
       (.C(ap_clk),
        .CE(select_ln29_reg_8730),
        .D(select_ln29_fu_554_p3[4]),
        .Q(select_ln29_reg_873[4]),
        .R(1'b0));
  FDRE \select_ln29_reg_873_reg[5] 
       (.C(ap_clk),
        .CE(select_ln29_reg_8730),
        .D(select_ln29_fu_554_p3[5]),
        .Q(select_ln29_reg_873[5]),
        .R(1'b0));
  FDRE \select_ln29_reg_873_reg[6] 
       (.C(ap_clk),
        .CE(select_ln29_reg_8730),
        .D(select_ln29_fu_554_p3[6]),
        .Q(select_ln29_reg_873[6]),
        .R(1'b0));
  FDRE \select_ln29_reg_873_reg[7] 
       (.C(ap_clk),
        .CE(select_ln29_reg_8730),
        .D(select_ln29_fu_554_p3[7]),
        .Q(select_ln29_reg_873[7]),
        .R(1'b0));
  FDRE \select_ln29_reg_873_reg[8] 
       (.C(ap_clk),
        .CE(select_ln29_reg_8730),
        .D(select_ln29_fu_554_p3[8]),
        .Q(select_ln29_reg_873[8]),
        .R(1'b0));
  FDRE \select_ln29_reg_873_reg[9] 
       (.C(ap_clk),
        .CE(select_ln29_reg_8730),
        .D(select_ln29_fu_554_p3[9]),
        .Q(select_ln29_reg_873[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp4_reg_911_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_max_pooling2d_fix16_fu_506_input_width,1'b1,1'b1,Q[5]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp4_reg_911_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out_d_0_reg_186}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp4_reg_911_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out_h_0_reg_210_pp0_iter1_reg}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp4_reg_911_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp4_reg_911_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_CS_fsm_state2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_CS_fsm_pp0_stage0),
        .CEB2(ap_CS_fsm_pp0_stage0),
        .CEC(ap_CS_fsm_pp0_stage1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_CS_fsm_pp0_stage0),
        .CEP(tmp4_reg_9110),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp4_reg_911_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp4_reg_911_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp4_reg_911_reg_P_UNCONNECTED[47:8],tmp4_reg_911_reg_n_103,tmp4_reg_911_reg_n_104,tmp4_reg_911_reg_n_105,tmp4_reg_911_reg_n_106,tmp4_reg_911_reg_n_107,tmp4_reg_911_reg_n_108,tmp4_reg_911_reg_n_109,tmp4_reg_911_reg_n_110}),
        .PATTERNBDETECT(NLW_tmp4_reg_911_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp4_reg_911_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp4_reg_911_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp4_reg_911_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h04)) 
    tmp4_reg_911_reg_i_1
       (.I0(icmp_ln21_reg_740_pp0_iter2_reg),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(select_ln20_5_reg_775_pp0_iter2_reg),
        .O(tmp4_reg_9110));
  FDRE tmp_0_0_fu_378_p2
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1980),
        .D(select_ln21_reg_819[3]),
        .Q(tmp_0_0_fu_378_p2_n_5),
        .R(\indvar_flatten_reg_198[7]_i_1_n_5 ));
  FDRE tmp_0_0_fu_378_p2__0
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1980),
        .D(select_ln21_reg_819[2]),
        .Q(tmp_0_0_fu_378_p2__0_n_5),
        .R(\indvar_flatten_reg_198[7]_i_1_n_5 ));
  FDRE tmp_0_0_fu_378_p2__1
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1980),
        .D(select_ln21_reg_819[1]),
        .Q(tmp_0_0_fu_378_p2__1_n_5),
        .R(\indvar_flatten_reg_198[7]_i_1_n_5 ));
  FDRE tmp_0_0_fu_378_p2__2
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1980),
        .D(select_ln21_reg_819[0]),
        .Q(tmp_0_0_fu_378_p2__2_n_5),
        .R(\indvar_flatten_reg_198[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zext_ln26_reg_690[1]_i_1 
       (.I0(Q[5]),
        .I1(ap_CS_fsm_state2),
        .I2(zext_ln26_reg_690_reg[1]),
        .O(\zext_ln26_reg_690[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \zext_ln26_reg_690[4]_i_1 
       (.I0(Q[5]),
        .I1(ap_CS_fsm_state2),
        .I2(zext_ln26_reg_690_reg[4]),
        .O(\zext_ln26_reg_690[4]_i_1_n_5 ));
  FDRE \zext_ln26_reg_690_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln26_reg_690[1]_i_1_n_5 ),
        .Q(zext_ln26_reg_690_reg[1]),
        .R(1'b0));
  FDRE \zext_ln26_reg_690_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln26_reg_690[4]_i_1_n_5 ),
        .Q(zext_ln26_reg_690_reg[4]),
        .R(1'b0));
endmodule

(* C_S_AXI_AXILITES_ADDR_WIDTH = "5" *) (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_pp1_stage0 = "45'b000010000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp2_stage0 = "45'b001000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state1 = "45'b000000000000000000000000000000000000000000001" *) (* ap_ST_fsm_state10 = "45'b000000000000000000000000000000000001000000000" *) 
(* ap_ST_fsm_state11 = "45'b000000000000000000000000000000000010000000000" *) (* ap_ST_fsm_state12 = "45'b000000000000000000000000000000000100000000000" *) (* ap_ST_fsm_state13 = "45'b000000000000000000000000000000001000000000000" *) 
(* ap_ST_fsm_state14 = "45'b000000000000000000000000000000010000000000000" *) (* ap_ST_fsm_state15 = "45'b000000000000000000000000000000100000000000000" *) (* ap_ST_fsm_state16 = "45'b000000000000000000000000000001000000000000000" *) 
(* ap_ST_fsm_state17 = "45'b000000000000000000000000000010000000000000000" *) (* ap_ST_fsm_state18 = "45'b000000000000000000000000000100000000000000000" *) (* ap_ST_fsm_state19 = "45'b000000000000000000000000001000000000000000000" *) 
(* ap_ST_fsm_state2 = "45'b000000000000000000000000000000000000000000010" *) (* ap_ST_fsm_state20 = "45'b000000000000000000000000010000000000000000000" *) (* ap_ST_fsm_state21 = "45'b000000000000000000000000100000000000000000000" *) 
(* ap_ST_fsm_state22 = "45'b000000000000000000000001000000000000000000000" *) (* ap_ST_fsm_state23 = "45'b000000000000000000000010000000000000000000000" *) (* ap_ST_fsm_state24 = "45'b000000000000000000000100000000000000000000000" *) 
(* ap_ST_fsm_state25 = "45'b000000000000000000001000000000000000000000000" *) (* ap_ST_fsm_state26 = "45'b000000000000000000010000000000000000000000000" *) (* ap_ST_fsm_state27 = "45'b000000000000000000100000000000000000000000000" *) 
(* ap_ST_fsm_state28 = "45'b000000000000000001000000000000000000000000000" *) (* ap_ST_fsm_state29 = "45'b000000000000000010000000000000000000000000000" *) (* ap_ST_fsm_state3 = "45'b000000000000000000000000000000000000000000100" *) 
(* ap_ST_fsm_state30 = "45'b000000000000000100000000000000000000000000000" *) (* ap_ST_fsm_state31 = "45'b000000000000001000000000000000000000000000000" *) (* ap_ST_fsm_state32 = "45'b000000000000010000000000000000000000000000000" *) 
(* ap_ST_fsm_state33 = "45'b000000000000100000000000000000000000000000000" *) (* ap_ST_fsm_state34 = "45'b000000000001000000000000000000000000000000000" *) (* ap_ST_fsm_state35 = "45'b000000000010000000000000000000000000000000000" *) 
(* ap_ST_fsm_state36 = "45'b000000000100000000000000000000000000000000000" *) (* ap_ST_fsm_state37 = "45'b000000001000000000000000000000000000000000000" *) (* ap_ST_fsm_state38 = "45'b000000010000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state39 = "45'b000000100000000000000000000000000000000000000" *) (* ap_ST_fsm_state4 = "45'b000000000000000000000000000000000000000001000" *) (* ap_ST_fsm_state40 = "45'b000001000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state44 = "45'b000100000000000000000000000000000000000000000" *) (* ap_ST_fsm_state48 = "45'b010000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state49 = "45'b100000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state5 = "45'b000000000000000000000000000000000000000010000" *) (* ap_ST_fsm_state6 = "45'b000000000000000000000000000000000000000100000" *) (* ap_ST_fsm_state7 = "45'b000000000000000000000000000000000000001000000" *) 
(* ap_ST_fsm_state8 = "45'b000000000000000000000000000000000000010000000" *) (* ap_ST_fsm_state9 = "45'b000000000000000000000000000000000000100000000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network
   (ap_clk,
    ap_rst_n,
    input_data_TDATA,
    input_data_TVALID,
    input_data_TREADY,
    input_data_TKEEP,
    input_data_TSTRB,
    input_data_TUSER,
    input_data_TLAST,
    input_data_TID,
    input_data_TDEST,
    output_data_TDATA,
    output_data_TVALID,
    output_data_TREADY,
    output_data_TKEEP,
    output_data_TSTRB,
    output_data_TUSER,
    output_data_TLAST,
    output_data_TID,
    output_data_TDEST,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  input [15:0]input_data_TDATA;
  input input_data_TVALID;
  output input_data_TREADY;
  input [1:0]input_data_TKEEP;
  input [1:0]input_data_TSTRB;
  input [0:0]input_data_TUSER;
  input [0:0]input_data_TLAST;
  input [0:0]input_data_TID;
  input [0:0]input_data_TDEST;
  output [15:0]output_data_TDATA;
  output output_data_TVALID;
  input output_data_TREADY;
  output [1:0]output_data_TKEEP;
  output [1:0]output_data_TSTRB;
  output [0:0]output_data_TUSER;
  output [0:0]output_data_TLAST;
  output [0:0]output_data_TID;
  output [0:0]output_data_TDEST;
  input s_axi_AXILiteS_AWVALID;
  output s_axi_AXILiteS_AWREADY;
  input [4:0]s_axi_AXILiteS_AWADDR;
  input s_axi_AXILiteS_WVALID;
  output s_axi_AXILiteS_WREADY;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_ARVALID;
  output s_axi_AXILiteS_ARREADY;
  input [4:0]s_axi_AXILiteS_ARADDR;
  output s_axi_AXILiteS_RVALID;
  input s_axi_AXILiteS_RREADY;
  output [31:0]s_axi_AXILiteS_RDATA;
  output [1:0]s_axi_AXILiteS_RRESP;
  output s_axi_AXILiteS_BVALID;
  input s_axi_AXILiteS_BREADY;
  output [1:0]s_axi_AXILiteS_BRESP;
  output interrupt;

  wire \<const0> ;
  wire MemBank_A_U_n_10;
  wire MemBank_A_U_n_11;
  wire MemBank_A_U_n_6;
  wire MemBank_A_U_n_7;
  wire MemBank_A_U_n_8;
  wire MemBank_A_U_n_9;
  wire [15:0]MemBank_A_q0;
  wire MemBank_B_U_n_53;
  wire MemBank_B_U_n_54;
  wire MemBank_B_U_n_55;
  wire MemBank_B_U_n_56;
  wire MemBank_B_U_n_57;
  wire MemBank_B_U_n_58;
  wire MemBank_B_U_n_59;
  wire MemBank_B_U_n_60;
  wire [13:0]MemBank_B_address1;
  wire MemBank_B_ce1;
  wire [15:0]MemBank_B_load_reg_691;
  wire MemBank_B_load_reg_6910;
  wire [15:0]MemBank_B_q0;
  wire [15:0]MemBank_B_q1;
  wire MemBank_Out_U_n_21;
  wire [15:0]MemBank_Out_q0;
  wire SeparableConv2D_1_w_s_ce0;
  wire SeparableConv2D_1_w_s_ce1;
  wire [14:0]SeparableConv2D_1_w_s_q0;
  wire [14:0]SeparableConv2D_1_w_s_q1;
  wire SeparableConv2D_2_w_s_ce0;
  wire SeparableConv2D_2_w_s_ce1;
  wire [14:0]SeparableConv2D_2_w_s_q0;
  wire [14:0]SeparableConv2D_2_w_s_q1;
  wire SeparableConv2D_3_w_s_ce0;
  wire SeparableConv2D_3_w_s_ce1;
  wire SeparableConv2D_4_w_s_ce0;
  wire SeparableConv2D_4_w_s_ce1;
  wire \ap_CS_fsm[40]_i_2_n_5 ;
  wire \ap_CS_fsm[41]_i_1_n_5 ;
  wire \ap_CS_fsm[42]_i_2_n_5 ;
  wire \ap_CS_fsm[43]_i_2_n_5 ;
  wire \ap_CS_fsm[43]_i_3_n_5 ;
  wire \ap_CS_fsm[43]_i_4_n_5 ;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage4;
  wire ap_CS_fsm_pp1_stage0;
  wire ap_CS_fsm_pp2_stage0;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire \ap_CS_fsm_reg_n_5_[10] ;
  wire \ap_CS_fsm_reg_n_5_[12] ;
  wire \ap_CS_fsm_reg_n_5_[16] ;
  wire \ap_CS_fsm_reg_n_5_[18] ;
  wire \ap_CS_fsm_reg_n_5_[1] ;
  wire \ap_CS_fsm_reg_n_5_[20] ;
  wire \ap_CS_fsm_reg_n_5_[23] ;
  wire \ap_CS_fsm_reg_n_5_[24] ;
  wire \ap_CS_fsm_reg_n_5_[26] ;
  wire \ap_CS_fsm_reg_n_5_[28] ;
  wire \ap_CS_fsm_reg_n_5_[2] ;
  wire \ap_CS_fsm_reg_n_5_[31] ;
  wire \ap_CS_fsm_reg_n_5_[32] ;
  wire \ap_CS_fsm_reg_n_5_[34] ;
  wire \ap_CS_fsm_reg_n_5_[36] ;
  wire \ap_CS_fsm_reg_n_5_[39] ;
  wire \ap_CS_fsm_reg_n_5_[43] ;
  wire \ap_CS_fsm_reg_n_5_[44] ;
  wire \ap_CS_fsm_reg_n_5_[8] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state34;
  wire ap_CS_fsm_state36;
  wire ap_CS_fsm_state38;
  wire ap_CS_fsm_state39;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state44;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire [44:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter1_i_1__0_n_5;
  wire ap_enable_reg_pp1_iter1_reg_n_5;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter0_i_1_n_5;
  wire ap_enable_reg_pp2_iter1_i_1_n_5;
  wire ap_enable_reg_pp2_iter1_reg_n_5;
  wire ap_enable_reg_pp2_iter2_i_1_n_5;
  wire ap_enable_reg_pp2_iter2_reg_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [21:3]buffer_reg_1680;
  wire [22:0]buffer_reg_1683;
  wire clear;
  wire grp_depthwise_conv2d_fix_1_fu_450_ap_start_reg;
  wire [10:0]grp_depthwise_conv2d_fix_1_fu_450_input_r_address0;
  wire [9:0]grp_depthwise_conv2d_fix_1_fu_450_input_r_address1;
  wire grp_depthwise_conv2d_fix_1_fu_450_input_r_ce0;
  wire grp_depthwise_conv2d_fix_1_fu_450_input_r_ce1;
  wire [6:0]grp_depthwise_conv2d_fix_1_fu_450_kernel_address0;
  wire [6:0]grp_depthwise_conv2d_fix_1_fu_450_kernel_address1;
  wire [15:0]grp_depthwise_conv2d_fix_1_fu_450_kernel_q0;
  wire [15:0]grp_depthwise_conv2d_fix_1_fu_450_kernel_q1;
  wire grp_depthwise_conv2d_fix_1_fu_450_n_14;
  wire grp_depthwise_conv2d_fix_1_fu_450_n_15;
  wire grp_depthwise_conv2d_fix_1_fu_450_n_16;
  wire grp_depthwise_conv2d_fix_1_fu_450_n_17;
  wire grp_depthwise_conv2d_fix_1_fu_450_n_18;
  wire grp_depthwise_conv2d_fix_1_fu_450_n_19;
  wire grp_depthwise_conv2d_fix_1_fu_450_n_20;
  wire grp_depthwise_conv2d_fix_1_fu_450_n_21;
  wire grp_depthwise_conv2d_fix_1_fu_450_n_22;
  wire grp_depthwise_conv2d_fix_1_fu_450_n_23;
  wire grp_depthwise_conv2d_fix_1_fu_450_n_24;
  wire grp_depthwise_conv2d_fix_1_fu_450_n_25;
  wire grp_depthwise_conv2d_fix_1_fu_450_n_26;
  wire grp_depthwise_conv2d_fix_1_fu_450_n_27;
  wire grp_depthwise_conv2d_fix_1_fu_450_n_28;
  wire grp_depthwise_conv2d_fix_1_fu_450_n_29;
  wire grp_depthwise_conv2d_fix_1_fu_450_n_30;
  wire grp_depthwise_conv2d_fix_1_fu_450_n_33;
  wire grp_depthwise_conv2d_fix_1_fu_450_n_34;
  wire grp_depthwise_conv2d_fix_1_fu_450_n_35;
  wire grp_depthwise_conv2d_fix_1_fu_450_n_36;
  wire grp_depthwise_conv2d_fix_1_fu_450_n_37;
  wire grp_depthwise_conv2d_fix_1_fu_450_n_38;
  wire grp_depthwise_conv2d_fix_1_fu_450_n_39;
  wire grp_depthwise_conv2d_fix_1_fu_450_n_40;
  wire grp_depthwise_conv2d_fix_1_fu_450_n_41;
  wire grp_depthwise_conv2d_fix_1_fu_450_n_42;
  wire grp_depthwise_conv2d_fix_1_fu_450_n_43;
  wire grp_depthwise_conv2d_fix_1_fu_450_n_44;
  wire grp_depthwise_conv2d_fix_1_fu_450_n_45;
  wire grp_depthwise_conv2d_fix_1_fu_450_n_46;
  wire grp_depthwise_conv2d_fix_1_fu_450_n_5;
  wire [10:9]grp_depthwise_conv2d_fix_1_fu_450_output_r_address0;
  wire grp_depthwise_conv2d_fix_2_fu_426_ap_start_reg;
  wire [13:10]grp_depthwise_conv2d_fix_2_fu_426_input_r_address0;
  wire [7:0]grp_depthwise_conv2d_fix_2_fu_426_kernel_address0;
  wire [7:0]grp_depthwise_conv2d_fix_2_fu_426_kernel_address1;
  wire [15:0]grp_depthwise_conv2d_fix_2_fu_426_kernel_q0;
  wire [15:0]grp_depthwise_conv2d_fix_2_fu_426_kernel_q1;
  wire grp_depthwise_conv2d_fix_2_fu_426_n_16;
  wire grp_depthwise_conv2d_fix_2_fu_426_n_17;
  wire grp_depthwise_conv2d_fix_2_fu_426_n_18;
  wire grp_depthwise_conv2d_fix_2_fu_426_n_22;
  wire grp_depthwise_conv2d_fix_2_fu_426_n_23;
  wire grp_depthwise_conv2d_fix_2_fu_426_n_24;
  wire grp_depthwise_conv2d_fix_2_fu_426_n_25;
  wire grp_depthwise_conv2d_fix_2_fu_426_n_26;
  wire grp_depthwise_conv2d_fix_2_fu_426_n_27;
  wire grp_depthwise_conv2d_fix_2_fu_426_n_28;
  wire grp_depthwise_conv2d_fix_2_fu_426_n_29;
  wire grp_depthwise_conv2d_fix_2_fu_426_n_30;
  wire grp_depthwise_conv2d_fix_2_fu_426_n_31;
  wire grp_depthwise_conv2d_fix_2_fu_426_n_32;
  wire grp_depthwise_conv2d_fix_2_fu_426_n_33;
  wire grp_depthwise_conv2d_fix_2_fu_426_n_34;
  wire grp_depthwise_conv2d_fix_2_fu_426_n_35;
  wire grp_depthwise_conv2d_fix_2_fu_426_n_36;
  wire grp_depthwise_conv2d_fix_2_fu_426_n_37;
  wire grp_depthwise_conv2d_fix_2_fu_426_n_38;
  wire grp_depthwise_conv2d_fix_2_fu_426_n_39;
  wire grp_depthwise_conv2d_fix_2_fu_426_n_40;
  wire grp_depthwise_conv2d_fix_2_fu_426_n_41;
  wire grp_depthwise_conv2d_fix_2_fu_426_n_42;
  wire grp_depthwise_conv2d_fix_2_fu_426_n_46;
  wire grp_depthwise_conv2d_fix_2_fu_426_n_59;
  wire grp_depthwise_conv2d_fix_2_fu_426_n_60;
  wire grp_depthwise_conv2d_fix_2_fu_426_n_7;
  wire grp_depthwise_conv2d_fix_2_fu_426_n_9;
  wire [13:0]grp_depthwise_conv2d_fix_2_fu_426_output_r_address0;
  wire [15:0]grp_depthwise_conv2d_fix_2_fu_426_output_r_d0;
  wire grp_depthwise_conv2d_fix_fu_474_ap_start_reg;
  wire [9:0]grp_depthwise_conv2d_fix_fu_474_input_r_address0;
  wire grp_depthwise_conv2d_fix_fu_474_n_11;
  wire grp_depthwise_conv2d_fix_fu_474_n_12;
  wire grp_depthwise_conv2d_fix_fu_474_n_13;
  wire grp_depthwise_conv2d_fix_fu_474_n_14;
  wire grp_depthwise_conv2d_fix_fu_474_n_15;
  wire grp_depthwise_conv2d_fix_fu_474_n_16;
  wire grp_depthwise_conv2d_fix_fu_474_n_17;
  wire grp_depthwise_conv2d_fix_fu_474_n_18;
  wire grp_depthwise_conv2d_fix_fu_474_n_19;
  wire grp_depthwise_conv2d_fix_fu_474_n_20;
  wire grp_depthwise_conv2d_fix_fu_474_n_21;
  wire grp_depthwise_conv2d_fix_fu_474_n_24;
  wire grp_depthwise_conv2d_fix_fu_474_n_36;
  wire grp_depthwise_conv2d_fix_fu_474_n_5;
  wire grp_depthwise_conv2d_fix_fu_474_n_6;
  wire grp_depthwise_conv2d_fix_fu_474_n_7;
  wire grp_depthwise_conv2d_fix_fu_474_n_8;
  wire grp_depthwise_conv2d_fix_fu_474_n_9;
  wire [13:0]grp_depthwise_conv2d_fix_fu_474_output_r_address0;
  wire [15:0]grp_depthwise_conv2d_fix_fu_474_output_r_d0;
  wire grp_max_pooling2d_fix16_fu_506_ap_start_reg;
  wire [0:0]grp_max_pooling2d_fix16_fu_506_input_r_address1;
  wire grp_max_pooling2d_fix16_fu_506_n_12;
  wire grp_max_pooling2d_fix16_fu_506_n_27;
  wire grp_max_pooling2d_fix16_fu_506_n_28;
  wire grp_max_pooling2d_fix16_fu_506_n_29;
  wire grp_max_pooling2d_fix16_fu_506_n_30;
  wire grp_max_pooling2d_fix16_fu_506_n_31;
  wire grp_max_pooling2d_fix16_fu_506_n_32;
  wire grp_max_pooling2d_fix16_fu_506_n_33;
  wire grp_max_pooling2d_fix16_fu_506_n_34;
  wire grp_max_pooling2d_fix16_fu_506_n_35;
  wire grp_max_pooling2d_fix16_fu_506_n_36;
  wire grp_max_pooling2d_fix16_fu_506_n_37;
  wire grp_max_pooling2d_fix16_fu_506_n_38;
  wire grp_max_pooling2d_fix16_fu_506_n_39;
  wire grp_max_pooling2d_fix16_fu_506_n_40;
  wire grp_max_pooling2d_fix16_fu_506_n_41;
  wire grp_max_pooling2d_fix16_fu_506_n_42;
  wire grp_max_pooling2d_fix16_fu_506_n_43;
  wire grp_max_pooling2d_fix16_fu_506_n_44;
  wire grp_max_pooling2d_fix16_fu_506_n_45;
  wire grp_max_pooling2d_fix16_fu_506_n_46;
  wire grp_max_pooling2d_fix16_fu_506_n_47;
  wire grp_max_pooling2d_fix16_fu_506_n_48;
  wire grp_max_pooling2d_fix16_fu_506_n_49;
  wire grp_max_pooling2d_fix16_fu_506_n_50;
  wire grp_max_pooling2d_fix16_fu_506_n_51;
  wire grp_max_pooling2d_fix16_fu_506_n_52;
  wire grp_max_pooling2d_fix16_fu_506_n_53;
  wire grp_max_pooling2d_fix16_fu_506_n_54;
  wire grp_max_pooling2d_fix16_fu_506_n_55;
  wire grp_max_pooling2d_fix16_fu_506_n_56;
  wire grp_max_pooling2d_fix16_fu_506_n_57;
  wire grp_max_pooling2d_fix16_fu_506_n_58;
  wire grp_max_pooling2d_fix16_fu_506_n_59;
  wire grp_max_pooling2d_fix16_fu_506_n_60;
  wire grp_max_pooling2d_fix16_fu_506_n_61;
  wire grp_max_pooling2d_fix16_fu_506_n_62;
  wire grp_max_pooling2d_fix16_fu_506_n_63;
  wire grp_max_pooling2d_fix16_fu_506_n_64;
  wire grp_max_pooling2d_fix16_fu_506_n_65;
  wire grp_max_pooling2d_fix16_fu_506_n_66;
  wire grp_max_pooling2d_fix16_fu_506_n_67;
  wire grp_max_pooling2d_fix16_fu_506_n_68;
  wire grp_max_pooling2d_fix16_fu_506_n_69;
  wire grp_max_pooling2d_fix16_fu_506_n_70;
  wire grp_max_pooling2d_fix16_fu_506_n_71;
  wire [11:10]grp_max_pooling2d_fix16_fu_506_output_r_address0;
  wire grp_max_pooling2d_fix16_fu_506_output_r_ce0;
  wire grp_padding2d_fix16_fu_527_ap_start_reg;
  wire grp_padding2d_fix16_fu_527_ap_start_reg0;
  wire [12:0]grp_padding2d_fix16_fu_527_input_r_address0;
  wire grp_padding2d_fix16_fu_527_n_10;
  wire grp_padding2d_fix16_fu_527_n_11;
  wire grp_padding2d_fix16_fu_527_n_12;
  wire grp_padding2d_fix16_fu_527_n_13;
  wire grp_padding2d_fix16_fu_527_n_14;
  wire grp_padding2d_fix16_fu_527_n_15;
  wire grp_padding2d_fix16_fu_527_n_16;
  wire grp_padding2d_fix16_fu_527_n_17;
  wire grp_padding2d_fix16_fu_527_n_18;
  wire grp_padding2d_fix16_fu_527_n_19;
  wire grp_padding2d_fix16_fu_527_n_20;
  wire grp_padding2d_fix16_fu_527_n_21;
  wire grp_padding2d_fix16_fu_527_n_22;
  wire grp_padding2d_fix16_fu_527_n_34;
  wire grp_padding2d_fix16_fu_527_n_35;
  wire grp_padding2d_fix16_fu_527_n_36;
  wire grp_padding2d_fix16_fu_527_n_5;
  wire grp_padding2d_fix16_fu_527_n_6;
  wire grp_padding2d_fix16_fu_527_n_7;
  wire grp_padding2d_fix16_fu_527_n_8;
  wire grp_padding2d_fix16_fu_527_n_9;
  wire [13:0]grp_padding2d_fix16_fu_527_output_r_address0;
  wire grp_padding2d_fix16_fu_527_output_r_ce0;
  wire grp_padding2d_fix16_fu_527_output_r_we0;
  wire grp_pointwise_conv2d_fix_1_fu_482_ap_start_reg;
  wire [11:0]grp_pointwise_conv2d_fix_1_fu_482_input_r_address0;
  wire grp_pointwise_conv2d_fix_1_fu_482_n_10;
  wire grp_pointwise_conv2d_fix_1_fu_482_n_12;
  wire grp_pointwise_conv2d_fix_1_fu_482_n_25;
  wire grp_pointwise_conv2d_fix_1_fu_482_n_26;
  wire grp_pointwise_conv2d_fix_1_fu_482_n_27;
  wire grp_pointwise_conv2d_fix_1_fu_482_n_28;
  wire grp_pointwise_conv2d_fix_1_fu_482_n_29;
  wire grp_pointwise_conv2d_fix_1_fu_482_n_30;
  wire grp_pointwise_conv2d_fix_1_fu_482_n_41;
  wire grp_pointwise_conv2d_fix_1_fu_482_n_42;
  wire grp_pointwise_conv2d_fix_1_fu_482_n_52;
  wire grp_pointwise_conv2d_fix_1_fu_482_n_53;
  wire grp_pointwise_conv2d_fix_1_fu_482_n_54;
  wire grp_pointwise_conv2d_fix_1_fu_482_n_55;
  wire grp_pointwise_conv2d_fix_1_fu_482_n_56;
  wire grp_pointwise_conv2d_fix_1_fu_482_n_6;
  wire grp_pointwise_conv2d_fix_1_fu_482_n_7;
  wire [13:0]grp_pointwise_conv2d_fix_1_fu_482_output_r_address0;
  wire grp_pointwise_conv2d_fix_1_fu_482_output_r_ce0;
  wire grp_pointwise_conv2d_fix_2_fu_494_ap_start_reg;
  wire [13:0]grp_pointwise_conv2d_fix_2_fu_494_input_r_address0;
  wire grp_pointwise_conv2d_fix_2_fu_494_input_r_ce0;
  wire grp_pointwise_conv2d_fix_2_fu_494_n_10;
  wire grp_pointwise_conv2d_fix_2_fu_494_n_11;
  wire grp_pointwise_conv2d_fix_2_fu_494_n_12;
  wire grp_pointwise_conv2d_fix_2_fu_494_n_13;
  wire grp_pointwise_conv2d_fix_2_fu_494_n_14;
  wire grp_pointwise_conv2d_fix_2_fu_494_n_15;
  wire grp_pointwise_conv2d_fix_2_fu_494_n_16;
  wire grp_pointwise_conv2d_fix_2_fu_494_n_17;
  wire grp_pointwise_conv2d_fix_2_fu_494_n_18;
  wire grp_pointwise_conv2d_fix_2_fu_494_n_19;
  wire grp_pointwise_conv2d_fix_2_fu_494_n_20;
  wire grp_pointwise_conv2d_fix_2_fu_494_n_21;
  wire grp_pointwise_conv2d_fix_2_fu_494_n_24;
  wire grp_pointwise_conv2d_fix_2_fu_494_n_26;
  wire grp_pointwise_conv2d_fix_2_fu_494_n_35;
  wire grp_pointwise_conv2d_fix_2_fu_494_n_36;
  wire grp_pointwise_conv2d_fix_2_fu_494_n_47;
  wire grp_pointwise_conv2d_fix_2_fu_494_n_48;
  wire grp_pointwise_conv2d_fix_2_fu_494_n_6;
  wire grp_pointwise_conv2d_fix_2_fu_494_n_7;
  wire grp_pointwise_conv2d_fix_2_fu_494_n_8;
  wire grp_pointwise_conv2d_fix_2_fu_494_n_9;
  wire [13:0]grp_pointwise_conv2d_fix_2_fu_494_output_r_address0;
  wire grp_pointwise_conv2d_fix_2_fu_494_output_r_ce0;
  wire grp_pointwise_conv2d_fix_3_fu_488_ap_start_reg;
  wire [13:5]grp_pointwise_conv2d_fix_3_fu_488_input_r_address0;
  wire grp_pointwise_conv2d_fix_3_fu_488_input_r_ce0;
  wire grp_pointwise_conv2d_fix_3_fu_488_n_15;
  wire grp_pointwise_conv2d_fix_3_fu_488_n_16;
  wire grp_pointwise_conv2d_fix_3_fu_488_n_17;
  wire grp_pointwise_conv2d_fix_3_fu_488_n_18;
  wire grp_pointwise_conv2d_fix_3_fu_488_n_19;
  wire grp_pointwise_conv2d_fix_3_fu_488_n_20;
  wire grp_pointwise_conv2d_fix_3_fu_488_n_21;
  wire grp_pointwise_conv2d_fix_3_fu_488_n_22;
  wire grp_pointwise_conv2d_fix_3_fu_488_n_23;
  wire grp_pointwise_conv2d_fix_3_fu_488_n_24;
  wire grp_pointwise_conv2d_fix_3_fu_488_n_27;
  wire grp_pointwise_conv2d_fix_3_fu_488_n_28;
  wire grp_pointwise_conv2d_fix_3_fu_488_n_29;
  wire grp_pointwise_conv2d_fix_3_fu_488_n_36;
  wire grp_pointwise_conv2d_fix_3_fu_488_n_37;
  wire grp_pointwise_conv2d_fix_3_fu_488_n_38;
  wire grp_pointwise_conv2d_fix_3_fu_488_n_39;
  wire grp_pointwise_conv2d_fix_3_fu_488_n_40;
  wire grp_pointwise_conv2d_fix_3_fu_488_n_41;
  wire grp_pointwise_conv2d_fix_3_fu_488_n_46;
  wire grp_pointwise_conv2d_fix_3_fu_488_n_47;
  wire grp_pointwise_conv2d_fix_3_fu_488_n_48;
  wire grp_pointwise_conv2d_fix_3_fu_488_n_49;
  wire grp_pointwise_conv2d_fix_3_fu_488_n_50;
  wire grp_pointwise_conv2d_fix_3_fu_488_n_51;
  wire grp_pointwise_conv2d_fix_3_fu_488_n_52;
  wire grp_pointwise_conv2d_fix_3_fu_488_n_53;
  wire grp_pointwise_conv2d_fix_3_fu_488_n_54;
  wire grp_pointwise_conv2d_fix_3_fu_488_n_6;
  wire grp_pointwise_conv2d_fix_3_fu_488_n_7;
  wire grp_pointwise_conv2d_fix_3_fu_488_n_8;
  wire [11:1]grp_pointwise_conv2d_fix_3_fu_488_output_r_address0;
  wire grp_pointwise_conv2d_fix_4_fu_500_ap_start_reg;
  wire [13:0]grp_pointwise_conv2d_fix_4_fu_500_input_r_address0;
  wire grp_pointwise_conv2d_fix_4_fu_500_input_r_ce0;
  wire grp_pointwise_conv2d_fix_4_fu_500_n_17;
  wire grp_pointwise_conv2d_fix_4_fu_500_n_19;
  wire grp_pointwise_conv2d_fix_4_fu_500_n_22;
  wire grp_pointwise_conv2d_fix_4_fu_500_n_23;
  wire grp_pointwise_conv2d_fix_4_fu_500_n_24;
  wire grp_pointwise_conv2d_fix_4_fu_500_n_25;
  wire grp_pointwise_conv2d_fix_4_fu_500_n_26;
  wire grp_pointwise_conv2d_fix_4_fu_500_n_27;
  wire grp_pointwise_conv2d_fix_4_fu_500_n_28;
  wire grp_pointwise_conv2d_fix_4_fu_500_n_29;
  wire grp_pointwise_conv2d_fix_4_fu_500_n_30;
  wire grp_pointwise_conv2d_fix_4_fu_500_n_31;
  wire grp_pointwise_conv2d_fix_4_fu_500_n_32;
  wire grp_pointwise_conv2d_fix_4_fu_500_n_33;
  wire grp_pointwise_conv2d_fix_4_fu_500_n_34;
  wire grp_pointwise_conv2d_fix_4_fu_500_n_35;
  wire grp_pointwise_conv2d_fix_4_fu_500_n_36;
  wire grp_pointwise_conv2d_fix_4_fu_500_n_37;
  wire grp_pointwise_conv2d_fix_4_fu_500_n_38;
  wire grp_pointwise_conv2d_fix_4_fu_500_n_39;
  wire [13:0]grp_pointwise_conv2d_fix_4_fu_500_output_r_address0;
  wire grp_pointwise_conv2d_fix_4_fu_500_output_r_ce0;
  wire grp_pointwise_conv2d_fix_fu_545_ap_start_reg;
  wire [13:13]grp_pointwise_conv2d_fix_fu_545_input_r_address0;
  wire grp_pointwise_conv2d_fix_fu_545_n_10;
  wire grp_pointwise_conv2d_fix_fu_545_n_11;
  wire grp_pointwise_conv2d_fix_fu_545_n_12;
  wire grp_pointwise_conv2d_fix_fu_545_n_13;
  wire grp_pointwise_conv2d_fix_fu_545_n_14;
  wire grp_pointwise_conv2d_fix_fu_545_n_15;
  wire grp_pointwise_conv2d_fix_fu_545_n_20;
  wire grp_pointwise_conv2d_fix_fu_545_n_21;
  wire grp_pointwise_conv2d_fix_fu_545_n_22;
  wire grp_pointwise_conv2d_fix_fu_545_n_23;
  wire grp_pointwise_conv2d_fix_fu_545_n_24;
  wire grp_pointwise_conv2d_fix_fu_545_n_25;
  wire grp_pointwise_conv2d_fix_fu_545_n_26;
  wire grp_pointwise_conv2d_fix_fu_545_n_27;
  wire grp_pointwise_conv2d_fix_fu_545_n_28;
  wire grp_pointwise_conv2d_fix_fu_545_n_29;
  wire grp_pointwise_conv2d_fix_fu_545_n_30;
  wire grp_pointwise_conv2d_fix_fu_545_n_31;
  wire grp_pointwise_conv2d_fix_fu_545_n_32;
  wire grp_pointwise_conv2d_fix_fu_545_n_33;
  wire grp_pointwise_conv2d_fix_fu_545_n_34;
  wire grp_pointwise_conv2d_fix_fu_545_n_35;
  wire grp_pointwise_conv2d_fix_fu_545_n_38;
  wire grp_pointwise_conv2d_fix_fu_545_n_39;
  wire grp_pointwise_conv2d_fix_fu_545_n_40;
  wire grp_pointwise_conv2d_fix_fu_545_n_41;
  wire grp_pointwise_conv2d_fix_fu_545_n_42;
  wire grp_pointwise_conv2d_fix_fu_545_n_43;
  wire grp_pointwise_conv2d_fix_fu_545_n_44;
  wire grp_pointwise_conv2d_fix_fu_545_n_45;
  wire grp_pointwise_conv2d_fix_fu_545_n_46;
  wire grp_pointwise_conv2d_fix_fu_545_n_47;
  wire grp_pointwise_conv2d_fix_fu_545_n_48;
  wire grp_pointwise_conv2d_fix_fu_545_n_49;
  wire grp_pointwise_conv2d_fix_fu_545_n_5;
  wire grp_pointwise_conv2d_fix_fu_545_n_50;
  wire grp_pointwise_conv2d_fix_fu_545_n_52;
  wire grp_pointwise_conv2d_fix_fu_545_n_53;
  wire grp_pointwise_conv2d_fix_fu_545_n_55;
  wire grp_pointwise_conv2d_fix_fu_545_n_56;
  wire grp_pointwise_conv2d_fix_fu_545_n_57;
  wire grp_pointwise_conv2d_fix_fu_545_n_6;
  wire grp_pointwise_conv2d_fix_fu_545_n_7;
  wire grp_pointwise_conv2d_fix_fu_545_n_8;
  wire grp_pointwise_conv2d_fix_fu_545_n_9;
  wire [11:2]grp_pointwise_conv2d_fix_fu_545_output_r_address0;
  wire grp_pointwise_conv2d_fix_fu_545_output_r_ce0;
  wire grp_up_sampling2d_fix16_fu_551_ap_start_reg;
  wire [9:0]grp_up_sampling2d_fix16_fu_551_input_r_address0;
  wire grp_up_sampling2d_fix16_fu_551_n_14;
  wire grp_up_sampling2d_fix16_fu_551_n_23;
  wire grp_up_sampling2d_fix16_fu_551_n_24;
  wire grp_up_sampling2d_fix16_fu_551_n_25;
  wire grp_up_sampling2d_fix16_fu_551_n_26;
  wire grp_up_sampling2d_fix16_fu_551_n_27;
  wire grp_up_sampling2d_fix16_fu_551_n_28;
  wire grp_up_sampling2d_fix16_fu_551_n_29;
  wire grp_up_sampling2d_fix16_fu_551_n_30;
  wire grp_up_sampling2d_fix16_fu_551_n_31;
  wire grp_up_sampling2d_fix16_fu_551_n_32;
  wire grp_up_sampling2d_fix16_fu_551_n_33;
  wire grp_up_sampling2d_fix16_fu_551_n_34;
  wire grp_up_sampling2d_fix16_fu_551_n_35;
  wire grp_up_sampling2d_fix16_fu_551_n_36;
  wire grp_up_sampling2d_fix16_fu_551_n_37;
  wire grp_up_sampling2d_fix16_fu_551_n_38;
  wire grp_up_sampling2d_fix16_fu_551_n_39;
  wire grp_up_sampling2d_fix16_fu_551_n_40;
  wire grp_up_sampling2d_fix16_fu_551_n_5;
  wire grp_up_sampling2d_fix16_fu_551_n_53;
  wire grp_up_sampling2d_fix16_fu_551_n_54;
  wire grp_up_sampling2d_fix16_fu_551_n_6;
  wire grp_up_sampling2d_fix16_fu_551_n_7;
  wire grp_up_sampling2d_fix16_fu_551_n_8;
  wire grp_up_sampling2d_fix16_fu_551_n_9;
  wire [12:0]grp_up_sampling2d_fix16_fu_551_output_r_address0;
  wire \i_0_reg_393[0]_i_2_n_5 ;
  wire \i_0_reg_393[0]_i_4_n_5 ;
  wire [13:0]i_0_reg_393_reg;
  wire \i_0_reg_393_reg[0]_i_3_n_10 ;
  wire \i_0_reg_393_reg[0]_i_3_n_11 ;
  wire \i_0_reg_393_reg[0]_i_3_n_12 ;
  wire \i_0_reg_393_reg[0]_i_3_n_5 ;
  wire \i_0_reg_393_reg[0]_i_3_n_6 ;
  wire \i_0_reg_393_reg[0]_i_3_n_7 ;
  wire \i_0_reg_393_reg[0]_i_3_n_8 ;
  wire \i_0_reg_393_reg[0]_i_3_n_9 ;
  wire \i_0_reg_393_reg[12]_i_1_n_11 ;
  wire \i_0_reg_393_reg[12]_i_1_n_12 ;
  wire \i_0_reg_393_reg[12]_i_1_n_8 ;
  wire \i_0_reg_393_reg[4]_i_1_n_10 ;
  wire \i_0_reg_393_reg[4]_i_1_n_11 ;
  wire \i_0_reg_393_reg[4]_i_1_n_12 ;
  wire \i_0_reg_393_reg[4]_i_1_n_5 ;
  wire \i_0_reg_393_reg[4]_i_1_n_6 ;
  wire \i_0_reg_393_reg[4]_i_1_n_7 ;
  wire \i_0_reg_393_reg[4]_i_1_n_8 ;
  wire \i_0_reg_393_reg[4]_i_1_n_9 ;
  wire \i_0_reg_393_reg[8]_i_1_n_10 ;
  wire \i_0_reg_393_reg[8]_i_1_n_11 ;
  wire \i_0_reg_393_reg[8]_i_1_n_12 ;
  wire \i_0_reg_393_reg[8]_i_1_n_5 ;
  wire \i_0_reg_393_reg[8]_i_1_n_6 ;
  wire \i_0_reg_393_reg[8]_i_1_n_7 ;
  wire \i_0_reg_393_reg[8]_i_1_n_8 ;
  wire \i_0_reg_393_reg[8]_i_1_n_9 ;
  wire \i_1_reg_404[6]_i_1_n_5 ;
  wire \i_1_reg_404[9]_i_2_n_5 ;
  wire \i_1_reg_404[9]_i_4_n_5 ;
  wire [9:0]i_1_reg_404_reg;
  wire \i_2_reg_415[4]_i_1_n_5 ;
  wire \i_2_reg_415[9]_i_3_n_5 ;
  wire [9:0]i_2_reg_415_reg;
  wire [9:0]i_3_fu_630_p2;
  wire [9:0]i_4_fu_647_p2;
  wire icmp_ln173_fu_624_p2;
  wire icmp_ln173_reg_672;
  wire \icmp_ln173_reg_672[0]_i_2_n_5 ;
  wire \icmp_ln173_reg_672[0]_i_3_n_5 ;
  wire icmp_ln173_reg_672_pp1_iter1_reg;
  wire \icmp_ln197_reg_696[0]_i_1_n_5 ;
  wire icmp_ln197_reg_696_pp2_iter1_reg;
  wire \icmp_ln197_reg_696_pp2_iter1_reg[0]_i_1_n_5 ;
  wire \icmp_ln197_reg_696_reg_n_5_[0] ;
  wire icmp_ln19_reg_729_pp0_iter4_reg;
  wire [15:0]input_data_TDATA;
  wire [0:0]input_data_TDEST;
  wire [0:0]input_data_TID;
  wire [1:0]input_data_TKEEP;
  wire [0:0]input_data_TLAST;
  wire input_data_TREADY;
  wire [1:0]input_data_TSTRB;
  wire [0:0]input_data_TUSER;
  wire input_data_TVALID;
  wire input_data_data_V_0_ack_out;
  wire input_data_data_V_0_load_A;
  wire input_data_data_V_0_load_B;
  wire [15:0]input_data_data_V_0_payload_A;
  wire [15:0]input_data_data_V_0_payload_B;
  wire input_data_data_V_0_sel;
  wire input_data_data_V_0_sel_rd_i_1_n_5;
  wire input_data_data_V_0_sel_wr;
  wire input_data_data_V_0_sel_wr_i_1_n_5;
  wire [1:1]input_data_data_V_0_state;
  wire \input_data_data_V_0_state[0]_i_1_n_5 ;
  wire \input_data_data_V_0_state_reg_n_5_[0] ;
  wire \input_data_data_V_0_state_reg_n_5_[1] ;
  wire input_data_dest_V_0_payload_A;
  wire \input_data_dest_V_0_payload_A[0]_i_1_n_5 ;
  wire input_data_dest_V_0_payload_B;
  wire \input_data_dest_V_0_payload_B[0]_i_1_n_5 ;
  wire input_data_dest_V_0_sel;
  wire input_data_dest_V_0_sel_rd_i_1_n_5;
  wire input_data_dest_V_0_sel_wr;
  wire input_data_dest_V_0_sel_wr_i_1_n_5;
  wire [1:1]input_data_dest_V_0_state;
  wire \input_data_dest_V_0_state[0]_i_1_n_5 ;
  wire \input_data_dest_V_0_state_reg_n_5_[0] ;
  wire input_data_id_V_0_payload_A;
  wire \input_data_id_V_0_payload_A[0]_i_1_n_5 ;
  wire input_data_id_V_0_payload_B;
  wire \input_data_id_V_0_payload_B[0]_i_1_n_5 ;
  wire input_data_id_V_0_sel;
  wire input_data_id_V_0_sel_rd_i_1_n_5;
  wire input_data_id_V_0_sel_wr;
  wire input_data_id_V_0_sel_wr_i_1_n_5;
  wire [1:1]input_data_id_V_0_state;
  wire \input_data_id_V_0_state[0]_i_1_n_5 ;
  wire \input_data_id_V_0_state_reg_n_5_[0] ;
  wire \input_data_id_V_0_state_reg_n_5_[1] ;
  wire [1:0]input_data_keep_V_0_payload_A;
  wire \input_data_keep_V_0_payload_A[0]_i_1_n_5 ;
  wire \input_data_keep_V_0_payload_A[1]_i_1_n_5 ;
  wire [1:0]input_data_keep_V_0_payload_B;
  wire \input_data_keep_V_0_payload_B[0]_i_1_n_5 ;
  wire \input_data_keep_V_0_payload_B[1]_i_1_n_5 ;
  wire input_data_keep_V_0_sel;
  wire input_data_keep_V_0_sel_rd_i_1_n_5;
  wire input_data_keep_V_0_sel_wr;
  wire input_data_keep_V_0_sel_wr_i_1_n_5;
  wire [1:1]input_data_keep_V_0_state;
  wire \input_data_keep_V_0_state[0]_i_1_n_5 ;
  wire \input_data_keep_V_0_state_reg_n_5_[0] ;
  wire \input_data_keep_V_0_state_reg_n_5_[1] ;
  wire input_data_last_V_0_payload_A;
  wire \input_data_last_V_0_payload_A[0]_i_1_n_5 ;
  wire input_data_last_V_0_payload_B;
  wire \input_data_last_V_0_payload_B[0]_i_1_n_5 ;
  wire input_data_last_V_0_sel;
  wire input_data_last_V_0_sel_rd_i_1_n_5;
  wire input_data_last_V_0_sel_wr;
  wire input_data_last_V_0_sel_wr_i_1_n_5;
  wire [1:1]input_data_last_V_0_state;
  wire \input_data_last_V_0_state[0]_i_1_n_5 ;
  wire \input_data_last_V_0_state_reg_n_5_[0] ;
  wire \input_data_last_V_0_state_reg_n_5_[1] ;
  wire [1:0]input_data_strb_V_0_payload_A;
  wire \input_data_strb_V_0_payload_A[0]_i_1_n_5 ;
  wire \input_data_strb_V_0_payload_A[1]_i_1_n_5 ;
  wire [1:0]input_data_strb_V_0_payload_B;
  wire \input_data_strb_V_0_payload_B[0]_i_1_n_5 ;
  wire \input_data_strb_V_0_payload_B[1]_i_1_n_5 ;
  wire input_data_strb_V_0_sel;
  wire input_data_strb_V_0_sel_rd_i_1_n_5;
  wire input_data_strb_V_0_sel_wr;
  wire input_data_strb_V_0_sel_wr_i_1_n_5;
  wire [1:1]input_data_strb_V_0_state;
  wire \input_data_strb_V_0_state[0]_i_1_n_5 ;
  wire \input_data_strb_V_0_state_reg_n_5_[0] ;
  wire \input_data_strb_V_0_state_reg_n_5_[1] ;
  wire input_data_user_V_0_payload_A;
  wire \input_data_user_V_0_payload_A[0]_i_1_n_5 ;
  wire input_data_user_V_0_payload_B;
  wire \input_data_user_V_0_payload_B[0]_i_1_n_5 ;
  wire input_data_user_V_0_sel;
  wire input_data_user_V_0_sel_rd_i_1_n_5;
  wire input_data_user_V_0_sel_wr;
  wire input_data_user_V_0_sel_wr_i_1_n_5;
  wire [1:1]input_data_user_V_0_state;
  wire \input_data_user_V_0_state[0]_i_1_n_5 ;
  wire \input_data_user_V_0_state_reg_n_5_[0] ;
  wire \input_data_user_V_0_state_reg_n_5_[1] ;
  wire interrupt;
  wire [15:0]output_data_TDATA;
  wire [0:0]output_data_TDEST;
  wire [0:0]output_data_TID;
  wire [1:0]output_data_TKEEP;
  wire [0:0]output_data_TLAST;
  wire output_data_TREADY;
  wire [1:0]output_data_TSTRB;
  wire [0:0]output_data_TUSER;
  wire output_data_TVALID;
  wire output_data_data_V_1_ack_in;
  wire output_data_data_V_1_load_A;
  wire output_data_data_V_1_load_B;
  wire [15:0]output_data_data_V_1_payload_A;
  wire [15:0]output_data_data_V_1_payload_B;
  wire output_data_data_V_1_sel;
  wire output_data_data_V_1_sel_rd_i_1_n_5;
  wire output_data_data_V_1_sel_wr;
  wire output_data_data_V_1_sel_wr040_out;
  wire output_data_data_V_1_sel_wr_i_1_n_5;
  wire [1:1]output_data_data_V_1_state;
  wire \output_data_data_V_1_state[0]_i_1_n_5 ;
  wire \output_data_data_V_1_state_reg_n_5_[0] ;
  wire output_data_dest_V_1_payload_A;
  wire output_data_dest_V_1_payload_B;
  wire output_data_dest_V_1_sel;
  wire output_data_dest_V_1_sel_rd_i_1_n_5;
  wire output_data_dest_V_1_sel_wr;
  wire output_data_dest_V_1_sel_wr_i_1_n_5;
  wire [1:1]output_data_dest_V_1_state;
  wire \output_data_dest_V_1_state[0]_i_1_n_5 ;
  wire \output_data_dest_V_1_state_reg_n_5_[1] ;
  wire output_data_id_V_1_payload_A;
  wire output_data_id_V_1_payload_B;
  wire output_data_id_V_1_sel;
  wire output_data_id_V_1_sel_rd_i_1_n_5;
  wire output_data_id_V_1_sel_wr;
  wire output_data_id_V_1_sel_wr_i_1_n_5;
  wire [1:1]output_data_id_V_1_state;
  wire \output_data_id_V_1_state[0]_i_1_n_5 ;
  wire \output_data_id_V_1_state_reg_n_5_[0] ;
  wire \output_data_id_V_1_state_reg_n_5_[1] ;
  wire output_data_keep_V_1_load_A;
  wire output_data_keep_V_1_load_B;
  wire [1:0]output_data_keep_V_1_payload_A;
  wire [1:0]output_data_keep_V_1_payload_B;
  wire output_data_keep_V_1_sel;
  wire output_data_keep_V_1_sel_rd_i_1_n_5;
  wire output_data_keep_V_1_sel_wr;
  wire output_data_keep_V_1_sel_wr_i_1_n_5;
  wire [1:1]output_data_keep_V_1_state;
  wire \output_data_keep_V_1_state[0]_i_1_n_5 ;
  wire \output_data_keep_V_1_state_reg_n_5_[0] ;
  wire \output_data_keep_V_1_state_reg_n_5_[1] ;
  wire output_data_last_V_1_payload_A;
  wire output_data_last_V_1_payload_B;
  wire output_data_last_V_1_sel;
  wire output_data_last_V_1_sel_rd_i_1_n_5;
  wire output_data_last_V_1_sel_wr;
  wire output_data_last_V_1_sel_wr_i_1_n_5;
  wire [1:1]output_data_last_V_1_state;
  wire \output_data_last_V_1_state[0]_i_1_n_5 ;
  wire \output_data_last_V_1_state_reg_n_5_[0] ;
  wire \output_data_last_V_1_state_reg_n_5_[1] ;
  wire output_data_strb_V_1_load_A;
  wire output_data_strb_V_1_load_B;
  wire [1:0]output_data_strb_V_1_payload_A;
  wire [1:0]output_data_strb_V_1_payload_B;
  wire output_data_strb_V_1_sel;
  wire output_data_strb_V_1_sel_rd_i_1_n_5;
  wire output_data_strb_V_1_sel_wr;
  wire output_data_strb_V_1_sel_wr_i_1_n_5;
  wire [1:1]output_data_strb_V_1_state;
  wire \output_data_strb_V_1_state[0]_i_1_n_5 ;
  wire \output_data_strb_V_1_state_reg_n_5_[0] ;
  wire \output_data_strb_V_1_state_reg_n_5_[1] ;
  wire output_data_user_V_1_payload_A;
  wire output_data_user_V_1_payload_B;
  wire output_data_user_V_1_sel;
  wire output_data_user_V_1_sel_rd_i_1_n_5;
  wire output_data_user_V_1_sel_wr;
  wire output_data_user_V_1_sel_wr_i_1_n_5;
  wire [1:1]output_data_user_V_1_state;
  wire \output_data_user_V_1_state[0]_i_1_n_5 ;
  wire \output_data_user_V_1_state_reg_n_5_[0] ;
  wire \output_data_user_V_1_state_reg_n_5_[1] ;
  wire [15:0]p_0_in;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [7:0]\^s_axi_AXILiteS_RDATA ;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire sel;
  wire sel00;
  wire sig_buffer_dest_V_U_n_12;
  wire sig_buffer_dest_V_U_n_13;
  wire sig_buffer_dest_V_U_n_14;
  wire sig_buffer_dest_V_U_n_15;
  wire sig_buffer_dest_V_U_n_16;
  wire [9:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;
  wire sig_buffer_id_V_U_n_5;
  wire sig_buffer_id_V_U_n_6;
  wire [1:0]sig_buffer_keep_V_q0;
  wire sig_buffer_last_V_U_n_10;
  wire sig_buffer_last_V_U_n_11;
  wire sig_buffer_last_V_U_n_9;
  wire [1:0]sig_buffer_strb_V_q0;
  wire sig_buffer_user_V_U_n_5;
  wire sig_buffer_user_V_U_n_6;
  wire [9:0]zext_ln176_reg_681_pp1_iter1_reg_reg;
  wire [9:0]zext_ln176_reg_681_reg;
  wire zext_ln176_reg_681_reg0;
  wire [3:1]\NLW_i_0_reg_393_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_i_0_reg_393_reg[12]_i_1_O_UNCONNECTED ;

  assign s_axi_AXILiteS_BRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[0] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[31] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[30] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[29] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[28] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[27] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[26] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[25] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[24] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[23] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[22] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[21] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[20] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[19] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[18] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[17] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[16] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[15] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[14] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[13] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[12] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[11] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[10] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[9] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[8] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[7] = \^s_axi_AXILiteS_RDATA [7];
  assign s_axi_AXILiteS_RDATA[6] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[5] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[4] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[3:0] = \^s_axi_AXILiteS_RDATA [3:0];
  assign s_axi_AXILiteS_RRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_A MemBank_A_U
       (.ADDRARDADDR({grp_pointwise_conv2d_fix_fu_545_n_38,grp_pointwise_conv2d_fix_fu_545_n_39,grp_pointwise_conv2d_fix_fu_545_n_40,grp_depthwise_conv2d_fix_fu_474_n_24,grp_pointwise_conv2d_fix_fu_545_n_41,grp_pointwise_conv2d_fix_fu_545_n_42,grp_pointwise_conv2d_fix_fu_545_n_43,grp_pointwise_conv2d_fix_fu_545_n_44,grp_pointwise_conv2d_fix_fu_545_n_45,grp_pointwise_conv2d_fix_fu_545_n_46,grp_pointwise_conv2d_fix_fu_545_n_47,grp_pointwise_conv2d_fix_fu_545_n_48,grp_pointwise_conv2d_fix_fu_545_n_49,grp_pointwise_conv2d_fix_fu_545_n_50}),
        .Q({\ap_CS_fsm_reg_n_5_[39] ,ap_CS_fsm_state34,\ap_CS_fsm_reg_n_5_[31] ,ap_CS_fsm_state30,ap_CS_fsm_state26,\ap_CS_fsm_reg_n_5_[23] ,ap_CS_fsm_state22,ap_CS_fsm_state18,ap_CS_fsm_state16,ap_CS_fsm_state10,sel00,\ap_CS_fsm_reg_n_5_[1] }),
        .WEA({grp_depthwise_conv2d_fix_1_fu_450_n_41,grp_depthwise_conv2d_fix_1_fu_450_n_42}),
        .\ap_CS_fsm_reg[15] (MemBank_A_U_n_8),
        .\ap_CS_fsm_reg[1] (MemBank_A_U_n_9),
        .\ap_CS_fsm_reg[21] (MemBank_A_U_n_7),
        .\ap_CS_fsm_reg[25] (MemBank_A_U_n_10),
        .\ap_CS_fsm_reg[39] (MemBank_A_U_n_11),
        .\ap_CS_fsm_reg[9] (MemBank_A_U_n_6),
        .ap_clk(ap_clk),
        .d0({grp_max_pooling2d_fix16_fu_506_n_55,grp_max_pooling2d_fix16_fu_506_n_56,grp_max_pooling2d_fix16_fu_506_n_57,grp_max_pooling2d_fix16_fu_506_n_58,grp_max_pooling2d_fix16_fu_506_n_59,grp_max_pooling2d_fix16_fu_506_n_60,grp_max_pooling2d_fix16_fu_506_n_61,grp_max_pooling2d_fix16_fu_506_n_62,grp_max_pooling2d_fix16_fu_506_n_63,grp_max_pooling2d_fix16_fu_506_n_64,grp_max_pooling2d_fix16_fu_506_n_65,grp_max_pooling2d_fix16_fu_506_n_66,grp_max_pooling2d_fix16_fu_506_n_67,grp_max_pooling2d_fix16_fu_506_n_68,grp_max_pooling2d_fix16_fu_506_n_69,grp_max_pooling2d_fix16_fu_506_n_70}),
        .input_data_data_V_0_ack_out(input_data_data_V_0_ack_out),
        .q0(MemBank_A_q0),
        .ram_reg(\input_data_data_V_0_state_reg_n_5_[0] ),
        .ram_reg_0(MemBank_B_U_n_54),
        .ram_reg_0_0(grp_pointwise_conv2d_fix_fu_545_n_5),
        .ram_reg_7({grp_depthwise_conv2d_fix_1_fu_450_n_43,grp_depthwise_conv2d_fix_1_fu_450_n_44}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_B MemBank_B_U
       (.ADDRARDADDR({grp_pointwise_conv2d_fix_fu_545_n_6,grp_pointwise_conv2d_fix_fu_545_n_7,grp_max_pooling2d_fix16_fu_506_n_12,grp_up_sampling2d_fix16_fu_551_n_5,grp_pointwise_conv2d_fix_fu_545_n_8,grp_pointwise_conv2d_fix_fu_545_n_9,grp_pointwise_conv2d_fix_fu_545_n_10,grp_pointwise_conv2d_fix_fu_545_n_11,grp_pointwise_conv2d_fix_fu_545_n_12,grp_up_sampling2d_fix16_fu_551_n_6,grp_pointwise_conv2d_fix_fu_545_n_13,grp_up_sampling2d_fix16_fu_551_n_7,grp_pointwise_conv2d_fix_fu_545_n_14,grp_pointwise_conv2d_fix_fu_545_n_15}),
        .ADDRBWRADDR(MemBank_B_address1),
        .D(p_0_in),
        .MemBank_B_ce1(MemBank_B_ce1),
        .Q(ap_CS_fsm_pp0_stage3),
        .WEA({grp_pointwise_conv2d_fix_fu_545_n_52,grp_pointwise_conv2d_fix_fu_545_n_53}),
        .\ap_CS_fsm_reg[17] (MemBank_B_U_n_53),
        .\ap_CS_fsm_reg[29] (MemBank_B_U_n_55),
        .\ap_CS_fsm_reg[3] (MemBank_B_U_n_54),
        .\ap_CS_fsm_reg[40] (MemBank_B_U_n_59),
        .\ap_CS_fsm_reg[5] (MemBank_B_U_n_56),
        .\ap_CS_fsm_reg[7] (MemBank_B_U_n_57),
        .\ap_CS_fsm_reg[7]_0 (MemBank_B_U_n_60),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter0_reg(MemBank_B_U_n_58),
        .d0({grp_pointwise_conv2d_fix_fu_545_n_20,grp_pointwise_conv2d_fix_fu_545_n_21,grp_pointwise_conv2d_fix_fu_545_n_22,grp_pointwise_conv2d_fix_fu_545_n_23,grp_pointwise_conv2d_fix_fu_545_n_24,grp_pointwise_conv2d_fix_fu_545_n_25,grp_pointwise_conv2d_fix_fu_545_n_26,grp_pointwise_conv2d_fix_fu_545_n_27,grp_pointwise_conv2d_fix_fu_545_n_28,grp_pointwise_conv2d_fix_fu_545_n_29,grp_pointwise_conv2d_fix_fu_545_n_30,grp_pointwise_conv2d_fix_fu_545_n_31,grp_pointwise_conv2d_fix_fu_545_n_32,grp_pointwise_conv2d_fix_fu_545_n_33,grp_pointwise_conv2d_fix_fu_545_n_34,grp_pointwise_conv2d_fix_fu_545_n_35}),
        .q0(MemBank_B_q0),
        .q1(MemBank_B_q1),
        .ram_reg_0({ap_CS_fsm_pp1_stage0,\ap_CS_fsm_reg_n_5_[39] ,ap_CS_fsm_state38,ap_CS_fsm_state36,ap_CS_fsm_state34,ap_CS_fsm_state30,ap_CS_fsm_state28,ap_CS_fsm_state26,ap_CS_fsm_state22,ap_CS_fsm_state20,ap_CS_fsm_state18,ap_CS_fsm_state14,ap_CS_fsm_state12,ap_CS_fsm_state10,sel00,ap_CS_fsm_state6,ap_CS_fsm_state4}),
        .ram_reg_0_0(grp_depthwise_conv2d_fix_fu_474_n_7),
        .ram_reg_7({grp_pointwise_conv2d_fix_fu_545_n_55,grp_pointwise_conv2d_fix_fu_545_n_56}));
  LUT2 #(
    .INIT(4'h2)) 
    \MemBank_B_load_reg_691[15]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(icmp_ln173_reg_672),
        .O(MemBank_B_load_reg_6910));
  FDRE \MemBank_B_load_reg_691_reg[0] 
       (.C(ap_clk),
        .CE(MemBank_B_load_reg_6910),
        .D(MemBank_B_q0[0]),
        .Q(MemBank_B_load_reg_691[0]),
        .R(1'b0));
  FDRE \MemBank_B_load_reg_691_reg[10] 
       (.C(ap_clk),
        .CE(MemBank_B_load_reg_6910),
        .D(MemBank_B_q0[10]),
        .Q(MemBank_B_load_reg_691[10]),
        .R(1'b0));
  FDRE \MemBank_B_load_reg_691_reg[11] 
       (.C(ap_clk),
        .CE(MemBank_B_load_reg_6910),
        .D(MemBank_B_q0[11]),
        .Q(MemBank_B_load_reg_691[11]),
        .R(1'b0));
  FDRE \MemBank_B_load_reg_691_reg[12] 
       (.C(ap_clk),
        .CE(MemBank_B_load_reg_6910),
        .D(MemBank_B_q0[12]),
        .Q(MemBank_B_load_reg_691[12]),
        .R(1'b0));
  FDRE \MemBank_B_load_reg_691_reg[13] 
       (.C(ap_clk),
        .CE(MemBank_B_load_reg_6910),
        .D(MemBank_B_q0[13]),
        .Q(MemBank_B_load_reg_691[13]),
        .R(1'b0));
  FDRE \MemBank_B_load_reg_691_reg[14] 
       (.C(ap_clk),
        .CE(MemBank_B_load_reg_6910),
        .D(MemBank_B_q0[14]),
        .Q(MemBank_B_load_reg_691[14]),
        .R(1'b0));
  FDRE \MemBank_B_load_reg_691_reg[15] 
       (.C(ap_clk),
        .CE(MemBank_B_load_reg_6910),
        .D(MemBank_B_q0[15]),
        .Q(MemBank_B_load_reg_691[15]),
        .R(1'b0));
  FDRE \MemBank_B_load_reg_691_reg[1] 
       (.C(ap_clk),
        .CE(MemBank_B_load_reg_6910),
        .D(MemBank_B_q0[1]),
        .Q(MemBank_B_load_reg_691[1]),
        .R(1'b0));
  FDRE \MemBank_B_load_reg_691_reg[2] 
       (.C(ap_clk),
        .CE(MemBank_B_load_reg_6910),
        .D(MemBank_B_q0[2]),
        .Q(MemBank_B_load_reg_691[2]),
        .R(1'b0));
  FDRE \MemBank_B_load_reg_691_reg[3] 
       (.C(ap_clk),
        .CE(MemBank_B_load_reg_6910),
        .D(MemBank_B_q0[3]),
        .Q(MemBank_B_load_reg_691[3]),
        .R(1'b0));
  FDRE \MemBank_B_load_reg_691_reg[4] 
       (.C(ap_clk),
        .CE(MemBank_B_load_reg_6910),
        .D(MemBank_B_q0[4]),
        .Q(MemBank_B_load_reg_691[4]),
        .R(1'b0));
  FDRE \MemBank_B_load_reg_691_reg[5] 
       (.C(ap_clk),
        .CE(MemBank_B_load_reg_6910),
        .D(MemBank_B_q0[5]),
        .Q(MemBank_B_load_reg_691[5]),
        .R(1'b0));
  FDRE \MemBank_B_load_reg_691_reg[6] 
       (.C(ap_clk),
        .CE(MemBank_B_load_reg_6910),
        .D(MemBank_B_q0[6]),
        .Q(MemBank_B_load_reg_691[6]),
        .R(1'b0));
  FDRE \MemBank_B_load_reg_691_reg[7] 
       (.C(ap_clk),
        .CE(MemBank_B_load_reg_6910),
        .D(MemBank_B_q0[7]),
        .Q(MemBank_B_load_reg_691[7]),
        .R(1'b0));
  FDRE \MemBank_B_load_reg_691_reg[8] 
       (.C(ap_clk),
        .CE(MemBank_B_load_reg_6910),
        .D(MemBank_B_q0[8]),
        .Q(MemBank_B_load_reg_691[8]),
        .R(1'b0));
  FDRE \MemBank_B_load_reg_691_reg[9] 
       (.C(ap_clk),
        .CE(MemBank_B_load_reg_6910),
        .D(MemBank_B_q0[9]),
        .Q(MemBank_B_load_reg_691[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_Out MemBank_Out_U
       (.D(MemBank_Out_q0),
        .Q(MemBank_B_load_reg_691),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .icmp_ln173_reg_672_pp1_iter1_reg(icmp_ln173_reg_672_pp1_iter1_reg),
        .icmp_ln197_reg_696_pp2_iter1_reg(icmp_ln197_reg_696_pp2_iter1_reg),
        .output_data_data_V_1_ack_in(output_data_data_V_1_ack_in),
        .\output_data_data_V_1_state_reg[1] (MemBank_Out_U_n_21),
        .ram_reg(ap_CS_fsm_pp2_stage0),
        .ram_reg_0(ap_enable_reg_pp2_iter2_reg_n_5),
        .ram_reg_1(\icmp_ln197_reg_696_reg_n_5_[0] ),
        .ram_reg_2(ap_enable_reg_pp2_iter1_reg_n_5),
        .ram_reg_3(i_2_reg_415_reg),
        .ram_reg_4(zext_ln176_reg_681_pp1_iter1_reg_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_1_w_s SeparableConv2D_1_w_s_U
       (.ADDRARDADDR(grp_depthwise_conv2d_fix_2_fu_426_kernel_address0),
        .ADDRBWRADDR(grp_depthwise_conv2d_fix_2_fu_426_kernel_address1),
        .DOADO(SeparableConv2D_1_w_s_q0),
        .DOBDO(SeparableConv2D_1_w_s_q1),
        .SeparableConv2D_1_w_s_ce0(SeparableConv2D_1_w_s_ce0),
        .SeparableConv2D_1_w_s_ce1(SeparableConv2D_1_w_s_ce1),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_2_w_s SeparableConv2D_2_w_s_U
       (.ADDRARDADDR(grp_depthwise_conv2d_fix_1_fu_450_kernel_address0),
        .ADDRBWRADDR(grp_depthwise_conv2d_fix_1_fu_450_kernel_address1),
        .DOADO(SeparableConv2D_2_w_s_q0),
        .DOBDO(SeparableConv2D_2_w_s_q1),
        .SeparableConv2D_2_w_s_ce0(SeparableConv2D_2_w_s_ce0),
        .SeparableConv2D_2_w_s_ce1(SeparableConv2D_2_w_s_ce1),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_3_w_s SeparableConv2D_3_w_s_U
       (.ADDRARDADDR(grp_depthwise_conv2d_fix_1_fu_450_kernel_address0),
        .ADDRBWRADDR(grp_depthwise_conv2d_fix_1_fu_450_kernel_address1),
        .B({grp_depthwise_conv2d_fix_1_fu_450_kernel_q0[15],grp_depthwise_conv2d_fix_1_fu_450_kernel_q0[13:0]}),
        .DOADO(SeparableConv2D_2_w_s_q0),
        .DOBDO(SeparableConv2D_2_w_s_q1),
        .Q(ap_CS_fsm_state30),
        .SeparableConv2D_3_w_s_ce0(SeparableConv2D_3_w_s_ce0),
        .SeparableConv2D_3_w_s_ce1(SeparableConv2D_3_w_s_ce1),
        .ap_clk(ap_clk),
        .q0_reg({grp_depthwise_conv2d_fix_1_fu_450_kernel_q1[15],grp_depthwise_conv2d_fix_1_fu_450_kernel_q1[13:0]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_4_w_s SeparableConv2D_4_w_s_U
       (.ADDRARDADDR(grp_depthwise_conv2d_fix_2_fu_426_kernel_address0),
        .ADDRBWRADDR(grp_depthwise_conv2d_fix_2_fu_426_kernel_address1),
        .B({grp_depthwise_conv2d_fix_2_fu_426_kernel_q0[15],grp_depthwise_conv2d_fix_2_fu_426_kernel_q0[13:0]}),
        .DOADO(SeparableConv2D_1_w_s_q0),
        .DOBDO(SeparableConv2D_1_w_s_q1),
        .Q(ap_CS_fsm_state38),
        .SeparableConv2D_4_w_s_ce0(SeparableConv2D_4_w_s_ce0),
        .SeparableConv2D_4_w_s_ce1(SeparableConv2D_4_w_s_ce1),
        .ap_clk(ap_clk),
        .q0_reg({grp_depthwise_conv2d_fix_2_fu_426_kernel_q1[15],grp_depthwise_conv2d_fix_2_fu_426_kernel_q1[13:0]}));
  LUT5 #(
    .INIT(32'h88800080)) 
    \ap_CS_fsm[2]_i_1__4 
       (.I0(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I1(\ap_CS_fsm_reg_n_5_[1] ),
        .I2(input_data_last_V_0_payload_A),
        .I3(input_data_last_V_0_sel),
        .I4(input_data_last_V_0_payload_B),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT4 #(
    .INIT(16'h5444)) 
    \ap_CS_fsm[40]_i_2 
       (.I0(ap_enable_reg_pp1_iter1_reg_n_5),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(icmp_ln173_fu_624_p2),
        .O(\ap_CS_fsm[40]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT5 #(
    .INIT(32'h00F80000)) 
    \ap_CS_fsm[41]_i_1 
       (.I0(icmp_ln173_fu_624_p2),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(ap_enable_reg_pp1_iter1_reg_n_5),
        .I4(ap_CS_fsm_pp1_stage0),
        .O(\ap_CS_fsm[41]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[42]_i_1 
       (.I0(ap_CS_fsm_state44),
        .I1(\ap_CS_fsm[42]_i_2_n_5 ),
        .I2(ap_CS_fsm_pp2_stage0),
        .O(ap_NS_fsm[42]));
  LUT5 #(
    .INIT(32'h000000F2)) 
    \ap_CS_fsm[42]_i_2 
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(\ap_CS_fsm[43]_i_2_n_5 ),
        .I2(ap_enable_reg_pp2_iter2_reg_n_5),
        .I3(MemBank_Out_U_n_21),
        .I4(ap_enable_reg_pp2_iter1_reg_n_5),
        .O(\ap_CS_fsm[42]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0200020202000200)) 
    \ap_CS_fsm[43]_i_1 
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(ap_enable_reg_pp2_iter1_reg_n_5),
        .I2(MemBank_Out_U_n_21),
        .I3(ap_enable_reg_pp2_iter2_reg_n_5),
        .I4(\ap_CS_fsm[43]_i_2_n_5 ),
        .I5(ap_enable_reg_pp2_iter0),
        .O(ap_NS_fsm[43]));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \ap_CS_fsm[43]_i_2 
       (.I0(i_2_reg_415_reg[4]),
        .I1(i_2_reg_415_reg[2]),
        .I2(i_2_reg_415_reg[5]),
        .I3(\ap_CS_fsm[43]_i_3_n_5 ),
        .I4(\ap_CS_fsm[43]_i_4_n_5 ),
        .O(\ap_CS_fsm[43]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    \ap_CS_fsm[43]_i_3 
       (.I0(i_2_reg_415_reg[1]),
        .I1(i_2_reg_415_reg[0]),
        .I2(i_2_reg_415_reg[7]),
        .I3(i_2_reg_415_reg[6]),
        .O(\ap_CS_fsm[43]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \ap_CS_fsm[43]_i_4 
       (.I0(i_2_reg_415_reg[9]),
        .I1(i_2_reg_415_reg[3]),
        .I2(i_2_reg_415_reg[8]),
        .I3(i_2_reg_415_reg[1]),
        .O(\ap_CS_fsm[43]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[44]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[43] ),
        .I1(ap_done),
        .I2(\ap_CS_fsm_reg_n_5_[44] ),
        .O(ap_NS_fsm[44]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(\ap_CS_fsm_reg_n_5_[10] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(\ap_CS_fsm_reg_n_5_[12] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[14]),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[15]),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[16]),
        .Q(\ap_CS_fsm_reg_n_5_[16] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[17]),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[18]),
        .Q(\ap_CS_fsm_reg_n_5_[18] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[19]),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[20]),
        .Q(\ap_CS_fsm_reg_n_5_[20] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[21]),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[22]),
        .Q(ap_CS_fsm_state23),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[23]),
        .Q(\ap_CS_fsm_reg_n_5_[23] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[24]),
        .Q(\ap_CS_fsm_reg_n_5_[24] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[25]),
        .Q(ap_CS_fsm_state26),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[26]),
        .Q(\ap_CS_fsm_reg_n_5_[26] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[27]),
        .Q(ap_CS_fsm_state28),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[28]),
        .Q(\ap_CS_fsm_reg_n_5_[28] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[29]),
        .Q(ap_CS_fsm_state30),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[30]),
        .Q(ap_CS_fsm_state31),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[31]),
        .Q(\ap_CS_fsm_reg_n_5_[31] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[32]),
        .Q(\ap_CS_fsm_reg_n_5_[32] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[33]),
        .Q(ap_CS_fsm_state34),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[34]),
        .Q(\ap_CS_fsm_reg_n_5_[34] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[35]),
        .Q(ap_CS_fsm_state36),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[36]),
        .Q(\ap_CS_fsm_reg_n_5_[36] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[37]),
        .Q(ap_CS_fsm_state38),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[38]),
        .Q(ap_CS_fsm_state39),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[39]),
        .Q(\ap_CS_fsm_reg_n_5_[39] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[40]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[41]_i_1_n_5 ),
        .Q(ap_CS_fsm_state44),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[42]),
        .Q(ap_CS_fsm_pp2_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[43]),
        .Q(\ap_CS_fsm_reg_n_5_[43] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[44]),
        .Q(\ap_CS_fsm_reg_n_5_[44] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(sel00),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(\ap_CS_fsm_reg_n_5_[8] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_4_fu_500_n_22),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    ap_enable_reg_pp1_iter1_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(icmp_ln173_fu_624_p2),
        .O(ap_enable_reg_pp1_iter1_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1__0_n_5),
        .Q(ap_enable_reg_pp1_iter1_reg_n_5),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_reg_n_5),
        .Q(ap_enable_reg_pp1_iter2),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hE0E0E0E0E000E0E0)) 
    ap_enable_reg_pp2_iter0_i_1
       (.I0(ap_CS_fsm_state44),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(ap_rst_n),
        .I3(\ap_CS_fsm[43]_i_2_n_5 ),
        .I4(ap_CS_fsm_pp2_stage0),
        .I5(MemBank_Out_U_n_21),
        .O(ap_enable_reg_pp2_iter0_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter0_i_1_n_5),
        .Q(ap_enable_reg_pp2_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCAC00000)) 
    ap_enable_reg_pp2_iter1_i_1
       (.I0(\ap_CS_fsm[43]_i_2_n_5 ),
        .I1(ap_enable_reg_pp2_iter1_reg_n_5),
        .I2(MemBank_Out_U_n_21),
        .I3(ap_enable_reg_pp2_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp2_iter1_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter1_i_1_n_5),
        .Q(ap_enable_reg_pp2_iter1_reg_n_5),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h4F400000)) 
    ap_enable_reg_pp2_iter2_i_1
       (.I0(ap_CS_fsm_state44),
        .I1(ap_enable_reg_pp2_iter2_reg_n_5),
        .I2(MemBank_Out_U_n_21),
        .I3(ap_enable_reg_pp2_iter1_reg_n_5),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp2_iter2_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter2_i_1_n_5),
        .Q(ap_enable_reg_pp2_iter2_reg_n_5),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv2d_fix_1 grp_depthwise_conv2d_fix_1_fu_450
       (.ADDRARDADDR(grp_depthwise_conv2d_fix_1_fu_450_kernel_address0),
        .ADDRBWRADDR(grp_depthwise_conv2d_fix_1_fu_450_kernel_address1),
        .B({grp_depthwise_conv2d_fix_1_fu_450_kernel_q0[15],grp_depthwise_conv2d_fix_1_fu_450_kernel_q0[13:0]}),
        .D({ap_NS_fsm[30:29],ap_NS_fsm[22:21]}),
        .Q({ap_CS_fsm_state30,\ap_CS_fsm_reg_n_5_[28] ,ap_CS_fsm_state22,\ap_CS_fsm_reg_n_5_[20] ,ap_CS_fsm_state6}),
        .SeparableConv2D_2_w_s_ce0(SeparableConv2D_2_w_s_ce0),
        .SeparableConv2D_2_w_s_ce1(SeparableConv2D_2_w_s_ce1),
        .SeparableConv2D_3_w_s_ce0(SeparableConv2D_3_w_s_ce0),
        .SeparableConv2D_3_w_s_ce1(SeparableConv2D_3_w_s_ce1),
        .WEA({grp_depthwise_conv2d_fix_1_fu_450_n_41,grp_depthwise_conv2d_fix_1_fu_450_n_42}),
        .\add_ln48_17_reg_1674_reg[0]_0 (grp_depthwise_conv2d_fix_1_fu_450_n_14),
        .\add_ln48_17_reg_1674_reg[10]_0 (grp_depthwise_conv2d_fix_1_fu_450_n_24),
        .\add_ln48_17_reg_1674_reg[11]_0 (grp_depthwise_conv2d_fix_1_fu_450_n_25),
        .\add_ln48_17_reg_1674_reg[12]_0 (grp_depthwise_conv2d_fix_1_fu_450_n_26),
        .\add_ln48_17_reg_1674_reg[13]_0 (grp_depthwise_conv2d_fix_1_fu_450_n_27),
        .\add_ln48_17_reg_1674_reg[14]_0 (grp_depthwise_conv2d_fix_1_fu_450_n_28),
        .\add_ln48_17_reg_1674_reg[15]_0 (grp_depthwise_conv2d_fix_1_fu_450_n_29),
        .\add_ln48_17_reg_1674_reg[1]_0 (grp_depthwise_conv2d_fix_1_fu_450_n_15),
        .\add_ln48_17_reg_1674_reg[2]_0 (grp_depthwise_conv2d_fix_1_fu_450_n_16),
        .\add_ln48_17_reg_1674_reg[3]_0 (grp_depthwise_conv2d_fix_1_fu_450_n_17),
        .\add_ln48_17_reg_1674_reg[4]_0 (grp_depthwise_conv2d_fix_1_fu_450_n_18),
        .\add_ln48_17_reg_1674_reg[5]_0 (grp_depthwise_conv2d_fix_1_fu_450_n_19),
        .\add_ln48_17_reg_1674_reg[6]_0 (grp_depthwise_conv2d_fix_1_fu_450_n_20),
        .\add_ln48_17_reg_1674_reg[7]_0 (grp_depthwise_conv2d_fix_1_fu_450_n_21),
        .\add_ln48_17_reg_1674_reg[8]_0 (grp_depthwise_conv2d_fix_1_fu_450_n_22),
        .\add_ln48_17_reg_1674_reg[9]_0 (grp_depthwise_conv2d_fix_1_fu_450_n_23),
        .\add_ln48_reg_1549_pp0_iter2_reg_reg[0]_0 (grp_depthwise_conv2d_fix_1_fu_450_n_30),
        .\add_ln48_reg_1549_pp0_iter2_reg_reg[1]_0 (grp_depthwise_conv2d_fix_1_fu_450_n_33),
        .\add_ln48_reg_1549_pp0_iter2_reg_reg[2]_0 (grp_depthwise_conv2d_fix_1_fu_450_n_34),
        .\add_ln48_reg_1549_pp0_iter2_reg_reg[3]_0 (grp_depthwise_conv2d_fix_1_fu_450_n_35),
        .\add_ln48_reg_1549_pp0_iter2_reg_reg[4]_0 (grp_depthwise_conv2d_fix_1_fu_450_n_36),
        .\add_ln48_reg_1549_pp0_iter2_reg_reg[5]_0 (grp_depthwise_conv2d_fix_1_fu_450_n_37),
        .\add_ln48_reg_1549_pp0_iter2_reg_reg[6]_0 (grp_depthwise_conv2d_fix_1_fu_450_n_38),
        .\add_ln48_reg_1549_pp0_iter2_reg_reg[7]_0 (grp_depthwise_conv2d_fix_1_fu_450_n_39),
        .\add_ln48_reg_1549_pp0_iter2_reg_reg[8]_0 (grp_depthwise_conv2d_fix_1_fu_450_n_40),
        .\ap_CS_fsm_reg[1]_0 ({grp_depthwise_conv2d_fix_1_fu_450_n_43,grp_depthwise_conv2d_fix_1_fu_450_n_44}),
        .\ap_CS_fsm_reg[4]_0 (grp_depthwise_conv2d_fix_1_fu_450_n_45),
        .\ap_CS_fsm_reg[6]_0 (grp_depthwise_conv2d_fix_1_fu_450_n_46),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg_0(grp_depthwise_conv2d_fix_1_fu_450_n_5),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_depthwise_conv2d_fix_1_fu_450_ap_start_reg(grp_depthwise_conv2d_fix_1_fu_450_ap_start_reg),
        .grp_depthwise_conv2d_fix_1_fu_450_input_r_address0(grp_depthwise_conv2d_fix_1_fu_450_input_r_address0),
        .grp_depthwise_conv2d_fix_1_fu_450_input_r_address1(grp_depthwise_conv2d_fix_1_fu_450_input_r_address1),
        .grp_depthwise_conv2d_fix_1_fu_450_input_r_ce0(grp_depthwise_conv2d_fix_1_fu_450_input_r_ce0),
        .grp_depthwise_conv2d_fix_1_fu_450_input_r_ce1(grp_depthwise_conv2d_fix_1_fu_450_input_r_ce1),
        .input_data_data_V_0_ack_out(input_data_data_V_0_ack_out),
        .mul_ln40_11_reg_1564_reg_0({grp_depthwise_conv2d_fix_1_fu_450_kernel_q1[15],grp_depthwise_conv2d_fix_1_fu_450_kernel_q1[13:0]}),
        .output_r_address0(grp_depthwise_conv2d_fix_1_fu_450_output_r_address0),
        .q0(MemBank_B_q0),
        .q1(MemBank_B_q1),
        .ram_reg_0(grp_depthwise_conv2d_fix_2_fu_426_output_r_address0[8:0]),
        .ram_reg_0_0(grp_depthwise_conv2d_fix_fu_474_output_r_address0[8:0]),
        .ram_reg_0_1(MemBank_A_U_n_8),
        .ram_reg_0_i_23(MemBank_B_U_n_55),
        .ram_reg_0_i_23_0(ap_CS_fsm_pp0_stage4),
        .ram_reg_0_i_23_1(grp_depthwise_conv2d_fix_2_fu_426_n_9),
        .ram_reg_2(MemBank_A_U_n_6),
        .ram_reg_2_0(grp_depthwise_conv2d_fix_fu_474_n_21),
        .ram_reg_2_1(MemBank_A_U_n_10),
        .ram_reg_2_2(grp_up_sampling2d_fix16_fu_551_n_8),
        .ram_reg_7(MemBank_A_U_n_7),
        .ram_reg_7_0(grp_depthwise_conv2d_fix_2_fu_426_n_7),
        .ram_reg_7_1(grp_depthwise_conv2d_fix_2_fu_426_output_r_d0),
        .ram_reg_7_2(grp_depthwise_conv2d_fix_fu_474_output_r_d0));
  FDRE #(
    .INIT(1'b0)) 
    grp_depthwise_conv2d_fix_1_fu_450_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_depthwise_conv2d_fix_1_fu_450_n_46),
        .Q(grp_depthwise_conv2d_fix_1_fu_450_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv2d_fix_2 grp_depthwise_conv2d_fix_2_fu_426
       (.ADDRARDADDR(grp_depthwise_conv2d_fix_2_fu_426_kernel_address0),
        .ADDRBWRADDR(MemBank_B_address1[13:11]),
        .B({grp_depthwise_conv2d_fix_2_fu_426_kernel_q0[15],grp_depthwise_conv2d_fix_2_fu_426_kernel_q0[13:0]}),
        .D({ap_NS_fsm[38:37],ap_NS_fsm[14:13]}),
        .Q({ap_CS_fsm_state38,\ap_CS_fsm_reg_n_5_[36] ,ap_CS_fsm_state30,ap_CS_fsm_state22,ap_CS_fsm_state14,\ap_CS_fsm_reg_n_5_[12] ,ap_CS_fsm_state6}),
        .SeparableConv2D_1_w_s_ce0(SeparableConv2D_1_w_s_ce0),
        .SeparableConv2D_1_w_s_ce1(SeparableConv2D_1_w_s_ce1),
        .SeparableConv2D_4_w_s_ce0(SeparableConv2D_4_w_s_ce0),
        .SeparableConv2D_4_w_s_ce1(SeparableConv2D_4_w_s_ce1),
        .\add_ln24_7_reg_1411_reg[7]_0 (grp_depthwise_conv2d_fix_2_fu_426_kernel_address1),
        .add_ln40_8_reg_1548_reg_0({grp_depthwise_conv2d_fix_2_fu_426_input_r_address0[13:12],grp_depthwise_conv2d_fix_2_fu_426_input_r_address0[10]}),
        .\add_ln48_reg_1563_pp0_iter2_reg_reg[11]_0 (grp_depthwise_conv2d_fix_2_fu_426_n_59),
        .\add_ln48_reg_1563_pp0_iter2_reg_reg[9]_0 (grp_depthwise_conv2d_fix_2_fu_426_n_46),
        .\ap_CS_fsm_reg[13] (grp_depthwise_conv2d_fix_2_fu_426_n_7),
        .\ap_CS_fsm_reg[21] (grp_depthwise_conv2d_fix_2_fu_426_n_32),
        .\ap_CS_fsm_reg[21]_0 (grp_depthwise_conv2d_fix_2_fu_426_n_33),
        .\ap_CS_fsm_reg[21]_1 (grp_depthwise_conv2d_fix_2_fu_426_n_34),
        .\ap_CS_fsm_reg[21]_2 (grp_depthwise_conv2d_fix_2_fu_426_n_35),
        .\ap_CS_fsm_reg[21]_3 (grp_depthwise_conv2d_fix_2_fu_426_n_36),
        .\ap_CS_fsm_reg[21]_4 (grp_depthwise_conv2d_fix_2_fu_426_n_37),
        .\ap_CS_fsm_reg[21]_5 (grp_depthwise_conv2d_fix_2_fu_426_n_38),
        .\ap_CS_fsm_reg[21]_6 (grp_depthwise_conv2d_fix_2_fu_426_n_39),
        .\ap_CS_fsm_reg[21]_7 (grp_depthwise_conv2d_fix_2_fu_426_n_40),
        .\ap_CS_fsm_reg[21]_8 (grp_depthwise_conv2d_fix_2_fu_426_n_41),
        .\ap_CS_fsm_reg[21]_9 (grp_depthwise_conv2d_fix_2_fu_426_n_42),
        .\ap_CS_fsm_reg[37] (grp_depthwise_conv2d_fix_2_fu_426_n_17),
        .\ap_CS_fsm_reg[3]_0 (grp_depthwise_conv2d_fix_2_fu_426_n_16),
        .\ap_CS_fsm_reg[5]_0 (ap_CS_fsm_pp0_stage4),
        .\ap_CS_fsm_reg[5]_1 (grp_depthwise_conv2d_fix_2_fu_426_n_18),
        .\ap_CS_fsm_reg[5]_10 (grp_depthwise_conv2d_fix_2_fu_426_n_30),
        .\ap_CS_fsm_reg[5]_11 (grp_depthwise_conv2d_fix_2_fu_426_n_31),
        .\ap_CS_fsm_reg[5]_2 (grp_depthwise_conv2d_fix_2_fu_426_n_22),
        .\ap_CS_fsm_reg[5]_3 (grp_depthwise_conv2d_fix_2_fu_426_n_23),
        .\ap_CS_fsm_reg[5]_4 (grp_depthwise_conv2d_fix_2_fu_426_n_24),
        .\ap_CS_fsm_reg[5]_5 (grp_depthwise_conv2d_fix_2_fu_426_n_25),
        .\ap_CS_fsm_reg[5]_6 (grp_depthwise_conv2d_fix_2_fu_426_n_26),
        .\ap_CS_fsm_reg[5]_7 (grp_depthwise_conv2d_fix_2_fu_426_n_27),
        .\ap_CS_fsm_reg[5]_8 (grp_depthwise_conv2d_fix_2_fu_426_n_28),
        .\ap_CS_fsm_reg[5]_9 (grp_depthwise_conv2d_fix_2_fu_426_n_29),
        .\ap_CS_fsm_reg[6]_0 (grp_depthwise_conv2d_fix_2_fu_426_n_60),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg_0(grp_depthwise_conv2d_fix_2_fu_426_n_9),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_depthwise_conv2d_fix_1_fu_450_input_r_address0(grp_depthwise_conv2d_fix_1_fu_450_input_r_address0[9:0]),
        .grp_depthwise_conv2d_fix_1_fu_450_input_r_address1(grp_depthwise_conv2d_fix_1_fu_450_input_r_address1),
        .grp_depthwise_conv2d_fix_1_fu_450_input_r_ce0(grp_depthwise_conv2d_fix_1_fu_450_input_r_ce0),
        .grp_depthwise_conv2d_fix_2_fu_426_ap_start_reg(grp_depthwise_conv2d_fix_2_fu_426_ap_start_reg),
        .grp_depthwise_conv2d_fix_fu_474_input_r_address0(grp_depthwise_conv2d_fix_fu_474_input_r_address0),
        .mul_ln40_4_reg_1578_reg_0({grp_depthwise_conv2d_fix_2_fu_426_kernel_q1[15],grp_depthwise_conv2d_fix_2_fu_426_kernel_q1[13:0]}),
        .output_r_address0({grp_depthwise_conv2d_fix_2_fu_426_output_r_address0[13:12],grp_depthwise_conv2d_fix_2_fu_426_output_r_address0[10],grp_depthwise_conv2d_fix_2_fu_426_output_r_address0[8:0]}),
        .output_r_d0(grp_depthwise_conv2d_fix_2_fu_426_output_r_d0),
        .q0(MemBank_B_q0),
        .q1(MemBank_B_q1),
        .ram_reg_0(MemBank_A_U_n_7),
        .ram_reg_0_0(MemBank_A_U_n_8),
        .ram_reg_0_1(MemBank_B_U_n_56),
        .ram_reg_0_2(grp_depthwise_conv2d_fix_1_fu_450_n_45),
        .ram_reg_0_3(grp_depthwise_conv2d_fix_fu_474_n_20),
        .ram_reg_0_4(grp_max_pooling2d_fix16_fu_506_n_28),
        .ram_reg_0_5(grp_max_pooling2d_fix16_fu_506_n_29),
        .ram_reg_0_6(grp_max_pooling2d_fix16_fu_506_n_30),
        .ram_reg_0_7(grp_depthwise_conv2d_fix_1_fu_450_output_r_address0[9]),
        .ram_reg_0_8({grp_depthwise_conv2d_fix_fu_474_output_r_address0[13],grp_depthwise_conv2d_fix_fu_474_output_r_address0[9]}),
        .ram_reg_0_i_40(MemBank_B_U_n_55));
  FDRE #(
    .INIT(1'b0)) 
    grp_depthwise_conv2d_fix_2_fu_426_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_depthwise_conv2d_fix_2_fu_426_n_60),
        .Q(grp_depthwise_conv2d_fix_2_fu_426_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_depthwise_conv2d_fix grp_depthwise_conv2d_fix_fu_474
       (.ADDRARDADDR(grp_depthwise_conv2d_fix_fu_474_n_24),
        .ADDRBWRADDR(MemBank_B_address1[0]),
        .D(ap_NS_fsm[6:5]),
        .Q({ap_CS_fsm_state18,ap_CS_fsm_state10,ap_CS_fsm_state6,ap_CS_fsm_state5}),
        .\add_ln40_10_reg_1675_reg[1]_0 (grp_depthwise_conv2d_fix_fu_474_n_11),
        .\add_ln40_10_reg_1675_reg[2]_0 (grp_depthwise_conv2d_fix_fu_474_n_12),
        .\add_ln40_10_reg_1675_reg[3]_0 (grp_depthwise_conv2d_fix_fu_474_n_13),
        .\add_ln40_10_reg_1675_reg[4]_0 (grp_depthwise_conv2d_fix_fu_474_n_14),
        .\add_ln40_10_reg_1675_reg[5]_0 (grp_depthwise_conv2d_fix_fu_474_n_15),
        .\add_ln40_10_reg_1675_reg[6]_0 (grp_depthwise_conv2d_fix_fu_474_n_16),
        .\add_ln40_10_reg_1675_reg[7]_0 (grp_depthwise_conv2d_fix_fu_474_n_17),
        .\add_ln40_10_reg_1675_reg[8]_0 (grp_depthwise_conv2d_fix_fu_474_n_18),
        .\add_ln40_10_reg_1675_reg[9]_0 (grp_depthwise_conv2d_fix_fu_474_n_19),
        .\ap_CS_fsm_reg[17] (grp_depthwise_conv2d_fix_fu_474_n_20),
        .\ap_CS_fsm_reg[3]_0 (grp_depthwise_conv2d_fix_fu_474_n_5),
        .\ap_CS_fsm_reg[4]_0 (grp_depthwise_conv2d_fix_fu_474_n_36),
        .\ap_CS_fsm_reg[5]_0 (grp_depthwise_conv2d_fix_fu_474_n_6),
        .\ap_CS_fsm_reg[5]_1 (grp_depthwise_conv2d_fix_fu_474_n_8),
        .\ap_CS_fsm_reg[5]_2 (grp_depthwise_conv2d_fix_fu_474_n_9),
        .\ap_CS_fsm_reg[5]_3 (grp_depthwise_conv2d_fix_fu_474_n_21),
        .\ap_CS_fsm_reg[7] (grp_depthwise_conv2d_fix_fu_474_n_7),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_depthwise_conv2d_fix_1_fu_450_input_r_address0(grp_depthwise_conv2d_fix_1_fu_450_input_r_address0[10]),
        .grp_depthwise_conv2d_fix_1_fu_450_input_r_ce1(grp_depthwise_conv2d_fix_1_fu_450_input_r_ce1),
        .grp_depthwise_conv2d_fix_fu_474_ap_start_reg(grp_depthwise_conv2d_fix_fu_474_ap_start_reg),
        .grp_depthwise_conv2d_fix_fu_474_input_r_address0(grp_depthwise_conv2d_fix_fu_474_input_r_address0),
        .grp_max_pooling2d_fix16_fu_506_input_r_address1(grp_max_pooling2d_fix16_fu_506_input_r_address1),
        .output_r_address0({grp_depthwise_conv2d_fix_fu_474_output_r_address0[13],grp_depthwise_conv2d_fix_fu_474_output_r_address0[9:0]}),
        .output_r_d0(grp_depthwise_conv2d_fix_fu_474_output_r_d0),
        .q0(MemBank_B_q0),
        .q1(MemBank_B_q1),
        .ram_reg_0(MemBank_A_U_n_8),
        .ram_reg_0_0(grp_depthwise_conv2d_fix_1_fu_450_n_5),
        .ram_reg_0_1(grp_pointwise_conv2d_fix_1_fu_482_n_54),
        .ram_reg_0_10(grp_depthwise_conv2d_fix_2_fu_426_n_17),
        .ram_reg_0_11(grp_depthwise_conv2d_fix_2_fu_426_input_r_address0[10]),
        .ram_reg_0_12(grp_depthwise_conv2d_fix_2_fu_426_n_32),
        .ram_reg_0_13(grp_depthwise_conv2d_fix_2_fu_426_n_33),
        .ram_reg_0_14(grp_depthwise_conv2d_fix_2_fu_426_n_34),
        .ram_reg_0_15(grp_depthwise_conv2d_fix_2_fu_426_n_35),
        .ram_reg_0_16(grp_depthwise_conv2d_fix_2_fu_426_n_36),
        .ram_reg_0_17(grp_depthwise_conv2d_fix_2_fu_426_n_37),
        .ram_reg_0_18(grp_depthwise_conv2d_fix_2_fu_426_n_38),
        .ram_reg_0_19(grp_depthwise_conv2d_fix_2_fu_426_n_39),
        .ram_reg_0_2(MemBank_A_U_n_7),
        .ram_reg_0_20(grp_depthwise_conv2d_fix_2_fu_426_n_40),
        .ram_reg_0_21(grp_depthwise_conv2d_fix_2_fu_426_n_41),
        .ram_reg_0_22(MemBank_A_U_n_9),
        .ram_reg_0_23(grp_pointwise_conv2d_fix_1_fu_482_n_41),
        .ram_reg_0_24(grp_padding2d_fix16_fu_527_n_22),
        .ram_reg_0_25(grp_up_sampling2d_fix16_fu_551_n_40),
        .ram_reg_0_26(grp_depthwise_conv2d_fix_2_fu_426_output_r_address0[10]),
        .ram_reg_0_27(grp_depthwise_conv2d_fix_1_fu_450_output_r_address0[10]),
        .ram_reg_0_3(grp_depthwise_conv2d_fix_2_fu_426_n_16),
        .ram_reg_0_4(MemBank_B_U_n_57),
        .ram_reg_0_5(MemBank_B_U_n_53),
        .ram_reg_0_6(grp_max_pooling2d_fix16_fu_506_n_27),
        .ram_reg_0_7(grp_up_sampling2d_fix16_fu_551_n_14),
        .ram_reg_0_8(MemBank_B_U_n_59),
        .ram_reg_0_9(grp_pointwise_conv2d_fix_3_fu_488_n_28));
  FDRE #(
    .INIT(1'b0)) 
    grp_depthwise_conv2d_fix_fu_474_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_depthwise_conv2d_fix_fu_474_n_36),
        .Q(grp_depthwise_conv2d_fix_fu_474_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_max_pooling2d_fix16 grp_max_pooling2d_fix16_fu_506
       (.ADDRARDADDR(grp_max_pooling2d_fix16_fu_506_n_12),
        .ADDRBWRADDR(MemBank_B_address1[10:1]),
        .D({ap_NS_fsm[18:17],ap_NS_fsm[10:9]}),
        .MemBank_B_ce1(MemBank_B_ce1),
        .P(grp_max_pooling2d_fix16_fu_506_output_r_address0),
        .Q({\ap_CS_fsm_reg_n_5_[39] ,ap_CS_fsm_state18,\ap_CS_fsm_reg_n_5_[16] ,ap_CS_fsm_state10,\ap_CS_fsm_reg_n_5_[8] ,ap_CS_fsm_state6,\ap_CS_fsm_reg_n_5_[1] }),
        .add_ln26_1_reg_830_reg_0(grp_max_pooling2d_fix16_fu_506_n_28),
        .add_ln26_1_reg_830_reg_1(grp_max_pooling2d_fix16_fu_506_n_29),
        .add_ln26_1_reg_830_reg_2(grp_max_pooling2d_fix16_fu_506_n_30),
        .add_ln34_reg_937_reg_0(grp_max_pooling2d_fix16_fu_506_n_45),
        .add_ln34_reg_937_reg_1(grp_max_pooling2d_fix16_fu_506_n_46),
        .add_ln34_reg_937_reg_2(grp_max_pooling2d_fix16_fu_506_n_47),
        .add_ln34_reg_937_reg_3(grp_max_pooling2d_fix16_fu_506_n_48),
        .add_ln34_reg_937_reg_4(grp_max_pooling2d_fix16_fu_506_n_49),
        .add_ln34_reg_937_reg_5(grp_max_pooling2d_fix16_fu_506_n_50),
        .add_ln34_reg_937_reg_6(grp_max_pooling2d_fix16_fu_506_n_51),
        .add_ln34_reg_937_reg_7(grp_max_pooling2d_fix16_fu_506_n_52),
        .add_ln34_reg_937_reg_8(grp_max_pooling2d_fix16_fu_506_n_53),
        .add_ln34_reg_937_reg_9(grp_max_pooling2d_fix16_fu_506_n_54),
        .\ap_CS_fsm_reg[39] (grp_max_pooling2d_fix16_fu_506_n_44),
        .\ap_CS_fsm_reg[3]_0 (grp_max_pooling2d_fix16_fu_506_n_31),
        .\ap_CS_fsm_reg[3]_1 (grp_max_pooling2d_fix16_fu_506_n_32),
        .\ap_CS_fsm_reg[3]_10 (grp_max_pooling2d_fix16_fu_506_n_41),
        .\ap_CS_fsm_reg[3]_11 (grp_max_pooling2d_fix16_fu_506_n_42),
        .\ap_CS_fsm_reg[3]_12 (grp_max_pooling2d_fix16_fu_506_n_43),
        .\ap_CS_fsm_reg[3]_2 (grp_max_pooling2d_fix16_fu_506_n_33),
        .\ap_CS_fsm_reg[3]_3 (grp_max_pooling2d_fix16_fu_506_n_34),
        .\ap_CS_fsm_reg[3]_4 (grp_max_pooling2d_fix16_fu_506_n_35),
        .\ap_CS_fsm_reg[3]_5 (grp_max_pooling2d_fix16_fu_506_n_36),
        .\ap_CS_fsm_reg[3]_6 (grp_max_pooling2d_fix16_fu_506_n_37),
        .\ap_CS_fsm_reg[3]_7 (grp_max_pooling2d_fix16_fu_506_n_38),
        .\ap_CS_fsm_reg[3]_8 (grp_max_pooling2d_fix16_fu_506_n_39),
        .\ap_CS_fsm_reg[3]_9 (grp_max_pooling2d_fix16_fu_506_n_40),
        .\ap_CS_fsm_reg[5]_0 (ap_CS_fsm_pp0_stage3),
        .\ap_CS_fsm_reg[6]_0 (grp_max_pooling2d_fix16_fu_506_n_71),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter11_reg(grp_max_pooling2d_fix16_fu_506_n_27),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .d0({grp_max_pooling2d_fix16_fu_506_n_55,grp_max_pooling2d_fix16_fu_506_n_56,grp_max_pooling2d_fix16_fu_506_n_57,grp_max_pooling2d_fix16_fu_506_n_58,grp_max_pooling2d_fix16_fu_506_n_59,grp_max_pooling2d_fix16_fu_506_n_60,grp_max_pooling2d_fix16_fu_506_n_61,grp_max_pooling2d_fix16_fu_506_n_62,grp_max_pooling2d_fix16_fu_506_n_63,grp_max_pooling2d_fix16_fu_506_n_64,grp_max_pooling2d_fix16_fu_506_n_65,grp_max_pooling2d_fix16_fu_506_n_66,grp_max_pooling2d_fix16_fu_506_n_67,grp_max_pooling2d_fix16_fu_506_n_68,grp_max_pooling2d_fix16_fu_506_n_69,grp_max_pooling2d_fix16_fu_506_n_70}),
        .grp_max_pooling2d_fix16_fu_506_ap_start_reg(grp_max_pooling2d_fix16_fu_506_ap_start_reg),
        .grp_max_pooling2d_fix16_fu_506_output_r_ce0(grp_max_pooling2d_fix16_fu_506_output_r_ce0),
        .grp_padding2d_fix16_fu_527_output_r_address0(grp_padding2d_fix16_fu_527_output_r_address0),
        .grp_padding2d_fix16_fu_527_output_r_ce0(grp_padding2d_fix16_fu_527_output_r_ce0),
        .grp_pointwise_conv2d_fix_4_fu_500_output_r_address0({grp_pointwise_conv2d_fix_4_fu_500_output_r_address0[13],grp_pointwise_conv2d_fix_4_fu_500_output_r_address0[9:0]}),
        .icmp_ln19_reg_729_pp0_iter4_reg(icmp_ln19_reg_729_pp0_iter4_reg),
        .input_r_address0(grp_pointwise_conv2d_fix_4_fu_500_input_r_address0[9:0]),
        .input_r_ce0(grp_pointwise_conv2d_fix_4_fu_500_input_r_ce0),
        .output_r_ce0(grp_pointwise_conv2d_fix_4_fu_500_output_r_ce0),
        .q0(MemBank_B_q0),
        .q1(MemBank_B_q1),
        .ram_reg_0(MemBank_A_U_n_6),
        .ram_reg_0_0(grp_depthwise_conv2d_fix_fu_474_n_6),
        .ram_reg_0_1(MemBank_B_U_n_57),
        .ram_reg_0_10(grp_depthwise_conv2d_fix_fu_474_n_13),
        .ram_reg_0_11(grp_depthwise_conv2d_fix_fu_474_n_14),
        .ram_reg_0_12(grp_depthwise_conv2d_fix_fu_474_n_15),
        .ram_reg_0_13(grp_depthwise_conv2d_fix_fu_474_n_16),
        .ram_reg_0_14(grp_depthwise_conv2d_fix_fu_474_n_17),
        .ram_reg_0_15(grp_depthwise_conv2d_fix_fu_474_n_18),
        .ram_reg_0_16(grp_depthwise_conv2d_fix_fu_474_n_19),
        .ram_reg_0_17(grp_depthwise_conv2d_fix_2_fu_426_n_42),
        .ram_reg_0_18(grp_depthwise_conv2d_fix_fu_474_n_20),
        .ram_reg_0_19(MemBank_B_U_n_54),
        .ram_reg_0_2(grp_up_sampling2d_fix16_fu_551_n_23),
        .ram_reg_0_20(grp_padding2d_fix16_fu_527_input_r_address0[9:0]),
        .ram_reg_0_21(MemBank_A_U_n_10),
        .ram_reg_0_22(grp_depthwise_conv2d_fix_1_fu_450_n_14),
        .ram_reg_0_23(grp_up_sampling2d_fix16_fu_551_n_24),
        .ram_reg_0_24(grp_depthwise_conv2d_fix_1_fu_450_n_15),
        .ram_reg_0_25(grp_up_sampling2d_fix16_fu_551_n_25),
        .ram_reg_0_3(MemBank_A_U_n_11),
        .ram_reg_0_4(grp_pointwise_conv2d_fix_2_fu_494_n_47),
        .ram_reg_0_5(MemBank_A_U_n_8),
        .ram_reg_0_6(grp_depthwise_conv2d_fix_fu_474_n_9),
        .ram_reg_0_7(grp_depthwise_conv2d_fix_2_fu_426_n_31),
        .ram_reg_0_8(grp_depthwise_conv2d_fix_fu_474_n_11),
        .ram_reg_0_9(grp_depthwise_conv2d_fix_fu_474_n_12),
        .ram_reg_1(grp_depthwise_conv2d_fix_1_fu_450_n_16),
        .ram_reg_1_0(grp_up_sampling2d_fix16_fu_551_n_26),
        .ram_reg_1_1(grp_depthwise_conv2d_fix_1_fu_450_n_17),
        .ram_reg_1_2(grp_up_sampling2d_fix16_fu_551_n_27),
        .ram_reg_2(grp_depthwise_conv2d_fix_1_fu_450_n_18),
        .ram_reg_2_0(grp_up_sampling2d_fix16_fu_551_n_28),
        .ram_reg_2_1(grp_depthwise_conv2d_fix_1_fu_450_n_19),
        .ram_reg_2_2(grp_up_sampling2d_fix16_fu_551_n_29),
        .ram_reg_3(grp_depthwise_conv2d_fix_1_fu_450_n_20),
        .ram_reg_3_0(grp_up_sampling2d_fix16_fu_551_n_30),
        .ram_reg_3_1(grp_depthwise_conv2d_fix_1_fu_450_n_21),
        .ram_reg_3_2(grp_up_sampling2d_fix16_fu_551_n_31),
        .ram_reg_4(grp_depthwise_conv2d_fix_1_fu_450_n_22),
        .ram_reg_4_0(grp_up_sampling2d_fix16_fu_551_n_32),
        .ram_reg_4_1(grp_depthwise_conv2d_fix_1_fu_450_n_23),
        .ram_reg_4_2(grp_up_sampling2d_fix16_fu_551_n_33),
        .ram_reg_5(grp_depthwise_conv2d_fix_1_fu_450_n_24),
        .ram_reg_5_0(grp_up_sampling2d_fix16_fu_551_n_34),
        .ram_reg_5_1(grp_depthwise_conv2d_fix_1_fu_450_n_25),
        .ram_reg_5_2(grp_up_sampling2d_fix16_fu_551_n_35),
        .ram_reg_6(grp_depthwise_conv2d_fix_1_fu_450_n_26),
        .ram_reg_6_0(grp_up_sampling2d_fix16_fu_551_n_36),
        .ram_reg_6_1(grp_depthwise_conv2d_fix_1_fu_450_n_27),
        .ram_reg_6_2(grp_up_sampling2d_fix16_fu_551_n_37),
        .ram_reg_7(grp_depthwise_conv2d_fix_1_fu_450_n_28),
        .ram_reg_7_0(grp_up_sampling2d_fix16_fu_551_n_38),
        .ram_reg_7_1(grp_depthwise_conv2d_fix_1_fu_450_n_29),
        .ram_reg_7_2(grp_up_sampling2d_fix16_fu_551_n_39),
        .\reg_234_reg[15]_0 (p_0_in),
        .\select_ln29_1_reg_884_reg[0]_0 (grp_max_pooling2d_fix16_fu_506_input_r_address1));
  FDRE #(
    .INIT(1'b0)) 
    grp_max_pooling2d_fix16_fu_506_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_max_pooling2d_fix16_fu_506_n_71),
        .Q(grp_max_pooling2d_fix16_fu_506_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_padding2d_fix16 grp_padding2d_fix16_fu_527
       (.D({ap_NS_fsm[36:35],ap_NS_fsm[28:27],ap_NS_fsm[20:19],ap_NS_fsm[12:11],ap_NS_fsm[4:3]}),
        .P(grp_max_pooling2d_fix16_fu_506_output_r_address0),
        .Q({\ap_CS_fsm_reg_n_5_[39] ,ap_CS_fsm_state36,\ap_CS_fsm_reg_n_5_[34] ,ap_CS_fsm_state28,\ap_CS_fsm_reg_n_5_[26] ,ap_CS_fsm_state20,\ap_CS_fsm_reg_n_5_[18] ,ap_CS_fsm_state12,\ap_CS_fsm_reg_n_5_[10] ,sel00,ap_CS_fsm_state4,\ap_CS_fsm_reg_n_5_[2] }),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0_reg_0(grp_padding2d_fix16_fu_527_n_21),
        .ap_enable_reg_pp1_iter2_reg_0(grp_padding2d_fix16_fu_527_n_5),
        .ap_enable_reg_pp1_iter2_reg_1(grp_padding2d_fix16_fu_527_n_6),
        .ap_enable_reg_pp1_iter2_reg_10(grp_padding2d_fix16_fu_527_n_15),
        .ap_enable_reg_pp1_iter2_reg_11(grp_padding2d_fix16_fu_527_n_16),
        .ap_enable_reg_pp1_iter2_reg_12(grp_padding2d_fix16_fu_527_n_17),
        .ap_enable_reg_pp1_iter2_reg_13(grp_padding2d_fix16_fu_527_n_18),
        .ap_enable_reg_pp1_iter2_reg_14(grp_padding2d_fix16_fu_527_n_19),
        .ap_enable_reg_pp1_iter2_reg_15(grp_padding2d_fix16_fu_527_n_20),
        .ap_enable_reg_pp1_iter2_reg_2(grp_padding2d_fix16_fu_527_n_7),
        .ap_enable_reg_pp1_iter2_reg_3(grp_padding2d_fix16_fu_527_n_8),
        .ap_enable_reg_pp1_iter2_reg_4(grp_padding2d_fix16_fu_527_n_9),
        .ap_enable_reg_pp1_iter2_reg_5(grp_padding2d_fix16_fu_527_n_10),
        .ap_enable_reg_pp1_iter2_reg_6(grp_padding2d_fix16_fu_527_n_11),
        .ap_enable_reg_pp1_iter2_reg_7(grp_padding2d_fix16_fu_527_n_12),
        .ap_enable_reg_pp1_iter2_reg_8(grp_padding2d_fix16_fu_527_n_13),
        .ap_enable_reg_pp1_iter2_reg_9(grp_padding2d_fix16_fu_527_n_14),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_padding2d_fix16_fu_527_ap_start_reg(grp_padding2d_fix16_fu_527_ap_start_reg),
        .grp_padding2d_fix16_fu_527_ap_start_reg0(grp_padding2d_fix16_fu_527_ap_start_reg0),
        .grp_padding2d_fix16_fu_527_ap_start_reg_reg(grp_padding2d_fix16_fu_527_n_36),
        .grp_padding2d_fix16_fu_527_output_r_address0(grp_padding2d_fix16_fu_527_output_r_address0),
        .grp_padding2d_fix16_fu_527_output_r_ce0(grp_padding2d_fix16_fu_527_output_r_ce0),
        .grp_padding2d_fix16_fu_527_output_r_we0(grp_padding2d_fix16_fu_527_output_r_we0),
        .\i_count_2_reg_289_reg[10]_0 (grp_padding2d_fix16_fu_527_n_22),
        .\i_count_2_reg_289_reg[11]_0 (grp_padding2d_fix16_fu_527_n_34),
        .\i_count_2_reg_289_reg[13]_0 (grp_padding2d_fix16_fu_527_n_35),
        .input_r_address0({grp_padding2d_fix16_fu_527_input_r_address0[12],grp_padding2d_fix16_fu_527_input_r_address0[9:0]}),
        .input_r_q0(MemBank_A_q0),
        .ram_reg_0(grp_pointwise_conv2d_fix_4_fu_500_n_37),
        .ram_reg_0_0(grp_pointwise_conv2d_fix_4_fu_500_n_38),
        .ram_reg_0_1(grp_max_pooling2d_fix16_fu_506_n_44),
        .ram_reg_0_2({grp_pointwise_conv2d_fix_4_fu_500_input_r_address0[13],grp_pointwise_conv2d_fix_4_fu_500_input_r_address0[11:10]}),
        .ram_reg_0_3(MemBank_A_U_n_6),
        .ram_reg_0_4(grp_pointwise_conv2d_fix_1_fu_482_n_30),
        .ram_reg_1(grp_pointwise_conv2d_fix_4_fu_500_n_35),
        .ram_reg_1_0(grp_pointwise_conv2d_fix_4_fu_500_n_36),
        .ram_reg_2(grp_pointwise_conv2d_fix_4_fu_500_n_33),
        .ram_reg_2_0(grp_pointwise_conv2d_fix_4_fu_500_n_34),
        .ram_reg_3(grp_pointwise_conv2d_fix_4_fu_500_n_31),
        .ram_reg_3_0(grp_pointwise_conv2d_fix_4_fu_500_n_32),
        .ram_reg_4(grp_pointwise_conv2d_fix_4_fu_500_n_29),
        .ram_reg_4_0(grp_pointwise_conv2d_fix_4_fu_500_n_30),
        .ram_reg_5(grp_pointwise_conv2d_fix_4_fu_500_n_27),
        .ram_reg_5_0(grp_pointwise_conv2d_fix_4_fu_500_n_28),
        .ram_reg_6(grp_pointwise_conv2d_fix_4_fu_500_n_25),
        .ram_reg_6_0(grp_pointwise_conv2d_fix_4_fu_500_n_26),
        .ram_reg_7(grp_pointwise_conv2d_fix_4_fu_500_n_23),
        .ram_reg_7_0(MemBank_B_U_n_54),
        .ram_reg_7_1(grp_pointwise_conv2d_fix_4_fu_500_n_24));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    grp_padding2d_fix16_fu_527_ap_start_reg_i_2
       (.I0(\ap_CS_fsm_reg_n_5_[26] ),
        .I1(\ap_CS_fsm_reg_n_5_[18] ),
        .I2(\ap_CS_fsm_reg_n_5_[10] ),
        .I3(\ap_CS_fsm_reg_n_5_[34] ),
        .I4(\ap_CS_fsm_reg_n_5_[2] ),
        .O(grp_padding2d_fix16_fu_527_ap_start_reg0));
  FDRE #(
    .INIT(1'b0)) 
    grp_padding2d_fix16_fu_527_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_padding2d_fix16_fu_527_n_36),
        .Q(grp_padding2d_fix16_fu_527_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_1 grp_pointwise_conv2d_fix_1_fu_482
       (.D(ap_NS_fsm[16:15]),
        .Q({\ap_CS_fsm_reg_n_5_[39] ,\ap_CS_fsm_reg_n_5_[31] ,\ap_CS_fsm_reg_n_5_[23] ,ap_CS_fsm_state16,ap_CS_fsm_state15,ap_CS_fsm_state6}),
        .add_ln39_1_reg_1639_reg_0({grp_pointwise_conv2d_fix_1_fu_482_input_r_address0[11],grp_pointwise_conv2d_fix_1_fu_482_input_r_address0[9:6],grp_pointwise_conv2d_fix_1_fu_482_input_r_address0[4:0]}),
        .add_ln39_1_reg_1639_reg_1(grp_pointwise_conv2d_fix_1_fu_482_n_41),
        .\add_ln47_1_reg_1690_reg[10]_0 (grp_pointwise_conv2d_fix_1_fu_482_n_42),
        .\add_ln47_1_reg_1690_reg[11]_0 ({grp_pointwise_conv2d_fix_1_fu_482_output_r_address0[13],grp_pointwise_conv2d_fix_1_fu_482_output_r_address0[8:2],grp_pointwise_conv2d_fix_1_fu_482_output_r_address0[0]}),
        .\add_ln47_1_reg_1690_reg[9]_0 (grp_pointwise_conv2d_fix_1_fu_482_n_52),
        .\add_ln48_reg_1563_pp0_iter2_reg_reg[13] (grp_pointwise_conv2d_fix_1_fu_482_n_30),
        .\ap_CS_fsm_reg[14] (grp_pointwise_conv2d_fix_1_fu_482_n_56),
        .\ap_CS_fsm_reg[15] (grp_pointwise_conv2d_fix_1_fu_482_n_10),
        .\ap_CS_fsm_reg[15]_0 (grp_pointwise_conv2d_fix_1_fu_482_n_53),
        .\ap_CS_fsm_reg[15]_1 (grp_pointwise_conv2d_fix_1_fu_482_n_55),
        .\ap_CS_fsm_reg[39] (grp_pointwise_conv2d_fix_1_fu_482_n_29),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter3_reg_0(grp_pointwise_conv2d_fix_1_fu_482_n_54),
        .ap_enable_reg_pp1_iter7_reg_r_0(grp_pointwise_conv2d_fix_1_fu_482_n_6),
        .ap_enable_reg_pp1_iter9_reg_r_0(grp_pointwise_conv2d_fix_1_fu_482_n_7),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\buffer_reg_1683_reg[11]_0 (grp_pointwise_conv2d_fix_1_fu_482_n_26),
        .\buffer_reg_1683_reg[13]_0 (grp_pointwise_conv2d_fix_1_fu_482_n_25),
        .\buffer_reg_1683_reg[15]_0 (grp_pointwise_conv2d_fix_1_fu_482_n_12),
        .\buffer_reg_1683_reg[22]_0 ({buffer_reg_1683[22],buffer_reg_1683[14],buffer_reg_1683[12],buffer_reg_1683[10:6],buffer_reg_1683[4],buffer_reg_1683[2:0]}),
        .\buffer_reg_1683_reg[3]_0 (grp_pointwise_conv2d_fix_1_fu_482_n_28),
        .\buffer_reg_1683_reg[5]_0 (grp_pointwise_conv2d_fix_1_fu_482_n_27),
        .grp_pointwise_conv2d_fix_1_fu_482_ap_start_reg(grp_pointwise_conv2d_fix_1_fu_482_ap_start_reg),
        .input_r_address0(grp_pointwise_conv2d_fix_4_fu_500_input_r_address0[12]),
        .input_r_ce0(grp_pointwise_conv2d_fix_2_fu_494_input_r_ce0),
        .input_r_q0(MemBank_A_q0),
        .output_r_address0(grp_depthwise_conv2d_fix_2_fu_426_output_r_address0[13:12]),
        .output_r_ce0(grp_pointwise_conv2d_fix_1_fu_482_output_r_ce0),
        .ram_reg_0(MemBank_A_U_n_6),
        .ram_reg_0_0(MemBank_B_U_n_54),
        .ram_reg_0_1(grp_padding2d_fix16_fu_527_input_r_address0[12]),
        .ram_reg_0_2({grp_pointwise_conv2d_fix_2_fu_494_input_r_address0[13],grp_pointwise_conv2d_fix_2_fu_494_input_r_address0[5]}),
        .ram_reg_0_3({grp_pointwise_conv2d_fix_3_fu_488_output_r_address0[10:9],grp_pointwise_conv2d_fix_3_fu_488_output_r_address0[1]}),
        .ram_reg_0_4({grp_pointwise_conv2d_fix_2_fu_494_output_r_address0[13],grp_pointwise_conv2d_fix_2_fu_494_output_r_address0[1]}),
        .ram_reg_0_i_23(grp_pointwise_conv2d_fix_3_fu_488_input_r_ce0),
        .ram_reg_0_i_25__0(MemBank_A_U_n_8),
        .ram_reg_0_i_25__0_0(MemBank_A_U_n_7),
        .ram_reg_0_i_25__0_1(grp_depthwise_conv2d_fix_fu_474_output_r_address0[13]),
        .ram_reg_0_i_92__0_0({grp_pointwise_conv2d_fix_3_fu_488_input_r_address0[13],grp_pointwise_conv2d_fix_3_fu_488_input_r_address0[10],grp_pointwise_conv2d_fix_3_fu_488_input_r_address0[5]}),
        .ram_reg_1(grp_pointwise_conv2d_fix_2_fu_494_n_21),
        .ram_reg_2(grp_pointwise_conv2d_fix_2_fu_494_n_20),
        .ram_reg_5(grp_pointwise_conv2d_fix_2_fu_494_n_19),
        .ram_reg_6(grp_pointwise_conv2d_fix_2_fu_494_n_18),
        .ram_reg_7(grp_pointwise_conv2d_fix_2_fu_494_n_17));
  FDRE #(
    .INIT(1'b0)) 
    grp_pointwise_conv2d_fix_1_fu_482_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_1_fu_482_n_56),
        .Q(grp_pointwise_conv2d_fix_1_fu_482_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_2 grp_pointwise_conv2d_fix_2_fu_494
       (.D(ap_NS_fsm[24:23]),
        .Q({\ap_CS_fsm_reg_n_5_[39] ,\ap_CS_fsm_reg_n_5_[31] ,\ap_CS_fsm_reg_n_5_[23] ,ap_CS_fsm_state23,ap_CS_fsm_state16}),
        .add_ln39_1_reg_1324_reg_0(grp_pointwise_conv2d_fix_2_fu_494_n_36),
        .\add_ln47_1_reg_1375_reg[2]_0 (grp_pointwise_conv2d_fix_2_fu_494_n_26),
        .\add_ln47_1_reg_1375_reg[4]_0 (grp_pointwise_conv2d_fix_2_fu_494_n_35),
        .\ap_CS_fsm_reg[15] (grp_pointwise_conv2d_fix_2_fu_494_n_47),
        .\ap_CS_fsm_reg[22] (grp_pointwise_conv2d_fix_2_fu_494_n_48),
        .\ap_CS_fsm_reg[39] (grp_pointwise_conv2d_fix_2_fu_494_n_24),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter10_reg_0(grp_pointwise_conv2d_fix_1_fu_482_n_7),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\buffer_reg_1368_reg[0]_0 (grp_pointwise_conv2d_fix_2_fu_494_n_16),
        .\buffer_reg_1368_reg[10]_0 (grp_pointwise_conv2d_fix_2_fu_494_n_8),
        .\buffer_reg_1368_reg[11]_0 (grp_pointwise_conv2d_fix_2_fu_494_n_19),
        .\buffer_reg_1368_reg[12]_0 (grp_pointwise_conv2d_fix_2_fu_494_n_7),
        .\buffer_reg_1368_reg[13]_0 (grp_pointwise_conv2d_fix_2_fu_494_n_18),
        .\buffer_reg_1368_reg[14]_0 (grp_pointwise_conv2d_fix_2_fu_494_n_6),
        .\buffer_reg_1368_reg[15]_0 (grp_pointwise_conv2d_fix_2_fu_494_n_17),
        .\buffer_reg_1368_reg[1]_0 (grp_pointwise_conv2d_fix_2_fu_494_n_15),
        .\buffer_reg_1368_reg[2]_0 (grp_pointwise_conv2d_fix_2_fu_494_n_14),
        .\buffer_reg_1368_reg[3]_0 (grp_pointwise_conv2d_fix_2_fu_494_n_21),
        .\buffer_reg_1368_reg[4]_0 (grp_pointwise_conv2d_fix_2_fu_494_n_13),
        .\buffer_reg_1368_reg[5]_0 (grp_pointwise_conv2d_fix_2_fu_494_n_20),
        .\buffer_reg_1368_reg[6]_0 (grp_pointwise_conv2d_fix_2_fu_494_n_12),
        .\buffer_reg_1368_reg[7]_0 (grp_pointwise_conv2d_fix_2_fu_494_n_11),
        .\buffer_reg_1368_reg[8]_0 (grp_pointwise_conv2d_fix_2_fu_494_n_10),
        .\buffer_reg_1368_reg[9]_0 (grp_pointwise_conv2d_fix_2_fu_494_n_9),
        .grp_pointwise_conv2d_fix_2_fu_494_ap_start_reg(grp_pointwise_conv2d_fix_2_fu_494_ap_start_reg),
        .input_r_address0({grp_pointwise_conv2d_fix_2_fu_494_input_r_address0[13],grp_pointwise_conv2d_fix_2_fu_494_input_r_address0[8:0]}),
        .input_r_ce0(grp_pointwise_conv2d_fix_2_fu_494_input_r_ce0),
        .input_r_q0(MemBank_A_q0),
        .output_r_address0({grp_pointwise_conv2d_fix_2_fu_494_output_r_address0[13],grp_pointwise_conv2d_fix_2_fu_494_output_r_address0[8:5],grp_pointwise_conv2d_fix_2_fu_494_output_r_address0[3],grp_pointwise_conv2d_fix_2_fu_494_output_r_address0[1:0]}),
        .output_r_ce0(grp_pointwise_conv2d_fix_2_fu_494_output_r_ce0),
        .ram_reg_0(grp_pointwise_conv2d_fix_1_fu_482_input_r_address0[9]),
        .ram_reg_0_0(grp_pointwise_conv2d_fix_3_fu_488_input_r_address0[9]),
        .ram_reg_0_i_126({buffer_reg_1683[22],buffer_reg_1683[14],buffer_reg_1683[12],buffer_reg_1683[10:6],buffer_reg_1683[4],buffer_reg_1683[2:0]}),
        .ram_reg_0_i_46({grp_pointwise_conv2d_fix_1_fu_482_output_r_address0[13],grp_pointwise_conv2d_fix_1_fu_482_output_r_address0[4],grp_pointwise_conv2d_fix_1_fu_482_output_r_address0[2]}),
        .ram_reg_0_i_46_0({grp_pointwise_conv2d_fix_3_fu_488_output_r_address0[11],grp_pointwise_conv2d_fix_3_fu_488_output_r_address0[4],grp_pointwise_conv2d_fix_3_fu_488_output_r_address0[2]}),
        .ram_reg_1_i_3({buffer_reg_1680[21],buffer_reg_1680[15],buffer_reg_1680[13],buffer_reg_1680[11],buffer_reg_1680[5],buffer_reg_1680[3]}));
  FDRE #(
    .INIT(1'b0)) 
    grp_pointwise_conv2d_fix_2_fu_494_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_2_fu_494_n_48),
        .Q(grp_pointwise_conv2d_fix_2_fu_494_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_3 grp_pointwise_conv2d_fix_3_fu_488
       (.D(ap_NS_fsm[32:31]),
        .Q({\ap_CS_fsm_reg_n_5_[31] ,ap_CS_fsm_state31,\ap_CS_fsm_reg_n_5_[23] ,ap_CS_fsm_state16,ap_CS_fsm_state6}),
        .add_ln39_1_reg_1636_reg_0(grp_pointwise_conv2d_fix_3_fu_488_n_41),
        .add_ln39_1_reg_1636_reg_1(grp_pointwise_conv2d_fix_3_fu_488_n_46),
        .add_ln39_1_reg_1636_reg_2(grp_pointwise_conv2d_fix_3_fu_488_n_47),
        .add_ln39_1_reg_1636_reg_3(grp_pointwise_conv2d_fix_3_fu_488_n_48),
        .add_ln39_1_reg_1636_reg_4(grp_pointwise_conv2d_fix_3_fu_488_n_49),
        .add_ln39_1_reg_1636_reg_5(grp_pointwise_conv2d_fix_3_fu_488_n_50),
        .add_ln39_1_reg_1636_reg_6(grp_pointwise_conv2d_fix_3_fu_488_n_51),
        .add_ln39_1_reg_1636_reg_7(grp_pointwise_conv2d_fix_3_fu_488_n_52),
        .add_ln39_1_reg_1636_reg_8(grp_pointwise_conv2d_fix_3_fu_488_n_53),
        .\add_ln47_1_reg_1687_reg[0]_0 (grp_pointwise_conv2d_fix_3_fu_488_n_29),
        .\add_ln47_1_reg_1687_reg[3]_0 (grp_pointwise_conv2d_fix_3_fu_488_n_36),
        .\add_ln47_1_reg_1687_reg[5]_0 (grp_pointwise_conv2d_fix_3_fu_488_n_37),
        .\add_ln47_1_reg_1687_reg[6]_0 (grp_pointwise_conv2d_fix_3_fu_488_n_38),
        .\add_ln47_1_reg_1687_reg[7]_0 (grp_pointwise_conv2d_fix_3_fu_488_n_39),
        .\add_ln47_1_reg_1687_reg[8]_0 (grp_pointwise_conv2d_fix_3_fu_488_n_40),
        .\ap_CS_fsm_reg[30] (grp_pointwise_conv2d_fix_3_fu_488_n_54),
        .\ap_CS_fsm_reg[5]_0 (grp_pointwise_conv2d_fix_3_fu_488_n_6),
        .\ap_CS_fsm_reg[5]_1 (grp_pointwise_conv2d_fix_3_fu_488_n_7),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter10_reg_0(grp_pointwise_conv2d_fix_1_fu_482_n_7),
        .ap_enable_reg_pp1_iter11_reg_0(grp_pointwise_conv2d_fix_3_fu_488_n_28),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\buffer_reg_1680_reg[0]_0 (grp_pointwise_conv2d_fix_3_fu_488_n_24),
        .\buffer_reg_1680_reg[10]_0 (grp_pointwise_conv2d_fix_3_fu_488_n_16),
        .\buffer_reg_1680_reg[12]_0 (grp_pointwise_conv2d_fix_3_fu_488_n_15),
        .\buffer_reg_1680_reg[14]_0 (grp_pointwise_conv2d_fix_3_fu_488_n_8),
        .\buffer_reg_1680_reg[1]_0 (grp_pointwise_conv2d_fix_3_fu_488_n_23),
        .\buffer_reg_1680_reg[21]_0 ({buffer_reg_1680[21],buffer_reg_1680[15],buffer_reg_1680[13],buffer_reg_1680[11],buffer_reg_1680[5],buffer_reg_1680[3]}),
        .\buffer_reg_1680_reg[2]_0 (grp_pointwise_conv2d_fix_3_fu_488_n_22),
        .\buffer_reg_1680_reg[4]_0 (grp_pointwise_conv2d_fix_3_fu_488_n_21),
        .\buffer_reg_1680_reg[6]_0 (grp_pointwise_conv2d_fix_3_fu_488_n_20),
        .\buffer_reg_1680_reg[7]_0 (grp_pointwise_conv2d_fix_3_fu_488_n_19),
        .\buffer_reg_1680_reg[8]_0 (grp_pointwise_conv2d_fix_3_fu_488_n_18),
        .\buffer_reg_1680_reg[9]_0 (grp_pointwise_conv2d_fix_3_fu_488_n_17),
        .grp_pointwise_conv2d_fix_3_fu_488_ap_start_reg(grp_pointwise_conv2d_fix_3_fu_488_ap_start_reg),
        .\icmp_ln36_2_reg_1646_pp1_iter10_reg_reg[0]_0 (grp_pointwise_conv2d_fix_3_fu_488_n_27),
        .input_r_address0({grp_pointwise_conv2d_fix_3_fu_488_input_r_address0[13],grp_pointwise_conv2d_fix_3_fu_488_input_r_address0[10:9],grp_pointwise_conv2d_fix_3_fu_488_input_r_address0[5]}),
        .input_r_ce0(grp_pointwise_conv2d_fix_3_fu_488_input_r_ce0),
        .output_r_address0({grp_pointwise_conv2d_fix_3_fu_488_output_r_address0[11:9],grp_pointwise_conv2d_fix_3_fu_488_output_r_address0[4],grp_pointwise_conv2d_fix_3_fu_488_output_r_address0[2:1]}),
        .output_r_ce0(grp_pointwise_conv2d_fix_1_fu_482_output_r_ce0),
        .q0(MemBank_A_q0),
        .ram_reg_0(grp_depthwise_conv2d_fix_2_fu_426_input_r_address0[13:12]),
        .ram_reg_0_0(MemBank_A_U_n_7),
        .ram_reg_0_1(grp_depthwise_conv2d_fix_fu_474_n_9),
        .ram_reg_0_2(MemBank_A_U_n_8),
        .ram_reg_0_3(grp_pointwise_conv2d_fix_2_fu_494_n_15),
        .ram_reg_0_4(grp_pointwise_conv2d_fix_2_fu_494_n_16),
        .ram_reg_0_5({grp_pointwise_conv2d_fix_1_fu_482_input_r_address0[11],grp_pointwise_conv2d_fix_1_fu_482_input_r_address0[8:6],grp_pointwise_conv2d_fix_1_fu_482_input_r_address0[4:0]}),
        .ram_reg_0_6({grp_pointwise_conv2d_fix_2_fu_494_input_r_address0[13],grp_pointwise_conv2d_fix_2_fu_494_input_r_address0[8:6],grp_pointwise_conv2d_fix_2_fu_494_input_r_address0[4:0]}),
        .ram_reg_0_i_35(grp_pointwise_conv2d_fix_2_fu_494_output_r_ce0),
        .ram_reg_0_i_45_0({grp_pointwise_conv2d_fix_1_fu_482_output_r_address0[13],grp_pointwise_conv2d_fix_1_fu_482_output_r_address0[8:5],grp_pointwise_conv2d_fix_1_fu_482_output_r_address0[3],grp_pointwise_conv2d_fix_1_fu_482_output_r_address0[0]}),
        .ram_reg_0_i_45_1({grp_pointwise_conv2d_fix_2_fu_494_output_r_address0[13],grp_pointwise_conv2d_fix_2_fu_494_output_r_address0[8:5],grp_pointwise_conv2d_fix_2_fu_494_output_r_address0[3],grp_pointwise_conv2d_fix_2_fu_494_output_r_address0[0]}),
        .ram_reg_1(grp_pointwise_conv2d_fix_2_fu_494_n_14),
        .ram_reg_2(grp_pointwise_conv2d_fix_2_fu_494_n_13),
        .ram_reg_3(grp_pointwise_conv2d_fix_2_fu_494_n_11),
        .ram_reg_3_0(grp_pointwise_conv2d_fix_2_fu_494_n_12),
        .ram_reg_4(grp_pointwise_conv2d_fix_2_fu_494_n_9),
        .ram_reg_4_0(grp_pointwise_conv2d_fix_2_fu_494_n_10),
        .ram_reg_5(grp_pointwise_conv2d_fix_2_fu_494_n_8),
        .ram_reg_6(grp_pointwise_conv2d_fix_2_fu_494_n_7),
        .ram_reg_7(grp_pointwise_conv2d_fix_2_fu_494_n_6));
  FDRE #(
    .INIT(1'b0)) 
    grp_pointwise_conv2d_fix_3_fu_488_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_3_fu_488_n_54),
        .Q(grp_pointwise_conv2d_fix_3_fu_488_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_4 grp_pointwise_conv2d_fix_4_fu_500
       (.D(ap_NS_fsm[40:39]),
        .E(\i_1_reg_404[9]_i_2_n_5 ),
        .Q({ap_CS_fsm_pp1_stage0,\ap_CS_fsm_reg_n_5_[39] ,ap_CS_fsm_state39}),
        .SR(grp_pointwise_conv2d_fix_4_fu_500_n_19),
        .\ap_CS_fsm_reg[38] (grp_pointwise_conv2d_fix_4_fu_500_n_39),
        .\ap_CS_fsm_reg[39] (grp_pointwise_conv2d_fix_4_fu_500_n_17),
        .\ap_CS_fsm_reg[39]_0 (grp_pointwise_conv2d_fix_4_fu_500_n_23),
        .\ap_CS_fsm_reg[39]_1 (grp_pointwise_conv2d_fix_4_fu_500_n_24),
        .\ap_CS_fsm_reg[39]_10 (grp_pointwise_conv2d_fix_4_fu_500_n_33),
        .\ap_CS_fsm_reg[39]_11 (grp_pointwise_conv2d_fix_4_fu_500_n_34),
        .\ap_CS_fsm_reg[39]_12 (grp_pointwise_conv2d_fix_4_fu_500_n_35),
        .\ap_CS_fsm_reg[39]_13 (grp_pointwise_conv2d_fix_4_fu_500_n_36),
        .\ap_CS_fsm_reg[39]_14 (grp_pointwise_conv2d_fix_4_fu_500_n_37),
        .\ap_CS_fsm_reg[39]_15 (grp_pointwise_conv2d_fix_4_fu_500_n_38),
        .\ap_CS_fsm_reg[39]_2 (grp_pointwise_conv2d_fix_4_fu_500_n_25),
        .\ap_CS_fsm_reg[39]_3 (grp_pointwise_conv2d_fix_4_fu_500_n_26),
        .\ap_CS_fsm_reg[39]_4 (grp_pointwise_conv2d_fix_4_fu_500_n_27),
        .\ap_CS_fsm_reg[39]_5 (grp_pointwise_conv2d_fix_4_fu_500_n_28),
        .\ap_CS_fsm_reg[39]_6 (grp_pointwise_conv2d_fix_4_fu_500_n_29),
        .\ap_CS_fsm_reg[39]_7 (grp_pointwise_conv2d_fix_4_fu_500_n_30),
        .\ap_CS_fsm_reg[39]_8 (grp_pointwise_conv2d_fix_4_fu_500_n_31),
        .\ap_CS_fsm_reg[39]_9 (grp_pointwise_conv2d_fix_4_fu_500_n_32),
        .\ap_CS_fsm_reg[40] (grp_pointwise_conv2d_fix_4_fu_500_n_22),
        .\ap_CS_fsm_reg[40]_0 (\ap_CS_fsm[40]_i_2_n_5 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter10_reg_0(grp_pointwise_conv2d_fix_1_fu_482_n_7),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_pointwise_conv2d_fix_4_fu_500_ap_start_reg(grp_pointwise_conv2d_fix_4_fu_500_ap_start_reg),
        .grp_pointwise_conv2d_fix_4_fu_500_output_r_address0({grp_pointwise_conv2d_fix_4_fu_500_output_r_address0[13],grp_pointwise_conv2d_fix_4_fu_500_output_r_address0[9:0]}),
        .icmp_ln173_fu_624_p2(icmp_ln173_fu_624_p2),
        .input_r_address0(grp_pointwise_conv2d_fix_4_fu_500_input_r_address0),
        .input_r_ce0(grp_pointwise_conv2d_fix_4_fu_500_input_r_ce0),
        .output_r_ce0(grp_pointwise_conv2d_fix_4_fu_500_output_r_ce0),
        .q0(MemBank_A_q0),
        .ram_reg_2(grp_pointwise_conv2d_fix_3_fu_488_n_27),
        .ram_reg_2_0(grp_pointwise_conv2d_fix_2_fu_494_n_24),
        .ram_reg_2_1(grp_pointwise_conv2d_fix_1_fu_482_n_10));
  FDRE #(
    .INIT(1'b0)) 
    grp_pointwise_conv2d_fix_4_fu_500_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_4_fu_500_n_39),
        .Q(grp_pointwise_conv2d_fix_4_fu_500_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix grp_pointwise_conv2d_fix_fu_545
       (.ADDRARDADDR({grp_pointwise_conv2d_fix_fu_545_n_6,grp_pointwise_conv2d_fix_fu_545_n_7,grp_pointwise_conv2d_fix_fu_545_n_8,grp_pointwise_conv2d_fix_fu_545_n_9,grp_pointwise_conv2d_fix_fu_545_n_10,grp_pointwise_conv2d_fix_fu_545_n_11,grp_pointwise_conv2d_fix_fu_545_n_12,grp_pointwise_conv2d_fix_fu_545_n_13,grp_pointwise_conv2d_fix_fu_545_n_14,grp_pointwise_conv2d_fix_fu_545_n_15}),
        .D(ap_NS_fsm[8:7]),
        .Q({ap_CS_fsm_pp1_stage0,ap_CS_fsm_state34,ap_CS_fsm_state26,sel00,ap_CS_fsm_state7,\ap_CS_fsm_reg_n_5_[1] }),
        .WEA({grp_pointwise_conv2d_fix_fu_545_n_52,grp_pointwise_conv2d_fix_fu_545_n_53}),
        .\add_ln39_reg_630_reg[10]_0 ({grp_pointwise_conv2d_fix_fu_545_n_38,grp_pointwise_conv2d_fix_fu_545_n_39,grp_pointwise_conv2d_fix_fu_545_n_40,grp_pointwise_conv2d_fix_fu_545_n_41,grp_pointwise_conv2d_fix_fu_545_n_42,grp_pointwise_conv2d_fix_fu_545_n_43,grp_pointwise_conv2d_fix_fu_545_n_44,grp_pointwise_conv2d_fix_fu_545_n_45,grp_pointwise_conv2d_fix_fu_545_n_46,grp_pointwise_conv2d_fix_fu_545_n_47,grp_pointwise_conv2d_fix_fu_545_n_48,grp_pointwise_conv2d_fix_fu_545_n_49,grp_pointwise_conv2d_fix_fu_545_n_50}),
        .\ap_CS_fsm_reg[6]_0 ({grp_pointwise_conv2d_fix_fu_545_n_55,grp_pointwise_conv2d_fix_fu_545_n_56}),
        .\ap_CS_fsm_reg[6]_1 (grp_pointwise_conv2d_fix_fu_545_n_57),
        .\ap_CS_fsm_reg[7] (grp_pointwise_conv2d_fix_fu_545_n_5),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter6_reg_0(grp_pointwise_conv2d_fix_1_fu_482_n_6),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .d0({grp_pointwise_conv2d_fix_fu_545_n_20,grp_pointwise_conv2d_fix_fu_545_n_21,grp_pointwise_conv2d_fix_fu_545_n_22,grp_pointwise_conv2d_fix_fu_545_n_23,grp_pointwise_conv2d_fix_fu_545_n_24,grp_pointwise_conv2d_fix_fu_545_n_25,grp_pointwise_conv2d_fix_fu_545_n_26,grp_pointwise_conv2d_fix_fu_545_n_27,grp_pointwise_conv2d_fix_fu_545_n_28,grp_pointwise_conv2d_fix_fu_545_n_29,grp_pointwise_conv2d_fix_fu_545_n_30,grp_pointwise_conv2d_fix_fu_545_n_31,grp_pointwise_conv2d_fix_fu_545_n_32,grp_pointwise_conv2d_fix_fu_545_n_33,grp_pointwise_conv2d_fix_fu_545_n_34,grp_pointwise_conv2d_fix_fu_545_n_35}),
        .grp_padding2d_fix16_fu_527_output_r_we0(grp_padding2d_fix16_fu_527_output_r_we0),
        .grp_pointwise_conv2d_fix_fu_545_ap_start_reg(grp_pointwise_conv2d_fix_fu_545_ap_start_reg),
        .i_0_reg_393_reg({i_0_reg_393_reg[12:11],i_0_reg_393_reg[9:0]}),
        .input_r_address0(grp_pointwise_conv2d_fix_fu_545_input_r_address0),
        .output_r_address0({grp_pointwise_conv2d_fix_fu_545_output_r_address0[11:10],grp_pointwise_conv2d_fix_fu_545_output_r_address0[4],grp_pointwise_conv2d_fix_fu_545_output_r_address0[2]}),
        .output_r_ce0(grp_pointwise_conv2d_fix_fu_545_output_r_ce0),
        .q0(MemBank_A_q0),
        .ram_reg_0(MemBank_A_U_n_10),
        .ram_reg_0_0(grp_padding2d_fix16_fu_527_n_21),
        .ram_reg_0_1(MemBank_A_U_n_11),
        .ram_reg_0_10(grp_max_pooling2d_fix16_fu_506_n_32),
        .ram_reg_0_11(grp_depthwise_conv2d_fix_2_fu_426_n_24),
        .ram_reg_0_12(grp_pointwise_conv2d_fix_3_fu_488_n_36),
        .ram_reg_0_13(grp_max_pooling2d_fix16_fu_506_n_34),
        .ram_reg_0_14(grp_depthwise_conv2d_fix_2_fu_426_n_26),
        .ram_reg_0_15(grp_pointwise_conv2d_fix_3_fu_488_n_37),
        .ram_reg_0_16(grp_max_pooling2d_fix16_fu_506_n_36),
        .ram_reg_0_17(grp_depthwise_conv2d_fix_2_fu_426_n_27),
        .ram_reg_0_18(grp_pointwise_conv2d_fix_3_fu_488_n_38),
        .ram_reg_0_19(grp_max_pooling2d_fix16_fu_506_n_37),
        .ram_reg_0_2(grp_depthwise_conv2d_fix_fu_474_n_5),
        .ram_reg_0_20(grp_depthwise_conv2d_fix_2_fu_426_n_28),
        .ram_reg_0_21(grp_pointwise_conv2d_fix_3_fu_488_n_39),
        .ram_reg_0_22(grp_max_pooling2d_fix16_fu_506_n_38),
        .ram_reg_0_23(grp_depthwise_conv2d_fix_2_fu_426_n_29),
        .ram_reg_0_24(grp_pointwise_conv2d_fix_3_fu_488_n_40),
        .ram_reg_0_25(grp_max_pooling2d_fix16_fu_506_n_39),
        .ram_reg_0_26(grp_depthwise_conv2d_fix_2_fu_426_n_30),
        .ram_reg_0_27(grp_pointwise_conv2d_fix_1_fu_482_n_52),
        .ram_reg_0_28(grp_max_pooling2d_fix16_fu_506_n_40),
        .ram_reg_0_29(MemBank_B_U_n_58),
        .ram_reg_0_3(MemBank_B_U_n_57),
        .ram_reg_0_30(grp_max_pooling2d_fix16_fu_506_n_42),
        .ram_reg_0_31(grp_pointwise_conv2d_fix_3_fu_488_n_6),
        .ram_reg_0_32(grp_max_pooling2d_fix16_fu_506_n_43),
        .ram_reg_0_33(grp_pointwise_conv2d_fix_3_fu_488_n_7),
        .ram_reg_0_34(grp_pointwise_conv2d_fix_3_fu_488_n_23),
        .ram_reg_0_35(grp_padding2d_fix16_fu_527_n_19),
        .ram_reg_0_36(grp_pointwise_conv2d_fix_3_fu_488_n_24),
        .ram_reg_0_37(grp_padding2d_fix16_fu_527_n_20),
        .ram_reg_0_38(grp_up_sampling2d_fix16_fu_551_n_9),
        .ram_reg_0_39(MemBank_A_U_n_9),
        .ram_reg_0_4(grp_depthwise_conv2d_fix_2_fu_426_n_18),
        .ram_reg_0_40(grp_max_pooling2d_fix16_fu_506_n_45),
        .ram_reg_0_41(grp_pointwise_conv2d_fix_3_fu_488_n_41),
        .ram_reg_0_42(grp_depthwise_conv2d_fix_1_fu_450_n_30),
        .ram_reg_0_43(grp_depthwise_conv2d_fix_1_fu_450_n_33),
        .ram_reg_0_44(grp_pointwise_conv2d_fix_3_fu_488_n_46),
        .ram_reg_0_45(grp_max_pooling2d_fix16_fu_506_n_46),
        .ram_reg_0_46(grp_max_pooling2d_fix16_fu_506_n_47),
        .ram_reg_0_47(grp_pointwise_conv2d_fix_3_fu_488_n_47),
        .ram_reg_0_48(grp_depthwise_conv2d_fix_1_fu_450_n_34),
        .ram_reg_0_49(grp_max_pooling2d_fix16_fu_506_n_48),
        .ram_reg_0_5(grp_pointwise_conv2d_fix_3_fu_488_n_29),
        .ram_reg_0_50(grp_pointwise_conv2d_fix_3_fu_488_n_48),
        .ram_reg_0_51(grp_depthwise_conv2d_fix_1_fu_450_n_35),
        .ram_reg_0_52(grp_max_pooling2d_fix16_fu_506_n_49),
        .ram_reg_0_53(grp_pointwise_conv2d_fix_3_fu_488_n_49),
        .ram_reg_0_54(grp_depthwise_conv2d_fix_1_fu_450_n_36),
        .ram_reg_0_55(grp_max_pooling2d_fix16_fu_506_n_50),
        .ram_reg_0_56(grp_pointwise_conv2d_fix_1_fu_482_n_55),
        .ram_reg_0_57(grp_depthwise_conv2d_fix_1_fu_450_n_37),
        .ram_reg_0_58(grp_max_pooling2d_fix16_fu_506_n_51),
        .ram_reg_0_59(grp_pointwise_conv2d_fix_3_fu_488_n_50),
        .ram_reg_0_6(MemBank_B_U_n_53),
        .ram_reg_0_60(grp_depthwise_conv2d_fix_1_fu_450_n_38),
        .ram_reg_0_61(grp_depthwise_conv2d_fix_1_fu_450_n_39),
        .ram_reg_0_62(grp_pointwise_conv2d_fix_3_fu_488_n_51),
        .ram_reg_0_63(grp_max_pooling2d_fix16_fu_506_n_52),
        .ram_reg_0_64(grp_max_pooling2d_fix16_fu_506_n_53),
        .ram_reg_0_65(grp_pointwise_conv2d_fix_3_fu_488_n_52),
        .ram_reg_0_66(grp_depthwise_conv2d_fix_1_fu_450_n_40),
        .ram_reg_0_67(grp_max_pooling2d_fix16_fu_506_n_54),
        .ram_reg_0_68(grp_pointwise_conv2d_fix_2_fu_494_n_36),
        .ram_reg_0_69(grp_depthwise_conv2d_fix_2_fu_426_n_46),
        .ram_reg_0_7(grp_max_pooling2d_fix16_fu_506_n_31),
        .ram_reg_0_70(grp_padding2d_fix16_fu_527_n_34),
        .ram_reg_0_71(grp_depthwise_conv2d_fix_2_fu_426_n_59),
        .ram_reg_0_72(grp_pointwise_conv2d_fix_3_fu_488_n_53),
        .ram_reg_0_73(grp_pointwise_conv2d_fix_1_fu_482_n_29),
        .ram_reg_0_74(grp_up_sampling2d_fix16_fu_551_n_53),
        .ram_reg_0_75(grp_padding2d_fix16_fu_527_n_35),
        .ram_reg_0_76({grp_up_sampling2d_fix16_fu_551_input_r_address0[9:5],grp_up_sampling2d_fix16_fu_551_input_r_address0[3],grp_up_sampling2d_fix16_fu_551_input_r_address0[1:0]}),
        .ram_reg_0_77({i_1_reg_404_reg[9:5],i_1_reg_404_reg[3],i_1_reg_404_reg[1:0]}),
        .ram_reg_0_78({grp_up_sampling2d_fix16_fu_551_output_r_address0[12:11],grp_up_sampling2d_fix16_fu_551_output_r_address0[9:0]}),
        .ram_reg_0_8(grp_depthwise_conv2d_fix_2_fu_426_n_22),
        .ram_reg_0_9(grp_pointwise_conv2d_fix_1_fu_482_n_53),
        .ram_reg_1(grp_pointwise_conv2d_fix_1_fu_482_n_28),
        .ram_reg_1_0(grp_padding2d_fix16_fu_527_n_17),
        .ram_reg_1_1(grp_pointwise_conv2d_fix_3_fu_488_n_22),
        .ram_reg_1_2(grp_padding2d_fix16_fu_527_n_18),
        .ram_reg_2(grp_pointwise_conv2d_fix_1_fu_482_n_27),
        .ram_reg_2_0(grp_padding2d_fix16_fu_527_n_15),
        .ram_reg_2_1(grp_pointwise_conv2d_fix_3_fu_488_n_21),
        .ram_reg_2_2(grp_padding2d_fix16_fu_527_n_16),
        .ram_reg_2_3(MemBank_B_U_n_54),
        .ram_reg_2_4(grp_pointwise_conv2d_fix_4_fu_500_n_17),
        .ram_reg_3(grp_pointwise_conv2d_fix_3_fu_488_n_19),
        .ram_reg_3_0(grp_padding2d_fix16_fu_527_n_13),
        .ram_reg_3_1(grp_pointwise_conv2d_fix_3_fu_488_n_20),
        .ram_reg_3_2(grp_padding2d_fix16_fu_527_n_14),
        .ram_reg_4(grp_pointwise_conv2d_fix_3_fu_488_n_17),
        .ram_reg_4_0(grp_padding2d_fix16_fu_527_n_11),
        .ram_reg_4_1(grp_pointwise_conv2d_fix_3_fu_488_n_18),
        .ram_reg_4_2(grp_padding2d_fix16_fu_527_n_12),
        .ram_reg_5(grp_pointwise_conv2d_fix_1_fu_482_n_26),
        .ram_reg_5_0(grp_padding2d_fix16_fu_527_n_9),
        .ram_reg_5_1(grp_pointwise_conv2d_fix_3_fu_488_n_16),
        .ram_reg_5_2(grp_padding2d_fix16_fu_527_n_10),
        .ram_reg_6(grp_pointwise_conv2d_fix_1_fu_482_n_25),
        .ram_reg_6_0(grp_padding2d_fix16_fu_527_n_7),
        .ram_reg_6_1(grp_pointwise_conv2d_fix_3_fu_488_n_15),
        .ram_reg_6_2(grp_padding2d_fix16_fu_527_n_8),
        .ram_reg_7(grp_pointwise_conv2d_fix_1_fu_482_n_12),
        .ram_reg_7_0(MemBank_B_U_n_60),
        .ram_reg_7_1(grp_padding2d_fix16_fu_527_n_5),
        .ram_reg_7_2(grp_pointwise_conv2d_fix_3_fu_488_n_8),
        .ram_reg_7_3(grp_padding2d_fix16_fu_527_n_6));
  FDRE #(
    .INIT(1'b0)) 
    grp_pointwise_conv2d_fix_fu_545_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_fu_545_n_57),
        .Q(grp_pointwise_conv2d_fix_fu_545_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_sampling2d_fix16 grp_up_sampling2d_fix16_fu_551
       (.ADDRARDADDR({grp_up_sampling2d_fix16_fu_551_n_5,grp_up_sampling2d_fix16_fu_551_n_6,grp_up_sampling2d_fix16_fu_551_n_7}),
        .D({ap_NS_fsm[34:33],ap_NS_fsm[26:25]}),
        .Q({ap_CS_fsm_pp1_stage0,ap_CS_fsm_state34,\ap_CS_fsm_reg_n_5_[32] ,ap_CS_fsm_state26,\ap_CS_fsm_reg_n_5_[24] ,sel00,\ap_CS_fsm_reg_n_5_[1] }),
        .add_ln18_1_reg_667_reg_0({grp_up_sampling2d_fix16_fu_551_output_r_address0[12:11],grp_up_sampling2d_fix16_fu_551_output_r_address0[9:0]}),
        .add_ln18_reg_652_reg_0(grp_up_sampling2d_fix16_fu_551_n_23),
        .\ap_CS_fsm_reg[4]_0 (grp_up_sampling2d_fix16_fu_551_n_54),
        .\ap_CS_fsm_reg[7] (grp_up_sampling2d_fix16_fu_551_n_14),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_max_pooling2d_fix16_fu_506_output_r_ce0(grp_max_pooling2d_fix16_fu_506_output_r_ce0),
        .grp_up_sampling2d_fix16_fu_551_ap_start_reg(grp_up_sampling2d_fix16_fu_551_ap_start_reg),
        .i_0_reg_393_reg({i_0_reg_393_reg[13],i_0_reg_393_reg[10]}),
        .\i_0_reg_393_reg[10] (grp_up_sampling2d_fix16_fu_551_n_40),
        .\i_0_reg_393_reg[13] (grp_up_sampling2d_fix16_fu_551_n_53),
        .icmp_ln19_reg_729_pp0_iter4_reg(icmp_ln19_reg_729_pp0_iter4_reg),
        .\icmp_ln19_reg_729_pp0_iter4_reg_reg[0] (grp_up_sampling2d_fix16_fu_551_n_8),
        .input_data_data_V_0_sel(input_data_data_V_0_sel),
        .input_data_data_V_0_sel_rd_reg(grp_up_sampling2d_fix16_fu_551_n_24),
        .input_data_data_V_0_sel_rd_reg_0(grp_up_sampling2d_fix16_fu_551_n_25),
        .input_data_data_V_0_sel_rd_reg_1(grp_up_sampling2d_fix16_fu_551_n_26),
        .input_data_data_V_0_sel_rd_reg_10(grp_up_sampling2d_fix16_fu_551_n_35),
        .input_data_data_V_0_sel_rd_reg_11(grp_up_sampling2d_fix16_fu_551_n_36),
        .input_data_data_V_0_sel_rd_reg_12(grp_up_sampling2d_fix16_fu_551_n_37),
        .input_data_data_V_0_sel_rd_reg_13(grp_up_sampling2d_fix16_fu_551_n_38),
        .input_data_data_V_0_sel_rd_reg_14(grp_up_sampling2d_fix16_fu_551_n_39),
        .input_data_data_V_0_sel_rd_reg_2(grp_up_sampling2d_fix16_fu_551_n_27),
        .input_data_data_V_0_sel_rd_reg_3(grp_up_sampling2d_fix16_fu_551_n_28),
        .input_data_data_V_0_sel_rd_reg_4(grp_up_sampling2d_fix16_fu_551_n_29),
        .input_data_data_V_0_sel_rd_reg_5(grp_up_sampling2d_fix16_fu_551_n_30),
        .input_data_data_V_0_sel_rd_reg_6(grp_up_sampling2d_fix16_fu_551_n_31),
        .input_data_data_V_0_sel_rd_reg_7(grp_up_sampling2d_fix16_fu_551_n_32),
        .input_data_data_V_0_sel_rd_reg_8(grp_up_sampling2d_fix16_fu_551_n_33),
        .input_data_data_V_0_sel_rd_reg_9(grp_up_sampling2d_fix16_fu_551_n_34),
        .\input_data_data_V_0_state_reg[0] (grp_up_sampling2d_fix16_fu_551_n_9),
        .input_r_address0({grp_up_sampling2d_fix16_fu_551_input_r_address0[9:5],grp_up_sampling2d_fix16_fu_551_input_r_address0[3],grp_up_sampling2d_fix16_fu_551_input_r_address0[1:0]}),
        .output_r_address0({grp_pointwise_conv2d_fix_fu_545_output_r_address0[11:10],grp_pointwise_conv2d_fix_fu_545_output_r_address0[4],grp_pointwise_conv2d_fix_fu_545_output_r_address0[2]}),
        .output_r_ce0(grp_pointwise_conv2d_fix_fu_545_output_r_ce0),
        .q0(MemBank_B_q0),
        .ram_reg_0(MemBank_B_U_n_57),
        .ram_reg_0_0(grp_max_pooling2d_fix16_fu_506_n_33),
        .ram_reg_0_1(grp_depthwise_conv2d_fix_2_fu_426_n_23),
        .ram_reg_0_10(grp_max_pooling2d_fix16_fu_506_n_41),
        .ram_reg_0_11({i_1_reg_404_reg[4],i_1_reg_404_reg[2]}),
        .ram_reg_0_12(grp_pointwise_conv2d_fix_fu_545_input_r_address0),
        .ram_reg_0_2(MemBank_A_U_n_11),
        .ram_reg_0_3(grp_pointwise_conv2d_fix_2_fu_494_n_26),
        .ram_reg_0_4(grp_max_pooling2d_fix16_fu_506_n_35),
        .ram_reg_0_5(grp_depthwise_conv2d_fix_2_fu_426_n_25),
        .ram_reg_0_6(grp_pointwise_conv2d_fix_2_fu_494_n_35),
        .ram_reg_0_7(grp_depthwise_conv2d_fix_fu_474_n_8),
        .ram_reg_0_8(grp_pointwise_conv2d_fix_1_fu_482_n_42),
        .ram_reg_0_9(MemBank_B_U_n_53),
        .ram_reg_0_i_19__0(\input_data_data_V_0_state_reg_n_5_[0] ),
        .ram_reg_2(MemBank_A_U_n_10),
        .ram_reg_7(input_data_data_V_0_payload_A),
        .ram_reg_7_0(input_data_data_V_0_payload_B));
  FDRE #(
    .INIT(1'b0)) 
    grp_up_sampling2d_fix16_fu_551_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_up_sampling2d_fix16_fu_551_n_54),
        .Q(grp_up_sampling2d_fix16_fu_551_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00088808)) 
    \i_0_reg_393[0]_i_2 
       (.I0(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I1(\ap_CS_fsm_reg_n_5_[1] ),
        .I2(input_data_last_V_0_payload_A),
        .I3(input_data_last_V_0_sel),
        .I4(input_data_last_V_0_payload_B),
        .O(\i_0_reg_393[0]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_0_reg_393[0]_i_4 
       (.I0(i_0_reg_393_reg[0]),
        .O(\i_0_reg_393[0]_i_4_n_5 ));
  FDRE \i_0_reg_393_reg[0] 
       (.C(ap_clk),
        .CE(\i_0_reg_393[0]_i_2_n_5 ),
        .D(\i_0_reg_393_reg[0]_i_3_n_12 ),
        .Q(i_0_reg_393_reg[0]),
        .R(clear));
  CARRY4 \i_0_reg_393_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\i_0_reg_393_reg[0]_i_3_n_5 ,\i_0_reg_393_reg[0]_i_3_n_6 ,\i_0_reg_393_reg[0]_i_3_n_7 ,\i_0_reg_393_reg[0]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_0_reg_393_reg[0]_i_3_n_9 ,\i_0_reg_393_reg[0]_i_3_n_10 ,\i_0_reg_393_reg[0]_i_3_n_11 ,\i_0_reg_393_reg[0]_i_3_n_12 }),
        .S({i_0_reg_393_reg[3:1],\i_0_reg_393[0]_i_4_n_5 }));
  FDRE \i_0_reg_393_reg[10] 
       (.C(ap_clk),
        .CE(\i_0_reg_393[0]_i_2_n_5 ),
        .D(\i_0_reg_393_reg[8]_i_1_n_10 ),
        .Q(i_0_reg_393_reg[10]),
        .R(clear));
  FDRE \i_0_reg_393_reg[11] 
       (.C(ap_clk),
        .CE(\i_0_reg_393[0]_i_2_n_5 ),
        .D(\i_0_reg_393_reg[8]_i_1_n_9 ),
        .Q(i_0_reg_393_reg[11]),
        .R(clear));
  FDRE \i_0_reg_393_reg[12] 
       (.C(ap_clk),
        .CE(\i_0_reg_393[0]_i_2_n_5 ),
        .D(\i_0_reg_393_reg[12]_i_1_n_12 ),
        .Q(i_0_reg_393_reg[12]),
        .R(clear));
  CARRY4 \i_0_reg_393_reg[12]_i_1 
       (.CI(\i_0_reg_393_reg[8]_i_1_n_5 ),
        .CO({\NLW_i_0_reg_393_reg[12]_i_1_CO_UNCONNECTED [3:1],\i_0_reg_393_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_0_reg_393_reg[12]_i_1_O_UNCONNECTED [3:2],\i_0_reg_393_reg[12]_i_1_n_11 ,\i_0_reg_393_reg[12]_i_1_n_12 }),
        .S({1'b0,1'b0,i_0_reg_393_reg[13:12]}));
  FDRE \i_0_reg_393_reg[13] 
       (.C(ap_clk),
        .CE(\i_0_reg_393[0]_i_2_n_5 ),
        .D(\i_0_reg_393_reg[12]_i_1_n_11 ),
        .Q(i_0_reg_393_reg[13]),
        .R(clear));
  FDRE \i_0_reg_393_reg[1] 
       (.C(ap_clk),
        .CE(\i_0_reg_393[0]_i_2_n_5 ),
        .D(\i_0_reg_393_reg[0]_i_3_n_11 ),
        .Q(i_0_reg_393_reg[1]),
        .R(clear));
  FDRE \i_0_reg_393_reg[2] 
       (.C(ap_clk),
        .CE(\i_0_reg_393[0]_i_2_n_5 ),
        .D(\i_0_reg_393_reg[0]_i_3_n_10 ),
        .Q(i_0_reg_393_reg[2]),
        .R(clear));
  FDRE \i_0_reg_393_reg[3] 
       (.C(ap_clk),
        .CE(\i_0_reg_393[0]_i_2_n_5 ),
        .D(\i_0_reg_393_reg[0]_i_3_n_9 ),
        .Q(i_0_reg_393_reg[3]),
        .R(clear));
  FDRE \i_0_reg_393_reg[4] 
       (.C(ap_clk),
        .CE(\i_0_reg_393[0]_i_2_n_5 ),
        .D(\i_0_reg_393_reg[4]_i_1_n_12 ),
        .Q(i_0_reg_393_reg[4]),
        .R(clear));
  CARRY4 \i_0_reg_393_reg[4]_i_1 
       (.CI(\i_0_reg_393_reg[0]_i_3_n_5 ),
        .CO({\i_0_reg_393_reg[4]_i_1_n_5 ,\i_0_reg_393_reg[4]_i_1_n_6 ,\i_0_reg_393_reg[4]_i_1_n_7 ,\i_0_reg_393_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_0_reg_393_reg[4]_i_1_n_9 ,\i_0_reg_393_reg[4]_i_1_n_10 ,\i_0_reg_393_reg[4]_i_1_n_11 ,\i_0_reg_393_reg[4]_i_1_n_12 }),
        .S(i_0_reg_393_reg[7:4]));
  FDRE \i_0_reg_393_reg[5] 
       (.C(ap_clk),
        .CE(\i_0_reg_393[0]_i_2_n_5 ),
        .D(\i_0_reg_393_reg[4]_i_1_n_11 ),
        .Q(i_0_reg_393_reg[5]),
        .R(clear));
  FDRE \i_0_reg_393_reg[6] 
       (.C(ap_clk),
        .CE(\i_0_reg_393[0]_i_2_n_5 ),
        .D(\i_0_reg_393_reg[4]_i_1_n_10 ),
        .Q(i_0_reg_393_reg[6]),
        .R(clear));
  FDRE \i_0_reg_393_reg[7] 
       (.C(ap_clk),
        .CE(\i_0_reg_393[0]_i_2_n_5 ),
        .D(\i_0_reg_393_reg[4]_i_1_n_9 ),
        .Q(i_0_reg_393_reg[7]),
        .R(clear));
  FDRE \i_0_reg_393_reg[8] 
       (.C(ap_clk),
        .CE(\i_0_reg_393[0]_i_2_n_5 ),
        .D(\i_0_reg_393_reg[8]_i_1_n_12 ),
        .Q(i_0_reg_393_reg[8]),
        .R(clear));
  CARRY4 \i_0_reg_393_reg[8]_i_1 
       (.CI(\i_0_reg_393_reg[4]_i_1_n_5 ),
        .CO({\i_0_reg_393_reg[8]_i_1_n_5 ,\i_0_reg_393_reg[8]_i_1_n_6 ,\i_0_reg_393_reg[8]_i_1_n_7 ,\i_0_reg_393_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_0_reg_393_reg[8]_i_1_n_9 ,\i_0_reg_393_reg[8]_i_1_n_10 ,\i_0_reg_393_reg[8]_i_1_n_11 ,\i_0_reg_393_reg[8]_i_1_n_12 }),
        .S(i_0_reg_393_reg[11:8]));
  FDRE \i_0_reg_393_reg[9] 
       (.C(ap_clk),
        .CE(\i_0_reg_393[0]_i_2_n_5 ),
        .D(\i_0_reg_393_reg[8]_i_1_n_11 ),
        .Q(i_0_reg_393_reg[9]),
        .R(clear));
  LUT1 #(
    .INIT(2'h1)) 
    \i_1_reg_404[0]_i_1 
       (.I0(i_1_reg_404_reg[0]),
        .O(i_3_fu_630_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_1_reg_404[1]_i_1 
       (.I0(i_1_reg_404_reg[0]),
        .I1(i_1_reg_404_reg[1]),
        .O(i_3_fu_630_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_1_reg_404[2]_i_1 
       (.I0(i_1_reg_404_reg[2]),
        .I1(i_1_reg_404_reg[0]),
        .I2(i_1_reg_404_reg[1]),
        .O(i_3_fu_630_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_1_reg_404[3]_i_1 
       (.I0(i_1_reg_404_reg[3]),
        .I1(i_1_reg_404_reg[1]),
        .I2(i_1_reg_404_reg[0]),
        .I3(i_1_reg_404_reg[2]),
        .O(i_3_fu_630_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_1_reg_404[4]_i_1 
       (.I0(i_1_reg_404_reg[4]),
        .I1(i_1_reg_404_reg[2]),
        .I2(i_1_reg_404_reg[0]),
        .I3(i_1_reg_404_reg[1]),
        .I4(i_1_reg_404_reg[3]),
        .O(i_3_fu_630_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_1_reg_404[5]_i_1 
       (.I0(i_1_reg_404_reg[5]),
        .I1(i_1_reg_404_reg[3]),
        .I2(i_1_reg_404_reg[1]),
        .I3(i_1_reg_404_reg[0]),
        .I4(i_1_reg_404_reg[2]),
        .I5(i_1_reg_404_reg[4]),
        .O(i_3_fu_630_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \i_1_reg_404[6]_i_1 
       (.I0(i_1_reg_404_reg[6]),
        .I1(\i_1_reg_404[9]_i_4_n_5 ),
        .O(\i_1_reg_404[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \i_1_reg_404[7]_i_1 
       (.I0(i_1_reg_404_reg[7]),
        .I1(\i_1_reg_404[9]_i_4_n_5 ),
        .I2(i_1_reg_404_reg[6]),
        .O(i_3_fu_630_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \i_1_reg_404[8]_i_1 
       (.I0(i_1_reg_404_reg[8]),
        .I1(i_1_reg_404_reg[6]),
        .I2(\i_1_reg_404[9]_i_4_n_5 ),
        .I3(i_1_reg_404_reg[7]),
        .O(i_3_fu_630_p2[8]));
  LUT3 #(
    .INIT(8'h08)) 
    \i_1_reg_404[9]_i_2 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(icmp_ln173_fu_624_p2),
        .O(\i_1_reg_404[9]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \i_1_reg_404[9]_i_3 
       (.I0(i_1_reg_404_reg[9]),
        .I1(i_1_reg_404_reg[7]),
        .I2(\i_1_reg_404[9]_i_4_n_5 ),
        .I3(i_1_reg_404_reg[6]),
        .I4(i_1_reg_404_reg[8]),
        .O(i_3_fu_630_p2[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_1_reg_404[9]_i_4 
       (.I0(i_1_reg_404_reg[4]),
        .I1(i_1_reg_404_reg[2]),
        .I2(i_1_reg_404_reg[0]),
        .I3(i_1_reg_404_reg[1]),
        .I4(i_1_reg_404_reg[3]),
        .I5(i_1_reg_404_reg[5]),
        .O(\i_1_reg_404[9]_i_4_n_5 ));
  FDRE \i_1_reg_404_reg[0] 
       (.C(ap_clk),
        .CE(\i_1_reg_404[9]_i_2_n_5 ),
        .D(i_3_fu_630_p2[0]),
        .Q(i_1_reg_404_reg[0]),
        .R(grp_pointwise_conv2d_fix_4_fu_500_n_19));
  FDRE \i_1_reg_404_reg[1] 
       (.C(ap_clk),
        .CE(\i_1_reg_404[9]_i_2_n_5 ),
        .D(i_3_fu_630_p2[1]),
        .Q(i_1_reg_404_reg[1]),
        .R(grp_pointwise_conv2d_fix_4_fu_500_n_19));
  FDRE \i_1_reg_404_reg[2] 
       (.C(ap_clk),
        .CE(\i_1_reg_404[9]_i_2_n_5 ),
        .D(i_3_fu_630_p2[2]),
        .Q(i_1_reg_404_reg[2]),
        .R(grp_pointwise_conv2d_fix_4_fu_500_n_19));
  FDRE \i_1_reg_404_reg[3] 
       (.C(ap_clk),
        .CE(\i_1_reg_404[9]_i_2_n_5 ),
        .D(i_3_fu_630_p2[3]),
        .Q(i_1_reg_404_reg[3]),
        .R(grp_pointwise_conv2d_fix_4_fu_500_n_19));
  FDRE \i_1_reg_404_reg[4] 
       (.C(ap_clk),
        .CE(\i_1_reg_404[9]_i_2_n_5 ),
        .D(i_3_fu_630_p2[4]),
        .Q(i_1_reg_404_reg[4]),
        .R(grp_pointwise_conv2d_fix_4_fu_500_n_19));
  FDRE \i_1_reg_404_reg[5] 
       (.C(ap_clk),
        .CE(\i_1_reg_404[9]_i_2_n_5 ),
        .D(i_3_fu_630_p2[5]),
        .Q(i_1_reg_404_reg[5]),
        .R(grp_pointwise_conv2d_fix_4_fu_500_n_19));
  FDRE \i_1_reg_404_reg[6] 
       (.C(ap_clk),
        .CE(\i_1_reg_404[9]_i_2_n_5 ),
        .D(\i_1_reg_404[6]_i_1_n_5 ),
        .Q(i_1_reg_404_reg[6]),
        .R(grp_pointwise_conv2d_fix_4_fu_500_n_19));
  FDRE \i_1_reg_404_reg[7] 
       (.C(ap_clk),
        .CE(\i_1_reg_404[9]_i_2_n_5 ),
        .D(i_3_fu_630_p2[7]),
        .Q(i_1_reg_404_reg[7]),
        .R(grp_pointwise_conv2d_fix_4_fu_500_n_19));
  FDRE \i_1_reg_404_reg[8] 
       (.C(ap_clk),
        .CE(\i_1_reg_404[9]_i_2_n_5 ),
        .D(i_3_fu_630_p2[8]),
        .Q(i_1_reg_404_reg[8]),
        .R(grp_pointwise_conv2d_fix_4_fu_500_n_19));
  FDRE \i_1_reg_404_reg[9] 
       (.C(ap_clk),
        .CE(\i_1_reg_404[9]_i_2_n_5 ),
        .D(i_3_fu_630_p2[9]),
        .Q(i_1_reg_404_reg[9]),
        .R(grp_pointwise_conv2d_fix_4_fu_500_n_19));
  LUT1 #(
    .INIT(2'h1)) 
    \i_2_reg_415[0]_i_1 
       (.I0(i_2_reg_415_reg[0]),
        .O(i_4_fu_647_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_2_reg_415[1]_i_1 
       (.I0(i_2_reg_415_reg[0]),
        .I1(i_2_reg_415_reg[1]),
        .O(i_4_fu_647_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_2_reg_415[2]_i_1 
       (.I0(i_2_reg_415_reg[2]),
        .I1(i_2_reg_415_reg[0]),
        .I2(i_2_reg_415_reg[1]),
        .O(i_4_fu_647_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_2_reg_415[3]_i_1 
       (.I0(i_2_reg_415_reg[3]),
        .I1(i_2_reg_415_reg[1]),
        .I2(i_2_reg_415_reg[0]),
        .I3(i_2_reg_415_reg[2]),
        .O(i_4_fu_647_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_2_reg_415[4]_i_1 
       (.I0(i_2_reg_415_reg[4]),
        .I1(i_2_reg_415_reg[3]),
        .I2(i_2_reg_415_reg[1]),
        .I3(i_2_reg_415_reg[0]),
        .I4(i_2_reg_415_reg[2]),
        .O(\i_2_reg_415[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_2_reg_415[5]_i_1 
       (.I0(i_2_reg_415_reg[3]),
        .I1(i_2_reg_415_reg[1]),
        .I2(i_2_reg_415_reg[0]),
        .I3(i_2_reg_415_reg[2]),
        .I4(i_2_reg_415_reg[4]),
        .I5(i_2_reg_415_reg[5]),
        .O(i_4_fu_647_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_2_reg_415[6]_i_1 
       (.I0(i_2_reg_415_reg[6]),
        .I1(\i_2_reg_415[9]_i_3_n_5 ),
        .O(i_4_fu_647_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_2_reg_415[7]_i_1 
       (.I0(i_2_reg_415_reg[7]),
        .I1(\i_2_reg_415[9]_i_3_n_5 ),
        .I2(i_2_reg_415_reg[6]),
        .O(i_4_fu_647_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_2_reg_415[8]_i_1 
       (.I0(i_2_reg_415_reg[8]),
        .I1(i_2_reg_415_reg[6]),
        .I2(\i_2_reg_415[9]_i_3_n_5 ),
        .I3(i_2_reg_415_reg[7]),
        .O(i_4_fu_647_p2[8]));
  LUT4 #(
    .INIT(16'h4000)) 
    \i_2_reg_415[9]_i_1 
       (.I0(MemBank_Out_U_n_21),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(\ap_CS_fsm[43]_i_2_n_5 ),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_2_reg_415[9]_i_2 
       (.I0(i_2_reg_415_reg[9]),
        .I1(i_2_reg_415_reg[7]),
        .I2(\i_2_reg_415[9]_i_3_n_5 ),
        .I3(i_2_reg_415_reg[6]),
        .I4(i_2_reg_415_reg[8]),
        .O(i_4_fu_647_p2[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_2_reg_415[9]_i_3 
       (.I0(i_2_reg_415_reg[5]),
        .I1(i_2_reg_415_reg[4]),
        .I2(i_2_reg_415_reg[2]),
        .I3(i_2_reg_415_reg[0]),
        .I4(i_2_reg_415_reg[1]),
        .I5(i_2_reg_415_reg[3]),
        .O(\i_2_reg_415[9]_i_3_n_5 ));
  FDRE \i_2_reg_415_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(i_4_fu_647_p2[0]),
        .Q(i_2_reg_415_reg[0]),
        .R(ap_CS_fsm_state44));
  FDRE \i_2_reg_415_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(i_4_fu_647_p2[1]),
        .Q(i_2_reg_415_reg[1]),
        .R(ap_CS_fsm_state44));
  FDRE \i_2_reg_415_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(i_4_fu_647_p2[2]),
        .Q(i_2_reg_415_reg[2]),
        .R(ap_CS_fsm_state44));
  FDRE \i_2_reg_415_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(i_4_fu_647_p2[3]),
        .Q(i_2_reg_415_reg[3]),
        .R(ap_CS_fsm_state44));
  FDRE \i_2_reg_415_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_2_reg_415[4]_i_1_n_5 ),
        .Q(i_2_reg_415_reg[4]),
        .R(ap_CS_fsm_state44));
  FDRE \i_2_reg_415_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(i_4_fu_647_p2[5]),
        .Q(i_2_reg_415_reg[5]),
        .R(ap_CS_fsm_state44));
  FDRE \i_2_reg_415_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(i_4_fu_647_p2[6]),
        .Q(i_2_reg_415_reg[6]),
        .R(ap_CS_fsm_state44));
  FDRE \i_2_reg_415_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(i_4_fu_647_p2[7]),
        .Q(i_2_reg_415_reg[7]),
        .R(ap_CS_fsm_state44));
  FDRE \i_2_reg_415_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(i_4_fu_647_p2[8]),
        .Q(i_2_reg_415_reg[8]),
        .R(ap_CS_fsm_state44));
  FDRE \i_2_reg_415_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(i_4_fu_647_p2[9]),
        .Q(i_2_reg_415_reg[9]),
        .R(ap_CS_fsm_state44));
  LUT5 #(
    .INIT(32'h00000001)) 
    \icmp_ln173_reg_672[0]_i_1 
       (.I0(i_1_reg_404_reg[3]),
        .I1(i_1_reg_404_reg[7]),
        .I2(i_1_reg_404_reg[6]),
        .I3(\icmp_ln173_reg_672[0]_i_2_n_5 ),
        .I4(\icmp_ln173_reg_672[0]_i_3_n_5 ),
        .O(icmp_ln173_fu_624_p2));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \icmp_ln173_reg_672[0]_i_2 
       (.I0(i_1_reg_404_reg[1]),
        .I1(i_1_reg_404_reg[0]),
        .I2(i_1_reg_404_reg[4]),
        .I3(i_1_reg_404_reg[2]),
        .O(\icmp_ln173_reg_672[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \icmp_ln173_reg_672[0]_i_3 
       (.I0(i_1_reg_404_reg[8]),
        .I1(i_1_reg_404_reg[1]),
        .I2(i_1_reg_404_reg[9]),
        .I3(i_1_reg_404_reg[5]),
        .O(\icmp_ln173_reg_672[0]_i_3_n_5 ));
  FDRE \icmp_ln173_reg_672_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(icmp_ln173_reg_672),
        .Q(icmp_ln173_reg_672_pp1_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln173_reg_672_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(icmp_ln173_fu_624_p2),
        .Q(icmp_ln173_reg_672),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF704)) 
    \icmp_ln197_reg_696[0]_i_1 
       (.I0(\ap_CS_fsm[43]_i_2_n_5 ),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(MemBank_Out_U_n_21),
        .I3(\icmp_ln197_reg_696_reg_n_5_[0] ),
        .O(\icmp_ln197_reg_696[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hF5A0F5A0FD00FDA0)) 
    \icmp_ln197_reg_696_pp2_iter1_reg[0]_i_1 
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(ap_enable_reg_pp2_iter1_reg_n_5),
        .I2(\icmp_ln197_reg_696_reg_n_5_[0] ),
        .I3(icmp_ln197_reg_696_pp2_iter1_reg),
        .I4(ap_enable_reg_pp2_iter2_reg_n_5),
        .I5(output_data_data_V_1_ack_in),
        .O(\icmp_ln197_reg_696_pp2_iter1_reg[0]_i_1_n_5 ));
  FDRE \icmp_ln197_reg_696_pp2_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln197_reg_696_pp2_iter1_reg[0]_i_1_n_5 ),
        .Q(icmp_ln197_reg_696_pp2_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln197_reg_696_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln197_reg_696[0]_i_1_n_5 ),
        .Q(\icmp_ln197_reg_696_reg_n_5_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h45)) 
    \input_data_data_V_0_payload_A[15]_i_1 
       (.I0(input_data_data_V_0_sel_wr),
        .I1(\input_data_data_V_0_state_reg_n_5_[1] ),
        .I2(\input_data_data_V_0_state_reg_n_5_[0] ),
        .O(input_data_data_V_0_load_A));
  FDRE \input_data_data_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[0]),
        .Q(input_data_data_V_0_payload_A[0]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[10]),
        .Q(input_data_data_V_0_payload_A[10]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[11]),
        .Q(input_data_data_V_0_payload_A[11]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[12]),
        .Q(input_data_data_V_0_payload_A[12]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[13]),
        .Q(input_data_data_V_0_payload_A[13]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[14]),
        .Q(input_data_data_V_0_payload_A[14]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[15]),
        .Q(input_data_data_V_0_payload_A[15]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[1]),
        .Q(input_data_data_V_0_payload_A[1]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[2]),
        .Q(input_data_data_V_0_payload_A[2]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[3]),
        .Q(input_data_data_V_0_payload_A[3]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[4]),
        .Q(input_data_data_V_0_payload_A[4]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[5]),
        .Q(input_data_data_V_0_payload_A[5]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[6]),
        .Q(input_data_data_V_0_payload_A[6]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[7]),
        .Q(input_data_data_V_0_payload_A[7]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[8]),
        .Q(input_data_data_V_0_payload_A[8]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[9]),
        .Q(input_data_data_V_0_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \input_data_data_V_0_payload_B[15]_i_1 
       (.I0(input_data_data_V_0_sel_wr),
        .I1(\input_data_data_V_0_state_reg_n_5_[1] ),
        .I2(\input_data_data_V_0_state_reg_n_5_[0] ),
        .O(input_data_data_V_0_load_B));
  FDRE \input_data_data_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[0]),
        .Q(input_data_data_V_0_payload_B[0]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[10]),
        .Q(input_data_data_V_0_payload_B[10]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[11]),
        .Q(input_data_data_V_0_payload_B[11]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[12]),
        .Q(input_data_data_V_0_payload_B[12]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[13]),
        .Q(input_data_data_V_0_payload_B[13]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[14]),
        .Q(input_data_data_V_0_payload_B[14]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[15]),
        .Q(input_data_data_V_0_payload_B[15]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[1]),
        .Q(input_data_data_V_0_payload_B[1]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[2]),
        .Q(input_data_data_V_0_payload_B[2]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[3]),
        .Q(input_data_data_V_0_payload_B[3]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[4]),
        .Q(input_data_data_V_0_payload_B[4]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[5]),
        .Q(input_data_data_V_0_payload_B[5]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[6]),
        .Q(input_data_data_V_0_payload_B[6]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[7]),
        .Q(input_data_data_V_0_payload_B[7]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[8]),
        .Q(input_data_data_V_0_payload_B[8]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[9]),
        .Q(input_data_data_V_0_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'h78)) 
    input_data_data_V_0_sel_rd_i_1
       (.I0(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I1(\ap_CS_fsm_reg_n_5_[1] ),
        .I2(input_data_data_V_0_sel),
        .O(input_data_data_V_0_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_data_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_data_V_0_sel_rd_i_1_n_5),
        .Q(input_data_data_V_0_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    input_data_data_V_0_sel_wr_i_1
       (.I0(\input_data_data_V_0_state_reg_n_5_[1] ),
        .I1(input_data_TVALID),
        .I2(input_data_data_V_0_sel_wr),
        .O(input_data_data_V_0_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_data_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_data_V_0_sel_wr_i_1_n_5),
        .Q(input_data_data_V_0_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT4 #(
    .INIT(16'hBFA0)) 
    \input_data_data_V_0_state[0]_i_1 
       (.I0(input_data_TVALID),
        .I1(\ap_CS_fsm_reg_n_5_[1] ),
        .I2(\input_data_data_V_0_state_reg_n_5_[1] ),
        .I3(\input_data_data_V_0_state_reg_n_5_[0] ),
        .O(\input_data_data_V_0_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \input_data_data_V_0_state[1]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[1] ),
        .I1(input_data_TVALID),
        .I2(\input_data_data_V_0_state_reg_n_5_[1] ),
        .I3(\input_data_data_V_0_state_reg_n_5_[0] ),
        .O(input_data_data_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_data_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_data_V_0_state[0]_i_1_n_5 ),
        .Q(\input_data_data_V_0_state_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_data_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_data_V_0_state),
        .Q(\input_data_data_V_0_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \input_data_dest_V_0_payload_A[0]_i_1 
       (.I0(input_data_TDEST),
        .I1(input_data_dest_V_0_sel_wr),
        .I2(input_data_TREADY),
        .I3(\input_data_dest_V_0_state_reg_n_5_[0] ),
        .I4(input_data_dest_V_0_payload_A),
        .O(\input_data_dest_V_0_payload_A[0]_i_1_n_5 ));
  FDRE \input_data_dest_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_dest_V_0_payload_A[0]_i_1_n_5 ),
        .Q(input_data_dest_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \input_data_dest_V_0_payload_B[0]_i_1 
       (.I0(input_data_TDEST),
        .I1(input_data_dest_V_0_sel_wr),
        .I2(input_data_TREADY),
        .I3(\input_data_dest_V_0_state_reg_n_5_[0] ),
        .I4(input_data_dest_V_0_payload_B),
        .O(\input_data_dest_V_0_payload_B[0]_i_1_n_5 ));
  FDRE \input_data_dest_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_dest_V_0_payload_B[0]_i_1_n_5 ),
        .Q(input_data_dest_V_0_payload_B),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    input_data_dest_V_0_sel_rd_i_1
       (.I0(\input_data_dest_V_0_state_reg_n_5_[0] ),
        .I1(\ap_CS_fsm_reg_n_5_[1] ),
        .I2(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I3(input_data_dest_V_0_sel),
        .O(input_data_dest_V_0_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_dest_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_dest_V_0_sel_rd_i_1_n_5),
        .Q(input_data_dest_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'h78)) 
    input_data_dest_V_0_sel_wr_i_1
       (.I0(input_data_TREADY),
        .I1(input_data_TVALID),
        .I2(input_data_dest_V_0_sel_wr),
        .O(input_data_dest_V_0_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_dest_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_dest_V_0_sel_wr_i_1_n_5),
        .Q(input_data_dest_V_0_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT5 #(
    .INIT(32'hD8F8F8F8)) 
    \input_data_dest_V_0_state[0]_i_1 
       (.I0(input_data_TREADY),
        .I1(input_data_TVALID),
        .I2(\input_data_dest_V_0_state_reg_n_5_[0] ),
        .I3(\ap_CS_fsm_reg_n_5_[1] ),
        .I4(\input_data_data_V_0_state_reg_n_5_[0] ),
        .O(\input_data_dest_V_0_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT5 #(
    .INIT(32'hD5FFD5D5)) 
    \input_data_dest_V_0_state[1]_i_2 
       (.I0(\input_data_dest_V_0_state_reg_n_5_[0] ),
        .I1(\ap_CS_fsm_reg_n_5_[1] ),
        .I2(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I3(input_data_TVALID),
        .I4(input_data_TREADY),
        .O(input_data_dest_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_dest_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_dest_V_0_state[0]_i_1_n_5 ),
        .Q(\input_data_dest_V_0_state_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_dest_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_dest_V_0_state),
        .Q(input_data_TREADY),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \input_data_id_V_0_payload_A[0]_i_1 
       (.I0(input_data_TID),
        .I1(input_data_id_V_0_sel_wr),
        .I2(\input_data_id_V_0_state_reg_n_5_[1] ),
        .I3(\input_data_id_V_0_state_reg_n_5_[0] ),
        .I4(input_data_id_V_0_payload_A),
        .O(\input_data_id_V_0_payload_A[0]_i_1_n_5 ));
  FDRE \input_data_id_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_id_V_0_payload_A[0]_i_1_n_5 ),
        .Q(input_data_id_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \input_data_id_V_0_payload_B[0]_i_1 
       (.I0(input_data_TID),
        .I1(input_data_id_V_0_sel_wr),
        .I2(\input_data_id_V_0_state_reg_n_5_[1] ),
        .I3(\input_data_id_V_0_state_reg_n_5_[0] ),
        .I4(input_data_id_V_0_payload_B),
        .O(\input_data_id_V_0_payload_B[0]_i_1_n_5 ));
  FDRE \input_data_id_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_id_V_0_payload_B[0]_i_1_n_5 ),
        .Q(input_data_id_V_0_payload_B),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    input_data_id_V_0_sel_rd_i_1
       (.I0(\input_data_id_V_0_state_reg_n_5_[0] ),
        .I1(\ap_CS_fsm_reg_n_5_[1] ),
        .I2(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I3(input_data_id_V_0_sel),
        .O(input_data_id_V_0_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_id_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_id_V_0_sel_rd_i_1_n_5),
        .Q(input_data_id_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'h78)) 
    input_data_id_V_0_sel_wr_i_1
       (.I0(\input_data_id_V_0_state_reg_n_5_[1] ),
        .I1(input_data_TVALID),
        .I2(input_data_id_V_0_sel_wr),
        .O(input_data_id_V_0_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_id_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_id_V_0_sel_wr_i_1_n_5),
        .Q(input_data_id_V_0_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT5 #(
    .INIT(32'hD8F8F8F8)) 
    \input_data_id_V_0_state[0]_i_1 
       (.I0(\input_data_id_V_0_state_reg_n_5_[1] ),
        .I1(input_data_TVALID),
        .I2(\input_data_id_V_0_state_reg_n_5_[0] ),
        .I3(\ap_CS_fsm_reg_n_5_[1] ),
        .I4(\input_data_data_V_0_state_reg_n_5_[0] ),
        .O(\input_data_id_V_0_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT5 #(
    .INIT(32'hD5FFD5D5)) 
    \input_data_id_V_0_state[1]_i_1 
       (.I0(\input_data_id_V_0_state_reg_n_5_[0] ),
        .I1(\ap_CS_fsm_reg_n_5_[1] ),
        .I2(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I3(input_data_TVALID),
        .I4(\input_data_id_V_0_state_reg_n_5_[1] ),
        .O(input_data_id_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_id_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_id_V_0_state[0]_i_1_n_5 ),
        .Q(\input_data_id_V_0_state_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_id_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_id_V_0_state),
        .Q(\input_data_id_V_0_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \input_data_keep_V_0_payload_A[0]_i_1 
       (.I0(input_data_TKEEP[0]),
        .I1(input_data_keep_V_0_sel_wr),
        .I2(\input_data_keep_V_0_state_reg_n_5_[1] ),
        .I3(\input_data_keep_V_0_state_reg_n_5_[0] ),
        .I4(input_data_keep_V_0_payload_A[0]),
        .O(\input_data_keep_V_0_payload_A[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \input_data_keep_V_0_payload_A[1]_i_1 
       (.I0(input_data_TKEEP[1]),
        .I1(input_data_keep_V_0_sel_wr),
        .I2(\input_data_keep_V_0_state_reg_n_5_[1] ),
        .I3(\input_data_keep_V_0_state_reg_n_5_[0] ),
        .I4(input_data_keep_V_0_payload_A[1]),
        .O(\input_data_keep_V_0_payload_A[1]_i_1_n_5 ));
  FDRE \input_data_keep_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_keep_V_0_payload_A[0]_i_1_n_5 ),
        .Q(input_data_keep_V_0_payload_A[0]),
        .R(1'b0));
  FDRE \input_data_keep_V_0_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_keep_V_0_payload_A[1]_i_1_n_5 ),
        .Q(input_data_keep_V_0_payload_A[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \input_data_keep_V_0_payload_B[0]_i_1 
       (.I0(input_data_TKEEP[0]),
        .I1(input_data_keep_V_0_sel_wr),
        .I2(\input_data_keep_V_0_state_reg_n_5_[1] ),
        .I3(\input_data_keep_V_0_state_reg_n_5_[0] ),
        .I4(input_data_keep_V_0_payload_B[0]),
        .O(\input_data_keep_V_0_payload_B[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \input_data_keep_V_0_payload_B[1]_i_1 
       (.I0(input_data_TKEEP[1]),
        .I1(input_data_keep_V_0_sel_wr),
        .I2(\input_data_keep_V_0_state_reg_n_5_[1] ),
        .I3(\input_data_keep_V_0_state_reg_n_5_[0] ),
        .I4(input_data_keep_V_0_payload_B[1]),
        .O(\input_data_keep_V_0_payload_B[1]_i_1_n_5 ));
  FDRE \input_data_keep_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_keep_V_0_payload_B[0]_i_1_n_5 ),
        .Q(input_data_keep_V_0_payload_B[0]),
        .R(1'b0));
  FDRE \input_data_keep_V_0_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_keep_V_0_payload_B[1]_i_1_n_5 ),
        .Q(input_data_keep_V_0_payload_B[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    input_data_keep_V_0_sel_rd_i_1
       (.I0(\input_data_keep_V_0_state_reg_n_5_[0] ),
        .I1(\ap_CS_fsm_reg_n_5_[1] ),
        .I2(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I3(input_data_keep_V_0_sel),
        .O(input_data_keep_V_0_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_keep_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_keep_V_0_sel_rd_i_1_n_5),
        .Q(input_data_keep_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'h78)) 
    input_data_keep_V_0_sel_wr_i_1
       (.I0(\input_data_keep_V_0_state_reg_n_5_[1] ),
        .I1(input_data_TVALID),
        .I2(input_data_keep_V_0_sel_wr),
        .O(input_data_keep_V_0_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_keep_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_keep_V_0_sel_wr_i_1_n_5),
        .Q(input_data_keep_V_0_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT5 #(
    .INIT(32'hD8F8F8F8)) 
    \input_data_keep_V_0_state[0]_i_1 
       (.I0(\input_data_keep_V_0_state_reg_n_5_[1] ),
        .I1(input_data_TVALID),
        .I2(\input_data_keep_V_0_state_reg_n_5_[0] ),
        .I3(\ap_CS_fsm_reg_n_5_[1] ),
        .I4(\input_data_data_V_0_state_reg_n_5_[0] ),
        .O(\input_data_keep_V_0_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT5 #(
    .INIT(32'hD5FFD5D5)) 
    \input_data_keep_V_0_state[1]_i_1 
       (.I0(\input_data_keep_V_0_state_reg_n_5_[0] ),
        .I1(\ap_CS_fsm_reg_n_5_[1] ),
        .I2(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I3(input_data_TVALID),
        .I4(\input_data_keep_V_0_state_reg_n_5_[1] ),
        .O(input_data_keep_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_keep_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_keep_V_0_state[0]_i_1_n_5 ),
        .Q(\input_data_keep_V_0_state_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_keep_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_keep_V_0_state),
        .Q(\input_data_keep_V_0_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \input_data_last_V_0_payload_A[0]_i_1 
       (.I0(input_data_TLAST),
        .I1(input_data_last_V_0_sel_wr),
        .I2(\input_data_last_V_0_state_reg_n_5_[1] ),
        .I3(\input_data_last_V_0_state_reg_n_5_[0] ),
        .I4(input_data_last_V_0_payload_A),
        .O(\input_data_last_V_0_payload_A[0]_i_1_n_5 ));
  FDRE \input_data_last_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_last_V_0_payload_A[0]_i_1_n_5 ),
        .Q(input_data_last_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \input_data_last_V_0_payload_B[0]_i_1 
       (.I0(input_data_TLAST),
        .I1(input_data_last_V_0_sel_wr),
        .I2(\input_data_last_V_0_state_reg_n_5_[1] ),
        .I3(\input_data_last_V_0_state_reg_n_5_[0] ),
        .I4(input_data_last_V_0_payload_B),
        .O(\input_data_last_V_0_payload_B[0]_i_1_n_5 ));
  FDRE \input_data_last_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_last_V_0_payload_B[0]_i_1_n_5 ),
        .Q(input_data_last_V_0_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    input_data_last_V_0_sel_rd_i_1
       (.I0(\input_data_last_V_0_state_reg_n_5_[0] ),
        .I1(\ap_CS_fsm_reg_n_5_[1] ),
        .I2(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I3(input_data_last_V_0_sel),
        .O(input_data_last_V_0_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_last_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_last_V_0_sel_rd_i_1_n_5),
        .Q(input_data_last_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'h78)) 
    input_data_last_V_0_sel_wr_i_1
       (.I0(\input_data_last_V_0_state_reg_n_5_[1] ),
        .I1(input_data_TVALID),
        .I2(input_data_last_V_0_sel_wr),
        .O(input_data_last_V_0_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_last_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_last_V_0_sel_wr_i_1_n_5),
        .Q(input_data_last_V_0_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT5 #(
    .INIT(32'hD8F8F8F8)) 
    \input_data_last_V_0_state[0]_i_1 
       (.I0(\input_data_last_V_0_state_reg_n_5_[1] ),
        .I1(input_data_TVALID),
        .I2(\input_data_last_V_0_state_reg_n_5_[0] ),
        .I3(\ap_CS_fsm_reg_n_5_[1] ),
        .I4(\input_data_data_V_0_state_reg_n_5_[0] ),
        .O(\input_data_last_V_0_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT5 #(
    .INIT(32'hD5FFD5D5)) 
    \input_data_last_V_0_state[1]_i_1 
       (.I0(\input_data_last_V_0_state_reg_n_5_[0] ),
        .I1(\ap_CS_fsm_reg_n_5_[1] ),
        .I2(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I3(input_data_TVALID),
        .I4(\input_data_last_V_0_state_reg_n_5_[1] ),
        .O(input_data_last_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_last_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_last_V_0_state[0]_i_1_n_5 ),
        .Q(\input_data_last_V_0_state_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_last_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_last_V_0_state),
        .Q(\input_data_last_V_0_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \input_data_strb_V_0_payload_A[0]_i_1 
       (.I0(input_data_TSTRB[0]),
        .I1(input_data_strb_V_0_sel_wr),
        .I2(\input_data_strb_V_0_state_reg_n_5_[1] ),
        .I3(\input_data_strb_V_0_state_reg_n_5_[0] ),
        .I4(input_data_strb_V_0_payload_A[0]),
        .O(\input_data_strb_V_0_payload_A[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \input_data_strb_V_0_payload_A[1]_i_1 
       (.I0(input_data_TSTRB[1]),
        .I1(input_data_strb_V_0_sel_wr),
        .I2(\input_data_strb_V_0_state_reg_n_5_[1] ),
        .I3(\input_data_strb_V_0_state_reg_n_5_[0] ),
        .I4(input_data_strb_V_0_payload_A[1]),
        .O(\input_data_strb_V_0_payload_A[1]_i_1_n_5 ));
  FDRE \input_data_strb_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_strb_V_0_payload_A[0]_i_1_n_5 ),
        .Q(input_data_strb_V_0_payload_A[0]),
        .R(1'b0));
  FDRE \input_data_strb_V_0_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_strb_V_0_payload_A[1]_i_1_n_5 ),
        .Q(input_data_strb_V_0_payload_A[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \input_data_strb_V_0_payload_B[0]_i_1 
       (.I0(input_data_TSTRB[0]),
        .I1(input_data_strb_V_0_sel_wr),
        .I2(\input_data_strb_V_0_state_reg_n_5_[1] ),
        .I3(\input_data_strb_V_0_state_reg_n_5_[0] ),
        .I4(input_data_strb_V_0_payload_B[0]),
        .O(\input_data_strb_V_0_payload_B[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \input_data_strb_V_0_payload_B[1]_i_1 
       (.I0(input_data_TSTRB[1]),
        .I1(input_data_strb_V_0_sel_wr),
        .I2(\input_data_strb_V_0_state_reg_n_5_[1] ),
        .I3(\input_data_strb_V_0_state_reg_n_5_[0] ),
        .I4(input_data_strb_V_0_payload_B[1]),
        .O(\input_data_strb_V_0_payload_B[1]_i_1_n_5 ));
  FDRE \input_data_strb_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_strb_V_0_payload_B[0]_i_1_n_5 ),
        .Q(input_data_strb_V_0_payload_B[0]),
        .R(1'b0));
  FDRE \input_data_strb_V_0_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_strb_V_0_payload_B[1]_i_1_n_5 ),
        .Q(input_data_strb_V_0_payload_B[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    input_data_strb_V_0_sel_rd_i_1
       (.I0(\input_data_strb_V_0_state_reg_n_5_[0] ),
        .I1(\ap_CS_fsm_reg_n_5_[1] ),
        .I2(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I3(input_data_strb_V_0_sel),
        .O(input_data_strb_V_0_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_strb_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_strb_V_0_sel_rd_i_1_n_5),
        .Q(input_data_strb_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'h78)) 
    input_data_strb_V_0_sel_wr_i_1
       (.I0(\input_data_strb_V_0_state_reg_n_5_[1] ),
        .I1(input_data_TVALID),
        .I2(input_data_strb_V_0_sel_wr),
        .O(input_data_strb_V_0_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_strb_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_strb_V_0_sel_wr_i_1_n_5),
        .Q(input_data_strb_V_0_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT5 #(
    .INIT(32'hD8F8F8F8)) 
    \input_data_strb_V_0_state[0]_i_1 
       (.I0(\input_data_strb_V_0_state_reg_n_5_[1] ),
        .I1(input_data_TVALID),
        .I2(\input_data_strb_V_0_state_reg_n_5_[0] ),
        .I3(\ap_CS_fsm_reg_n_5_[1] ),
        .I4(\input_data_data_V_0_state_reg_n_5_[0] ),
        .O(\input_data_strb_V_0_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT5 #(
    .INIT(32'hD5FFD5D5)) 
    \input_data_strb_V_0_state[1]_i_1 
       (.I0(\input_data_strb_V_0_state_reg_n_5_[0] ),
        .I1(\ap_CS_fsm_reg_n_5_[1] ),
        .I2(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I3(input_data_TVALID),
        .I4(\input_data_strb_V_0_state_reg_n_5_[1] ),
        .O(input_data_strb_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_strb_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_strb_V_0_state[0]_i_1_n_5 ),
        .Q(\input_data_strb_V_0_state_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_strb_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_strb_V_0_state),
        .Q(\input_data_strb_V_0_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \input_data_user_V_0_payload_A[0]_i_1 
       (.I0(input_data_TUSER),
        .I1(input_data_user_V_0_sel_wr),
        .I2(\input_data_user_V_0_state_reg_n_5_[1] ),
        .I3(\input_data_user_V_0_state_reg_n_5_[0] ),
        .I4(input_data_user_V_0_payload_A),
        .O(\input_data_user_V_0_payload_A[0]_i_1_n_5 ));
  FDRE \input_data_user_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_user_V_0_payload_A[0]_i_1_n_5 ),
        .Q(input_data_user_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \input_data_user_V_0_payload_B[0]_i_1 
       (.I0(input_data_TUSER),
        .I1(input_data_user_V_0_sel_wr),
        .I2(\input_data_user_V_0_state_reg_n_5_[1] ),
        .I3(\input_data_user_V_0_state_reg_n_5_[0] ),
        .I4(input_data_user_V_0_payload_B),
        .O(\input_data_user_V_0_payload_B[0]_i_1_n_5 ));
  FDRE \input_data_user_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_user_V_0_payload_B[0]_i_1_n_5 ),
        .Q(input_data_user_V_0_payload_B),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    input_data_user_V_0_sel_rd_i_1
       (.I0(\input_data_user_V_0_state_reg_n_5_[0] ),
        .I1(\ap_CS_fsm_reg_n_5_[1] ),
        .I2(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I3(input_data_user_V_0_sel),
        .O(input_data_user_V_0_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_user_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_user_V_0_sel_rd_i_1_n_5),
        .Q(input_data_user_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'h78)) 
    input_data_user_V_0_sel_wr_i_1
       (.I0(\input_data_user_V_0_state_reg_n_5_[1] ),
        .I1(input_data_TVALID),
        .I2(input_data_user_V_0_sel_wr),
        .O(input_data_user_V_0_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_user_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_user_V_0_sel_wr_i_1_n_5),
        .Q(input_data_user_V_0_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT5 #(
    .INIT(32'hD8F8F8F8)) 
    \input_data_user_V_0_state[0]_i_1 
       (.I0(\input_data_user_V_0_state_reg_n_5_[1] ),
        .I1(input_data_TVALID),
        .I2(\input_data_user_V_0_state_reg_n_5_[0] ),
        .I3(\ap_CS_fsm_reg_n_5_[1] ),
        .I4(\input_data_data_V_0_state_reg_n_5_[0] ),
        .O(\input_data_user_V_0_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT5 #(
    .INIT(32'hD5FFD5D5)) 
    \input_data_user_V_0_state[1]_i_1 
       (.I0(\input_data_user_V_0_state_reg_n_5_[0] ),
        .I1(\ap_CS_fsm_reg_n_5_[1] ),
        .I2(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I3(input_data_TVALID),
        .I4(\input_data_user_V_0_state_reg_n_5_[1] ),
        .O(input_data_user_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_user_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_user_V_0_state[0]_i_1_n_5 ),
        .Q(\input_data_user_V_0_state_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_user_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_user_V_0_state),
        .Q(\input_data_user_V_0_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_AXILiteS_s_axi network_AXILiteS_s_axi_U
       (.D(ap_NS_fsm[1:0]),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_AXILiteS_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_AXILiteS_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_AXILiteS_WREADY),
        .Q({\ap_CS_fsm_reg_n_5_[44] ,\ap_CS_fsm_reg_n_5_[1] ,\ap_CS_fsm_reg_n_5_[0] }),
        .\ap_CS_fsm_reg[1] (\input_data_data_V_0_state_reg_n_5_[0] ),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n_inv(ap_rst_n_inv),
        .clear(clear),
        .input_data_last_V_0_payload_A(input_data_last_V_0_payload_A),
        .input_data_last_V_0_payload_B(input_data_last_V_0_payload_B),
        .input_data_last_V_0_sel(input_data_last_V_0_sel),
        .int_ap_ready_i_2_0(\output_data_data_V_1_state_reg_n_5_[0] ),
        .int_ap_ready_i_2_1(\output_data_id_V_1_state_reg_n_5_[0] ),
        .int_ap_ready_i_2_2(\output_data_id_V_1_state_reg_n_5_[1] ),
        .int_ap_ready_reg_0(output_data_TVALID),
        .int_ap_ready_reg_1(\output_data_dest_V_1_state_reg_n_5_[1] ),
        .int_ap_ready_reg_2(\output_data_user_V_1_state_reg_n_5_[0] ),
        .int_ap_ready_reg_3(\output_data_user_V_1_state_reg_n_5_[1] ),
        .int_ap_ready_reg_4(\output_data_keep_V_1_state_reg_n_5_[0] ),
        .int_ap_ready_reg_5(\output_data_keep_V_1_state_reg_n_5_[1] ),
        .int_ap_ready_reg_6(\output_data_last_V_1_state_reg_n_5_[0] ),
        .int_ap_ready_reg_7(\output_data_last_V_1_state_reg_n_5_[1] ),
        .int_ap_ready_reg_8(\output_data_strb_V_1_state_reg_n_5_[0] ),
        .int_ap_ready_reg_9(\output_data_strb_V_1_state_reg_n_5_[1] ),
        .interrupt(interrupt),
        .output_data_TREADY(output_data_TREADY),
        .output_data_data_V_1_ack_in(output_data_data_V_1_ack_in),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA({\^s_axi_AXILiteS_RDATA [7],\^s_axi_AXILiteS_RDATA [3:0]}),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA({s_axi_AXILiteS_WDATA[7],s_axi_AXILiteS_WDATA[1:0]}),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB[0]),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[0]_INST_0 
       (.I0(output_data_data_V_1_payload_B[0]),
        .I1(output_data_data_V_1_payload_A[0]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[10]_INST_0 
       (.I0(output_data_data_V_1_payload_B[10]),
        .I1(output_data_data_V_1_payload_A[10]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[11]_INST_0 
       (.I0(output_data_data_V_1_payload_B[11]),
        .I1(output_data_data_V_1_payload_A[11]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[12]_INST_0 
       (.I0(output_data_data_V_1_payload_B[12]),
        .I1(output_data_data_V_1_payload_A[12]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[13]_INST_0 
       (.I0(output_data_data_V_1_payload_B[13]),
        .I1(output_data_data_V_1_payload_A[13]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[14]_INST_0 
       (.I0(output_data_data_V_1_payload_B[14]),
        .I1(output_data_data_V_1_payload_A[14]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[15]_INST_0 
       (.I0(output_data_data_V_1_payload_B[15]),
        .I1(output_data_data_V_1_payload_A[15]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[1]_INST_0 
       (.I0(output_data_data_V_1_payload_B[1]),
        .I1(output_data_data_V_1_payload_A[1]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[2]_INST_0 
       (.I0(output_data_data_V_1_payload_B[2]),
        .I1(output_data_data_V_1_payload_A[2]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[3]_INST_0 
       (.I0(output_data_data_V_1_payload_B[3]),
        .I1(output_data_data_V_1_payload_A[3]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[4]_INST_0 
       (.I0(output_data_data_V_1_payload_B[4]),
        .I1(output_data_data_V_1_payload_A[4]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[5]_INST_0 
       (.I0(output_data_data_V_1_payload_B[5]),
        .I1(output_data_data_V_1_payload_A[5]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[6]_INST_0 
       (.I0(output_data_data_V_1_payload_B[6]),
        .I1(output_data_data_V_1_payload_A[6]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[7]_INST_0 
       (.I0(output_data_data_V_1_payload_B[7]),
        .I1(output_data_data_V_1_payload_A[7]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[8]_INST_0 
       (.I0(output_data_data_V_1_payload_B[8]),
        .I1(output_data_data_V_1_payload_A[8]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[9]_INST_0 
       (.I0(output_data_data_V_1_payload_B[9]),
        .I1(output_data_data_V_1_payload_A[9]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDEST[0]_INST_0 
       (.I0(output_data_dest_V_1_payload_B),
        .I1(output_data_dest_V_1_payload_A),
        .I2(output_data_dest_V_1_sel),
        .O(output_data_TDEST));
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TID[0]_INST_0 
       (.I0(output_data_id_V_1_payload_B),
        .I1(output_data_id_V_1_payload_A),
        .I2(output_data_id_V_1_sel),
        .O(output_data_TID));
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TKEEP[0]_INST_0 
       (.I0(output_data_keep_V_1_payload_B[0]),
        .I1(output_data_keep_V_1_payload_A[0]),
        .I2(output_data_keep_V_1_sel),
        .O(output_data_TKEEP[0]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TKEEP[1]_INST_0 
       (.I0(output_data_keep_V_1_payload_B[1]),
        .I1(output_data_keep_V_1_payload_A[1]),
        .I2(output_data_keep_V_1_sel),
        .O(output_data_TKEEP[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TLAST[0]_INST_0 
       (.I0(output_data_last_V_1_payload_B),
        .I1(output_data_last_V_1_payload_A),
        .I2(output_data_last_V_1_sel),
        .O(output_data_TLAST));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TSTRB[0]_INST_0 
       (.I0(output_data_strb_V_1_payload_B[0]),
        .I1(output_data_strb_V_1_payload_A[0]),
        .I2(output_data_strb_V_1_sel),
        .O(output_data_TSTRB[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TSTRB[1]_INST_0 
       (.I0(output_data_strb_V_1_payload_B[1]),
        .I1(output_data_strb_V_1_payload_A[1]),
        .I2(output_data_strb_V_1_sel),
        .O(output_data_TSTRB[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TUSER[0]_INST_0 
       (.I0(output_data_user_V_1_payload_B),
        .I1(output_data_user_V_1_payload_A),
        .I2(output_data_user_V_1_sel),
        .O(output_data_TUSER));
  LUT3 #(
    .INIT(8'h45)) 
    \output_data_data_V_1_payload_A[15]_i_1 
       (.I0(output_data_data_V_1_sel_wr),
        .I1(output_data_data_V_1_ack_in),
        .I2(\output_data_data_V_1_state_reg_n_5_[0] ),
        .O(output_data_data_V_1_load_A));
  FDRE \output_data_data_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[0]),
        .Q(output_data_data_V_1_payload_A[0]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[10]),
        .Q(output_data_data_V_1_payload_A[10]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[11]),
        .Q(output_data_data_V_1_payload_A[11]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[12]),
        .Q(output_data_data_V_1_payload_A[12]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[13]),
        .Q(output_data_data_V_1_payload_A[13]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[14]),
        .Q(output_data_data_V_1_payload_A[14]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[15]),
        .Q(output_data_data_V_1_payload_A[15]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[1]),
        .Q(output_data_data_V_1_payload_A[1]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[2]),
        .Q(output_data_data_V_1_payload_A[2]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[3]),
        .Q(output_data_data_V_1_payload_A[3]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[4]),
        .Q(output_data_data_V_1_payload_A[4]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[5]),
        .Q(output_data_data_V_1_payload_A[5]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[6]),
        .Q(output_data_data_V_1_payload_A[6]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[7]),
        .Q(output_data_data_V_1_payload_A[7]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[8]),
        .Q(output_data_data_V_1_payload_A[8]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[9]),
        .Q(output_data_data_V_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \output_data_data_V_1_payload_B[15]_i_1 
       (.I0(output_data_data_V_1_sel_wr),
        .I1(output_data_data_V_1_ack_in),
        .I2(\output_data_data_V_1_state_reg_n_5_[0] ),
        .O(output_data_data_V_1_load_B));
  FDRE \output_data_data_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[0]),
        .Q(output_data_data_V_1_payload_B[0]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[10]),
        .Q(output_data_data_V_1_payload_B[10]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[11]),
        .Q(output_data_data_V_1_payload_B[11]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[12]),
        .Q(output_data_data_V_1_payload_B[12]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[13]),
        .Q(output_data_data_V_1_payload_B[13]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[14]),
        .Q(output_data_data_V_1_payload_B[14]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[15]),
        .Q(output_data_data_V_1_payload_B[15]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[1]),
        .Q(output_data_data_V_1_payload_B[1]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[2]),
        .Q(output_data_data_V_1_payload_B[2]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[3]),
        .Q(output_data_data_V_1_payload_B[3]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[4]),
        .Q(output_data_data_V_1_payload_B[4]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[5]),
        .Q(output_data_data_V_1_payload_B[5]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[6]),
        .Q(output_data_data_V_1_payload_B[6]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[7]),
        .Q(output_data_data_V_1_payload_B[7]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[8]),
        .Q(output_data_data_V_1_payload_B[8]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[9]),
        .Q(output_data_data_V_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_data_V_1_sel_rd_i_1
       (.I0(\output_data_data_V_1_state_reg_n_5_[0] ),
        .I1(output_data_TREADY),
        .I2(output_data_data_V_1_sel),
        .O(output_data_data_V_1_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_data_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_data_V_1_sel_rd_i_1_n_5),
        .Q(output_data_data_V_1_sel),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    output_data_data_V_1_sel_wr_i_1
       (.I0(output_data_data_V_1_sel_wr040_out),
        .I1(output_data_data_V_1_sel_wr),
        .O(output_data_data_V_1_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_data_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_data_V_1_sel_wr_i_1_n_5),
        .Q(output_data_data_V_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT4 #(
    .INIT(16'hAEEE)) 
    \output_data_data_V_1_state[0]_i_1 
       (.I0(output_data_data_V_1_sel_wr040_out),
        .I1(\output_data_data_V_1_state_reg_n_5_[0] ),
        .I2(output_data_TREADY),
        .I3(output_data_data_V_1_ack_in),
        .O(\output_data_data_V_1_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \output_data_data_V_1_state[1]_i_1 
       (.I0(output_data_TREADY),
        .I1(output_data_data_V_1_sel_wr040_out),
        .I2(output_data_data_V_1_ack_in),
        .I3(\output_data_data_V_1_state_reg_n_5_[0] ),
        .O(output_data_data_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_data_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_data_V_1_state[0]_i_1_n_5 ),
        .Q(\output_data_data_V_1_state_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_data_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_data_V_1_state),
        .Q(output_data_data_V_1_ack_in),
        .R(ap_rst_n_inv));
  FDRE \output_data_dest_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sig_buffer_dest_V_U_n_12),
        .Q(output_data_dest_V_1_payload_A),
        .R(1'b0));
  FDRE \output_data_dest_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sig_buffer_dest_V_U_n_13),
        .Q(output_data_dest_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_dest_V_1_sel_rd_i_1
       (.I0(output_data_TVALID),
        .I1(output_data_TREADY),
        .I2(output_data_dest_V_1_sel),
        .O(output_data_dest_V_1_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_dest_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_dest_V_1_sel_rd_i_1_n_5),
        .Q(output_data_dest_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_dest_V_1_sel_wr_i_1
       (.I0(output_data_data_V_1_sel_wr040_out),
        .I1(\output_data_dest_V_1_state_reg_n_5_[1] ),
        .I2(output_data_dest_V_1_sel_wr),
        .O(output_data_dest_V_1_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_dest_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_dest_V_1_sel_wr_i_1_n_5),
        .Q(output_data_dest_V_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT4 #(
    .INIT(16'hBFA0)) 
    \output_data_dest_V_1_state[0]_i_1 
       (.I0(output_data_data_V_1_sel_wr040_out),
        .I1(output_data_TREADY),
        .I2(\output_data_dest_V_1_state_reg_n_5_[1] ),
        .I3(output_data_TVALID),
        .O(\output_data_dest_V_1_state[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \output_data_dest_V_1_state[0]_i_2 
       (.I0(output_data_data_V_1_ack_in),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter1_reg_n_5),
        .I3(\icmp_ln197_reg_696_reg_n_5_[0] ),
        .O(output_data_data_V_1_sel_wr040_out));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \output_data_dest_V_1_state[1]_i_1 
       (.I0(output_data_TREADY),
        .I1(output_data_data_V_1_sel_wr040_out),
        .I2(\output_data_dest_V_1_state_reg_n_5_[1] ),
        .I3(output_data_TVALID),
        .O(output_data_dest_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_dest_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_dest_V_1_state[0]_i_1_n_5 ),
        .Q(output_data_TVALID),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_dest_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_dest_V_1_state),
        .Q(\output_data_dest_V_1_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \output_data_id_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sig_buffer_id_V_U_n_5),
        .Q(output_data_id_V_1_payload_A),
        .R(1'b0));
  FDRE \output_data_id_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sig_buffer_id_V_U_n_6),
        .Q(output_data_id_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_id_V_1_sel_rd_i_1
       (.I0(\output_data_id_V_1_state_reg_n_5_[0] ),
        .I1(output_data_TREADY),
        .I2(output_data_id_V_1_sel),
        .O(output_data_id_V_1_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_id_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_id_V_1_sel_rd_i_1_n_5),
        .Q(output_data_id_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_id_V_1_sel_wr_i_1
       (.I0(output_data_data_V_1_sel_wr040_out),
        .I1(\output_data_id_V_1_state_reg_n_5_[1] ),
        .I2(output_data_id_V_1_sel_wr),
        .O(output_data_id_V_1_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_id_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_id_V_1_sel_wr_i_1_n_5),
        .Q(output_data_id_V_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT4 #(
    .INIT(16'hBFA0)) 
    \output_data_id_V_1_state[0]_i_1 
       (.I0(output_data_data_V_1_sel_wr040_out),
        .I1(output_data_TREADY),
        .I2(\output_data_id_V_1_state_reg_n_5_[1] ),
        .I3(\output_data_id_V_1_state_reg_n_5_[0] ),
        .O(\output_data_id_V_1_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \output_data_id_V_1_state[1]_i_1 
       (.I0(output_data_TREADY),
        .I1(output_data_data_V_1_sel_wr040_out),
        .I2(\output_data_id_V_1_state_reg_n_5_[1] ),
        .I3(\output_data_id_V_1_state_reg_n_5_[0] ),
        .O(output_data_id_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_id_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_id_V_1_state[0]_i_1_n_5 ),
        .Q(\output_data_id_V_1_state_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_id_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_id_V_1_state),
        .Q(\output_data_id_V_1_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h45)) 
    \output_data_keep_V_1_payload_A[1]_i_1 
       (.I0(output_data_keep_V_1_sel_wr),
        .I1(\output_data_keep_V_1_state_reg_n_5_[1] ),
        .I2(\output_data_keep_V_1_state_reg_n_5_[0] ),
        .O(output_data_keep_V_1_load_A));
  FDRE \output_data_keep_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(output_data_keep_V_1_load_A),
        .D(sig_buffer_keep_V_q0[0]),
        .Q(output_data_keep_V_1_payload_A[0]),
        .R(1'b0));
  FDRE \output_data_keep_V_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(output_data_keep_V_1_load_A),
        .D(sig_buffer_keep_V_q0[1]),
        .Q(output_data_keep_V_1_payload_A[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \output_data_keep_V_1_payload_B[1]_i_1 
       (.I0(output_data_keep_V_1_sel_wr),
        .I1(\output_data_keep_V_1_state_reg_n_5_[1] ),
        .I2(\output_data_keep_V_1_state_reg_n_5_[0] ),
        .O(output_data_keep_V_1_load_B));
  FDRE \output_data_keep_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(output_data_keep_V_1_load_B),
        .D(sig_buffer_keep_V_q0[0]),
        .Q(output_data_keep_V_1_payload_B[0]),
        .R(1'b0));
  FDRE \output_data_keep_V_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(output_data_keep_V_1_load_B),
        .D(sig_buffer_keep_V_q0[1]),
        .Q(output_data_keep_V_1_payload_B[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_keep_V_1_sel_rd_i_1
       (.I0(\output_data_keep_V_1_state_reg_n_5_[0] ),
        .I1(output_data_TREADY),
        .I2(output_data_keep_V_1_sel),
        .O(output_data_keep_V_1_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_keep_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_keep_V_1_sel_rd_i_1_n_5),
        .Q(output_data_keep_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_keep_V_1_sel_wr_i_1
       (.I0(output_data_data_V_1_sel_wr040_out),
        .I1(\output_data_keep_V_1_state_reg_n_5_[1] ),
        .I2(output_data_keep_V_1_sel_wr),
        .O(output_data_keep_V_1_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_keep_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_keep_V_1_sel_wr_i_1_n_5),
        .Q(output_data_keep_V_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT4 #(
    .INIT(16'hBFA0)) 
    \output_data_keep_V_1_state[0]_i_1 
       (.I0(output_data_data_V_1_sel_wr040_out),
        .I1(output_data_TREADY),
        .I2(\output_data_keep_V_1_state_reg_n_5_[1] ),
        .I3(\output_data_keep_V_1_state_reg_n_5_[0] ),
        .O(\output_data_keep_V_1_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \output_data_keep_V_1_state[1]_i_1 
       (.I0(output_data_TREADY),
        .I1(output_data_data_V_1_sel_wr040_out),
        .I2(\output_data_keep_V_1_state_reg_n_5_[1] ),
        .I3(\output_data_keep_V_1_state_reg_n_5_[0] ),
        .O(output_data_keep_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_keep_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_keep_V_1_state[0]_i_1_n_5 ),
        .Q(\output_data_keep_V_1_state_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_keep_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_keep_V_1_state),
        .Q(\output_data_keep_V_1_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \output_data_last_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sig_buffer_last_V_U_n_9),
        .Q(output_data_last_V_1_payload_A),
        .R(1'b0));
  FDRE \output_data_last_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sig_buffer_last_V_U_n_10),
        .Q(output_data_last_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_last_V_1_sel_rd_i_1
       (.I0(\output_data_last_V_1_state_reg_n_5_[0] ),
        .I1(output_data_TREADY),
        .I2(output_data_last_V_1_sel),
        .O(output_data_last_V_1_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_last_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_last_V_1_sel_rd_i_1_n_5),
        .Q(output_data_last_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_last_V_1_sel_wr_i_1
       (.I0(output_data_data_V_1_sel_wr040_out),
        .I1(\output_data_last_V_1_state_reg_n_5_[1] ),
        .I2(output_data_last_V_1_sel_wr),
        .O(output_data_last_V_1_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_last_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_last_V_1_sel_wr_i_1_n_5),
        .Q(output_data_last_V_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT4 #(
    .INIT(16'hBFA0)) 
    \output_data_last_V_1_state[0]_i_1 
       (.I0(output_data_data_V_1_sel_wr040_out),
        .I1(output_data_TREADY),
        .I2(\output_data_last_V_1_state_reg_n_5_[1] ),
        .I3(\output_data_last_V_1_state_reg_n_5_[0] ),
        .O(\output_data_last_V_1_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \output_data_last_V_1_state[1]_i_1 
       (.I0(output_data_TREADY),
        .I1(output_data_data_V_1_sel_wr040_out),
        .I2(\output_data_last_V_1_state_reg_n_5_[1] ),
        .I3(\output_data_last_V_1_state_reg_n_5_[0] ),
        .O(output_data_last_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_last_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_last_V_1_state[0]_i_1_n_5 ),
        .Q(\output_data_last_V_1_state_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_last_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_last_V_1_state),
        .Q(\output_data_last_V_1_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h45)) 
    \output_data_strb_V_1_payload_A[1]_i_1 
       (.I0(output_data_strb_V_1_sel_wr),
        .I1(\output_data_strb_V_1_state_reg_n_5_[1] ),
        .I2(\output_data_strb_V_1_state_reg_n_5_[0] ),
        .O(output_data_strb_V_1_load_A));
  FDRE \output_data_strb_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(output_data_strb_V_1_load_A),
        .D(sig_buffer_strb_V_q0[0]),
        .Q(output_data_strb_V_1_payload_A[0]),
        .R(1'b0));
  FDRE \output_data_strb_V_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(output_data_strb_V_1_load_A),
        .D(sig_buffer_strb_V_q0[1]),
        .Q(output_data_strb_V_1_payload_A[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \output_data_strb_V_1_payload_B[1]_i_1 
       (.I0(output_data_strb_V_1_sel_wr),
        .I1(\output_data_strb_V_1_state_reg_n_5_[1] ),
        .I2(\output_data_strb_V_1_state_reg_n_5_[0] ),
        .O(output_data_strb_V_1_load_B));
  FDRE \output_data_strb_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(output_data_strb_V_1_load_B),
        .D(sig_buffer_strb_V_q0[0]),
        .Q(output_data_strb_V_1_payload_B[0]),
        .R(1'b0));
  FDRE \output_data_strb_V_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(output_data_strb_V_1_load_B),
        .D(sig_buffer_strb_V_q0[1]),
        .Q(output_data_strb_V_1_payload_B[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_strb_V_1_sel_rd_i_1
       (.I0(\output_data_strb_V_1_state_reg_n_5_[0] ),
        .I1(output_data_TREADY),
        .I2(output_data_strb_V_1_sel),
        .O(output_data_strb_V_1_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_strb_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_strb_V_1_sel_rd_i_1_n_5),
        .Q(output_data_strb_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_strb_V_1_sel_wr_i_1
       (.I0(output_data_data_V_1_sel_wr040_out),
        .I1(\output_data_strb_V_1_state_reg_n_5_[1] ),
        .I2(output_data_strb_V_1_sel_wr),
        .O(output_data_strb_V_1_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_strb_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_strb_V_1_sel_wr_i_1_n_5),
        .Q(output_data_strb_V_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT4 #(
    .INIT(16'hBFA0)) 
    \output_data_strb_V_1_state[0]_i_1 
       (.I0(output_data_data_V_1_sel_wr040_out),
        .I1(output_data_TREADY),
        .I2(\output_data_strb_V_1_state_reg_n_5_[1] ),
        .I3(\output_data_strb_V_1_state_reg_n_5_[0] ),
        .O(\output_data_strb_V_1_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \output_data_strb_V_1_state[1]_i_1 
       (.I0(output_data_TREADY),
        .I1(output_data_data_V_1_sel_wr040_out),
        .I2(\output_data_strb_V_1_state_reg_n_5_[1] ),
        .I3(\output_data_strb_V_1_state_reg_n_5_[0] ),
        .O(output_data_strb_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_strb_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_strb_V_1_state[0]_i_1_n_5 ),
        .Q(\output_data_strb_V_1_state_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_strb_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_strb_V_1_state),
        .Q(\output_data_strb_V_1_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \output_data_user_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sig_buffer_user_V_U_n_5),
        .Q(output_data_user_V_1_payload_A),
        .R(1'b0));
  FDRE \output_data_user_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sig_buffer_user_V_U_n_6),
        .Q(output_data_user_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_user_V_1_sel_rd_i_1
       (.I0(\output_data_user_V_1_state_reg_n_5_[0] ),
        .I1(output_data_TREADY),
        .I2(output_data_user_V_1_sel),
        .O(output_data_user_V_1_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_user_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_user_V_1_sel_rd_i_1_n_5),
        .Q(output_data_user_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_user_V_1_sel_wr_i_1
       (.I0(output_data_data_V_1_sel_wr040_out),
        .I1(\output_data_user_V_1_state_reg_n_5_[1] ),
        .I2(output_data_user_V_1_sel_wr),
        .O(output_data_user_V_1_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_user_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_user_V_1_sel_wr_i_1_n_5),
        .Q(output_data_user_V_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT4 #(
    .INIT(16'hBFA0)) 
    \output_data_user_V_1_state[0]_i_1 
       (.I0(output_data_data_V_1_sel_wr040_out),
        .I1(output_data_TREADY),
        .I2(\output_data_user_V_1_state_reg_n_5_[1] ),
        .I3(\output_data_user_V_1_state_reg_n_5_[0] ),
        .O(\output_data_user_V_1_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \output_data_user_V_1_state[1]_i_1 
       (.I0(output_data_TREADY),
        .I1(output_data_data_V_1_sel_wr040_out),
        .I2(\output_data_user_V_1_state_reg_n_5_[1] ),
        .I3(\output_data_user_V_1_state_reg_n_5_[0] ),
        .O(output_data_user_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_user_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_user_V_1_state[0]_i_1_n_5 ),
        .Q(\output_data_user_V_1_state_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_user_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_user_V_1_state),
        .Q(\output_data_user_V_1_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V sig_buffer_dest_V_U
       (.Q({ap_CS_fsm_pp2_stage0,\ap_CS_fsm_reg_n_5_[1] }),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .i_0_reg_393_reg({i_0_reg_393_reg[9:8],i_0_reg_393_reg[3:0]}),
        .\i_0_reg_393_reg[8] (sig_buffer_dest_V_U_n_14),
        .\i_0_reg_393_reg[9] (sig_buffer_dest_V_U_n_15),
        .\i_2_reg_415_reg[8] (sig_buffer_dest_V_U_n_16),
        .input_data_data_V_0_ack_out(input_data_data_V_0_ack_out),
        .input_data_dest_V_0_payload_A(input_data_dest_V_0_payload_A),
        .input_data_dest_V_0_payload_B(input_data_dest_V_0_payload_B),
        .input_data_dest_V_0_sel(input_data_dest_V_0_sel),
        .output_data_dest_V_1_payload_A(output_data_dest_V_1_payload_A),
        .output_data_dest_V_1_payload_B(output_data_dest_V_1_payload_B),
        .\output_data_dest_V_1_payload_B_reg[0] (\output_data_dest_V_1_state_reg_n_5_[1] ),
        .\output_data_dest_V_1_payload_B_reg[0]_0 (output_data_TVALID),
        .output_data_dest_V_1_sel_wr(output_data_dest_V_1_sel_wr),
        .\q0[0]_i_2__0 (sig_buffer_last_V_U_n_11),
        .\q0_reg[0] (sig_buffer_dest_V_U_n_12),
        .\q0_reg[0]_0 (sig_buffer_dest_V_U_n_13),
        .\q0_reg[0]_1 (\input_data_data_V_0_state_reg_n_5_[0] ),
        .\q0_reg[0]_2 (MemBank_Out_U_n_21),
        .\q0_reg[0]_3 (sig_buffer_dest_V_address0[7:4]),
        .ram_reg({i_2_reg_415_reg[9:8],i_2_reg_415_reg[3:0]}),
        .sig_buffer_dest_V_address0({sig_buffer_dest_V_address0[9:8],sig_buffer_dest_V_address0[3:0]}),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_0 sig_buffer_id_V_U
       (.ap_clk(ap_clk),
        .input_data_id_V_0_payload_A(input_data_id_V_0_payload_A),
        .input_data_id_V_0_payload_B(input_data_id_V_0_payload_B),
        .input_data_id_V_0_sel(input_data_id_V_0_sel),
        .output_data_id_V_1_payload_A(output_data_id_V_1_payload_A),
        .output_data_id_V_1_payload_B(output_data_id_V_1_payload_B),
        .\output_data_id_V_1_payload_B_reg[0] (\output_data_id_V_1_state_reg_n_5_[1] ),
        .\output_data_id_V_1_payload_B_reg[0]_0 (\output_data_id_V_1_state_reg_n_5_[0] ),
        .output_data_id_V_1_sel_wr(output_data_id_V_1_sel_wr),
        .\q0[0]_i_2__1 (sig_buffer_last_V_U_n_11),
        .\q0_reg[0] (sig_buffer_id_V_U_n_5),
        .\q0_reg[0]_0 (sig_buffer_id_V_U_n_6),
        .\q0_reg[0]_1 (sig_buffer_dest_V_U_n_16),
        .\q0_reg[0]_2 (sig_buffer_dest_V_U_n_15),
        .\q0_reg[0]_3 (sig_buffer_dest_V_U_n_14),
        .sig_buffer_dest_V_address0(sig_buffer_dest_V_address0),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_keep_V sig_buffer_keep_V_U
       (.D(sig_buffer_keep_V_q0),
        .ap_clk(ap_clk),
        .input_data_data_V_0_ack_out(input_data_data_V_0_ack_out),
        .input_data_keep_V_0_payload_A(input_data_keep_V_0_payload_A),
        .input_data_keep_V_0_payload_B(input_data_keep_V_0_payload_B),
        .input_data_keep_V_0_sel(input_data_keep_V_0_sel),
        .sig_buffer_dest_V_address0(sig_buffer_dest_V_address0),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_1 sig_buffer_last_V_U
       (.Q(i_2_reg_415_reg[9:4]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .i_0_reg_393_reg(i_0_reg_393_reg[9:4]),
        .\i_0_reg_393_reg[9] (sig_buffer_last_V_U_n_11),
        .input_data_data_V_0_ack_out(input_data_data_V_0_ack_out),
        .input_data_last_V_0_payload_A(input_data_last_V_0_payload_A),
        .input_data_last_V_0_payload_B(input_data_last_V_0_payload_B),
        .input_data_last_V_0_sel(input_data_last_V_0_sel),
        .output_data_last_V_1_payload_A(output_data_last_V_1_payload_A),
        .output_data_last_V_1_payload_B(output_data_last_V_1_payload_B),
        .\output_data_last_V_1_payload_B_reg[0] (\output_data_last_V_1_state_reg_n_5_[1] ),
        .\output_data_last_V_1_payload_B_reg[0]_0 (\output_data_last_V_1_state_reg_n_5_[0] ),
        .output_data_last_V_1_sel_wr(output_data_last_V_1_sel_wr),
        .\q0_reg[0] (sig_buffer_last_V_U_n_9),
        .\q0_reg[0]_0 (sig_buffer_last_V_U_n_10),
        .\q0_reg[0]_1 (sig_buffer_dest_V_U_n_16),
        .\q0_reg[0]_2 ({sig_buffer_dest_V_address0[9:8],sig_buffer_dest_V_address0[3:0]}),
        .\q0_reg[0]_3 (sig_buffer_dest_V_U_n_15),
        .\q0_reg[0]_4 (sig_buffer_dest_V_U_n_14),
        .ram_reg(ap_CS_fsm_pp2_stage0),
        .sig_buffer_dest_V_address0(sig_buffer_dest_V_address0[7:4]),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_keep_V_2 sig_buffer_strb_V_U
       (.D(sig_buffer_strb_V_q0),
        .ap_clk(ap_clk),
        .input_data_data_V_0_ack_out(input_data_data_V_0_ack_out),
        .input_data_strb_V_0_payload_A(input_data_strb_V_0_payload_A),
        .input_data_strb_V_0_payload_B(input_data_strb_V_0_payload_B),
        .input_data_strb_V_0_sel(input_data_strb_V_0_sel),
        .sig_buffer_dest_V_address0(sig_buffer_dest_V_address0),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_3 sig_buffer_user_V_U
       (.ap_clk(ap_clk),
        .input_data_user_V_0_payload_A(input_data_user_V_0_payload_A),
        .input_data_user_V_0_payload_B(input_data_user_V_0_payload_B),
        .input_data_user_V_0_sel(input_data_user_V_0_sel),
        .output_data_user_V_1_payload_A(output_data_user_V_1_payload_A),
        .output_data_user_V_1_payload_B(output_data_user_V_1_payload_B),
        .\output_data_user_V_1_payload_B_reg[0] (\output_data_user_V_1_state_reg_n_5_[1] ),
        .\output_data_user_V_1_payload_B_reg[0]_0 (\output_data_user_V_1_state_reg_n_5_[0] ),
        .output_data_user_V_1_sel_wr(output_data_user_V_1_sel_wr),
        .\q0[0]_i_2 (sig_buffer_last_V_U_n_11),
        .\q0_reg[0] (sig_buffer_user_V_U_n_5),
        .\q0_reg[0]_0 (sig_buffer_user_V_U_n_6),
        .\q0_reg[0]_1 (sig_buffer_dest_V_U_n_16),
        .\q0_reg[0]_2 (sig_buffer_dest_V_U_n_15),
        .\q0_reg[0]_3 (sig_buffer_dest_V_U_n_14),
        .sig_buffer_dest_V_address0(sig_buffer_dest_V_address0),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
  LUT2 #(
    .INIT(4'h2)) 
    \zext_ln176_reg_681[9]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(icmp_ln173_fu_624_p2),
        .O(zext_ln176_reg_681_reg0));
  FDRE \zext_ln176_reg_681_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(zext_ln176_reg_681_reg[0]),
        .Q(zext_ln176_reg_681_pp1_iter1_reg_reg[0]),
        .R(1'b0));
  FDRE \zext_ln176_reg_681_pp1_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(zext_ln176_reg_681_reg[1]),
        .Q(zext_ln176_reg_681_pp1_iter1_reg_reg[1]),
        .R(1'b0));
  FDRE \zext_ln176_reg_681_pp1_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(zext_ln176_reg_681_reg[2]),
        .Q(zext_ln176_reg_681_pp1_iter1_reg_reg[2]),
        .R(1'b0));
  FDRE \zext_ln176_reg_681_pp1_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(zext_ln176_reg_681_reg[3]),
        .Q(zext_ln176_reg_681_pp1_iter1_reg_reg[3]),
        .R(1'b0));
  FDRE \zext_ln176_reg_681_pp1_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(zext_ln176_reg_681_reg[4]),
        .Q(zext_ln176_reg_681_pp1_iter1_reg_reg[4]),
        .R(1'b0));
  FDRE \zext_ln176_reg_681_pp1_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(zext_ln176_reg_681_reg[5]),
        .Q(zext_ln176_reg_681_pp1_iter1_reg_reg[5]),
        .R(1'b0));
  FDRE \zext_ln176_reg_681_pp1_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(zext_ln176_reg_681_reg[6]),
        .Q(zext_ln176_reg_681_pp1_iter1_reg_reg[6]),
        .R(1'b0));
  FDRE \zext_ln176_reg_681_pp1_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(zext_ln176_reg_681_reg[7]),
        .Q(zext_ln176_reg_681_pp1_iter1_reg_reg[7]),
        .R(1'b0));
  FDRE \zext_ln176_reg_681_pp1_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(zext_ln176_reg_681_reg[8]),
        .Q(zext_ln176_reg_681_pp1_iter1_reg_reg[8]),
        .R(1'b0));
  FDRE \zext_ln176_reg_681_pp1_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(zext_ln176_reg_681_reg[9]),
        .Q(zext_ln176_reg_681_pp1_iter1_reg_reg[9]),
        .R(1'b0));
  FDRE \zext_ln176_reg_681_reg[0] 
       (.C(ap_clk),
        .CE(zext_ln176_reg_681_reg0),
        .D(i_1_reg_404_reg[0]),
        .Q(zext_ln176_reg_681_reg[0]),
        .R(1'b0));
  FDRE \zext_ln176_reg_681_reg[1] 
       (.C(ap_clk),
        .CE(zext_ln176_reg_681_reg0),
        .D(i_1_reg_404_reg[1]),
        .Q(zext_ln176_reg_681_reg[1]),
        .R(1'b0));
  FDRE \zext_ln176_reg_681_reg[2] 
       (.C(ap_clk),
        .CE(zext_ln176_reg_681_reg0),
        .D(i_1_reg_404_reg[2]),
        .Q(zext_ln176_reg_681_reg[2]),
        .R(1'b0));
  FDRE \zext_ln176_reg_681_reg[3] 
       (.C(ap_clk),
        .CE(zext_ln176_reg_681_reg0),
        .D(i_1_reg_404_reg[3]),
        .Q(zext_ln176_reg_681_reg[3]),
        .R(1'b0));
  FDRE \zext_ln176_reg_681_reg[4] 
       (.C(ap_clk),
        .CE(zext_ln176_reg_681_reg0),
        .D(i_1_reg_404_reg[4]),
        .Q(zext_ln176_reg_681_reg[4]),
        .R(1'b0));
  FDRE \zext_ln176_reg_681_reg[5] 
       (.C(ap_clk),
        .CE(zext_ln176_reg_681_reg0),
        .D(i_1_reg_404_reg[5]),
        .Q(zext_ln176_reg_681_reg[5]),
        .R(1'b0));
  FDRE \zext_ln176_reg_681_reg[6] 
       (.C(ap_clk),
        .CE(zext_ln176_reg_681_reg0),
        .D(i_1_reg_404_reg[6]),
        .Q(zext_ln176_reg_681_reg[6]),
        .R(1'b0));
  FDRE \zext_ln176_reg_681_reg[7] 
       (.C(ap_clk),
        .CE(zext_ln176_reg_681_reg0),
        .D(i_1_reg_404_reg[7]),
        .Q(zext_ln176_reg_681_reg[7]),
        .R(1'b0));
  FDRE \zext_ln176_reg_681_reg[8] 
       (.C(ap_clk),
        .CE(zext_ln176_reg_681_reg0),
        .D(i_1_reg_404_reg[8]),
        .Q(zext_ln176_reg_681_reg[8]),
        .R(1'b0));
  FDRE \zext_ln176_reg_681_reg[9] 
       (.C(ap_clk),
        .CE(zext_ln176_reg_681_reg0),
        .D(i_1_reg_404_reg[9]),
        .Q(zext_ln176_reg_681_reg[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_AXILiteS_s_axi
   (D,
    clear,
    ap_done,
    s_axi_AXILiteS_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_AXILiteS_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_AXILiteS_RDATA,
    interrupt,
    \ap_CS_fsm_reg[1] ,
    Q,
    input_data_last_V_0_payload_A,
    input_data_last_V_0_sel,
    input_data_last_V_0_payload_B,
    output_data_TREADY,
    int_ap_ready_reg_0,
    int_ap_ready_reg_1,
    int_ap_ready_reg_2,
    int_ap_ready_reg_3,
    int_ap_ready_i_2_0,
    output_data_data_V_1_ack_in,
    int_ap_ready_reg_4,
    int_ap_ready_reg_5,
    int_ap_ready_reg_6,
    int_ap_ready_reg_7,
    int_ap_ready_reg_8,
    int_ap_ready_reg_9,
    int_ap_ready_i_2_1,
    int_ap_ready_i_2_2,
    ap_rst_n_inv,
    ap_clk,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_RREADY);
  output [1:0]D;
  output clear;
  output ap_done;
  output s_axi_AXILiteS_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_AXILiteS_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [4:0]s_axi_AXILiteS_RDATA;
  output interrupt;
  input \ap_CS_fsm_reg[1] ;
  input [2:0]Q;
  input input_data_last_V_0_payload_A;
  input input_data_last_V_0_sel;
  input input_data_last_V_0_payload_B;
  input output_data_TREADY;
  input int_ap_ready_reg_0;
  input int_ap_ready_reg_1;
  input int_ap_ready_reg_2;
  input int_ap_ready_reg_3;
  input int_ap_ready_i_2_0;
  input output_data_data_V_1_ack_in;
  input int_ap_ready_reg_4;
  input int_ap_ready_reg_5;
  input int_ap_ready_reg_6;
  input int_ap_ready_reg_7;
  input int_ap_ready_reg_8;
  input int_ap_ready_reg_9;
  input int_ap_ready_i_2_1;
  input int_ap_ready_i_2_2;
  input ap_rst_n_inv;
  input ap_clk;
  input [4:0]s_axi_AXILiteS_AWADDR;
  input [2:0]s_axi_AXILiteS_WDATA;
  input s_axi_AXILiteS_BREADY;
  input s_axi_AXILiteS_WVALID;
  input [0:0]s_axi_AXILiteS_WSTRB;
  input [4:0]s_axi_AXILiteS_ARADDR;
  input s_axi_AXILiteS_AWVALID;
  input s_axi_AXILiteS_ARVALID;
  input s_axi_AXILiteS_RREADY;

  wire [1:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_5 ;
  wire \FSM_onehot_rstate[2]_i_1_n_5 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_5 ;
  wire \FSM_onehot_wstate[2]_i_1_n_5 ;
  wire \FSM_onehot_wstate[3]_i_1_n_5 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire clear;
  wire [7:1]data0;
  wire input_data_last_V_0_payload_A;
  wire input_data_last_V_0_payload_B;
  wire input_data_last_V_0_sel;
  wire int_ap_done_i_1_n_5;
  wire int_ap_done_i_2_n_5;
  wire int_ap_ready_i_2_0;
  wire int_ap_ready_i_2_1;
  wire int_ap_ready_i_2_2;
  wire int_ap_ready_i_2_n_5;
  wire int_ap_ready_i_3_n_5;
  wire int_ap_ready_i_4_n_5;
  wire int_ap_ready_i_5_n_5;
  wire int_ap_ready_i_6_n_5;
  wire int_ap_ready_i_7_n_5;
  wire int_ap_ready_i_8_n_5;
  wire int_ap_ready_i_9_n_5;
  wire int_ap_ready_reg_0;
  wire int_ap_ready_reg_1;
  wire int_ap_ready_reg_2;
  wire int_ap_ready_reg_3;
  wire int_ap_ready_reg_4;
  wire int_ap_ready_reg_5;
  wire int_ap_ready_reg_6;
  wire int_ap_ready_reg_7;
  wire int_ap_ready_reg_8;
  wire int_ap_ready_reg_9;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_5;
  wire int_auto_restart_i_1_n_5;
  wire int_gie_i_1_n_5;
  wire int_gie_reg_n_5;
  wire \int_ier[0]_i_1_n_5 ;
  wire \int_ier[1]_i_1_n_5 ;
  wire \int_ier[1]_i_2_n_5 ;
  wire \int_ier_reg_n_5_[0] ;
  wire int_isr;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_5 ;
  wire \int_isr[1]_i_1_n_5 ;
  wire \int_isr_reg_n_5_[0] ;
  wire interrupt;
  wire output_data_TREADY;
  wire output_data_data_V_1_ack_in;
  wire p_0_in;
  wire p_1_in__0;
  wire [7:0]rdata;
  wire \rdata[0]_i_2_n_5 ;
  wire \rdata[1]_i_2_n_5 ;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [4:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [2:0]s_axi_AXILiteS_WDATA;
  wire [0:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire waddr;
  wire \waddr_reg_n_5_[0] ;
  wire \waddr_reg_n_5_[1] ;
  wire \waddr_reg_n_5_[2] ;
  wire \waddr_reg_n_5_[3] ;
  wire \waddr_reg_n_5_[4] ;

  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT4 #(
    .INIT(16'h8FDD)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_AXILiteS_RVALID),
        .I1(s_axi_AXILiteS_RREADY),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\FSM_onehot_rstate[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(s_axi_AXILiteS_RREADY),
        .I3(s_axi_AXILiteS_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_5 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_5 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_5 ),
        .Q(s_axi_AXILiteS_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hC0FFD1D1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_AXILiteS_BVALID),
        .I2(s_axi_AXILiteS_BREADY),
        .I3(s_axi_AXILiteS_AWVALID),
        .I4(\FSM_onehot_wstate_reg[1]_0 ),
        .O(\FSM_onehot_wstate[1]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_AXILiteS_AWVALID),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_AXILiteS_BREADY),
        .I1(s_axi_AXILiteS_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_AXILiteS_WVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_5 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_5 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_5 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_5 ),
        .Q(s_axi_AXILiteS_BVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[0]_i_1__10 
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(ap_done),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBABABAFAFAFABAFA)) 
    \ap_CS_fsm[1]_i_1__10 
       (.I0(clear),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(Q[1]),
        .I3(input_data_last_V_0_payload_A),
        .I4(input_data_last_V_0_sel),
        .I5(input_data_last_V_0_payload_B),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_0_reg_393[0]_i_1 
       (.I0(Q[0]),
        .I1(ap_start),
        .O(clear));
  LUT5 #(
    .INIT(32'hFF7FFF00)) 
    int_ap_done_i_1
       (.I0(int_ap_done_i_2_n_5),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(ap_done),
        .I4(data0[1]),
        .O(int_ap_done_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    int_ap_done_i_2
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[1]),
        .I2(s_axi_AXILiteS_ARADDR[0]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .O(int_ap_done_i_2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_5),
        .Q(data0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(data0[2]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h000E)) 
    int_ap_ready_i_1
       (.I0(int_ap_ready_i_2_n_5),
        .I1(output_data_TREADY),
        .I2(int_ap_ready_i_3_n_5),
        .I3(int_ap_ready_i_4_n_5),
        .O(ap_done));
  LUT6 #(
    .INIT(64'h0000022202220222)) 
    int_ap_ready_i_2
       (.I0(int_ap_ready_i_5_n_5),
        .I1(int_ap_ready_i_6_n_5),
        .I2(int_ap_ready_reg_5),
        .I3(int_ap_ready_reg_4),
        .I4(int_ap_ready_reg_3),
        .I5(int_ap_ready_reg_2),
        .O(int_ap_ready_i_2_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFF22F2FFFF)) 
    int_ap_ready_i_3
       (.I0(int_ap_ready_reg_6),
        .I1(int_ap_ready_reg_7),
        .I2(int_ap_ready_reg_8),
        .I3(int_ap_ready_reg_9),
        .I4(Q[2]),
        .I5(int_ap_ready_i_7_n_5),
        .O(int_ap_ready_i_3_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF22F2)) 
    int_ap_ready_i_4
       (.I0(int_ap_ready_reg_0),
        .I1(int_ap_ready_reg_1),
        .I2(int_ap_ready_reg_2),
        .I3(int_ap_ready_reg_3),
        .I4(int_ap_ready_i_8_n_5),
        .I5(int_ap_ready_i_9_n_5),
        .O(int_ap_ready_i_4_n_5));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    int_ap_ready_i_5
       (.I0(output_data_data_V_1_ack_in),
        .I1(int_ap_ready_i_2_0),
        .I2(int_ap_ready_reg_8),
        .I3(int_ap_ready_reg_9),
        .I4(int_ap_ready_reg_0),
        .I5(int_ap_ready_reg_1),
        .O(int_ap_ready_i_5_n_5));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    int_ap_ready_i_6
       (.I0(int_ap_ready_reg_7),
        .I1(int_ap_ready_reg_6),
        .I2(int_ap_ready_i_2_2),
        .I3(int_ap_ready_i_2_1),
        .O(int_ap_ready_i_6_n_5));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_ready_i_7
       (.I0(int_ap_ready_i_2_1),
        .I1(int_ap_ready_i_2_2),
        .O(int_ap_ready_i_7_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_ready_i_8
       (.I0(int_ap_ready_reg_4),
        .I1(int_ap_ready_reg_5),
        .O(int_ap_ready_i_8_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_ready_i_9
       (.I0(int_ap_ready_i_2_0),
        .I1(output_data_data_V_1_ack_in),
        .O(int_ap_ready_i_9_n_5));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done),
        .Q(data0[3]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(data0[7]),
        .I1(ap_done),
        .I2(int_ap_start3_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    int_ap_start_i_2
       (.I0(\waddr_reg_n_5_[2] ),
        .I1(s_axi_AXILiteS_WDATA[0]),
        .I2(\waddr_reg_n_5_[3] ),
        .I3(\int_ier[1]_i_2_n_5 ),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_5),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    int_auto_restart_i_1
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(\waddr_reg_n_5_[2] ),
        .I3(\int_ier[1]_i_2_n_5 ),
        .I4(data0[7]),
        .O(int_auto_restart_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_5),
        .Q(data0[7]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_gie_i_1
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(\waddr_reg_n_5_[2] ),
        .I3(\int_ier[1]_i_2_n_5 ),
        .I4(int_gie_reg_n_5),
        .O(int_gie_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_5),
        .Q(int_gie_reg_n_5),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(\waddr_reg_n_5_[2] ),
        .I2(\waddr_reg_n_5_[3] ),
        .I3(\int_ier[1]_i_2_n_5 ),
        .I4(\int_ier_reg_n_5_[0] ),
        .O(\int_ier[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(\waddr_reg_n_5_[2] ),
        .I2(\waddr_reg_n_5_[3] ),
        .I3(\int_ier[1]_i_2_n_5 ),
        .I4(p_0_in),
        .O(\int_ier[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_5_[0] ),
        .I1(\waddr_reg_n_5_[1] ),
        .I2(s_axi_AXILiteS_WSTRB),
        .I3(\waddr_reg_n_5_[4] ),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .I5(s_axi_AXILiteS_WVALID),
        .O(\int_ier[1]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_5 ),
        .Q(\int_ier_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_5 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFF8000)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(\int_ier[1]_i_2_n_5 ),
        .I2(\waddr_reg_n_5_[2] ),
        .I3(\waddr_reg_n_5_[3] ),
        .I4(int_isr7_out),
        .I5(\int_isr_reg_n_5_[0] ),
        .O(\int_isr[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \int_isr[0]_i_2 
       (.I0(ap_done),
        .I1(\int_ier_reg_n_5_[0] ),
        .O(int_isr7_out));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFF8000)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(\int_ier[1]_i_2_n_5 ),
        .I2(\waddr_reg_n_5_[2] ),
        .I3(\waddr_reg_n_5_[3] ),
        .I4(int_isr),
        .I5(p_1_in__0),
        .O(\int_isr[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \int_isr[1]_i_2 
       (.I0(ap_done),
        .I1(p_0_in),
        .O(int_isr));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_5 ),
        .Q(\int_isr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_5 ),
        .Q(p_1_in__0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    interrupt_INST_0
       (.I0(\int_isr_reg_n_5_[0] ),
        .I1(p_1_in__0),
        .I2(int_gie_reg_n_5),
        .O(interrupt));
  LUT6 #(
    .INIT(64'hFFFF000000CA0000)) 
    \rdata[0]_i_1 
       (.I0(ap_start),
        .I1(\int_ier_reg_n_5_[0] ),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(s_axi_AXILiteS_ARADDR[2]),
        .I4(\rdata[1]_i_2_n_5 ),
        .I5(\rdata[0]_i_2_n_5 ),
        .O(rdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[0]_i_2 
       (.I0(int_gie_reg_n_5),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(\int_isr_reg_n_5_[0] ),
        .I3(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hCE0E0000C2020000)) 
    \rdata[1]_i_1 
       (.I0(data0[1]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(p_1_in__0),
        .I4(\rdata[1]_i_2_n_5 ),
        .I5(p_0_in),
        .O(rdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \rdata[1]_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[1]),
        .I1(s_axi_AXILiteS_ARADDR[0]),
        .I2(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \rdata[2]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[0]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[2]),
        .I5(data0[2]),
        .O(rdata[2]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \rdata[3]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[0]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[2]),
        .I5(data0[3]),
        .O(rdata[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[7]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \rdata[7]_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[0]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[2]),
        .I5(data0[7]),
        .O(rdata[7]));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_AXILiteS_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_AXILiteS_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_AXILiteS_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_AXILiteS_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_AXILiteS_RDATA[4]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[4]_i_1 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[0]),
        .Q(\waddr_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[1]),
        .Q(\waddr_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[2]),
        .Q(\waddr_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[3]),
        .Q(\waddr_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[4]),
        .Q(\waddr_reg_n_5_[4] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_A
   (input_data_data_V_0_ack_out,
    \ap_CS_fsm_reg[9] ,
    \ap_CS_fsm_reg[21] ,
    \ap_CS_fsm_reg[15] ,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[25] ,
    \ap_CS_fsm_reg[39] ,
    q0,
    Q,
    ram_reg,
    ram_reg_0,
    ap_clk,
    ram_reg_0_0,
    ADDRARDADDR,
    d0,
    WEA,
    ram_reg_7);
  output input_data_data_V_0_ack_out;
  output \ap_CS_fsm_reg[9] ;
  output \ap_CS_fsm_reg[21] ;
  output \ap_CS_fsm_reg[15] ;
  output \ap_CS_fsm_reg[1] ;
  output \ap_CS_fsm_reg[25] ;
  output \ap_CS_fsm_reg[39] ;
  output [15:0]q0;
  input [11:0]Q;
  input ram_reg;
  input ram_reg_0;
  input ap_clk;
  input ram_reg_0_0;
  input [13:0]ADDRARDADDR;
  input [15:0]d0;
  input [1:0]WEA;
  input [1:0]ram_reg_7;

  wire [13:0]ADDRARDADDR;
  wire [11:0]Q;
  wire [1:0]WEA;
  wire \ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[21] ;
  wire \ap_CS_fsm_reg[25] ;
  wire \ap_CS_fsm_reg[39] ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire [15:0]d0;
  wire input_data_data_V_0_ack_out;
  wire [15:0]q0;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire [1:0]ram_reg_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_A_ram network_MemBank_A_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .Q(Q),
        .WEA(WEA),
        .\ap_CS_fsm_reg[15] (\ap_CS_fsm_reg[15] ),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[21] (\ap_CS_fsm_reg[21] ),
        .\ap_CS_fsm_reg[25] (\ap_CS_fsm_reg[25] ),
        .\ap_CS_fsm_reg[39] (\ap_CS_fsm_reg[39] ),
        .\ap_CS_fsm_reg[9] (\ap_CS_fsm_reg[9] ),
        .ap_clk(ap_clk),
        .d0(d0),
        .input_data_data_V_0_ack_out(input_data_data_V_0_ack_out),
        .q0(q0),
        .ram_reg(ram_reg),
        .ram_reg_0_0(ram_reg_0),
        .ram_reg_0_1(ram_reg_0_0),
        .ram_reg_7_0(ram_reg_7));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_A_ram
   (input_data_data_V_0_ack_out,
    \ap_CS_fsm_reg[9] ,
    \ap_CS_fsm_reg[21] ,
    \ap_CS_fsm_reg[15] ,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[25] ,
    \ap_CS_fsm_reg[39] ,
    q0,
    Q,
    ram_reg,
    ram_reg_0_0,
    ap_clk,
    ram_reg_0_1,
    ADDRARDADDR,
    d0,
    WEA,
    ram_reg_7_0);
  output input_data_data_V_0_ack_out;
  output \ap_CS_fsm_reg[9] ;
  output \ap_CS_fsm_reg[21] ;
  output \ap_CS_fsm_reg[15] ;
  output \ap_CS_fsm_reg[1] ;
  output \ap_CS_fsm_reg[25] ;
  output \ap_CS_fsm_reg[39] ;
  output [15:0]q0;
  input [11:0]Q;
  input ram_reg;
  input ram_reg_0_0;
  input ap_clk;
  input ram_reg_0_1;
  input [13:0]ADDRARDADDR;
  input [15:0]d0;
  input [1:0]WEA;
  input [1:0]ram_reg_7_0;

  wire [13:0]ADDRARDADDR;
  wire [11:0]Q;
  wire [1:0]WEA;
  wire \ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[21] ;
  wire \ap_CS_fsm_reg[25] ;
  wire \ap_CS_fsm_reg[39] ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire [15:0]d0;
  wire input_data_data_V_0_ack_out;
  wire [15:0]q0;
  wire ram_reg;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire [1:0]ram_reg_7_0;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_3_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_3_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_4_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_4_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_5_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_5_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_6_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_6_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_7_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_7_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_7_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[1:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_0_DOADO_UNCONNECTED[31:2],q0[1:0]}),
        .DOBDO(NLW_ram_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA[0],WEA[0],WEA[0],WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_0_i_20__0
       (.I0(Q[7]),
        .I1(Q[10]),
        .O(\ap_CS_fsm_reg[25] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_i_22__0
       (.I0(Q[11]),
        .I1(ram_reg_0_0),
        .I2(Q[2]),
        .I3(Q[4]),
        .O(\ap_CS_fsm_reg[39] ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_i_29__0
       (.I0(Q[0]),
        .I1(Q[7]),
        .I2(Q[10]),
        .I3(Q[1]),
        .O(\ap_CS_fsm_reg[1] ));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_0_i_78
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(\ap_CS_fsm_reg[9] ));
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_0_i_88
       (.I0(Q[3]),
        .I1(Q[9]),
        .I2(Q[6]),
        .O(\ap_CS_fsm_reg[15] ));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_93__0
       (.I0(Q[5]),
        .I1(Q[8]),
        .O(\ap_CS_fsm_reg[21] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[3:2]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_DOADO_UNCONNECTED[31:2],q0[3:2]}),
        .DOBDO(NLW_ram_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA[0],WEA[0],WEA[0],WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_2
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[5:4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_2_DOADO_UNCONNECTED[31:2],q0[5:4]}),
        .DOBDO(NLW_ram_reg_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA,WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_3
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[7:6]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_3_DOADO_UNCONNECTED[31:2],q0[7:6]}),
        .DOBDO(NLW_ram_reg_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_3_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA[1],WEA[1],WEA[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "9" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_4
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[9:8]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_4_DOADO_UNCONNECTED[31:2],q0[9:8]}),
        .DOBDO(NLW_ram_reg_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_4_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA[1],WEA[1],WEA[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "10" *) 
  (* bram_slice_end = "11" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_5
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[11:10]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_5_DOADO_UNCONNECTED[31:2],q0[11:10]}),
        .DOBDO(NLW_ram_reg_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_5_SBITERR_UNCONNECTED),
        .WEA({ram_reg_7_0[0],ram_reg_7_0[0],ram_reg_7_0[0],ram_reg_7_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "12" *) 
  (* bram_slice_end = "13" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "13" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_6
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[13:12]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_6_DOADO_UNCONNECTED[31:2],q0[13:12]}),
        .DOBDO(NLW_ram_reg_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_6_SBITERR_UNCONNECTED),
        .WEA({ram_reg_7_0[0],ram_reg_7_0[0],ram_reg_7_0[0],ram_reg_7_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "14" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_7
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[15:14]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_7_DOADO_UNCONNECTED[31:2],q0[15:14]}),
        .DOBDO(NLW_ram_reg_7_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_7_SBITERR_UNCONNECTED),
        .WEA({ram_reg_7_0[1],ram_reg_7_0,ram_reg_7_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_14
       (.I0(Q[0]),
        .I1(ram_reg),
        .O(input_data_data_V_0_ack_out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_B
   (D,
    q1,
    q0,
    \ap_CS_fsm_reg[17] ,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[29] ,
    \ap_CS_fsm_reg[5] ,
    \ap_CS_fsm_reg[7] ,
    ap_enable_reg_pp1_iter0_reg,
    \ap_CS_fsm_reg[40] ,
    \ap_CS_fsm_reg[7]_0 ,
    Q,
    ram_reg_0,
    ap_enable_reg_pp1_iter0,
    ap_clk,
    ram_reg_0_0,
    MemBank_B_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    d0,
    WEA,
    ram_reg_7);
  output [15:0]D;
  output [15:0]q1;
  output [15:0]q0;
  output \ap_CS_fsm_reg[17] ;
  output \ap_CS_fsm_reg[3] ;
  output \ap_CS_fsm_reg[29] ;
  output \ap_CS_fsm_reg[5] ;
  output \ap_CS_fsm_reg[7] ;
  output ap_enable_reg_pp1_iter0_reg;
  output \ap_CS_fsm_reg[40] ;
  output \ap_CS_fsm_reg[7]_0 ;
  input [0:0]Q;
  input [16:0]ram_reg_0;
  input ap_enable_reg_pp1_iter0;
  input ap_clk;
  input ram_reg_0_0;
  input MemBank_B_ce1;
  input [13:0]ADDRARDADDR;
  input [13:0]ADDRBWRADDR;
  input [15:0]d0;
  input [1:0]WEA;
  input [1:0]ram_reg_7;

  wire [13:0]ADDRARDADDR;
  wire [13:0]ADDRBWRADDR;
  wire [15:0]D;
  wire MemBank_B_ce1;
  wire [0:0]Q;
  wire [1:0]WEA;
  wire \ap_CS_fsm_reg[17] ;
  wire \ap_CS_fsm_reg[29] ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[40] ;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_reg;
  wire [15:0]d0;
  wire [15:0]q0;
  wire [15:0]q1;
  wire [16:0]ram_reg_0;
  wire ram_reg_0_0;
  wire [1:0]ram_reg_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_B_ram network_MemBank_B_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .MemBank_B_ce1(MemBank_B_ce1),
        .Q(Q),
        .WEA(WEA),
        .\ap_CS_fsm_reg[17] (\ap_CS_fsm_reg[17] ),
        .\ap_CS_fsm_reg[29] (\ap_CS_fsm_reg[29] ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .\ap_CS_fsm_reg[40] (\ap_CS_fsm_reg[40] ),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .\ap_CS_fsm_reg[7]_0 (\ap_CS_fsm_reg[7]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter0_reg(ap_enable_reg_pp1_iter0_reg),
        .d0(d0),
        .q0(q0),
        .q1(q1),
        .ram_reg_0_0(ram_reg_0),
        .ram_reg_0_1(ram_reg_0_0),
        .ram_reg_7_0(ram_reg_7));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_B_ram
   (D,
    q1,
    q0,
    \ap_CS_fsm_reg[17] ,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[29] ,
    \ap_CS_fsm_reg[5] ,
    \ap_CS_fsm_reg[7] ,
    ap_enable_reg_pp1_iter0_reg,
    \ap_CS_fsm_reg[40] ,
    \ap_CS_fsm_reg[7]_0 ,
    Q,
    ram_reg_0_0,
    ap_enable_reg_pp1_iter0,
    ap_clk,
    ram_reg_0_1,
    MemBank_B_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    d0,
    WEA,
    ram_reg_7_0);
  output [15:0]D;
  output [15:0]q1;
  output [15:0]q0;
  output \ap_CS_fsm_reg[17] ;
  output \ap_CS_fsm_reg[3] ;
  output \ap_CS_fsm_reg[29] ;
  output \ap_CS_fsm_reg[5] ;
  output \ap_CS_fsm_reg[7] ;
  output ap_enable_reg_pp1_iter0_reg;
  output \ap_CS_fsm_reg[40] ;
  output \ap_CS_fsm_reg[7]_0 ;
  input [0:0]Q;
  input [16:0]ram_reg_0_0;
  input ap_enable_reg_pp1_iter0;
  input ap_clk;
  input ram_reg_0_1;
  input MemBank_B_ce1;
  input [13:0]ADDRARDADDR;
  input [13:0]ADDRBWRADDR;
  input [15:0]d0;
  input [1:0]WEA;
  input [1:0]ram_reg_7_0;

  wire [13:0]ADDRARDADDR;
  wire [13:0]ADDRBWRADDR;
  wire [15:0]D;
  wire MemBank_B_ce1;
  wire [0:0]Q;
  wire [1:0]WEA;
  wire \ap_CS_fsm_reg[17] ;
  wire \ap_CS_fsm_reg[29] ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[40] ;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_reg;
  wire [15:0]d0;
  wire [15:0]q0;
  wire [15:0]q1;
  wire [16:0]ram_reg_0_0;
  wire ram_reg_0_1;
  wire [1:0]ram_reg_7_0;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_3_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_3_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_3_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_4_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_4_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_4_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_5_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_5_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_5_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_6_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_6_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_6_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_7_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_7_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_7_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[1:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_0_DOADO_UNCONNECTED[31:2],q0[1:0]}),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:2],q1[1:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_1),
        .ENBWREN(MemBank_B_ce1),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA[0],WEA[0],WEA[0],WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_0_i_124
       (.I0(ram_reg_0_0[2]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(ram_reg_0_0[15]),
        .O(\ap_CS_fsm_reg[7]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_0_i_129
       (.I0(ram_reg_0_0[0]),
        .I1(ram_reg_0_0[4]),
        .I2(ram_reg_0_0[13]),
        .I3(ram_reg_0_0[7]),
        .I4(ram_reg_0_0[10]),
        .O(\ap_CS_fsm_reg[3] ));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    ram_reg_0_i_34__0
       (.I0(ram_reg_0_0[2]),
        .I1(ram_reg_0_0[9]),
        .I2(ram_reg_0_0[12]),
        .I3(ram_reg_0_0[16]),
        .I4(ap_enable_reg_pp1_iter0),
        .O(\ap_CS_fsm_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_0_i_35__0
       (.I0(ram_reg_0_0[6]),
        .I1(ram_reg_0_0[3]),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(ram_reg_0_0[15]),
        .O(\ap_CS_fsm_reg[17] ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_38__0
       (.I0(ram_reg_0_0[16]),
        .I1(ap_enable_reg_pp1_iter0),
        .O(\ap_CS_fsm_reg[40] ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    ram_reg_0_i_41__0
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ram_reg_0_0[16]),
        .I2(ram_reg_0_0[12]),
        .I3(ram_reg_0_0[9]),
        .O(ap_enable_reg_pp1_iter0_reg));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_0_i_94__0
       (.I0(ram_reg_0_0[1]),
        .I1(ram_reg_0_0[11]),
        .I2(ram_reg_0_0[8]),
        .O(\ap_CS_fsm_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hEEEF)) 
    ram_reg_0_i_96__0
       (.I0(ram_reg_0_0[11]),
        .I1(ram_reg_0_0[8]),
        .I2(ram_reg_0_0[14]),
        .I3(ram_reg_0_0[5]),
        .O(\ap_CS_fsm_reg[29] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[3:2]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_1_DOADO_UNCONNECTED[31:2],q0[3:2]}),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[31:2],q1[3:2]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_1),
        .ENBWREN(MemBank_B_ce1),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA[0],WEA[0],WEA[0],WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_2
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[5:4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_2_DOADO_UNCONNECTED[31:2],q0[5:4]}),
        .DOBDO({NLW_ram_reg_2_DOBDO_UNCONNECTED[31:2],q1[5:4]}),
        .DOPADOP(NLW_ram_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_1),
        .ENBWREN(MemBank_B_ce1),
        .INJECTDBITERR(NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA,WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_3
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[7:6]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_3_DOADO_UNCONNECTED[31:2],q0[7:6]}),
        .DOBDO({NLW_ram_reg_3_DOBDO_UNCONNECTED[31:2],q1[7:6]}),
        .DOPADOP(NLW_ram_reg_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_1),
        .ENBWREN(MemBank_B_ce1),
        .INJECTDBITERR(NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_3_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA[1],WEA[1],WEA[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "9" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_4
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[9:8]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_4_DOADO_UNCONNECTED[31:2],q0[9:8]}),
        .DOBDO({NLW_ram_reg_4_DOBDO_UNCONNECTED[31:2],q1[9:8]}),
        .DOPADOP(NLW_ram_reg_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_1),
        .ENBWREN(MemBank_B_ce1),
        .INJECTDBITERR(NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_4_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA[1],WEA[1],WEA[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "10" *) 
  (* bram_slice_end = "11" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_5
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[11:10]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_5_DOADO_UNCONNECTED[31:2],q0[11:10]}),
        .DOBDO({NLW_ram_reg_5_DOBDO_UNCONNECTED[31:2],q1[11:10]}),
        .DOPADOP(NLW_ram_reg_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_1),
        .ENBWREN(MemBank_B_ce1),
        .INJECTDBITERR(NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_5_SBITERR_UNCONNECTED),
        .WEA({ram_reg_7_0[0],ram_reg_7_0[0],ram_reg_7_0[0],ram_reg_7_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "12" *) 
  (* bram_slice_end = "13" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "13" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_6
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[13:12]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_6_DOADO_UNCONNECTED[31:2],q0[13:12]}),
        .DOBDO({NLW_ram_reg_6_DOBDO_UNCONNECTED[31:2],q1[13:12]}),
        .DOPADOP(NLW_ram_reg_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_1),
        .ENBWREN(MemBank_B_ce1),
        .INJECTDBITERR(NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_6_SBITERR_UNCONNECTED),
        .WEA({ram_reg_7_0[0],ram_reg_7_0[0],ram_reg_7_0[0],ram_reg_7_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "14" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_7
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[15:14]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_7_DOADO_UNCONNECTED[31:2],q0[15:14]}),
        .DOBDO({NLW_ram_reg_7_DOBDO_UNCONNECTED[31:2],q1[15:14]}),
        .DOPADOP(NLW_ram_reg_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_1),
        .ENBWREN(MemBank_B_ce1),
        .INJECTDBITERR(NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_7_SBITERR_UNCONNECTED),
        .WEA({ram_reg_7_0[1],ram_reg_7_0,ram_reg_7_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_234[0]_i_1 
       (.I0(q1[0]),
        .I1(Q),
        .I2(q0[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_234[10]_i_1 
       (.I0(q1[10]),
        .I1(Q),
        .I2(q0[10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_234[11]_i_1 
       (.I0(q1[11]),
        .I1(Q),
        .I2(q0[11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_234[12]_i_1 
       (.I0(q1[12]),
        .I1(Q),
        .I2(q0[12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_234[13]_i_1 
       (.I0(q1[13]),
        .I1(Q),
        .I2(q0[13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_234[14]_i_1 
       (.I0(q1[14]),
        .I1(Q),
        .I2(q0[14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_234[15]_i_2 
       (.I0(q1[15]),
        .I1(Q),
        .I2(q0[15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_234[1]_i_1 
       (.I0(q1[1]),
        .I1(Q),
        .I2(q0[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_234[2]_i_1 
       (.I0(q1[2]),
        .I1(Q),
        .I2(q0[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_234[3]_i_1 
       (.I0(q1[3]),
        .I1(Q),
        .I2(q0[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_234[4]_i_1 
       (.I0(q1[4]),
        .I1(Q),
        .I2(q0[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_234[5]_i_1 
       (.I0(q1[5]),
        .I1(Q),
        .I2(q0[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_234[6]_i_1 
       (.I0(q1[6]),
        .I1(Q),
        .I2(q0[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_234[7]_i_1 
       (.I0(q1[7]),
        .I1(Q),
        .I2(q0[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_234[8]_i_1 
       (.I0(q1[8]),
        .I1(Q),
        .I2(q0[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_234[9]_i_1 
       (.I0(q1[9]),
        .I1(Q),
        .I2(q0[9]),
        .O(D[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_Out
   (D,
    \output_data_data_V_1_state_reg[1] ,
    ap_clk,
    Q,
    ap_enable_reg_pp1_iter2,
    ram_reg,
    ap_enable_reg_pp2_iter0,
    output_data_data_V_1_ack_in,
    ram_reg_0,
    icmp_ln197_reg_696_pp2_iter1_reg,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    icmp_ln173_reg_672_pp1_iter1_reg);
  output [15:0]D;
  output \output_data_data_V_1_state_reg[1] ;
  input ap_clk;
  input [15:0]Q;
  input ap_enable_reg_pp1_iter2;
  input [0:0]ram_reg;
  input ap_enable_reg_pp2_iter0;
  input output_data_data_V_1_ack_in;
  input ram_reg_0;
  input icmp_ln197_reg_696_pp2_iter1_reg;
  input ram_reg_1;
  input ram_reg_2;
  input [9:0]ram_reg_3;
  input [9:0]ram_reg_4;
  input icmp_ln173_reg_672_pp1_iter1_reg;

  wire [15:0]D;
  wire [15:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp2_iter0;
  wire icmp_ln173_reg_672_pp1_iter1_reg;
  wire icmp_ln197_reg_696_pp2_iter1_reg;
  wire output_data_data_V_1_ack_in;
  wire \output_data_data_V_1_state_reg[1] ;
  wire [0:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [9:0]ram_reg_3;
  wire [9:0]ram_reg_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_Out_ram network_MemBank_Out_ram_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .icmp_ln173_reg_672_pp1_iter1_reg(icmp_ln173_reg_672_pp1_iter1_reg),
        .icmp_ln197_reg_696_pp2_iter1_reg(icmp_ln197_reg_696_pp2_iter1_reg),
        .output_data_data_V_1_ack_in(output_data_data_V_1_ack_in),
        .\output_data_data_V_1_state_reg[1] (\output_data_data_V_1_state_reg[1] ),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_MemBank_Out_ram
   (D,
    \output_data_data_V_1_state_reg[1] ,
    ap_clk,
    Q,
    ap_enable_reg_pp1_iter2,
    ram_reg_0,
    ap_enable_reg_pp2_iter0,
    output_data_data_V_1_ack_in,
    ram_reg_1,
    icmp_ln197_reg_696_pp2_iter1_reg,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    icmp_ln173_reg_672_pp1_iter1_reg);
  output [15:0]D;
  output \output_data_data_V_1_state_reg[1] ;
  input ap_clk;
  input [15:0]Q;
  input ap_enable_reg_pp1_iter2;
  input [0:0]ram_reg_0;
  input ap_enable_reg_pp2_iter0;
  input output_data_data_V_1_ack_in;
  input ram_reg_1;
  input icmp_ln197_reg_696_pp2_iter1_reg;
  input ram_reg_2;
  input ram_reg_3;
  input [9:0]ram_reg_4;
  input [9:0]ram_reg_5;
  input icmp_ln173_reg_672_pp1_iter1_reg;

  wire [15:0]D;
  wire [9:0]MemBank_Out_address0;
  wire MemBank_Out_ce0;
  wire MemBank_Out_we0;
  wire [15:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp2_iter0;
  wire icmp_ln173_reg_672_pp1_iter1_reg;
  wire icmp_ln197_reg_696_pp2_iter1_reg;
  wire output_data_data_V_1_ack_in;
  wire \output_data_data_V_1_state_reg[1] ;
  wire [0:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [9:0]ram_reg_4;
  wire [9:0]ram_reg_5;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "12544" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({MemBank_Out_address0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI(Q),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(D),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(MemBank_Out_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({MemBank_Out_we0,MemBank_Out_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_10
       (.I0(ram_reg_4[1]),
        .I1(ram_reg_0),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(ram_reg_5[1]),
        .O(MemBank_Out_address0[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_11
       (.I0(ram_reg_4[0]),
        .I1(ram_reg_0),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(ram_reg_5[0]),
        .O(MemBank_Out_address0[0]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_12
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(icmp_ln173_reg_672_pp1_iter1_reg),
        .O(MemBank_Out_we0));
  LUT5 #(
    .INIT(32'h04550404)) 
    ram_reg_i_13
       (.I0(output_data_data_V_1_ack_in),
        .I1(ram_reg_1),
        .I2(icmp_ln197_reg_696_pp2_iter1_reg),
        .I3(ram_reg_2),
        .I4(ram_reg_3),
        .O(\output_data_data_V_1_state_reg[1] ));
  LUT4 #(
    .INIT(16'hBAAA)) 
    ram_reg_i_1__0
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(\output_data_data_V_1_state_reg[1] ),
        .I2(ram_reg_0),
        .I3(ap_enable_reg_pp2_iter0),
        .O(MemBank_Out_ce0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_2
       (.I0(ram_reg_4[9]),
        .I1(ram_reg_0),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(ram_reg_5[9]),
        .O(MemBank_Out_address0[9]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_3
       (.I0(ram_reg_4[8]),
        .I1(ram_reg_0),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(ram_reg_5[8]),
        .O(MemBank_Out_address0[8]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_4
       (.I0(ram_reg_4[7]),
        .I1(ram_reg_0),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(ram_reg_5[7]),
        .O(MemBank_Out_address0[7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_5
       (.I0(ram_reg_4[6]),
        .I1(ram_reg_0),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(ram_reg_5[6]),
        .O(MemBank_Out_address0[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_6
       (.I0(ram_reg_4[5]),
        .I1(ram_reg_0),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(ram_reg_5[5]),
        .O(MemBank_Out_address0[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_7
       (.I0(ram_reg_4[4]),
        .I1(ram_reg_0),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(ram_reg_5[4]),
        .O(MemBank_Out_address0[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_8
       (.I0(ram_reg_4[3]),
        .I1(ram_reg_0),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(ram_reg_5[3]),
        .O(MemBank_Out_address0[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_9
       (.I0(ram_reg_4[2]),
        .I1(ram_reg_0),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(ram_reg_5[2]),
        .O(MemBank_Out_address0[2]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_1_w_s
   (DOADO,
    DOBDO,
    ap_clk,
    SeparableConv2D_1_w_s_ce0,
    SeparableConv2D_1_w_s_ce1,
    ADDRARDADDR,
    ADDRBWRADDR);
  output [14:0]DOADO;
  output [14:0]DOBDO;
  input ap_clk;
  input SeparableConv2D_1_w_s_ce0;
  input SeparableConv2D_1_w_s_ce1;
  input [7:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;

  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [14:0]DOADO;
  wire [14:0]DOBDO;
  wire SeparableConv2D_1_w_s_ce0;
  wire SeparableConv2D_1_w_s_ce1;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_1_w_s_rom network_SeparableConv2D_1_w_s_rom_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .SeparableConv2D_1_w_s_ce0(SeparableConv2D_1_w_s_ce0),
        .SeparableConv2D_1_w_s_ce1(SeparableConv2D_1_w_s_ce1),
        .ap_clk(ap_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_1_w_s_rom
   (DOADO,
    DOBDO,
    ap_clk,
    SeparableConv2D_1_w_s_ce0,
    SeparableConv2D_1_w_s_ce1,
    ADDRARDADDR,
    ADDRBWRADDR);
  output [14:0]DOADO;
  output [14:0]DOBDO;
  input ap_clk;
  input SeparableConv2D_1_w_s_ce0;
  input SeparableConv2D_1_w_s_ce1;
  input [7:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;

  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [14:0]DOADO;
  wire [14:0]DOBDO;
  wire SeparableConv2D_1_w_s_ce0;
  wire SeparableConv2D_1_w_s_ce1;
  wire ap_clk;
  wire [15:15]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:15]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d15" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "3840" *) 
  (* RTL_RAM_NAME = "q0" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "14" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "14" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h733B00A6060C020205B47C0B7D4B117B06F6782A075408ED7D80090C10617AD2),
    .INIT_01(256'h05F806D5047877C50BA476F77D167952797A04F47BD1793479C405C774A9738E),
    .INIT_02(256'h058502B00D427BCB7A457F8101E47DA806D007D402EE091B7D4778F00B61015A),
    .INIT_03(256'h75E573125D7B05B7099F760707D00AA47B910C3306327313095E780308AF0311),
    .INIT_04(256'h76806B437BA269116AA77E5D02B27CD5020A0B20732E7D5B7F247448084E7885),
    .INIT_05(256'h027F74EB748D08EC7FE301A009917AA87B107F2A73FD067202CE7B5C0BAC05AB),
    .INIT_06(256'h79FB76D2759F7B5403C0758D76E87BD17C060B7377B9031A7A7C74F7032D7BEC),
    .INIT_07(256'h040D78497F2116E67A67789D7831697707D5024803A2016E063500D074AF7647),
    .INIT_08(256'h7E0E73C27F3C060604087D0B7CAF75637CA6033D08EC095F7432010A0B27052F),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15],DOADO}),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[15],DOBDO}),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(SeparableConv2D_1_w_s_ce0),
        .ENBWREN(SeparableConv2D_1_w_s_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_2_w_s
   (DOADO,
    DOBDO,
    ap_clk,
    SeparableConv2D_2_w_s_ce0,
    SeparableConv2D_2_w_s_ce1,
    ADDRARDADDR,
    ADDRBWRADDR);
  output [14:0]DOADO;
  output [14:0]DOBDO;
  input ap_clk;
  input SeparableConv2D_2_w_s_ce0;
  input SeparableConv2D_2_w_s_ce1;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [14:0]DOADO;
  wire [14:0]DOBDO;
  wire SeparableConv2D_2_w_s_ce0;
  wire SeparableConv2D_2_w_s_ce1;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_2_w_s_rom network_SeparableConv2D_2_w_s_rom_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .SeparableConv2D_2_w_s_ce0(SeparableConv2D_2_w_s_ce0),
        .SeparableConv2D_2_w_s_ce1(SeparableConv2D_2_w_s_ce1),
        .ap_clk(ap_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_2_w_s_rom
   (DOADO,
    DOBDO,
    ap_clk,
    SeparableConv2D_2_w_s_ce0,
    SeparableConv2D_2_w_s_ce1,
    ADDRARDADDR,
    ADDRBWRADDR);
  output [14:0]DOADO;
  output [14:0]DOBDO;
  input ap_clk;
  input SeparableConv2D_2_w_s_ce0;
  input SeparableConv2D_2_w_s_ce1;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [14:0]DOADO;
  wire [14:0]DOBDO;
  wire SeparableConv2D_2_w_s_ce0;
  wire SeparableConv2D_2_w_s_ce1;
  wire ap_clk;
  wire [15:15]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:15]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d15" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1920" *) 
  (* RTL_RAM_NAME = "q0" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "14" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "14" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h027B11FD7F1009960F6A0360034B6C2C73827F9B2421003F7A710AC4653D09E8),
    .INIT_01(256'h061D7466727578BC019A724E039310EC0E307EED018A6FF50E010EA003AC1547),
    .INIT_02(256'h097C7B65015D04B67B9A703A088A753D6E50066777ED6FE572AD7DBC74A76C3B),
    .INIT_03(256'h0021041C011F01EF77AB0E2E0E337D7B06A97799029B0B7778800AB4240D78B5),
    .INIT_04(256'h000000000000000000000000000000007BA5053E02DD0D31766F04BC7DE708C7),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15],DOADO}),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[15],DOBDO}),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(SeparableConv2D_2_w_s_ce0),
        .ENBWREN(SeparableConv2D_2_w_s_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_3_w_s
   (B,
    q0_reg,
    ap_clk,
    SeparableConv2D_3_w_s_ce0,
    SeparableConv2D_3_w_s_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q,
    DOADO,
    DOBDO);
  output [14:0]B;
  output [14:0]q0_reg;
  input ap_clk;
  input SeparableConv2D_3_w_s_ce0;
  input SeparableConv2D_3_w_s_ce1;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [0:0]Q;
  input [14:0]DOADO;
  input [14:0]DOBDO;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [14:0]B;
  wire [14:0]DOADO;
  wire [14:0]DOBDO;
  wire [0:0]Q;
  wire SeparableConv2D_3_w_s_ce0;
  wire SeparableConv2D_3_w_s_ce1;
  wire ap_clk;
  wire [14:0]q0_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_3_w_s_rom network_SeparableConv2D_3_w_s_rom_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .B(B),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .Q(Q),
        .SeparableConv2D_3_w_s_ce0(SeparableConv2D_3_w_s_ce0),
        .SeparableConv2D_3_w_s_ce1(SeparableConv2D_3_w_s_ce1),
        .ap_clk(ap_clk),
        .q0_reg_0(q0_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_3_w_s_rom
   (B,
    q0_reg_0,
    ap_clk,
    SeparableConv2D_3_w_s_ce0,
    SeparableConv2D_3_w_s_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q,
    DOADO,
    DOBDO);
  output [14:0]B;
  output [14:0]q0_reg_0;
  input ap_clk;
  input SeparableConv2D_3_w_s_ce0;
  input SeparableConv2D_3_w_s_ce1;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [0:0]Q;
  input [14:0]DOADO;
  input [14:0]DOBDO;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [14:0]B;
  wire [14:0]DOADO;
  wire [14:0]DOBDO;
  wire [0:0]Q;
  wire SeparableConv2D_3_w_s_ce0;
  wire SeparableConv2D_3_w_s_ce1;
  wire [14:0]SeparableConv2D_3_w_s_q0;
  wire [14:0]SeparableConv2D_3_w_s_q1;
  wire ap_clk;
  wire [14:0]q0_reg_0;
  wire [15:15]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:15]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_16_reg_1639_reg_i_10
       (.I0(SeparableConv2D_3_w_s_q0[8]),
        .I1(Q),
        .I2(DOADO[8]),
        .O(B[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_16_reg_1639_reg_i_11
       (.I0(SeparableConv2D_3_w_s_q0[7]),
        .I1(Q),
        .I2(DOADO[7]),
        .O(B[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_16_reg_1639_reg_i_12
       (.I0(SeparableConv2D_3_w_s_q0[6]),
        .I1(Q),
        .I2(DOADO[6]),
        .O(B[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_16_reg_1639_reg_i_13
       (.I0(SeparableConv2D_3_w_s_q0[5]),
        .I1(Q),
        .I2(DOADO[5]),
        .O(B[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_16_reg_1639_reg_i_14
       (.I0(SeparableConv2D_3_w_s_q0[4]),
        .I1(Q),
        .I2(DOADO[4]),
        .O(B[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_16_reg_1639_reg_i_15
       (.I0(SeparableConv2D_3_w_s_q0[3]),
        .I1(Q),
        .I2(DOADO[3]),
        .O(B[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_16_reg_1639_reg_i_16
       (.I0(SeparableConv2D_3_w_s_q0[2]),
        .I1(Q),
        .I2(DOADO[2]),
        .O(B[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_16_reg_1639_reg_i_17
       (.I0(SeparableConv2D_3_w_s_q0[1]),
        .I1(Q),
        .I2(DOADO[1]),
        .O(B[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_16_reg_1639_reg_i_18
       (.I0(SeparableConv2D_3_w_s_q0[0]),
        .I1(Q),
        .I2(DOADO[0]),
        .O(B[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_16_reg_1639_reg_i_4
       (.I0(SeparableConv2D_3_w_s_q0[14]),
        .I1(Q),
        .I2(DOADO[14]),
        .O(B[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_16_reg_1639_reg_i_5
       (.I0(SeparableConv2D_3_w_s_q0[13]),
        .I1(Q),
        .I2(DOADO[13]),
        .O(B[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_16_reg_1639_reg_i_6
       (.I0(SeparableConv2D_3_w_s_q0[12]),
        .I1(Q),
        .I2(DOADO[12]),
        .O(B[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_16_reg_1639_reg_i_7
       (.I0(SeparableConv2D_3_w_s_q0[11]),
        .I1(Q),
        .I2(DOADO[11]),
        .O(B[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_16_reg_1639_reg_i_8
       (.I0(SeparableConv2D_3_w_s_q0[10]),
        .I1(Q),
        .I2(DOADO[10]),
        .O(B[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_16_reg_1639_reg_i_9
       (.I0(SeparableConv2D_3_w_s_q0[9]),
        .I1(Q),
        .I2(DOADO[9]),
        .O(B[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_17_reg_1664_reg_i_10
       (.I0(SeparableConv2D_3_w_s_q1[6]),
        .I1(Q),
        .I2(DOBDO[6]),
        .O(q0_reg_0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_17_reg_1664_reg_i_11
       (.I0(SeparableConv2D_3_w_s_q1[5]),
        .I1(Q),
        .I2(DOBDO[5]),
        .O(q0_reg_0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_17_reg_1664_reg_i_12
       (.I0(SeparableConv2D_3_w_s_q1[4]),
        .I1(Q),
        .I2(DOBDO[4]),
        .O(q0_reg_0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_17_reg_1664_reg_i_13
       (.I0(SeparableConv2D_3_w_s_q1[3]),
        .I1(Q),
        .I2(DOBDO[3]),
        .O(q0_reg_0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_17_reg_1664_reg_i_14
       (.I0(SeparableConv2D_3_w_s_q1[2]),
        .I1(Q),
        .I2(DOBDO[2]),
        .O(q0_reg_0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_17_reg_1664_reg_i_15
       (.I0(SeparableConv2D_3_w_s_q1[1]),
        .I1(Q),
        .I2(DOBDO[1]),
        .O(q0_reg_0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_17_reg_1664_reg_i_16
       (.I0(SeparableConv2D_3_w_s_q1[0]),
        .I1(Q),
        .I2(DOBDO[0]),
        .O(q0_reg_0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_17_reg_1664_reg_i_2
       (.I0(SeparableConv2D_3_w_s_q1[14]),
        .I1(Q),
        .I2(DOBDO[14]),
        .O(q0_reg_0[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_17_reg_1664_reg_i_3
       (.I0(SeparableConv2D_3_w_s_q1[13]),
        .I1(Q),
        .I2(DOBDO[13]),
        .O(q0_reg_0[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_17_reg_1664_reg_i_4
       (.I0(SeparableConv2D_3_w_s_q1[12]),
        .I1(Q),
        .I2(DOBDO[12]),
        .O(q0_reg_0[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_17_reg_1664_reg_i_5
       (.I0(SeparableConv2D_3_w_s_q1[11]),
        .I1(Q),
        .I2(DOBDO[11]),
        .O(q0_reg_0[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_17_reg_1664_reg_i_6
       (.I0(SeparableConv2D_3_w_s_q1[10]),
        .I1(Q),
        .I2(DOBDO[10]),
        .O(q0_reg_0[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_17_reg_1664_reg_i_7
       (.I0(SeparableConv2D_3_w_s_q1[9]),
        .I1(Q),
        .I2(DOBDO[9]),
        .O(q0_reg_0[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_17_reg_1664_reg_i_8
       (.I0(SeparableConv2D_3_w_s_q1[8]),
        .I1(Q),
        .I2(DOBDO[8]),
        .O(q0_reg_0[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_17_reg_1664_reg_i_9
       (.I0(SeparableConv2D_3_w_s_q1[7]),
        .I1(Q),
        .I2(DOBDO[7]),
        .O(q0_reg_0[7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d15" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1920" *) 
  (* RTL_RAM_NAME = "q0" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "14" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "14" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h004600CE719A7E0C794001DE101E0FA305116B8806FE772406DA07011A901953),
    .INIT_01(256'h0BFC0E1A005878547C5D07D102BB7FE207BB05AD7BFE73B57E2575390BD3048C),
    .INIT_02(256'h0F8B1809069B01CB7F36141F7CDA760174897EE67BC608060A54158B0AAF08BB),
    .INIT_03(256'h11320597013116D4712E098D15AA79C97E43024B7B4C06AA010E156A20840B3F),
    .INIT_04(256'h0000000000000000000000000000000077710B0A0C2E0FD17213760304087754),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15],SeparableConv2D_3_w_s_q0}),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[15],SeparableConv2D_3_w_s_q1}),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(SeparableConv2D_3_w_s_ce0),
        .ENBWREN(SeparableConv2D_3_w_s_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_4_w_s
   (B,
    q0_reg,
    ap_clk,
    SeparableConv2D_4_w_s_ce0,
    SeparableConv2D_4_w_s_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q,
    DOADO,
    DOBDO);
  output [14:0]B;
  output [14:0]q0_reg;
  input ap_clk;
  input SeparableConv2D_4_w_s_ce0;
  input SeparableConv2D_4_w_s_ce1;
  input [7:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [0:0]Q;
  input [14:0]DOADO;
  input [14:0]DOBDO;

  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [14:0]B;
  wire [14:0]DOADO;
  wire [14:0]DOBDO;
  wire [0:0]Q;
  wire SeparableConv2D_4_w_s_ce0;
  wire SeparableConv2D_4_w_s_ce1;
  wire ap_clk;
  wire [14:0]q0_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_4_w_s_rom network_SeparableConv2D_4_w_s_rom_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .B(B),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .Q(Q),
        .SeparableConv2D_4_w_s_ce0(SeparableConv2D_4_w_s_ce0),
        .SeparableConv2D_4_w_s_ce1(SeparableConv2D_4_w_s_ce1),
        .ap_clk(ap_clk),
        .q0_reg_0(q0_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_SeparableConv2D_4_w_s_rom
   (B,
    q0_reg_0,
    ap_clk,
    SeparableConv2D_4_w_s_ce0,
    SeparableConv2D_4_w_s_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q,
    DOADO,
    DOBDO);
  output [14:0]B;
  output [14:0]q0_reg_0;
  input ap_clk;
  input SeparableConv2D_4_w_s_ce0;
  input SeparableConv2D_4_w_s_ce1;
  input [7:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [0:0]Q;
  input [14:0]DOADO;
  input [14:0]DOBDO;

  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [14:0]B;
  wire [14:0]DOADO;
  wire [14:0]DOBDO;
  wire [0:0]Q;
  wire SeparableConv2D_4_w_s_ce0;
  wire SeparableConv2D_4_w_s_ce1;
  wire [14:0]SeparableConv2D_4_w_s_q0;
  wire [14:0]SeparableConv2D_4_w_s_q1;
  wire ap_clk;
  wire [14:0]q0_reg_0;
  wire [15:15]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:15]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_10_reg_1678_reg_i_10
       (.I0(SeparableConv2D_4_w_s_q1[6]),
        .I1(Q),
        .I2(DOBDO[6]),
        .O(q0_reg_0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_10_reg_1678_reg_i_11
       (.I0(SeparableConv2D_4_w_s_q1[5]),
        .I1(Q),
        .I2(DOBDO[5]),
        .O(q0_reg_0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_10_reg_1678_reg_i_12
       (.I0(SeparableConv2D_4_w_s_q1[4]),
        .I1(Q),
        .I2(DOBDO[4]),
        .O(q0_reg_0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_10_reg_1678_reg_i_13
       (.I0(SeparableConv2D_4_w_s_q1[3]),
        .I1(Q),
        .I2(DOBDO[3]),
        .O(q0_reg_0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_10_reg_1678_reg_i_14
       (.I0(SeparableConv2D_4_w_s_q1[2]),
        .I1(Q),
        .I2(DOBDO[2]),
        .O(q0_reg_0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_10_reg_1678_reg_i_15
       (.I0(SeparableConv2D_4_w_s_q1[1]),
        .I1(Q),
        .I2(DOBDO[1]),
        .O(q0_reg_0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_10_reg_1678_reg_i_16
       (.I0(SeparableConv2D_4_w_s_q1[0]),
        .I1(Q),
        .I2(DOBDO[0]),
        .O(q0_reg_0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_10_reg_1678_reg_i_2
       (.I0(SeparableConv2D_4_w_s_q1[14]),
        .I1(Q),
        .I2(DOBDO[14]),
        .O(q0_reg_0[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_10_reg_1678_reg_i_3
       (.I0(SeparableConv2D_4_w_s_q1[13]),
        .I1(Q),
        .I2(DOBDO[13]),
        .O(q0_reg_0[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_10_reg_1678_reg_i_4
       (.I0(SeparableConv2D_4_w_s_q1[12]),
        .I1(Q),
        .I2(DOBDO[12]),
        .O(q0_reg_0[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_10_reg_1678_reg_i_5
       (.I0(SeparableConv2D_4_w_s_q1[11]),
        .I1(Q),
        .I2(DOBDO[11]),
        .O(q0_reg_0[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_10_reg_1678_reg_i_6
       (.I0(SeparableConv2D_4_w_s_q1[10]),
        .I1(Q),
        .I2(DOBDO[10]),
        .O(q0_reg_0[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_10_reg_1678_reg_i_7
       (.I0(SeparableConv2D_4_w_s_q1[9]),
        .I1(Q),
        .I2(DOBDO[9]),
        .O(q0_reg_0[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_10_reg_1678_reg_i_8
       (.I0(SeparableConv2D_4_w_s_q1[8]),
        .I1(Q),
        .I2(DOBDO[8]),
        .O(q0_reg_0[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_10_reg_1678_reg_i_9
       (.I0(SeparableConv2D_4_w_s_q1[7]),
        .I1(Q),
        .I2(DOBDO[7]),
        .O(q0_reg_0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_9_reg_1653_reg_i_10
       (.I0(SeparableConv2D_4_w_s_q0[8]),
        .I1(Q),
        .I2(DOADO[8]),
        .O(B[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_9_reg_1653_reg_i_11
       (.I0(SeparableConv2D_4_w_s_q0[7]),
        .I1(Q),
        .I2(DOADO[7]),
        .O(B[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_9_reg_1653_reg_i_12
       (.I0(SeparableConv2D_4_w_s_q0[6]),
        .I1(Q),
        .I2(DOADO[6]),
        .O(B[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_9_reg_1653_reg_i_13
       (.I0(SeparableConv2D_4_w_s_q0[5]),
        .I1(Q),
        .I2(DOADO[5]),
        .O(B[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_9_reg_1653_reg_i_14
       (.I0(SeparableConv2D_4_w_s_q0[4]),
        .I1(Q),
        .I2(DOADO[4]),
        .O(B[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_9_reg_1653_reg_i_15
       (.I0(SeparableConv2D_4_w_s_q0[3]),
        .I1(Q),
        .I2(DOADO[3]),
        .O(B[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_9_reg_1653_reg_i_16
       (.I0(SeparableConv2D_4_w_s_q0[2]),
        .I1(Q),
        .I2(DOADO[2]),
        .O(B[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_9_reg_1653_reg_i_17
       (.I0(SeparableConv2D_4_w_s_q0[1]),
        .I1(Q),
        .I2(DOADO[1]),
        .O(B[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_9_reg_1653_reg_i_18
       (.I0(SeparableConv2D_4_w_s_q0[0]),
        .I1(Q),
        .I2(DOADO[0]),
        .O(B[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_9_reg_1653_reg_i_4
       (.I0(SeparableConv2D_4_w_s_q0[14]),
        .I1(Q),
        .I2(DOADO[14]),
        .O(B[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_9_reg_1653_reg_i_5
       (.I0(SeparableConv2D_4_w_s_q0[13]),
        .I1(Q),
        .I2(DOADO[13]),
        .O(B[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_9_reg_1653_reg_i_6
       (.I0(SeparableConv2D_4_w_s_q0[12]),
        .I1(Q),
        .I2(DOADO[12]),
        .O(B[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_9_reg_1653_reg_i_7
       (.I0(SeparableConv2D_4_w_s_q0[11]),
        .I1(Q),
        .I2(DOADO[11]),
        .O(B[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_9_reg_1653_reg_i_8
       (.I0(SeparableConv2D_4_w_s_q0[10]),
        .I1(Q),
        .I2(DOADO[10]),
        .O(B[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    mul_ln40_9_reg_1653_reg_i_9
       (.I0(SeparableConv2D_4_w_s_q0[9]),
        .I1(Q),
        .I2(DOADO[9]),
        .O(B[9]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d15" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "3840" *) 
  (* RTL_RAM_NAME = "q0" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "14" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "14" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h7410614467E460F66C9F6417754178EB7D3D06A57BF50A527F05059D7F7174B5),
    .INIT_01(256'h779A7CF17414027F7B030C940486036606F276DB03B10A1D74F27FF070655EDC),
    .INIT_02(256'h0B5602C17C7F7C3E7D227A05011004F204C8763D04C5097F7763048E7D7A7FC3),
    .INIT_03(256'h04EE783D06FF082C05137AD07F7A02587EEA79FB03427E7B021C762609B2768E),
    .INIT_04(256'h0A6D08BE0C5A7CB808490BFE7E247C5402D70BE17C4002B47F8B02DF788302CC),
    .INIT_05(256'h740874DD789E79B97DC56C3103927B2777BF039F0F91073D03AC10B304F705CC),
    .INIT_06(256'h73BE7AFF77BE79260518043173A87484015907A50C1B7B7777A970A7010F7F1B),
    .INIT_07(256'h7EA2011605CD78B177D207E17C530AAC7FD1055801397CE86E166DC7635B61ED),
    .INIT_08(256'h76AA711C004A6E486E2D7E7D7C456DCF75E1096A7E557B13079579DA747E0608),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15],SeparableConv2D_4_w_s_q0}),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[15],SeparableConv2D_4_w_s_q1}),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(SeparableConv2D_4_w_s_ce0),
        .ENBWREN(SeparableConv2D_4_w_s_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_16s_32s_32_5_1
   (\icmp_ln31_reg_952_pp1_iter3_reg_reg[0] ,
    D,
    ap_clk,
    q0,
    A,
    B,
    Q,
    icmp_ln31_reg_952_pp1_iter3_reg);
  output \icmp_ln31_reg_952_pp1_iter3_reg_reg[0] ;
  output [17:0]D;
  input ap_clk;
  input [15:0]q0;
  input [14:0]A;
  input [0:0]B;
  input [15:0]Q;
  input icmp_ln31_reg_952_pp1_iter3_reg;

  wire [14:0]A;
  wire [0:0]B;
  wire [17:0]D;
  wire [15:0]Q;
  wire ap_clk;
  wire icmp_ln31_reg_952_pp1_iter3_reg;
  wire \icmp_ln31_reg_952_pp1_iter3_reg_reg[0] ;
  wire [15:0]q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_16s_32s_32_5_1_MulnS_1 network_mul_16s_32s_32_5_1_MulnS_1_U
       (.A(A),
        .B(B),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .icmp_ln31_reg_952_pp1_iter3_reg(icmp_ln31_reg_952_pp1_iter3_reg),
        .\icmp_ln31_reg_952_pp1_iter3_reg_reg[0] (\icmp_ln31_reg_952_pp1_iter3_reg_reg[0] ),
        .q0(q0));
endmodule

(* ORIG_REF_NAME = "network_mul_16s_32s_32_5_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_16s_32s_32_5_1_14
   (\icmp_ln31_reg_1566_pp1_iter3_reg_reg[0] ,
    D,
    ap_clk,
    input_r_q0,
    A,
    B,
    Q,
    icmp_ln31_reg_1566_pp1_iter3_reg);
  output \icmp_ln31_reg_1566_pp1_iter3_reg_reg[0] ;
  output [17:0]D;
  input ap_clk;
  input [15:0]input_r_q0;
  input [14:0]A;
  input [0:0]B;
  input [15:0]Q;
  input icmp_ln31_reg_1566_pp1_iter3_reg;

  wire [14:0]A;
  wire [0:0]B;
  wire [17:0]D;
  wire [15:0]Q;
  wire ap_clk;
  wire icmp_ln31_reg_1566_pp1_iter3_reg;
  wire \icmp_ln31_reg_1566_pp1_iter3_reg_reg[0] ;
  wire [15:0]input_r_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_16s_32s_32_5_1_MulnS_1_16 network_mul_16s_32s_32_5_1_MulnS_1_U
       (.A(A),
        .B(B),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .icmp_ln31_reg_1566_pp1_iter3_reg(icmp_ln31_reg_1566_pp1_iter3_reg),
        .\icmp_ln31_reg_1566_pp1_iter3_reg_reg[0] (\icmp_ln31_reg_1566_pp1_iter3_reg_reg[0] ),
        .input_r_q0(input_r_q0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_16s_32s_32_5_1_MulnS_1
   (\icmp_ln31_reg_952_pp1_iter3_reg_reg[0] ,
    D,
    ap_clk,
    q0,
    A,
    B,
    Q,
    icmp_ln31_reg_952_pp1_iter3_reg);
  output \icmp_ln31_reg_952_pp1_iter3_reg_reg[0] ;
  output [17:0]D;
  input ap_clk;
  input [15:0]q0;
  input [14:0]A;
  input [0:0]B;
  input [15:0]Q;
  input icmp_ln31_reg_952_pp1_iter3_reg;

  wire [14:0]A;
  wire [0:0]B;
  wire [17:0]D;
  wire [15:0]Q;
  wire ap_clk;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_154;
  wire buff1_reg_n_155;
  wire buff1_reg_n_156;
  wire buff1_reg_n_157;
  wire buff1_reg_n_158;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire buff2_reg_n_92;
  wire buff2_reg_n_93;
  wire buff2_reg_n_94;
  wire buff2_reg_n_95;
  wire icmp_ln31_reg_952_pp1_iter3_reg;
  wire \icmp_ln31_reg_952_pp1_iter3_reg_reg[0] ;
  wire [15:0]q0;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A[14],A[14],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q0[15],q0[15],q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(\icmp_ln31_reg_952_pp1_iter3_reg_reg[0] ),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\icmp_ln31_reg_952_pp1_iter3_reg_reg[0] ),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105,buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154,buff1_reg_n_155,buff1_reg_n_156,buff1_reg_n_157,buff1_reg_n_158}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    buff1_reg_i_1__2
       (.I0(icmp_ln31_reg_952_pp1_iter3_reg),
        .O(\icmp_ln31_reg_952_pp1_iter3_reg_reg[0] ));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B,B,B,B,B,B,B,B,B,B,B,B,B,B,B,B,B,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,buff2_reg_n_92,buff2_reg_n_93,buff2_reg_n_94,buff2_reg_n_95,D[17:3]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154,buff1_reg_n_155,buff1_reg_n_156,buff1_reg_n_157,buff1_reg_n_158}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_96),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_95),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_94),
        .Q(D[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "network_mul_16s_32s_32_5_1_MulnS_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_16s_32s_32_5_1_MulnS_1_16
   (\icmp_ln31_reg_1566_pp1_iter3_reg_reg[0] ,
    D,
    ap_clk,
    input_r_q0,
    A,
    B,
    Q,
    icmp_ln31_reg_1566_pp1_iter3_reg);
  output \icmp_ln31_reg_1566_pp1_iter3_reg_reg[0] ;
  output [17:0]D;
  input ap_clk;
  input [15:0]input_r_q0;
  input [14:0]A;
  input [0:0]B;
  input [15:0]Q;
  input icmp_ln31_reg_1566_pp1_iter3_reg;

  wire [14:0]A;
  wire [0:0]B;
  wire [17:0]D;
  wire [15:0]Q;
  wire ap_clk;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_154;
  wire buff1_reg_n_155;
  wire buff1_reg_n_156;
  wire buff1_reg_n_157;
  wire buff1_reg_n_158;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire buff2_reg_n_92;
  wire buff2_reg_n_93;
  wire buff2_reg_n_94;
  wire buff2_reg_n_95;
  wire icmp_ln31_reg_1566_pp1_iter3_reg;
  wire \icmp_ln31_reg_1566_pp1_iter3_reg_reg[0] ;
  wire [15:0]input_r_q0;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A[14],A[14],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({input_r_q0[15],input_r_q0[15],input_r_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(\icmp_ln31_reg_1566_pp1_iter3_reg_reg[0] ),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\icmp_ln31_reg_1566_pp1_iter3_reg_reg[0] ),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105,buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154,buff1_reg_n_155,buff1_reg_n_156,buff1_reg_n_157,buff1_reg_n_158}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    buff1_reg_i_1
       (.I0(icmp_ln31_reg_1566_pp1_iter3_reg),
        .O(\icmp_ln31_reg_1566_pp1_iter3_reg_reg[0] ));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B,B,B,B,B,B,B,B,B,B,B,B,B,B,B,B,B,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,buff2_reg_n_92,buff2_reg_n_93,buff2_reg_n_94,buff2_reg_n_95,D[17:3]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154,buff1_reg_n_155,buff1_reg_n_156,buff1_reg_n_157,buff1_reg_n_158}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_96),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_95),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_94),
        .Q(D[2]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_32s_16s_32_5_1
   (SR,
    \buff2_reg[31] ,
    ap_clk,
    q0,
    Q,
    buff1_reg,
    in_d_0_reg_231);
  output [0:0]SR;
  output [17:0]\buff2_reg[31] ;
  input ap_clk;
  input [15:0]q0;
  input [4:0]Q;
  input [1:0]buff1_reg;
  input in_d_0_reg_231;

  wire [4:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire [1:0]buff1_reg;
  wire [17:0]\buff2_reg[31] ;
  wire in_d_0_reg_231;
  wire [15:0]q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_32s_16s_32_5_1_MulnS_0 network_mul_32s_16s_32_5_1_MulnS_0_U
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .buff1_reg_0(buff1_reg),
        .\buff2_reg[31]_0 (\buff2_reg[31] ),
        .in_d_0_reg_231(in_d_0_reg_231),
        .q0(q0));
endmodule

(* ORIG_REF_NAME = "network_mul_32s_16s_32_5_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_32s_16s_32_5_1_11
   (\icmp_ln31_reg_1255_pp1_iter3_reg_reg[0] ,
    D,
    ap_clk,
    input_r_q0,
    A,
    B,
    Q,
    icmp_ln31_reg_1255_pp1_iter3_reg);
  output \icmp_ln31_reg_1255_pp1_iter3_reg_reg[0] ;
  output [17:0]D;
  input ap_clk;
  input [15:0]input_r_q0;
  input [14:0]A;
  input [0:0]B;
  input [15:0]Q;
  input icmp_ln31_reg_1255_pp1_iter3_reg;

  wire [14:0]A;
  wire [0:0]B;
  wire [17:0]D;
  wire [15:0]Q;
  wire ap_clk;
  wire icmp_ln31_reg_1255_pp1_iter3_reg;
  wire \icmp_ln31_reg_1255_pp1_iter3_reg_reg[0] ;
  wire [15:0]input_r_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_32s_16s_32_5_1_MulnS_0_13 network_mul_32s_16s_32_5_1_MulnS_0_U
       (.A(A),
        .B(B),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .icmp_ln31_reg_1255_pp1_iter3_reg(icmp_ln31_reg_1255_pp1_iter3_reg),
        .\icmp_ln31_reg_1255_pp1_iter3_reg_reg[0] (\icmp_ln31_reg_1255_pp1_iter3_reg_reg[0] ),
        .input_r_q0(input_r_q0));
endmodule

(* ORIG_REF_NAME = "network_mul_32s_16s_32_5_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_32s_16s_32_5_1_8
   (\icmp_ln31_reg_1567_pp1_iter3_reg_reg[0] ,
    D,
    ap_clk,
    q0,
    A,
    B,
    Q,
    icmp_ln31_reg_1567_pp1_iter3_reg);
  output \icmp_ln31_reg_1567_pp1_iter3_reg_reg[0] ;
  output [17:0]D;
  input ap_clk;
  input [15:0]q0;
  input [14:0]A;
  input [0:0]B;
  input [15:0]Q;
  input icmp_ln31_reg_1567_pp1_iter3_reg;

  wire [14:0]A;
  wire [0:0]B;
  wire [17:0]D;
  wire [15:0]Q;
  wire ap_clk;
  wire icmp_ln31_reg_1567_pp1_iter3_reg;
  wire \icmp_ln31_reg_1567_pp1_iter3_reg_reg[0] ;
  wire [15:0]q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_32s_16s_32_5_1_MulnS_0_10 network_mul_32s_16s_32_5_1_MulnS_0_U
       (.A(A),
        .B(B),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .icmp_ln31_reg_1567_pp1_iter3_reg(icmp_ln31_reg_1567_pp1_iter3_reg),
        .\icmp_ln31_reg_1567_pp1_iter3_reg_reg[0] (\icmp_ln31_reg_1567_pp1_iter3_reg_reg[0] ),
        .q0(q0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_32s_16s_32_5_1_MulnS_0
   (SR,
    \buff2_reg[31]_0 ,
    ap_clk,
    q0,
    Q,
    buff1_reg_0,
    in_d_0_reg_231);
  output [0:0]SR;
  output [17:0]\buff2_reg[31]_0 ;
  input ap_clk;
  input [15:0]q0;
  input [4:0]Q;
  input [1:0]buff1_reg_0;
  input in_d_0_reg_231;

  wire [4:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire [1:0]buff1_reg_0;
  wire buff1_reg_i_1__3_n_5;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire [17:0]\buff2_reg[31]_0 ;
  wire in_d_0_reg_231;
  wire [15:0]mux_4_0;
  wire [15:0]q0;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_buff1_reg_P_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({mux_4_0[15],mux_4_0[15],mux_4_0[15],mux_4_0[15],mux_4_0[15],mux_4_0[15],mux_4_0[15],mux_4_0[15],mux_4_0[15],mux_4_0[15],mux_4_0[15],mux_4_0[15],mux_4_0[15],mux_4_0[15],mux_4_0[15],mux_4_0[15],mux_4_0[13:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q0[15],q0[15],q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(SR),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff1_reg_i_1__3_n_5),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_buff1_reg_P_UNCONNECTED[47:32],buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105,buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_buff1_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hA128)) 
    buff1_reg_i_10
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[0]),
        .O(mux_4_0[6]));
  LUT4 #(
    .INIT(16'hF612)) 
    buff1_reg_i_11
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(mux_4_0[5]));
  LUT4 #(
    .INIT(16'h1975)) 
    buff1_reg_i_12
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(mux_4_0[4]));
  LUT4 #(
    .INIT(16'h9DF6)) 
    buff1_reg_i_13
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(mux_4_0[3]));
  LUT4 #(
    .INIT(16'h9599)) 
    buff1_reg_i_14
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(mux_4_0[2]));
  LUT4 #(
    .INIT(16'hA5E1)) 
    buff1_reg_i_15
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(mux_4_0[1]));
  LUT4 #(
    .INIT(16'hE5B0)) 
    buff1_reg_i_16
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(mux_4_0[0]));
  LUT2 #(
    .INIT(4'h2)) 
    buff1_reg_i_1__3
       (.I0(buff1_reg_0[1]),
        .I1(in_d_0_reg_231),
        .O(buff1_reg_i_1__3_n_5));
  LUT4 #(
    .INIT(16'h1825)) 
    buff1_reg_i_2
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(mux_4_0[15]));
  LUT4 #(
    .INIT(16'h3041)) 
    buff1_reg_i_3
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(mux_4_0[13]));
  LUT4 #(
    .INIT(16'hA39F)) 
    buff1_reg_i_4
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[0]),
        .O(mux_4_0[12]));
  LUT4 #(
    .INIT(16'h9359)) 
    buff1_reg_i_5
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(mux_4_0[11]));
  LUT4 #(
    .INIT(16'h6FE4)) 
    buff1_reg_i_6
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(mux_4_0[10]));
  LUT4 #(
    .INIT(16'h4B62)) 
    buff1_reg_i_7
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[1]),
        .O(mux_4_0[9]));
  LUT4 #(
    .INIT(16'hD3BF)) 
    buff1_reg_i_8
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(mux_4_0[8]));
  LUT4 #(
    .INIT(16'hC6FE)) 
    buff1_reg_i_9
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(mux_4_0[7]));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_96),
        .Q(\buff2_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_95),
        .Q(\buff2_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_94),
        .Q(\buff2_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \buff2_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_93),
        .Q(\buff2_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \buff2_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_92),
        .Q(\buff2_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \buff2_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_91),
        .Q(\buff2_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \buff2_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_90),
        .Q(\buff2_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \buff2_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_89),
        .Q(\buff2_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \buff2_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_88),
        .Q(\buff2_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \buff2_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_87),
        .Q(\buff2_reg[31]_0 [9]),
        .R(1'b0));
  FDRE \buff2_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_86),
        .Q(\buff2_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \buff2_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_85),
        .Q(\buff2_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \buff2_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_84),
        .Q(\buff2_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \buff2_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_83),
        .Q(\buff2_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \buff2_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_82),
        .Q(\buff2_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \buff2_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_81),
        .Q(\buff2_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \buff2_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_80),
        .Q(\buff2_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \buff2_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_79),
        .Q(\buff2_reg[31]_0 [17]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFD00000000)) 
    \indvar_flatten_reg_187[9]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(buff1_reg_0[0]),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "network_mul_32s_16s_32_5_1_MulnS_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_32s_16s_32_5_1_MulnS_0_10
   (\icmp_ln31_reg_1567_pp1_iter3_reg_reg[0] ,
    D,
    ap_clk,
    q0,
    A,
    B,
    Q,
    icmp_ln31_reg_1567_pp1_iter3_reg);
  output \icmp_ln31_reg_1567_pp1_iter3_reg_reg[0] ;
  output [17:0]D;
  input ap_clk;
  input [15:0]q0;
  input [14:0]A;
  input [0:0]B;
  input [15:0]Q;
  input icmp_ln31_reg_1567_pp1_iter3_reg;

  wire [14:0]A;
  wire [0:0]B;
  wire [17:0]D;
  wire [15:0]Q;
  wire ap_clk;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_154;
  wire buff1_reg_n_155;
  wire buff1_reg_n_156;
  wire buff1_reg_n_157;
  wire buff1_reg_n_158;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire buff2_reg_n_92;
  wire buff2_reg_n_93;
  wire buff2_reg_n_94;
  wire buff2_reg_n_95;
  wire icmp_ln31_reg_1567_pp1_iter3_reg;
  wire \icmp_ln31_reg_1567_pp1_iter3_reg_reg[0] ;
  wire [15:0]q0;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A[14],A[14],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q0[15],q0[15],q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(\icmp_ln31_reg_1567_pp1_iter3_reg_reg[0] ),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\icmp_ln31_reg_1567_pp1_iter3_reg_reg[0] ),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105,buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154,buff1_reg_n_155,buff1_reg_n_156,buff1_reg_n_157,buff1_reg_n_158}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    buff1_reg_i_1__0
       (.I0(icmp_ln31_reg_1567_pp1_iter3_reg),
        .O(\icmp_ln31_reg_1567_pp1_iter3_reg_reg[0] ));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B,B,B,B,B,B,B,B,B,B,B,B,B,B,B,B,B,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,buff2_reg_n_92,buff2_reg_n_93,buff2_reg_n_94,buff2_reg_n_95,D[17:3]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154,buff1_reg_n_155,buff1_reg_n_156,buff1_reg_n_157,buff1_reg_n_158}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_96),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_95),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_94),
        .Q(D[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "network_mul_32s_16s_32_5_1_MulnS_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_32s_16s_32_5_1_MulnS_0_13
   (\icmp_ln31_reg_1255_pp1_iter3_reg_reg[0] ,
    D,
    ap_clk,
    input_r_q0,
    A,
    B,
    Q,
    icmp_ln31_reg_1255_pp1_iter3_reg);
  output \icmp_ln31_reg_1255_pp1_iter3_reg_reg[0] ;
  output [17:0]D;
  input ap_clk;
  input [15:0]input_r_q0;
  input [14:0]A;
  input [0:0]B;
  input [15:0]Q;
  input icmp_ln31_reg_1255_pp1_iter3_reg;

  wire [14:0]A;
  wire [0:0]B;
  wire [17:0]D;
  wire [15:0]Q;
  wire ap_clk;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_154;
  wire buff1_reg_n_155;
  wire buff1_reg_n_156;
  wire buff1_reg_n_157;
  wire buff1_reg_n_158;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire buff2_reg_n_92;
  wire buff2_reg_n_93;
  wire buff2_reg_n_94;
  wire buff2_reg_n_95;
  wire icmp_ln31_reg_1255_pp1_iter3_reg;
  wire \icmp_ln31_reg_1255_pp1_iter3_reg_reg[0] ;
  wire [15:0]input_r_q0;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A[14],A[14],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({input_r_q0[15],input_r_q0[15],input_r_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(\icmp_ln31_reg_1255_pp1_iter3_reg_reg[0] ),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\icmp_ln31_reg_1255_pp1_iter3_reg_reg[0] ),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105,buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154,buff1_reg_n_155,buff1_reg_n_156,buff1_reg_n_157,buff1_reg_n_158}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    buff1_reg_i_1__1
       (.I0(icmp_ln31_reg_1255_pp1_iter3_reg),
        .O(\icmp_ln31_reg_1255_pp1_iter3_reg_reg[0] ));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B,B,B,B,B,B,B,B,B,B,B,B,B,B,B,B,B,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,buff2_reg_n_92,buff2_reg_n_93,buff2_reg_n_94,buff2_reg_n_95,D[17:3]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153,buff1_reg_n_154,buff1_reg_n_155,buff1_reg_n_156,buff1_reg_n_157,buff1_reg_n_158}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_96),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_95),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff1_reg_n_94),
        .Q(D[2]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mux_164_32_1_1
   (A,
    Q,
    buff1_reg_i_18_0,
    buff1_reg_i_18_1,
    buff1_reg_i_18_2,
    buff1_reg_i_18_3,
    buff1_reg_i_18_4,
    buff1_reg_i_18_5,
    buff1_reg_i_18_6,
    buff1_reg_i_18_7,
    buff1_reg_i_17_0,
    buff1_reg_i_17_1,
    buff1_reg_i_17_2,
    buff1_reg_i_17_3,
    buff1_reg_i_17_4,
    buff1_reg_i_17_5,
    buff1_reg_i_17_6,
    buff1_reg_i_17_7);
  output [14:0]A;
  input [3:0]Q;
  input [14:0]buff1_reg_i_18_0;
  input [14:0]buff1_reg_i_18_1;
  input [14:0]buff1_reg_i_18_2;
  input [14:0]buff1_reg_i_18_3;
  input [14:0]buff1_reg_i_18_4;
  input [14:0]buff1_reg_i_18_5;
  input [14:0]buff1_reg_i_18_6;
  input [14:0]buff1_reg_i_18_7;
  input [14:0]buff1_reg_i_17_0;
  input [14:0]buff1_reg_i_17_1;
  input [14:0]buff1_reg_i_17_2;
  input [14:0]buff1_reg_i_17_3;
  input [14:0]buff1_reg_i_17_4;
  input [14:0]buff1_reg_i_17_5;
  input [14:0]buff1_reg_i_17_6;
  input [14:0]buff1_reg_i_17_7;

  wire [14:0]A;
  wire [3:0]Q;
  wire [14:0]buff1_reg_i_17_0;
  wire [14:0]buff1_reg_i_17_1;
  wire [14:0]buff1_reg_i_17_2;
  wire [14:0]buff1_reg_i_17_3;
  wire [14:0]buff1_reg_i_17_4;
  wire [14:0]buff1_reg_i_17_5;
  wire [14:0]buff1_reg_i_17_6;
  wire [14:0]buff1_reg_i_17_7;
  wire [14:0]buff1_reg_i_18_0;
  wire [14:0]buff1_reg_i_18_1;
  wire [14:0]buff1_reg_i_18_2;
  wire [14:0]buff1_reg_i_18_3;
  wire [14:0]buff1_reg_i_18_4;
  wire [14:0]buff1_reg_i_18_5;
  wire [14:0]buff1_reg_i_18_6;
  wire [14:0]buff1_reg_i_18_7;
  wire [31:0]mux_2_0__2;
  wire [31:0]mux_2_1__2;
  wire [31:0]mux_2_2__2;
  wire [31:0]mux_2_3__2;
  wire [31:0]mux_3_0__2;
  wire [31:0]mux_3_1__2;

  MUXF8 buff1_reg_i_10
       (.I0(mux_3_0__2[6]),
        .I1(mux_3_1__2[6]),
        .O(A[6]),
        .S(Q[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_100
       (.I0(buff1_reg_i_17_0[1]),
        .I1(buff1_reg_i_17_1[1]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[1]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[1]),
        .O(mux_2_1__2[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_101
       (.I0(buff1_reg_i_18_4[1]),
        .I1(buff1_reg_i_18_5[1]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_6[1]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_7[1]),
        .O(mux_2_2__2[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_102
       (.I0(buff1_reg_i_18_0[1]),
        .I1(buff1_reg_i_18_1[1]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[1]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[1]),
        .O(mux_2_3__2[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_103
       (.I0(buff1_reg_i_17_4[0]),
        .I1(buff1_reg_i_17_5[0]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[0]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[0]),
        .O(mux_2_0__2[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_104
       (.I0(buff1_reg_i_17_0[0]),
        .I1(buff1_reg_i_17_1[0]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[0]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[0]),
        .O(mux_2_1__2[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_105
       (.I0(buff1_reg_i_18_4[0]),
        .I1(buff1_reg_i_18_5[0]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_6[0]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_7[0]),
        .O(mux_2_2__2[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_106
       (.I0(buff1_reg_i_18_0[0]),
        .I1(buff1_reg_i_18_1[0]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[0]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[0]),
        .O(mux_2_3__2[0]));
  MUXF8 buff1_reg_i_11
       (.I0(mux_3_0__2[5]),
        .I1(mux_3_1__2[5]),
        .O(A[5]),
        .S(Q[3]));
  MUXF8 buff1_reg_i_12
       (.I0(mux_3_0__2[4]),
        .I1(mux_3_1__2[4]),
        .O(A[4]),
        .S(Q[3]));
  MUXF8 buff1_reg_i_13
       (.I0(mux_3_0__2[3]),
        .I1(mux_3_1__2[3]),
        .O(A[3]),
        .S(Q[3]));
  MUXF8 buff1_reg_i_14
       (.I0(mux_3_0__2[2]),
        .I1(mux_3_1__2[2]),
        .O(A[2]),
        .S(Q[3]));
  MUXF8 buff1_reg_i_15
       (.I0(mux_3_0__2[1]),
        .I1(mux_3_1__2[1]),
        .O(A[1]),
        .S(Q[3]));
  MUXF8 buff1_reg_i_16
       (.I0(mux_3_0__2[0]),
        .I1(mux_3_1__2[0]),
        .O(A[0]),
        .S(Q[3]));
  MUXF7 buff1_reg_i_17
       (.I0(mux_2_0__2[31]),
        .I1(mux_2_1__2[31]),
        .O(mux_3_0__2[31]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_18
       (.I0(mux_2_2__2[31]),
        .I1(mux_2_3__2[31]),
        .O(mux_3_1__2[31]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_19
       (.I0(mux_2_0__2[13]),
        .I1(mux_2_1__2[13]),
        .O(mux_3_0__2[13]),
        .S(Q[2]));
  MUXF8 buff1_reg_i_2
       (.I0(mux_3_0__2[31]),
        .I1(mux_3_1__2[31]),
        .O(A[14]),
        .S(Q[3]));
  MUXF7 buff1_reg_i_20
       (.I0(mux_2_2__2[13]),
        .I1(mux_2_3__2[13]),
        .O(mux_3_1__2[13]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_21
       (.I0(mux_2_0__2[12]),
        .I1(mux_2_1__2[12]),
        .O(mux_3_0__2[12]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_22
       (.I0(mux_2_2__2[12]),
        .I1(mux_2_3__2[12]),
        .O(mux_3_1__2[12]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_23
       (.I0(mux_2_0__2[11]),
        .I1(mux_2_1__2[11]),
        .O(mux_3_0__2[11]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_24
       (.I0(mux_2_2__2[11]),
        .I1(mux_2_3__2[11]),
        .O(mux_3_1__2[11]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_25
       (.I0(mux_2_0__2[10]),
        .I1(mux_2_1__2[10]),
        .O(mux_3_0__2[10]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_26
       (.I0(mux_2_2__2[10]),
        .I1(mux_2_3__2[10]),
        .O(mux_3_1__2[10]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_27
       (.I0(mux_2_0__2[9]),
        .I1(mux_2_1__2[9]),
        .O(mux_3_0__2[9]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_28
       (.I0(mux_2_2__2[9]),
        .I1(mux_2_3__2[9]),
        .O(mux_3_1__2[9]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_29
       (.I0(mux_2_0__2[8]),
        .I1(mux_2_1__2[8]),
        .O(mux_3_0__2[8]),
        .S(Q[2]));
  MUXF8 buff1_reg_i_3
       (.I0(mux_3_0__2[13]),
        .I1(mux_3_1__2[13]),
        .O(A[13]),
        .S(Q[3]));
  MUXF7 buff1_reg_i_30
       (.I0(mux_2_2__2[8]),
        .I1(mux_2_3__2[8]),
        .O(mux_3_1__2[8]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_31
       (.I0(mux_2_0__2[7]),
        .I1(mux_2_1__2[7]),
        .O(mux_3_0__2[7]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_32
       (.I0(mux_2_2__2[7]),
        .I1(mux_2_3__2[7]),
        .O(mux_3_1__2[7]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_33
       (.I0(mux_2_0__2[6]),
        .I1(mux_2_1__2[6]),
        .O(mux_3_0__2[6]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_34
       (.I0(mux_2_2__2[6]),
        .I1(mux_2_3__2[6]),
        .O(mux_3_1__2[6]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_35
       (.I0(mux_2_0__2[5]),
        .I1(mux_2_1__2[5]),
        .O(mux_3_0__2[5]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_36
       (.I0(mux_2_2__2[5]),
        .I1(mux_2_3__2[5]),
        .O(mux_3_1__2[5]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_37
       (.I0(mux_2_0__2[4]),
        .I1(mux_2_1__2[4]),
        .O(mux_3_0__2[4]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_38
       (.I0(mux_2_2__2[4]),
        .I1(mux_2_3__2[4]),
        .O(mux_3_1__2[4]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_39
       (.I0(mux_2_0__2[3]),
        .I1(mux_2_1__2[3]),
        .O(mux_3_0__2[3]),
        .S(Q[2]));
  MUXF8 buff1_reg_i_4
       (.I0(mux_3_0__2[12]),
        .I1(mux_3_1__2[12]),
        .O(A[12]),
        .S(Q[3]));
  MUXF7 buff1_reg_i_40
       (.I0(mux_2_2__2[3]),
        .I1(mux_2_3__2[3]),
        .O(mux_3_1__2[3]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_41
       (.I0(mux_2_0__2[2]),
        .I1(mux_2_1__2[2]),
        .O(mux_3_0__2[2]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_42
       (.I0(mux_2_2__2[2]),
        .I1(mux_2_3__2[2]),
        .O(mux_3_1__2[2]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_43
       (.I0(mux_2_0__2[1]),
        .I1(mux_2_1__2[1]),
        .O(mux_3_0__2[1]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_44
       (.I0(mux_2_2__2[1]),
        .I1(mux_2_3__2[1]),
        .O(mux_3_1__2[1]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_45
       (.I0(mux_2_0__2[0]),
        .I1(mux_2_1__2[0]),
        .O(mux_3_0__2[0]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_46
       (.I0(mux_2_2__2[0]),
        .I1(mux_2_3__2[0]),
        .O(mux_3_1__2[0]),
        .S(Q[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_47
       (.I0(buff1_reg_i_17_4[14]),
        .I1(buff1_reg_i_17_5[14]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[14]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[14]),
        .O(mux_2_0__2[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_48
       (.I0(buff1_reg_i_17_0[14]),
        .I1(buff1_reg_i_17_1[14]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[14]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[14]),
        .O(mux_2_1__2[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_49
       (.I0(buff1_reg_i_18_4[14]),
        .I1(buff1_reg_i_18_5[14]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_6[14]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_7[14]),
        .O(mux_2_2__2[31]));
  MUXF8 buff1_reg_i_5
       (.I0(mux_3_0__2[11]),
        .I1(mux_3_1__2[11]),
        .O(A[11]),
        .S(Q[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_50
       (.I0(buff1_reg_i_18_0[14]),
        .I1(buff1_reg_i_18_1[14]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[14]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[14]),
        .O(mux_2_3__2[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_51
       (.I0(buff1_reg_i_17_4[13]),
        .I1(buff1_reg_i_17_5[13]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[13]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[13]),
        .O(mux_2_0__2[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_52
       (.I0(buff1_reg_i_17_0[13]),
        .I1(buff1_reg_i_17_1[13]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[13]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[13]),
        .O(mux_2_1__2[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_53
       (.I0(buff1_reg_i_18_4[13]),
        .I1(buff1_reg_i_18_5[13]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_6[13]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_7[13]),
        .O(mux_2_2__2[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_54
       (.I0(buff1_reg_i_18_0[13]),
        .I1(buff1_reg_i_18_1[13]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[13]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[13]),
        .O(mux_2_3__2[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_55
       (.I0(buff1_reg_i_17_4[12]),
        .I1(buff1_reg_i_17_5[12]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[12]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[12]),
        .O(mux_2_0__2[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_56
       (.I0(buff1_reg_i_17_0[12]),
        .I1(buff1_reg_i_17_1[12]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[12]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[12]),
        .O(mux_2_1__2[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_57
       (.I0(buff1_reg_i_18_4[12]),
        .I1(buff1_reg_i_18_5[12]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_6[12]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_7[12]),
        .O(mux_2_2__2[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_58
       (.I0(buff1_reg_i_18_0[12]),
        .I1(buff1_reg_i_18_1[12]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[12]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[12]),
        .O(mux_2_3__2[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_59
       (.I0(buff1_reg_i_17_4[11]),
        .I1(buff1_reg_i_17_5[11]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[11]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[11]),
        .O(mux_2_0__2[11]));
  MUXF8 buff1_reg_i_6
       (.I0(mux_3_0__2[10]),
        .I1(mux_3_1__2[10]),
        .O(A[10]),
        .S(Q[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_60
       (.I0(buff1_reg_i_17_0[11]),
        .I1(buff1_reg_i_17_1[11]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[11]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[11]),
        .O(mux_2_1__2[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_61
       (.I0(buff1_reg_i_18_4[11]),
        .I1(buff1_reg_i_18_5[11]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_6[11]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_7[11]),
        .O(mux_2_2__2[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_62
       (.I0(buff1_reg_i_18_0[11]),
        .I1(buff1_reg_i_18_1[11]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[11]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[11]),
        .O(mux_2_3__2[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_63
       (.I0(buff1_reg_i_17_4[10]),
        .I1(buff1_reg_i_17_5[10]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[10]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[10]),
        .O(mux_2_0__2[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_64
       (.I0(buff1_reg_i_17_0[10]),
        .I1(buff1_reg_i_17_1[10]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[10]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[10]),
        .O(mux_2_1__2[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_65
       (.I0(buff1_reg_i_18_4[10]),
        .I1(buff1_reg_i_18_5[10]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_6[10]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_7[10]),
        .O(mux_2_2__2[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_66
       (.I0(buff1_reg_i_18_0[10]),
        .I1(buff1_reg_i_18_1[10]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[10]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[10]),
        .O(mux_2_3__2[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_67
       (.I0(buff1_reg_i_17_4[9]),
        .I1(buff1_reg_i_17_5[9]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[9]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[9]),
        .O(mux_2_0__2[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_68
       (.I0(buff1_reg_i_17_0[9]),
        .I1(buff1_reg_i_17_1[9]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[9]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[9]),
        .O(mux_2_1__2[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_69
       (.I0(buff1_reg_i_18_4[9]),
        .I1(buff1_reg_i_18_5[9]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_6[9]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_7[9]),
        .O(mux_2_2__2[9]));
  MUXF8 buff1_reg_i_7
       (.I0(mux_3_0__2[9]),
        .I1(mux_3_1__2[9]),
        .O(A[9]),
        .S(Q[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_70
       (.I0(buff1_reg_i_18_0[9]),
        .I1(buff1_reg_i_18_1[9]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[9]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[9]),
        .O(mux_2_3__2[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_71
       (.I0(buff1_reg_i_17_4[8]),
        .I1(buff1_reg_i_17_5[8]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[8]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[8]),
        .O(mux_2_0__2[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_72
       (.I0(buff1_reg_i_17_0[8]),
        .I1(buff1_reg_i_17_1[8]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[8]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[8]),
        .O(mux_2_1__2[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_73
       (.I0(buff1_reg_i_18_4[8]),
        .I1(buff1_reg_i_18_5[8]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_6[8]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_7[8]),
        .O(mux_2_2__2[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_74
       (.I0(buff1_reg_i_18_0[8]),
        .I1(buff1_reg_i_18_1[8]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[8]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[8]),
        .O(mux_2_3__2[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_75
       (.I0(buff1_reg_i_17_4[7]),
        .I1(buff1_reg_i_17_5[7]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[7]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[7]),
        .O(mux_2_0__2[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_76
       (.I0(buff1_reg_i_17_0[7]),
        .I1(buff1_reg_i_17_1[7]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[7]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[7]),
        .O(mux_2_1__2[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_77
       (.I0(buff1_reg_i_18_4[7]),
        .I1(buff1_reg_i_18_5[7]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_6[7]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_7[7]),
        .O(mux_2_2__2[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_78
       (.I0(buff1_reg_i_18_0[7]),
        .I1(buff1_reg_i_18_1[7]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[7]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[7]),
        .O(mux_2_3__2[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_79
       (.I0(buff1_reg_i_17_4[6]),
        .I1(buff1_reg_i_17_5[6]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[6]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[6]),
        .O(mux_2_0__2[6]));
  MUXF8 buff1_reg_i_8
       (.I0(mux_3_0__2[8]),
        .I1(mux_3_1__2[8]),
        .O(A[8]),
        .S(Q[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_80
       (.I0(buff1_reg_i_17_0[6]),
        .I1(buff1_reg_i_17_1[6]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[6]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[6]),
        .O(mux_2_1__2[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_81
       (.I0(buff1_reg_i_18_4[6]),
        .I1(buff1_reg_i_18_5[6]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_6[6]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_7[6]),
        .O(mux_2_2__2[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_82
       (.I0(buff1_reg_i_18_0[6]),
        .I1(buff1_reg_i_18_1[6]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[6]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[6]),
        .O(mux_2_3__2[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_83
       (.I0(buff1_reg_i_17_4[5]),
        .I1(buff1_reg_i_17_5[5]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[5]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[5]),
        .O(mux_2_0__2[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_84
       (.I0(buff1_reg_i_17_0[5]),
        .I1(buff1_reg_i_17_1[5]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[5]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[5]),
        .O(mux_2_1__2[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_85
       (.I0(buff1_reg_i_18_4[5]),
        .I1(buff1_reg_i_18_5[5]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_6[5]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_7[5]),
        .O(mux_2_2__2[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_86
       (.I0(buff1_reg_i_18_0[5]),
        .I1(buff1_reg_i_18_1[5]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[5]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[5]),
        .O(mux_2_3__2[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_87
       (.I0(buff1_reg_i_17_4[4]),
        .I1(buff1_reg_i_17_5[4]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[4]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[4]),
        .O(mux_2_0__2[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_88
       (.I0(buff1_reg_i_17_0[4]),
        .I1(buff1_reg_i_17_1[4]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[4]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[4]),
        .O(mux_2_1__2[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_89
       (.I0(buff1_reg_i_18_4[4]),
        .I1(buff1_reg_i_18_5[4]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_6[4]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_7[4]),
        .O(mux_2_2__2[4]));
  MUXF8 buff1_reg_i_9
       (.I0(mux_3_0__2[7]),
        .I1(mux_3_1__2[7]),
        .O(A[7]),
        .S(Q[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_90
       (.I0(buff1_reg_i_18_0[4]),
        .I1(buff1_reg_i_18_1[4]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[4]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[4]),
        .O(mux_2_3__2[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_91
       (.I0(buff1_reg_i_17_4[3]),
        .I1(buff1_reg_i_17_5[3]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[3]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[3]),
        .O(mux_2_0__2[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_92
       (.I0(buff1_reg_i_17_0[3]),
        .I1(buff1_reg_i_17_1[3]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[3]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[3]),
        .O(mux_2_1__2[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_93
       (.I0(buff1_reg_i_18_4[3]),
        .I1(buff1_reg_i_18_5[3]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_6[3]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_7[3]),
        .O(mux_2_2__2[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_94
       (.I0(buff1_reg_i_18_0[3]),
        .I1(buff1_reg_i_18_1[3]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[3]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[3]),
        .O(mux_2_3__2[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_95
       (.I0(buff1_reg_i_17_4[2]),
        .I1(buff1_reg_i_17_5[2]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[2]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[2]),
        .O(mux_2_0__2[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_96
       (.I0(buff1_reg_i_17_0[2]),
        .I1(buff1_reg_i_17_1[2]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[2]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[2]),
        .O(mux_2_1__2[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_97
       (.I0(buff1_reg_i_18_4[2]),
        .I1(buff1_reg_i_18_5[2]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_6[2]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_7[2]),
        .O(mux_2_2__2[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_98
       (.I0(buff1_reg_i_18_0[2]),
        .I1(buff1_reg_i_18_1[2]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[2]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[2]),
        .O(mux_2_3__2[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_99
       (.I0(buff1_reg_i_17_4[1]),
        .I1(buff1_reg_i_17_5[1]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[1]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[1]),
        .O(mux_2_0__2[1]));
endmodule

(* ORIG_REF_NAME = "network_mux_164_32_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mux_164_32_1_1_12
   (A,
    Q,
    buff1_reg_i_18_0,
    buff1_reg_i_18_1,
    buff1_reg_i_18_2,
    buff1_reg_i_18_3,
    buff1_reg_i_18_4,
    buff1_reg_i_18_5,
    buff1_reg_i_18_6,
    buff1_reg_i_17_0,
    buff1_reg_i_17_1,
    buff1_reg_i_17_2,
    buff1_reg_i_17_3,
    buff1_reg_i_17_4,
    buff1_reg_i_17_5,
    buff1_reg_i_17_6,
    buff1_reg_i_17_7);
  output [14:0]A;
  input [3:0]Q;
  input [14:0]buff1_reg_i_18_0;
  input [14:0]buff1_reg_i_18_1;
  input [14:0]buff1_reg_i_18_2;
  input [14:0]buff1_reg_i_18_3;
  input [14:0]buff1_reg_i_18_4;
  input [14:0]buff1_reg_i_18_5;
  input [14:0]buff1_reg_i_18_6;
  input [14:0]buff1_reg_i_17_0;
  input [14:0]buff1_reg_i_17_1;
  input [14:0]buff1_reg_i_17_2;
  input [14:0]buff1_reg_i_17_3;
  input [14:0]buff1_reg_i_17_4;
  input [14:0]buff1_reg_i_17_5;
  input [14:0]buff1_reg_i_17_6;
  input [14:0]buff1_reg_i_17_7;

  wire [14:0]A;
  wire [3:0]Q;
  wire [14:0]buff1_reg_i_17_0;
  wire [14:0]buff1_reg_i_17_1;
  wire [14:0]buff1_reg_i_17_2;
  wire [14:0]buff1_reg_i_17_3;
  wire [14:0]buff1_reg_i_17_4;
  wire [14:0]buff1_reg_i_17_5;
  wire [14:0]buff1_reg_i_17_6;
  wire [14:0]buff1_reg_i_17_7;
  wire [14:0]buff1_reg_i_18_0;
  wire [14:0]buff1_reg_i_18_1;
  wire [14:0]buff1_reg_i_18_2;
  wire [14:0]buff1_reg_i_18_3;
  wire [14:0]buff1_reg_i_18_4;
  wire [14:0]buff1_reg_i_18_5;
  wire [14:0]buff1_reg_i_18_6;
  wire [31:0]mux_2_0__1;
  wire [31:0]mux_2_1__1;
  wire [31:0]mux_2_2__1;
  wire [31:0]mux_2_3__1;
  wire [31:0]mux_3_0__1;
  wire [31:0]mux_3_1__1;

  MUXF8 buff1_reg_i_10
       (.I0(mux_3_0__1[6]),
        .I1(mux_3_1__1[6]),
        .O(A[6]),
        .S(Q[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_100
       (.I0(buff1_reg_i_17_0[1]),
        .I1(buff1_reg_i_17_1[1]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[1]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[1]),
        .O(mux_2_1__1[1]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    buff1_reg_i_101
       (.I0(buff1_reg_i_18_4[1]),
        .I1(buff1_reg_i_18_5[1]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(buff1_reg_i_18_6[1]),
        .O(mux_2_2__1[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_102
       (.I0(buff1_reg_i_18_0[1]),
        .I1(buff1_reg_i_18_1[1]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[1]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[1]),
        .O(mux_2_3__1[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_103
       (.I0(buff1_reg_i_17_4[0]),
        .I1(buff1_reg_i_17_5[0]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[0]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[0]),
        .O(mux_2_0__1[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_104
       (.I0(buff1_reg_i_17_0[0]),
        .I1(buff1_reg_i_17_1[0]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[0]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[0]),
        .O(mux_2_1__1[0]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    buff1_reg_i_105
       (.I0(buff1_reg_i_18_4[0]),
        .I1(buff1_reg_i_18_5[0]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(buff1_reg_i_18_6[0]),
        .O(mux_2_2__1[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_106
       (.I0(buff1_reg_i_18_0[0]),
        .I1(buff1_reg_i_18_1[0]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[0]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[0]),
        .O(mux_2_3__1[0]));
  MUXF8 buff1_reg_i_11
       (.I0(mux_3_0__1[5]),
        .I1(mux_3_1__1[5]),
        .O(A[5]),
        .S(Q[3]));
  MUXF8 buff1_reg_i_12
       (.I0(mux_3_0__1[4]),
        .I1(mux_3_1__1[4]),
        .O(A[4]),
        .S(Q[3]));
  MUXF8 buff1_reg_i_13
       (.I0(mux_3_0__1[3]),
        .I1(mux_3_1__1[3]),
        .O(A[3]),
        .S(Q[3]));
  MUXF8 buff1_reg_i_14
       (.I0(mux_3_0__1[2]),
        .I1(mux_3_1__1[2]),
        .O(A[2]),
        .S(Q[3]));
  MUXF8 buff1_reg_i_15
       (.I0(mux_3_0__1[1]),
        .I1(mux_3_1__1[1]),
        .O(A[1]),
        .S(Q[3]));
  MUXF8 buff1_reg_i_16
       (.I0(mux_3_0__1[0]),
        .I1(mux_3_1__1[0]),
        .O(A[0]),
        .S(Q[3]));
  MUXF7 buff1_reg_i_17
       (.I0(mux_2_0__1[31]),
        .I1(mux_2_1__1[31]),
        .O(mux_3_0__1[31]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_18
       (.I0(mux_2_2__1[31]),
        .I1(mux_2_3__1[31]),
        .O(mux_3_1__1[31]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_19
       (.I0(mux_2_0__1[13]),
        .I1(mux_2_1__1[13]),
        .O(mux_3_0__1[13]),
        .S(Q[2]));
  MUXF8 buff1_reg_i_2
       (.I0(mux_3_0__1[31]),
        .I1(mux_3_1__1[31]),
        .O(A[14]),
        .S(Q[3]));
  MUXF7 buff1_reg_i_20
       (.I0(mux_2_2__1[13]),
        .I1(mux_2_3__1[13]),
        .O(mux_3_1__1[13]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_21
       (.I0(mux_2_0__1[12]),
        .I1(mux_2_1__1[12]),
        .O(mux_3_0__1[12]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_22
       (.I0(mux_2_2__1[12]),
        .I1(mux_2_3__1[12]),
        .O(mux_3_1__1[12]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_23
       (.I0(mux_2_0__1[11]),
        .I1(mux_2_1__1[11]),
        .O(mux_3_0__1[11]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_24
       (.I0(mux_2_2__1[11]),
        .I1(mux_2_3__1[11]),
        .O(mux_3_1__1[11]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_25
       (.I0(mux_2_0__1[10]),
        .I1(mux_2_1__1[10]),
        .O(mux_3_0__1[10]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_26
       (.I0(mux_2_2__1[10]),
        .I1(mux_2_3__1[10]),
        .O(mux_3_1__1[10]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_27
       (.I0(mux_2_0__1[9]),
        .I1(mux_2_1__1[9]),
        .O(mux_3_0__1[9]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_28
       (.I0(mux_2_2__1[9]),
        .I1(mux_2_3__1[9]),
        .O(mux_3_1__1[9]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_29
       (.I0(mux_2_0__1[8]),
        .I1(mux_2_1__1[8]),
        .O(mux_3_0__1[8]),
        .S(Q[2]));
  MUXF8 buff1_reg_i_3
       (.I0(mux_3_0__1[13]),
        .I1(mux_3_1__1[13]),
        .O(A[13]),
        .S(Q[3]));
  MUXF7 buff1_reg_i_30
       (.I0(mux_2_2__1[8]),
        .I1(mux_2_3__1[8]),
        .O(mux_3_1__1[8]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_31
       (.I0(mux_2_0__1[7]),
        .I1(mux_2_1__1[7]),
        .O(mux_3_0__1[7]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_32
       (.I0(mux_2_2__1[7]),
        .I1(mux_2_3__1[7]),
        .O(mux_3_1__1[7]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_33
       (.I0(mux_2_0__1[6]),
        .I1(mux_2_1__1[6]),
        .O(mux_3_0__1[6]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_34
       (.I0(mux_2_2__1[6]),
        .I1(mux_2_3__1[6]),
        .O(mux_3_1__1[6]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_35
       (.I0(mux_2_0__1[5]),
        .I1(mux_2_1__1[5]),
        .O(mux_3_0__1[5]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_36
       (.I0(mux_2_2__1[5]),
        .I1(mux_2_3__1[5]),
        .O(mux_3_1__1[5]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_37
       (.I0(mux_2_0__1[4]),
        .I1(mux_2_1__1[4]),
        .O(mux_3_0__1[4]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_38
       (.I0(mux_2_2__1[4]),
        .I1(mux_2_3__1[4]),
        .O(mux_3_1__1[4]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_39
       (.I0(mux_2_0__1[3]),
        .I1(mux_2_1__1[3]),
        .O(mux_3_0__1[3]),
        .S(Q[2]));
  MUXF8 buff1_reg_i_4
       (.I0(mux_3_0__1[12]),
        .I1(mux_3_1__1[12]),
        .O(A[12]),
        .S(Q[3]));
  MUXF7 buff1_reg_i_40
       (.I0(mux_2_2__1[3]),
        .I1(mux_2_3__1[3]),
        .O(mux_3_1__1[3]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_41
       (.I0(mux_2_0__1[2]),
        .I1(mux_2_1__1[2]),
        .O(mux_3_0__1[2]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_42
       (.I0(mux_2_2__1[2]),
        .I1(mux_2_3__1[2]),
        .O(mux_3_1__1[2]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_43
       (.I0(mux_2_0__1[1]),
        .I1(mux_2_1__1[1]),
        .O(mux_3_0__1[1]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_44
       (.I0(mux_2_2__1[1]),
        .I1(mux_2_3__1[1]),
        .O(mux_3_1__1[1]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_45
       (.I0(mux_2_0__1[0]),
        .I1(mux_2_1__1[0]),
        .O(mux_3_0__1[0]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_46
       (.I0(mux_2_2__1[0]),
        .I1(mux_2_3__1[0]),
        .O(mux_3_1__1[0]),
        .S(Q[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_47
       (.I0(buff1_reg_i_17_4[14]),
        .I1(buff1_reg_i_17_5[14]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[14]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[14]),
        .O(mux_2_0__1[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_48
       (.I0(buff1_reg_i_17_0[14]),
        .I1(buff1_reg_i_17_1[14]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[14]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[14]),
        .O(mux_2_1__1[31]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    buff1_reg_i_49
       (.I0(buff1_reg_i_18_4[14]),
        .I1(buff1_reg_i_18_5[14]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(buff1_reg_i_18_6[14]),
        .O(mux_2_2__1[31]));
  MUXF8 buff1_reg_i_5
       (.I0(mux_3_0__1[11]),
        .I1(mux_3_1__1[11]),
        .O(A[11]),
        .S(Q[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_50
       (.I0(buff1_reg_i_18_0[14]),
        .I1(buff1_reg_i_18_1[14]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[14]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[14]),
        .O(mux_2_3__1[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_51
       (.I0(buff1_reg_i_17_4[13]),
        .I1(buff1_reg_i_17_5[13]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[13]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[13]),
        .O(mux_2_0__1[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_52
       (.I0(buff1_reg_i_17_0[13]),
        .I1(buff1_reg_i_17_1[13]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[13]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[13]),
        .O(mux_2_1__1[13]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    buff1_reg_i_53
       (.I0(buff1_reg_i_18_4[13]),
        .I1(buff1_reg_i_18_5[13]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(buff1_reg_i_18_6[13]),
        .O(mux_2_2__1[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_54
       (.I0(buff1_reg_i_18_0[13]),
        .I1(buff1_reg_i_18_1[13]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[13]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[13]),
        .O(mux_2_3__1[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_55
       (.I0(buff1_reg_i_17_4[12]),
        .I1(buff1_reg_i_17_5[12]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[12]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[12]),
        .O(mux_2_0__1[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_56
       (.I0(buff1_reg_i_17_0[12]),
        .I1(buff1_reg_i_17_1[12]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[12]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[12]),
        .O(mux_2_1__1[12]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    buff1_reg_i_57
       (.I0(buff1_reg_i_18_4[12]),
        .I1(buff1_reg_i_18_5[12]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(buff1_reg_i_18_6[12]),
        .O(mux_2_2__1[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_58
       (.I0(buff1_reg_i_18_0[12]),
        .I1(buff1_reg_i_18_1[12]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[12]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[12]),
        .O(mux_2_3__1[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_59
       (.I0(buff1_reg_i_17_4[11]),
        .I1(buff1_reg_i_17_5[11]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[11]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[11]),
        .O(mux_2_0__1[11]));
  MUXF8 buff1_reg_i_6
       (.I0(mux_3_0__1[10]),
        .I1(mux_3_1__1[10]),
        .O(A[10]),
        .S(Q[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_60
       (.I0(buff1_reg_i_17_0[11]),
        .I1(buff1_reg_i_17_1[11]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[11]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[11]),
        .O(mux_2_1__1[11]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    buff1_reg_i_61
       (.I0(buff1_reg_i_18_4[11]),
        .I1(buff1_reg_i_18_5[11]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(buff1_reg_i_18_6[11]),
        .O(mux_2_2__1[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_62
       (.I0(buff1_reg_i_18_0[11]),
        .I1(buff1_reg_i_18_1[11]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[11]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[11]),
        .O(mux_2_3__1[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_63
       (.I0(buff1_reg_i_17_4[10]),
        .I1(buff1_reg_i_17_5[10]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[10]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[10]),
        .O(mux_2_0__1[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_64
       (.I0(buff1_reg_i_17_0[10]),
        .I1(buff1_reg_i_17_1[10]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[10]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[10]),
        .O(mux_2_1__1[10]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    buff1_reg_i_65
       (.I0(buff1_reg_i_18_4[10]),
        .I1(buff1_reg_i_18_5[10]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(buff1_reg_i_18_6[10]),
        .O(mux_2_2__1[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_66
       (.I0(buff1_reg_i_18_0[10]),
        .I1(buff1_reg_i_18_1[10]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[10]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[10]),
        .O(mux_2_3__1[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_67
       (.I0(buff1_reg_i_17_4[9]),
        .I1(buff1_reg_i_17_5[9]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[9]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[9]),
        .O(mux_2_0__1[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_68
       (.I0(buff1_reg_i_17_0[9]),
        .I1(buff1_reg_i_17_1[9]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[9]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[9]),
        .O(mux_2_1__1[9]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    buff1_reg_i_69
       (.I0(buff1_reg_i_18_4[9]),
        .I1(buff1_reg_i_18_5[9]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(buff1_reg_i_18_6[9]),
        .O(mux_2_2__1[9]));
  MUXF8 buff1_reg_i_7
       (.I0(mux_3_0__1[9]),
        .I1(mux_3_1__1[9]),
        .O(A[9]),
        .S(Q[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_70
       (.I0(buff1_reg_i_18_0[9]),
        .I1(buff1_reg_i_18_1[9]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[9]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[9]),
        .O(mux_2_3__1[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_71
       (.I0(buff1_reg_i_17_4[8]),
        .I1(buff1_reg_i_17_5[8]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[8]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[8]),
        .O(mux_2_0__1[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_72
       (.I0(buff1_reg_i_17_0[8]),
        .I1(buff1_reg_i_17_1[8]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[8]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[8]),
        .O(mux_2_1__1[8]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    buff1_reg_i_73
       (.I0(buff1_reg_i_18_4[8]),
        .I1(buff1_reg_i_18_5[8]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(buff1_reg_i_18_6[8]),
        .O(mux_2_2__1[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_74
       (.I0(buff1_reg_i_18_0[8]),
        .I1(buff1_reg_i_18_1[8]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[8]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[8]),
        .O(mux_2_3__1[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_75
       (.I0(buff1_reg_i_17_4[7]),
        .I1(buff1_reg_i_17_5[7]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[7]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[7]),
        .O(mux_2_0__1[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_76
       (.I0(buff1_reg_i_17_0[7]),
        .I1(buff1_reg_i_17_1[7]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[7]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[7]),
        .O(mux_2_1__1[7]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    buff1_reg_i_77
       (.I0(buff1_reg_i_18_4[7]),
        .I1(buff1_reg_i_18_5[7]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(buff1_reg_i_18_6[7]),
        .O(mux_2_2__1[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_78
       (.I0(buff1_reg_i_18_0[7]),
        .I1(buff1_reg_i_18_1[7]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[7]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[7]),
        .O(mux_2_3__1[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_79
       (.I0(buff1_reg_i_17_4[6]),
        .I1(buff1_reg_i_17_5[6]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[6]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[6]),
        .O(mux_2_0__1[6]));
  MUXF8 buff1_reg_i_8
       (.I0(mux_3_0__1[8]),
        .I1(mux_3_1__1[8]),
        .O(A[8]),
        .S(Q[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_80
       (.I0(buff1_reg_i_17_0[6]),
        .I1(buff1_reg_i_17_1[6]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[6]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[6]),
        .O(mux_2_1__1[6]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    buff1_reg_i_81
       (.I0(buff1_reg_i_18_4[6]),
        .I1(buff1_reg_i_18_5[6]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(buff1_reg_i_18_6[6]),
        .O(mux_2_2__1[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_82
       (.I0(buff1_reg_i_18_0[6]),
        .I1(buff1_reg_i_18_1[6]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[6]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[6]),
        .O(mux_2_3__1[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_83
       (.I0(buff1_reg_i_17_4[5]),
        .I1(buff1_reg_i_17_5[5]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[5]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[5]),
        .O(mux_2_0__1[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_84
       (.I0(buff1_reg_i_17_0[5]),
        .I1(buff1_reg_i_17_1[5]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[5]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[5]),
        .O(mux_2_1__1[5]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    buff1_reg_i_85
       (.I0(buff1_reg_i_18_4[5]),
        .I1(buff1_reg_i_18_5[5]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(buff1_reg_i_18_6[5]),
        .O(mux_2_2__1[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_86
       (.I0(buff1_reg_i_18_0[5]),
        .I1(buff1_reg_i_18_1[5]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[5]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[5]),
        .O(mux_2_3__1[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_87
       (.I0(buff1_reg_i_17_4[4]),
        .I1(buff1_reg_i_17_5[4]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[4]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[4]),
        .O(mux_2_0__1[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_88
       (.I0(buff1_reg_i_17_0[4]),
        .I1(buff1_reg_i_17_1[4]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[4]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[4]),
        .O(mux_2_1__1[4]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    buff1_reg_i_89
       (.I0(buff1_reg_i_18_4[4]),
        .I1(buff1_reg_i_18_5[4]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(buff1_reg_i_18_6[4]),
        .O(mux_2_2__1[4]));
  MUXF8 buff1_reg_i_9
       (.I0(mux_3_0__1[7]),
        .I1(mux_3_1__1[7]),
        .O(A[7]),
        .S(Q[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_90
       (.I0(buff1_reg_i_18_0[4]),
        .I1(buff1_reg_i_18_1[4]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[4]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[4]),
        .O(mux_2_3__1[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_91
       (.I0(buff1_reg_i_17_4[3]),
        .I1(buff1_reg_i_17_5[3]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[3]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[3]),
        .O(mux_2_0__1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_92
       (.I0(buff1_reg_i_17_0[3]),
        .I1(buff1_reg_i_17_1[3]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[3]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[3]),
        .O(mux_2_1__1[3]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    buff1_reg_i_93
       (.I0(buff1_reg_i_18_4[3]),
        .I1(buff1_reg_i_18_5[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(buff1_reg_i_18_6[3]),
        .O(mux_2_2__1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_94
       (.I0(buff1_reg_i_18_0[3]),
        .I1(buff1_reg_i_18_1[3]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[3]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[3]),
        .O(mux_2_3__1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_95
       (.I0(buff1_reg_i_17_4[2]),
        .I1(buff1_reg_i_17_5[2]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[2]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[2]),
        .O(mux_2_0__1[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_96
       (.I0(buff1_reg_i_17_0[2]),
        .I1(buff1_reg_i_17_1[2]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[2]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[2]),
        .O(mux_2_1__1[2]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    buff1_reg_i_97
       (.I0(buff1_reg_i_18_4[2]),
        .I1(buff1_reg_i_18_5[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(buff1_reg_i_18_6[2]),
        .O(mux_2_2__1[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_98
       (.I0(buff1_reg_i_18_0[2]),
        .I1(buff1_reg_i_18_1[2]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[2]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[2]),
        .O(mux_2_3__1[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_99
       (.I0(buff1_reg_i_17_4[1]),
        .I1(buff1_reg_i_17_5[1]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[1]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[1]),
        .O(mux_2_0__1[1]));
endmodule

(* ORIG_REF_NAME = "network_mux_164_32_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mux_164_32_1_1_15
   (A,
    Q,
    buff1_reg_i_18_0,
    buff1_reg_i_18_1,
    buff1_reg_i_18_2,
    buff1_reg_i_18_3,
    buff1_reg_i_18_4,
    buff1_reg_i_18_5,
    buff1_reg_i_18_6,
    buff1_reg_i_18_7,
    buff1_reg_i_17_0,
    buff1_reg_i_17_1,
    buff1_reg_i_17_2,
    buff1_reg_i_17_3,
    buff1_reg_i_17_4,
    buff1_reg_i_17_5,
    buff1_reg_i_17_6,
    buff1_reg_i_17_7);
  output [14:0]A;
  input [3:0]Q;
  input [14:0]buff1_reg_i_18_0;
  input [14:0]buff1_reg_i_18_1;
  input [14:0]buff1_reg_i_18_2;
  input [14:0]buff1_reg_i_18_3;
  input [14:0]buff1_reg_i_18_4;
  input [14:0]buff1_reg_i_18_5;
  input [14:0]buff1_reg_i_18_6;
  input [14:0]buff1_reg_i_18_7;
  input [14:0]buff1_reg_i_17_0;
  input [14:0]buff1_reg_i_17_1;
  input [14:0]buff1_reg_i_17_2;
  input [14:0]buff1_reg_i_17_3;
  input [14:0]buff1_reg_i_17_4;
  input [14:0]buff1_reg_i_17_5;
  input [14:0]buff1_reg_i_17_6;
  input [14:0]buff1_reg_i_17_7;

  wire [14:0]A;
  wire [3:0]Q;
  wire [14:0]buff1_reg_i_17_0;
  wire [14:0]buff1_reg_i_17_1;
  wire [14:0]buff1_reg_i_17_2;
  wire [14:0]buff1_reg_i_17_3;
  wire [14:0]buff1_reg_i_17_4;
  wire [14:0]buff1_reg_i_17_5;
  wire [14:0]buff1_reg_i_17_6;
  wire [14:0]buff1_reg_i_17_7;
  wire [14:0]buff1_reg_i_18_0;
  wire [14:0]buff1_reg_i_18_1;
  wire [14:0]buff1_reg_i_18_2;
  wire [14:0]buff1_reg_i_18_3;
  wire [14:0]buff1_reg_i_18_4;
  wire [14:0]buff1_reg_i_18_5;
  wire [14:0]buff1_reg_i_18_6;
  wire [14:0]buff1_reg_i_18_7;
  wire [31:0]mux_2_0;
  wire [31:0]mux_2_1;
  wire [31:0]mux_2_2;
  wire [31:0]mux_2_3;
  wire [31:0]mux_3_0;
  wire [31:0]mux_3_1;

  MUXF8 buff1_reg_i_10
       (.I0(mux_3_0[6]),
        .I1(mux_3_1[6]),
        .O(A[6]),
        .S(Q[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_100
       (.I0(buff1_reg_i_17_0[1]),
        .I1(buff1_reg_i_17_1[1]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[1]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[1]),
        .O(mux_2_1[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_101
       (.I0(buff1_reg_i_18_4[1]),
        .I1(buff1_reg_i_18_5[1]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_6[1]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_7[1]),
        .O(mux_2_2[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_102
       (.I0(buff1_reg_i_18_0[1]),
        .I1(buff1_reg_i_18_1[1]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[1]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[1]),
        .O(mux_2_3[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_103
       (.I0(buff1_reg_i_17_4[0]),
        .I1(buff1_reg_i_17_5[0]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[0]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[0]),
        .O(mux_2_0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_104
       (.I0(buff1_reg_i_17_0[0]),
        .I1(buff1_reg_i_17_1[0]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[0]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[0]),
        .O(mux_2_1[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_105
       (.I0(buff1_reg_i_18_4[0]),
        .I1(buff1_reg_i_18_5[0]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_6[0]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_7[0]),
        .O(mux_2_2[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_106
       (.I0(buff1_reg_i_18_0[0]),
        .I1(buff1_reg_i_18_1[0]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[0]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[0]),
        .O(mux_2_3[0]));
  MUXF8 buff1_reg_i_11
       (.I0(mux_3_0[5]),
        .I1(mux_3_1[5]),
        .O(A[5]),
        .S(Q[3]));
  MUXF8 buff1_reg_i_12
       (.I0(mux_3_0[4]),
        .I1(mux_3_1[4]),
        .O(A[4]),
        .S(Q[3]));
  MUXF8 buff1_reg_i_13
       (.I0(mux_3_0[3]),
        .I1(mux_3_1[3]),
        .O(A[3]),
        .S(Q[3]));
  MUXF8 buff1_reg_i_14
       (.I0(mux_3_0[2]),
        .I1(mux_3_1[2]),
        .O(A[2]),
        .S(Q[3]));
  MUXF8 buff1_reg_i_15
       (.I0(mux_3_0[1]),
        .I1(mux_3_1[1]),
        .O(A[1]),
        .S(Q[3]));
  MUXF8 buff1_reg_i_16
       (.I0(mux_3_0[0]),
        .I1(mux_3_1[0]),
        .O(A[0]),
        .S(Q[3]));
  MUXF7 buff1_reg_i_17
       (.I0(mux_2_0[31]),
        .I1(mux_2_1[31]),
        .O(mux_3_0[31]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_18
       (.I0(mux_2_2[31]),
        .I1(mux_2_3[31]),
        .O(mux_3_1[31]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_19
       (.I0(mux_2_0[13]),
        .I1(mux_2_1[13]),
        .O(mux_3_0[13]),
        .S(Q[2]));
  MUXF8 buff1_reg_i_2
       (.I0(mux_3_0[31]),
        .I1(mux_3_1[31]),
        .O(A[14]),
        .S(Q[3]));
  MUXF7 buff1_reg_i_20
       (.I0(mux_2_2[13]),
        .I1(mux_2_3[13]),
        .O(mux_3_1[13]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_21
       (.I0(mux_2_0[12]),
        .I1(mux_2_1[12]),
        .O(mux_3_0[12]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_22
       (.I0(mux_2_2[12]),
        .I1(mux_2_3[12]),
        .O(mux_3_1[12]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_23
       (.I0(mux_2_0[11]),
        .I1(mux_2_1[11]),
        .O(mux_3_0[11]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_24
       (.I0(mux_2_2[11]),
        .I1(mux_2_3[11]),
        .O(mux_3_1[11]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_25
       (.I0(mux_2_0[10]),
        .I1(mux_2_1[10]),
        .O(mux_3_0[10]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_26
       (.I0(mux_2_2[10]),
        .I1(mux_2_3[10]),
        .O(mux_3_1[10]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_27
       (.I0(mux_2_0[9]),
        .I1(mux_2_1[9]),
        .O(mux_3_0[9]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_28
       (.I0(mux_2_2[9]),
        .I1(mux_2_3[9]),
        .O(mux_3_1[9]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_29
       (.I0(mux_2_0[8]),
        .I1(mux_2_1[8]),
        .O(mux_3_0[8]),
        .S(Q[2]));
  MUXF8 buff1_reg_i_3
       (.I0(mux_3_0[13]),
        .I1(mux_3_1[13]),
        .O(A[13]),
        .S(Q[3]));
  MUXF7 buff1_reg_i_30
       (.I0(mux_2_2[8]),
        .I1(mux_2_3[8]),
        .O(mux_3_1[8]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_31
       (.I0(mux_2_0[7]),
        .I1(mux_2_1[7]),
        .O(mux_3_0[7]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_32
       (.I0(mux_2_2[7]),
        .I1(mux_2_3[7]),
        .O(mux_3_1[7]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_33
       (.I0(mux_2_0[6]),
        .I1(mux_2_1[6]),
        .O(mux_3_0[6]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_34
       (.I0(mux_2_2[6]),
        .I1(mux_2_3[6]),
        .O(mux_3_1[6]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_35
       (.I0(mux_2_0[5]),
        .I1(mux_2_1[5]),
        .O(mux_3_0[5]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_36
       (.I0(mux_2_2[5]),
        .I1(mux_2_3[5]),
        .O(mux_3_1[5]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_37
       (.I0(mux_2_0[4]),
        .I1(mux_2_1[4]),
        .O(mux_3_0[4]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_38
       (.I0(mux_2_2[4]),
        .I1(mux_2_3[4]),
        .O(mux_3_1[4]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_39
       (.I0(mux_2_0[3]),
        .I1(mux_2_1[3]),
        .O(mux_3_0[3]),
        .S(Q[2]));
  MUXF8 buff1_reg_i_4
       (.I0(mux_3_0[12]),
        .I1(mux_3_1[12]),
        .O(A[12]),
        .S(Q[3]));
  MUXF7 buff1_reg_i_40
       (.I0(mux_2_2[3]),
        .I1(mux_2_3[3]),
        .O(mux_3_1[3]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_41
       (.I0(mux_2_0[2]),
        .I1(mux_2_1[2]),
        .O(mux_3_0[2]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_42
       (.I0(mux_2_2[2]),
        .I1(mux_2_3[2]),
        .O(mux_3_1[2]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_43
       (.I0(mux_2_0[1]),
        .I1(mux_2_1[1]),
        .O(mux_3_0[1]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_44
       (.I0(mux_2_2[1]),
        .I1(mux_2_3[1]),
        .O(mux_3_1[1]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_45
       (.I0(mux_2_0[0]),
        .I1(mux_2_1[0]),
        .O(mux_3_0[0]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_46
       (.I0(mux_2_2[0]),
        .I1(mux_2_3[0]),
        .O(mux_3_1[0]),
        .S(Q[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_47
       (.I0(buff1_reg_i_17_4[14]),
        .I1(buff1_reg_i_17_5[14]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[14]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[14]),
        .O(mux_2_0[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_48
       (.I0(buff1_reg_i_17_0[14]),
        .I1(buff1_reg_i_17_1[14]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[14]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[14]),
        .O(mux_2_1[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_49
       (.I0(buff1_reg_i_18_4[14]),
        .I1(buff1_reg_i_18_5[14]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_6[14]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_7[14]),
        .O(mux_2_2[31]));
  MUXF8 buff1_reg_i_5
       (.I0(mux_3_0[11]),
        .I1(mux_3_1[11]),
        .O(A[11]),
        .S(Q[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_50
       (.I0(buff1_reg_i_18_0[14]),
        .I1(buff1_reg_i_18_1[14]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[14]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[14]),
        .O(mux_2_3[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_51
       (.I0(buff1_reg_i_17_4[13]),
        .I1(buff1_reg_i_17_5[13]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[13]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[13]),
        .O(mux_2_0[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_52
       (.I0(buff1_reg_i_17_0[13]),
        .I1(buff1_reg_i_17_1[13]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[13]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[13]),
        .O(mux_2_1[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_53
       (.I0(buff1_reg_i_18_4[13]),
        .I1(buff1_reg_i_18_5[13]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_6[13]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_7[13]),
        .O(mux_2_2[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_54
       (.I0(buff1_reg_i_18_0[13]),
        .I1(buff1_reg_i_18_1[13]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[13]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[13]),
        .O(mux_2_3[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_55
       (.I0(buff1_reg_i_17_4[12]),
        .I1(buff1_reg_i_17_5[12]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[12]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[12]),
        .O(mux_2_0[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_56
       (.I0(buff1_reg_i_17_0[12]),
        .I1(buff1_reg_i_17_1[12]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[12]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[12]),
        .O(mux_2_1[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_57
       (.I0(buff1_reg_i_18_4[12]),
        .I1(buff1_reg_i_18_5[12]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_6[12]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_7[12]),
        .O(mux_2_2[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_58
       (.I0(buff1_reg_i_18_0[12]),
        .I1(buff1_reg_i_18_1[12]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[12]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[12]),
        .O(mux_2_3[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_59
       (.I0(buff1_reg_i_17_4[11]),
        .I1(buff1_reg_i_17_5[11]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[11]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[11]),
        .O(mux_2_0[11]));
  MUXF8 buff1_reg_i_6
       (.I0(mux_3_0[10]),
        .I1(mux_3_1[10]),
        .O(A[10]),
        .S(Q[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_60
       (.I0(buff1_reg_i_17_0[11]),
        .I1(buff1_reg_i_17_1[11]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[11]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[11]),
        .O(mux_2_1[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_61
       (.I0(buff1_reg_i_18_4[11]),
        .I1(buff1_reg_i_18_5[11]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_6[11]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_7[11]),
        .O(mux_2_2[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_62
       (.I0(buff1_reg_i_18_0[11]),
        .I1(buff1_reg_i_18_1[11]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[11]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[11]),
        .O(mux_2_3[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_63
       (.I0(buff1_reg_i_17_4[10]),
        .I1(buff1_reg_i_17_5[10]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[10]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[10]),
        .O(mux_2_0[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_64
       (.I0(buff1_reg_i_17_0[10]),
        .I1(buff1_reg_i_17_1[10]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[10]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[10]),
        .O(mux_2_1[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_65
       (.I0(buff1_reg_i_18_4[10]),
        .I1(buff1_reg_i_18_5[10]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_6[10]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_7[10]),
        .O(mux_2_2[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_66
       (.I0(buff1_reg_i_18_0[10]),
        .I1(buff1_reg_i_18_1[10]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[10]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[10]),
        .O(mux_2_3[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_67
       (.I0(buff1_reg_i_17_4[9]),
        .I1(buff1_reg_i_17_5[9]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[9]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[9]),
        .O(mux_2_0[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_68
       (.I0(buff1_reg_i_17_0[9]),
        .I1(buff1_reg_i_17_1[9]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[9]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[9]),
        .O(mux_2_1[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_69
       (.I0(buff1_reg_i_18_4[9]),
        .I1(buff1_reg_i_18_5[9]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_6[9]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_7[9]),
        .O(mux_2_2[9]));
  MUXF8 buff1_reg_i_7
       (.I0(mux_3_0[9]),
        .I1(mux_3_1[9]),
        .O(A[9]),
        .S(Q[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_70
       (.I0(buff1_reg_i_18_0[9]),
        .I1(buff1_reg_i_18_1[9]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[9]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[9]),
        .O(mux_2_3[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_71
       (.I0(buff1_reg_i_17_4[8]),
        .I1(buff1_reg_i_17_5[8]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[8]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[8]),
        .O(mux_2_0[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_72
       (.I0(buff1_reg_i_17_0[8]),
        .I1(buff1_reg_i_17_1[8]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[8]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[8]),
        .O(mux_2_1[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_73
       (.I0(buff1_reg_i_18_4[8]),
        .I1(buff1_reg_i_18_5[8]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_6[8]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_7[8]),
        .O(mux_2_2[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_74
       (.I0(buff1_reg_i_18_0[8]),
        .I1(buff1_reg_i_18_1[8]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[8]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[8]),
        .O(mux_2_3[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_75
       (.I0(buff1_reg_i_17_4[7]),
        .I1(buff1_reg_i_17_5[7]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[7]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[7]),
        .O(mux_2_0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_76
       (.I0(buff1_reg_i_17_0[7]),
        .I1(buff1_reg_i_17_1[7]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[7]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[7]),
        .O(mux_2_1[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_77
       (.I0(buff1_reg_i_18_4[7]),
        .I1(buff1_reg_i_18_5[7]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_6[7]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_7[7]),
        .O(mux_2_2[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_78
       (.I0(buff1_reg_i_18_0[7]),
        .I1(buff1_reg_i_18_1[7]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[7]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[7]),
        .O(mux_2_3[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_79
       (.I0(buff1_reg_i_17_4[6]),
        .I1(buff1_reg_i_17_5[6]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[6]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[6]),
        .O(mux_2_0[6]));
  MUXF8 buff1_reg_i_8
       (.I0(mux_3_0[8]),
        .I1(mux_3_1[8]),
        .O(A[8]),
        .S(Q[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_80
       (.I0(buff1_reg_i_17_0[6]),
        .I1(buff1_reg_i_17_1[6]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[6]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[6]),
        .O(mux_2_1[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_81
       (.I0(buff1_reg_i_18_4[6]),
        .I1(buff1_reg_i_18_5[6]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_6[6]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_7[6]),
        .O(mux_2_2[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_82
       (.I0(buff1_reg_i_18_0[6]),
        .I1(buff1_reg_i_18_1[6]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[6]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[6]),
        .O(mux_2_3[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_83
       (.I0(buff1_reg_i_17_4[5]),
        .I1(buff1_reg_i_17_5[5]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[5]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[5]),
        .O(mux_2_0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_84
       (.I0(buff1_reg_i_17_0[5]),
        .I1(buff1_reg_i_17_1[5]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[5]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[5]),
        .O(mux_2_1[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_85
       (.I0(buff1_reg_i_18_4[5]),
        .I1(buff1_reg_i_18_5[5]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_6[5]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_7[5]),
        .O(mux_2_2[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_86
       (.I0(buff1_reg_i_18_0[5]),
        .I1(buff1_reg_i_18_1[5]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[5]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[5]),
        .O(mux_2_3[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_87
       (.I0(buff1_reg_i_17_4[4]),
        .I1(buff1_reg_i_17_5[4]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[4]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[4]),
        .O(mux_2_0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_88
       (.I0(buff1_reg_i_17_0[4]),
        .I1(buff1_reg_i_17_1[4]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[4]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[4]),
        .O(mux_2_1[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_89
       (.I0(buff1_reg_i_18_4[4]),
        .I1(buff1_reg_i_18_5[4]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_6[4]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_7[4]),
        .O(mux_2_2[4]));
  MUXF8 buff1_reg_i_9
       (.I0(mux_3_0[7]),
        .I1(mux_3_1[7]),
        .O(A[7]),
        .S(Q[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_90
       (.I0(buff1_reg_i_18_0[4]),
        .I1(buff1_reg_i_18_1[4]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[4]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[4]),
        .O(mux_2_3[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_91
       (.I0(buff1_reg_i_17_4[3]),
        .I1(buff1_reg_i_17_5[3]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[3]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[3]),
        .O(mux_2_0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_92
       (.I0(buff1_reg_i_17_0[3]),
        .I1(buff1_reg_i_17_1[3]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[3]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[3]),
        .O(mux_2_1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_93
       (.I0(buff1_reg_i_18_4[3]),
        .I1(buff1_reg_i_18_5[3]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_6[3]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_7[3]),
        .O(mux_2_2[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_94
       (.I0(buff1_reg_i_18_0[3]),
        .I1(buff1_reg_i_18_1[3]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[3]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[3]),
        .O(mux_2_3[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_95
       (.I0(buff1_reg_i_17_4[2]),
        .I1(buff1_reg_i_17_5[2]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[2]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[2]),
        .O(mux_2_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_96
       (.I0(buff1_reg_i_17_0[2]),
        .I1(buff1_reg_i_17_1[2]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[2]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[2]),
        .O(mux_2_1[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_97
       (.I0(buff1_reg_i_18_4[2]),
        .I1(buff1_reg_i_18_5[2]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_6[2]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_7[2]),
        .O(mux_2_2[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_98
       (.I0(buff1_reg_i_18_0[2]),
        .I1(buff1_reg_i_18_1[2]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[2]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[2]),
        .O(mux_2_3[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_99
       (.I0(buff1_reg_i_17_4[1]),
        .I1(buff1_reg_i_17_5[1]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[1]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[1]),
        .O(mux_2_0[1]));
endmodule

(* ORIG_REF_NAME = "network_mux_164_32_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mux_164_32_1_1_9
   (A,
    Q,
    buff1_reg_i_18_0,
    buff1_reg_i_18_1,
    buff1_reg_i_18_2,
    buff1_reg_i_18_3,
    buff1_reg_i_18_4,
    buff1_reg_i_18_5,
    buff1_reg_i_18_6,
    buff1_reg_i_17_0,
    buff1_reg_i_17_1,
    buff1_reg_i_17_2,
    buff1_reg_i_17_3,
    buff1_reg_i_17_4,
    buff1_reg_i_17_5,
    buff1_reg_i_17_6,
    buff1_reg_i_17_7);
  output [14:0]A;
  input [3:0]Q;
  input [14:0]buff1_reg_i_18_0;
  input [14:0]buff1_reg_i_18_1;
  input [14:0]buff1_reg_i_18_2;
  input [14:0]buff1_reg_i_18_3;
  input [14:0]buff1_reg_i_18_4;
  input [14:0]buff1_reg_i_18_5;
  input [14:0]buff1_reg_i_18_6;
  input [14:0]buff1_reg_i_17_0;
  input [14:0]buff1_reg_i_17_1;
  input [14:0]buff1_reg_i_17_2;
  input [14:0]buff1_reg_i_17_3;
  input [14:0]buff1_reg_i_17_4;
  input [14:0]buff1_reg_i_17_5;
  input [14:0]buff1_reg_i_17_6;
  input [14:0]buff1_reg_i_17_7;

  wire [14:0]A;
  wire [3:0]Q;
  wire [14:0]buff1_reg_i_17_0;
  wire [14:0]buff1_reg_i_17_1;
  wire [14:0]buff1_reg_i_17_2;
  wire [14:0]buff1_reg_i_17_3;
  wire [14:0]buff1_reg_i_17_4;
  wire [14:0]buff1_reg_i_17_5;
  wire [14:0]buff1_reg_i_17_6;
  wire [14:0]buff1_reg_i_17_7;
  wire [14:0]buff1_reg_i_18_0;
  wire [14:0]buff1_reg_i_18_1;
  wire [14:0]buff1_reg_i_18_2;
  wire [14:0]buff1_reg_i_18_3;
  wire [14:0]buff1_reg_i_18_4;
  wire [14:0]buff1_reg_i_18_5;
  wire [14:0]buff1_reg_i_18_6;
  wire [31:0]mux_2_0__0;
  wire [31:0]mux_2_1__0;
  wire [31:0]mux_2_2__0;
  wire [31:0]mux_2_3__0;
  wire [31:0]mux_3_0__0;
  wire [31:0]mux_3_1__0;

  MUXF8 buff1_reg_i_10
       (.I0(mux_3_0__0[6]),
        .I1(mux_3_1__0[6]),
        .O(A[6]),
        .S(Q[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_100
       (.I0(buff1_reg_i_17_0[1]),
        .I1(buff1_reg_i_17_1[1]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[1]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[1]),
        .O(mux_2_1__0[1]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    buff1_reg_i_101
       (.I0(buff1_reg_i_18_4[1]),
        .I1(buff1_reg_i_18_5[1]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(buff1_reg_i_18_6[1]),
        .O(mux_2_2__0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_102
       (.I0(buff1_reg_i_18_0[1]),
        .I1(buff1_reg_i_18_1[1]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[1]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[1]),
        .O(mux_2_3__0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_103
       (.I0(buff1_reg_i_17_4[0]),
        .I1(buff1_reg_i_17_5[0]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[0]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[0]),
        .O(mux_2_0__0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_104
       (.I0(buff1_reg_i_17_0[0]),
        .I1(buff1_reg_i_17_1[0]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[0]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[0]),
        .O(mux_2_1__0[0]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    buff1_reg_i_105
       (.I0(buff1_reg_i_18_4[0]),
        .I1(buff1_reg_i_18_5[0]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(buff1_reg_i_18_6[0]),
        .O(mux_2_2__0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_106
       (.I0(buff1_reg_i_18_0[0]),
        .I1(buff1_reg_i_18_1[0]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[0]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[0]),
        .O(mux_2_3__0[0]));
  MUXF8 buff1_reg_i_11
       (.I0(mux_3_0__0[5]),
        .I1(mux_3_1__0[5]),
        .O(A[5]),
        .S(Q[3]));
  MUXF8 buff1_reg_i_12
       (.I0(mux_3_0__0[4]),
        .I1(mux_3_1__0[4]),
        .O(A[4]),
        .S(Q[3]));
  MUXF8 buff1_reg_i_13
       (.I0(mux_3_0__0[3]),
        .I1(mux_3_1__0[3]),
        .O(A[3]),
        .S(Q[3]));
  MUXF8 buff1_reg_i_14
       (.I0(mux_3_0__0[2]),
        .I1(mux_3_1__0[2]),
        .O(A[2]),
        .S(Q[3]));
  MUXF8 buff1_reg_i_15
       (.I0(mux_3_0__0[1]),
        .I1(mux_3_1__0[1]),
        .O(A[1]),
        .S(Q[3]));
  MUXF8 buff1_reg_i_16
       (.I0(mux_3_0__0[0]),
        .I1(mux_3_1__0[0]),
        .O(A[0]),
        .S(Q[3]));
  MUXF7 buff1_reg_i_17
       (.I0(mux_2_0__0[31]),
        .I1(mux_2_1__0[31]),
        .O(mux_3_0__0[31]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_18
       (.I0(mux_2_2__0[31]),
        .I1(mux_2_3__0[31]),
        .O(mux_3_1__0[31]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_19
       (.I0(mux_2_0__0[13]),
        .I1(mux_2_1__0[13]),
        .O(mux_3_0__0[13]),
        .S(Q[2]));
  MUXF8 buff1_reg_i_2
       (.I0(mux_3_0__0[31]),
        .I1(mux_3_1__0[31]),
        .O(A[14]),
        .S(Q[3]));
  MUXF7 buff1_reg_i_20
       (.I0(mux_2_2__0[13]),
        .I1(mux_2_3__0[13]),
        .O(mux_3_1__0[13]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_21
       (.I0(mux_2_0__0[12]),
        .I1(mux_2_1__0[12]),
        .O(mux_3_0__0[12]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_22
       (.I0(mux_2_2__0[12]),
        .I1(mux_2_3__0[12]),
        .O(mux_3_1__0[12]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_23
       (.I0(mux_2_0__0[11]),
        .I1(mux_2_1__0[11]),
        .O(mux_3_0__0[11]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_24
       (.I0(mux_2_2__0[11]),
        .I1(mux_2_3__0[11]),
        .O(mux_3_1__0[11]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_25
       (.I0(mux_2_0__0[10]),
        .I1(mux_2_1__0[10]),
        .O(mux_3_0__0[10]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_26
       (.I0(mux_2_2__0[10]),
        .I1(mux_2_3__0[10]),
        .O(mux_3_1__0[10]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_27
       (.I0(mux_2_0__0[9]),
        .I1(mux_2_1__0[9]),
        .O(mux_3_0__0[9]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_28
       (.I0(mux_2_2__0[9]),
        .I1(mux_2_3__0[9]),
        .O(mux_3_1__0[9]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_29
       (.I0(mux_2_0__0[8]),
        .I1(mux_2_1__0[8]),
        .O(mux_3_0__0[8]),
        .S(Q[2]));
  MUXF8 buff1_reg_i_3
       (.I0(mux_3_0__0[13]),
        .I1(mux_3_1__0[13]),
        .O(A[13]),
        .S(Q[3]));
  MUXF7 buff1_reg_i_30
       (.I0(mux_2_2__0[8]),
        .I1(mux_2_3__0[8]),
        .O(mux_3_1__0[8]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_31
       (.I0(mux_2_0__0[7]),
        .I1(mux_2_1__0[7]),
        .O(mux_3_0__0[7]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_32
       (.I0(mux_2_2__0[7]),
        .I1(mux_2_3__0[7]),
        .O(mux_3_1__0[7]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_33
       (.I0(mux_2_0__0[6]),
        .I1(mux_2_1__0[6]),
        .O(mux_3_0__0[6]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_34
       (.I0(mux_2_2__0[6]),
        .I1(mux_2_3__0[6]),
        .O(mux_3_1__0[6]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_35
       (.I0(mux_2_0__0[5]),
        .I1(mux_2_1__0[5]),
        .O(mux_3_0__0[5]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_36
       (.I0(mux_2_2__0[5]),
        .I1(mux_2_3__0[5]),
        .O(mux_3_1__0[5]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_37
       (.I0(mux_2_0__0[4]),
        .I1(mux_2_1__0[4]),
        .O(mux_3_0__0[4]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_38
       (.I0(mux_2_2__0[4]),
        .I1(mux_2_3__0[4]),
        .O(mux_3_1__0[4]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_39
       (.I0(mux_2_0__0[3]),
        .I1(mux_2_1__0[3]),
        .O(mux_3_0__0[3]),
        .S(Q[2]));
  MUXF8 buff1_reg_i_4
       (.I0(mux_3_0__0[12]),
        .I1(mux_3_1__0[12]),
        .O(A[12]),
        .S(Q[3]));
  MUXF7 buff1_reg_i_40
       (.I0(mux_2_2__0[3]),
        .I1(mux_2_3__0[3]),
        .O(mux_3_1__0[3]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_41
       (.I0(mux_2_0__0[2]),
        .I1(mux_2_1__0[2]),
        .O(mux_3_0__0[2]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_42
       (.I0(mux_2_2__0[2]),
        .I1(mux_2_3__0[2]),
        .O(mux_3_1__0[2]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_43
       (.I0(mux_2_0__0[1]),
        .I1(mux_2_1__0[1]),
        .O(mux_3_0__0[1]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_44
       (.I0(mux_2_2__0[1]),
        .I1(mux_2_3__0[1]),
        .O(mux_3_1__0[1]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_45
       (.I0(mux_2_0__0[0]),
        .I1(mux_2_1__0[0]),
        .O(mux_3_0__0[0]),
        .S(Q[2]));
  MUXF7 buff1_reg_i_46
       (.I0(mux_2_2__0[0]),
        .I1(mux_2_3__0[0]),
        .O(mux_3_1__0[0]),
        .S(Q[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_47
       (.I0(buff1_reg_i_17_4[14]),
        .I1(buff1_reg_i_17_5[14]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[14]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[14]),
        .O(mux_2_0__0[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_48
       (.I0(buff1_reg_i_17_0[14]),
        .I1(buff1_reg_i_17_1[14]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[14]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[14]),
        .O(mux_2_1__0[31]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    buff1_reg_i_49
       (.I0(buff1_reg_i_18_4[14]),
        .I1(buff1_reg_i_18_5[14]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(buff1_reg_i_18_6[14]),
        .O(mux_2_2__0[31]));
  MUXF8 buff1_reg_i_5
       (.I0(mux_3_0__0[11]),
        .I1(mux_3_1__0[11]),
        .O(A[11]),
        .S(Q[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_50
       (.I0(buff1_reg_i_18_0[14]),
        .I1(buff1_reg_i_18_1[14]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[14]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[14]),
        .O(mux_2_3__0[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_51
       (.I0(buff1_reg_i_17_4[13]),
        .I1(buff1_reg_i_17_5[13]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[13]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[13]),
        .O(mux_2_0__0[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_52
       (.I0(buff1_reg_i_17_0[13]),
        .I1(buff1_reg_i_17_1[13]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[13]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[13]),
        .O(mux_2_1__0[13]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    buff1_reg_i_53
       (.I0(buff1_reg_i_18_4[13]),
        .I1(buff1_reg_i_18_5[13]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(buff1_reg_i_18_6[13]),
        .O(mux_2_2__0[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_54
       (.I0(buff1_reg_i_18_0[13]),
        .I1(buff1_reg_i_18_1[13]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[13]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[13]),
        .O(mux_2_3__0[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_55
       (.I0(buff1_reg_i_17_4[12]),
        .I1(buff1_reg_i_17_5[12]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[12]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[12]),
        .O(mux_2_0__0[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_56
       (.I0(buff1_reg_i_17_0[12]),
        .I1(buff1_reg_i_17_1[12]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[12]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[12]),
        .O(mux_2_1__0[12]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    buff1_reg_i_57
       (.I0(buff1_reg_i_18_4[12]),
        .I1(buff1_reg_i_18_5[12]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(buff1_reg_i_18_6[12]),
        .O(mux_2_2__0[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_58
       (.I0(buff1_reg_i_18_0[12]),
        .I1(buff1_reg_i_18_1[12]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[12]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[12]),
        .O(mux_2_3__0[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_59
       (.I0(buff1_reg_i_17_4[11]),
        .I1(buff1_reg_i_17_5[11]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[11]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[11]),
        .O(mux_2_0__0[11]));
  MUXF8 buff1_reg_i_6
       (.I0(mux_3_0__0[10]),
        .I1(mux_3_1__0[10]),
        .O(A[10]),
        .S(Q[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_60
       (.I0(buff1_reg_i_17_0[11]),
        .I1(buff1_reg_i_17_1[11]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[11]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[11]),
        .O(mux_2_1__0[11]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    buff1_reg_i_61
       (.I0(buff1_reg_i_18_4[11]),
        .I1(buff1_reg_i_18_5[11]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(buff1_reg_i_18_6[11]),
        .O(mux_2_2__0[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_62
       (.I0(buff1_reg_i_18_0[11]),
        .I1(buff1_reg_i_18_1[11]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[11]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[11]),
        .O(mux_2_3__0[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_63
       (.I0(buff1_reg_i_17_4[10]),
        .I1(buff1_reg_i_17_5[10]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[10]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[10]),
        .O(mux_2_0__0[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_64
       (.I0(buff1_reg_i_17_0[10]),
        .I1(buff1_reg_i_17_1[10]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[10]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[10]),
        .O(mux_2_1__0[10]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    buff1_reg_i_65
       (.I0(buff1_reg_i_18_4[10]),
        .I1(buff1_reg_i_18_5[10]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(buff1_reg_i_18_6[10]),
        .O(mux_2_2__0[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_66
       (.I0(buff1_reg_i_18_0[10]),
        .I1(buff1_reg_i_18_1[10]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[10]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[10]),
        .O(mux_2_3__0[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_67
       (.I0(buff1_reg_i_17_4[9]),
        .I1(buff1_reg_i_17_5[9]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[9]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[9]),
        .O(mux_2_0__0[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_68
       (.I0(buff1_reg_i_17_0[9]),
        .I1(buff1_reg_i_17_1[9]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[9]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[9]),
        .O(mux_2_1__0[9]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    buff1_reg_i_69
       (.I0(buff1_reg_i_18_4[9]),
        .I1(buff1_reg_i_18_5[9]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(buff1_reg_i_18_6[9]),
        .O(mux_2_2__0[9]));
  MUXF8 buff1_reg_i_7
       (.I0(mux_3_0__0[9]),
        .I1(mux_3_1__0[9]),
        .O(A[9]),
        .S(Q[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_70
       (.I0(buff1_reg_i_18_0[9]),
        .I1(buff1_reg_i_18_1[9]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[9]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[9]),
        .O(mux_2_3__0[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_71
       (.I0(buff1_reg_i_17_4[8]),
        .I1(buff1_reg_i_17_5[8]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[8]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[8]),
        .O(mux_2_0__0[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_72
       (.I0(buff1_reg_i_17_0[8]),
        .I1(buff1_reg_i_17_1[8]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[8]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[8]),
        .O(mux_2_1__0[8]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    buff1_reg_i_73
       (.I0(buff1_reg_i_18_4[8]),
        .I1(buff1_reg_i_18_5[8]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(buff1_reg_i_18_6[8]),
        .O(mux_2_2__0[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_74
       (.I0(buff1_reg_i_18_0[8]),
        .I1(buff1_reg_i_18_1[8]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[8]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[8]),
        .O(mux_2_3__0[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_75
       (.I0(buff1_reg_i_17_4[7]),
        .I1(buff1_reg_i_17_5[7]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[7]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[7]),
        .O(mux_2_0__0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_76
       (.I0(buff1_reg_i_17_0[7]),
        .I1(buff1_reg_i_17_1[7]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[7]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[7]),
        .O(mux_2_1__0[7]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    buff1_reg_i_77
       (.I0(buff1_reg_i_18_4[7]),
        .I1(buff1_reg_i_18_5[7]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(buff1_reg_i_18_6[7]),
        .O(mux_2_2__0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_78
       (.I0(buff1_reg_i_18_0[7]),
        .I1(buff1_reg_i_18_1[7]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[7]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[7]),
        .O(mux_2_3__0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_79
       (.I0(buff1_reg_i_17_4[6]),
        .I1(buff1_reg_i_17_5[6]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[6]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[6]),
        .O(mux_2_0__0[6]));
  MUXF8 buff1_reg_i_8
       (.I0(mux_3_0__0[8]),
        .I1(mux_3_1__0[8]),
        .O(A[8]),
        .S(Q[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_80
       (.I0(buff1_reg_i_17_0[6]),
        .I1(buff1_reg_i_17_1[6]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[6]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[6]),
        .O(mux_2_1__0[6]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    buff1_reg_i_81
       (.I0(buff1_reg_i_18_4[6]),
        .I1(buff1_reg_i_18_5[6]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(buff1_reg_i_18_6[6]),
        .O(mux_2_2__0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_82
       (.I0(buff1_reg_i_18_0[6]),
        .I1(buff1_reg_i_18_1[6]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[6]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[6]),
        .O(mux_2_3__0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_83
       (.I0(buff1_reg_i_17_4[5]),
        .I1(buff1_reg_i_17_5[5]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[5]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[5]),
        .O(mux_2_0__0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_84
       (.I0(buff1_reg_i_17_0[5]),
        .I1(buff1_reg_i_17_1[5]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[5]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[5]),
        .O(mux_2_1__0[5]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    buff1_reg_i_85
       (.I0(buff1_reg_i_18_4[5]),
        .I1(buff1_reg_i_18_5[5]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(buff1_reg_i_18_6[5]),
        .O(mux_2_2__0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_86
       (.I0(buff1_reg_i_18_0[5]),
        .I1(buff1_reg_i_18_1[5]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[5]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[5]),
        .O(mux_2_3__0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_87
       (.I0(buff1_reg_i_17_4[4]),
        .I1(buff1_reg_i_17_5[4]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[4]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[4]),
        .O(mux_2_0__0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_88
       (.I0(buff1_reg_i_17_0[4]),
        .I1(buff1_reg_i_17_1[4]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[4]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[4]),
        .O(mux_2_1__0[4]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    buff1_reg_i_89
       (.I0(buff1_reg_i_18_4[4]),
        .I1(buff1_reg_i_18_5[4]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(buff1_reg_i_18_6[4]),
        .O(mux_2_2__0[4]));
  MUXF8 buff1_reg_i_9
       (.I0(mux_3_0__0[7]),
        .I1(mux_3_1__0[7]),
        .O(A[7]),
        .S(Q[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_90
       (.I0(buff1_reg_i_18_0[4]),
        .I1(buff1_reg_i_18_1[4]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[4]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[4]),
        .O(mux_2_3__0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_91
       (.I0(buff1_reg_i_17_4[3]),
        .I1(buff1_reg_i_17_5[3]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[3]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[3]),
        .O(mux_2_0__0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_92
       (.I0(buff1_reg_i_17_0[3]),
        .I1(buff1_reg_i_17_1[3]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[3]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[3]),
        .O(mux_2_1__0[3]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    buff1_reg_i_93
       (.I0(buff1_reg_i_18_4[3]),
        .I1(buff1_reg_i_18_5[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(buff1_reg_i_18_6[3]),
        .O(mux_2_2__0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_94
       (.I0(buff1_reg_i_18_0[3]),
        .I1(buff1_reg_i_18_1[3]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[3]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[3]),
        .O(mux_2_3__0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_95
       (.I0(buff1_reg_i_17_4[2]),
        .I1(buff1_reg_i_17_5[2]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[2]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[2]),
        .O(mux_2_0__0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_96
       (.I0(buff1_reg_i_17_0[2]),
        .I1(buff1_reg_i_17_1[2]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_2[2]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_3[2]),
        .O(mux_2_1__0[2]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    buff1_reg_i_97
       (.I0(buff1_reg_i_18_4[2]),
        .I1(buff1_reg_i_18_5[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(buff1_reg_i_18_6[2]),
        .O(mux_2_2__0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_98
       (.I0(buff1_reg_i_18_0[2]),
        .I1(buff1_reg_i_18_1[2]),
        .I2(Q[1]),
        .I3(buff1_reg_i_18_2[2]),
        .I4(Q[0]),
        .I5(buff1_reg_i_18_3[2]),
        .O(mux_2_3__0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    buff1_reg_i_99
       (.I0(buff1_reg_i_17_4[1]),
        .I1(buff1_reg_i_17_5[1]),
        .I2(Q[1]),
        .I3(buff1_reg_i_17_6[1]),
        .I4(Q[0]),
        .I5(buff1_reg_i_17_7[1]),
        .O(mux_2_0__0[1]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mux_646_16_1_1
   (D,
    Q);
  output [14:0]D;
  input [5:0]Q;

  wire [14:0]D;
  wire [5:0]Q;

  LUT6 #(
    .INIT(64'h027DEFCDADC56C50)) 
    \kernel_buffer_15_fu_250[0]_i_1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hB0275F006128B8CC)) 
    \kernel_buffer_15_fu_250[10]_i_1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h351176F6F98FFA67)) 
    \kernel_buffer_15_fu_250[11]_i_1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h59B00B2BD6F5B224)) 
    \kernel_buffer_15_fu_250[12]_i_1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h3EBD4E50D989E34B)) 
    \kernel_buffer_15_fu_250[13]_i_1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h0C28E5825D809F41)) 
    \kernel_buffer_15_fu_250[1]_i_1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h864F529AEDFAAC3C)) 
    \kernel_buffer_15_fu_250[2]_i_1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h3C149D30D8E7B906)) 
    \kernel_buffer_15_fu_250[31]_i_2 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'h30A2CD78D4597FDC)) 
    \kernel_buffer_15_fu_250[3]_i_1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h5A8FFA4F9FCC16DD)) 
    \kernel_buffer_15_fu_250[4]_i_1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h8E53AD96C7C4E3B6)) 
    \kernel_buffer_15_fu_250[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h65A5DFC74AB7F012)) 
    \kernel_buffer_15_fu_250[6]_i_1 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hF683141C907923A9)) 
    \kernel_buffer_15_fu_250[7]_i_1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFBF96B1A23622B6C)) 
    \kernel_buffer_15_fu_250[8]_i_1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h953BBC3A2DEC0D95)) 
    \kernel_buffer_15_fu_250[9]_i_1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(D[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_keep_V
   (D,
    ap_clk,
    sig_buffer_dest_V_ce0,
    sig_buffer_dest_V_address0,
    input_data_data_V_0_ack_out,
    input_data_keep_V_0_payload_B,
    input_data_keep_V_0_payload_A,
    input_data_keep_V_0_sel);
  output [1:0]D;
  input ap_clk;
  input sig_buffer_dest_V_ce0;
  input [9:0]sig_buffer_dest_V_address0;
  input input_data_data_V_0_ack_out;
  input [1:0]input_data_keep_V_0_payload_B;
  input [1:0]input_data_keep_V_0_payload_A;
  input input_data_keep_V_0_sel;

  wire [1:0]D;
  wire ap_clk;
  wire input_data_data_V_0_ack_out;
  wire [1:0]input_data_keep_V_0_payload_A;
  wire [1:0]input_data_keep_V_0_payload_B;
  wire input_data_keep_V_0_sel;
  wire [9:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_keep_V_ram_5 network_sig_buffer_keep_V_ram_U
       (.D(D),
        .ap_clk(ap_clk),
        .input_data_data_V_0_ack_out(input_data_data_V_0_ack_out),
        .input_data_keep_V_0_payload_A(input_data_keep_V_0_payload_A),
        .input_data_keep_V_0_payload_B(input_data_keep_V_0_payload_B),
        .input_data_keep_V_0_sel(input_data_keep_V_0_sel),
        .sig_buffer_dest_V_address0(sig_buffer_dest_V_address0),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_keep_V" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_keep_V_2
   (D,
    ap_clk,
    sig_buffer_dest_V_ce0,
    sig_buffer_dest_V_address0,
    input_data_data_V_0_ack_out,
    input_data_strb_V_0_payload_B,
    input_data_strb_V_0_payload_A,
    input_data_strb_V_0_sel);
  output [1:0]D;
  input ap_clk;
  input sig_buffer_dest_V_ce0;
  input [9:0]sig_buffer_dest_V_address0;
  input input_data_data_V_0_ack_out;
  input [1:0]input_data_strb_V_0_payload_B;
  input [1:0]input_data_strb_V_0_payload_A;
  input input_data_strb_V_0_sel;

  wire [1:0]D;
  wire ap_clk;
  wire input_data_data_V_0_ack_out;
  wire [1:0]input_data_strb_V_0_payload_A;
  wire [1:0]input_data_strb_V_0_payload_B;
  wire input_data_strb_V_0_sel;
  wire [9:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_keep_V_ram network_sig_buffer_keep_V_ram_U
       (.D(D),
        .ap_clk(ap_clk),
        .input_data_data_V_0_ack_out(input_data_data_V_0_ack_out),
        .input_data_strb_V_0_payload_A(input_data_strb_V_0_payload_A),
        .input_data_strb_V_0_payload_B(input_data_strb_V_0_payload_B),
        .input_data_strb_V_0_sel(input_data_strb_V_0_sel),
        .sig_buffer_dest_V_address0(sig_buffer_dest_V_address0),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_keep_V_ram
   (D,
    ap_clk,
    sig_buffer_dest_V_ce0,
    sig_buffer_dest_V_address0,
    input_data_data_V_0_ack_out,
    input_data_strb_V_0_payload_B,
    input_data_strb_V_0_payload_A,
    input_data_strb_V_0_sel);
  output [1:0]D;
  input ap_clk;
  input sig_buffer_dest_V_ce0;
  input [9:0]sig_buffer_dest_V_address0;
  input input_data_data_V_0_ack_out;
  input [1:0]input_data_strb_V_0_payload_B;
  input [1:0]input_data_strb_V_0_payload_A;
  input input_data_strb_V_0_sel;

  wire [1:0]D;
  wire ap_clk;
  wire input_data_data_V_0_ack_out;
  wire [1:0]input_data_strb_V_0_data_out;
  wire [1:0]input_data_strb_V_0_payload_A;
  wire [1:0]input_data_strb_V_0_payload_B;
  wire input_data_strb_V_0_sel;
  wire [9:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;
  wire [15:2]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1568" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({sig_buffer_dest_V_address0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,input_data_strb_V_0_data_out}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:2],D}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(sig_buffer_dest_V_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({input_data_data_V_0_ack_out,input_data_data_V_0_ack_out}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_1__1
       (.I0(input_data_strb_V_0_payload_B[1]),
        .I1(input_data_strb_V_0_payload_A[1]),
        .I2(input_data_strb_V_0_sel),
        .O(input_data_strb_V_0_data_out[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_2__1
       (.I0(input_data_strb_V_0_payload_B[0]),
        .I1(input_data_strb_V_0_payload_A[0]),
        .I2(input_data_strb_V_0_sel),
        .O(input_data_strb_V_0_data_out[0]));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_keep_V_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_keep_V_ram_5
   (D,
    ap_clk,
    sig_buffer_dest_V_ce0,
    sig_buffer_dest_V_address0,
    input_data_data_V_0_ack_out,
    input_data_keep_V_0_payload_B,
    input_data_keep_V_0_payload_A,
    input_data_keep_V_0_sel);
  output [1:0]D;
  input ap_clk;
  input sig_buffer_dest_V_ce0;
  input [9:0]sig_buffer_dest_V_address0;
  input input_data_data_V_0_ack_out;
  input [1:0]input_data_keep_V_0_payload_B;
  input [1:0]input_data_keep_V_0_payload_A;
  input input_data_keep_V_0_sel;

  wire [1:0]D;
  wire ap_clk;
  wire input_data_data_V_0_ack_out;
  wire [1:0]input_data_keep_V_0_data_out;
  wire [1:0]input_data_keep_V_0_payload_A;
  wire [1:0]input_data_keep_V_0_payload_B;
  wire input_data_keep_V_0_sel;
  wire [9:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;
  wire [15:2]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1568" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({sig_buffer_dest_V_address0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,input_data_keep_V_0_data_out}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:2],D}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(sig_buffer_dest_V_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({input_data_data_V_0_ack_out,input_data_data_V_0_ack_out}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_12__0
       (.I0(input_data_keep_V_0_payload_B[1]),
        .I1(input_data_keep_V_0_payload_A[1]),
        .I2(input_data_keep_V_0_sel),
        .O(input_data_keep_V_0_data_out[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_13__0
       (.I0(input_data_keep_V_0_payload_B[0]),
        .I1(input_data_keep_V_0_payload_A[0]),
        .I2(input_data_keep_V_0_sel),
        .O(input_data_keep_V_0_data_out[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V
   (sig_buffer_dest_V_ce0,
    sig_buffer_dest_V_address0,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \i_0_reg_393_reg[8] ,
    \i_0_reg_393_reg[9] ,
    \i_2_reg_415_reg[8] ,
    \q0_reg[0]_1 ,
    Q,
    \q0_reg[0]_2 ,
    ap_enable_reg_pp2_iter0,
    ram_reg,
    i_0_reg_393_reg,
    input_data_dest_V_0_payload_B,
    input_data_dest_V_0_payload_A,
    input_data_dest_V_0_sel,
    output_data_dest_V_1_sel_wr,
    \output_data_dest_V_1_payload_B_reg[0] ,
    \output_data_dest_V_1_payload_B_reg[0]_0 ,
    output_data_dest_V_1_payload_A,
    output_data_dest_V_1_payload_B,
    input_data_data_V_0_ack_out,
    \q0_reg[0]_3 ,
    ap_clk,
    \q0[0]_i_2__0 );
  output sig_buffer_dest_V_ce0;
  output [5:0]sig_buffer_dest_V_address0;
  output \q0_reg[0] ;
  output \q0_reg[0]_0 ;
  output \i_0_reg_393_reg[8] ;
  output \i_0_reg_393_reg[9] ;
  output \i_2_reg_415_reg[8] ;
  input \q0_reg[0]_1 ;
  input [1:0]Q;
  input \q0_reg[0]_2 ;
  input ap_enable_reg_pp2_iter0;
  input [5:0]ram_reg;
  input [5:0]i_0_reg_393_reg;
  input input_data_dest_V_0_payload_B;
  input input_data_dest_V_0_payload_A;
  input input_data_dest_V_0_sel;
  input output_data_dest_V_1_sel_wr;
  input \output_data_dest_V_1_payload_B_reg[0] ;
  input \output_data_dest_V_1_payload_B_reg[0]_0 ;
  input output_data_dest_V_1_payload_A;
  input output_data_dest_V_1_payload_B;
  input input_data_data_V_0_ack_out;
  input [3:0]\q0_reg[0]_3 ;
  input ap_clk;
  input \q0[0]_i_2__0 ;

  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter0;
  wire [5:0]i_0_reg_393_reg;
  wire \i_0_reg_393_reg[8] ;
  wire \i_0_reg_393_reg[9] ;
  wire \i_2_reg_415_reg[8] ;
  wire input_data_data_V_0_ack_out;
  wire input_data_dest_V_0_payload_A;
  wire input_data_dest_V_0_payload_B;
  wire input_data_dest_V_0_sel;
  wire output_data_dest_V_1_payload_A;
  wire output_data_dest_V_1_payload_B;
  wire \output_data_dest_V_1_payload_B_reg[0] ;
  wire \output_data_dest_V_1_payload_B_reg[0]_0 ;
  wire output_data_dest_V_1_sel_wr;
  wire \q0[0]_i_2__0 ;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire [3:0]\q0_reg[0]_3 ;
  wire [5:0]ram_reg;
  wire [5:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_ram_7 network_sig_buffer_user_V_ram_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .i_0_reg_393_reg(i_0_reg_393_reg),
        .\i_0_reg_393_reg[8] (\i_0_reg_393_reg[8] ),
        .\i_0_reg_393_reg[9] (\i_0_reg_393_reg[9] ),
        .\i_2_reg_415_reg[8] (\i_2_reg_415_reg[8] ),
        .\i_2_reg_415_reg[9] (sig_buffer_dest_V_address0[5:4]),
        .input_data_data_V_0_ack_out(input_data_data_V_0_ack_out),
        .input_data_dest_V_0_payload_A(input_data_dest_V_0_payload_A),
        .input_data_dest_V_0_payload_B(input_data_dest_V_0_payload_B),
        .input_data_dest_V_0_sel(input_data_dest_V_0_sel),
        .output_data_dest_V_1_payload_A(output_data_dest_V_1_payload_A),
        .output_data_dest_V_1_payload_B(output_data_dest_V_1_payload_B),
        .\output_data_dest_V_1_payload_B_reg[0] (\output_data_dest_V_1_payload_B_reg[0] ),
        .\output_data_dest_V_1_payload_B_reg[0]_0 (\output_data_dest_V_1_payload_B_reg[0]_0 ),
        .output_data_dest_V_1_sel_wr(output_data_dest_V_1_sel_wr),
        .\q0[0]_i_2__0_0 (\q0[0]_i_2__0 ),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[0]_2 (\q0_reg[0]_1 ),
        .\q0_reg[0]_3 (\q0_reg[0]_2 ),
        .\q0_reg[0]_4 (\q0_reg[0]_3 ),
        .ram_reg(ram_reg),
        .sig_buffer_dest_V_address0(sig_buffer_dest_V_address0[3:0]),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_user_V" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_0
   (\q0_reg[0] ,
    \q0_reg[0]_0 ,
    input_data_id_V_0_payload_B,
    input_data_id_V_0_payload_A,
    input_data_id_V_0_sel,
    output_data_id_V_1_sel_wr,
    \output_data_id_V_1_payload_B_reg[0] ,
    \output_data_id_V_1_payload_B_reg[0]_0 ,
    output_data_id_V_1_payload_A,
    output_data_id_V_1_payload_B,
    sig_buffer_dest_V_address0,
    ap_clk,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0[0]_i_2__1 ,
    sig_buffer_dest_V_ce0);
  output \q0_reg[0] ;
  output \q0_reg[0]_0 ;
  input input_data_id_V_0_payload_B;
  input input_data_id_V_0_payload_A;
  input input_data_id_V_0_sel;
  input output_data_id_V_1_sel_wr;
  input \output_data_id_V_1_payload_B_reg[0] ;
  input \output_data_id_V_1_payload_B_reg[0]_0 ;
  input output_data_id_V_1_payload_A;
  input output_data_id_V_1_payload_B;
  input [9:0]sig_buffer_dest_V_address0;
  input ap_clk;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0[0]_i_2__1 ;
  input sig_buffer_dest_V_ce0;

  wire ap_clk;
  wire input_data_id_V_0_payload_A;
  wire input_data_id_V_0_payload_B;
  wire input_data_id_V_0_sel;
  wire output_data_id_V_1_payload_A;
  wire output_data_id_V_1_payload_B;
  wire \output_data_id_V_1_payload_B_reg[0] ;
  wire \output_data_id_V_1_payload_B_reg[0]_0 ;
  wire output_data_id_V_1_sel_wr;
  wire \q0[0]_i_2__1 ;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire [9:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_ram_6 network_sig_buffer_user_V_ram_U
       (.ap_clk(ap_clk),
        .input_data_id_V_0_payload_A(input_data_id_V_0_payload_A),
        .input_data_id_V_0_payload_B(input_data_id_V_0_payload_B),
        .input_data_id_V_0_sel(input_data_id_V_0_sel),
        .output_data_id_V_1_payload_A(output_data_id_V_1_payload_A),
        .output_data_id_V_1_payload_B(output_data_id_V_1_payload_B),
        .\output_data_id_V_1_payload_B_reg[0] (\output_data_id_V_1_payload_B_reg[0] ),
        .\output_data_id_V_1_payload_B_reg[0]_0 (\output_data_id_V_1_payload_B_reg[0]_0 ),
        .output_data_id_V_1_sel_wr(output_data_id_V_1_sel_wr),
        .\q0[0]_i_2__1_0 (\q0[0]_i_2__1 ),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[0]_2 (\q0_reg[0]_1 ),
        .\q0_reg[0]_3 (\q0_reg[0]_2 ),
        .\q0_reg[0]_4 (\q0_reg[0]_3 ),
        .sig_buffer_dest_V_address0(sig_buffer_dest_V_address0),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_user_V" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_1
   (sig_buffer_dest_V_address0,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \i_0_reg_393_reg[9] ,
    Q,
    ram_reg,
    ap_enable_reg_pp2_iter0,
    i_0_reg_393_reg,
    input_data_last_V_0_payload_B,
    input_data_last_V_0_sel,
    input_data_last_V_0_payload_A,
    output_data_last_V_1_sel_wr,
    \output_data_last_V_1_payload_B_reg[0] ,
    \output_data_last_V_1_payload_B_reg[0]_0 ,
    output_data_last_V_1_payload_A,
    output_data_last_V_1_payload_B,
    input_data_data_V_0_ack_out,
    ap_clk,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    sig_buffer_dest_V_ce0);
  output [3:0]sig_buffer_dest_V_address0;
  output \q0_reg[0] ;
  output \q0_reg[0]_0 ;
  output \i_0_reg_393_reg[9] ;
  input [5:0]Q;
  input [0:0]ram_reg;
  input ap_enable_reg_pp2_iter0;
  input [5:0]i_0_reg_393_reg;
  input input_data_last_V_0_payload_B;
  input input_data_last_V_0_sel;
  input input_data_last_V_0_payload_A;
  input output_data_last_V_1_sel_wr;
  input \output_data_last_V_1_payload_B_reg[0] ;
  input \output_data_last_V_1_payload_B_reg[0]_0 ;
  input output_data_last_V_1_payload_A;
  input output_data_last_V_1_payload_B;
  input input_data_data_V_0_ack_out;
  input ap_clk;
  input \q0_reg[0]_1 ;
  input [5:0]\q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input sig_buffer_dest_V_ce0;

  wire [5:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter0;
  wire [5:0]i_0_reg_393_reg;
  wire \i_0_reg_393_reg[9] ;
  wire input_data_data_V_0_ack_out;
  wire input_data_last_V_0_payload_A;
  wire input_data_last_V_0_payload_B;
  wire input_data_last_V_0_sel;
  wire output_data_last_V_1_payload_A;
  wire output_data_last_V_1_payload_B;
  wire \output_data_last_V_1_payload_B_reg[0] ;
  wire \output_data_last_V_1_payload_B_reg[0]_0 ;
  wire output_data_last_V_1_sel_wr;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [5:0]\q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire [0:0]ram_reg;
  wire [3:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_ram_4 network_sig_buffer_user_V_ram_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .i_0_reg_393_reg(i_0_reg_393_reg),
        .\i_0_reg_393_reg[9] (\i_0_reg_393_reg[9] ),
        .input_data_data_V_0_ack_out(input_data_data_V_0_ack_out),
        .input_data_last_V_0_payload_A(input_data_last_V_0_payload_A),
        .input_data_last_V_0_payload_B(input_data_last_V_0_payload_B),
        .input_data_last_V_0_sel(input_data_last_V_0_sel),
        .output_data_last_V_1_payload_A(output_data_last_V_1_payload_A),
        .output_data_last_V_1_payload_B(output_data_last_V_1_payload_B),
        .\output_data_last_V_1_payload_B_reg[0] (\output_data_last_V_1_payload_B_reg[0] ),
        .\output_data_last_V_1_payload_B_reg[0]_0 (\output_data_last_V_1_payload_B_reg[0]_0 ),
        .output_data_last_V_1_sel_wr(output_data_last_V_1_sel_wr),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[0]_2 (\q0_reg[0]_1 ),
        .\q0_reg[0]_3 (\q0_reg[0]_2 ),
        .\q0_reg[0]_4 (\q0_reg[0]_3 ),
        .\q0_reg[0]_5 (\q0_reg[0]_4 ),
        .ram_reg(ram_reg),
        .sig_buffer_dest_V_address0(sig_buffer_dest_V_address0),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_user_V" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_3
   (\q0_reg[0] ,
    \q0_reg[0]_0 ,
    input_data_user_V_0_payload_B,
    input_data_user_V_0_payload_A,
    input_data_user_V_0_sel,
    output_data_user_V_1_sel_wr,
    \output_data_user_V_1_payload_B_reg[0] ,
    \output_data_user_V_1_payload_B_reg[0]_0 ,
    output_data_user_V_1_payload_A,
    output_data_user_V_1_payload_B,
    sig_buffer_dest_V_address0,
    ap_clk,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0[0]_i_2 ,
    sig_buffer_dest_V_ce0);
  output \q0_reg[0] ;
  output \q0_reg[0]_0 ;
  input input_data_user_V_0_payload_B;
  input input_data_user_V_0_payload_A;
  input input_data_user_V_0_sel;
  input output_data_user_V_1_sel_wr;
  input \output_data_user_V_1_payload_B_reg[0] ;
  input \output_data_user_V_1_payload_B_reg[0]_0 ;
  input output_data_user_V_1_payload_A;
  input output_data_user_V_1_payload_B;
  input [9:0]sig_buffer_dest_V_address0;
  input ap_clk;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0[0]_i_2 ;
  input sig_buffer_dest_V_ce0;

  wire ap_clk;
  wire input_data_user_V_0_payload_A;
  wire input_data_user_V_0_payload_B;
  wire input_data_user_V_0_sel;
  wire output_data_user_V_1_payload_A;
  wire output_data_user_V_1_payload_B;
  wire \output_data_user_V_1_payload_B_reg[0] ;
  wire \output_data_user_V_1_payload_B_reg[0]_0 ;
  wire output_data_user_V_1_sel_wr;
  wire \q0[0]_i_2 ;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire [9:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_ram network_sig_buffer_user_V_ram_U
       (.ap_clk(ap_clk),
        .input_data_user_V_0_payload_A(input_data_user_V_0_payload_A),
        .input_data_user_V_0_payload_B(input_data_user_V_0_payload_B),
        .input_data_user_V_0_sel(input_data_user_V_0_sel),
        .output_data_user_V_1_payload_A(output_data_user_V_1_payload_A),
        .output_data_user_V_1_payload_B(output_data_user_V_1_payload_B),
        .\output_data_user_V_1_payload_B_reg[0] (\output_data_user_V_1_payload_B_reg[0] ),
        .\output_data_user_V_1_payload_B_reg[0]_0 (\output_data_user_V_1_payload_B_reg[0]_0 ),
        .output_data_user_V_1_sel_wr(output_data_user_V_1_sel_wr),
        .\q0[0]_i_2_0 (\q0[0]_i_2 ),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[0]_2 (\q0_reg[0]_1 ),
        .\q0_reg[0]_3 (\q0_reg[0]_2 ),
        .\q0_reg[0]_4 (\q0_reg[0]_3 ),
        .sig_buffer_dest_V_address0(sig_buffer_dest_V_address0),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_ram
   (\q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    input_data_user_V_0_payload_B,
    input_data_user_V_0_payload_A,
    input_data_user_V_0_sel,
    output_data_user_V_1_sel_wr,
    \output_data_user_V_1_payload_B_reg[0] ,
    \output_data_user_V_1_payload_B_reg[0]_0 ,
    output_data_user_V_1_payload_A,
    output_data_user_V_1_payload_B,
    sig_buffer_dest_V_address0,
    ap_clk,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    \q0[0]_i_2_0 ,
    sig_buffer_dest_V_ce0);
  output \q0_reg[0]_0 ;
  output \q0_reg[0]_1 ;
  input input_data_user_V_0_payload_B;
  input input_data_user_V_0_payload_A;
  input input_data_user_V_0_sel;
  input output_data_user_V_1_sel_wr;
  input \output_data_user_V_1_payload_B_reg[0] ;
  input \output_data_user_V_1_payload_B_reg[0]_0 ;
  input output_data_user_V_1_payload_A;
  input output_data_user_V_1_payload_B;
  input [9:0]sig_buffer_dest_V_address0;
  input ap_clk;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input \q0[0]_i_2_0 ;
  input sig_buffer_dest_V_ce0;

  wire ap_clk;
  wire input_data_user_V_0_data_out;
  wire input_data_user_V_0_payload_A;
  wire input_data_user_V_0_payload_B;
  wire input_data_user_V_0_sel;
  wire output_data_user_V_1_payload_A;
  wire output_data_user_V_1_payload_B;
  wire \output_data_user_V_1_payload_B_reg[0] ;
  wire \output_data_user_V_1_payload_B_reg[0]_0 ;
  wire output_data_user_V_1_sel_wr;
  wire q00;
  wire \q0[0]_i_2_0 ;
  wire \q0[0]_i_2_n_5 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg_n_5_[0] ;
  wire ram_reg_0_15_0_0_n_5;
  wire ram_reg_0_255_0_0_n_5;
  wire ram_reg_256_511_0_0_n_5;
  wire ram_reg_512_767_0_0_n_5;
  wire [9:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \output_data_user_V_1_payload_A[0]_i_1 
       (.I0(\q0_reg_n_5_[0] ),
        .I1(output_data_user_V_1_sel_wr),
        .I2(\output_data_user_V_1_payload_B_reg[0] ),
        .I3(\output_data_user_V_1_payload_B_reg[0]_0 ),
        .I4(output_data_user_V_1_payload_A),
        .O(\q0_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \output_data_user_V_1_payload_B[0]_i_1 
       (.I0(\q0_reg_n_5_[0] ),
        .I1(output_data_user_V_1_sel_wr),
        .I2(\output_data_user_V_1_payload_B_reg[0] ),
        .I3(\output_data_user_V_1_payload_B_reg[0]_0 ),
        .I4(output_data_user_V_1_payload_B),
        .O(\q0_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q0[0]_i_1 
       (.I0(\q0[0]_i_2_n_5 ),
        .I1(ram_reg_512_767_0_0_n_5),
        .I2(sig_buffer_dest_V_address0[9]),
        .I3(ram_reg_256_511_0_0_n_5),
        .I4(sig_buffer_dest_V_address0[8]),
        .I5(ram_reg_0_255_0_0_n_5),
        .O(q00));
  LUT5 #(
    .INIT(32'h00000010)) 
    \q0[0]_i_2 
       (.I0(sig_buffer_dest_V_address0[6]),
        .I1(sig_buffer_dest_V_address0[4]),
        .I2(ram_reg_0_15_0_0_n_5),
        .I3(sig_buffer_dest_V_address0[5]),
        .I4(sig_buffer_dest_V_address0[7]),
        .O(\q0[0]_i_2_n_5 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(sig_buffer_dest_V_ce0),
        .D(q00),
        .Q(\q0_reg_n_5_[0] ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(sig_buffer_dest_V_address0[0]),
        .A1(sig_buffer_dest_V_address0[1]),
        .A2(sig_buffer_dest_V_address0[2]),
        .A3(sig_buffer_dest_V_address0[3]),
        .A4(1'b0),
        .D(input_data_user_V_0_data_out),
        .O(ram_reg_0_15_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0[0]_i_2_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_0_255_0_0
       (.A(sig_buffer_dest_V_address0[7:0]),
        .D(input_data_user_V_0_data_out),
        .O(ram_reg_0_255_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_255_0_0_i_1__0
       (.I0(input_data_user_V_0_payload_B),
        .I1(input_data_user_V_0_payload_A),
        .I2(input_data_user_V_0_sel),
        .O(input_data_user_V_0_data_out));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_256_511_0_0
       (.A(sig_buffer_dest_V_address0[7:0]),
        .D(input_data_user_V_0_data_out),
        .O(ram_reg_256_511_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_512_767_0_0
       (.A(sig_buffer_dest_V_address0[7:0]),
        .D(input_data_user_V_0_data_out),
        .O(ram_reg_512_767_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_4 ));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_user_V_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_ram_4
   (sig_buffer_dest_V_address0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \i_0_reg_393_reg[9] ,
    Q,
    ram_reg,
    ap_enable_reg_pp2_iter0,
    i_0_reg_393_reg,
    input_data_last_V_0_payload_B,
    input_data_last_V_0_sel,
    input_data_last_V_0_payload_A,
    output_data_last_V_1_sel_wr,
    \output_data_last_V_1_payload_B_reg[0] ,
    \output_data_last_V_1_payload_B_reg[0]_0 ,
    output_data_last_V_1_payload_A,
    output_data_last_V_1_payload_B,
    input_data_data_V_0_ack_out,
    ap_clk,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    \q0_reg[0]_5 ,
    sig_buffer_dest_V_ce0);
  output [3:0]sig_buffer_dest_V_address0;
  output \q0_reg[0]_0 ;
  output \q0_reg[0]_1 ;
  output \i_0_reg_393_reg[9] ;
  input [5:0]Q;
  input [0:0]ram_reg;
  input ap_enable_reg_pp2_iter0;
  input [5:0]i_0_reg_393_reg;
  input input_data_last_V_0_payload_B;
  input input_data_last_V_0_sel;
  input input_data_last_V_0_payload_A;
  input output_data_last_V_1_sel_wr;
  input \output_data_last_V_1_payload_B_reg[0] ;
  input \output_data_last_V_1_payload_B_reg[0]_0 ;
  input output_data_last_V_1_payload_A;
  input output_data_last_V_1_payload_B;
  input input_data_data_V_0_ack_out;
  input ap_clk;
  input \q0_reg[0]_2 ;
  input [5:0]\q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input \q0_reg[0]_5 ;
  input sig_buffer_dest_V_ce0;

  wire [5:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter0;
  wire [5:0]i_0_reg_393_reg;
  wire \i_0_reg_393_reg[9] ;
  wire input_data_data_V_0_ack_out;
  wire input_data_last_V_0_payload_A;
  wire input_data_last_V_0_payload_B;
  wire input_data_last_V_0_sel;
  wire input_data_last_V_tm_fu_603_p1;
  wire output_data_last_V_1_payload_A;
  wire output_data_last_V_1_payload_B;
  wire \output_data_last_V_1_payload_B_reg[0] ;
  wire \output_data_last_V_1_payload_B_reg[0]_0 ;
  wire output_data_last_V_1_sel_wr;
  wire \q0[0]_i_1__0_n_5 ;
  wire \q0[0]_i_2__2_n_5 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire [5:0]\q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg[0]_5 ;
  wire \q0_reg_n_5_[0] ;
  wire [0:0]ram_reg;
  wire ram_reg_0_15_0_0_i_2_n_5;
  wire ram_reg_0_15_0_0_n_5;
  wire ram_reg_0_255_0_0_n_5;
  wire ram_reg_256_511_0_0_n_5;
  wire ram_reg_512_767_0_0_n_5;
  wire [3:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \output_data_last_V_1_payload_A[0]_i_1 
       (.I0(\q0_reg_n_5_[0] ),
        .I1(output_data_last_V_1_sel_wr),
        .I2(\output_data_last_V_1_payload_B_reg[0] ),
        .I3(\output_data_last_V_1_payload_B_reg[0]_0 ),
        .I4(output_data_last_V_1_payload_A),
        .O(\q0_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \output_data_last_V_1_payload_B[0]_i_1 
       (.I0(\q0_reg_n_5_[0] ),
        .I1(output_data_last_V_1_sel_wr),
        .I2(\output_data_last_V_1_payload_B_reg[0] ),
        .I3(\output_data_last_V_1_payload_B_reg[0]_0 ),
        .I4(output_data_last_V_1_payload_B),
        .O(\q0_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q0[0]_i_1__0 
       (.I0(\q0[0]_i_2__2_n_5 ),
        .I1(ram_reg_512_767_0_0_n_5),
        .I2(\q0_reg[0]_3 [5]),
        .I3(ram_reg_256_511_0_0_n_5),
        .I4(\q0_reg[0]_3 [4]),
        .I5(ram_reg_0_255_0_0_n_5),
        .O(\q0[0]_i_1__0_n_5 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \q0[0]_i_2__2 
       (.I0(sig_buffer_dest_V_address0[2]),
        .I1(sig_buffer_dest_V_address0[0]),
        .I2(ram_reg_0_15_0_0_n_5),
        .I3(sig_buffer_dest_V_address0[1]),
        .I4(sig_buffer_dest_V_address0[3]),
        .O(\q0[0]_i_2__2_n_5 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(sig_buffer_dest_V_ce0),
        .D(\q0[0]_i_1__0_n_5 ),
        .Q(\q0_reg_n_5_[0] ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(\q0_reg[0]_3 [0]),
        .A1(\q0_reg[0]_3 [1]),
        .A2(\q0_reg[0]_3 [2]),
        .A3(\q0_reg[0]_3 [3]),
        .A4(1'b0),
        .D(input_data_last_V_tm_fu_603_p1),
        .O(ram_reg_0_15_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\i_0_reg_393_reg[9] ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    ram_reg_0_15_0_0_i_1
       (.I0(ram_reg_0_15_0_0_i_2_n_5),
        .I1(input_data_data_V_0_ack_out),
        .I2(sig_buffer_dest_V_address0[1]),
        .I3(sig_buffer_dest_V_address0[0]),
        .I4(sig_buffer_dest_V_address0[3]),
        .I5(sig_buffer_dest_V_address0[2]),
        .O(\i_0_reg_393_reg[9] ));
  LUT6 #(
    .INIT(64'hCCA0A0A000A0A0A0)) 
    ram_reg_0_15_0_0_i_2
       (.I0(i_0_reg_393_reg[5]),
        .I1(Q[5]),
        .I2(i_0_reg_393_reg[4]),
        .I3(ap_enable_reg_pp2_iter0),
        .I4(ram_reg),
        .I5(Q[4]),
        .O(ram_reg_0_15_0_0_i_2_n_5));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_0_255_0_0
       (.A({sig_buffer_dest_V_address0,\q0_reg[0]_3 [3:0]}),
        .D(input_data_last_V_tm_fu_603_p1),
        .O(ram_reg_0_255_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_255_0_0_i_1
       (.I0(input_data_last_V_0_payload_B),
        .I1(input_data_last_V_0_sel),
        .I2(input_data_last_V_0_payload_A),
        .O(input_data_last_V_tm_fu_603_p1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_256_511_0_0
       (.A({sig_buffer_dest_V_address0,\q0_reg[0]_3 [3:0]}),
        .D(input_data_last_V_tm_fu_603_p1),
        .O(ram_reg_256_511_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_4 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_512_767_0_0
       (.A({sig_buffer_dest_V_address0,\q0_reg[0]_3 [3:0]}),
        .D(input_data_last_V_tm_fu_603_p1),
        .O(ram_reg_512_767_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_5 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_4__0
       (.I0(Q[3]),
        .I1(ram_reg),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(i_0_reg_393_reg[3]),
        .O(sig_buffer_dest_V_address0[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_5__0
       (.I0(Q[2]),
        .I1(ram_reg),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(i_0_reg_393_reg[2]),
        .O(sig_buffer_dest_V_address0[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_6__0
       (.I0(Q[1]),
        .I1(ram_reg),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(i_0_reg_393_reg[1]),
        .O(sig_buffer_dest_V_address0[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_7__0
       (.I0(Q[0]),
        .I1(ram_reg),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(i_0_reg_393_reg[0]),
        .O(sig_buffer_dest_V_address0[0]));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_user_V_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_ram_6
   (\q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    input_data_id_V_0_payload_B,
    input_data_id_V_0_payload_A,
    input_data_id_V_0_sel,
    output_data_id_V_1_sel_wr,
    \output_data_id_V_1_payload_B_reg[0] ,
    \output_data_id_V_1_payload_B_reg[0]_0 ,
    output_data_id_V_1_payload_A,
    output_data_id_V_1_payload_B,
    sig_buffer_dest_V_address0,
    ap_clk,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    \q0[0]_i_2__1_0 ,
    sig_buffer_dest_V_ce0);
  output \q0_reg[0]_0 ;
  output \q0_reg[0]_1 ;
  input input_data_id_V_0_payload_B;
  input input_data_id_V_0_payload_A;
  input input_data_id_V_0_sel;
  input output_data_id_V_1_sel_wr;
  input \output_data_id_V_1_payload_B_reg[0] ;
  input \output_data_id_V_1_payload_B_reg[0]_0 ;
  input output_data_id_V_1_payload_A;
  input output_data_id_V_1_payload_B;
  input [9:0]sig_buffer_dest_V_address0;
  input ap_clk;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input \q0[0]_i_2__1_0 ;
  input sig_buffer_dest_V_ce0;

  wire ap_clk;
  wire input_data_id_V_0_data_out;
  wire input_data_id_V_0_payload_A;
  wire input_data_id_V_0_payload_B;
  wire input_data_id_V_0_sel;
  wire output_data_id_V_1_payload_A;
  wire output_data_id_V_1_payload_B;
  wire \output_data_id_V_1_payload_B_reg[0] ;
  wire \output_data_id_V_1_payload_B_reg[0]_0 ;
  wire output_data_id_V_1_sel_wr;
  wire \q0[0]_i_1__1_n_5 ;
  wire \q0[0]_i_2__1_0 ;
  wire \q0[0]_i_2__1_n_5 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg_n_5_[0] ;
  wire ram_reg_0_15_0_0_n_5;
  wire ram_reg_0_255_0_0_n_5;
  wire ram_reg_256_511_0_0_n_5;
  wire ram_reg_512_767_0_0_n_5;
  wire [9:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \output_data_id_V_1_payload_A[0]_i_1 
       (.I0(\q0_reg_n_5_[0] ),
        .I1(output_data_id_V_1_sel_wr),
        .I2(\output_data_id_V_1_payload_B_reg[0] ),
        .I3(\output_data_id_V_1_payload_B_reg[0]_0 ),
        .I4(output_data_id_V_1_payload_A),
        .O(\q0_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \output_data_id_V_1_payload_B[0]_i_1 
       (.I0(\q0_reg_n_5_[0] ),
        .I1(output_data_id_V_1_sel_wr),
        .I2(\output_data_id_V_1_payload_B_reg[0] ),
        .I3(\output_data_id_V_1_payload_B_reg[0]_0 ),
        .I4(output_data_id_V_1_payload_B),
        .O(\q0_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q0[0]_i_1__1 
       (.I0(\q0[0]_i_2__1_n_5 ),
        .I1(ram_reg_512_767_0_0_n_5),
        .I2(sig_buffer_dest_V_address0[9]),
        .I3(ram_reg_256_511_0_0_n_5),
        .I4(sig_buffer_dest_V_address0[8]),
        .I5(ram_reg_0_255_0_0_n_5),
        .O(\q0[0]_i_1__1_n_5 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \q0[0]_i_2__1 
       (.I0(sig_buffer_dest_V_address0[6]),
        .I1(sig_buffer_dest_V_address0[4]),
        .I2(ram_reg_0_15_0_0_n_5),
        .I3(sig_buffer_dest_V_address0[5]),
        .I4(sig_buffer_dest_V_address0[7]),
        .O(\q0[0]_i_2__1_n_5 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(sig_buffer_dest_V_ce0),
        .D(\q0[0]_i_1__1_n_5 ),
        .Q(\q0_reg_n_5_[0] ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(sig_buffer_dest_V_address0[0]),
        .A1(sig_buffer_dest_V_address0[1]),
        .A2(sig_buffer_dest_V_address0[2]),
        .A3(sig_buffer_dest_V_address0[3]),
        .A4(1'b0),
        .D(input_data_id_V_0_data_out),
        .O(ram_reg_0_15_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0[0]_i_2__1_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_0_255_0_0
       (.A(sig_buffer_dest_V_address0[7:0]),
        .D(input_data_id_V_0_data_out),
        .O(ram_reg_0_255_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_255_0_0_i_1__1
       (.I0(input_data_id_V_0_payload_B),
        .I1(input_data_id_V_0_payload_A),
        .I2(input_data_id_V_0_sel),
        .O(input_data_id_V_0_data_out));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_256_511_0_0
       (.A(sig_buffer_dest_V_address0[7:0]),
        .D(input_data_id_V_0_data_out),
        .O(ram_reg_256_511_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_512_767_0_0
       (.A(sig_buffer_dest_V_address0[7:0]),
        .D(input_data_id_V_0_data_out),
        .O(ram_reg_512_767_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_4 ));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_user_V_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_sig_buffer_user_V_ram_7
   (sig_buffer_dest_V_ce0,
    sig_buffer_dest_V_address0,
    \i_2_reg_415_reg[9] ,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \i_0_reg_393_reg[8] ,
    \i_0_reg_393_reg[9] ,
    \i_2_reg_415_reg[8] ,
    \q0_reg[0]_2 ,
    Q,
    \q0_reg[0]_3 ,
    ap_enable_reg_pp2_iter0,
    ram_reg,
    i_0_reg_393_reg,
    input_data_dest_V_0_payload_B,
    input_data_dest_V_0_payload_A,
    input_data_dest_V_0_sel,
    output_data_dest_V_1_sel_wr,
    \output_data_dest_V_1_payload_B_reg[0] ,
    \output_data_dest_V_1_payload_B_reg[0]_0 ,
    output_data_dest_V_1_payload_A,
    output_data_dest_V_1_payload_B,
    input_data_data_V_0_ack_out,
    \q0_reg[0]_4 ,
    ap_clk,
    \q0[0]_i_2__0_0 );
  output sig_buffer_dest_V_ce0;
  output [3:0]sig_buffer_dest_V_address0;
  output [1:0]\i_2_reg_415_reg[9] ;
  output \q0_reg[0]_0 ;
  output \q0_reg[0]_1 ;
  output \i_0_reg_393_reg[8] ;
  output \i_0_reg_393_reg[9] ;
  output \i_2_reg_415_reg[8] ;
  input \q0_reg[0]_2 ;
  input [1:0]Q;
  input \q0_reg[0]_3 ;
  input ap_enable_reg_pp2_iter0;
  input [5:0]ram_reg;
  input [5:0]i_0_reg_393_reg;
  input input_data_dest_V_0_payload_B;
  input input_data_dest_V_0_payload_A;
  input input_data_dest_V_0_sel;
  input output_data_dest_V_1_sel_wr;
  input \output_data_dest_V_1_payload_B_reg[0] ;
  input \output_data_dest_V_1_payload_B_reg[0]_0 ;
  input output_data_dest_V_1_payload_A;
  input output_data_dest_V_1_payload_B;
  input input_data_data_V_0_ack_out;
  input [3:0]\q0_reg[0]_4 ;
  input ap_clk;
  input \q0[0]_i_2__0_0 ;

  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter0;
  wire [5:0]i_0_reg_393_reg;
  wire \i_0_reg_393_reg[8] ;
  wire \i_0_reg_393_reg[9] ;
  wire \i_2_reg_415_reg[8] ;
  wire [1:0]\i_2_reg_415_reg[9] ;
  wire input_data_data_V_0_ack_out;
  wire input_data_dest_V_0_data_out;
  wire input_data_dest_V_0_payload_A;
  wire input_data_dest_V_0_payload_B;
  wire input_data_dest_V_0_sel;
  wire output_data_dest_V_1_payload_A;
  wire output_data_dest_V_1_payload_B;
  wire \output_data_dest_V_1_payload_B_reg[0] ;
  wire \output_data_dest_V_1_payload_B_reg[0]_0 ;
  wire output_data_dest_V_1_sel_wr;
  wire \q0[0]_i_1__2_n_5 ;
  wire \q0[0]_i_2__0_0 ;
  wire \q0[0]_i_2__0_n_5 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire [3:0]\q0_reg[0]_4 ;
  wire \q0_reg_n_5_[0] ;
  wire [5:0]ram_reg;
  wire ram_reg_0_15_0_0_n_5;
  wire ram_reg_0_255_0_0_i_3_n_5;
  wire ram_reg_0_255_0_0_n_5;
  wire ram_reg_256_511_0_0_n_5;
  wire ram_reg_512_767_0_0_n_5;
  wire [3:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \output_data_dest_V_1_payload_A[0]_i_1 
       (.I0(\q0_reg_n_5_[0] ),
        .I1(output_data_dest_V_1_sel_wr),
        .I2(\output_data_dest_V_1_payload_B_reg[0] ),
        .I3(\output_data_dest_V_1_payload_B_reg[0]_0 ),
        .I4(output_data_dest_V_1_payload_A),
        .O(\q0_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \output_data_dest_V_1_payload_B[0]_i_1 
       (.I0(\q0_reg_n_5_[0] ),
        .I1(output_data_dest_V_1_sel_wr),
        .I2(\output_data_dest_V_1_payload_B_reg[0] ),
        .I3(\output_data_dest_V_1_payload_B_reg[0]_0 ),
        .I4(output_data_dest_V_1_payload_B),
        .O(\q0_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q0[0]_i_1__2 
       (.I0(\q0[0]_i_2__0_n_5 ),
        .I1(ram_reg_512_767_0_0_n_5),
        .I2(\i_2_reg_415_reg[9] [1]),
        .I3(ram_reg_256_511_0_0_n_5),
        .I4(\i_2_reg_415_reg[9] [0]),
        .I5(ram_reg_0_255_0_0_n_5),
        .O(\q0[0]_i_1__2_n_5 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \q0[0]_i_2__0 
       (.I0(\q0_reg[0]_4 [2]),
        .I1(\q0_reg[0]_4 [0]),
        .I2(ram_reg_0_15_0_0_n_5),
        .I3(\q0_reg[0]_4 [1]),
        .I4(\q0_reg[0]_4 [3]),
        .O(\q0[0]_i_2__0_n_5 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(sig_buffer_dest_V_ce0),
        .D(\q0[0]_i_1__2_n_5 ),
        .Q(\q0_reg_n_5_[0] ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(sig_buffer_dest_V_address0[0]),
        .A1(sig_buffer_dest_V_address0[1]),
        .A2(sig_buffer_dest_V_address0[2]),
        .A3(sig_buffer_dest_V_address0[3]),
        .A4(1'b0),
        .D(input_data_dest_V_0_data_out),
        .O(ram_reg_0_15_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0[0]_i_2__0_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_0_255_0_0
       (.A({\q0_reg[0]_4 ,sig_buffer_dest_V_address0}),
        .D(input_data_dest_V_0_data_out),
        .O(ram_reg_0_255_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\i_2_reg_415_reg[8] ));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_255_0_0_i_1__2
       (.I0(input_data_dest_V_0_payload_B),
        .I1(input_data_dest_V_0_payload_A),
        .I2(input_data_dest_V_0_sel),
        .O(input_data_dest_V_0_data_out));
  LUT6 #(
    .INIT(64'h00002020000A202A)) 
    ram_reg_0_255_0_0_i_2
       (.I0(input_data_data_V_0_ack_out),
        .I1(ram_reg[4]),
        .I2(ram_reg_0_255_0_0_i_3_n_5),
        .I3(i_0_reg_393_reg[4]),
        .I4(ram_reg[5]),
        .I5(i_0_reg_393_reg[5]),
        .O(\i_2_reg_415_reg[8] ));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_255_0_0_i_3
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp2_iter0),
        .O(ram_reg_0_255_0_0_i_3_n_5));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_256_511_0_0
       (.A({\q0_reg[0]_4 ,sig_buffer_dest_V_address0}),
        .D(input_data_dest_V_0_data_out),
        .O(ram_reg_256_511_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\i_0_reg_393_reg[9] ));
  LUT6 #(
    .INIT(64'h3055300000000000)) 
    ram_reg_256_511_0_0_i_1
       (.I0(i_0_reg_393_reg[5]),
        .I1(ram_reg[5]),
        .I2(ram_reg[4]),
        .I3(ram_reg_0_255_0_0_i_3_n_5),
        .I4(i_0_reg_393_reg[4]),
        .I5(input_data_data_V_0_ack_out),
        .O(\i_0_reg_393_reg[9] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_512_767_0_0
       (.A({\q0_reg[0]_4 ,sig_buffer_dest_V_address0}),
        .D(input_data_dest_V_0_data_out),
        .O(ram_reg_512_767_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\i_0_reg_393_reg[8] ));
  LUT6 #(
    .INIT(64'h3055300000000000)) 
    ram_reg_512_767_0_0_i_1
       (.I0(i_0_reg_393_reg[4]),
        .I1(ram_reg[4]),
        .I2(ram_reg[5]),
        .I3(ram_reg_0_255_0_0_i_3_n_5),
        .I4(i_0_reg_393_reg[5]),
        .I5(input_data_data_V_0_ack_out),
        .O(\i_0_reg_393_reg[8] ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    ram_reg_i_1
       (.I0(\q0_reg[0]_2 ),
        .I1(Q[0]),
        .I2(\q0_reg[0]_3 ),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp2_iter0),
        .O(sig_buffer_dest_V_ce0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_10__0
       (.I0(ram_reg[1]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(i_0_reg_393_reg[1]),
        .O(sig_buffer_dest_V_address0[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_11__0
       (.I0(ram_reg[0]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(i_0_reg_393_reg[0]),
        .O(sig_buffer_dest_V_address0[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_2__0
       (.I0(ram_reg[5]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(i_0_reg_393_reg[5]),
        .O(\i_2_reg_415_reg[9] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_3__0
       (.I0(ram_reg[4]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(i_0_reg_393_reg[4]),
        .O(\i_2_reg_415_reg[9] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_8__0
       (.I0(ram_reg[3]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(i_0_reg_393_reg[3]),
        .O(sig_buffer_dest_V_address0[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_9__0
       (.I0(ram_reg[2]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(i_0_reg_393_reg[2]),
        .O(sig_buffer_dest_V_address0[2]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_padding2d_fix16
   (ap_enable_reg_pp1_iter2_reg_0,
    ap_enable_reg_pp1_iter2_reg_1,
    ap_enable_reg_pp1_iter2_reg_2,
    ap_enable_reg_pp1_iter2_reg_3,
    ap_enable_reg_pp1_iter2_reg_4,
    ap_enable_reg_pp1_iter2_reg_5,
    ap_enable_reg_pp1_iter2_reg_6,
    ap_enable_reg_pp1_iter2_reg_7,
    ap_enable_reg_pp1_iter2_reg_8,
    ap_enable_reg_pp1_iter2_reg_9,
    ap_enable_reg_pp1_iter2_reg_10,
    ap_enable_reg_pp1_iter2_reg_11,
    ap_enable_reg_pp1_iter2_reg_12,
    ap_enable_reg_pp1_iter2_reg_13,
    ap_enable_reg_pp1_iter2_reg_14,
    ap_enable_reg_pp1_iter2_reg_15,
    ap_enable_reg_pp1_iter0_reg_0,
    \i_count_2_reg_289_reg[10]_0 ,
    input_r_address0,
    \i_count_2_reg_289_reg[11]_0 ,
    \i_count_2_reg_289_reg[13]_0 ,
    grp_padding2d_fix16_fu_527_ap_start_reg_reg,
    D,
    grp_padding2d_fix16_fu_527_output_r_we0,
    grp_padding2d_fix16_fu_527_output_r_ce0,
    grp_padding2d_fix16_fu_527_output_r_address0,
    ram_reg_7,
    ram_reg_7_0,
    Q,
    ram_reg_7_1,
    ram_reg_6,
    ram_reg_6_0,
    ram_reg_5,
    ram_reg_5_0,
    ram_reg_4,
    ram_reg_4_0,
    ram_reg_3,
    ram_reg_3_0,
    ram_reg_2,
    ram_reg_2_0,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    P,
    ram_reg_0_4,
    grp_padding2d_fix16_fu_527_ap_start_reg0,
    grp_padding2d_fix16_fu_527_ap_start_reg,
    ap_rst_n_inv,
    ap_clk,
    input_r_q0,
    ap_rst_n);
  output ap_enable_reg_pp1_iter2_reg_0;
  output ap_enable_reg_pp1_iter2_reg_1;
  output ap_enable_reg_pp1_iter2_reg_2;
  output ap_enable_reg_pp1_iter2_reg_3;
  output ap_enable_reg_pp1_iter2_reg_4;
  output ap_enable_reg_pp1_iter2_reg_5;
  output ap_enable_reg_pp1_iter2_reg_6;
  output ap_enable_reg_pp1_iter2_reg_7;
  output ap_enable_reg_pp1_iter2_reg_8;
  output ap_enable_reg_pp1_iter2_reg_9;
  output ap_enable_reg_pp1_iter2_reg_10;
  output ap_enable_reg_pp1_iter2_reg_11;
  output ap_enable_reg_pp1_iter2_reg_12;
  output ap_enable_reg_pp1_iter2_reg_13;
  output ap_enable_reg_pp1_iter2_reg_14;
  output ap_enable_reg_pp1_iter2_reg_15;
  output ap_enable_reg_pp1_iter0_reg_0;
  output \i_count_2_reg_289_reg[10]_0 ;
  output [10:0]input_r_address0;
  output \i_count_2_reg_289_reg[11]_0 ;
  output \i_count_2_reg_289_reg[13]_0 ;
  output grp_padding2d_fix16_fu_527_ap_start_reg_reg;
  output [9:0]D;
  output grp_padding2d_fix16_fu_527_output_r_we0;
  output grp_padding2d_fix16_fu_527_output_r_ce0;
  output [13:0]grp_padding2d_fix16_fu_527_output_r_address0;
  input ram_reg_7;
  input ram_reg_7_0;
  input [11:0]Q;
  input ram_reg_7_1;
  input ram_reg_6;
  input ram_reg_6_0;
  input ram_reg_5;
  input ram_reg_5_0;
  input ram_reg_4;
  input ram_reg_4_0;
  input ram_reg_3;
  input ram_reg_3_0;
  input ram_reg_2;
  input ram_reg_2_0;
  input ram_reg_1;
  input ram_reg_1_0;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input [2:0]ram_reg_0_2;
  input ram_reg_0_3;
  input [1:0]P;
  input ram_reg_0_4;
  input grp_padding2d_fix16_fu_527_ap_start_reg0;
  input grp_padding2d_fix16_fu_527_ap_start_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input [15:0]input_r_q0;
  input ap_rst_n;

  wire CEA2;
  wire [9:0]D;
  wire [1:0]P;
  wire [11:0]Q;
  wire [9:0]add_ln13_2_fu_417_p2;
  wire [4:2]add_ln13_4_fu_352_p2;
  wire [4:0]add_ln13_4_reg_658;
  wire \add_ln13_4_reg_658[0]_i_1_n_5 ;
  wire \add_ln13_4_reg_658[1]_i_1_n_5 ;
  wire \add_ln13_4_reg_658[4]_i_2_n_5 ;
  wire [13:0]add_ln13_7_fu_590_p2;
  wire [4:1]add_ln13_8_fu_366_p2;
  wire [4:0]add_ln13_8_reg_671;
  wire \add_ln13_8_reg_671[0]_i_1_n_5 ;
  wire \add_ln13_8_reg_671[2]_i_1_n_5 ;
  wire \add_ln13_8_reg_671[4]_i_2_n_5 ;
  wire [4:0]add_ln13_9_fu_436_p2;
  wire [4:0]add_ln13_9_reg_723;
  wire \add_ln13_9_reg_723[4]_i_2_n_5 ;
  wire [4:4]add_ln13_fu_312_p2;
  wire [4:3]add_ln13_reg_618;
  wire \add_ln13_reg_618[3]_i_1_n_5 ;
  wire [13:0]add_ln20_1_fu_507_p2;
  wire [13:0]add_ln20_1_reg_776;
  wire \add_ln20_1_reg_776[13]_i_3_n_5 ;
  wire \add_ln20_1_reg_776[3]_i_2_n_5 ;
  wire \add_ln20_1_reg_776[3]_i_3_n_5 ;
  wire \add_ln20_1_reg_776[3]_i_4_n_5 ;
  wire \add_ln20_1_reg_776[3]_i_5_n_5 ;
  wire \add_ln20_1_reg_776[7]_i_2_n_5 ;
  wire \add_ln20_1_reg_776_reg[11]_i_1_n_5 ;
  wire \add_ln20_1_reg_776_reg[11]_i_1_n_6 ;
  wire \add_ln20_1_reg_776_reg[11]_i_1_n_7 ;
  wire \add_ln20_1_reg_776_reg[11]_i_1_n_8 ;
  wire \add_ln20_1_reg_776_reg[13]_i_2_n_8 ;
  wire \add_ln20_1_reg_776_reg[3]_i_1_n_5 ;
  wire \add_ln20_1_reg_776_reg[3]_i_1_n_6 ;
  wire \add_ln20_1_reg_776_reg[3]_i_1_n_7 ;
  wire \add_ln20_1_reg_776_reg[3]_i_1_n_8 ;
  wire \add_ln20_1_reg_776_reg[7]_i_1_n_5 ;
  wire \add_ln20_1_reg_776_reg[7]_i_1_n_6 ;
  wire \add_ln20_1_reg_776_reg[7]_i_1_n_7 ;
  wire \add_ln20_1_reg_776_reg[7]_i_1_n_8 ;
  wire [13:0]add_ln20_2_fu_539_p2;
  wire [13:0]add_ln20_2_reg_805;
  wire \add_ln20_2_reg_805[3]_i_2_n_5 ;
  wire \add_ln20_2_reg_805[3]_i_3_n_5 ;
  wire \add_ln20_2_reg_805[3]_i_4_n_5 ;
  wire \add_ln20_2_reg_805[3]_i_5_n_5 ;
  wire \add_ln20_2_reg_805[7]_i_2_n_5 ;
  wire \add_ln20_2_reg_805_reg[11]_i_1_n_5 ;
  wire \add_ln20_2_reg_805_reg[11]_i_1_n_6 ;
  wire \add_ln20_2_reg_805_reg[11]_i_1_n_7 ;
  wire \add_ln20_2_reg_805_reg[11]_i_1_n_8 ;
  wire \add_ln20_2_reg_805_reg[13]_i_1_n_8 ;
  wire \add_ln20_2_reg_805_reg[3]_i_1_n_5 ;
  wire \add_ln20_2_reg_805_reg[3]_i_1_n_6 ;
  wire \add_ln20_2_reg_805_reg[3]_i_1_n_7 ;
  wire \add_ln20_2_reg_805_reg[3]_i_1_n_8 ;
  wire \add_ln20_2_reg_805_reg[7]_i_1_n_5 ;
  wire \add_ln20_2_reg_805_reg[7]_i_1_n_6 ;
  wire \add_ln20_2_reg_805_reg[7]_i_1_n_7 ;
  wire \add_ln20_2_reg_805_reg[7]_i_1_n_8 ;
  wire [13:0]add_ln23_1_fu_486_p2;
  wire [13:0]add_ln23_1_reg_756;
  wire \add_ln23_1_reg_756[11]_i_2_n_5 ;
  wire \add_ln23_1_reg_756[11]_i_3_n_5 ;
  wire \add_ln23_1_reg_756[11]_i_4_n_5 ;
  wire \add_ln23_1_reg_756[11]_i_5_n_5 ;
  wire \add_ln23_1_reg_756[11]_i_6_n_5 ;
  wire \add_ln23_1_reg_756[11]_i_7_n_5 ;
  wire \add_ln23_1_reg_756[11]_i_8_n_5 ;
  wire \add_ln23_1_reg_756[11]_i_9_n_5 ;
  wire \add_ln23_1_reg_756[13]_i_2_n_5 ;
  wire \add_ln23_1_reg_756[3]_i_2_n_5 ;
  wire \add_ln23_1_reg_756[3]_i_3_n_5 ;
  wire \add_ln23_1_reg_756[3]_i_4_n_5 ;
  wire \add_ln23_1_reg_756[3]_i_5_n_5 ;
  wire \add_ln23_1_reg_756[3]_i_6_n_5 ;
  wire \add_ln23_1_reg_756[3]_i_7_n_5 ;
  wire \add_ln23_1_reg_756[3]_i_8_n_5 ;
  wire \add_ln23_1_reg_756[7]_i_2_n_5 ;
  wire \add_ln23_1_reg_756[7]_i_3_n_5 ;
  wire \add_ln23_1_reg_756[7]_i_4_n_5 ;
  wire \add_ln23_1_reg_756[7]_i_5_n_5 ;
  wire \add_ln23_1_reg_756[7]_i_6_n_5 ;
  wire \add_ln23_1_reg_756[7]_i_7_n_5 ;
  wire \add_ln23_1_reg_756[7]_i_8_n_5 ;
  wire \add_ln23_1_reg_756[7]_i_9_n_5 ;
  wire \add_ln23_1_reg_756_reg[11]_i_1_n_5 ;
  wire \add_ln23_1_reg_756_reg[11]_i_1_n_6 ;
  wire \add_ln23_1_reg_756_reg[11]_i_1_n_7 ;
  wire \add_ln23_1_reg_756_reg[11]_i_1_n_8 ;
  wire \add_ln23_1_reg_756_reg[13]_i_1_n_8 ;
  wire \add_ln23_1_reg_756_reg[3]_i_1_n_5 ;
  wire \add_ln23_1_reg_756_reg[3]_i_1_n_6 ;
  wire \add_ln23_1_reg_756_reg[3]_i_1_n_7 ;
  wire \add_ln23_1_reg_756_reg[3]_i_1_n_8 ;
  wire \add_ln23_1_reg_756_reg[7]_i_1_n_5 ;
  wire \add_ln23_1_reg_756_reg[7]_i_1_n_6 ;
  wire \add_ln23_1_reg_756_reg[7]_i_1_n_7 ;
  wire \add_ln23_1_reg_756_reg[7]_i_1_n_8 ;
  wire [13:0]add_ln23_3_fu_555_p2;
  wire [13:0]add_ln23_3_reg_815;
  wire \add_ln23_3_reg_815[3]_i_2_n_5 ;
  wire \add_ln23_3_reg_815[3]_i_3_n_5 ;
  wire \add_ln23_3_reg_815[3]_i_4_n_5 ;
  wire \add_ln23_3_reg_815[3]_i_5_n_5 ;
  wire \add_ln23_3_reg_815[7]_i_2_n_5 ;
  wire \add_ln23_3_reg_815_reg[11]_i_1_n_5 ;
  wire \add_ln23_3_reg_815_reg[11]_i_1_n_6 ;
  wire \add_ln23_3_reg_815_reg[11]_i_1_n_7 ;
  wire \add_ln23_3_reg_815_reg[11]_i_1_n_8 ;
  wire \add_ln23_3_reg_815_reg[13]_i_1_n_8 ;
  wire \add_ln23_3_reg_815_reg[3]_i_1_n_5 ;
  wire \add_ln23_3_reg_815_reg[3]_i_1_n_6 ;
  wire \add_ln23_3_reg_815_reg[3]_i_1_n_7 ;
  wire \add_ln23_3_reg_815_reg[3]_i_1_n_8 ;
  wire \add_ln23_3_reg_815_reg[7]_i_1_n_5 ;
  wire \add_ln23_3_reg_815_reg[7]_i_1_n_6 ;
  wire \add_ln23_3_reg_815_reg[7]_i_1_n_7 ;
  wire \add_ln23_3_reg_815_reg[7]_i_1_n_8 ;
  wire [13:1]add_ln31_1_fu_522_p2;
  wire [13:0]add_ln31_fu_502_p2;
  wire [13:0]add_ln31_reg_771;
  wire \add_ln31_reg_771[13]_i_1_n_5 ;
  wire \add_ln31_reg_771[3]_i_2_n_5 ;
  wire \add_ln31_reg_771[3]_i_3_n_5 ;
  wire \add_ln31_reg_771[3]_i_4_n_5 ;
  wire \add_ln31_reg_771[3]_i_5_n_5 ;
  wire \add_ln31_reg_771[7]_i_2_n_5 ;
  wire \add_ln31_reg_771_reg[11]_i_1_n_5 ;
  wire \add_ln31_reg_771_reg[11]_i_1_n_6 ;
  wire \add_ln31_reg_771_reg[11]_i_1_n_7 ;
  wire \add_ln31_reg_771_reg[11]_i_1_n_8 ;
  wire \add_ln31_reg_771_reg[13]_i_2_n_8 ;
  wire \add_ln31_reg_771_reg[3]_i_1_n_5 ;
  wire \add_ln31_reg_771_reg[3]_i_1_n_6 ;
  wire \add_ln31_reg_771_reg[3]_i_1_n_7 ;
  wire \add_ln31_reg_771_reg[3]_i_1_n_8 ;
  wire \add_ln31_reg_771_reg[7]_i_1_n_5 ;
  wire \add_ln31_reg_771_reg[7]_i_1_n_6 ;
  wire \add_ln31_reg_771_reg[7]_i_1_n_7 ;
  wire \add_ln31_reg_771_reg[7]_i_1_n_8 ;
  wire [13:0]add_ln40_fu_549_p2;
  wire [13:0]add_ln40_reg_810;
  wire \add_ln40_reg_810_reg[12]_i_1_n_5 ;
  wire \add_ln40_reg_810_reg[12]_i_1_n_6 ;
  wire \add_ln40_reg_810_reg[12]_i_1_n_7 ;
  wire \add_ln40_reg_810_reg[12]_i_1_n_8 ;
  wire \add_ln40_reg_810_reg[4]_i_1_n_5 ;
  wire \add_ln40_reg_810_reg[4]_i_1_n_6 ;
  wire \add_ln40_reg_810_reg[4]_i_1_n_7 ;
  wire \add_ln40_reg_810_reg[4]_i_1_n_8 ;
  wire \add_ln40_reg_810_reg[8]_i_1_n_5 ;
  wire \add_ln40_reg_810_reg[8]_i_1_n_6 ;
  wire \add_ln40_reg_810_reg[8]_i_1_n_7 ;
  wire \add_ln40_reg_810_reg[8]_i_1_n_8 ;
  wire \ap_CS_fsm[10]_i_1__0_n_5 ;
  wire \ap_CS_fsm[13]_i_1__0_n_5 ;
  wire \ap_CS_fsm[13]_i_3_n_5 ;
  wire \ap_CS_fsm[1]_i_2__0_n_5 ;
  wire \ap_CS_fsm[1]_i_3_n_5 ;
  wire \ap_CS_fsm[7]_i_1__0_n_5 ;
  wire \ap_CS_fsm[7]_i_3_n_5 ;
  wire \ap_CS_fsm[9]_i_2_n_5 ;
  wire ap_CS_fsm_pp1_stage0;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [12:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm13_out;
  wire ap_NS_fsm14_out;
  wire ap_NS_fsm16_out;
  wire ap_clk;
  wire ap_condition_pp1_exit_iter0_state10;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1__3_n_5;
  wire ap_enable_reg_pp1_iter0_reg_0;
  wire ap_enable_reg_pp1_iter1_i_1_n_5;
  wire ap_enable_reg_pp1_iter1_reg_n_5;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter2_reg_0;
  wire ap_enable_reg_pp1_iter2_reg_1;
  wire ap_enable_reg_pp1_iter2_reg_10;
  wire ap_enable_reg_pp1_iter2_reg_11;
  wire ap_enable_reg_pp1_iter2_reg_12;
  wire ap_enable_reg_pp1_iter2_reg_13;
  wire ap_enable_reg_pp1_iter2_reg_14;
  wire ap_enable_reg_pp1_iter2_reg_15;
  wire ap_enable_reg_pp1_iter2_reg_2;
  wire ap_enable_reg_pp1_iter2_reg_3;
  wire ap_enable_reg_pp1_iter2_reg_4;
  wire ap_enable_reg_pp1_iter2_reg_5;
  wire ap_enable_reg_pp1_iter2_reg_6;
  wire ap_enable_reg_pp1_iter2_reg_7;
  wire ap_enable_reg_pp1_iter2_reg_8;
  wire ap_enable_reg_pp1_iter2_reg_9;
  wire ap_phi_mux_o_count_3_phi_fu_281_p41;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [4:0]depth_0_reg_213;
  wire [4:0]depth_fu_449_p2;
  wire [4:0]depth_reg_738;
  wire [4:0]empty_35_fu_347_p2;
  wire [4:0]empty_35_reg_649;
  wire [4:1]empty_36_fu_357_p2;
  wire [4:0]empty_36_reg_664;
  wire grp_padding2d_fix16_fu_527_ap_ready;
  wire grp_padding2d_fix16_fu_527_ap_start_reg;
  wire grp_padding2d_fix16_fu_527_ap_start_reg0;
  wire grp_padding2d_fix16_fu_527_ap_start_reg_reg;
  wire [4:0]grp_padding2d_fix16_fu_527_input_depth;
  wire [4:1]grp_padding2d_fix16_fu_527_input_height;
  wire [13:10]grp_padding2d_fix16_fu_527_input_r_address0;
  wire [13:0]grp_padding2d_fix16_fu_527_output_r_address0;
  wire grp_padding2d_fix16_fu_527_output_r_ce0;
  wire grp_padding2d_fix16_fu_527_output_r_we0;
  wire [4:0]height_0_reg_267;
  wire [4:0]height_fu_496_p2;
  wire [4:0]height_reg_766;
  wire [13:0]i_count_0_reg_201;
  wire [13:0]i_count_1_reg_256;
  wire \i_count_1_reg_256[0]_i_1_n_5 ;
  wire \i_count_1_reg_256[10]_i_1_n_5 ;
  wire \i_count_1_reg_256[11]_i_1_n_5 ;
  wire \i_count_1_reg_256[12]_i_1_n_5 ;
  wire \i_count_1_reg_256[13]_i_1_n_5 ;
  wire \i_count_1_reg_256[1]_i_1_n_5 ;
  wire \i_count_1_reg_256[2]_i_1_n_5 ;
  wire \i_count_1_reg_256[3]_i_1_n_5 ;
  wire \i_count_1_reg_256[4]_i_1_n_5 ;
  wire \i_count_1_reg_256[5]_i_1_n_5 ;
  wire \i_count_1_reg_256[6]_i_1_n_5 ;
  wire \i_count_1_reg_256[7]_i_1_n_5 ;
  wire \i_count_1_reg_256[8]_i_1_n_5 ;
  wire \i_count_1_reg_256[9]_i_1_n_5 ;
  wire i_count_2_reg_2891;
  wire \i_count_2_reg_289[0]_i_1_n_5 ;
  wire \i_count_2_reg_289[10]_i_1_n_5 ;
  wire \i_count_2_reg_289[11]_i_1_n_5 ;
  wire \i_count_2_reg_289[12]_i_1_n_5 ;
  wire \i_count_2_reg_289[13]_i_1_n_5 ;
  wire \i_count_2_reg_289[13]_i_2_n_5 ;
  wire \i_count_2_reg_289[1]_i_1_n_5 ;
  wire \i_count_2_reg_289[2]_i_1_n_5 ;
  wire \i_count_2_reg_289[3]_i_1_n_5 ;
  wire \i_count_2_reg_289[4]_i_1_n_5 ;
  wire \i_count_2_reg_289[5]_i_1_n_5 ;
  wire \i_count_2_reg_289[6]_i_1_n_5 ;
  wire \i_count_2_reg_289[7]_i_1_n_5 ;
  wire \i_count_2_reg_289[8]_i_1_n_5 ;
  wire \i_count_2_reg_289[9]_i_1_n_5 ;
  wire \i_count_2_reg_289_reg[10]_0 ;
  wire \i_count_2_reg_289_reg[11]_0 ;
  wire \i_count_2_reg_289_reg[12]_i_2_n_5 ;
  wire \i_count_2_reg_289_reg[12]_i_2_n_6 ;
  wire \i_count_2_reg_289_reg[12]_i_2_n_7 ;
  wire \i_count_2_reg_289_reg[12]_i_2_n_8 ;
  wire \i_count_2_reg_289_reg[13]_0 ;
  wire \i_count_2_reg_289_reg[4]_i_2_n_5 ;
  wire \i_count_2_reg_289_reg[4]_i_2_n_6 ;
  wire \i_count_2_reg_289_reg[4]_i_2_n_7 ;
  wire \i_count_2_reg_289_reg[4]_i_2_n_8 ;
  wire \i_count_2_reg_289_reg[8]_i_2_n_5 ;
  wire \i_count_2_reg_289_reg[8]_i_2_n_6 ;
  wire \i_count_2_reg_289_reg[8]_i_2_n_7 ;
  wire \i_count_2_reg_289_reg[8]_i_2_n_8 ;
  wire [13:0]i_count_fu_476_p2;
  wire [13:0]i_count_reg_751;
  wire \i_count_reg_751[11]_i_2_n_5 ;
  wire \i_count_reg_751[11]_i_3_n_5 ;
  wire \i_count_reg_751[11]_i_4_n_5 ;
  wire \i_count_reg_751[3]_i_2_n_5 ;
  wire \i_count_reg_751[3]_i_3_n_5 ;
  wire \i_count_reg_751[3]_i_4_n_5 ;
  wire \i_count_reg_751[3]_i_5_n_5 ;
  wire \i_count_reg_751[7]_i_2_n_5 ;
  wire \i_count_reg_751[7]_i_3_n_5 ;
  wire \i_count_reg_751[7]_i_4_n_5 ;
  wire \i_count_reg_751[7]_i_5_n_5 ;
  wire \i_count_reg_751_reg[11]_i_1_n_5 ;
  wire \i_count_reg_751_reg[11]_i_1_n_6 ;
  wire \i_count_reg_751_reg[11]_i_1_n_7 ;
  wire \i_count_reg_751_reg[11]_i_1_n_8 ;
  wire \i_count_reg_751_reg[13]_i_1_n_8 ;
  wire \i_count_reg_751_reg[3]_i_1_n_5 ;
  wire \i_count_reg_751_reg[3]_i_1_n_6 ;
  wire \i_count_reg_751_reg[3]_i_1_n_7 ;
  wire \i_count_reg_751_reg[3]_i_1_n_8 ;
  wire \i_count_reg_751_reg[7]_i_1_n_5 ;
  wire \i_count_reg_751_reg[7]_i_1_n_6 ;
  wire \i_count_reg_751_reg[7]_i_1_n_7 ;
  wire \i_count_reg_751_reg[7]_i_1_n_8 ;
  wire icmp_ln26_reg_781;
  wire \icmp_ln26_reg_781[0]_i_10_n_5 ;
  wire \icmp_ln26_reg_781[0]_i_11_n_5 ;
  wire \icmp_ln26_reg_781[0]_i_12_n_5 ;
  wire \icmp_ln26_reg_781[0]_i_13_n_5 ;
  wire \icmp_ln26_reg_781[0]_i_14_n_5 ;
  wire \icmp_ln26_reg_781[0]_i_15_n_5 ;
  wire \icmp_ln26_reg_781[0]_i_16_n_5 ;
  wire \icmp_ln26_reg_781[0]_i_17_n_5 ;
  wire \icmp_ln26_reg_781[0]_i_3_n_5 ;
  wire \icmp_ln26_reg_781[0]_i_4_n_5 ;
  wire \icmp_ln26_reg_781[0]_i_5_n_5 ;
  wire \icmp_ln26_reg_781[0]_i_6_n_5 ;
  wire \icmp_ln26_reg_781[0]_i_7_n_5 ;
  wire \icmp_ln26_reg_781[0]_i_9_n_5 ;
  wire icmp_ln26_reg_781_pp1_iter1_reg;
  wire \icmp_ln26_reg_781_reg[0]_i_2_n_5 ;
  wire \icmp_ln26_reg_781_reg[0]_i_2_n_6 ;
  wire \icmp_ln26_reg_781_reg[0]_i_2_n_7 ;
  wire \icmp_ln26_reg_781_reg[0]_i_2_n_8 ;
  wire [13:0]indvars_iv10_reg_179;
  wire \indvars_iv10_reg_179[11]_i_2_n_5 ;
  wire \indvars_iv10_reg_179[11]_i_3_n_5 ;
  wire \indvars_iv10_reg_179[11]_i_4_n_5 ;
  wire \indvars_iv10_reg_179[11]_i_5_n_5 ;
  wire \indvars_iv10_reg_179[11]_i_6_n_5 ;
  wire \indvars_iv10_reg_179[11]_i_7_n_5 ;
  wire \indvars_iv10_reg_179[11]_i_8_n_5 ;
  wire \indvars_iv10_reg_179[11]_i_9_n_5 ;
  wire \indvars_iv10_reg_179[13]_i_2_n_5 ;
  wire \indvars_iv10_reg_179[13]_i_3_n_5 ;
  wire \indvars_iv10_reg_179[13]_i_4_n_5 ;
  wire \indvars_iv10_reg_179[3]_i_2_n_5 ;
  wire \indvars_iv10_reg_179[3]_i_3_n_5 ;
  wire \indvars_iv10_reg_179[3]_i_4_n_5 ;
  wire \indvars_iv10_reg_179[3]_i_5_n_5 ;
  wire \indvars_iv10_reg_179[3]_i_6_n_5 ;
  wire \indvars_iv10_reg_179[3]_i_7_n_5 ;
  wire \indvars_iv10_reg_179[3]_i_8_n_5 ;
  wire \indvars_iv10_reg_179[3]_i_9_n_5 ;
  wire \indvars_iv10_reg_179[7]_i_2_n_5 ;
  wire \indvars_iv10_reg_179[7]_i_3_n_5 ;
  wire \indvars_iv10_reg_179[7]_i_4_n_5 ;
  wire \indvars_iv10_reg_179[7]_i_5_n_5 ;
  wire \indvars_iv10_reg_179[7]_i_6_n_5 ;
  wire \indvars_iv10_reg_179[7]_i_7_n_5 ;
  wire \indvars_iv10_reg_179[7]_i_8_n_5 ;
  wire \indvars_iv10_reg_179[7]_i_9_n_5 ;
  wire \indvars_iv10_reg_179_reg[11]_i_1_n_10 ;
  wire \indvars_iv10_reg_179_reg[11]_i_1_n_11 ;
  wire \indvars_iv10_reg_179_reg[11]_i_1_n_12 ;
  wire \indvars_iv10_reg_179_reg[11]_i_1_n_5 ;
  wire \indvars_iv10_reg_179_reg[11]_i_1_n_6 ;
  wire \indvars_iv10_reg_179_reg[11]_i_1_n_7 ;
  wire \indvars_iv10_reg_179_reg[11]_i_1_n_8 ;
  wire \indvars_iv10_reg_179_reg[11]_i_1_n_9 ;
  wire \indvars_iv10_reg_179_reg[13]_i_1_n_11 ;
  wire \indvars_iv10_reg_179_reg[13]_i_1_n_12 ;
  wire \indvars_iv10_reg_179_reg[13]_i_1_n_8 ;
  wire \indvars_iv10_reg_179_reg[3]_i_1_n_10 ;
  wire \indvars_iv10_reg_179_reg[3]_i_1_n_11 ;
  wire \indvars_iv10_reg_179_reg[3]_i_1_n_12 ;
  wire \indvars_iv10_reg_179_reg[3]_i_1_n_5 ;
  wire \indvars_iv10_reg_179_reg[3]_i_1_n_6 ;
  wire \indvars_iv10_reg_179_reg[3]_i_1_n_7 ;
  wire \indvars_iv10_reg_179_reg[3]_i_1_n_8 ;
  wire \indvars_iv10_reg_179_reg[3]_i_1_n_9 ;
  wire \indvars_iv10_reg_179_reg[7]_i_1_n_10 ;
  wire \indvars_iv10_reg_179_reg[7]_i_1_n_11 ;
  wire \indvars_iv10_reg_179_reg[7]_i_1_n_12 ;
  wire \indvars_iv10_reg_179_reg[7]_i_1_n_5 ;
  wire \indvars_iv10_reg_179_reg[7]_i_1_n_6 ;
  wire \indvars_iv10_reg_179_reg[7]_i_1_n_7 ;
  wire \indvars_iv10_reg_179_reg[7]_i_1_n_8 ;
  wire \indvars_iv10_reg_179_reg[7]_i_1_n_9 ;
  wire \indvars_iv2_reg_149[2]_i_2_n_5 ;
  wire \indvars_iv2_reg_149[4]_i_2_n_5 ;
  wire \indvars_iv2_reg_149[4]_i_3_n_5 ;
  wire [4:0]indvars_iv2_reg_149_reg;
  wire \indvars_iv_reg_159[2]_i_2_n_5 ;
  wire \indvars_iv_reg_159[4]_i_2_n_5 ;
  wire \indvars_iv_reg_159[4]_i_3_n_5 ;
  wire [4:0]indvars_iv_reg_159_reg;
  wire [15:0]input_load_reg_800;
  wire input_load_reg_8000;
  wire [10:0]input_r_address0;
  wire [15:0]input_r_q0;
  wire [11:0]mul_ln13_1_reg_629;
  wire \mul_ln13_1_reg_629[0]_i_2_n_5 ;
  wire \mul_ln13_1_reg_629[0]_i_3_n_5 ;
  wire \mul_ln13_1_reg_629[0]_i_4_n_5 ;
  wire \mul_ln13_1_reg_629[0]_i_5_n_5 ;
  wire \mul_ln13_1_reg_629[0]_i_6_n_5 ;
  wire \mul_ln13_1_reg_629[0]_i_7_n_5 ;
  wire \mul_ln13_1_reg_629[11]_i_10_n_5 ;
  wire \mul_ln13_1_reg_629[11]_i_3_n_5 ;
  wire \mul_ln13_1_reg_629[11]_i_5_n_5 ;
  wire \mul_ln13_1_reg_629[11]_i_6_n_5 ;
  wire \mul_ln13_1_reg_629[11]_i_7_n_5 ;
  wire \mul_ln13_1_reg_629[11]_i_8_n_5 ;
  wire \mul_ln13_1_reg_629[11]_i_9_n_5 ;
  wire \mul_ln13_1_reg_629[3]_i_2_n_5 ;
  wire \mul_ln13_1_reg_629[3]_i_3_n_5 ;
  wire \mul_ln13_1_reg_629[3]_i_4_n_5 ;
  wire \mul_ln13_1_reg_629[3]_i_5_n_5 ;
  wire \mul_ln13_1_reg_629[3]_i_6_n_5 ;
  wire \mul_ln13_1_reg_629[6]_i_2_n_5 ;
  wire \mul_ln13_1_reg_629[6]_i_3_n_5 ;
  wire \mul_ln13_1_reg_629[6]_i_4_n_5 ;
  wire \mul_ln13_1_reg_629[6]_i_5_n_5 ;
  wire \mul_ln13_1_reg_629[6]_i_6_n_5 ;
  wire \mul_ln13_1_reg_629[6]_i_7_n_5 ;
  wire \mul_ln13_1_reg_629[6]_i_8_n_5 ;
  wire \mul_ln13_1_reg_629[6]_i_9_n_5 ;
  wire \mul_ln13_1_reg_629_reg[0]_i_1_n_10 ;
  wire \mul_ln13_1_reg_629_reg[0]_i_1_n_5 ;
  wire \mul_ln13_1_reg_629_reg[0]_i_1_n_6 ;
  wire \mul_ln13_1_reg_629_reg[0]_i_1_n_7 ;
  wire \mul_ln13_1_reg_629_reg[0]_i_1_n_8 ;
  wire \mul_ln13_1_reg_629_reg[0]_i_1_n_9 ;
  wire \mul_ln13_1_reg_629_reg[11]_i_1_n_8 ;
  wire \mul_ln13_1_reg_629_reg[11]_i_2_n_8 ;
  wire \mul_ln13_1_reg_629_reg[11]_i_4_n_10 ;
  wire \mul_ln13_1_reg_629_reg[11]_i_4_n_11 ;
  wire \mul_ln13_1_reg_629_reg[11]_i_4_n_12 ;
  wire \mul_ln13_1_reg_629_reg[11]_i_4_n_5 ;
  wire \mul_ln13_1_reg_629_reg[11]_i_4_n_6 ;
  wire \mul_ln13_1_reg_629_reg[11]_i_4_n_7 ;
  wire \mul_ln13_1_reg_629_reg[11]_i_4_n_8 ;
  wire \mul_ln13_1_reg_629_reg[11]_i_4_n_9 ;
  wire \mul_ln13_1_reg_629_reg[3]_i_1_n_5 ;
  wire \mul_ln13_1_reg_629_reg[3]_i_1_n_6 ;
  wire \mul_ln13_1_reg_629_reg[3]_i_1_n_7 ;
  wire \mul_ln13_1_reg_629_reg[3]_i_1_n_8 ;
  wire \mul_ln13_1_reg_629_reg[6]_i_1_n_5 ;
  wire \mul_ln13_1_reg_629_reg[6]_i_1_n_6 ;
  wire \mul_ln13_1_reg_629_reg[6]_i_1_n_7 ;
  wire \mul_ln13_1_reg_629_reg[6]_i_1_n_8 ;
  wire [10:0]mul_ln13_fu_385_p2;
  wire [10:0]mul_ln13_reg_687;
  wire \mul_ln13_reg_687[10]_i_3_n_5 ;
  wire \mul_ln13_reg_687[10]_i_4_n_5 ;
  wire \mul_ln13_reg_687[10]_i_5_n_5 ;
  wire \mul_ln13_reg_687[10]_i_6_n_5 ;
  wire \mul_ln13_reg_687[10]_i_7_n_5 ;
  wire \mul_ln13_reg_687[10]_i_8_n_5 ;
  wire \mul_ln13_reg_687[10]_i_9_n_5 ;
  wire \mul_ln13_reg_687[2]_i_2_n_5 ;
  wire \mul_ln13_reg_687[2]_i_3_n_5 ;
  wire \mul_ln13_reg_687[2]_i_4_n_5 ;
  wire \mul_ln13_reg_687[2]_i_5_n_5 ;
  wire \mul_ln13_reg_687[2]_i_6_n_5 ;
  wire \mul_ln13_reg_687[2]_i_7_n_5 ;
  wire \mul_ln13_reg_687[3]_i_3_n_5 ;
  wire \mul_ln13_reg_687[3]_i_4_n_5 ;
  wire \mul_ln13_reg_687[3]_i_5_n_5 ;
  wire \mul_ln13_reg_687[3]_i_6_n_5 ;
  wire \mul_ln13_reg_687[3]_i_7_n_5 ;
  wire \mul_ln13_reg_687[3]_i_8_n_5 ;
  wire \mul_ln13_reg_687[3]_i_9_n_5 ;
  wire \mul_ln13_reg_687[6]_i_10_n_5 ;
  wire \mul_ln13_reg_687[6]_i_11_n_5 ;
  wire \mul_ln13_reg_687[6]_i_12_n_5 ;
  wire \mul_ln13_reg_687[6]_i_2_n_5 ;
  wire \mul_ln13_reg_687[6]_i_4_n_5 ;
  wire \mul_ln13_reg_687[6]_i_5_n_5 ;
  wire \mul_ln13_reg_687[6]_i_6_n_5 ;
  wire \mul_ln13_reg_687[6]_i_7_n_5 ;
  wire \mul_ln13_reg_687[6]_i_8_n_5 ;
  wire \mul_ln13_reg_687[6]_i_9_n_5 ;
  wire \mul_ln13_reg_687_reg[10]_i_1_n_7 ;
  wire \mul_ln13_reg_687_reg[10]_i_1_n_8 ;
  wire \mul_ln13_reg_687_reg[10]_i_2_n_11 ;
  wire \mul_ln13_reg_687_reg[10]_i_2_n_12 ;
  wire \mul_ln13_reg_687_reg[10]_i_2_n_6 ;
  wire \mul_ln13_reg_687_reg[10]_i_2_n_8 ;
  wire \mul_ln13_reg_687_reg[2]_i_1_n_5 ;
  wire \mul_ln13_reg_687_reg[2]_i_1_n_6 ;
  wire \mul_ln13_reg_687_reg[2]_i_1_n_7 ;
  wire \mul_ln13_reg_687_reg[2]_i_1_n_8 ;
  wire \mul_ln13_reg_687_reg[2]_i_1_n_9 ;
  wire \mul_ln13_reg_687_reg[3]_i_2_n_10 ;
  wire \mul_ln13_reg_687_reg[3]_i_2_n_11 ;
  wire \mul_ln13_reg_687_reg[3]_i_2_n_12 ;
  wire \mul_ln13_reg_687_reg[3]_i_2_n_5 ;
  wire \mul_ln13_reg_687_reg[3]_i_2_n_6 ;
  wire \mul_ln13_reg_687_reg[3]_i_2_n_7 ;
  wire \mul_ln13_reg_687_reg[3]_i_2_n_8 ;
  wire \mul_ln13_reg_687_reg[3]_i_2_n_9 ;
  wire \mul_ln13_reg_687_reg[6]_i_1_n_5 ;
  wire \mul_ln13_reg_687_reg[6]_i_1_n_6 ;
  wire \mul_ln13_reg_687_reg[6]_i_1_n_7 ;
  wire \mul_ln13_reg_687_reg[6]_i_1_n_8 ;
  wire \mul_ln13_reg_687_reg[6]_i_3_n_10 ;
  wire \mul_ln13_reg_687_reg[6]_i_3_n_11 ;
  wire \mul_ln13_reg_687_reg[6]_i_3_n_12 ;
  wire \mul_ln13_reg_687_reg[6]_i_3_n_5 ;
  wire \mul_ln13_reg_687_reg[6]_i_3_n_7 ;
  wire \mul_ln13_reg_687_reg[6]_i_3_n_8 ;
  wire [13:0]o_count_0_reg_189;
  wire \o_count_1_reg_224[0]_i_1_n_5 ;
  wire \o_count_1_reg_224[0]_i_3_n_5 ;
  wire \o_count_1_reg_224[0]_i_4_n_5 ;
  wire \o_count_1_reg_224[0]_i_5_n_5 ;
  wire \o_count_1_reg_224[0]_i_6_n_5 ;
  wire \o_count_1_reg_224[0]_i_7_n_5 ;
  wire \o_count_1_reg_224[0]_i_8_n_5 ;
  wire \o_count_1_reg_224[12]_i_2_n_5 ;
  wire \o_count_1_reg_224[12]_i_3_n_5 ;
  wire \o_count_1_reg_224[4]_i_2_n_5 ;
  wire \o_count_1_reg_224[4]_i_3_n_5 ;
  wire \o_count_1_reg_224[4]_i_4_n_5 ;
  wire \o_count_1_reg_224[4]_i_5_n_5 ;
  wire \o_count_1_reg_224[8]_i_2_n_5 ;
  wire \o_count_1_reg_224[8]_i_3_n_5 ;
  wire \o_count_1_reg_224[8]_i_4_n_5 ;
  wire \o_count_1_reg_224[8]_i_5_n_5 ;
  wire [13:0]o_count_1_reg_224_reg;
  wire \o_count_1_reg_224_reg[0]_i_2_n_10 ;
  wire \o_count_1_reg_224_reg[0]_i_2_n_11 ;
  wire \o_count_1_reg_224_reg[0]_i_2_n_12 ;
  wire \o_count_1_reg_224_reg[0]_i_2_n_5 ;
  wire \o_count_1_reg_224_reg[0]_i_2_n_6 ;
  wire \o_count_1_reg_224_reg[0]_i_2_n_7 ;
  wire \o_count_1_reg_224_reg[0]_i_2_n_8 ;
  wire \o_count_1_reg_224_reg[0]_i_2_n_9 ;
  wire \o_count_1_reg_224_reg[12]_i_1_n_11 ;
  wire \o_count_1_reg_224_reg[12]_i_1_n_12 ;
  wire \o_count_1_reg_224_reg[12]_i_1_n_8 ;
  wire \o_count_1_reg_224_reg[4]_i_1_n_10 ;
  wire \o_count_1_reg_224_reg[4]_i_1_n_11 ;
  wire \o_count_1_reg_224_reg[4]_i_1_n_12 ;
  wire \o_count_1_reg_224_reg[4]_i_1_n_5 ;
  wire \o_count_1_reg_224_reg[4]_i_1_n_6 ;
  wire \o_count_1_reg_224_reg[4]_i_1_n_7 ;
  wire \o_count_1_reg_224_reg[4]_i_1_n_8 ;
  wire \o_count_1_reg_224_reg[4]_i_1_n_9 ;
  wire \o_count_1_reg_224_reg[8]_i_1_n_10 ;
  wire \o_count_1_reg_224_reg[8]_i_1_n_11 ;
  wire \o_count_1_reg_224_reg[8]_i_1_n_12 ;
  wire \o_count_1_reg_224_reg[8]_i_1_n_5 ;
  wire \o_count_1_reg_224_reg[8]_i_1_n_6 ;
  wire \o_count_1_reg_224_reg[8]_i_1_n_7 ;
  wire \o_count_1_reg_224_reg[8]_i_1_n_8 ;
  wire \o_count_1_reg_224_reg[8]_i_1_n_9 ;
  wire [13:0]o_count_2_reg_245;
  wire \o_count_2_reg_245[0]_i_1_n_5 ;
  wire \o_count_2_reg_245[10]_i_1_n_5 ;
  wire \o_count_2_reg_245[11]_i_1_n_5 ;
  wire \o_count_2_reg_245[12]_i_1_n_5 ;
  wire \o_count_2_reg_245[13]_i_1_n_5 ;
  wire \o_count_2_reg_245[1]_i_1_n_5 ;
  wire \o_count_2_reg_245[2]_i_1_n_5 ;
  wire \o_count_2_reg_245[3]_i_1_n_5 ;
  wire \o_count_2_reg_245[4]_i_1_n_5 ;
  wire \o_count_2_reg_245[5]_i_1_n_5 ;
  wire \o_count_2_reg_245[6]_i_1_n_5 ;
  wire \o_count_2_reg_245[7]_i_1_n_5 ;
  wire \o_count_2_reg_245[8]_i_1_n_5 ;
  wire \o_count_2_reg_245[9]_i_1_n_5 ;
  wire [13:0]o_count_3_reg_278;
  wire \o_count_3_reg_278[0]_i_1_n_5 ;
  wire \o_count_3_reg_278[10]_i_1_n_5 ;
  wire \o_count_3_reg_278[11]_i_1_n_5 ;
  wire \o_count_3_reg_278[12]_i_1_n_5 ;
  wire \o_count_3_reg_278[13]_i_1_n_5 ;
  wire \o_count_3_reg_278[13]_i_2_n_5 ;
  wire \o_count_3_reg_278[1]_i_1_n_5 ;
  wire \o_count_3_reg_278[2]_i_1_n_5 ;
  wire \o_count_3_reg_278[3]_i_1_n_5 ;
  wire \o_count_3_reg_278[4]_i_1_n_5 ;
  wire \o_count_3_reg_278[5]_i_1_n_5 ;
  wire \o_count_3_reg_278[6]_i_1_n_5 ;
  wire \o_count_3_reg_278[7]_i_1_n_5 ;
  wire \o_count_3_reg_278[8]_i_1_n_5 ;
  wire \o_count_3_reg_278[9]_i_1_n_5 ;
  wire [13:0]o_count_3_reg_278_pp1_iter1_reg;
  wire \o_count_5_reg_299[0]_i_1_n_5 ;
  wire \o_count_5_reg_299[0]_i_3_n_5 ;
  wire \o_count_5_reg_299[0]_i_4_n_5 ;
  wire \o_count_5_reg_299[0]_i_5_n_5 ;
  wire \o_count_5_reg_299[0]_i_6_n_5 ;
  wire \o_count_5_reg_299[0]_i_7_n_5 ;
  wire \o_count_5_reg_299[12]_i_2_n_5 ;
  wire \o_count_5_reg_299[12]_i_3_n_5 ;
  wire \o_count_5_reg_299[4]_i_2_n_5 ;
  wire \o_count_5_reg_299[4]_i_3_n_5 ;
  wire \o_count_5_reg_299[4]_i_4_n_5 ;
  wire \o_count_5_reg_299[4]_i_5_n_5 ;
  wire \o_count_5_reg_299[8]_i_2_n_5 ;
  wire \o_count_5_reg_299[8]_i_3_n_5 ;
  wire \o_count_5_reg_299[8]_i_4_n_5 ;
  wire \o_count_5_reg_299[8]_i_5_n_5 ;
  wire [13:0]o_count_5_reg_299_reg;
  wire \o_count_5_reg_299_reg[0]_i_2_n_10 ;
  wire \o_count_5_reg_299_reg[0]_i_2_n_11 ;
  wire \o_count_5_reg_299_reg[0]_i_2_n_12 ;
  wire \o_count_5_reg_299_reg[0]_i_2_n_5 ;
  wire \o_count_5_reg_299_reg[0]_i_2_n_6 ;
  wire \o_count_5_reg_299_reg[0]_i_2_n_7 ;
  wire \o_count_5_reg_299_reg[0]_i_2_n_8 ;
  wire \o_count_5_reg_299_reg[0]_i_2_n_9 ;
  wire \o_count_5_reg_299_reg[12]_i_1_n_11 ;
  wire \o_count_5_reg_299_reg[12]_i_1_n_12 ;
  wire \o_count_5_reg_299_reg[12]_i_1_n_8 ;
  wire \o_count_5_reg_299_reg[4]_i_1_n_10 ;
  wire \o_count_5_reg_299_reg[4]_i_1_n_11 ;
  wire \o_count_5_reg_299_reg[4]_i_1_n_12 ;
  wire \o_count_5_reg_299_reg[4]_i_1_n_5 ;
  wire \o_count_5_reg_299_reg[4]_i_1_n_6 ;
  wire \o_count_5_reg_299_reg[4]_i_1_n_7 ;
  wire \o_count_5_reg_299_reg[4]_i_1_n_8 ;
  wire \o_count_5_reg_299_reg[4]_i_1_n_9 ;
  wire \o_count_5_reg_299_reg[8]_i_1_n_10 ;
  wire \o_count_5_reg_299_reg[8]_i_1_n_11 ;
  wire \o_count_5_reg_299_reg[8]_i_1_n_12 ;
  wire \o_count_5_reg_299_reg[8]_i_1_n_5 ;
  wire \o_count_5_reg_299_reg[8]_i_1_n_6 ;
  wire \o_count_5_reg_299_reg[8]_i_1_n_7 ;
  wire \o_count_5_reg_299_reg[8]_i_1_n_8 ;
  wire \o_count_5_reg_299_reg[8]_i_1_n_9 ;
  wire \o_count_6_reg_795[0]_i_3_n_5 ;
  wire \o_count_6_reg_795[0]_i_4_n_5 ;
  wire \o_count_6_reg_795[0]_i_5_n_5 ;
  wire \o_count_6_reg_795[0]_i_6_n_5 ;
  wire \o_count_6_reg_795[12]_i_2_n_5 ;
  wire \o_count_6_reg_795[12]_i_3_n_5 ;
  wire \o_count_6_reg_795[4]_i_2_n_5 ;
  wire \o_count_6_reg_795[4]_i_3_n_5 ;
  wire \o_count_6_reg_795[4]_i_4_n_5 ;
  wire \o_count_6_reg_795[4]_i_5_n_5 ;
  wire \o_count_6_reg_795[8]_i_2_n_5 ;
  wire \o_count_6_reg_795[8]_i_3_n_5 ;
  wire \o_count_6_reg_795[8]_i_4_n_5 ;
  wire \o_count_6_reg_795[8]_i_5_n_5 ;
  wire [13:0]o_count_6_reg_795_reg;
  wire \o_count_6_reg_795_reg[0]_i_2_n_10 ;
  wire \o_count_6_reg_795_reg[0]_i_2_n_11 ;
  wire \o_count_6_reg_795_reg[0]_i_2_n_12 ;
  wire \o_count_6_reg_795_reg[0]_i_2_n_5 ;
  wire \o_count_6_reg_795_reg[0]_i_2_n_6 ;
  wire \o_count_6_reg_795_reg[0]_i_2_n_7 ;
  wire \o_count_6_reg_795_reg[0]_i_2_n_8 ;
  wire \o_count_6_reg_795_reg[0]_i_2_n_9 ;
  wire \o_count_6_reg_795_reg[12]_i_1_n_11 ;
  wire \o_count_6_reg_795_reg[12]_i_1_n_12 ;
  wire \o_count_6_reg_795_reg[12]_i_1_n_8 ;
  wire \o_count_6_reg_795_reg[4]_i_1_n_10 ;
  wire \o_count_6_reg_795_reg[4]_i_1_n_11 ;
  wire \o_count_6_reg_795_reg[4]_i_1_n_12 ;
  wire \o_count_6_reg_795_reg[4]_i_1_n_5 ;
  wire \o_count_6_reg_795_reg[4]_i_1_n_6 ;
  wire \o_count_6_reg_795_reg[4]_i_1_n_7 ;
  wire \o_count_6_reg_795_reg[4]_i_1_n_8 ;
  wire \o_count_6_reg_795_reg[4]_i_1_n_9 ;
  wire \o_count_6_reg_795_reg[8]_i_1_n_10 ;
  wire \o_count_6_reg_795_reg[8]_i_1_n_11 ;
  wire \o_count_6_reg_795_reg[8]_i_1_n_12 ;
  wire \o_count_6_reg_795_reg[8]_i_1_n_5 ;
  wire \o_count_6_reg_795_reg[8]_i_1_n_6 ;
  wire \o_count_6_reg_795_reg[8]_i_1_n_7 ;
  wire \o_count_6_reg_795_reg[8]_i_1_n_8 ;
  wire \o_count_6_reg_795_reg[8]_i_1_n_9 ;
  wire o_count_reg_234;
  wire \o_count_reg_234_reg_n_5_[0] ;
  wire \o_count_reg_234_reg_n_5_[10] ;
  wire \o_count_reg_234_reg_n_5_[11] ;
  wire \o_count_reg_234_reg_n_5_[12] ;
  wire \o_count_reg_234_reg_n_5_[13] ;
  wire \o_count_reg_234_reg_n_5_[1] ;
  wire \o_count_reg_234_reg_n_5_[2] ;
  wire \o_count_reg_234_reg_n_5_[3] ;
  wire \o_count_reg_234_reg_n_5_[4] ;
  wire \o_count_reg_234_reg_n_5_[5] ;
  wire \o_count_reg_234_reg_n_5_[6] ;
  wire \o_count_reg_234_reg_n_5_[7] ;
  wire \o_count_reg_234_reg_n_5_[8] ;
  wire \o_count_reg_234_reg_n_5_[9] ;
  wire [13:0]p_0_in;
  wire [4:0]p_0_in__0;
  wire [4:0]p_0_in__1;
  wire [4:0]p_cast5_reg_707_reg;
  wire [4:0]p_cast9_reg_697;
  wire \phi_ln13_reg_169[0]_i_1_n_5 ;
  wire \phi_ln13_reg_169[11]_i_2_n_5 ;
  wire \phi_ln13_reg_169[11]_i_3_n_5 ;
  wire \phi_ln13_reg_169[1]_i_1_n_5 ;
  wire \phi_ln13_reg_169[2]_i_1_n_5 ;
  wire \phi_ln13_reg_169[2]_i_2_n_5 ;
  wire \phi_ln13_reg_169[3]_i_1_n_5 ;
  wire \phi_ln13_reg_169[3]_i_2_n_5 ;
  wire \phi_ln13_reg_169[4]_i_1_n_5 ;
  wire \phi_ln13_reg_169[5]_i_1_n_5 ;
  wire \phi_ln13_reg_169[5]_i_2_n_5 ;
  wire \phi_ln13_reg_169[7]_i_10_n_5 ;
  wire \phi_ln13_reg_169[7]_i_3_n_5 ;
  wire \phi_ln13_reg_169[7]_i_4_n_5 ;
  wire \phi_ln13_reg_169[7]_i_5_n_5 ;
  wire \phi_ln13_reg_169[7]_i_6_n_5 ;
  wire \phi_ln13_reg_169[7]_i_7_n_5 ;
  wire \phi_ln13_reg_169[7]_i_8_n_5 ;
  wire \phi_ln13_reg_169[7]_i_9_n_5 ;
  wire \phi_ln13_reg_169_reg[11]_i_1_n_5 ;
  wire \phi_ln13_reg_169_reg[11]_i_1_n_6 ;
  wire \phi_ln13_reg_169_reg[11]_i_1_n_7 ;
  wire \phi_ln13_reg_169_reg[11]_i_1_n_8 ;
  wire \phi_ln13_reg_169_reg[13]_i_1_n_8 ;
  wire \phi_ln13_reg_169_reg[7]_i_1_n_5 ;
  wire \phi_ln13_reg_169_reg[7]_i_1_n_6 ;
  wire \phi_ln13_reg_169_reg[7]_i_1_n_7 ;
  wire \phi_ln13_reg_169_reg[7]_i_1_n_8 ;
  wire \phi_ln13_reg_169_reg[7]_i_2_n_5 ;
  wire \phi_ln13_reg_169_reg[7]_i_2_n_6 ;
  wire \phi_ln13_reg_169_reg[7]_i_2_n_7 ;
  wire \phi_ln13_reg_169_reg[7]_i_2_n_8 ;
  wire \phi_ln13_reg_169_reg_n_5_[0] ;
  wire \phi_ln13_reg_169_reg_n_5_[10] ;
  wire \phi_ln13_reg_169_reg_n_5_[11] ;
  wire \phi_ln13_reg_169_reg_n_5_[12] ;
  wire \phi_ln13_reg_169_reg_n_5_[13] ;
  wire \phi_ln13_reg_169_reg_n_5_[1] ;
  wire \phi_ln13_reg_169_reg_n_5_[2] ;
  wire \phi_ln13_reg_169_reg_n_5_[3] ;
  wire \phi_ln13_reg_169_reg_n_5_[4] ;
  wire \phi_ln13_reg_169_reg_n_5_[5] ;
  wire \phi_ln13_reg_169_reg_n_5_[6] ;
  wire \phi_ln13_reg_169_reg_n_5_[7] ;
  wire \phi_ln13_reg_169_reg_n_5_[8] ;
  wire \phi_ln13_reg_169_reg_n_5_[9] ;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire [2:0]ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_i_241_n_5;
  wire ram_reg_0_i_245_n_5;
  wire ram_reg_0_i_253_n_5;
  wire ram_reg_0_i_258_n_5;
  wire ram_reg_0_i_263_n_5;
  wire ram_reg_0_i_268_n_5;
  wire ram_reg_0_i_273_n_5;
  wire ram_reg_0_i_278_n_5;
  wire ram_reg_0_i_280_n_5;
  wire ram_reg_0_i_288_n_5;
  wire ram_reg_0_i_290_n_5;
  wire ram_reg_0_i_298_n_5;
  wire ram_reg_0_i_303_n_5;
  wire ram_reg_0_i_325_n_5;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_2;
  wire ram_reg_2_0;
  wire ram_reg_3;
  wire ram_reg_3_0;
  wire ram_reg_4;
  wire ram_reg_4_0;
  wire ram_reg_5;
  wire ram_reg_5_0;
  wire ram_reg_6;
  wire ram_reg_6_0;
  wire ram_reg_7;
  wire ram_reg_7_0;
  wire ram_reg_7_1;
  wire [11:0]trunc_ln13_1_fu_339_p1;
  wire [4:0]trunc_ln13_2_reg_729;
  wire \trunc_ln13_2_reg_729[3]_i_1_n_5 ;
  wire [4:0]trunc_ln13_reg_611;
  wire [4:0]trunc_ln23_reg_644;
  wire [4:0]zext_ln13_2_reg_682;
  wire [11:0]zext_ln13_5_reg_692;
  wire [9:0]zext_ln13_6_reg_712;
  wire \zext_ln13_6_reg_712[3]_i_2_n_5 ;
  wire \zext_ln13_6_reg_712[3]_i_3_n_5 ;
  wire \zext_ln13_6_reg_712[3]_i_4_n_5 ;
  wire \zext_ln13_6_reg_712[3]_i_5_n_5 ;
  wire \zext_ln13_6_reg_712[3]_i_6_n_5 ;
  wire \zext_ln13_6_reg_712[3]_i_7_n_5 ;
  wire \zext_ln13_6_reg_712[3]_i_8_n_5 ;
  wire \zext_ln13_6_reg_712[7]_i_2_n_5 ;
  wire \zext_ln13_6_reg_712[7]_i_3_n_5 ;
  wire \zext_ln13_6_reg_712[7]_i_4_n_5 ;
  wire \zext_ln13_6_reg_712_reg[3]_i_1_n_5 ;
  wire \zext_ln13_6_reg_712_reg[3]_i_1_n_6 ;
  wire \zext_ln13_6_reg_712_reg[3]_i_1_n_7 ;
  wire \zext_ln13_6_reg_712_reg[3]_i_1_n_8 ;
  wire \zext_ln13_6_reg_712_reg[7]_i_1_n_5 ;
  wire \zext_ln13_6_reg_712_reg[7]_i_1_n_6 ;
  wire \zext_ln13_6_reg_712_reg[7]_i_1_n_7 ;
  wire \zext_ln13_6_reg_712_reg[7]_i_1_n_8 ;
  wire \zext_ln13_6_reg_712_reg[9]_i_1_n_8 ;
  wire [4:0]zext_ln13_reg_676;
  wire [3:1]\NLW_add_ln20_1_reg_776_reg[13]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln20_1_reg_776_reg[13]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln20_2_reg_805_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln20_2_reg_805_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln23_1_reg_756_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln23_1_reg_756_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln23_3_reg_815_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln23_3_reg_815_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln31_reg_771_reg[13]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln31_reg_771_reg[13]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln40_reg_810_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln40_reg_810_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_i_count_2_reg_289_reg[13]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_i_count_2_reg_289_reg[13]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_i_count_reg_751_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_i_count_reg_751_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_icmp_ln26_reg_781_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln26_reg_781_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln26_reg_781_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_indvars_iv10_reg_179_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_indvars_iv10_reg_179_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_mul_ln13_1_reg_629_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_mul_ln13_1_reg_629_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_mul_ln13_1_reg_629_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_mul_ln13_1_reg_629_reg[11]_i_2_O_UNCONNECTED ;
  wire [2:2]\NLW_mul_ln13_reg_687_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln13_reg_687_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_mul_ln13_reg_687_reg[10]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_mul_ln13_reg_687_reg[10]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_mul_ln13_reg_687_reg[6]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_mul_ln13_reg_687_reg[6]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln13_reg_687_reg[6]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_o_count_1_reg_224_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_o_count_1_reg_224_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_o_count_5_reg_299_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_o_count_5_reg_299_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_o_count_6_reg_795_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_o_count_6_reg_795_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_phi_ln13_reg_169_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_phi_ln13_reg_169_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_zext_ln13_6_reg_712_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_zext_ln13_6_reg_712_reg[9]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln13_4_reg_658[0]_i_1 
       (.I0(trunc_ln13_reg_611[0]),
        .I1(mul_ln13_1_reg_629[0]),
        .O(\add_ln13_4_reg_658[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h1EE1)) 
    \add_ln13_4_reg_658[1]_i_1 
       (.I0(mul_ln13_1_reg_629[0]),
        .I1(trunc_ln13_reg_611[0]),
        .I2(mul_ln13_1_reg_629[1]),
        .I3(trunc_ln13_reg_611[1]),
        .O(\add_ln13_4_reg_658[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'h1EF0F0E1)) 
    \add_ln13_4_reg_658[2]_i_1 
       (.I0(trunc_ln13_reg_611[0]),
        .I1(mul_ln13_1_reg_629[0]),
        .I2(mul_ln13_1_reg_629[2]),
        .I3(mul_ln13_1_reg_629[1]),
        .I4(trunc_ln13_reg_611[1]),
        .O(add_ln13_4_fu_352_p2[2]));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln13_4_reg_658[3]_i_1 
       (.I0(\add_ln13_4_reg_658[4]_i_2_n_5 ),
        .I1(trunc_ln13_reg_611[3]),
        .I2(mul_ln13_1_reg_629[3]),
        .I3(mul_ln13_1_reg_629[2]),
        .O(add_ln13_4_fu_352_p2[3]));
  LUT6 #(
    .INIT(64'h7887E11EE11E8778)) 
    \add_ln13_4_reg_658[4]_i_1 
       (.I0(\add_ln13_4_reg_658[4]_i_2_n_5 ),
        .I1(mul_ln13_1_reg_629[2]),
        .I2(trunc_ln13_reg_611[4]),
        .I3(mul_ln13_1_reg_629[4]),
        .I4(mul_ln13_1_reg_629[3]),
        .I5(trunc_ln13_reg_611[3]),
        .O(add_ln13_4_fu_352_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'hD5D5D554)) 
    \add_ln13_4_reg_658[4]_i_2 
       (.I0(mul_ln13_1_reg_629[2]),
        .I1(trunc_ln13_reg_611[1]),
        .I2(mul_ln13_1_reg_629[1]),
        .I3(trunc_ln13_reg_611[0]),
        .I4(mul_ln13_1_reg_629[0]),
        .O(\add_ln13_4_reg_658[4]_i_2_n_5 ));
  FDRE \add_ln13_4_reg_658_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\add_ln13_4_reg_658[0]_i_1_n_5 ),
        .Q(add_ln13_4_reg_658[0]),
        .R(1'b0));
  FDRE \add_ln13_4_reg_658_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\add_ln13_4_reg_658[1]_i_1_n_5 ),
        .Q(add_ln13_4_reg_658[1]),
        .R(1'b0));
  FDRE \add_ln13_4_reg_658_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln13_4_fu_352_p2[2]),
        .Q(add_ln13_4_reg_658[2]),
        .R(1'b0));
  FDRE \add_ln13_4_reg_658_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln13_4_fu_352_p2[3]),
        .Q(add_ln13_4_reg_658[3]),
        .R(1'b0));
  FDRE \add_ln13_4_reg_658_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln13_4_fu_352_p2[4]),
        .Q(add_ln13_4_reg_658[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln13_8_reg_671[0]_i_1 
       (.I0(add_ln13_4_reg_658[0]),
        .I1(trunc_ln13_reg_611[0]),
        .O(\add_ln13_8_reg_671[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'hE11E)) 
    \add_ln13_8_reg_671[1]_i_1 
       (.I0(trunc_ln13_reg_611[0]),
        .I1(add_ln13_4_reg_658[0]),
        .I2(trunc_ln13_reg_611[1]),
        .I3(add_ln13_4_reg_658[1]),
        .O(add_ln13_8_fu_366_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'hFEE0011F)) 
    \add_ln13_8_reg_671[2]_i_1 
       (.I0(add_ln13_4_reg_658[0]),
        .I1(trunc_ln13_reg_611[0]),
        .I2(add_ln13_4_reg_658[1]),
        .I3(trunc_ln13_reg_611[1]),
        .I4(add_ln13_4_reg_658[2]),
        .O(\add_ln13_8_reg_671[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln13_8_reg_671[3]_i_1 
       (.I0(\add_ln13_8_reg_671[4]_i_2_n_5 ),
        .I1(trunc_ln13_reg_611[3]),
        .I2(add_ln13_4_reg_658[3]),
        .O(add_ln13_8_fu_366_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln13_8_reg_671[4]_i_1 
       (.I0(\add_ln13_8_reg_671[4]_i_2_n_5 ),
        .I1(add_ln13_4_reg_658[3]),
        .I2(trunc_ln13_reg_611[3]),
        .I3(trunc_ln13_reg_611[4]),
        .I4(add_ln13_4_reg_658[4]),
        .O(add_ln13_8_fu_366_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'hFEFEFEEA)) 
    \add_ln13_8_reg_671[4]_i_2 
       (.I0(add_ln13_4_reg_658[2]),
        .I1(trunc_ln13_reg_611[1]),
        .I2(add_ln13_4_reg_658[1]),
        .I3(trunc_ln13_reg_611[0]),
        .I4(add_ln13_4_reg_658[0]),
        .O(\add_ln13_8_reg_671[4]_i_2_n_5 ));
  FDRE \add_ln13_8_reg_671_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\add_ln13_8_reg_671[0]_i_1_n_5 ),
        .Q(add_ln13_8_reg_671[0]),
        .R(1'b0));
  FDRE \add_ln13_8_reg_671_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln13_8_fu_366_p2[1]),
        .Q(add_ln13_8_reg_671[1]),
        .R(1'b0));
  FDRE \add_ln13_8_reg_671_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\add_ln13_8_reg_671[2]_i_1_n_5 ),
        .Q(add_ln13_8_reg_671[2]),
        .R(1'b0));
  FDRE \add_ln13_8_reg_671_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln13_8_fu_366_p2[3]),
        .Q(add_ln13_8_reg_671[3]),
        .R(1'b0));
  FDRE \add_ln13_8_reg_671_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln13_8_fu_366_p2[4]),
        .Q(add_ln13_8_reg_671[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln13_9_reg_723[0]_i_1 
       (.I0(empty_36_reg_664[0]),
        .I1(add_ln13_4_reg_658[0]),
        .O(add_ln13_9_fu_436_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln13_9_reg_723[1]_i_1 
       (.I0(empty_36_reg_664[0]),
        .I1(add_ln13_4_reg_658[0]),
        .I2(add_ln13_4_reg_658[1]),
        .I3(empty_36_reg_664[1]),
        .O(add_ln13_9_fu_436_p2[1]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \add_ln13_9_reg_723[2]_i_1 
       (.I0(add_ln13_4_reg_658[0]),
        .I1(empty_36_reg_664[0]),
        .I2(empty_36_reg_664[1]),
        .I3(add_ln13_4_reg_658[1]),
        .I4(add_ln13_4_reg_658[2]),
        .I5(empty_36_reg_664[2]),
        .O(add_ln13_9_fu_436_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln13_9_reg_723[3]_i_1 
       (.I0(\add_ln13_9_reg_723[4]_i_2_n_5 ),
        .I1(add_ln13_4_reg_658[3]),
        .I2(empty_36_reg_664[3]),
        .O(add_ln13_9_fu_436_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln13_9_reg_723[4]_i_1 
       (.I0(\add_ln13_9_reg_723[4]_i_2_n_5 ),
        .I1(empty_36_reg_664[3]),
        .I2(add_ln13_4_reg_658[3]),
        .I3(add_ln13_4_reg_658[4]),
        .I4(empty_36_reg_664[4]),
        .O(add_ln13_9_fu_436_p2[4]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \add_ln13_9_reg_723[4]_i_2 
       (.I0(add_ln13_4_reg_658[2]),
        .I1(empty_36_reg_664[2]),
        .I2(add_ln13_4_reg_658[0]),
        .I3(empty_36_reg_664[0]),
        .I4(empty_36_reg_664[1]),
        .I5(add_ln13_4_reg_658[1]),
        .O(\add_ln13_9_reg_723[4]_i_2_n_5 ));
  FDRE \add_ln13_9_reg_723_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln13_9_fu_436_p2[0]),
        .Q(add_ln13_9_reg_723[0]),
        .R(1'b0));
  FDRE \add_ln13_9_reg_723_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln13_9_fu_436_p2[1]),
        .Q(add_ln13_9_reg_723[1]),
        .R(1'b0));
  FDRE \add_ln13_9_reg_723_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln13_9_fu_436_p2[2]),
        .Q(add_ln13_9_reg_723[2]),
        .R(1'b0));
  FDRE \add_ln13_9_reg_723_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln13_9_fu_436_p2[3]),
        .Q(add_ln13_9_reg_723[3]),
        .R(1'b0));
  FDRE \add_ln13_9_reg_723_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln13_9_fu_436_p2[4]),
        .Q(add_ln13_9_reg_723[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hF1)) 
    \add_ln13_reg_618[3]_i_1 
       (.I0(Q[8]),
        .I1(Q[4]),
        .I2(Q[6]),
        .O(\add_ln13_reg_618[3]_i_1_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln13_reg_618[4]_i_1 
       (.I0(Q[6]),
        .O(add_ln13_fu_312_p2));
  FDRE \add_ln13_reg_618_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(\add_ln13_reg_618[3]_i_1_n_5 ),
        .Q(add_ln13_reg_618[3]),
        .R(1'b0));
  FDRE \add_ln13_reg_618_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln13_fu_312_p2),
        .Q(add_ln13_reg_618[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9000009000000000)) 
    \add_ln20_1_reg_776[13]_i_1 
       (.I0(height_0_reg_267[4]),
        .I1(trunc_ln23_reg_644[4]),
        .I2(\add_ln20_1_reg_776[13]_i_3_n_5 ),
        .I3(trunc_ln23_reg_644[3]),
        .I4(height_0_reg_267[3]),
        .I5(ap_CS_fsm_state9),
        .O(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'h90000090)) 
    \add_ln20_1_reg_776[13]_i_3 
       (.I0(height_0_reg_267[0]),
        .I1(trunc_ln23_reg_644[0]),
        .I2(height_0_reg_267[2]),
        .I3(trunc_ln23_reg_644[1]),
        .I4(height_0_reg_267[1]),
        .O(\add_ln20_1_reg_776[13]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln20_1_reg_776[3]_i_2 
       (.I0(add_ln23_1_reg_756[3]),
        .I1(p_cast5_reg_707_reg[3]),
        .O(\add_ln20_1_reg_776[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln20_1_reg_776[3]_i_3 
       (.I0(add_ln23_1_reg_756[2]),
        .I1(p_cast5_reg_707_reg[2]),
        .O(\add_ln20_1_reg_776[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln20_1_reg_776[3]_i_4 
       (.I0(add_ln23_1_reg_756[1]),
        .I1(p_cast5_reg_707_reg[1]),
        .O(\add_ln20_1_reg_776[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln20_1_reg_776[3]_i_5 
       (.I0(add_ln23_1_reg_756[0]),
        .I1(p_cast5_reg_707_reg[0]),
        .O(\add_ln20_1_reg_776[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln20_1_reg_776[7]_i_2 
       (.I0(add_ln23_1_reg_756[4]),
        .I1(p_cast5_reg_707_reg[4]),
        .O(\add_ln20_1_reg_776[7]_i_2_n_5 ));
  FDRE \add_ln20_1_reg_776_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln20_1_fu_507_p2[0]),
        .Q(add_ln20_1_reg_776[0]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_776_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln20_1_fu_507_p2[10]),
        .Q(add_ln20_1_reg_776[10]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_776_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln20_1_fu_507_p2[11]),
        .Q(add_ln20_1_reg_776[11]),
        .R(1'b0));
  CARRY4 \add_ln20_1_reg_776_reg[11]_i_1 
       (.CI(\add_ln20_1_reg_776_reg[7]_i_1_n_5 ),
        .CO({\add_ln20_1_reg_776_reg[11]_i_1_n_5 ,\add_ln20_1_reg_776_reg[11]_i_1_n_6 ,\add_ln20_1_reg_776_reg[11]_i_1_n_7 ,\add_ln20_1_reg_776_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(add_ln23_1_reg_756[11:8]),
        .O(add_ln20_1_fu_507_p2[11:8]),
        .S(add_ln23_1_reg_756[11:8]));
  FDRE \add_ln20_1_reg_776_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln20_1_fu_507_p2[12]),
        .Q(add_ln20_1_reg_776[12]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_776_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln20_1_fu_507_p2[13]),
        .Q(add_ln20_1_reg_776[13]),
        .R(1'b0));
  CARRY4 \add_ln20_1_reg_776_reg[13]_i_2 
       (.CI(\add_ln20_1_reg_776_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln20_1_reg_776_reg[13]_i_2_CO_UNCONNECTED [3:1],\add_ln20_1_reg_776_reg[13]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,add_ln23_1_reg_756[12]}),
        .O({\NLW_add_ln20_1_reg_776_reg[13]_i_2_O_UNCONNECTED [3:2],add_ln20_1_fu_507_p2[13:12]}),
        .S({1'b0,1'b0,add_ln23_1_reg_756[13:12]}));
  FDRE \add_ln20_1_reg_776_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln20_1_fu_507_p2[1]),
        .Q(add_ln20_1_reg_776[1]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_776_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln20_1_fu_507_p2[2]),
        .Q(add_ln20_1_reg_776[2]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_776_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln20_1_fu_507_p2[3]),
        .Q(add_ln20_1_reg_776[3]),
        .R(1'b0));
  CARRY4 \add_ln20_1_reg_776_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln20_1_reg_776_reg[3]_i_1_n_5 ,\add_ln20_1_reg_776_reg[3]_i_1_n_6 ,\add_ln20_1_reg_776_reg[3]_i_1_n_7 ,\add_ln20_1_reg_776_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(add_ln23_1_reg_756[3:0]),
        .O(add_ln20_1_fu_507_p2[3:0]),
        .S({\add_ln20_1_reg_776[3]_i_2_n_5 ,\add_ln20_1_reg_776[3]_i_3_n_5 ,\add_ln20_1_reg_776[3]_i_4_n_5 ,\add_ln20_1_reg_776[3]_i_5_n_5 }));
  FDRE \add_ln20_1_reg_776_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln20_1_fu_507_p2[4]),
        .Q(add_ln20_1_reg_776[4]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_776_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln20_1_fu_507_p2[5]),
        .Q(add_ln20_1_reg_776[5]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_776_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln20_1_fu_507_p2[6]),
        .Q(add_ln20_1_reg_776[6]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_776_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln20_1_fu_507_p2[7]),
        .Q(add_ln20_1_reg_776[7]),
        .R(1'b0));
  CARRY4 \add_ln20_1_reg_776_reg[7]_i_1 
       (.CI(\add_ln20_1_reg_776_reg[3]_i_1_n_5 ),
        .CO({\add_ln20_1_reg_776_reg[7]_i_1_n_5 ,\add_ln20_1_reg_776_reg[7]_i_1_n_6 ,\add_ln20_1_reg_776_reg[7]_i_1_n_7 ,\add_ln20_1_reg_776_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(add_ln23_1_reg_756[7:4]),
        .O(add_ln20_1_fu_507_p2[7:4]),
        .S({add_ln23_1_reg_756[7:5],\add_ln20_1_reg_776[7]_i_2_n_5 }));
  FDRE \add_ln20_1_reg_776_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln20_1_fu_507_p2[8]),
        .Q(add_ln20_1_reg_776[8]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_776_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln20_1_fu_507_p2[9]),
        .Q(add_ln20_1_reg_776[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln20_2_reg_805[3]_i_2 
       (.I0(zext_ln13_reg_676[3]),
        .I1(o_count_2_reg_245[3]),
        .O(\add_ln20_2_reg_805[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln20_2_reg_805[3]_i_3 
       (.I0(zext_ln13_reg_676[2]),
        .I1(o_count_2_reg_245[2]),
        .O(\add_ln20_2_reg_805[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln20_2_reg_805[3]_i_4 
       (.I0(zext_ln13_reg_676[2]),
        .I1(o_count_2_reg_245[1]),
        .O(\add_ln20_2_reg_805[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln20_2_reg_805[3]_i_5 
       (.I0(zext_ln13_reg_676[0]),
        .I1(o_count_2_reg_245[0]),
        .O(\add_ln20_2_reg_805[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln20_2_reg_805[7]_i_2 
       (.I0(zext_ln13_reg_676[4]),
        .I1(o_count_2_reg_245[4]),
        .O(\add_ln20_2_reg_805[7]_i_2_n_5 ));
  FDRE \add_ln20_2_reg_805_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln20_2_fu_539_p2[0]),
        .Q(add_ln20_2_reg_805[0]),
        .R(1'b0));
  FDRE \add_ln20_2_reg_805_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln20_2_fu_539_p2[10]),
        .Q(add_ln20_2_reg_805[10]),
        .R(1'b0));
  FDRE \add_ln20_2_reg_805_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln20_2_fu_539_p2[11]),
        .Q(add_ln20_2_reg_805[11]),
        .R(1'b0));
  CARRY4 \add_ln20_2_reg_805_reg[11]_i_1 
       (.CI(\add_ln20_2_reg_805_reg[7]_i_1_n_5 ),
        .CO({\add_ln20_2_reg_805_reg[11]_i_1_n_5 ,\add_ln20_2_reg_805_reg[11]_i_1_n_6 ,\add_ln20_2_reg_805_reg[11]_i_1_n_7 ,\add_ln20_2_reg_805_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln20_2_fu_539_p2[11:8]),
        .S(o_count_2_reg_245[11:8]));
  FDRE \add_ln20_2_reg_805_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln20_2_fu_539_p2[12]),
        .Q(add_ln20_2_reg_805[12]),
        .R(1'b0));
  FDRE \add_ln20_2_reg_805_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln20_2_fu_539_p2[13]),
        .Q(add_ln20_2_reg_805[13]),
        .R(1'b0));
  CARRY4 \add_ln20_2_reg_805_reg[13]_i_1 
       (.CI(\add_ln20_2_reg_805_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln20_2_reg_805_reg[13]_i_1_CO_UNCONNECTED [3:1],\add_ln20_2_reg_805_reg[13]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln20_2_reg_805_reg[13]_i_1_O_UNCONNECTED [3:2],add_ln20_2_fu_539_p2[13:12]}),
        .S({1'b0,1'b0,o_count_2_reg_245[13:12]}));
  FDRE \add_ln20_2_reg_805_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln20_2_fu_539_p2[1]),
        .Q(add_ln20_2_reg_805[1]),
        .R(1'b0));
  FDRE \add_ln20_2_reg_805_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln20_2_fu_539_p2[2]),
        .Q(add_ln20_2_reg_805[2]),
        .R(1'b0));
  FDRE \add_ln20_2_reg_805_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln20_2_fu_539_p2[3]),
        .Q(add_ln20_2_reg_805[3]),
        .R(1'b0));
  CARRY4 \add_ln20_2_reg_805_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln20_2_reg_805_reg[3]_i_1_n_5 ,\add_ln20_2_reg_805_reg[3]_i_1_n_6 ,\add_ln20_2_reg_805_reg[3]_i_1_n_7 ,\add_ln20_2_reg_805_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({zext_ln13_reg_676[3:2],zext_ln13_reg_676[2],zext_ln13_reg_676[0]}),
        .O(add_ln20_2_fu_539_p2[3:0]),
        .S({\add_ln20_2_reg_805[3]_i_2_n_5 ,\add_ln20_2_reg_805[3]_i_3_n_5 ,\add_ln20_2_reg_805[3]_i_4_n_5 ,\add_ln20_2_reg_805[3]_i_5_n_5 }));
  FDRE \add_ln20_2_reg_805_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln20_2_fu_539_p2[4]),
        .Q(add_ln20_2_reg_805[4]),
        .R(1'b0));
  FDRE \add_ln20_2_reg_805_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln20_2_fu_539_p2[5]),
        .Q(add_ln20_2_reg_805[5]),
        .R(1'b0));
  FDRE \add_ln20_2_reg_805_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln20_2_fu_539_p2[6]),
        .Q(add_ln20_2_reg_805[6]),
        .R(1'b0));
  FDRE \add_ln20_2_reg_805_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln20_2_fu_539_p2[7]),
        .Q(add_ln20_2_reg_805[7]),
        .R(1'b0));
  CARRY4 \add_ln20_2_reg_805_reg[7]_i_1 
       (.CI(\add_ln20_2_reg_805_reg[3]_i_1_n_5 ),
        .CO({\add_ln20_2_reg_805_reg[7]_i_1_n_5 ,\add_ln20_2_reg_805_reg[7]_i_1_n_6 ,\add_ln20_2_reg_805_reg[7]_i_1_n_7 ,\add_ln20_2_reg_805_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,zext_ln13_reg_676[4]}),
        .O(add_ln20_2_fu_539_p2[7:4]),
        .S({o_count_2_reg_245[7:5],\add_ln20_2_reg_805[7]_i_2_n_5 }));
  FDRE \add_ln20_2_reg_805_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln20_2_fu_539_p2[8]),
        .Q(add_ln20_2_reg_805[8]),
        .R(1'b0));
  FDRE \add_ln20_2_reg_805_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln20_2_fu_539_p2[9]),
        .Q(add_ln20_2_reg_805[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln23_1_reg_756[11]_i_2 
       (.I0(zext_ln13_5_reg_692[10]),
        .I1(o_count_0_reg_189[10]),
        .O(\add_ln23_1_reg_756[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln23_1_reg_756[11]_i_3 
       (.I0(zext_ln13_5_reg_692[9]),
        .I1(o_count_0_reg_189[9]),
        .O(\add_ln23_1_reg_756[11]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln23_1_reg_756[11]_i_4 
       (.I0(zext_ln13_5_reg_692[8]),
        .I1(o_count_0_reg_189[8]),
        .O(\add_ln23_1_reg_756[11]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln23_1_reg_756[11]_i_5 
       (.I0(zext_ln13_5_reg_692[7]),
        .I1(o_count_0_reg_189[7]),
        .O(\add_ln23_1_reg_756[11]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln23_1_reg_756[11]_i_6 
       (.I0(zext_ln13_5_reg_692[10]),
        .I1(o_count_0_reg_189[10]),
        .I2(o_count_0_reg_189[11]),
        .I3(zext_ln13_5_reg_692[11]),
        .O(\add_ln23_1_reg_756[11]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln23_1_reg_756[11]_i_7 
       (.I0(zext_ln13_5_reg_692[9]),
        .I1(o_count_0_reg_189[9]),
        .I2(o_count_0_reg_189[10]),
        .I3(zext_ln13_5_reg_692[10]),
        .O(\add_ln23_1_reg_756[11]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln23_1_reg_756[11]_i_8 
       (.I0(zext_ln13_5_reg_692[8]),
        .I1(o_count_0_reg_189[8]),
        .I2(o_count_0_reg_189[9]),
        .I3(zext_ln13_5_reg_692[9]),
        .O(\add_ln23_1_reg_756[11]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln23_1_reg_756[11]_i_9 
       (.I0(zext_ln13_5_reg_692[7]),
        .I1(o_count_0_reg_189[7]),
        .I2(o_count_0_reg_189[8]),
        .I3(zext_ln13_5_reg_692[8]),
        .O(\add_ln23_1_reg_756[11]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln23_1_reg_756[13]_i_2 
       (.I0(zext_ln13_5_reg_692[11]),
        .I1(o_count_0_reg_189[11]),
        .I2(o_count_0_reg_189[12]),
        .O(\add_ln23_1_reg_756[13]_i_2_n_5 ));
  (* HLUTNM = "lutpair137" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln23_1_reg_756[3]_i_2 
       (.I0(o_count_0_reg_189[2]),
        .I1(zext_ln13_5_reg_692[2]),
        .I2(p_cast9_reg_697[2]),
        .O(\add_ln23_1_reg_756[3]_i_2_n_5 ));
  (* HLUTNM = "lutpair136" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln23_1_reg_756[3]_i_3 
       (.I0(o_count_0_reg_189[1]),
        .I1(zext_ln13_5_reg_692[1]),
        .I2(p_cast9_reg_697[1]),
        .O(\add_ln23_1_reg_756[3]_i_3_n_5 ));
  (* HLUTNM = "lutpair135" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln23_1_reg_756[3]_i_4 
       (.I0(o_count_0_reg_189[0]),
        .I1(zext_ln13_5_reg_692[0]),
        .I2(p_cast9_reg_697[0]),
        .O(\add_ln23_1_reg_756[3]_i_4_n_5 ));
  (* HLUTNM = "lutpair138" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln23_1_reg_756[3]_i_5 
       (.I0(o_count_0_reg_189[3]),
        .I1(zext_ln13_5_reg_692[3]),
        .I2(p_cast9_reg_697[3]),
        .I3(\add_ln23_1_reg_756[3]_i_2_n_5 ),
        .O(\add_ln23_1_reg_756[3]_i_5_n_5 ));
  (* HLUTNM = "lutpair137" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln23_1_reg_756[3]_i_6 
       (.I0(o_count_0_reg_189[2]),
        .I1(zext_ln13_5_reg_692[2]),
        .I2(p_cast9_reg_697[2]),
        .I3(\add_ln23_1_reg_756[3]_i_3_n_5 ),
        .O(\add_ln23_1_reg_756[3]_i_6_n_5 ));
  (* HLUTNM = "lutpair136" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln23_1_reg_756[3]_i_7 
       (.I0(o_count_0_reg_189[1]),
        .I1(zext_ln13_5_reg_692[1]),
        .I2(p_cast9_reg_697[1]),
        .I3(\add_ln23_1_reg_756[3]_i_4_n_5 ),
        .O(\add_ln23_1_reg_756[3]_i_7_n_5 ));
  (* HLUTNM = "lutpair135" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln23_1_reg_756[3]_i_8 
       (.I0(o_count_0_reg_189[0]),
        .I1(zext_ln13_5_reg_692[0]),
        .I2(p_cast9_reg_697[0]),
        .O(\add_ln23_1_reg_756[3]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln23_1_reg_756[7]_i_2 
       (.I0(zext_ln13_5_reg_692[6]),
        .I1(o_count_0_reg_189[6]),
        .O(\add_ln23_1_reg_756[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln23_1_reg_756[7]_i_3 
       (.I0(zext_ln13_5_reg_692[5]),
        .I1(o_count_0_reg_189[5]),
        .O(\add_ln23_1_reg_756[7]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln23_1_reg_756[7]_i_4 
       (.I0(o_count_0_reg_189[4]),
        .I1(zext_ln13_5_reg_692[4]),
        .I2(p_cast9_reg_697[4]),
        .O(\add_ln23_1_reg_756[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair138" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln23_1_reg_756[7]_i_5 
       (.I0(o_count_0_reg_189[3]),
        .I1(zext_ln13_5_reg_692[3]),
        .I2(p_cast9_reg_697[3]),
        .O(\add_ln23_1_reg_756[7]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln23_1_reg_756[7]_i_6 
       (.I0(zext_ln13_5_reg_692[6]),
        .I1(o_count_0_reg_189[6]),
        .I2(o_count_0_reg_189[7]),
        .I3(zext_ln13_5_reg_692[7]),
        .O(\add_ln23_1_reg_756[7]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln23_1_reg_756[7]_i_7 
       (.I0(zext_ln13_5_reg_692[5]),
        .I1(o_count_0_reg_189[5]),
        .I2(o_count_0_reg_189[6]),
        .I3(zext_ln13_5_reg_692[6]),
        .O(\add_ln23_1_reg_756[7]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln23_1_reg_756[7]_i_8 
       (.I0(p_cast9_reg_697[4]),
        .I1(zext_ln13_5_reg_692[4]),
        .I2(o_count_0_reg_189[4]),
        .I3(o_count_0_reg_189[5]),
        .I4(zext_ln13_5_reg_692[5]),
        .O(\add_ln23_1_reg_756[7]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln23_1_reg_756[7]_i_9 
       (.I0(\add_ln23_1_reg_756[7]_i_5_n_5 ),
        .I1(zext_ln13_5_reg_692[4]),
        .I2(o_count_0_reg_189[4]),
        .I3(p_cast9_reg_697[4]),
        .O(\add_ln23_1_reg_756[7]_i_9_n_5 ));
  FDRE \add_ln23_1_reg_756_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln23_1_fu_486_p2[0]),
        .Q(add_ln23_1_reg_756[0]),
        .R(1'b0));
  FDRE \add_ln23_1_reg_756_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln23_1_fu_486_p2[10]),
        .Q(add_ln23_1_reg_756[10]),
        .R(1'b0));
  FDRE \add_ln23_1_reg_756_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln23_1_fu_486_p2[11]),
        .Q(add_ln23_1_reg_756[11]),
        .R(1'b0));
  CARRY4 \add_ln23_1_reg_756_reg[11]_i_1 
       (.CI(\add_ln23_1_reg_756_reg[7]_i_1_n_5 ),
        .CO({\add_ln23_1_reg_756_reg[11]_i_1_n_5 ,\add_ln23_1_reg_756_reg[11]_i_1_n_6 ,\add_ln23_1_reg_756_reg[11]_i_1_n_7 ,\add_ln23_1_reg_756_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln23_1_reg_756[11]_i_2_n_5 ,\add_ln23_1_reg_756[11]_i_3_n_5 ,\add_ln23_1_reg_756[11]_i_4_n_5 ,\add_ln23_1_reg_756[11]_i_5_n_5 }),
        .O(add_ln23_1_fu_486_p2[11:8]),
        .S({\add_ln23_1_reg_756[11]_i_6_n_5 ,\add_ln23_1_reg_756[11]_i_7_n_5 ,\add_ln23_1_reg_756[11]_i_8_n_5 ,\add_ln23_1_reg_756[11]_i_9_n_5 }));
  FDRE \add_ln23_1_reg_756_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln23_1_fu_486_p2[12]),
        .Q(add_ln23_1_reg_756[12]),
        .R(1'b0));
  FDRE \add_ln23_1_reg_756_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln23_1_fu_486_p2[13]),
        .Q(add_ln23_1_reg_756[13]),
        .R(1'b0));
  CARRY4 \add_ln23_1_reg_756_reg[13]_i_1 
       (.CI(\add_ln23_1_reg_756_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln23_1_reg_756_reg[13]_i_1_CO_UNCONNECTED [3:1],\add_ln23_1_reg_756_reg[13]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,o_count_0_reg_189[12]}),
        .O({\NLW_add_ln23_1_reg_756_reg[13]_i_1_O_UNCONNECTED [3:2],add_ln23_1_fu_486_p2[13:12]}),
        .S({1'b0,1'b0,o_count_0_reg_189[13],\add_ln23_1_reg_756[13]_i_2_n_5 }));
  FDRE \add_ln23_1_reg_756_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln23_1_fu_486_p2[1]),
        .Q(add_ln23_1_reg_756[1]),
        .R(1'b0));
  FDRE \add_ln23_1_reg_756_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln23_1_fu_486_p2[2]),
        .Q(add_ln23_1_reg_756[2]),
        .R(1'b0));
  FDRE \add_ln23_1_reg_756_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln23_1_fu_486_p2[3]),
        .Q(add_ln23_1_reg_756[3]),
        .R(1'b0));
  CARRY4 \add_ln23_1_reg_756_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln23_1_reg_756_reg[3]_i_1_n_5 ,\add_ln23_1_reg_756_reg[3]_i_1_n_6 ,\add_ln23_1_reg_756_reg[3]_i_1_n_7 ,\add_ln23_1_reg_756_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln23_1_reg_756[3]_i_2_n_5 ,\add_ln23_1_reg_756[3]_i_3_n_5 ,\add_ln23_1_reg_756[3]_i_4_n_5 ,1'b0}),
        .O(add_ln23_1_fu_486_p2[3:0]),
        .S({\add_ln23_1_reg_756[3]_i_5_n_5 ,\add_ln23_1_reg_756[3]_i_6_n_5 ,\add_ln23_1_reg_756[3]_i_7_n_5 ,\add_ln23_1_reg_756[3]_i_8_n_5 }));
  FDRE \add_ln23_1_reg_756_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln23_1_fu_486_p2[4]),
        .Q(add_ln23_1_reg_756[4]),
        .R(1'b0));
  FDRE \add_ln23_1_reg_756_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln23_1_fu_486_p2[5]),
        .Q(add_ln23_1_reg_756[5]),
        .R(1'b0));
  FDRE \add_ln23_1_reg_756_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln23_1_fu_486_p2[6]),
        .Q(add_ln23_1_reg_756[6]),
        .R(1'b0));
  FDRE \add_ln23_1_reg_756_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln23_1_fu_486_p2[7]),
        .Q(add_ln23_1_reg_756[7]),
        .R(1'b0));
  CARRY4 \add_ln23_1_reg_756_reg[7]_i_1 
       (.CI(\add_ln23_1_reg_756_reg[3]_i_1_n_5 ),
        .CO({\add_ln23_1_reg_756_reg[7]_i_1_n_5 ,\add_ln23_1_reg_756_reg[7]_i_1_n_6 ,\add_ln23_1_reg_756_reg[7]_i_1_n_7 ,\add_ln23_1_reg_756_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln23_1_reg_756[7]_i_2_n_5 ,\add_ln23_1_reg_756[7]_i_3_n_5 ,\add_ln23_1_reg_756[7]_i_4_n_5 ,\add_ln23_1_reg_756[7]_i_5_n_5 }),
        .O(add_ln23_1_fu_486_p2[7:4]),
        .S({\add_ln23_1_reg_756[7]_i_6_n_5 ,\add_ln23_1_reg_756[7]_i_7_n_5 ,\add_ln23_1_reg_756[7]_i_8_n_5 ,\add_ln23_1_reg_756[7]_i_9_n_5 }));
  FDRE \add_ln23_1_reg_756_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln23_1_fu_486_p2[8]),
        .Q(add_ln23_1_reg_756[8]),
        .R(1'b0));
  FDRE \add_ln23_1_reg_756_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln23_1_fu_486_p2[9]),
        .Q(add_ln23_1_reg_756[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln23_3_reg_815[3]_i_2 
       (.I0(zext_ln13_reg_676[3]),
        .I1(\o_count_reg_234_reg_n_5_[3] ),
        .O(\add_ln23_3_reg_815[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln23_3_reg_815[3]_i_3 
       (.I0(zext_ln13_reg_676[2]),
        .I1(\o_count_reg_234_reg_n_5_[2] ),
        .O(\add_ln23_3_reg_815[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln23_3_reg_815[3]_i_4 
       (.I0(zext_ln13_reg_676[2]),
        .I1(\o_count_reg_234_reg_n_5_[1] ),
        .O(\add_ln23_3_reg_815[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln23_3_reg_815[3]_i_5 
       (.I0(zext_ln13_reg_676[0]),
        .I1(\o_count_reg_234_reg_n_5_[0] ),
        .O(\add_ln23_3_reg_815[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln23_3_reg_815[7]_i_2 
       (.I0(zext_ln13_reg_676[4]),
        .I1(\o_count_reg_234_reg_n_5_[4] ),
        .O(\add_ln23_3_reg_815[7]_i_2_n_5 ));
  FDRE \add_ln23_3_reg_815_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln23_3_fu_555_p2[0]),
        .Q(add_ln23_3_reg_815[0]),
        .R(1'b0));
  FDRE \add_ln23_3_reg_815_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln23_3_fu_555_p2[10]),
        .Q(add_ln23_3_reg_815[10]),
        .R(1'b0));
  FDRE \add_ln23_3_reg_815_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln23_3_fu_555_p2[11]),
        .Q(add_ln23_3_reg_815[11]),
        .R(1'b0));
  CARRY4 \add_ln23_3_reg_815_reg[11]_i_1 
       (.CI(\add_ln23_3_reg_815_reg[7]_i_1_n_5 ),
        .CO({\add_ln23_3_reg_815_reg[11]_i_1_n_5 ,\add_ln23_3_reg_815_reg[11]_i_1_n_6 ,\add_ln23_3_reg_815_reg[11]_i_1_n_7 ,\add_ln23_3_reg_815_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln23_3_fu_555_p2[11:8]),
        .S({\o_count_reg_234_reg_n_5_[11] ,\o_count_reg_234_reg_n_5_[10] ,\o_count_reg_234_reg_n_5_[9] ,\o_count_reg_234_reg_n_5_[8] }));
  FDRE \add_ln23_3_reg_815_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln23_3_fu_555_p2[12]),
        .Q(add_ln23_3_reg_815[12]),
        .R(1'b0));
  FDRE \add_ln23_3_reg_815_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln23_3_fu_555_p2[13]),
        .Q(add_ln23_3_reg_815[13]),
        .R(1'b0));
  CARRY4 \add_ln23_3_reg_815_reg[13]_i_1 
       (.CI(\add_ln23_3_reg_815_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln23_3_reg_815_reg[13]_i_1_CO_UNCONNECTED [3:1],\add_ln23_3_reg_815_reg[13]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln23_3_reg_815_reg[13]_i_1_O_UNCONNECTED [3:2],add_ln23_3_fu_555_p2[13:12]}),
        .S({1'b0,1'b0,\o_count_reg_234_reg_n_5_[13] ,\o_count_reg_234_reg_n_5_[12] }));
  FDRE \add_ln23_3_reg_815_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln23_3_fu_555_p2[1]),
        .Q(add_ln23_3_reg_815[1]),
        .R(1'b0));
  FDRE \add_ln23_3_reg_815_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln23_3_fu_555_p2[2]),
        .Q(add_ln23_3_reg_815[2]),
        .R(1'b0));
  FDRE \add_ln23_3_reg_815_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln23_3_fu_555_p2[3]),
        .Q(add_ln23_3_reg_815[3]),
        .R(1'b0));
  CARRY4 \add_ln23_3_reg_815_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln23_3_reg_815_reg[3]_i_1_n_5 ,\add_ln23_3_reg_815_reg[3]_i_1_n_6 ,\add_ln23_3_reg_815_reg[3]_i_1_n_7 ,\add_ln23_3_reg_815_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({zext_ln13_reg_676[3:2],zext_ln13_reg_676[2],zext_ln13_reg_676[0]}),
        .O(add_ln23_3_fu_555_p2[3:0]),
        .S({\add_ln23_3_reg_815[3]_i_2_n_5 ,\add_ln23_3_reg_815[3]_i_3_n_5 ,\add_ln23_3_reg_815[3]_i_4_n_5 ,\add_ln23_3_reg_815[3]_i_5_n_5 }));
  FDRE \add_ln23_3_reg_815_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln23_3_fu_555_p2[4]),
        .Q(add_ln23_3_reg_815[4]),
        .R(1'b0));
  FDRE \add_ln23_3_reg_815_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln23_3_fu_555_p2[5]),
        .Q(add_ln23_3_reg_815[5]),
        .R(1'b0));
  FDRE \add_ln23_3_reg_815_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln23_3_fu_555_p2[6]),
        .Q(add_ln23_3_reg_815[6]),
        .R(1'b0));
  FDRE \add_ln23_3_reg_815_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln23_3_fu_555_p2[7]),
        .Q(add_ln23_3_reg_815[7]),
        .R(1'b0));
  CARRY4 \add_ln23_3_reg_815_reg[7]_i_1 
       (.CI(\add_ln23_3_reg_815_reg[3]_i_1_n_5 ),
        .CO({\add_ln23_3_reg_815_reg[7]_i_1_n_5 ,\add_ln23_3_reg_815_reg[7]_i_1_n_6 ,\add_ln23_3_reg_815_reg[7]_i_1_n_7 ,\add_ln23_3_reg_815_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,zext_ln13_reg_676[4]}),
        .O(add_ln23_3_fu_555_p2[7:4]),
        .S({\o_count_reg_234_reg_n_5_[7] ,\o_count_reg_234_reg_n_5_[6] ,\o_count_reg_234_reg_n_5_[5] ,\add_ln23_3_reg_815[7]_i_2_n_5 }));
  FDRE \add_ln23_3_reg_815_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln23_3_fu_555_p2[8]),
        .Q(add_ln23_3_reg_815[8]),
        .R(1'b0));
  FDRE \add_ln23_3_reg_815_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln23_3_fu_555_p2[9]),
        .Q(add_ln23_3_reg_815[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h28AAAAAAAAAA28AA)) 
    \add_ln31_reg_771[13]_i_1 
       (.I0(ap_CS_fsm_state9),
        .I1(height_0_reg_267[4]),
        .I2(trunc_ln23_reg_644[4]),
        .I3(\add_ln20_1_reg_776[13]_i_3_n_5 ),
        .I4(trunc_ln23_reg_644[3]),
        .I5(height_0_reg_267[3]),
        .O(\add_ln31_reg_771[13]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln31_reg_771[3]_i_2 
       (.I0(zext_ln13_2_reg_682[3]),
        .I1(i_count_1_reg_256[3]),
        .O(\add_ln31_reg_771[3]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln31_reg_771[3]_i_3 
       (.I0(i_count_1_reg_256[2]),
        .O(\add_ln31_reg_771[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln31_reg_771[3]_i_4 
       (.I0(zext_ln13_2_reg_682[1]),
        .I1(i_count_1_reg_256[1]),
        .O(\add_ln31_reg_771[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln31_reg_771[3]_i_5 
       (.I0(zext_ln13_2_reg_682[0]),
        .I1(i_count_1_reg_256[0]),
        .O(\add_ln31_reg_771[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln31_reg_771[7]_i_2 
       (.I0(zext_ln13_2_reg_682[4]),
        .I1(i_count_1_reg_256[4]),
        .O(\add_ln31_reg_771[7]_i_2_n_5 ));
  FDRE \add_ln31_reg_771_reg[0] 
       (.C(ap_clk),
        .CE(\add_ln31_reg_771[13]_i_1_n_5 ),
        .D(add_ln31_fu_502_p2[0]),
        .Q(add_ln31_reg_771[0]),
        .R(1'b0));
  FDRE \add_ln31_reg_771_reg[10] 
       (.C(ap_clk),
        .CE(\add_ln31_reg_771[13]_i_1_n_5 ),
        .D(add_ln31_fu_502_p2[10]),
        .Q(add_ln31_reg_771[10]),
        .R(1'b0));
  FDRE \add_ln31_reg_771_reg[11] 
       (.C(ap_clk),
        .CE(\add_ln31_reg_771[13]_i_1_n_5 ),
        .D(add_ln31_fu_502_p2[11]),
        .Q(add_ln31_reg_771[11]),
        .R(1'b0));
  CARRY4 \add_ln31_reg_771_reg[11]_i_1 
       (.CI(\add_ln31_reg_771_reg[7]_i_1_n_5 ),
        .CO({\add_ln31_reg_771_reg[11]_i_1_n_5 ,\add_ln31_reg_771_reg[11]_i_1_n_6 ,\add_ln31_reg_771_reg[11]_i_1_n_7 ,\add_ln31_reg_771_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln31_fu_502_p2[11:8]),
        .S(i_count_1_reg_256[11:8]));
  FDRE \add_ln31_reg_771_reg[12] 
       (.C(ap_clk),
        .CE(\add_ln31_reg_771[13]_i_1_n_5 ),
        .D(add_ln31_fu_502_p2[12]),
        .Q(add_ln31_reg_771[12]),
        .R(1'b0));
  FDRE \add_ln31_reg_771_reg[13] 
       (.C(ap_clk),
        .CE(\add_ln31_reg_771[13]_i_1_n_5 ),
        .D(add_ln31_fu_502_p2[13]),
        .Q(add_ln31_reg_771[13]),
        .R(1'b0));
  CARRY4 \add_ln31_reg_771_reg[13]_i_2 
       (.CI(\add_ln31_reg_771_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln31_reg_771_reg[13]_i_2_CO_UNCONNECTED [3:1],\add_ln31_reg_771_reg[13]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln31_reg_771_reg[13]_i_2_O_UNCONNECTED [3:2],add_ln31_fu_502_p2[13:12]}),
        .S({1'b0,1'b0,i_count_1_reg_256[13:12]}));
  FDRE \add_ln31_reg_771_reg[1] 
       (.C(ap_clk),
        .CE(\add_ln31_reg_771[13]_i_1_n_5 ),
        .D(add_ln31_fu_502_p2[1]),
        .Q(add_ln31_reg_771[1]),
        .R(1'b0));
  FDRE \add_ln31_reg_771_reg[2] 
       (.C(ap_clk),
        .CE(\add_ln31_reg_771[13]_i_1_n_5 ),
        .D(add_ln31_fu_502_p2[2]),
        .Q(add_ln31_reg_771[2]),
        .R(1'b0));
  FDRE \add_ln31_reg_771_reg[3] 
       (.C(ap_clk),
        .CE(\add_ln31_reg_771[13]_i_1_n_5 ),
        .D(add_ln31_fu_502_p2[3]),
        .Q(add_ln31_reg_771[3]),
        .R(1'b0));
  CARRY4 \add_ln31_reg_771_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln31_reg_771_reg[3]_i_1_n_5 ,\add_ln31_reg_771_reg[3]_i_1_n_6 ,\add_ln31_reg_771_reg[3]_i_1_n_7 ,\add_ln31_reg_771_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({zext_ln13_2_reg_682[3],1'b1,zext_ln13_2_reg_682[1:0]}),
        .O(add_ln31_fu_502_p2[3:0]),
        .S({\add_ln31_reg_771[3]_i_2_n_5 ,\add_ln31_reg_771[3]_i_3_n_5 ,\add_ln31_reg_771[3]_i_4_n_5 ,\add_ln31_reg_771[3]_i_5_n_5 }));
  FDRE \add_ln31_reg_771_reg[4] 
       (.C(ap_clk),
        .CE(\add_ln31_reg_771[13]_i_1_n_5 ),
        .D(add_ln31_fu_502_p2[4]),
        .Q(add_ln31_reg_771[4]),
        .R(1'b0));
  FDRE \add_ln31_reg_771_reg[5] 
       (.C(ap_clk),
        .CE(\add_ln31_reg_771[13]_i_1_n_5 ),
        .D(add_ln31_fu_502_p2[5]),
        .Q(add_ln31_reg_771[5]),
        .R(1'b0));
  FDRE \add_ln31_reg_771_reg[6] 
       (.C(ap_clk),
        .CE(\add_ln31_reg_771[13]_i_1_n_5 ),
        .D(add_ln31_fu_502_p2[6]),
        .Q(add_ln31_reg_771[6]),
        .R(1'b0));
  FDRE \add_ln31_reg_771_reg[7] 
       (.C(ap_clk),
        .CE(\add_ln31_reg_771[13]_i_1_n_5 ),
        .D(add_ln31_fu_502_p2[7]),
        .Q(add_ln31_reg_771[7]),
        .R(1'b0));
  CARRY4 \add_ln31_reg_771_reg[7]_i_1 
       (.CI(\add_ln31_reg_771_reg[3]_i_1_n_5 ),
        .CO({\add_ln31_reg_771_reg[7]_i_1_n_5 ,\add_ln31_reg_771_reg[7]_i_1_n_6 ,\add_ln31_reg_771_reg[7]_i_1_n_7 ,\add_ln31_reg_771_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,zext_ln13_2_reg_682[4]}),
        .O(add_ln31_fu_502_p2[7:4]),
        .S({i_count_1_reg_256[7:5],\add_ln31_reg_771[7]_i_2_n_5 }));
  FDRE \add_ln31_reg_771_reg[8] 
       (.C(ap_clk),
        .CE(\add_ln31_reg_771[13]_i_1_n_5 ),
        .D(add_ln31_fu_502_p2[8]),
        .Q(add_ln31_reg_771[8]),
        .R(1'b0));
  FDRE \add_ln31_reg_771_reg[9] 
       (.C(ap_clk),
        .CE(\add_ln31_reg_771[13]_i_1_n_5 ),
        .D(add_ln31_fu_502_p2[9]),
        .Q(add_ln31_reg_771[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln40_reg_810[0]_i_1 
       (.I0(\o_count_reg_234_reg_n_5_[0] ),
        .O(add_ln40_fu_549_p2[0]));
  FDRE \add_ln40_reg_810_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln40_fu_549_p2[0]),
        .Q(add_ln40_reg_810[0]),
        .R(1'b0));
  FDRE \add_ln40_reg_810_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln40_fu_549_p2[10]),
        .Q(add_ln40_reg_810[10]),
        .R(1'b0));
  FDRE \add_ln40_reg_810_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln40_fu_549_p2[11]),
        .Q(add_ln40_reg_810[11]),
        .R(1'b0));
  FDRE \add_ln40_reg_810_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln40_fu_549_p2[12]),
        .Q(add_ln40_reg_810[12]),
        .R(1'b0));
  CARRY4 \add_ln40_reg_810_reg[12]_i_1 
       (.CI(\add_ln40_reg_810_reg[8]_i_1_n_5 ),
        .CO({\add_ln40_reg_810_reg[12]_i_1_n_5 ,\add_ln40_reg_810_reg[12]_i_1_n_6 ,\add_ln40_reg_810_reg[12]_i_1_n_7 ,\add_ln40_reg_810_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_fu_549_p2[12:9]),
        .S({\o_count_reg_234_reg_n_5_[12] ,\o_count_reg_234_reg_n_5_[11] ,\o_count_reg_234_reg_n_5_[10] ,\o_count_reg_234_reg_n_5_[9] }));
  FDRE \add_ln40_reg_810_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln40_fu_549_p2[13]),
        .Q(add_ln40_reg_810[13]),
        .R(1'b0));
  CARRY4 \add_ln40_reg_810_reg[13]_i_1 
       (.CI(\add_ln40_reg_810_reg[12]_i_1_n_5 ),
        .CO(\NLW_add_ln40_reg_810_reg[13]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln40_reg_810_reg[13]_i_1_O_UNCONNECTED [3:1],add_ln40_fu_549_p2[13]}),
        .S({1'b0,1'b0,1'b0,\o_count_reg_234_reg_n_5_[13] }));
  FDRE \add_ln40_reg_810_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln40_fu_549_p2[1]),
        .Q(add_ln40_reg_810[1]),
        .R(1'b0));
  FDRE \add_ln40_reg_810_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln40_fu_549_p2[2]),
        .Q(add_ln40_reg_810[2]),
        .R(1'b0));
  FDRE \add_ln40_reg_810_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln40_fu_549_p2[3]),
        .Q(add_ln40_reg_810[3]),
        .R(1'b0));
  FDRE \add_ln40_reg_810_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln40_fu_549_p2[4]),
        .Q(add_ln40_reg_810[4]),
        .R(1'b0));
  CARRY4 \add_ln40_reg_810_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln40_reg_810_reg[4]_i_1_n_5 ,\add_ln40_reg_810_reg[4]_i_1_n_6 ,\add_ln40_reg_810_reg[4]_i_1_n_7 ,\add_ln40_reg_810_reg[4]_i_1_n_8 }),
        .CYINIT(\o_count_reg_234_reg_n_5_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_fu_549_p2[4:1]),
        .S({\o_count_reg_234_reg_n_5_[4] ,\o_count_reg_234_reg_n_5_[3] ,\o_count_reg_234_reg_n_5_[2] ,\o_count_reg_234_reg_n_5_[1] }));
  FDRE \add_ln40_reg_810_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln40_fu_549_p2[5]),
        .Q(add_ln40_reg_810[5]),
        .R(1'b0));
  FDRE \add_ln40_reg_810_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln40_fu_549_p2[6]),
        .Q(add_ln40_reg_810[6]),
        .R(1'b0));
  FDRE \add_ln40_reg_810_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln40_fu_549_p2[7]),
        .Q(add_ln40_reg_810[7]),
        .R(1'b0));
  FDRE \add_ln40_reg_810_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln40_fu_549_p2[8]),
        .Q(add_ln40_reg_810[8]),
        .R(1'b0));
  CARRY4 \add_ln40_reg_810_reg[8]_i_1 
       (.CI(\add_ln40_reg_810_reg[4]_i_1_n_5 ),
        .CO({\add_ln40_reg_810_reg[8]_i_1_n_5 ,\add_ln40_reg_810_reg[8]_i_1_n_6 ,\add_ln40_reg_810_reg[8]_i_1_n_7 ,\add_ln40_reg_810_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_fu_549_p2[8:5]),
        .S({\o_count_reg_234_reg_n_5_[8] ,\o_count_reg_234_reg_n_5_[7] ,\o_count_reg_234_reg_n_5_[6] ,\o_count_reg_234_reg_n_5_[5] }));
  FDRE \add_ln40_reg_810_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln40_fu_549_p2[9]),
        .Q(add_ln40_reg_810[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h7444)) 
    \ap_CS_fsm[0]_i_1__7 
       (.I0(grp_padding2d_fix16_fu_527_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(ap_CS_fsm_state6),
        .I3(grp_padding2d_fix16_fu_527_ap_ready),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'h0A0A0800)) 
    \ap_CS_fsm[10]_i_1__0 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_enable_reg_pp1_iter1_reg_n_5),
        .I3(ap_condition_pp1_exit_iter0_state10),
        .I4(ap_enable_reg_pp1_iter2),
        .O(\ap_CS_fsm[10]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'hFF0BFF00)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(grp_padding2d_fix16_fu_527_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_padding2d_fix16_fu_527_ap_ready),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(ap_NS_fsm1),
        .I1(ap_CS_fsm_state9),
        .I2(ap_NS_fsm16_out),
        .I3(ap_CS_fsm_state15),
        .O(ap_NS_fsm[12]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'hF400)) 
    \ap_CS_fsm[12]_i_1__0 
       (.I0(grp_padding2d_fix16_fu_527_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_padding2d_fix16_fu_527_ap_ready),
        .I3(Q[4]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[13]_i_1__0 
       (.I0(ap_CS_fsm_state15),
        .I1(ap_NS_fsm16_out),
        .O(\ap_CS_fsm[13]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'h28AAAAAAAAAA28AA)) 
    \ap_CS_fsm[13]_i_2 
       (.I0(ap_CS_fsm_state15),
        .I1(o_count_5_reg_299_reg[4]),
        .I2(indvars_iv_reg_159_reg[4]),
        .I3(\ap_CS_fsm[13]_i_3_n_5 ),
        .I4(indvars_iv_reg_159_reg[3]),
        .I5(o_count_5_reg_299_reg[3]),
        .O(ap_NS_fsm16_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[13]_i_3 
       (.I0(o_count_5_reg_299_reg[0]),
        .I1(indvars_iv_reg_159_reg[0]),
        .I2(indvars_iv_reg_159_reg[2]),
        .I3(o_count_5_reg_299_reg[2]),
        .I4(indvars_iv_reg_159_reg[1]),
        .I5(o_count_5_reg_299_reg[1]),
        .O(\ap_CS_fsm[13]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'hFF0BFF00)) 
    \ap_CS_fsm[19]_i_1 
       (.I0(grp_padding2d_fix16_fu_527_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_padding2d_fix16_fu_527_ap_ready),
        .I3(Q[5]),
        .I4(Q[6]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_1__7 
       (.I0(\ap_CS_fsm[1]_i_2__0_n_5 ),
        .I1(\ap_CS_fsm[1]_i_3_n_5 ),
        .I2(ap_CS_fsm_state8),
        .I3(ap_CS_fsm_state9),
        .I4(ap_CS_fsm_state6),
        .I5(ap_CS_fsm_state7),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(CEA2),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_CS_fsm_state15),
        .I5(ap_CS_fsm_state14),
        .O(\ap_CS_fsm[1]_i_2__0_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_state5),
        .I2(grp_padding2d_fix16_fu_527_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(ap_CS_fsm_state3),
        .O(\ap_CS_fsm[1]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'hF400)) 
    \ap_CS_fsm[20]_i_1 
       (.I0(grp_padding2d_fix16_fu_527_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_padding2d_fix16_fu_527_ap_ready),
        .I3(Q[6]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'hFF0BFF00)) 
    \ap_CS_fsm[27]_i_1 
       (.I0(grp_padding2d_fix16_fu_527_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_padding2d_fix16_fu_527_ap_ready),
        .I3(Q[7]),
        .I4(Q[8]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'hF400)) 
    \ap_CS_fsm[28]_i_1 
       (.I0(grp_padding2d_fix16_fu_527_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_padding2d_fix16_fu_527_ap_ready),
        .I3(Q[8]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'hFF0BFF00)) 
    \ap_CS_fsm[35]_i_1 
       (.I0(grp_padding2d_fix16_fu_527_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_padding2d_fix16_fu_527_ap_ready),
        .I3(Q[9]),
        .I4(Q[10]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'hF400)) 
    \ap_CS_fsm[36]_i_1 
       (.I0(grp_padding2d_fix16_fu_527_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_padding2d_fix16_fu_527_ap_ready),
        .I3(Q[10]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'hFF0BFF00)) 
    \ap_CS_fsm[3]_i_1__7 
       (.I0(grp_padding2d_fix16_fu_527_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_padding2d_fix16_fu_527_ap_ready),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'hF400)) 
    \ap_CS_fsm[4]_i_1__7 
       (.I0(grp_padding2d_fix16_fu_527_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_padding2d_fix16_fu_527_ap_ready),
        .I3(Q[1]),
        .O(D[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[5]_i_1__2 
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state16),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h7444)) 
    \ap_CS_fsm[6]_i_1__2 
       (.I0(grp_padding2d_fix16_fu_527_ap_ready),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state7),
        .I3(ap_NS_fsm14_out),
        .O(ap_NS_fsm[6]));
  LUT4 #(
    .INIT(16'h8008)) 
    \ap_CS_fsm[6]_i_2 
       (.I0(ap_CS_fsm_state6),
        .I1(\o_count_1_reg_224[0]_i_3_n_5 ),
        .I2(trunc_ln13_2_reg_729[3]),
        .I3(depth_0_reg_213[3]),
        .O(grp_padding2d_fix16_fu_527_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[7]_i_1__0 
       (.I0(ap_CS_fsm_state7),
        .I1(ap_NS_fsm14_out),
        .O(\ap_CS_fsm[7]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'h28AAAAAAAAAA28AA)) 
    \ap_CS_fsm[7]_i_2 
       (.I0(ap_CS_fsm_state7),
        .I1(o_count_1_reg_224_reg[4]),
        .I2(indvars_iv2_reg_149_reg[4]),
        .I3(\ap_CS_fsm[7]_i_3_n_5 ),
        .I4(indvars_iv2_reg_149_reg[3]),
        .I5(o_count_1_reg_224_reg[3]),
        .O(ap_NS_fsm14_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[7]_i_3 
       (.I0(o_count_1_reg_224_reg[0]),
        .I1(indvars_iv2_reg_149_reg[0]),
        .I2(indvars_iv2_reg_149_reg[2]),
        .I3(o_count_1_reg_224_reg[2]),
        .I4(indvars_iv2_reg_149_reg[1]),
        .I5(o_count_1_reg_224_reg[1]),
        .O(\ap_CS_fsm[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_state14),
        .O(o_count_reg_234));
  LUT4 #(
    .INIT(16'h7444)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(ap_NS_fsm1),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(\ap_CS_fsm[9]_i_2_n_5 ),
        .O(ap_NS_fsm[9]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'hF1F5)) 
    \ap_CS_fsm[9]_i_2 
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(ap_condition_pp1_exit_iter0_state10),
        .I2(ap_enable_reg_pp1_iter1_reg_n_5),
        .I3(ap_enable_reg_pp1_iter0),
        .O(\ap_CS_fsm[9]_i_2_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[10]_i_1__0_n_5 ),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state13),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[13]_i_1__0_n_5 ),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(CEA2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(CEA2),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state4),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[7]_i_1__0_n_5 ),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(o_count_reg_234),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_enable_reg_pp1_iter0_i_1__3
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(\add_ln31_reg_771[13]_i_1_n_5 ),
        .I2(ap_rst_n),
        .I3(ap_condition_pp1_exit_iter0_state10),
        .I4(ap_CS_fsm_pp1_stage0),
        .O(ap_enable_reg_pp1_iter0_i_1__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1__3_n_5),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h08)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_rst_n),
        .I2(ap_condition_pp1_exit_iter0_state10),
        .O(ap_enable_reg_pp1_iter1_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1_n_5),
        .Q(ap_enable_reg_pp1_iter1_reg_n_5),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_reg_n_5),
        .Q(ap_enable_reg_pp1_iter2),
        .R(ap_rst_n_inv));
  FDRE \depth_0_reg_213_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(depth_reg_738[0]),
        .Q(depth_0_reg_213[0]),
        .R(ap_CS_fsm_state5));
  FDRE \depth_0_reg_213_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(depth_reg_738[1]),
        .Q(depth_0_reg_213[1]),
        .R(ap_CS_fsm_state5));
  FDRE \depth_0_reg_213_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(depth_reg_738[2]),
        .Q(depth_0_reg_213[2]),
        .R(ap_CS_fsm_state5));
  FDRE \depth_0_reg_213_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(depth_reg_738[3]),
        .Q(depth_0_reg_213[3]),
        .R(ap_CS_fsm_state5));
  FDRE \depth_0_reg_213_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(depth_reg_738[4]),
        .Q(depth_0_reg_213[4]),
        .R(ap_CS_fsm_state5));
  LUT1 #(
    .INIT(2'h1)) 
    \depth_reg_738[0]_i_1 
       (.I0(depth_0_reg_213[0]),
        .O(depth_fu_449_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \depth_reg_738[1]_i_1 
       (.I0(depth_0_reg_213[0]),
        .I1(depth_0_reg_213[1]),
        .O(depth_fu_449_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \depth_reg_738[2]_i_1 
       (.I0(depth_0_reg_213[0]),
        .I1(depth_0_reg_213[1]),
        .I2(depth_0_reg_213[2]),
        .O(depth_fu_449_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \depth_reg_738[3]_i_1 
       (.I0(depth_0_reg_213[1]),
        .I1(depth_0_reg_213[0]),
        .I2(depth_0_reg_213[2]),
        .I3(depth_0_reg_213[3]),
        .O(depth_fu_449_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \depth_reg_738[4]_i_1 
       (.I0(depth_0_reg_213[2]),
        .I1(depth_0_reg_213[0]),
        .I2(depth_0_reg_213[1]),
        .I3(depth_0_reg_213[3]),
        .I4(depth_0_reg_213[4]),
        .O(depth_fu_449_p2[4]));
  FDRE \depth_reg_738_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(depth_fu_449_p2[0]),
        .Q(depth_reg_738[0]),
        .R(1'b0));
  FDRE \depth_reg_738_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(depth_fu_449_p2[1]),
        .Q(depth_reg_738[1]),
        .R(1'b0));
  FDRE \depth_reg_738_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(depth_fu_449_p2[2]),
        .Q(depth_reg_738[2]),
        .R(1'b0));
  FDRE \depth_reg_738_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(depth_fu_449_p2[3]),
        .Q(depth_reg_738[3]),
        .R(1'b0));
  FDRE \depth_reg_738_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(depth_fu_449_p2[4]),
        .Q(depth_reg_738[4]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_35_reg_649[0]_i_1 
       (.I0(trunc_ln13_reg_611[0]),
        .O(empty_35_fu_347_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \empty_35_reg_649[1]_i_1 
       (.I0(trunc_ln13_reg_611[1]),
        .I1(trunc_ln13_reg_611[0]),
        .O(empty_35_fu_347_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \empty_35_reg_649[2]_i_1 
       (.I0(trunc_ln13_reg_611[1]),
        .I1(trunc_ln13_reg_611[0]),
        .O(empty_35_fu_347_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \empty_35_reg_649[3]_i_1 
       (.I0(trunc_ln13_reg_611[1]),
        .I1(trunc_ln13_reg_611[0]),
        .I2(trunc_ln13_reg_611[3]),
        .O(empty_35_fu_347_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \empty_35_reg_649[4]_i_1 
       (.I0(trunc_ln13_reg_611[0]),
        .I1(trunc_ln13_reg_611[1]),
        .I2(trunc_ln13_reg_611[3]),
        .I3(trunc_ln13_reg_611[4]),
        .O(empty_35_fu_347_p2[4]));
  FDRE \empty_35_reg_649_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(empty_35_fu_347_p2[0]),
        .Q(empty_35_reg_649[0]),
        .R(1'b0));
  FDRE \empty_35_reg_649_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(empty_35_fu_347_p2[1]),
        .Q(empty_35_reg_649[1]),
        .R(1'b0));
  FDRE \empty_35_reg_649_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(empty_35_fu_347_p2[2]),
        .Q(empty_35_reg_649[2]),
        .R(1'b0));
  FDRE \empty_35_reg_649_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(empty_35_fu_347_p2[3]),
        .Q(empty_35_reg_649[3]),
        .R(1'b0));
  FDRE \empty_35_reg_649_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(empty_35_fu_347_p2[4]),
        .Q(empty_35_reg_649[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \empty_36_reg_664[1]_i_1 
       (.I0(trunc_ln13_reg_611[0]),
        .I1(trunc_ln13_reg_611[1]),
        .O(empty_36_fu_357_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \empty_36_reg_664[2]_i_1 
       (.I0(trunc_ln13_reg_611[0]),
        .I1(trunc_ln13_reg_611[1]),
        .O(empty_36_fu_357_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \empty_36_reg_664[3]_i_1 
       (.I0(trunc_ln13_reg_611[0]),
        .I1(trunc_ln13_reg_611[1]),
        .I2(trunc_ln13_reg_611[3]),
        .O(empty_36_fu_357_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \empty_36_reg_664[4]_i_1 
       (.I0(trunc_ln13_reg_611[1]),
        .I1(trunc_ln13_reg_611[0]),
        .I2(trunc_ln13_reg_611[3]),
        .I3(trunc_ln13_reg_611[4]),
        .O(empty_36_fu_357_p2[4]));
  FDRE \empty_36_reg_664_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_347_p2[0]),
        .Q(empty_36_reg_664[0]),
        .R(1'b0));
  FDRE \empty_36_reg_664_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_36_fu_357_p2[1]),
        .Q(empty_36_reg_664[1]),
        .R(1'b0));
  FDRE \empty_36_reg_664_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_36_fu_357_p2[2]),
        .Q(empty_36_reg_664[2]),
        .R(1'b0));
  FDRE \empty_36_reg_664_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_36_fu_357_p2[3]),
        .Q(empty_36_reg_664[3]),
        .R(1'b0));
  FDRE \empty_36_reg_664_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_36_fu_357_p2[4]),
        .Q(empty_36_reg_664[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    grp_padding2d_fix16_fu_527_ap_start_reg_i_1
       (.I0(grp_padding2d_fix16_fu_527_ap_ready),
        .I1(grp_padding2d_fix16_fu_527_ap_start_reg0),
        .I2(grp_padding2d_fix16_fu_527_ap_start_reg),
        .O(grp_padding2d_fix16_fu_527_ap_start_reg_reg));
  FDRE \height_0_reg_267_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(height_reg_766[0]),
        .Q(height_0_reg_267[0]),
        .R(ap_CS_fsm_state8));
  FDRE \height_0_reg_267_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(height_reg_766[1]),
        .Q(height_0_reg_267[1]),
        .R(ap_CS_fsm_state8));
  FDRE \height_0_reg_267_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(height_reg_766[2]),
        .Q(height_0_reg_267[2]),
        .R(ap_CS_fsm_state8));
  FDRE \height_0_reg_267_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(height_reg_766[3]),
        .Q(height_0_reg_267[3]),
        .R(ap_CS_fsm_state8));
  FDRE \height_0_reg_267_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(height_reg_766[4]),
        .Q(height_0_reg_267[4]),
        .R(ap_CS_fsm_state8));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \height_reg_766[0]_i_1 
       (.I0(height_0_reg_267[0]),
        .O(height_fu_496_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \height_reg_766[1]_i_1 
       (.I0(height_0_reg_267[0]),
        .I1(height_0_reg_267[1]),
        .O(height_fu_496_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \height_reg_766[2]_i_1 
       (.I0(height_0_reg_267[0]),
        .I1(height_0_reg_267[1]),
        .I2(height_0_reg_267[2]),
        .O(height_fu_496_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \height_reg_766[3]_i_1 
       (.I0(height_0_reg_267[1]),
        .I1(height_0_reg_267[0]),
        .I2(height_0_reg_267[2]),
        .I3(height_0_reg_267[3]),
        .O(height_fu_496_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \height_reg_766[4]_i_1 
       (.I0(height_0_reg_267[2]),
        .I1(height_0_reg_267[0]),
        .I2(height_0_reg_267[1]),
        .I3(height_0_reg_267[3]),
        .I4(height_0_reg_267[4]),
        .O(height_fu_496_p2[4]));
  FDRE \height_reg_766_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(height_fu_496_p2[0]),
        .Q(height_reg_766[0]),
        .R(1'b0));
  FDRE \height_reg_766_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(height_fu_496_p2[1]),
        .Q(height_reg_766[1]),
        .R(1'b0));
  FDRE \height_reg_766_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(height_fu_496_p2[2]),
        .Q(height_reg_766[2]),
        .R(1'b0));
  FDRE \height_reg_766_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(height_fu_496_p2[3]),
        .Q(height_reg_766[3]),
        .R(1'b0));
  FDRE \height_reg_766_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(height_fu_496_p2[4]),
        .Q(height_reg_766[4]),
        .R(1'b0));
  FDRE \i_count_0_reg_201_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_count_reg_751[0]),
        .Q(i_count_0_reg_201[0]),
        .R(ap_CS_fsm_state5));
  FDRE \i_count_0_reg_201_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_count_reg_751[10]),
        .Q(i_count_0_reg_201[10]),
        .R(ap_CS_fsm_state5));
  FDRE \i_count_0_reg_201_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_count_reg_751[11]),
        .Q(i_count_0_reg_201[11]),
        .R(ap_CS_fsm_state5));
  FDRE \i_count_0_reg_201_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_count_reg_751[12]),
        .Q(i_count_0_reg_201[12]),
        .R(ap_CS_fsm_state5));
  FDRE \i_count_0_reg_201_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_count_reg_751[13]),
        .Q(i_count_0_reg_201[13]),
        .R(ap_CS_fsm_state5));
  FDRE \i_count_0_reg_201_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_count_reg_751[1]),
        .Q(i_count_0_reg_201[1]),
        .R(ap_CS_fsm_state5));
  FDRE \i_count_0_reg_201_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_count_reg_751[2]),
        .Q(i_count_0_reg_201[2]),
        .R(ap_CS_fsm_state5));
  FDRE \i_count_0_reg_201_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_count_reg_751[3]),
        .Q(i_count_0_reg_201[3]),
        .R(ap_CS_fsm_state5));
  FDRE \i_count_0_reg_201_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_count_reg_751[4]),
        .Q(i_count_0_reg_201[4]),
        .R(ap_CS_fsm_state5));
  FDRE \i_count_0_reg_201_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_count_reg_751[5]),
        .Q(i_count_0_reg_201[5]),
        .R(ap_CS_fsm_state5));
  FDRE \i_count_0_reg_201_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_count_reg_751[6]),
        .Q(i_count_0_reg_201[6]),
        .R(ap_CS_fsm_state5));
  FDRE \i_count_0_reg_201_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_count_reg_751[7]),
        .Q(i_count_0_reg_201[7]),
        .R(ap_CS_fsm_state5));
  FDRE \i_count_0_reg_201_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_count_reg_751[8]),
        .Q(i_count_0_reg_201[8]),
        .R(ap_CS_fsm_state5));
  FDRE \i_count_0_reg_201_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_count_reg_751[9]),
        .Q(i_count_0_reg_201[9]),
        .R(ap_CS_fsm_state5));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_256[0]_i_1 
       (.I0(i_count_0_reg_201[0]),
        .I1(add_ln31_reg_771[0]),
        .I2(ap_CS_fsm_state8),
        .O(\i_count_1_reg_256[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_256[10]_i_1 
       (.I0(i_count_0_reg_201[10]),
        .I1(add_ln31_reg_771[10]),
        .I2(ap_CS_fsm_state8),
        .O(\i_count_1_reg_256[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_256[11]_i_1 
       (.I0(i_count_0_reg_201[11]),
        .I1(add_ln31_reg_771[11]),
        .I2(ap_CS_fsm_state8),
        .O(\i_count_1_reg_256[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_256[12]_i_1 
       (.I0(i_count_0_reg_201[12]),
        .I1(add_ln31_reg_771[12]),
        .I2(ap_CS_fsm_state8),
        .O(\i_count_1_reg_256[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_256[13]_i_1 
       (.I0(i_count_0_reg_201[13]),
        .I1(add_ln31_reg_771[13]),
        .I2(ap_CS_fsm_state8),
        .O(\i_count_1_reg_256[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_256[1]_i_1 
       (.I0(i_count_0_reg_201[1]),
        .I1(add_ln31_reg_771[1]),
        .I2(ap_CS_fsm_state8),
        .O(\i_count_1_reg_256[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_256[2]_i_1 
       (.I0(i_count_0_reg_201[2]),
        .I1(add_ln31_reg_771[2]),
        .I2(ap_CS_fsm_state8),
        .O(\i_count_1_reg_256[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_256[3]_i_1 
       (.I0(i_count_0_reg_201[3]),
        .I1(add_ln31_reg_771[3]),
        .I2(ap_CS_fsm_state8),
        .O(\i_count_1_reg_256[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_256[4]_i_1 
       (.I0(i_count_0_reg_201[4]),
        .I1(add_ln31_reg_771[4]),
        .I2(ap_CS_fsm_state8),
        .O(\i_count_1_reg_256[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_256[5]_i_1 
       (.I0(i_count_0_reg_201[5]),
        .I1(add_ln31_reg_771[5]),
        .I2(ap_CS_fsm_state8),
        .O(\i_count_1_reg_256[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_256[6]_i_1 
       (.I0(i_count_0_reg_201[6]),
        .I1(add_ln31_reg_771[6]),
        .I2(ap_CS_fsm_state8),
        .O(\i_count_1_reg_256[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_256[7]_i_1 
       (.I0(i_count_0_reg_201[7]),
        .I1(add_ln31_reg_771[7]),
        .I2(ap_CS_fsm_state8),
        .O(\i_count_1_reg_256[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_256[8]_i_1 
       (.I0(i_count_0_reg_201[8]),
        .I1(add_ln31_reg_771[8]),
        .I2(ap_CS_fsm_state8),
        .O(\i_count_1_reg_256[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \i_count_1_reg_256[9]_i_1 
       (.I0(i_count_0_reg_201[9]),
        .I1(add_ln31_reg_771[9]),
        .I2(ap_CS_fsm_state8),
        .O(\i_count_1_reg_256[9]_i_1_n_5 ));
  FDRE \i_count_1_reg_256_reg[0] 
       (.C(ap_clk),
        .CE(o_count_reg_234),
        .D(\i_count_1_reg_256[0]_i_1_n_5 ),
        .Q(i_count_1_reg_256[0]),
        .R(1'b0));
  FDRE \i_count_1_reg_256_reg[10] 
       (.C(ap_clk),
        .CE(o_count_reg_234),
        .D(\i_count_1_reg_256[10]_i_1_n_5 ),
        .Q(i_count_1_reg_256[10]),
        .R(1'b0));
  FDRE \i_count_1_reg_256_reg[11] 
       (.C(ap_clk),
        .CE(o_count_reg_234),
        .D(\i_count_1_reg_256[11]_i_1_n_5 ),
        .Q(i_count_1_reg_256[11]),
        .R(1'b0));
  FDRE \i_count_1_reg_256_reg[12] 
       (.C(ap_clk),
        .CE(o_count_reg_234),
        .D(\i_count_1_reg_256[12]_i_1_n_5 ),
        .Q(i_count_1_reg_256[12]),
        .R(1'b0));
  FDRE \i_count_1_reg_256_reg[13] 
       (.C(ap_clk),
        .CE(o_count_reg_234),
        .D(\i_count_1_reg_256[13]_i_1_n_5 ),
        .Q(i_count_1_reg_256[13]),
        .R(1'b0));
  FDRE \i_count_1_reg_256_reg[1] 
       (.C(ap_clk),
        .CE(o_count_reg_234),
        .D(\i_count_1_reg_256[1]_i_1_n_5 ),
        .Q(i_count_1_reg_256[1]),
        .R(1'b0));
  FDRE \i_count_1_reg_256_reg[2] 
       (.C(ap_clk),
        .CE(o_count_reg_234),
        .D(\i_count_1_reg_256[2]_i_1_n_5 ),
        .Q(i_count_1_reg_256[2]),
        .R(1'b0));
  FDRE \i_count_1_reg_256_reg[3] 
       (.C(ap_clk),
        .CE(o_count_reg_234),
        .D(\i_count_1_reg_256[3]_i_1_n_5 ),
        .Q(i_count_1_reg_256[3]),
        .R(1'b0));
  FDRE \i_count_1_reg_256_reg[4] 
       (.C(ap_clk),
        .CE(o_count_reg_234),
        .D(\i_count_1_reg_256[4]_i_1_n_5 ),
        .Q(i_count_1_reg_256[4]),
        .R(1'b0));
  FDRE \i_count_1_reg_256_reg[5] 
       (.C(ap_clk),
        .CE(o_count_reg_234),
        .D(\i_count_1_reg_256[5]_i_1_n_5 ),
        .Q(i_count_1_reg_256[5]),
        .R(1'b0));
  FDRE \i_count_1_reg_256_reg[6] 
       (.C(ap_clk),
        .CE(o_count_reg_234),
        .D(\i_count_1_reg_256[6]_i_1_n_5 ),
        .Q(i_count_1_reg_256[6]),
        .R(1'b0));
  FDRE \i_count_1_reg_256_reg[7] 
       (.C(ap_clk),
        .CE(o_count_reg_234),
        .D(\i_count_1_reg_256[7]_i_1_n_5 ),
        .Q(i_count_1_reg_256[7]),
        .R(1'b0));
  FDRE \i_count_1_reg_256_reg[8] 
       (.C(ap_clk),
        .CE(o_count_reg_234),
        .D(\i_count_1_reg_256[8]_i_1_n_5 ),
        .Q(i_count_1_reg_256[8]),
        .R(1'b0));
  FDRE \i_count_1_reg_256_reg[9] 
       (.C(ap_clk),
        .CE(o_count_reg_234),
        .D(\i_count_1_reg_256[9]_i_1_n_5 ),
        .Q(i_count_1_reg_256[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCCCC5CCC)) 
    \i_count_2_reg_289[0]_i_1 
       (.I0(input_r_address0[0]),
        .I1(i_count_1_reg_256[0]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_condition_pp1_exit_iter0_state10),
        .O(\i_count_2_reg_289[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_289[10]_i_1 
       (.I0(add_ln31_1_fu_522_p2[10]),
        .I1(i_count_1_reg_256[10]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_condition_pp1_exit_iter0_state10),
        .O(\i_count_2_reg_289[10]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_289[11]_i_1 
       (.I0(add_ln31_1_fu_522_p2[11]),
        .I1(i_count_1_reg_256[11]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_condition_pp1_exit_iter0_state10),
        .O(\i_count_2_reg_289[11]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_289[12]_i_1 
       (.I0(add_ln31_1_fu_522_p2[12]),
        .I1(i_count_1_reg_256[12]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_condition_pp1_exit_iter0_state10),
        .O(\i_count_2_reg_289[12]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \i_count_2_reg_289[13]_i_1 
       (.I0(ap_condition_pp1_exit_iter0_state10),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(\add_ln31_reg_771[13]_i_1_n_5 ),
        .O(\i_count_2_reg_289[13]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_289[13]_i_2 
       (.I0(add_ln31_1_fu_522_p2[13]),
        .I1(i_count_1_reg_256[13]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_condition_pp1_exit_iter0_state10),
        .O(\i_count_2_reg_289[13]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_289[1]_i_1 
       (.I0(add_ln31_1_fu_522_p2[1]),
        .I1(i_count_1_reg_256[1]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_condition_pp1_exit_iter0_state10),
        .O(\i_count_2_reg_289[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_289[2]_i_1 
       (.I0(add_ln31_1_fu_522_p2[2]),
        .I1(i_count_1_reg_256[2]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_condition_pp1_exit_iter0_state10),
        .O(\i_count_2_reg_289[2]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_289[3]_i_1 
       (.I0(add_ln31_1_fu_522_p2[3]),
        .I1(i_count_1_reg_256[3]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_condition_pp1_exit_iter0_state10),
        .O(\i_count_2_reg_289[3]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_289[4]_i_1 
       (.I0(add_ln31_1_fu_522_p2[4]),
        .I1(i_count_1_reg_256[4]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_condition_pp1_exit_iter0_state10),
        .O(\i_count_2_reg_289[4]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_289[5]_i_1 
       (.I0(add_ln31_1_fu_522_p2[5]),
        .I1(i_count_1_reg_256[5]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_condition_pp1_exit_iter0_state10),
        .O(\i_count_2_reg_289[5]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_289[6]_i_1 
       (.I0(add_ln31_1_fu_522_p2[6]),
        .I1(i_count_1_reg_256[6]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_condition_pp1_exit_iter0_state10),
        .O(\i_count_2_reg_289[6]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_289[7]_i_1 
       (.I0(add_ln31_1_fu_522_p2[7]),
        .I1(i_count_1_reg_256[7]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_condition_pp1_exit_iter0_state10),
        .O(\i_count_2_reg_289[7]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_289[8]_i_1 
       (.I0(add_ln31_1_fu_522_p2[8]),
        .I1(i_count_1_reg_256[8]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_condition_pp1_exit_iter0_state10),
        .O(\i_count_2_reg_289[8]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    \i_count_2_reg_289[9]_i_1 
       (.I0(add_ln31_1_fu_522_p2[9]),
        .I1(i_count_1_reg_256[9]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_condition_pp1_exit_iter0_state10),
        .O(\i_count_2_reg_289[9]_i_1_n_5 ));
  FDRE \i_count_2_reg_289_reg[0] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_289[13]_i_1_n_5 ),
        .D(\i_count_2_reg_289[0]_i_1_n_5 ),
        .Q(input_r_address0[0]),
        .R(1'b0));
  FDRE \i_count_2_reg_289_reg[10] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_289[13]_i_1_n_5 ),
        .D(\i_count_2_reg_289[10]_i_1_n_5 ),
        .Q(grp_padding2d_fix16_fu_527_input_r_address0[10]),
        .R(1'b0));
  FDRE \i_count_2_reg_289_reg[11] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_289[13]_i_1_n_5 ),
        .D(\i_count_2_reg_289[11]_i_1_n_5 ),
        .Q(grp_padding2d_fix16_fu_527_input_r_address0[11]),
        .R(1'b0));
  FDRE \i_count_2_reg_289_reg[12] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_289[13]_i_1_n_5 ),
        .D(\i_count_2_reg_289[12]_i_1_n_5 ),
        .Q(input_r_address0[10]),
        .R(1'b0));
  CARRY4 \i_count_2_reg_289_reg[12]_i_2 
       (.CI(\i_count_2_reg_289_reg[8]_i_2_n_5 ),
        .CO({\i_count_2_reg_289_reg[12]_i_2_n_5 ,\i_count_2_reg_289_reg[12]_i_2_n_6 ,\i_count_2_reg_289_reg[12]_i_2_n_7 ,\i_count_2_reg_289_reg[12]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln31_1_fu_522_p2[12:9]),
        .S({input_r_address0[10],grp_padding2d_fix16_fu_527_input_r_address0[11:10],input_r_address0[9]}));
  FDRE \i_count_2_reg_289_reg[13] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_289[13]_i_1_n_5 ),
        .D(\i_count_2_reg_289[13]_i_2_n_5 ),
        .Q(grp_padding2d_fix16_fu_527_input_r_address0[13]),
        .R(1'b0));
  CARRY4 \i_count_2_reg_289_reg[13]_i_3 
       (.CI(\i_count_2_reg_289_reg[12]_i_2_n_5 ),
        .CO(\NLW_i_count_2_reg_289_reg[13]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_count_2_reg_289_reg[13]_i_3_O_UNCONNECTED [3:1],add_ln31_1_fu_522_p2[13]}),
        .S({1'b0,1'b0,1'b0,grp_padding2d_fix16_fu_527_input_r_address0[13]}));
  FDRE \i_count_2_reg_289_reg[1] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_289[13]_i_1_n_5 ),
        .D(\i_count_2_reg_289[1]_i_1_n_5 ),
        .Q(input_r_address0[1]),
        .R(1'b0));
  FDRE \i_count_2_reg_289_reg[2] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_289[13]_i_1_n_5 ),
        .D(\i_count_2_reg_289[2]_i_1_n_5 ),
        .Q(input_r_address0[2]),
        .R(1'b0));
  FDRE \i_count_2_reg_289_reg[3] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_289[13]_i_1_n_5 ),
        .D(\i_count_2_reg_289[3]_i_1_n_5 ),
        .Q(input_r_address0[3]),
        .R(1'b0));
  FDRE \i_count_2_reg_289_reg[4] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_289[13]_i_1_n_5 ),
        .D(\i_count_2_reg_289[4]_i_1_n_5 ),
        .Q(input_r_address0[4]),
        .R(1'b0));
  CARRY4 \i_count_2_reg_289_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\i_count_2_reg_289_reg[4]_i_2_n_5 ,\i_count_2_reg_289_reg[4]_i_2_n_6 ,\i_count_2_reg_289_reg[4]_i_2_n_7 ,\i_count_2_reg_289_reg[4]_i_2_n_8 }),
        .CYINIT(input_r_address0[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln31_1_fu_522_p2[4:1]),
        .S(input_r_address0[4:1]));
  FDRE \i_count_2_reg_289_reg[5] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_289[13]_i_1_n_5 ),
        .D(\i_count_2_reg_289[5]_i_1_n_5 ),
        .Q(input_r_address0[5]),
        .R(1'b0));
  FDRE \i_count_2_reg_289_reg[6] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_289[13]_i_1_n_5 ),
        .D(\i_count_2_reg_289[6]_i_1_n_5 ),
        .Q(input_r_address0[6]),
        .R(1'b0));
  FDRE \i_count_2_reg_289_reg[7] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_289[13]_i_1_n_5 ),
        .D(\i_count_2_reg_289[7]_i_1_n_5 ),
        .Q(input_r_address0[7]),
        .R(1'b0));
  FDRE \i_count_2_reg_289_reg[8] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_289[13]_i_1_n_5 ),
        .D(\i_count_2_reg_289[8]_i_1_n_5 ),
        .Q(input_r_address0[8]),
        .R(1'b0));
  CARRY4 \i_count_2_reg_289_reg[8]_i_2 
       (.CI(\i_count_2_reg_289_reg[4]_i_2_n_5 ),
        .CO({\i_count_2_reg_289_reg[8]_i_2_n_5 ,\i_count_2_reg_289_reg[8]_i_2_n_6 ,\i_count_2_reg_289_reg[8]_i_2_n_7 ,\i_count_2_reg_289_reg[8]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln31_1_fu_522_p2[8:5]),
        .S(input_r_address0[8:5]));
  FDRE \i_count_2_reg_289_reg[9] 
       (.C(ap_clk),
        .CE(\i_count_2_reg_289[13]_i_1_n_5 ),
        .D(\i_count_2_reg_289[9]_i_1_n_5 ),
        .Q(input_r_address0[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_751[11]_i_2 
       (.I0(mul_ln13_reg_687[10]),
        .I1(i_count_0_reg_201[10]),
        .O(\i_count_reg_751[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_751[11]_i_3 
       (.I0(mul_ln13_reg_687[9]),
        .I1(i_count_0_reg_201[9]),
        .O(\i_count_reg_751[11]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_751[11]_i_4 
       (.I0(mul_ln13_reg_687[8]),
        .I1(i_count_0_reg_201[8]),
        .O(\i_count_reg_751[11]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_751[3]_i_2 
       (.I0(mul_ln13_reg_687[3]),
        .I1(i_count_0_reg_201[3]),
        .O(\i_count_reg_751[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_751[3]_i_3 
       (.I0(mul_ln13_reg_687[2]),
        .I1(i_count_0_reg_201[2]),
        .O(\i_count_reg_751[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_751[3]_i_4 
       (.I0(mul_ln13_reg_687[1]),
        .I1(i_count_0_reg_201[1]),
        .O(\i_count_reg_751[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_751[3]_i_5 
       (.I0(mul_ln13_reg_687[0]),
        .I1(i_count_0_reg_201[0]),
        .O(\i_count_reg_751[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_751[7]_i_2 
       (.I0(mul_ln13_reg_687[7]),
        .I1(i_count_0_reg_201[7]),
        .O(\i_count_reg_751[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_751[7]_i_3 
       (.I0(mul_ln13_reg_687[6]),
        .I1(i_count_0_reg_201[6]),
        .O(\i_count_reg_751[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_751[7]_i_4 
       (.I0(mul_ln13_reg_687[5]),
        .I1(i_count_0_reg_201[5]),
        .O(\i_count_reg_751[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_751[7]_i_5 
       (.I0(mul_ln13_reg_687[4]),
        .I1(i_count_0_reg_201[4]),
        .O(\i_count_reg_751[7]_i_5_n_5 ));
  FDRE \i_count_reg_751_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_count_fu_476_p2[0]),
        .Q(i_count_reg_751[0]),
        .R(1'b0));
  FDRE \i_count_reg_751_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_count_fu_476_p2[10]),
        .Q(i_count_reg_751[10]),
        .R(1'b0));
  FDRE \i_count_reg_751_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_count_fu_476_p2[11]),
        .Q(i_count_reg_751[11]),
        .R(1'b0));
  CARRY4 \i_count_reg_751_reg[11]_i_1 
       (.CI(\i_count_reg_751_reg[7]_i_1_n_5 ),
        .CO({\i_count_reg_751_reg[11]_i_1_n_5 ,\i_count_reg_751_reg[11]_i_1_n_6 ,\i_count_reg_751_reg[11]_i_1_n_7 ,\i_count_reg_751_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,mul_ln13_reg_687[10:8]}),
        .O(i_count_fu_476_p2[11:8]),
        .S({i_count_0_reg_201[11],\i_count_reg_751[11]_i_2_n_5 ,\i_count_reg_751[11]_i_3_n_5 ,\i_count_reg_751[11]_i_4_n_5 }));
  FDRE \i_count_reg_751_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_count_fu_476_p2[12]),
        .Q(i_count_reg_751[12]),
        .R(1'b0));
  FDRE \i_count_reg_751_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_count_fu_476_p2[13]),
        .Q(i_count_reg_751[13]),
        .R(1'b0));
  CARRY4 \i_count_reg_751_reg[13]_i_1 
       (.CI(\i_count_reg_751_reg[11]_i_1_n_5 ),
        .CO({\NLW_i_count_reg_751_reg[13]_i_1_CO_UNCONNECTED [3:1],\i_count_reg_751_reg[13]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_count_reg_751_reg[13]_i_1_O_UNCONNECTED [3:2],i_count_fu_476_p2[13:12]}),
        .S({1'b0,1'b0,i_count_0_reg_201[13:12]}));
  FDRE \i_count_reg_751_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_count_fu_476_p2[1]),
        .Q(i_count_reg_751[1]),
        .R(1'b0));
  FDRE \i_count_reg_751_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_count_fu_476_p2[2]),
        .Q(i_count_reg_751[2]),
        .R(1'b0));
  FDRE \i_count_reg_751_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_count_fu_476_p2[3]),
        .Q(i_count_reg_751[3]),
        .R(1'b0));
  CARRY4 \i_count_reg_751_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\i_count_reg_751_reg[3]_i_1_n_5 ,\i_count_reg_751_reg[3]_i_1_n_6 ,\i_count_reg_751_reg[3]_i_1_n_7 ,\i_count_reg_751_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(mul_ln13_reg_687[3:0]),
        .O(i_count_fu_476_p2[3:0]),
        .S({\i_count_reg_751[3]_i_2_n_5 ,\i_count_reg_751[3]_i_3_n_5 ,\i_count_reg_751[3]_i_4_n_5 ,\i_count_reg_751[3]_i_5_n_5 }));
  FDRE \i_count_reg_751_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_count_fu_476_p2[4]),
        .Q(i_count_reg_751[4]),
        .R(1'b0));
  FDRE \i_count_reg_751_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_count_fu_476_p2[5]),
        .Q(i_count_reg_751[5]),
        .R(1'b0));
  FDRE \i_count_reg_751_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_count_fu_476_p2[6]),
        .Q(i_count_reg_751[6]),
        .R(1'b0));
  FDRE \i_count_reg_751_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_count_fu_476_p2[7]),
        .Q(i_count_reg_751[7]),
        .R(1'b0));
  CARRY4 \i_count_reg_751_reg[7]_i_1 
       (.CI(\i_count_reg_751_reg[3]_i_1_n_5 ),
        .CO({\i_count_reg_751_reg[7]_i_1_n_5 ,\i_count_reg_751_reg[7]_i_1_n_6 ,\i_count_reg_751_reg[7]_i_1_n_7 ,\i_count_reg_751_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(mul_ln13_reg_687[7:4]),
        .O(i_count_fu_476_p2[7:4]),
        .S({\i_count_reg_751[7]_i_2_n_5 ,\i_count_reg_751[7]_i_3_n_5 ,\i_count_reg_751[7]_i_4_n_5 ,\i_count_reg_751[7]_i_5_n_5 }));
  FDRE \i_count_reg_751_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_count_fu_476_p2[8]),
        .Q(i_count_reg_751[8]),
        .R(1'b0));
  FDRE \i_count_reg_751_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_count_fu_476_p2[9]),
        .Q(i_count_reg_751[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAA6A55955555)) 
    \icmp_ln26_reg_781[0]_i_10 
       (.I0(\o_count_reg_234_reg_n_5_[11] ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_5),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln26_reg_781),
        .I4(o_count_6_reg_795_reg[11]),
        .I5(o_count_3_reg_278[11]),
        .O(\icmp_ln26_reg_781[0]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAA6A55955555)) 
    \icmp_ln26_reg_781[0]_i_11 
       (.I0(\o_count_reg_234_reg_n_5_[10] ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_5),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln26_reg_781),
        .I4(o_count_6_reg_795_reg[10]),
        .I5(o_count_3_reg_278[10]),
        .O(\icmp_ln26_reg_781[0]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAA6A55955555)) 
    \icmp_ln26_reg_781[0]_i_12 
       (.I0(\o_count_reg_234_reg_n_5_[8] ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_5),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln26_reg_781),
        .I4(o_count_6_reg_795_reg[8]),
        .I5(o_count_3_reg_278[8]),
        .O(\icmp_ln26_reg_781[0]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAA6A55955555)) 
    \icmp_ln26_reg_781[0]_i_13 
       (.I0(\o_count_reg_234_reg_n_5_[7] ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_5),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln26_reg_781),
        .I4(o_count_6_reg_795_reg[7]),
        .I5(o_count_3_reg_278[7]),
        .O(\icmp_ln26_reg_781[0]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAA6A55955555)) 
    \icmp_ln26_reg_781[0]_i_14 
       (.I0(\o_count_reg_234_reg_n_5_[5] ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_5),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln26_reg_781),
        .I4(o_count_6_reg_795_reg[5]),
        .I5(o_count_3_reg_278[5]),
        .O(\icmp_ln26_reg_781[0]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAA6A55955555)) 
    \icmp_ln26_reg_781[0]_i_15 
       (.I0(\o_count_reg_234_reg_n_5_[4] ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_5),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln26_reg_781),
        .I4(o_count_6_reg_795_reg[4]),
        .I5(o_count_3_reg_278[4]),
        .O(\icmp_ln26_reg_781[0]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAA6A55955555)) 
    \icmp_ln26_reg_781[0]_i_16 
       (.I0(\o_count_reg_234_reg_n_5_[2] ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_5),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln26_reg_781),
        .I4(o_count_6_reg_795_reg[2]),
        .I5(o_count_3_reg_278[2]),
        .O(\icmp_ln26_reg_781[0]_i_16_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAA6A55955555)) 
    \icmp_ln26_reg_781[0]_i_17 
       (.I0(\o_count_reg_234_reg_n_5_[1] ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_5),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln26_reg_781),
        .I4(o_count_6_reg_795_reg[1]),
        .I5(o_count_3_reg_278[1]),
        .O(\icmp_ln26_reg_781[0]_i_17_n_5 ));
  LUT5 #(
    .INIT(32'hCA350000)) 
    \icmp_ln26_reg_781[0]_i_3 
       (.I0(o_count_3_reg_278[12]),
        .I1(o_count_6_reg_795_reg[12]),
        .I2(ap_phi_mux_o_count_3_phi_fu_281_p41),
        .I3(\o_count_reg_234_reg_n_5_[12] ),
        .I4(\icmp_ln26_reg_781[0]_i_9_n_5 ),
        .O(\icmp_ln26_reg_781[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hCA35000000000000)) 
    \icmp_ln26_reg_781[0]_i_4 
       (.I0(o_count_3_reg_278[9]),
        .I1(o_count_6_reg_795_reg[9]),
        .I2(ap_phi_mux_o_count_3_phi_fu_281_p41),
        .I3(\o_count_reg_234_reg_n_5_[9] ),
        .I4(\icmp_ln26_reg_781[0]_i_10_n_5 ),
        .I5(\icmp_ln26_reg_781[0]_i_11_n_5 ),
        .O(\icmp_ln26_reg_781[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hCA35000000000000)) 
    \icmp_ln26_reg_781[0]_i_5 
       (.I0(o_count_3_reg_278[6]),
        .I1(o_count_6_reg_795_reg[6]),
        .I2(ap_phi_mux_o_count_3_phi_fu_281_p41),
        .I3(\o_count_reg_234_reg_n_5_[6] ),
        .I4(\icmp_ln26_reg_781[0]_i_12_n_5 ),
        .I5(\icmp_ln26_reg_781[0]_i_13_n_5 ),
        .O(\icmp_ln26_reg_781[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hCA35000000000000)) 
    \icmp_ln26_reg_781[0]_i_6 
       (.I0(o_count_3_reg_278[3]),
        .I1(o_count_6_reg_795_reg[3]),
        .I2(ap_phi_mux_o_count_3_phi_fu_281_p41),
        .I3(\o_count_reg_234_reg_n_5_[3] ),
        .I4(\icmp_ln26_reg_781[0]_i_14_n_5 ),
        .I5(\icmp_ln26_reg_781[0]_i_15_n_5 ),
        .O(\icmp_ln26_reg_781[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hCA35000000000000)) 
    \icmp_ln26_reg_781[0]_i_7 
       (.I0(o_count_3_reg_278[0]),
        .I1(o_count_6_reg_795_reg[0]),
        .I2(ap_phi_mux_o_count_3_phi_fu_281_p41),
        .I3(\o_count_reg_234_reg_n_5_[0] ),
        .I4(\icmp_ln26_reg_781[0]_i_16_n_5 ),
        .I5(\icmp_ln26_reg_781[0]_i_17_n_5 ),
        .O(\icmp_ln26_reg_781[0]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \icmp_ln26_reg_781[0]_i_8 
       (.I0(icmp_ln26_reg_781),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1_reg_n_5),
        .O(ap_phi_mux_o_count_3_phi_fu_281_p41));
  LUT6 #(
    .INIT(64'hAAAAAA6A55955555)) 
    \icmp_ln26_reg_781[0]_i_9 
       (.I0(\o_count_reg_234_reg_n_5_[13] ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_5),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln26_reg_781),
        .I4(o_count_6_reg_795_reg[13]),
        .I5(o_count_3_reg_278[13]),
        .O(\icmp_ln26_reg_781[0]_i_9_n_5 ));
  FDRE \icmp_ln26_reg_781_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(icmp_ln26_reg_781),
        .Q(icmp_ln26_reg_781_pp1_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln26_reg_781_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(ap_condition_pp1_exit_iter0_state10),
        .Q(icmp_ln26_reg_781),
        .R(1'b0));
  CARRY4 \icmp_ln26_reg_781_reg[0]_i_1 
       (.CI(\icmp_ln26_reg_781_reg[0]_i_2_n_5 ),
        .CO({\NLW_icmp_ln26_reg_781_reg[0]_i_1_CO_UNCONNECTED [3:1],ap_condition_pp1_exit_iter0_state10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln26_reg_781_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\icmp_ln26_reg_781[0]_i_3_n_5 }));
  CARRY4 \icmp_ln26_reg_781_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln26_reg_781_reg[0]_i_2_n_5 ,\icmp_ln26_reg_781_reg[0]_i_2_n_6 ,\icmp_ln26_reg_781_reg[0]_i_2_n_7 ,\icmp_ln26_reg_781_reg[0]_i_2_n_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln26_reg_781_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln26_reg_781[0]_i_4_n_5 ,\icmp_ln26_reg_781[0]_i_5_n_5 ,\icmp_ln26_reg_781[0]_i_6_n_5 ,\icmp_ln26_reg_781[0]_i_7_n_5 }));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv10_reg_179[11]_i_2 
       (.I0(indvars_iv10_reg_179[11]),
        .I1(ap_CS_fsm_state5),
        .O(\indvars_iv10_reg_179[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv10_reg_179[11]_i_3 
       (.I0(indvars_iv10_reg_179[10]),
        .I1(ap_CS_fsm_state5),
        .O(\indvars_iv10_reg_179[11]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv10_reg_179[11]_i_4 
       (.I0(indvars_iv10_reg_179[9]),
        .I1(ap_CS_fsm_state5),
        .O(\indvars_iv10_reg_179[11]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv10_reg_179[11]_i_5 
       (.I0(indvars_iv10_reg_179[8]),
        .I1(ap_CS_fsm_state5),
        .O(\indvars_iv10_reg_179[11]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv10_reg_179[11]_i_6 
       (.I0(indvars_iv10_reg_179[11]),
        .I1(ap_CS_fsm_state5),
        .O(\indvars_iv10_reg_179[11]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv10_reg_179[11]_i_7 
       (.I0(indvars_iv10_reg_179[10]),
        .I1(ap_CS_fsm_state5),
        .O(\indvars_iv10_reg_179[11]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h12)) 
    \indvars_iv10_reg_179[11]_i_8 
       (.I0(indvars_iv10_reg_179[9]),
        .I1(ap_CS_fsm_state5),
        .I2(zext_ln13_6_reg_712[9]),
        .O(\indvars_iv10_reg_179[11]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'h12)) 
    \indvars_iv10_reg_179[11]_i_9 
       (.I0(indvars_iv10_reg_179[8]),
        .I1(ap_CS_fsm_state5),
        .I2(zext_ln13_6_reg_712[8]),
        .O(\indvars_iv10_reg_179[11]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv10_reg_179[13]_i_2 
       (.I0(indvars_iv10_reg_179[12]),
        .I1(ap_CS_fsm_state5),
        .O(\indvars_iv10_reg_179[13]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv10_reg_179[13]_i_3 
       (.I0(indvars_iv10_reg_179[13]),
        .I1(ap_CS_fsm_state5),
        .O(\indvars_iv10_reg_179[13]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv10_reg_179[13]_i_4 
       (.I0(indvars_iv10_reg_179[12]),
        .I1(ap_CS_fsm_state5),
        .O(\indvars_iv10_reg_179[13]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv10_reg_179[3]_i_2 
       (.I0(indvars_iv10_reg_179[3]),
        .I1(ap_CS_fsm_state5),
        .O(\indvars_iv10_reg_179[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv10_reg_179[3]_i_3 
       (.I0(indvars_iv10_reg_179[2]),
        .I1(ap_CS_fsm_state5),
        .O(\indvars_iv10_reg_179[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv10_reg_179[3]_i_4 
       (.I0(indvars_iv10_reg_179[1]),
        .I1(ap_CS_fsm_state5),
        .O(\indvars_iv10_reg_179[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv10_reg_179[3]_i_5 
       (.I0(indvars_iv10_reg_179[0]),
        .I1(ap_CS_fsm_state5),
        .O(\indvars_iv10_reg_179[3]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \indvars_iv10_reg_179[3]_i_6 
       (.I0(indvars_iv10_reg_179[3]),
        .I1(zext_ln13_6_reg_712[3]),
        .I2(ap_CS_fsm_state5),
        .I3(empty_35_reg_649[3]),
        .O(\indvars_iv10_reg_179[3]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \indvars_iv10_reg_179[3]_i_7 
       (.I0(indvars_iv10_reg_179[2]),
        .I1(zext_ln13_6_reg_712[2]),
        .I2(ap_CS_fsm_state5),
        .I3(empty_35_reg_649[2]),
        .O(\indvars_iv10_reg_179[3]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \indvars_iv10_reg_179[3]_i_8 
       (.I0(indvars_iv10_reg_179[1]),
        .I1(zext_ln13_6_reg_712[1]),
        .I2(ap_CS_fsm_state5),
        .I3(empty_35_reg_649[1]),
        .O(\indvars_iv10_reg_179[3]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \indvars_iv10_reg_179[3]_i_9 
       (.I0(indvars_iv10_reg_179[0]),
        .I1(zext_ln13_6_reg_712[0]),
        .I2(ap_CS_fsm_state5),
        .I3(empty_35_reg_649[0]),
        .O(\indvars_iv10_reg_179[3]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv10_reg_179[7]_i_2 
       (.I0(indvars_iv10_reg_179[7]),
        .I1(ap_CS_fsm_state5),
        .O(\indvars_iv10_reg_179[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv10_reg_179[7]_i_3 
       (.I0(indvars_iv10_reg_179[6]),
        .I1(ap_CS_fsm_state5),
        .O(\indvars_iv10_reg_179[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv10_reg_179[7]_i_4 
       (.I0(indvars_iv10_reg_179[5]),
        .I1(ap_CS_fsm_state5),
        .O(\indvars_iv10_reg_179[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv10_reg_179[7]_i_5 
       (.I0(indvars_iv10_reg_179[4]),
        .I1(ap_CS_fsm_state5),
        .O(\indvars_iv10_reg_179[7]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h12)) 
    \indvars_iv10_reg_179[7]_i_6 
       (.I0(indvars_iv10_reg_179[7]),
        .I1(ap_CS_fsm_state5),
        .I2(zext_ln13_6_reg_712[7]),
        .O(\indvars_iv10_reg_179[7]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h12)) 
    \indvars_iv10_reg_179[7]_i_7 
       (.I0(indvars_iv10_reg_179[6]),
        .I1(ap_CS_fsm_state5),
        .I2(zext_ln13_6_reg_712[6]),
        .O(\indvars_iv10_reg_179[7]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h12)) 
    \indvars_iv10_reg_179[7]_i_8 
       (.I0(indvars_iv10_reg_179[5]),
        .I1(ap_CS_fsm_state5),
        .I2(zext_ln13_6_reg_712[5]),
        .O(\indvars_iv10_reg_179[7]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \indvars_iv10_reg_179[7]_i_9 
       (.I0(indvars_iv10_reg_179[4]),
        .I1(zext_ln13_6_reg_712[4]),
        .I2(ap_CS_fsm_state5),
        .I3(empty_35_reg_649[4]),
        .O(\indvars_iv10_reg_179[7]_i_9_n_5 ));
  FDRE \indvars_iv10_reg_179_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\indvars_iv10_reg_179_reg[3]_i_1_n_12 ),
        .Q(indvars_iv10_reg_179[0]),
        .R(1'b0));
  FDRE \indvars_iv10_reg_179_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indvars_iv10_reg_179_reg[11]_i_1_n_10 ),
        .Q(indvars_iv10_reg_179[10]),
        .R(ap_CS_fsm_state5));
  FDRE \indvars_iv10_reg_179_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indvars_iv10_reg_179_reg[11]_i_1_n_9 ),
        .Q(indvars_iv10_reg_179[11]),
        .R(ap_CS_fsm_state5));
  CARRY4 \indvars_iv10_reg_179_reg[11]_i_1 
       (.CI(\indvars_iv10_reg_179_reg[7]_i_1_n_5 ),
        .CO({\indvars_iv10_reg_179_reg[11]_i_1_n_5 ,\indvars_iv10_reg_179_reg[11]_i_1_n_6 ,\indvars_iv10_reg_179_reg[11]_i_1_n_7 ,\indvars_iv10_reg_179_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\indvars_iv10_reg_179[11]_i_2_n_5 ,\indvars_iv10_reg_179[11]_i_3_n_5 ,\indvars_iv10_reg_179[11]_i_4_n_5 ,\indvars_iv10_reg_179[11]_i_5_n_5 }),
        .O({\indvars_iv10_reg_179_reg[11]_i_1_n_9 ,\indvars_iv10_reg_179_reg[11]_i_1_n_10 ,\indvars_iv10_reg_179_reg[11]_i_1_n_11 ,\indvars_iv10_reg_179_reg[11]_i_1_n_12 }),
        .S({\indvars_iv10_reg_179[11]_i_6_n_5 ,\indvars_iv10_reg_179[11]_i_7_n_5 ,\indvars_iv10_reg_179[11]_i_8_n_5 ,\indvars_iv10_reg_179[11]_i_9_n_5 }));
  FDRE \indvars_iv10_reg_179_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indvars_iv10_reg_179_reg[13]_i_1_n_12 ),
        .Q(indvars_iv10_reg_179[12]),
        .R(ap_CS_fsm_state5));
  FDRE \indvars_iv10_reg_179_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indvars_iv10_reg_179_reg[13]_i_1_n_11 ),
        .Q(indvars_iv10_reg_179[13]),
        .R(ap_CS_fsm_state5));
  CARRY4 \indvars_iv10_reg_179_reg[13]_i_1 
       (.CI(\indvars_iv10_reg_179_reg[11]_i_1_n_5 ),
        .CO({\NLW_indvars_iv10_reg_179_reg[13]_i_1_CO_UNCONNECTED [3:1],\indvars_iv10_reg_179_reg[13]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\indvars_iv10_reg_179[13]_i_2_n_5 }),
        .O({\NLW_indvars_iv10_reg_179_reg[13]_i_1_O_UNCONNECTED [3:2],\indvars_iv10_reg_179_reg[13]_i_1_n_11 ,\indvars_iv10_reg_179_reg[13]_i_1_n_12 }),
        .S({1'b0,1'b0,\indvars_iv10_reg_179[13]_i_3_n_5 ,\indvars_iv10_reg_179[13]_i_4_n_5 }));
  FDRE \indvars_iv10_reg_179_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\indvars_iv10_reg_179_reg[3]_i_1_n_11 ),
        .Q(indvars_iv10_reg_179[1]),
        .R(1'b0));
  FDRE \indvars_iv10_reg_179_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\indvars_iv10_reg_179_reg[3]_i_1_n_10 ),
        .Q(indvars_iv10_reg_179[2]),
        .R(1'b0));
  FDRE \indvars_iv10_reg_179_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\indvars_iv10_reg_179_reg[3]_i_1_n_9 ),
        .Q(indvars_iv10_reg_179[3]),
        .R(1'b0));
  CARRY4 \indvars_iv10_reg_179_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\indvars_iv10_reg_179_reg[3]_i_1_n_5 ,\indvars_iv10_reg_179_reg[3]_i_1_n_6 ,\indvars_iv10_reg_179_reg[3]_i_1_n_7 ,\indvars_iv10_reg_179_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\indvars_iv10_reg_179[3]_i_2_n_5 ,\indvars_iv10_reg_179[3]_i_3_n_5 ,\indvars_iv10_reg_179[3]_i_4_n_5 ,\indvars_iv10_reg_179[3]_i_5_n_5 }),
        .O({\indvars_iv10_reg_179_reg[3]_i_1_n_9 ,\indvars_iv10_reg_179_reg[3]_i_1_n_10 ,\indvars_iv10_reg_179_reg[3]_i_1_n_11 ,\indvars_iv10_reg_179_reg[3]_i_1_n_12 }),
        .S({\indvars_iv10_reg_179[3]_i_6_n_5 ,\indvars_iv10_reg_179[3]_i_7_n_5 ,\indvars_iv10_reg_179[3]_i_8_n_5 ,\indvars_iv10_reg_179[3]_i_9_n_5 }));
  FDRE \indvars_iv10_reg_179_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\indvars_iv10_reg_179_reg[7]_i_1_n_12 ),
        .Q(indvars_iv10_reg_179[4]),
        .R(1'b0));
  FDRE \indvars_iv10_reg_179_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indvars_iv10_reg_179_reg[7]_i_1_n_11 ),
        .Q(indvars_iv10_reg_179[5]),
        .R(ap_CS_fsm_state5));
  FDRE \indvars_iv10_reg_179_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indvars_iv10_reg_179_reg[7]_i_1_n_10 ),
        .Q(indvars_iv10_reg_179[6]),
        .R(ap_CS_fsm_state5));
  FDRE \indvars_iv10_reg_179_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indvars_iv10_reg_179_reg[7]_i_1_n_9 ),
        .Q(indvars_iv10_reg_179[7]),
        .R(ap_CS_fsm_state5));
  CARRY4 \indvars_iv10_reg_179_reg[7]_i_1 
       (.CI(\indvars_iv10_reg_179_reg[3]_i_1_n_5 ),
        .CO({\indvars_iv10_reg_179_reg[7]_i_1_n_5 ,\indvars_iv10_reg_179_reg[7]_i_1_n_6 ,\indvars_iv10_reg_179_reg[7]_i_1_n_7 ,\indvars_iv10_reg_179_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\indvars_iv10_reg_179[7]_i_2_n_5 ,\indvars_iv10_reg_179[7]_i_3_n_5 ,\indvars_iv10_reg_179[7]_i_4_n_5 ,\indvars_iv10_reg_179[7]_i_5_n_5 }),
        .O({\indvars_iv10_reg_179_reg[7]_i_1_n_9 ,\indvars_iv10_reg_179_reg[7]_i_1_n_10 ,\indvars_iv10_reg_179_reg[7]_i_1_n_11 ,\indvars_iv10_reg_179_reg[7]_i_1_n_12 }),
        .S({\indvars_iv10_reg_179[7]_i_6_n_5 ,\indvars_iv10_reg_179[7]_i_7_n_5 ,\indvars_iv10_reg_179[7]_i_8_n_5 ,\indvars_iv10_reg_179[7]_i_9_n_5 }));
  FDRE \indvars_iv10_reg_179_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indvars_iv10_reg_179_reg[11]_i_1_n_12 ),
        .Q(indvars_iv10_reg_179[8]),
        .R(ap_CS_fsm_state5));
  FDRE \indvars_iv10_reg_179_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(\indvars_iv10_reg_179_reg[11]_i_1_n_11 ),
        .Q(indvars_iv10_reg_179[9]),
        .R(ap_CS_fsm_state5));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \indvars_iv2_reg_149[0]_i_1 
       (.I0(empty_35_reg_649[0]),
        .I1(ap_CS_fsm_state5),
        .I2(add_ln13_9_reg_723[0]),
        .I3(indvars_iv2_reg_149_reg[0]),
        .O(p_0_in__0[0]));
  LUT6 #(
    .INIT(64'hB8888BBB8BBBB888)) 
    \indvars_iv2_reg_149[1]_i_1 
       (.I0(empty_35_reg_649[1]),
        .I1(ap_CS_fsm_state5),
        .I2(add_ln13_9_reg_723[0]),
        .I3(indvars_iv2_reg_149_reg[0]),
        .I4(indvars_iv2_reg_149_reg[1]),
        .I5(add_ln13_9_reg_723[1]),
        .O(p_0_in__0[1]));
  LUT5 #(
    .INIT(32'hB88B8BB8)) 
    \indvars_iv2_reg_149[2]_i_1 
       (.I0(empty_35_reg_649[2]),
        .I1(ap_CS_fsm_state5),
        .I2(\indvars_iv2_reg_149[2]_i_2_n_5 ),
        .I3(indvars_iv2_reg_149_reg[2]),
        .I4(add_ln13_9_reg_723[2]),
        .O(p_0_in__0[2]));
  LUT4 #(
    .INIT(16'hE888)) 
    \indvars_iv2_reg_149[2]_i_2 
       (.I0(indvars_iv2_reg_149_reg[1]),
        .I1(add_ln13_9_reg_723[1]),
        .I2(add_ln13_9_reg_723[0]),
        .I3(indvars_iv2_reg_149_reg[0]),
        .O(\indvars_iv2_reg_149[2]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB88B8BB8)) 
    \indvars_iv2_reg_149[3]_i_1 
       (.I0(empty_35_reg_649[3]),
        .I1(ap_CS_fsm_state5),
        .I2(\indvars_iv2_reg_149[4]_i_2_n_5 ),
        .I3(indvars_iv2_reg_149_reg[3]),
        .I4(add_ln13_9_reg_723[3]),
        .O(p_0_in__0[3]));
  LUT6 #(
    .INIT(64'h888B8BBBBBB8B888)) 
    \indvars_iv2_reg_149[4]_i_1 
       (.I0(empty_35_reg_649[4]),
        .I1(ap_CS_fsm_state5),
        .I2(\indvars_iv2_reg_149[4]_i_2_n_5 ),
        .I3(add_ln13_9_reg_723[3]),
        .I4(indvars_iv2_reg_149_reg[3]),
        .I5(\indvars_iv2_reg_149[4]_i_3_n_5 ),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \indvars_iv2_reg_149[4]_i_2 
       (.I0(indvars_iv2_reg_149_reg[2]),
        .I1(add_ln13_9_reg_723[2]),
        .I2(indvars_iv2_reg_149_reg[0]),
        .I3(add_ln13_9_reg_723[0]),
        .I4(add_ln13_9_reg_723[1]),
        .I5(indvars_iv2_reg_149_reg[1]),
        .O(\indvars_iv2_reg_149[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvars_iv2_reg_149[4]_i_3 
       (.I0(add_ln13_9_reg_723[4]),
        .I1(indvars_iv2_reg_149_reg[4]),
        .O(\indvars_iv2_reg_149[4]_i_3_n_5 ));
  FDRE \indvars_iv2_reg_149_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(p_0_in__0[0]),
        .Q(indvars_iv2_reg_149_reg[0]),
        .R(1'b0));
  FDRE \indvars_iv2_reg_149_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(p_0_in__0[1]),
        .Q(indvars_iv2_reg_149_reg[1]),
        .R(1'b0));
  FDRE \indvars_iv2_reg_149_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(p_0_in__0[2]),
        .Q(indvars_iv2_reg_149_reg[2]),
        .R(1'b0));
  FDRE \indvars_iv2_reg_149_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(p_0_in__0[3]),
        .Q(indvars_iv2_reg_149_reg[3]),
        .R(1'b0));
  FDRE \indvars_iv2_reg_149_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(p_0_in__0[4]),
        .Q(indvars_iv2_reg_149_reg[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \indvars_iv_reg_159[0]_i_1 
       (.I0(add_ln13_8_reg_671[0]),
        .I1(ap_CS_fsm_state5),
        .I2(add_ln13_9_reg_723[0]),
        .I3(indvars_iv_reg_159_reg[0]),
        .O(p_0_in__1[0]));
  LUT6 #(
    .INIT(64'hB8888BBB8BBBB888)) 
    \indvars_iv_reg_159[1]_i_1 
       (.I0(add_ln13_8_reg_671[1]),
        .I1(ap_CS_fsm_state5),
        .I2(add_ln13_9_reg_723[0]),
        .I3(indvars_iv_reg_159_reg[0]),
        .I4(indvars_iv_reg_159_reg[1]),
        .I5(add_ln13_9_reg_723[1]),
        .O(p_0_in__1[1]));
  LUT5 #(
    .INIT(32'hB88B8BB8)) 
    \indvars_iv_reg_159[2]_i_1 
       (.I0(add_ln13_8_reg_671[2]),
        .I1(ap_CS_fsm_state5),
        .I2(\indvars_iv_reg_159[2]_i_2_n_5 ),
        .I3(indvars_iv_reg_159_reg[2]),
        .I4(add_ln13_9_reg_723[2]),
        .O(p_0_in__1[2]));
  LUT4 #(
    .INIT(16'hE888)) 
    \indvars_iv_reg_159[2]_i_2 
       (.I0(indvars_iv_reg_159_reg[1]),
        .I1(add_ln13_9_reg_723[1]),
        .I2(add_ln13_9_reg_723[0]),
        .I3(indvars_iv_reg_159_reg[0]),
        .O(\indvars_iv_reg_159[2]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB88B8BB8)) 
    \indvars_iv_reg_159[3]_i_1 
       (.I0(add_ln13_8_reg_671[3]),
        .I1(ap_CS_fsm_state5),
        .I2(\indvars_iv_reg_159[4]_i_2_n_5 ),
        .I3(indvars_iv_reg_159_reg[3]),
        .I4(add_ln13_9_reg_723[3]),
        .O(p_0_in__1[3]));
  LUT6 #(
    .INIT(64'h888B8BBBBBB8B888)) 
    \indvars_iv_reg_159[4]_i_1 
       (.I0(add_ln13_8_reg_671[4]),
        .I1(ap_CS_fsm_state5),
        .I2(\indvars_iv_reg_159[4]_i_2_n_5 ),
        .I3(add_ln13_9_reg_723[3]),
        .I4(indvars_iv_reg_159_reg[3]),
        .I5(\indvars_iv_reg_159[4]_i_3_n_5 ),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \indvars_iv_reg_159[4]_i_2 
       (.I0(indvars_iv_reg_159_reg[2]),
        .I1(add_ln13_9_reg_723[2]),
        .I2(indvars_iv_reg_159_reg[0]),
        .I3(add_ln13_9_reg_723[0]),
        .I4(add_ln13_9_reg_723[1]),
        .I5(indvars_iv_reg_159_reg[1]),
        .O(\indvars_iv_reg_159[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvars_iv_reg_159[4]_i_3 
       (.I0(add_ln13_9_reg_723[4]),
        .I1(indvars_iv_reg_159_reg[4]),
        .O(\indvars_iv_reg_159[4]_i_3_n_5 ));
  FDRE \indvars_iv_reg_159_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(p_0_in__1[0]),
        .Q(indvars_iv_reg_159_reg[0]),
        .R(1'b0));
  FDRE \indvars_iv_reg_159_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(p_0_in__1[1]),
        .Q(indvars_iv_reg_159_reg[1]),
        .R(1'b0));
  FDRE \indvars_iv_reg_159_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(p_0_in__1[2]),
        .Q(indvars_iv_reg_159_reg[2]),
        .R(1'b0));
  FDRE \indvars_iv_reg_159_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(p_0_in__1[3]),
        .Q(indvars_iv_reg_159_reg[3]),
        .R(1'b0));
  FDRE \indvars_iv_reg_159_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(p_0_in__1[4]),
        .Q(indvars_iv_reg_159_reg[4]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \input_load_reg_800[15]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(icmp_ln26_reg_781),
        .O(input_load_reg_8000));
  FDRE \input_load_reg_800_reg[0] 
       (.C(ap_clk),
        .CE(input_load_reg_8000),
        .D(input_r_q0[0]),
        .Q(input_load_reg_800[0]),
        .R(1'b0));
  FDRE \input_load_reg_800_reg[10] 
       (.C(ap_clk),
        .CE(input_load_reg_8000),
        .D(input_r_q0[10]),
        .Q(input_load_reg_800[10]),
        .R(1'b0));
  FDRE \input_load_reg_800_reg[11] 
       (.C(ap_clk),
        .CE(input_load_reg_8000),
        .D(input_r_q0[11]),
        .Q(input_load_reg_800[11]),
        .R(1'b0));
  FDRE \input_load_reg_800_reg[12] 
       (.C(ap_clk),
        .CE(input_load_reg_8000),
        .D(input_r_q0[12]),
        .Q(input_load_reg_800[12]),
        .R(1'b0));
  FDRE \input_load_reg_800_reg[13] 
       (.C(ap_clk),
        .CE(input_load_reg_8000),
        .D(input_r_q0[13]),
        .Q(input_load_reg_800[13]),
        .R(1'b0));
  FDRE \input_load_reg_800_reg[14] 
       (.C(ap_clk),
        .CE(input_load_reg_8000),
        .D(input_r_q0[14]),
        .Q(input_load_reg_800[14]),
        .R(1'b0));
  FDRE \input_load_reg_800_reg[15] 
       (.C(ap_clk),
        .CE(input_load_reg_8000),
        .D(input_r_q0[15]),
        .Q(input_load_reg_800[15]),
        .R(1'b0));
  FDRE \input_load_reg_800_reg[1] 
       (.C(ap_clk),
        .CE(input_load_reg_8000),
        .D(input_r_q0[1]),
        .Q(input_load_reg_800[1]),
        .R(1'b0));
  FDRE \input_load_reg_800_reg[2] 
       (.C(ap_clk),
        .CE(input_load_reg_8000),
        .D(input_r_q0[2]),
        .Q(input_load_reg_800[2]),
        .R(1'b0));
  FDRE \input_load_reg_800_reg[3] 
       (.C(ap_clk),
        .CE(input_load_reg_8000),
        .D(input_r_q0[3]),
        .Q(input_load_reg_800[3]),
        .R(1'b0));
  FDRE \input_load_reg_800_reg[4] 
       (.C(ap_clk),
        .CE(input_load_reg_8000),
        .D(input_r_q0[4]),
        .Q(input_load_reg_800[4]),
        .R(1'b0));
  FDRE \input_load_reg_800_reg[5] 
       (.C(ap_clk),
        .CE(input_load_reg_8000),
        .D(input_r_q0[5]),
        .Q(input_load_reg_800[5]),
        .R(1'b0));
  FDRE \input_load_reg_800_reg[6] 
       (.C(ap_clk),
        .CE(input_load_reg_8000),
        .D(input_r_q0[6]),
        .Q(input_load_reg_800[6]),
        .R(1'b0));
  FDRE \input_load_reg_800_reg[7] 
       (.C(ap_clk),
        .CE(input_load_reg_8000),
        .D(input_r_q0[7]),
        .Q(input_load_reg_800[7]),
        .R(1'b0));
  FDRE \input_load_reg_800_reg[8] 
       (.C(ap_clk),
        .CE(input_load_reg_8000),
        .D(input_r_q0[8]),
        .Q(input_load_reg_800[8]),
        .R(1'b0));
  FDRE \input_load_reg_800_reg[9] 
       (.C(ap_clk),
        .CE(input_load_reg_8000),
        .D(input_r_q0[9]),
        .Q(input_load_reg_800[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00FD0002)) 
    \mul_ln13_1_reg_629[0]_i_2 
       (.I0(trunc_ln13_reg_611[4]),
        .I1(Q[4]),
        .I2(Q[8]),
        .I3(Q[6]),
        .I4(trunc_ln13_reg_611[0]),
        .O(\mul_ln13_1_reg_629[0]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \mul_ln13_1_reg_629[0]_i_3 
       (.I0(trunc_ln13_reg_611[0]),
        .I1(Q[4]),
        .I2(Q[8]),
        .I3(Q[6]),
        .O(\mul_ln13_1_reg_629[0]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hEEED2222)) 
    \mul_ln13_1_reg_629[0]_i_4 
       (.I0(trunc_ln13_reg_611[0]),
        .I1(Q[6]),
        .I2(Q[8]),
        .I3(Q[4]),
        .I4(trunc_ln13_reg_611[4]),
        .O(\mul_ln13_1_reg_629[0]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hBBBF4440)) 
    \mul_ln13_1_reg_629[0]_i_5 
       (.I0(Q[6]),
        .I1(trunc_ln13_reg_611[4]),
        .I2(Q[8]),
        .I3(Q[4]),
        .I4(trunc_ln13_reg_611[0]),
        .O(\mul_ln13_1_reg_629[0]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h55AAA8A8)) 
    \mul_ln13_1_reg_629[0]_i_6 
       (.I0(trunc_ln13_reg_611[0]),
        .I1(Q[4]),
        .I2(Q[8]),
        .I3(trunc_ln13_reg_611[4]),
        .I4(Q[6]),
        .O(\mul_ln13_1_reg_629[0]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln13_1_reg_629[0]_i_7 
       (.I0(Q[6]),
        .I1(trunc_ln13_reg_611[0]),
        .O(\mul_ln13_1_reg_629[0]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h44414440)) 
    \mul_ln13_1_reg_629[11]_i_10 
       (.I0(Q[6]),
        .I1(trunc_ln13_reg_611[4]),
        .I2(Q[8]),
        .I3(Q[4]),
        .I4(trunc_ln13_reg_611[0]),
        .O(\mul_ln13_1_reg_629[11]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'hFFFDFFFF)) 
    \mul_ln13_1_reg_629[11]_i_3 
       (.I0(add_ln13_reg_618[4]),
        .I1(Q[4]),
        .I2(Q[8]),
        .I3(Q[6]),
        .I4(\mul_ln13_1_reg_629_reg[11]_i_2_n_8 ),
        .O(\mul_ln13_1_reg_629[11]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hBBBF)) 
    \mul_ln13_1_reg_629[11]_i_5 
       (.I0(Q[6]),
        .I1(trunc_ln13_reg_611[4]),
        .I2(Q[8]),
        .I3(Q[4]),
        .O(\mul_ln13_1_reg_629[11]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h00E0)) 
    \mul_ln13_1_reg_629[11]_i_6 
       (.I0(Q[4]),
        .I1(Q[8]),
        .I2(trunc_ln13_reg_611[4]),
        .I3(Q[6]),
        .O(\mul_ln13_1_reg_629[11]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hFF00FE00)) 
    \mul_ln13_1_reg_629[11]_i_7 
       (.I0(Q[4]),
        .I1(Q[8]),
        .I2(Q[6]),
        .I3(trunc_ln13_reg_611[4]),
        .I4(trunc_ln13_reg_611[0]),
        .O(\mul_ln13_1_reg_629[11]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \mul_ln13_1_reg_629[11]_i_8 
       (.I0(Q[6]),
        .I1(trunc_ln13_reg_611[4]),
        .O(\mul_ln13_1_reg_629[11]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \mul_ln13_1_reg_629[11]_i_9 
       (.I0(Q[8]),
        .I1(Q[4]),
        .I2(trunc_ln13_reg_611[4]),
        .I3(Q[6]),
        .O(\mul_ln13_1_reg_629[11]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h9999999666666666)) 
    \mul_ln13_1_reg_629[3]_i_2 
       (.I0(add_ln13_reg_618[3]),
        .I1(\mul_ln13_1_reg_629_reg[11]_i_4_n_11 ),
        .I2(Q[6]),
        .I3(Q[8]),
        .I4(Q[4]),
        .I5(add_ln13_reg_618[4]),
        .O(\mul_ln13_1_reg_629[3]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mul_ln13_1_reg_629[3]_i_3 
       (.I0(\mul_ln13_1_reg_629_reg[11]_i_4_n_12 ),
        .I1(Q[6]),
        .I2(add_ln13_reg_618[4]),
        .O(\mul_ln13_1_reg_629[3]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h96693C3C69693C3C)) 
    \mul_ln13_1_reg_629[3]_i_4 
       (.I0(grp_padding2d_fix16_fu_527_input_height[4]),
        .I1(\mul_ln13_1_reg_629_reg[11]_i_4_n_11 ),
        .I2(add_ln13_reg_618[3]),
        .I3(Q[6]),
        .I4(add_ln13_reg_618[4]),
        .I5(\mul_ln13_1_reg_629_reg[11]_i_4_n_12 ),
        .O(\mul_ln13_1_reg_629[3]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h969696965A5A5AAA)) 
    \mul_ln13_1_reg_629[3]_i_5 
       (.I0(\mul_ln13_1_reg_629_reg[11]_i_4_n_12 ),
        .I1(add_ln13_reg_618[4]),
        .I2(add_ln13_reg_618[3]),
        .I3(Q[4]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\mul_ln13_1_reg_629[3]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mul_ln13_1_reg_629[3]_i_6 
       (.I0(\mul_ln13_1_reg_629_reg[0]_i_1_n_9 ),
        .I1(add_ln13_reg_618[3]),
        .I2(Q[6]),
        .O(\mul_ln13_1_reg_629[3]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hFFFD0002)) 
    \mul_ln13_1_reg_629[6]_i_2 
       (.I0(add_ln13_reg_618[4]),
        .I1(Q[4]),
        .I2(Q[8]),
        .I3(Q[6]),
        .I4(\mul_ln13_1_reg_629_reg[11]_i_2_n_8 ),
        .O(\mul_ln13_1_reg_629[6]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h55565555)) 
    \mul_ln13_1_reg_629[6]_i_3 
       (.I0(\mul_ln13_1_reg_629_reg[11]_i_2_n_8 ),
        .I1(Q[6]),
        .I2(Q[8]),
        .I3(Q[4]),
        .I4(add_ln13_reg_618[4]),
        .O(\mul_ln13_1_reg_629[6]_i_3_n_5 ));
  (* HLUTNM = "lutpair130" *) 
  LUT4 #(
    .INIT(16'h88E8)) 
    \mul_ln13_1_reg_629[6]_i_4 
       (.I0(add_ln13_reg_618[4]),
        .I1(\mul_ln13_1_reg_629_reg[11]_i_4_n_10 ),
        .I2(add_ln13_reg_618[3]),
        .I3(Q[6]),
        .O(\mul_ln13_1_reg_629[6]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFAAA8AAA80000)) 
    \mul_ln13_1_reg_629[6]_i_5 
       (.I0(add_ln13_reg_618[4]),
        .I1(Q[4]),
        .I2(Q[8]),
        .I3(Q[6]),
        .I4(\mul_ln13_1_reg_629_reg[11]_i_4_n_11 ),
        .I5(add_ln13_reg_618[3]),
        .O(\mul_ln13_1_reg_629[6]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h55555551)) 
    \mul_ln13_1_reg_629[6]_i_6 
       (.I0(\mul_ln13_1_reg_629_reg[11]_i_2_n_8 ),
        .I1(add_ln13_reg_618[4]),
        .I2(Q[4]),
        .I3(Q[8]),
        .I4(Q[6]),
        .O(\mul_ln13_1_reg_629[6]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h5999665995559555)) 
    \mul_ln13_1_reg_629[6]_i_7 
       (.I0(\mul_ln13_1_reg_629_reg[11]_i_2_n_8 ),
        .I1(grp_padding2d_fix16_fu_527_input_height[4]),
        .I2(add_ln13_reg_618[3]),
        .I3(\mul_ln13_1_reg_629_reg[11]_i_4_n_9 ),
        .I4(Q[6]),
        .I5(add_ln13_reg_618[4]),
        .O(\mul_ln13_1_reg_629[6]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hA65959A659A659A6)) 
    \mul_ln13_1_reg_629[6]_i_8 
       (.I0(\mul_ln13_1_reg_629[6]_i_4_n_5 ),
        .I1(add_ln13_reg_618[4]),
        .I2(Q[6]),
        .I3(\mul_ln13_1_reg_629_reg[11]_i_4_n_9 ),
        .I4(grp_padding2d_fix16_fu_527_input_height[4]),
        .I5(add_ln13_reg_618[3]),
        .O(\mul_ln13_1_reg_629[6]_i_8_n_5 ));
  (* HLUTNM = "lutpair130" *) 
  LUT5 #(
    .INIT(32'h99696696)) 
    \mul_ln13_1_reg_629[6]_i_9 
       (.I0(add_ln13_reg_618[4]),
        .I1(\mul_ln13_1_reg_629_reg[11]_i_4_n_10 ),
        .I2(add_ln13_reg_618[3]),
        .I3(Q[6]),
        .I4(\mul_ln13_1_reg_629[6]_i_5_n_5 ),
        .O(\mul_ln13_1_reg_629[6]_i_9_n_5 ));
  FDRE \mul_ln13_1_reg_629_reg[0] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(trunc_ln13_1_fu_339_p1[0]),
        .Q(mul_ln13_1_reg_629[0]),
        .R(1'b0));
  CARRY4 \mul_ln13_1_reg_629_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln13_1_reg_629_reg[0]_i_1_n_5 ,\mul_ln13_1_reg_629_reg[0]_i_1_n_6 ,\mul_ln13_1_reg_629_reg[0]_i_1_n_7 ,\mul_ln13_1_reg_629_reg[0]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln13_1_reg_629[0]_i_2_n_5 ,trunc_ln13_reg_611[0],\mul_ln13_1_reg_629[0]_i_3_n_5 ,1'b0}),
        .O({\mul_ln13_1_reg_629_reg[0]_i_1_n_9 ,\mul_ln13_1_reg_629_reg[0]_i_1_n_10 ,trunc_ln13_1_fu_339_p1[1:0]}),
        .S({\mul_ln13_1_reg_629[0]_i_4_n_5 ,\mul_ln13_1_reg_629[0]_i_5_n_5 ,\mul_ln13_1_reg_629[0]_i_6_n_5 ,\mul_ln13_1_reg_629[0]_i_7_n_5 }));
  FDRE \mul_ln13_1_reg_629_reg[10] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(trunc_ln13_1_fu_339_p1[10]),
        .Q(mul_ln13_1_reg_629[10]),
        .R(1'b0));
  FDRE \mul_ln13_1_reg_629_reg[11] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(trunc_ln13_1_fu_339_p1[11]),
        .Q(mul_ln13_1_reg_629[11]),
        .R(1'b0));
  CARRY4 \mul_ln13_1_reg_629_reg[11]_i_1 
       (.CI(\mul_ln13_1_reg_629_reg[6]_i_1_n_5 ),
        .CO({\NLW_mul_ln13_1_reg_629_reg[11]_i_1_CO_UNCONNECTED [3:1],\mul_ln13_1_reg_629_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\mul_ln13_1_reg_629_reg[11]_i_2_n_8 }),
        .O({\NLW_mul_ln13_1_reg_629_reg[11]_i_1_O_UNCONNECTED [3:2],trunc_ln13_1_fu_339_p1[11:10]}),
        .S({1'b0,1'b0,1'b1,\mul_ln13_1_reg_629[11]_i_3_n_5 }));
  CARRY4 \mul_ln13_1_reg_629_reg[11]_i_2 
       (.CI(\mul_ln13_1_reg_629_reg[11]_i_4_n_5 ),
        .CO({\NLW_mul_ln13_1_reg_629_reg[11]_i_2_CO_UNCONNECTED [3:1],\mul_ln13_1_reg_629_reg[11]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_mul_ln13_1_reg_629_reg[11]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \mul_ln13_1_reg_629_reg[11]_i_4 
       (.CI(\mul_ln13_1_reg_629_reg[0]_i_1_n_5 ),
        .CO({\mul_ln13_1_reg_629_reg[11]_i_4_n_5 ,\mul_ln13_1_reg_629_reg[11]_i_4_n_6 ,\mul_ln13_1_reg_629_reg[11]_i_4_n_7 ,\mul_ln13_1_reg_629_reg[11]_i_4_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b1,\mul_ln13_1_reg_629[11]_i_5_n_5 ,\mul_ln13_1_reg_629[11]_i_6_n_5 ,\mul_ln13_1_reg_629[11]_i_7_n_5 }),
        .O({\mul_ln13_1_reg_629_reg[11]_i_4_n_9 ,\mul_ln13_1_reg_629_reg[11]_i_4_n_10 ,\mul_ln13_1_reg_629_reg[11]_i_4_n_11 ,\mul_ln13_1_reg_629_reg[11]_i_4_n_12 }),
        .S({\mul_ln13_1_reg_629[11]_i_8_n_5 ,1'b0,\mul_ln13_1_reg_629[11]_i_9_n_5 ,\mul_ln13_1_reg_629[11]_i_10_n_5 }));
  FDRE \mul_ln13_1_reg_629_reg[1] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(trunc_ln13_1_fu_339_p1[1]),
        .Q(mul_ln13_1_reg_629[1]),
        .R(1'b0));
  FDRE \mul_ln13_1_reg_629_reg[2] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(trunc_ln13_1_fu_339_p1[2]),
        .Q(mul_ln13_1_reg_629[2]),
        .R(1'b0));
  FDRE \mul_ln13_1_reg_629_reg[3] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(trunc_ln13_1_fu_339_p1[3]),
        .Q(mul_ln13_1_reg_629[3]),
        .R(1'b0));
  CARRY4 \mul_ln13_1_reg_629_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln13_1_reg_629_reg[3]_i_1_n_5 ,\mul_ln13_1_reg_629_reg[3]_i_1_n_6 ,\mul_ln13_1_reg_629_reg[3]_i_1_n_7 ,\mul_ln13_1_reg_629_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln13_1_reg_629[3]_i_2_n_5 ,\mul_ln13_1_reg_629[3]_i_3_n_5 ,\mul_ln13_1_reg_629_reg[0]_i_1_n_9 ,1'b0}),
        .O(trunc_ln13_1_fu_339_p1[5:2]),
        .S({\mul_ln13_1_reg_629[3]_i_4_n_5 ,\mul_ln13_1_reg_629[3]_i_5_n_5 ,\mul_ln13_1_reg_629[3]_i_6_n_5 ,\mul_ln13_1_reg_629_reg[0]_i_1_n_10 }));
  FDRE \mul_ln13_1_reg_629_reg[4] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(trunc_ln13_1_fu_339_p1[4]),
        .Q(mul_ln13_1_reg_629[4]),
        .R(1'b0));
  FDRE \mul_ln13_1_reg_629_reg[5] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(trunc_ln13_1_fu_339_p1[5]),
        .Q(mul_ln13_1_reg_629[5]),
        .R(1'b0));
  FDRE \mul_ln13_1_reg_629_reg[6] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(trunc_ln13_1_fu_339_p1[6]),
        .Q(mul_ln13_1_reg_629[6]),
        .R(1'b0));
  CARRY4 \mul_ln13_1_reg_629_reg[6]_i_1 
       (.CI(\mul_ln13_1_reg_629_reg[3]_i_1_n_5 ),
        .CO({\mul_ln13_1_reg_629_reg[6]_i_1_n_5 ,\mul_ln13_1_reg_629_reg[6]_i_1_n_6 ,\mul_ln13_1_reg_629_reg[6]_i_1_n_7 ,\mul_ln13_1_reg_629_reg[6]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln13_1_reg_629[6]_i_2_n_5 ,\mul_ln13_1_reg_629[6]_i_3_n_5 ,\mul_ln13_1_reg_629[6]_i_4_n_5 ,\mul_ln13_1_reg_629[6]_i_5_n_5 }),
        .O(trunc_ln13_1_fu_339_p1[9:6]),
        .S({\mul_ln13_1_reg_629[6]_i_6_n_5 ,\mul_ln13_1_reg_629[6]_i_7_n_5 ,\mul_ln13_1_reg_629[6]_i_8_n_5 ,\mul_ln13_1_reg_629[6]_i_9_n_5 }));
  FDRE \mul_ln13_1_reg_629_reg[7] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(trunc_ln13_1_fu_339_p1[7]),
        .Q(mul_ln13_1_reg_629[7]),
        .R(1'b0));
  FDRE \mul_ln13_1_reg_629_reg[8] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(trunc_ln13_1_fu_339_p1[8]),
        .Q(mul_ln13_1_reg_629[8]),
        .R(1'b0));
  FDRE \mul_ln13_1_reg_629_reg[9] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(trunc_ln13_1_fu_339_p1[9]),
        .Q(mul_ln13_1_reg_629[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_reg_687[10]_i_3 
       (.I0(\mul_ln13_reg_687_reg[6]_i_3_n_5 ),
        .I1(\mul_ln13_reg_687_reg[10]_i_2_n_12 ),
        .O(\mul_ln13_reg_687[10]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mul_ln13_reg_687[10]_i_4 
       (.I0(\mul_ln13_reg_687_reg[6]_i_3_n_5 ),
        .I1(\mul_ln13_reg_687_reg[10]_i_2_n_12 ),
        .I2(\mul_ln13_reg_687_reg[10]_i_2_n_11 ),
        .O(\mul_ln13_reg_687[10]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \mul_ln13_reg_687[10]_i_5 
       (.I0(\mul_ln13_reg_687_reg[10]_i_2_n_12 ),
        .I1(\mul_ln13_reg_687_reg[6]_i_3_n_5 ),
        .I2(\mul_ln13_reg_687_reg[6]_i_3_n_10 ),
        .I3(\mul_ln13_reg_687_reg[3]_i_2_n_9 ),
        .O(\mul_ln13_reg_687[10]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h00000040)) 
    \mul_ln13_reg_687[10]_i_6 
       (.I0(Q[6]),
        .I1(trunc_ln23_reg_644[4]),
        .I2(trunc_ln23_reg_644[3]),
        .I3(Q[8]),
        .I4(Q[4]),
        .O(\mul_ln13_reg_687[10]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \mul_ln13_reg_687[10]_i_7 
       (.I0(Q[4]),
        .I1(Q[8]),
        .I2(Q[6]),
        .I3(trunc_ln23_reg_644[3]),
        .O(\mul_ln13_reg_687[10]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \mul_ln13_reg_687[10]_i_8 
       (.I0(trunc_ln23_reg_644[3]),
        .I1(Q[4]),
        .I2(Q[8]),
        .I3(Q[6]),
        .I4(trunc_ln23_reg_644[4]),
        .O(\mul_ln13_reg_687[10]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h4)) 
    \mul_ln13_reg_687[10]_i_9 
       (.I0(Q[6]),
        .I1(trunc_ln23_reg_644[4]),
        .O(\mul_ln13_reg_687[10]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'hAB5401FE)) 
    \mul_ln13_reg_687[2]_i_2 
       (.I0(Q[6]),
        .I1(Q[8]),
        .I2(Q[4]),
        .I3(trunc_ln23_reg_644[1]),
        .I4(trunc_ln23_reg_644[3]),
        .O(\mul_ln13_reg_687[2]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln13_reg_687[2]_i_3 
       (.I0(Q[6]),
        .I1(trunc_ln23_reg_644[1]),
        .O(\mul_ln13_reg_687[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h77777774888B7774)) 
    \mul_ln13_reg_687[2]_i_4 
       (.I0(trunc_ln23_reg_644[3]),
        .I1(Q[6]),
        .I2(Q[8]),
        .I3(Q[4]),
        .I4(trunc_ln23_reg_644[1]),
        .I5(trunc_ln23_reg_644[0]),
        .O(\mul_ln13_reg_687[2]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hAA5556AA)) 
    \mul_ln13_reg_687[2]_i_5 
       (.I0(trunc_ln23_reg_644[0]),
        .I1(Q[8]),
        .I2(Q[4]),
        .I3(trunc_ln23_reg_644[1]),
        .I4(Q[6]),
        .O(\mul_ln13_reg_687[2]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h6666CCC0)) 
    \mul_ln13_reg_687[2]_i_6 
       (.I0(trunc_ln23_reg_644[1]),
        .I1(trunc_ln23_reg_644[0]),
        .I2(Q[4]),
        .I3(Q[8]),
        .I4(Q[6]),
        .O(\mul_ln13_reg_687[2]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln13_reg_687[2]_i_7 
       (.I0(trunc_ln23_reg_644[0]),
        .I1(Q[6]),
        .O(\mul_ln13_reg_687[2]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_reg_687[3]_i_1 
       (.I0(\mul_ln13_reg_687_reg[2]_i_1_n_9 ),
        .I1(\mul_ln13_reg_687_reg[3]_i_2_n_12 ),
        .O(mul_ln13_fu_385_p2[3]));
  LUT4 #(
    .INIT(16'h2221)) 
    \mul_ln13_reg_687[3]_i_3 
       (.I0(trunc_ln23_reg_644[3]),
        .I1(Q[6]),
        .I2(Q[8]),
        .I3(Q[4]),
        .O(\mul_ln13_reg_687[3]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mul_ln13_reg_687[3]_i_4 
       (.I0(Q[6]),
        .O(\mul_ln13_reg_687[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln13_reg_687[3]_i_5 
       (.I0(trunc_ln23_reg_644[1]),
        .I1(Q[6]),
        .O(\mul_ln13_reg_687[3]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h2221)) 
    \mul_ln13_reg_687[3]_i_6 
       (.I0(trunc_ln23_reg_644[3]),
        .I1(Q[6]),
        .I2(Q[8]),
        .I3(Q[4]),
        .O(\mul_ln13_reg_687[3]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h00EF)) 
    \mul_ln13_reg_687[3]_i_7 
       (.I0(Q[4]),
        .I1(Q[8]),
        .I2(trunc_ln23_reg_644[1]),
        .I3(Q[6]),
        .O(\mul_ln13_reg_687[3]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h00A900AA)) 
    \mul_ln13_reg_687[3]_i_8 
       (.I0(trunc_ln23_reg_644[1]),
        .I1(Q[4]),
        .I2(Q[8]),
        .I3(Q[6]),
        .I4(trunc_ln23_reg_644[0]),
        .O(\mul_ln13_reg_687[3]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln13_reg_687[3]_i_9 
       (.I0(trunc_ln23_reg_644[0]),
        .I1(Q[6]),
        .O(\mul_ln13_reg_687[3]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'h55570000)) 
    \mul_ln13_reg_687[6]_i_10 
       (.I0(trunc_ln23_reg_644[3]),
        .I1(Q[6]),
        .I2(Q[8]),
        .I3(Q[4]),
        .I4(trunc_ln23_reg_644[4]),
        .O(\mul_ln13_reg_687[6]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'hBBBA0002)) 
    \mul_ln13_reg_687[6]_i_11 
       (.I0(trunc_ln23_reg_644[3]),
        .I1(Q[6]),
        .I2(Q[8]),
        .I3(Q[4]),
        .I4(trunc_ln23_reg_644[4]),
        .O(\mul_ln13_reg_687[6]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h2223999BEEEF5557)) 
    \mul_ln13_reg_687[6]_i_12 
       (.I0(trunc_ln23_reg_644[1]),
        .I1(Q[6]),
        .I2(Q[8]),
        .I3(Q[4]),
        .I4(trunc_ln23_reg_644[3]),
        .I5(trunc_ln23_reg_644[4]),
        .O(\mul_ln13_reg_687[6]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_reg_687[6]_i_2 
       (.I0(\mul_ln13_reg_687_reg[6]_i_3_n_10 ),
        .I1(\mul_ln13_reg_687_reg[3]_i_2_n_9 ),
        .O(\mul_ln13_reg_687[6]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_reg_687[6]_i_4 
       (.I0(\mul_ln13_reg_687_reg[6]_i_3_n_10 ),
        .I1(\mul_ln13_reg_687_reg[3]_i_2_n_9 ),
        .O(\mul_ln13_reg_687[6]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_reg_687[6]_i_5 
       (.I0(\mul_ln13_reg_687_reg[6]_i_3_n_11 ),
        .I1(\mul_ln13_reg_687_reg[3]_i_2_n_10 ),
        .O(\mul_ln13_reg_687[6]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_reg_687[6]_i_6 
       (.I0(\mul_ln13_reg_687_reg[6]_i_3_n_12 ),
        .I1(\mul_ln13_reg_687_reg[3]_i_2_n_11 ),
        .O(\mul_ln13_reg_687[6]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln13_reg_687[6]_i_7 
       (.I0(\mul_ln13_reg_687_reg[2]_i_1_n_9 ),
        .I1(\mul_ln13_reg_687_reg[3]_i_2_n_12 ),
        .O(\mul_ln13_reg_687[6]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'hFEAAFE00)) 
    \mul_ln13_reg_687[6]_i_8 
       (.I0(Q[6]),
        .I1(Q[8]),
        .I2(Q[4]),
        .I3(trunc_ln23_reg_644[3]),
        .I4(trunc_ln23_reg_644[4]),
        .O(\mul_ln13_reg_687[6]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'hFEAAFE00)) 
    \mul_ln13_reg_687[6]_i_9 
       (.I0(Q[6]),
        .I1(Q[8]),
        .I2(Q[4]),
        .I3(trunc_ln23_reg_644[1]),
        .I4(trunc_ln23_reg_644[3]),
        .O(\mul_ln13_reg_687[6]_i_9_n_5 ));
  FDRE \mul_ln13_reg_687_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_ln13_fu_385_p2[0]),
        .Q(mul_ln13_reg_687[0]),
        .R(1'b0));
  FDRE \mul_ln13_reg_687_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_ln13_fu_385_p2[10]),
        .Q(mul_ln13_reg_687[10]),
        .R(1'b0));
  CARRY4 \mul_ln13_reg_687_reg[10]_i_1 
       (.CI(\mul_ln13_reg_687_reg[6]_i_1_n_5 ),
        .CO({mul_ln13_fu_385_p2[10],\NLW_mul_ln13_reg_687_reg[10]_i_1_CO_UNCONNECTED [2],\mul_ln13_reg_687_reg[10]_i_1_n_7 ,\mul_ln13_reg_687_reg[10]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mul_ln13_reg_687_reg[10]_i_2_n_11 ,\mul_ln13_reg_687[10]_i_3_n_5 }),
        .O({\NLW_mul_ln13_reg_687_reg[10]_i_1_O_UNCONNECTED [3],mul_ln13_fu_385_p2[9:7]}),
        .S({1'b1,\mul_ln13_reg_687_reg[10]_i_2_n_6 ,\mul_ln13_reg_687[10]_i_4_n_5 ,\mul_ln13_reg_687[10]_i_5_n_5 }));
  CARRY4 \mul_ln13_reg_687_reg[10]_i_2 
       (.CI(\mul_ln13_reg_687_reg[3]_i_2_n_5 ),
        .CO({\NLW_mul_ln13_reg_687_reg[10]_i_2_CO_UNCONNECTED [3],\mul_ln13_reg_687_reg[10]_i_2_n_6 ,\NLW_mul_ln13_reg_687_reg[10]_i_2_CO_UNCONNECTED [1],\mul_ln13_reg_687_reg[10]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mul_ln13_reg_687[10]_i_6_n_5 ,\mul_ln13_reg_687[10]_i_7_n_5 }),
        .O({\NLW_mul_ln13_reg_687_reg[10]_i_2_O_UNCONNECTED [3:2],\mul_ln13_reg_687_reg[10]_i_2_n_11 ,\mul_ln13_reg_687_reg[10]_i_2_n_12 }),
        .S({1'b0,1'b1,\mul_ln13_reg_687[10]_i_8_n_5 ,\mul_ln13_reg_687[10]_i_9_n_5 }));
  FDRE \mul_ln13_reg_687_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_ln13_fu_385_p2[1]),
        .Q(mul_ln13_reg_687[1]),
        .R(1'b0));
  FDRE \mul_ln13_reg_687_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_ln13_fu_385_p2[2]),
        .Q(mul_ln13_reg_687[2]),
        .R(1'b0));
  CARRY4 \mul_ln13_reg_687_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln13_reg_687_reg[2]_i_1_n_5 ,\mul_ln13_reg_687_reg[2]_i_1_n_6 ,\mul_ln13_reg_687_reg[2]_i_1_n_7 ,\mul_ln13_reg_687_reg[2]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln13_reg_687[2]_i_2_n_5 ,Q[6],\mul_ln13_reg_687[2]_i_3_n_5 ,1'b0}),
        .O({\mul_ln13_reg_687_reg[2]_i_1_n_9 ,mul_ln13_fu_385_p2[2:0]}),
        .S({\mul_ln13_reg_687[2]_i_4_n_5 ,\mul_ln13_reg_687[2]_i_5_n_5 ,\mul_ln13_reg_687[2]_i_6_n_5 ,\mul_ln13_reg_687[2]_i_7_n_5 }));
  FDRE \mul_ln13_reg_687_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_ln13_fu_385_p2[3]),
        .Q(mul_ln13_reg_687[3]),
        .R(1'b0));
  CARRY4 \mul_ln13_reg_687_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\mul_ln13_reg_687_reg[3]_i_2_n_5 ,\mul_ln13_reg_687_reg[3]_i_2_n_6 ,\mul_ln13_reg_687_reg[3]_i_2_n_7 ,\mul_ln13_reg_687_reg[3]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln13_reg_687[3]_i_3_n_5 ,\mul_ln13_reg_687[3]_i_4_n_5 ,\mul_ln13_reg_687[3]_i_5_n_5 ,1'b0}),
        .O({\mul_ln13_reg_687_reg[3]_i_2_n_9 ,\mul_ln13_reg_687_reg[3]_i_2_n_10 ,\mul_ln13_reg_687_reg[3]_i_2_n_11 ,\mul_ln13_reg_687_reg[3]_i_2_n_12 }),
        .S({\mul_ln13_reg_687[3]_i_6_n_5 ,\mul_ln13_reg_687[3]_i_7_n_5 ,\mul_ln13_reg_687[3]_i_8_n_5 ,\mul_ln13_reg_687[3]_i_9_n_5 }));
  FDRE \mul_ln13_reg_687_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_ln13_fu_385_p2[4]),
        .Q(mul_ln13_reg_687[4]),
        .R(1'b0));
  FDRE \mul_ln13_reg_687_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_ln13_fu_385_p2[5]),
        .Q(mul_ln13_reg_687[5]),
        .R(1'b0));
  FDRE \mul_ln13_reg_687_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_ln13_fu_385_p2[6]),
        .Q(mul_ln13_reg_687[6]),
        .R(1'b0));
  CARRY4 \mul_ln13_reg_687_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln13_reg_687_reg[6]_i_1_n_5 ,\mul_ln13_reg_687_reg[6]_i_1_n_6 ,\mul_ln13_reg_687_reg[6]_i_1_n_7 ,\mul_ln13_reg_687_reg[6]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln13_reg_687[6]_i_2_n_5 ,\mul_ln13_reg_687_reg[6]_i_3_n_11 ,\mul_ln13_reg_687_reg[6]_i_3_n_12 ,\mul_ln13_reg_687_reg[2]_i_1_n_9 }),
        .O({mul_ln13_fu_385_p2[6:4],\NLW_mul_ln13_reg_687_reg[6]_i_1_O_UNCONNECTED [0]}),
        .S({\mul_ln13_reg_687[6]_i_4_n_5 ,\mul_ln13_reg_687[6]_i_5_n_5 ,\mul_ln13_reg_687[6]_i_6_n_5 ,\mul_ln13_reg_687[6]_i_7_n_5 }));
  CARRY4 \mul_ln13_reg_687_reg[6]_i_3 
       (.CI(\mul_ln13_reg_687_reg[2]_i_1_n_5 ),
        .CO({\mul_ln13_reg_687_reg[6]_i_3_n_5 ,\NLW_mul_ln13_reg_687_reg[6]_i_3_CO_UNCONNECTED [2],\mul_ln13_reg_687_reg[6]_i_3_n_7 ,\mul_ln13_reg_687_reg[6]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,trunc_ln23_reg_644[4],\mul_ln13_reg_687[6]_i_8_n_5 ,\mul_ln13_reg_687[6]_i_9_n_5 }),
        .O({\NLW_mul_ln13_reg_687_reg[6]_i_3_O_UNCONNECTED [3],\mul_ln13_reg_687_reg[6]_i_3_n_10 ,\mul_ln13_reg_687_reg[6]_i_3_n_11 ,\mul_ln13_reg_687_reg[6]_i_3_n_12 }),
        .S({1'b1,\mul_ln13_reg_687[6]_i_10_n_5 ,\mul_ln13_reg_687[6]_i_11_n_5 ,\mul_ln13_reg_687[6]_i_12_n_5 }));
  FDRE \mul_ln13_reg_687_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_ln13_fu_385_p2[7]),
        .Q(mul_ln13_reg_687[7]),
        .R(1'b0));
  FDRE \mul_ln13_reg_687_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_ln13_fu_385_p2[8]),
        .Q(mul_ln13_reg_687[8]),
        .R(1'b0));
  FDRE \mul_ln13_reg_687_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_ln13_fu_385_p2[9]),
        .Q(mul_ln13_reg_687[9]),
        .R(1'b0));
  FDRE \o_count_0_reg_189_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln20_1_reg_776[0]),
        .Q(o_count_0_reg_189[0]),
        .R(ap_CS_fsm_state5));
  FDRE \o_count_0_reg_189_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln20_1_reg_776[10]),
        .Q(o_count_0_reg_189[10]),
        .R(ap_CS_fsm_state5));
  FDRE \o_count_0_reg_189_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln20_1_reg_776[11]),
        .Q(o_count_0_reg_189[11]),
        .R(ap_CS_fsm_state5));
  FDRE \o_count_0_reg_189_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln20_1_reg_776[12]),
        .Q(o_count_0_reg_189[12]),
        .R(ap_CS_fsm_state5));
  FDRE \o_count_0_reg_189_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln20_1_reg_776[13]),
        .Q(o_count_0_reg_189[13]),
        .R(ap_CS_fsm_state5));
  FDRE \o_count_0_reg_189_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln20_1_reg_776[1]),
        .Q(o_count_0_reg_189[1]),
        .R(ap_CS_fsm_state5));
  FDRE \o_count_0_reg_189_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln20_1_reg_776[2]),
        .Q(o_count_0_reg_189[2]),
        .R(ap_CS_fsm_state5));
  FDRE \o_count_0_reg_189_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln20_1_reg_776[3]),
        .Q(o_count_0_reg_189[3]),
        .R(ap_CS_fsm_state5));
  FDRE \o_count_0_reg_189_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln20_1_reg_776[4]),
        .Q(o_count_0_reg_189[4]),
        .R(ap_CS_fsm_state5));
  FDRE \o_count_0_reg_189_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln20_1_reg_776[5]),
        .Q(o_count_0_reg_189[5]),
        .R(ap_CS_fsm_state5));
  FDRE \o_count_0_reg_189_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln20_1_reg_776[6]),
        .Q(o_count_0_reg_189[6]),
        .R(ap_CS_fsm_state5));
  FDRE \o_count_0_reg_189_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln20_1_reg_776[7]),
        .Q(o_count_0_reg_189[7]),
        .R(ap_CS_fsm_state5));
  FDRE \o_count_0_reg_189_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln20_1_reg_776[8]),
        .Q(o_count_0_reg_189[8]),
        .R(ap_CS_fsm_state5));
  FDRE \o_count_0_reg_189_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln20_1_reg_776[9]),
        .Q(o_count_0_reg_189[9]),
        .R(ap_CS_fsm_state5));
  LUT5 #(
    .INIT(32'hFFFF2AA2)) 
    \o_count_1_reg_224[0]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(\o_count_1_reg_224[0]_i_3_n_5 ),
        .I2(trunc_ln13_2_reg_729[3]),
        .I3(depth_0_reg_213[3]),
        .I4(ap_NS_fsm14_out),
        .O(\o_count_1_reg_224[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0009000000000009)) 
    \o_count_1_reg_224[0]_i_3 
       (.I0(depth_0_reg_213[4]),
        .I1(trunc_ln13_2_reg_729[4]),
        .I2(depth_0_reg_213[1]),
        .I3(depth_0_reg_213[2]),
        .I4(trunc_ln13_2_reg_729[0]),
        .I5(depth_0_reg_213[0]),
        .O(\o_count_1_reg_224[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFD55D2AA20000)) 
    \o_count_1_reg_224[0]_i_4 
       (.I0(ap_CS_fsm_state6),
        .I1(\o_count_1_reg_224[0]_i_3_n_5 ),
        .I2(trunc_ln13_2_reg_729[3]),
        .I3(depth_0_reg_213[3]),
        .I4(o_count_0_reg_189[0]),
        .I5(o_count_1_reg_224_reg[0]),
        .O(\o_count_1_reg_224[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFD55D2AA20000)) 
    \o_count_1_reg_224[0]_i_5 
       (.I0(ap_CS_fsm_state6),
        .I1(\o_count_1_reg_224[0]_i_3_n_5 ),
        .I2(trunc_ln13_2_reg_729[3]),
        .I3(depth_0_reg_213[3]),
        .I4(o_count_0_reg_189[3]),
        .I5(o_count_1_reg_224_reg[3]),
        .O(\o_count_1_reg_224[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFD55D2AA20000)) 
    \o_count_1_reg_224[0]_i_6 
       (.I0(ap_CS_fsm_state6),
        .I1(\o_count_1_reg_224[0]_i_3_n_5 ),
        .I2(trunc_ln13_2_reg_729[3]),
        .I3(depth_0_reg_213[3]),
        .I4(o_count_0_reg_189[2]),
        .I5(o_count_1_reg_224_reg[2]),
        .O(\o_count_1_reg_224[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFD55D2AA20000)) 
    \o_count_1_reg_224[0]_i_7 
       (.I0(ap_CS_fsm_state6),
        .I1(\o_count_1_reg_224[0]_i_3_n_5 ),
        .I2(trunc_ln13_2_reg_729[3]),
        .I3(depth_0_reg_213[3]),
        .I4(o_count_0_reg_189[1]),
        .I5(o_count_1_reg_224_reg[1]),
        .O(\o_count_1_reg_224[0]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h2AA2FFFF0000D55D)) 
    \o_count_1_reg_224[0]_i_8 
       (.I0(ap_CS_fsm_state6),
        .I1(\o_count_1_reg_224[0]_i_3_n_5 ),
        .I2(trunc_ln13_2_reg_729[3]),
        .I3(depth_0_reg_213[3]),
        .I4(o_count_1_reg_224_reg[0]),
        .I5(o_count_0_reg_189[0]),
        .O(\o_count_1_reg_224[0]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFD55D2AA20000)) 
    \o_count_1_reg_224[12]_i_2 
       (.I0(ap_CS_fsm_state6),
        .I1(\o_count_1_reg_224[0]_i_3_n_5 ),
        .I2(trunc_ln13_2_reg_729[3]),
        .I3(depth_0_reg_213[3]),
        .I4(o_count_0_reg_189[13]),
        .I5(o_count_1_reg_224_reg[13]),
        .O(\o_count_1_reg_224[12]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFD55D2AA20000)) 
    \o_count_1_reg_224[12]_i_3 
       (.I0(ap_CS_fsm_state6),
        .I1(\o_count_1_reg_224[0]_i_3_n_5 ),
        .I2(trunc_ln13_2_reg_729[3]),
        .I3(depth_0_reg_213[3]),
        .I4(o_count_0_reg_189[12]),
        .I5(o_count_1_reg_224_reg[12]),
        .O(\o_count_1_reg_224[12]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFD55D2AA20000)) 
    \o_count_1_reg_224[4]_i_2 
       (.I0(ap_CS_fsm_state6),
        .I1(\o_count_1_reg_224[0]_i_3_n_5 ),
        .I2(trunc_ln13_2_reg_729[3]),
        .I3(depth_0_reg_213[3]),
        .I4(o_count_0_reg_189[7]),
        .I5(o_count_1_reg_224_reg[7]),
        .O(\o_count_1_reg_224[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFD55D2AA20000)) 
    \o_count_1_reg_224[4]_i_3 
       (.I0(ap_CS_fsm_state6),
        .I1(\o_count_1_reg_224[0]_i_3_n_5 ),
        .I2(trunc_ln13_2_reg_729[3]),
        .I3(depth_0_reg_213[3]),
        .I4(o_count_0_reg_189[6]),
        .I5(o_count_1_reg_224_reg[6]),
        .O(\o_count_1_reg_224[4]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFD55D2AA20000)) 
    \o_count_1_reg_224[4]_i_4 
       (.I0(ap_CS_fsm_state6),
        .I1(\o_count_1_reg_224[0]_i_3_n_5 ),
        .I2(trunc_ln13_2_reg_729[3]),
        .I3(depth_0_reg_213[3]),
        .I4(o_count_0_reg_189[5]),
        .I5(o_count_1_reg_224_reg[5]),
        .O(\o_count_1_reg_224[4]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFD55D2AA20000)) 
    \o_count_1_reg_224[4]_i_5 
       (.I0(ap_CS_fsm_state6),
        .I1(\o_count_1_reg_224[0]_i_3_n_5 ),
        .I2(trunc_ln13_2_reg_729[3]),
        .I3(depth_0_reg_213[3]),
        .I4(o_count_0_reg_189[4]),
        .I5(o_count_1_reg_224_reg[4]),
        .O(\o_count_1_reg_224[4]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFD55D2AA20000)) 
    \o_count_1_reg_224[8]_i_2 
       (.I0(ap_CS_fsm_state6),
        .I1(\o_count_1_reg_224[0]_i_3_n_5 ),
        .I2(trunc_ln13_2_reg_729[3]),
        .I3(depth_0_reg_213[3]),
        .I4(o_count_0_reg_189[11]),
        .I5(o_count_1_reg_224_reg[11]),
        .O(\o_count_1_reg_224[8]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFD55D2AA20000)) 
    \o_count_1_reg_224[8]_i_3 
       (.I0(ap_CS_fsm_state6),
        .I1(\o_count_1_reg_224[0]_i_3_n_5 ),
        .I2(trunc_ln13_2_reg_729[3]),
        .I3(depth_0_reg_213[3]),
        .I4(o_count_0_reg_189[10]),
        .I5(o_count_1_reg_224_reg[10]),
        .O(\o_count_1_reg_224[8]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFD55D2AA20000)) 
    \o_count_1_reg_224[8]_i_4 
       (.I0(ap_CS_fsm_state6),
        .I1(\o_count_1_reg_224[0]_i_3_n_5 ),
        .I2(trunc_ln13_2_reg_729[3]),
        .I3(depth_0_reg_213[3]),
        .I4(o_count_0_reg_189[9]),
        .I5(o_count_1_reg_224_reg[9]),
        .O(\o_count_1_reg_224[8]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFD55D2AA20000)) 
    \o_count_1_reg_224[8]_i_5 
       (.I0(ap_CS_fsm_state6),
        .I1(\o_count_1_reg_224[0]_i_3_n_5 ),
        .I2(trunc_ln13_2_reg_729[3]),
        .I3(depth_0_reg_213[3]),
        .I4(o_count_0_reg_189[8]),
        .I5(o_count_1_reg_224_reg[8]),
        .O(\o_count_1_reg_224[8]_i_5_n_5 ));
  FDRE \o_count_1_reg_224_reg[0] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_224[0]_i_1_n_5 ),
        .D(\o_count_1_reg_224_reg[0]_i_2_n_12 ),
        .Q(o_count_1_reg_224_reg[0]),
        .R(1'b0));
  CARRY4 \o_count_1_reg_224_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\o_count_1_reg_224_reg[0]_i_2_n_5 ,\o_count_1_reg_224_reg[0]_i_2_n_6 ,\o_count_1_reg_224_reg[0]_i_2_n_7 ,\o_count_1_reg_224_reg[0]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\o_count_1_reg_224[0]_i_4_n_5 }),
        .O({\o_count_1_reg_224_reg[0]_i_2_n_9 ,\o_count_1_reg_224_reg[0]_i_2_n_10 ,\o_count_1_reg_224_reg[0]_i_2_n_11 ,\o_count_1_reg_224_reg[0]_i_2_n_12 }),
        .S({\o_count_1_reg_224[0]_i_5_n_5 ,\o_count_1_reg_224[0]_i_6_n_5 ,\o_count_1_reg_224[0]_i_7_n_5 ,\o_count_1_reg_224[0]_i_8_n_5 }));
  FDRE \o_count_1_reg_224_reg[10] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_224[0]_i_1_n_5 ),
        .D(\o_count_1_reg_224_reg[8]_i_1_n_10 ),
        .Q(o_count_1_reg_224_reg[10]),
        .R(1'b0));
  FDRE \o_count_1_reg_224_reg[11] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_224[0]_i_1_n_5 ),
        .D(\o_count_1_reg_224_reg[8]_i_1_n_9 ),
        .Q(o_count_1_reg_224_reg[11]),
        .R(1'b0));
  FDRE \o_count_1_reg_224_reg[12] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_224[0]_i_1_n_5 ),
        .D(\o_count_1_reg_224_reg[12]_i_1_n_12 ),
        .Q(o_count_1_reg_224_reg[12]),
        .R(1'b0));
  CARRY4 \o_count_1_reg_224_reg[12]_i_1 
       (.CI(\o_count_1_reg_224_reg[8]_i_1_n_5 ),
        .CO({\NLW_o_count_1_reg_224_reg[12]_i_1_CO_UNCONNECTED [3:1],\o_count_1_reg_224_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_o_count_1_reg_224_reg[12]_i_1_O_UNCONNECTED [3:2],\o_count_1_reg_224_reg[12]_i_1_n_11 ,\o_count_1_reg_224_reg[12]_i_1_n_12 }),
        .S({1'b0,1'b0,\o_count_1_reg_224[12]_i_2_n_5 ,\o_count_1_reg_224[12]_i_3_n_5 }));
  FDRE \o_count_1_reg_224_reg[13] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_224[0]_i_1_n_5 ),
        .D(\o_count_1_reg_224_reg[12]_i_1_n_11 ),
        .Q(o_count_1_reg_224_reg[13]),
        .R(1'b0));
  FDRE \o_count_1_reg_224_reg[1] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_224[0]_i_1_n_5 ),
        .D(\o_count_1_reg_224_reg[0]_i_2_n_11 ),
        .Q(o_count_1_reg_224_reg[1]),
        .R(1'b0));
  FDRE \o_count_1_reg_224_reg[2] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_224[0]_i_1_n_5 ),
        .D(\o_count_1_reg_224_reg[0]_i_2_n_10 ),
        .Q(o_count_1_reg_224_reg[2]),
        .R(1'b0));
  FDRE \o_count_1_reg_224_reg[3] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_224[0]_i_1_n_5 ),
        .D(\o_count_1_reg_224_reg[0]_i_2_n_9 ),
        .Q(o_count_1_reg_224_reg[3]),
        .R(1'b0));
  FDRE \o_count_1_reg_224_reg[4] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_224[0]_i_1_n_5 ),
        .D(\o_count_1_reg_224_reg[4]_i_1_n_12 ),
        .Q(o_count_1_reg_224_reg[4]),
        .R(1'b0));
  CARRY4 \o_count_1_reg_224_reg[4]_i_1 
       (.CI(\o_count_1_reg_224_reg[0]_i_2_n_5 ),
        .CO({\o_count_1_reg_224_reg[4]_i_1_n_5 ,\o_count_1_reg_224_reg[4]_i_1_n_6 ,\o_count_1_reg_224_reg[4]_i_1_n_7 ,\o_count_1_reg_224_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_count_1_reg_224_reg[4]_i_1_n_9 ,\o_count_1_reg_224_reg[4]_i_1_n_10 ,\o_count_1_reg_224_reg[4]_i_1_n_11 ,\o_count_1_reg_224_reg[4]_i_1_n_12 }),
        .S({\o_count_1_reg_224[4]_i_2_n_5 ,\o_count_1_reg_224[4]_i_3_n_5 ,\o_count_1_reg_224[4]_i_4_n_5 ,\o_count_1_reg_224[4]_i_5_n_5 }));
  FDRE \o_count_1_reg_224_reg[5] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_224[0]_i_1_n_5 ),
        .D(\o_count_1_reg_224_reg[4]_i_1_n_11 ),
        .Q(o_count_1_reg_224_reg[5]),
        .R(1'b0));
  FDRE \o_count_1_reg_224_reg[6] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_224[0]_i_1_n_5 ),
        .D(\o_count_1_reg_224_reg[4]_i_1_n_10 ),
        .Q(o_count_1_reg_224_reg[6]),
        .R(1'b0));
  FDRE \o_count_1_reg_224_reg[7] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_224[0]_i_1_n_5 ),
        .D(\o_count_1_reg_224_reg[4]_i_1_n_9 ),
        .Q(o_count_1_reg_224_reg[7]),
        .R(1'b0));
  FDRE \o_count_1_reg_224_reg[8] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_224[0]_i_1_n_5 ),
        .D(\o_count_1_reg_224_reg[8]_i_1_n_12 ),
        .Q(o_count_1_reg_224_reg[8]),
        .R(1'b0));
  CARRY4 \o_count_1_reg_224_reg[8]_i_1 
       (.CI(\o_count_1_reg_224_reg[4]_i_1_n_5 ),
        .CO({\o_count_1_reg_224_reg[8]_i_1_n_5 ,\o_count_1_reg_224_reg[8]_i_1_n_6 ,\o_count_1_reg_224_reg[8]_i_1_n_7 ,\o_count_1_reg_224_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_count_1_reg_224_reg[8]_i_1_n_9 ,\o_count_1_reg_224_reg[8]_i_1_n_10 ,\o_count_1_reg_224_reg[8]_i_1_n_11 ,\o_count_1_reg_224_reg[8]_i_1_n_12 }),
        .S({\o_count_1_reg_224[8]_i_2_n_5 ,\o_count_1_reg_224[8]_i_3_n_5 ,\o_count_1_reg_224[8]_i_4_n_5 ,\o_count_1_reg_224[8]_i_5_n_5 }));
  FDRE \o_count_1_reg_224_reg[9] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_224[0]_i_1_n_5 ),
        .D(\o_count_1_reg_224_reg[8]_i_1_n_11 ),
        .Q(o_count_1_reg_224_reg[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_2_reg_245[0]_i_1 
       (.I0(indvars_iv10_reg_179[0]),
        .I1(add_ln20_2_reg_805[0]),
        .I2(ap_CS_fsm_state8),
        .O(\o_count_2_reg_245[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_2_reg_245[10]_i_1 
       (.I0(indvars_iv10_reg_179[10]),
        .I1(add_ln20_2_reg_805[10]),
        .I2(ap_CS_fsm_state8),
        .O(\o_count_2_reg_245[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_2_reg_245[11]_i_1 
       (.I0(indvars_iv10_reg_179[11]),
        .I1(add_ln20_2_reg_805[11]),
        .I2(ap_CS_fsm_state8),
        .O(\o_count_2_reg_245[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_2_reg_245[12]_i_1 
       (.I0(indvars_iv10_reg_179[12]),
        .I1(add_ln20_2_reg_805[12]),
        .I2(ap_CS_fsm_state8),
        .O(\o_count_2_reg_245[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_2_reg_245[13]_i_1 
       (.I0(indvars_iv10_reg_179[13]),
        .I1(add_ln20_2_reg_805[13]),
        .I2(ap_CS_fsm_state8),
        .O(\o_count_2_reg_245[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_2_reg_245[1]_i_1 
       (.I0(indvars_iv10_reg_179[1]),
        .I1(add_ln20_2_reg_805[1]),
        .I2(ap_CS_fsm_state8),
        .O(\o_count_2_reg_245[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_2_reg_245[2]_i_1 
       (.I0(indvars_iv10_reg_179[2]),
        .I1(add_ln20_2_reg_805[2]),
        .I2(ap_CS_fsm_state8),
        .O(\o_count_2_reg_245[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_2_reg_245[3]_i_1 
       (.I0(indvars_iv10_reg_179[3]),
        .I1(add_ln20_2_reg_805[3]),
        .I2(ap_CS_fsm_state8),
        .O(\o_count_2_reg_245[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_2_reg_245[4]_i_1 
       (.I0(indvars_iv10_reg_179[4]),
        .I1(add_ln20_2_reg_805[4]),
        .I2(ap_CS_fsm_state8),
        .O(\o_count_2_reg_245[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_2_reg_245[5]_i_1 
       (.I0(indvars_iv10_reg_179[5]),
        .I1(add_ln20_2_reg_805[5]),
        .I2(ap_CS_fsm_state8),
        .O(\o_count_2_reg_245[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_2_reg_245[6]_i_1 
       (.I0(indvars_iv10_reg_179[6]),
        .I1(add_ln20_2_reg_805[6]),
        .I2(ap_CS_fsm_state8),
        .O(\o_count_2_reg_245[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_2_reg_245[7]_i_1 
       (.I0(indvars_iv10_reg_179[7]),
        .I1(add_ln20_2_reg_805[7]),
        .I2(ap_CS_fsm_state8),
        .O(\o_count_2_reg_245[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_2_reg_245[8]_i_1 
       (.I0(indvars_iv10_reg_179[8]),
        .I1(add_ln20_2_reg_805[8]),
        .I2(ap_CS_fsm_state8),
        .O(\o_count_2_reg_245[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_2_reg_245[9]_i_1 
       (.I0(indvars_iv10_reg_179[9]),
        .I1(add_ln20_2_reg_805[9]),
        .I2(ap_CS_fsm_state8),
        .O(\o_count_2_reg_245[9]_i_1_n_5 ));
  FDRE \o_count_2_reg_245_reg[0] 
       (.C(ap_clk),
        .CE(o_count_reg_234),
        .D(\o_count_2_reg_245[0]_i_1_n_5 ),
        .Q(o_count_2_reg_245[0]),
        .R(1'b0));
  FDRE \o_count_2_reg_245_reg[10] 
       (.C(ap_clk),
        .CE(o_count_reg_234),
        .D(\o_count_2_reg_245[10]_i_1_n_5 ),
        .Q(o_count_2_reg_245[10]),
        .R(1'b0));
  FDRE \o_count_2_reg_245_reg[11] 
       (.C(ap_clk),
        .CE(o_count_reg_234),
        .D(\o_count_2_reg_245[11]_i_1_n_5 ),
        .Q(o_count_2_reg_245[11]),
        .R(1'b0));
  FDRE \o_count_2_reg_245_reg[12] 
       (.C(ap_clk),
        .CE(o_count_reg_234),
        .D(\o_count_2_reg_245[12]_i_1_n_5 ),
        .Q(o_count_2_reg_245[12]),
        .R(1'b0));
  FDRE \o_count_2_reg_245_reg[13] 
       (.C(ap_clk),
        .CE(o_count_reg_234),
        .D(\o_count_2_reg_245[13]_i_1_n_5 ),
        .Q(o_count_2_reg_245[13]),
        .R(1'b0));
  FDRE \o_count_2_reg_245_reg[1] 
       (.C(ap_clk),
        .CE(o_count_reg_234),
        .D(\o_count_2_reg_245[1]_i_1_n_5 ),
        .Q(o_count_2_reg_245[1]),
        .R(1'b0));
  FDRE \o_count_2_reg_245_reg[2] 
       (.C(ap_clk),
        .CE(o_count_reg_234),
        .D(\o_count_2_reg_245[2]_i_1_n_5 ),
        .Q(o_count_2_reg_245[2]),
        .R(1'b0));
  FDRE \o_count_2_reg_245_reg[3] 
       (.C(ap_clk),
        .CE(o_count_reg_234),
        .D(\o_count_2_reg_245[3]_i_1_n_5 ),
        .Q(o_count_2_reg_245[3]),
        .R(1'b0));
  FDRE \o_count_2_reg_245_reg[4] 
       (.C(ap_clk),
        .CE(o_count_reg_234),
        .D(\o_count_2_reg_245[4]_i_1_n_5 ),
        .Q(o_count_2_reg_245[4]),
        .R(1'b0));
  FDRE \o_count_2_reg_245_reg[5] 
       (.C(ap_clk),
        .CE(o_count_reg_234),
        .D(\o_count_2_reg_245[5]_i_1_n_5 ),
        .Q(o_count_2_reg_245[5]),
        .R(1'b0));
  FDRE \o_count_2_reg_245_reg[6] 
       (.C(ap_clk),
        .CE(o_count_reg_234),
        .D(\o_count_2_reg_245[6]_i_1_n_5 ),
        .Q(o_count_2_reg_245[6]),
        .R(1'b0));
  FDRE \o_count_2_reg_245_reg[7] 
       (.C(ap_clk),
        .CE(o_count_reg_234),
        .D(\o_count_2_reg_245[7]_i_1_n_5 ),
        .Q(o_count_2_reg_245[7]),
        .R(1'b0));
  FDRE \o_count_2_reg_245_reg[8] 
       (.C(ap_clk),
        .CE(o_count_reg_234),
        .D(\o_count_2_reg_245[8]_i_1_n_5 ),
        .Q(o_count_2_reg_245[8]),
        .R(1'b0));
  FDRE \o_count_2_reg_245_reg[9] 
       (.C(ap_clk),
        .CE(o_count_reg_234),
        .D(\o_count_2_reg_245[9]_i_1_n_5 ),
        .Q(o_count_2_reg_245[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCACCCCCC)) 
    \o_count_3_reg_278[0]_i_1 
       (.I0(o_count_6_reg_795_reg[0]),
        .I1(o_count_2_reg_245[0]),
        .I2(icmp_ln26_reg_781),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_enable_reg_pp1_iter1_reg_n_5),
        .O(\o_count_3_reg_278[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCACCCCCC)) 
    \o_count_3_reg_278[10]_i_1 
       (.I0(o_count_6_reg_795_reg[10]),
        .I1(o_count_2_reg_245[10]),
        .I2(icmp_ln26_reg_781),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_enable_reg_pp1_iter1_reg_n_5),
        .O(\o_count_3_reg_278[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'hCACCCCCC)) 
    \o_count_3_reg_278[11]_i_1 
       (.I0(o_count_6_reg_795_reg[11]),
        .I1(o_count_2_reg_245[11]),
        .I2(icmp_ln26_reg_781),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_enable_reg_pp1_iter1_reg_n_5),
        .O(\o_count_3_reg_278[11]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCACCCCCC)) 
    \o_count_3_reg_278[12]_i_1 
       (.I0(o_count_6_reg_795_reg[12]),
        .I1(o_count_2_reg_245[12]),
        .I2(icmp_ln26_reg_781),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_enable_reg_pp1_iter1_reg_n_5),
        .O(\o_count_3_reg_278[12]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \o_count_3_reg_278[13]_i_1 
       (.I0(ap_enable_reg_pp1_iter1_reg_n_5),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(icmp_ln26_reg_781),
        .I3(\add_ln31_reg_771[13]_i_1_n_5 ),
        .O(\o_count_3_reg_278[13]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCACCCCCC)) 
    \o_count_3_reg_278[13]_i_2 
       (.I0(o_count_6_reg_795_reg[13]),
        .I1(o_count_2_reg_245[13]),
        .I2(icmp_ln26_reg_781),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_enable_reg_pp1_iter1_reg_n_5),
        .O(\o_count_3_reg_278[13]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hCACCCCCC)) 
    \o_count_3_reg_278[1]_i_1 
       (.I0(o_count_6_reg_795_reg[1]),
        .I1(o_count_2_reg_245[1]),
        .I2(icmp_ln26_reg_781),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_enable_reg_pp1_iter1_reg_n_5),
        .O(\o_count_3_reg_278[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCACCCCCC)) 
    \o_count_3_reg_278[2]_i_1 
       (.I0(o_count_6_reg_795_reg[2]),
        .I1(o_count_2_reg_245[2]),
        .I2(icmp_ln26_reg_781),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_enable_reg_pp1_iter1_reg_n_5),
        .O(\o_count_3_reg_278[2]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCACCCCCC)) 
    \o_count_3_reg_278[3]_i_1 
       (.I0(o_count_6_reg_795_reg[3]),
        .I1(o_count_2_reg_245[3]),
        .I2(icmp_ln26_reg_781),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_enable_reg_pp1_iter1_reg_n_5),
        .O(\o_count_3_reg_278[3]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCACCCCCC)) 
    \o_count_3_reg_278[4]_i_1 
       (.I0(o_count_6_reg_795_reg[4]),
        .I1(o_count_2_reg_245[4]),
        .I2(icmp_ln26_reg_781),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_enable_reg_pp1_iter1_reg_n_5),
        .O(\o_count_3_reg_278[4]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCACCCCCC)) 
    \o_count_3_reg_278[5]_i_1 
       (.I0(o_count_6_reg_795_reg[5]),
        .I1(o_count_2_reg_245[5]),
        .I2(icmp_ln26_reg_781),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_enable_reg_pp1_iter1_reg_n_5),
        .O(\o_count_3_reg_278[5]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCACCCCCC)) 
    \o_count_3_reg_278[6]_i_1 
       (.I0(o_count_6_reg_795_reg[6]),
        .I1(o_count_2_reg_245[6]),
        .I2(icmp_ln26_reg_781),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_enable_reg_pp1_iter1_reg_n_5),
        .O(\o_count_3_reg_278[6]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCACCCCCC)) 
    \o_count_3_reg_278[7]_i_1 
       (.I0(o_count_6_reg_795_reg[7]),
        .I1(o_count_2_reg_245[7]),
        .I2(icmp_ln26_reg_781),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_enable_reg_pp1_iter1_reg_n_5),
        .O(\o_count_3_reg_278[7]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCACCCCCC)) 
    \o_count_3_reg_278[8]_i_1 
       (.I0(o_count_6_reg_795_reg[8]),
        .I1(o_count_2_reg_245[8]),
        .I2(icmp_ln26_reg_781),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_enable_reg_pp1_iter1_reg_n_5),
        .O(\o_count_3_reg_278[8]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hCACCCCCC)) 
    \o_count_3_reg_278[9]_i_1 
       (.I0(o_count_6_reg_795_reg[9]),
        .I1(o_count_2_reg_245[9]),
        .I2(icmp_ln26_reg_781),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_enable_reg_pp1_iter1_reg_n_5),
        .O(\o_count_3_reg_278[9]_i_1_n_5 ));
  FDRE \o_count_3_reg_278_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(o_count_3_reg_278[0]),
        .Q(o_count_3_reg_278_pp1_iter1_reg[0]),
        .R(1'b0));
  FDRE \o_count_3_reg_278_pp1_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(o_count_3_reg_278[10]),
        .Q(o_count_3_reg_278_pp1_iter1_reg[10]),
        .R(1'b0));
  FDRE \o_count_3_reg_278_pp1_iter1_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(o_count_3_reg_278[11]),
        .Q(o_count_3_reg_278_pp1_iter1_reg[11]),
        .R(1'b0));
  FDRE \o_count_3_reg_278_pp1_iter1_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(o_count_3_reg_278[12]),
        .Q(o_count_3_reg_278_pp1_iter1_reg[12]),
        .R(1'b0));
  FDRE \o_count_3_reg_278_pp1_iter1_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(o_count_3_reg_278[13]),
        .Q(o_count_3_reg_278_pp1_iter1_reg[13]),
        .R(1'b0));
  FDRE \o_count_3_reg_278_pp1_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(o_count_3_reg_278[1]),
        .Q(o_count_3_reg_278_pp1_iter1_reg[1]),
        .R(1'b0));
  FDRE \o_count_3_reg_278_pp1_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(o_count_3_reg_278[2]),
        .Q(o_count_3_reg_278_pp1_iter1_reg[2]),
        .R(1'b0));
  FDRE \o_count_3_reg_278_pp1_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(o_count_3_reg_278[3]),
        .Q(o_count_3_reg_278_pp1_iter1_reg[3]),
        .R(1'b0));
  FDRE \o_count_3_reg_278_pp1_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(o_count_3_reg_278[4]),
        .Q(o_count_3_reg_278_pp1_iter1_reg[4]),
        .R(1'b0));
  FDRE \o_count_3_reg_278_pp1_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(o_count_3_reg_278[5]),
        .Q(o_count_3_reg_278_pp1_iter1_reg[5]),
        .R(1'b0));
  FDRE \o_count_3_reg_278_pp1_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(o_count_3_reg_278[6]),
        .Q(o_count_3_reg_278_pp1_iter1_reg[6]),
        .R(1'b0));
  FDRE \o_count_3_reg_278_pp1_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(o_count_3_reg_278[7]),
        .Q(o_count_3_reg_278_pp1_iter1_reg[7]),
        .R(1'b0));
  FDRE \o_count_3_reg_278_pp1_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(o_count_3_reg_278[8]),
        .Q(o_count_3_reg_278_pp1_iter1_reg[8]),
        .R(1'b0));
  FDRE \o_count_3_reg_278_pp1_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(o_count_3_reg_278[9]),
        .Q(o_count_3_reg_278_pp1_iter1_reg[9]),
        .R(1'b0));
  FDRE \o_count_3_reg_278_reg[0] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_278[13]_i_1_n_5 ),
        .D(\o_count_3_reg_278[0]_i_1_n_5 ),
        .Q(o_count_3_reg_278[0]),
        .R(1'b0));
  FDRE \o_count_3_reg_278_reg[10] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_278[13]_i_1_n_5 ),
        .D(\o_count_3_reg_278[10]_i_1_n_5 ),
        .Q(o_count_3_reg_278[10]),
        .R(1'b0));
  FDRE \o_count_3_reg_278_reg[11] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_278[13]_i_1_n_5 ),
        .D(\o_count_3_reg_278[11]_i_1_n_5 ),
        .Q(o_count_3_reg_278[11]),
        .R(1'b0));
  FDRE \o_count_3_reg_278_reg[12] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_278[13]_i_1_n_5 ),
        .D(\o_count_3_reg_278[12]_i_1_n_5 ),
        .Q(o_count_3_reg_278[12]),
        .R(1'b0));
  FDRE \o_count_3_reg_278_reg[13] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_278[13]_i_1_n_5 ),
        .D(\o_count_3_reg_278[13]_i_2_n_5 ),
        .Q(o_count_3_reg_278[13]),
        .R(1'b0));
  FDRE \o_count_3_reg_278_reg[1] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_278[13]_i_1_n_5 ),
        .D(\o_count_3_reg_278[1]_i_1_n_5 ),
        .Q(o_count_3_reg_278[1]),
        .R(1'b0));
  FDRE \o_count_3_reg_278_reg[2] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_278[13]_i_1_n_5 ),
        .D(\o_count_3_reg_278[2]_i_1_n_5 ),
        .Q(o_count_3_reg_278[2]),
        .R(1'b0));
  FDRE \o_count_3_reg_278_reg[3] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_278[13]_i_1_n_5 ),
        .D(\o_count_3_reg_278[3]_i_1_n_5 ),
        .Q(o_count_3_reg_278[3]),
        .R(1'b0));
  FDRE \o_count_3_reg_278_reg[4] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_278[13]_i_1_n_5 ),
        .D(\o_count_3_reg_278[4]_i_1_n_5 ),
        .Q(o_count_3_reg_278[4]),
        .R(1'b0));
  FDRE \o_count_3_reg_278_reg[5] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_278[13]_i_1_n_5 ),
        .D(\o_count_3_reg_278[5]_i_1_n_5 ),
        .Q(o_count_3_reg_278[5]),
        .R(1'b0));
  FDRE \o_count_3_reg_278_reg[6] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_278[13]_i_1_n_5 ),
        .D(\o_count_3_reg_278[6]_i_1_n_5 ),
        .Q(o_count_3_reg_278[6]),
        .R(1'b0));
  FDRE \o_count_3_reg_278_reg[7] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_278[13]_i_1_n_5 ),
        .D(\o_count_3_reg_278[7]_i_1_n_5 ),
        .Q(o_count_3_reg_278[7]),
        .R(1'b0));
  FDRE \o_count_3_reg_278_reg[8] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_278[13]_i_1_n_5 ),
        .D(\o_count_3_reg_278[8]_i_1_n_5 ),
        .Q(o_count_3_reg_278[8]),
        .R(1'b0));
  FDRE \o_count_3_reg_278_reg[9] 
       (.C(ap_clk),
        .CE(\o_count_3_reg_278[13]_i_1_n_5 ),
        .D(\o_count_3_reg_278[9]_i_1_n_5 ),
        .Q(o_count_3_reg_278[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \o_count_5_reg_299[0]_i_1 
       (.I0(ap_NS_fsm16_out),
        .I1(ap_NS_fsm1),
        .O(\o_count_5_reg_299[0]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_299[0]_i_3 
       (.I0(o_count_5_reg_299_reg[0]),
        .I1(ap_NS_fsm16_out),
        .I2(add_ln23_1_reg_756[0]),
        .O(\o_count_5_reg_299[0]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_299[0]_i_4 
       (.I0(o_count_5_reg_299_reg[3]),
        .I1(ap_NS_fsm16_out),
        .I2(add_ln23_1_reg_756[3]),
        .O(\o_count_5_reg_299[0]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_299[0]_i_5 
       (.I0(o_count_5_reg_299_reg[2]),
        .I1(ap_NS_fsm16_out),
        .I2(add_ln23_1_reg_756[2]),
        .O(\o_count_5_reg_299[0]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_299[0]_i_6 
       (.I0(o_count_5_reg_299_reg[1]),
        .I1(ap_NS_fsm16_out),
        .I2(add_ln23_1_reg_756[1]),
        .O(\o_count_5_reg_299[0]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \o_count_5_reg_299[0]_i_7 
       (.I0(add_ln23_1_reg_756[0]),
        .I1(o_count_5_reg_299_reg[0]),
        .I2(ap_NS_fsm16_out),
        .O(\o_count_5_reg_299[0]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_299[12]_i_2 
       (.I0(o_count_5_reg_299_reg[13]),
        .I1(ap_NS_fsm16_out),
        .I2(add_ln23_1_reg_756[13]),
        .O(\o_count_5_reg_299[12]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_299[12]_i_3 
       (.I0(o_count_5_reg_299_reg[12]),
        .I1(ap_NS_fsm16_out),
        .I2(add_ln23_1_reg_756[12]),
        .O(\o_count_5_reg_299[12]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_299[4]_i_2 
       (.I0(o_count_5_reg_299_reg[7]),
        .I1(ap_NS_fsm16_out),
        .I2(add_ln23_1_reg_756[7]),
        .O(\o_count_5_reg_299[4]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_299[4]_i_3 
       (.I0(o_count_5_reg_299_reg[6]),
        .I1(ap_NS_fsm16_out),
        .I2(add_ln23_1_reg_756[6]),
        .O(\o_count_5_reg_299[4]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_299[4]_i_4 
       (.I0(o_count_5_reg_299_reg[5]),
        .I1(ap_NS_fsm16_out),
        .I2(add_ln23_1_reg_756[5]),
        .O(\o_count_5_reg_299[4]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_299[4]_i_5 
       (.I0(o_count_5_reg_299_reg[4]),
        .I1(ap_NS_fsm16_out),
        .I2(add_ln23_1_reg_756[4]),
        .O(\o_count_5_reg_299[4]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_299[8]_i_2 
       (.I0(o_count_5_reg_299_reg[11]),
        .I1(ap_NS_fsm16_out),
        .I2(add_ln23_1_reg_756[11]),
        .O(\o_count_5_reg_299[8]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_299[8]_i_3 
       (.I0(o_count_5_reg_299_reg[10]),
        .I1(ap_NS_fsm16_out),
        .I2(add_ln23_1_reg_756[10]),
        .O(\o_count_5_reg_299[8]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_299[8]_i_4 
       (.I0(o_count_5_reg_299_reg[9]),
        .I1(ap_NS_fsm16_out),
        .I2(add_ln23_1_reg_756[9]),
        .O(\o_count_5_reg_299[8]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_299[8]_i_5 
       (.I0(o_count_5_reg_299_reg[8]),
        .I1(ap_NS_fsm16_out),
        .I2(add_ln23_1_reg_756[8]),
        .O(\o_count_5_reg_299[8]_i_5_n_5 ));
  FDRE \o_count_5_reg_299_reg[0] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_299[0]_i_1_n_5 ),
        .D(\o_count_5_reg_299_reg[0]_i_2_n_12 ),
        .Q(o_count_5_reg_299_reg[0]),
        .R(1'b0));
  CARRY4 \o_count_5_reg_299_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\o_count_5_reg_299_reg[0]_i_2_n_5 ,\o_count_5_reg_299_reg[0]_i_2_n_6 ,\o_count_5_reg_299_reg[0]_i_2_n_7 ,\o_count_5_reg_299_reg[0]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\o_count_5_reg_299[0]_i_3_n_5 }),
        .O({\o_count_5_reg_299_reg[0]_i_2_n_9 ,\o_count_5_reg_299_reg[0]_i_2_n_10 ,\o_count_5_reg_299_reg[0]_i_2_n_11 ,\o_count_5_reg_299_reg[0]_i_2_n_12 }),
        .S({\o_count_5_reg_299[0]_i_4_n_5 ,\o_count_5_reg_299[0]_i_5_n_5 ,\o_count_5_reg_299[0]_i_6_n_5 ,\o_count_5_reg_299[0]_i_7_n_5 }));
  FDRE \o_count_5_reg_299_reg[10] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_299[0]_i_1_n_5 ),
        .D(\o_count_5_reg_299_reg[8]_i_1_n_10 ),
        .Q(o_count_5_reg_299_reg[10]),
        .R(1'b0));
  FDRE \o_count_5_reg_299_reg[11] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_299[0]_i_1_n_5 ),
        .D(\o_count_5_reg_299_reg[8]_i_1_n_9 ),
        .Q(o_count_5_reg_299_reg[11]),
        .R(1'b0));
  FDRE \o_count_5_reg_299_reg[12] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_299[0]_i_1_n_5 ),
        .D(\o_count_5_reg_299_reg[12]_i_1_n_12 ),
        .Q(o_count_5_reg_299_reg[12]),
        .R(1'b0));
  CARRY4 \o_count_5_reg_299_reg[12]_i_1 
       (.CI(\o_count_5_reg_299_reg[8]_i_1_n_5 ),
        .CO({\NLW_o_count_5_reg_299_reg[12]_i_1_CO_UNCONNECTED [3:1],\o_count_5_reg_299_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_o_count_5_reg_299_reg[12]_i_1_O_UNCONNECTED [3:2],\o_count_5_reg_299_reg[12]_i_1_n_11 ,\o_count_5_reg_299_reg[12]_i_1_n_12 }),
        .S({1'b0,1'b0,\o_count_5_reg_299[12]_i_2_n_5 ,\o_count_5_reg_299[12]_i_3_n_5 }));
  FDRE \o_count_5_reg_299_reg[13] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_299[0]_i_1_n_5 ),
        .D(\o_count_5_reg_299_reg[12]_i_1_n_11 ),
        .Q(o_count_5_reg_299_reg[13]),
        .R(1'b0));
  FDRE \o_count_5_reg_299_reg[1] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_299[0]_i_1_n_5 ),
        .D(\o_count_5_reg_299_reg[0]_i_2_n_11 ),
        .Q(o_count_5_reg_299_reg[1]),
        .R(1'b0));
  FDRE \o_count_5_reg_299_reg[2] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_299[0]_i_1_n_5 ),
        .D(\o_count_5_reg_299_reg[0]_i_2_n_10 ),
        .Q(o_count_5_reg_299_reg[2]),
        .R(1'b0));
  FDRE \o_count_5_reg_299_reg[3] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_299[0]_i_1_n_5 ),
        .D(\o_count_5_reg_299_reg[0]_i_2_n_9 ),
        .Q(o_count_5_reg_299_reg[3]),
        .R(1'b0));
  FDRE \o_count_5_reg_299_reg[4] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_299[0]_i_1_n_5 ),
        .D(\o_count_5_reg_299_reg[4]_i_1_n_12 ),
        .Q(o_count_5_reg_299_reg[4]),
        .R(1'b0));
  CARRY4 \o_count_5_reg_299_reg[4]_i_1 
       (.CI(\o_count_5_reg_299_reg[0]_i_2_n_5 ),
        .CO({\o_count_5_reg_299_reg[4]_i_1_n_5 ,\o_count_5_reg_299_reg[4]_i_1_n_6 ,\o_count_5_reg_299_reg[4]_i_1_n_7 ,\o_count_5_reg_299_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_count_5_reg_299_reg[4]_i_1_n_9 ,\o_count_5_reg_299_reg[4]_i_1_n_10 ,\o_count_5_reg_299_reg[4]_i_1_n_11 ,\o_count_5_reg_299_reg[4]_i_1_n_12 }),
        .S({\o_count_5_reg_299[4]_i_2_n_5 ,\o_count_5_reg_299[4]_i_3_n_5 ,\o_count_5_reg_299[4]_i_4_n_5 ,\o_count_5_reg_299[4]_i_5_n_5 }));
  FDRE \o_count_5_reg_299_reg[5] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_299[0]_i_1_n_5 ),
        .D(\o_count_5_reg_299_reg[4]_i_1_n_11 ),
        .Q(o_count_5_reg_299_reg[5]),
        .R(1'b0));
  FDRE \o_count_5_reg_299_reg[6] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_299[0]_i_1_n_5 ),
        .D(\o_count_5_reg_299_reg[4]_i_1_n_10 ),
        .Q(o_count_5_reg_299_reg[6]),
        .R(1'b0));
  FDRE \o_count_5_reg_299_reg[7] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_299[0]_i_1_n_5 ),
        .D(\o_count_5_reg_299_reg[4]_i_1_n_9 ),
        .Q(o_count_5_reg_299_reg[7]),
        .R(1'b0));
  FDRE \o_count_5_reg_299_reg[8] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_299[0]_i_1_n_5 ),
        .D(\o_count_5_reg_299_reg[8]_i_1_n_12 ),
        .Q(o_count_5_reg_299_reg[8]),
        .R(1'b0));
  CARRY4 \o_count_5_reg_299_reg[8]_i_1 
       (.CI(\o_count_5_reg_299_reg[4]_i_1_n_5 ),
        .CO({\o_count_5_reg_299_reg[8]_i_1_n_5 ,\o_count_5_reg_299_reg[8]_i_1_n_6 ,\o_count_5_reg_299_reg[8]_i_1_n_7 ,\o_count_5_reg_299_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_count_5_reg_299_reg[8]_i_1_n_9 ,\o_count_5_reg_299_reg[8]_i_1_n_10 ,\o_count_5_reg_299_reg[8]_i_1_n_11 ,\o_count_5_reg_299_reg[8]_i_1_n_12 }),
        .S({\o_count_5_reg_299[8]_i_2_n_5 ,\o_count_5_reg_299[8]_i_3_n_5 ,\o_count_5_reg_299[8]_i_4_n_5 ,\o_count_5_reg_299[8]_i_5_n_5 }));
  FDRE \o_count_5_reg_299_reg[9] 
       (.C(ap_clk),
        .CE(\o_count_5_reg_299[0]_i_1_n_5 ),
        .D(\o_count_5_reg_299_reg[8]_i_1_n_11 ),
        .Q(o_count_5_reg_299_reg[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \o_count_6_reg_795[0]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_condition_pp1_exit_iter0_state10),
        .O(i_count_2_reg_2891));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \o_count_6_reg_795[0]_i_3 
       (.I0(o_count_6_reg_795_reg[3]),
        .I1(icmp_ln26_reg_781),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1_reg_n_5),
        .I4(o_count_3_reg_278[3]),
        .O(\o_count_6_reg_795[0]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \o_count_6_reg_795[0]_i_4 
       (.I0(o_count_6_reg_795_reg[2]),
        .I1(icmp_ln26_reg_781),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1_reg_n_5),
        .I4(o_count_3_reg_278[2]),
        .O(\o_count_6_reg_795[0]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \o_count_6_reg_795[0]_i_5 
       (.I0(o_count_6_reg_795_reg[1]),
        .I1(icmp_ln26_reg_781),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1_reg_n_5),
        .I4(o_count_3_reg_278[1]),
        .O(\o_count_6_reg_795[0]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h551555D5)) 
    \o_count_6_reg_795[0]_i_6 
       (.I0(o_count_3_reg_278[0]),
        .I1(ap_enable_reg_pp1_iter1_reg_n_5),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln26_reg_781),
        .I4(o_count_6_reg_795_reg[0]),
        .O(\o_count_6_reg_795[0]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \o_count_6_reg_795[12]_i_2 
       (.I0(o_count_6_reg_795_reg[13]),
        .I1(icmp_ln26_reg_781),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1_reg_n_5),
        .I4(o_count_3_reg_278[13]),
        .O(\o_count_6_reg_795[12]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \o_count_6_reg_795[12]_i_3 
       (.I0(o_count_6_reg_795_reg[12]),
        .I1(icmp_ln26_reg_781),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1_reg_n_5),
        .I4(o_count_3_reg_278[12]),
        .O(\o_count_6_reg_795[12]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \o_count_6_reg_795[4]_i_2 
       (.I0(o_count_6_reg_795_reg[7]),
        .I1(icmp_ln26_reg_781),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1_reg_n_5),
        .I4(o_count_3_reg_278[7]),
        .O(\o_count_6_reg_795[4]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \o_count_6_reg_795[4]_i_3 
       (.I0(o_count_6_reg_795_reg[6]),
        .I1(icmp_ln26_reg_781),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1_reg_n_5),
        .I4(o_count_3_reg_278[6]),
        .O(\o_count_6_reg_795[4]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \o_count_6_reg_795[4]_i_4 
       (.I0(o_count_6_reg_795_reg[5]),
        .I1(icmp_ln26_reg_781),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1_reg_n_5),
        .I4(o_count_3_reg_278[5]),
        .O(\o_count_6_reg_795[4]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \o_count_6_reg_795[4]_i_5 
       (.I0(o_count_6_reg_795_reg[4]),
        .I1(icmp_ln26_reg_781),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1_reg_n_5),
        .I4(o_count_3_reg_278[4]),
        .O(\o_count_6_reg_795[4]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \o_count_6_reg_795[8]_i_2 
       (.I0(o_count_6_reg_795_reg[11]),
        .I1(icmp_ln26_reg_781),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1_reg_n_5),
        .I4(o_count_3_reg_278[11]),
        .O(\o_count_6_reg_795[8]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \o_count_6_reg_795[8]_i_3 
       (.I0(o_count_6_reg_795_reg[10]),
        .I1(icmp_ln26_reg_781),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1_reg_n_5),
        .I4(o_count_3_reg_278[10]),
        .O(\o_count_6_reg_795[8]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \o_count_6_reg_795[8]_i_4 
       (.I0(o_count_6_reg_795_reg[9]),
        .I1(icmp_ln26_reg_781),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1_reg_n_5),
        .I4(o_count_3_reg_278[9]),
        .O(\o_count_6_reg_795[8]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \o_count_6_reg_795[8]_i_5 
       (.I0(o_count_6_reg_795_reg[8]),
        .I1(icmp_ln26_reg_781),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1_reg_n_5),
        .I4(o_count_3_reg_278[8]),
        .O(\o_count_6_reg_795[8]_i_5_n_5 ));
  FDRE \o_count_6_reg_795_reg[0] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2891),
        .D(\o_count_6_reg_795_reg[0]_i_2_n_12 ),
        .Q(o_count_6_reg_795_reg[0]),
        .R(1'b0));
  CARRY4 \o_count_6_reg_795_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\o_count_6_reg_795_reg[0]_i_2_n_5 ,\o_count_6_reg_795_reg[0]_i_2_n_6 ,\o_count_6_reg_795_reg[0]_i_2_n_7 ,\o_count_6_reg_795_reg[0]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\o_count_6_reg_795_reg[0]_i_2_n_9 ,\o_count_6_reg_795_reg[0]_i_2_n_10 ,\o_count_6_reg_795_reg[0]_i_2_n_11 ,\o_count_6_reg_795_reg[0]_i_2_n_12 }),
        .S({\o_count_6_reg_795[0]_i_3_n_5 ,\o_count_6_reg_795[0]_i_4_n_5 ,\o_count_6_reg_795[0]_i_5_n_5 ,\o_count_6_reg_795[0]_i_6_n_5 }));
  FDRE \o_count_6_reg_795_reg[10] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2891),
        .D(\o_count_6_reg_795_reg[8]_i_1_n_10 ),
        .Q(o_count_6_reg_795_reg[10]),
        .R(1'b0));
  FDRE \o_count_6_reg_795_reg[11] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2891),
        .D(\o_count_6_reg_795_reg[8]_i_1_n_9 ),
        .Q(o_count_6_reg_795_reg[11]),
        .R(1'b0));
  FDRE \o_count_6_reg_795_reg[12] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2891),
        .D(\o_count_6_reg_795_reg[12]_i_1_n_12 ),
        .Q(o_count_6_reg_795_reg[12]),
        .R(1'b0));
  CARRY4 \o_count_6_reg_795_reg[12]_i_1 
       (.CI(\o_count_6_reg_795_reg[8]_i_1_n_5 ),
        .CO({\NLW_o_count_6_reg_795_reg[12]_i_1_CO_UNCONNECTED [3:1],\o_count_6_reg_795_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_o_count_6_reg_795_reg[12]_i_1_O_UNCONNECTED [3:2],\o_count_6_reg_795_reg[12]_i_1_n_11 ,\o_count_6_reg_795_reg[12]_i_1_n_12 }),
        .S({1'b0,1'b0,\o_count_6_reg_795[12]_i_2_n_5 ,\o_count_6_reg_795[12]_i_3_n_5 }));
  FDRE \o_count_6_reg_795_reg[13] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2891),
        .D(\o_count_6_reg_795_reg[12]_i_1_n_11 ),
        .Q(o_count_6_reg_795_reg[13]),
        .R(1'b0));
  FDRE \o_count_6_reg_795_reg[1] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2891),
        .D(\o_count_6_reg_795_reg[0]_i_2_n_11 ),
        .Q(o_count_6_reg_795_reg[1]),
        .R(1'b0));
  FDRE \o_count_6_reg_795_reg[2] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2891),
        .D(\o_count_6_reg_795_reg[0]_i_2_n_10 ),
        .Q(o_count_6_reg_795_reg[2]),
        .R(1'b0));
  FDRE \o_count_6_reg_795_reg[3] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2891),
        .D(\o_count_6_reg_795_reg[0]_i_2_n_9 ),
        .Q(o_count_6_reg_795_reg[3]),
        .R(1'b0));
  FDRE \o_count_6_reg_795_reg[4] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2891),
        .D(\o_count_6_reg_795_reg[4]_i_1_n_12 ),
        .Q(o_count_6_reg_795_reg[4]),
        .R(1'b0));
  CARRY4 \o_count_6_reg_795_reg[4]_i_1 
       (.CI(\o_count_6_reg_795_reg[0]_i_2_n_5 ),
        .CO({\o_count_6_reg_795_reg[4]_i_1_n_5 ,\o_count_6_reg_795_reg[4]_i_1_n_6 ,\o_count_6_reg_795_reg[4]_i_1_n_7 ,\o_count_6_reg_795_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_count_6_reg_795_reg[4]_i_1_n_9 ,\o_count_6_reg_795_reg[4]_i_1_n_10 ,\o_count_6_reg_795_reg[4]_i_1_n_11 ,\o_count_6_reg_795_reg[4]_i_1_n_12 }),
        .S({\o_count_6_reg_795[4]_i_2_n_5 ,\o_count_6_reg_795[4]_i_3_n_5 ,\o_count_6_reg_795[4]_i_4_n_5 ,\o_count_6_reg_795[4]_i_5_n_5 }));
  FDRE \o_count_6_reg_795_reg[5] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2891),
        .D(\o_count_6_reg_795_reg[4]_i_1_n_11 ),
        .Q(o_count_6_reg_795_reg[5]),
        .R(1'b0));
  FDRE \o_count_6_reg_795_reg[6] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2891),
        .D(\o_count_6_reg_795_reg[4]_i_1_n_10 ),
        .Q(o_count_6_reg_795_reg[6]),
        .R(1'b0));
  FDRE \o_count_6_reg_795_reg[7] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2891),
        .D(\o_count_6_reg_795_reg[4]_i_1_n_9 ),
        .Q(o_count_6_reg_795_reg[7]),
        .R(1'b0));
  FDRE \o_count_6_reg_795_reg[8] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2891),
        .D(\o_count_6_reg_795_reg[8]_i_1_n_12 ),
        .Q(o_count_6_reg_795_reg[8]),
        .R(1'b0));
  CARRY4 \o_count_6_reg_795_reg[8]_i_1 
       (.CI(\o_count_6_reg_795_reg[4]_i_1_n_5 ),
        .CO({\o_count_6_reg_795_reg[8]_i_1_n_5 ,\o_count_6_reg_795_reg[8]_i_1_n_6 ,\o_count_6_reg_795_reg[8]_i_1_n_7 ,\o_count_6_reg_795_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_count_6_reg_795_reg[8]_i_1_n_9 ,\o_count_6_reg_795_reg[8]_i_1_n_10 ,\o_count_6_reg_795_reg[8]_i_1_n_11 ,\o_count_6_reg_795_reg[8]_i_1_n_12 }),
        .S({\o_count_6_reg_795[8]_i_2_n_5 ,\o_count_6_reg_795[8]_i_3_n_5 ,\o_count_6_reg_795[8]_i_4_n_5 ,\o_count_6_reg_795[8]_i_5_n_5 }));
  FDRE \o_count_6_reg_795_reg[9] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2891),
        .D(\o_count_6_reg_795_reg[8]_i_1_n_11 ),
        .Q(o_count_6_reg_795_reg[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_reg_234[0]_i_1 
       (.I0(\phi_ln13_reg_169_reg_n_5_[0] ),
        .I1(add_ln23_3_reg_815[0]),
        .I2(ap_CS_fsm_state8),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_reg_234[10]_i_1 
       (.I0(\phi_ln13_reg_169_reg_n_5_[10] ),
        .I1(add_ln23_3_reg_815[10]),
        .I2(ap_CS_fsm_state8),
        .O(p_0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_reg_234[11]_i_1 
       (.I0(\phi_ln13_reg_169_reg_n_5_[11] ),
        .I1(add_ln23_3_reg_815[11]),
        .I2(ap_CS_fsm_state8),
        .O(p_0_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_reg_234[12]_i_1 
       (.I0(\phi_ln13_reg_169_reg_n_5_[12] ),
        .I1(add_ln23_3_reg_815[12]),
        .I2(ap_CS_fsm_state8),
        .O(p_0_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_reg_234[13]_i_1 
       (.I0(\phi_ln13_reg_169_reg_n_5_[13] ),
        .I1(add_ln23_3_reg_815[13]),
        .I2(ap_CS_fsm_state8),
        .O(p_0_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_reg_234[1]_i_1 
       (.I0(\phi_ln13_reg_169_reg_n_5_[1] ),
        .I1(add_ln23_3_reg_815[1]),
        .I2(ap_CS_fsm_state8),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_reg_234[2]_i_1 
       (.I0(\phi_ln13_reg_169_reg_n_5_[2] ),
        .I1(add_ln23_3_reg_815[2]),
        .I2(ap_CS_fsm_state8),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_reg_234[3]_i_1 
       (.I0(\phi_ln13_reg_169_reg_n_5_[3] ),
        .I1(add_ln23_3_reg_815[3]),
        .I2(ap_CS_fsm_state8),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_reg_234[4]_i_1 
       (.I0(\phi_ln13_reg_169_reg_n_5_[4] ),
        .I1(add_ln23_3_reg_815[4]),
        .I2(ap_CS_fsm_state8),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_reg_234[5]_i_1 
       (.I0(\phi_ln13_reg_169_reg_n_5_[5] ),
        .I1(add_ln23_3_reg_815[5]),
        .I2(ap_CS_fsm_state8),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_reg_234[6]_i_1 
       (.I0(\phi_ln13_reg_169_reg_n_5_[6] ),
        .I1(add_ln23_3_reg_815[6]),
        .I2(ap_CS_fsm_state8),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_reg_234[7]_i_1 
       (.I0(\phi_ln13_reg_169_reg_n_5_[7] ),
        .I1(add_ln23_3_reg_815[7]),
        .I2(ap_CS_fsm_state8),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_reg_234[8]_i_1 
       (.I0(\phi_ln13_reg_169_reg_n_5_[8] ),
        .I1(add_ln23_3_reg_815[8]),
        .I2(ap_CS_fsm_state8),
        .O(p_0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \o_count_reg_234[9]_i_1 
       (.I0(\phi_ln13_reg_169_reg_n_5_[9] ),
        .I1(add_ln23_3_reg_815[9]),
        .I2(ap_CS_fsm_state8),
        .O(p_0_in[9]));
  FDRE \o_count_reg_234_reg[0] 
       (.C(ap_clk),
        .CE(o_count_reg_234),
        .D(p_0_in[0]),
        .Q(\o_count_reg_234_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \o_count_reg_234_reg[10] 
       (.C(ap_clk),
        .CE(o_count_reg_234),
        .D(p_0_in[10]),
        .Q(\o_count_reg_234_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \o_count_reg_234_reg[11] 
       (.C(ap_clk),
        .CE(o_count_reg_234),
        .D(p_0_in[11]),
        .Q(\o_count_reg_234_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \o_count_reg_234_reg[12] 
       (.C(ap_clk),
        .CE(o_count_reg_234),
        .D(p_0_in[12]),
        .Q(\o_count_reg_234_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \o_count_reg_234_reg[13] 
       (.C(ap_clk),
        .CE(o_count_reg_234),
        .D(p_0_in[13]),
        .Q(\o_count_reg_234_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \o_count_reg_234_reg[1] 
       (.C(ap_clk),
        .CE(o_count_reg_234),
        .D(p_0_in[1]),
        .Q(\o_count_reg_234_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \o_count_reg_234_reg[2] 
       (.C(ap_clk),
        .CE(o_count_reg_234),
        .D(p_0_in[2]),
        .Q(\o_count_reg_234_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \o_count_reg_234_reg[3] 
       (.C(ap_clk),
        .CE(o_count_reg_234),
        .D(p_0_in[3]),
        .Q(\o_count_reg_234_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \o_count_reg_234_reg[4] 
       (.C(ap_clk),
        .CE(o_count_reg_234),
        .D(p_0_in[4]),
        .Q(\o_count_reg_234_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \o_count_reg_234_reg[5] 
       (.C(ap_clk),
        .CE(o_count_reg_234),
        .D(p_0_in[5]),
        .Q(\o_count_reg_234_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \o_count_reg_234_reg[6] 
       (.C(ap_clk),
        .CE(o_count_reg_234),
        .D(p_0_in[6]),
        .Q(\o_count_reg_234_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \o_count_reg_234_reg[7] 
       (.C(ap_clk),
        .CE(o_count_reg_234),
        .D(p_0_in[7]),
        .Q(\o_count_reg_234_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \o_count_reg_234_reg[8] 
       (.C(ap_clk),
        .CE(o_count_reg_234),
        .D(p_0_in[8]),
        .Q(\o_count_reg_234_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \o_count_reg_234_reg[9] 
       (.C(ap_clk),
        .CE(o_count_reg_234),
        .D(p_0_in[9]),
        .Q(\o_count_reg_234_reg_n_5_[9] ),
        .R(1'b0));
  FDRE \p_cast5_reg_707_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(empty_36_reg_664[0]),
        .Q(p_cast5_reg_707_reg[0]),
        .R(1'b0));
  FDRE \p_cast5_reg_707_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(empty_36_reg_664[1]),
        .Q(p_cast5_reg_707_reg[1]),
        .R(1'b0));
  FDRE \p_cast5_reg_707_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(empty_36_reg_664[2]),
        .Q(p_cast5_reg_707_reg[2]),
        .R(1'b0));
  FDRE \p_cast5_reg_707_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(empty_36_reg_664[3]),
        .Q(p_cast5_reg_707_reg[3]),
        .R(1'b0));
  FDRE \p_cast5_reg_707_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(empty_36_reg_664[4]),
        .Q(p_cast5_reg_707_reg[4]),
        .R(1'b0));
  FDRE \p_cast9_reg_697_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(empty_35_reg_649[0]),
        .Q(p_cast9_reg_697[0]),
        .R(1'b0));
  FDRE \p_cast9_reg_697_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(empty_35_reg_649[1]),
        .Q(p_cast9_reg_697[1]),
        .R(1'b0));
  FDRE \p_cast9_reg_697_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(empty_35_reg_649[2]),
        .Q(p_cast9_reg_697[2]),
        .R(1'b0));
  FDRE \p_cast9_reg_697_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(empty_35_reg_649[3]),
        .Q(p_cast9_reg_697[3]),
        .R(1'b0));
  FDRE \p_cast9_reg_697_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(empty_35_reg_649[4]),
        .Q(p_cast9_reg_697[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h66F0)) 
    \phi_ln13_reg_169[0]_i_1 
       (.I0(Q[6]),
        .I1(empty_35_reg_649[0]),
        .I2(add_ln13_7_fu_590_p2[0]),
        .I3(ap_CS_fsm_state5),
        .O(\phi_ln13_reg_169[0]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_ln13_reg_169[11]_i_2 
       (.I0(zext_ln13_6_reg_712[9]),
        .I1(\phi_ln13_reg_169_reg_n_5_[9] ),
        .O(\phi_ln13_reg_169[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_ln13_reg_169[11]_i_3 
       (.I0(zext_ln13_6_reg_712[8]),
        .I1(\phi_ln13_reg_169_reg_n_5_[8] ),
        .O(\phi_ln13_reg_169[11]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h78877887FFFF0000)) 
    \phi_ln13_reg_169[1]_i_1 
       (.I0(Q[6]),
        .I1(empty_35_reg_649[0]),
        .I2(empty_35_reg_649[1]),
        .I3(grp_padding2d_fix16_fu_527_input_height[4]),
        .I4(add_ln13_7_fu_590_p2[1]),
        .I5(ap_CS_fsm_state5),
        .O(\phi_ln13_reg_169[1]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h99F0)) 
    \phi_ln13_reg_169[2]_i_1 
       (.I0(\phi_ln13_reg_169[2]_i_2_n_5 ),
        .I1(empty_35_reg_649[2]),
        .I2(add_ln13_7_fu_590_p2[2]),
        .I3(ap_CS_fsm_state5),
        .O(\phi_ln13_reg_169[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'hFEAAFE00)) 
    \phi_ln13_reg_169[2]_i_2 
       (.I0(Q[6]),
        .I1(Q[8]),
        .I2(Q[4]),
        .I3(empty_35_reg_649[1]),
        .I4(empty_35_reg_649[0]),
        .O(\phi_ln13_reg_169[2]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'h6969FF00)) 
    \phi_ln13_reg_169[3]_i_1 
       (.I0(\phi_ln13_reg_169[3]_i_2_n_5 ),
        .I1(empty_35_reg_649[3]),
        .I2(Q[6]),
        .I3(add_ln13_7_fu_590_p2[3]),
        .I4(ap_CS_fsm_state5),
        .O(\phi_ln13_reg_169[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFAFAFAAA)) 
    \phi_ln13_reg_169[3]_i_2 
       (.I0(empty_35_reg_649[2]),
        .I1(empty_35_reg_649[0]),
        .I2(empty_35_reg_649[1]),
        .I3(Q[4]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\phi_ln13_reg_169[3]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h9696FF00)) 
    \phi_ln13_reg_169[4]_i_1 
       (.I0(\phi_ln13_reg_169[5]_i_2_n_5 ),
        .I1(empty_35_reg_649[4]),
        .I2(grp_padding2d_fix16_fu_527_input_height[4]),
        .I3(add_ln13_7_fu_590_p2[4]),
        .I4(ap_CS_fsm_state5),
        .O(\phi_ln13_reg_169[4]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hE8E8FF00)) 
    \phi_ln13_reg_169[5]_i_1 
       (.I0(empty_35_reg_649[4]),
        .I1(grp_padding2d_fix16_fu_527_input_height[4]),
        .I2(\phi_ln13_reg_169[5]_i_2_n_5 ),
        .I3(add_ln13_7_fu_590_p2[5]),
        .I4(ap_CS_fsm_state5),
        .O(\phi_ln13_reg_169[5]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDCD4C4D44)) 
    \phi_ln13_reg_169[5]_i_2 
       (.I0(Q[6]),
        .I1(empty_35_reg_649[3]),
        .I2(grp_padding2d_fix16_fu_527_input_height[4]),
        .I3(empty_35_reg_649[1]),
        .I4(empty_35_reg_649[0]),
        .I5(empty_35_reg_649[2]),
        .O(\phi_ln13_reg_169[5]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_ln13_reg_169[7]_i_10 
       (.I0(zext_ln13_6_reg_712[0]),
        .I1(\phi_ln13_reg_169_reg_n_5_[0] ),
        .O(\phi_ln13_reg_169[7]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_ln13_reg_169[7]_i_3 
       (.I0(zext_ln13_6_reg_712[7]),
        .I1(\phi_ln13_reg_169_reg_n_5_[7] ),
        .O(\phi_ln13_reg_169[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_ln13_reg_169[7]_i_4 
       (.I0(zext_ln13_6_reg_712[6]),
        .I1(\phi_ln13_reg_169_reg_n_5_[6] ),
        .O(\phi_ln13_reg_169[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_ln13_reg_169[7]_i_5 
       (.I0(zext_ln13_6_reg_712[5]),
        .I1(\phi_ln13_reg_169_reg_n_5_[5] ),
        .O(\phi_ln13_reg_169[7]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_ln13_reg_169[7]_i_6 
       (.I0(zext_ln13_6_reg_712[4]),
        .I1(\phi_ln13_reg_169_reg_n_5_[4] ),
        .O(\phi_ln13_reg_169[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_ln13_reg_169[7]_i_7 
       (.I0(zext_ln13_6_reg_712[3]),
        .I1(\phi_ln13_reg_169_reg_n_5_[3] ),
        .O(\phi_ln13_reg_169[7]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_ln13_reg_169[7]_i_8 
       (.I0(zext_ln13_6_reg_712[2]),
        .I1(\phi_ln13_reg_169_reg_n_5_[2] ),
        .O(\phi_ln13_reg_169[7]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_ln13_reg_169[7]_i_9 
       (.I0(zext_ln13_6_reg_712[1]),
        .I1(\phi_ln13_reg_169_reg_n_5_[1] ),
        .O(\phi_ln13_reg_169[7]_i_9_n_5 ));
  FDRE \phi_ln13_reg_169_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\phi_ln13_reg_169[0]_i_1_n_5 ),
        .Q(\phi_ln13_reg_169_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \phi_ln13_reg_169_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln13_7_fu_590_p2[10]),
        .Q(\phi_ln13_reg_169_reg_n_5_[10] ),
        .R(ap_CS_fsm_state5));
  FDRE \phi_ln13_reg_169_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln13_7_fu_590_p2[11]),
        .Q(\phi_ln13_reg_169_reg_n_5_[11] ),
        .R(ap_CS_fsm_state5));
  CARRY4 \phi_ln13_reg_169_reg[11]_i_1 
       (.CI(\phi_ln13_reg_169_reg[7]_i_1_n_5 ),
        .CO({\phi_ln13_reg_169_reg[11]_i_1_n_5 ,\phi_ln13_reg_169_reg[11]_i_1_n_6 ,\phi_ln13_reg_169_reg[11]_i_1_n_7 ,\phi_ln13_reg_169_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,zext_ln13_6_reg_712[9:8]}),
        .O(add_ln13_7_fu_590_p2[11:8]),
        .S({\phi_ln13_reg_169_reg_n_5_[11] ,\phi_ln13_reg_169_reg_n_5_[10] ,\phi_ln13_reg_169[11]_i_2_n_5 ,\phi_ln13_reg_169[11]_i_3_n_5 }));
  FDRE \phi_ln13_reg_169_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln13_7_fu_590_p2[12]),
        .Q(\phi_ln13_reg_169_reg_n_5_[12] ),
        .R(ap_CS_fsm_state5));
  FDRE \phi_ln13_reg_169_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln13_7_fu_590_p2[13]),
        .Q(\phi_ln13_reg_169_reg_n_5_[13] ),
        .R(ap_CS_fsm_state5));
  CARRY4 \phi_ln13_reg_169_reg[13]_i_1 
       (.CI(\phi_ln13_reg_169_reg[11]_i_1_n_5 ),
        .CO({\NLW_phi_ln13_reg_169_reg[13]_i_1_CO_UNCONNECTED [3:1],\phi_ln13_reg_169_reg[13]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_phi_ln13_reg_169_reg[13]_i_1_O_UNCONNECTED [3:2],add_ln13_7_fu_590_p2[13:12]}),
        .S({1'b0,1'b0,\phi_ln13_reg_169_reg_n_5_[13] ,\phi_ln13_reg_169_reg_n_5_[12] }));
  FDRE \phi_ln13_reg_169_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\phi_ln13_reg_169[1]_i_1_n_5 ),
        .Q(\phi_ln13_reg_169_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \phi_ln13_reg_169_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\phi_ln13_reg_169[2]_i_1_n_5 ),
        .Q(\phi_ln13_reg_169_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \phi_ln13_reg_169_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\phi_ln13_reg_169[3]_i_1_n_5 ),
        .Q(\phi_ln13_reg_169_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \phi_ln13_reg_169_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\phi_ln13_reg_169[4]_i_1_n_5 ),
        .Q(\phi_ln13_reg_169_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \phi_ln13_reg_169_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\phi_ln13_reg_169[5]_i_1_n_5 ),
        .Q(\phi_ln13_reg_169_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \phi_ln13_reg_169_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln13_7_fu_590_p2[6]),
        .Q(\phi_ln13_reg_169_reg_n_5_[6] ),
        .R(ap_CS_fsm_state5));
  FDRE \phi_ln13_reg_169_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln13_7_fu_590_p2[7]),
        .Q(\phi_ln13_reg_169_reg_n_5_[7] ),
        .R(ap_CS_fsm_state5));
  CARRY4 \phi_ln13_reg_169_reg[7]_i_1 
       (.CI(\phi_ln13_reg_169_reg[7]_i_2_n_5 ),
        .CO({\phi_ln13_reg_169_reg[7]_i_1_n_5 ,\phi_ln13_reg_169_reg[7]_i_1_n_6 ,\phi_ln13_reg_169_reg[7]_i_1_n_7 ,\phi_ln13_reg_169_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(zext_ln13_6_reg_712[7:4]),
        .O(add_ln13_7_fu_590_p2[7:4]),
        .S({\phi_ln13_reg_169[7]_i_3_n_5 ,\phi_ln13_reg_169[7]_i_4_n_5 ,\phi_ln13_reg_169[7]_i_5_n_5 ,\phi_ln13_reg_169[7]_i_6_n_5 }));
  CARRY4 \phi_ln13_reg_169_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\phi_ln13_reg_169_reg[7]_i_2_n_5 ,\phi_ln13_reg_169_reg[7]_i_2_n_6 ,\phi_ln13_reg_169_reg[7]_i_2_n_7 ,\phi_ln13_reg_169_reg[7]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI(zext_ln13_6_reg_712[3:0]),
        .O(add_ln13_7_fu_590_p2[3:0]),
        .S({\phi_ln13_reg_169[7]_i_7_n_5 ,\phi_ln13_reg_169[7]_i_8_n_5 ,\phi_ln13_reg_169[7]_i_9_n_5 ,\phi_ln13_reg_169[7]_i_10_n_5 }));
  FDRE \phi_ln13_reg_169_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln13_7_fu_590_p2[8]),
        .Q(\phi_ln13_reg_169_reg_n_5_[8] ),
        .R(ap_CS_fsm_state5));
  FDRE \phi_ln13_reg_169_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln13_7_fu_590_p2[9]),
        .Q(\phi_ln13_reg_169_reg_n_5_[9] ),
        .R(ap_CS_fsm_state5));
  LUT5 #(
    .INIT(32'h0000880F)) 
    ram_reg_0_i_125
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(input_load_reg_800[1]),
        .I2(ram_reg_0),
        .I3(ram_reg_7_0),
        .I4(Q[2]),
        .O(ap_enable_reg_pp1_iter2_reg_14));
  LUT5 #(
    .INIT(32'h0000880F)) 
    ram_reg_0_i_127
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(input_load_reg_800[0]),
        .I2(ram_reg_0_0),
        .I3(ram_reg_7_0),
        .I4(Q[2]),
        .O(ap_enable_reg_pp1_iter2_reg_15));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBA)) 
    ram_reg_0_i_128
       (.I0(ap_CS_fsm_state14),
        .I1(icmp_ln26_reg_781_pp1_iter1_reg),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(ap_CS_fsm_state13),
        .I4(ap_NS_fsm14_out),
        .I5(ap_NS_fsm16_out),
        .O(grp_padding2d_fix16_fu_527_output_r_we0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_0_i_135
       (.I0(ap_CS_fsm_state14),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state15),
        .I3(ap_enable_reg_pp1_iter2),
        .I4(ap_CS_fsm_state7),
        .O(grp_padding2d_fix16_fu_527_output_r_ce0));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_0_i_140
       (.I0(ram_reg_0_i_241_n_5),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state15),
        .I3(add_ln40_reg_810[13]),
        .I4(o_count_5_reg_299_reg[13]),
        .O(grp_padding2d_fix16_fu_527_output_r_address0[13]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_0_i_145
       (.I0(ram_reg_0_i_245_n_5),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state15),
        .I3(add_ln40_reg_810[12]),
        .I4(o_count_5_reg_299_reg[12]),
        .O(grp_padding2d_fix16_fu_527_output_r_address0[12]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_0_i_153
       (.I0(ram_reg_0_i_253_n_5),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state15),
        .I3(add_ln40_reg_810[10]),
        .I4(o_count_5_reg_299_reg[10]),
        .O(grp_padding2d_fix16_fu_527_output_r_address0[10]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_0_i_158
       (.I0(ram_reg_0_i_258_n_5),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state15),
        .I3(add_ln40_reg_810[9]),
        .I4(o_count_5_reg_299_reg[9]),
        .O(grp_padding2d_fix16_fu_527_output_r_address0[9]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_0_i_163
       (.I0(ram_reg_0_i_263_n_5),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state15),
        .I3(add_ln40_reg_810[8]),
        .I4(o_count_5_reg_299_reg[8]),
        .O(grp_padding2d_fix16_fu_527_output_r_address0[8]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_0_i_168
       (.I0(ram_reg_0_i_268_n_5),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state15),
        .I3(add_ln40_reg_810[7]),
        .I4(o_count_5_reg_299_reg[7]),
        .O(grp_padding2d_fix16_fu_527_output_r_address0[7]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_0_i_173
       (.I0(ram_reg_0_i_273_n_5),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state15),
        .I3(add_ln40_reg_810[6]),
        .I4(o_count_5_reg_299_reg[6]),
        .O(grp_padding2d_fix16_fu_527_output_r_address0[6]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_0_i_178
       (.I0(ram_reg_0_i_278_n_5),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state15),
        .I3(add_ln40_reg_810[5]),
        .I4(o_count_5_reg_299_reg[5]),
        .O(grp_padding2d_fix16_fu_527_output_r_address0[5]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_0_i_180
       (.I0(ram_reg_0_i_280_n_5),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state15),
        .I3(add_ln40_reg_810[4]),
        .I4(o_count_5_reg_299_reg[4]),
        .O(grp_padding2d_fix16_fu_527_output_r_address0[4]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_0_i_188
       (.I0(ram_reg_0_i_288_n_5),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state15),
        .I3(add_ln40_reg_810[3]),
        .I4(o_count_5_reg_299_reg[3]),
        .O(grp_padding2d_fix16_fu_527_output_r_address0[3]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_0_i_190
       (.I0(ram_reg_0_i_290_n_5),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state15),
        .I3(add_ln40_reg_810[2]),
        .I4(o_count_5_reg_299_reg[2]),
        .O(grp_padding2d_fix16_fu_527_output_r_address0[2]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_0_i_198
       (.I0(ram_reg_0_i_298_n_5),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state15),
        .I3(add_ln40_reg_810[1]),
        .I4(o_count_5_reg_299_reg[1]),
        .O(grp_padding2d_fix16_fu_527_output_r_address0[1]));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_0_i_203
       (.I0(ram_reg_0_i_303_n_5),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state15),
        .I3(add_ln40_reg_810[0]),
        .I4(o_count_5_reg_299_reg[0]),
        .O(grp_padding2d_fix16_fu_527_output_r_address0[0]));
  LUT4 #(
    .INIT(16'h8F80)) 
    ram_reg_0_i_21__0
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ram_reg_7_0),
        .I3(ram_reg_0_1),
        .O(ap_enable_reg_pp1_iter0_reg_0));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_0_i_241
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(o_count_3_reg_278_pp1_iter1_reg[13]),
        .I2(o_count_1_reg_224_reg[13]),
        .I3(ap_CS_fsm_state13),
        .I4(\o_count_reg_234_reg_n_5_[13] ),
        .O(ram_reg_0_i_241_n_5));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_0_i_245
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(o_count_3_reg_278_pp1_iter1_reg[12]),
        .I2(o_count_1_reg_224_reg[12]),
        .I3(ap_CS_fsm_state13),
        .I4(\o_count_reg_234_reg_n_5_[12] ),
        .O(ram_reg_0_i_245_n_5));
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    ram_reg_0_i_248
       (.I0(ram_reg_0_i_325_n_5),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state15),
        .I3(add_ln40_reg_810[11]),
        .I4(o_count_5_reg_299_reg[11]),
        .O(grp_padding2d_fix16_fu_527_output_r_address0[11]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_0_i_253
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(o_count_3_reg_278_pp1_iter1_reg[10]),
        .I2(o_count_1_reg_224_reg[10]),
        .I3(ap_CS_fsm_state13),
        .I4(\o_count_reg_234_reg_n_5_[10] ),
        .O(ram_reg_0_i_253_n_5));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_0_i_258
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(o_count_3_reg_278_pp1_iter1_reg[9]),
        .I2(o_count_1_reg_224_reg[9]),
        .I3(ap_CS_fsm_state13),
        .I4(\o_count_reg_234_reg_n_5_[9] ),
        .O(ram_reg_0_i_258_n_5));
  LUT6 #(
    .INIT(64'h555533FF5555F0FF)) 
    ram_reg_0_i_25__0
       (.I0(grp_padding2d_fix16_fu_527_input_r_address0[13]),
        .I1(ram_reg_0_2[2]),
        .I2(ram_reg_0_4),
        .I3(ram_reg_0_3),
        .I4(ram_reg_7_0),
        .I5(Q[11]),
        .O(\i_count_2_reg_289_reg[13]_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_0_i_263
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(o_count_3_reg_278_pp1_iter1_reg[8]),
        .I2(o_count_1_reg_224_reg[8]),
        .I3(ap_CS_fsm_state13),
        .I4(\o_count_reg_234_reg_n_5_[8] ),
        .O(ram_reg_0_i_263_n_5));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_0_i_268
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(o_count_3_reg_278_pp1_iter1_reg[7]),
        .I2(o_count_1_reg_224_reg[7]),
        .I3(ap_CS_fsm_state13),
        .I4(\o_count_reg_234_reg_n_5_[7] ),
        .O(ram_reg_0_i_268_n_5));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_0_i_273
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(o_count_3_reg_278_pp1_iter1_reg[6]),
        .I2(o_count_1_reg_224_reg[6]),
        .I3(ap_CS_fsm_state13),
        .I4(\o_count_reg_234_reg_n_5_[6] ),
        .O(ram_reg_0_i_273_n_5));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_0_i_278
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(o_count_3_reg_278_pp1_iter1_reg[5]),
        .I2(o_count_1_reg_224_reg[5]),
        .I3(ap_CS_fsm_state13),
        .I4(\o_count_reg_234_reg_n_5_[5] ),
        .O(ram_reg_0_i_278_n_5));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_0_i_280
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(o_count_3_reg_278_pp1_iter1_reg[4]),
        .I2(o_count_1_reg_224_reg[4]),
        .I3(ap_CS_fsm_state13),
        .I4(\o_count_reg_234_reg_n_5_[4] ),
        .O(ram_reg_0_i_280_n_5));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_0_i_288
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(o_count_3_reg_278_pp1_iter1_reg[3]),
        .I2(o_count_1_reg_224_reg[3]),
        .I3(ap_CS_fsm_state13),
        .I4(\o_count_reg_234_reg_n_5_[3] ),
        .O(ram_reg_0_i_288_n_5));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_0_i_290
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(o_count_3_reg_278_pp1_iter1_reg[2]),
        .I2(o_count_1_reg_224_reg[2]),
        .I3(ap_CS_fsm_state13),
        .I4(\o_count_reg_234_reg_n_5_[2] ),
        .O(ram_reg_0_i_290_n_5));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_0_i_298
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(o_count_3_reg_278_pp1_iter1_reg[1]),
        .I2(o_count_1_reg_224_reg[1]),
        .I3(ap_CS_fsm_state13),
        .I4(\o_count_reg_234_reg_n_5_[1] ),
        .O(ram_reg_0_i_298_n_5));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_0_i_303
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(o_count_3_reg_278_pp1_iter1_reg[0]),
        .I2(o_count_1_reg_224_reg[0]),
        .I3(ap_CS_fsm_state13),
        .I4(\o_count_reg_234_reg_n_5_[0] ),
        .O(ram_reg_0_i_303_n_5));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    ram_reg_0_i_30__0
       (.I0(grp_padding2d_fix16_fu_527_input_r_address0[11]),
        .I1(ram_reg_7_0),
        .I2(Q[11]),
        .I3(ram_reg_0_2[1]),
        .I4(ram_reg_0_3),
        .I5(P[1]),
        .O(\i_count_2_reg_289_reg[11]_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    ram_reg_0_i_325
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(o_count_3_reg_278_pp1_iter1_reg[11]),
        .I2(o_count_1_reg_224_reg[11]),
        .I3(ap_CS_fsm_state13),
        .I4(\o_count_reg_234_reg_n_5_[11] ),
        .O(ram_reg_0_i_325_n_5));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    ram_reg_0_i_36__0
       (.I0(grp_padding2d_fix16_fu_527_input_r_address0[10]),
        .I1(ram_reg_7_0),
        .I2(Q[11]),
        .I3(ram_reg_0_2[0]),
        .I4(ram_reg_0_3),
        .I5(P[0]),
        .O(\i_count_2_reg_289_reg[10]_0 ));
  LUT5 #(
    .INIT(32'h0000880F)) 
    ram_reg_1_i_4
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(input_load_reg_800[3]),
        .I2(ram_reg_1),
        .I3(ram_reg_7_0),
        .I4(Q[2]),
        .O(ap_enable_reg_pp1_iter2_reg_12));
  LUT5 #(
    .INIT(32'h0000880F)) 
    ram_reg_1_i_6
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(input_load_reg_800[2]),
        .I2(ram_reg_1_0),
        .I3(ram_reg_7_0),
        .I4(Q[2]),
        .O(ap_enable_reg_pp1_iter2_reg_13));
  LUT5 #(
    .INIT(32'h0000880F)) 
    ram_reg_2_i_5
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(input_load_reg_800[5]),
        .I2(ram_reg_2),
        .I3(ram_reg_7_0),
        .I4(Q[2]),
        .O(ap_enable_reg_pp1_iter2_reg_10));
  LUT5 #(
    .INIT(32'h0000880F)) 
    ram_reg_2_i_7
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(input_load_reg_800[4]),
        .I2(ram_reg_2_0),
        .I3(ram_reg_7_0),
        .I4(Q[2]),
        .O(ap_enable_reg_pp1_iter2_reg_11));
  LUT5 #(
    .INIT(32'h0000880F)) 
    ram_reg_3_i_4
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(input_load_reg_800[7]),
        .I2(ram_reg_3),
        .I3(ram_reg_7_0),
        .I4(Q[2]),
        .O(ap_enable_reg_pp1_iter2_reg_8));
  LUT5 #(
    .INIT(32'h0000880F)) 
    ram_reg_3_i_6
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(input_load_reg_800[6]),
        .I2(ram_reg_3_0),
        .I3(ram_reg_7_0),
        .I4(Q[2]),
        .O(ap_enable_reg_pp1_iter2_reg_9));
  LUT5 #(
    .INIT(32'h0000880F)) 
    ram_reg_4_i_4
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(input_load_reg_800[9]),
        .I2(ram_reg_4),
        .I3(ram_reg_7_0),
        .I4(Q[2]),
        .O(ap_enable_reg_pp1_iter2_reg_6));
  LUT5 #(
    .INIT(32'h0000880F)) 
    ram_reg_4_i_6
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(input_load_reg_800[8]),
        .I2(ram_reg_4_0),
        .I3(ram_reg_7_0),
        .I4(Q[2]),
        .O(ap_enable_reg_pp1_iter2_reg_7));
  LUT5 #(
    .INIT(32'h0000880F)) 
    ram_reg_5_i_5
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(input_load_reg_800[11]),
        .I2(ram_reg_5),
        .I3(ram_reg_7_0),
        .I4(Q[2]),
        .O(ap_enable_reg_pp1_iter2_reg_4));
  LUT5 #(
    .INIT(32'h0000880F)) 
    ram_reg_5_i_7
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(input_load_reg_800[10]),
        .I2(ram_reg_5_0),
        .I3(ram_reg_7_0),
        .I4(Q[2]),
        .O(ap_enable_reg_pp1_iter2_reg_5));
  LUT5 #(
    .INIT(32'h0000880F)) 
    ram_reg_6_i_4
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(input_load_reg_800[13]),
        .I2(ram_reg_6),
        .I3(ram_reg_7_0),
        .I4(Q[2]),
        .O(ap_enable_reg_pp1_iter2_reg_2));
  LUT5 #(
    .INIT(32'h0000880F)) 
    ram_reg_6_i_6
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(input_load_reg_800[12]),
        .I2(ram_reg_6_0),
        .I3(ram_reg_7_0),
        .I4(Q[2]),
        .O(ap_enable_reg_pp1_iter2_reg_3));
  LUT5 #(
    .INIT(32'h0000880F)) 
    ram_reg_7_i_5
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(input_load_reg_800[15]),
        .I2(ram_reg_7),
        .I3(ram_reg_7_0),
        .I4(Q[2]),
        .O(ap_enable_reg_pp1_iter2_reg_0));
  LUT5 #(
    .INIT(32'h0000880F)) 
    ram_reg_7_i_7
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(input_load_reg_800[14]),
        .I2(ram_reg_7_1),
        .I3(ram_reg_7_0),
        .I4(Q[2]),
        .O(ap_enable_reg_pp1_iter2_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \trunc_ln13_2_reg_729[0]_i_1 
       (.I0(Q[4]),
        .I1(Q[10]),
        .I2(Q[6]),
        .I3(Q[8]),
        .O(grp_padding2d_fix16_fu_527_input_depth[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \trunc_ln13_2_reg_729[3]_i_1 
       (.I0(Q[6]),
        .I1(Q[8]),
        .O(\trunc_ln13_2_reg_729[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'h000E)) 
    \trunc_ln13_2_reg_729[4]_i_1 
       (.I0(Q[10]),
        .I1(Q[4]),
        .I2(Q[8]),
        .I3(Q[6]),
        .O(grp_padding2d_fix16_fu_527_input_depth[4]));
  FDRE \trunc_ln13_2_reg_729_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_padding2d_fix16_fu_527_input_depth[0]),
        .Q(trunc_ln13_2_reg_729[0]),
        .R(1'b0));
  FDRE \trunc_ln13_2_reg_729_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(\trunc_ln13_2_reg_729[3]_i_1_n_5 ),
        .Q(trunc_ln13_2_reg_729[3]),
        .R(1'b0));
  FDRE \trunc_ln13_2_reg_729_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_padding2d_fix16_fu_527_input_depth[4]),
        .Q(trunc_ln13_2_reg_729[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \trunc_ln13_reg_611[1]_i_1 
       (.I0(Q[6]),
        .I1(Q[8]),
        .I2(Q[4]),
        .O(grp_padding2d_fix16_fu_527_input_height[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln13_reg_611[3]_i_1 
       (.I0(grp_padding2d_fix16_fu_527_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .O(ap_NS_fsm13_out));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln13_reg_611[3]_i_2 
       (.I0(Q[6]),
        .O(grp_padding2d_fix16_fu_527_input_height[3]));
  FDRE \trunc_ln13_reg_611_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(Q[6]),
        .Q(trunc_ln13_reg_611[0]),
        .R(1'b0));
  FDRE \trunc_ln13_reg_611_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(grp_padding2d_fix16_fu_527_input_height[1]),
        .Q(trunc_ln13_reg_611[1]),
        .R(1'b0));
  FDRE \trunc_ln13_reg_611_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(grp_padding2d_fix16_fu_527_input_height[3]),
        .Q(trunc_ln13_reg_611[3]),
        .R(1'b0));
  FDRE \trunc_ln13_reg_611_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(grp_padding2d_fix16_fu_527_input_height[4]),
        .Q(trunc_ln13_reg_611[4]),
        .R(1'b0));
  FDRE \trunc_ln23_reg_644_reg[0] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(Q[6]),
        .Q(trunc_ln23_reg_644[0]),
        .R(1'b0));
  FDRE \trunc_ln23_reg_644_reg[1] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(grp_padding2d_fix16_fu_527_input_height[1]),
        .Q(trunc_ln23_reg_644[1]),
        .R(1'b0));
  FDRE \trunc_ln23_reg_644_reg[3] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(grp_padding2d_fix16_fu_527_input_height[3]),
        .Q(trunc_ln23_reg_644[3]),
        .R(1'b0));
  FDRE \trunc_ln23_reg_644_reg[4] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(grp_padding2d_fix16_fu_527_input_height[4]),
        .Q(trunc_ln23_reg_644[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \zext_ln13_2_reg_682[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[8]),
        .I2(Q[6]),
        .O(grp_padding2d_fix16_fu_527_input_height[4]));
  FDRE \zext_ln13_2_reg_682_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(Q[6]),
        .Q(zext_ln13_2_reg_682[0]),
        .R(1'b0));
  FDRE \zext_ln13_2_reg_682_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_padding2d_fix16_fu_527_input_height[1]),
        .Q(zext_ln13_2_reg_682[1]),
        .R(1'b0));
  FDRE \zext_ln13_2_reg_682_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_padding2d_fix16_fu_527_input_height[3]),
        .Q(zext_ln13_2_reg_682[3]),
        .R(1'b0));
  FDRE \zext_ln13_2_reg_682_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_padding2d_fix16_fu_527_input_height[4]),
        .Q(zext_ln13_2_reg_682[4]),
        .R(1'b0));
  FDRE \zext_ln13_5_reg_692_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_ln13_1_reg_629[0]),
        .Q(zext_ln13_5_reg_692[0]),
        .R(1'b0));
  FDRE \zext_ln13_5_reg_692_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_ln13_1_reg_629[10]),
        .Q(zext_ln13_5_reg_692[10]),
        .R(1'b0));
  FDRE \zext_ln13_5_reg_692_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_ln13_1_reg_629[11]),
        .Q(zext_ln13_5_reg_692[11]),
        .R(1'b0));
  FDRE \zext_ln13_5_reg_692_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_ln13_1_reg_629[1]),
        .Q(zext_ln13_5_reg_692[1]),
        .R(1'b0));
  FDRE \zext_ln13_5_reg_692_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_ln13_1_reg_629[2]),
        .Q(zext_ln13_5_reg_692[2]),
        .R(1'b0));
  FDRE \zext_ln13_5_reg_692_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_ln13_1_reg_629[3]),
        .Q(zext_ln13_5_reg_692[3]),
        .R(1'b0));
  FDRE \zext_ln13_5_reg_692_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_ln13_1_reg_629[4]),
        .Q(zext_ln13_5_reg_692[4]),
        .R(1'b0));
  FDRE \zext_ln13_5_reg_692_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_ln13_1_reg_629[5]),
        .Q(zext_ln13_5_reg_692[5]),
        .R(1'b0));
  FDRE \zext_ln13_5_reg_692_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_ln13_1_reg_629[6]),
        .Q(zext_ln13_5_reg_692[6]),
        .R(1'b0));
  FDRE \zext_ln13_5_reg_692_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_ln13_1_reg_629[7]),
        .Q(zext_ln13_5_reg_692[7]),
        .R(1'b0));
  FDRE \zext_ln13_5_reg_692_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_ln13_1_reg_629[8]),
        .Q(zext_ln13_5_reg_692[8]),
        .R(1'b0));
  FDRE \zext_ln13_5_reg_692_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(mul_ln13_1_reg_629[9]),
        .Q(zext_ln13_5_reg_692[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair133" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \zext_ln13_6_reg_712[3]_i_2 
       (.I0(empty_35_reg_649[2]),
        .I1(mul_ln13_1_reg_629[2]),
        .I2(empty_36_reg_664[2]),
        .O(\zext_ln13_6_reg_712[3]_i_2_n_5 ));
  (* HLUTNM = "lutpair132" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \zext_ln13_6_reg_712[3]_i_3 
       (.I0(empty_35_reg_649[1]),
        .I1(mul_ln13_1_reg_629[1]),
        .I2(empty_36_reg_664[1]),
        .O(\zext_ln13_6_reg_712[3]_i_3_n_5 ));
  (* HLUTNM = "lutpair131" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \zext_ln13_6_reg_712[3]_i_4 
       (.I0(empty_35_reg_649[0]),
        .I1(mul_ln13_1_reg_629[0]),
        .I2(empty_36_reg_664[0]),
        .O(\zext_ln13_6_reg_712[3]_i_4_n_5 ));
  (* HLUTNM = "lutpair134" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \zext_ln13_6_reg_712[3]_i_5 
       (.I0(empty_35_reg_649[3]),
        .I1(mul_ln13_1_reg_629[3]),
        .I2(empty_36_reg_664[3]),
        .I3(\zext_ln13_6_reg_712[3]_i_2_n_5 ),
        .O(\zext_ln13_6_reg_712[3]_i_5_n_5 ));
  (* HLUTNM = "lutpair133" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \zext_ln13_6_reg_712[3]_i_6 
       (.I0(empty_35_reg_649[2]),
        .I1(mul_ln13_1_reg_629[2]),
        .I2(empty_36_reg_664[2]),
        .I3(\zext_ln13_6_reg_712[3]_i_3_n_5 ),
        .O(\zext_ln13_6_reg_712[3]_i_6_n_5 ));
  (* HLUTNM = "lutpair132" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \zext_ln13_6_reg_712[3]_i_7 
       (.I0(empty_35_reg_649[1]),
        .I1(mul_ln13_1_reg_629[1]),
        .I2(empty_36_reg_664[1]),
        .I3(\zext_ln13_6_reg_712[3]_i_4_n_5 ),
        .O(\zext_ln13_6_reg_712[3]_i_7_n_5 ));
  (* HLUTNM = "lutpair131" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \zext_ln13_6_reg_712[3]_i_8 
       (.I0(empty_35_reg_649[0]),
        .I1(mul_ln13_1_reg_629[0]),
        .I2(empty_36_reg_664[0]),
        .O(\zext_ln13_6_reg_712[3]_i_8_n_5 ));
  (* HLUTNM = "lutpair134" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \zext_ln13_6_reg_712[7]_i_2 
       (.I0(empty_35_reg_649[3]),
        .I1(mul_ln13_1_reg_629[3]),
        .I2(empty_36_reg_664[3]),
        .O(\zext_ln13_6_reg_712[7]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h17E8)) 
    \zext_ln13_6_reg_712[7]_i_3 
       (.I0(empty_36_reg_664[4]),
        .I1(mul_ln13_1_reg_629[4]),
        .I2(empty_35_reg_649[4]),
        .I3(mul_ln13_1_reg_629[5]),
        .O(\zext_ln13_6_reg_712[7]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \zext_ln13_6_reg_712[7]_i_4 
       (.I0(\zext_ln13_6_reg_712[7]_i_2_n_5 ),
        .I1(mul_ln13_1_reg_629[4]),
        .I2(empty_35_reg_649[4]),
        .I3(empty_36_reg_664[4]),
        .O(\zext_ln13_6_reg_712[7]_i_4_n_5 ));
  FDRE \zext_ln13_6_reg_712_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln13_2_fu_417_p2[0]),
        .Q(zext_ln13_6_reg_712[0]),
        .R(1'b0));
  FDRE \zext_ln13_6_reg_712_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln13_2_fu_417_p2[1]),
        .Q(zext_ln13_6_reg_712[1]),
        .R(1'b0));
  FDRE \zext_ln13_6_reg_712_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln13_2_fu_417_p2[2]),
        .Q(zext_ln13_6_reg_712[2]),
        .R(1'b0));
  FDRE \zext_ln13_6_reg_712_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln13_2_fu_417_p2[3]),
        .Q(zext_ln13_6_reg_712[3]),
        .R(1'b0));
  CARRY4 \zext_ln13_6_reg_712_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\zext_ln13_6_reg_712_reg[3]_i_1_n_5 ,\zext_ln13_6_reg_712_reg[3]_i_1_n_6 ,\zext_ln13_6_reg_712_reg[3]_i_1_n_7 ,\zext_ln13_6_reg_712_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\zext_ln13_6_reg_712[3]_i_2_n_5 ,\zext_ln13_6_reg_712[3]_i_3_n_5 ,\zext_ln13_6_reg_712[3]_i_4_n_5 ,1'b0}),
        .O(add_ln13_2_fu_417_p2[3:0]),
        .S({\zext_ln13_6_reg_712[3]_i_5_n_5 ,\zext_ln13_6_reg_712[3]_i_6_n_5 ,\zext_ln13_6_reg_712[3]_i_7_n_5 ,\zext_ln13_6_reg_712[3]_i_8_n_5 }));
  FDRE \zext_ln13_6_reg_712_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln13_2_fu_417_p2[4]),
        .Q(zext_ln13_6_reg_712[4]),
        .R(1'b0));
  FDRE \zext_ln13_6_reg_712_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln13_2_fu_417_p2[5]),
        .Q(zext_ln13_6_reg_712[5]),
        .R(1'b0));
  FDRE \zext_ln13_6_reg_712_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln13_2_fu_417_p2[6]),
        .Q(zext_ln13_6_reg_712[6]),
        .R(1'b0));
  FDRE \zext_ln13_6_reg_712_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln13_2_fu_417_p2[7]),
        .Q(zext_ln13_6_reg_712[7]),
        .R(1'b0));
  CARRY4 \zext_ln13_6_reg_712_reg[7]_i_1 
       (.CI(\zext_ln13_6_reg_712_reg[3]_i_1_n_5 ),
        .CO({\zext_ln13_6_reg_712_reg[7]_i_1_n_5 ,\zext_ln13_6_reg_712_reg[7]_i_1_n_6 ,\zext_ln13_6_reg_712_reg[7]_i_1_n_7 ,\zext_ln13_6_reg_712_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,mul_ln13_1_reg_629[5],\zext_ln13_6_reg_712[7]_i_2_n_5 }),
        .O(add_ln13_2_fu_417_p2[7:4]),
        .S({mul_ln13_1_reg_629[7:6],\zext_ln13_6_reg_712[7]_i_3_n_5 ,\zext_ln13_6_reg_712[7]_i_4_n_5 }));
  FDRE \zext_ln13_6_reg_712_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln13_2_fu_417_p2[8]),
        .Q(zext_ln13_6_reg_712[8]),
        .R(1'b0));
  FDRE \zext_ln13_6_reg_712_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln13_2_fu_417_p2[9]),
        .Q(zext_ln13_6_reg_712[9]),
        .R(1'b0));
  CARRY4 \zext_ln13_6_reg_712_reg[9]_i_1 
       (.CI(\zext_ln13_6_reg_712_reg[7]_i_1_n_5 ),
        .CO({\NLW_zext_ln13_6_reg_712_reg[9]_i_1_CO_UNCONNECTED [3:1],\zext_ln13_6_reg_712_reg[9]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_zext_ln13_6_reg_712_reg[9]_i_1_O_UNCONNECTED [3:2],add_ln13_2_fu_417_p2[9:8]}),
        .S({1'b0,1'b0,mul_ln13_1_reg_629[9:8]}));
  FDRE \zext_ln13_reg_676_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(trunc_ln13_reg_611[0]),
        .Q(zext_ln13_reg_676[0]),
        .R(1'b0));
  FDRE \zext_ln13_reg_676_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(trunc_ln13_reg_611[4]),
        .Q(zext_ln13_reg_676[2]),
        .R(1'b0));
  FDRE \zext_ln13_reg_676_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln13_reg_618[3]),
        .Q(zext_ln13_reg_676[3]),
        .R(1'b0));
  FDRE \zext_ln13_reg_676_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(add_ln13_reg_618[4]),
        .Q(zext_ln13_reg_676[4]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix
   (\ap_CS_fsm_reg[7] ,
    ADDRARDADDR,
    output_r_address0,
    d0,
    D,
    \add_ln39_reg_630_reg[10]_0 ,
    input_r_address0,
    WEA,
    output_r_ce0,
    \ap_CS_fsm_reg[6]_0 ,
    \ap_CS_fsm_reg[6]_1 ,
    ap_clk,
    ap_enable_reg_pp0_iter6_reg_0,
    ap_rst_n_inv,
    ram_reg_0,
    Q,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_0_7,
    ram_reg_0_8,
    ram_reg_0_9,
    ram_reg_0_10,
    ram_reg_0_11,
    ram_reg_0_12,
    ram_reg_0_13,
    ram_reg_0_14,
    ram_reg_0_15,
    ram_reg_0_16,
    ram_reg_0_17,
    ram_reg_0_18,
    ram_reg_0_19,
    ram_reg_0_20,
    ram_reg_0_21,
    ram_reg_0_22,
    ram_reg_0_23,
    ram_reg_0_24,
    ram_reg_0_25,
    ram_reg_0_26,
    ram_reg_0_27,
    ram_reg_0_28,
    ram_reg_0_29,
    ram_reg_0_30,
    ram_reg_0_31,
    ram_reg_0_32,
    ram_reg_0_33,
    ram_reg_7,
    ram_reg_7_0,
    ram_reg_7_1,
    ram_reg_7_2,
    ram_reg_7_3,
    ram_reg_6,
    ram_reg_6_0,
    ram_reg_6_1,
    ram_reg_6_2,
    ram_reg_5,
    ram_reg_5_0,
    ram_reg_5_1,
    ram_reg_5_2,
    ram_reg_4,
    ram_reg_4_0,
    ram_reg_4_1,
    ram_reg_4_2,
    ram_reg_3,
    ram_reg_3_0,
    ram_reg_3_1,
    ram_reg_3_2,
    ram_reg_2,
    ram_reg_2_0,
    ram_reg_2_1,
    ram_reg_2_2,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_1_1,
    ram_reg_1_2,
    ram_reg_0_34,
    ram_reg_0_35,
    ram_reg_0_36,
    ram_reg_0_37,
    ram_reg_0_38,
    ram_reg_0_39,
    ram_reg_0_40,
    ram_reg_0_41,
    ram_reg_0_42,
    ram_reg_0_43,
    ram_reg_0_44,
    ram_reg_0_45,
    ram_reg_0_46,
    ram_reg_0_47,
    ram_reg_0_48,
    ram_reg_0_49,
    ram_reg_0_50,
    ram_reg_0_51,
    ram_reg_0_52,
    ram_reg_0_53,
    ram_reg_0_54,
    ram_reg_0_55,
    ram_reg_0_56,
    ram_reg_0_57,
    ram_reg_0_58,
    ram_reg_0_59,
    ram_reg_0_60,
    ram_reg_0_61,
    ram_reg_0_62,
    ram_reg_0_63,
    ram_reg_0_64,
    ram_reg_0_65,
    ram_reg_0_66,
    ram_reg_0_67,
    ram_reg_0_68,
    ram_reg_0_69,
    ram_reg_0_70,
    ram_reg_0_71,
    ram_reg_0_72,
    i_0_reg_393_reg,
    ram_reg_0_73,
    ram_reg_0_74,
    ram_reg_0_75,
    ram_reg_0_76,
    ap_enable_reg_pp1_iter0,
    ram_reg_0_77,
    ram_reg_0_78,
    grp_padding2d_fix16_fu_527_output_r_we0,
    ram_reg_2_3,
    ram_reg_2_4,
    grp_pointwise_conv2d_fix_fu_545_ap_start_reg,
    q0,
    ap_rst_n);
  output \ap_CS_fsm_reg[7] ;
  output [9:0]ADDRARDADDR;
  output [3:0]output_r_address0;
  output [15:0]d0;
  output [1:0]D;
  output [12:0]\add_ln39_reg_630_reg[10]_0 ;
  output [0:0]input_r_address0;
  output [1:0]WEA;
  output output_r_ce0;
  output [1:0]\ap_CS_fsm_reg[6]_0 ;
  output \ap_CS_fsm_reg[6]_1 ;
  input ap_clk;
  input ap_enable_reg_pp0_iter6_reg_0;
  input ap_rst_n_inv;
  input ram_reg_0;
  input [5:0]Q;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input ram_reg_0_7;
  input ram_reg_0_8;
  input ram_reg_0_9;
  input ram_reg_0_10;
  input ram_reg_0_11;
  input ram_reg_0_12;
  input ram_reg_0_13;
  input ram_reg_0_14;
  input ram_reg_0_15;
  input ram_reg_0_16;
  input ram_reg_0_17;
  input ram_reg_0_18;
  input ram_reg_0_19;
  input ram_reg_0_20;
  input ram_reg_0_21;
  input ram_reg_0_22;
  input ram_reg_0_23;
  input ram_reg_0_24;
  input ram_reg_0_25;
  input ram_reg_0_26;
  input ram_reg_0_27;
  input ram_reg_0_28;
  input ram_reg_0_29;
  input ram_reg_0_30;
  input ram_reg_0_31;
  input ram_reg_0_32;
  input ram_reg_0_33;
  input ram_reg_7;
  input ram_reg_7_0;
  input ram_reg_7_1;
  input ram_reg_7_2;
  input ram_reg_7_3;
  input ram_reg_6;
  input ram_reg_6_0;
  input ram_reg_6_1;
  input ram_reg_6_2;
  input ram_reg_5;
  input ram_reg_5_0;
  input ram_reg_5_1;
  input ram_reg_5_2;
  input ram_reg_4;
  input ram_reg_4_0;
  input ram_reg_4_1;
  input ram_reg_4_2;
  input ram_reg_3;
  input ram_reg_3_0;
  input ram_reg_3_1;
  input ram_reg_3_2;
  input ram_reg_2;
  input ram_reg_2_0;
  input ram_reg_2_1;
  input ram_reg_2_2;
  input ram_reg_1;
  input ram_reg_1_0;
  input ram_reg_1_1;
  input ram_reg_1_2;
  input ram_reg_0_34;
  input ram_reg_0_35;
  input ram_reg_0_36;
  input ram_reg_0_37;
  input ram_reg_0_38;
  input ram_reg_0_39;
  input ram_reg_0_40;
  input ram_reg_0_41;
  input ram_reg_0_42;
  input ram_reg_0_43;
  input ram_reg_0_44;
  input ram_reg_0_45;
  input ram_reg_0_46;
  input ram_reg_0_47;
  input ram_reg_0_48;
  input ram_reg_0_49;
  input ram_reg_0_50;
  input ram_reg_0_51;
  input ram_reg_0_52;
  input ram_reg_0_53;
  input ram_reg_0_54;
  input ram_reg_0_55;
  input ram_reg_0_56;
  input ram_reg_0_57;
  input ram_reg_0_58;
  input ram_reg_0_59;
  input ram_reg_0_60;
  input ram_reg_0_61;
  input ram_reg_0_62;
  input ram_reg_0_63;
  input ram_reg_0_64;
  input ram_reg_0_65;
  input ram_reg_0_66;
  input ram_reg_0_67;
  input ram_reg_0_68;
  input ram_reg_0_69;
  input ram_reg_0_70;
  input ram_reg_0_71;
  input ram_reg_0_72;
  input [11:0]i_0_reg_393_reg;
  input ram_reg_0_73;
  input ram_reg_0_74;
  input ram_reg_0_75;
  input [7:0]ram_reg_0_76;
  input ap_enable_reg_pp1_iter0;
  input [7:0]ram_reg_0_77;
  input [11:0]ram_reg_0_78;
  input grp_padding2d_fix16_fu_527_output_r_we0;
  input ram_reg_2_3;
  input ram_reg_2_4;
  input grp_pointwise_conv2d_fix_fu_545_ap_start_reg;
  input [15:0]q0;
  input ap_rst_n;

  wire [9:0]ADDRARDADDR;
  wire [1:0]D;
  wire [5:0]Q;
  wire [1:0]WEA;
  wire [13:3]add_ln24_fu_248_p2;
  wire [13:3]add_ln24_reg_577;
  wire \add_ln24_reg_577[10]_i_2_n_5 ;
  wire \add_ln24_reg_577[10]_i_3_n_5 ;
  wire \add_ln24_reg_577[6]_i_2_n_5 ;
  wire \add_ln24_reg_577_reg[10]_i_1_n_5 ;
  wire \add_ln24_reg_577_reg[10]_i_1_n_6 ;
  wire \add_ln24_reg_577_reg[10]_i_1_n_7 ;
  wire \add_ln24_reg_577_reg[10]_i_1_n_8 ;
  wire \add_ln24_reg_577_reg[13]_i_1_n_7 ;
  wire \add_ln24_reg_577_reg[13]_i_1_n_8 ;
  wire \add_ln24_reg_577_reg[6]_i_1_n_5 ;
  wire \add_ln24_reg_577_reg[6]_i_1_n_6 ;
  wire \add_ln24_reg_577_reg[6]_i_1_n_7 ;
  wire \add_ln24_reg_577_reg[6]_i_1_n_8 ;
  wire [9:0]add_ln31_fu_395_p2;
  wire [9:0]add_ln31_reg_603;
  wire \add_ln31_reg_603[9]_i_2_n_5 ;
  wire \add_ln39_reg_630[0]_i_4_n_5 ;
  wire \add_ln39_reg_630[0]_i_5_n_5 ;
  wire \add_ln39_reg_630[0]_i_6_n_5 ;
  wire \add_ln39_reg_630[0]_i_7_n_5 ;
  wire \add_ln39_reg_630[4]_i_2_n_5 ;
  wire \add_ln39_reg_630[4]_i_3_n_5 ;
  wire \add_ln39_reg_630[4]_i_4_n_5 ;
  wire \add_ln39_reg_630[4]_i_6_n_5 ;
  wire \add_ln39_reg_630[4]_i_7_n_5 ;
  wire \add_ln39_reg_630[4]_i_8_n_5 ;
  wire \add_ln39_reg_630[4]_i_9_n_5 ;
  wire \add_ln39_reg_630[8]_i_2_n_5 ;
  wire \add_ln39_reg_630[8]_i_3_n_5 ;
  wire \add_ln39_reg_630[8]_i_4_n_5 ;
  wire \add_ln39_reg_630[8]_i_5_n_5 ;
  wire \add_ln39_reg_630_reg[0]_i_1_n_5 ;
  wire \add_ln39_reg_630_reg[0]_i_1_n_6 ;
  wire \add_ln39_reg_630_reg[0]_i_1_n_7 ;
  wire \add_ln39_reg_630_reg[0]_i_1_n_8 ;
  wire [12:0]\add_ln39_reg_630_reg[10]_0 ;
  wire \add_ln39_reg_630_reg[4]_i_1_n_5 ;
  wire \add_ln39_reg_630_reg[4]_i_1_n_6 ;
  wire \add_ln39_reg_630_reg[4]_i_1_n_7 ;
  wire \add_ln39_reg_630_reg[4]_i_1_n_8 ;
  wire \add_ln39_reg_630_reg[8]_i_1_n_7 ;
  wire \add_ln39_reg_630_reg[8]_i_1_n_8 ;
  wire [13:0]add_ln47_1_fu_515_p2;
  wire \add_ln47_1_reg_665[11]_i_2_n_5 ;
  wire \add_ln47_1_reg_665[11]_i_3_n_5 ;
  wire \add_ln47_1_reg_665[11]_i_4_n_5 ;
  wire \add_ln47_1_reg_665[11]_i_5_n_5 ;
  wire \add_ln47_1_reg_665[11]_i_6_n_5 ;
  wire \add_ln47_1_reg_665[13]_i_2_n_5 ;
  wire \add_ln47_1_reg_665[13]_i_3_n_5 ;
  wire \add_ln47_1_reg_665[3]_i_2_n_5 ;
  wire \add_ln47_1_reg_665[3]_i_3_n_5 ;
  wire \add_ln47_1_reg_665[3]_i_4_n_5 ;
  wire \add_ln47_1_reg_665[3]_i_5_n_5 ;
  wire \add_ln47_1_reg_665[7]_i_2_n_5 ;
  wire \add_ln47_1_reg_665[7]_i_3_n_5 ;
  wire \add_ln47_1_reg_665[7]_i_4_n_5 ;
  wire \add_ln47_1_reg_665[7]_i_5_n_5 ;
  wire \add_ln47_1_reg_665_reg[11]_i_1_n_5 ;
  wire \add_ln47_1_reg_665_reg[11]_i_1_n_6 ;
  wire \add_ln47_1_reg_665_reg[11]_i_1_n_7 ;
  wire \add_ln47_1_reg_665_reg[11]_i_1_n_8 ;
  wire \add_ln47_1_reg_665_reg[13]_i_1_n_8 ;
  wire \add_ln47_1_reg_665_reg[3]_i_1_n_5 ;
  wire \add_ln47_1_reg_665_reg[3]_i_1_n_6 ;
  wire \add_ln47_1_reg_665_reg[3]_i_1_n_7 ;
  wire \add_ln47_1_reg_665_reg[3]_i_1_n_8 ;
  wire \add_ln47_1_reg_665_reg[7]_i_1_n_5 ;
  wire \add_ln47_1_reg_665_reg[7]_i_1_n_6 ;
  wire \add_ln47_1_reg_665_reg[7]_i_1_n_7 ;
  wire \add_ln47_1_reg_665_reg[7]_i_1_n_8 ;
  wire \ap_CS_fsm[0]_i_2__2_n_5 ;
  wire \ap_CS_fsm[1]_i_2__1_n_5 ;
  wire \ap_CS_fsm[3]_i_2__3_n_5 ;
  wire \ap_CS_fsm[4]_i_2__2_n_5 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [1:0]\ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg[6]_1 ;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire [5:1]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__6_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__6_n_5;
  wire ap_enable_reg_pp0_iter4_reg_srl3___grp_pointwise_conv2d_fix_1_fu_482_ap_enable_reg_pp1_iter6_reg_r_n_5;
  wire ap_enable_reg_pp0_iter5_reg_gate_n_5;
  wire ap_enable_reg_pp0_iter5_reg_grp_pointwise_conv2d_fix_1_fu_482_ap_enable_reg_pp1_iter7_reg_r_n_5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter6_reg_0;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp1_iter0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \buffer_0_reg_221[0]_i_10_n_5 ;
  wire \buffer_0_reg_221[0]_i_3_n_5 ;
  wire \buffer_0_reg_221[0]_i_4_n_5 ;
  wire \buffer_0_reg_221[0]_i_5_n_5 ;
  wire \buffer_0_reg_221[0]_i_6_n_5 ;
  wire \buffer_0_reg_221[0]_i_7_n_5 ;
  wire \buffer_0_reg_221[0]_i_8_n_5 ;
  wire \buffer_0_reg_221[0]_i_9_n_5 ;
  wire \buffer_0_reg_221[12]_i_2_n_5 ;
  wire \buffer_0_reg_221[12]_i_3_n_5 ;
  wire \buffer_0_reg_221[12]_i_4_n_5 ;
  wire \buffer_0_reg_221[12]_i_5_n_5 ;
  wire \buffer_0_reg_221[12]_i_6_n_5 ;
  wire \buffer_0_reg_221[12]_i_7_n_5 ;
  wire \buffer_0_reg_221[12]_i_8_n_5 ;
  wire \buffer_0_reg_221[12]_i_9_n_5 ;
  wire \buffer_0_reg_221[16]_i_2_n_5 ;
  wire \buffer_0_reg_221[16]_i_3_n_5 ;
  wire \buffer_0_reg_221[16]_i_4_n_5 ;
  wire \buffer_0_reg_221[16]_i_5_n_5 ;
  wire \buffer_0_reg_221[16]_i_6_n_5 ;
  wire \buffer_0_reg_221[4]_i_2_n_5 ;
  wire \buffer_0_reg_221[4]_i_3_n_5 ;
  wire \buffer_0_reg_221[4]_i_4_n_5 ;
  wire \buffer_0_reg_221[4]_i_5_n_5 ;
  wire \buffer_0_reg_221[4]_i_6_n_5 ;
  wire \buffer_0_reg_221[4]_i_7_n_5 ;
  wire \buffer_0_reg_221[4]_i_8_n_5 ;
  wire \buffer_0_reg_221[4]_i_9_n_5 ;
  wire \buffer_0_reg_221[8]_i_2_n_5 ;
  wire \buffer_0_reg_221[8]_i_3_n_5 ;
  wire \buffer_0_reg_221[8]_i_4_n_5 ;
  wire \buffer_0_reg_221[8]_i_5_n_5 ;
  wire \buffer_0_reg_221[8]_i_6_n_5 ;
  wire \buffer_0_reg_221[8]_i_7_n_5 ;
  wire \buffer_0_reg_221[8]_i_8_n_5 ;
  wire \buffer_0_reg_221[8]_i_9_n_5 ;
  wire [18:0]buffer_0_reg_221_reg;
  wire \buffer_0_reg_221_reg[0]_i_2_n_10 ;
  wire \buffer_0_reg_221_reg[0]_i_2_n_11 ;
  wire \buffer_0_reg_221_reg[0]_i_2_n_12 ;
  wire \buffer_0_reg_221_reg[0]_i_2_n_5 ;
  wire \buffer_0_reg_221_reg[0]_i_2_n_6 ;
  wire \buffer_0_reg_221_reg[0]_i_2_n_7 ;
  wire \buffer_0_reg_221_reg[0]_i_2_n_8 ;
  wire \buffer_0_reg_221_reg[0]_i_2_n_9 ;
  wire \buffer_0_reg_221_reg[12]_i_1_n_10 ;
  wire \buffer_0_reg_221_reg[12]_i_1_n_11 ;
  wire \buffer_0_reg_221_reg[12]_i_1_n_12 ;
  wire \buffer_0_reg_221_reg[12]_i_1_n_5 ;
  wire \buffer_0_reg_221_reg[12]_i_1_n_6 ;
  wire \buffer_0_reg_221_reg[12]_i_1_n_7 ;
  wire \buffer_0_reg_221_reg[12]_i_1_n_8 ;
  wire \buffer_0_reg_221_reg[12]_i_1_n_9 ;
  wire \buffer_0_reg_221_reg[16]_i_1_n_10 ;
  wire \buffer_0_reg_221_reg[16]_i_1_n_11 ;
  wire \buffer_0_reg_221_reg[16]_i_1_n_12 ;
  wire \buffer_0_reg_221_reg[16]_i_1_n_7 ;
  wire \buffer_0_reg_221_reg[16]_i_1_n_8 ;
  wire \buffer_0_reg_221_reg[4]_i_1_n_10 ;
  wire \buffer_0_reg_221_reg[4]_i_1_n_11 ;
  wire \buffer_0_reg_221_reg[4]_i_1_n_12 ;
  wire \buffer_0_reg_221_reg[4]_i_1_n_5 ;
  wire \buffer_0_reg_221_reg[4]_i_1_n_6 ;
  wire \buffer_0_reg_221_reg[4]_i_1_n_7 ;
  wire \buffer_0_reg_221_reg[4]_i_1_n_8 ;
  wire \buffer_0_reg_221_reg[4]_i_1_n_9 ;
  wire \buffer_0_reg_221_reg[8]_i_1_n_10 ;
  wire \buffer_0_reg_221_reg[8]_i_1_n_11 ;
  wire \buffer_0_reg_221_reg[8]_i_1_n_12 ;
  wire \buffer_0_reg_221_reg[8]_i_1_n_5 ;
  wire \buffer_0_reg_221_reg[8]_i_1_n_6 ;
  wire \buffer_0_reg_221_reg[8]_i_1_n_7 ;
  wire \buffer_0_reg_221_reg[8]_i_1_n_8 ;
  wire \buffer_0_reg_221_reg[8]_i_1_n_9 ;
  wire \buffer_0_reg_221_reg_n_5_[16] ;
  wire \buffer_0_reg_221_reg_n_5_[17] ;
  wire [15:0]d0;
  wire [17:0]dout;
  wire grp_padding2d_fix16_fu_527_output_r_we0;
  wire grp_pointwise_conv2d_fix_fu_545_ap_done;
  wire grp_pointwise_conv2d_fix_fu_545_ap_start_reg;
  wire [9:0]grp_pointwise_conv2d_fix_fu_545_input_r_address0;
  wire [13:0]grp_pointwise_conv2d_fix_fu_545_output_r_address0;
  wire [11:0]i_0_reg_393_reg;
  wire icmp_ln33_reg_614;
  wire \icmp_ln33_reg_614[0]_i_1_n_5 ;
  wire in_d_0_reg_231;
  wire \in_d_0_reg_231[0]_i_1_n_5 ;
  wire in_d_0_reg_231_pp0_iter1_reg;
  wire \in_d_0_reg_231_pp0_iter1_reg[0]_i_1_n_5 ;
  wire \in_d_0_reg_231_pp0_iter4_reg_reg[0]_srl3_n_5 ;
  wire in_d_0_reg_231_pp0_iter5_reg;
  wire in_d_0_reg_231_pp0_iter6_reg;
  wire [9:0]indvar_flatten_reg_187;
  wire [0:0]input_r_address0;
  wire load;
  wire network_mul_32s_16s_32_5_1_U21_n_5;
  wire out_d_0_reg_165;
  wire \out_d_0_reg_165_reg_n_5_[0] ;
  wire \out_d_0_reg_165_reg_n_5_[3] ;
  wire \out_d_0_reg_165_reg_n_5_[4] ;
  wire [4:0]out_d_fu_260_p2;
  wire [4:0]out_d_reg_585;
  wire [4:1]out_h_fu_401_p2;
  wire [4:0]out_h_reg_608;
  wire \out_h_reg_608[0]_i_1_n_5 ;
  wire [4:0]out_w_0_reg_209;
  wire [4:0]out_w_fu_520_p2;
  wire [4:0]out_w_reg_670;
  wire [3:0]output_r_address0;
  wire output_r_ce0;
  wire [7:2]p_0_in;
  wire p_1_in;
  wire p_2_in;
  wire [13:3]phi_mul_reg_176;
  wire [15:0]q0;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_10;
  wire ram_reg_0_11;
  wire ram_reg_0_12;
  wire ram_reg_0_13;
  wire ram_reg_0_14;
  wire ram_reg_0_15;
  wire ram_reg_0_16;
  wire ram_reg_0_17;
  wire ram_reg_0_18;
  wire ram_reg_0_19;
  wire ram_reg_0_2;
  wire ram_reg_0_20;
  wire ram_reg_0_21;
  wire ram_reg_0_22;
  wire ram_reg_0_23;
  wire ram_reg_0_24;
  wire ram_reg_0_25;
  wire ram_reg_0_26;
  wire ram_reg_0_27;
  wire ram_reg_0_28;
  wire ram_reg_0_29;
  wire ram_reg_0_3;
  wire ram_reg_0_30;
  wire ram_reg_0_31;
  wire ram_reg_0_32;
  wire ram_reg_0_33;
  wire ram_reg_0_34;
  wire ram_reg_0_35;
  wire ram_reg_0_36;
  wire ram_reg_0_37;
  wire ram_reg_0_38;
  wire ram_reg_0_39;
  wire ram_reg_0_4;
  wire ram_reg_0_40;
  wire ram_reg_0_41;
  wire ram_reg_0_42;
  wire ram_reg_0_43;
  wire ram_reg_0_44;
  wire ram_reg_0_45;
  wire ram_reg_0_46;
  wire ram_reg_0_47;
  wire ram_reg_0_48;
  wire ram_reg_0_49;
  wire ram_reg_0_5;
  wire ram_reg_0_50;
  wire ram_reg_0_51;
  wire ram_reg_0_52;
  wire ram_reg_0_53;
  wire ram_reg_0_54;
  wire ram_reg_0_55;
  wire ram_reg_0_56;
  wire ram_reg_0_57;
  wire ram_reg_0_58;
  wire ram_reg_0_59;
  wire ram_reg_0_6;
  wire ram_reg_0_60;
  wire ram_reg_0_61;
  wire ram_reg_0_62;
  wire ram_reg_0_63;
  wire ram_reg_0_64;
  wire ram_reg_0_65;
  wire ram_reg_0_66;
  wire ram_reg_0_67;
  wire ram_reg_0_68;
  wire ram_reg_0_69;
  wire ram_reg_0_7;
  wire ram_reg_0_70;
  wire ram_reg_0_71;
  wire ram_reg_0_72;
  wire ram_reg_0_73;
  wire ram_reg_0_74;
  wire ram_reg_0_75;
  wire [7:0]ram_reg_0_76;
  wire [7:0]ram_reg_0_77;
  wire [11:0]ram_reg_0_78;
  wire ram_reg_0_8;
  wire ram_reg_0_9;
  wire ram_reg_0_i_19__0_n_5;
  wire ram_reg_0_i_26__0_n_5;
  wire ram_reg_0_i_28__0_n_5;
  wire ram_reg_0_i_38_n_5;
  wire ram_reg_0_i_42__0_n_5;
  wire ram_reg_0_i_46__0_n_5;
  wire ram_reg_0_i_50__0_n_5;
  wire ram_reg_0_i_52__0_n_5;
  wire ram_reg_0_i_54__0_n_5;
  wire ram_reg_0_i_56__0_n_5;
  wire ram_reg_0_i_58__0_n_5;
  wire ram_reg_0_i_60__0_n_5;
  wire ram_reg_0_i_62__0_n_5;
  wire ram_reg_0_i_64__0_n_5;
  wire ram_reg_0_i_66__0_n_5;
  wire ram_reg_0_i_68__0_n_5;
  wire ram_reg_0_i_70__0_n_5;
  wire ram_reg_0_i_74__0_n_5;
  wire ram_reg_0_i_76__0_n_5;
  wire ram_reg_0_i_84__0_n_5;
  wire ram_reg_0_i_88__0_n_5;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_2;
  wire ram_reg_2;
  wire ram_reg_2_0;
  wire ram_reg_2_1;
  wire ram_reg_2_2;
  wire ram_reg_2_3;
  wire ram_reg_2_4;
  wire ram_reg_3;
  wire ram_reg_3_0;
  wire ram_reg_3_1;
  wire ram_reg_3_2;
  wire ram_reg_4;
  wire ram_reg_4_0;
  wire ram_reg_4_1;
  wire ram_reg_4_2;
  wire ram_reg_5;
  wire ram_reg_5_0;
  wire ram_reg_5_1;
  wire ram_reg_5_2;
  wire ram_reg_6;
  wire ram_reg_6_0;
  wire ram_reg_6_1;
  wire ram_reg_6_2;
  wire ram_reg_7;
  wire ram_reg_7_0;
  wire ram_reg_7_1;
  wire ram_reg_7_2;
  wire ram_reg_7_3;
  wire sel;
  wire [4:0]select_ln31_fu_413_p3;
  wire [4:0]select_ln31_reg_620;
  wire \select_ln31_reg_620[4]_i_2_n_5 ;
  wire [4:2]select_ln32_fu_421_p3;
  wire [4:0]select_ln32_reg_625;
  wire \select_ln32_reg_625[4]_i_1_n_5 ;
  wire [15:0]sext_ln34_reg_590;
  wire \sext_ln34_reg_590[0]_i_1_n_5 ;
  wire \sext_ln34_reg_590[10]_i_1_n_5 ;
  wire \sext_ln34_reg_590[11]_i_1_n_5 ;
  wire \sext_ln34_reg_590[15]_i_1_n_5 ;
  wire \sext_ln34_reg_590[1]_i_1_n_5 ;
  wire \sext_ln34_reg_590[2]_i_1_n_5 ;
  wire \sext_ln34_reg_590[3]_i_1_n_5 ;
  wire \sext_ln34_reg_590[4]_i_1_n_5 ;
  wire \sext_ln34_reg_590[5]_i_1_n_5 ;
  wire \sext_ln34_reg_590[6]_i_1_n_5 ;
  wire \sext_ln34_reg_590[7]_i_1_n_5 ;
  wire \sext_ln34_reg_590[8]_i_1_n_5 ;
  wire \sext_ln34_reg_590[9]_i_1_n_5 ;
  wire [10:0]sext_ln39_1_fu_472_p1;
  wire \sub_ln39_reg_595_reg_n_5_[2] ;
  wire \sub_ln39_reg_595_reg_n_5_[3] ;
  wire \sub_ln39_reg_595_reg_n_5_[4] ;
  wire \sub_ln39_reg_595_reg_n_5_[5] ;
  wire \sub_ln39_reg_595_reg_n_5_[6] ;
  wire \sub_ln39_reg_595_reg_n_5_[7] ;
  wire \sub_ln39_reg_595_reg_n_5_[8] ;
  wire \sub_ln39_reg_595_reg_n_5_[9] ;
  wire [17:0]trunc_ln_reg_655;
  wire \trunc_ln_reg_655[17]_i_1_n_5 ;
  wire [13:3]zext_ln24_reg_572_reg;
  wire [9:5]zext_ln39_2_fu_367_p1;
  wire [3:2]\NLW_add_ln24_reg_577_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln24_reg_577_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln39_reg_630_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln39_reg_630_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln47_1_reg_665_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln47_1_reg_665_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_buffer_0_reg_221_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_buffer_0_reg_221_reg[16]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \add_ln24_reg_577[10]_i_2 
       (.I0(phi_mul_reg_176[9]),
        .O(\add_ln24_reg_577[10]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln24_reg_577[10]_i_3 
       (.I0(phi_mul_reg_176[8]),
        .O(\add_ln24_reg_577[10]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln24_reg_577[6]_i_2 
       (.I0(phi_mul_reg_176[4]),
        .O(\add_ln24_reg_577[6]_i_2_n_5 ));
  FDRE \add_ln24_reg_577_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_248_p2[10]),
        .Q(add_ln24_reg_577[10]),
        .R(1'b0));
  CARRY4 \add_ln24_reg_577_reg[10]_i_1 
       (.CI(\add_ln24_reg_577_reg[6]_i_1_n_5 ),
        .CO({\add_ln24_reg_577_reg[10]_i_1_n_5 ,\add_ln24_reg_577_reg[10]_i_1_n_6 ,\add_ln24_reg_577_reg[10]_i_1_n_7 ,\add_ln24_reg_577_reg[10]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul_reg_176[9:8],1'b0}),
        .O(add_ln24_fu_248_p2[10:7]),
        .S({phi_mul_reg_176[10],\add_ln24_reg_577[10]_i_2_n_5 ,\add_ln24_reg_577[10]_i_3_n_5 ,phi_mul_reg_176[7]}));
  FDRE \add_ln24_reg_577_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_248_p2[11]),
        .Q(add_ln24_reg_577[11]),
        .R(1'b0));
  FDRE \add_ln24_reg_577_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_248_p2[12]),
        .Q(add_ln24_reg_577[12]),
        .R(1'b0));
  FDRE \add_ln24_reg_577_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_248_p2[13]),
        .Q(add_ln24_reg_577[13]),
        .R(1'b0));
  CARRY4 \add_ln24_reg_577_reg[13]_i_1 
       (.CI(\add_ln24_reg_577_reg[10]_i_1_n_5 ),
        .CO({\NLW_add_ln24_reg_577_reg[13]_i_1_CO_UNCONNECTED [3:2],\add_ln24_reg_577_reg[13]_i_1_n_7 ,\add_ln24_reg_577_reg[13]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln24_reg_577_reg[13]_i_1_O_UNCONNECTED [3],add_ln24_fu_248_p2[13:11]}),
        .S({1'b0,phi_mul_reg_176[13:11]}));
  FDRE \add_ln24_reg_577_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_248_p2[3]),
        .Q(add_ln24_reg_577[3]),
        .R(1'b0));
  FDRE \add_ln24_reg_577_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_248_p2[4]),
        .Q(add_ln24_reg_577[4]),
        .R(1'b0));
  FDRE \add_ln24_reg_577_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_248_p2[5]),
        .Q(add_ln24_reg_577[5]),
        .R(1'b0));
  FDRE \add_ln24_reg_577_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_248_p2[6]),
        .Q(add_ln24_reg_577[6]),
        .R(1'b0));
  CARRY4 \add_ln24_reg_577_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\add_ln24_reg_577_reg[6]_i_1_n_5 ,\add_ln24_reg_577_reg[6]_i_1_n_6 ,\add_ln24_reg_577_reg[6]_i_1_n_7 ,\add_ln24_reg_577_reg[6]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,phi_mul_reg_176[4],1'b0}),
        .O(add_ln24_fu_248_p2[6:3]),
        .S({phi_mul_reg_176[6:5],\add_ln24_reg_577[6]_i_2_n_5 ,phi_mul_reg_176[3]}));
  FDRE \add_ln24_reg_577_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_248_p2[7]),
        .Q(add_ln24_reg_577[7]),
        .R(1'b0));
  FDRE \add_ln24_reg_577_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_248_p2[8]),
        .Q(add_ln24_reg_577[8]),
        .R(1'b0));
  FDRE \add_ln24_reg_577_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_248_p2[9]),
        .Q(add_ln24_reg_577[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln31_reg_603[0]_i_1 
       (.I0(indvar_flatten_reg_187[0]),
        .O(add_ln31_fu_395_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln31_reg_603[1]_i_1 
       (.I0(indvar_flatten_reg_187[0]),
        .I1(indvar_flatten_reg_187[1]),
        .O(add_ln31_fu_395_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln31_reg_603[2]_i_1 
       (.I0(indvar_flatten_reg_187[1]),
        .I1(indvar_flatten_reg_187[0]),
        .I2(indvar_flatten_reg_187[2]),
        .O(add_ln31_fu_395_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln31_reg_603[3]_i_1 
       (.I0(indvar_flatten_reg_187[2]),
        .I1(indvar_flatten_reg_187[0]),
        .I2(indvar_flatten_reg_187[1]),
        .I3(indvar_flatten_reg_187[3]),
        .O(add_ln31_fu_395_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \add_ln31_reg_603[4]_i_1 
       (.I0(indvar_flatten_reg_187[3]),
        .I1(indvar_flatten_reg_187[1]),
        .I2(indvar_flatten_reg_187[0]),
        .I3(indvar_flatten_reg_187[2]),
        .I4(indvar_flatten_reg_187[4]),
        .O(add_ln31_fu_395_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \add_ln31_reg_603[5]_i_1 
       (.I0(indvar_flatten_reg_187[4]),
        .I1(indvar_flatten_reg_187[2]),
        .I2(indvar_flatten_reg_187[0]),
        .I3(indvar_flatten_reg_187[1]),
        .I4(indvar_flatten_reg_187[3]),
        .I5(indvar_flatten_reg_187[5]),
        .O(add_ln31_fu_395_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln31_reg_603[6]_i_1 
       (.I0(\add_ln31_reg_603[9]_i_2_n_5 ),
        .I1(indvar_flatten_reg_187[6]),
        .O(add_ln31_fu_395_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \add_ln31_reg_603[7]_i_1 
       (.I0(indvar_flatten_reg_187[6]),
        .I1(\add_ln31_reg_603[9]_i_2_n_5 ),
        .I2(indvar_flatten_reg_187[7]),
        .O(add_ln31_fu_395_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT4 #(
    .INIT(16'hB4F0)) 
    \add_ln31_reg_603[8]_i_1 
       (.I0(\add_ln31_reg_603[9]_i_2_n_5 ),
        .I1(indvar_flatten_reg_187[6]),
        .I2(indvar_flatten_reg_187[8]),
        .I3(indvar_flatten_reg_187[7]),
        .O(add_ln31_fu_395_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT5 #(
    .INIT(32'hCC6CCCCC)) 
    \add_ln31_reg_603[9]_i_1 
       (.I0(indvar_flatten_reg_187[7]),
        .I1(indvar_flatten_reg_187[9]),
        .I2(indvar_flatten_reg_187[6]),
        .I3(\add_ln31_reg_603[9]_i_2_n_5 ),
        .I4(indvar_flatten_reg_187[8]),
        .O(add_ln31_fu_395_p2[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \add_ln31_reg_603[9]_i_2 
       (.I0(indvar_flatten_reg_187[4]),
        .I1(indvar_flatten_reg_187[2]),
        .I2(indvar_flatten_reg_187[0]),
        .I3(indvar_flatten_reg_187[1]),
        .I4(indvar_flatten_reg_187[3]),
        .I5(indvar_flatten_reg_187[5]),
        .O(\add_ln31_reg_603[9]_i_2_n_5 ));
  FDRE \add_ln31_reg_603_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln31_fu_395_p2[0]),
        .Q(add_ln31_reg_603[0]),
        .R(1'b0));
  FDRE \add_ln31_reg_603_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln31_fu_395_p2[1]),
        .Q(add_ln31_reg_603[1]),
        .R(1'b0));
  FDRE \add_ln31_reg_603_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln31_fu_395_p2[2]),
        .Q(add_ln31_reg_603[2]),
        .R(1'b0));
  FDRE \add_ln31_reg_603_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln31_fu_395_p2[3]),
        .Q(add_ln31_reg_603[3]),
        .R(1'b0));
  FDRE \add_ln31_reg_603_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln31_fu_395_p2[4]),
        .Q(add_ln31_reg_603[4]),
        .R(1'b0));
  FDRE \add_ln31_reg_603_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln31_fu_395_p2[5]),
        .Q(add_ln31_reg_603[5]),
        .R(1'b0));
  FDRE \add_ln31_reg_603_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln31_fu_395_p2[6]),
        .Q(add_ln31_reg_603[6]),
        .R(1'b0));
  FDRE \add_ln31_reg_603_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln31_fu_395_p2[7]),
        .Q(add_ln31_reg_603[7]),
        .R(1'b0));
  FDRE \add_ln31_reg_603_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln31_fu_395_p2[8]),
        .Q(add_ln31_reg_603[8]),
        .R(1'b0));
  FDRE \add_ln31_reg_603_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln31_fu_395_p2[9]),
        .Q(add_ln31_reg_603[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln39_reg_630[0]_i_2 
       (.I0(out_w_0_reg_209[3]),
        .I1(icmp_ln33_reg_614),
        .O(select_ln32_fu_421_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln39_reg_630[0]_i_3 
       (.I0(out_w_0_reg_209[2]),
        .I1(icmp_ln33_reg_614),
        .O(select_ln32_fu_421_p3[2]));
  LUT4 #(
    .INIT(16'h06F6)) 
    \add_ln39_reg_630[0]_i_4 
       (.I0(out_w_0_reg_209[3]),
        .I1(\sub_ln39_reg_595_reg_n_5_[3] ),
        .I2(icmp_ln33_reg_614),
        .I3(out_h_reg_608[1]),
        .O(\add_ln39_reg_630[0]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h06F6)) 
    \add_ln39_reg_630[0]_i_5 
       (.I0(out_w_0_reg_209[2]),
        .I1(\sub_ln39_reg_595_reg_n_5_[2] ),
        .I2(icmp_ln33_reg_614),
        .I3(out_h_reg_608[0]),
        .O(\add_ln39_reg_630[0]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \add_ln39_reg_630[0]_i_6 
       (.I0(out_w_0_reg_209[1]),
        .I1(icmp_ln33_reg_614),
        .O(\add_ln39_reg_630[0]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \add_ln39_reg_630[0]_i_7 
       (.I0(out_w_0_reg_209[0]),
        .I1(icmp_ln33_reg_614),
        .O(\add_ln39_reg_630[0]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln39_reg_630[4]_i_2 
       (.I0(icmp_ln33_reg_614),
        .I1(out_h_reg_608[2]),
        .O(\add_ln39_reg_630[4]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln39_reg_630[4]_i_3 
       (.I0(icmp_ln33_reg_614),
        .I1(out_h_reg_608[1]),
        .O(\add_ln39_reg_630[4]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln39_reg_630[4]_i_4 
       (.I0(icmp_ln33_reg_614),
        .I1(out_h_reg_608[0]),
        .O(\add_ln39_reg_630[4]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln39_reg_630[4]_i_5 
       (.I0(out_w_0_reg_209[4]),
        .I1(icmp_ln33_reg_614),
        .O(select_ln32_fu_421_p3[4]));
  LUT3 #(
    .INIT(8'h5C)) 
    \add_ln39_reg_630[4]_i_6 
       (.I0(out_h_reg_608[2]),
        .I1(\sub_ln39_reg_595_reg_n_5_[7] ),
        .I2(icmp_ln33_reg_614),
        .O(\add_ln39_reg_630[4]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \add_ln39_reg_630[4]_i_7 
       (.I0(out_h_reg_608[1]),
        .I1(\sub_ln39_reg_595_reg_n_5_[6] ),
        .I2(icmp_ln33_reg_614),
        .I3(out_h_reg_608[4]),
        .O(\add_ln39_reg_630[4]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \add_ln39_reg_630[4]_i_8 
       (.I0(out_h_reg_608[0]),
        .I1(\sub_ln39_reg_595_reg_n_5_[5] ),
        .I2(icmp_ln33_reg_614),
        .I3(out_h_reg_608[3]),
        .O(\add_ln39_reg_630[4]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h06F6)) 
    \add_ln39_reg_630[4]_i_9 
       (.I0(out_w_0_reg_209[4]),
        .I1(\sub_ln39_reg_595_reg_n_5_[4] ),
        .I2(icmp_ln33_reg_614),
        .I3(out_h_reg_608[2]),
        .O(\add_ln39_reg_630[4]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln39_reg_630[8]_i_2 
       (.I0(icmp_ln33_reg_614),
        .I1(out_h_reg_608[4]),
        .O(\add_ln39_reg_630[8]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln39_reg_630[8]_i_3 
       (.I0(icmp_ln33_reg_614),
        .I1(out_h_reg_608[3]),
        .O(\add_ln39_reg_630[8]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h5C)) 
    \add_ln39_reg_630[8]_i_4 
       (.I0(out_h_reg_608[4]),
        .I1(\sub_ln39_reg_595_reg_n_5_[9] ),
        .I2(icmp_ln33_reg_614),
        .O(\add_ln39_reg_630[8]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h5C)) 
    \add_ln39_reg_630[8]_i_5 
       (.I0(out_h_reg_608[3]),
        .I1(\sub_ln39_reg_595_reg_n_5_[8] ),
        .I2(icmp_ln33_reg_614),
        .O(\add_ln39_reg_630[8]_i_5_n_5 ));
  FDRE \add_ln39_reg_630_reg[0] 
       (.C(ap_clk),
        .CE(load),
        .D(sext_ln39_1_fu_472_p1[0]),
        .Q(grp_pointwise_conv2d_fix_fu_545_input_r_address0[0]),
        .R(1'b0));
  CARRY4 \add_ln39_reg_630_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\add_ln39_reg_630_reg[0]_i_1_n_5 ,\add_ln39_reg_630_reg[0]_i_1_n_6 ,\add_ln39_reg_630_reg[0]_i_1_n_7 ,\add_ln39_reg_630_reg[0]_i_1_n_8 }),
        .CYINIT(icmp_ln33_reg_614),
        .DI({select_ln32_fu_421_p3[3:2],icmp_ln33_reg_614,icmp_ln33_reg_614}),
        .O(sext_ln39_1_fu_472_p1[3:0]),
        .S({\add_ln39_reg_630[0]_i_4_n_5 ,\add_ln39_reg_630[0]_i_5_n_5 ,\add_ln39_reg_630[0]_i_6_n_5 ,\add_ln39_reg_630[0]_i_7_n_5 }));
  FDRE \add_ln39_reg_630_reg[10] 
       (.C(ap_clk),
        .CE(load),
        .D(sext_ln39_1_fu_472_p1[10]),
        .Q(input_r_address0),
        .R(1'b0));
  FDRE \add_ln39_reg_630_reg[1] 
       (.C(ap_clk),
        .CE(load),
        .D(sext_ln39_1_fu_472_p1[1]),
        .Q(grp_pointwise_conv2d_fix_fu_545_input_r_address0[1]),
        .R(1'b0));
  FDRE \add_ln39_reg_630_reg[2] 
       (.C(ap_clk),
        .CE(load),
        .D(sext_ln39_1_fu_472_p1[2]),
        .Q(grp_pointwise_conv2d_fix_fu_545_input_r_address0[2]),
        .R(1'b0));
  FDRE \add_ln39_reg_630_reg[3] 
       (.C(ap_clk),
        .CE(load),
        .D(sext_ln39_1_fu_472_p1[3]),
        .Q(grp_pointwise_conv2d_fix_fu_545_input_r_address0[3]),
        .R(1'b0));
  FDRE \add_ln39_reg_630_reg[4] 
       (.C(ap_clk),
        .CE(load),
        .D(sext_ln39_1_fu_472_p1[4]),
        .Q(grp_pointwise_conv2d_fix_fu_545_input_r_address0[4]),
        .R(1'b0));
  CARRY4 \add_ln39_reg_630_reg[4]_i_1 
       (.CI(\add_ln39_reg_630_reg[0]_i_1_n_5 ),
        .CO({\add_ln39_reg_630_reg[4]_i_1_n_5 ,\add_ln39_reg_630_reg[4]_i_1_n_6 ,\add_ln39_reg_630_reg[4]_i_1_n_7 ,\add_ln39_reg_630_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln39_reg_630[4]_i_2_n_5 ,\add_ln39_reg_630[4]_i_3_n_5 ,\add_ln39_reg_630[4]_i_4_n_5 ,select_ln32_fu_421_p3[4]}),
        .O(sext_ln39_1_fu_472_p1[7:4]),
        .S({\add_ln39_reg_630[4]_i_6_n_5 ,\add_ln39_reg_630[4]_i_7_n_5 ,\add_ln39_reg_630[4]_i_8_n_5 ,\add_ln39_reg_630[4]_i_9_n_5 }));
  FDRE \add_ln39_reg_630_reg[5] 
       (.C(ap_clk),
        .CE(load),
        .D(sext_ln39_1_fu_472_p1[5]),
        .Q(grp_pointwise_conv2d_fix_fu_545_input_r_address0[5]),
        .R(1'b0));
  FDRE \add_ln39_reg_630_reg[6] 
       (.C(ap_clk),
        .CE(load),
        .D(sext_ln39_1_fu_472_p1[6]),
        .Q(grp_pointwise_conv2d_fix_fu_545_input_r_address0[6]),
        .R(1'b0));
  FDRE \add_ln39_reg_630_reg[7] 
       (.C(ap_clk),
        .CE(load),
        .D(sext_ln39_1_fu_472_p1[7]),
        .Q(grp_pointwise_conv2d_fix_fu_545_input_r_address0[7]),
        .R(1'b0));
  FDRE \add_ln39_reg_630_reg[8] 
       (.C(ap_clk),
        .CE(load),
        .D(sext_ln39_1_fu_472_p1[8]),
        .Q(grp_pointwise_conv2d_fix_fu_545_input_r_address0[8]),
        .R(1'b0));
  CARRY4 \add_ln39_reg_630_reg[8]_i_1 
       (.CI(\add_ln39_reg_630_reg[4]_i_1_n_5 ),
        .CO({\NLW_add_ln39_reg_630_reg[8]_i_1_CO_UNCONNECTED [3:2],\add_ln39_reg_630_reg[8]_i_1_n_7 ,\add_ln39_reg_630_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln39_reg_630[8]_i_2_n_5 ,\add_ln39_reg_630[8]_i_3_n_5 }),
        .O({\NLW_add_ln39_reg_630_reg[8]_i_1_O_UNCONNECTED [3],sext_ln39_1_fu_472_p1[10:8]}),
        .S({1'b0,icmp_ln33_reg_614,\add_ln39_reg_630[8]_i_4_n_5 ,\add_ln39_reg_630[8]_i_5_n_5 }));
  FDRE \add_ln39_reg_630_reg[9] 
       (.C(ap_clk),
        .CE(load),
        .D(sext_ln39_1_fu_472_p1[9]),
        .Q(grp_pointwise_conv2d_fix_fu_545_input_r_address0[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln47_1_reg_665[11]_i_2 
       (.I0(input_r_address0),
        .O(\add_ln47_1_reg_665[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_1_reg_665[11]_i_3 
       (.I0(input_r_address0),
        .I1(zext_ln24_reg_572_reg[11]),
        .O(\add_ln47_1_reg_665[11]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_1_reg_665[11]_i_4 
       (.I0(input_r_address0),
        .I1(zext_ln24_reg_572_reg[10]),
        .O(\add_ln47_1_reg_665[11]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_1_reg_665[11]_i_5 
       (.I0(zext_ln24_reg_572_reg[9]),
        .I1(grp_pointwise_conv2d_fix_fu_545_input_r_address0[9]),
        .O(\add_ln47_1_reg_665[11]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_1_reg_665[11]_i_6 
       (.I0(zext_ln24_reg_572_reg[8]),
        .I1(grp_pointwise_conv2d_fix_fu_545_input_r_address0[8]),
        .O(\add_ln47_1_reg_665[11]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln47_1_reg_665[13]_i_2 
       (.I0(zext_ln24_reg_572_reg[12]),
        .I1(zext_ln24_reg_572_reg[13]),
        .O(\add_ln47_1_reg_665[13]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln47_1_reg_665[13]_i_3 
       (.I0(zext_ln24_reg_572_reg[11]),
        .I1(zext_ln24_reg_572_reg[12]),
        .O(\add_ln47_1_reg_665[13]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_1_reg_665[3]_i_2 
       (.I0(zext_ln24_reg_572_reg[3]),
        .I1(grp_pointwise_conv2d_fix_fu_545_input_r_address0[3]),
        .O(\add_ln47_1_reg_665[3]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h2)) 
    \add_ln47_1_reg_665[3]_i_3 
       (.I0(grp_pointwise_conv2d_fix_fu_545_input_r_address0[2]),
        .O(\add_ln47_1_reg_665[3]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h2)) 
    \add_ln47_1_reg_665[3]_i_4 
       (.I0(grp_pointwise_conv2d_fix_fu_545_input_r_address0[1]),
        .O(\add_ln47_1_reg_665[3]_i_4_n_5 ));
  LUT1 #(
    .INIT(2'h2)) 
    \add_ln47_1_reg_665[3]_i_5 
       (.I0(grp_pointwise_conv2d_fix_fu_545_input_r_address0[0]),
        .O(\add_ln47_1_reg_665[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_1_reg_665[7]_i_2 
       (.I0(zext_ln24_reg_572_reg[7]),
        .I1(grp_pointwise_conv2d_fix_fu_545_input_r_address0[7]),
        .O(\add_ln47_1_reg_665[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_1_reg_665[7]_i_3 
       (.I0(zext_ln24_reg_572_reg[6]),
        .I1(grp_pointwise_conv2d_fix_fu_545_input_r_address0[6]),
        .O(\add_ln47_1_reg_665[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_1_reg_665[7]_i_4 
       (.I0(zext_ln24_reg_572_reg[5]),
        .I1(grp_pointwise_conv2d_fix_fu_545_input_r_address0[5]),
        .O(\add_ln47_1_reg_665[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_1_reg_665[7]_i_5 
       (.I0(zext_ln24_reg_572_reg[4]),
        .I1(grp_pointwise_conv2d_fix_fu_545_input_r_address0[4]),
        .O(\add_ln47_1_reg_665[7]_i_5_n_5 ));
  FDRE \add_ln47_1_reg_665_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln47_1_fu_515_p2[0]),
        .Q(grp_pointwise_conv2d_fix_fu_545_output_r_address0[0]),
        .R(1'b0));
  FDRE \add_ln47_1_reg_665_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln47_1_fu_515_p2[10]),
        .Q(output_r_address0[2]),
        .R(1'b0));
  FDRE \add_ln47_1_reg_665_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln47_1_fu_515_p2[11]),
        .Q(output_r_address0[3]),
        .R(1'b0));
  CARRY4 \add_ln47_1_reg_665_reg[11]_i_1 
       (.CI(\add_ln47_1_reg_665_reg[7]_i_1_n_5 ),
        .CO({\add_ln47_1_reg_665_reg[11]_i_1_n_5 ,\add_ln47_1_reg_665_reg[11]_i_1_n_6 ,\add_ln47_1_reg_665_reg[11]_i_1_n_7 ,\add_ln47_1_reg_665_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln47_1_reg_665[11]_i_2_n_5 ,input_r_address0,zext_ln24_reg_572_reg[9:8]}),
        .O(add_ln47_1_fu_515_p2[11:8]),
        .S({\add_ln47_1_reg_665[11]_i_3_n_5 ,\add_ln47_1_reg_665[11]_i_4_n_5 ,\add_ln47_1_reg_665[11]_i_5_n_5 ,\add_ln47_1_reg_665[11]_i_6_n_5 }));
  FDRE \add_ln47_1_reg_665_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln47_1_fu_515_p2[12]),
        .Q(grp_pointwise_conv2d_fix_fu_545_output_r_address0[12]),
        .R(1'b0));
  FDRE \add_ln47_1_reg_665_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln47_1_fu_515_p2[13]),
        .Q(grp_pointwise_conv2d_fix_fu_545_output_r_address0[13]),
        .R(1'b0));
  CARRY4 \add_ln47_1_reg_665_reg[13]_i_1 
       (.CI(\add_ln47_1_reg_665_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln47_1_reg_665_reg[13]_i_1_CO_UNCONNECTED [3:1],\add_ln47_1_reg_665_reg[13]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,zext_ln24_reg_572_reg[11]}),
        .O({\NLW_add_ln47_1_reg_665_reg[13]_i_1_O_UNCONNECTED [3:2],add_ln47_1_fu_515_p2[13:12]}),
        .S({1'b0,1'b0,\add_ln47_1_reg_665[13]_i_2_n_5 ,\add_ln47_1_reg_665[13]_i_3_n_5 }));
  FDRE \add_ln47_1_reg_665_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln47_1_fu_515_p2[1]),
        .Q(grp_pointwise_conv2d_fix_fu_545_output_r_address0[1]),
        .R(1'b0));
  FDRE \add_ln47_1_reg_665_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln47_1_fu_515_p2[2]),
        .Q(output_r_address0[0]),
        .R(1'b0));
  FDRE \add_ln47_1_reg_665_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln47_1_fu_515_p2[3]),
        .Q(grp_pointwise_conv2d_fix_fu_545_output_r_address0[3]),
        .R(1'b0));
  CARRY4 \add_ln47_1_reg_665_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln47_1_reg_665_reg[3]_i_1_n_5 ,\add_ln47_1_reg_665_reg[3]_i_1_n_6 ,\add_ln47_1_reg_665_reg[3]_i_1_n_7 ,\add_ln47_1_reg_665_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({zext_ln24_reg_572_reg[3],1'b0,1'b0,1'b0}),
        .O(add_ln47_1_fu_515_p2[3:0]),
        .S({\add_ln47_1_reg_665[3]_i_2_n_5 ,\add_ln47_1_reg_665[3]_i_3_n_5 ,\add_ln47_1_reg_665[3]_i_4_n_5 ,\add_ln47_1_reg_665[3]_i_5_n_5 }));
  FDRE \add_ln47_1_reg_665_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln47_1_fu_515_p2[4]),
        .Q(output_r_address0[1]),
        .R(1'b0));
  FDRE \add_ln47_1_reg_665_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln47_1_fu_515_p2[5]),
        .Q(grp_pointwise_conv2d_fix_fu_545_output_r_address0[5]),
        .R(1'b0));
  FDRE \add_ln47_1_reg_665_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln47_1_fu_515_p2[6]),
        .Q(grp_pointwise_conv2d_fix_fu_545_output_r_address0[6]),
        .R(1'b0));
  FDRE \add_ln47_1_reg_665_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln47_1_fu_515_p2[7]),
        .Q(grp_pointwise_conv2d_fix_fu_545_output_r_address0[7]),
        .R(1'b0));
  CARRY4 \add_ln47_1_reg_665_reg[7]_i_1 
       (.CI(\add_ln47_1_reg_665_reg[3]_i_1_n_5 ),
        .CO({\add_ln47_1_reg_665_reg[7]_i_1_n_5 ,\add_ln47_1_reg_665_reg[7]_i_1_n_6 ,\add_ln47_1_reg_665_reg[7]_i_1_n_7 ,\add_ln47_1_reg_665_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(zext_ln24_reg_572_reg[7:4]),
        .O(add_ln47_1_fu_515_p2[7:4]),
        .S({\add_ln47_1_reg_665[7]_i_2_n_5 ,\add_ln47_1_reg_665[7]_i_3_n_5 ,\add_ln47_1_reg_665[7]_i_4_n_5 ,\add_ln47_1_reg_665[7]_i_5_n_5 }));
  FDRE \add_ln47_1_reg_665_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln47_1_fu_515_p2[8]),
        .Q(grp_pointwise_conv2d_fix_fu_545_output_r_address0[8]),
        .R(1'b0));
  FDRE \add_ln47_1_reg_665_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln47_1_fu_515_p2[9]),
        .Q(grp_pointwise_conv2d_fix_fu_545_output_r_address0[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1000FFFF10001000)) 
    \ap_CS_fsm[0]_i_1__8 
       (.I0(p_1_in),
        .I1(\ap_CS_fsm[0]_i_2__2_n_5 ),
        .I2(\out_d_0_reg_165_reg_n_5_[4] ),
        .I3(ap_CS_fsm_state2),
        .I4(grp_pointwise_conv2d_fix_fu_545_ap_start_reg),
        .I5(\ap_CS_fsm_reg_n_5_[0] ),
        .O(grp_pointwise_conv2d_fix_fu_545_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \ap_CS_fsm[0]_i_2__2 
       (.I0(\out_d_0_reg_165_reg_n_5_[3] ),
        .I1(\out_d_0_reg_165_reg_n_5_[0] ),
        .I2(p_2_in),
        .O(\ap_CS_fsm[0]_i_2__2_n_5 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \ap_CS_fsm[1]_i_1__8 
       (.I0(grp_pointwise_conv2d_fix_fu_545_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(\ap_CS_fsm[1]_i_2__1_n_5 ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    \ap_CS_fsm[1]_i_2__1 
       (.I0(indvar_flatten_reg_187[3]),
        .I1(indvar_flatten_reg_187[2]),
        .I2(indvar_flatten_reg_187[4]),
        .I3(indvar_flatten_reg_187[5]),
        .I4(\ap_CS_fsm[3]_i_2__3_n_5 ),
        .I5(ap_CS_fsm_state3),
        .O(\ap_CS_fsm[1]_i_2__1_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(network_mul_32s_16s_32_5_1_U21_n_5),
        .I1(output_r_ce0),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000000)) 
    \ap_CS_fsm[3]_i_1__5 
       (.I0(indvar_flatten_reg_187[3]),
        .I1(indvar_flatten_reg_187[2]),
        .I2(indvar_flatten_reg_187[4]),
        .I3(indvar_flatten_reg_187[5]),
        .I4(\ap_CS_fsm[3]_i_2__3_n_5 ),
        .I5(ap_CS_fsm_state3),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    \ap_CS_fsm[3]_i_2__3 
       (.I0(indvar_flatten_reg_187[7]),
        .I1(indvar_flatten_reg_187[9]),
        .I2(indvar_flatten_reg_187[6]),
        .I3(indvar_flatten_reg_187[8]),
        .I4(indvar_flatten_reg_187[1]),
        .I5(indvar_flatten_reg_187[0]),
        .O(\ap_CS_fsm[3]_i_2__3_n_5 ));
  LUT6 #(
    .INIT(64'hEAFAFAFAAAAAAAAA)) 
    \ap_CS_fsm[4]_i_1__5 
       (.I0(load),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\ap_CS_fsm[4]_i_2__2_n_5 ),
        .I3(in_d_0_reg_231),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[4]));
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[4]_i_2__2 
       (.I0(ap_enable_reg_pp0_iter6),
        .I1(ap_enable_reg_pp0_iter7),
        .O(\ap_CS_fsm[4]_i_2__2_n_5 ));
  LUT6 #(
    .INIT(64'h44440000F4440000)) 
    \ap_CS_fsm[5]_i_1__3 
       (.I0(ap_enable_reg_pp0_iter6),
        .I1(ap_enable_reg_pp0_iter7),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(in_d_0_reg_231),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(Q[1]),
        .I1(grp_pointwise_conv2d_fix_fu_545_ap_done),
        .I2(Q[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[8]_i_1__0 
       (.I0(grp_pointwise_conv2d_fix_fu_545_ap_done),
        .I1(Q[2]),
        .O(D[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_fu_545_ap_done),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(load),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state13),
        .Q(output_r_ce0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h00A800A800A8A8A8)) 
    ap_enable_reg_pp0_iter0_i_1__6
       (.I0(ap_rst_n),
        .I1(load),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(in_d_0_reg_231),
        .O(ap_enable_reg_pp0_iter0_i_1__6_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__6_n_5),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00080808)) 
    ap_enable_reg_pp0_iter1_i_1__6
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_rst_n),
        .I2(in_d_0_reg_231),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__6_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__6_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_fu_545/ap_enable_reg_pp0_iter4_reg_srl3___grp_pointwise_conv2d_fix_1_fu_482_ap_enable_reg_pp1_iter6_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    ap_enable_reg_pp0_iter4_reg_srl3___grp_pointwise_conv2d_fix_1_fu_482_ap_enable_reg_pp1_iter6_reg_r
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter4_reg_srl3___grp_pointwise_conv2d_fix_1_fu_482_ap_enable_reg_pp1_iter6_reg_r_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter5_reg_gate
       (.I0(ap_enable_reg_pp0_iter5_reg_grp_pointwise_conv2d_fix_1_fu_482_ap_enable_reg_pp1_iter7_reg_r_n_5),
        .I1(ap_enable_reg_pp0_iter6_reg_0),
        .O(ap_enable_reg_pp0_iter5_reg_gate_n_5));
  FDRE ap_enable_reg_pp0_iter5_reg_grp_pointwise_conv2d_fix_1_fu_482_ap_enable_reg_pp1_iter7_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_reg_srl3___grp_pointwise_conv2d_fix_1_fu_482_ap_enable_reg_pp1_iter6_reg_r_n_5),
        .Q(ap_enable_reg_pp0_iter5_reg_grp_pointwise_conv2d_fix_1_fu_482_ap_enable_reg_pp1_iter7_reg_r_n_5),
        .R(1'b0));
  FDRE ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter5_reg_gate_n_5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hF4)) 
    \buffer_0_reg_221[0]_i_1 
       (.I0(in_d_0_reg_231_pp0_iter6_reg),
        .I1(ap_enable_reg_pp0_iter7),
        .I2(load),
        .O(sel));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_221[0]_i_10 
       (.I0(trunc_ln_reg_655[0]),
        .I1(buffer_0_reg_221_reg[0]),
        .I2(load),
        .I3(sext_ln34_reg_590[0]),
        .O(\buffer_0_reg_221[0]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_221[0]_i_3 
       (.I0(trunc_ln_reg_655[3]),
        .I1(load),
        .O(\buffer_0_reg_221[0]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_221[0]_i_4 
       (.I0(trunc_ln_reg_655[2]),
        .I1(load),
        .O(\buffer_0_reg_221[0]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_221[0]_i_5 
       (.I0(trunc_ln_reg_655[1]),
        .I1(load),
        .O(\buffer_0_reg_221[0]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_221[0]_i_6 
       (.I0(trunc_ln_reg_655[0]),
        .I1(load),
        .O(\buffer_0_reg_221[0]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_221[0]_i_7 
       (.I0(trunc_ln_reg_655[3]),
        .I1(buffer_0_reg_221_reg[3]),
        .I2(load),
        .I3(sext_ln34_reg_590[3]),
        .O(\buffer_0_reg_221[0]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_221[0]_i_8 
       (.I0(trunc_ln_reg_655[2]),
        .I1(buffer_0_reg_221_reg[2]),
        .I2(load),
        .I3(sext_ln34_reg_590[2]),
        .O(\buffer_0_reg_221[0]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_221[0]_i_9 
       (.I0(trunc_ln_reg_655[1]),
        .I1(buffer_0_reg_221_reg[1]),
        .I2(load),
        .I3(sext_ln34_reg_590[1]),
        .O(\buffer_0_reg_221[0]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_221[12]_i_2 
       (.I0(trunc_ln_reg_655[15]),
        .I1(load),
        .O(\buffer_0_reg_221[12]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_221[12]_i_3 
       (.I0(trunc_ln_reg_655[14]),
        .I1(load),
        .O(\buffer_0_reg_221[12]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_221[12]_i_4 
       (.I0(trunc_ln_reg_655[13]),
        .I1(load),
        .O(\buffer_0_reg_221[12]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_221[12]_i_5 
       (.I0(trunc_ln_reg_655[12]),
        .I1(load),
        .O(\buffer_0_reg_221[12]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hC5CA)) 
    \buffer_0_reg_221[12]_i_6 
       (.I0(trunc_ln_reg_655[15]),
        .I1(sext_ln34_reg_590[15]),
        .I2(load),
        .I3(buffer_0_reg_221_reg[15]),
        .O(\buffer_0_reg_221[12]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hC5CA)) 
    \buffer_0_reg_221[12]_i_7 
       (.I0(trunc_ln_reg_655[14]),
        .I1(sext_ln34_reg_590[15]),
        .I2(load),
        .I3(buffer_0_reg_221_reg[14]),
        .O(\buffer_0_reg_221[12]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hC5CA)) 
    \buffer_0_reg_221[12]_i_8 
       (.I0(trunc_ln_reg_655[13]),
        .I1(sext_ln34_reg_590[15]),
        .I2(load),
        .I3(buffer_0_reg_221_reg[13]),
        .O(\buffer_0_reg_221[12]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hC5CA)) 
    \buffer_0_reg_221[12]_i_9 
       (.I0(trunc_ln_reg_655[12]),
        .I1(sext_ln34_reg_590[15]),
        .I2(load),
        .I3(buffer_0_reg_221_reg[12]),
        .O(\buffer_0_reg_221[12]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_221[16]_i_2 
       (.I0(trunc_ln_reg_655[17]),
        .I1(load),
        .O(\buffer_0_reg_221[16]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_221[16]_i_3 
       (.I0(trunc_ln_reg_655[16]),
        .I1(load),
        .O(\buffer_0_reg_221[16]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hAA3C)) 
    \buffer_0_reg_221[16]_i_4 
       (.I0(sext_ln34_reg_590[15]),
        .I1(trunc_ln_reg_655[17]),
        .I2(buffer_0_reg_221_reg[18]),
        .I3(load),
        .O(\buffer_0_reg_221[16]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hC5CA)) 
    \buffer_0_reg_221[16]_i_5 
       (.I0(trunc_ln_reg_655[17]),
        .I1(sext_ln34_reg_590[15]),
        .I2(load),
        .I3(\buffer_0_reg_221_reg_n_5_[17] ),
        .O(\buffer_0_reg_221[16]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hC5CA)) 
    \buffer_0_reg_221[16]_i_6 
       (.I0(trunc_ln_reg_655[16]),
        .I1(sext_ln34_reg_590[15]),
        .I2(load),
        .I3(\buffer_0_reg_221_reg_n_5_[16] ),
        .O(\buffer_0_reg_221[16]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_221[4]_i_2 
       (.I0(trunc_ln_reg_655[7]),
        .I1(load),
        .O(\buffer_0_reg_221[4]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_221[4]_i_3 
       (.I0(trunc_ln_reg_655[6]),
        .I1(load),
        .O(\buffer_0_reg_221[4]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_221[4]_i_4 
       (.I0(trunc_ln_reg_655[5]),
        .I1(load),
        .O(\buffer_0_reg_221[4]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_221[4]_i_5 
       (.I0(trunc_ln_reg_655[4]),
        .I1(load),
        .O(\buffer_0_reg_221[4]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_221[4]_i_6 
       (.I0(trunc_ln_reg_655[7]),
        .I1(buffer_0_reg_221_reg[7]),
        .I2(load),
        .I3(sext_ln34_reg_590[7]),
        .O(\buffer_0_reg_221[4]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_221[4]_i_7 
       (.I0(trunc_ln_reg_655[6]),
        .I1(buffer_0_reg_221_reg[6]),
        .I2(load),
        .I3(sext_ln34_reg_590[6]),
        .O(\buffer_0_reg_221[4]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_221[4]_i_8 
       (.I0(trunc_ln_reg_655[5]),
        .I1(buffer_0_reg_221_reg[5]),
        .I2(load),
        .I3(sext_ln34_reg_590[5]),
        .O(\buffer_0_reg_221[4]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_221[4]_i_9 
       (.I0(trunc_ln_reg_655[4]),
        .I1(buffer_0_reg_221_reg[4]),
        .I2(load),
        .I3(sext_ln34_reg_590[4]),
        .O(\buffer_0_reg_221[4]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_221[8]_i_2 
       (.I0(trunc_ln_reg_655[11]),
        .I1(load),
        .O(\buffer_0_reg_221[8]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_221[8]_i_3 
       (.I0(trunc_ln_reg_655[10]),
        .I1(load),
        .O(\buffer_0_reg_221[8]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_221[8]_i_4 
       (.I0(trunc_ln_reg_655[9]),
        .I1(load),
        .O(\buffer_0_reg_221[8]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_0_reg_221[8]_i_5 
       (.I0(trunc_ln_reg_655[8]),
        .I1(load),
        .O(\buffer_0_reg_221[8]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_221[8]_i_6 
       (.I0(trunc_ln_reg_655[11]),
        .I1(buffer_0_reg_221_reg[11]),
        .I2(load),
        .I3(sext_ln34_reg_590[11]),
        .O(\buffer_0_reg_221[8]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_221[8]_i_7 
       (.I0(trunc_ln_reg_655[10]),
        .I1(buffer_0_reg_221_reg[10]),
        .I2(load),
        .I3(sext_ln34_reg_590[10]),
        .O(\buffer_0_reg_221[8]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_221[8]_i_8 
       (.I0(trunc_ln_reg_655[9]),
        .I1(buffer_0_reg_221_reg[9]),
        .I2(load),
        .I3(sext_ln34_reg_590[9]),
        .O(\buffer_0_reg_221[8]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_221[8]_i_9 
       (.I0(trunc_ln_reg_655[8]),
        .I1(buffer_0_reg_221_reg[8]),
        .I2(load),
        .I3(sext_ln34_reg_590[8]),
        .O(\buffer_0_reg_221[8]_i_9_n_5 ));
  FDRE \buffer_0_reg_221_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(\buffer_0_reg_221_reg[0]_i_2_n_12 ),
        .Q(buffer_0_reg_221_reg[0]),
        .R(1'b0));
  CARRY4 \buffer_0_reg_221_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\buffer_0_reg_221_reg[0]_i_2_n_5 ,\buffer_0_reg_221_reg[0]_i_2_n_6 ,\buffer_0_reg_221_reg[0]_i_2_n_7 ,\buffer_0_reg_221_reg[0]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_0_reg_221[0]_i_3_n_5 ,\buffer_0_reg_221[0]_i_4_n_5 ,\buffer_0_reg_221[0]_i_5_n_5 ,\buffer_0_reg_221[0]_i_6_n_5 }),
        .O({\buffer_0_reg_221_reg[0]_i_2_n_9 ,\buffer_0_reg_221_reg[0]_i_2_n_10 ,\buffer_0_reg_221_reg[0]_i_2_n_11 ,\buffer_0_reg_221_reg[0]_i_2_n_12 }),
        .S({\buffer_0_reg_221[0]_i_7_n_5 ,\buffer_0_reg_221[0]_i_8_n_5 ,\buffer_0_reg_221[0]_i_9_n_5 ,\buffer_0_reg_221[0]_i_10_n_5 }));
  FDRE \buffer_0_reg_221_reg[10] 
       (.C(ap_clk),
        .CE(sel),
        .D(\buffer_0_reg_221_reg[8]_i_1_n_10 ),
        .Q(buffer_0_reg_221_reg[10]),
        .R(1'b0));
  FDRE \buffer_0_reg_221_reg[11] 
       (.C(ap_clk),
        .CE(sel),
        .D(\buffer_0_reg_221_reg[8]_i_1_n_9 ),
        .Q(buffer_0_reg_221_reg[11]),
        .R(1'b0));
  FDRE \buffer_0_reg_221_reg[12] 
       (.C(ap_clk),
        .CE(sel),
        .D(\buffer_0_reg_221_reg[12]_i_1_n_12 ),
        .Q(buffer_0_reg_221_reg[12]),
        .R(1'b0));
  CARRY4 \buffer_0_reg_221_reg[12]_i_1 
       (.CI(\buffer_0_reg_221_reg[8]_i_1_n_5 ),
        .CO({\buffer_0_reg_221_reg[12]_i_1_n_5 ,\buffer_0_reg_221_reg[12]_i_1_n_6 ,\buffer_0_reg_221_reg[12]_i_1_n_7 ,\buffer_0_reg_221_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_0_reg_221[12]_i_2_n_5 ,\buffer_0_reg_221[12]_i_3_n_5 ,\buffer_0_reg_221[12]_i_4_n_5 ,\buffer_0_reg_221[12]_i_5_n_5 }),
        .O({\buffer_0_reg_221_reg[12]_i_1_n_9 ,\buffer_0_reg_221_reg[12]_i_1_n_10 ,\buffer_0_reg_221_reg[12]_i_1_n_11 ,\buffer_0_reg_221_reg[12]_i_1_n_12 }),
        .S({\buffer_0_reg_221[12]_i_6_n_5 ,\buffer_0_reg_221[12]_i_7_n_5 ,\buffer_0_reg_221[12]_i_8_n_5 ,\buffer_0_reg_221[12]_i_9_n_5 }));
  FDRE \buffer_0_reg_221_reg[13] 
       (.C(ap_clk),
        .CE(sel),
        .D(\buffer_0_reg_221_reg[12]_i_1_n_11 ),
        .Q(buffer_0_reg_221_reg[13]),
        .R(1'b0));
  FDRE \buffer_0_reg_221_reg[14] 
       (.C(ap_clk),
        .CE(sel),
        .D(\buffer_0_reg_221_reg[12]_i_1_n_10 ),
        .Q(buffer_0_reg_221_reg[14]),
        .R(1'b0));
  FDRE \buffer_0_reg_221_reg[15] 
       (.C(ap_clk),
        .CE(sel),
        .D(\buffer_0_reg_221_reg[12]_i_1_n_9 ),
        .Q(buffer_0_reg_221_reg[15]),
        .R(1'b0));
  FDRE \buffer_0_reg_221_reg[16] 
       (.C(ap_clk),
        .CE(sel),
        .D(\buffer_0_reg_221_reg[16]_i_1_n_12 ),
        .Q(\buffer_0_reg_221_reg_n_5_[16] ),
        .R(1'b0));
  CARRY4 \buffer_0_reg_221_reg[16]_i_1 
       (.CI(\buffer_0_reg_221_reg[12]_i_1_n_5 ),
        .CO({\NLW_buffer_0_reg_221_reg[16]_i_1_CO_UNCONNECTED [3:2],\buffer_0_reg_221_reg[16]_i_1_n_7 ,\buffer_0_reg_221_reg[16]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\buffer_0_reg_221[16]_i_2_n_5 ,\buffer_0_reg_221[16]_i_3_n_5 }),
        .O({\NLW_buffer_0_reg_221_reg[16]_i_1_O_UNCONNECTED [3],\buffer_0_reg_221_reg[16]_i_1_n_10 ,\buffer_0_reg_221_reg[16]_i_1_n_11 ,\buffer_0_reg_221_reg[16]_i_1_n_12 }),
        .S({1'b0,\buffer_0_reg_221[16]_i_4_n_5 ,\buffer_0_reg_221[16]_i_5_n_5 ,\buffer_0_reg_221[16]_i_6_n_5 }));
  FDRE \buffer_0_reg_221_reg[17] 
       (.C(ap_clk),
        .CE(sel),
        .D(\buffer_0_reg_221_reg[16]_i_1_n_11 ),
        .Q(\buffer_0_reg_221_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \buffer_0_reg_221_reg[18] 
       (.C(ap_clk),
        .CE(sel),
        .D(\buffer_0_reg_221_reg[16]_i_1_n_10 ),
        .Q(buffer_0_reg_221_reg[18]),
        .R(1'b0));
  FDRE \buffer_0_reg_221_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(\buffer_0_reg_221_reg[0]_i_2_n_11 ),
        .Q(buffer_0_reg_221_reg[1]),
        .R(1'b0));
  FDRE \buffer_0_reg_221_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(\buffer_0_reg_221_reg[0]_i_2_n_10 ),
        .Q(buffer_0_reg_221_reg[2]),
        .R(1'b0));
  FDRE \buffer_0_reg_221_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(\buffer_0_reg_221_reg[0]_i_2_n_9 ),
        .Q(buffer_0_reg_221_reg[3]),
        .R(1'b0));
  FDRE \buffer_0_reg_221_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(\buffer_0_reg_221_reg[4]_i_1_n_12 ),
        .Q(buffer_0_reg_221_reg[4]),
        .R(1'b0));
  CARRY4 \buffer_0_reg_221_reg[4]_i_1 
       (.CI(\buffer_0_reg_221_reg[0]_i_2_n_5 ),
        .CO({\buffer_0_reg_221_reg[4]_i_1_n_5 ,\buffer_0_reg_221_reg[4]_i_1_n_6 ,\buffer_0_reg_221_reg[4]_i_1_n_7 ,\buffer_0_reg_221_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_0_reg_221[4]_i_2_n_5 ,\buffer_0_reg_221[4]_i_3_n_5 ,\buffer_0_reg_221[4]_i_4_n_5 ,\buffer_0_reg_221[4]_i_5_n_5 }),
        .O({\buffer_0_reg_221_reg[4]_i_1_n_9 ,\buffer_0_reg_221_reg[4]_i_1_n_10 ,\buffer_0_reg_221_reg[4]_i_1_n_11 ,\buffer_0_reg_221_reg[4]_i_1_n_12 }),
        .S({\buffer_0_reg_221[4]_i_6_n_5 ,\buffer_0_reg_221[4]_i_7_n_5 ,\buffer_0_reg_221[4]_i_8_n_5 ,\buffer_0_reg_221[4]_i_9_n_5 }));
  FDRE \buffer_0_reg_221_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(\buffer_0_reg_221_reg[4]_i_1_n_11 ),
        .Q(buffer_0_reg_221_reg[5]),
        .R(1'b0));
  FDRE \buffer_0_reg_221_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(\buffer_0_reg_221_reg[4]_i_1_n_10 ),
        .Q(buffer_0_reg_221_reg[6]),
        .R(1'b0));
  FDRE \buffer_0_reg_221_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(\buffer_0_reg_221_reg[4]_i_1_n_9 ),
        .Q(buffer_0_reg_221_reg[7]),
        .R(1'b0));
  FDRE \buffer_0_reg_221_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(\buffer_0_reg_221_reg[8]_i_1_n_12 ),
        .Q(buffer_0_reg_221_reg[8]),
        .R(1'b0));
  CARRY4 \buffer_0_reg_221_reg[8]_i_1 
       (.CI(\buffer_0_reg_221_reg[4]_i_1_n_5 ),
        .CO({\buffer_0_reg_221_reg[8]_i_1_n_5 ,\buffer_0_reg_221_reg[8]_i_1_n_6 ,\buffer_0_reg_221_reg[8]_i_1_n_7 ,\buffer_0_reg_221_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_0_reg_221[8]_i_2_n_5 ,\buffer_0_reg_221[8]_i_3_n_5 ,\buffer_0_reg_221[8]_i_4_n_5 ,\buffer_0_reg_221[8]_i_5_n_5 }),
        .O({\buffer_0_reg_221_reg[8]_i_1_n_9 ,\buffer_0_reg_221_reg[8]_i_1_n_10 ,\buffer_0_reg_221_reg[8]_i_1_n_11 ,\buffer_0_reg_221_reg[8]_i_1_n_12 }),
        .S({\buffer_0_reg_221[8]_i_6_n_5 ,\buffer_0_reg_221[8]_i_7_n_5 ,\buffer_0_reg_221[8]_i_8_n_5 ,\buffer_0_reg_221[8]_i_9_n_5 }));
  FDRE \buffer_0_reg_221_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(\buffer_0_reg_221_reg[8]_i_1_n_11 ),
        .Q(buffer_0_reg_221_reg[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEFFFFFFAAAAAAAA)) 
    grp_pointwise_conv2d_fix_fu_545_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(p_1_in),
        .I2(\ap_CS_fsm[0]_i_2__2_n_5 ),
        .I3(\out_d_0_reg_165_reg_n_5_[4] ),
        .I4(ap_CS_fsm_state2),
        .I5(grp_pointwise_conv2d_fix_fu_545_ap_start_reg),
        .O(\ap_CS_fsm_reg[6]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \icmp_ln33_reg_614[0]_i_1 
       (.I0(out_w_0_reg_209[1]),
        .I1(out_w_0_reg_209[2]),
        .I2(out_w_0_reg_209[4]),
        .I3(out_w_0_reg_209[3]),
        .I4(out_w_0_reg_209[0]),
        .O(\icmp_ln33_reg_614[0]_i_1_n_5 ));
  FDRE \icmp_ln33_reg_614_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\icmp_ln33_reg_614[0]_i_1_n_5 ),
        .Q(icmp_ln33_reg_614),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT4 #(
    .INIT(16'h00F8)) 
    \in_d_0_reg_231[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(in_d_0_reg_231),
        .I3(load),
        .O(\in_d_0_reg_231[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \in_d_0_reg_231_pp0_iter1_reg[0]_i_1 
       (.I0(in_d_0_reg_231),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(in_d_0_reg_231_pp0_iter1_reg),
        .O(\in_d_0_reg_231_pp0_iter1_reg[0]_i_1_n_5 ));
  FDRE \in_d_0_reg_231_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_d_0_reg_231_pp0_iter1_reg[0]_i_1_n_5 ),
        .Q(in_d_0_reg_231_pp0_iter1_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_fu_545/in_d_0_reg_231_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_fu_545/in_d_0_reg_231_pp0_iter4_reg_reg[0]_srl3 " *) 
  SRL16E \in_d_0_reg_231_pp0_iter4_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(in_d_0_reg_231_pp0_iter1_reg),
        .Q(\in_d_0_reg_231_pp0_iter4_reg_reg[0]_srl3_n_5 ));
  FDRE \in_d_0_reg_231_pp0_iter5_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_d_0_reg_231_pp0_iter4_reg_reg[0]_srl3_n_5 ),
        .Q(in_d_0_reg_231_pp0_iter5_reg),
        .R(1'b0));
  FDRE \in_d_0_reg_231_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in_d_0_reg_231_pp0_iter5_reg),
        .Q(in_d_0_reg_231_pp0_iter6_reg),
        .R(1'b0));
  FDRE \in_d_0_reg_231_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_d_0_reg_231[0]_i_1_n_5 ),
        .Q(in_d_0_reg_231),
        .R(1'b0));
  FDRE \indvar_flatten_reg_187_reg[0] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(add_ln31_reg_603[0]),
        .Q(indvar_flatten_reg_187[0]),
        .R(network_mul_32s_16s_32_5_1_U21_n_5));
  FDRE \indvar_flatten_reg_187_reg[1] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(add_ln31_reg_603[1]),
        .Q(indvar_flatten_reg_187[1]),
        .R(network_mul_32s_16s_32_5_1_U21_n_5));
  FDRE \indvar_flatten_reg_187_reg[2] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(add_ln31_reg_603[2]),
        .Q(indvar_flatten_reg_187[2]),
        .R(network_mul_32s_16s_32_5_1_U21_n_5));
  FDRE \indvar_flatten_reg_187_reg[3] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(add_ln31_reg_603[3]),
        .Q(indvar_flatten_reg_187[3]),
        .R(network_mul_32s_16s_32_5_1_U21_n_5));
  FDRE \indvar_flatten_reg_187_reg[4] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(add_ln31_reg_603[4]),
        .Q(indvar_flatten_reg_187[4]),
        .R(network_mul_32s_16s_32_5_1_U21_n_5));
  FDRE \indvar_flatten_reg_187_reg[5] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(add_ln31_reg_603[5]),
        .Q(indvar_flatten_reg_187[5]),
        .R(network_mul_32s_16s_32_5_1_U21_n_5));
  FDRE \indvar_flatten_reg_187_reg[6] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(add_ln31_reg_603[6]),
        .Q(indvar_flatten_reg_187[6]),
        .R(network_mul_32s_16s_32_5_1_U21_n_5));
  FDRE \indvar_flatten_reg_187_reg[7] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(add_ln31_reg_603[7]),
        .Q(indvar_flatten_reg_187[7]),
        .R(network_mul_32s_16s_32_5_1_U21_n_5));
  FDRE \indvar_flatten_reg_187_reg[8] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(add_ln31_reg_603[8]),
        .Q(indvar_flatten_reg_187[8]),
        .R(network_mul_32s_16s_32_5_1_U21_n_5));
  FDRE \indvar_flatten_reg_187_reg[9] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(add_ln31_reg_603[9]),
        .Q(indvar_flatten_reg_187[9]),
        .R(network_mul_32s_16s_32_5_1_U21_n_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_32s_16s_32_5_1 network_mul_32s_16s_32_5_1_U21
       (.Q({\out_d_0_reg_165_reg_n_5_[4] ,\out_d_0_reg_165_reg_n_5_[3] ,p_2_in,p_1_in,\out_d_0_reg_165_reg_n_5_[0] }),
        .SR(network_mul_32s_16s_32_5_1_U21_n_5),
        .ap_clk(ap_clk),
        .buff1_reg({ap_CS_fsm_pp0_stage0,ap_CS_fsm_state2}),
        .\buff2_reg[31] (dout),
        .in_d_0_reg_231(in_d_0_reg_231),
        .q0(q0));
  LUT3 #(
    .INIT(8'h80)) 
    \out_d_0_reg_165[4]_i_1 
       (.I0(\ap_CS_fsm[1]_i_2__1_n_5 ),
        .I1(grp_pointwise_conv2d_fix_fu_545_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .O(out_d_0_reg_165));
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_0_reg_165[4]_i_2 
       (.I0(\ap_CS_fsm[1]_i_2__1_n_5 ),
        .O(ap_NS_fsm1));
  FDRE \out_d_0_reg_165_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_d_reg_585[0]),
        .Q(\out_d_0_reg_165_reg_n_5_[0] ),
        .R(out_d_0_reg_165));
  FDRE \out_d_0_reg_165_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_d_reg_585[1]),
        .Q(p_1_in),
        .R(out_d_0_reg_165));
  FDRE \out_d_0_reg_165_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_d_reg_585[2]),
        .Q(p_2_in),
        .R(out_d_0_reg_165));
  FDRE \out_d_0_reg_165_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_d_reg_585[3]),
        .Q(\out_d_0_reg_165_reg_n_5_[3] ),
        .R(out_d_0_reg_165));
  FDRE \out_d_0_reg_165_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_d_reg_585[4]),
        .Q(\out_d_0_reg_165_reg_n_5_[4] ),
        .R(out_d_0_reg_165));
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_reg_585[0]_i_1 
       (.I0(\out_d_0_reg_165_reg_n_5_[0] ),
        .O(out_d_fu_260_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_d_reg_585[1]_i_1 
       (.I0(\out_d_0_reg_165_reg_n_5_[0] ),
        .I1(p_1_in),
        .O(out_d_fu_260_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_d_reg_585[2]_i_1 
       (.I0(p_1_in),
        .I1(\out_d_0_reg_165_reg_n_5_[0] ),
        .I2(p_2_in),
        .O(out_d_fu_260_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'h78F0)) 
    \out_d_reg_585[3]_i_1 
       (.I0(\out_d_0_reg_165_reg_n_5_[0] ),
        .I1(p_1_in),
        .I2(\out_d_0_reg_165_reg_n_5_[3] ),
        .I3(p_2_in),
        .O(out_d_fu_260_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out_d_reg_585[4]_i_1 
       (.I0(\out_d_0_reg_165_reg_n_5_[0] ),
        .I1(p_1_in),
        .I2(p_2_in),
        .I3(\out_d_0_reg_165_reg_n_5_[3] ),
        .I4(\out_d_0_reg_165_reg_n_5_[4] ),
        .O(out_d_fu_260_p2[4]));
  FDRE \out_d_reg_585_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_260_p2[0]),
        .Q(out_d_reg_585[0]),
        .R(1'b0));
  FDRE \out_d_reg_585_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_260_p2[1]),
        .Q(out_d_reg_585[1]),
        .R(1'b0));
  FDRE \out_d_reg_585_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_260_p2[2]),
        .Q(out_d_reg_585[2]),
        .R(1'b0));
  FDRE \out_d_reg_585_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_260_p2[3]),
        .Q(out_d_reg_585[3]),
        .R(1'b0));
  FDRE \out_d_reg_585_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_260_p2[4]),
        .Q(out_d_reg_585[4]),
        .R(1'b0));
  FDRE \out_h_0_reg_198_reg[0] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(select_ln31_reg_620[0]),
        .Q(zext_ln39_2_fu_367_p1[5]),
        .R(network_mul_32s_16s_32_5_1_U21_n_5));
  FDRE \out_h_0_reg_198_reg[1] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(select_ln31_reg_620[1]),
        .Q(zext_ln39_2_fu_367_p1[6]),
        .R(network_mul_32s_16s_32_5_1_U21_n_5));
  FDRE \out_h_0_reg_198_reg[2] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(select_ln31_reg_620[2]),
        .Q(zext_ln39_2_fu_367_p1[7]),
        .R(network_mul_32s_16s_32_5_1_U21_n_5));
  FDRE \out_h_0_reg_198_reg[3] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(select_ln31_reg_620[3]),
        .Q(zext_ln39_2_fu_367_p1[8]),
        .R(network_mul_32s_16s_32_5_1_U21_n_5));
  FDRE \out_h_0_reg_198_reg[4] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(select_ln31_reg_620[4]),
        .Q(zext_ln39_2_fu_367_p1[9]),
        .R(network_mul_32s_16s_32_5_1_U21_n_5));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \out_h_reg_608[0]_i_1 
       (.I0(zext_ln39_2_fu_367_p1[5]),
        .O(\out_h_reg_608[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_h_reg_608[2]_i_1 
       (.I0(zext_ln39_2_fu_367_p1[6]),
        .I1(zext_ln39_2_fu_367_p1[5]),
        .I2(zext_ln39_2_fu_367_p1[7]),
        .O(out_h_fu_401_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_h_reg_608[3]_i_1 
       (.I0(zext_ln39_2_fu_367_p1[7]),
        .I1(zext_ln39_2_fu_367_p1[5]),
        .I2(zext_ln39_2_fu_367_p1[6]),
        .I3(zext_ln39_2_fu_367_p1[8]),
        .O(out_h_fu_401_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out_h_reg_608[4]_i_1 
       (.I0(zext_ln39_2_fu_367_p1[8]),
        .I1(zext_ln39_2_fu_367_p1[6]),
        .I2(zext_ln39_2_fu_367_p1[5]),
        .I3(zext_ln39_2_fu_367_p1[7]),
        .I4(zext_ln39_2_fu_367_p1[9]),
        .O(out_h_fu_401_p2[4]));
  FDRE \out_h_reg_608_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\out_h_reg_608[0]_i_1_n_5 ),
        .Q(out_h_reg_608[0]),
        .R(1'b0));
  FDRE \out_h_reg_608_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(out_h_fu_401_p2[1]),
        .Q(out_h_reg_608[1]),
        .R(1'b0));
  FDRE \out_h_reg_608_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(out_h_fu_401_p2[2]),
        .Q(out_h_reg_608[2]),
        .R(1'b0));
  FDRE \out_h_reg_608_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(out_h_fu_401_p2[3]),
        .Q(out_h_reg_608[3]),
        .R(1'b0));
  FDRE \out_h_reg_608_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(out_h_fu_401_p2[4]),
        .Q(out_h_reg_608[4]),
        .R(1'b0));
  FDRE \out_w_0_reg_209_reg[0] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(out_w_reg_670[0]),
        .Q(out_w_0_reg_209[0]),
        .R(network_mul_32s_16s_32_5_1_U21_n_5));
  FDRE \out_w_0_reg_209_reg[1] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(out_w_reg_670[1]),
        .Q(out_w_0_reg_209[1]),
        .R(network_mul_32s_16s_32_5_1_U21_n_5));
  FDRE \out_w_0_reg_209_reg[2] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(out_w_reg_670[2]),
        .Q(out_w_0_reg_209[2]),
        .R(network_mul_32s_16s_32_5_1_U21_n_5));
  FDRE \out_w_0_reg_209_reg[3] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(out_w_reg_670[3]),
        .Q(out_w_0_reg_209[3]),
        .R(network_mul_32s_16s_32_5_1_U21_n_5));
  FDRE \out_w_0_reg_209_reg[4] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(out_w_reg_670[4]),
        .Q(out_w_0_reg_209[4]),
        .R(network_mul_32s_16s_32_5_1_U21_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_reg_670[0]_i_1 
       (.I0(select_ln32_reg_625[0]),
        .O(out_w_fu_520_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_w_reg_670[1]_i_1 
       (.I0(select_ln32_reg_625[0]),
        .I1(select_ln32_reg_625[1]),
        .O(out_w_fu_520_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_w_reg_670[2]_i_1 
       (.I0(select_ln32_reg_625[0]),
        .I1(select_ln32_reg_625[1]),
        .I2(select_ln32_reg_625[2]),
        .O(out_w_fu_520_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_w_reg_670[3]_i_1 
       (.I0(select_ln32_reg_625[1]),
        .I1(select_ln32_reg_625[0]),
        .I2(select_ln32_reg_625[2]),
        .I3(select_ln32_reg_625[3]),
        .O(out_w_fu_520_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out_w_reg_670[4]_i_1 
       (.I0(select_ln32_reg_625[2]),
        .I1(select_ln32_reg_625[0]),
        .I2(select_ln32_reg_625[1]),
        .I3(select_ln32_reg_625[3]),
        .I4(select_ln32_reg_625[4]),
        .O(out_w_fu_520_p2[4]));
  FDRE \out_w_reg_670_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(out_w_fu_520_p2[0]),
        .Q(out_w_reg_670[0]),
        .R(1'b0));
  FDRE \out_w_reg_670_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(out_w_fu_520_p2[1]),
        .Q(out_w_reg_670[1]),
        .R(1'b0));
  FDRE \out_w_reg_670_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(out_w_fu_520_p2[2]),
        .Q(out_w_reg_670[2]),
        .R(1'b0));
  FDRE \out_w_reg_670_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(out_w_fu_520_p2[3]),
        .Q(out_w_reg_670[3]),
        .R(1'b0));
  FDRE \out_w_reg_670_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(out_w_fu_520_p2[4]),
        .Q(out_w_reg_670[4]),
        .R(1'b0));
  FDRE \phi_mul_reg_176_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln24_reg_577[10]),
        .Q(phi_mul_reg_176[10]),
        .R(out_d_0_reg_165));
  FDRE \phi_mul_reg_176_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln24_reg_577[11]),
        .Q(phi_mul_reg_176[11]),
        .R(out_d_0_reg_165));
  FDRE \phi_mul_reg_176_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln24_reg_577[12]),
        .Q(phi_mul_reg_176[12]),
        .R(out_d_0_reg_165));
  FDRE \phi_mul_reg_176_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln24_reg_577[13]),
        .Q(phi_mul_reg_176[13]),
        .R(out_d_0_reg_165));
  FDRE \phi_mul_reg_176_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln24_reg_577[3]),
        .Q(phi_mul_reg_176[3]),
        .R(out_d_0_reg_165));
  FDRE \phi_mul_reg_176_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln24_reg_577[4]),
        .Q(phi_mul_reg_176[4]),
        .R(out_d_0_reg_165));
  FDRE \phi_mul_reg_176_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln24_reg_577[5]),
        .Q(phi_mul_reg_176[5]),
        .R(out_d_0_reg_165));
  FDRE \phi_mul_reg_176_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln24_reg_577[6]),
        .Q(phi_mul_reg_176[6]),
        .R(out_d_0_reg_165));
  FDRE \phi_mul_reg_176_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln24_reg_577[7]),
        .Q(phi_mul_reg_176[7]),
        .R(out_d_0_reg_165));
  FDRE \phi_mul_reg_176_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln24_reg_577[8]),
        .Q(phi_mul_reg_176[8]),
        .R(out_d_0_reg_165));
  FDRE \phi_mul_reg_176_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln24_reg_577[9]),
        .Q(phi_mul_reg_176[9]),
        .R(out_d_0_reg_165));
  LUT6 #(
    .INIT(64'hAEAAAEAEAEAAAAAA)) 
    ram_reg_0_i_1
       (.I0(ram_reg_0_i_19__0_n_5),
        .I1(ram_reg_0),
        .I2(Q[2]),
        .I3(ram_reg_0_0),
        .I4(ram_reg_0_1),
        .I5(ram_reg_0_2),
        .O(\ap_CS_fsm_reg[7] ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    ram_reg_0_i_10
       (.I0(ram_reg_0_i_64__0_n_5),
        .I1(ram_reg_0_3),
        .I2(ram_reg_0_17),
        .I3(ram_reg_0_18),
        .I4(ram_reg_0_6),
        .I5(ram_reg_0_19),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'hABAAABABABAAABAA)) 
    ram_reg_0_i_10__0
       (.I0(ram_reg_0_i_54__0_n_5),
        .I1(ram_reg_0_39),
        .I2(ram_reg_0_55),
        .I3(ram_reg_0_1),
        .I4(ram_reg_0_56),
        .I5(ram_reg_0_57),
        .O(\add_ln39_reg_630_reg[10]_0 [5]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_0_i_11
       (.I0(ram_reg_0_i_68__0_n_5),
        .I1(ram_reg_0_3),
        .I2(ram_reg_0_14),
        .I3(ram_reg_0_15),
        .I4(ram_reg_0_6),
        .I5(ram_reg_0_16),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'hABAAABABABAAABAA)) 
    ram_reg_0_i_11__0
       (.I0(ram_reg_0_i_58__0_n_5),
        .I1(ram_reg_0_39),
        .I2(ram_reg_0_52),
        .I3(ram_reg_0_1),
        .I4(ram_reg_0_53),
        .I5(ram_reg_0_54),
        .O(\add_ln39_reg_630_reg[10]_0 [4]));
  LUT6 #(
    .INIT(64'hABAAABABABAAABAA)) 
    ram_reg_0_i_12__0
       (.I0(ram_reg_0_i_62__0_n_5),
        .I1(ram_reg_0_39),
        .I2(ram_reg_0_49),
        .I3(ram_reg_0_1),
        .I4(ram_reg_0_50),
        .I5(ram_reg_0_51),
        .O(\add_ln39_reg_630_reg[10]_0 [3]));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    ram_reg_0_i_13
       (.I0(ram_reg_0_i_76__0_n_5),
        .I1(ram_reg_0_3),
        .I2(ram_reg_0_11),
        .I3(ram_reg_0_12),
        .I4(ram_reg_0_6),
        .I5(ram_reg_0_13),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'hABAAABABABAAABAA)) 
    ram_reg_0_i_13__0
       (.I0(ram_reg_0_i_66__0_n_5),
        .I1(ram_reg_0_39),
        .I2(ram_reg_0_46),
        .I3(ram_reg_0_1),
        .I4(ram_reg_0_47),
        .I5(ram_reg_0_48),
        .O(\add_ln39_reg_630_reg[10]_0 [2]));
  LUT6 #(
    .INIT(64'hAABABBBBAAAAAAAA)) 
    ram_reg_0_i_14__0
       (.I0(ram_reg_0_i_70__0_n_5),
        .I1(ram_reg_0_39),
        .I2(ram_reg_0_43),
        .I3(ram_reg_0_44),
        .I4(ram_reg_0_6),
        .I5(ram_reg_0_45),
        .O(\add_ln39_reg_630_reg[10]_0 [1]));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    ram_reg_0_i_15
       (.I0(ram_reg_0_i_84__0_n_5),
        .I1(ram_reg_0_3),
        .I2(ram_reg_0_8),
        .I3(ram_reg_0_9),
        .I4(ram_reg_0_6),
        .I5(ram_reg_0_10),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'hABAAABABABAAABAA)) 
    ram_reg_0_i_15__0
       (.I0(ram_reg_0_i_74__0_n_5),
        .I1(ram_reg_0_39),
        .I2(ram_reg_0_40),
        .I3(ram_reg_0_1),
        .I4(ram_reg_0_41),
        .I5(ram_reg_0_42),
        .O(\add_ln39_reg_630_reg[10]_0 [0]));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    ram_reg_0_i_16
       (.I0(ram_reg_0_i_88__0_n_5),
        .I1(ram_reg_0_3),
        .I2(ram_reg_0_4),
        .I3(ram_reg_0_5),
        .I4(ram_reg_0_6),
        .I5(ram_reg_0_7),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000080)) 
    ram_reg_0_i_19__0
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(ram_reg_0_38),
        .O(ram_reg_0_i_19__0_n_5));
  LUT6 #(
    .INIT(64'h0F0F0F0800000008)) 
    ram_reg_0_i_26__0
       (.I0(input_r_address0),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(ram_reg_0_78[11]),
        .O(ram_reg_0_i_26__0_n_5));
  LUT6 #(
    .INIT(64'hFFFF8F8000008F80)) 
    ram_reg_0_i_28__0
       (.I0(input_r_address0),
        .I1(Q[2]),
        .I2(ram_reg_0),
        .I3(ram_reg_0_78[10]),
        .I4(Q[0]),
        .I5(i_0_reg_393_reg[10]),
        .O(ram_reg_0_i_28__0_n_5));
  LUT6 #(
    .INIT(64'hCCEECCCCCCCFCCCC)) 
    ram_reg_0_i_2__0
       (.I0(input_r_address0),
        .I1(ram_reg_0_74),
        .I2(ram_reg_0_75),
        .I3(Q[0]),
        .I4(ram_reg_0),
        .I5(Q[2]),
        .O(\add_ln39_reg_630_reg[10]_0 [12]));
  LUT6 #(
    .INIT(64'h2320232323202020)) 
    ram_reg_0_i_3
       (.I0(grp_pointwise_conv2d_fix_fu_545_output_r_address0[13]),
        .I1(ram_reg_0_29),
        .I2(Q[2]),
        .I3(ram_reg_0_32),
        .I4(ram_reg_0_1),
        .I5(ram_reg_0_33),
        .O(ADDRARDADDR[9]));
  LUT6 #(
    .INIT(64'hF4F4FFF4F4F4F4F4)) 
    ram_reg_0_i_31
       (.I0(ram_reg_0_34),
        .I1(ram_reg_7_0),
        .I2(ram_reg_0_35),
        .I3(Q[2]),
        .I4(buffer_0_reg_221_reg[18]),
        .I5(buffer_0_reg_221_reg[1]),
        .O(d0[1]));
  LUT6 #(
    .INIT(64'hF4F4FFF4F4F4F4F4)) 
    ram_reg_0_i_32
       (.I0(ram_reg_0_36),
        .I1(ram_reg_7_0),
        .I2(ram_reg_0_37),
        .I3(Q[2]),
        .I4(buffer_0_reg_221_reg[18]),
        .I5(buffer_0_reg_221_reg[0]),
        .O(d0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_i_33__0
       (.I0(output_r_ce0),
        .I1(Q[2]),
        .I2(grp_padding2d_fix16_fu_527_output_r_we0),
        .I3(ram_reg_2_3),
        .I4(ram_reg_2_4),
        .O(WEA[0]));
  LUT6 #(
    .INIT(64'hFFFF8F8000008F80)) 
    ram_reg_0_i_38
       (.I0(grp_pointwise_conv2d_fix_fu_545_input_r_address0[9]),
        .I1(Q[2]),
        .I2(ram_reg_0),
        .I3(ram_reg_0_78[9]),
        .I4(Q[0]),
        .I5(i_0_reg_393_reg[9]),
        .O(ram_reg_0_i_38_n_5));
  LUT6 #(
    .INIT(64'hEAEAEFEAEAEAEAEA)) 
    ram_reg_0_i_3__0
       (.I0(ram_reg_0_i_26__0_n_5),
        .I1(i_0_reg_393_reg[11]),
        .I2(Q[0]),
        .I3(ram_reg_0),
        .I4(Q[2]),
        .I5(ram_reg_0_73),
        .O(\add_ln39_reg_630_reg[10]_0 [11]));
  LUT6 #(
    .INIT(64'h2320232323202020)) 
    ram_reg_0_i_4
       (.I0(grp_pointwise_conv2d_fix_fu_545_output_r_address0[12]),
        .I1(ram_reg_0_29),
        .I2(Q[2]),
        .I3(ram_reg_0_30),
        .I4(ram_reg_0_1),
        .I5(ram_reg_0_31),
        .O(ADDRARDADDR[8]));
  LUT6 #(
    .INIT(64'hFFFF8F8000008F80)) 
    ram_reg_0_i_42__0
       (.I0(grp_pointwise_conv2d_fix_fu_545_input_r_address0[8]),
        .I1(Q[2]),
        .I2(ram_reg_0),
        .I3(ram_reg_0_78[8]),
        .I4(Q[0]),
        .I5(i_0_reg_393_reg[8]),
        .O(ram_reg_0_i_42__0_n_5));
  LUT6 #(
    .INIT(64'hFFFF8F8000008F80)) 
    ram_reg_0_i_46__0
       (.I0(grp_pointwise_conv2d_fix_fu_545_input_r_address0[7]),
        .I1(Q[2]),
        .I2(ram_reg_0),
        .I3(ram_reg_0_78[7]),
        .I4(Q[0]),
        .I5(i_0_reg_393_reg[7]),
        .O(ram_reg_0_i_46__0_n_5));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    ram_reg_0_i_4__0
       (.I0(ram_reg_0_i_28__0_n_5),
        .I1(ram_reg_0_39),
        .I2(ram_reg_0_70),
        .I3(ram_reg_0_1),
        .I4(ram_reg_0_71),
        .I5(ram_reg_0_72),
        .O(\add_ln39_reg_630_reg[10]_0 [10]));
  LUT6 #(
    .INIT(64'hFFFF8F8000008F80)) 
    ram_reg_0_i_50__0
       (.I0(grp_pointwise_conv2d_fix_fu_545_input_r_address0[6]),
        .I1(Q[2]),
        .I2(ram_reg_0),
        .I3(ram_reg_0_78[6]),
        .I4(Q[0]),
        .I5(i_0_reg_393_reg[6]),
        .O(ram_reg_0_i_50__0_n_5));
  LUT6 #(
    .INIT(64'hFFB8B8B800B8B8B8)) 
    ram_reg_0_i_52__0
       (.I0(grp_pointwise_conv2d_fix_fu_545_output_r_address0[9]),
        .I1(ram_reg_0),
        .I2(ram_reg_0_76[7]),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(Q[5]),
        .I5(ram_reg_0_77[7]),
        .O(ram_reg_0_i_52__0_n_5));
  LUT6 #(
    .INIT(64'hFFFF8F8000008F80)) 
    ram_reg_0_i_54__0
       (.I0(grp_pointwise_conv2d_fix_fu_545_input_r_address0[5]),
        .I1(Q[2]),
        .I2(ram_reg_0),
        .I3(ram_reg_0_78[5]),
        .I4(Q[0]),
        .I5(i_0_reg_393_reg[5]),
        .O(ram_reg_0_i_54__0_n_5));
  LUT6 #(
    .INIT(64'hFFB8B8B800B8B8B8)) 
    ram_reg_0_i_56__0
       (.I0(grp_pointwise_conv2d_fix_fu_545_output_r_address0[8]),
        .I1(ram_reg_0),
        .I2(ram_reg_0_76[6]),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(Q[5]),
        .I5(ram_reg_0_77[6]),
        .O(ram_reg_0_i_56__0_n_5));
  LUT6 #(
    .INIT(64'hFFFF8F8000008F80)) 
    ram_reg_0_i_58__0
       (.I0(grp_pointwise_conv2d_fix_fu_545_input_r_address0[4]),
        .I1(Q[2]),
        .I2(ram_reg_0),
        .I3(ram_reg_0_78[4]),
        .I4(Q[0]),
        .I5(i_0_reg_393_reg[4]),
        .O(ram_reg_0_i_58__0_n_5));
  LUT6 #(
    .INIT(64'hFFB8B8B800B8B8B8)) 
    ram_reg_0_i_60__0
       (.I0(grp_pointwise_conv2d_fix_fu_545_output_r_address0[7]),
        .I1(ram_reg_0),
        .I2(ram_reg_0_76[5]),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(Q[5]),
        .I5(ram_reg_0_77[5]),
        .O(ram_reg_0_i_60__0_n_5));
  LUT6 #(
    .INIT(64'hFFFF8F8000008F80)) 
    ram_reg_0_i_62__0
       (.I0(grp_pointwise_conv2d_fix_fu_545_input_r_address0[3]),
        .I1(Q[2]),
        .I2(ram_reg_0),
        .I3(ram_reg_0_78[3]),
        .I4(Q[0]),
        .I5(i_0_reg_393_reg[3]),
        .O(ram_reg_0_i_62__0_n_5));
  LUT6 #(
    .INIT(64'hFFB8B8B800B8B8B8)) 
    ram_reg_0_i_64__0
       (.I0(grp_pointwise_conv2d_fix_fu_545_output_r_address0[6]),
        .I1(ram_reg_0),
        .I2(ram_reg_0_76[4]),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(Q[5]),
        .I5(ram_reg_0_77[4]),
        .O(ram_reg_0_i_64__0_n_5));
  LUT6 #(
    .INIT(64'hFFFF8F8000008F80)) 
    ram_reg_0_i_66__0
       (.I0(grp_pointwise_conv2d_fix_fu_545_input_r_address0[2]),
        .I1(Q[2]),
        .I2(ram_reg_0),
        .I3(ram_reg_0_78[2]),
        .I4(Q[0]),
        .I5(i_0_reg_393_reg[2]),
        .O(ram_reg_0_i_66__0_n_5));
  LUT6 #(
    .INIT(64'hFFB8B8B800B8B8B8)) 
    ram_reg_0_i_68__0
       (.I0(grp_pointwise_conv2d_fix_fu_545_output_r_address0[5]),
        .I1(ram_reg_0),
        .I2(ram_reg_0_76[3]),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(Q[5]),
        .I5(ram_reg_0_77[3]),
        .O(ram_reg_0_i_68__0_n_5));
  LUT6 #(
    .INIT(64'hABAAABABABAAABAA)) 
    ram_reg_0_i_6__0
       (.I0(ram_reg_0_i_38_n_5),
        .I1(ram_reg_0_39),
        .I2(ram_reg_0_67),
        .I3(ram_reg_0_1),
        .I4(ram_reg_0_68),
        .I5(ram_reg_0_69),
        .O(\add_ln39_reg_630_reg[10]_0 [9]));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    ram_reg_0_i_7
       (.I0(ram_reg_0_i_52__0_n_5),
        .I1(ram_reg_0_3),
        .I2(ram_reg_0_26),
        .I3(ram_reg_0_27),
        .I4(ram_reg_0_6),
        .I5(ram_reg_0_28),
        .O(ADDRARDADDR[7]));
  LUT6 #(
    .INIT(64'hFFFF8F8000008F80)) 
    ram_reg_0_i_70__0
       (.I0(grp_pointwise_conv2d_fix_fu_545_input_r_address0[1]),
        .I1(Q[2]),
        .I2(ram_reg_0),
        .I3(ram_reg_0_78[1]),
        .I4(Q[0]),
        .I5(i_0_reg_393_reg[1]),
        .O(ram_reg_0_i_70__0_n_5));
  LUT6 #(
    .INIT(64'hFFFF8F8000008F80)) 
    ram_reg_0_i_74__0
       (.I0(grp_pointwise_conv2d_fix_fu_545_input_r_address0[0]),
        .I1(Q[2]),
        .I2(ram_reg_0),
        .I3(ram_reg_0_78[0]),
        .I4(Q[0]),
        .I5(i_0_reg_393_reg[0]),
        .O(ram_reg_0_i_74__0_n_5));
  LUT6 #(
    .INIT(64'hFFB8B8B800B8B8B8)) 
    ram_reg_0_i_76__0
       (.I0(grp_pointwise_conv2d_fix_fu_545_output_r_address0[3]),
        .I1(ram_reg_0),
        .I2(ram_reg_0_76[2]),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(Q[5]),
        .I5(ram_reg_0_77[2]),
        .O(ram_reg_0_i_76__0_n_5));
  LUT6 #(
    .INIT(64'hABAAABABABAAABAA)) 
    ram_reg_0_i_7__0
       (.I0(ram_reg_0_i_42__0_n_5),
        .I1(ram_reg_0_39),
        .I2(ram_reg_0_64),
        .I3(ram_reg_0_1),
        .I4(ram_reg_0_65),
        .I5(ram_reg_0_66),
        .O(\add_ln39_reg_630_reg[10]_0 [8]));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    ram_reg_0_i_8
       (.I0(ram_reg_0_i_56__0_n_5),
        .I1(ram_reg_0_3),
        .I2(ram_reg_0_23),
        .I3(ram_reg_0_24),
        .I4(ram_reg_0_6),
        .I5(ram_reg_0_25),
        .O(ADDRARDADDR[6]));
  LUT6 #(
    .INIT(64'hFFB8B8B800B8B8B8)) 
    ram_reg_0_i_84__0
       (.I0(grp_pointwise_conv2d_fix_fu_545_output_r_address0[1]),
        .I1(ram_reg_0),
        .I2(ram_reg_0_76[1]),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(Q[5]),
        .I5(ram_reg_0_77[1]),
        .O(ram_reg_0_i_84__0_n_5));
  LUT6 #(
    .INIT(64'hFFB8B8B800B8B8B8)) 
    ram_reg_0_i_88__0
       (.I0(grp_pointwise_conv2d_fix_fu_545_output_r_address0[0]),
        .I1(ram_reg_0),
        .I2(ram_reg_0_76[0]),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(Q[5]),
        .I5(ram_reg_0_77[0]),
        .O(ram_reg_0_i_88__0_n_5));
  LUT6 #(
    .INIT(64'hAABABBBBAAAAAAAA)) 
    ram_reg_0_i_8__0
       (.I0(ram_reg_0_i_46__0_n_5),
        .I1(ram_reg_0_39),
        .I2(ram_reg_0_61),
        .I3(ram_reg_0_62),
        .I4(ram_reg_0_6),
        .I5(ram_reg_0_63),
        .O(\add_ln39_reg_630_reg[10]_0 [7]));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    ram_reg_0_i_9
       (.I0(ram_reg_0_i_60__0_n_5),
        .I1(ram_reg_0_3),
        .I2(ram_reg_0_20),
        .I3(ram_reg_0_21),
        .I4(ram_reg_0_6),
        .I5(ram_reg_0_22),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'hABAAABABABAAABAA)) 
    ram_reg_0_i_9__0
       (.I0(ram_reg_0_i_50__0_n_5),
        .I1(ram_reg_0_39),
        .I2(ram_reg_0_58),
        .I3(ram_reg_0_1),
        .I4(ram_reg_0_59),
        .I5(ram_reg_0_60),
        .O(\add_ln39_reg_630_reg[10]_0 [6]));
  LUT6 #(
    .INIT(64'hF4F4FFF4F4F4F4F4)) 
    ram_reg_1_i_1
       (.I0(ram_reg_1),
        .I1(ram_reg_7_0),
        .I2(ram_reg_1_0),
        .I3(Q[2]),
        .I4(buffer_0_reg_221_reg[18]),
        .I5(buffer_0_reg_221_reg[3]),
        .O(d0[3]));
  LUT6 #(
    .INIT(64'hF4F4FFF4F4F4F4F4)) 
    ram_reg_1_i_2
       (.I0(ram_reg_1_1),
        .I1(ram_reg_7_0),
        .I2(ram_reg_1_2),
        .I3(Q[2]),
        .I4(buffer_0_reg_221_reg[18]),
        .I5(buffer_0_reg_221_reg[2]),
        .O(d0[2]));
  LUT6 #(
    .INIT(64'hF4F4FFF4F4F4F4F4)) 
    ram_reg_2_i_1
       (.I0(ram_reg_2),
        .I1(ram_reg_7_0),
        .I2(ram_reg_2_0),
        .I3(Q[2]),
        .I4(buffer_0_reg_221_reg[18]),
        .I5(buffer_0_reg_221_reg[5]),
        .O(d0[5]));
  LUT6 #(
    .INIT(64'hF4F4FFF4F4F4F4F4)) 
    ram_reg_2_i_2
       (.I0(ram_reg_2_1),
        .I1(ram_reg_7_0),
        .I2(ram_reg_2_2),
        .I3(Q[2]),
        .I4(buffer_0_reg_221_reg[18]),
        .I5(buffer_0_reg_221_reg[4]),
        .O(d0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_2_i_3
       (.I0(output_r_ce0),
        .I1(Q[2]),
        .I2(grp_padding2d_fix16_fu_527_output_r_we0),
        .I3(ram_reg_2_3),
        .I4(ram_reg_2_4),
        .O(WEA[1]));
  LUT6 #(
    .INIT(64'hF4F4FFF4F4F4F4F4)) 
    ram_reg_3_i_1
       (.I0(ram_reg_3),
        .I1(ram_reg_7_0),
        .I2(ram_reg_3_0),
        .I3(Q[2]),
        .I4(buffer_0_reg_221_reg[18]),
        .I5(buffer_0_reg_221_reg[7]),
        .O(d0[7]));
  LUT6 #(
    .INIT(64'hF4F4FFF4F4F4F4F4)) 
    ram_reg_3_i_2
       (.I0(ram_reg_3_1),
        .I1(ram_reg_7_0),
        .I2(ram_reg_3_2),
        .I3(Q[2]),
        .I4(buffer_0_reg_221_reg[18]),
        .I5(buffer_0_reg_221_reg[6]),
        .O(d0[6]));
  LUT6 #(
    .INIT(64'hF4F4FFF4F4F4F4F4)) 
    ram_reg_4_i_1
       (.I0(ram_reg_4),
        .I1(ram_reg_7_0),
        .I2(ram_reg_4_0),
        .I3(Q[2]),
        .I4(buffer_0_reg_221_reg[18]),
        .I5(buffer_0_reg_221_reg[9]),
        .O(d0[9]));
  LUT6 #(
    .INIT(64'hF4F4FFF4F4F4F4F4)) 
    ram_reg_4_i_2
       (.I0(ram_reg_4_1),
        .I1(ram_reg_7_0),
        .I2(ram_reg_4_2),
        .I3(Q[2]),
        .I4(buffer_0_reg_221_reg[18]),
        .I5(buffer_0_reg_221_reg[8]),
        .O(d0[8]));
  LUT6 #(
    .INIT(64'hF4F4FFF4F4F4F4F4)) 
    ram_reg_5_i_1
       (.I0(ram_reg_5),
        .I1(ram_reg_7_0),
        .I2(ram_reg_5_0),
        .I3(Q[2]),
        .I4(buffer_0_reg_221_reg[18]),
        .I5(buffer_0_reg_221_reg[11]),
        .O(d0[11]));
  LUT6 #(
    .INIT(64'hF4F4FFF4F4F4F4F4)) 
    ram_reg_5_i_2
       (.I0(ram_reg_5_1),
        .I1(ram_reg_7_0),
        .I2(ram_reg_5_2),
        .I3(Q[2]),
        .I4(buffer_0_reg_221_reg[18]),
        .I5(buffer_0_reg_221_reg[10]),
        .O(d0[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_5_i_3
       (.I0(output_r_ce0),
        .I1(Q[2]),
        .I2(grp_padding2d_fix16_fu_527_output_r_we0),
        .I3(ram_reg_2_3),
        .I4(ram_reg_2_4),
        .O(\ap_CS_fsm_reg[6]_0 [0]));
  LUT6 #(
    .INIT(64'hF4F4FFF4F4F4F4F4)) 
    ram_reg_6_i_1
       (.I0(ram_reg_6),
        .I1(ram_reg_7_0),
        .I2(ram_reg_6_0),
        .I3(Q[2]),
        .I4(buffer_0_reg_221_reg[18]),
        .I5(buffer_0_reg_221_reg[13]),
        .O(d0[13]));
  LUT6 #(
    .INIT(64'hF4F4FFF4F4F4F4F4)) 
    ram_reg_6_i_2
       (.I0(ram_reg_6_1),
        .I1(ram_reg_7_0),
        .I2(ram_reg_6_2),
        .I3(Q[2]),
        .I4(buffer_0_reg_221_reg[18]),
        .I5(buffer_0_reg_221_reg[12]),
        .O(d0[12]));
  LUT6 #(
    .INIT(64'hF4F4FFF4F4F4F4F4)) 
    ram_reg_7_i_1
       (.I0(ram_reg_7),
        .I1(ram_reg_7_0),
        .I2(ram_reg_7_1),
        .I3(Q[2]),
        .I4(buffer_0_reg_221_reg[18]),
        .I5(buffer_0_reg_221_reg[15]),
        .O(d0[15]));
  LUT6 #(
    .INIT(64'hF4F4FFF4F4F4F4F4)) 
    ram_reg_7_i_2
       (.I0(ram_reg_7_2),
        .I1(ram_reg_7_0),
        .I2(ram_reg_7_3),
        .I3(Q[2]),
        .I4(buffer_0_reg_221_reg[18]),
        .I5(buffer_0_reg_221_reg[14]),
        .O(d0[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_7_i_3
       (.I0(output_r_ce0),
        .I1(Q[2]),
        .I2(grp_padding2d_fix16_fu_527_output_r_we0),
        .I3(ram_reg_2_3),
        .I4(ram_reg_2_4),
        .O(\ap_CS_fsm_reg[6]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFBFFF00004000)) 
    \select_ln31_reg_620[0]_i_1 
       (.I0(out_w_0_reg_209[1]),
        .I1(out_w_0_reg_209[2]),
        .I2(out_w_0_reg_209[4]),
        .I3(out_w_0_reg_209[3]),
        .I4(out_w_0_reg_209[0]),
        .I5(zext_ln39_2_fu_367_p1[5]),
        .O(select_ln31_fu_413_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \select_ln31_reg_620[1]_i_1 
       (.I0(zext_ln39_2_fu_367_p1[5]),
        .I1(\select_ln31_reg_620[4]_i_2_n_5 ),
        .I2(zext_ln39_2_fu_367_p1[6]),
        .O(select_ln31_fu_413_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \select_ln31_reg_620[2]_i_1 
       (.I0(zext_ln39_2_fu_367_p1[5]),
        .I1(zext_ln39_2_fu_367_p1[6]),
        .I2(\select_ln31_reg_620[4]_i_2_n_5 ),
        .I3(zext_ln39_2_fu_367_p1[7]),
        .O(select_ln31_fu_413_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT5 #(
    .INIT(32'hBFFF4000)) 
    \select_ln31_reg_620[3]_i_1 
       (.I0(\select_ln31_reg_620[4]_i_2_n_5 ),
        .I1(zext_ln39_2_fu_367_p1[6]),
        .I2(zext_ln39_2_fu_367_p1[5]),
        .I3(zext_ln39_2_fu_367_p1[7]),
        .I4(zext_ln39_2_fu_367_p1[8]),
        .O(select_ln31_fu_413_p3[3]));
  LUT6 #(
    .INIT(64'hBFFFFFFF40000000)) 
    \select_ln31_reg_620[4]_i_1 
       (.I0(\select_ln31_reg_620[4]_i_2_n_5 ),
        .I1(zext_ln39_2_fu_367_p1[7]),
        .I2(zext_ln39_2_fu_367_p1[5]),
        .I3(zext_ln39_2_fu_367_p1[6]),
        .I4(zext_ln39_2_fu_367_p1[8]),
        .I5(zext_ln39_2_fu_367_p1[9]),
        .O(select_ln31_fu_413_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \select_ln31_reg_620[4]_i_2 
       (.I0(out_w_0_reg_209[0]),
        .I1(out_w_0_reg_209[3]),
        .I2(out_w_0_reg_209[4]),
        .I3(out_w_0_reg_209[2]),
        .I4(out_w_0_reg_209[1]),
        .O(\select_ln31_reg_620[4]_i_2_n_5 ));
  FDRE \select_ln31_reg_620_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(select_ln31_fu_413_p3[0]),
        .Q(select_ln31_reg_620[0]),
        .R(1'b0));
  FDRE \select_ln31_reg_620_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(select_ln31_fu_413_p3[1]),
        .Q(select_ln31_reg_620[1]),
        .R(1'b0));
  FDRE \select_ln31_reg_620_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(select_ln31_fu_413_p3[2]),
        .Q(select_ln31_reg_620[2]),
        .R(1'b0));
  FDRE \select_ln31_reg_620_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(select_ln31_fu_413_p3[3]),
        .Q(select_ln31_reg_620[3]),
        .R(1'b0));
  FDRE \select_ln31_reg_620_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(select_ln31_fu_413_p3[4]),
        .Q(select_ln31_reg_620[4]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln32_reg_625[4]_i_1 
       (.I0(icmp_ln33_reg_614),
        .I1(load),
        .O(\select_ln32_reg_625[4]_i_1_n_5 ));
  FDRE \select_ln32_reg_625_reg[0] 
       (.C(ap_clk),
        .CE(load),
        .D(out_w_0_reg_209[0]),
        .Q(select_ln32_reg_625[0]),
        .R(\select_ln32_reg_625[4]_i_1_n_5 ));
  FDRE \select_ln32_reg_625_reg[1] 
       (.C(ap_clk),
        .CE(load),
        .D(out_w_0_reg_209[1]),
        .Q(select_ln32_reg_625[1]),
        .R(\select_ln32_reg_625[4]_i_1_n_5 ));
  FDRE \select_ln32_reg_625_reg[2] 
       (.C(ap_clk),
        .CE(load),
        .D(out_w_0_reg_209[2]),
        .Q(select_ln32_reg_625[2]),
        .R(\select_ln32_reg_625[4]_i_1_n_5 ));
  FDRE \select_ln32_reg_625_reg[3] 
       (.C(ap_clk),
        .CE(load),
        .D(out_w_0_reg_209[3]),
        .Q(select_ln32_reg_625[3]),
        .R(\select_ln32_reg_625[4]_i_1_n_5 ));
  FDRE \select_ln32_reg_625_reg[4] 
       (.C(ap_clk),
        .CE(load),
        .D(out_w_0_reg_209[4]),
        .Q(select_ln32_reg_625[4]),
        .R(\select_ln32_reg_625[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT4 #(
    .INIT(16'h4F22)) 
    \sext_ln34_reg_590[0]_i_1 
       (.I0(p_1_in),
        .I1(p_2_in),
        .I2(\out_d_0_reg_165_reg_n_5_[0] ),
        .I3(\out_d_0_reg_165_reg_n_5_[3] ),
        .O(\sext_ln34_reg_590[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT4 #(
    .INIT(16'hD1B5)) 
    \sext_ln34_reg_590[10]_i_1 
       (.I0(\out_d_0_reg_165_reg_n_5_[0] ),
        .I1(p_1_in),
        .I2(p_2_in),
        .I3(\out_d_0_reg_165_reg_n_5_[3] ),
        .O(\sext_ln34_reg_590[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'hDB26)) 
    \sext_ln34_reg_590[11]_i_1 
       (.I0(\out_d_0_reg_165_reg_n_5_[0] ),
        .I1(p_1_in),
        .I2(\out_d_0_reg_165_reg_n_5_[3] ),
        .I3(p_2_in),
        .O(\sext_ln34_reg_590[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'hDB06)) 
    \sext_ln34_reg_590[15]_i_1 
       (.I0(\out_d_0_reg_165_reg_n_5_[0] ),
        .I1(p_1_in),
        .I2(\out_d_0_reg_165_reg_n_5_[3] ),
        .I3(p_2_in),
        .O(\sext_ln34_reg_590[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT4 #(
    .INIT(16'h61AB)) 
    \sext_ln34_reg_590[1]_i_1 
       (.I0(p_1_in),
        .I1(\out_d_0_reg_165_reg_n_5_[0] ),
        .I2(p_2_in),
        .I3(\out_d_0_reg_165_reg_n_5_[3] ),
        .O(\sext_ln34_reg_590[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT4 #(
    .INIT(16'h9AAB)) 
    \sext_ln34_reg_590[2]_i_1 
       (.I0(p_2_in),
        .I1(\out_d_0_reg_165_reg_n_5_[3] ),
        .I2(p_1_in),
        .I3(\out_d_0_reg_165_reg_n_5_[0] ),
        .O(\sext_ln34_reg_590[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT4 #(
    .INIT(16'h93DC)) 
    \sext_ln34_reg_590[3]_i_1 
       (.I0(p_1_in),
        .I1(\out_d_0_reg_165_reg_n_5_[0] ),
        .I2(p_2_in),
        .I3(\out_d_0_reg_165_reg_n_5_[3] ),
        .O(\sext_ln34_reg_590[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT4 #(
    .INIT(16'h1672)) 
    \sext_ln34_reg_590[4]_i_1 
       (.I0(p_1_in),
        .I1(\out_d_0_reg_165_reg_n_5_[0] ),
        .I2(\out_d_0_reg_165_reg_n_5_[3] ),
        .I3(p_2_in),
        .O(\sext_ln34_reg_590[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT4 #(
    .INIT(16'hE71E)) 
    \sext_ln34_reg_590[5]_i_1 
       (.I0(\out_d_0_reg_165_reg_n_5_[3] ),
        .I1(p_1_in),
        .I2(\out_d_0_reg_165_reg_n_5_[0] ),
        .I3(p_2_in),
        .O(\sext_ln34_reg_590[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT4 #(
    .INIT(16'h3D0C)) 
    \sext_ln34_reg_590[6]_i_1 
       (.I0(\out_d_0_reg_165_reg_n_5_[3] ),
        .I1(\out_d_0_reg_165_reg_n_5_[0] ),
        .I2(p_1_in),
        .I3(p_2_in),
        .O(\sext_ln34_reg_590[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT4 #(
    .INIT(16'hD53C)) 
    \sext_ln34_reg_590[7]_i_1 
       (.I0(\out_d_0_reg_165_reg_n_5_[3] ),
        .I1(p_1_in),
        .I2(\out_d_0_reg_165_reg_n_5_[0] ),
        .I3(p_2_in),
        .O(\sext_ln34_reg_590[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT4 #(
    .INIT(16'h460A)) 
    \sext_ln34_reg_590[8]_i_1 
       (.I0(\out_d_0_reg_165_reg_n_5_[0] ),
        .I1(p_1_in),
        .I2(p_2_in),
        .I3(\out_d_0_reg_165_reg_n_5_[3] ),
        .O(\sext_ln34_reg_590[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'h23)) 
    \sext_ln34_reg_590[9]_i_1 
       (.I0(p_1_in),
        .I1(\out_d_0_reg_165_reg_n_5_[3] ),
        .I2(p_2_in),
        .O(\sext_ln34_reg_590[9]_i_1_n_5 ));
  FDRE \sext_ln34_reg_590_reg[0] 
       (.C(ap_clk),
        .CE(network_mul_32s_16s_32_5_1_U21_n_5),
        .D(\sext_ln34_reg_590[0]_i_1_n_5 ),
        .Q(sext_ln34_reg_590[0]),
        .R(1'b0));
  FDRE \sext_ln34_reg_590_reg[10] 
       (.C(ap_clk),
        .CE(network_mul_32s_16s_32_5_1_U21_n_5),
        .D(\sext_ln34_reg_590[10]_i_1_n_5 ),
        .Q(sext_ln34_reg_590[10]),
        .R(1'b0));
  FDRE \sext_ln34_reg_590_reg[11] 
       (.C(ap_clk),
        .CE(network_mul_32s_16s_32_5_1_U21_n_5),
        .D(\sext_ln34_reg_590[11]_i_1_n_5 ),
        .Q(sext_ln34_reg_590[11]),
        .R(1'b0));
  FDRE \sext_ln34_reg_590_reg[15] 
       (.C(ap_clk),
        .CE(network_mul_32s_16s_32_5_1_U21_n_5),
        .D(\sext_ln34_reg_590[15]_i_1_n_5 ),
        .Q(sext_ln34_reg_590[15]),
        .R(1'b0));
  FDRE \sext_ln34_reg_590_reg[1] 
       (.C(ap_clk),
        .CE(network_mul_32s_16s_32_5_1_U21_n_5),
        .D(\sext_ln34_reg_590[1]_i_1_n_5 ),
        .Q(sext_ln34_reg_590[1]),
        .R(1'b0));
  FDRE \sext_ln34_reg_590_reg[2] 
       (.C(ap_clk),
        .CE(network_mul_32s_16s_32_5_1_U21_n_5),
        .D(\sext_ln34_reg_590[2]_i_1_n_5 ),
        .Q(sext_ln34_reg_590[2]),
        .R(1'b0));
  FDRE \sext_ln34_reg_590_reg[3] 
       (.C(ap_clk),
        .CE(network_mul_32s_16s_32_5_1_U21_n_5),
        .D(\sext_ln34_reg_590[3]_i_1_n_5 ),
        .Q(sext_ln34_reg_590[3]),
        .R(1'b0));
  FDRE \sext_ln34_reg_590_reg[4] 
       (.C(ap_clk),
        .CE(network_mul_32s_16s_32_5_1_U21_n_5),
        .D(\sext_ln34_reg_590[4]_i_1_n_5 ),
        .Q(sext_ln34_reg_590[4]),
        .R(1'b0));
  FDRE \sext_ln34_reg_590_reg[5] 
       (.C(ap_clk),
        .CE(network_mul_32s_16s_32_5_1_U21_n_5),
        .D(\sext_ln34_reg_590[5]_i_1_n_5 ),
        .Q(sext_ln34_reg_590[5]),
        .R(1'b0));
  FDRE \sext_ln34_reg_590_reg[6] 
       (.C(ap_clk),
        .CE(network_mul_32s_16s_32_5_1_U21_n_5),
        .D(\sext_ln34_reg_590[6]_i_1_n_5 ),
        .Q(sext_ln34_reg_590[6]),
        .R(1'b0));
  FDRE \sext_ln34_reg_590_reg[7] 
       (.C(ap_clk),
        .CE(network_mul_32s_16s_32_5_1_U21_n_5),
        .D(\sext_ln34_reg_590[7]_i_1_n_5 ),
        .Q(sext_ln34_reg_590[7]),
        .R(1'b0));
  FDRE \sext_ln34_reg_590_reg[8] 
       (.C(ap_clk),
        .CE(network_mul_32s_16s_32_5_1_U21_n_5),
        .D(\sext_ln34_reg_590[8]_i_1_n_5 ),
        .Q(sext_ln34_reg_590[8]),
        .R(1'b0));
  FDRE \sext_ln34_reg_590_reg[9] 
       (.C(ap_clk),
        .CE(network_mul_32s_16s_32_5_1_U21_n_5),
        .D(\sext_ln34_reg_590[9]_i_1_n_5 ),
        .Q(sext_ln34_reg_590[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln39_reg_595[3]_i_1 
       (.I0(zext_ln39_2_fu_367_p1[5]),
        .I1(zext_ln39_2_fu_367_p1[6]),
        .O(out_h_fu_401_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \sub_ln39_reg_595[4]_i_1 
       (.I0(zext_ln39_2_fu_367_p1[6]),
        .I1(zext_ln39_2_fu_367_p1[5]),
        .I2(zext_ln39_2_fu_367_p1[7]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT4 #(
    .INIT(16'hF10E)) 
    \sub_ln39_reg_595[5]_i_1 
       (.I0(zext_ln39_2_fu_367_p1[6]),
        .I1(zext_ln39_2_fu_367_p1[7]),
        .I2(zext_ln39_2_fu_367_p1[5]),
        .I3(zext_ln39_2_fu_367_p1[8]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT5 #(
    .INIT(32'hB4B54B4A)) 
    \sub_ln39_reg_595[6]_i_1 
       (.I0(zext_ln39_2_fu_367_p1[8]),
        .I1(zext_ln39_2_fu_367_p1[5]),
        .I2(zext_ln39_2_fu_367_p1[6]),
        .I3(zext_ln39_2_fu_367_p1[7]),
        .I4(zext_ln39_2_fu_367_p1[9]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT5 #(
    .INIT(32'h71508EAE)) 
    \sub_ln39_reg_595[7]_i_1 
       (.I0(zext_ln39_2_fu_367_p1[9]),
        .I1(zext_ln39_2_fu_367_p1[8]),
        .I2(zext_ln39_2_fu_367_p1[6]),
        .I3(zext_ln39_2_fu_367_p1[5]),
        .I4(zext_ln39_2_fu_367_p1[7]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT5 #(
    .INIT(32'h8999A8A8)) 
    \sub_ln39_reg_595[8]_i_1 
       (.I0(zext_ln39_2_fu_367_p1[8]),
        .I1(zext_ln39_2_fu_367_p1[7]),
        .I2(zext_ln39_2_fu_367_p1[6]),
        .I3(zext_ln39_2_fu_367_p1[5]),
        .I4(zext_ln39_2_fu_367_p1[9]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT5 #(
    .INIT(32'hFFF80000)) 
    \sub_ln39_reg_595[9]_i_1 
       (.I0(zext_ln39_2_fu_367_p1[5]),
        .I1(zext_ln39_2_fu_367_p1[6]),
        .I2(zext_ln39_2_fu_367_p1[7]),
        .I3(zext_ln39_2_fu_367_p1[8]),
        .I4(zext_ln39_2_fu_367_p1[9]),
        .O(p_0_in[7]));
  FDRE \sub_ln39_reg_595_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(zext_ln39_2_fu_367_p1[5]),
        .Q(\sub_ln39_reg_595_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \sub_ln39_reg_595_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_fu_401_p2[1]),
        .Q(\sub_ln39_reg_595_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \sub_ln39_reg_595_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[2]),
        .Q(\sub_ln39_reg_595_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \sub_ln39_reg_595_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[3]),
        .Q(\sub_ln39_reg_595_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \sub_ln39_reg_595_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[4]),
        .Q(\sub_ln39_reg_595_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \sub_ln39_reg_595_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[5]),
        .Q(\sub_ln39_reg_595_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \sub_ln39_reg_595_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[6]),
        .Q(\sub_ln39_reg_595_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \sub_ln39_reg_595_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[7]),
        .Q(\sub_ln39_reg_595_reg_n_5_[9] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln_reg_655[17]_i_1 
       (.I0(in_d_0_reg_231_pp0_iter5_reg),
        .O(\trunc_ln_reg_655[17]_i_1_n_5 ));
  FDRE \trunc_ln_reg_655_reg[0] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_655[17]_i_1_n_5 ),
        .D(dout[0]),
        .Q(trunc_ln_reg_655[0]),
        .R(1'b0));
  FDRE \trunc_ln_reg_655_reg[10] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_655[17]_i_1_n_5 ),
        .D(dout[10]),
        .Q(trunc_ln_reg_655[10]),
        .R(1'b0));
  FDRE \trunc_ln_reg_655_reg[11] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_655[17]_i_1_n_5 ),
        .D(dout[11]),
        .Q(trunc_ln_reg_655[11]),
        .R(1'b0));
  FDRE \trunc_ln_reg_655_reg[12] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_655[17]_i_1_n_5 ),
        .D(dout[12]),
        .Q(trunc_ln_reg_655[12]),
        .R(1'b0));
  FDRE \trunc_ln_reg_655_reg[13] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_655[17]_i_1_n_5 ),
        .D(dout[13]),
        .Q(trunc_ln_reg_655[13]),
        .R(1'b0));
  FDRE \trunc_ln_reg_655_reg[14] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_655[17]_i_1_n_5 ),
        .D(dout[14]),
        .Q(trunc_ln_reg_655[14]),
        .R(1'b0));
  FDRE \trunc_ln_reg_655_reg[15] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_655[17]_i_1_n_5 ),
        .D(dout[15]),
        .Q(trunc_ln_reg_655[15]),
        .R(1'b0));
  FDRE \trunc_ln_reg_655_reg[16] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_655[17]_i_1_n_5 ),
        .D(dout[16]),
        .Q(trunc_ln_reg_655[16]),
        .R(1'b0));
  FDRE \trunc_ln_reg_655_reg[17] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_655[17]_i_1_n_5 ),
        .D(dout[17]),
        .Q(trunc_ln_reg_655[17]),
        .R(1'b0));
  FDRE \trunc_ln_reg_655_reg[1] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_655[17]_i_1_n_5 ),
        .D(dout[1]),
        .Q(trunc_ln_reg_655[1]),
        .R(1'b0));
  FDRE \trunc_ln_reg_655_reg[2] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_655[17]_i_1_n_5 ),
        .D(dout[2]),
        .Q(trunc_ln_reg_655[2]),
        .R(1'b0));
  FDRE \trunc_ln_reg_655_reg[3] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_655[17]_i_1_n_5 ),
        .D(dout[3]),
        .Q(trunc_ln_reg_655[3]),
        .R(1'b0));
  FDRE \trunc_ln_reg_655_reg[4] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_655[17]_i_1_n_5 ),
        .D(dout[4]),
        .Q(trunc_ln_reg_655[4]),
        .R(1'b0));
  FDRE \trunc_ln_reg_655_reg[5] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_655[17]_i_1_n_5 ),
        .D(dout[5]),
        .Q(trunc_ln_reg_655[5]),
        .R(1'b0));
  FDRE \trunc_ln_reg_655_reg[6] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_655[17]_i_1_n_5 ),
        .D(dout[6]),
        .Q(trunc_ln_reg_655[6]),
        .R(1'b0));
  FDRE \trunc_ln_reg_655_reg[7] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_655[17]_i_1_n_5 ),
        .D(dout[7]),
        .Q(trunc_ln_reg_655[7]),
        .R(1'b0));
  FDRE \trunc_ln_reg_655_reg[8] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_655[17]_i_1_n_5 ),
        .D(dout[8]),
        .Q(trunc_ln_reg_655[8]),
        .R(1'b0));
  FDRE \trunc_ln_reg_655_reg[9] 
       (.C(ap_clk),
        .CE(\trunc_ln_reg_655[17]_i_1_n_5 ),
        .D(dout[9]),
        .Q(trunc_ln_reg_655[9]),
        .R(1'b0));
  FDRE \zext_ln24_reg_572_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_176[10]),
        .Q(zext_ln24_reg_572_reg[10]),
        .R(1'b0));
  FDRE \zext_ln24_reg_572_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_176[11]),
        .Q(zext_ln24_reg_572_reg[11]),
        .R(1'b0));
  FDRE \zext_ln24_reg_572_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_176[12]),
        .Q(zext_ln24_reg_572_reg[12]),
        .R(1'b0));
  FDRE \zext_ln24_reg_572_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_176[13]),
        .Q(zext_ln24_reg_572_reg[13]),
        .R(1'b0));
  FDRE \zext_ln24_reg_572_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_176[3]),
        .Q(zext_ln24_reg_572_reg[3]),
        .R(1'b0));
  FDRE \zext_ln24_reg_572_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_176[4]),
        .Q(zext_ln24_reg_572_reg[4]),
        .R(1'b0));
  FDRE \zext_ln24_reg_572_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_176[5]),
        .Q(zext_ln24_reg_572_reg[5]),
        .R(1'b0));
  FDRE \zext_ln24_reg_572_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_176[6]),
        .Q(zext_ln24_reg_572_reg[6]),
        .R(1'b0));
  FDRE \zext_ln24_reg_572_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_176[7]),
        .Q(zext_ln24_reg_572_reg[7]),
        .R(1'b0));
  FDRE \zext_ln24_reg_572_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_176[8]),
        .Q(zext_ln24_reg_572_reg[8]),
        .R(1'b0));
  FDRE \zext_ln24_reg_572_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_176[9]),
        .Q(zext_ln24_reg_572_reg[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_1
   (ap_rst_n_inv,
    ap_enable_reg_pp1_iter7_reg_r_0,
    ap_enable_reg_pp1_iter9_reg_r_0,
    D,
    \ap_CS_fsm_reg[15] ,
    output_r_ce0,
    \buffer_reg_1683_reg[15]_0 ,
    \buffer_reg_1683_reg[22]_0 ,
    \buffer_reg_1683_reg[13]_0 ,
    \buffer_reg_1683_reg[11]_0 ,
    \buffer_reg_1683_reg[5]_0 ,
    \buffer_reg_1683_reg[3]_0 ,
    \ap_CS_fsm_reg[39] ,
    \add_ln48_reg_1563_pp0_iter2_reg_reg[13] ,
    add_ln39_1_reg_1639_reg_0,
    add_ln39_1_reg_1639_reg_1,
    \add_ln47_1_reg_1690_reg[10]_0 ,
    \add_ln47_1_reg_1690_reg[11]_0 ,
    \add_ln47_1_reg_1690_reg[9]_0 ,
    \ap_CS_fsm_reg[15]_0 ,
    ap_enable_reg_pp1_iter3_reg_0,
    \ap_CS_fsm_reg[15]_1 ,
    \ap_CS_fsm_reg[14] ,
    ap_clk,
    Q,
    grp_pointwise_conv2d_fix_1_fu_482_ap_start_reg,
    ram_reg_7,
    ram_reg_6,
    ram_reg_5,
    ram_reg_2,
    ram_reg_1,
    ap_rst_n,
    ram_reg_0,
    input_r_address0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_i_25__0,
    output_r_address0,
    ram_reg_0_i_25__0_0,
    ram_reg_0_i_25__0_1,
    ram_reg_0_2,
    ram_reg_0_i_92__0_0,
    ram_reg_0_3,
    ram_reg_0_4,
    input_r_ce0,
    ram_reg_0_i_23,
    input_r_q0);
  output ap_rst_n_inv;
  output ap_enable_reg_pp1_iter7_reg_r_0;
  output ap_enable_reg_pp1_iter9_reg_r_0;
  output [1:0]D;
  output \ap_CS_fsm_reg[15] ;
  output output_r_ce0;
  output \buffer_reg_1683_reg[15]_0 ;
  output [11:0]\buffer_reg_1683_reg[22]_0 ;
  output \buffer_reg_1683_reg[13]_0 ;
  output \buffer_reg_1683_reg[11]_0 ;
  output \buffer_reg_1683_reg[5]_0 ;
  output \buffer_reg_1683_reg[3]_0 ;
  output \ap_CS_fsm_reg[39] ;
  output \add_ln48_reg_1563_pp0_iter2_reg_reg[13] ;
  output [9:0]add_ln39_1_reg_1639_reg_0;
  output add_ln39_1_reg_1639_reg_1;
  output \add_ln47_1_reg_1690_reg[10]_0 ;
  output [8:0]\add_ln47_1_reg_1690_reg[11]_0 ;
  output \add_ln47_1_reg_1690_reg[9]_0 ;
  output \ap_CS_fsm_reg[15]_0 ;
  output ap_enable_reg_pp1_iter3_reg_0;
  output \ap_CS_fsm_reg[15]_1 ;
  output \ap_CS_fsm_reg[14] ;
  input ap_clk;
  input [5:0]Q;
  input grp_pointwise_conv2d_fix_1_fu_482_ap_start_reg;
  input ram_reg_7;
  input ram_reg_6;
  input ram_reg_5;
  input ram_reg_2;
  input ram_reg_1;
  input ap_rst_n;
  input ram_reg_0;
  input [0:0]input_r_address0;
  input ram_reg_0_0;
  input [0:0]ram_reg_0_1;
  input ram_reg_0_i_25__0;
  input [1:0]output_r_address0;
  input ram_reg_0_i_25__0_0;
  input [0:0]ram_reg_0_i_25__0_1;
  input [1:0]ram_reg_0_2;
  input [2:0]ram_reg_0_i_92__0_0;
  input [2:0]ram_reg_0_3;
  input [1:0]ram_reg_0_4;
  input input_r_ce0;
  input ram_reg_0_i_23;
  input [15:0]input_r_q0;

  wire [1:0]D;
  wire [5:0]Q;
  wire [10:2]add_ln24_fu_580_p2;
  wire [10:2]add_ln24_reg_1516;
  wire \add_ln24_reg_1516[10]_i_2_n_5 ;
  wire \add_ln24_reg_1516[6]_i_1_n_5 ;
  wire \add_ln24_reg_1516[7]_i_1_n_5 ;
  wire [6:4]add_ln28_fu_652_p2;
  wire [6:4]add_ln28_reg_1551;
  wire add_ln28_reg_15510;
  wire \add_ln28_reg_1551[6]_i_3_n_5 ;
  wire \add_ln28_reg_1551_reg[6]_i_2_n_7 ;
  wire \add_ln28_reg_1551_reg[6]_i_2_n_8 ;
  wire [9:0]add_ln39_1_reg_1639_reg_0;
  wire add_ln39_1_reg_1639_reg_1;
  wire add_ln39_1_reg_1639_reg_i_16_n_5;
  wire add_ln39_1_reg_1639_reg_i_1_n_5;
  wire [8:1]add_ln39_8_fu_1181_p2;
  wire [8:0]add_ln39_8_reg_1629;
  wire add_ln39_8_reg_16290;
  wire \add_ln39_8_reg_1629[4]_i_3_n_5 ;
  wire \add_ln39_8_reg_1629[4]_i_4_n_5 ;
  wire \add_ln39_8_reg_1629[4]_i_5_n_5 ;
  wire \add_ln39_8_reg_1629[4]_i_6_n_5 ;
  wire \add_ln39_8_reg_1629[8]_i_2_n_5 ;
  wire \add_ln39_8_reg_1629[8]_i_3_n_5 ;
  wire \add_ln39_8_reg_1629[8]_i_4_n_5 ;
  wire \add_ln39_8_reg_1629_reg[4]_i_1_n_5 ;
  wire \add_ln39_8_reg_1629_reg[4]_i_1_n_6 ;
  wire \add_ln39_8_reg_1629_reg[4]_i_1_n_7 ;
  wire \add_ln39_8_reg_1629_reg[4]_i_1_n_8 ;
  wire \add_ln39_8_reg_1629_reg[8]_i_1_n_7 ;
  wire \add_ln39_8_reg_1629_reg[8]_i_1_n_8 ;
  wire [8:2]add_ln39_fu_1116_p2;
  wire [8:0]add_ln39_reg_1601;
  wire add_ln39_reg_16010;
  wire \add_ln39_reg_1601[1]_i_1_n_5 ;
  wire \add_ln39_reg_1601[4]_i_2_n_5 ;
  wire \add_ln39_reg_1601[4]_i_3_n_5 ;
  wire \add_ln39_reg_1601[4]_i_4_n_5 ;
  wire \add_ln39_reg_1601_reg[4]_i_1_n_5 ;
  wire \add_ln39_reg_1601_reg[4]_i_1_n_6 ;
  wire \add_ln39_reg_1601_reg[4]_i_1_n_7 ;
  wire \add_ln39_reg_1601_reg[4]_i_1_n_8 ;
  wire \add_ln39_reg_1601_reg[8]_i_2_n_7 ;
  wire \add_ln39_reg_1601_reg[8]_i_2_n_8 ;
  wire [11:0]add_ln47_1_fu_1363_p2;
  wire \add_ln47_1_reg_1690[11]_i_2_n_5 ;
  wire \add_ln47_1_reg_1690[11]_i_3_n_5 ;
  wire \add_ln47_1_reg_1690[11]_i_4_n_5 ;
  wire \add_ln47_1_reg_1690[11]_i_5_n_5 ;
  wire \add_ln47_1_reg_1690[11]_i_6_n_5 ;
  wire \add_ln47_1_reg_1690[3]_i_2_n_5 ;
  wire \add_ln47_1_reg_1690[3]_i_3_n_5 ;
  wire \add_ln47_1_reg_1690[3]_i_4_n_5 ;
  wire \add_ln47_1_reg_1690[3]_i_5_n_5 ;
  wire \add_ln47_1_reg_1690[7]_i_2_n_5 ;
  wire \add_ln47_1_reg_1690[7]_i_3_n_5 ;
  wire \add_ln47_1_reg_1690[7]_i_4_n_5 ;
  wire \add_ln47_1_reg_1690[7]_i_5_n_5 ;
  wire \add_ln47_1_reg_1690_reg[10]_0 ;
  wire [8:0]\add_ln47_1_reg_1690_reg[11]_0 ;
  wire \add_ln47_1_reg_1690_reg[11]_i_1_n_6 ;
  wire \add_ln47_1_reg_1690_reg[11]_i_1_n_7 ;
  wire \add_ln47_1_reg_1690_reg[11]_i_1_n_8 ;
  wire \add_ln47_1_reg_1690_reg[3]_i_1_n_5 ;
  wire \add_ln47_1_reg_1690_reg[3]_i_1_n_6 ;
  wire \add_ln47_1_reg_1690_reg[3]_i_1_n_7 ;
  wire \add_ln47_1_reg_1690_reg[3]_i_1_n_8 ;
  wire \add_ln47_1_reg_1690_reg[7]_i_1_n_5 ;
  wire \add_ln47_1_reg_1690_reg[7]_i_1_n_6 ;
  wire \add_ln47_1_reg_1690_reg[7]_i_1_n_7 ;
  wire \add_ln47_1_reg_1690_reg[7]_i_1_n_8 ;
  wire \add_ln47_1_reg_1690_reg[9]_0 ;
  wire [8:1]add_ln47_fu_1223_p2;
  wire [8:0]add_ln47_reg_1653;
  wire \add_ln47_reg_1653[4]_i_2_n_5 ;
  wire \add_ln47_reg_1653[4]_i_3_n_5 ;
  wire \add_ln47_reg_1653[4]_i_4_n_5 ;
  wire \add_ln47_reg_1653_pp1_iter8_reg_reg[0]_srl6_n_5 ;
  wire \add_ln47_reg_1653_pp1_iter8_reg_reg[1]_srl6_n_5 ;
  wire \add_ln47_reg_1653_pp1_iter8_reg_reg[2]_srl6_n_5 ;
  wire \add_ln47_reg_1653_pp1_iter8_reg_reg[3]_srl6_n_5 ;
  wire \add_ln47_reg_1653_pp1_iter8_reg_reg[4]_srl6_n_5 ;
  wire \add_ln47_reg_1653_pp1_iter8_reg_reg[5]_srl6_n_5 ;
  wire \add_ln47_reg_1653_pp1_iter8_reg_reg[6]_srl6_n_5 ;
  wire \add_ln47_reg_1653_pp1_iter8_reg_reg[7]_srl6_n_5 ;
  wire \add_ln47_reg_1653_pp1_iter8_reg_reg[8]_srl6_n_5 ;
  wire [8:0]add_ln47_reg_1653_pp1_iter9_reg;
  wire \add_ln47_reg_1653_reg[4]_i_1_n_5 ;
  wire \add_ln47_reg_1653_reg[4]_i_1_n_6 ;
  wire \add_ln47_reg_1653_reg[4]_i_1_n_7 ;
  wire \add_ln47_reg_1653_reg[4]_i_1_n_8 ;
  wire \add_ln47_reg_1653_reg[8]_i_2_n_7 ;
  wire \add_ln47_reg_1653_reg[8]_i_2_n_8 ;
  wire \add_ln48_reg_1563_pp0_iter2_reg_reg[13] ;
  wire and_ln32_reg_1611;
  wire \and_ln32_reg_1611_pp1_iter8_reg_reg[0]_srl7_n_5 ;
  wire and_ln32_reg_1611_pp1_iter9_reg;
  wire \ap_CS_fsm[3]_i_2_n_5 ;
  wire \ap_CS_fsm[4]_i_2_n_5 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp1_stage0;
  wire \ap_CS_fsm_reg[14] ;
  wire \ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[15]_0 ;
  wire \ap_CS_fsm_reg[15]_1 ;
  wire \ap_CS_fsm_reg[39] ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state5;
  wire [5:1]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1__2_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_5;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1_n_5;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter10;
  wire ap_enable_reg_pp1_iter2_i_1_n_5;
  wire ap_enable_reg_pp1_iter3_reg_0;
  wire ap_enable_reg_pp1_iter4_reg_r_n_5;
  wire ap_enable_reg_pp1_iter5_reg_r_n_5;
  wire ap_enable_reg_pp1_iter6_reg_r_n_5;
  wire ap_enable_reg_pp1_iter7_reg_r_0;
  wire ap_enable_reg_pp1_iter8_reg_r_n_5;
  wire ap_enable_reg_pp1_iter8_reg_srl5___grp_pointwise_conv2d_fix_1_fu_482_ap_enable_reg_pp1_iter8_reg_r_n_5;
  wire ap_enable_reg_pp1_iter9_reg_gate_n_5;
  wire ap_enable_reg_pp1_iter9_reg_grp_pointwise_conv2d_fix_1_fu_482_ap_enable_reg_pp1_iter9_reg_r_n_5;
  wire ap_enable_reg_pp1_iter9_reg_r_0;
  wire [4:0]ap_phi_mux_in_d_0_phi_fu_569_p4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [22:0]buffer_0_reg_555;
  wire \buffer_0_reg_555[0]_i_1_n_5 ;
  wire \buffer_0_reg_555[10]_i_1_n_5 ;
  wire \buffer_0_reg_555[11]_i_1_n_5 ;
  wire \buffer_0_reg_555[12]_i_1_n_5 ;
  wire \buffer_0_reg_555[13]_i_1_n_5 ;
  wire \buffer_0_reg_555[14]_i_1_n_5 ;
  wire \buffer_0_reg_555[15]_i_1_n_5 ;
  wire \buffer_0_reg_555[16]_i_1_n_5 ;
  wire \buffer_0_reg_555[17]_i_1_n_5 ;
  wire \buffer_0_reg_555[18]_i_1_n_5 ;
  wire \buffer_0_reg_555[19]_i_1_n_5 ;
  wire \buffer_0_reg_555[1]_i_1_n_5 ;
  wire \buffer_0_reg_555[20]_i_1_n_5 ;
  wire \buffer_0_reg_555[21]_i_1_n_5 ;
  wire \buffer_0_reg_555[22]_i_1_n_5 ;
  wire \buffer_0_reg_555[2]_i_1_n_5 ;
  wire \buffer_0_reg_555[3]_i_1_n_5 ;
  wire \buffer_0_reg_555[4]_i_1_n_5 ;
  wire \buffer_0_reg_555[5]_i_1_n_5 ;
  wire \buffer_0_reg_555[6]_i_1_n_5 ;
  wire \buffer_0_reg_555[7]_i_1_n_5 ;
  wire \buffer_0_reg_555[8]_i_1_n_5 ;
  wire \buffer_0_reg_555[9]_i_1_n_5 ;
  wire [22:0]buffer_fu_1354_p2;
  wire [21:3]buffer_reg_1683;
  wire buffer_reg_16830;
  wire \buffer_reg_1683[11]_i_2_n_5 ;
  wire \buffer_reg_1683[11]_i_3_n_5 ;
  wire \buffer_reg_1683[11]_i_4_n_5 ;
  wire \buffer_reg_1683[11]_i_5_n_5 ;
  wire \buffer_reg_1683[15]_i_2_n_5 ;
  wire \buffer_reg_1683[15]_i_3_n_5 ;
  wire \buffer_reg_1683[15]_i_4_n_5 ;
  wire \buffer_reg_1683[15]_i_5_n_5 ;
  wire \buffer_reg_1683[19]_i_3_n_5 ;
  wire \buffer_reg_1683[19]_i_4_n_5 ;
  wire \buffer_reg_1683[19]_i_5_n_5 ;
  wire \buffer_reg_1683[19]_i_6_n_5 ;
  wire \buffer_reg_1683[19]_i_7_n_5 ;
  wire \buffer_reg_1683[22]_i_10_n_5 ;
  wire \buffer_reg_1683[22]_i_5_n_5 ;
  wire \buffer_reg_1683[22]_i_6_n_5 ;
  wire \buffer_reg_1683[22]_i_7_n_5 ;
  wire \buffer_reg_1683[22]_i_8_n_5 ;
  wire \buffer_reg_1683[22]_i_9_n_5 ;
  wire \buffer_reg_1683[3]_i_2_n_5 ;
  wire \buffer_reg_1683[3]_i_3_n_5 ;
  wire \buffer_reg_1683[3]_i_4_n_5 ;
  wire \buffer_reg_1683[3]_i_5_n_5 ;
  wire \buffer_reg_1683[7]_i_2_n_5 ;
  wire \buffer_reg_1683[7]_i_3_n_5 ;
  wire \buffer_reg_1683[7]_i_4_n_5 ;
  wire \buffer_reg_1683[7]_i_5_n_5 ;
  wire \buffer_reg_1683_reg[11]_0 ;
  wire \buffer_reg_1683_reg[11]_i_1_n_5 ;
  wire \buffer_reg_1683_reg[11]_i_1_n_6 ;
  wire \buffer_reg_1683_reg[11]_i_1_n_7 ;
  wire \buffer_reg_1683_reg[11]_i_1_n_8 ;
  wire \buffer_reg_1683_reg[13]_0 ;
  wire \buffer_reg_1683_reg[15]_0 ;
  wire \buffer_reg_1683_reg[15]_i_1_n_5 ;
  wire \buffer_reg_1683_reg[15]_i_1_n_6 ;
  wire \buffer_reg_1683_reg[15]_i_1_n_7 ;
  wire \buffer_reg_1683_reg[15]_i_1_n_8 ;
  wire \buffer_reg_1683_reg[19]_i_1_n_5 ;
  wire \buffer_reg_1683_reg[19]_i_1_n_6 ;
  wire \buffer_reg_1683_reg[19]_i_1_n_7 ;
  wire \buffer_reg_1683_reg[19]_i_1_n_8 ;
  wire [11:0]\buffer_reg_1683_reg[22]_0 ;
  wire \buffer_reg_1683_reg[22]_i_2_n_7 ;
  wire \buffer_reg_1683_reg[22]_i_2_n_8 ;
  wire \buffer_reg_1683_reg[3]_0 ;
  wire \buffer_reg_1683_reg[3]_i_1_n_5 ;
  wire \buffer_reg_1683_reg[3]_i_1_n_6 ;
  wire \buffer_reg_1683_reg[3]_i_1_n_7 ;
  wire \buffer_reg_1683_reg[3]_i_1_n_8 ;
  wire \buffer_reg_1683_reg[5]_0 ;
  wire \buffer_reg_1683_reg[7]_i_1_n_5 ;
  wire \buffer_reg_1683_reg[7]_i_1_n_6 ;
  wire \buffer_reg_1683_reg[7]_i_1_n_7 ;
  wire \buffer_reg_1683_reg[7]_i_1_n_8 ;
  wire grp_pointwise_conv2d_fix_1_fu_482_ap_done;
  wire grp_pointwise_conv2d_fix_1_fu_482_ap_ready;
  wire grp_pointwise_conv2d_fix_1_fu_482_ap_start_reg;
  wire [13:5]grp_pointwise_conv2d_fix_1_fu_482_input_r_address0;
  wire grp_pointwise_conv2d_fix_1_fu_482_input_r_ce0;
  wire [10:1]grp_pointwise_conv2d_fix_1_fu_482_output_r_address0;
  wire i_0_reg_500;
  wire i_0_reg_5000;
  wire [3:0]i_0_reg_500_reg;
  wire [4:4]i_0_reg_500_reg__0;
  wire [4:0]i_fu_642_p2;
  wire icmp_ln31_fu_1036_p2;
  wire icmp_ln31_reg_1566;
  wire \icmp_ln31_reg_1566[0]_i_2_n_5 ;
  wire \icmp_ln31_reg_1566[0]_i_3_n_5 ;
  wire icmp_ln31_reg_1566_pp1_iter10_reg;
  wire icmp_ln31_reg_1566_pp1_iter2_reg;
  wire icmp_ln31_reg_1566_pp1_iter3_reg;
  wire \icmp_ln31_reg_1566_pp1_iter7_reg_reg[0]_srl4_n_5 ;
  wire icmp_ln31_reg_1566_pp1_iter8_reg;
  wire icmp_ln31_reg_1566_pp1_iter9_reg;
  wire icmp_ln33_fu_1054_p2;
  wire icmp_ln33_reg_1575;
  wire icmp_ln33_reg_15750;
  wire \icmp_ln33_reg_1575[0]_i_2_n_5 ;
  wire icmp_ln33_reg_1575_pp1_iter1_reg;
  wire \icmp_ln33_reg_1575_pp1_iter8_reg_reg[0]_srl7_n_5 ;
  wire icmp_ln33_reg_1575_pp1_iter9_reg;
  wire icmp_ln36_4_fu_1217_p2;
  wire icmp_ln36_4_reg_1649;
  wire \icmp_ln36_4_reg_1649[0]_i_1_n_5 ;
  wire icmp_ln36_4_reg_1649_pp1_iter10_reg;
  wire \icmp_ln36_4_reg_1649_pp1_iter8_reg_reg[0]_srl6_n_5 ;
  wire icmp_ln36_4_reg_1649_pp1_iter9_reg;
  wire [4:0]in_d_0_reg_565;
  wire \in_d_0_reg_565[4]_i_2_n_5 ;
  wire indvar_flatten18_reg_5110;
  wire \indvar_flatten18_reg_511[0]_i_3_n_5 ;
  wire [11:0]indvar_flatten18_reg_511_reg;
  wire \indvar_flatten18_reg_511_reg[0]_i_2_n_10 ;
  wire \indvar_flatten18_reg_511_reg[0]_i_2_n_11 ;
  wire \indvar_flatten18_reg_511_reg[0]_i_2_n_12 ;
  wire \indvar_flatten18_reg_511_reg[0]_i_2_n_5 ;
  wire \indvar_flatten18_reg_511_reg[0]_i_2_n_6 ;
  wire \indvar_flatten18_reg_511_reg[0]_i_2_n_7 ;
  wire \indvar_flatten18_reg_511_reg[0]_i_2_n_8 ;
  wire \indvar_flatten18_reg_511_reg[0]_i_2_n_9 ;
  wire \indvar_flatten18_reg_511_reg[4]_i_1_n_10 ;
  wire \indvar_flatten18_reg_511_reg[4]_i_1_n_11 ;
  wire \indvar_flatten18_reg_511_reg[4]_i_1_n_12 ;
  wire \indvar_flatten18_reg_511_reg[4]_i_1_n_5 ;
  wire \indvar_flatten18_reg_511_reg[4]_i_1_n_6 ;
  wire \indvar_flatten18_reg_511_reg[4]_i_1_n_7 ;
  wire \indvar_flatten18_reg_511_reg[4]_i_1_n_8 ;
  wire \indvar_flatten18_reg_511_reg[4]_i_1_n_9 ;
  wire \indvar_flatten18_reg_511_reg[8]_i_1_n_10 ;
  wire \indvar_flatten18_reg_511_reg[8]_i_1_n_11 ;
  wire \indvar_flatten18_reg_511_reg[8]_i_1_n_12 ;
  wire \indvar_flatten18_reg_511_reg[8]_i_1_n_6 ;
  wire \indvar_flatten18_reg_511_reg[8]_i_1_n_7 ;
  wire \indvar_flatten18_reg_511_reg[8]_i_1_n_8 ;
  wire \indvar_flatten18_reg_511_reg[8]_i_1_n_9 ;
  wire \indvar_flatten_reg_533[4]_i_1_n_5 ;
  wire \indvar_flatten_reg_533[5]_i_2_n_5 ;
  wire \indvar_flatten_reg_533[7]_i_2_n_5 ;
  wire \indvar_flatten_reg_533[7]_i_3_n_5 ;
  wire \indvar_flatten_reg_533[8]_i_2_n_5 ;
  wire [8:0]indvar_flatten_reg_533_reg;
  wire [15:0]input_load_reg_1663;
  wire [0:0]input_r_address0;
  wire input_r_ce0;
  wire [15:0]input_r_q0;
  wire [31:0]kernel_buffer_15_016_fu_448;
  wire kernel_buffer_15_016_fu_4480;
  wire \kernel_buffer_15_016_fu_448[0]_i_2_n_5 ;
  wire \kernel_buffer_15_016_fu_448[0]_i_3_n_5 ;
  wire \kernel_buffer_15_016_fu_448[10]_i_2_n_5 ;
  wire \kernel_buffer_15_016_fu_448[10]_i_3_n_5 ;
  wire \kernel_buffer_15_016_fu_448[11]_i_2_n_5 ;
  wire \kernel_buffer_15_016_fu_448[11]_i_3_n_5 ;
  wire \kernel_buffer_15_016_fu_448[12]_i_2_n_5 ;
  wire \kernel_buffer_15_016_fu_448[12]_i_3_n_5 ;
  wire \kernel_buffer_15_016_fu_448[13]_i_2_n_5 ;
  wire \kernel_buffer_15_016_fu_448[13]_i_3_n_5 ;
  wire \kernel_buffer_15_016_fu_448[1]_i_2_n_5 ;
  wire \kernel_buffer_15_016_fu_448[1]_i_3_n_5 ;
  wire \kernel_buffer_15_016_fu_448[2]_i_2_n_5 ;
  wire \kernel_buffer_15_016_fu_448[2]_i_3_n_5 ;
  wire \kernel_buffer_15_016_fu_448[31]_i_3_n_5 ;
  wire \kernel_buffer_15_016_fu_448[31]_i_4_n_5 ;
  wire \kernel_buffer_15_016_fu_448[3]_i_2_n_5 ;
  wire \kernel_buffer_15_016_fu_448[3]_i_3_n_5 ;
  wire \kernel_buffer_15_016_fu_448[4]_i_2_n_5 ;
  wire \kernel_buffer_15_016_fu_448[4]_i_3_n_5 ;
  wire \kernel_buffer_15_016_fu_448[5]_i_2_n_5 ;
  wire \kernel_buffer_15_016_fu_448[5]_i_3_n_5 ;
  wire \kernel_buffer_15_016_fu_448[6]_i_2_n_5 ;
  wire \kernel_buffer_15_016_fu_448[6]_i_3_n_5 ;
  wire \kernel_buffer_15_016_fu_448[7]_i_2_n_5 ;
  wire \kernel_buffer_15_016_fu_448[7]_i_3_n_5 ;
  wire \kernel_buffer_15_016_fu_448[8]_i_2_n_5 ;
  wire \kernel_buffer_15_016_fu_448[8]_i_3_n_5 ;
  wire \kernel_buffer_15_016_fu_448[9]_i_2_n_5 ;
  wire \kernel_buffer_15_016_fu_448[9]_i_3_n_5 ;
  wire [31:0]kernel_buffer_15_45_fu_392;
  wire kernel_buffer_15_45_fu_3920;
  wire [31:0]kernel_buffer_15_46_fu_396;
  wire kernel_buffer_15_46_fu_3960;
  wire [31:0]kernel_buffer_15_47_fu_400;
  wire kernel_buffer_15_47_fu_4000;
  wire [31:0]kernel_buffer_15_48_fu_404;
  wire kernel_buffer_15_48_fu_4040;
  wire [31:0]kernel_buffer_15_49_fu_408;
  wire kernel_buffer_15_49_fu_4080;
  wire [31:0]kernel_buffer_15_50_fu_412;
  wire kernel_buffer_15_50_fu_4120;
  wire [31:0]kernel_buffer_15_51_fu_416;
  wire kernel_buffer_15_51_fu_4160;
  wire [31:0]kernel_buffer_15_52_fu_420;
  wire kernel_buffer_15_52_fu_4200;
  wire [31:0]kernel_buffer_15_53_fu_424;
  wire kernel_buffer_15_53_fu_4240;
  wire [31:0]kernel_buffer_15_54_fu_428;
  wire kernel_buffer_15_54_fu_4280;
  wire [31:0]kernel_buffer_15_55_fu_432;
  wire kernel_buffer_15_55_fu_4320;
  wire [31:0]kernel_buffer_15_56_fu_436;
  wire kernel_buffer_15_56_fu_4360;
  wire [31:0]kernel_buffer_15_57_fu_440;
  wire kernel_buffer_15_57_fu_4400;
  wire [31:0]kernel_buffer_15_58_fu_444;
  wire kernel_buffer_15_58_fu_4440;
  wire [31:0]kernel_buffer_15_fu_388;
  wire kernel_buffer_15_fu_3880;
  wire \mul_ln39_reg_1678[31]_i_1_n_5 ;
  wire [31:14]\network_mul_16s_32s_32_5_1_MulnS_1_U/buff2_reg__0 ;
  wire network_mul_16s_32s_32_5_1_U59_n_5;
  wire [15:0]\network_mux_83_16_1_1_U56/mux_3_0 ;
  wire out_d_0_reg_478;
  wire \out_d_0_reg_478_reg_n_5_[0] ;
  wire \out_d_0_reg_478_reg_n_5_[1] ;
  wire \out_d_0_reg_478_reg_n_5_[2] ;
  wire \out_d_0_reg_478_reg_n_5_[3] ;
  wire [3:0]out_d_fu_592_p2;
  wire [3:0]out_d_reg_1525;
  wire out_h_0_reg_522;
  wire \out_h_0_reg_522[2]_i_1_n_5 ;
  wire [0:0]out_h_0_reg_522_reg;
  wire [3:1]out_h_0_reg_522_reg__0;
  wire [3:3]out_h_fu_1048_p2;
  wire [3:0]out_w_0_reg_544;
  wire \out_w_0_reg_544[0]_i_1_n_5 ;
  wire [1:0]output_r_address0;
  wire output_r_ce0;
  wire [1:0]p_0_in;
  wire p_0_in14_out;
  wire p_1_in;
  wire p_2_in;
  wire [10:2]phi_mul_reg_489;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire [0:0]ram_reg_0_1;
  wire [1:0]ram_reg_0_2;
  wire [2:0]ram_reg_0_3;
  wire [1:0]ram_reg_0_4;
  wire ram_reg_0_i_23;
  wire ram_reg_0_i_25__0;
  wire ram_reg_0_i_25__0_0;
  wire [0:0]ram_reg_0_i_25__0_1;
  wire [2:0]ram_reg_0_i_92__0_0;
  wire ram_reg_0_i_92__0_n_5;
  wire ram_reg_0_i_97__0_n_5;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire [7:1]select_ln32_10_fu_1128_p3;
  wire [6:0]select_ln32_10_reg_1606_reg;
  wire [8:0]select_ln33_fu_1104_p3;
  wire [4:0]select_ln36_10_fu_1161_p3;
  wire [4:0]select_ln36_10_reg_1617;
  wire \select_ln36_10_reg_1617[4]_i_1_n_5 ;
  wire [3:0]select_ln36_11_fu_1173_p3;
  wire [3:0]select_ln36_11_reg_1623;
  wire select_ln36_11_reg_16230;
  wire \select_ln36_11_reg_1623[1]_i_2_n_5 ;
  wire \select_ln36_11_reg_1623[3]_i_4_n_5 ;
  wire \select_ln36_11_reg_1623[3]_i_5_n_5 ;
  wire [8:0]select_ln36_12_fu_1199_p3;
  wire [20:18]select_ln36_fu_1335_p3;
  wire [15:0]sext_ln34_reg_1530;
  wire \sext_ln34_reg_1530[4]_i_1_n_5 ;
  wire \sext_ln34_reg_1530[5]_i_1_n_5 ;
  wire \sext_ln34_reg_1530[9]_i_1_n_5 ;
  wire [17:0]sext_ln39_4_fu_1350_p1;
  wire [6:4]shl_ln_reg_1537;
  wire [7:2]sub_ln39_4_fu_1084_p2;
  wire \sub_ln39_4_reg_1585[1]_i_1_n_5 ;
  wire [6:0]sub_ln39_4_reg_1585_pp1_iter1_reg_reg;
  wire [6:0]sub_ln39_4_reg_1585_reg;
  wire [7:2]sub_ln39_fu_1030_p2;
  wire [7:1]sub_ln39_reg_1560;
  wire \sub_ln39_reg_1560[3]_i_1_n_5 ;
  wire [15:0]tmp_5_fu_661_p130;
  wire [31:0]tmp_fu_1284_p18;
  wire [31:31]tmp_reg_1668;
  wire [3:0]trunc_ln28_reg_1556;
  wire [3:0]trunc_ln39_reg_1634_pp1_iter2_reg;
  wire \trunc_ln39_reg_1634_pp1_iter3_reg_reg_n_5_[0] ;
  wire \trunc_ln39_reg_1634_pp1_iter3_reg_reg_n_5_[3] ;
  wire \zext_ln24_reg_1511_reg_n_5_[10] ;
  wire \zext_ln24_reg_1511_reg_n_5_[2] ;
  wire \zext_ln24_reg_1511_reg_n_5_[3] ;
  wire \zext_ln24_reg_1511_reg_n_5_[4] ;
  wire \zext_ln24_reg_1511_reg_n_5_[5] ;
  wire \zext_ln24_reg_1511_reg_n_5_[6] ;
  wire \zext_ln24_reg_1511_reg_n_5_[7] ;
  wire \zext_ln24_reg_1511_reg_n_5_[8] ;
  wire \zext_ln24_reg_1511_reg_n_5_[9] ;
  wire [0:0]zext_ln36_4_fu_1169_p1;
  wire [3:1]zext_ln36_4_fu_1169_p1__0;
  wire [3:1]zext_ln36_fu_1112_p1;
  wire [3:2]\NLW_add_ln28_reg_1551_reg[6]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_add_ln28_reg_1551_reg[6]_i_2_O_UNCONNECTED ;
  wire NLW_add_ln39_1_reg_1639_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln39_1_reg_1639_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln39_1_reg_1639_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln39_1_reg_1639_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln39_1_reg_1639_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln39_1_reg_1639_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln39_1_reg_1639_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln39_1_reg_1639_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln39_1_reg_1639_reg_CARRYOUT_UNCONNECTED;
  wire [47:13]NLW_add_ln39_1_reg_1639_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln39_1_reg_1639_reg_PCOUT_UNCONNECTED;
  wire [0:0]\NLW_add_ln39_8_reg_1629_reg[4]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_add_ln39_8_reg_1629_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln39_8_reg_1629_reg[8]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln39_reg_1601_reg[4]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_add_ln39_reg_1601_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln39_reg_1601_reg[8]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln47_1_reg_1690_reg[11]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_add_ln47_reg_1653_reg[4]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_add_ln47_reg_1653_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln47_reg_1653_reg[8]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_buffer_reg_1683_reg[22]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_buffer_reg_1683_reg[22]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_indvar_flatten18_reg_511_reg[8]_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln24_reg_1516[10]_i_1 
       (.I0(phi_mul_reg_489[8]),
        .I1(\add_ln24_reg_1516[10]_i_2_n_5 ),
        .I2(phi_mul_reg_489[9]),
        .I3(phi_mul_reg_489[10]),
        .O(add_ln24_fu_580_p2[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAAAAAAA)) 
    \add_ln24_reg_1516[10]_i_2 
       (.I0(phi_mul_reg_489[6]),
        .I1(phi_mul_reg_489[5]),
        .I2(phi_mul_reg_489[3]),
        .I3(phi_mul_reg_489[2]),
        .I4(phi_mul_reg_489[4]),
        .I5(phi_mul_reg_489[7]),
        .O(\add_ln24_reg_1516[10]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln24_reg_1516[2]_i_1 
       (.I0(phi_mul_reg_489[2]),
        .O(add_ln24_fu_580_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln24_reg_1516[3]_i_1 
       (.I0(phi_mul_reg_489[2]),
        .I1(phi_mul_reg_489[3]),
        .O(add_ln24_fu_580_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln24_reg_1516[4]_i_1 
       (.I0(phi_mul_reg_489[2]),
        .I1(phi_mul_reg_489[3]),
        .I2(phi_mul_reg_489[4]),
        .O(add_ln24_fu_580_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln24_reg_1516[5]_i_1 
       (.I0(phi_mul_reg_489[3]),
        .I1(phi_mul_reg_489[2]),
        .I2(phi_mul_reg_489[4]),
        .I3(phi_mul_reg_489[5]),
        .O(add_ln24_fu_580_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'h80007FFF)) 
    \add_ln24_reg_1516[6]_i_1 
       (.I0(phi_mul_reg_489[4]),
        .I1(phi_mul_reg_489[2]),
        .I2(phi_mul_reg_489[3]),
        .I3(phi_mul_reg_489[5]),
        .I4(phi_mul_reg_489[6]),
        .O(\add_ln24_reg_1516[6]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA15555555)) 
    \add_ln24_reg_1516[7]_i_1 
       (.I0(phi_mul_reg_489[6]),
        .I1(phi_mul_reg_489[5]),
        .I2(phi_mul_reg_489[3]),
        .I3(phi_mul_reg_489[2]),
        .I4(phi_mul_reg_489[4]),
        .I5(phi_mul_reg_489[7]),
        .O(\add_ln24_reg_1516[7]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln24_reg_1516[8]_i_1 
       (.I0(\add_ln24_reg_1516[10]_i_2_n_5 ),
        .I1(phi_mul_reg_489[8]),
        .O(add_ln24_fu_580_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln24_reg_1516[9]_i_1 
       (.I0(\add_ln24_reg_1516[10]_i_2_n_5 ),
        .I1(phi_mul_reg_489[8]),
        .I2(phi_mul_reg_489[9]),
        .O(add_ln24_fu_580_p2[9]));
  FDRE \add_ln24_reg_1516_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_580_p2[10]),
        .Q(add_ln24_reg_1516[10]),
        .R(1'b0));
  FDRE \add_ln24_reg_1516_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_580_p2[2]),
        .Q(add_ln24_reg_1516[2]),
        .R(1'b0));
  FDRE \add_ln24_reg_1516_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_580_p2[3]),
        .Q(add_ln24_reg_1516[3]),
        .R(1'b0));
  FDRE \add_ln24_reg_1516_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_580_p2[4]),
        .Q(add_ln24_reg_1516[4]),
        .R(1'b0));
  FDRE \add_ln24_reg_1516_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_580_p2[5]),
        .Q(add_ln24_reg_1516[5]),
        .R(1'b0));
  FDRE \add_ln24_reg_1516_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\add_ln24_reg_1516[6]_i_1_n_5 ),
        .Q(add_ln24_reg_1516[6]),
        .R(1'b0));
  FDRE \add_ln24_reg_1516_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\add_ln24_reg_1516[7]_i_1_n_5 ),
        .Q(add_ln24_reg_1516[7]),
        .R(1'b0));
  FDRE \add_ln24_reg_1516_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_580_p2[8]),
        .Q(add_ln24_reg_1516[8]),
        .R(1'b0));
  FDRE \add_ln24_reg_1516_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_580_p2[9]),
        .Q(add_ln24_reg_1516[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_reg_1551[4]_i_1 
       (.I0(shl_ln_reg_1537[4]),
        .I1(i_0_reg_500_reg__0),
        .O(add_ln28_fu_652_p2[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA8A)) 
    \add_ln28_reg_1551[6]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(i_0_reg_500_reg[3]),
        .I2(i_0_reg_500_reg__0),
        .I3(i_0_reg_500_reg[2]),
        .I4(i_0_reg_500_reg[0]),
        .I5(i_0_reg_500_reg[1]),
        .O(add_ln28_reg_15510));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_reg_1551[6]_i_3 
       (.I0(shl_ln_reg_1537[4]),
        .I1(i_0_reg_500_reg__0),
        .O(\add_ln28_reg_1551[6]_i_3_n_5 ));
  FDRE \add_ln28_reg_1551_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_reg_15510),
        .D(add_ln28_fu_652_p2[4]),
        .Q(add_ln28_reg_1551[4]),
        .R(1'b0));
  FDRE \add_ln28_reg_1551_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_reg_15510),
        .D(add_ln28_fu_652_p2[5]),
        .Q(add_ln28_reg_1551[5]),
        .R(1'b0));
  FDRE \add_ln28_reg_1551_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_reg_15510),
        .D(add_ln28_fu_652_p2[6]),
        .Q(add_ln28_reg_1551[6]),
        .R(1'b0));
  CARRY4 \add_ln28_reg_1551_reg[6]_i_2 
       (.CI(1'b0),
        .CO({\NLW_add_ln28_reg_1551_reg[6]_i_2_CO_UNCONNECTED [3:2],\add_ln28_reg_1551_reg[6]_i_2_n_7 ,\add_ln28_reg_1551_reg[6]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,shl_ln_reg_1537[4]}),
        .O({\NLW_add_ln28_reg_1551_reg[6]_i_2_O_UNCONNECTED [3],add_ln28_fu_652_p2[6:5],\NLW_add_ln28_reg_1551_reg[6]_i_2_O_UNCONNECTED [0]}),
        .S({1'b0,shl_ln_reg_1537[6:5],\add_ln28_reg_1551[6]_i_3_n_5 }));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln39_1_reg_1639_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln36_10_fu_1161_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln39_1_reg_1639_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln39_1_reg_1639_reg_BCOUT_UNCONNECTED[17:0]),
        .C({select_ln36_12_fu_1199_p3[8],select_ln36_12_fu_1199_p3[8],select_ln36_12_fu_1199_p3[8],select_ln36_12_fu_1199_p3[8],select_ln36_12_fu_1199_p3[8],select_ln36_12_fu_1199_p3[8],select_ln36_12_fu_1199_p3[8],select_ln36_12_fu_1199_p3[8],select_ln36_12_fu_1199_p3[8],select_ln36_12_fu_1199_p3[8],select_ln36_12_fu_1199_p3[8],select_ln36_12_fu_1199_p3[8],select_ln36_12_fu_1199_p3[8],select_ln36_12_fu_1199_p3[8],select_ln36_12_fu_1199_p3[8],select_ln36_12_fu_1199_p3[8],select_ln36_12_fu_1199_p3[8],select_ln36_12_fu_1199_p3[8],select_ln36_12_fu_1199_p3[8],select_ln36_12_fu_1199_p3[8],select_ln36_12_fu_1199_p3[8],select_ln36_12_fu_1199_p3[8],select_ln36_12_fu_1199_p3[8],select_ln36_12_fu_1199_p3[8],select_ln36_12_fu_1199_p3[8],select_ln36_12_fu_1199_p3[8],select_ln36_12_fu_1199_p3[8],select_ln36_12_fu_1199_p3[8],select_ln36_12_fu_1199_p3[8],select_ln36_12_fu_1199_p3[8],select_ln36_12_fu_1199_p3[8],select_ln36_12_fu_1199_p3[8],select_ln36_12_fu_1199_p3[8],select_ln36_12_fu_1199_p3[8],select_ln36_12_fu_1199_p3[8],select_ln36_12_fu_1199_p3[8],select_ln36_12_fu_1199_p3[8],select_ln36_12_fu_1199_p3[8],select_ln36_12_fu_1199_p3[8],select_ln36_12_fu_1199_p3}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln39_1_reg_1639_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln39_1_reg_1639_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln39_8_reg_16290),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln39_1_reg_1639_reg_i_1_n_5),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln39_1_reg_1639_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln39_1_reg_1639_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln39_1_reg_1639_reg_P_UNCONNECTED[47:13],grp_pointwise_conv2d_fix_1_fu_482_input_r_address0[13],add_ln39_1_reg_1639_reg_0[9],grp_pointwise_conv2d_fix_1_fu_482_input_r_address0[10],add_ln39_1_reg_1639_reg_0[8:5],grp_pointwise_conv2d_fix_1_fu_482_input_r_address0[5],add_ln39_1_reg_1639_reg_0[4:0]}),
        .PATTERNBDETECT(NLW_add_ln39_1_reg_1639_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln39_1_reg_1639_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln39_1_reg_1639_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln39_1_reg_1639_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln39_1_reg_1639_reg_i_1
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .O(add_ln39_1_reg_1639_reg_i_1_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln39_1_reg_1639_reg_i_10
       (.I0(add_ln39_8_reg_1629[5]),
        .I1(and_ln32_reg_1611),
        .I2(sub_ln39_4_reg_1585_pp1_iter1_reg_reg[4]),
        .I3(icmp_ln33_reg_1575_pp1_iter1_reg),
        .I4(add_ln39_reg_1601[5]),
        .O(select_ln36_12_fu_1199_p3[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln39_1_reg_1639_reg_i_11
       (.I0(add_ln39_8_reg_1629[4]),
        .I1(and_ln32_reg_1611),
        .I2(sub_ln39_4_reg_1585_pp1_iter1_reg_reg[3]),
        .I3(icmp_ln33_reg_1575_pp1_iter1_reg),
        .I4(add_ln39_reg_1601[4]),
        .O(select_ln36_12_fu_1199_p3[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln39_1_reg_1639_reg_i_12
       (.I0(add_ln39_8_reg_1629[3]),
        .I1(and_ln32_reg_1611),
        .I2(sub_ln39_4_reg_1585_pp1_iter1_reg_reg[2]),
        .I3(icmp_ln33_reg_1575_pp1_iter1_reg),
        .I4(add_ln39_reg_1601[3]),
        .O(select_ln36_12_fu_1199_p3[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln39_1_reg_1639_reg_i_13
       (.I0(add_ln39_8_reg_1629[2]),
        .I1(and_ln32_reg_1611),
        .I2(sub_ln39_4_reg_1585_pp1_iter1_reg_reg[1]),
        .I3(icmp_ln33_reg_1575_pp1_iter1_reg),
        .I4(add_ln39_reg_1601[2]),
        .O(select_ln36_12_fu_1199_p3[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln39_1_reg_1639_reg_i_14
       (.I0(add_ln39_8_reg_1629[1]),
        .I1(and_ln32_reg_1611),
        .I2(sub_ln39_4_reg_1585_pp1_iter1_reg_reg[0]),
        .I3(icmp_ln33_reg_1575_pp1_iter1_reg),
        .I4(add_ln39_reg_1601[1]),
        .O(select_ln36_12_fu_1199_p3[1]));
  LUT4 #(
    .INIT(16'h88B8)) 
    add_ln39_1_reg_1639_reg_i_15
       (.I0(add_ln39_8_reg_1629[0]),
        .I1(and_ln32_reg_1611),
        .I2(add_ln39_reg_1601[0]),
        .I3(icmp_ln33_reg_1575_pp1_iter1_reg),
        .O(select_ln36_12_fu_1199_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'hE)) 
    add_ln39_1_reg_1639_reg_i_16
       (.I0(icmp_ln33_reg_1575),
        .I1(p_0_in14_out),
        .O(add_ln39_1_reg_1639_reg_i_16_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln39_1_reg_1639_reg_i_2
       (.I0(ap_phi_mux_in_d_0_phi_fu_569_p4[4]),
        .I1(add_ln39_1_reg_1639_reg_i_16_n_5),
        .O(select_ln36_10_fu_1161_p3[4]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln39_1_reg_1639_reg_i_3
       (.I0(ap_phi_mux_in_d_0_phi_fu_569_p4[3]),
        .I1(add_ln39_1_reg_1639_reg_i_16_n_5),
        .O(select_ln36_10_fu_1161_p3[3]));
  LUT6 #(
    .INIT(64'h00000000FF780078)) 
    add_ln39_1_reg_1639_reg_i_4
       (.I0(select_ln36_10_reg_1617[0]),
        .I1(select_ln36_10_reg_1617[1]),
        .I2(select_ln36_10_reg_1617[2]),
        .I3(\select_ln36_11_reg_1623[3]_i_4_n_5 ),
        .I4(in_d_0_reg_565[2]),
        .I5(add_ln39_1_reg_1639_reg_i_16_n_5),
        .O(select_ln36_10_fu_1161_p3[2]));
  LUT6 #(
    .INIT(64'h00000000FF6F0060)) 
    add_ln39_1_reg_1639_reg_i_5
       (.I0(select_ln36_10_reg_1617[1]),
        .I1(select_ln36_10_reg_1617[0]),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .I4(in_d_0_reg_565[1]),
        .I5(add_ln39_1_reg_1639_reg_i_16_n_5),
        .O(select_ln36_10_fu_1161_p3[1]));
  LUT5 #(
    .INIT(32'h0000F704)) 
    add_ln39_1_reg_1639_reg_i_6
       (.I0(select_ln36_10_reg_1617[0]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(in_d_0_reg_565[0]),
        .I4(add_ln39_1_reg_1639_reg_i_16_n_5),
        .O(select_ln36_10_fu_1161_p3[0]));
  LUT4 #(
    .INIT(16'h88B8)) 
    add_ln39_1_reg_1639_reg_i_7
       (.I0(add_ln39_8_reg_1629[8]),
        .I1(and_ln32_reg_1611),
        .I2(add_ln39_reg_1601[8]),
        .I3(icmp_ln33_reg_1575_pp1_iter1_reg),
        .O(select_ln36_12_fu_1199_p3[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln39_1_reg_1639_reg_i_8
       (.I0(add_ln39_8_reg_1629[7]),
        .I1(and_ln32_reg_1611),
        .I2(sub_ln39_4_reg_1585_pp1_iter1_reg_reg[6]),
        .I3(icmp_ln33_reg_1575_pp1_iter1_reg),
        .I4(add_ln39_reg_1601[7]),
        .O(select_ln36_12_fu_1199_p3[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln39_1_reg_1639_reg_i_9
       (.I0(add_ln39_8_reg_1629[6]),
        .I1(and_ln32_reg_1611),
        .I2(sub_ln39_4_reg_1585_pp1_iter1_reg_reg[5]),
        .I3(icmp_ln33_reg_1575_pp1_iter1_reg),
        .I4(add_ln39_reg_1601[6]),
        .O(select_ln36_12_fu_1199_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'hFFFF4575)) 
    \add_ln39_8_reg_1629[0]_i_1 
       (.I0(out_w_0_reg_544[0]),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(select_ln36_11_reg_1623[0]),
        .I4(icmp_ln33_reg_1575),
        .O(zext_ln36_4_fu_1169_p1));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h56A6)) 
    \add_ln39_8_reg_1629[1]_i_1 
       (.I0(zext_ln36_4_fu_1169_p1__0[1]),
        .I1(sub_ln39_reg_1560[1]),
        .I2(icmp_ln33_reg_1575),
        .I3(sub_ln39_4_reg_1585_reg[0]),
        .O(add_ln39_8_fu_1181_p2[1]));
  LUT6 #(
    .INIT(64'h000000005A335ACC)) 
    \add_ln39_8_reg_1629[4]_i_2 
       (.I0(out_w_0_reg_544[0]),
        .I1(select_ln36_11_reg_1623[0]),
        .I2(out_w_0_reg_544[1]),
        .I3(\select_ln36_11_reg_1623[3]_i_4_n_5 ),
        .I4(select_ln36_11_reg_1623[1]),
        .I5(icmp_ln33_reg_1575),
        .O(zext_ln36_4_fu_1169_p1__0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln39_8_reg_1629[4]_i_3 
       (.I0(sub_ln39_4_reg_1585_reg[3]),
        .I1(icmp_ln33_reg_1575),
        .I2(sub_ln39_reg_1560[4]),
        .O(\add_ln39_8_reg_1629[4]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \add_ln39_8_reg_1629[4]_i_4 
       (.I0(zext_ln36_4_fu_1169_p1__0[3]),
        .I1(sub_ln39_reg_1560[3]),
        .I2(icmp_ln33_reg_1575),
        .I3(sub_ln39_4_reg_1585_reg[2]),
        .O(\add_ln39_8_reg_1629[4]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \add_ln39_8_reg_1629[4]_i_5 
       (.I0(zext_ln36_4_fu_1169_p1__0[2]),
        .I1(sub_ln39_reg_1560[2]),
        .I2(icmp_ln33_reg_1575),
        .I3(sub_ln39_4_reg_1585_reg[1]),
        .O(\add_ln39_8_reg_1629[4]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \add_ln39_8_reg_1629[4]_i_6 
       (.I0(zext_ln36_4_fu_1169_p1__0[1]),
        .I1(sub_ln39_reg_1560[1]),
        .I2(icmp_ln33_reg_1575),
        .I3(sub_ln39_4_reg_1585_reg[0]),
        .O(\add_ln39_8_reg_1629[4]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln39_8_reg_1629[8]_i_2 
       (.I0(sub_ln39_4_reg_1585_reg[6]),
        .I1(icmp_ln33_reg_1575),
        .I2(sub_ln39_reg_1560[7]),
        .O(\add_ln39_8_reg_1629[8]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln39_8_reg_1629[8]_i_3 
       (.I0(sub_ln39_4_reg_1585_reg[5]),
        .I1(icmp_ln33_reg_1575),
        .I2(sub_ln39_reg_1560[6]),
        .O(\add_ln39_8_reg_1629[8]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln39_8_reg_1629[8]_i_4 
       (.I0(sub_ln39_4_reg_1585_reg[4]),
        .I1(icmp_ln33_reg_1575),
        .I2(sub_ln39_reg_1560[5]),
        .O(\add_ln39_8_reg_1629[8]_i_4_n_5 ));
  FDRE \add_ln39_8_reg_1629_reg[0] 
       (.C(ap_clk),
        .CE(add_ln39_8_reg_16290),
        .D(zext_ln36_4_fu_1169_p1),
        .Q(add_ln39_8_reg_1629[0]),
        .R(1'b0));
  FDRE \add_ln39_8_reg_1629_reg[1] 
       (.C(ap_clk),
        .CE(add_ln39_8_reg_16290),
        .D(add_ln39_8_fu_1181_p2[1]),
        .Q(add_ln39_8_reg_1629[1]),
        .R(1'b0));
  FDRE \add_ln39_8_reg_1629_reg[2] 
       (.C(ap_clk),
        .CE(add_ln39_8_reg_16290),
        .D(add_ln39_8_fu_1181_p2[2]),
        .Q(add_ln39_8_reg_1629[2]),
        .R(1'b0));
  FDRE \add_ln39_8_reg_1629_reg[3] 
       (.C(ap_clk),
        .CE(add_ln39_8_reg_16290),
        .D(add_ln39_8_fu_1181_p2[3]),
        .Q(add_ln39_8_reg_1629[3]),
        .R(1'b0));
  FDRE \add_ln39_8_reg_1629_reg[4] 
       (.C(ap_clk),
        .CE(add_ln39_8_reg_16290),
        .D(add_ln39_8_fu_1181_p2[4]),
        .Q(add_ln39_8_reg_1629[4]),
        .R(1'b0));
  CARRY4 \add_ln39_8_reg_1629_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln39_8_reg_1629_reg[4]_i_1_n_5 ,\add_ln39_8_reg_1629_reg[4]_i_1_n_6 ,\add_ln39_8_reg_1629_reg[4]_i_1_n_7 ,\add_ln39_8_reg_1629_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,zext_ln36_4_fu_1169_p1__0}),
        .O({add_ln39_8_fu_1181_p2[4:2],\NLW_add_ln39_8_reg_1629_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\add_ln39_8_reg_1629[4]_i_3_n_5 ,\add_ln39_8_reg_1629[4]_i_4_n_5 ,\add_ln39_8_reg_1629[4]_i_5_n_5 ,\add_ln39_8_reg_1629[4]_i_6_n_5 }));
  FDRE \add_ln39_8_reg_1629_reg[5] 
       (.C(ap_clk),
        .CE(add_ln39_8_reg_16290),
        .D(add_ln39_8_fu_1181_p2[5]),
        .Q(add_ln39_8_reg_1629[5]),
        .R(1'b0));
  FDRE \add_ln39_8_reg_1629_reg[6] 
       (.C(ap_clk),
        .CE(add_ln39_8_reg_16290),
        .D(add_ln39_8_fu_1181_p2[6]),
        .Q(add_ln39_8_reg_1629[6]),
        .R(1'b0));
  FDRE \add_ln39_8_reg_1629_reg[7] 
       (.C(ap_clk),
        .CE(add_ln39_8_reg_16290),
        .D(add_ln39_8_fu_1181_p2[7]),
        .Q(add_ln39_8_reg_1629[7]),
        .R(1'b0));
  FDRE \add_ln39_8_reg_1629_reg[8] 
       (.C(ap_clk),
        .CE(add_ln39_8_reg_16290),
        .D(add_ln39_8_fu_1181_p2[8]),
        .Q(add_ln39_8_reg_1629[8]),
        .R(1'b0));
  CARRY4 \add_ln39_8_reg_1629_reg[8]_i_1 
       (.CI(\add_ln39_8_reg_1629_reg[4]_i_1_n_5 ),
        .CO({add_ln39_8_fu_1181_p2[8],\NLW_add_ln39_8_reg_1629_reg[8]_i_1_CO_UNCONNECTED [2],\add_ln39_8_reg_1629_reg[8]_i_1_n_7 ,\add_ln39_8_reg_1629_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln39_8_reg_1629_reg[8]_i_1_O_UNCONNECTED [3],add_ln39_8_fu_1181_p2[7:5]}),
        .S({1'b1,\add_ln39_8_reg_1629[8]_i_2_n_5 ,\add_ln39_8_reg_1629[8]_i_3_n_5 ,\add_ln39_8_reg_1629[8]_i_4_n_5 }));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \add_ln39_reg_1601[1]_i_1 
       (.I0(sub_ln39_reg_1560[1]),
        .I1(select_ln36_11_reg_1623[1]),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .I4(out_w_0_reg_544[1]),
        .O(\add_ln39_reg_1601[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \add_ln39_reg_1601[4]_i_2 
       (.I0(sub_ln39_reg_1560[3]),
        .I1(select_ln36_11_reg_1623[3]),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .I4(out_w_0_reg_544[3]),
        .O(\add_ln39_reg_1601[4]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \add_ln39_reg_1601[4]_i_3 
       (.I0(sub_ln39_reg_1560[2]),
        .I1(select_ln36_11_reg_1623[2]),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .I4(out_w_0_reg_544[2]),
        .O(\add_ln39_reg_1601[4]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \add_ln39_reg_1601[4]_i_4 
       (.I0(sub_ln39_reg_1560[1]),
        .I1(select_ln36_11_reg_1623[1]),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .I4(out_w_0_reg_544[1]),
        .O(\add_ln39_reg_1601[4]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln39_reg_1601[8]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(icmp_ln33_reg_1575),
        .O(add_ln39_reg_16010));
  FDRE \add_ln39_reg_1601_reg[0] 
       (.C(ap_clk),
        .CE(add_ln39_reg_16010),
        .D(\out_w_0_reg_544[0]_i_1_n_5 ),
        .Q(add_ln39_reg_1601[0]),
        .R(1'b0));
  FDRE \add_ln39_reg_1601_reg[1] 
       (.C(ap_clk),
        .CE(add_ln39_reg_16010),
        .D(\add_ln39_reg_1601[1]_i_1_n_5 ),
        .Q(add_ln39_reg_1601[1]),
        .R(1'b0));
  FDRE \add_ln39_reg_1601_reg[2] 
       (.C(ap_clk),
        .CE(add_ln39_reg_16010),
        .D(add_ln39_fu_1116_p2[2]),
        .Q(add_ln39_reg_1601[2]),
        .R(1'b0));
  FDRE \add_ln39_reg_1601_reg[3] 
       (.C(ap_clk),
        .CE(add_ln39_reg_16010),
        .D(add_ln39_fu_1116_p2[3]),
        .Q(add_ln39_reg_1601[3]),
        .R(1'b0));
  FDRE \add_ln39_reg_1601_reg[4] 
       (.C(ap_clk),
        .CE(add_ln39_reg_16010),
        .D(add_ln39_fu_1116_p2[4]),
        .Q(add_ln39_reg_1601[4]),
        .R(1'b0));
  CARRY4 \add_ln39_reg_1601_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln39_reg_1601_reg[4]_i_1_n_5 ,\add_ln39_reg_1601_reg[4]_i_1_n_6 ,\add_ln39_reg_1601_reg[4]_i_1_n_7 ,\add_ln39_reg_1601_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,sub_ln39_reg_1560[3:1]}),
        .O({add_ln39_fu_1116_p2[4:2],\NLW_add_ln39_reg_1601_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({sub_ln39_reg_1560[4],\add_ln39_reg_1601[4]_i_2_n_5 ,\add_ln39_reg_1601[4]_i_3_n_5 ,\add_ln39_reg_1601[4]_i_4_n_5 }));
  FDRE \add_ln39_reg_1601_reg[5] 
       (.C(ap_clk),
        .CE(add_ln39_reg_16010),
        .D(add_ln39_fu_1116_p2[5]),
        .Q(add_ln39_reg_1601[5]),
        .R(1'b0));
  FDRE \add_ln39_reg_1601_reg[6] 
       (.C(ap_clk),
        .CE(add_ln39_reg_16010),
        .D(add_ln39_fu_1116_p2[6]),
        .Q(add_ln39_reg_1601[6]),
        .R(1'b0));
  FDRE \add_ln39_reg_1601_reg[7] 
       (.C(ap_clk),
        .CE(add_ln39_reg_16010),
        .D(add_ln39_fu_1116_p2[7]),
        .Q(add_ln39_reg_1601[7]),
        .R(1'b0));
  FDRE \add_ln39_reg_1601_reg[8] 
       (.C(ap_clk),
        .CE(add_ln39_reg_16010),
        .D(add_ln39_fu_1116_p2[8]),
        .Q(add_ln39_reg_1601[8]),
        .R(1'b0));
  CARRY4 \add_ln39_reg_1601_reg[8]_i_2 
       (.CI(\add_ln39_reg_1601_reg[4]_i_1_n_5 ),
        .CO({add_ln39_fu_1116_p2[8],\NLW_add_ln39_reg_1601_reg[8]_i_2_CO_UNCONNECTED [2],\add_ln39_reg_1601_reg[8]_i_2_n_7 ,\add_ln39_reg_1601_reg[8]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln39_reg_1601_reg[8]_i_2_O_UNCONNECTED [3],add_ln39_fu_1116_p2[7:5]}),
        .S({1'b1,sub_ln39_reg_1560[7:5]}));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln47_1_reg_1690[11]_i_2 
       (.I0(add_ln47_reg_1653_pp1_iter9_reg[8]),
        .O(\add_ln47_1_reg_1690[11]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln47_1_reg_1690[11]_i_3 
       (.I0(\zext_ln24_reg_1511_reg_n_5_[10] ),
        .O(\add_ln47_1_reg_1690[11]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln47_1_reg_1690[11]_i_4 
       (.I0(\zext_ln24_reg_1511_reg_n_5_[9] ),
        .I1(\zext_ln24_reg_1511_reg_n_5_[10] ),
        .O(\add_ln47_1_reg_1690[11]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_1_reg_1690[11]_i_5 
       (.I0(add_ln47_reg_1653_pp1_iter9_reg[8]),
        .I1(\zext_ln24_reg_1511_reg_n_5_[9] ),
        .O(\add_ln47_1_reg_1690[11]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_1_reg_1690[11]_i_6 
       (.I0(add_ln47_reg_1653_pp1_iter9_reg[8]),
        .I1(\zext_ln24_reg_1511_reg_n_5_[8] ),
        .O(\add_ln47_1_reg_1690[11]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_1_reg_1690[3]_i_2 
       (.I0(\zext_ln24_reg_1511_reg_n_5_[3] ),
        .I1(add_ln47_reg_1653_pp1_iter9_reg[3]),
        .O(\add_ln47_1_reg_1690[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_1_reg_1690[3]_i_3 
       (.I0(\zext_ln24_reg_1511_reg_n_5_[2] ),
        .I1(add_ln47_reg_1653_pp1_iter9_reg[2]),
        .O(\add_ln47_1_reg_1690[3]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h2)) 
    \add_ln47_1_reg_1690[3]_i_4 
       (.I0(add_ln47_reg_1653_pp1_iter9_reg[1]),
        .O(\add_ln47_1_reg_1690[3]_i_4_n_5 ));
  LUT1 #(
    .INIT(2'h2)) 
    \add_ln47_1_reg_1690[3]_i_5 
       (.I0(add_ln47_reg_1653_pp1_iter9_reg[0]),
        .O(\add_ln47_1_reg_1690[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_1_reg_1690[7]_i_2 
       (.I0(\zext_ln24_reg_1511_reg_n_5_[7] ),
        .I1(add_ln47_reg_1653_pp1_iter9_reg[7]),
        .O(\add_ln47_1_reg_1690[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_1_reg_1690[7]_i_3 
       (.I0(\zext_ln24_reg_1511_reg_n_5_[6] ),
        .I1(add_ln47_reg_1653_pp1_iter9_reg[6]),
        .O(\add_ln47_1_reg_1690[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_1_reg_1690[7]_i_4 
       (.I0(\zext_ln24_reg_1511_reg_n_5_[5] ),
        .I1(add_ln47_reg_1653_pp1_iter9_reg[5]),
        .O(\add_ln47_1_reg_1690[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_1_reg_1690[7]_i_5 
       (.I0(\zext_ln24_reg_1511_reg_n_5_[4] ),
        .I1(add_ln47_reg_1653_pp1_iter9_reg[4]),
        .O(\add_ln47_1_reg_1690[7]_i_5_n_5 ));
  FDRE \add_ln47_1_reg_1690_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln36_4_reg_1649_pp1_iter9_reg),
        .D(add_ln47_1_fu_1363_p2[0]),
        .Q(\add_ln47_1_reg_1690_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \add_ln47_1_reg_1690_reg[10] 
       (.C(ap_clk),
        .CE(icmp_ln36_4_reg_1649_pp1_iter9_reg),
        .D(add_ln47_1_fu_1363_p2[10]),
        .Q(grp_pointwise_conv2d_fix_1_fu_482_output_r_address0[10]),
        .R(1'b0));
  FDRE \add_ln47_1_reg_1690_reg[11] 
       (.C(ap_clk),
        .CE(icmp_ln36_4_reg_1649_pp1_iter9_reg),
        .D(add_ln47_1_fu_1363_p2[11]),
        .Q(\add_ln47_1_reg_1690_reg[11]_0 [8]),
        .R(1'b0));
  CARRY4 \add_ln47_1_reg_1690_reg[11]_i_1 
       (.CI(\add_ln47_1_reg_1690_reg[7]_i_1_n_5 ),
        .CO({\NLW_add_ln47_1_reg_1690_reg[11]_i_1_CO_UNCONNECTED [3],\add_ln47_1_reg_1690_reg[11]_i_1_n_6 ,\add_ln47_1_reg_1690_reg[11]_i_1_n_7 ,\add_ln47_1_reg_1690_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\zext_ln24_reg_1511_reg_n_5_[9] ,\add_ln47_1_reg_1690[11]_i_2_n_5 ,add_ln47_reg_1653_pp1_iter9_reg[8]}),
        .O(add_ln47_1_fu_1363_p2[11:8]),
        .S({\add_ln47_1_reg_1690[11]_i_3_n_5 ,\add_ln47_1_reg_1690[11]_i_4_n_5 ,\add_ln47_1_reg_1690[11]_i_5_n_5 ,\add_ln47_1_reg_1690[11]_i_6_n_5 }));
  FDRE \add_ln47_1_reg_1690_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln36_4_reg_1649_pp1_iter9_reg),
        .D(add_ln47_1_fu_1363_p2[1]),
        .Q(grp_pointwise_conv2d_fix_1_fu_482_output_r_address0[1]),
        .R(1'b0));
  FDRE \add_ln47_1_reg_1690_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln36_4_reg_1649_pp1_iter9_reg),
        .D(add_ln47_1_fu_1363_p2[2]),
        .Q(\add_ln47_1_reg_1690_reg[11]_0 [1]),
        .R(1'b0));
  FDRE \add_ln47_1_reg_1690_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln36_4_reg_1649_pp1_iter9_reg),
        .D(add_ln47_1_fu_1363_p2[3]),
        .Q(\add_ln47_1_reg_1690_reg[11]_0 [2]),
        .R(1'b0));
  CARRY4 \add_ln47_1_reg_1690_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln47_1_reg_1690_reg[3]_i_1_n_5 ,\add_ln47_1_reg_1690_reg[3]_i_1_n_6 ,\add_ln47_1_reg_1690_reg[3]_i_1_n_7 ,\add_ln47_1_reg_1690_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\zext_ln24_reg_1511_reg_n_5_[3] ,\zext_ln24_reg_1511_reg_n_5_[2] ,1'b0,1'b0}),
        .O(add_ln47_1_fu_1363_p2[3:0]),
        .S({\add_ln47_1_reg_1690[3]_i_2_n_5 ,\add_ln47_1_reg_1690[3]_i_3_n_5 ,\add_ln47_1_reg_1690[3]_i_4_n_5 ,\add_ln47_1_reg_1690[3]_i_5_n_5 }));
  FDRE \add_ln47_1_reg_1690_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln36_4_reg_1649_pp1_iter9_reg),
        .D(add_ln47_1_fu_1363_p2[4]),
        .Q(\add_ln47_1_reg_1690_reg[11]_0 [3]),
        .R(1'b0));
  FDRE \add_ln47_1_reg_1690_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln36_4_reg_1649_pp1_iter9_reg),
        .D(add_ln47_1_fu_1363_p2[5]),
        .Q(\add_ln47_1_reg_1690_reg[11]_0 [4]),
        .R(1'b0));
  FDRE \add_ln47_1_reg_1690_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln36_4_reg_1649_pp1_iter9_reg),
        .D(add_ln47_1_fu_1363_p2[6]),
        .Q(\add_ln47_1_reg_1690_reg[11]_0 [5]),
        .R(1'b0));
  FDRE \add_ln47_1_reg_1690_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln36_4_reg_1649_pp1_iter9_reg),
        .D(add_ln47_1_fu_1363_p2[7]),
        .Q(\add_ln47_1_reg_1690_reg[11]_0 [6]),
        .R(1'b0));
  CARRY4 \add_ln47_1_reg_1690_reg[7]_i_1 
       (.CI(\add_ln47_1_reg_1690_reg[3]_i_1_n_5 ),
        .CO({\add_ln47_1_reg_1690_reg[7]_i_1_n_5 ,\add_ln47_1_reg_1690_reg[7]_i_1_n_6 ,\add_ln47_1_reg_1690_reg[7]_i_1_n_7 ,\add_ln47_1_reg_1690_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\zext_ln24_reg_1511_reg_n_5_[7] ,\zext_ln24_reg_1511_reg_n_5_[6] ,\zext_ln24_reg_1511_reg_n_5_[5] ,\zext_ln24_reg_1511_reg_n_5_[4] }),
        .O(add_ln47_1_fu_1363_p2[7:4]),
        .S({\add_ln47_1_reg_1690[7]_i_2_n_5 ,\add_ln47_1_reg_1690[7]_i_3_n_5 ,\add_ln47_1_reg_1690[7]_i_4_n_5 ,\add_ln47_1_reg_1690[7]_i_5_n_5 }));
  FDRE \add_ln47_1_reg_1690_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln36_4_reg_1649_pp1_iter9_reg),
        .D(add_ln47_1_fu_1363_p2[8]),
        .Q(\add_ln47_1_reg_1690_reg[11]_0 [7]),
        .R(1'b0));
  FDRE \add_ln47_1_reg_1690_reg[9] 
       (.C(ap_clk),
        .CE(icmp_ln36_4_reg_1649_pp1_iter9_reg),
        .D(add_ln47_1_fu_1363_p2[9]),
        .Q(grp_pointwise_conv2d_fix_1_fu_482_output_r_address0[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_reg_1653[1]_i_1 
       (.I0(select_ln36_11_reg_1623[1]),
        .I1(select_ln32_10_reg_1606_reg[0]),
        .O(add_ln47_fu_1223_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_reg_1653[4]_i_2 
       (.I0(select_ln36_11_reg_1623[3]),
        .I1(select_ln32_10_reg_1606_reg[2]),
        .O(\add_ln47_reg_1653[4]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_reg_1653[4]_i_3 
       (.I0(select_ln36_11_reg_1623[2]),
        .I1(select_ln32_10_reg_1606_reg[1]),
        .O(\add_ln47_reg_1653[4]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_reg_1653[4]_i_4 
       (.I0(select_ln36_11_reg_1623[1]),
        .I1(select_ln32_10_reg_1606_reg[0]),
        .O(\add_ln47_reg_1653[4]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \add_ln47_reg_1653[8]_i_1 
       (.I0(select_ln36_10_reg_1617[2]),
        .I1(select_ln36_10_reg_1617[1]),
        .I2(select_ln36_10_reg_1617[0]),
        .I3(select_ln36_10_reg_1617[3]),
        .I4(select_ln36_10_reg_1617[4]),
        .O(icmp_ln36_4_fu_1217_p2));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_1_fu_482/add_ln47_reg_1653_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_1_fu_482/add_ln47_reg_1653_pp1_iter8_reg_reg[0]_srl6 " *) 
  SRL16E \add_ln47_reg_1653_pp1_iter8_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln47_reg_1653[0]),
        .Q(\add_ln47_reg_1653_pp1_iter8_reg_reg[0]_srl6_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_1_fu_482/add_ln47_reg_1653_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_1_fu_482/add_ln47_reg_1653_pp1_iter8_reg_reg[1]_srl6 " *) 
  SRL16E \add_ln47_reg_1653_pp1_iter8_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln47_reg_1653[1]),
        .Q(\add_ln47_reg_1653_pp1_iter8_reg_reg[1]_srl6_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_1_fu_482/add_ln47_reg_1653_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_1_fu_482/add_ln47_reg_1653_pp1_iter8_reg_reg[2]_srl6 " *) 
  SRL16E \add_ln47_reg_1653_pp1_iter8_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln47_reg_1653[2]),
        .Q(\add_ln47_reg_1653_pp1_iter8_reg_reg[2]_srl6_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_1_fu_482/add_ln47_reg_1653_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_1_fu_482/add_ln47_reg_1653_pp1_iter8_reg_reg[3]_srl6 " *) 
  SRL16E \add_ln47_reg_1653_pp1_iter8_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln47_reg_1653[3]),
        .Q(\add_ln47_reg_1653_pp1_iter8_reg_reg[3]_srl6_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_1_fu_482/add_ln47_reg_1653_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_1_fu_482/add_ln47_reg_1653_pp1_iter8_reg_reg[4]_srl6 " *) 
  SRL16E \add_ln47_reg_1653_pp1_iter8_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln47_reg_1653[4]),
        .Q(\add_ln47_reg_1653_pp1_iter8_reg_reg[4]_srl6_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_1_fu_482/add_ln47_reg_1653_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_1_fu_482/add_ln47_reg_1653_pp1_iter8_reg_reg[5]_srl6 " *) 
  SRL16E \add_ln47_reg_1653_pp1_iter8_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln47_reg_1653[5]),
        .Q(\add_ln47_reg_1653_pp1_iter8_reg_reg[5]_srl6_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_1_fu_482/add_ln47_reg_1653_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_1_fu_482/add_ln47_reg_1653_pp1_iter8_reg_reg[6]_srl6 " *) 
  SRL16E \add_ln47_reg_1653_pp1_iter8_reg_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln47_reg_1653[6]),
        .Q(\add_ln47_reg_1653_pp1_iter8_reg_reg[6]_srl6_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_1_fu_482/add_ln47_reg_1653_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_1_fu_482/add_ln47_reg_1653_pp1_iter8_reg_reg[7]_srl6 " *) 
  SRL16E \add_ln47_reg_1653_pp1_iter8_reg_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln47_reg_1653[7]),
        .Q(\add_ln47_reg_1653_pp1_iter8_reg_reg[7]_srl6_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_1_fu_482/add_ln47_reg_1653_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_1_fu_482/add_ln47_reg_1653_pp1_iter8_reg_reg[8]_srl6 " *) 
  SRL16E \add_ln47_reg_1653_pp1_iter8_reg_reg[8]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln47_reg_1653[8]),
        .Q(\add_ln47_reg_1653_pp1_iter8_reg_reg[8]_srl6_n_5 ));
  FDRE \add_ln47_reg_1653_pp1_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln47_reg_1653_pp1_iter8_reg_reg[0]_srl6_n_5 ),
        .Q(add_ln47_reg_1653_pp1_iter9_reg[0]),
        .R(1'b0));
  FDRE \add_ln47_reg_1653_pp1_iter9_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln47_reg_1653_pp1_iter8_reg_reg[1]_srl6_n_5 ),
        .Q(add_ln47_reg_1653_pp1_iter9_reg[1]),
        .R(1'b0));
  FDRE \add_ln47_reg_1653_pp1_iter9_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln47_reg_1653_pp1_iter8_reg_reg[2]_srl6_n_5 ),
        .Q(add_ln47_reg_1653_pp1_iter9_reg[2]),
        .R(1'b0));
  FDRE \add_ln47_reg_1653_pp1_iter9_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln47_reg_1653_pp1_iter8_reg_reg[3]_srl6_n_5 ),
        .Q(add_ln47_reg_1653_pp1_iter9_reg[3]),
        .R(1'b0));
  FDRE \add_ln47_reg_1653_pp1_iter9_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln47_reg_1653_pp1_iter8_reg_reg[4]_srl6_n_5 ),
        .Q(add_ln47_reg_1653_pp1_iter9_reg[4]),
        .R(1'b0));
  FDRE \add_ln47_reg_1653_pp1_iter9_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln47_reg_1653_pp1_iter8_reg_reg[5]_srl6_n_5 ),
        .Q(add_ln47_reg_1653_pp1_iter9_reg[5]),
        .R(1'b0));
  FDRE \add_ln47_reg_1653_pp1_iter9_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln47_reg_1653_pp1_iter8_reg_reg[6]_srl6_n_5 ),
        .Q(add_ln47_reg_1653_pp1_iter9_reg[6]),
        .R(1'b0));
  FDRE \add_ln47_reg_1653_pp1_iter9_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln47_reg_1653_pp1_iter8_reg_reg[7]_srl6_n_5 ),
        .Q(add_ln47_reg_1653_pp1_iter9_reg[7]),
        .R(1'b0));
  FDRE \add_ln47_reg_1653_pp1_iter9_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln47_reg_1653_pp1_iter8_reg_reg[8]_srl6_n_5 ),
        .Q(add_ln47_reg_1653_pp1_iter9_reg[8]),
        .R(1'b0));
  FDRE \add_ln47_reg_1653_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln36_4_fu_1217_p2),
        .D(select_ln36_11_reg_1623[0]),
        .Q(add_ln47_reg_1653[0]),
        .R(1'b0));
  FDRE \add_ln47_reg_1653_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln36_4_fu_1217_p2),
        .D(add_ln47_fu_1223_p2[1]),
        .Q(add_ln47_reg_1653[1]),
        .R(1'b0));
  FDRE \add_ln47_reg_1653_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln36_4_fu_1217_p2),
        .D(add_ln47_fu_1223_p2[2]),
        .Q(add_ln47_reg_1653[2]),
        .R(1'b0));
  FDRE \add_ln47_reg_1653_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln36_4_fu_1217_p2),
        .D(add_ln47_fu_1223_p2[3]),
        .Q(add_ln47_reg_1653[3]),
        .R(1'b0));
  FDRE \add_ln47_reg_1653_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln36_4_fu_1217_p2),
        .D(add_ln47_fu_1223_p2[4]),
        .Q(add_ln47_reg_1653[4]),
        .R(1'b0));
  CARRY4 \add_ln47_reg_1653_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln47_reg_1653_reg[4]_i_1_n_5 ,\add_ln47_reg_1653_reg[4]_i_1_n_6 ,\add_ln47_reg_1653_reg[4]_i_1_n_7 ,\add_ln47_reg_1653_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,select_ln36_11_reg_1623[3:1]}),
        .O({add_ln47_fu_1223_p2[4:2],\NLW_add_ln47_reg_1653_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({select_ln32_10_reg_1606_reg[3],\add_ln47_reg_1653[4]_i_2_n_5 ,\add_ln47_reg_1653[4]_i_3_n_5 ,\add_ln47_reg_1653[4]_i_4_n_5 }));
  FDRE \add_ln47_reg_1653_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln36_4_fu_1217_p2),
        .D(add_ln47_fu_1223_p2[5]),
        .Q(add_ln47_reg_1653[5]),
        .R(1'b0));
  FDRE \add_ln47_reg_1653_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln36_4_fu_1217_p2),
        .D(add_ln47_fu_1223_p2[6]),
        .Q(add_ln47_reg_1653[6]),
        .R(1'b0));
  FDRE \add_ln47_reg_1653_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln36_4_fu_1217_p2),
        .D(add_ln47_fu_1223_p2[7]),
        .Q(add_ln47_reg_1653[7]),
        .R(1'b0));
  FDRE \add_ln47_reg_1653_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln36_4_fu_1217_p2),
        .D(add_ln47_fu_1223_p2[8]),
        .Q(add_ln47_reg_1653[8]),
        .R(1'b0));
  CARRY4 \add_ln47_reg_1653_reg[8]_i_2 
       (.CI(\add_ln47_reg_1653_reg[4]_i_1_n_5 ),
        .CO({add_ln47_fu_1223_p2[8],\NLW_add_ln47_reg_1653_reg[8]_i_2_CO_UNCONNECTED [2],\add_ln47_reg_1653_reg[8]_i_2_n_7 ,\add_ln47_reg_1653_reg[8]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln47_reg_1653_reg[8]_i_2_O_UNCONNECTED [3],add_ln47_fu_1223_p2[7:5]}),
        .S({1'b1,select_ln32_10_reg_1606_reg[6:4]}));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln32_reg_1611[0]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(icmp_ln31_reg_1566),
        .O(add_ln39_8_reg_16290));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \and_ln32_reg_1611[0]_i_2 
       (.I0(ap_phi_mux_in_d_0_phi_fu_569_p4[4]),
        .I1(ap_phi_mux_in_d_0_phi_fu_569_p4[2]),
        .I2(icmp_ln33_reg_1575),
        .I3(ap_phi_mux_in_d_0_phi_fu_569_p4[0]),
        .I4(ap_phi_mux_in_d_0_phi_fu_569_p4[1]),
        .I5(ap_phi_mux_in_d_0_phi_fu_569_p4[3]),
        .O(p_0_in14_out));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_1_fu_482/and_ln32_reg_1611_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_1_fu_482/and_ln32_reg_1611_pp1_iter8_reg_reg[0]_srl7 " *) 
  SRL16E \and_ln32_reg_1611_pp1_iter8_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(and_ln32_reg_1611),
        .Q(\and_ln32_reg_1611_pp1_iter8_reg_reg[0]_srl7_n_5 ));
  FDRE \and_ln32_reg_1611_pp1_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln32_reg_1611_pp1_iter8_reg_reg[0]_srl7_n_5 ),
        .Q(and_ln32_reg_1611_pp1_iter9_reg),
        .R(1'b0));
  FDRE \and_ln32_reg_1611_reg[0] 
       (.C(ap_clk),
        .CE(add_ln39_8_reg_16290),
        .D(p_0_in14_out),
        .Q(and_ln32_reg_1611),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(grp_pointwise_conv2d_fix_1_fu_482_ap_ready),
        .I1(grp_pointwise_conv2d_fix_1_fu_482_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .O(grp_pointwise_conv2d_fix_1_fu_482_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_0_reg_478_reg_n_5_[1] ),
        .I2(\out_d_0_reg_478_reg_n_5_[3] ),
        .I3(\out_d_0_reg_478_reg_n_5_[0] ),
        .I4(\out_d_0_reg_478_reg_n_5_[2] ),
        .O(grp_pointwise_conv2d_fix_1_fu_482_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[15]_i_1 
       (.I0(Q[1]),
        .I1(grp_pointwise_conv2d_fix_1_fu_482_ap_ready),
        .I2(grp_pointwise_conv2d_fix_1_fu_482_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(Q[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    \ap_CS_fsm[16]_i_1 
       (.I0(Q[2]),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_pointwise_conv2d_fix_1_fu_482_ap_start_reg),
        .I3(grp_pointwise_conv2d_fix_1_fu_482_ap_ready),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(ap_CS_fsm_state18),
        .I1(grp_pointwise_conv2d_fix_1_fu_482_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'hFFAE)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(add_ln28_reg_15510),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter00),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\ap_CS_fsm[3]_i_2_n_5 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(i_0_reg_500_reg[1]),
        .I1(i_0_reg_500_reg[0]),
        .I2(i_0_reg_500_reg[2]),
        .I3(i_0_reg_500_reg__0),
        .I4(i_0_reg_500_reg[3]),
        .O(\ap_CS_fsm[3]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(ap_CS_fsm_state5),
        .I1(\ap_CS_fsm[4]_i_2_n_5 ),
        .I2(ap_CS_fsm_pp1_stage0),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'hBBBBBBBBB0BBBBBB)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(ap_enable_reg_pp1_iter10),
        .I1(output_r_ce0),
        .I2(p_0_in[1]),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_enable_reg_pp1_iter1),
        .I5(ap_enable_reg_pp1_iter0),
        .O(\ap_CS_fsm[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h00400040F0F00040)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(p_0_in[1]),
        .I4(output_r_ce0),
        .I5(ap_enable_reg_pp1_iter10),
        .O(ap_NS_fsm[5]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_1_fu_482_ap_done),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h77700000)) 
    ap_enable_reg_pp0_iter0_i_1__2
       (.I0(\ap_CS_fsm[3]_i_2_n_5 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter00),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__2_n_5),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA8A)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(i_0_reg_500_reg[3]),
        .I2(i_0_reg_500_reg__0),
        .I3(i_0_reg_500_reg[2]),
        .I4(i_0_reg_500_reg[0]),
        .I5(i_0_reg_500_reg[1]),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h77700000)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(icmp_ln31_fu_1036_p2),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_CS_fsm_state5),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp1_iter0_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1_n_5),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  FDRE ap_enable_reg_pp1_iter10_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter9_reg_gate_n_5),
        .Q(ap_enable_reg_pp1_iter10),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter11_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter10),
        .Q(output_r_ce0),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0),
        .Q(ap_enable_reg_pp1_iter1),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp1_iter2_i_1
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_enable_reg_pp1_iter1),
        .O(ap_enable_reg_pp1_iter2_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter2_i_1_n_5),
        .Q(p_0_in[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(grp_pointwise_conv2d_fix_1_fu_482_input_r_ce0),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp1_iter4_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(ap_enable_reg_pp1_iter4_reg_r_n_5),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp1_iter5_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter4_reg_r_n_5),
        .Q(ap_enable_reg_pp1_iter5_reg_r_n_5),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp1_iter6_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter5_reg_r_n_5),
        .Q(ap_enable_reg_pp1_iter6_reg_r_n_5),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp1_iter7_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter6_reg_r_n_5),
        .Q(ap_enable_reg_pp1_iter7_reg_r_0),
        .R(ap_rst_n_inv));
  FDRE ap_enable_reg_pp1_iter8_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter7_reg_r_0),
        .Q(ap_enable_reg_pp1_iter8_reg_r_n_5),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_1_fu_482/ap_enable_reg_pp1_iter8_reg_srl5___grp_pointwise_conv2d_fix_1_fu_482_ap_enable_reg_pp1_iter8_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    ap_enable_reg_pp1_iter8_reg_srl5___grp_pointwise_conv2d_fix_1_fu_482_ap_enable_reg_pp1_iter8_reg_r
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(grp_pointwise_conv2d_fix_1_fu_482_input_r_ce0),
        .Q(ap_enable_reg_pp1_iter8_reg_srl5___grp_pointwise_conv2d_fix_1_fu_482_ap_enable_reg_pp1_iter8_reg_r_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp1_iter9_reg_gate
       (.I0(ap_enable_reg_pp1_iter9_reg_grp_pointwise_conv2d_fix_1_fu_482_ap_enable_reg_pp1_iter9_reg_r_n_5),
        .I1(ap_enable_reg_pp1_iter9_reg_r_0),
        .O(ap_enable_reg_pp1_iter9_reg_gate_n_5));
  FDRE ap_enable_reg_pp1_iter9_reg_grp_pointwise_conv2d_fix_1_fu_482_ap_enable_reg_pp1_iter9_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter8_reg_srl5___grp_pointwise_conv2d_fix_1_fu_482_ap_enable_reg_pp1_iter8_reg_r_n_5),
        .Q(ap_enable_reg_pp1_iter9_reg_grp_pointwise_conv2d_fix_1_fu_482_ap_enable_reg_pp1_iter9_reg_r_n_5),
        .R(1'b0));
  FDRE ap_enable_reg_pp1_iter9_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter8_reg_r_n_5),
        .Q(ap_enable_reg_pp1_iter9_reg_r_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \buffer_0_reg_555[0]_i_1 
       (.I0(sext_ln34_reg_1530[0]),
        .I1(ap_CS_fsm_state5),
        .I2(buffer_0_reg_555[0]),
        .I3(icmp_ln31_reg_1566_pp1_iter10_reg),
        .I4(output_r_ce0),
        .I5(\buffer_reg_1683_reg[22]_0 [0]),
        .O(\buffer_0_reg_555[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \buffer_0_reg_555[10]_i_1 
       (.I0(sext_ln34_reg_1530[10]),
        .I1(ap_CS_fsm_state5),
        .I2(buffer_0_reg_555[10]),
        .I3(icmp_ln31_reg_1566_pp1_iter10_reg),
        .I4(output_r_ce0),
        .I5(\buffer_reg_1683_reg[22]_0 [8]),
        .O(\buffer_0_reg_555[10]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \buffer_0_reg_555[11]_i_1 
       (.I0(sext_ln34_reg_1530[11]),
        .I1(ap_CS_fsm_state5),
        .I2(buffer_0_reg_555[11]),
        .I3(icmp_ln31_reg_1566_pp1_iter10_reg),
        .I4(output_r_ce0),
        .I5(buffer_reg_1683[11]),
        .O(\buffer_0_reg_555[11]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \buffer_0_reg_555[12]_i_1 
       (.I0(sext_ln34_reg_1530[15]),
        .I1(ap_CS_fsm_state5),
        .I2(buffer_0_reg_555[12]),
        .I3(icmp_ln31_reg_1566_pp1_iter10_reg),
        .I4(output_r_ce0),
        .I5(\buffer_reg_1683_reg[22]_0 [9]),
        .O(\buffer_0_reg_555[12]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \buffer_0_reg_555[13]_i_1 
       (.I0(sext_ln34_reg_1530[15]),
        .I1(ap_CS_fsm_state5),
        .I2(buffer_0_reg_555[13]),
        .I3(icmp_ln31_reg_1566_pp1_iter10_reg),
        .I4(output_r_ce0),
        .I5(buffer_reg_1683[13]),
        .O(\buffer_0_reg_555[13]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \buffer_0_reg_555[14]_i_1 
       (.I0(sext_ln34_reg_1530[15]),
        .I1(ap_CS_fsm_state5),
        .I2(buffer_0_reg_555[14]),
        .I3(icmp_ln31_reg_1566_pp1_iter10_reg),
        .I4(output_r_ce0),
        .I5(\buffer_reg_1683_reg[22]_0 [10]),
        .O(\buffer_0_reg_555[14]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \buffer_0_reg_555[15]_i_1 
       (.I0(sext_ln34_reg_1530[15]),
        .I1(ap_CS_fsm_state5),
        .I2(buffer_0_reg_555[15]),
        .I3(icmp_ln31_reg_1566_pp1_iter10_reg),
        .I4(output_r_ce0),
        .I5(buffer_reg_1683[15]),
        .O(\buffer_0_reg_555[15]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \buffer_0_reg_555[16]_i_1 
       (.I0(sext_ln34_reg_1530[15]),
        .I1(ap_CS_fsm_state5),
        .I2(buffer_0_reg_555[16]),
        .I3(icmp_ln31_reg_1566_pp1_iter10_reg),
        .I4(output_r_ce0),
        .I5(buffer_reg_1683[16]),
        .O(\buffer_0_reg_555[16]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \buffer_0_reg_555[17]_i_1 
       (.I0(sext_ln34_reg_1530[15]),
        .I1(ap_CS_fsm_state5),
        .I2(buffer_0_reg_555[17]),
        .I3(icmp_ln31_reg_1566_pp1_iter10_reg),
        .I4(output_r_ce0),
        .I5(buffer_reg_1683[17]),
        .O(\buffer_0_reg_555[17]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \buffer_0_reg_555[18]_i_1 
       (.I0(sext_ln34_reg_1530[15]),
        .I1(ap_CS_fsm_state5),
        .I2(buffer_0_reg_555[18]),
        .I3(icmp_ln31_reg_1566_pp1_iter10_reg),
        .I4(output_r_ce0),
        .I5(buffer_reg_1683[18]),
        .O(\buffer_0_reg_555[18]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \buffer_0_reg_555[19]_i_1 
       (.I0(sext_ln34_reg_1530[15]),
        .I1(ap_CS_fsm_state5),
        .I2(buffer_0_reg_555[19]),
        .I3(icmp_ln31_reg_1566_pp1_iter10_reg),
        .I4(output_r_ce0),
        .I5(buffer_reg_1683[19]),
        .O(\buffer_0_reg_555[19]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \buffer_0_reg_555[1]_i_1 
       (.I0(sext_ln34_reg_1530[1]),
        .I1(ap_CS_fsm_state5),
        .I2(buffer_0_reg_555[1]),
        .I3(icmp_ln31_reg_1566_pp1_iter10_reg),
        .I4(output_r_ce0),
        .I5(\buffer_reg_1683_reg[22]_0 [1]),
        .O(\buffer_0_reg_555[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \buffer_0_reg_555[20]_i_1 
       (.I0(sext_ln34_reg_1530[15]),
        .I1(ap_CS_fsm_state5),
        .I2(buffer_0_reg_555[20]),
        .I3(icmp_ln31_reg_1566_pp1_iter10_reg),
        .I4(output_r_ce0),
        .I5(buffer_reg_1683[20]),
        .O(\buffer_0_reg_555[20]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \buffer_0_reg_555[21]_i_1 
       (.I0(sext_ln34_reg_1530[15]),
        .I1(ap_CS_fsm_state5),
        .I2(buffer_0_reg_555[21]),
        .I3(icmp_ln31_reg_1566_pp1_iter10_reg),
        .I4(output_r_ce0),
        .I5(buffer_reg_1683[21]),
        .O(\buffer_0_reg_555[21]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \buffer_0_reg_555[22]_i_1 
       (.I0(sext_ln34_reg_1530[15]),
        .I1(ap_CS_fsm_state5),
        .I2(buffer_0_reg_555[22]),
        .I3(icmp_ln31_reg_1566_pp1_iter10_reg),
        .I4(output_r_ce0),
        .I5(\buffer_reg_1683_reg[22]_0 [11]),
        .O(\buffer_0_reg_555[22]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \buffer_0_reg_555[2]_i_1 
       (.I0(sext_ln34_reg_1530[2]),
        .I1(ap_CS_fsm_state5),
        .I2(buffer_0_reg_555[2]),
        .I3(icmp_ln31_reg_1566_pp1_iter10_reg),
        .I4(output_r_ce0),
        .I5(\buffer_reg_1683_reg[22]_0 [2]),
        .O(\buffer_0_reg_555[2]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \buffer_0_reg_555[3]_i_1 
       (.I0(sext_ln34_reg_1530[3]),
        .I1(ap_CS_fsm_state5),
        .I2(buffer_0_reg_555[3]),
        .I3(icmp_ln31_reg_1566_pp1_iter10_reg),
        .I4(output_r_ce0),
        .I5(buffer_reg_1683[3]),
        .O(\buffer_0_reg_555[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \buffer_0_reg_555[4]_i_1 
       (.I0(sext_ln34_reg_1530[4]),
        .I1(ap_CS_fsm_state5),
        .I2(buffer_0_reg_555[4]),
        .I3(icmp_ln31_reg_1566_pp1_iter10_reg),
        .I4(output_r_ce0),
        .I5(\buffer_reg_1683_reg[22]_0 [3]),
        .O(\buffer_0_reg_555[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \buffer_0_reg_555[5]_i_1 
       (.I0(sext_ln34_reg_1530[5]),
        .I1(ap_CS_fsm_state5),
        .I2(buffer_0_reg_555[5]),
        .I3(icmp_ln31_reg_1566_pp1_iter10_reg),
        .I4(output_r_ce0),
        .I5(buffer_reg_1683[5]),
        .O(\buffer_0_reg_555[5]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \buffer_0_reg_555[6]_i_1 
       (.I0(sext_ln34_reg_1530[6]),
        .I1(ap_CS_fsm_state5),
        .I2(buffer_0_reg_555[6]),
        .I3(icmp_ln31_reg_1566_pp1_iter10_reg),
        .I4(output_r_ce0),
        .I5(\buffer_reg_1683_reg[22]_0 [4]),
        .O(\buffer_0_reg_555[6]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \buffer_0_reg_555[7]_i_1 
       (.I0(sext_ln34_reg_1530[7]),
        .I1(ap_CS_fsm_state5),
        .I2(buffer_0_reg_555[7]),
        .I3(icmp_ln31_reg_1566_pp1_iter10_reg),
        .I4(output_r_ce0),
        .I5(\buffer_reg_1683_reg[22]_0 [5]),
        .O(\buffer_0_reg_555[7]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \buffer_0_reg_555[8]_i_1 
       (.I0(sext_ln34_reg_1530[8]),
        .I1(ap_CS_fsm_state5),
        .I2(buffer_0_reg_555[8]),
        .I3(icmp_ln31_reg_1566_pp1_iter10_reg),
        .I4(output_r_ce0),
        .I5(\buffer_reg_1683_reg[22]_0 [6]),
        .O(\buffer_0_reg_555[8]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \buffer_0_reg_555[9]_i_1 
       (.I0(sext_ln34_reg_1530[9]),
        .I1(ap_CS_fsm_state5),
        .I2(buffer_0_reg_555[9]),
        .I3(icmp_ln31_reg_1566_pp1_iter10_reg),
        .I4(output_r_ce0),
        .I5(\buffer_reg_1683_reg[22]_0 [7]),
        .O(\buffer_0_reg_555[9]_i_1_n_5 ));
  FDRE \buffer_0_reg_555_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_555[0]_i_1_n_5 ),
        .Q(buffer_0_reg_555[0]),
        .R(1'b0));
  FDRE \buffer_0_reg_555_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_555[10]_i_1_n_5 ),
        .Q(buffer_0_reg_555[10]),
        .R(1'b0));
  FDRE \buffer_0_reg_555_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_555[11]_i_1_n_5 ),
        .Q(buffer_0_reg_555[11]),
        .R(1'b0));
  FDRE \buffer_0_reg_555_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_555[12]_i_1_n_5 ),
        .Q(buffer_0_reg_555[12]),
        .R(1'b0));
  FDRE \buffer_0_reg_555_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_555[13]_i_1_n_5 ),
        .Q(buffer_0_reg_555[13]),
        .R(1'b0));
  FDRE \buffer_0_reg_555_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_555[14]_i_1_n_5 ),
        .Q(buffer_0_reg_555[14]),
        .R(1'b0));
  FDRE \buffer_0_reg_555_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_555[15]_i_1_n_5 ),
        .Q(buffer_0_reg_555[15]),
        .R(1'b0));
  FDRE \buffer_0_reg_555_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_555[16]_i_1_n_5 ),
        .Q(buffer_0_reg_555[16]),
        .R(1'b0));
  FDRE \buffer_0_reg_555_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_555[17]_i_1_n_5 ),
        .Q(buffer_0_reg_555[17]),
        .R(1'b0));
  FDRE \buffer_0_reg_555_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_555[18]_i_1_n_5 ),
        .Q(buffer_0_reg_555[18]),
        .R(1'b0));
  FDRE \buffer_0_reg_555_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_555[19]_i_1_n_5 ),
        .Q(buffer_0_reg_555[19]),
        .R(1'b0));
  FDRE \buffer_0_reg_555_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_555[1]_i_1_n_5 ),
        .Q(buffer_0_reg_555[1]),
        .R(1'b0));
  FDRE \buffer_0_reg_555_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_555[20]_i_1_n_5 ),
        .Q(buffer_0_reg_555[20]),
        .R(1'b0));
  FDRE \buffer_0_reg_555_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_555[21]_i_1_n_5 ),
        .Q(buffer_0_reg_555[21]),
        .R(1'b0));
  FDRE \buffer_0_reg_555_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_555[22]_i_1_n_5 ),
        .Q(buffer_0_reg_555[22]),
        .R(1'b0));
  FDRE \buffer_0_reg_555_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_555[2]_i_1_n_5 ),
        .Q(buffer_0_reg_555[2]),
        .R(1'b0));
  FDRE \buffer_0_reg_555_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_555[3]_i_1_n_5 ),
        .Q(buffer_0_reg_555[3]),
        .R(1'b0));
  FDRE \buffer_0_reg_555_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_555[4]_i_1_n_5 ),
        .Q(buffer_0_reg_555[4]),
        .R(1'b0));
  FDRE \buffer_0_reg_555_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_555[5]_i_1_n_5 ),
        .Q(buffer_0_reg_555[5]),
        .R(1'b0));
  FDRE \buffer_0_reg_555_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_555[6]_i_1_n_5 ),
        .Q(buffer_0_reg_555[6]),
        .R(1'b0));
  FDRE \buffer_0_reg_555_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_555[7]_i_1_n_5 ),
        .Q(buffer_0_reg_555[7]),
        .R(1'b0));
  FDRE \buffer_0_reg_555_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_555[8]_i_1_n_5 ),
        .Q(buffer_0_reg_555[8]),
        .R(1'b0));
  FDRE \buffer_0_reg_555_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_555[9]_i_1_n_5 ),
        .Q(buffer_0_reg_555[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h001DFF1DFFE200E2)) 
    \buffer_reg_1683[11]_i_2 
       (.I0(buffer_reg_1683[11]),
        .I1(\buffer_reg_1683[22]_i_9_n_5 ),
        .I2(buffer_0_reg_555[11]),
        .I3(\buffer_reg_1683[22]_i_8_n_5 ),
        .I4(sext_ln34_reg_1530[11]),
        .I5(sext_ln39_4_fu_1350_p1[11]),
        .O(\buffer_reg_1683[11]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h001DFF1DFFE200E2)) 
    \buffer_reg_1683[11]_i_3 
       (.I0(\buffer_reg_1683_reg[22]_0 [8]),
        .I1(\buffer_reg_1683[22]_i_9_n_5 ),
        .I2(buffer_0_reg_555[10]),
        .I3(\buffer_reg_1683[22]_i_8_n_5 ),
        .I4(sext_ln34_reg_1530[10]),
        .I5(sext_ln39_4_fu_1350_p1[10]),
        .O(\buffer_reg_1683[11]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h001DFF1DFFE200E2)) 
    \buffer_reg_1683[11]_i_4 
       (.I0(\buffer_reg_1683_reg[22]_0 [7]),
        .I1(\buffer_reg_1683[22]_i_9_n_5 ),
        .I2(buffer_0_reg_555[9]),
        .I3(\buffer_reg_1683[22]_i_8_n_5 ),
        .I4(sext_ln34_reg_1530[9]),
        .I5(sext_ln39_4_fu_1350_p1[9]),
        .O(\buffer_reg_1683[11]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h001DFF1DFFE200E2)) 
    \buffer_reg_1683[11]_i_5 
       (.I0(\buffer_reg_1683_reg[22]_0 [6]),
        .I1(\buffer_reg_1683[22]_i_9_n_5 ),
        .I2(buffer_0_reg_555[8]),
        .I3(\buffer_reg_1683[22]_i_8_n_5 ),
        .I4(sext_ln34_reg_1530[8]),
        .I5(sext_ln39_4_fu_1350_p1[8]),
        .O(\buffer_reg_1683[11]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h001DFF1DFFE200E2)) 
    \buffer_reg_1683[15]_i_2 
       (.I0(buffer_reg_1683[15]),
        .I1(\buffer_reg_1683[22]_i_9_n_5 ),
        .I2(buffer_0_reg_555[15]),
        .I3(\buffer_reg_1683[22]_i_8_n_5 ),
        .I4(sext_ln34_reg_1530[15]),
        .I5(sext_ln39_4_fu_1350_p1[15]),
        .O(\buffer_reg_1683[15]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h001DFF1DFFE200E2)) 
    \buffer_reg_1683[15]_i_3 
       (.I0(\buffer_reg_1683_reg[22]_0 [10]),
        .I1(\buffer_reg_1683[22]_i_9_n_5 ),
        .I2(buffer_0_reg_555[14]),
        .I3(\buffer_reg_1683[22]_i_8_n_5 ),
        .I4(sext_ln34_reg_1530[15]),
        .I5(sext_ln39_4_fu_1350_p1[14]),
        .O(\buffer_reg_1683[15]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h001DFF1DFFE200E2)) 
    \buffer_reg_1683[15]_i_4 
       (.I0(buffer_reg_1683[13]),
        .I1(\buffer_reg_1683[22]_i_9_n_5 ),
        .I2(buffer_0_reg_555[13]),
        .I3(\buffer_reg_1683[22]_i_8_n_5 ),
        .I4(sext_ln34_reg_1530[15]),
        .I5(sext_ln39_4_fu_1350_p1[13]),
        .O(\buffer_reg_1683[15]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h001DFF1DFFE200E2)) 
    \buffer_reg_1683[15]_i_5 
       (.I0(\buffer_reg_1683_reg[22]_0 [9]),
        .I1(\buffer_reg_1683[22]_i_9_n_5 ),
        .I2(buffer_0_reg_555[12]),
        .I3(\buffer_reg_1683[22]_i_8_n_5 ),
        .I4(sext_ln34_reg_1530[15]),
        .I5(sext_ln39_4_fu_1350_p1[12]),
        .O(\buffer_reg_1683[15]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \buffer_reg_1683[19]_i_2 
       (.I0(sext_ln34_reg_1530[15]),
        .I1(\buffer_reg_1683[22]_i_8_n_5 ),
        .I2(buffer_0_reg_555[18]),
        .I3(icmp_ln31_reg_1566_pp1_iter10_reg),
        .I4(output_r_ce0),
        .I5(buffer_reg_1683[18]),
        .O(select_ln36_fu_1335_p3[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \buffer_reg_1683[19]_i_3 
       (.I0(sext_ln39_4_fu_1350_p1[17]),
        .O(\buffer_reg_1683[19]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFE200E2001DFF1D)) 
    \buffer_reg_1683[19]_i_4 
       (.I0(buffer_reg_1683[18]),
        .I1(\buffer_reg_1683[22]_i_9_n_5 ),
        .I2(buffer_0_reg_555[18]),
        .I3(\buffer_reg_1683[22]_i_8_n_5 ),
        .I4(sext_ln34_reg_1530[15]),
        .I5(select_ln36_fu_1335_p3[19]),
        .O(\buffer_reg_1683[19]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \buffer_reg_1683[19]_i_5 
       (.I0(sext_ln39_4_fu_1350_p1[17]),
        .I1(buffer_reg_1683[18]),
        .I2(\buffer_reg_1683[22]_i_9_n_5 ),
        .I3(buffer_0_reg_555[18]),
        .I4(\buffer_reg_1683[22]_i_8_n_5 ),
        .I5(sext_ln34_reg_1530[15]),
        .O(\buffer_reg_1683[19]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \buffer_reg_1683[19]_i_6 
       (.I0(sext_ln39_4_fu_1350_p1[17]),
        .I1(buffer_reg_1683[17]),
        .I2(\buffer_reg_1683[22]_i_9_n_5 ),
        .I3(buffer_0_reg_555[17]),
        .I4(\buffer_reg_1683[22]_i_8_n_5 ),
        .I5(sext_ln34_reg_1530[15]),
        .O(\buffer_reg_1683[19]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h001DFF1DFFE200E2)) 
    \buffer_reg_1683[19]_i_7 
       (.I0(buffer_reg_1683[16]),
        .I1(\buffer_reg_1683[22]_i_9_n_5 ),
        .I2(buffer_0_reg_555[16]),
        .I3(\buffer_reg_1683[22]_i_8_n_5 ),
        .I4(sext_ln34_reg_1530[15]),
        .I5(sext_ln39_4_fu_1350_p1[16]),
        .O(\buffer_reg_1683[19]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_reg_1683[22]_i_1 
       (.I0(ap_enable_reg_pp1_iter10),
        .I1(icmp_ln31_reg_1566_pp1_iter9_reg),
        .O(buffer_reg_16830));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \buffer_reg_1683[22]_i_10 
       (.I0(buffer_0_reg_555[21]),
        .I1(icmp_ln31_reg_1566_pp1_iter10_reg),
        .I2(output_r_ce0),
        .I3(buffer_reg_1683[21]),
        .O(\buffer_reg_1683[22]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \buffer_reg_1683[22]_i_3 
       (.I0(sext_ln34_reg_1530[15]),
        .I1(\buffer_reg_1683[22]_i_8_n_5 ),
        .I2(buffer_0_reg_555[20]),
        .I3(icmp_ln31_reg_1566_pp1_iter10_reg),
        .I4(output_r_ce0),
        .I5(buffer_reg_1683[20]),
        .O(select_ln36_fu_1335_p3[20]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \buffer_reg_1683[22]_i_4 
       (.I0(sext_ln34_reg_1530[15]),
        .I1(\buffer_reg_1683[22]_i_8_n_5 ),
        .I2(buffer_0_reg_555[19]),
        .I3(icmp_ln31_reg_1566_pp1_iter10_reg),
        .I4(output_r_ce0),
        .I5(buffer_reg_1683[19]),
        .O(select_ln36_fu_1335_p3[19]));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCA533A5)) 
    \buffer_reg_1683[22]_i_5 
       (.I0(buffer_reg_1683[21]),
        .I1(buffer_0_reg_555[21]),
        .I2(\buffer_reg_1683_reg[22]_0 [11]),
        .I3(\buffer_reg_1683[22]_i_9_n_5 ),
        .I4(buffer_0_reg_555[22]),
        .I5(\buffer_reg_1683[22]_i_8_n_5 ),
        .O(\buffer_reg_1683[22]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFE21D)) 
    \buffer_reg_1683[22]_i_6 
       (.I0(buffer_reg_1683[20]),
        .I1(\buffer_reg_1683[22]_i_9_n_5 ),
        .I2(buffer_0_reg_555[20]),
        .I3(\buffer_reg_1683[22]_i_10_n_5 ),
        .I4(\buffer_reg_1683[22]_i_8_n_5 ),
        .O(\buffer_reg_1683[22]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFFE200E2001DFF1D)) 
    \buffer_reg_1683[22]_i_7 
       (.I0(buffer_reg_1683[19]),
        .I1(\buffer_reg_1683[22]_i_9_n_5 ),
        .I2(buffer_0_reg_555[19]),
        .I3(\buffer_reg_1683[22]_i_8_n_5 ),
        .I4(sext_ln34_reg_1530[15]),
        .I5(select_ln36_fu_1335_p3[20]),
        .O(\buffer_reg_1683[22]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \buffer_reg_1683[22]_i_8 
       (.I0(icmp_ln33_reg_1575_pp1_iter9_reg),
        .I1(and_ln32_reg_1611_pp1_iter9_reg),
        .O(\buffer_reg_1683[22]_i_8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \buffer_reg_1683[22]_i_9 
       (.I0(icmp_ln31_reg_1566_pp1_iter10_reg),
        .I1(output_r_ce0),
        .O(\buffer_reg_1683[22]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h001DFF1DFFE200E2)) 
    \buffer_reg_1683[3]_i_2 
       (.I0(buffer_reg_1683[3]),
        .I1(\buffer_reg_1683[22]_i_9_n_5 ),
        .I2(buffer_0_reg_555[3]),
        .I3(\buffer_reg_1683[22]_i_8_n_5 ),
        .I4(sext_ln34_reg_1530[3]),
        .I5(sext_ln39_4_fu_1350_p1[3]),
        .O(\buffer_reg_1683[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h001DFF1DFFE200E2)) 
    \buffer_reg_1683[3]_i_3 
       (.I0(\buffer_reg_1683_reg[22]_0 [2]),
        .I1(\buffer_reg_1683[22]_i_9_n_5 ),
        .I2(buffer_0_reg_555[2]),
        .I3(\buffer_reg_1683[22]_i_8_n_5 ),
        .I4(sext_ln34_reg_1530[2]),
        .I5(sext_ln39_4_fu_1350_p1[2]),
        .O(\buffer_reg_1683[3]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h001DFF1DFFE200E2)) 
    \buffer_reg_1683[3]_i_4 
       (.I0(\buffer_reg_1683_reg[22]_0 [1]),
        .I1(\buffer_reg_1683[22]_i_9_n_5 ),
        .I2(buffer_0_reg_555[1]),
        .I3(\buffer_reg_1683[22]_i_8_n_5 ),
        .I4(sext_ln34_reg_1530[1]),
        .I5(sext_ln39_4_fu_1350_p1[1]),
        .O(\buffer_reg_1683[3]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h001DFF1DFFE200E2)) 
    \buffer_reg_1683[3]_i_5 
       (.I0(\buffer_reg_1683_reg[22]_0 [0]),
        .I1(\buffer_reg_1683[22]_i_9_n_5 ),
        .I2(buffer_0_reg_555[0]),
        .I3(\buffer_reg_1683[22]_i_8_n_5 ),
        .I4(sext_ln34_reg_1530[0]),
        .I5(sext_ln39_4_fu_1350_p1[0]),
        .O(\buffer_reg_1683[3]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h001DFF1DFFE200E2)) 
    \buffer_reg_1683[7]_i_2 
       (.I0(\buffer_reg_1683_reg[22]_0 [5]),
        .I1(\buffer_reg_1683[22]_i_9_n_5 ),
        .I2(buffer_0_reg_555[7]),
        .I3(\buffer_reg_1683[22]_i_8_n_5 ),
        .I4(sext_ln34_reg_1530[7]),
        .I5(sext_ln39_4_fu_1350_p1[7]),
        .O(\buffer_reg_1683[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h001DFF1DFFE200E2)) 
    \buffer_reg_1683[7]_i_3 
       (.I0(\buffer_reg_1683_reg[22]_0 [4]),
        .I1(\buffer_reg_1683[22]_i_9_n_5 ),
        .I2(buffer_0_reg_555[6]),
        .I3(\buffer_reg_1683[22]_i_8_n_5 ),
        .I4(sext_ln34_reg_1530[6]),
        .I5(sext_ln39_4_fu_1350_p1[6]),
        .O(\buffer_reg_1683[7]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h001DFF1DFFE200E2)) 
    \buffer_reg_1683[7]_i_4 
       (.I0(buffer_reg_1683[5]),
        .I1(\buffer_reg_1683[22]_i_9_n_5 ),
        .I2(buffer_0_reg_555[5]),
        .I3(\buffer_reg_1683[22]_i_8_n_5 ),
        .I4(sext_ln34_reg_1530[5]),
        .I5(sext_ln39_4_fu_1350_p1[5]),
        .O(\buffer_reg_1683[7]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h001DFF1DFFE200E2)) 
    \buffer_reg_1683[7]_i_5 
       (.I0(\buffer_reg_1683_reg[22]_0 [3]),
        .I1(\buffer_reg_1683[22]_i_9_n_5 ),
        .I2(buffer_0_reg_555[4]),
        .I3(\buffer_reg_1683[22]_i_8_n_5 ),
        .I4(sext_ln34_reg_1530[4]),
        .I5(sext_ln39_4_fu_1350_p1[4]),
        .O(\buffer_reg_1683[7]_i_5_n_5 ));
  FDRE \buffer_reg_1683_reg[0] 
       (.C(ap_clk),
        .CE(buffer_reg_16830),
        .D(buffer_fu_1354_p2[0]),
        .Q(\buffer_reg_1683_reg[22]_0 [0]),
        .R(1'b0));
  FDRE \buffer_reg_1683_reg[10] 
       (.C(ap_clk),
        .CE(buffer_reg_16830),
        .D(buffer_fu_1354_p2[10]),
        .Q(\buffer_reg_1683_reg[22]_0 [8]),
        .R(1'b0));
  FDRE \buffer_reg_1683_reg[11] 
       (.C(ap_clk),
        .CE(buffer_reg_16830),
        .D(buffer_fu_1354_p2[11]),
        .Q(buffer_reg_1683[11]),
        .R(1'b0));
  CARRY4 \buffer_reg_1683_reg[11]_i_1 
       (.CI(\buffer_reg_1683_reg[7]_i_1_n_5 ),
        .CO({\buffer_reg_1683_reg[11]_i_1_n_5 ,\buffer_reg_1683_reg[11]_i_1_n_6 ,\buffer_reg_1683_reg[11]_i_1_n_7 ,\buffer_reg_1683_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(sext_ln39_4_fu_1350_p1[11:8]),
        .O(buffer_fu_1354_p2[11:8]),
        .S({\buffer_reg_1683[11]_i_2_n_5 ,\buffer_reg_1683[11]_i_3_n_5 ,\buffer_reg_1683[11]_i_4_n_5 ,\buffer_reg_1683[11]_i_5_n_5 }));
  FDRE \buffer_reg_1683_reg[12] 
       (.C(ap_clk),
        .CE(buffer_reg_16830),
        .D(buffer_fu_1354_p2[12]),
        .Q(\buffer_reg_1683_reg[22]_0 [9]),
        .R(1'b0));
  FDRE \buffer_reg_1683_reg[13] 
       (.C(ap_clk),
        .CE(buffer_reg_16830),
        .D(buffer_fu_1354_p2[13]),
        .Q(buffer_reg_1683[13]),
        .R(1'b0));
  FDRE \buffer_reg_1683_reg[14] 
       (.C(ap_clk),
        .CE(buffer_reg_16830),
        .D(buffer_fu_1354_p2[14]),
        .Q(\buffer_reg_1683_reg[22]_0 [10]),
        .R(1'b0));
  FDRE \buffer_reg_1683_reg[15] 
       (.C(ap_clk),
        .CE(buffer_reg_16830),
        .D(buffer_fu_1354_p2[15]),
        .Q(buffer_reg_1683[15]),
        .R(1'b0));
  CARRY4 \buffer_reg_1683_reg[15]_i_1 
       (.CI(\buffer_reg_1683_reg[11]_i_1_n_5 ),
        .CO({\buffer_reg_1683_reg[15]_i_1_n_5 ,\buffer_reg_1683_reg[15]_i_1_n_6 ,\buffer_reg_1683_reg[15]_i_1_n_7 ,\buffer_reg_1683_reg[15]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(sext_ln39_4_fu_1350_p1[15:12]),
        .O(buffer_fu_1354_p2[15:12]),
        .S({\buffer_reg_1683[15]_i_2_n_5 ,\buffer_reg_1683[15]_i_3_n_5 ,\buffer_reg_1683[15]_i_4_n_5 ,\buffer_reg_1683[15]_i_5_n_5 }));
  FDRE \buffer_reg_1683_reg[16] 
       (.C(ap_clk),
        .CE(buffer_reg_16830),
        .D(buffer_fu_1354_p2[16]),
        .Q(buffer_reg_1683[16]),
        .R(1'b0));
  FDRE \buffer_reg_1683_reg[17] 
       (.C(ap_clk),
        .CE(buffer_reg_16830),
        .D(buffer_fu_1354_p2[17]),
        .Q(buffer_reg_1683[17]),
        .R(1'b0));
  FDRE \buffer_reg_1683_reg[18] 
       (.C(ap_clk),
        .CE(buffer_reg_16830),
        .D(buffer_fu_1354_p2[18]),
        .Q(buffer_reg_1683[18]),
        .R(1'b0));
  FDRE \buffer_reg_1683_reg[19] 
       (.C(ap_clk),
        .CE(buffer_reg_16830),
        .D(buffer_fu_1354_p2[19]),
        .Q(buffer_reg_1683[19]),
        .R(1'b0));
  CARRY4 \buffer_reg_1683_reg[19]_i_1 
       (.CI(\buffer_reg_1683_reg[15]_i_1_n_5 ),
        .CO({\buffer_reg_1683_reg[19]_i_1_n_5 ,\buffer_reg_1683_reg[19]_i_1_n_6 ,\buffer_reg_1683_reg[19]_i_1_n_7 ,\buffer_reg_1683_reg[19]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({select_ln36_fu_1335_p3[18],\buffer_reg_1683[19]_i_3_n_5 ,sext_ln39_4_fu_1350_p1[17:16]}),
        .O(buffer_fu_1354_p2[19:16]),
        .S({\buffer_reg_1683[19]_i_4_n_5 ,\buffer_reg_1683[19]_i_5_n_5 ,\buffer_reg_1683[19]_i_6_n_5 ,\buffer_reg_1683[19]_i_7_n_5 }));
  FDRE \buffer_reg_1683_reg[1] 
       (.C(ap_clk),
        .CE(buffer_reg_16830),
        .D(buffer_fu_1354_p2[1]),
        .Q(\buffer_reg_1683_reg[22]_0 [1]),
        .R(1'b0));
  FDRE \buffer_reg_1683_reg[20] 
       (.C(ap_clk),
        .CE(buffer_reg_16830),
        .D(buffer_fu_1354_p2[20]),
        .Q(buffer_reg_1683[20]),
        .R(1'b0));
  FDRE \buffer_reg_1683_reg[21] 
       (.C(ap_clk),
        .CE(buffer_reg_16830),
        .D(buffer_fu_1354_p2[21]),
        .Q(buffer_reg_1683[21]),
        .R(1'b0));
  FDRE \buffer_reg_1683_reg[22] 
       (.C(ap_clk),
        .CE(buffer_reg_16830),
        .D(buffer_fu_1354_p2[22]),
        .Q(\buffer_reg_1683_reg[22]_0 [11]),
        .R(1'b0));
  CARRY4 \buffer_reg_1683_reg[22]_i_2 
       (.CI(\buffer_reg_1683_reg[19]_i_1_n_5 ),
        .CO({\NLW_buffer_reg_1683_reg[22]_i_2_CO_UNCONNECTED [3:2],\buffer_reg_1683_reg[22]_i_2_n_7 ,\buffer_reg_1683_reg[22]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,select_ln36_fu_1335_p3[20:19]}),
        .O({\NLW_buffer_reg_1683_reg[22]_i_2_O_UNCONNECTED [3],buffer_fu_1354_p2[22:20]}),
        .S({1'b0,\buffer_reg_1683[22]_i_5_n_5 ,\buffer_reg_1683[22]_i_6_n_5 ,\buffer_reg_1683[22]_i_7_n_5 }));
  FDRE \buffer_reg_1683_reg[2] 
       (.C(ap_clk),
        .CE(buffer_reg_16830),
        .D(buffer_fu_1354_p2[2]),
        .Q(\buffer_reg_1683_reg[22]_0 [2]),
        .R(1'b0));
  FDRE \buffer_reg_1683_reg[3] 
       (.C(ap_clk),
        .CE(buffer_reg_16830),
        .D(buffer_fu_1354_p2[3]),
        .Q(buffer_reg_1683[3]),
        .R(1'b0));
  CARRY4 \buffer_reg_1683_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\buffer_reg_1683_reg[3]_i_1_n_5 ,\buffer_reg_1683_reg[3]_i_1_n_6 ,\buffer_reg_1683_reg[3]_i_1_n_7 ,\buffer_reg_1683_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(sext_ln39_4_fu_1350_p1[3:0]),
        .O(buffer_fu_1354_p2[3:0]),
        .S({\buffer_reg_1683[3]_i_2_n_5 ,\buffer_reg_1683[3]_i_3_n_5 ,\buffer_reg_1683[3]_i_4_n_5 ,\buffer_reg_1683[3]_i_5_n_5 }));
  FDRE \buffer_reg_1683_reg[4] 
       (.C(ap_clk),
        .CE(buffer_reg_16830),
        .D(buffer_fu_1354_p2[4]),
        .Q(\buffer_reg_1683_reg[22]_0 [3]),
        .R(1'b0));
  FDRE \buffer_reg_1683_reg[5] 
       (.C(ap_clk),
        .CE(buffer_reg_16830),
        .D(buffer_fu_1354_p2[5]),
        .Q(buffer_reg_1683[5]),
        .R(1'b0));
  FDRE \buffer_reg_1683_reg[6] 
       (.C(ap_clk),
        .CE(buffer_reg_16830),
        .D(buffer_fu_1354_p2[6]),
        .Q(\buffer_reg_1683_reg[22]_0 [4]),
        .R(1'b0));
  FDRE \buffer_reg_1683_reg[7] 
       (.C(ap_clk),
        .CE(buffer_reg_16830),
        .D(buffer_fu_1354_p2[7]),
        .Q(\buffer_reg_1683_reg[22]_0 [5]),
        .R(1'b0));
  CARRY4 \buffer_reg_1683_reg[7]_i_1 
       (.CI(\buffer_reg_1683_reg[3]_i_1_n_5 ),
        .CO({\buffer_reg_1683_reg[7]_i_1_n_5 ,\buffer_reg_1683_reg[7]_i_1_n_6 ,\buffer_reg_1683_reg[7]_i_1_n_7 ,\buffer_reg_1683_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(sext_ln39_4_fu_1350_p1[7:4]),
        .O(buffer_fu_1354_p2[7:4]),
        .S({\buffer_reg_1683[7]_i_2_n_5 ,\buffer_reg_1683[7]_i_3_n_5 ,\buffer_reg_1683[7]_i_4_n_5 ,\buffer_reg_1683[7]_i_5_n_5 }));
  FDRE \buffer_reg_1683_reg[8] 
       (.C(ap_clk),
        .CE(buffer_reg_16830),
        .D(buffer_fu_1354_p2[8]),
        .Q(\buffer_reg_1683_reg[22]_0 [6]),
        .R(1'b0));
  FDRE \buffer_reg_1683_reg[9] 
       (.C(ap_clk),
        .CE(buffer_reg_16830),
        .D(buffer_fu_1354_p2[9]),
        .Q(\buffer_reg_1683_reg[22]_0 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_pointwise_conv2d_fix_1_fu_482_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(grp_pointwise_conv2d_fix_1_fu_482_ap_ready),
        .I2(grp_pointwise_conv2d_fix_1_fu_482_ap_start_reg),
        .O(\ap_CS_fsm_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_0_reg_500[0]_i_1 
       (.I0(i_0_reg_500_reg[0]),
        .O(i_fu_642_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_0_reg_500[1]_i_1 
       (.I0(i_0_reg_500_reg[0]),
        .I1(i_0_reg_500_reg[1]),
        .O(i_fu_642_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_0_reg_500[2]_i_1 
       (.I0(i_0_reg_500_reg[2]),
        .I1(i_0_reg_500_reg[1]),
        .I2(i_0_reg_500_reg[0]),
        .O(i_fu_642_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_0_reg_500[3]_i_1 
       (.I0(i_0_reg_500_reg[3]),
        .I1(i_0_reg_500_reg[0]),
        .I2(i_0_reg_500_reg[1]),
        .I3(i_0_reg_500_reg[2]),
        .O(i_fu_642_p2[3]));
  LUT6 #(
    .INIT(64'h00000000FFEF0000)) 
    \i_0_reg_500[4]_i_1 
       (.I0(\out_d_0_reg_478_reg_n_5_[2] ),
        .I1(\out_d_0_reg_478_reg_n_5_[0] ),
        .I2(\out_d_0_reg_478_reg_n_5_[3] ),
        .I3(\out_d_0_reg_478_reg_n_5_[1] ),
        .I4(ap_CS_fsm_state2),
        .I5(i_0_reg_5000),
        .O(i_0_reg_500));
  LUT3 #(
    .INIT(8'h20)) 
    \i_0_reg_500[4]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[3]_i_2_n_5 ),
        .I2(ap_enable_reg_pp0_iter0),
        .O(i_0_reg_5000));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_0_reg_500[4]_i_3 
       (.I0(i_0_reg_500_reg__0),
        .I1(i_0_reg_500_reg[2]),
        .I2(i_0_reg_500_reg[1]),
        .I3(i_0_reg_500_reg[0]),
        .I4(i_0_reg_500_reg[3]),
        .O(i_fu_642_p2[4]));
  FDRE \i_0_reg_500_reg[0] 
       (.C(ap_clk),
        .CE(i_0_reg_5000),
        .D(i_fu_642_p2[0]),
        .Q(i_0_reg_500_reg[0]),
        .R(i_0_reg_500));
  FDRE \i_0_reg_500_reg[1] 
       (.C(ap_clk),
        .CE(i_0_reg_5000),
        .D(i_fu_642_p2[1]),
        .Q(i_0_reg_500_reg[1]),
        .R(i_0_reg_500));
  FDRE \i_0_reg_500_reg[2] 
       (.C(ap_clk),
        .CE(i_0_reg_5000),
        .D(i_fu_642_p2[2]),
        .Q(i_0_reg_500_reg[2]),
        .R(i_0_reg_500));
  FDRE \i_0_reg_500_reg[3] 
       (.C(ap_clk),
        .CE(i_0_reg_5000),
        .D(i_fu_642_p2[3]),
        .Q(i_0_reg_500_reg[3]),
        .R(i_0_reg_500));
  FDRE \i_0_reg_500_reg[4] 
       (.C(ap_clk),
        .CE(i_0_reg_5000),
        .D(i_fu_642_p2[4]),
        .Q(i_0_reg_500_reg__0),
        .R(i_0_reg_500));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \icmp_ln31_reg_1566[0]_i_1 
       (.I0(indvar_flatten18_reg_511_reg[2]),
        .I1(indvar_flatten18_reg_511_reg[6]),
        .I2(indvar_flatten18_reg_511_reg[11]),
        .I3(indvar_flatten18_reg_511_reg[10]),
        .I4(\icmp_ln31_reg_1566[0]_i_2_n_5 ),
        .I5(\icmp_ln31_reg_1566[0]_i_3_n_5 ),
        .O(icmp_ln31_fu_1036_p2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln31_reg_1566[0]_i_2 
       (.I0(indvar_flatten18_reg_511_reg[7]),
        .I1(indvar_flatten18_reg_511_reg[4]),
        .I2(indvar_flatten18_reg_511_reg[8]),
        .I3(indvar_flatten18_reg_511_reg[3]),
        .O(\icmp_ln31_reg_1566[0]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln31_reg_1566[0]_i_3 
       (.I0(indvar_flatten18_reg_511_reg[9]),
        .I1(indvar_flatten18_reg_511_reg[0]),
        .I2(indvar_flatten18_reg_511_reg[5]),
        .I3(indvar_flatten18_reg_511_reg[1]),
        .O(\icmp_ln31_reg_1566[0]_i_3_n_5 ));
  FDRE \icmp_ln31_reg_1566_pp1_iter10_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln31_reg_1566_pp1_iter9_reg),
        .Q(icmp_ln31_reg_1566_pp1_iter10_reg),
        .R(1'b0));
  FDRE \icmp_ln31_reg_1566_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(icmp_ln31_reg_1566),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE \icmp_ln31_reg_1566_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(icmp_ln31_reg_1566_pp1_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln31_reg_1566_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln31_reg_1566_pp1_iter2_reg),
        .Q(icmp_ln31_reg_1566_pp1_iter3_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_1_fu_482/icmp_ln31_reg_1566_pp1_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_1_fu_482/icmp_ln31_reg_1566_pp1_iter7_reg_reg[0]_srl4 " *) 
  SRL16E \icmp_ln31_reg_1566_pp1_iter7_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(icmp_ln31_reg_1566_pp1_iter3_reg),
        .Q(\icmp_ln31_reg_1566_pp1_iter7_reg_reg[0]_srl4_n_5 ));
  FDRE \icmp_ln31_reg_1566_pp1_iter8_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln31_reg_1566_pp1_iter7_reg_reg[0]_srl4_n_5 ),
        .Q(icmp_ln31_reg_1566_pp1_iter8_reg),
        .R(1'b0));
  FDRE \icmp_ln31_reg_1566_pp1_iter9_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln31_reg_1566_pp1_iter8_reg),
        .Q(icmp_ln31_reg_1566_pp1_iter9_reg),
        .R(1'b0));
  FDRE \icmp_ln31_reg_1566_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(icmp_ln31_fu_1036_p2),
        .Q(icmp_ln31_reg_1566),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln33_reg_1575[0]_i_1 
       (.I0(indvar_flatten_reg_533_reg[3]),
        .I1(indvar_flatten_reg_533_reg[8]),
        .I2(indvar_flatten_reg_533_reg[4]),
        .I3(\icmp_ln33_reg_1575[0]_i_2_n_5 ),
        .O(icmp_ln33_fu_1054_p2));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    \icmp_ln33_reg_1575[0]_i_2 
       (.I0(indvar_flatten_reg_533_reg[1]),
        .I1(indvar_flatten_reg_533_reg[0]),
        .I2(indvar_flatten_reg_533_reg[2]),
        .I3(indvar_flatten_reg_533_reg[5]),
        .I4(indvar_flatten_reg_533_reg[6]),
        .I5(indvar_flatten_reg_533_reg[7]),
        .O(\icmp_ln33_reg_1575[0]_i_2_n_5 ));
  FDRE \icmp_ln33_reg_1575_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(icmp_ln33_reg_1575),
        .Q(icmp_ln33_reg_1575_pp1_iter1_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_1_fu_482/icmp_ln33_reg_1575_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_1_fu_482/icmp_ln33_reg_1575_pp1_iter8_reg_reg[0]_srl7 " *) 
  SRL16E \icmp_ln33_reg_1575_pp1_iter8_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(icmp_ln33_reg_1575_pp1_iter1_reg),
        .Q(\icmp_ln33_reg_1575_pp1_iter8_reg_reg[0]_srl7_n_5 ));
  FDRE \icmp_ln33_reg_1575_pp1_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln33_reg_1575_pp1_iter8_reg_reg[0]_srl7_n_5 ),
        .Q(icmp_ln33_reg_1575_pp1_iter9_reg),
        .R(1'b0));
  FDRE \icmp_ln33_reg_1575_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln33_reg_15750),
        .D(icmp_ln33_fu_1054_p2),
        .Q(icmp_ln33_reg_1575),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln36_4_reg_1649[0]_i_1 
       (.I0(icmp_ln36_4_reg_1649),
        .I1(p_0_in[0]),
        .I2(icmp_ln36_4_fu_1217_p2),
        .O(\icmp_ln36_4_reg_1649[0]_i_1_n_5 ));
  FDRE \icmp_ln36_4_reg_1649_pp1_iter10_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln36_4_reg_1649_pp1_iter9_reg),
        .Q(icmp_ln36_4_reg_1649_pp1_iter10_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_1_fu_482/icmp_ln36_4_reg_1649_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_1_fu_482/icmp_ln36_4_reg_1649_pp1_iter8_reg_reg[0]_srl6 " *) 
  SRL16E \icmp_ln36_4_reg_1649_pp1_iter8_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(icmp_ln36_4_reg_1649),
        .Q(\icmp_ln36_4_reg_1649_pp1_iter8_reg_reg[0]_srl6_n_5 ));
  FDRE \icmp_ln36_4_reg_1649_pp1_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln36_4_reg_1649_pp1_iter8_reg_reg[0]_srl6_n_5 ),
        .Q(icmp_ln36_4_reg_1649_pp1_iter9_reg),
        .R(1'b0));
  FDRE \icmp_ln36_4_reg_1649_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln36_4_reg_1649[0]_i_1_n_5 ),
        .Q(icmp_ln36_4_reg_1649),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8ABA)) 
    \in_d_0_reg_565[0]_i_1 
       (.I0(in_d_0_reg_565[0]),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(select_ln36_10_reg_1617[0]),
        .O(ap_phi_mux_in_d_0_phi_fu_569_p4[0]));
  LUT5 #(
    .INIT(32'h8ABABA8A)) 
    \in_d_0_reg_565[1]_i_1 
       (.I0(in_d_0_reg_565[1]),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(select_ln36_10_reg_1617[0]),
        .I4(select_ln36_10_reg_1617[1]),
        .O(ap_phi_mux_in_d_0_phi_fu_569_p4[1]));
  LUT6 #(
    .INIT(64'h8ABABA8ABA8ABA8A)) 
    \in_d_0_reg_565[2]_i_1 
       (.I0(in_d_0_reg_565[2]),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(select_ln36_10_reg_1617[2]),
        .I4(select_ln36_10_reg_1617[1]),
        .I5(select_ln36_10_reg_1617[0]),
        .O(ap_phi_mux_in_d_0_phi_fu_569_p4[2]));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \in_d_0_reg_565[3]_i_1 
       (.I0(in_d_0_reg_565[3]),
        .I1(\select_ln36_11_reg_1623[3]_i_4_n_5 ),
        .I2(select_ln36_10_reg_1617[3]),
        .I3(select_ln36_10_reg_1617[0]),
        .I4(select_ln36_10_reg_1617[1]),
        .I5(select_ln36_10_reg_1617[2]),
        .O(ap_phi_mux_in_d_0_phi_fu_569_p4[3]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'h8ABABA8A)) 
    \in_d_0_reg_565[4]_i_1 
       (.I0(in_d_0_reg_565[4]),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(select_ln36_10_reg_1617[4]),
        .I4(\in_d_0_reg_565[4]_i_2_n_5 ),
        .O(ap_phi_mux_in_d_0_phi_fu_569_p4[4]));
  LUT4 #(
    .INIT(16'h8000)) 
    \in_d_0_reg_565[4]_i_2 
       (.I0(select_ln36_10_reg_1617[3]),
        .I1(select_ln36_10_reg_1617[0]),
        .I2(select_ln36_10_reg_1617[1]),
        .I3(select_ln36_10_reg_1617[2]),
        .O(\in_d_0_reg_565[4]_i_2_n_5 ));
  FDRE \in_d_0_reg_565_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_in_d_0_phi_fu_569_p4[0]),
        .Q(in_d_0_reg_565[0]),
        .R(ap_CS_fsm_state5));
  FDRE \in_d_0_reg_565_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_in_d_0_phi_fu_569_p4[1]),
        .Q(in_d_0_reg_565[1]),
        .R(ap_CS_fsm_state5));
  FDRE \in_d_0_reg_565_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_in_d_0_phi_fu_569_p4[2]),
        .Q(in_d_0_reg_565[2]),
        .R(ap_CS_fsm_state5));
  FDRE \in_d_0_reg_565_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_in_d_0_phi_fu_569_p4[3]),
        .Q(in_d_0_reg_565[3]),
        .R(ap_CS_fsm_state5));
  FDRE \in_d_0_reg_565_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_in_d_0_phi_fu_569_p4[4]),
        .Q(in_d_0_reg_565[4]),
        .R(ap_CS_fsm_state5));
  LUT3 #(
    .INIT(8'h08)) 
    \indvar_flatten18_reg_511[0]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(icmp_ln31_fu_1036_p2),
        .O(indvar_flatten18_reg_5110));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten18_reg_511[0]_i_3 
       (.I0(indvar_flatten18_reg_511_reg[0]),
        .O(\indvar_flatten18_reg_511[0]_i_3_n_5 ));
  FDRE \indvar_flatten18_reg_511_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5110),
        .D(\indvar_flatten18_reg_511_reg[0]_i_2_n_12 ),
        .Q(indvar_flatten18_reg_511_reg[0]),
        .R(ap_CS_fsm_state5));
  CARRY4 \indvar_flatten18_reg_511_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\indvar_flatten18_reg_511_reg[0]_i_2_n_5 ,\indvar_flatten18_reg_511_reg[0]_i_2_n_6 ,\indvar_flatten18_reg_511_reg[0]_i_2_n_7 ,\indvar_flatten18_reg_511_reg[0]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten18_reg_511_reg[0]_i_2_n_9 ,\indvar_flatten18_reg_511_reg[0]_i_2_n_10 ,\indvar_flatten18_reg_511_reg[0]_i_2_n_11 ,\indvar_flatten18_reg_511_reg[0]_i_2_n_12 }),
        .S({indvar_flatten18_reg_511_reg[3:1],\indvar_flatten18_reg_511[0]_i_3_n_5 }));
  FDRE \indvar_flatten18_reg_511_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5110),
        .D(\indvar_flatten18_reg_511_reg[8]_i_1_n_10 ),
        .Q(indvar_flatten18_reg_511_reg[10]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten18_reg_511_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5110),
        .D(\indvar_flatten18_reg_511_reg[8]_i_1_n_9 ),
        .Q(indvar_flatten18_reg_511_reg[11]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten18_reg_511_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5110),
        .D(\indvar_flatten18_reg_511_reg[0]_i_2_n_11 ),
        .Q(indvar_flatten18_reg_511_reg[1]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten18_reg_511_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5110),
        .D(\indvar_flatten18_reg_511_reg[0]_i_2_n_10 ),
        .Q(indvar_flatten18_reg_511_reg[2]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten18_reg_511_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5110),
        .D(\indvar_flatten18_reg_511_reg[0]_i_2_n_9 ),
        .Q(indvar_flatten18_reg_511_reg[3]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten18_reg_511_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5110),
        .D(\indvar_flatten18_reg_511_reg[4]_i_1_n_12 ),
        .Q(indvar_flatten18_reg_511_reg[4]),
        .R(ap_CS_fsm_state5));
  CARRY4 \indvar_flatten18_reg_511_reg[4]_i_1 
       (.CI(\indvar_flatten18_reg_511_reg[0]_i_2_n_5 ),
        .CO({\indvar_flatten18_reg_511_reg[4]_i_1_n_5 ,\indvar_flatten18_reg_511_reg[4]_i_1_n_6 ,\indvar_flatten18_reg_511_reg[4]_i_1_n_7 ,\indvar_flatten18_reg_511_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten18_reg_511_reg[4]_i_1_n_9 ,\indvar_flatten18_reg_511_reg[4]_i_1_n_10 ,\indvar_flatten18_reg_511_reg[4]_i_1_n_11 ,\indvar_flatten18_reg_511_reg[4]_i_1_n_12 }),
        .S(indvar_flatten18_reg_511_reg[7:4]));
  FDRE \indvar_flatten18_reg_511_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5110),
        .D(\indvar_flatten18_reg_511_reg[4]_i_1_n_11 ),
        .Q(indvar_flatten18_reg_511_reg[5]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten18_reg_511_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5110),
        .D(\indvar_flatten18_reg_511_reg[4]_i_1_n_10 ),
        .Q(indvar_flatten18_reg_511_reg[6]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten18_reg_511_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5110),
        .D(\indvar_flatten18_reg_511_reg[4]_i_1_n_9 ),
        .Q(indvar_flatten18_reg_511_reg[7]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten18_reg_511_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5110),
        .D(\indvar_flatten18_reg_511_reg[8]_i_1_n_12 ),
        .Q(indvar_flatten18_reg_511_reg[8]),
        .R(ap_CS_fsm_state5));
  CARRY4 \indvar_flatten18_reg_511_reg[8]_i_1 
       (.CI(\indvar_flatten18_reg_511_reg[4]_i_1_n_5 ),
        .CO({\NLW_indvar_flatten18_reg_511_reg[8]_i_1_CO_UNCONNECTED [3],\indvar_flatten18_reg_511_reg[8]_i_1_n_6 ,\indvar_flatten18_reg_511_reg[8]_i_1_n_7 ,\indvar_flatten18_reg_511_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten18_reg_511_reg[8]_i_1_n_9 ,\indvar_flatten18_reg_511_reg[8]_i_1_n_10 ,\indvar_flatten18_reg_511_reg[8]_i_1_n_11 ,\indvar_flatten18_reg_511_reg[8]_i_1_n_12 }),
        .S(indvar_flatten18_reg_511_reg[11:8]));
  FDRE \indvar_flatten18_reg_511_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5110),
        .D(\indvar_flatten18_reg_511_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten18_reg_511_reg[9]),
        .R(ap_CS_fsm_state5));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_533[0]_i_1 
       (.I0(indvar_flatten_reg_533_reg[0]),
        .O(select_ln33_fu_1104_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten_reg_533[1]_i_1 
       (.I0(indvar_flatten_reg_533_reg[0]),
        .I1(indvar_flatten_reg_533_reg[1]),
        .O(select_ln33_fu_1104_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \indvar_flatten_reg_533[2]_i_1 
       (.I0(indvar_flatten_reg_533_reg[2]),
        .I1(indvar_flatten_reg_533_reg[0]),
        .I2(indvar_flatten_reg_533_reg[1]),
        .O(select_ln33_fu_1104_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \indvar_flatten_reg_533[3]_i_1 
       (.I0(indvar_flatten_reg_533_reg[3]),
        .I1(indvar_flatten_reg_533_reg[1]),
        .I2(indvar_flatten_reg_533_reg[0]),
        .I3(indvar_flatten_reg_533_reg[2]),
        .O(select_ln33_fu_1104_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \indvar_flatten_reg_533[4]_i_1 
       (.I0(indvar_flatten_reg_533_reg[4]),
        .I1(indvar_flatten_reg_533_reg[3]),
        .I2(indvar_flatten_reg_533_reg[1]),
        .I3(indvar_flatten_reg_533_reg[0]),
        .I4(indvar_flatten_reg_533_reg[2]),
        .O(\indvar_flatten_reg_533[4]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h8A20)) 
    \indvar_flatten_reg_533[5]_i_1 
       (.I0(\indvar_flatten_reg_533[7]_i_2_n_5 ),
        .I1(\indvar_flatten_reg_533[5]_i_2_n_5 ),
        .I2(indvar_flatten_reg_533_reg[4]),
        .I3(indvar_flatten_reg_533_reg[5]),
        .O(select_ln33_fu_1104_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \indvar_flatten_reg_533[5]_i_2 
       (.I0(indvar_flatten_reg_533_reg[2]),
        .I1(indvar_flatten_reg_533_reg[0]),
        .I2(indvar_flatten_reg_533_reg[1]),
        .I3(indvar_flatten_reg_533_reg[3]),
        .O(\indvar_flatten_reg_533[5]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h28)) 
    \indvar_flatten_reg_533[6]_i_1 
       (.I0(\indvar_flatten_reg_533[7]_i_2_n_5 ),
        .I1(\indvar_flatten_reg_533[8]_i_2_n_5 ),
        .I2(indvar_flatten_reg_533_reg[6]),
        .O(select_ln33_fu_1104_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \indvar_flatten_reg_533[7]_i_1 
       (.I0(\indvar_flatten_reg_533[7]_i_2_n_5 ),
        .I1(\indvar_flatten_reg_533[8]_i_2_n_5 ),
        .I2(indvar_flatten_reg_533_reg[6]),
        .I3(indvar_flatten_reg_533_reg[7]),
        .O(select_ln33_fu_1104_p3[7]));
  LUT6 #(
    .INIT(64'hFFFFFBFFFFFFFFFF)) 
    \indvar_flatten_reg_533[7]_i_2 
       (.I0(\indvar_flatten_reg_533[7]_i_3_n_5 ),
        .I1(indvar_flatten_reg_533_reg[7]),
        .I2(indvar_flatten_reg_533_reg[3]),
        .I3(indvar_flatten_reg_533_reg[5]),
        .I4(indvar_flatten_reg_533_reg[4]),
        .I5(indvar_flatten_reg_533_reg[6]),
        .O(\indvar_flatten_reg_533[7]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \indvar_flatten_reg_533[7]_i_3 
       (.I0(indvar_flatten_reg_533_reg[1]),
        .I1(indvar_flatten_reg_533_reg[0]),
        .I2(indvar_flatten_reg_533_reg[8]),
        .I3(indvar_flatten_reg_533_reg[2]),
        .O(\indvar_flatten_reg_533[7]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \indvar_flatten_reg_533[8]_i_1 
       (.I0(indvar_flatten_reg_533_reg[8]),
        .I1(indvar_flatten_reg_533_reg[6]),
        .I2(indvar_flatten_reg_533_reg[7]),
        .I3(\indvar_flatten_reg_533[8]_i_2_n_5 ),
        .O(select_ln33_fu_1104_p3[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \indvar_flatten_reg_533[8]_i_2 
       (.I0(indvar_flatten_reg_533_reg[5]),
        .I1(indvar_flatten_reg_533_reg[4]),
        .I2(indvar_flatten_reg_533_reg[2]),
        .I3(indvar_flatten_reg_533_reg[0]),
        .I4(indvar_flatten_reg_533_reg[1]),
        .I5(indvar_flatten_reg_533_reg[3]),
        .O(\indvar_flatten_reg_533[8]_i_2_n_5 ));
  FDRE \indvar_flatten_reg_533_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5110),
        .D(select_ln33_fu_1104_p3[0]),
        .Q(indvar_flatten_reg_533_reg[0]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten_reg_533_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5110),
        .D(select_ln33_fu_1104_p3[1]),
        .Q(indvar_flatten_reg_533_reg[1]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten_reg_533_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5110),
        .D(select_ln33_fu_1104_p3[2]),
        .Q(indvar_flatten_reg_533_reg[2]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten_reg_533_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5110),
        .D(select_ln33_fu_1104_p3[3]),
        .Q(indvar_flatten_reg_533_reg[3]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten_reg_533_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5110),
        .D(\indvar_flatten_reg_533[4]_i_1_n_5 ),
        .Q(indvar_flatten_reg_533_reg[4]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten_reg_533_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5110),
        .D(select_ln33_fu_1104_p3[5]),
        .Q(indvar_flatten_reg_533_reg[5]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten_reg_533_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5110),
        .D(select_ln33_fu_1104_p3[6]),
        .Q(indvar_flatten_reg_533_reg[6]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten_reg_533_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5110),
        .D(select_ln33_fu_1104_p3[7]),
        .Q(indvar_flatten_reg_533_reg[7]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten_reg_533_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5110),
        .D(select_ln33_fu_1104_p3[8]),
        .Q(indvar_flatten_reg_533_reg[8]),
        .R(ap_CS_fsm_state5));
  LUT1 #(
    .INIT(2'h1)) 
    \input_data_dest_V_0_state[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  FDRE \input_load_reg_1663_reg[0] 
       (.C(ap_clk),
        .CE(network_mul_16s_32s_32_5_1_U59_n_5),
        .D(input_r_q0[0]),
        .Q(input_load_reg_1663[0]),
        .R(1'b0));
  FDRE \input_load_reg_1663_reg[10] 
       (.C(ap_clk),
        .CE(network_mul_16s_32s_32_5_1_U59_n_5),
        .D(input_r_q0[10]),
        .Q(input_load_reg_1663[10]),
        .R(1'b0));
  FDRE \input_load_reg_1663_reg[11] 
       (.C(ap_clk),
        .CE(network_mul_16s_32s_32_5_1_U59_n_5),
        .D(input_r_q0[11]),
        .Q(input_load_reg_1663[11]),
        .R(1'b0));
  FDRE \input_load_reg_1663_reg[12] 
       (.C(ap_clk),
        .CE(network_mul_16s_32s_32_5_1_U59_n_5),
        .D(input_r_q0[12]),
        .Q(input_load_reg_1663[12]),
        .R(1'b0));
  FDRE \input_load_reg_1663_reg[13] 
       (.C(ap_clk),
        .CE(network_mul_16s_32s_32_5_1_U59_n_5),
        .D(input_r_q0[13]),
        .Q(input_load_reg_1663[13]),
        .R(1'b0));
  FDRE \input_load_reg_1663_reg[14] 
       (.C(ap_clk),
        .CE(network_mul_16s_32s_32_5_1_U59_n_5),
        .D(input_r_q0[14]),
        .Q(input_load_reg_1663[14]),
        .R(1'b0));
  FDRE \input_load_reg_1663_reg[15] 
       (.C(ap_clk),
        .CE(network_mul_16s_32s_32_5_1_U59_n_5),
        .D(input_r_q0[15]),
        .Q(input_load_reg_1663[15]),
        .R(1'b0));
  FDRE \input_load_reg_1663_reg[1] 
       (.C(ap_clk),
        .CE(network_mul_16s_32s_32_5_1_U59_n_5),
        .D(input_r_q0[1]),
        .Q(input_load_reg_1663[1]),
        .R(1'b0));
  FDRE \input_load_reg_1663_reg[2] 
       (.C(ap_clk),
        .CE(network_mul_16s_32s_32_5_1_U59_n_5),
        .D(input_r_q0[2]),
        .Q(input_load_reg_1663[2]),
        .R(1'b0));
  FDRE \input_load_reg_1663_reg[3] 
       (.C(ap_clk),
        .CE(network_mul_16s_32s_32_5_1_U59_n_5),
        .D(input_r_q0[3]),
        .Q(input_load_reg_1663[3]),
        .R(1'b0));
  FDRE \input_load_reg_1663_reg[4] 
       (.C(ap_clk),
        .CE(network_mul_16s_32s_32_5_1_U59_n_5),
        .D(input_r_q0[4]),
        .Q(input_load_reg_1663[4]),
        .R(1'b0));
  FDRE \input_load_reg_1663_reg[5] 
       (.C(ap_clk),
        .CE(network_mul_16s_32s_32_5_1_U59_n_5),
        .D(input_r_q0[5]),
        .Q(input_load_reg_1663[5]),
        .R(1'b0));
  FDRE \input_load_reg_1663_reg[6] 
       (.C(ap_clk),
        .CE(network_mul_16s_32s_32_5_1_U59_n_5),
        .D(input_r_q0[6]),
        .Q(input_load_reg_1663[6]),
        .R(1'b0));
  FDRE \input_load_reg_1663_reg[7] 
       (.C(ap_clk),
        .CE(network_mul_16s_32s_32_5_1_U59_n_5),
        .D(input_r_q0[7]),
        .Q(input_load_reg_1663[7]),
        .R(1'b0));
  FDRE \input_load_reg_1663_reg[8] 
       (.C(ap_clk),
        .CE(network_mul_16s_32s_32_5_1_U59_n_5),
        .D(input_r_q0[8]),
        .Q(input_load_reg_1663[8]),
        .R(1'b0));
  FDRE \input_load_reg_1663_reg[9] 
       (.C(ap_clk),
        .CE(network_mul_16s_32s_32_5_1_U59_n_5),
        .D(input_r_q0[9]),
        .Q(input_load_reg_1663[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD44A78C8188A4E1F)) 
    \kernel_buffer_15_016_fu_448[0]_i_2 
       (.I0(add_ln28_reg_1551[5]),
        .I1(add_ln28_reg_1551[4]),
        .I2(trunc_ln28_reg_1556[0]),
        .I3(trunc_ln28_reg_1556[3]),
        .I4(trunc_ln28_reg_1556[2]),
        .I5(trunc_ln28_reg_1556[1]),
        .O(\kernel_buffer_15_016_fu_448[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h06C0BB30B3D40C6A)) 
    \kernel_buffer_15_016_fu_448[0]_i_3 
       (.I0(add_ln28_reg_1551[5]),
        .I1(add_ln28_reg_1551[4]),
        .I2(trunc_ln28_reg_1556[0]),
        .I3(trunc_ln28_reg_1556[2]),
        .I4(trunc_ln28_reg_1556[3]),
        .I5(trunc_ln28_reg_1556[1]),
        .O(\kernel_buffer_15_016_fu_448[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h14D3E07975E7487B)) 
    \kernel_buffer_15_016_fu_448[10]_i_2 
       (.I0(add_ln28_reg_1551[5]),
        .I1(add_ln28_reg_1551[4]),
        .I2(trunc_ln28_reg_1556[0]),
        .I3(trunc_ln28_reg_1556[1]),
        .I4(trunc_ln28_reg_1556[2]),
        .I5(trunc_ln28_reg_1556[3]),
        .O(\kernel_buffer_15_016_fu_448[10]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hA1C438A9315DEFC3)) 
    \kernel_buffer_15_016_fu_448[10]_i_3 
       (.I0(add_ln28_reg_1551[4]),
        .I1(trunc_ln28_reg_1556[3]),
        .I2(trunc_ln28_reg_1556[1]),
        .I3(trunc_ln28_reg_1556[0]),
        .I4(trunc_ln28_reg_1556[2]),
        .I5(add_ln28_reg_1551[5]),
        .O(\kernel_buffer_15_016_fu_448[10]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h9BCCF8D53EB5B412)) 
    \kernel_buffer_15_016_fu_448[11]_i_2 
       (.I0(add_ln28_reg_1551[5]),
        .I1(add_ln28_reg_1551[4]),
        .I2(trunc_ln28_reg_1556[2]),
        .I3(trunc_ln28_reg_1556[0]),
        .I4(trunc_ln28_reg_1556[1]),
        .I5(trunc_ln28_reg_1556[3]),
        .O(\kernel_buffer_15_016_fu_448[11]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hC4FB840EE522A371)) 
    \kernel_buffer_15_016_fu_448[11]_i_3 
       (.I0(add_ln28_reg_1551[5]),
        .I1(add_ln28_reg_1551[4]),
        .I2(trunc_ln28_reg_1556[3]),
        .I3(trunc_ln28_reg_1556[2]),
        .I4(trunc_ln28_reg_1556[0]),
        .I5(trunc_ln28_reg_1556[1]),
        .O(\kernel_buffer_15_016_fu_448[11]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hB8B67FE48BE5C991)) 
    \kernel_buffer_15_016_fu_448[12]_i_2 
       (.I0(add_ln28_reg_1551[5]),
        .I1(add_ln28_reg_1551[4]),
        .I2(trunc_ln28_reg_1556[3]),
        .I3(trunc_ln28_reg_1556[1]),
        .I4(trunc_ln28_reg_1556[2]),
        .I5(trunc_ln28_reg_1556[0]),
        .O(\kernel_buffer_15_016_fu_448[12]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h9EC8679C177F6452)) 
    \kernel_buffer_15_016_fu_448[12]_i_3 
       (.I0(add_ln28_reg_1551[5]),
        .I1(add_ln28_reg_1551[4]),
        .I2(trunc_ln28_reg_1556[0]),
        .I3(trunc_ln28_reg_1556[1]),
        .I4(trunc_ln28_reg_1556[2]),
        .I5(trunc_ln28_reg_1556[3]),
        .O(\kernel_buffer_15_016_fu_448[12]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h5ACDB3CDE1C15467)) 
    \kernel_buffer_15_016_fu_448[13]_i_2 
       (.I0(add_ln28_reg_1551[5]),
        .I1(add_ln28_reg_1551[4]),
        .I2(trunc_ln28_reg_1556[1]),
        .I3(trunc_ln28_reg_1556[3]),
        .I4(trunc_ln28_reg_1556[0]),
        .I5(trunc_ln28_reg_1556[2]),
        .O(\kernel_buffer_15_016_fu_448[13]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hE6546044CB59CE54)) 
    \kernel_buffer_15_016_fu_448[13]_i_3 
       (.I0(add_ln28_reg_1551[5]),
        .I1(trunc_ln28_reg_1556[1]),
        .I2(trunc_ln28_reg_1556[3]),
        .I3(add_ln28_reg_1551[4]),
        .I4(trunc_ln28_reg_1556[0]),
        .I5(trunc_ln28_reg_1556[2]),
        .O(\kernel_buffer_15_016_fu_448[13]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hAC996B8317D97D49)) 
    \kernel_buffer_15_016_fu_448[1]_i_2 
       (.I0(add_ln28_reg_1551[5]),
        .I1(add_ln28_reg_1551[4]),
        .I2(trunc_ln28_reg_1556[3]),
        .I3(trunc_ln28_reg_1556[0]),
        .I4(trunc_ln28_reg_1556[2]),
        .I5(trunc_ln28_reg_1556[1]),
        .O(\kernel_buffer_15_016_fu_448[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h02398D613B1D4410)) 
    \kernel_buffer_15_016_fu_448[1]_i_3 
       (.I0(add_ln28_reg_1551[5]),
        .I1(add_ln28_reg_1551[4]),
        .I2(trunc_ln28_reg_1556[3]),
        .I3(trunc_ln28_reg_1556[1]),
        .I4(trunc_ln28_reg_1556[0]),
        .I5(trunc_ln28_reg_1556[2]),
        .O(\kernel_buffer_15_016_fu_448[1]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h273EDF541B70AA8A)) 
    \kernel_buffer_15_016_fu_448[2]_i_2 
       (.I0(add_ln28_reg_1551[5]),
        .I1(add_ln28_reg_1551[4]),
        .I2(trunc_ln28_reg_1556[1]),
        .I3(trunc_ln28_reg_1556[3]),
        .I4(trunc_ln28_reg_1556[0]),
        .I5(trunc_ln28_reg_1556[2]),
        .O(\kernel_buffer_15_016_fu_448[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h1A493A7CAD6A6615)) 
    \kernel_buffer_15_016_fu_448[2]_i_3 
       (.I0(add_ln28_reg_1551[5]),
        .I1(add_ln28_reg_1551[4]),
        .I2(trunc_ln28_reg_1556[3]),
        .I3(trunc_ln28_reg_1556[1]),
        .I4(trunc_ln28_reg_1556[2]),
        .I5(trunc_ln28_reg_1556[0]),
        .O(\kernel_buffer_15_016_fu_448[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \kernel_buffer_15_016_fu_448[31]_i_1 
       (.I0(trunc_ln28_reg_1556[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(trunc_ln28_reg_1556[3]),
        .I4(trunc_ln28_reg_1556[2]),
        .I5(trunc_ln28_reg_1556[1]),
        .O(kernel_buffer_15_016_fu_4480));
  LUT6 #(
    .INIT(64'h5BCDB3CDE1C15567)) 
    \kernel_buffer_15_016_fu_448[31]_i_3 
       (.I0(add_ln28_reg_1551[5]),
        .I1(add_ln28_reg_1551[4]),
        .I2(trunc_ln28_reg_1556[1]),
        .I3(trunc_ln28_reg_1556[3]),
        .I4(trunc_ln28_reg_1556[0]),
        .I5(trunc_ln28_reg_1556[2]),
        .O(\kernel_buffer_15_016_fu_448[31]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hD5558890DDAD15D8)) 
    \kernel_buffer_15_016_fu_448[31]_i_4 
       (.I0(add_ln28_reg_1551[5]),
        .I1(add_ln28_reg_1551[4]),
        .I2(trunc_ln28_reg_1556[0]),
        .I3(trunc_ln28_reg_1556[3]),
        .I4(trunc_ln28_reg_1556[1]),
        .I5(trunc_ln28_reg_1556[2]),
        .O(\kernel_buffer_15_016_fu_448[31]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hB73CD27BFEFBCBE0)) 
    \kernel_buffer_15_016_fu_448[3]_i_2 
       (.I0(add_ln28_reg_1551[4]),
        .I1(trunc_ln28_reg_1556[3]),
        .I2(trunc_ln28_reg_1556[0]),
        .I3(trunc_ln28_reg_1556[2]),
        .I4(trunc_ln28_reg_1556[1]),
        .I5(add_ln28_reg_1551[5]),
        .O(\kernel_buffer_15_016_fu_448[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h80F0B358D397AE6D)) 
    \kernel_buffer_15_016_fu_448[3]_i_3 
       (.I0(add_ln28_reg_1551[5]),
        .I1(add_ln28_reg_1551[4]),
        .I2(trunc_ln28_reg_1556[3]),
        .I3(trunc_ln28_reg_1556[1]),
        .I4(trunc_ln28_reg_1556[0]),
        .I5(trunc_ln28_reg_1556[2]),
        .O(\kernel_buffer_15_016_fu_448[3]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h78E066481D59EEEC)) 
    \kernel_buffer_15_016_fu_448[4]_i_2 
       (.I0(add_ln28_reg_1551[5]),
        .I1(add_ln28_reg_1551[4]),
        .I2(trunc_ln28_reg_1556[2]),
        .I3(trunc_ln28_reg_1556[0]),
        .I4(trunc_ln28_reg_1556[1]),
        .I5(trunc_ln28_reg_1556[3]),
        .O(\kernel_buffer_15_016_fu_448[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h1CC4BEBC2EA20B39)) 
    \kernel_buffer_15_016_fu_448[4]_i_3 
       (.I0(add_ln28_reg_1551[5]),
        .I1(add_ln28_reg_1551[4]),
        .I2(trunc_ln28_reg_1556[2]),
        .I3(trunc_ln28_reg_1556[0]),
        .I4(trunc_ln28_reg_1556[3]),
        .I5(trunc_ln28_reg_1556[1]),
        .O(\kernel_buffer_15_016_fu_448[4]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hEF5F488AE9B3F285)) 
    \kernel_buffer_15_016_fu_448[5]_i_2 
       (.I0(add_ln28_reg_1551[5]),
        .I1(add_ln28_reg_1551[4]),
        .I2(trunc_ln28_reg_1556[3]),
        .I3(trunc_ln28_reg_1556[2]),
        .I4(trunc_ln28_reg_1556[0]),
        .I5(trunc_ln28_reg_1556[1]),
        .O(\kernel_buffer_15_016_fu_448[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h7EB0E5C904355330)) 
    \kernel_buffer_15_016_fu_448[5]_i_3 
       (.I0(add_ln28_reg_1551[5]),
        .I1(add_ln28_reg_1551[4]),
        .I2(trunc_ln28_reg_1556[3]),
        .I3(trunc_ln28_reg_1556[1]),
        .I4(trunc_ln28_reg_1556[0]),
        .I5(trunc_ln28_reg_1556[2]),
        .O(\kernel_buffer_15_016_fu_448[5]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h9F908AD300442035)) 
    \kernel_buffer_15_016_fu_448[6]_i_2 
       (.I0(add_ln28_reg_1551[5]),
        .I1(add_ln28_reg_1551[4]),
        .I2(trunc_ln28_reg_1556[2]),
        .I3(trunc_ln28_reg_1556[3]),
        .I4(trunc_ln28_reg_1556[1]),
        .I5(trunc_ln28_reg_1556[0]),
        .O(\kernel_buffer_15_016_fu_448[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h648A15552605AFF0)) 
    \kernel_buffer_15_016_fu_448[6]_i_3 
       (.I0(add_ln28_reg_1551[5]),
        .I1(add_ln28_reg_1551[4]),
        .I2(trunc_ln28_reg_1556[3]),
        .I3(trunc_ln28_reg_1556[1]),
        .I4(trunc_ln28_reg_1556[2]),
        .I5(trunc_ln28_reg_1556[0]),
        .O(\kernel_buffer_15_016_fu_448[6]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h405C4282F54CCA55)) 
    \kernel_buffer_15_016_fu_448[7]_i_2 
       (.I0(add_ln28_reg_1551[5]),
        .I1(add_ln28_reg_1551[4]),
        .I2(trunc_ln28_reg_1556[1]),
        .I3(trunc_ln28_reg_1556[2]),
        .I4(trunc_ln28_reg_1556[0]),
        .I5(trunc_ln28_reg_1556[3]),
        .O(\kernel_buffer_15_016_fu_448[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h51824D001E2C9079)) 
    \kernel_buffer_15_016_fu_448[7]_i_3 
       (.I0(add_ln28_reg_1551[5]),
        .I1(add_ln28_reg_1551[4]),
        .I2(trunc_ln28_reg_1556[2]),
        .I3(trunc_ln28_reg_1556[3]),
        .I4(trunc_ln28_reg_1556[0]),
        .I5(trunc_ln28_reg_1556[1]),
        .O(\kernel_buffer_15_016_fu_448[7]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hF10D713F35893619)) 
    \kernel_buffer_15_016_fu_448[8]_i_2 
       (.I0(trunc_ln28_reg_1556[3]),
        .I1(trunc_ln28_reg_1556[1]),
        .I2(trunc_ln28_reg_1556[0]),
        .I3(trunc_ln28_reg_1556[2]),
        .I4(add_ln28_reg_1551[4]),
        .I5(add_ln28_reg_1551[5]),
        .O(\kernel_buffer_15_016_fu_448[8]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h6D6203DA583CC11F)) 
    \kernel_buffer_15_016_fu_448[8]_i_3 
       (.I0(add_ln28_reg_1551[5]),
        .I1(trunc_ln28_reg_1556[2]),
        .I2(trunc_ln28_reg_1556[3]),
        .I3(trunc_ln28_reg_1556[1]),
        .I4(trunc_ln28_reg_1556[0]),
        .I5(add_ln28_reg_1551[4]),
        .O(\kernel_buffer_15_016_fu_448[8]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hB0839D21F4C1106C)) 
    \kernel_buffer_15_016_fu_448[9]_i_2 
       (.I0(add_ln28_reg_1551[5]),
        .I1(add_ln28_reg_1551[4]),
        .I2(trunc_ln28_reg_1556[3]),
        .I3(trunc_ln28_reg_1556[1]),
        .I4(trunc_ln28_reg_1556[2]),
        .I5(trunc_ln28_reg_1556[0]),
        .O(\kernel_buffer_15_016_fu_448[9]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h488BC56B433CEE58)) 
    \kernel_buffer_15_016_fu_448[9]_i_3 
       (.I0(add_ln28_reg_1551[5]),
        .I1(add_ln28_reg_1551[4]),
        .I2(trunc_ln28_reg_1556[1]),
        .I3(trunc_ln28_reg_1556[3]),
        .I4(trunc_ln28_reg_1556[2]),
        .I5(trunc_ln28_reg_1556[0]),
        .O(\kernel_buffer_15_016_fu_448[9]_i_3_n_5 ));
  FDRE \kernel_buffer_15_016_fu_448_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4480),
        .D(tmp_5_fu_661_p130[0]),
        .Q(kernel_buffer_15_016_fu_448[0]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_448_reg[0]_i_1 
       (.I0(\kernel_buffer_15_016_fu_448[0]_i_2_n_5 ),
        .I1(\kernel_buffer_15_016_fu_448[0]_i_3_n_5 ),
        .O(tmp_5_fu_661_p130[0]),
        .S(add_ln28_reg_1551[6]));
  FDRE \kernel_buffer_15_016_fu_448_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4480),
        .D(tmp_5_fu_661_p130[10]),
        .Q(kernel_buffer_15_016_fu_448[10]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_448_reg[10]_i_1 
       (.I0(\kernel_buffer_15_016_fu_448[10]_i_2_n_5 ),
        .I1(\kernel_buffer_15_016_fu_448[10]_i_3_n_5 ),
        .O(tmp_5_fu_661_p130[10]),
        .S(add_ln28_reg_1551[6]));
  FDRE \kernel_buffer_15_016_fu_448_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4480),
        .D(tmp_5_fu_661_p130[11]),
        .Q(kernel_buffer_15_016_fu_448[11]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_448_reg[11]_i_1 
       (.I0(\kernel_buffer_15_016_fu_448[11]_i_2_n_5 ),
        .I1(\kernel_buffer_15_016_fu_448[11]_i_3_n_5 ),
        .O(tmp_5_fu_661_p130[11]),
        .S(add_ln28_reg_1551[6]));
  FDRE \kernel_buffer_15_016_fu_448_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4480),
        .D(tmp_5_fu_661_p130[12]),
        .Q(kernel_buffer_15_016_fu_448[12]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_448_reg[12]_i_1 
       (.I0(\kernel_buffer_15_016_fu_448[12]_i_2_n_5 ),
        .I1(\kernel_buffer_15_016_fu_448[12]_i_3_n_5 ),
        .O(tmp_5_fu_661_p130[12]),
        .S(add_ln28_reg_1551[6]));
  FDRE \kernel_buffer_15_016_fu_448_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4480),
        .D(tmp_5_fu_661_p130[13]),
        .Q(kernel_buffer_15_016_fu_448[13]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_448_reg[13]_i_1 
       (.I0(\kernel_buffer_15_016_fu_448[13]_i_2_n_5 ),
        .I1(\kernel_buffer_15_016_fu_448[13]_i_3_n_5 ),
        .O(tmp_5_fu_661_p130[13]),
        .S(add_ln28_reg_1551[6]));
  FDRE \kernel_buffer_15_016_fu_448_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4480),
        .D(tmp_5_fu_661_p130[1]),
        .Q(kernel_buffer_15_016_fu_448[1]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_448_reg[1]_i_1 
       (.I0(\kernel_buffer_15_016_fu_448[1]_i_2_n_5 ),
        .I1(\kernel_buffer_15_016_fu_448[1]_i_3_n_5 ),
        .O(tmp_5_fu_661_p130[1]),
        .S(add_ln28_reg_1551[6]));
  FDRE \kernel_buffer_15_016_fu_448_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4480),
        .D(tmp_5_fu_661_p130[2]),
        .Q(kernel_buffer_15_016_fu_448[2]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_448_reg[2]_i_1 
       (.I0(\kernel_buffer_15_016_fu_448[2]_i_2_n_5 ),
        .I1(\kernel_buffer_15_016_fu_448[2]_i_3_n_5 ),
        .O(tmp_5_fu_661_p130[2]),
        .S(add_ln28_reg_1551[6]));
  FDRE \kernel_buffer_15_016_fu_448_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4480),
        .D(tmp_5_fu_661_p130[15]),
        .Q(kernel_buffer_15_016_fu_448[31]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_448_reg[31]_i_2 
       (.I0(\kernel_buffer_15_016_fu_448[31]_i_3_n_5 ),
        .I1(\kernel_buffer_15_016_fu_448[31]_i_4_n_5 ),
        .O(tmp_5_fu_661_p130[15]),
        .S(add_ln28_reg_1551[6]));
  FDRE \kernel_buffer_15_016_fu_448_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4480),
        .D(tmp_5_fu_661_p130[3]),
        .Q(kernel_buffer_15_016_fu_448[3]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_448_reg[3]_i_1 
       (.I0(\kernel_buffer_15_016_fu_448[3]_i_2_n_5 ),
        .I1(\kernel_buffer_15_016_fu_448[3]_i_3_n_5 ),
        .O(tmp_5_fu_661_p130[3]),
        .S(add_ln28_reg_1551[6]));
  FDRE \kernel_buffer_15_016_fu_448_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4480),
        .D(tmp_5_fu_661_p130[4]),
        .Q(kernel_buffer_15_016_fu_448[4]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_448_reg[4]_i_1 
       (.I0(\kernel_buffer_15_016_fu_448[4]_i_2_n_5 ),
        .I1(\kernel_buffer_15_016_fu_448[4]_i_3_n_5 ),
        .O(tmp_5_fu_661_p130[4]),
        .S(add_ln28_reg_1551[6]));
  FDRE \kernel_buffer_15_016_fu_448_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4480),
        .D(tmp_5_fu_661_p130[5]),
        .Q(kernel_buffer_15_016_fu_448[5]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_448_reg[5]_i_1 
       (.I0(\kernel_buffer_15_016_fu_448[5]_i_2_n_5 ),
        .I1(\kernel_buffer_15_016_fu_448[5]_i_3_n_5 ),
        .O(tmp_5_fu_661_p130[5]),
        .S(add_ln28_reg_1551[6]));
  FDRE \kernel_buffer_15_016_fu_448_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4480),
        .D(tmp_5_fu_661_p130[6]),
        .Q(kernel_buffer_15_016_fu_448[6]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_448_reg[6]_i_1 
       (.I0(\kernel_buffer_15_016_fu_448[6]_i_2_n_5 ),
        .I1(\kernel_buffer_15_016_fu_448[6]_i_3_n_5 ),
        .O(tmp_5_fu_661_p130[6]),
        .S(add_ln28_reg_1551[6]));
  FDRE \kernel_buffer_15_016_fu_448_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4480),
        .D(tmp_5_fu_661_p130[7]),
        .Q(kernel_buffer_15_016_fu_448[7]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_448_reg[7]_i_1 
       (.I0(\kernel_buffer_15_016_fu_448[7]_i_2_n_5 ),
        .I1(\kernel_buffer_15_016_fu_448[7]_i_3_n_5 ),
        .O(tmp_5_fu_661_p130[7]),
        .S(add_ln28_reg_1551[6]));
  FDRE \kernel_buffer_15_016_fu_448_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4480),
        .D(tmp_5_fu_661_p130[8]),
        .Q(kernel_buffer_15_016_fu_448[8]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_448_reg[8]_i_1 
       (.I0(\kernel_buffer_15_016_fu_448[8]_i_2_n_5 ),
        .I1(\kernel_buffer_15_016_fu_448[8]_i_3_n_5 ),
        .O(tmp_5_fu_661_p130[8]),
        .S(add_ln28_reg_1551[6]));
  FDRE \kernel_buffer_15_016_fu_448_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4480),
        .D(tmp_5_fu_661_p130[9]),
        .Q(kernel_buffer_15_016_fu_448[9]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_448_reg[9]_i_1 
       (.I0(\kernel_buffer_15_016_fu_448[9]_i_2_n_5 ),
        .I1(\kernel_buffer_15_016_fu_448[9]_i_3_n_5 ),
        .O(tmp_5_fu_661_p130[9]),
        .S(add_ln28_reg_1551[6]));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \kernel_buffer_15_45_fu_392[31]_i_1 
       (.I0(trunc_ln28_reg_1556[2]),
        .I1(trunc_ln28_reg_1556[1]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(trunc_ln28_reg_1556[3]),
        .I4(trunc_ln28_reg_1556[0]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(kernel_buffer_15_45_fu_3920));
  FDRE \kernel_buffer_15_45_fu_392_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_45_fu_3920),
        .D(tmp_5_fu_661_p130[0]),
        .Q(kernel_buffer_15_45_fu_392[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_45_fu_392_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_45_fu_3920),
        .D(tmp_5_fu_661_p130[10]),
        .Q(kernel_buffer_15_45_fu_392[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_45_fu_392_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_45_fu_3920),
        .D(tmp_5_fu_661_p130[11]),
        .Q(kernel_buffer_15_45_fu_392[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_45_fu_392_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_45_fu_3920),
        .D(tmp_5_fu_661_p130[12]),
        .Q(kernel_buffer_15_45_fu_392[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_45_fu_392_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_45_fu_3920),
        .D(tmp_5_fu_661_p130[13]),
        .Q(kernel_buffer_15_45_fu_392[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_45_fu_392_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_45_fu_3920),
        .D(tmp_5_fu_661_p130[1]),
        .Q(kernel_buffer_15_45_fu_392[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_45_fu_392_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_45_fu_3920),
        .D(tmp_5_fu_661_p130[2]),
        .Q(kernel_buffer_15_45_fu_392[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_45_fu_392_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_45_fu_3920),
        .D(tmp_5_fu_661_p130[15]),
        .Q(kernel_buffer_15_45_fu_392[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_45_fu_392_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_45_fu_3920),
        .D(tmp_5_fu_661_p130[3]),
        .Q(kernel_buffer_15_45_fu_392[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_45_fu_392_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_45_fu_3920),
        .D(tmp_5_fu_661_p130[4]),
        .Q(kernel_buffer_15_45_fu_392[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_45_fu_392_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_45_fu_3920),
        .D(tmp_5_fu_661_p130[5]),
        .Q(kernel_buffer_15_45_fu_392[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_45_fu_392_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_45_fu_3920),
        .D(tmp_5_fu_661_p130[6]),
        .Q(kernel_buffer_15_45_fu_392[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_45_fu_392_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_45_fu_3920),
        .D(tmp_5_fu_661_p130[7]),
        .Q(kernel_buffer_15_45_fu_392[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_45_fu_392_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_45_fu_3920),
        .D(tmp_5_fu_661_p130[8]),
        .Q(kernel_buffer_15_45_fu_392[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_45_fu_392_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_45_fu_3920),
        .D(tmp_5_fu_661_p130[9]),
        .Q(kernel_buffer_15_45_fu_392[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \kernel_buffer_15_46_fu_396[31]_i_1 
       (.I0(trunc_ln28_reg_1556[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(trunc_ln28_reg_1556[3]),
        .I4(trunc_ln28_reg_1556[2]),
        .I5(trunc_ln28_reg_1556[1]),
        .O(kernel_buffer_15_46_fu_3960));
  FDRE \kernel_buffer_15_46_fu_396_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_46_fu_3960),
        .D(tmp_5_fu_661_p130[0]),
        .Q(kernel_buffer_15_46_fu_396[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_46_fu_396_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_46_fu_3960),
        .D(tmp_5_fu_661_p130[10]),
        .Q(kernel_buffer_15_46_fu_396[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_46_fu_396_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_46_fu_3960),
        .D(tmp_5_fu_661_p130[11]),
        .Q(kernel_buffer_15_46_fu_396[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_46_fu_396_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_46_fu_3960),
        .D(tmp_5_fu_661_p130[12]),
        .Q(kernel_buffer_15_46_fu_396[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_46_fu_396_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_46_fu_3960),
        .D(tmp_5_fu_661_p130[13]),
        .Q(kernel_buffer_15_46_fu_396[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_46_fu_396_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_46_fu_3960),
        .D(tmp_5_fu_661_p130[1]),
        .Q(kernel_buffer_15_46_fu_396[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_46_fu_396_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_46_fu_3960),
        .D(tmp_5_fu_661_p130[2]),
        .Q(kernel_buffer_15_46_fu_396[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_46_fu_396_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_46_fu_3960),
        .D(tmp_5_fu_661_p130[15]),
        .Q(kernel_buffer_15_46_fu_396[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_46_fu_396_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_46_fu_3960),
        .D(tmp_5_fu_661_p130[3]),
        .Q(kernel_buffer_15_46_fu_396[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_46_fu_396_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_46_fu_3960),
        .D(tmp_5_fu_661_p130[4]),
        .Q(kernel_buffer_15_46_fu_396[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_46_fu_396_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_46_fu_3960),
        .D(tmp_5_fu_661_p130[5]),
        .Q(kernel_buffer_15_46_fu_396[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_46_fu_396_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_46_fu_3960),
        .D(tmp_5_fu_661_p130[6]),
        .Q(kernel_buffer_15_46_fu_396[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_46_fu_396_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_46_fu_3960),
        .D(tmp_5_fu_661_p130[7]),
        .Q(kernel_buffer_15_46_fu_396[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_46_fu_396_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_46_fu_3960),
        .D(tmp_5_fu_661_p130[8]),
        .Q(kernel_buffer_15_46_fu_396[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_46_fu_396_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_46_fu_3960),
        .D(tmp_5_fu_661_p130[9]),
        .Q(kernel_buffer_15_46_fu_396[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \kernel_buffer_15_47_fu_400[31]_i_1 
       (.I0(trunc_ln28_reg_1556[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(trunc_ln28_reg_1556[3]),
        .I4(trunc_ln28_reg_1556[2]),
        .I5(trunc_ln28_reg_1556[1]),
        .O(kernel_buffer_15_47_fu_4000));
  FDRE \kernel_buffer_15_47_fu_400_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_47_fu_4000),
        .D(tmp_5_fu_661_p130[0]),
        .Q(kernel_buffer_15_47_fu_400[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_47_fu_400_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_47_fu_4000),
        .D(tmp_5_fu_661_p130[10]),
        .Q(kernel_buffer_15_47_fu_400[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_47_fu_400_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_47_fu_4000),
        .D(tmp_5_fu_661_p130[11]),
        .Q(kernel_buffer_15_47_fu_400[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_47_fu_400_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_47_fu_4000),
        .D(tmp_5_fu_661_p130[12]),
        .Q(kernel_buffer_15_47_fu_400[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_47_fu_400_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_47_fu_4000),
        .D(tmp_5_fu_661_p130[13]),
        .Q(kernel_buffer_15_47_fu_400[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_47_fu_400_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_47_fu_4000),
        .D(tmp_5_fu_661_p130[1]),
        .Q(kernel_buffer_15_47_fu_400[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_47_fu_400_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_47_fu_4000),
        .D(tmp_5_fu_661_p130[2]),
        .Q(kernel_buffer_15_47_fu_400[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_47_fu_400_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_47_fu_4000),
        .D(tmp_5_fu_661_p130[15]),
        .Q(kernel_buffer_15_47_fu_400[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_47_fu_400_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_47_fu_4000),
        .D(tmp_5_fu_661_p130[3]),
        .Q(kernel_buffer_15_47_fu_400[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_47_fu_400_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_47_fu_4000),
        .D(tmp_5_fu_661_p130[4]),
        .Q(kernel_buffer_15_47_fu_400[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_47_fu_400_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_47_fu_4000),
        .D(tmp_5_fu_661_p130[5]),
        .Q(kernel_buffer_15_47_fu_400[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_47_fu_400_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_47_fu_4000),
        .D(tmp_5_fu_661_p130[6]),
        .Q(kernel_buffer_15_47_fu_400[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_47_fu_400_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_47_fu_4000),
        .D(tmp_5_fu_661_p130[7]),
        .Q(kernel_buffer_15_47_fu_400[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_47_fu_400_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_47_fu_4000),
        .D(tmp_5_fu_661_p130[8]),
        .Q(kernel_buffer_15_47_fu_400[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_47_fu_400_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_47_fu_4000),
        .D(tmp_5_fu_661_p130[9]),
        .Q(kernel_buffer_15_47_fu_400[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \kernel_buffer_15_48_fu_404[31]_i_1 
       (.I0(trunc_ln28_reg_1556[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(trunc_ln28_reg_1556[2]),
        .I3(trunc_ln28_reg_1556[1]),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(trunc_ln28_reg_1556[3]),
        .O(kernel_buffer_15_48_fu_4040));
  FDRE \kernel_buffer_15_48_fu_404_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_48_fu_4040),
        .D(tmp_5_fu_661_p130[0]),
        .Q(kernel_buffer_15_48_fu_404[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_48_fu_404_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_48_fu_4040),
        .D(tmp_5_fu_661_p130[10]),
        .Q(kernel_buffer_15_48_fu_404[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_48_fu_404_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_48_fu_4040),
        .D(tmp_5_fu_661_p130[11]),
        .Q(kernel_buffer_15_48_fu_404[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_48_fu_404_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_48_fu_4040),
        .D(tmp_5_fu_661_p130[12]),
        .Q(kernel_buffer_15_48_fu_404[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_48_fu_404_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_48_fu_4040),
        .D(tmp_5_fu_661_p130[13]),
        .Q(kernel_buffer_15_48_fu_404[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_48_fu_404_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_48_fu_4040),
        .D(tmp_5_fu_661_p130[1]),
        .Q(kernel_buffer_15_48_fu_404[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_48_fu_404_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_48_fu_4040),
        .D(tmp_5_fu_661_p130[2]),
        .Q(kernel_buffer_15_48_fu_404[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_48_fu_404_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_48_fu_4040),
        .D(tmp_5_fu_661_p130[15]),
        .Q(kernel_buffer_15_48_fu_404[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_48_fu_404_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_48_fu_4040),
        .D(tmp_5_fu_661_p130[3]),
        .Q(kernel_buffer_15_48_fu_404[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_48_fu_404_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_48_fu_4040),
        .D(tmp_5_fu_661_p130[4]),
        .Q(kernel_buffer_15_48_fu_404[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_48_fu_404_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_48_fu_4040),
        .D(tmp_5_fu_661_p130[5]),
        .Q(kernel_buffer_15_48_fu_404[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_48_fu_404_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_48_fu_4040),
        .D(tmp_5_fu_661_p130[6]),
        .Q(kernel_buffer_15_48_fu_404[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_48_fu_404_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_48_fu_4040),
        .D(tmp_5_fu_661_p130[7]),
        .Q(kernel_buffer_15_48_fu_404[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_48_fu_404_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_48_fu_4040),
        .D(tmp_5_fu_661_p130[8]),
        .Q(kernel_buffer_15_48_fu_404[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_48_fu_404_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_48_fu_4040),
        .D(tmp_5_fu_661_p130[9]),
        .Q(kernel_buffer_15_48_fu_404[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \kernel_buffer_15_49_fu_408[31]_i_1 
       (.I0(trunc_ln28_reg_1556[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(trunc_ln28_reg_1556[2]),
        .I3(trunc_ln28_reg_1556[1]),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(trunc_ln28_reg_1556[3]),
        .O(kernel_buffer_15_49_fu_4080));
  FDRE \kernel_buffer_15_49_fu_408_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_49_fu_4080),
        .D(tmp_5_fu_661_p130[0]),
        .Q(kernel_buffer_15_49_fu_408[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_49_fu_408_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_49_fu_4080),
        .D(tmp_5_fu_661_p130[10]),
        .Q(kernel_buffer_15_49_fu_408[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_49_fu_408_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_49_fu_4080),
        .D(tmp_5_fu_661_p130[11]),
        .Q(kernel_buffer_15_49_fu_408[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_49_fu_408_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_49_fu_4080),
        .D(tmp_5_fu_661_p130[12]),
        .Q(kernel_buffer_15_49_fu_408[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_49_fu_408_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_49_fu_4080),
        .D(tmp_5_fu_661_p130[13]),
        .Q(kernel_buffer_15_49_fu_408[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_49_fu_408_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_49_fu_4080),
        .D(tmp_5_fu_661_p130[1]),
        .Q(kernel_buffer_15_49_fu_408[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_49_fu_408_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_49_fu_4080),
        .D(tmp_5_fu_661_p130[2]),
        .Q(kernel_buffer_15_49_fu_408[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_49_fu_408_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_49_fu_4080),
        .D(tmp_5_fu_661_p130[15]),
        .Q(kernel_buffer_15_49_fu_408[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_49_fu_408_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_49_fu_4080),
        .D(tmp_5_fu_661_p130[3]),
        .Q(kernel_buffer_15_49_fu_408[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_49_fu_408_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_49_fu_4080),
        .D(tmp_5_fu_661_p130[4]),
        .Q(kernel_buffer_15_49_fu_408[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_49_fu_408_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_49_fu_4080),
        .D(tmp_5_fu_661_p130[5]),
        .Q(kernel_buffer_15_49_fu_408[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_49_fu_408_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_49_fu_4080),
        .D(tmp_5_fu_661_p130[6]),
        .Q(kernel_buffer_15_49_fu_408[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_49_fu_408_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_49_fu_4080),
        .D(tmp_5_fu_661_p130[7]),
        .Q(kernel_buffer_15_49_fu_408[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_49_fu_408_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_49_fu_4080),
        .D(tmp_5_fu_661_p130[8]),
        .Q(kernel_buffer_15_49_fu_408[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_49_fu_408_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_49_fu_4080),
        .D(tmp_5_fu_661_p130[9]),
        .Q(kernel_buffer_15_49_fu_408[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \kernel_buffer_15_50_fu_412[31]_i_1 
       (.I0(trunc_ln28_reg_1556[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(trunc_ln28_reg_1556[3]),
        .I4(trunc_ln28_reg_1556[2]),
        .I5(trunc_ln28_reg_1556[1]),
        .O(kernel_buffer_15_50_fu_4120));
  FDRE \kernel_buffer_15_50_fu_412_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_50_fu_4120),
        .D(tmp_5_fu_661_p130[0]),
        .Q(kernel_buffer_15_50_fu_412[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_50_fu_412_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_50_fu_4120),
        .D(tmp_5_fu_661_p130[10]),
        .Q(kernel_buffer_15_50_fu_412[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_50_fu_412_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_50_fu_4120),
        .D(tmp_5_fu_661_p130[11]),
        .Q(kernel_buffer_15_50_fu_412[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_50_fu_412_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_50_fu_4120),
        .D(tmp_5_fu_661_p130[12]),
        .Q(kernel_buffer_15_50_fu_412[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_50_fu_412_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_50_fu_4120),
        .D(tmp_5_fu_661_p130[13]),
        .Q(kernel_buffer_15_50_fu_412[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_50_fu_412_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_50_fu_4120),
        .D(tmp_5_fu_661_p130[1]),
        .Q(kernel_buffer_15_50_fu_412[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_50_fu_412_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_50_fu_4120),
        .D(tmp_5_fu_661_p130[2]),
        .Q(kernel_buffer_15_50_fu_412[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_50_fu_412_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_50_fu_4120),
        .D(tmp_5_fu_661_p130[15]),
        .Q(kernel_buffer_15_50_fu_412[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_50_fu_412_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_50_fu_4120),
        .D(tmp_5_fu_661_p130[3]),
        .Q(kernel_buffer_15_50_fu_412[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_50_fu_412_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_50_fu_4120),
        .D(tmp_5_fu_661_p130[4]),
        .Q(kernel_buffer_15_50_fu_412[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_50_fu_412_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_50_fu_4120),
        .D(tmp_5_fu_661_p130[5]),
        .Q(kernel_buffer_15_50_fu_412[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_50_fu_412_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_50_fu_4120),
        .D(tmp_5_fu_661_p130[6]),
        .Q(kernel_buffer_15_50_fu_412[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_50_fu_412_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_50_fu_4120),
        .D(tmp_5_fu_661_p130[7]),
        .Q(kernel_buffer_15_50_fu_412[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_50_fu_412_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_50_fu_4120),
        .D(tmp_5_fu_661_p130[8]),
        .Q(kernel_buffer_15_50_fu_412[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_50_fu_412_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_50_fu_4120),
        .D(tmp_5_fu_661_p130[9]),
        .Q(kernel_buffer_15_50_fu_412[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \kernel_buffer_15_51_fu_416[31]_i_1 
       (.I0(trunc_ln28_reg_1556[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(trunc_ln28_reg_1556[3]),
        .I4(trunc_ln28_reg_1556[2]),
        .I5(trunc_ln28_reg_1556[1]),
        .O(kernel_buffer_15_51_fu_4160));
  FDRE \kernel_buffer_15_51_fu_416_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_51_fu_4160),
        .D(tmp_5_fu_661_p130[0]),
        .Q(kernel_buffer_15_51_fu_416[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_51_fu_416_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_51_fu_4160),
        .D(tmp_5_fu_661_p130[10]),
        .Q(kernel_buffer_15_51_fu_416[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_51_fu_416_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_51_fu_4160),
        .D(tmp_5_fu_661_p130[11]),
        .Q(kernel_buffer_15_51_fu_416[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_51_fu_416_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_51_fu_4160),
        .D(tmp_5_fu_661_p130[12]),
        .Q(kernel_buffer_15_51_fu_416[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_51_fu_416_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_51_fu_4160),
        .D(tmp_5_fu_661_p130[13]),
        .Q(kernel_buffer_15_51_fu_416[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_51_fu_416_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_51_fu_4160),
        .D(tmp_5_fu_661_p130[1]),
        .Q(kernel_buffer_15_51_fu_416[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_51_fu_416_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_51_fu_4160),
        .D(tmp_5_fu_661_p130[2]),
        .Q(kernel_buffer_15_51_fu_416[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_51_fu_416_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_51_fu_4160),
        .D(tmp_5_fu_661_p130[15]),
        .Q(kernel_buffer_15_51_fu_416[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_51_fu_416_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_51_fu_4160),
        .D(tmp_5_fu_661_p130[3]),
        .Q(kernel_buffer_15_51_fu_416[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_51_fu_416_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_51_fu_4160),
        .D(tmp_5_fu_661_p130[4]),
        .Q(kernel_buffer_15_51_fu_416[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_51_fu_416_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_51_fu_4160),
        .D(tmp_5_fu_661_p130[5]),
        .Q(kernel_buffer_15_51_fu_416[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_51_fu_416_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_51_fu_4160),
        .D(tmp_5_fu_661_p130[6]),
        .Q(kernel_buffer_15_51_fu_416[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_51_fu_416_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_51_fu_4160),
        .D(tmp_5_fu_661_p130[7]),
        .Q(kernel_buffer_15_51_fu_416[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_51_fu_416_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_51_fu_4160),
        .D(tmp_5_fu_661_p130[8]),
        .Q(kernel_buffer_15_51_fu_416[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_51_fu_416_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_51_fu_4160),
        .D(tmp_5_fu_661_p130[9]),
        .Q(kernel_buffer_15_51_fu_416[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \kernel_buffer_15_52_fu_420[31]_i_1 
       (.I0(trunc_ln28_reg_1556[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(trunc_ln28_reg_1556[2]),
        .I3(trunc_ln28_reg_1556[1]),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(trunc_ln28_reg_1556[3]),
        .O(kernel_buffer_15_52_fu_4200));
  FDRE \kernel_buffer_15_52_fu_420_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_52_fu_4200),
        .D(tmp_5_fu_661_p130[0]),
        .Q(kernel_buffer_15_52_fu_420[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_52_fu_420_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_52_fu_4200),
        .D(tmp_5_fu_661_p130[10]),
        .Q(kernel_buffer_15_52_fu_420[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_52_fu_420_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_52_fu_4200),
        .D(tmp_5_fu_661_p130[11]),
        .Q(kernel_buffer_15_52_fu_420[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_52_fu_420_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_52_fu_4200),
        .D(tmp_5_fu_661_p130[12]),
        .Q(kernel_buffer_15_52_fu_420[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_52_fu_420_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_52_fu_4200),
        .D(tmp_5_fu_661_p130[13]),
        .Q(kernel_buffer_15_52_fu_420[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_52_fu_420_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_52_fu_4200),
        .D(tmp_5_fu_661_p130[1]),
        .Q(kernel_buffer_15_52_fu_420[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_52_fu_420_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_52_fu_4200),
        .D(tmp_5_fu_661_p130[2]),
        .Q(kernel_buffer_15_52_fu_420[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_52_fu_420_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_52_fu_4200),
        .D(tmp_5_fu_661_p130[15]),
        .Q(kernel_buffer_15_52_fu_420[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_52_fu_420_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_52_fu_4200),
        .D(tmp_5_fu_661_p130[3]),
        .Q(kernel_buffer_15_52_fu_420[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_52_fu_420_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_52_fu_4200),
        .D(tmp_5_fu_661_p130[4]),
        .Q(kernel_buffer_15_52_fu_420[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_52_fu_420_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_52_fu_4200),
        .D(tmp_5_fu_661_p130[5]),
        .Q(kernel_buffer_15_52_fu_420[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_52_fu_420_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_52_fu_4200),
        .D(tmp_5_fu_661_p130[6]),
        .Q(kernel_buffer_15_52_fu_420[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_52_fu_420_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_52_fu_4200),
        .D(tmp_5_fu_661_p130[7]),
        .Q(kernel_buffer_15_52_fu_420[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_52_fu_420_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_52_fu_4200),
        .D(tmp_5_fu_661_p130[8]),
        .Q(kernel_buffer_15_52_fu_420[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_52_fu_420_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_52_fu_4200),
        .D(tmp_5_fu_661_p130[9]),
        .Q(kernel_buffer_15_52_fu_420[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \kernel_buffer_15_53_fu_424[31]_i_1 
       (.I0(trunc_ln28_reg_1556[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(trunc_ln28_reg_1556[2]),
        .I3(trunc_ln28_reg_1556[1]),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(trunc_ln28_reg_1556[3]),
        .O(kernel_buffer_15_53_fu_4240));
  FDRE \kernel_buffer_15_53_fu_424_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_53_fu_4240),
        .D(tmp_5_fu_661_p130[0]),
        .Q(kernel_buffer_15_53_fu_424[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_53_fu_424_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_53_fu_4240),
        .D(tmp_5_fu_661_p130[10]),
        .Q(kernel_buffer_15_53_fu_424[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_53_fu_424_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_53_fu_4240),
        .D(tmp_5_fu_661_p130[11]),
        .Q(kernel_buffer_15_53_fu_424[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_53_fu_424_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_53_fu_4240),
        .D(tmp_5_fu_661_p130[12]),
        .Q(kernel_buffer_15_53_fu_424[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_53_fu_424_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_53_fu_4240),
        .D(tmp_5_fu_661_p130[13]),
        .Q(kernel_buffer_15_53_fu_424[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_53_fu_424_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_53_fu_4240),
        .D(tmp_5_fu_661_p130[1]),
        .Q(kernel_buffer_15_53_fu_424[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_53_fu_424_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_53_fu_4240),
        .D(tmp_5_fu_661_p130[2]),
        .Q(kernel_buffer_15_53_fu_424[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_53_fu_424_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_53_fu_4240),
        .D(tmp_5_fu_661_p130[15]),
        .Q(kernel_buffer_15_53_fu_424[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_53_fu_424_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_53_fu_4240),
        .D(tmp_5_fu_661_p130[3]),
        .Q(kernel_buffer_15_53_fu_424[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_53_fu_424_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_53_fu_4240),
        .D(tmp_5_fu_661_p130[4]),
        .Q(kernel_buffer_15_53_fu_424[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_53_fu_424_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_53_fu_4240),
        .D(tmp_5_fu_661_p130[5]),
        .Q(kernel_buffer_15_53_fu_424[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_53_fu_424_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_53_fu_4240),
        .D(tmp_5_fu_661_p130[6]),
        .Q(kernel_buffer_15_53_fu_424[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_53_fu_424_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_53_fu_4240),
        .D(tmp_5_fu_661_p130[7]),
        .Q(kernel_buffer_15_53_fu_424[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_53_fu_424_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_53_fu_4240),
        .D(tmp_5_fu_661_p130[8]),
        .Q(kernel_buffer_15_53_fu_424[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_53_fu_424_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_53_fu_4240),
        .D(tmp_5_fu_661_p130[9]),
        .Q(kernel_buffer_15_53_fu_424[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \kernel_buffer_15_54_fu_428[31]_i_1 
       (.I0(trunc_ln28_reg_1556[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(trunc_ln28_reg_1556[3]),
        .I4(trunc_ln28_reg_1556[2]),
        .I5(trunc_ln28_reg_1556[1]),
        .O(kernel_buffer_15_54_fu_4280));
  FDRE \kernel_buffer_15_54_fu_428_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_54_fu_4280),
        .D(tmp_5_fu_661_p130[0]),
        .Q(kernel_buffer_15_54_fu_428[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_54_fu_428_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_54_fu_4280),
        .D(tmp_5_fu_661_p130[10]),
        .Q(kernel_buffer_15_54_fu_428[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_54_fu_428_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_54_fu_4280),
        .D(tmp_5_fu_661_p130[11]),
        .Q(kernel_buffer_15_54_fu_428[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_54_fu_428_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_54_fu_4280),
        .D(tmp_5_fu_661_p130[12]),
        .Q(kernel_buffer_15_54_fu_428[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_54_fu_428_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_54_fu_4280),
        .D(tmp_5_fu_661_p130[13]),
        .Q(kernel_buffer_15_54_fu_428[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_54_fu_428_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_54_fu_4280),
        .D(tmp_5_fu_661_p130[1]),
        .Q(kernel_buffer_15_54_fu_428[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_54_fu_428_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_54_fu_4280),
        .D(tmp_5_fu_661_p130[2]),
        .Q(kernel_buffer_15_54_fu_428[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_54_fu_428_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_54_fu_4280),
        .D(tmp_5_fu_661_p130[15]),
        .Q(kernel_buffer_15_54_fu_428[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_54_fu_428_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_54_fu_4280),
        .D(tmp_5_fu_661_p130[3]),
        .Q(kernel_buffer_15_54_fu_428[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_54_fu_428_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_54_fu_4280),
        .D(tmp_5_fu_661_p130[4]),
        .Q(kernel_buffer_15_54_fu_428[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_54_fu_428_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_54_fu_4280),
        .D(tmp_5_fu_661_p130[5]),
        .Q(kernel_buffer_15_54_fu_428[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_54_fu_428_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_54_fu_4280),
        .D(tmp_5_fu_661_p130[6]),
        .Q(kernel_buffer_15_54_fu_428[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_54_fu_428_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_54_fu_4280),
        .D(tmp_5_fu_661_p130[7]),
        .Q(kernel_buffer_15_54_fu_428[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_54_fu_428_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_54_fu_4280),
        .D(tmp_5_fu_661_p130[8]),
        .Q(kernel_buffer_15_54_fu_428[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_54_fu_428_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_54_fu_4280),
        .D(tmp_5_fu_661_p130[9]),
        .Q(kernel_buffer_15_54_fu_428[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \kernel_buffer_15_55_fu_432[31]_i_1 
       (.I0(trunc_ln28_reg_1556[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(trunc_ln28_reg_1556[3]),
        .I4(trunc_ln28_reg_1556[2]),
        .I5(trunc_ln28_reg_1556[1]),
        .O(kernel_buffer_15_55_fu_4320));
  FDRE \kernel_buffer_15_55_fu_432_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_55_fu_4320),
        .D(tmp_5_fu_661_p130[0]),
        .Q(kernel_buffer_15_55_fu_432[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_55_fu_432_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_55_fu_4320),
        .D(tmp_5_fu_661_p130[10]),
        .Q(kernel_buffer_15_55_fu_432[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_55_fu_432_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_55_fu_4320),
        .D(tmp_5_fu_661_p130[11]),
        .Q(kernel_buffer_15_55_fu_432[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_55_fu_432_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_55_fu_4320),
        .D(tmp_5_fu_661_p130[12]),
        .Q(kernel_buffer_15_55_fu_432[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_55_fu_432_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_55_fu_4320),
        .D(tmp_5_fu_661_p130[13]),
        .Q(kernel_buffer_15_55_fu_432[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_55_fu_432_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_55_fu_4320),
        .D(tmp_5_fu_661_p130[1]),
        .Q(kernel_buffer_15_55_fu_432[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_55_fu_432_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_55_fu_4320),
        .D(tmp_5_fu_661_p130[2]),
        .Q(kernel_buffer_15_55_fu_432[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_55_fu_432_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_55_fu_4320),
        .D(tmp_5_fu_661_p130[15]),
        .Q(kernel_buffer_15_55_fu_432[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_55_fu_432_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_55_fu_4320),
        .D(tmp_5_fu_661_p130[3]),
        .Q(kernel_buffer_15_55_fu_432[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_55_fu_432_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_55_fu_4320),
        .D(tmp_5_fu_661_p130[4]),
        .Q(kernel_buffer_15_55_fu_432[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_55_fu_432_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_55_fu_4320),
        .D(tmp_5_fu_661_p130[5]),
        .Q(kernel_buffer_15_55_fu_432[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_55_fu_432_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_55_fu_4320),
        .D(tmp_5_fu_661_p130[6]),
        .Q(kernel_buffer_15_55_fu_432[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_55_fu_432_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_55_fu_4320),
        .D(tmp_5_fu_661_p130[7]),
        .Q(kernel_buffer_15_55_fu_432[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_55_fu_432_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_55_fu_4320),
        .D(tmp_5_fu_661_p130[8]),
        .Q(kernel_buffer_15_55_fu_432[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_55_fu_432_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_55_fu_4320),
        .D(tmp_5_fu_661_p130[9]),
        .Q(kernel_buffer_15_55_fu_432[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \kernel_buffer_15_56_fu_436[31]_i_1 
       (.I0(trunc_ln28_reg_1556[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(trunc_ln28_reg_1556[2]),
        .I3(trunc_ln28_reg_1556[1]),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(trunc_ln28_reg_1556[3]),
        .O(kernel_buffer_15_56_fu_4360));
  FDRE \kernel_buffer_15_56_fu_436_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_56_fu_4360),
        .D(tmp_5_fu_661_p130[0]),
        .Q(kernel_buffer_15_56_fu_436[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_56_fu_436_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_56_fu_4360),
        .D(tmp_5_fu_661_p130[10]),
        .Q(kernel_buffer_15_56_fu_436[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_56_fu_436_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_56_fu_4360),
        .D(tmp_5_fu_661_p130[11]),
        .Q(kernel_buffer_15_56_fu_436[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_56_fu_436_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_56_fu_4360),
        .D(tmp_5_fu_661_p130[12]),
        .Q(kernel_buffer_15_56_fu_436[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_56_fu_436_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_56_fu_4360),
        .D(tmp_5_fu_661_p130[13]),
        .Q(kernel_buffer_15_56_fu_436[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_56_fu_436_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_56_fu_4360),
        .D(tmp_5_fu_661_p130[1]),
        .Q(kernel_buffer_15_56_fu_436[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_56_fu_436_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_56_fu_4360),
        .D(tmp_5_fu_661_p130[2]),
        .Q(kernel_buffer_15_56_fu_436[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_56_fu_436_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_56_fu_4360),
        .D(tmp_5_fu_661_p130[15]),
        .Q(kernel_buffer_15_56_fu_436[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_56_fu_436_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_56_fu_4360),
        .D(tmp_5_fu_661_p130[3]),
        .Q(kernel_buffer_15_56_fu_436[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_56_fu_436_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_56_fu_4360),
        .D(tmp_5_fu_661_p130[4]),
        .Q(kernel_buffer_15_56_fu_436[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_56_fu_436_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_56_fu_4360),
        .D(tmp_5_fu_661_p130[5]),
        .Q(kernel_buffer_15_56_fu_436[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_56_fu_436_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_56_fu_4360),
        .D(tmp_5_fu_661_p130[6]),
        .Q(kernel_buffer_15_56_fu_436[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_56_fu_436_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_56_fu_4360),
        .D(tmp_5_fu_661_p130[7]),
        .Q(kernel_buffer_15_56_fu_436[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_56_fu_436_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_56_fu_4360),
        .D(tmp_5_fu_661_p130[8]),
        .Q(kernel_buffer_15_56_fu_436[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_56_fu_436_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_56_fu_4360),
        .D(tmp_5_fu_661_p130[9]),
        .Q(kernel_buffer_15_56_fu_436[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \kernel_buffer_15_57_fu_440[31]_i_1 
       (.I0(trunc_ln28_reg_1556[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(trunc_ln28_reg_1556[2]),
        .I3(trunc_ln28_reg_1556[1]),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(trunc_ln28_reg_1556[3]),
        .O(kernel_buffer_15_57_fu_4400));
  FDRE \kernel_buffer_15_57_fu_440_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_57_fu_4400),
        .D(tmp_5_fu_661_p130[0]),
        .Q(kernel_buffer_15_57_fu_440[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_57_fu_440_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_57_fu_4400),
        .D(tmp_5_fu_661_p130[10]),
        .Q(kernel_buffer_15_57_fu_440[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_57_fu_440_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_57_fu_4400),
        .D(tmp_5_fu_661_p130[11]),
        .Q(kernel_buffer_15_57_fu_440[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_57_fu_440_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_57_fu_4400),
        .D(tmp_5_fu_661_p130[12]),
        .Q(kernel_buffer_15_57_fu_440[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_57_fu_440_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_57_fu_4400),
        .D(tmp_5_fu_661_p130[13]),
        .Q(kernel_buffer_15_57_fu_440[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_57_fu_440_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_57_fu_4400),
        .D(tmp_5_fu_661_p130[1]),
        .Q(kernel_buffer_15_57_fu_440[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_57_fu_440_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_57_fu_4400),
        .D(tmp_5_fu_661_p130[2]),
        .Q(kernel_buffer_15_57_fu_440[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_57_fu_440_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_57_fu_4400),
        .D(tmp_5_fu_661_p130[15]),
        .Q(kernel_buffer_15_57_fu_440[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_57_fu_440_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_57_fu_4400),
        .D(tmp_5_fu_661_p130[3]),
        .Q(kernel_buffer_15_57_fu_440[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_57_fu_440_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_57_fu_4400),
        .D(tmp_5_fu_661_p130[4]),
        .Q(kernel_buffer_15_57_fu_440[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_57_fu_440_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_57_fu_4400),
        .D(tmp_5_fu_661_p130[5]),
        .Q(kernel_buffer_15_57_fu_440[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_57_fu_440_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_57_fu_4400),
        .D(tmp_5_fu_661_p130[6]),
        .Q(kernel_buffer_15_57_fu_440[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_57_fu_440_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_57_fu_4400),
        .D(tmp_5_fu_661_p130[7]),
        .Q(kernel_buffer_15_57_fu_440[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_57_fu_440_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_57_fu_4400),
        .D(tmp_5_fu_661_p130[8]),
        .Q(kernel_buffer_15_57_fu_440[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_57_fu_440_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_57_fu_4400),
        .D(tmp_5_fu_661_p130[9]),
        .Q(kernel_buffer_15_57_fu_440[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \kernel_buffer_15_58_fu_444[31]_i_1 
       (.I0(trunc_ln28_reg_1556[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(trunc_ln28_reg_1556[3]),
        .I4(trunc_ln28_reg_1556[2]),
        .I5(trunc_ln28_reg_1556[1]),
        .O(kernel_buffer_15_58_fu_4440));
  FDRE \kernel_buffer_15_58_fu_444_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_58_fu_4440),
        .D(tmp_5_fu_661_p130[0]),
        .Q(kernel_buffer_15_58_fu_444[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_58_fu_444_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_58_fu_4440),
        .D(tmp_5_fu_661_p130[10]),
        .Q(kernel_buffer_15_58_fu_444[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_58_fu_444_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_58_fu_4440),
        .D(tmp_5_fu_661_p130[11]),
        .Q(kernel_buffer_15_58_fu_444[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_58_fu_444_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_58_fu_4440),
        .D(tmp_5_fu_661_p130[12]),
        .Q(kernel_buffer_15_58_fu_444[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_58_fu_444_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_58_fu_4440),
        .D(tmp_5_fu_661_p130[13]),
        .Q(kernel_buffer_15_58_fu_444[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_58_fu_444_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_58_fu_4440),
        .D(tmp_5_fu_661_p130[1]),
        .Q(kernel_buffer_15_58_fu_444[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_58_fu_444_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_58_fu_4440),
        .D(tmp_5_fu_661_p130[2]),
        .Q(kernel_buffer_15_58_fu_444[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_58_fu_444_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_58_fu_4440),
        .D(tmp_5_fu_661_p130[15]),
        .Q(kernel_buffer_15_58_fu_444[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_58_fu_444_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_58_fu_4440),
        .D(tmp_5_fu_661_p130[3]),
        .Q(kernel_buffer_15_58_fu_444[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_58_fu_444_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_58_fu_4440),
        .D(tmp_5_fu_661_p130[4]),
        .Q(kernel_buffer_15_58_fu_444[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_58_fu_444_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_58_fu_4440),
        .D(tmp_5_fu_661_p130[5]),
        .Q(kernel_buffer_15_58_fu_444[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_58_fu_444_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_58_fu_4440),
        .D(tmp_5_fu_661_p130[6]),
        .Q(kernel_buffer_15_58_fu_444[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_58_fu_444_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_58_fu_4440),
        .D(tmp_5_fu_661_p130[7]),
        .Q(kernel_buffer_15_58_fu_444[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_58_fu_444_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_58_fu_4440),
        .D(tmp_5_fu_661_p130[8]),
        .Q(kernel_buffer_15_58_fu_444[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_58_fu_444_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_58_fu_4440),
        .D(tmp_5_fu_661_p130[9]),
        .Q(kernel_buffer_15_58_fu_444[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \kernel_buffer_15_fu_388[31]_i_1 
       (.I0(trunc_ln28_reg_1556[2]),
        .I1(trunc_ln28_reg_1556[1]),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(trunc_ln28_reg_1556[3]),
        .I4(trunc_ln28_reg_1556[0]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(kernel_buffer_15_fu_3880));
  FDRE \kernel_buffer_15_fu_388_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_3880),
        .D(tmp_5_fu_661_p130[0]),
        .Q(kernel_buffer_15_fu_388[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_388_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_3880),
        .D(tmp_5_fu_661_p130[10]),
        .Q(kernel_buffer_15_fu_388[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_388_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_3880),
        .D(tmp_5_fu_661_p130[11]),
        .Q(kernel_buffer_15_fu_388[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_388_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_3880),
        .D(tmp_5_fu_661_p130[12]),
        .Q(kernel_buffer_15_fu_388[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_388_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_3880),
        .D(tmp_5_fu_661_p130[13]),
        .Q(kernel_buffer_15_fu_388[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_388_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_3880),
        .D(tmp_5_fu_661_p130[1]),
        .Q(kernel_buffer_15_fu_388[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_388_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_3880),
        .D(tmp_5_fu_661_p130[2]),
        .Q(kernel_buffer_15_fu_388[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_388_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_3880),
        .D(tmp_5_fu_661_p130[15]),
        .Q(kernel_buffer_15_fu_388[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_388_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_3880),
        .D(tmp_5_fu_661_p130[3]),
        .Q(kernel_buffer_15_fu_388[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_388_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_3880),
        .D(tmp_5_fu_661_p130[4]),
        .Q(kernel_buffer_15_fu_388[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_388_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_3880),
        .D(tmp_5_fu_661_p130[5]),
        .Q(kernel_buffer_15_fu_388[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_388_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_3880),
        .D(tmp_5_fu_661_p130[6]),
        .Q(kernel_buffer_15_fu_388[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_388_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_3880),
        .D(tmp_5_fu_661_p130[7]),
        .Q(kernel_buffer_15_fu_388[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_388_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_3880),
        .D(tmp_5_fu_661_p130[8]),
        .Q(kernel_buffer_15_fu_388[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_388_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_3880),
        .D(tmp_5_fu_661_p130[9]),
        .Q(kernel_buffer_15_fu_388[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mul_ln39_reg_1678[31]_i_1 
       (.I0(icmp_ln31_reg_1566_pp1_iter8_reg),
        .O(\mul_ln39_reg_1678[31]_i_1_n_5 ));
  FDRE \mul_ln39_reg_1678_reg[14] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1678[31]_i_1_n_5 ),
        .D(\network_mul_16s_32s_32_5_1_MulnS_1_U/buff2_reg__0 [14]),
        .Q(sext_ln39_4_fu_1350_p1[0]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1678_reg[15] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1678[31]_i_1_n_5 ),
        .D(\network_mul_16s_32s_32_5_1_MulnS_1_U/buff2_reg__0 [15]),
        .Q(sext_ln39_4_fu_1350_p1[1]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1678_reg[16] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1678[31]_i_1_n_5 ),
        .D(\network_mul_16s_32s_32_5_1_MulnS_1_U/buff2_reg__0 [16]),
        .Q(sext_ln39_4_fu_1350_p1[2]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1678_reg[17] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1678[31]_i_1_n_5 ),
        .D(\network_mul_16s_32s_32_5_1_MulnS_1_U/buff2_reg__0 [17]),
        .Q(sext_ln39_4_fu_1350_p1[3]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1678_reg[18] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1678[31]_i_1_n_5 ),
        .D(\network_mul_16s_32s_32_5_1_MulnS_1_U/buff2_reg__0 [18]),
        .Q(sext_ln39_4_fu_1350_p1[4]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1678_reg[19] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1678[31]_i_1_n_5 ),
        .D(\network_mul_16s_32s_32_5_1_MulnS_1_U/buff2_reg__0 [19]),
        .Q(sext_ln39_4_fu_1350_p1[5]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1678_reg[20] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1678[31]_i_1_n_5 ),
        .D(\network_mul_16s_32s_32_5_1_MulnS_1_U/buff2_reg__0 [20]),
        .Q(sext_ln39_4_fu_1350_p1[6]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1678_reg[21] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1678[31]_i_1_n_5 ),
        .D(\network_mul_16s_32s_32_5_1_MulnS_1_U/buff2_reg__0 [21]),
        .Q(sext_ln39_4_fu_1350_p1[7]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1678_reg[22] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1678[31]_i_1_n_5 ),
        .D(\network_mul_16s_32s_32_5_1_MulnS_1_U/buff2_reg__0 [22]),
        .Q(sext_ln39_4_fu_1350_p1[8]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1678_reg[23] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1678[31]_i_1_n_5 ),
        .D(\network_mul_16s_32s_32_5_1_MulnS_1_U/buff2_reg__0 [23]),
        .Q(sext_ln39_4_fu_1350_p1[9]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1678_reg[24] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1678[31]_i_1_n_5 ),
        .D(\network_mul_16s_32s_32_5_1_MulnS_1_U/buff2_reg__0 [24]),
        .Q(sext_ln39_4_fu_1350_p1[10]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1678_reg[25] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1678[31]_i_1_n_5 ),
        .D(\network_mul_16s_32s_32_5_1_MulnS_1_U/buff2_reg__0 [25]),
        .Q(sext_ln39_4_fu_1350_p1[11]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1678_reg[26] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1678[31]_i_1_n_5 ),
        .D(\network_mul_16s_32s_32_5_1_MulnS_1_U/buff2_reg__0 [26]),
        .Q(sext_ln39_4_fu_1350_p1[12]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1678_reg[27] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1678[31]_i_1_n_5 ),
        .D(\network_mul_16s_32s_32_5_1_MulnS_1_U/buff2_reg__0 [27]),
        .Q(sext_ln39_4_fu_1350_p1[13]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1678_reg[28] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1678[31]_i_1_n_5 ),
        .D(\network_mul_16s_32s_32_5_1_MulnS_1_U/buff2_reg__0 [28]),
        .Q(sext_ln39_4_fu_1350_p1[14]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1678_reg[29] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1678[31]_i_1_n_5 ),
        .D(\network_mul_16s_32s_32_5_1_MulnS_1_U/buff2_reg__0 [29]),
        .Q(sext_ln39_4_fu_1350_p1[15]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1678_reg[30] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1678[31]_i_1_n_5 ),
        .D(\network_mul_16s_32s_32_5_1_MulnS_1_U/buff2_reg__0 [30]),
        .Q(sext_ln39_4_fu_1350_p1[16]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1678_reg[31] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1678[31]_i_1_n_5 ),
        .D(\network_mul_16s_32s_32_5_1_MulnS_1_U/buff2_reg__0 [31]),
        .Q(sext_ln39_4_fu_1350_p1[17]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_16s_32s_32_5_1_14 network_mul_16s_32s_32_5_1_U59
       (.A({tmp_fu_1284_p18[31],tmp_fu_1284_p18[13:0]}),
        .B(tmp_reg_1668),
        .D(\network_mul_16s_32s_32_5_1_MulnS_1_U/buff2_reg__0 ),
        .Q(input_load_reg_1663),
        .ap_clk(ap_clk),
        .icmp_ln31_reg_1566_pp1_iter3_reg(icmp_ln31_reg_1566_pp1_iter3_reg),
        .\icmp_ln31_reg_1566_pp1_iter3_reg_reg[0] (network_mul_16s_32s_32_5_1_U59_n_5),
        .input_r_q0(input_r_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mux_164_32_1_1_15 network_mux_164_32_1_1_U58
       (.A({tmp_fu_1284_p18[31],tmp_fu_1284_p18[13:0]}),
        .Q({\trunc_ln39_reg_1634_pp1_iter3_reg_reg_n_5_[3] ,p_2_in,p_1_in,\trunc_ln39_reg_1634_pp1_iter3_reg_reg_n_5_[0] }),
        .buff1_reg_i_17_0({kernel_buffer_15_51_fu_416[31],kernel_buffer_15_51_fu_416[13:0]}),
        .buff1_reg_i_17_1({kernel_buffer_15_50_fu_412[31],kernel_buffer_15_50_fu_412[13:0]}),
        .buff1_reg_i_17_2({kernel_buffer_15_49_fu_408[31],kernel_buffer_15_49_fu_408[13:0]}),
        .buff1_reg_i_17_3({kernel_buffer_15_48_fu_404[31],kernel_buffer_15_48_fu_404[13:0]}),
        .buff1_reg_i_17_4({kernel_buffer_15_47_fu_400[31],kernel_buffer_15_47_fu_400[13:0]}),
        .buff1_reg_i_17_5({kernel_buffer_15_46_fu_396[31],kernel_buffer_15_46_fu_396[13:0]}),
        .buff1_reg_i_17_6({kernel_buffer_15_45_fu_392[31],kernel_buffer_15_45_fu_392[13:0]}),
        .buff1_reg_i_17_7({kernel_buffer_15_fu_388[31],kernel_buffer_15_fu_388[13:0]}),
        .buff1_reg_i_18_0({kernel_buffer_15_016_fu_448[31],kernel_buffer_15_016_fu_448[13:0]}),
        .buff1_reg_i_18_1({kernel_buffer_15_58_fu_444[31],kernel_buffer_15_58_fu_444[13:0]}),
        .buff1_reg_i_18_2({kernel_buffer_15_57_fu_440[31],kernel_buffer_15_57_fu_440[13:0]}),
        .buff1_reg_i_18_3({kernel_buffer_15_56_fu_436[31],kernel_buffer_15_56_fu_436[13:0]}),
        .buff1_reg_i_18_4({kernel_buffer_15_55_fu_432[31],kernel_buffer_15_55_fu_432[13:0]}),
        .buff1_reg_i_18_5({kernel_buffer_15_54_fu_428[31],kernel_buffer_15_54_fu_428[13:0]}),
        .buff1_reg_i_18_6({kernel_buffer_15_53_fu_424[31],kernel_buffer_15_53_fu_424[13:0]}),
        .buff1_reg_i_18_7({kernel_buffer_15_52_fu_420[31],kernel_buffer_15_52_fu_420[13:0]}));
  LUT3 #(
    .INIT(8'h08)) 
    \out_d_0_reg_478[3]_i_1 
       (.I0(grp_pointwise_conv2d_fix_1_fu_482_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(ap_CS_fsm_state18),
        .O(out_d_0_reg_478));
  FDRE \out_d_0_reg_478_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(out_d_reg_1525[0]),
        .Q(\out_d_0_reg_478_reg_n_5_[0] ),
        .R(out_d_0_reg_478));
  FDRE \out_d_0_reg_478_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(out_d_reg_1525[1]),
        .Q(\out_d_0_reg_478_reg_n_5_[1] ),
        .R(out_d_0_reg_478));
  FDRE \out_d_0_reg_478_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(out_d_reg_1525[2]),
        .Q(\out_d_0_reg_478_reg_n_5_[2] ),
        .R(out_d_0_reg_478));
  FDRE \out_d_0_reg_478_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(out_d_reg_1525[3]),
        .Q(\out_d_0_reg_478_reg_n_5_[3] ),
        .R(out_d_0_reg_478));
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_reg_1525[0]_i_1 
       (.I0(\out_d_0_reg_478_reg_n_5_[0] ),
        .O(out_d_fu_592_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_d_reg_1525[1]_i_1 
       (.I0(\out_d_0_reg_478_reg_n_5_[0] ),
        .I1(\out_d_0_reg_478_reg_n_5_[1] ),
        .O(out_d_fu_592_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \out_d_reg_1525[2]_i_1 
       (.I0(\out_d_0_reg_478_reg_n_5_[2] ),
        .I1(\out_d_0_reg_478_reg_n_5_[0] ),
        .I2(\out_d_0_reg_478_reg_n_5_[1] ),
        .O(out_d_fu_592_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \out_d_reg_1525[3]_i_1 
       (.I0(\out_d_0_reg_478_reg_n_5_[3] ),
        .I1(\out_d_0_reg_478_reg_n_5_[2] ),
        .I2(\out_d_0_reg_478_reg_n_5_[1] ),
        .I3(\out_d_0_reg_478_reg_n_5_[0] ),
        .O(out_d_fu_592_p2[3]));
  FDRE \out_d_reg_1525_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_592_p2[0]),
        .Q(out_d_reg_1525[0]),
        .R(1'b0));
  FDRE \out_d_reg_1525_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_592_p2[1]),
        .Q(out_d_reg_1525[1]),
        .R(1'b0));
  FDRE \out_d_reg_1525_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_592_p2[2]),
        .Q(out_d_reg_1525[2]),
        .R(1'b0));
  FDRE \out_d_reg_1525_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_592_p2[3]),
        .Q(out_d_reg_1525[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \out_h_0_reg_522[2]_i_1 
       (.I0(out_h_0_reg_522_reg__0[2]),
        .I1(out_h_0_reg_522_reg__0[1]),
        .I2(out_h_0_reg_522_reg),
        .O(\out_h_0_reg_522[2]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \out_h_0_reg_522[3]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(icmp_ln31_fu_1036_p2),
        .I3(icmp_ln33_fu_1054_p2),
        .O(out_h_0_reg_522));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \out_h_0_reg_522[3]_i_2 
       (.I0(out_h_0_reg_522_reg__0[3]),
        .I1(out_h_0_reg_522_reg),
        .I2(out_h_0_reg_522_reg__0[1]),
        .I3(out_h_0_reg_522_reg__0[2]),
        .O(out_h_fu_1048_p2));
  FDRE \out_h_0_reg_522_reg[0] 
       (.C(ap_clk),
        .CE(out_h_0_reg_522),
        .D(\sub_ln39_4_reg_1585[1]_i_1_n_5 ),
        .Q(out_h_0_reg_522_reg),
        .R(ap_CS_fsm_state5));
  FDRE \out_h_0_reg_522_reg[1] 
       (.C(ap_clk),
        .CE(out_h_0_reg_522),
        .D(sub_ln39_fu_1030_p2[2]),
        .Q(out_h_0_reg_522_reg__0[1]),
        .R(ap_CS_fsm_state5));
  FDRE \out_h_0_reg_522_reg[2] 
       (.C(ap_clk),
        .CE(out_h_0_reg_522),
        .D(\out_h_0_reg_522[2]_i_1_n_5 ),
        .Q(out_h_0_reg_522_reg__0[2]),
        .R(ap_CS_fsm_state5));
  FDRE \out_h_0_reg_522_reg[3] 
       (.C(ap_clk),
        .CE(out_h_0_reg_522),
        .D(out_h_fu_1048_p2),
        .Q(out_h_0_reg_522_reg__0[3]),
        .R(ap_CS_fsm_state5));
  LUT4 #(
    .INIT(16'hFB08)) 
    \out_w_0_reg_544[0]_i_1 
       (.I0(select_ln36_11_reg_1623[0]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(out_w_0_reg_544[0]),
        .O(\out_w_0_reg_544[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \out_w_0_reg_544[1]_i_1 
       (.I0(select_ln36_11_reg_1623[1]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(out_w_0_reg_544[1]),
        .O(zext_ln36_fu_1112_p1[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \out_w_0_reg_544[2]_i_1 
       (.I0(out_w_0_reg_544[2]),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(select_ln36_11_reg_1623[2]),
        .O(zext_ln36_fu_1112_p1[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \out_w_0_reg_544[3]_i_1 
       (.I0(out_w_0_reg_544[3]),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(select_ln36_11_reg_1623[3]),
        .O(zext_ln36_fu_1112_p1[3]));
  FDRE \out_w_0_reg_544_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_w_0_reg_544[0]_i_1_n_5 ),
        .Q(out_w_0_reg_544[0]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_0_reg_544_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln36_fu_1112_p1[1]),
        .Q(out_w_0_reg_544[1]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_0_reg_544_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln36_fu_1112_p1[2]),
        .Q(out_w_0_reg_544[2]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_0_reg_544_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln36_fu_1112_p1[3]),
        .Q(out_w_0_reg_544[3]),
        .R(ap_CS_fsm_state5));
  FDRE \phi_mul_reg_489_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln24_reg_1516[10]),
        .Q(phi_mul_reg_489[10]),
        .R(out_d_0_reg_478));
  FDRE \phi_mul_reg_489_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln24_reg_1516[2]),
        .Q(phi_mul_reg_489[2]),
        .R(out_d_0_reg_478));
  FDRE \phi_mul_reg_489_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln24_reg_1516[3]),
        .Q(phi_mul_reg_489[3]),
        .R(out_d_0_reg_478));
  FDRE \phi_mul_reg_489_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln24_reg_1516[4]),
        .Q(phi_mul_reg_489[4]),
        .R(out_d_0_reg_478));
  FDRE \phi_mul_reg_489_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln24_reg_1516[5]),
        .Q(phi_mul_reg_489[5]),
        .R(out_d_0_reg_478));
  FDRE \phi_mul_reg_489_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln24_reg_1516[6]),
        .Q(phi_mul_reg_489[6]),
        .R(out_d_0_reg_478));
  FDRE \phi_mul_reg_489_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln24_reg_1516[7]),
        .Q(phi_mul_reg_489[7]),
        .R(out_d_0_reg_478));
  FDRE \phi_mul_reg_489_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln24_reg_1516[8]),
        .Q(phi_mul_reg_489[8]),
        .R(out_d_0_reg_478));
  FDRE \phi_mul_reg_489_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln24_reg_1516[9]),
        .Q(phi_mul_reg_489[9]),
        .R(out_d_0_reg_478));
  LUT5 #(
    .INIT(32'hFDFFFFFF)) 
    ram_reg_0_i_236
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(icmp_ln36_4_reg_1649_pp1_iter10_reg),
        .I4(output_r_ce0),
        .O(\ap_CS_fsm_reg[15] ));
  LUT6 #(
    .INIT(64'hFFFFD0100000D010)) 
    ram_reg_0_i_27__0
       (.I0(ram_reg_0_i_92__0_n_5),
        .I1(Q[5]),
        .I2(ram_reg_0),
        .I3(input_r_address0),
        .I4(ram_reg_0_0),
        .I5(ram_reg_0_1),
        .O(\ap_CS_fsm_reg[39] ));
  LUT6 #(
    .INIT(64'h010D000CF1FDF0FC)) 
    ram_reg_0_i_34
       (.I0(grp_pointwise_conv2d_fix_1_fu_482_input_r_address0[10]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(ram_reg_0_i_92__0_0[1]),
        .I4(Q[2]),
        .I5(ram_reg_0_2[1]),
        .O(add_ln39_1_reg_1639_reg_1));
  LUT6 #(
    .INIT(64'h00350030FF35FF30)) 
    ram_reg_0_i_50
       (.I0(grp_pointwise_conv2d_fix_1_fu_482_output_r_address0[10]),
        .I1(ram_reg_0_3[2]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(ram_reg_0_4[1]),
        .O(\add_ln47_1_reg_1690_reg[10]_0 ));
  LUT6 #(
    .INIT(64'h03F305F503F300F0)) 
    ram_reg_0_i_54
       (.I0(grp_pointwise_conv2d_fix_1_fu_482_output_r_address0[9]),
        .I1(ram_reg_0_3[1]),
        .I2(Q[3]),
        .I3(ram_reg_0_4[1]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\add_ln47_1_reg_1690_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h00000F22FFFF0F22)) 
    ram_reg_0_i_56
       (.I0(Q[2]),
        .I1(grp_pointwise_conv2d_fix_1_fu_482_input_r_address0[5]),
        .I2(ram_reg_0_i_92__0_0[0]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(ram_reg_0_2[0]),
        .O(\ap_CS_fsm_reg[15]_1 ));
  LUT6 #(
    .INIT(64'h00000F22FFFF0F22)) 
    ram_reg_0_i_86__0
       (.I0(Q[2]),
        .I1(grp_pointwise_conv2d_fix_1_fu_482_output_r_address0[1]),
        .I2(ram_reg_0_3[0]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(ram_reg_0_4[0]),
        .O(\ap_CS_fsm_reg[15]_0 ));
  LUT6 #(
    .INIT(64'h33330F5533330F00)) 
    ram_reg_0_i_90__0
       (.I0(grp_pointwise_conv2d_fix_1_fu_482_input_r_ce0),
        .I1(input_r_ce0),
        .I2(ram_reg_0_i_23),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(ap_enable_reg_pp1_iter3_reg_0));
  LUT6 #(
    .INIT(64'h8888BBBBBB8BBB8B)) 
    ram_reg_0_i_91__0
       (.I0(ram_reg_0_i_97__0_n_5),
        .I1(ram_reg_0_i_25__0),
        .I2(output_r_address0[1]),
        .I3(ram_reg_0_i_25__0_0),
        .I4(ram_reg_0_i_25__0_1),
        .I5(Q[0]),
        .O(\add_ln48_reg_1563_pp0_iter2_reg_reg[13] ));
  LUT6 #(
    .INIT(64'h8888BBBBBB8BBB8B)) 
    ram_reg_0_i_92__0
       (.I0(ram_reg_0_i_97__0_n_5),
        .I1(ram_reg_0_i_25__0),
        .I2(output_r_address0[0]),
        .I3(ram_reg_0_i_25__0_0),
        .I4(ram_reg_0_i_25__0_1),
        .I5(Q[0]),
        .O(ram_reg_0_i_92__0_n_5));
  LUT5 #(
    .INIT(32'h0C3F1D1D)) 
    ram_reg_0_i_97__0
       (.I0(grp_pointwise_conv2d_fix_1_fu_482_input_r_address0[13]),
        .I1(Q[3]),
        .I2(ram_reg_0_2[1]),
        .I3(ram_reg_0_i_92__0_0[2]),
        .I4(Q[4]),
        .O(ram_reg_0_i_97__0_n_5));
  LUT5 #(
    .INIT(32'h0000FFFD)) 
    ram_reg_1_i_3
       (.I0(buffer_reg_1683[3]),
        .I1(\buffer_reg_1683_reg[22]_0 [11]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(ram_reg_1),
        .O(\buffer_reg_1683_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h0000FFFD)) 
    ram_reg_2_i_4
       (.I0(buffer_reg_1683[5]),
        .I1(\buffer_reg_1683_reg[22]_0 [11]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(ram_reg_2),
        .O(\buffer_reg_1683_reg[5]_0 ));
  LUT5 #(
    .INIT(32'h0000FFFD)) 
    ram_reg_5_i_4
       (.I0(buffer_reg_1683[11]),
        .I1(\buffer_reg_1683_reg[22]_0 [11]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(ram_reg_5),
        .O(\buffer_reg_1683_reg[11]_0 ));
  LUT5 #(
    .INIT(32'h0000FFFD)) 
    ram_reg_6_i_3
       (.I0(buffer_reg_1683[13]),
        .I1(\buffer_reg_1683_reg[22]_0 [11]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(ram_reg_6),
        .O(\buffer_reg_1683_reg[13]_0 ));
  LUT5 #(
    .INIT(32'h0000FFFD)) 
    ram_reg_7_i_4
       (.I0(buffer_reg_1683[15]),
        .I1(\buffer_reg_1683_reg[22]_0 [11]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(ram_reg_7),
        .O(\buffer_reg_1683_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln32_10_reg_1606[1]_i_1 
       (.I0(sub_ln39_4_reg_1585_reg[0]),
        .I1(icmp_ln33_reg_1575),
        .I2(sub_ln39_reg_1560[1]),
        .O(select_ln32_10_fu_1128_p3[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln32_10_reg_1606[2]_i_1 
       (.I0(sub_ln39_4_reg_1585_reg[1]),
        .I1(icmp_ln33_reg_1575),
        .I2(sub_ln39_reg_1560[2]),
        .O(select_ln32_10_fu_1128_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln32_10_reg_1606[3]_i_1 
       (.I0(sub_ln39_4_reg_1585_reg[2]),
        .I1(icmp_ln33_reg_1575),
        .I2(sub_ln39_reg_1560[3]),
        .O(select_ln32_10_fu_1128_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln32_10_reg_1606[4]_i_1 
       (.I0(sub_ln39_4_reg_1585_reg[3]),
        .I1(icmp_ln33_reg_1575),
        .I2(sub_ln39_reg_1560[4]),
        .O(select_ln32_10_fu_1128_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln32_10_reg_1606[5]_i_1 
       (.I0(sub_ln39_4_reg_1585_reg[4]),
        .I1(icmp_ln33_reg_1575),
        .I2(sub_ln39_reg_1560[5]),
        .O(select_ln32_10_fu_1128_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln32_10_reg_1606[6]_i_1 
       (.I0(sub_ln39_4_reg_1585_reg[5]),
        .I1(icmp_ln33_reg_1575),
        .I2(sub_ln39_reg_1560[6]),
        .O(select_ln32_10_fu_1128_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln32_10_reg_1606[7]_i_1 
       (.I0(sub_ln39_4_reg_1585_reg[6]),
        .I1(icmp_ln33_reg_1575),
        .I2(sub_ln39_reg_1560[7]),
        .O(select_ln32_10_fu_1128_p3[7]));
  FDRE \select_ln32_10_reg_1606_reg[1] 
       (.C(ap_clk),
        .CE(add_ln39_8_reg_16290),
        .D(select_ln32_10_fu_1128_p3[1]),
        .Q(select_ln32_10_reg_1606_reg[0]),
        .R(1'b0));
  FDRE \select_ln32_10_reg_1606_reg[2] 
       (.C(ap_clk),
        .CE(add_ln39_8_reg_16290),
        .D(select_ln32_10_fu_1128_p3[2]),
        .Q(select_ln32_10_reg_1606_reg[1]),
        .R(1'b0));
  FDRE \select_ln32_10_reg_1606_reg[3] 
       (.C(ap_clk),
        .CE(add_ln39_8_reg_16290),
        .D(select_ln32_10_fu_1128_p3[3]),
        .Q(select_ln32_10_reg_1606_reg[2]),
        .R(1'b0));
  FDRE \select_ln32_10_reg_1606_reg[4] 
       (.C(ap_clk),
        .CE(add_ln39_8_reg_16290),
        .D(select_ln32_10_fu_1128_p3[4]),
        .Q(select_ln32_10_reg_1606_reg[3]),
        .R(1'b0));
  FDRE \select_ln32_10_reg_1606_reg[5] 
       (.C(ap_clk),
        .CE(add_ln39_8_reg_16290),
        .D(select_ln32_10_fu_1128_p3[5]),
        .Q(select_ln32_10_reg_1606_reg[4]),
        .R(1'b0));
  FDRE \select_ln32_10_reg_1606_reg[6] 
       (.C(ap_clk),
        .CE(add_ln39_8_reg_16290),
        .D(select_ln32_10_fu_1128_p3[6]),
        .Q(select_ln32_10_reg_1606_reg[5]),
        .R(1'b0));
  FDRE \select_ln32_10_reg_1606_reg[7] 
       (.C(ap_clk),
        .CE(add_ln39_8_reg_16290),
        .D(select_ln32_10_fu_1128_p3[7]),
        .Q(select_ln32_10_reg_1606_reg[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    \select_ln36_10_reg_1617[4]_i_1 
       (.I0(add_ln39_1_reg_1639_reg_i_16_n_5),
        .I1(icmp_ln31_reg_1566),
        .I2(ap_CS_fsm_pp1_stage0),
        .O(\select_ln36_10_reg_1617[4]_i_1_n_5 ));
  FDRE \select_ln36_10_reg_1617_reg[0] 
       (.C(ap_clk),
        .CE(add_ln39_8_reg_16290),
        .D(ap_phi_mux_in_d_0_phi_fu_569_p4[0]),
        .Q(select_ln36_10_reg_1617[0]),
        .R(\select_ln36_10_reg_1617[4]_i_1_n_5 ));
  FDRE \select_ln36_10_reg_1617_reg[1] 
       (.C(ap_clk),
        .CE(add_ln39_8_reg_16290),
        .D(ap_phi_mux_in_d_0_phi_fu_569_p4[1]),
        .Q(select_ln36_10_reg_1617[1]),
        .R(\select_ln36_10_reg_1617[4]_i_1_n_5 ));
  FDRE \select_ln36_10_reg_1617_reg[2] 
       (.C(ap_clk),
        .CE(add_ln39_8_reg_16290),
        .D(ap_phi_mux_in_d_0_phi_fu_569_p4[2]),
        .Q(select_ln36_10_reg_1617[2]),
        .R(\select_ln36_10_reg_1617[4]_i_1_n_5 ));
  FDRE \select_ln36_10_reg_1617_reg[3] 
       (.C(ap_clk),
        .CE(add_ln39_8_reg_16290),
        .D(ap_phi_mux_in_d_0_phi_fu_569_p4[3]),
        .Q(select_ln36_10_reg_1617[3]),
        .R(\select_ln36_10_reg_1617[4]_i_1_n_5 ));
  FDRE \select_ln36_10_reg_1617_reg[4] 
       (.C(ap_clk),
        .CE(add_ln39_8_reg_16290),
        .D(ap_phi_mux_in_d_0_phi_fu_569_p4[4]),
        .Q(select_ln36_10_reg_1617[4]),
        .R(\select_ln36_10_reg_1617[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA65666A66)) 
    \select_ln36_11_reg_1623[0]_i_1 
       (.I0(p_0_in14_out),
        .I1(out_w_0_reg_544[0]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .I4(select_ln36_11_reg_1623[0]),
        .I5(icmp_ln33_reg_1575),
        .O(select_ln36_11_fu_1173_p3[0]));
  LUT6 #(
    .INIT(64'h8787878888888788)) 
    \select_ln36_11_reg_1623[1]_i_1 
       (.I0(\select_ln36_11_reg_1623[1]_i_2_n_5 ),
        .I1(p_0_in14_out),
        .I2(icmp_ln33_reg_1575),
        .I3(select_ln36_11_reg_1623[1]),
        .I4(\select_ln36_11_reg_1623[3]_i_4_n_5 ),
        .I5(out_w_0_reg_544[1]),
        .O(select_ln36_11_fu_1173_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'h55450040)) 
    \select_ln36_11_reg_1623[1]_i_2 
       (.I0(icmp_ln33_reg_1575),
        .I1(select_ln36_11_reg_1623[0]),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .I4(out_w_0_reg_544[0]),
        .O(\select_ln36_11_reg_1623[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \select_ln36_11_reg_1623[2]_i_1 
       (.I0(zext_ln36_4_fu_1169_p1__0[2]),
        .I1(p_0_in14_out),
        .I2(select_ln36_11_reg_1623[2]),
        .I3(\select_ln36_11_reg_1623[3]_i_4_n_5 ),
        .I4(out_w_0_reg_544[2]),
        .I5(icmp_ln33_reg_1575),
        .O(select_ln36_11_fu_1173_p3[2]));
  LUT6 #(
    .INIT(64'h9A999A9A9AAA9A9A)) 
    \select_ln36_11_reg_1623[2]_i_2 
       (.I0(\select_ln36_11_reg_1623[3]_i_5_n_5 ),
        .I1(icmp_ln33_reg_1575),
        .I2(out_w_0_reg_544[2]),
        .I3(p_0_in[0]),
        .I4(p_0_in[1]),
        .I5(select_ln36_11_reg_1623[2]),
        .O(zext_ln36_4_fu_1169_p1__0[2]));
  LUT3 #(
    .INIT(8'h20)) 
    \select_ln36_11_reg_1623[3]_i_1 
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(icmp_ln31_reg_1566),
        .I2(ap_CS_fsm_pp1_stage0),
        .O(select_ln36_11_reg_16230));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \select_ln36_11_reg_1623[3]_i_2 
       (.I0(zext_ln36_4_fu_1169_p1__0[3]),
        .I1(p_0_in14_out),
        .I2(select_ln36_11_reg_1623[3]),
        .I3(\select_ln36_11_reg_1623[3]_i_4_n_5 ),
        .I4(out_w_0_reg_544[3]),
        .I5(icmp_ln33_reg_1575),
        .O(select_ln36_11_fu_1173_p3[3]));
  LUT6 #(
    .INIT(64'h00001DFF0000E200)) 
    \select_ln36_11_reg_1623[3]_i_3 
       (.I0(select_ln36_11_reg_1623[2]),
        .I1(\select_ln36_11_reg_1623[3]_i_4_n_5 ),
        .I2(out_w_0_reg_544[2]),
        .I3(\select_ln36_11_reg_1623[3]_i_5_n_5 ),
        .I4(icmp_ln33_reg_1575),
        .I5(zext_ln36_fu_1112_p1[3]),
        .O(zext_ln36_4_fu_1169_p1__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \select_ln36_11_reg_1623[3]_i_4 
       (.I0(p_0_in[0]),
        .I1(p_0_in[1]),
        .O(\select_ln36_11_reg_1623[3]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h00000000A0CCA000)) 
    \select_ln36_11_reg_1623[3]_i_5 
       (.I0(out_w_0_reg_544[0]),
        .I1(select_ln36_11_reg_1623[0]),
        .I2(out_w_0_reg_544[1]),
        .I3(\select_ln36_11_reg_1623[3]_i_4_n_5 ),
        .I4(select_ln36_11_reg_1623[1]),
        .I5(icmp_ln33_reg_1575),
        .O(\select_ln36_11_reg_1623[3]_i_5_n_5 ));
  FDRE \select_ln36_11_reg_1623_reg[0] 
       (.C(ap_clk),
        .CE(select_ln36_11_reg_16230),
        .D(select_ln36_11_fu_1173_p3[0]),
        .Q(select_ln36_11_reg_1623[0]),
        .R(1'b0));
  FDRE \select_ln36_11_reg_1623_reg[1] 
       (.C(ap_clk),
        .CE(select_ln36_11_reg_16230),
        .D(select_ln36_11_fu_1173_p3[1]),
        .Q(select_ln36_11_reg_1623[1]),
        .R(1'b0));
  FDRE \select_ln36_11_reg_1623_reg[2] 
       (.C(ap_clk),
        .CE(select_ln36_11_reg_16230),
        .D(select_ln36_11_fu_1173_p3[2]),
        .Q(select_ln36_11_reg_1623[2]),
        .R(1'b0));
  FDRE \select_ln36_11_reg_1623_reg[3] 
       (.C(ap_clk),
        .CE(select_ln36_11_reg_16230),
        .D(select_ln36_11_fu_1173_p3[3]),
        .Q(select_ln36_11_reg_1623[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \sext_ln34_reg_1530[0]_i_1 
       (.I0(\out_d_0_reg_478_reg_n_5_[1] ),
        .I1(\out_d_0_reg_478_reg_n_5_[0] ),
        .I2(\out_d_0_reg_478_reg_n_5_[2] ),
        .O(\network_mux_83_16_1_1_U56/mux_3_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \sext_ln34_reg_1530[10]_i_1 
       (.I0(\out_d_0_reg_478_reg_n_5_[0] ),
        .I1(\out_d_0_reg_478_reg_n_5_[2] ),
        .I2(\out_d_0_reg_478_reg_n_5_[1] ),
        .O(\network_mux_83_16_1_1_U56/mux_3_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \sext_ln34_reg_1530[11]_i_1 
       (.I0(\out_d_0_reg_478_reg_n_5_[2] ),
        .I1(\out_d_0_reg_478_reg_n_5_[0] ),
        .I2(\out_d_0_reg_478_reg_n_5_[1] ),
        .O(\network_mux_83_16_1_1_U56/mux_3_0 [11]));
  LUT5 #(
    .INIT(32'hAAAAAA8A)) 
    \sext_ln34_reg_1530[15]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_0_reg_478_reg_n_5_[1] ),
        .I2(\out_d_0_reg_478_reg_n_5_[3] ),
        .I3(\out_d_0_reg_478_reg_n_5_[0] ),
        .I4(\out_d_0_reg_478_reg_n_5_[2] ),
        .O(ap_enable_reg_pp0_iter00));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \sext_ln34_reg_1530[15]_i_2 
       (.I0(\out_d_0_reg_478_reg_n_5_[2] ),
        .I1(\out_d_0_reg_478_reg_n_5_[0] ),
        .I2(\out_d_0_reg_478_reg_n_5_[1] ),
        .O(\network_mux_83_16_1_1_U56/mux_3_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \sext_ln34_reg_1530[1]_i_1 
       (.I0(\out_d_0_reg_478_reg_n_5_[2] ),
        .I1(\out_d_0_reg_478_reg_n_5_[1] ),
        .I2(\out_d_0_reg_478_reg_n_5_[0] ),
        .O(\network_mux_83_16_1_1_U56/mux_3_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'h7B)) 
    \sext_ln34_reg_1530[2]_i_1 
       (.I0(\out_d_0_reg_478_reg_n_5_[0] ),
        .I1(\out_d_0_reg_478_reg_n_5_[1] ),
        .I2(\out_d_0_reg_478_reg_n_5_[2] ),
        .O(\network_mux_83_16_1_1_U56/mux_3_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hA7)) 
    \sext_ln34_reg_1530[3]_i_1 
       (.I0(\out_d_0_reg_478_reg_n_5_[2] ),
        .I1(\out_d_0_reg_478_reg_n_5_[1] ),
        .I2(\out_d_0_reg_478_reg_n_5_[0] ),
        .O(\network_mux_83_16_1_1_U56/mux_3_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \sext_ln34_reg_1530[4]_i_1 
       (.I0(\out_d_0_reg_478_reg_n_5_[1] ),
        .I1(\out_d_0_reg_478_reg_n_5_[0] ),
        .O(\sext_ln34_reg_1530[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \sext_ln34_reg_1530[5]_i_1 
       (.I0(\out_d_0_reg_478_reg_n_5_[1] ),
        .I1(\out_d_0_reg_478_reg_n_5_[0] ),
        .I2(\out_d_0_reg_478_reg_n_5_[2] ),
        .O(\sext_ln34_reg_1530[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \sext_ln34_reg_1530[6]_i_1 
       (.I0(\out_d_0_reg_478_reg_n_5_[1] ),
        .I1(\out_d_0_reg_478_reg_n_5_[0] ),
        .I2(\out_d_0_reg_478_reg_n_5_[2] ),
        .O(\network_mux_83_16_1_1_U56/mux_3_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'h26)) 
    \sext_ln34_reg_1530[7]_i_1 
       (.I0(\out_d_0_reg_478_reg_n_5_[2] ),
        .I1(\out_d_0_reg_478_reg_n_5_[0] ),
        .I2(\out_d_0_reg_478_reg_n_5_[1] ),
        .O(\network_mux_83_16_1_1_U56/mux_3_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \sext_ln34_reg_1530[8]_i_1 
       (.I0(\out_d_0_reg_478_reg_n_5_[2] ),
        .I1(\out_d_0_reg_478_reg_n_5_[1] ),
        .I2(\out_d_0_reg_478_reg_n_5_[0] ),
        .O(\network_mux_83_16_1_1_U56/mux_3_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'h65)) 
    \sext_ln34_reg_1530[9]_i_1 
       (.I0(\out_d_0_reg_478_reg_n_5_[2] ),
        .I1(\out_d_0_reg_478_reg_n_5_[0] ),
        .I2(\out_d_0_reg_478_reg_n_5_[1] ),
        .O(\sext_ln34_reg_1530[9]_i_1_n_5 ));
  FDRE \sext_ln34_reg_1530_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(\network_mux_83_16_1_1_U56/mux_3_0 [0]),
        .Q(sext_ln34_reg_1530[0]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1530_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(\network_mux_83_16_1_1_U56/mux_3_0 [10]),
        .Q(sext_ln34_reg_1530[10]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1530_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(\network_mux_83_16_1_1_U56/mux_3_0 [11]),
        .Q(sext_ln34_reg_1530[11]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1530_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(\network_mux_83_16_1_1_U56/mux_3_0 [15]),
        .Q(sext_ln34_reg_1530[15]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1530_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(\network_mux_83_16_1_1_U56/mux_3_0 [1]),
        .Q(sext_ln34_reg_1530[1]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1530_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(\network_mux_83_16_1_1_U56/mux_3_0 [2]),
        .Q(sext_ln34_reg_1530[2]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1530_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(\network_mux_83_16_1_1_U56/mux_3_0 [3]),
        .Q(sext_ln34_reg_1530[3]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1530_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(\sext_ln34_reg_1530[4]_i_1_n_5 ),
        .Q(sext_ln34_reg_1530[4]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1530_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(\sext_ln34_reg_1530[5]_i_1_n_5 ),
        .Q(sext_ln34_reg_1530[5]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1530_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(\network_mux_83_16_1_1_U56/mux_3_0 [6]),
        .Q(sext_ln34_reg_1530[6]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1530_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(\network_mux_83_16_1_1_U56/mux_3_0 [7]),
        .Q(sext_ln34_reg_1530[7]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1530_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(\network_mux_83_16_1_1_U56/mux_3_0 [8]),
        .Q(sext_ln34_reg_1530[8]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1530_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(\sext_ln34_reg_1530[9]_i_1_n_5 ),
        .Q(sext_ln34_reg_1530[9]),
        .R(1'b0));
  FDRE \shl_ln_reg_1537_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(\out_d_0_reg_478_reg_n_5_[0] ),
        .Q(shl_ln_reg_1537[4]),
        .R(1'b0));
  FDRE \shl_ln_reg_1537_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(\out_d_0_reg_478_reg_n_5_[1] ),
        .Q(shl_ln_reg_1537[5]),
        .R(1'b0));
  FDRE \shl_ln_reg_1537_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(\out_d_0_reg_478_reg_n_5_[2] ),
        .Q(shl_ln_reg_1537[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln39_4_reg_1585[1]_i_1 
       (.I0(out_h_0_reg_522_reg),
        .O(\sub_ln39_4_reg_1585[1]_i_1_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln39_4_reg_1585[2]_i_1 
       (.I0(out_h_0_reg_522_reg__0[1]),
        .O(sub_ln39_4_fu_1084_p2[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln39_4_reg_1585[3]_i_1 
       (.I0(out_h_0_reg_522_reg__0[2]),
        .O(sub_ln39_4_fu_1084_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln39_4_reg_1585[4]_i_1 
       (.I0(out_h_0_reg_522_reg),
        .I1(out_h_0_reg_522_reg__0[3]),
        .O(sub_ln39_4_fu_1084_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'h4C3C)) 
    \sub_ln39_4_reg_1585[5]_i_1 
       (.I0(out_h_0_reg_522_reg__0[2]),
        .I1(out_h_0_reg_522_reg__0[1]),
        .I2(out_h_0_reg_522_reg__0[3]),
        .I3(out_h_0_reg_522_reg),
        .O(sub_ln39_4_fu_1084_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'h2A9A)) 
    \sub_ln39_4_reg_1585[6]_i_1 
       (.I0(out_h_0_reg_522_reg__0[2]),
        .I1(out_h_0_reg_522_reg__0[1]),
        .I2(out_h_0_reg_522_reg__0[3]),
        .I3(out_h_0_reg_522_reg),
        .O(sub_ln39_4_fu_1084_p2[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln39_4_reg_1585[7]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(icmp_ln31_fu_1036_p2),
        .O(icmp_ln33_reg_15750));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'h2AA8)) 
    \sub_ln39_4_reg_1585[7]_i_2 
       (.I0(out_h_0_reg_522_reg__0[3]),
        .I1(out_h_0_reg_522_reg__0[2]),
        .I2(out_h_0_reg_522_reg__0[1]),
        .I3(out_h_0_reg_522_reg),
        .O(sub_ln39_4_fu_1084_p2[7]));
  FDRE \sub_ln39_4_reg_1585_pp1_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(sub_ln39_4_reg_1585_reg[0]),
        .Q(sub_ln39_4_reg_1585_pp1_iter1_reg_reg[0]),
        .R(1'b0));
  FDRE \sub_ln39_4_reg_1585_pp1_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(sub_ln39_4_reg_1585_reg[1]),
        .Q(sub_ln39_4_reg_1585_pp1_iter1_reg_reg[1]),
        .R(1'b0));
  FDRE \sub_ln39_4_reg_1585_pp1_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(sub_ln39_4_reg_1585_reg[2]),
        .Q(sub_ln39_4_reg_1585_pp1_iter1_reg_reg[2]),
        .R(1'b0));
  FDRE \sub_ln39_4_reg_1585_pp1_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(sub_ln39_4_reg_1585_reg[3]),
        .Q(sub_ln39_4_reg_1585_pp1_iter1_reg_reg[3]),
        .R(1'b0));
  FDRE \sub_ln39_4_reg_1585_pp1_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(sub_ln39_4_reg_1585_reg[4]),
        .Q(sub_ln39_4_reg_1585_pp1_iter1_reg_reg[4]),
        .R(1'b0));
  FDRE \sub_ln39_4_reg_1585_pp1_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(sub_ln39_4_reg_1585_reg[5]),
        .Q(sub_ln39_4_reg_1585_pp1_iter1_reg_reg[5]),
        .R(1'b0));
  FDRE \sub_ln39_4_reg_1585_pp1_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(sub_ln39_4_reg_1585_reg[6]),
        .Q(sub_ln39_4_reg_1585_pp1_iter1_reg_reg[6]),
        .R(1'b0));
  FDRE \sub_ln39_4_reg_1585_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln33_reg_15750),
        .D(\sub_ln39_4_reg_1585[1]_i_1_n_5 ),
        .Q(sub_ln39_4_reg_1585_reg[0]),
        .R(1'b0));
  FDRE \sub_ln39_4_reg_1585_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln33_reg_15750),
        .D(sub_ln39_4_fu_1084_p2[2]),
        .Q(sub_ln39_4_reg_1585_reg[1]),
        .R(1'b0));
  FDRE \sub_ln39_4_reg_1585_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln33_reg_15750),
        .D(sub_ln39_4_fu_1084_p2[3]),
        .Q(sub_ln39_4_reg_1585_reg[2]),
        .R(1'b0));
  FDRE \sub_ln39_4_reg_1585_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln33_reg_15750),
        .D(sub_ln39_4_fu_1084_p2[4]),
        .Q(sub_ln39_4_reg_1585_reg[3]),
        .R(1'b0));
  FDRE \sub_ln39_4_reg_1585_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln33_reg_15750),
        .D(sub_ln39_4_fu_1084_p2[5]),
        .Q(sub_ln39_4_reg_1585_reg[4]),
        .R(1'b0));
  FDRE \sub_ln39_4_reg_1585_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln33_reg_15750),
        .D(sub_ln39_4_fu_1084_p2[6]),
        .Q(sub_ln39_4_reg_1585_reg[5]),
        .R(1'b0));
  FDRE \sub_ln39_4_reg_1585_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln33_reg_15750),
        .D(sub_ln39_4_fu_1084_p2[7]),
        .Q(sub_ln39_4_reg_1585_reg[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln39_reg_1560[2]_i_1 
       (.I0(out_h_0_reg_522_reg),
        .I1(out_h_0_reg_522_reg__0[1]),
        .O(sub_ln39_fu_1030_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \sub_ln39_reg_1560[3]_i_1 
       (.I0(out_h_0_reg_522_reg__0[2]),
        .I1(out_h_0_reg_522_reg__0[1]),
        .I2(out_h_0_reg_522_reg),
        .O(\sub_ln39_reg_1560[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'hAA56)) 
    \sub_ln39_reg_1560[4]_i_1 
       (.I0(out_h_0_reg_522_reg__0[3]),
        .I1(out_h_0_reg_522_reg__0[1]),
        .I2(out_h_0_reg_522_reg__0[2]),
        .I3(out_h_0_reg_522_reg),
        .O(sub_ln39_fu_1030_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h0FA4)) 
    \sub_ln39_reg_1560[5]_i_1 
       (.I0(out_h_0_reg_522_reg),
        .I1(out_h_0_reg_522_reg__0[2]),
        .I2(out_h_0_reg_522_reg__0[1]),
        .I3(out_h_0_reg_522_reg__0[3]),
        .O(sub_ln39_fu_1030_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'hB4A4)) 
    \sub_ln39_reg_1560[6]_i_1 
       (.I0(out_h_0_reg_522_reg__0[1]),
        .I1(out_h_0_reg_522_reg__0[3]),
        .I2(out_h_0_reg_522_reg__0[2]),
        .I3(out_h_0_reg_522_reg),
        .O(sub_ln39_fu_1030_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \sub_ln39_reg_1560[7]_i_1 
       (.I0(out_h_0_reg_522_reg__0[3]),
        .I1(out_h_0_reg_522_reg__0[2]),
        .I2(out_h_0_reg_522_reg__0[1]),
        .O(sub_ln39_fu_1030_p2[7]));
  FDRE \sub_ln39_reg_1560_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(out_h_0_reg_522_reg),
        .Q(sub_ln39_reg_1560[1]),
        .R(1'b0));
  FDRE \sub_ln39_reg_1560_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(sub_ln39_fu_1030_p2[2]),
        .Q(sub_ln39_reg_1560[2]),
        .R(1'b0));
  FDRE \sub_ln39_reg_1560_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(\sub_ln39_reg_1560[3]_i_1_n_5 ),
        .Q(sub_ln39_reg_1560[3]),
        .R(1'b0));
  FDRE \sub_ln39_reg_1560_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(sub_ln39_fu_1030_p2[4]),
        .Q(sub_ln39_reg_1560[4]),
        .R(1'b0));
  FDRE \sub_ln39_reg_1560_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(sub_ln39_fu_1030_p2[5]),
        .Q(sub_ln39_reg_1560[5]),
        .R(1'b0));
  FDRE \sub_ln39_reg_1560_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(sub_ln39_fu_1030_p2[6]),
        .Q(sub_ln39_reg_1560[6]),
        .R(1'b0));
  FDRE \sub_ln39_reg_1560_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(sub_ln39_fu_1030_p2[7]),
        .Q(sub_ln39_reg_1560[7]),
        .R(1'b0));
  FDRE \tmp_reg_1668_reg[31] 
       (.C(ap_clk),
        .CE(network_mul_16s_32s_32_5_1_U59_n_5),
        .D(tmp_fu_1284_p18[31]),
        .Q(tmp_reg_1668),
        .R(1'b0));
  FDRE \trunc_ln28_reg_1556_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_reg_15510),
        .D(i_0_reg_500_reg[0]),
        .Q(trunc_ln28_reg_1556[0]),
        .R(1'b0));
  FDRE \trunc_ln28_reg_1556_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_reg_15510),
        .D(i_0_reg_500_reg[1]),
        .Q(trunc_ln28_reg_1556[1]),
        .R(1'b0));
  FDRE \trunc_ln28_reg_1556_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_reg_15510),
        .D(i_0_reg_500_reg[2]),
        .Q(trunc_ln28_reg_1556[2]),
        .R(1'b0));
  FDRE \trunc_ln28_reg_1556_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_reg_15510),
        .D(i_0_reg_500_reg[3]),
        .Q(trunc_ln28_reg_1556[3]),
        .R(1'b0));
  FDRE \trunc_ln39_reg_1634_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln36_10_reg_1617[0]),
        .Q(trunc_ln39_reg_1634_pp1_iter2_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln39_reg_1634_pp1_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln36_10_reg_1617[1]),
        .Q(trunc_ln39_reg_1634_pp1_iter2_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln39_reg_1634_pp1_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln36_10_reg_1617[2]),
        .Q(trunc_ln39_reg_1634_pp1_iter2_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln39_reg_1634_pp1_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln36_10_reg_1617[3]),
        .Q(trunc_ln39_reg_1634_pp1_iter2_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln39_reg_1634_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln39_reg_1634_pp1_iter2_reg[0]),
        .Q(\trunc_ln39_reg_1634_pp1_iter3_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \trunc_ln39_reg_1634_pp1_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln39_reg_1634_pp1_iter2_reg[1]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \trunc_ln39_reg_1634_pp1_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln39_reg_1634_pp1_iter2_reg[2]),
        .Q(p_2_in),
        .R(1'b0));
  FDRE \trunc_ln39_reg_1634_pp1_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln39_reg_1634_pp1_iter2_reg[3]),
        .Q(\trunc_ln39_reg_1634_pp1_iter3_reg_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \zext_ln24_reg_1511_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_489[10]),
        .Q(\zext_ln24_reg_1511_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \zext_ln24_reg_1511_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_489[2]),
        .Q(\zext_ln24_reg_1511_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \zext_ln24_reg_1511_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_489[3]),
        .Q(\zext_ln24_reg_1511_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \zext_ln24_reg_1511_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_489[4]),
        .Q(\zext_ln24_reg_1511_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \zext_ln24_reg_1511_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_489[5]),
        .Q(\zext_ln24_reg_1511_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \zext_ln24_reg_1511_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_489[6]),
        .Q(\zext_ln24_reg_1511_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \zext_ln24_reg_1511_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_489[7]),
        .Q(\zext_ln24_reg_1511_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \zext_ln24_reg_1511_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_489[8]),
        .Q(\zext_ln24_reg_1511_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \zext_ln24_reg_1511_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_489[9]),
        .Q(\zext_ln24_reg_1511_reg_n_5_[9] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_2
   (input_r_ce0,
    \buffer_reg_1368_reg[14]_0 ,
    \buffer_reg_1368_reg[12]_0 ,
    \buffer_reg_1368_reg[10]_0 ,
    \buffer_reg_1368_reg[9]_0 ,
    \buffer_reg_1368_reg[8]_0 ,
    \buffer_reg_1368_reg[7]_0 ,
    \buffer_reg_1368_reg[6]_0 ,
    \buffer_reg_1368_reg[4]_0 ,
    \buffer_reg_1368_reg[2]_0 ,
    \buffer_reg_1368_reg[1]_0 ,
    \buffer_reg_1368_reg[0]_0 ,
    \buffer_reg_1368_reg[15]_0 ,
    \buffer_reg_1368_reg[13]_0 ,
    \buffer_reg_1368_reg[11]_0 ,
    \buffer_reg_1368_reg[5]_0 ,
    \buffer_reg_1368_reg[3]_0 ,
    D,
    \ap_CS_fsm_reg[39] ,
    output_r_ce0,
    \add_ln47_1_reg_1375_reg[2]_0 ,
    output_r_address0,
    \add_ln47_1_reg_1375_reg[4]_0 ,
    add_ln39_1_reg_1324_reg_0,
    input_r_address0,
    \ap_CS_fsm_reg[15] ,
    \ap_CS_fsm_reg[22] ,
    ap_clk,
    ap_enable_reg_pp1_iter10_reg_0,
    ap_rst_n_inv,
    Q,
    ram_reg_0_i_126,
    ram_reg_1_i_3,
    ram_reg_0_i_46,
    ram_reg_0_i_46_0,
    ram_reg_0,
    ram_reg_0_0,
    grp_pointwise_conv2d_fix_2_fu_494_ap_start_reg,
    input_r_q0,
    ap_rst_n);
  output input_r_ce0;
  output \buffer_reg_1368_reg[14]_0 ;
  output \buffer_reg_1368_reg[12]_0 ;
  output \buffer_reg_1368_reg[10]_0 ;
  output \buffer_reg_1368_reg[9]_0 ;
  output \buffer_reg_1368_reg[8]_0 ;
  output \buffer_reg_1368_reg[7]_0 ;
  output \buffer_reg_1368_reg[6]_0 ;
  output \buffer_reg_1368_reg[4]_0 ;
  output \buffer_reg_1368_reg[2]_0 ;
  output \buffer_reg_1368_reg[1]_0 ;
  output \buffer_reg_1368_reg[0]_0 ;
  output \buffer_reg_1368_reg[15]_0 ;
  output \buffer_reg_1368_reg[13]_0 ;
  output \buffer_reg_1368_reg[11]_0 ;
  output \buffer_reg_1368_reg[5]_0 ;
  output \buffer_reg_1368_reg[3]_0 ;
  output [1:0]D;
  output \ap_CS_fsm_reg[39] ;
  output output_r_ce0;
  output \add_ln47_1_reg_1375_reg[2]_0 ;
  output [7:0]output_r_address0;
  output \add_ln47_1_reg_1375_reg[4]_0 ;
  output add_ln39_1_reg_1324_reg_0;
  output [9:0]input_r_address0;
  output \ap_CS_fsm_reg[15] ;
  output \ap_CS_fsm_reg[22] ;
  input ap_clk;
  input ap_enable_reg_pp1_iter10_reg_0;
  input ap_rst_n_inv;
  input [4:0]Q;
  input [11:0]ram_reg_0_i_126;
  input [5:0]ram_reg_1_i_3;
  input [2:0]ram_reg_0_i_46;
  input [2:0]ram_reg_0_i_46_0;
  input [0:0]ram_reg_0;
  input [0:0]ram_reg_0_0;
  input grp_pointwise_conv2d_fix_2_fu_494_ap_start_reg;
  input [15:0]input_r_q0;
  input ap_rst_n;

  wire [1:0]D;
  wire [4:0]Q;
  wire [8:0]add_ln24_fu_439_p2;
  wire [8:0]add_ln24_reg_1209;
  wire \add_ln24_reg_1209[4]_i_1_n_5 ;
  wire \add_ln24_reg_1209[5]_i_1_n_5 ;
  wire \add_ln24_reg_1209[8]_i_2_n_5 ;
  wire [5:3]add_ln28_fu_511_p2;
  wire [5:0]add_ln28_reg_1244;
  wire add_ln28_reg_12440;
  wire [8:0]add_ln31_fu_756_p2;
  wire add_ln39_1_reg_1324_reg_0;
  wire add_ln39_1_reg_1324_reg_i_1_n_5;
  wire [6:0]add_ln39_6_fu_887_p2;
  wire [6:0]add_ln39_6_reg_1319;
  wire add_ln39_6_reg_13190;
  wire \add_ln39_6_reg_1319[1]_i_2_n_5 ;
  wire \add_ln39_6_reg_1319[3]_i_2_n_5 ;
  wire \add_ln39_6_reg_1319[4]_i_2_n_5 ;
  wire \add_ln39_6_reg_1319[5]_i_2_n_5 ;
  wire \add_ln39_6_reg_1319[6]_i_2_n_5 ;
  wire [6:0]add_ln39_fu_822_p2;
  wire [6:0]add_ln39_reg_1290;
  wire add_ln39_reg_12900;
  wire \add_ln39_reg_1290[1]_i_2_n_5 ;
  wire \add_ln39_reg_1290[5]_i_2_n_5 ;
  wire \add_ln39_reg_1290[6]_i_3_n_5 ;
  wire [9:0]add_ln47_1_fu_1062_p2;
  wire \add_ln47_1_reg_1375[3]_i_2_n_5 ;
  wire \add_ln47_1_reg_1375[3]_i_3_n_5 ;
  wire \add_ln47_1_reg_1375[3]_i_4_n_5 ;
  wire \add_ln47_1_reg_1375[3]_i_5_n_5 ;
  wire \add_ln47_1_reg_1375[7]_i_2_n_5 ;
  wire \add_ln47_1_reg_1375[7]_i_3_n_5 ;
  wire \add_ln47_1_reg_1375[7]_i_4_n_5 ;
  wire \add_ln47_1_reg_1375[7]_i_5_n_5 ;
  wire \add_ln47_1_reg_1375[7]_i_6_n_5 ;
  wire \add_ln47_1_reg_1375[9]_i_2_n_5 ;
  wire \add_ln47_1_reg_1375[9]_i_3_n_5 ;
  wire \add_ln47_1_reg_1375_reg[2]_0 ;
  wire \add_ln47_1_reg_1375_reg[3]_i_1_n_5 ;
  wire \add_ln47_1_reg_1375_reg[3]_i_1_n_6 ;
  wire \add_ln47_1_reg_1375_reg[3]_i_1_n_7 ;
  wire \add_ln47_1_reg_1375_reg[3]_i_1_n_8 ;
  wire \add_ln47_1_reg_1375_reg[4]_0 ;
  wire \add_ln47_1_reg_1375_reg[7]_i_1_n_5 ;
  wire \add_ln47_1_reg_1375_reg[7]_i_1_n_6 ;
  wire \add_ln47_1_reg_1375_reg[7]_i_1_n_7 ;
  wire \add_ln47_1_reg_1375_reg[7]_i_1_n_8 ;
  wire \add_ln47_1_reg_1375_reg[9]_i_1_n_8 ;
  wire [6:0]add_ln47_fu_925_p2;
  wire [6:0]add_ln47_reg_1338;
  wire \add_ln47_reg_1338[5]_i_2_n_5 ;
  wire \add_ln47_reg_1338[6]_i_3_n_5 ;
  wire \add_ln47_reg_1338_pp1_iter8_reg_reg[0]_srl6_n_5 ;
  wire \add_ln47_reg_1338_pp1_iter8_reg_reg[1]_srl6_n_5 ;
  wire \add_ln47_reg_1338_pp1_iter8_reg_reg[2]_srl6_n_5 ;
  wire \add_ln47_reg_1338_pp1_iter8_reg_reg[3]_srl6_n_5 ;
  wire \add_ln47_reg_1338_pp1_iter8_reg_reg[4]_srl6_n_5 ;
  wire \add_ln47_reg_1338_pp1_iter8_reg_reg[5]_srl6_n_5 ;
  wire \add_ln47_reg_1338_pp1_iter8_reg_reg[6]_srl6_n_5 ;
  wire [6:0]add_ln47_reg_1338_pp1_iter9_reg;
  wire and_ln32_reg_1300;
  wire \and_ln32_reg_1300[0]_i_3_n_5 ;
  wire \and_ln32_reg_1300[0]_i_4_n_5 ;
  wire \and_ln32_reg_1300_pp1_iter8_reg_reg[0]_srl7_n_5 ;
  wire and_ln32_reg_1300_pp1_iter9_reg;
  wire \ap_CS_fsm[0]_i_2__1_n_5 ;
  wire \ap_CS_fsm[3]_i_4_n_5 ;
  wire \ap_CS_fsm[4]_i_2__1_n_5 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp1_stage0;
  wire \ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[22] ;
  wire \ap_CS_fsm_reg[39] ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state5;
  wire [5:1]ap_NS_fsm;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1__4_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__4_n_5;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1__1_n_5;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter10;
  wire ap_enable_reg_pp1_iter10_reg_0;
  wire ap_enable_reg_pp1_iter2_i_1__1_n_5;
  wire ap_enable_reg_pp1_iter8_reg_srl5___grp_pointwise_conv2d_fix_1_fu_482_ap_enable_reg_pp1_iter8_reg_r_n_5;
  wire ap_enable_reg_pp1_iter9_reg_gate_n_5;
  wire ap_enable_reg_pp1_iter9_reg_grp_pointwise_conv2d_fix_1_fu_482_ap_enable_reg_pp1_iter9_reg_r_n_5;
  wire ap_phi_mux_i_0_phi_fu_362_p41;
  wire [1:1]ap_phi_mux_in_d_0_phi_fu_428_p4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [21:0]buffer_0_reg_414;
  wire buffer_0_reg_4141;
  wire \buffer_0_reg_414[0]_i_1_n_5 ;
  wire \buffer_0_reg_414[10]_i_1_n_5 ;
  wire \buffer_0_reg_414[11]_i_1_n_5 ;
  wire \buffer_0_reg_414[12]_i_1_n_5 ;
  wire \buffer_0_reg_414[13]_i_1_n_5 ;
  wire \buffer_0_reg_414[14]_i_1_n_5 ;
  wire \buffer_0_reg_414[15]_i_1_n_5 ;
  wire \buffer_0_reg_414[16]_i_1_n_5 ;
  wire \buffer_0_reg_414[17]_i_1_n_5 ;
  wire \buffer_0_reg_414[18]_i_1_n_5 ;
  wire \buffer_0_reg_414[19]_i_1_n_5 ;
  wire \buffer_0_reg_414[1]_i_1_n_5 ;
  wire \buffer_0_reg_414[20]_i_1_n_5 ;
  wire \buffer_0_reg_414[21]_i_1_n_5 ;
  wire \buffer_0_reg_414[2]_i_1_n_5 ;
  wire \buffer_0_reg_414[3]_i_1_n_5 ;
  wire \buffer_0_reg_414[4]_i_1_n_5 ;
  wire \buffer_0_reg_414[5]_i_1_n_5 ;
  wire \buffer_0_reg_414[6]_i_1_n_5 ;
  wire \buffer_0_reg_414[7]_i_1_n_5 ;
  wire \buffer_0_reg_414[8]_i_1_n_5 ;
  wire \buffer_0_reg_414[9]_i_1_n_5 ;
  wire [21:0]buffer_fu_1053_p2;
  wire [21:0]buffer_reg_1368;
  wire buffer_reg_13680;
  wire \buffer_reg_1368[11]_i_2_n_5 ;
  wire \buffer_reg_1368[11]_i_3_n_5 ;
  wire \buffer_reg_1368[11]_i_4_n_5 ;
  wire \buffer_reg_1368[11]_i_5_n_5 ;
  wire \buffer_reg_1368[15]_i_2_n_5 ;
  wire \buffer_reg_1368[15]_i_3_n_5 ;
  wire \buffer_reg_1368[15]_i_4_n_5 ;
  wire \buffer_reg_1368[15]_i_5_n_5 ;
  wire \buffer_reg_1368[19]_i_4_n_5 ;
  wire \buffer_reg_1368[19]_i_5_n_5 ;
  wire \buffer_reg_1368[19]_i_6_n_5 ;
  wire \buffer_reg_1368[19]_i_7_n_5 ;
  wire \buffer_reg_1368[19]_i_8_n_5 ;
  wire \buffer_reg_1368[21]_i_10_n_5 ;
  wire \buffer_reg_1368[21]_i_11_n_5 ;
  wire \buffer_reg_1368[21]_i_4_n_5 ;
  wire \buffer_reg_1368[21]_i_5_n_5 ;
  wire \buffer_reg_1368[21]_i_6_n_5 ;
  wire \buffer_reg_1368[21]_i_9_n_5 ;
  wire \buffer_reg_1368[3]_i_2_n_5 ;
  wire \buffer_reg_1368[3]_i_3_n_5 ;
  wire \buffer_reg_1368[3]_i_4_n_5 ;
  wire \buffer_reg_1368[3]_i_5_n_5 ;
  wire \buffer_reg_1368[7]_i_2_n_5 ;
  wire \buffer_reg_1368[7]_i_3_n_5 ;
  wire \buffer_reg_1368[7]_i_4_n_5 ;
  wire \buffer_reg_1368[7]_i_5_n_5 ;
  wire \buffer_reg_1368_reg[0]_0 ;
  wire \buffer_reg_1368_reg[10]_0 ;
  wire \buffer_reg_1368_reg[11]_0 ;
  wire \buffer_reg_1368_reg[11]_i_1_n_5 ;
  wire \buffer_reg_1368_reg[11]_i_1_n_6 ;
  wire \buffer_reg_1368_reg[11]_i_1_n_7 ;
  wire \buffer_reg_1368_reg[11]_i_1_n_8 ;
  wire \buffer_reg_1368_reg[12]_0 ;
  wire \buffer_reg_1368_reg[13]_0 ;
  wire \buffer_reg_1368_reg[14]_0 ;
  wire \buffer_reg_1368_reg[15]_0 ;
  wire \buffer_reg_1368_reg[15]_i_1_n_5 ;
  wire \buffer_reg_1368_reg[15]_i_1_n_6 ;
  wire \buffer_reg_1368_reg[15]_i_1_n_7 ;
  wire \buffer_reg_1368_reg[15]_i_1_n_8 ;
  wire \buffer_reg_1368_reg[19]_i_1_n_5 ;
  wire \buffer_reg_1368_reg[19]_i_1_n_6 ;
  wire \buffer_reg_1368_reg[19]_i_1_n_7 ;
  wire \buffer_reg_1368_reg[19]_i_1_n_8 ;
  wire \buffer_reg_1368_reg[1]_0 ;
  wire \buffer_reg_1368_reg[21]_i_2_n_8 ;
  wire \buffer_reg_1368_reg[2]_0 ;
  wire \buffer_reg_1368_reg[3]_0 ;
  wire \buffer_reg_1368_reg[3]_i_1_n_5 ;
  wire \buffer_reg_1368_reg[3]_i_1_n_6 ;
  wire \buffer_reg_1368_reg[3]_i_1_n_7 ;
  wire \buffer_reg_1368_reg[3]_i_1_n_8 ;
  wire \buffer_reg_1368_reg[4]_0 ;
  wire \buffer_reg_1368_reg[5]_0 ;
  wire \buffer_reg_1368_reg[6]_0 ;
  wire \buffer_reg_1368_reg[7]_0 ;
  wire \buffer_reg_1368_reg[7]_i_1_n_5 ;
  wire \buffer_reg_1368_reg[7]_i_1_n_6 ;
  wire \buffer_reg_1368_reg[7]_i_1_n_7 ;
  wire \buffer_reg_1368_reg[7]_i_1_n_8 ;
  wire \buffer_reg_1368_reg[8]_0 ;
  wire \buffer_reg_1368_reg[9]_0 ;
  wire grp_pointwise_conv2d_fix_2_fu_494_ap_done;
  wire grp_pointwise_conv2d_fix_2_fu_494_ap_start_reg;
  wire [4:2]grp_pointwise_conv2d_fix_2_fu_494_output_r_address0;
  wire i_0_reg_358;
  wire \i_0_reg_358_reg_n_5_[0] ;
  wire \i_0_reg_358_reg_n_5_[1] ;
  wire \i_0_reg_358_reg_n_5_[2] ;
  wire \i_0_reg_358_reg_n_5_[3] ;
  wire [3:0]i_fu_501_p2;
  wire i_reg_12390;
  wire \i_reg_1239[3]_i_3_n_5 ;
  wire [3:0]i_reg_1239_reg;
  wire icmp_ln26_reg_1235;
  wire \icmp_ln26_reg_1235[0]_i_1_n_5 ;
  wire icmp_ln31_fu_750_p2;
  wire icmp_ln31_reg_1255;
  wire \icmp_ln31_reg_1255[0]_i_2_n_5 ;
  wire icmp_ln31_reg_1255_pp1_iter10_reg;
  wire icmp_ln31_reg_1255_pp1_iter2_reg;
  wire icmp_ln31_reg_1255_pp1_iter3_reg;
  wire \icmp_ln31_reg_1255_pp1_iter7_reg_reg[0]_srl4_n_5 ;
  wire icmp_ln31_reg_1255_pp1_iter8_reg;
  wire icmp_ln31_reg_1255_pp1_iter9_reg;
  wire icmp_ln33_fu_768_p2;
  wire icmp_ln33_reg_1264;
  wire icmp_ln33_reg_12640;
  wire \icmp_ln33_reg_1264[0]_i_3_n_5 ;
  wire icmp_ln33_reg_1264_pp1_iter1_reg;
  wire \icmp_ln33_reg_1264_pp1_iter8_reg_reg[0]_srl7_n_5 ;
  wire icmp_ln33_reg_1264_pp1_iter9_reg;
  wire icmp_ln36_3_fu_919_p2;
  wire icmp_ln36_3_reg_1334;
  wire \icmp_ln36_3_reg_1334[0]_i_1_n_5 ;
  wire icmp_ln36_3_reg_1334_pp1_iter10_reg;
  wire \icmp_ln36_3_reg_1334_pp1_iter8_reg_reg[0]_srl6_n_5 ;
  wire icmp_ln36_3_reg_1334_pp1_iter9_reg;
  wire [3:0]in_d_0_reg_424;
  wire \in_d_0_reg_424[0]_i_1_n_5 ;
  wire \in_d_0_reg_424[2]_i_1_n_5 ;
  wire \in_d_0_reg_424[3]_i_1_n_5 ;
  wire indvar_flatten18_reg_3700;
  wire \indvar_flatten18_reg_370[8]_i_3_n_5 ;
  wire [8:0]indvar_flatten18_reg_370_reg;
  wire \indvar_flatten_reg_392[6]_i_2_n_5 ;
  wire [6:0]indvar_flatten_reg_392_reg;
  wire [15:0]input_load_reg_1348;
  wire [9:0]input_r_address0;
  wire input_r_ce0;
  wire [15:0]input_r_q0;
  wire [31:0]kernel_buffer_15_016_fu_306;
  wire kernel_buffer_15_016_fu_3060;
  wire [31:0]kernel_buffer_15_31_fu_254;
  wire kernel_buffer_15_31_fu_2540;
  wire [31:0]kernel_buffer_15_32_fu_258;
  wire kernel_buffer_15_32_fu_2580;
  wire [31:0]kernel_buffer_15_33_fu_262;
  wire kernel_buffer_15_33_fu_2620;
  wire [31:0]kernel_buffer_15_34_fu_266;
  wire kernel_buffer_15_34_fu_2660;
  wire [31:0]kernel_buffer_15_35_fu_270;
  wire kernel_buffer_15_35_fu_2700;
  wire [31:0]kernel_buffer_15_36_fu_274;
  wire kernel_buffer_15_36_fu_2740;
  wire [31:0]kernel_buffer_15_37_fu_278;
  wire kernel_buffer_15_37_fu_2780;
  wire [31:0]kernel_buffer_15_38_fu_282;
  wire kernel_buffer_15_38_fu_2820;
  wire [31:0]kernel_buffer_15_39_fu_286;
  wire kernel_buffer_15_39_fu_2860;
  wire [31:0]kernel_buffer_15_40_fu_290;
  wire kernel_buffer_15_40_fu_2900;
  wire [31:0]kernel_buffer_15_41_fu_294;
  wire kernel_buffer_15_41_fu_2940;
  wire [31:0]kernel_buffer_15_42_fu_298;
  wire kernel_buffer_15_42_fu_2980;
  wire [31:0]kernel_buffer_15_43_fu_302;
  wire kernel_buffer_15_43_fu_3020;
  wire [31:0]kernel_buffer_15_fu_250;
  wire kernel_buffer_15_fu_2500;
  wire [15:0]merge_i_fu_516_p66;
  wire \mul_ln39_reg_1363[31]_i_1_n_5 ;
  wire [31:14]\network_mul_32s_16s_32_5_1_MulnS_0_U/buff2_reg__0 ;
  wire network_mul_32s_16s_32_5_1_U90_n_5;
  wire out_d_0_reg_336;
  wire \out_d_0_reg_336_reg_n_5_[0] ;
  wire \out_d_0_reg_336_reg_n_5_[1] ;
  wire \out_d_0_reg_336_reg_n_5_[2] ;
  wire \out_d_0_reg_336_reg_n_5_[3] ;
  wire [3:0]out_d_fu_451_p2;
  wire [3:0]out_d_reg_1218;
  wire out_h_0_reg_381;
  wire \out_h_0_reg_381[0]_i_1_n_5 ;
  wire \out_h_0_reg_381[1]_i_1_n_5 ;
  wire \out_h_0_reg_381[2]_i_1_n_5 ;
  wire [2:0]out_w_0_reg_403;
  wire [7:0]output_r_address0;
  wire output_r_ce0;
  wire [1:0]p_0_in;
  wire p_0_in13_out;
  wire [8:0]phi_mul_reg_347;
  wire [0:0]ram_reg_0;
  wire [0:0]ram_reg_0_0;
  wire [11:0]ram_reg_0_i_126;
  wire [2:0]ram_reg_0_i_46;
  wire [2:0]ram_reg_0_i_46_0;
  wire [5:0]ram_reg_1_i_3;
  wire [5:0]select_ln32_7_fu_834_p3;
  wire [6:0]select_ln32_7_reg_1295;
  wire [1:0]select_ln32_fu_827_p3;
  wire [6:0]select_ln33_fu_810_p3;
  wire select_ln36_7_reg_1306;
  wire [3:0]select_ln36_7_reg_1306_pp1_iter2_reg;
  wire [3:0]select_ln36_7_reg_1306_pp1_iter3_reg;
  wire [3:0]select_ln36_7_reg_1306_reg;
  wire [2:0]select_ln36_8_reg_1313;
  wire select_ln36_8_reg_13130;
  wire \select_ln36_8_reg_1313[0]_i_1_n_5 ;
  wire \select_ln36_8_reg_1313[1]_i_1_n_5 ;
  wire \select_ln36_8_reg_1313[2]_i_1_n_5 ;
  wire [6:0]select_ln36_9_fu_901_p3;
  wire [19:17]select_ln36_fu_1034_p3;
  wire [20:20]select_ln36_fu_1034_p3__0;
  wire [17:0]sext_ln34_reg_1223;
  wire [17:0]sext_ln39_4_fu_1049_p1;
  wire [5:3]shl_ln_reg_1230;
  wire [5:0]sub_ln39_3_reg_1274;
  wire \sub_ln39_3_reg_1274[0]_i_1_n_5 ;
  wire \sub_ln39_3_reg_1274[1]_i_1_n_5 ;
  wire \sub_ln39_3_reg_1274[2]_i_1_n_5 ;
  wire \sub_ln39_3_reg_1274[3]_i_1_n_5 ;
  wire \sub_ln39_3_reg_1274[4]_i_1_n_5 ;
  wire \sub_ln39_3_reg_1274[5]_i_1_n_5 ;
  wire [5:0]sub_ln39_3_reg_1274_pp1_iter1_reg;
  wire [5:0]sub_ln39_reg_1249;
  wire \sub_ln39_reg_1249[1]_i_1_n_5 ;
  wire \sub_ln39_reg_1249[2]_i_1_n_5 ;
  wire \sub_ln39_reg_1249[3]_i_1_n_5 ;
  wire \sub_ln39_reg_1249[4]_i_1_n_5 ;
  wire \sub_ln39_reg_1249[5]_i_1_n_5 ;
  wire [15:0]tmp_6_fu_461_p10;
  wire [31:0]tmp_fu_983_p18;
  wire [31:31]tmp_reg_1353;
  wire [8:0]zext_ln24_reg_1204;
  wire [2:0]zext_ln28_fu_507_p1;
  wire [3:3]zext_ln28_fu_507_p1__0;
  wire [2:1]zext_ln36_3_fu_875_p1;
  wire [2:0]zext_ln36_fu_818_p1;
  wire [5:3]zext_ln39_11_fu_740_p1;
  wire NLW_add_ln39_1_reg_1324_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln39_1_reg_1324_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln39_1_reg_1324_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln39_1_reg_1324_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln39_1_reg_1324_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln39_1_reg_1324_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln39_1_reg_1324_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln39_1_reg_1324_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln39_1_reg_1324_reg_CARRYOUT_UNCONNECTED;
  wire [47:10]NLW_add_ln39_1_reg_1324_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln39_1_reg_1324_reg_PCOUT_UNCONNECTED;
  wire [3:1]\NLW_add_ln47_1_reg_1375_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln47_1_reg_1375_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_buffer_reg_1368_reg[21]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_buffer_reg_1368_reg[21]_i_2_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \add_ln24_reg_1209[0]_i_1 
       (.I0(phi_mul_reg_347[0]),
        .O(add_ln24_fu_439_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln24_reg_1209[1]_i_1 
       (.I0(phi_mul_reg_347[0]),
        .I1(phi_mul_reg_347[1]),
        .O(add_ln24_fu_439_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln24_reg_1209[2]_i_1 
       (.I0(phi_mul_reg_347[0]),
        .I1(phi_mul_reg_347[1]),
        .I2(phi_mul_reg_347[2]),
        .O(add_ln24_fu_439_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln24_reg_1209[3]_i_1 
       (.I0(phi_mul_reg_347[1]),
        .I1(phi_mul_reg_347[0]),
        .I2(phi_mul_reg_347[2]),
        .I3(phi_mul_reg_347[3]),
        .O(add_ln24_fu_439_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'h80007FFF)) 
    \add_ln24_reg_1209[4]_i_1 
       (.I0(phi_mul_reg_347[2]),
        .I1(phi_mul_reg_347[0]),
        .I2(phi_mul_reg_347[1]),
        .I3(phi_mul_reg_347[3]),
        .I4(phi_mul_reg_347[4]),
        .O(\add_ln24_reg_1209[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA15555555)) 
    \add_ln24_reg_1209[5]_i_1 
       (.I0(phi_mul_reg_347[4]),
        .I1(phi_mul_reg_347[3]),
        .I2(phi_mul_reg_347[1]),
        .I3(phi_mul_reg_347[0]),
        .I4(phi_mul_reg_347[2]),
        .I5(phi_mul_reg_347[5]),
        .O(\add_ln24_reg_1209[5]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln24_reg_1209[6]_i_1 
       (.I0(\add_ln24_reg_1209[8]_i_2_n_5 ),
        .I1(phi_mul_reg_347[6]),
        .O(add_ln24_fu_439_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln24_reg_1209[7]_i_1 
       (.I0(\add_ln24_reg_1209[8]_i_2_n_5 ),
        .I1(phi_mul_reg_347[6]),
        .I2(phi_mul_reg_347[7]),
        .O(add_ln24_fu_439_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln24_reg_1209[8]_i_1 
       (.I0(phi_mul_reg_347[6]),
        .I1(\add_ln24_reg_1209[8]_i_2_n_5 ),
        .I2(phi_mul_reg_347[7]),
        .I3(phi_mul_reg_347[8]),
        .O(add_ln24_fu_439_p2[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAAAAAAA)) 
    \add_ln24_reg_1209[8]_i_2 
       (.I0(phi_mul_reg_347[4]),
        .I1(phi_mul_reg_347[3]),
        .I2(phi_mul_reg_347[1]),
        .I3(phi_mul_reg_347[0]),
        .I4(phi_mul_reg_347[2]),
        .I5(phi_mul_reg_347[5]),
        .O(\add_ln24_reg_1209[8]_i_2_n_5 ));
  FDRE \add_ln24_reg_1209_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_439_p2[0]),
        .Q(add_ln24_reg_1209[0]),
        .R(1'b0));
  FDRE \add_ln24_reg_1209_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_439_p2[1]),
        .Q(add_ln24_reg_1209[1]),
        .R(1'b0));
  FDRE \add_ln24_reg_1209_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_439_p2[2]),
        .Q(add_ln24_reg_1209[2]),
        .R(1'b0));
  FDRE \add_ln24_reg_1209_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_439_p2[3]),
        .Q(add_ln24_reg_1209[3]),
        .R(1'b0));
  FDRE \add_ln24_reg_1209_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\add_ln24_reg_1209[4]_i_1_n_5 ),
        .Q(add_ln24_reg_1209[4]),
        .R(1'b0));
  FDRE \add_ln24_reg_1209_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\add_ln24_reg_1209[5]_i_1_n_5 ),
        .Q(add_ln24_reg_1209[5]),
        .R(1'b0));
  FDRE \add_ln24_reg_1209_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_439_p2[6]),
        .Q(add_ln24_reg_1209[6]),
        .R(1'b0));
  FDRE \add_ln24_reg_1209_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_439_p2[7]),
        .Q(add_ln24_reg_1209[7]),
        .R(1'b0));
  FDRE \add_ln24_reg_1209_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_439_p2[8]),
        .Q(add_ln24_reg_1209[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \add_ln28_reg_1244[0]_i_1 
       (.I0(i_reg_1239_reg[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln26_reg_1235),
        .I4(\i_0_reg_358_reg_n_5_[0] ),
        .O(zext_ln28_fu_507_p1[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln28_reg_1244[1]_i_1 
       (.I0(i_reg_1239_reg[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln26_reg_1235),
        .I3(\i_0_reg_358_reg_n_5_[1] ),
        .O(zext_ln28_fu_507_p1[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln28_reg_1244[2]_i_1 
       (.I0(i_reg_1239_reg[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln26_reg_1235),
        .I3(\i_0_reg_358_reg_n_5_[2] ),
        .O(zext_ln28_fu_507_p1[2]));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \add_ln28_reg_1244[3]_i_1 
       (.I0(shl_ln_reg_1230[3]),
        .I1(\i_0_reg_358_reg_n_5_[3] ),
        .I2(icmp_ln26_reg_1235),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(i_reg_1239_reg[3]),
        .O(add_ln28_fu_511_p2[3]));
  LUT5 #(
    .INIT(32'h47FFB800)) 
    \add_ln28_reg_1244[4]_i_1 
       (.I0(i_reg_1239_reg[3]),
        .I1(ap_phi_mux_i_0_phi_fu_362_p41),
        .I2(\i_0_reg_358_reg_n_5_[3] ),
        .I3(shl_ln_reg_1230[3]),
        .I4(sext_ln34_reg_1223[5]),
        .O(add_ln28_fu_511_p2[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln28_reg_1244[5]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .O(add_ln28_reg_12440));
  LUT6 #(
    .INIT(64'h777FFF7F88800080)) 
    \add_ln28_reg_1244[5]_i_2 
       (.I0(sext_ln34_reg_1223[5]),
        .I1(shl_ln_reg_1230[3]),
        .I2(\i_0_reg_358_reg_n_5_[3] ),
        .I3(ap_phi_mux_i_0_phi_fu_362_p41),
        .I4(i_reg_1239_reg[3]),
        .I5(shl_ln_reg_1230[5]),
        .O(add_ln28_fu_511_p2[5]));
  FDRE \add_ln28_reg_1244_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_reg_12440),
        .D(zext_ln28_fu_507_p1[0]),
        .Q(add_ln28_reg_1244[0]),
        .R(1'b0));
  FDRE \add_ln28_reg_1244_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_reg_12440),
        .D(zext_ln28_fu_507_p1[1]),
        .Q(add_ln28_reg_1244[1]),
        .R(1'b0));
  FDRE \add_ln28_reg_1244_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_reg_12440),
        .D(zext_ln28_fu_507_p1[2]),
        .Q(add_ln28_reg_1244[2]),
        .R(1'b0));
  FDRE \add_ln28_reg_1244_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_reg_12440),
        .D(add_ln28_fu_511_p2[3]),
        .Q(add_ln28_reg_1244[3]),
        .R(1'b0));
  FDRE \add_ln28_reg_1244_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_reg_12440),
        .D(add_ln28_fu_511_p2[4]),
        .Q(add_ln28_reg_1244[4]),
        .R(1'b0));
  FDRE \add_ln28_reg_1244_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_reg_12440),
        .D(add_ln28_fu_511_p2[5]),
        .Q(add_ln28_reg_1244[5]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln39_1_reg_1324_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\in_d_0_reg_424[3]_i_1_n_5 ,\in_d_0_reg_424[2]_i_1_n_5 ,ap_phi_mux_in_d_0_phi_fu_428_p4,\in_d_0_reg_424[0]_i_1_n_5 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln39_1_reg_1324_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln39_1_reg_1324_reg_BCOUT_UNCONNECTED[17:0]),
        .C({select_ln36_9_fu_901_p3[6],select_ln36_9_fu_901_p3[6],select_ln36_9_fu_901_p3[6],select_ln36_9_fu_901_p3[6],select_ln36_9_fu_901_p3[6],select_ln36_9_fu_901_p3[6],select_ln36_9_fu_901_p3[6],select_ln36_9_fu_901_p3[6],select_ln36_9_fu_901_p3[6],select_ln36_9_fu_901_p3[6],select_ln36_9_fu_901_p3[6],select_ln36_9_fu_901_p3[6],select_ln36_9_fu_901_p3[6],select_ln36_9_fu_901_p3[6],select_ln36_9_fu_901_p3[6],select_ln36_9_fu_901_p3[6],select_ln36_9_fu_901_p3[6],select_ln36_9_fu_901_p3[6],select_ln36_9_fu_901_p3[6],select_ln36_9_fu_901_p3[6],select_ln36_9_fu_901_p3[6],select_ln36_9_fu_901_p3[6],select_ln36_9_fu_901_p3[6],select_ln36_9_fu_901_p3[6],select_ln36_9_fu_901_p3[6],select_ln36_9_fu_901_p3[6],select_ln36_9_fu_901_p3[6],select_ln36_9_fu_901_p3[6],select_ln36_9_fu_901_p3[6],select_ln36_9_fu_901_p3[6],select_ln36_9_fu_901_p3[6],select_ln36_9_fu_901_p3[6],select_ln36_9_fu_901_p3[6],select_ln36_9_fu_901_p3[6],select_ln36_9_fu_901_p3[6],select_ln36_9_fu_901_p3[6],select_ln36_9_fu_901_p3[6],select_ln36_9_fu_901_p3[6],select_ln36_9_fu_901_p3[6],select_ln36_9_fu_901_p3[6],select_ln36_9_fu_901_p3[6],select_ln36_9_fu_901_p3}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln39_1_reg_1324_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln39_1_reg_1324_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln39_6_reg_13190),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln39_1_reg_1324_reg_i_1_n_5),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln39_1_reg_1324_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln39_1_reg_1324_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln39_1_reg_1324_reg_P_UNCONNECTED[47:10],input_r_address0}),
        .PATTERNBDETECT(NLW_add_ln39_1_reg_1324_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln39_1_reg_1324_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln39_1_reg_1324_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(select_ln36_7_reg_1306),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln39_1_reg_1324_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln39_1_reg_1324_reg_i_1
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .O(add_ln39_1_reg_1324_reg_i_1_n_5));
  LUT4 #(
    .INIT(16'h00E0)) 
    add_ln39_1_reg_1324_reg_i_2
       (.I0(icmp_ln33_reg_1264),
        .I1(p_0_in13_out),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln31_reg_1255),
        .O(select_ln36_7_reg_1306));
  LUT4 #(
    .INIT(16'h8B88)) 
    add_ln39_1_reg_1324_reg_i_3
       (.I0(add_ln39_6_reg_1319[6]),
        .I1(and_ln32_reg_1300),
        .I2(icmp_ln33_reg_1264_pp1_iter1_reg),
        .I3(add_ln39_reg_1290[6]),
        .O(select_ln36_9_fu_901_p3[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln39_1_reg_1324_reg_i_4
       (.I0(add_ln39_6_reg_1319[5]),
        .I1(and_ln32_reg_1300),
        .I2(sub_ln39_3_reg_1274_pp1_iter1_reg[5]),
        .I3(icmp_ln33_reg_1264_pp1_iter1_reg),
        .I4(add_ln39_reg_1290[5]),
        .O(select_ln36_9_fu_901_p3[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln39_1_reg_1324_reg_i_5
       (.I0(add_ln39_6_reg_1319[4]),
        .I1(and_ln32_reg_1300),
        .I2(sub_ln39_3_reg_1274_pp1_iter1_reg[4]),
        .I3(icmp_ln33_reg_1264_pp1_iter1_reg),
        .I4(add_ln39_reg_1290[4]),
        .O(select_ln36_9_fu_901_p3[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln39_1_reg_1324_reg_i_6
       (.I0(add_ln39_6_reg_1319[3]),
        .I1(and_ln32_reg_1300),
        .I2(sub_ln39_3_reg_1274_pp1_iter1_reg[3]),
        .I3(icmp_ln33_reg_1264_pp1_iter1_reg),
        .I4(add_ln39_reg_1290[3]),
        .O(select_ln36_9_fu_901_p3[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln39_1_reg_1324_reg_i_7
       (.I0(add_ln39_6_reg_1319[2]),
        .I1(and_ln32_reg_1300),
        .I2(sub_ln39_3_reg_1274_pp1_iter1_reg[2]),
        .I3(icmp_ln33_reg_1264_pp1_iter1_reg),
        .I4(add_ln39_reg_1290[2]),
        .O(select_ln36_9_fu_901_p3[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln39_1_reg_1324_reg_i_8
       (.I0(add_ln39_6_reg_1319[1]),
        .I1(and_ln32_reg_1300),
        .I2(sub_ln39_3_reg_1274_pp1_iter1_reg[1]),
        .I3(icmp_ln33_reg_1264_pp1_iter1_reg),
        .I4(add_ln39_reg_1290[1]),
        .O(select_ln36_9_fu_901_p3[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln39_1_reg_1324_reg_i_9
       (.I0(add_ln39_6_reg_1319[0]),
        .I1(and_ln32_reg_1300),
        .I2(sub_ln39_3_reg_1274_pp1_iter1_reg[0]),
        .I3(icmp_ln33_reg_1264_pp1_iter1_reg),
        .I4(add_ln39_reg_1290[0]),
        .O(select_ln36_9_fu_901_p3[0]));
  LUT6 #(
    .INIT(64'h3A353A3A3A353535)) 
    \add_ln39_6_reg_1319[0]_i_1 
       (.I0(sub_ln39_reg_1249[0]),
        .I1(sub_ln39_3_reg_1274[0]),
        .I2(icmp_ln33_reg_1264),
        .I3(select_ln36_8_reg_1313[0]),
        .I4(add_ln39_1_reg_1324_reg_i_1_n_5),
        .I5(out_w_0_reg_403[0]),
        .O(add_ln39_6_fu_887_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'h656A9A95)) 
    \add_ln39_6_reg_1319[1]_i_1 
       (.I0(zext_ln36_3_fu_875_p1[1]),
        .I1(sub_ln39_3_reg_1274[1]),
        .I2(icmp_ln33_reg_1264),
        .I3(sub_ln39_reg_1249[1]),
        .I4(\add_ln39_6_reg_1319[1]_i_2_n_5 ),
        .O(add_ln39_6_fu_887_p2[1]));
  LUT6 #(
    .INIT(64'h0000B8FFFFFFB8FF)) 
    \add_ln39_6_reg_1319[1]_i_2 
       (.I0(select_ln36_8_reg_1313[0]),
        .I1(add_ln39_1_reg_1324_reg_i_1_n_5),
        .I2(out_w_0_reg_403[0]),
        .I3(sub_ln39_reg_1249[0]),
        .I4(icmp_ln33_reg_1264),
        .I5(sub_ln39_3_reg_1274[0]),
        .O(\add_ln39_6_reg_1319[1]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT5 #(
    .INIT(32'h96999666)) 
    \add_ln39_6_reg_1319[2]_i_1 
       (.I0(\add_ln39_6_reg_1319[3]_i_2_n_5 ),
        .I1(zext_ln36_3_fu_875_p1[2]),
        .I2(sub_ln39_3_reg_1274[2]),
        .I3(icmp_ln33_reg_1264),
        .I4(sub_ln39_reg_1249[2]),
        .O(add_ln39_6_fu_887_p2[2]));
  LUT6 #(
    .INIT(64'h171717E8E8E817E8)) 
    \add_ln39_6_reg_1319[3]_i_1 
       (.I0(zext_ln36_3_fu_875_p1[2]),
        .I1(select_ln32_7_fu_834_p3[2]),
        .I2(\add_ln39_6_reg_1319[3]_i_2_n_5 ),
        .I3(sub_ln39_reg_1249[3]),
        .I4(icmp_ln33_reg_1264),
        .I5(sub_ln39_3_reg_1274[3]),
        .O(add_ln39_6_fu_887_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'hD4DDD444)) 
    \add_ln39_6_reg_1319[3]_i_2 
       (.I0(\add_ln39_6_reg_1319[1]_i_2_n_5 ),
        .I1(zext_ln36_3_fu_875_p1[1]),
        .I2(sub_ln39_3_reg_1274[1]),
        .I3(icmp_ln33_reg_1264),
        .I4(sub_ln39_reg_1249[1]),
        .O(\add_ln39_6_reg_1319[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \add_ln39_6_reg_1319[4]_i_1 
       (.I0(sub_ln39_3_reg_1274[3]),
        .I1(sub_ln39_reg_1249[3]),
        .I2(\add_ln39_6_reg_1319[4]_i_2_n_5 ),
        .I3(sub_ln39_reg_1249[4]),
        .I4(icmp_ln33_reg_1264),
        .I5(sub_ln39_3_reg_1274[4]),
        .O(add_ln39_6_fu_887_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT5 #(
    .INIT(32'hFEAEA808)) 
    \add_ln39_6_reg_1319[4]_i_2 
       (.I0(\add_ln39_6_reg_1319[3]_i_2_n_5 ),
        .I1(sub_ln39_reg_1249[2]),
        .I2(icmp_ln33_reg_1264),
        .I3(sub_ln39_3_reg_1274[2]),
        .I4(zext_ln36_3_fu_875_p1[2]),
        .O(\add_ln39_6_reg_1319[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \add_ln39_6_reg_1319[5]_i_1 
       (.I0(sub_ln39_3_reg_1274[4]),
        .I1(sub_ln39_reg_1249[4]),
        .I2(\add_ln39_6_reg_1319[5]_i_2_n_5 ),
        .I3(sub_ln39_reg_1249[5]),
        .I4(icmp_ln33_reg_1264),
        .I5(sub_ln39_3_reg_1274[5]),
        .O(add_ln39_6_fu_887_p2[5]));
  LUT6 #(
    .INIT(64'h171717FFFFFF17FF)) 
    \add_ln39_6_reg_1319[5]_i_2 
       (.I0(zext_ln36_3_fu_875_p1[2]),
        .I1(select_ln32_7_fu_834_p3[2]),
        .I2(\add_ln39_6_reg_1319[3]_i_2_n_5 ),
        .I3(sub_ln39_reg_1249[3]),
        .I4(icmp_ln33_reg_1264),
        .I5(sub_ln39_3_reg_1274[3]),
        .O(\add_ln39_6_reg_1319[5]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'h0A0C)) 
    \add_ln39_6_reg_1319[6]_i_1 
       (.I0(sub_ln39_3_reg_1274[5]),
        .I1(sub_ln39_reg_1249[5]),
        .I2(\add_ln39_6_reg_1319[6]_i_2_n_5 ),
        .I3(icmp_ln33_reg_1264),
        .O(add_ln39_6_fu_887_p2[6]));
  LUT6 #(
    .INIT(64'h5F5F3FFFFFFF3FFF)) 
    \add_ln39_6_reg_1319[6]_i_2 
       (.I0(sub_ln39_3_reg_1274[3]),
        .I1(sub_ln39_reg_1249[3]),
        .I2(\add_ln39_6_reg_1319[4]_i_2_n_5 ),
        .I3(sub_ln39_reg_1249[4]),
        .I4(icmp_ln33_reg_1264),
        .I5(sub_ln39_3_reg_1274[4]),
        .O(\add_ln39_6_reg_1319[6]_i_2_n_5 ));
  FDRE \add_ln39_6_reg_1319_reg[0] 
       (.C(ap_clk),
        .CE(add_ln39_6_reg_13190),
        .D(add_ln39_6_fu_887_p2[0]),
        .Q(add_ln39_6_reg_1319[0]),
        .R(1'b0));
  FDRE \add_ln39_6_reg_1319_reg[1] 
       (.C(ap_clk),
        .CE(add_ln39_6_reg_13190),
        .D(add_ln39_6_fu_887_p2[1]),
        .Q(add_ln39_6_reg_1319[1]),
        .R(1'b0));
  FDRE \add_ln39_6_reg_1319_reg[2] 
       (.C(ap_clk),
        .CE(add_ln39_6_reg_13190),
        .D(add_ln39_6_fu_887_p2[2]),
        .Q(add_ln39_6_reg_1319[2]),
        .R(1'b0));
  FDRE \add_ln39_6_reg_1319_reg[3] 
       (.C(ap_clk),
        .CE(add_ln39_6_reg_13190),
        .D(add_ln39_6_fu_887_p2[3]),
        .Q(add_ln39_6_reg_1319[3]),
        .R(1'b0));
  FDRE \add_ln39_6_reg_1319_reg[4] 
       (.C(ap_clk),
        .CE(add_ln39_6_reg_13190),
        .D(add_ln39_6_fu_887_p2[4]),
        .Q(add_ln39_6_reg_1319[4]),
        .R(1'b0));
  FDRE \add_ln39_6_reg_1319_reg[5] 
       (.C(ap_clk),
        .CE(add_ln39_6_reg_13190),
        .D(add_ln39_6_fu_887_p2[5]),
        .Q(add_ln39_6_reg_1319[5]),
        .R(1'b0));
  FDRE \add_ln39_6_reg_1319_reg[6] 
       (.C(ap_clk),
        .CE(add_ln39_6_reg_13190),
        .D(add_ln39_6_fu_887_p2[6]),
        .Q(add_ln39_6_reg_1319[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'h65666A66)) 
    \add_ln39_reg_1290[0]_i_1 
       (.I0(sub_ln39_reg_1249[0]),
        .I1(out_w_0_reg_403[0]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .I4(select_ln36_8_reg_1313[0]),
        .O(add_ln39_fu_822_p2[0]));
  LUT6 #(
    .INIT(64'h04F7FB08FB0804F7)) 
    \add_ln39_reg_1290[1]_i_1 
       (.I0(select_ln36_8_reg_1313[1]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(out_w_0_reg_403[1]),
        .I4(sub_ln39_reg_1249[1]),
        .I5(\add_ln39_reg_1290[1]_i_2_n_5 ),
        .O(add_ln39_fu_822_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'h4575FFFF)) 
    \add_ln39_reg_1290[1]_i_2 
       (.I0(out_w_0_reg_403[0]),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(select_ln36_8_reg_1313[0]),
        .I4(sub_ln39_reg_1249[0]),
        .O(\add_ln39_reg_1290[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAA9A55955565AA6A)) 
    \add_ln39_reg_1290[2]_i_1 
       (.I0(sub_ln39_reg_1249[2]),
        .I1(select_ln36_8_reg_1313[2]),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .I4(out_w_0_reg_403[2]),
        .I5(\add_ln39_reg_1290[5]_i_2_n_5 ),
        .O(add_ln39_fu_822_p2[2]));
  LUT6 #(
    .INIT(64'h001D1DFFFFE2E200)) 
    \add_ln39_reg_1290[3]_i_1 
       (.I0(out_w_0_reg_403[2]),
        .I1(add_ln39_1_reg_1324_reg_i_1_n_5),
        .I2(select_ln36_8_reg_1313[2]),
        .I3(\add_ln39_reg_1290[5]_i_2_n_5 ),
        .I4(sub_ln39_reg_1249[2]),
        .I5(sub_ln39_reg_1249[3]),
        .O(add_ln39_fu_822_p2[3]));
  LUT5 #(
    .INIT(32'h17FFE800)) 
    \add_ln39_reg_1290[4]_i_1 
       (.I0(sub_ln39_reg_1249[2]),
        .I1(\add_ln39_reg_1290[5]_i_2_n_5 ),
        .I2(zext_ln36_fu_818_p1[2]),
        .I3(sub_ln39_reg_1249[3]),
        .I4(sub_ln39_reg_1249[4]),
        .O(add_ln39_fu_822_p2[4]));
  LUT6 #(
    .INIT(64'h777F7FFF88808000)) 
    \add_ln39_reg_1290[5]_i_1 
       (.I0(sub_ln39_reg_1249[4]),
        .I1(sub_ln39_reg_1249[3]),
        .I2(zext_ln36_fu_818_p1[2]),
        .I3(\add_ln39_reg_1290[5]_i_2_n_5 ),
        .I4(sub_ln39_reg_1249[2]),
        .I5(sub_ln39_reg_1249[5]),
        .O(add_ln39_fu_822_p2[5]));
  LUT6 #(
    .INIT(64'hFFDF55D555450040)) 
    \add_ln39_reg_1290[5]_i_2 
       (.I0(\add_ln39_reg_1290[1]_i_2_n_5 ),
        .I1(select_ln36_8_reg_1313[1]),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .I4(out_w_0_reg_403[1]),
        .I5(sub_ln39_reg_1249[1]),
        .O(\add_ln39_reg_1290[5]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln39_reg_1290[6]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(icmp_ln33_reg_1264),
        .O(add_ln39_reg_12900));
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln39_reg_1290[6]_i_2 
       (.I0(sub_ln39_reg_1249[5]),
        .I1(\add_ln39_reg_1290[6]_i_3_n_5 ),
        .I2(sub_ln39_reg_1249[3]),
        .I3(sub_ln39_reg_1249[4]),
        .O(add_ln39_fu_822_p2[6]));
  LUT6 #(
    .INIT(64'hEEEEE8EE8888E888)) 
    \add_ln39_reg_1290[6]_i_3 
       (.I0(sub_ln39_reg_1249[2]),
        .I1(\add_ln39_reg_1290[5]_i_2_n_5 ),
        .I2(select_ln36_8_reg_1313[2]),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .I5(out_w_0_reg_403[2]),
        .O(\add_ln39_reg_1290[6]_i_3_n_5 ));
  FDRE \add_ln39_reg_1290_reg[0] 
       (.C(ap_clk),
        .CE(add_ln39_reg_12900),
        .D(add_ln39_fu_822_p2[0]),
        .Q(add_ln39_reg_1290[0]),
        .R(1'b0));
  FDRE \add_ln39_reg_1290_reg[1] 
       (.C(ap_clk),
        .CE(add_ln39_reg_12900),
        .D(add_ln39_fu_822_p2[1]),
        .Q(add_ln39_reg_1290[1]),
        .R(1'b0));
  FDRE \add_ln39_reg_1290_reg[2] 
       (.C(ap_clk),
        .CE(add_ln39_reg_12900),
        .D(add_ln39_fu_822_p2[2]),
        .Q(add_ln39_reg_1290[2]),
        .R(1'b0));
  FDRE \add_ln39_reg_1290_reg[3] 
       (.C(ap_clk),
        .CE(add_ln39_reg_12900),
        .D(add_ln39_fu_822_p2[3]),
        .Q(add_ln39_reg_1290[3]),
        .R(1'b0));
  FDRE \add_ln39_reg_1290_reg[4] 
       (.C(ap_clk),
        .CE(add_ln39_reg_12900),
        .D(add_ln39_fu_822_p2[4]),
        .Q(add_ln39_reg_1290[4]),
        .R(1'b0));
  FDRE \add_ln39_reg_1290_reg[5] 
       (.C(ap_clk),
        .CE(add_ln39_reg_12900),
        .D(add_ln39_fu_822_p2[5]),
        .Q(add_ln39_reg_1290[5]),
        .R(1'b0));
  FDRE \add_ln39_reg_1290_reg[6] 
       (.C(ap_clk),
        .CE(add_ln39_reg_12900),
        .D(add_ln39_fu_822_p2[6]),
        .Q(add_ln39_reg_1290[6]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_1_reg_1375[3]_i_2 
       (.I0(zext_ln24_reg_1204[3]),
        .I1(add_ln47_reg_1338_pp1_iter9_reg[3]),
        .O(\add_ln47_1_reg_1375[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_1_reg_1375[3]_i_3 
       (.I0(zext_ln24_reg_1204[2]),
        .I1(add_ln47_reg_1338_pp1_iter9_reg[2]),
        .O(\add_ln47_1_reg_1375[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_1_reg_1375[3]_i_4 
       (.I0(zext_ln24_reg_1204[1]),
        .I1(add_ln47_reg_1338_pp1_iter9_reg[1]),
        .O(\add_ln47_1_reg_1375[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_1_reg_1375[3]_i_5 
       (.I0(zext_ln24_reg_1204[0]),
        .I1(add_ln47_reg_1338_pp1_iter9_reg[0]),
        .O(\add_ln47_1_reg_1375[3]_i_5_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln47_1_reg_1375[7]_i_2 
       (.I0(add_ln47_reg_1338_pp1_iter9_reg[6]),
        .O(\add_ln47_1_reg_1375[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_1_reg_1375[7]_i_3 
       (.I0(add_ln47_reg_1338_pp1_iter9_reg[6]),
        .I1(zext_ln24_reg_1204[7]),
        .O(\add_ln47_1_reg_1375[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_1_reg_1375[7]_i_4 
       (.I0(add_ln47_reg_1338_pp1_iter9_reg[6]),
        .I1(zext_ln24_reg_1204[6]),
        .O(\add_ln47_1_reg_1375[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_1_reg_1375[7]_i_5 
       (.I0(zext_ln24_reg_1204[5]),
        .I1(add_ln47_reg_1338_pp1_iter9_reg[5]),
        .O(\add_ln47_1_reg_1375[7]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_1_reg_1375[7]_i_6 
       (.I0(zext_ln24_reg_1204[4]),
        .I1(add_ln47_reg_1338_pp1_iter9_reg[4]),
        .O(\add_ln47_1_reg_1375[7]_i_6_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln47_1_reg_1375[9]_i_2 
       (.I0(zext_ln24_reg_1204[8]),
        .O(\add_ln47_1_reg_1375[9]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln47_1_reg_1375[9]_i_3 
       (.I0(zext_ln24_reg_1204[7]),
        .I1(zext_ln24_reg_1204[8]),
        .O(\add_ln47_1_reg_1375[9]_i_3_n_5 ));
  FDRE \add_ln47_1_reg_1375_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln36_3_reg_1334_pp1_iter9_reg),
        .D(add_ln47_1_fu_1062_p2[0]),
        .Q(output_r_address0[0]),
        .R(1'b0));
  FDRE \add_ln47_1_reg_1375_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln36_3_reg_1334_pp1_iter9_reg),
        .D(add_ln47_1_fu_1062_p2[1]),
        .Q(output_r_address0[1]),
        .R(1'b0));
  FDRE \add_ln47_1_reg_1375_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln36_3_reg_1334_pp1_iter9_reg),
        .D(add_ln47_1_fu_1062_p2[2]),
        .Q(grp_pointwise_conv2d_fix_2_fu_494_output_r_address0[2]),
        .R(1'b0));
  FDRE \add_ln47_1_reg_1375_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln36_3_reg_1334_pp1_iter9_reg),
        .D(add_ln47_1_fu_1062_p2[3]),
        .Q(output_r_address0[2]),
        .R(1'b0));
  CARRY4 \add_ln47_1_reg_1375_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln47_1_reg_1375_reg[3]_i_1_n_5 ,\add_ln47_1_reg_1375_reg[3]_i_1_n_6 ,\add_ln47_1_reg_1375_reg[3]_i_1_n_7 ,\add_ln47_1_reg_1375_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(zext_ln24_reg_1204[3:0]),
        .O(add_ln47_1_fu_1062_p2[3:0]),
        .S({\add_ln47_1_reg_1375[3]_i_2_n_5 ,\add_ln47_1_reg_1375[3]_i_3_n_5 ,\add_ln47_1_reg_1375[3]_i_4_n_5 ,\add_ln47_1_reg_1375[3]_i_5_n_5 }));
  FDRE \add_ln47_1_reg_1375_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln36_3_reg_1334_pp1_iter9_reg),
        .D(add_ln47_1_fu_1062_p2[4]),
        .Q(grp_pointwise_conv2d_fix_2_fu_494_output_r_address0[4]),
        .R(1'b0));
  FDRE \add_ln47_1_reg_1375_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln36_3_reg_1334_pp1_iter9_reg),
        .D(add_ln47_1_fu_1062_p2[5]),
        .Q(output_r_address0[3]),
        .R(1'b0));
  FDRE \add_ln47_1_reg_1375_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln36_3_reg_1334_pp1_iter9_reg),
        .D(add_ln47_1_fu_1062_p2[6]),
        .Q(output_r_address0[4]),
        .R(1'b0));
  FDRE \add_ln47_1_reg_1375_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln36_3_reg_1334_pp1_iter9_reg),
        .D(add_ln47_1_fu_1062_p2[7]),
        .Q(output_r_address0[5]),
        .R(1'b0));
  CARRY4 \add_ln47_1_reg_1375_reg[7]_i_1 
       (.CI(\add_ln47_1_reg_1375_reg[3]_i_1_n_5 ),
        .CO({\add_ln47_1_reg_1375_reg[7]_i_1_n_5 ,\add_ln47_1_reg_1375_reg[7]_i_1_n_6 ,\add_ln47_1_reg_1375_reg[7]_i_1_n_7 ,\add_ln47_1_reg_1375_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln47_1_reg_1375[7]_i_2_n_5 ,add_ln47_reg_1338_pp1_iter9_reg[6],zext_ln24_reg_1204[5:4]}),
        .O(add_ln47_1_fu_1062_p2[7:4]),
        .S({\add_ln47_1_reg_1375[7]_i_3_n_5 ,\add_ln47_1_reg_1375[7]_i_4_n_5 ,\add_ln47_1_reg_1375[7]_i_5_n_5 ,\add_ln47_1_reg_1375[7]_i_6_n_5 }));
  FDRE \add_ln47_1_reg_1375_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln36_3_reg_1334_pp1_iter9_reg),
        .D(add_ln47_1_fu_1062_p2[8]),
        .Q(output_r_address0[6]),
        .R(1'b0));
  FDRE \add_ln47_1_reg_1375_reg[9] 
       (.C(ap_clk),
        .CE(icmp_ln36_3_reg_1334_pp1_iter9_reg),
        .D(add_ln47_1_fu_1062_p2[9]),
        .Q(output_r_address0[7]),
        .R(1'b0));
  CARRY4 \add_ln47_1_reg_1375_reg[9]_i_1 
       (.CI(\add_ln47_1_reg_1375_reg[7]_i_1_n_5 ),
        .CO({\NLW_add_ln47_1_reg_1375_reg[9]_i_1_CO_UNCONNECTED [3:1],\add_ln47_1_reg_1375_reg[9]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,zext_ln24_reg_1204[7]}),
        .O({\NLW_add_ln47_1_reg_1375_reg[9]_i_1_O_UNCONNECTED [3:2],add_ln47_1_fu_1062_p2[9:8]}),
        .S({1'b0,1'b0,\add_ln47_1_reg_1375[9]_i_2_n_5 ,\add_ln47_1_reg_1375[9]_i_3_n_5 }));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_reg_1338[0]_i_1 
       (.I0(select_ln36_8_reg_1313[0]),
        .I1(select_ln32_7_reg_1295[0]),
        .O(add_ln47_fu_925_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'h9666)) 
    \add_ln47_reg_1338[1]_i_1 
       (.I0(select_ln36_8_reg_1313[1]),
        .I1(select_ln32_7_reg_1295[1]),
        .I2(select_ln36_8_reg_1313[0]),
        .I3(select_ln32_7_reg_1295[0]),
        .O(add_ln47_fu_925_p2[1]));
  LUT6 #(
    .INIT(64'h9996966696669666)) 
    \add_ln47_reg_1338[2]_i_1 
       (.I0(select_ln36_8_reg_1313[2]),
        .I1(select_ln32_7_reg_1295[2]),
        .I2(select_ln32_7_reg_1295[1]),
        .I3(select_ln36_8_reg_1313[1]),
        .I4(select_ln36_8_reg_1313[0]),
        .I5(select_ln32_7_reg_1295[0]),
        .O(add_ln47_fu_925_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h17E8)) 
    \add_ln47_reg_1338[3]_i_1 
       (.I0(select_ln36_8_reg_1313[2]),
        .I1(\add_ln47_reg_1338[5]_i_2_n_5 ),
        .I2(select_ln32_7_reg_1295[2]),
        .I3(select_ln32_7_reg_1295[3]),
        .O(add_ln47_fu_925_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'h17FFE800)) 
    \add_ln47_reg_1338[4]_i_1 
       (.I0(select_ln32_7_reg_1295[2]),
        .I1(\add_ln47_reg_1338[5]_i_2_n_5 ),
        .I2(select_ln36_8_reg_1313[2]),
        .I3(select_ln32_7_reg_1295[3]),
        .I4(select_ln32_7_reg_1295[4]),
        .O(add_ln47_fu_925_p2[4]));
  LUT6 #(
    .INIT(64'h777F7FFF88808000)) 
    \add_ln47_reg_1338[5]_i_1 
       (.I0(select_ln32_7_reg_1295[4]),
        .I1(select_ln32_7_reg_1295[3]),
        .I2(select_ln36_8_reg_1313[2]),
        .I3(\add_ln47_reg_1338[5]_i_2_n_5 ),
        .I4(select_ln32_7_reg_1295[2]),
        .I5(select_ln32_7_reg_1295[5]),
        .O(add_ln47_fu_925_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'hF880)) 
    \add_ln47_reg_1338[5]_i_2 
       (.I0(select_ln32_7_reg_1295[0]),
        .I1(select_ln36_8_reg_1313[0]),
        .I2(select_ln36_8_reg_1313[1]),
        .I3(select_ln32_7_reg_1295[1]),
        .O(\add_ln47_reg_1338[5]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \add_ln47_reg_1338[6]_i_1 
       (.I0(select_ln36_7_reg_1306_reg[3]),
        .I1(select_ln36_7_reg_1306_reg[0]),
        .I2(select_ln36_7_reg_1306_reg[1]),
        .I3(select_ln36_7_reg_1306_reg[2]),
        .O(icmp_ln36_3_fu_919_p2));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \add_ln47_reg_1338[6]_i_2 
       (.I0(select_ln32_7_reg_1295[5]),
        .I1(\add_ln47_reg_1338[6]_i_3_n_5 ),
        .I2(select_ln32_7_reg_1295[3]),
        .I3(select_ln32_7_reg_1295[4]),
        .I4(select_ln32_7_reg_1295[6]),
        .O(add_ln47_fu_925_p2[6]));
  LUT6 #(
    .INIT(64'hFEEAEAEAA8808080)) 
    \add_ln47_reg_1338[6]_i_3 
       (.I0(select_ln32_7_reg_1295[2]),
        .I1(select_ln32_7_reg_1295[1]),
        .I2(select_ln36_8_reg_1313[1]),
        .I3(select_ln36_8_reg_1313[0]),
        .I4(select_ln32_7_reg_1295[0]),
        .I5(select_ln36_8_reg_1313[2]),
        .O(\add_ln47_reg_1338[6]_i_3_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_2_fu_494/add_ln47_reg_1338_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_2_fu_494/add_ln47_reg_1338_pp1_iter8_reg_reg[0]_srl6 " *) 
  SRL16E \add_ln47_reg_1338_pp1_iter8_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln47_reg_1338[0]),
        .Q(\add_ln47_reg_1338_pp1_iter8_reg_reg[0]_srl6_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_2_fu_494/add_ln47_reg_1338_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_2_fu_494/add_ln47_reg_1338_pp1_iter8_reg_reg[1]_srl6 " *) 
  SRL16E \add_ln47_reg_1338_pp1_iter8_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln47_reg_1338[1]),
        .Q(\add_ln47_reg_1338_pp1_iter8_reg_reg[1]_srl6_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_2_fu_494/add_ln47_reg_1338_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_2_fu_494/add_ln47_reg_1338_pp1_iter8_reg_reg[2]_srl6 " *) 
  SRL16E \add_ln47_reg_1338_pp1_iter8_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln47_reg_1338[2]),
        .Q(\add_ln47_reg_1338_pp1_iter8_reg_reg[2]_srl6_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_2_fu_494/add_ln47_reg_1338_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_2_fu_494/add_ln47_reg_1338_pp1_iter8_reg_reg[3]_srl6 " *) 
  SRL16E \add_ln47_reg_1338_pp1_iter8_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln47_reg_1338[3]),
        .Q(\add_ln47_reg_1338_pp1_iter8_reg_reg[3]_srl6_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_2_fu_494/add_ln47_reg_1338_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_2_fu_494/add_ln47_reg_1338_pp1_iter8_reg_reg[4]_srl6 " *) 
  SRL16E \add_ln47_reg_1338_pp1_iter8_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln47_reg_1338[4]),
        .Q(\add_ln47_reg_1338_pp1_iter8_reg_reg[4]_srl6_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_2_fu_494/add_ln47_reg_1338_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_2_fu_494/add_ln47_reg_1338_pp1_iter8_reg_reg[5]_srl6 " *) 
  SRL16E \add_ln47_reg_1338_pp1_iter8_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln47_reg_1338[5]),
        .Q(\add_ln47_reg_1338_pp1_iter8_reg_reg[5]_srl6_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_2_fu_494/add_ln47_reg_1338_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_2_fu_494/add_ln47_reg_1338_pp1_iter8_reg_reg[6]_srl6 " *) 
  SRL16E \add_ln47_reg_1338_pp1_iter8_reg_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln47_reg_1338[6]),
        .Q(\add_ln47_reg_1338_pp1_iter8_reg_reg[6]_srl6_n_5 ));
  FDRE \add_ln47_reg_1338_pp1_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln47_reg_1338_pp1_iter8_reg_reg[0]_srl6_n_5 ),
        .Q(add_ln47_reg_1338_pp1_iter9_reg[0]),
        .R(1'b0));
  FDRE \add_ln47_reg_1338_pp1_iter9_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln47_reg_1338_pp1_iter8_reg_reg[1]_srl6_n_5 ),
        .Q(add_ln47_reg_1338_pp1_iter9_reg[1]),
        .R(1'b0));
  FDRE \add_ln47_reg_1338_pp1_iter9_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln47_reg_1338_pp1_iter8_reg_reg[2]_srl6_n_5 ),
        .Q(add_ln47_reg_1338_pp1_iter9_reg[2]),
        .R(1'b0));
  FDRE \add_ln47_reg_1338_pp1_iter9_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln47_reg_1338_pp1_iter8_reg_reg[3]_srl6_n_5 ),
        .Q(add_ln47_reg_1338_pp1_iter9_reg[3]),
        .R(1'b0));
  FDRE \add_ln47_reg_1338_pp1_iter9_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln47_reg_1338_pp1_iter8_reg_reg[4]_srl6_n_5 ),
        .Q(add_ln47_reg_1338_pp1_iter9_reg[4]),
        .R(1'b0));
  FDRE \add_ln47_reg_1338_pp1_iter9_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln47_reg_1338_pp1_iter8_reg_reg[5]_srl6_n_5 ),
        .Q(add_ln47_reg_1338_pp1_iter9_reg[5]),
        .R(1'b0));
  FDRE \add_ln47_reg_1338_pp1_iter9_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln47_reg_1338_pp1_iter8_reg_reg[6]_srl6_n_5 ),
        .Q(add_ln47_reg_1338_pp1_iter9_reg[6]),
        .R(1'b0));
  FDRE \add_ln47_reg_1338_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln36_3_fu_919_p2),
        .D(add_ln47_fu_925_p2[0]),
        .Q(add_ln47_reg_1338[0]),
        .R(1'b0));
  FDRE \add_ln47_reg_1338_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln36_3_fu_919_p2),
        .D(add_ln47_fu_925_p2[1]),
        .Q(add_ln47_reg_1338[1]),
        .R(1'b0));
  FDRE \add_ln47_reg_1338_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln36_3_fu_919_p2),
        .D(add_ln47_fu_925_p2[2]),
        .Q(add_ln47_reg_1338[2]),
        .R(1'b0));
  FDRE \add_ln47_reg_1338_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln36_3_fu_919_p2),
        .D(add_ln47_fu_925_p2[3]),
        .Q(add_ln47_reg_1338[3]),
        .R(1'b0));
  FDRE \add_ln47_reg_1338_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln36_3_fu_919_p2),
        .D(add_ln47_fu_925_p2[4]),
        .Q(add_ln47_reg_1338[4]),
        .R(1'b0));
  FDRE \add_ln47_reg_1338_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln36_3_fu_919_p2),
        .D(add_ln47_fu_925_p2[5]),
        .Q(add_ln47_reg_1338[5]),
        .R(1'b0));
  FDRE \add_ln47_reg_1338_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln36_3_fu_919_p2),
        .D(add_ln47_fu_925_p2[6]),
        .Q(add_ln47_reg_1338[6]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln32_reg_1300[0]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(icmp_ln31_reg_1255),
        .O(add_ln39_6_reg_13190));
  LUT6 #(
    .INIT(64'h8888888888888A88)) 
    \and_ln32_reg_1300[0]_i_2 
       (.I0(\and_ln32_reg_1300[0]_i_3_n_5 ),
        .I1(\and_ln32_reg_1300[0]_i_4_n_5 ),
        .I2(in_d_0_reg_424[0]),
        .I3(in_d_0_reg_424[3]),
        .I4(in_d_0_reg_424[2]),
        .I5(add_ln39_1_reg_1324_reg_i_1_n_5),
        .O(p_0_in13_out));
  LUT6 #(
    .INIT(64'h0000000075454575)) 
    \and_ln32_reg_1300[0]_i_3 
       (.I0(in_d_0_reg_424[1]),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(select_ln36_7_reg_1306_reg[0]),
        .I4(select_ln36_7_reg_1306_reg[1]),
        .I5(icmp_ln33_reg_1264),
        .O(\and_ln32_reg_1300[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0400000000004000)) 
    \and_ln32_reg_1300[0]_i_4 
       (.I0(p_0_in[0]),
        .I1(p_0_in[1]),
        .I2(select_ln36_7_reg_1306_reg[3]),
        .I3(select_ln36_7_reg_1306_reg[0]),
        .I4(select_ln36_7_reg_1306_reg[1]),
        .I5(select_ln36_7_reg_1306_reg[2]),
        .O(\and_ln32_reg_1300[0]_i_4_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_2_fu_494/and_ln32_reg_1300_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_2_fu_494/and_ln32_reg_1300_pp1_iter8_reg_reg[0]_srl7 " *) 
  SRL16E \and_ln32_reg_1300_pp1_iter8_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(and_ln32_reg_1300),
        .Q(\and_ln32_reg_1300_pp1_iter8_reg_reg[0]_srl7_n_5 ));
  FDRE \and_ln32_reg_1300_pp1_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln32_reg_1300_pp1_iter8_reg_reg[0]_srl7_n_5 ),
        .Q(and_ln32_reg_1300_pp1_iter9_reg),
        .R(1'b0));
  FDRE \and_ln32_reg_1300_reg[0] 
       (.C(ap_clk),
        .CE(add_ln39_6_reg_13190),
        .D(p_0_in13_out),
        .Q(and_ln32_reg_1300),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(\out_d_0_reg_336_reg_n_5_[1] ),
        .I1(\out_d_0_reg_336_reg_n_5_[3] ),
        .I2(\ap_CS_fsm[0]_i_2__1_n_5 ),
        .I3(ap_CS_fsm_state2),
        .I4(grp_pointwise_conv2d_fix_2_fu_494_ap_start_reg),
        .I5(\ap_CS_fsm_reg_n_5_[0] ),
        .O(grp_pointwise_conv2d_fix_2_fu_494_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[0]_i_2__1 
       (.I0(\out_d_0_reg_336_reg_n_5_[0] ),
        .I1(\out_d_0_reg_336_reg_n_5_[2] ),
        .O(\ap_CS_fsm[0]_i_2__1_n_5 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_pointwise_conv2d_fix_2_fu_494_ap_start_reg),
        .I2(ap_CS_fsm_state18),
        .O(ap_NS_fsm[1]));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[23]_i_1 
       (.I0(Q[1]),
        .I1(grp_pointwise_conv2d_fix_2_fu_494_ap_done),
        .I2(Q[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[24]_i_1 
       (.I0(grp_pointwise_conv2d_fix_2_fu_494_ap_done),
        .I1(Q[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'hF2FA)) 
    \ap_CS_fsm[2]_i_1__7 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .I2(ap_enable_reg_pp0_iter00),
        .I3(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[3]_i_1__3 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hFFFF000001000000)) 
    \ap_CS_fsm[3]_i_2__1 
       (.I0(i_reg_1239_reg[0]),
        .I1(i_reg_1239_reg[1]),
        .I2(i_reg_1239_reg[2]),
        .I3(ap_phi_mux_i_0_phi_fu_362_p41),
        .I4(zext_ln28_fu_507_p1__0),
        .I5(\ap_CS_fsm[3]_i_4_n_5 ),
        .O(ap_condition_pp0_exit_iter0_state3));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ap_CS_fsm[3]_i_3__0 
       (.I0(i_reg_1239_reg[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln26_reg_1235),
        .I4(\i_0_reg_358_reg_n_5_[3] ),
        .O(zext_ln28_fu_507_p1__0));
  LUT6 #(
    .INIT(64'h0100010101010101)) 
    \ap_CS_fsm[3]_i_4 
       (.I0(\i_0_reg_358_reg_n_5_[0] ),
        .I1(\i_0_reg_358_reg_n_5_[2] ),
        .I2(\i_0_reg_358_reg_n_5_[1] ),
        .I3(icmp_ln26_reg_1235),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(\ap_CS_fsm[3]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[4]_i_1__2 
       (.I0(\ap_CS_fsm[4]_i_2__1_n_5 ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_CS_fsm_state5),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'h0020FFFF00200020)) 
    \ap_CS_fsm[4]_i_2__1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(p_0_in[1]),
        .I4(ap_enable_reg_pp1_iter10),
        .I5(output_r_ce0),
        .O(\ap_CS_fsm[4]_i_2__1_n_5 ));
  LUT6 #(
    .INIT(64'h22222F2200000000)) 
    \ap_CS_fsm[5]_i_1__1 
       (.I0(output_r_ce0),
        .I1(ap_enable_reg_pp1_iter10),
        .I2(p_0_in[1]),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(ap_CS_fsm_pp1_stage0),
        .O(ap_NS_fsm[5]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_2_fu_494_ap_done),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00A8A8A8)) 
    ap_enable_reg_pp0_iter0_i_1__4
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter00),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_condition_pp0_exit_iter0_state3),
        .O(ap_enable_reg_pp0_iter0_i_1__4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__4_n_5),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter1_i_1__4
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .O(ap_enable_reg_pp0_iter1_i_1__4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__4_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00A8A8A8)) 
    ap_enable_reg_pp1_iter0_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_CS_fsm_state5),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(icmp_ln31_fu_750_p2),
        .I4(ap_CS_fsm_pp1_stage0),
        .O(ap_enable_reg_pp1_iter0_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1__1_n_5),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  FDRE ap_enable_reg_pp1_iter10_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter9_reg_gate_n_5),
        .Q(ap_enable_reg_pp1_iter10),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter11_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter10),
        .Q(output_r_ce0),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0),
        .Q(ap_enable_reg_pp1_iter1),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp1_iter2_i_1__1
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(ap_enable_reg_pp1_iter0),
        .O(ap_enable_reg_pp1_iter2_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter2_i_1__1_n_5),
        .Q(p_0_in[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(input_r_ce0),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_2_fu_494/ap_enable_reg_pp1_iter8_reg_srl5___grp_pointwise_conv2d_fix_1_fu_482_ap_enable_reg_pp1_iter8_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    ap_enable_reg_pp1_iter8_reg_srl5___grp_pointwise_conv2d_fix_1_fu_482_ap_enable_reg_pp1_iter8_reg_r
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(input_r_ce0),
        .Q(ap_enable_reg_pp1_iter8_reg_srl5___grp_pointwise_conv2d_fix_1_fu_482_ap_enable_reg_pp1_iter8_reg_r_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp1_iter9_reg_gate
       (.I0(ap_enable_reg_pp1_iter9_reg_grp_pointwise_conv2d_fix_1_fu_482_ap_enable_reg_pp1_iter9_reg_r_n_5),
        .I1(ap_enable_reg_pp1_iter10_reg_0),
        .O(ap_enable_reg_pp1_iter9_reg_gate_n_5));
  FDRE ap_enable_reg_pp1_iter9_reg_grp_pointwise_conv2d_fix_1_fu_482_ap_enable_reg_pp1_iter9_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter8_reg_srl5___grp_pointwise_conv2d_fix_1_fu_482_ap_enable_reg_pp1_iter8_reg_r_n_5),
        .Q(ap_enable_reg_pp1_iter9_reg_grp_pointwise_conv2d_fix_1_fu_482_ap_enable_reg_pp1_iter9_reg_r_n_5),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF0000F2D0F2D0)) 
    \buffer_0_reg_414[0]_i_1 
       (.I0(output_r_ce0),
        .I1(icmp_ln31_reg_1255_pp1_iter10_reg),
        .I2(buffer_0_reg_414[0]),
        .I3(buffer_reg_1368[0]),
        .I4(sext_ln34_reg_1223[0]),
        .I5(ap_CS_fsm_state5),
        .O(\buffer_0_reg_414[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT5 #(
    .INIT(32'h0C0A0C0C)) 
    \buffer_0_reg_414[10]_i_1 
       (.I0(buffer_reg_1368[10]),
        .I1(buffer_0_reg_414[10]),
        .I2(ap_CS_fsm_state5),
        .I3(icmp_ln31_reg_1255_pp1_iter10_reg),
        .I4(output_r_ce0),
        .O(\buffer_0_reg_414[10]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF0000F2D0F2D0)) 
    \buffer_0_reg_414[11]_i_1 
       (.I0(output_r_ce0),
        .I1(icmp_ln31_reg_1255_pp1_iter10_reg),
        .I2(buffer_0_reg_414[11]),
        .I3(buffer_reg_1368[11]),
        .I4(sext_ln34_reg_1223[11]),
        .I5(ap_CS_fsm_state5),
        .O(\buffer_0_reg_414[11]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACCF0CCCC)) 
    \buffer_0_reg_414[12]_i_1 
       (.I0(sext_ln34_reg_1223[17]),
        .I1(buffer_0_reg_414[12]),
        .I2(buffer_reg_1368[12]),
        .I3(icmp_ln31_reg_1255_pp1_iter10_reg),
        .I4(output_r_ce0),
        .I5(ap_CS_fsm_state5),
        .O(\buffer_0_reg_414[12]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACCF0CCCC)) 
    \buffer_0_reg_414[13]_i_1 
       (.I0(sext_ln34_reg_1223[17]),
        .I1(buffer_0_reg_414[13]),
        .I2(buffer_reg_1368[13]),
        .I3(icmp_ln31_reg_1255_pp1_iter10_reg),
        .I4(output_r_ce0),
        .I5(ap_CS_fsm_state5),
        .O(\buffer_0_reg_414[13]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACCF0CCCC)) 
    \buffer_0_reg_414[14]_i_1 
       (.I0(sext_ln34_reg_1223[17]),
        .I1(buffer_0_reg_414[14]),
        .I2(buffer_reg_1368[14]),
        .I3(icmp_ln31_reg_1255_pp1_iter10_reg),
        .I4(output_r_ce0),
        .I5(ap_CS_fsm_state5),
        .O(\buffer_0_reg_414[14]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACCF0CCCC)) 
    \buffer_0_reg_414[15]_i_1 
       (.I0(sext_ln34_reg_1223[17]),
        .I1(buffer_0_reg_414[15]),
        .I2(buffer_reg_1368[15]),
        .I3(icmp_ln31_reg_1255_pp1_iter10_reg),
        .I4(output_r_ce0),
        .I5(ap_CS_fsm_state5),
        .O(\buffer_0_reg_414[15]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACCF0CCCC)) 
    \buffer_0_reg_414[16]_i_1 
       (.I0(sext_ln34_reg_1223[17]),
        .I1(buffer_0_reg_414[16]),
        .I2(buffer_reg_1368[16]),
        .I3(icmp_ln31_reg_1255_pp1_iter10_reg),
        .I4(output_r_ce0),
        .I5(ap_CS_fsm_state5),
        .O(\buffer_0_reg_414[16]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACCF0CCCC)) 
    \buffer_0_reg_414[17]_i_1 
       (.I0(sext_ln34_reg_1223[17]),
        .I1(buffer_0_reg_414[17]),
        .I2(buffer_reg_1368[17]),
        .I3(icmp_ln31_reg_1255_pp1_iter10_reg),
        .I4(output_r_ce0),
        .I5(ap_CS_fsm_state5),
        .O(\buffer_0_reg_414[17]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACCF0CCCC)) 
    \buffer_0_reg_414[18]_i_1 
       (.I0(sext_ln34_reg_1223[17]),
        .I1(buffer_0_reg_414[18]),
        .I2(buffer_reg_1368[18]),
        .I3(icmp_ln31_reg_1255_pp1_iter10_reg),
        .I4(output_r_ce0),
        .I5(ap_CS_fsm_state5),
        .O(\buffer_0_reg_414[18]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACCF0CCCC)) 
    \buffer_0_reg_414[19]_i_1 
       (.I0(sext_ln34_reg_1223[17]),
        .I1(buffer_0_reg_414[19]),
        .I2(buffer_reg_1368[19]),
        .I3(icmp_ln31_reg_1255_pp1_iter10_reg),
        .I4(output_r_ce0),
        .I5(ap_CS_fsm_state5),
        .O(\buffer_0_reg_414[19]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF0000F2D0F2D0)) 
    \buffer_0_reg_414[1]_i_1 
       (.I0(output_r_ce0),
        .I1(icmp_ln31_reg_1255_pp1_iter10_reg),
        .I2(buffer_0_reg_414[1]),
        .I3(buffer_reg_1368[1]),
        .I4(sext_ln34_reg_1223[1]),
        .I5(ap_CS_fsm_state5),
        .O(\buffer_0_reg_414[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACCF0CCCC)) 
    \buffer_0_reg_414[20]_i_1 
       (.I0(sext_ln34_reg_1223[17]),
        .I1(buffer_0_reg_414[20]),
        .I2(buffer_reg_1368[20]),
        .I3(icmp_ln31_reg_1255_pp1_iter10_reg),
        .I4(output_r_ce0),
        .I5(ap_CS_fsm_state5),
        .O(\buffer_0_reg_414[20]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACCF0CCCC)) 
    \buffer_0_reg_414[21]_i_1 
       (.I0(sext_ln34_reg_1223[17]),
        .I1(buffer_0_reg_414[21]),
        .I2(buffer_reg_1368[21]),
        .I3(icmp_ln31_reg_1255_pp1_iter10_reg),
        .I4(output_r_ce0),
        .I5(ap_CS_fsm_state5),
        .O(\buffer_0_reg_414[21]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF0000F2D0F2D0)) 
    \buffer_0_reg_414[2]_i_1 
       (.I0(output_r_ce0),
        .I1(icmp_ln31_reg_1255_pp1_iter10_reg),
        .I2(buffer_0_reg_414[2]),
        .I3(buffer_reg_1368[2]),
        .I4(sext_ln34_reg_1223[2]),
        .I5(ap_CS_fsm_state5),
        .O(\buffer_0_reg_414[2]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF0000F2D0F2D0)) 
    \buffer_0_reg_414[3]_i_1 
       (.I0(output_r_ce0),
        .I1(icmp_ln31_reg_1255_pp1_iter10_reg),
        .I2(buffer_0_reg_414[3]),
        .I3(buffer_reg_1368[3]),
        .I4(sext_ln34_reg_1223[3]),
        .I5(ap_CS_fsm_state5),
        .O(\buffer_0_reg_414[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF0000F2D0F2D0)) 
    \buffer_0_reg_414[4]_i_1 
       (.I0(output_r_ce0),
        .I1(icmp_ln31_reg_1255_pp1_iter10_reg),
        .I2(buffer_0_reg_414[4]),
        .I3(buffer_reg_1368[4]),
        .I4(sext_ln34_reg_1223[4]),
        .I5(ap_CS_fsm_state5),
        .O(\buffer_0_reg_414[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF0000F2D0F2D0)) 
    \buffer_0_reg_414[5]_i_1 
       (.I0(output_r_ce0),
        .I1(icmp_ln31_reg_1255_pp1_iter10_reg),
        .I2(buffer_0_reg_414[5]),
        .I3(buffer_reg_1368[5]),
        .I4(sext_ln34_reg_1223[5]),
        .I5(ap_CS_fsm_state5),
        .O(\buffer_0_reg_414[5]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF0000F2D0F2D0)) 
    \buffer_0_reg_414[6]_i_1 
       (.I0(output_r_ce0),
        .I1(icmp_ln31_reg_1255_pp1_iter10_reg),
        .I2(buffer_0_reg_414[6]),
        .I3(buffer_reg_1368[6]),
        .I4(sext_ln34_reg_1223[6]),
        .I5(ap_CS_fsm_state5),
        .O(\buffer_0_reg_414[6]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF0000F2D0F2D0)) 
    \buffer_0_reg_414[7]_i_1 
       (.I0(output_r_ce0),
        .I1(icmp_ln31_reg_1255_pp1_iter10_reg),
        .I2(buffer_0_reg_414[7]),
        .I3(buffer_reg_1368[7]),
        .I4(sext_ln34_reg_1223[7]),
        .I5(ap_CS_fsm_state5),
        .O(\buffer_0_reg_414[7]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF0000F2D0F2D0)) 
    \buffer_0_reg_414[8]_i_1 
       (.I0(output_r_ce0),
        .I1(icmp_ln31_reg_1255_pp1_iter10_reg),
        .I2(buffer_0_reg_414[8]),
        .I3(buffer_reg_1368[8]),
        .I4(sext_ln34_reg_1223[8]),
        .I5(ap_CS_fsm_state5),
        .O(\buffer_0_reg_414[8]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACCF0CCCC)) 
    \buffer_0_reg_414[9]_i_1 
       (.I0(sext_ln34_reg_1223[17]),
        .I1(buffer_0_reg_414[9]),
        .I2(buffer_reg_1368[9]),
        .I3(icmp_ln31_reg_1255_pp1_iter10_reg),
        .I4(output_r_ce0),
        .I5(ap_CS_fsm_state5),
        .O(\buffer_0_reg_414[9]_i_1_n_5 ));
  FDRE \buffer_0_reg_414_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_414[0]_i_1_n_5 ),
        .Q(buffer_0_reg_414[0]),
        .R(1'b0));
  FDRE \buffer_0_reg_414_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_414[10]_i_1_n_5 ),
        .Q(buffer_0_reg_414[10]),
        .R(1'b0));
  FDRE \buffer_0_reg_414_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_414[11]_i_1_n_5 ),
        .Q(buffer_0_reg_414[11]),
        .R(1'b0));
  FDRE \buffer_0_reg_414_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_414[12]_i_1_n_5 ),
        .Q(buffer_0_reg_414[12]),
        .R(1'b0));
  FDRE \buffer_0_reg_414_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_414[13]_i_1_n_5 ),
        .Q(buffer_0_reg_414[13]),
        .R(1'b0));
  FDRE \buffer_0_reg_414_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_414[14]_i_1_n_5 ),
        .Q(buffer_0_reg_414[14]),
        .R(1'b0));
  FDRE \buffer_0_reg_414_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_414[15]_i_1_n_5 ),
        .Q(buffer_0_reg_414[15]),
        .R(1'b0));
  FDRE \buffer_0_reg_414_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_414[16]_i_1_n_5 ),
        .Q(buffer_0_reg_414[16]),
        .R(1'b0));
  FDRE \buffer_0_reg_414_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_414[17]_i_1_n_5 ),
        .Q(buffer_0_reg_414[17]),
        .R(1'b0));
  FDRE \buffer_0_reg_414_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_414[18]_i_1_n_5 ),
        .Q(buffer_0_reg_414[18]),
        .R(1'b0));
  FDRE \buffer_0_reg_414_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_414[19]_i_1_n_5 ),
        .Q(buffer_0_reg_414[19]),
        .R(1'b0));
  FDRE \buffer_0_reg_414_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_414[1]_i_1_n_5 ),
        .Q(buffer_0_reg_414[1]),
        .R(1'b0));
  FDRE \buffer_0_reg_414_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_414[20]_i_1_n_5 ),
        .Q(buffer_0_reg_414[20]),
        .R(1'b0));
  FDRE \buffer_0_reg_414_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_414[21]_i_1_n_5 ),
        .Q(buffer_0_reg_414[21]),
        .R(1'b0));
  FDRE \buffer_0_reg_414_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_414[2]_i_1_n_5 ),
        .Q(buffer_0_reg_414[2]),
        .R(1'b0));
  FDRE \buffer_0_reg_414_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_414[3]_i_1_n_5 ),
        .Q(buffer_0_reg_414[3]),
        .R(1'b0));
  FDRE \buffer_0_reg_414_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_414[4]_i_1_n_5 ),
        .Q(buffer_0_reg_414[4]),
        .R(1'b0));
  FDRE \buffer_0_reg_414_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_414[5]_i_1_n_5 ),
        .Q(buffer_0_reg_414[5]),
        .R(1'b0));
  FDRE \buffer_0_reg_414_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_414[6]_i_1_n_5 ),
        .Q(buffer_0_reg_414[6]),
        .R(1'b0));
  FDRE \buffer_0_reg_414_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_414[7]_i_1_n_5 ),
        .Q(buffer_0_reg_414[7]),
        .R(1'b0));
  FDRE \buffer_0_reg_414_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_414[8]_i_1_n_5 ),
        .Q(buffer_0_reg_414[8]),
        .R(1'b0));
  FDRE \buffer_0_reg_414_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_414[9]_i_1_n_5 ),
        .Q(buffer_0_reg_414[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h596A596A59596A6A)) 
    \buffer_reg_1368[11]_i_2 
       (.I0(sext_ln39_4_fu_1049_p1[11]),
        .I1(\buffer_reg_1368[21]_i_6_n_5 ),
        .I2(sext_ln34_reg_1223[11]),
        .I3(buffer_reg_1368[11]),
        .I4(buffer_0_reg_414[11]),
        .I5(buffer_0_reg_4141),
        .O(\buffer_reg_1368[11]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAA55AAA6AA59AAAA)) 
    \buffer_reg_1368[11]_i_3 
       (.I0(sext_ln39_4_fu_1049_p1[10]),
        .I1(output_r_ce0),
        .I2(icmp_ln31_reg_1255_pp1_iter10_reg),
        .I3(\buffer_reg_1368[21]_i_6_n_5 ),
        .I4(buffer_0_reg_414[10]),
        .I5(buffer_reg_1368[10]),
        .O(\buffer_reg_1368[11]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h55555555556A6A6A)) 
    \buffer_reg_1368[11]_i_4 
       (.I0(sext_ln39_4_fu_1049_p1[9]),
        .I1(\buffer_reg_1368[21]_i_9_n_5 ),
        .I2(buffer_reg_1368[9]),
        .I3(buffer_0_reg_414[9]),
        .I4(\buffer_reg_1368[21]_i_10_n_5 ),
        .I5(\buffer_reg_1368[21]_i_11_n_5 ),
        .O(\buffer_reg_1368[11]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h596A596A59596A6A)) 
    \buffer_reg_1368[11]_i_5 
       (.I0(sext_ln39_4_fu_1049_p1[8]),
        .I1(\buffer_reg_1368[21]_i_6_n_5 ),
        .I2(sext_ln34_reg_1223[8]),
        .I3(buffer_reg_1368[8]),
        .I4(buffer_0_reg_414[8]),
        .I5(buffer_0_reg_4141),
        .O(\buffer_reg_1368[11]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h55555555556A6A6A)) 
    \buffer_reg_1368[15]_i_2 
       (.I0(sext_ln39_4_fu_1049_p1[15]),
        .I1(\buffer_reg_1368[21]_i_9_n_5 ),
        .I2(buffer_reg_1368[15]),
        .I3(buffer_0_reg_414[15]),
        .I4(\buffer_reg_1368[21]_i_10_n_5 ),
        .I5(\buffer_reg_1368[21]_i_11_n_5 ),
        .O(\buffer_reg_1368[15]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h55555555556A6A6A)) 
    \buffer_reg_1368[15]_i_3 
       (.I0(sext_ln39_4_fu_1049_p1[14]),
        .I1(\buffer_reg_1368[21]_i_9_n_5 ),
        .I2(buffer_reg_1368[14]),
        .I3(buffer_0_reg_414[14]),
        .I4(\buffer_reg_1368[21]_i_10_n_5 ),
        .I5(\buffer_reg_1368[21]_i_11_n_5 ),
        .O(\buffer_reg_1368[15]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h55555555556A6A6A)) 
    \buffer_reg_1368[15]_i_4 
       (.I0(sext_ln39_4_fu_1049_p1[13]),
        .I1(\buffer_reg_1368[21]_i_9_n_5 ),
        .I2(buffer_reg_1368[13]),
        .I3(buffer_0_reg_414[13]),
        .I4(\buffer_reg_1368[21]_i_10_n_5 ),
        .I5(\buffer_reg_1368[21]_i_11_n_5 ),
        .O(\buffer_reg_1368[15]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h55555555556A6A6A)) 
    \buffer_reg_1368[15]_i_5 
       (.I0(sext_ln39_4_fu_1049_p1[12]),
        .I1(\buffer_reg_1368[21]_i_9_n_5 ),
        .I2(buffer_reg_1368[12]),
        .I3(buffer_0_reg_414[12]),
        .I4(\buffer_reg_1368[21]_i_10_n_5 ),
        .I5(\buffer_reg_1368[21]_i_11_n_5 ),
        .O(\buffer_reg_1368[15]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACCF0CCCC)) 
    \buffer_reg_1368[19]_i_2 
       (.I0(sext_ln34_reg_1223[17]),
        .I1(buffer_0_reg_414[18]),
        .I2(buffer_reg_1368[18]),
        .I3(icmp_ln31_reg_1255_pp1_iter10_reg),
        .I4(output_r_ce0),
        .I5(\buffer_reg_1368[21]_i_6_n_5 ),
        .O(select_ln36_fu_1034_p3[18]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCF0CCCC)) 
    \buffer_reg_1368[19]_i_3 
       (.I0(sext_ln34_reg_1223[17]),
        .I1(buffer_0_reg_414[17]),
        .I2(buffer_reg_1368[17]),
        .I3(icmp_ln31_reg_1255_pp1_iter10_reg),
        .I4(output_r_ce0),
        .I5(\buffer_reg_1368[21]_i_6_n_5 ),
        .O(select_ln36_fu_1034_p3[17]));
  LUT6 #(
    .INIT(64'h55555555330F3333)) 
    \buffer_reg_1368[19]_i_4 
       (.I0(sext_ln34_reg_1223[17]),
        .I1(buffer_0_reg_414[17]),
        .I2(buffer_reg_1368[17]),
        .I3(icmp_ln31_reg_1255_pp1_iter10_reg),
        .I4(output_r_ce0),
        .I5(\buffer_reg_1368[21]_i_6_n_5 ),
        .O(\buffer_reg_1368[19]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hAA9AA99966566555)) 
    \buffer_reg_1368[19]_i_5 
       (.I0(select_ln36_fu_1034_p3[18]),
        .I1(\buffer_reg_1368[21]_i_6_n_5 ),
        .I2(buffer_0_reg_4141),
        .I3(buffer_reg_1368[19]),
        .I4(buffer_0_reg_414[19]),
        .I5(sext_ln34_reg_1223[17]),
        .O(\buffer_reg_1368[19]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAA9AA99966566555)) 
    \buffer_reg_1368[19]_i_6 
       (.I0(select_ln36_fu_1034_p3[17]),
        .I1(\buffer_reg_1368[21]_i_6_n_5 ),
        .I2(buffer_0_reg_4141),
        .I3(buffer_reg_1368[18]),
        .I4(buffer_0_reg_414[18]),
        .I5(sext_ln34_reg_1223[17]),
        .O(\buffer_reg_1368[19]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h0415AEBFFBEA5140)) 
    \buffer_reg_1368[19]_i_7 
       (.I0(\buffer_reg_1368[21]_i_6_n_5 ),
        .I1(buffer_0_reg_4141),
        .I2(buffer_reg_1368[17]),
        .I3(buffer_0_reg_414[17]),
        .I4(sext_ln34_reg_1223[17]),
        .I5(sext_ln39_4_fu_1049_p1[17]),
        .O(\buffer_reg_1368[19]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h55555555556A6A6A)) 
    \buffer_reg_1368[19]_i_8 
       (.I0(sext_ln39_4_fu_1049_p1[16]),
        .I1(\buffer_reg_1368[21]_i_9_n_5 ),
        .I2(buffer_reg_1368[16]),
        .I3(buffer_0_reg_414[16]),
        .I4(\buffer_reg_1368[21]_i_10_n_5 ),
        .I5(\buffer_reg_1368[21]_i_11_n_5 ),
        .O(\buffer_reg_1368[19]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_reg_1368[21]_i_1 
       (.I0(ap_enable_reg_pp1_iter10),
        .I1(icmp_ln31_reg_1255_pp1_iter9_reg),
        .O(buffer_reg_13680));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'h1011)) 
    \buffer_reg_1368[21]_i_10 
       (.I0(icmp_ln33_reg_1264_pp1_iter9_reg),
        .I1(and_ln32_reg_1300_pp1_iter9_reg),
        .I2(icmp_ln31_reg_1255_pp1_iter10_reg),
        .I3(output_r_ce0),
        .O(\buffer_reg_1368[21]_i_10_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \buffer_reg_1368[21]_i_11 
       (.I0(icmp_ln33_reg_1264_pp1_iter9_reg),
        .I1(and_ln32_reg_1300_pp1_iter9_reg),
        .I2(sext_ln34_reg_1223[17]),
        .O(\buffer_reg_1368[21]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACCF0CCCC)) 
    \buffer_reg_1368[21]_i_3 
       (.I0(sext_ln34_reg_1223[17]),
        .I1(buffer_0_reg_414[19]),
        .I2(buffer_reg_1368[19]),
        .I3(icmp_ln31_reg_1255_pp1_iter10_reg),
        .I4(output_r_ce0),
        .I5(\buffer_reg_1368[21]_i_6_n_5 ),
        .O(select_ln36_fu_1034_p3[19]));
  LUT6 #(
    .INIT(64'hFFCA003500CAFF35)) 
    \buffer_reg_1368[21]_i_4 
       (.I0(buffer_0_reg_414[21]),
        .I1(buffer_reg_1368[21]),
        .I2(buffer_0_reg_4141),
        .I3(\buffer_reg_1368[21]_i_6_n_5 ),
        .I4(select_ln36_fu_1034_p3__0),
        .I5(sext_ln34_reg_1223[17]),
        .O(\buffer_reg_1368[21]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFF88800000777)) 
    \buffer_reg_1368[21]_i_5 
       (.I0(\buffer_reg_1368[21]_i_9_n_5 ),
        .I1(buffer_reg_1368[19]),
        .I2(buffer_0_reg_414[19]),
        .I3(\buffer_reg_1368[21]_i_10_n_5 ),
        .I4(\buffer_reg_1368[21]_i_11_n_5 ),
        .I5(select_ln36_fu_1034_p3__0),
        .O(\buffer_reg_1368[21]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \buffer_reg_1368[21]_i_6 
       (.I0(and_ln32_reg_1300_pp1_iter9_reg),
        .I1(icmp_ln33_reg_1264_pp1_iter9_reg),
        .O(\buffer_reg_1368[21]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_reg_1368[21]_i_7 
       (.I0(output_r_ce0),
        .I1(icmp_ln31_reg_1255_pp1_iter10_reg),
        .O(buffer_0_reg_4141));
  LUT6 #(
    .INIT(64'hAAAAAAAACCF0CCCC)) 
    \buffer_reg_1368[21]_i_8 
       (.I0(sext_ln34_reg_1223[17]),
        .I1(buffer_0_reg_414[20]),
        .I2(buffer_reg_1368[20]),
        .I3(icmp_ln31_reg_1255_pp1_iter10_reg),
        .I4(output_r_ce0),
        .I5(\buffer_reg_1368[21]_i_6_n_5 ),
        .O(select_ln36_fu_1034_p3__0));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \buffer_reg_1368[21]_i_9 
       (.I0(icmp_ln31_reg_1255_pp1_iter10_reg),
        .I1(output_r_ce0),
        .I2(icmp_ln33_reg_1264_pp1_iter9_reg),
        .I3(and_ln32_reg_1300_pp1_iter9_reg),
        .O(\buffer_reg_1368[21]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h596A596A59596A6A)) 
    \buffer_reg_1368[3]_i_2 
       (.I0(sext_ln39_4_fu_1049_p1[3]),
        .I1(\buffer_reg_1368[21]_i_6_n_5 ),
        .I2(sext_ln34_reg_1223[3]),
        .I3(buffer_reg_1368[3]),
        .I4(buffer_0_reg_414[3]),
        .I5(buffer_0_reg_4141),
        .O(\buffer_reg_1368[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h596A596A59596A6A)) 
    \buffer_reg_1368[3]_i_3 
       (.I0(sext_ln39_4_fu_1049_p1[2]),
        .I1(\buffer_reg_1368[21]_i_6_n_5 ),
        .I2(sext_ln34_reg_1223[2]),
        .I3(buffer_reg_1368[2]),
        .I4(buffer_0_reg_414[2]),
        .I5(buffer_0_reg_4141),
        .O(\buffer_reg_1368[3]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h596A596A59596A6A)) 
    \buffer_reg_1368[3]_i_4 
       (.I0(sext_ln39_4_fu_1049_p1[1]),
        .I1(\buffer_reg_1368[21]_i_6_n_5 ),
        .I2(sext_ln34_reg_1223[1]),
        .I3(buffer_reg_1368[1]),
        .I4(buffer_0_reg_414[1]),
        .I5(buffer_0_reg_4141),
        .O(\buffer_reg_1368[3]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h596A596A59596A6A)) 
    \buffer_reg_1368[3]_i_5 
       (.I0(sext_ln39_4_fu_1049_p1[0]),
        .I1(\buffer_reg_1368[21]_i_6_n_5 ),
        .I2(sext_ln34_reg_1223[0]),
        .I3(buffer_reg_1368[0]),
        .I4(buffer_0_reg_414[0]),
        .I5(buffer_0_reg_4141),
        .O(\buffer_reg_1368[3]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h596A596A59596A6A)) 
    \buffer_reg_1368[7]_i_2 
       (.I0(sext_ln39_4_fu_1049_p1[7]),
        .I1(\buffer_reg_1368[21]_i_6_n_5 ),
        .I2(sext_ln34_reg_1223[7]),
        .I3(buffer_reg_1368[7]),
        .I4(buffer_0_reg_414[7]),
        .I5(buffer_0_reg_4141),
        .O(\buffer_reg_1368[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h596A596A59596A6A)) 
    \buffer_reg_1368[7]_i_3 
       (.I0(sext_ln39_4_fu_1049_p1[6]),
        .I1(\buffer_reg_1368[21]_i_6_n_5 ),
        .I2(sext_ln34_reg_1223[6]),
        .I3(buffer_reg_1368[6]),
        .I4(buffer_0_reg_414[6]),
        .I5(buffer_0_reg_4141),
        .O(\buffer_reg_1368[7]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h596A596A59596A6A)) 
    \buffer_reg_1368[7]_i_4 
       (.I0(sext_ln39_4_fu_1049_p1[5]),
        .I1(\buffer_reg_1368[21]_i_6_n_5 ),
        .I2(sext_ln34_reg_1223[5]),
        .I3(buffer_reg_1368[5]),
        .I4(buffer_0_reg_414[5]),
        .I5(buffer_0_reg_4141),
        .O(\buffer_reg_1368[7]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h596A596A59596A6A)) 
    \buffer_reg_1368[7]_i_5 
       (.I0(sext_ln39_4_fu_1049_p1[4]),
        .I1(\buffer_reg_1368[21]_i_6_n_5 ),
        .I2(sext_ln34_reg_1223[4]),
        .I3(buffer_reg_1368[4]),
        .I4(buffer_0_reg_414[4]),
        .I5(buffer_0_reg_4141),
        .O(\buffer_reg_1368[7]_i_5_n_5 ));
  FDRE \buffer_reg_1368_reg[0] 
       (.C(ap_clk),
        .CE(buffer_reg_13680),
        .D(buffer_fu_1053_p2[0]),
        .Q(buffer_reg_1368[0]),
        .R(1'b0));
  FDRE \buffer_reg_1368_reg[10] 
       (.C(ap_clk),
        .CE(buffer_reg_13680),
        .D(buffer_fu_1053_p2[10]),
        .Q(buffer_reg_1368[10]),
        .R(1'b0));
  FDRE \buffer_reg_1368_reg[11] 
       (.C(ap_clk),
        .CE(buffer_reg_13680),
        .D(buffer_fu_1053_p2[11]),
        .Q(buffer_reg_1368[11]),
        .R(1'b0));
  CARRY4 \buffer_reg_1368_reg[11]_i_1 
       (.CI(\buffer_reg_1368_reg[7]_i_1_n_5 ),
        .CO({\buffer_reg_1368_reg[11]_i_1_n_5 ,\buffer_reg_1368_reg[11]_i_1_n_6 ,\buffer_reg_1368_reg[11]_i_1_n_7 ,\buffer_reg_1368_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(sext_ln39_4_fu_1049_p1[11:8]),
        .O(buffer_fu_1053_p2[11:8]),
        .S({\buffer_reg_1368[11]_i_2_n_5 ,\buffer_reg_1368[11]_i_3_n_5 ,\buffer_reg_1368[11]_i_4_n_5 ,\buffer_reg_1368[11]_i_5_n_5 }));
  FDRE \buffer_reg_1368_reg[12] 
       (.C(ap_clk),
        .CE(buffer_reg_13680),
        .D(buffer_fu_1053_p2[12]),
        .Q(buffer_reg_1368[12]),
        .R(1'b0));
  FDRE \buffer_reg_1368_reg[13] 
       (.C(ap_clk),
        .CE(buffer_reg_13680),
        .D(buffer_fu_1053_p2[13]),
        .Q(buffer_reg_1368[13]),
        .R(1'b0));
  FDRE \buffer_reg_1368_reg[14] 
       (.C(ap_clk),
        .CE(buffer_reg_13680),
        .D(buffer_fu_1053_p2[14]),
        .Q(buffer_reg_1368[14]),
        .R(1'b0));
  FDRE \buffer_reg_1368_reg[15] 
       (.C(ap_clk),
        .CE(buffer_reg_13680),
        .D(buffer_fu_1053_p2[15]),
        .Q(buffer_reg_1368[15]),
        .R(1'b0));
  CARRY4 \buffer_reg_1368_reg[15]_i_1 
       (.CI(\buffer_reg_1368_reg[11]_i_1_n_5 ),
        .CO({\buffer_reg_1368_reg[15]_i_1_n_5 ,\buffer_reg_1368_reg[15]_i_1_n_6 ,\buffer_reg_1368_reg[15]_i_1_n_7 ,\buffer_reg_1368_reg[15]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(sext_ln39_4_fu_1049_p1[15:12]),
        .O(buffer_fu_1053_p2[15:12]),
        .S({\buffer_reg_1368[15]_i_2_n_5 ,\buffer_reg_1368[15]_i_3_n_5 ,\buffer_reg_1368[15]_i_4_n_5 ,\buffer_reg_1368[15]_i_5_n_5 }));
  FDRE \buffer_reg_1368_reg[16] 
       (.C(ap_clk),
        .CE(buffer_reg_13680),
        .D(buffer_fu_1053_p2[16]),
        .Q(buffer_reg_1368[16]),
        .R(1'b0));
  FDRE \buffer_reg_1368_reg[17] 
       (.C(ap_clk),
        .CE(buffer_reg_13680),
        .D(buffer_fu_1053_p2[17]),
        .Q(buffer_reg_1368[17]),
        .R(1'b0));
  FDRE \buffer_reg_1368_reg[18] 
       (.C(ap_clk),
        .CE(buffer_reg_13680),
        .D(buffer_fu_1053_p2[18]),
        .Q(buffer_reg_1368[18]),
        .R(1'b0));
  FDRE \buffer_reg_1368_reg[19] 
       (.C(ap_clk),
        .CE(buffer_reg_13680),
        .D(buffer_fu_1053_p2[19]),
        .Q(buffer_reg_1368[19]),
        .R(1'b0));
  CARRY4 \buffer_reg_1368_reg[19]_i_1 
       (.CI(\buffer_reg_1368_reg[15]_i_1_n_5 ),
        .CO({\buffer_reg_1368_reg[19]_i_1_n_5 ,\buffer_reg_1368_reg[19]_i_1_n_6 ,\buffer_reg_1368_reg[19]_i_1_n_7 ,\buffer_reg_1368_reg[19]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({select_ln36_fu_1034_p3[18:17],\buffer_reg_1368[19]_i_4_n_5 ,sext_ln39_4_fu_1049_p1[16]}),
        .O(buffer_fu_1053_p2[19:16]),
        .S({\buffer_reg_1368[19]_i_5_n_5 ,\buffer_reg_1368[19]_i_6_n_5 ,\buffer_reg_1368[19]_i_7_n_5 ,\buffer_reg_1368[19]_i_8_n_5 }));
  FDRE \buffer_reg_1368_reg[1] 
       (.C(ap_clk),
        .CE(buffer_reg_13680),
        .D(buffer_fu_1053_p2[1]),
        .Q(buffer_reg_1368[1]),
        .R(1'b0));
  FDRE \buffer_reg_1368_reg[20] 
       (.C(ap_clk),
        .CE(buffer_reg_13680),
        .D(buffer_fu_1053_p2[20]),
        .Q(buffer_reg_1368[20]),
        .R(1'b0));
  FDRE \buffer_reg_1368_reg[21] 
       (.C(ap_clk),
        .CE(buffer_reg_13680),
        .D(buffer_fu_1053_p2[21]),
        .Q(buffer_reg_1368[21]),
        .R(1'b0));
  CARRY4 \buffer_reg_1368_reg[21]_i_2 
       (.CI(\buffer_reg_1368_reg[19]_i_1_n_5 ),
        .CO({\NLW_buffer_reg_1368_reg[21]_i_2_CO_UNCONNECTED [3:1],\buffer_reg_1368_reg[21]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,select_ln36_fu_1034_p3[19]}),
        .O({\NLW_buffer_reg_1368_reg[21]_i_2_O_UNCONNECTED [3:2],buffer_fu_1053_p2[21:20]}),
        .S({1'b0,1'b0,\buffer_reg_1368[21]_i_4_n_5 ,\buffer_reg_1368[21]_i_5_n_5 }));
  FDRE \buffer_reg_1368_reg[2] 
       (.C(ap_clk),
        .CE(buffer_reg_13680),
        .D(buffer_fu_1053_p2[2]),
        .Q(buffer_reg_1368[2]),
        .R(1'b0));
  FDRE \buffer_reg_1368_reg[3] 
       (.C(ap_clk),
        .CE(buffer_reg_13680),
        .D(buffer_fu_1053_p2[3]),
        .Q(buffer_reg_1368[3]),
        .R(1'b0));
  CARRY4 \buffer_reg_1368_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\buffer_reg_1368_reg[3]_i_1_n_5 ,\buffer_reg_1368_reg[3]_i_1_n_6 ,\buffer_reg_1368_reg[3]_i_1_n_7 ,\buffer_reg_1368_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(sext_ln39_4_fu_1049_p1[3:0]),
        .O(buffer_fu_1053_p2[3:0]),
        .S({\buffer_reg_1368[3]_i_2_n_5 ,\buffer_reg_1368[3]_i_3_n_5 ,\buffer_reg_1368[3]_i_4_n_5 ,\buffer_reg_1368[3]_i_5_n_5 }));
  FDRE \buffer_reg_1368_reg[4] 
       (.C(ap_clk),
        .CE(buffer_reg_13680),
        .D(buffer_fu_1053_p2[4]),
        .Q(buffer_reg_1368[4]),
        .R(1'b0));
  FDRE \buffer_reg_1368_reg[5] 
       (.C(ap_clk),
        .CE(buffer_reg_13680),
        .D(buffer_fu_1053_p2[5]),
        .Q(buffer_reg_1368[5]),
        .R(1'b0));
  FDRE \buffer_reg_1368_reg[6] 
       (.C(ap_clk),
        .CE(buffer_reg_13680),
        .D(buffer_fu_1053_p2[6]),
        .Q(buffer_reg_1368[6]),
        .R(1'b0));
  FDRE \buffer_reg_1368_reg[7] 
       (.C(ap_clk),
        .CE(buffer_reg_13680),
        .D(buffer_fu_1053_p2[7]),
        .Q(buffer_reg_1368[7]),
        .R(1'b0));
  CARRY4 \buffer_reg_1368_reg[7]_i_1 
       (.CI(\buffer_reg_1368_reg[3]_i_1_n_5 ),
        .CO({\buffer_reg_1368_reg[7]_i_1_n_5 ,\buffer_reg_1368_reg[7]_i_1_n_6 ,\buffer_reg_1368_reg[7]_i_1_n_7 ,\buffer_reg_1368_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(sext_ln39_4_fu_1049_p1[7:4]),
        .O(buffer_fu_1053_p2[7:4]),
        .S({\buffer_reg_1368[7]_i_2_n_5 ,\buffer_reg_1368[7]_i_3_n_5 ,\buffer_reg_1368[7]_i_4_n_5 ,\buffer_reg_1368[7]_i_5_n_5 }));
  FDRE \buffer_reg_1368_reg[8] 
       (.C(ap_clk),
        .CE(buffer_reg_13680),
        .D(buffer_fu_1053_p2[8]),
        .Q(buffer_reg_1368[8]),
        .R(1'b0));
  FDRE \buffer_reg_1368_reg[9] 
       (.C(ap_clk),
        .CE(buffer_reg_13680),
        .D(buffer_fu_1053_p2[9]),
        .Q(buffer_reg_1368[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEFFFFFFFAAAAAAAA)) 
    grp_pointwise_conv2d_fix_2_fu_494_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(\out_d_0_reg_336_reg_n_5_[1] ),
        .I2(\out_d_0_reg_336_reg_n_5_[3] ),
        .I3(\ap_CS_fsm[0]_i_2__1_n_5 ),
        .I4(ap_CS_fsm_state2),
        .I5(grp_pointwise_conv2d_fix_2_fu_494_ap_start_reg),
        .O(\ap_CS_fsm_reg[22] ));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \i_0_reg_358[3]_i_1 
       (.I0(ap_enable_reg_pp0_iter00),
        .I1(icmp_ln26_reg_1235),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(i_0_reg_358));
  LUT3 #(
    .INIT(8'h08)) 
    \i_0_reg_358[3]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln26_reg_1235),
        .O(ap_phi_mux_i_0_phi_fu_362_p41));
  FDRE \i_0_reg_358_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_mux_i_0_phi_fu_362_p41),
        .D(i_reg_1239_reg[0]),
        .Q(\i_0_reg_358_reg_n_5_[0] ),
        .R(i_0_reg_358));
  FDRE \i_0_reg_358_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_mux_i_0_phi_fu_362_p41),
        .D(i_reg_1239_reg[1]),
        .Q(\i_0_reg_358_reg_n_5_[1] ),
        .R(i_0_reg_358));
  FDRE \i_0_reg_358_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_mux_i_0_phi_fu_362_p41),
        .D(i_reg_1239_reg[2]),
        .Q(\i_0_reg_358_reg_n_5_[2] ),
        .R(i_0_reg_358));
  FDRE \i_0_reg_358_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_mux_i_0_phi_fu_362_p41),
        .D(i_reg_1239_reg[3]),
        .Q(\i_0_reg_358_reg_n_5_[3] ),
        .R(i_0_reg_358));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'h4575)) 
    \i_reg_1239[0]_i_1 
       (.I0(\i_0_reg_358_reg_n_5_[0] ),
        .I1(icmp_ln26_reg_1235),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(i_reg_1239_reg[0]),
        .O(i_fu_501_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \i_reg_1239[1]_i_1 
       (.I0(\i_0_reg_358_reg_n_5_[0] ),
        .I1(i_reg_1239_reg[0]),
        .I2(\i_0_reg_358_reg_n_5_[1] ),
        .I3(ap_phi_mux_i_0_phi_fu_362_p41),
        .I4(i_reg_1239_reg[1]),
        .O(i_fu_501_p2[1]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \i_reg_1239[2]_i_1 
       (.I0(zext_ln28_fu_507_p1[0]),
        .I1(i_reg_1239_reg[1]),
        .I2(\i_0_reg_358_reg_n_5_[1] ),
        .I3(\i_0_reg_358_reg_n_5_[2] ),
        .I4(ap_phi_mux_i_0_phi_fu_362_p41),
        .I5(i_reg_1239_reg[2]),
        .O(i_fu_501_p2[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \i_reg_1239[3]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .O(i_reg_12390));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \i_reg_1239[3]_i_2 
       (.I0(i_reg_1239_reg[2]),
        .I1(\i_0_reg_358_reg_n_5_[2] ),
        .I2(\i_reg_1239[3]_i_3_n_5 ),
        .I3(\i_0_reg_358_reg_n_5_[3] ),
        .I4(ap_phi_mux_i_0_phi_fu_362_p41),
        .I5(i_reg_1239_reg[3]),
        .O(i_fu_501_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \i_reg_1239[3]_i_3 
       (.I0(\i_0_reg_358_reg_n_5_[1] ),
        .I1(i_reg_1239_reg[1]),
        .I2(\i_0_reg_358_reg_n_5_[0] ),
        .I3(ap_phi_mux_i_0_phi_fu_362_p41),
        .I4(i_reg_1239_reg[0]),
        .O(\i_reg_1239[3]_i_3_n_5 ));
  FDRE \i_reg_1239_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_12390),
        .D(i_fu_501_p2[0]),
        .Q(i_reg_1239_reg[0]),
        .R(1'b0));
  FDRE \i_reg_1239_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_12390),
        .D(i_fu_501_p2[1]),
        .Q(i_reg_1239_reg[1]),
        .R(1'b0));
  FDRE \i_reg_1239_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_12390),
        .D(i_fu_501_p2[2]),
        .Q(i_reg_1239_reg[2]),
        .R(1'b0));
  FDRE \i_reg_1239_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_12390),
        .D(i_fu_501_p2[3]),
        .Q(i_reg_1239_reg[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln26_reg_1235[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln26_reg_1235),
        .O(\icmp_ln26_reg_1235[0]_i_1_n_5 ));
  FDRE \icmp_ln26_reg_1235_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln26_reg_1235[0]_i_1_n_5 ),
        .Q(icmp_ln26_reg_1235),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \icmp_ln31_reg_1255[0]_i_1 
       (.I0(\icmp_ln31_reg_1255[0]_i_2_n_5 ),
        .I1(indvar_flatten18_reg_370_reg[0]),
        .I2(indvar_flatten18_reg_370_reg[1]),
        .I3(indvar_flatten18_reg_370_reg[2]),
        .O(icmp_ln31_fu_750_p2));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \icmp_ln31_reg_1255[0]_i_2 
       (.I0(indvar_flatten18_reg_370_reg[3]),
        .I1(indvar_flatten18_reg_370_reg[4]),
        .I2(indvar_flatten18_reg_370_reg[5]),
        .I3(indvar_flatten18_reg_370_reg[6]),
        .I4(indvar_flatten18_reg_370_reg[8]),
        .I5(indvar_flatten18_reg_370_reg[7]),
        .O(\icmp_ln31_reg_1255[0]_i_2_n_5 ));
  FDRE \icmp_ln31_reg_1255_pp1_iter10_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln31_reg_1255_pp1_iter9_reg),
        .Q(icmp_ln31_reg_1255_pp1_iter10_reg),
        .R(1'b0));
  FDRE \icmp_ln31_reg_1255_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(icmp_ln31_reg_1255),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE \icmp_ln31_reg_1255_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(icmp_ln31_reg_1255_pp1_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln31_reg_1255_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln31_reg_1255_pp1_iter2_reg),
        .Q(icmp_ln31_reg_1255_pp1_iter3_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_2_fu_494/icmp_ln31_reg_1255_pp1_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_2_fu_494/icmp_ln31_reg_1255_pp1_iter7_reg_reg[0]_srl4 " *) 
  SRL16E \icmp_ln31_reg_1255_pp1_iter7_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(icmp_ln31_reg_1255_pp1_iter3_reg),
        .Q(\icmp_ln31_reg_1255_pp1_iter7_reg_reg[0]_srl4_n_5 ));
  FDRE \icmp_ln31_reg_1255_pp1_iter8_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln31_reg_1255_pp1_iter7_reg_reg[0]_srl4_n_5 ),
        .Q(icmp_ln31_reg_1255_pp1_iter8_reg),
        .R(1'b0));
  FDRE \icmp_ln31_reg_1255_pp1_iter9_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln31_reg_1255_pp1_iter8_reg),
        .Q(icmp_ln31_reg_1255_pp1_iter9_reg),
        .R(1'b0));
  FDRE \icmp_ln31_reg_1255_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(icmp_ln31_fu_750_p2),
        .Q(icmp_ln31_reg_1255),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln33_reg_1264[0]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(icmp_ln31_fu_750_p2),
        .O(icmp_ln33_reg_12640));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \icmp_ln33_reg_1264[0]_i_2 
       (.I0(\icmp_ln33_reg_1264[0]_i_3_n_5 ),
        .I1(indvar_flatten_reg_392_reg[0]),
        .I2(indvar_flatten_reg_392_reg[1]),
        .I3(indvar_flatten_reg_392_reg[2]),
        .O(icmp_ln33_fu_768_p2));
  LUT4 #(
    .INIT(16'h4000)) 
    \icmp_ln33_reg_1264[0]_i_3 
       (.I0(indvar_flatten_reg_392_reg[6]),
        .I1(indvar_flatten_reg_392_reg[5]),
        .I2(indvar_flatten_reg_392_reg[4]),
        .I3(indvar_flatten_reg_392_reg[3]),
        .O(\icmp_ln33_reg_1264[0]_i_3_n_5 ));
  FDRE \icmp_ln33_reg_1264_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(icmp_ln33_reg_1264),
        .Q(icmp_ln33_reg_1264_pp1_iter1_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_2_fu_494/icmp_ln33_reg_1264_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_2_fu_494/icmp_ln33_reg_1264_pp1_iter8_reg_reg[0]_srl7 " *) 
  SRL16E \icmp_ln33_reg_1264_pp1_iter8_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(icmp_ln33_reg_1264_pp1_iter1_reg),
        .Q(\icmp_ln33_reg_1264_pp1_iter8_reg_reg[0]_srl7_n_5 ));
  FDRE \icmp_ln33_reg_1264_pp1_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln33_reg_1264_pp1_iter8_reg_reg[0]_srl7_n_5 ),
        .Q(icmp_ln33_reg_1264_pp1_iter9_reg),
        .R(1'b0));
  FDRE \icmp_ln33_reg_1264_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln33_reg_12640),
        .D(icmp_ln33_fu_768_p2),
        .Q(icmp_ln33_reg_1264),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8B88888888888888)) 
    \icmp_ln36_3_reg_1334[0]_i_1 
       (.I0(icmp_ln36_3_reg_1334),
        .I1(p_0_in[0]),
        .I2(select_ln36_7_reg_1306_reg[3]),
        .I3(select_ln36_7_reg_1306_reg[0]),
        .I4(select_ln36_7_reg_1306_reg[1]),
        .I5(select_ln36_7_reg_1306_reg[2]),
        .O(\icmp_ln36_3_reg_1334[0]_i_1_n_5 ));
  FDRE \icmp_ln36_3_reg_1334_pp1_iter10_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln36_3_reg_1334_pp1_iter9_reg),
        .Q(icmp_ln36_3_reg_1334_pp1_iter10_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_2_fu_494/icmp_ln36_3_reg_1334_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_2_fu_494/icmp_ln36_3_reg_1334_pp1_iter8_reg_reg[0]_srl6 " *) 
  SRL16E \icmp_ln36_3_reg_1334_pp1_iter8_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(icmp_ln36_3_reg_1334),
        .Q(\icmp_ln36_3_reg_1334_pp1_iter8_reg_reg[0]_srl6_n_5 ));
  FDRE \icmp_ln36_3_reg_1334_pp1_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln36_3_reg_1334_pp1_iter8_reg_reg[0]_srl6_n_5 ),
        .Q(icmp_ln36_3_reg_1334_pp1_iter9_reg),
        .R(1'b0));
  FDRE \icmp_ln36_3_reg_1334_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln36_3_reg_1334[0]_i_1_n_5 ),
        .Q(icmp_ln36_3_reg_1334),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF704)) 
    \in_d_0_reg_424[0]_i_1 
       (.I0(select_ln36_7_reg_1306_reg[0]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(in_d_0_reg_424[0]),
        .O(\in_d_0_reg_424[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFF6F0060)) 
    \in_d_0_reg_424[1]_i_1 
       (.I0(select_ln36_7_reg_1306_reg[1]),
        .I1(select_ln36_7_reg_1306_reg[0]),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .I4(in_d_0_reg_424[1]),
        .O(ap_phi_mux_in_d_0_phi_fu_428_p4));
  LUT6 #(
    .INIT(64'hFFFF78FF00007800)) 
    \in_d_0_reg_424[2]_i_1 
       (.I0(select_ln36_7_reg_1306_reg[0]),
        .I1(select_ln36_7_reg_1306_reg[1]),
        .I2(select_ln36_7_reg_1306_reg[2]),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .I5(in_d_0_reg_424[2]),
        .O(\in_d_0_reg_424[2]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h7F80FFFF7F800000)) 
    \in_d_0_reg_424[3]_i_1 
       (.I0(select_ln36_7_reg_1306_reg[2]),
        .I1(select_ln36_7_reg_1306_reg[1]),
        .I2(select_ln36_7_reg_1306_reg[0]),
        .I3(select_ln36_7_reg_1306_reg[3]),
        .I4(add_ln39_1_reg_1324_reg_i_1_n_5),
        .I5(in_d_0_reg_424[3]),
        .O(\in_d_0_reg_424[3]_i_1_n_5 ));
  FDRE \in_d_0_reg_424_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_d_0_reg_424[0]_i_1_n_5 ),
        .Q(in_d_0_reg_424[0]),
        .R(ap_CS_fsm_state5));
  FDRE \in_d_0_reg_424_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_in_d_0_phi_fu_428_p4),
        .Q(in_d_0_reg_424[1]),
        .R(ap_CS_fsm_state5));
  FDRE \in_d_0_reg_424_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_d_0_reg_424[2]_i_1_n_5 ),
        .Q(in_d_0_reg_424[2]),
        .R(ap_CS_fsm_state5));
  FDRE \in_d_0_reg_424_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_d_0_reg_424[3]_i_1_n_5 ),
        .Q(in_d_0_reg_424[3]),
        .R(ap_CS_fsm_state5));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten18_reg_370[0]_i_1 
       (.I0(indvar_flatten18_reg_370_reg[0]),
        .O(add_ln31_fu_756_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten18_reg_370[1]_i_1 
       (.I0(indvar_flatten18_reg_370_reg[0]),
        .I1(indvar_flatten18_reg_370_reg[1]),
        .O(add_ln31_fu_756_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \indvar_flatten18_reg_370[2]_i_1 
       (.I0(indvar_flatten18_reg_370_reg[0]),
        .I1(indvar_flatten18_reg_370_reg[1]),
        .I2(indvar_flatten18_reg_370_reg[2]),
        .O(add_ln31_fu_756_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \indvar_flatten18_reg_370[3]_i_1 
       (.I0(indvar_flatten18_reg_370_reg[2]),
        .I1(indvar_flatten18_reg_370_reg[1]),
        .I2(indvar_flatten18_reg_370_reg[0]),
        .I3(indvar_flatten18_reg_370_reg[3]),
        .O(add_ln31_fu_756_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \indvar_flatten18_reg_370[4]_i_1 
       (.I0(indvar_flatten18_reg_370_reg[3]),
        .I1(indvar_flatten18_reg_370_reg[0]),
        .I2(indvar_flatten18_reg_370_reg[1]),
        .I3(indvar_flatten18_reg_370_reg[2]),
        .I4(indvar_flatten18_reg_370_reg[4]),
        .O(add_ln31_fu_756_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \indvar_flatten18_reg_370[5]_i_1 
       (.I0(indvar_flatten18_reg_370_reg[2]),
        .I1(indvar_flatten18_reg_370_reg[1]),
        .I2(indvar_flatten18_reg_370_reg[0]),
        .I3(indvar_flatten18_reg_370_reg[3]),
        .I4(indvar_flatten18_reg_370_reg[4]),
        .I5(indvar_flatten18_reg_370_reg[5]),
        .O(add_ln31_fu_756_p2[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \indvar_flatten18_reg_370[6]_i_1 
       (.I0(\indvar_flatten18_reg_370[8]_i_3_n_5 ),
        .I1(indvar_flatten18_reg_370_reg[6]),
        .O(add_ln31_fu_756_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \indvar_flatten18_reg_370[7]_i_1 
       (.I0(indvar_flatten18_reg_370_reg[6]),
        .I1(\indvar_flatten18_reg_370[8]_i_3_n_5 ),
        .I2(indvar_flatten18_reg_370_reg[7]),
        .O(add_ln31_fu_756_p2[7]));
  LUT3 #(
    .INIT(8'h08)) 
    \indvar_flatten18_reg_370[8]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(icmp_ln31_fu_750_p2),
        .O(indvar_flatten18_reg_3700));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \indvar_flatten18_reg_370[8]_i_2 
       (.I0(indvar_flatten18_reg_370_reg[7]),
        .I1(\indvar_flatten18_reg_370[8]_i_3_n_5 ),
        .I2(indvar_flatten18_reg_370_reg[6]),
        .I3(indvar_flatten18_reg_370_reg[8]),
        .O(add_ln31_fu_756_p2[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \indvar_flatten18_reg_370[8]_i_3 
       (.I0(indvar_flatten18_reg_370_reg[2]),
        .I1(indvar_flatten18_reg_370_reg[1]),
        .I2(indvar_flatten18_reg_370_reg[0]),
        .I3(indvar_flatten18_reg_370_reg[3]),
        .I4(indvar_flatten18_reg_370_reg[4]),
        .I5(indvar_flatten18_reg_370_reg[5]),
        .O(\indvar_flatten18_reg_370[8]_i_3_n_5 ));
  FDRE \indvar_flatten18_reg_370_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_3700),
        .D(add_ln31_fu_756_p2[0]),
        .Q(indvar_flatten18_reg_370_reg[0]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten18_reg_370_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_3700),
        .D(add_ln31_fu_756_p2[1]),
        .Q(indvar_flatten18_reg_370_reg[1]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten18_reg_370_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_3700),
        .D(add_ln31_fu_756_p2[2]),
        .Q(indvar_flatten18_reg_370_reg[2]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten18_reg_370_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_3700),
        .D(add_ln31_fu_756_p2[3]),
        .Q(indvar_flatten18_reg_370_reg[3]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten18_reg_370_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_3700),
        .D(add_ln31_fu_756_p2[4]),
        .Q(indvar_flatten18_reg_370_reg[4]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten18_reg_370_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_3700),
        .D(add_ln31_fu_756_p2[5]),
        .Q(indvar_flatten18_reg_370_reg[5]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten18_reg_370_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_3700),
        .D(add_ln31_fu_756_p2[6]),
        .Q(indvar_flatten18_reg_370_reg[6]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten18_reg_370_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_3700),
        .D(add_ln31_fu_756_p2[7]),
        .Q(indvar_flatten18_reg_370_reg[7]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten18_reg_370_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_3700),
        .D(add_ln31_fu_756_p2[8]),
        .Q(indvar_flatten18_reg_370_reg[8]),
        .R(ap_CS_fsm_state5));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \indvar_flatten_reg_392[0]_i_1 
       (.I0(icmp_ln33_fu_768_p2),
        .I1(indvar_flatten_reg_392_reg[0]),
        .O(select_ln33_fu_810_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \indvar_flatten_reg_392[1]_i_1 
       (.I0(icmp_ln33_fu_768_p2),
        .I1(indvar_flatten_reg_392_reg[0]),
        .I2(indvar_flatten_reg_392_reg[1]),
        .O(select_ln33_fu_810_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \indvar_flatten_reg_392[2]_i_1 
       (.I0(icmp_ln33_fu_768_p2),
        .I1(indvar_flatten_reg_392_reg[1]),
        .I2(indvar_flatten_reg_392_reg[0]),
        .I3(indvar_flatten_reg_392_reg[2]),
        .O(select_ln33_fu_810_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'h15554000)) 
    \indvar_flatten_reg_392[3]_i_1 
       (.I0(icmp_ln33_fu_768_p2),
        .I1(indvar_flatten_reg_392_reg[0]),
        .I2(indvar_flatten_reg_392_reg[1]),
        .I3(indvar_flatten_reg_392_reg[2]),
        .I4(indvar_flatten_reg_392_reg[3]),
        .O(select_ln33_fu_810_p3[3]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \indvar_flatten_reg_392[4]_i_1 
       (.I0(indvar_flatten_reg_392_reg[0]),
        .I1(indvar_flatten_reg_392_reg[1]),
        .I2(indvar_flatten_reg_392_reg[2]),
        .I3(indvar_flatten_reg_392_reg[3]),
        .I4(icmp_ln33_fu_768_p2),
        .I5(indvar_flatten_reg_392_reg[4]),
        .O(select_ln33_fu_810_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'h21)) 
    \indvar_flatten_reg_392[5]_i_1 
       (.I0(\indvar_flatten_reg_392[6]_i_2_n_5 ),
        .I1(icmp_ln33_fu_768_p2),
        .I2(indvar_flatten_reg_392_reg[5]),
        .O(select_ln33_fu_810_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'h0B04)) 
    \indvar_flatten_reg_392[6]_i_1 
       (.I0(\indvar_flatten_reg_392[6]_i_2_n_5 ),
        .I1(indvar_flatten_reg_392_reg[5]),
        .I2(icmp_ln33_fu_768_p2),
        .I3(indvar_flatten_reg_392_reg[6]),
        .O(select_ln33_fu_810_p3[6]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \indvar_flatten_reg_392[6]_i_2 
       (.I0(indvar_flatten_reg_392_reg[3]),
        .I1(indvar_flatten_reg_392_reg[2]),
        .I2(indvar_flatten_reg_392_reg[1]),
        .I3(indvar_flatten_reg_392_reg[0]),
        .I4(indvar_flatten_reg_392_reg[4]),
        .O(\indvar_flatten_reg_392[6]_i_2_n_5 ));
  FDRE \indvar_flatten_reg_392_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_3700),
        .D(select_ln33_fu_810_p3[0]),
        .Q(indvar_flatten_reg_392_reg[0]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten_reg_392_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_3700),
        .D(select_ln33_fu_810_p3[1]),
        .Q(indvar_flatten_reg_392_reg[1]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten_reg_392_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_3700),
        .D(select_ln33_fu_810_p3[2]),
        .Q(indvar_flatten_reg_392_reg[2]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten_reg_392_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_3700),
        .D(select_ln33_fu_810_p3[3]),
        .Q(indvar_flatten_reg_392_reg[3]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten_reg_392_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_3700),
        .D(select_ln33_fu_810_p3[4]),
        .Q(indvar_flatten_reg_392_reg[4]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten_reg_392_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_3700),
        .D(select_ln33_fu_810_p3[5]),
        .Q(indvar_flatten_reg_392_reg[5]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten_reg_392_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_3700),
        .D(select_ln33_fu_810_p3[6]),
        .Q(indvar_flatten_reg_392_reg[6]),
        .R(ap_CS_fsm_state5));
  FDRE \input_load_reg_1348_reg[0] 
       (.C(ap_clk),
        .CE(network_mul_32s_16s_32_5_1_U90_n_5),
        .D(input_r_q0[0]),
        .Q(input_load_reg_1348[0]),
        .R(1'b0));
  FDRE \input_load_reg_1348_reg[10] 
       (.C(ap_clk),
        .CE(network_mul_32s_16s_32_5_1_U90_n_5),
        .D(input_r_q0[10]),
        .Q(input_load_reg_1348[10]),
        .R(1'b0));
  FDRE \input_load_reg_1348_reg[11] 
       (.C(ap_clk),
        .CE(network_mul_32s_16s_32_5_1_U90_n_5),
        .D(input_r_q0[11]),
        .Q(input_load_reg_1348[11]),
        .R(1'b0));
  FDRE \input_load_reg_1348_reg[12] 
       (.C(ap_clk),
        .CE(network_mul_32s_16s_32_5_1_U90_n_5),
        .D(input_r_q0[12]),
        .Q(input_load_reg_1348[12]),
        .R(1'b0));
  FDRE \input_load_reg_1348_reg[13] 
       (.C(ap_clk),
        .CE(network_mul_32s_16s_32_5_1_U90_n_5),
        .D(input_r_q0[13]),
        .Q(input_load_reg_1348[13]),
        .R(1'b0));
  FDRE \input_load_reg_1348_reg[14] 
       (.C(ap_clk),
        .CE(network_mul_32s_16s_32_5_1_U90_n_5),
        .D(input_r_q0[14]),
        .Q(input_load_reg_1348[14]),
        .R(1'b0));
  FDRE \input_load_reg_1348_reg[15] 
       (.C(ap_clk),
        .CE(network_mul_32s_16s_32_5_1_U90_n_5),
        .D(input_r_q0[15]),
        .Q(input_load_reg_1348[15]),
        .R(1'b0));
  FDRE \input_load_reg_1348_reg[1] 
       (.C(ap_clk),
        .CE(network_mul_32s_16s_32_5_1_U90_n_5),
        .D(input_r_q0[1]),
        .Q(input_load_reg_1348[1]),
        .R(1'b0));
  FDRE \input_load_reg_1348_reg[2] 
       (.C(ap_clk),
        .CE(network_mul_32s_16s_32_5_1_U90_n_5),
        .D(input_r_q0[2]),
        .Q(input_load_reg_1348[2]),
        .R(1'b0));
  FDRE \input_load_reg_1348_reg[3] 
       (.C(ap_clk),
        .CE(network_mul_32s_16s_32_5_1_U90_n_5),
        .D(input_r_q0[3]),
        .Q(input_load_reg_1348[3]),
        .R(1'b0));
  FDRE \input_load_reg_1348_reg[4] 
       (.C(ap_clk),
        .CE(network_mul_32s_16s_32_5_1_U90_n_5),
        .D(input_r_q0[4]),
        .Q(input_load_reg_1348[4]),
        .R(1'b0));
  FDRE \input_load_reg_1348_reg[5] 
       (.C(ap_clk),
        .CE(network_mul_32s_16s_32_5_1_U90_n_5),
        .D(input_r_q0[5]),
        .Q(input_load_reg_1348[5]),
        .R(1'b0));
  FDRE \input_load_reg_1348_reg[6] 
       (.C(ap_clk),
        .CE(network_mul_32s_16s_32_5_1_U90_n_5),
        .D(input_r_q0[6]),
        .Q(input_load_reg_1348[6]),
        .R(1'b0));
  FDRE \input_load_reg_1348_reg[7] 
       (.C(ap_clk),
        .CE(network_mul_32s_16s_32_5_1_U90_n_5),
        .D(input_r_q0[7]),
        .Q(input_load_reg_1348[7]),
        .R(1'b0));
  FDRE \input_load_reg_1348_reg[8] 
       (.C(ap_clk),
        .CE(network_mul_32s_16s_32_5_1_U90_n_5),
        .D(input_r_q0[8]),
        .Q(input_load_reg_1348[8]),
        .R(1'b0));
  FDRE \input_load_reg_1348_reg[9] 
       (.C(ap_clk),
        .CE(network_mul_32s_16s_32_5_1_U90_n_5),
        .D(input_r_q0[9]),
        .Q(input_load_reg_1348[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8100000000000000)) 
    \kernel_buffer_15_016_fu_306[31]_i_1 
       (.I0(\i_0_reg_358_reg_n_5_[2] ),
        .I1(\i_0_reg_358_reg_n_5_[1] ),
        .I2(\i_0_reg_358_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\i_0_reg_358_reg_n_5_[3] ),
        .O(kernel_buffer_15_016_fu_3060));
  FDRE \kernel_buffer_15_016_fu_306_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_3060),
        .D(merge_i_fu_516_p66[0]),
        .Q(kernel_buffer_15_016_fu_306[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_016_fu_306_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_3060),
        .D(merge_i_fu_516_p66[10]),
        .Q(kernel_buffer_15_016_fu_306[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_016_fu_306_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_3060),
        .D(merge_i_fu_516_p66[11]),
        .Q(kernel_buffer_15_016_fu_306[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_016_fu_306_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_3060),
        .D(merge_i_fu_516_p66[12]),
        .Q(kernel_buffer_15_016_fu_306[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_016_fu_306_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_3060),
        .D(merge_i_fu_516_p66[13]),
        .Q(kernel_buffer_15_016_fu_306[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_016_fu_306_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_3060),
        .D(merge_i_fu_516_p66[1]),
        .Q(kernel_buffer_15_016_fu_306[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_016_fu_306_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_3060),
        .D(merge_i_fu_516_p66[2]),
        .Q(kernel_buffer_15_016_fu_306[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_016_fu_306_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_3060),
        .D(merge_i_fu_516_p66[15]),
        .Q(kernel_buffer_15_016_fu_306[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_016_fu_306_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_3060),
        .D(merge_i_fu_516_p66[3]),
        .Q(kernel_buffer_15_016_fu_306[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_016_fu_306_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_3060),
        .D(merge_i_fu_516_p66[4]),
        .Q(kernel_buffer_15_016_fu_306[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_016_fu_306_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_3060),
        .D(merge_i_fu_516_p66[5]),
        .Q(kernel_buffer_15_016_fu_306[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_016_fu_306_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_3060),
        .D(merge_i_fu_516_p66[6]),
        .Q(kernel_buffer_15_016_fu_306[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_016_fu_306_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_3060),
        .D(merge_i_fu_516_p66[7]),
        .Q(kernel_buffer_15_016_fu_306[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_016_fu_306_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_3060),
        .D(merge_i_fu_516_p66[8]),
        .Q(kernel_buffer_15_016_fu_306[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_016_fu_306_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_3060),
        .D(merge_i_fu_516_p66[9]),
        .Q(kernel_buffer_15_016_fu_306[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \kernel_buffer_15_31_fu_254[31]_i_1 
       (.I0(\i_0_reg_358_reg_n_5_[3] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\i_0_reg_358_reg_n_5_[0] ),
        .I4(\i_0_reg_358_reg_n_5_[1] ),
        .I5(\i_0_reg_358_reg_n_5_[2] ),
        .O(kernel_buffer_15_31_fu_2540));
  FDRE \kernel_buffer_15_31_fu_254_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_31_fu_2540),
        .D(merge_i_fu_516_p66[0]),
        .Q(kernel_buffer_15_31_fu_254[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_31_fu_254_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_31_fu_2540),
        .D(merge_i_fu_516_p66[10]),
        .Q(kernel_buffer_15_31_fu_254[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_31_fu_254_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_31_fu_2540),
        .D(merge_i_fu_516_p66[11]),
        .Q(kernel_buffer_15_31_fu_254[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_31_fu_254_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_31_fu_2540),
        .D(merge_i_fu_516_p66[12]),
        .Q(kernel_buffer_15_31_fu_254[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_31_fu_254_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_31_fu_2540),
        .D(merge_i_fu_516_p66[13]),
        .Q(kernel_buffer_15_31_fu_254[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_31_fu_254_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_31_fu_2540),
        .D(merge_i_fu_516_p66[1]),
        .Q(kernel_buffer_15_31_fu_254[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_31_fu_254_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_31_fu_2540),
        .D(merge_i_fu_516_p66[2]),
        .Q(kernel_buffer_15_31_fu_254[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_31_fu_254_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_31_fu_2540),
        .D(merge_i_fu_516_p66[15]),
        .Q(kernel_buffer_15_31_fu_254[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_31_fu_254_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_31_fu_2540),
        .D(merge_i_fu_516_p66[3]),
        .Q(kernel_buffer_15_31_fu_254[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_31_fu_254_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_31_fu_2540),
        .D(merge_i_fu_516_p66[4]),
        .Q(kernel_buffer_15_31_fu_254[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_31_fu_254_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_31_fu_2540),
        .D(merge_i_fu_516_p66[5]),
        .Q(kernel_buffer_15_31_fu_254[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_31_fu_254_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_31_fu_2540),
        .D(merge_i_fu_516_p66[6]),
        .Q(kernel_buffer_15_31_fu_254[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_31_fu_254_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_31_fu_2540),
        .D(merge_i_fu_516_p66[7]),
        .Q(kernel_buffer_15_31_fu_254[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_31_fu_254_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_31_fu_2540),
        .D(merge_i_fu_516_p66[8]),
        .Q(kernel_buffer_15_31_fu_254[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_31_fu_254_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_31_fu_2540),
        .D(merge_i_fu_516_p66[9]),
        .Q(kernel_buffer_15_31_fu_254[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \kernel_buffer_15_32_fu_258[31]_i_1 
       (.I0(\i_0_reg_358_reg_n_5_[3] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\i_0_reg_358_reg_n_5_[0] ),
        .I4(\i_0_reg_358_reg_n_5_[2] ),
        .I5(\i_0_reg_358_reg_n_5_[1] ),
        .O(kernel_buffer_15_32_fu_2580));
  FDRE \kernel_buffer_15_32_fu_258_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_32_fu_2580),
        .D(merge_i_fu_516_p66[0]),
        .Q(kernel_buffer_15_32_fu_258[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_32_fu_258_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_32_fu_2580),
        .D(merge_i_fu_516_p66[10]),
        .Q(kernel_buffer_15_32_fu_258[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_32_fu_258_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_32_fu_2580),
        .D(merge_i_fu_516_p66[11]),
        .Q(kernel_buffer_15_32_fu_258[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_32_fu_258_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_32_fu_2580),
        .D(merge_i_fu_516_p66[12]),
        .Q(kernel_buffer_15_32_fu_258[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_32_fu_258_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_32_fu_2580),
        .D(merge_i_fu_516_p66[13]),
        .Q(kernel_buffer_15_32_fu_258[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_32_fu_258_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_32_fu_2580),
        .D(merge_i_fu_516_p66[1]),
        .Q(kernel_buffer_15_32_fu_258[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_32_fu_258_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_32_fu_2580),
        .D(merge_i_fu_516_p66[2]),
        .Q(kernel_buffer_15_32_fu_258[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_32_fu_258_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_32_fu_2580),
        .D(merge_i_fu_516_p66[15]),
        .Q(kernel_buffer_15_32_fu_258[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_32_fu_258_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_32_fu_2580),
        .D(merge_i_fu_516_p66[3]),
        .Q(kernel_buffer_15_32_fu_258[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_32_fu_258_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_32_fu_2580),
        .D(merge_i_fu_516_p66[4]),
        .Q(kernel_buffer_15_32_fu_258[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_32_fu_258_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_32_fu_2580),
        .D(merge_i_fu_516_p66[5]),
        .Q(kernel_buffer_15_32_fu_258[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_32_fu_258_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_32_fu_2580),
        .D(merge_i_fu_516_p66[6]),
        .Q(kernel_buffer_15_32_fu_258[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_32_fu_258_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_32_fu_2580),
        .D(merge_i_fu_516_p66[7]),
        .Q(kernel_buffer_15_32_fu_258[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_32_fu_258_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_32_fu_2580),
        .D(merge_i_fu_516_p66[8]),
        .Q(kernel_buffer_15_32_fu_258[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_32_fu_258_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_32_fu_2580),
        .D(merge_i_fu_516_p66[9]),
        .Q(kernel_buffer_15_32_fu_258[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \kernel_buffer_15_33_fu_262[31]_i_1 
       (.I0(\i_0_reg_358_reg_n_5_[3] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\i_0_reg_358_reg_n_5_[0] ),
        .I4(\i_0_reg_358_reg_n_5_[2] ),
        .I5(\i_0_reg_358_reg_n_5_[1] ),
        .O(kernel_buffer_15_33_fu_2620));
  FDRE \kernel_buffer_15_33_fu_262_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_33_fu_2620),
        .D(merge_i_fu_516_p66[0]),
        .Q(kernel_buffer_15_33_fu_262[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_33_fu_262_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_33_fu_2620),
        .D(merge_i_fu_516_p66[10]),
        .Q(kernel_buffer_15_33_fu_262[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_33_fu_262_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_33_fu_2620),
        .D(merge_i_fu_516_p66[11]),
        .Q(kernel_buffer_15_33_fu_262[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_33_fu_262_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_33_fu_2620),
        .D(merge_i_fu_516_p66[12]),
        .Q(kernel_buffer_15_33_fu_262[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_33_fu_262_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_33_fu_2620),
        .D(merge_i_fu_516_p66[13]),
        .Q(kernel_buffer_15_33_fu_262[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_33_fu_262_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_33_fu_2620),
        .D(merge_i_fu_516_p66[1]),
        .Q(kernel_buffer_15_33_fu_262[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_33_fu_262_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_33_fu_2620),
        .D(merge_i_fu_516_p66[2]),
        .Q(kernel_buffer_15_33_fu_262[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_33_fu_262_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_33_fu_2620),
        .D(merge_i_fu_516_p66[15]),
        .Q(kernel_buffer_15_33_fu_262[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_33_fu_262_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_33_fu_2620),
        .D(merge_i_fu_516_p66[3]),
        .Q(kernel_buffer_15_33_fu_262[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_33_fu_262_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_33_fu_2620),
        .D(merge_i_fu_516_p66[4]),
        .Q(kernel_buffer_15_33_fu_262[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_33_fu_262_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_33_fu_2620),
        .D(merge_i_fu_516_p66[5]),
        .Q(kernel_buffer_15_33_fu_262[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_33_fu_262_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_33_fu_2620),
        .D(merge_i_fu_516_p66[6]),
        .Q(kernel_buffer_15_33_fu_262[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_33_fu_262_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_33_fu_2620),
        .D(merge_i_fu_516_p66[7]),
        .Q(kernel_buffer_15_33_fu_262[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_33_fu_262_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_33_fu_2620),
        .D(merge_i_fu_516_p66[8]),
        .Q(kernel_buffer_15_33_fu_262[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_33_fu_262_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_33_fu_2620),
        .D(merge_i_fu_516_p66[9]),
        .Q(kernel_buffer_15_33_fu_262[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \kernel_buffer_15_34_fu_266[31]_i_1 
       (.I0(\i_0_reg_358_reg_n_5_[3] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\i_0_reg_358_reg_n_5_[0] ),
        .I4(\i_0_reg_358_reg_n_5_[1] ),
        .I5(\i_0_reg_358_reg_n_5_[2] ),
        .O(kernel_buffer_15_34_fu_2660));
  FDRE \kernel_buffer_15_34_fu_266_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_34_fu_2660),
        .D(merge_i_fu_516_p66[0]),
        .Q(kernel_buffer_15_34_fu_266[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_34_fu_266_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_34_fu_2660),
        .D(merge_i_fu_516_p66[10]),
        .Q(kernel_buffer_15_34_fu_266[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_34_fu_266_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_34_fu_2660),
        .D(merge_i_fu_516_p66[11]),
        .Q(kernel_buffer_15_34_fu_266[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_34_fu_266_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_34_fu_2660),
        .D(merge_i_fu_516_p66[12]),
        .Q(kernel_buffer_15_34_fu_266[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_34_fu_266_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_34_fu_2660),
        .D(merge_i_fu_516_p66[13]),
        .Q(kernel_buffer_15_34_fu_266[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_34_fu_266_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_34_fu_2660),
        .D(merge_i_fu_516_p66[1]),
        .Q(kernel_buffer_15_34_fu_266[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_34_fu_266_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_34_fu_2660),
        .D(merge_i_fu_516_p66[2]),
        .Q(kernel_buffer_15_34_fu_266[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_34_fu_266_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_34_fu_2660),
        .D(merge_i_fu_516_p66[15]),
        .Q(kernel_buffer_15_34_fu_266[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_34_fu_266_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_34_fu_2660),
        .D(merge_i_fu_516_p66[3]),
        .Q(kernel_buffer_15_34_fu_266[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_34_fu_266_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_34_fu_2660),
        .D(merge_i_fu_516_p66[4]),
        .Q(kernel_buffer_15_34_fu_266[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_34_fu_266_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_34_fu_2660),
        .D(merge_i_fu_516_p66[5]),
        .Q(kernel_buffer_15_34_fu_266[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_34_fu_266_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_34_fu_2660),
        .D(merge_i_fu_516_p66[6]),
        .Q(kernel_buffer_15_34_fu_266[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_34_fu_266_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_34_fu_2660),
        .D(merge_i_fu_516_p66[7]),
        .Q(kernel_buffer_15_34_fu_266[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_34_fu_266_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_34_fu_2660),
        .D(merge_i_fu_516_p66[8]),
        .Q(kernel_buffer_15_34_fu_266[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_34_fu_266_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_34_fu_2660),
        .D(merge_i_fu_516_p66[9]),
        .Q(kernel_buffer_15_34_fu_266[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \kernel_buffer_15_35_fu_270[31]_i_1 
       (.I0(\i_0_reg_358_reg_n_5_[3] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\i_0_reg_358_reg_n_5_[0] ),
        .I4(\i_0_reg_358_reg_n_5_[1] ),
        .I5(\i_0_reg_358_reg_n_5_[2] ),
        .O(kernel_buffer_15_35_fu_2700));
  FDRE \kernel_buffer_15_35_fu_270_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_35_fu_2700),
        .D(merge_i_fu_516_p66[0]),
        .Q(kernel_buffer_15_35_fu_270[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_35_fu_270_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_35_fu_2700),
        .D(merge_i_fu_516_p66[10]),
        .Q(kernel_buffer_15_35_fu_270[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_35_fu_270_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_35_fu_2700),
        .D(merge_i_fu_516_p66[11]),
        .Q(kernel_buffer_15_35_fu_270[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_35_fu_270_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_35_fu_2700),
        .D(merge_i_fu_516_p66[12]),
        .Q(kernel_buffer_15_35_fu_270[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_35_fu_270_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_35_fu_2700),
        .D(merge_i_fu_516_p66[13]),
        .Q(kernel_buffer_15_35_fu_270[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_35_fu_270_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_35_fu_2700),
        .D(merge_i_fu_516_p66[1]),
        .Q(kernel_buffer_15_35_fu_270[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_35_fu_270_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_35_fu_2700),
        .D(merge_i_fu_516_p66[2]),
        .Q(kernel_buffer_15_35_fu_270[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_35_fu_270_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_35_fu_2700),
        .D(merge_i_fu_516_p66[15]),
        .Q(kernel_buffer_15_35_fu_270[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_35_fu_270_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_35_fu_2700),
        .D(merge_i_fu_516_p66[3]),
        .Q(kernel_buffer_15_35_fu_270[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_35_fu_270_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_35_fu_2700),
        .D(merge_i_fu_516_p66[4]),
        .Q(kernel_buffer_15_35_fu_270[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_35_fu_270_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_35_fu_2700),
        .D(merge_i_fu_516_p66[5]),
        .Q(kernel_buffer_15_35_fu_270[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_35_fu_270_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_35_fu_2700),
        .D(merge_i_fu_516_p66[6]),
        .Q(kernel_buffer_15_35_fu_270[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_35_fu_270_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_35_fu_2700),
        .D(merge_i_fu_516_p66[7]),
        .Q(kernel_buffer_15_35_fu_270[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_35_fu_270_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_35_fu_2700),
        .D(merge_i_fu_516_p66[8]),
        .Q(kernel_buffer_15_35_fu_270[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_35_fu_270_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_35_fu_2700),
        .D(merge_i_fu_516_p66[9]),
        .Q(kernel_buffer_15_35_fu_270[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \kernel_buffer_15_36_fu_274[31]_i_1 
       (.I0(\i_0_reg_358_reg_n_5_[3] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\i_0_reg_358_reg_n_5_[0] ),
        .I4(\i_0_reg_358_reg_n_5_[1] ),
        .I5(\i_0_reg_358_reg_n_5_[2] ),
        .O(kernel_buffer_15_36_fu_2740));
  FDRE \kernel_buffer_15_36_fu_274_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_36_fu_2740),
        .D(merge_i_fu_516_p66[0]),
        .Q(kernel_buffer_15_36_fu_274[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_36_fu_274_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_36_fu_2740),
        .D(merge_i_fu_516_p66[10]),
        .Q(kernel_buffer_15_36_fu_274[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_36_fu_274_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_36_fu_2740),
        .D(merge_i_fu_516_p66[11]),
        .Q(kernel_buffer_15_36_fu_274[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_36_fu_274_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_36_fu_2740),
        .D(merge_i_fu_516_p66[12]),
        .Q(kernel_buffer_15_36_fu_274[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_36_fu_274_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_36_fu_2740),
        .D(merge_i_fu_516_p66[13]),
        .Q(kernel_buffer_15_36_fu_274[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_36_fu_274_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_36_fu_2740),
        .D(merge_i_fu_516_p66[1]),
        .Q(kernel_buffer_15_36_fu_274[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_36_fu_274_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_36_fu_2740),
        .D(merge_i_fu_516_p66[2]),
        .Q(kernel_buffer_15_36_fu_274[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_36_fu_274_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_36_fu_2740),
        .D(merge_i_fu_516_p66[15]),
        .Q(kernel_buffer_15_36_fu_274[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_36_fu_274_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_36_fu_2740),
        .D(merge_i_fu_516_p66[3]),
        .Q(kernel_buffer_15_36_fu_274[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_36_fu_274_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_36_fu_2740),
        .D(merge_i_fu_516_p66[4]),
        .Q(kernel_buffer_15_36_fu_274[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_36_fu_274_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_36_fu_2740),
        .D(merge_i_fu_516_p66[5]),
        .Q(kernel_buffer_15_36_fu_274[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_36_fu_274_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_36_fu_2740),
        .D(merge_i_fu_516_p66[6]),
        .Q(kernel_buffer_15_36_fu_274[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_36_fu_274_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_36_fu_2740),
        .D(merge_i_fu_516_p66[7]),
        .Q(kernel_buffer_15_36_fu_274[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_36_fu_274_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_36_fu_2740),
        .D(merge_i_fu_516_p66[8]),
        .Q(kernel_buffer_15_36_fu_274[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_36_fu_274_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_36_fu_2740),
        .D(merge_i_fu_516_p66[9]),
        .Q(kernel_buffer_15_36_fu_274[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \kernel_buffer_15_37_fu_278[31]_i_1 
       (.I0(\i_0_reg_358_reg_n_5_[3] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\i_0_reg_358_reg_n_5_[0] ),
        .I4(\i_0_reg_358_reg_n_5_[1] ),
        .I5(\i_0_reg_358_reg_n_5_[2] ),
        .O(kernel_buffer_15_37_fu_2780));
  FDRE \kernel_buffer_15_37_fu_278_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_37_fu_2780),
        .D(merge_i_fu_516_p66[0]),
        .Q(kernel_buffer_15_37_fu_278[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_37_fu_278_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_37_fu_2780),
        .D(merge_i_fu_516_p66[10]),
        .Q(kernel_buffer_15_37_fu_278[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_37_fu_278_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_37_fu_2780),
        .D(merge_i_fu_516_p66[11]),
        .Q(kernel_buffer_15_37_fu_278[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_37_fu_278_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_37_fu_2780),
        .D(merge_i_fu_516_p66[12]),
        .Q(kernel_buffer_15_37_fu_278[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_37_fu_278_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_37_fu_2780),
        .D(merge_i_fu_516_p66[13]),
        .Q(kernel_buffer_15_37_fu_278[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_37_fu_278_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_37_fu_2780),
        .D(merge_i_fu_516_p66[1]),
        .Q(kernel_buffer_15_37_fu_278[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_37_fu_278_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_37_fu_2780),
        .D(merge_i_fu_516_p66[2]),
        .Q(kernel_buffer_15_37_fu_278[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_37_fu_278_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_37_fu_2780),
        .D(merge_i_fu_516_p66[15]),
        .Q(kernel_buffer_15_37_fu_278[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_37_fu_278_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_37_fu_2780),
        .D(merge_i_fu_516_p66[3]),
        .Q(kernel_buffer_15_37_fu_278[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_37_fu_278_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_37_fu_2780),
        .D(merge_i_fu_516_p66[4]),
        .Q(kernel_buffer_15_37_fu_278[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_37_fu_278_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_37_fu_2780),
        .D(merge_i_fu_516_p66[5]),
        .Q(kernel_buffer_15_37_fu_278[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_37_fu_278_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_37_fu_2780),
        .D(merge_i_fu_516_p66[6]),
        .Q(kernel_buffer_15_37_fu_278[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_37_fu_278_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_37_fu_2780),
        .D(merge_i_fu_516_p66[7]),
        .Q(kernel_buffer_15_37_fu_278[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_37_fu_278_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_37_fu_2780),
        .D(merge_i_fu_516_p66[8]),
        .Q(kernel_buffer_15_37_fu_278[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_37_fu_278_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_37_fu_2780),
        .D(merge_i_fu_516_p66[9]),
        .Q(kernel_buffer_15_37_fu_278[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \kernel_buffer_15_38_fu_282[31]_i_1 
       (.I0(\i_0_reg_358_reg_n_5_[3] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\i_0_reg_358_reg_n_5_[0] ),
        .I4(\i_0_reg_358_reg_n_5_[1] ),
        .I5(\i_0_reg_358_reg_n_5_[2] ),
        .O(kernel_buffer_15_38_fu_2820));
  FDRE \kernel_buffer_15_38_fu_282_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_38_fu_2820),
        .D(merge_i_fu_516_p66[0]),
        .Q(kernel_buffer_15_38_fu_282[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_38_fu_282_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_38_fu_2820),
        .D(merge_i_fu_516_p66[10]),
        .Q(kernel_buffer_15_38_fu_282[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_38_fu_282_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_38_fu_2820),
        .D(merge_i_fu_516_p66[11]),
        .Q(kernel_buffer_15_38_fu_282[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_38_fu_282_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_38_fu_2820),
        .D(merge_i_fu_516_p66[12]),
        .Q(kernel_buffer_15_38_fu_282[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_38_fu_282_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_38_fu_2820),
        .D(merge_i_fu_516_p66[13]),
        .Q(kernel_buffer_15_38_fu_282[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_38_fu_282_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_38_fu_2820),
        .D(merge_i_fu_516_p66[1]),
        .Q(kernel_buffer_15_38_fu_282[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_38_fu_282_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_38_fu_2820),
        .D(merge_i_fu_516_p66[2]),
        .Q(kernel_buffer_15_38_fu_282[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_38_fu_282_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_38_fu_2820),
        .D(merge_i_fu_516_p66[15]),
        .Q(kernel_buffer_15_38_fu_282[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_38_fu_282_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_38_fu_2820),
        .D(merge_i_fu_516_p66[3]),
        .Q(kernel_buffer_15_38_fu_282[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_38_fu_282_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_38_fu_2820),
        .D(merge_i_fu_516_p66[4]),
        .Q(kernel_buffer_15_38_fu_282[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_38_fu_282_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_38_fu_2820),
        .D(merge_i_fu_516_p66[5]),
        .Q(kernel_buffer_15_38_fu_282[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_38_fu_282_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_38_fu_2820),
        .D(merge_i_fu_516_p66[6]),
        .Q(kernel_buffer_15_38_fu_282[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_38_fu_282_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_38_fu_2820),
        .D(merge_i_fu_516_p66[7]),
        .Q(kernel_buffer_15_38_fu_282[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_38_fu_282_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_38_fu_2820),
        .D(merge_i_fu_516_p66[8]),
        .Q(kernel_buffer_15_38_fu_282[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_38_fu_282_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_38_fu_2820),
        .D(merge_i_fu_516_p66[9]),
        .Q(kernel_buffer_15_38_fu_282[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \kernel_buffer_15_39_fu_286[31]_i_1 
       (.I0(\i_0_reg_358_reg_n_5_[3] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\i_0_reg_358_reg_n_5_[0] ),
        .I4(\i_0_reg_358_reg_n_5_[2] ),
        .I5(\i_0_reg_358_reg_n_5_[1] ),
        .O(kernel_buffer_15_39_fu_2860));
  FDRE \kernel_buffer_15_39_fu_286_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_39_fu_2860),
        .D(merge_i_fu_516_p66[0]),
        .Q(kernel_buffer_15_39_fu_286[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_39_fu_286_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_39_fu_2860),
        .D(merge_i_fu_516_p66[10]),
        .Q(kernel_buffer_15_39_fu_286[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_39_fu_286_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_39_fu_2860),
        .D(merge_i_fu_516_p66[11]),
        .Q(kernel_buffer_15_39_fu_286[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_39_fu_286_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_39_fu_2860),
        .D(merge_i_fu_516_p66[12]),
        .Q(kernel_buffer_15_39_fu_286[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_39_fu_286_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_39_fu_2860),
        .D(merge_i_fu_516_p66[13]),
        .Q(kernel_buffer_15_39_fu_286[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_39_fu_286_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_39_fu_2860),
        .D(merge_i_fu_516_p66[1]),
        .Q(kernel_buffer_15_39_fu_286[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_39_fu_286_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_39_fu_2860),
        .D(merge_i_fu_516_p66[2]),
        .Q(kernel_buffer_15_39_fu_286[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_39_fu_286_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_39_fu_2860),
        .D(merge_i_fu_516_p66[15]),
        .Q(kernel_buffer_15_39_fu_286[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_39_fu_286_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_39_fu_2860),
        .D(merge_i_fu_516_p66[3]),
        .Q(kernel_buffer_15_39_fu_286[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_39_fu_286_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_39_fu_2860),
        .D(merge_i_fu_516_p66[4]),
        .Q(kernel_buffer_15_39_fu_286[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_39_fu_286_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_39_fu_2860),
        .D(merge_i_fu_516_p66[5]),
        .Q(kernel_buffer_15_39_fu_286[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_39_fu_286_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_39_fu_2860),
        .D(merge_i_fu_516_p66[6]),
        .Q(kernel_buffer_15_39_fu_286[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_39_fu_286_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_39_fu_2860),
        .D(merge_i_fu_516_p66[7]),
        .Q(kernel_buffer_15_39_fu_286[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_39_fu_286_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_39_fu_2860),
        .D(merge_i_fu_516_p66[8]),
        .Q(kernel_buffer_15_39_fu_286[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_39_fu_286_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_39_fu_2860),
        .D(merge_i_fu_516_p66[9]),
        .Q(kernel_buffer_15_39_fu_286[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \kernel_buffer_15_40_fu_290[31]_i_1 
       (.I0(\i_0_reg_358_reg_n_5_[3] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\i_0_reg_358_reg_n_5_[0] ),
        .I4(\i_0_reg_358_reg_n_5_[2] ),
        .I5(\i_0_reg_358_reg_n_5_[1] ),
        .O(kernel_buffer_15_40_fu_2900));
  FDRE \kernel_buffer_15_40_fu_290_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_40_fu_2900),
        .D(merge_i_fu_516_p66[0]),
        .Q(kernel_buffer_15_40_fu_290[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_40_fu_290_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_40_fu_2900),
        .D(merge_i_fu_516_p66[10]),
        .Q(kernel_buffer_15_40_fu_290[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_40_fu_290_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_40_fu_2900),
        .D(merge_i_fu_516_p66[11]),
        .Q(kernel_buffer_15_40_fu_290[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_40_fu_290_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_40_fu_2900),
        .D(merge_i_fu_516_p66[12]),
        .Q(kernel_buffer_15_40_fu_290[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_40_fu_290_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_40_fu_2900),
        .D(merge_i_fu_516_p66[13]),
        .Q(kernel_buffer_15_40_fu_290[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_40_fu_290_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_40_fu_2900),
        .D(merge_i_fu_516_p66[1]),
        .Q(kernel_buffer_15_40_fu_290[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_40_fu_290_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_40_fu_2900),
        .D(merge_i_fu_516_p66[2]),
        .Q(kernel_buffer_15_40_fu_290[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_40_fu_290_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_40_fu_2900),
        .D(merge_i_fu_516_p66[15]),
        .Q(kernel_buffer_15_40_fu_290[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_40_fu_290_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_40_fu_2900),
        .D(merge_i_fu_516_p66[3]),
        .Q(kernel_buffer_15_40_fu_290[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_40_fu_290_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_40_fu_2900),
        .D(merge_i_fu_516_p66[4]),
        .Q(kernel_buffer_15_40_fu_290[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_40_fu_290_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_40_fu_2900),
        .D(merge_i_fu_516_p66[5]),
        .Q(kernel_buffer_15_40_fu_290[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_40_fu_290_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_40_fu_2900),
        .D(merge_i_fu_516_p66[6]),
        .Q(kernel_buffer_15_40_fu_290[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_40_fu_290_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_40_fu_2900),
        .D(merge_i_fu_516_p66[7]),
        .Q(kernel_buffer_15_40_fu_290[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_40_fu_290_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_40_fu_2900),
        .D(merge_i_fu_516_p66[8]),
        .Q(kernel_buffer_15_40_fu_290[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_40_fu_290_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_40_fu_2900),
        .D(merge_i_fu_516_p66[9]),
        .Q(kernel_buffer_15_40_fu_290[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \kernel_buffer_15_41_fu_294[31]_i_1 
       (.I0(\i_0_reg_358_reg_n_5_[3] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\i_0_reg_358_reg_n_5_[0] ),
        .I4(\i_0_reg_358_reg_n_5_[1] ),
        .I5(\i_0_reg_358_reg_n_5_[2] ),
        .O(kernel_buffer_15_41_fu_2940));
  FDRE \kernel_buffer_15_41_fu_294_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_41_fu_2940),
        .D(merge_i_fu_516_p66[0]),
        .Q(kernel_buffer_15_41_fu_294[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_41_fu_294_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_41_fu_2940),
        .D(merge_i_fu_516_p66[10]),
        .Q(kernel_buffer_15_41_fu_294[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_41_fu_294_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_41_fu_2940),
        .D(merge_i_fu_516_p66[11]),
        .Q(kernel_buffer_15_41_fu_294[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_41_fu_294_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_41_fu_2940),
        .D(merge_i_fu_516_p66[12]),
        .Q(kernel_buffer_15_41_fu_294[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_41_fu_294_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_41_fu_2940),
        .D(merge_i_fu_516_p66[13]),
        .Q(kernel_buffer_15_41_fu_294[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_41_fu_294_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_41_fu_2940),
        .D(merge_i_fu_516_p66[1]),
        .Q(kernel_buffer_15_41_fu_294[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_41_fu_294_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_41_fu_2940),
        .D(merge_i_fu_516_p66[2]),
        .Q(kernel_buffer_15_41_fu_294[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_41_fu_294_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_41_fu_2940),
        .D(merge_i_fu_516_p66[15]),
        .Q(kernel_buffer_15_41_fu_294[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_41_fu_294_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_41_fu_2940),
        .D(merge_i_fu_516_p66[3]),
        .Q(kernel_buffer_15_41_fu_294[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_41_fu_294_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_41_fu_2940),
        .D(merge_i_fu_516_p66[4]),
        .Q(kernel_buffer_15_41_fu_294[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_41_fu_294_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_41_fu_2940),
        .D(merge_i_fu_516_p66[5]),
        .Q(kernel_buffer_15_41_fu_294[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_41_fu_294_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_41_fu_2940),
        .D(merge_i_fu_516_p66[6]),
        .Q(kernel_buffer_15_41_fu_294[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_41_fu_294_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_41_fu_2940),
        .D(merge_i_fu_516_p66[7]),
        .Q(kernel_buffer_15_41_fu_294[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_41_fu_294_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_41_fu_2940),
        .D(merge_i_fu_516_p66[8]),
        .Q(kernel_buffer_15_41_fu_294[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_41_fu_294_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_41_fu_2940),
        .D(merge_i_fu_516_p66[9]),
        .Q(kernel_buffer_15_41_fu_294[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \kernel_buffer_15_42_fu_298[31]_i_1 
       (.I0(\i_0_reg_358_reg_n_5_[3] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\i_0_reg_358_reg_n_5_[0] ),
        .I4(\i_0_reg_358_reg_n_5_[1] ),
        .I5(\i_0_reg_358_reg_n_5_[2] ),
        .O(kernel_buffer_15_42_fu_2980));
  FDRE \kernel_buffer_15_42_fu_298_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_42_fu_2980),
        .D(merge_i_fu_516_p66[0]),
        .Q(kernel_buffer_15_42_fu_298[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_42_fu_298_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_42_fu_2980),
        .D(merge_i_fu_516_p66[10]),
        .Q(kernel_buffer_15_42_fu_298[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_42_fu_298_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_42_fu_2980),
        .D(merge_i_fu_516_p66[11]),
        .Q(kernel_buffer_15_42_fu_298[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_42_fu_298_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_42_fu_2980),
        .D(merge_i_fu_516_p66[12]),
        .Q(kernel_buffer_15_42_fu_298[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_42_fu_298_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_42_fu_2980),
        .D(merge_i_fu_516_p66[13]),
        .Q(kernel_buffer_15_42_fu_298[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_42_fu_298_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_42_fu_2980),
        .D(merge_i_fu_516_p66[1]),
        .Q(kernel_buffer_15_42_fu_298[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_42_fu_298_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_42_fu_2980),
        .D(merge_i_fu_516_p66[2]),
        .Q(kernel_buffer_15_42_fu_298[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_42_fu_298_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_42_fu_2980),
        .D(merge_i_fu_516_p66[15]),
        .Q(kernel_buffer_15_42_fu_298[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_42_fu_298_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_42_fu_2980),
        .D(merge_i_fu_516_p66[3]),
        .Q(kernel_buffer_15_42_fu_298[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_42_fu_298_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_42_fu_2980),
        .D(merge_i_fu_516_p66[4]),
        .Q(kernel_buffer_15_42_fu_298[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_42_fu_298_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_42_fu_2980),
        .D(merge_i_fu_516_p66[5]),
        .Q(kernel_buffer_15_42_fu_298[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_42_fu_298_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_42_fu_2980),
        .D(merge_i_fu_516_p66[6]),
        .Q(kernel_buffer_15_42_fu_298[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_42_fu_298_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_42_fu_2980),
        .D(merge_i_fu_516_p66[7]),
        .Q(kernel_buffer_15_42_fu_298[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_42_fu_298_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_42_fu_2980),
        .D(merge_i_fu_516_p66[8]),
        .Q(kernel_buffer_15_42_fu_298[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_42_fu_298_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_42_fu_2980),
        .D(merge_i_fu_516_p66[9]),
        .Q(kernel_buffer_15_42_fu_298[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \kernel_buffer_15_43_fu_302[31]_i_1 
       (.I0(\i_0_reg_358_reg_n_5_[3] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\i_0_reg_358_reg_n_5_[0] ),
        .I4(\i_0_reg_358_reg_n_5_[1] ),
        .I5(\i_0_reg_358_reg_n_5_[2] ),
        .O(kernel_buffer_15_43_fu_3020));
  FDRE \kernel_buffer_15_43_fu_302_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_43_fu_3020),
        .D(merge_i_fu_516_p66[0]),
        .Q(kernel_buffer_15_43_fu_302[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_43_fu_302_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_43_fu_3020),
        .D(merge_i_fu_516_p66[10]),
        .Q(kernel_buffer_15_43_fu_302[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_43_fu_302_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_43_fu_3020),
        .D(merge_i_fu_516_p66[11]),
        .Q(kernel_buffer_15_43_fu_302[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_43_fu_302_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_43_fu_3020),
        .D(merge_i_fu_516_p66[12]),
        .Q(kernel_buffer_15_43_fu_302[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_43_fu_302_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_43_fu_3020),
        .D(merge_i_fu_516_p66[13]),
        .Q(kernel_buffer_15_43_fu_302[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_43_fu_302_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_43_fu_3020),
        .D(merge_i_fu_516_p66[1]),
        .Q(kernel_buffer_15_43_fu_302[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_43_fu_302_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_43_fu_3020),
        .D(merge_i_fu_516_p66[2]),
        .Q(kernel_buffer_15_43_fu_302[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_43_fu_302_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_43_fu_3020),
        .D(merge_i_fu_516_p66[15]),
        .Q(kernel_buffer_15_43_fu_302[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_43_fu_302_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_43_fu_3020),
        .D(merge_i_fu_516_p66[3]),
        .Q(kernel_buffer_15_43_fu_302[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_43_fu_302_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_43_fu_3020),
        .D(merge_i_fu_516_p66[4]),
        .Q(kernel_buffer_15_43_fu_302[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_43_fu_302_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_43_fu_3020),
        .D(merge_i_fu_516_p66[5]),
        .Q(kernel_buffer_15_43_fu_302[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_43_fu_302_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_43_fu_3020),
        .D(merge_i_fu_516_p66[6]),
        .Q(kernel_buffer_15_43_fu_302[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_43_fu_302_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_43_fu_3020),
        .D(merge_i_fu_516_p66[7]),
        .Q(kernel_buffer_15_43_fu_302[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_43_fu_302_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_43_fu_3020),
        .D(merge_i_fu_516_p66[8]),
        .Q(kernel_buffer_15_43_fu_302[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_43_fu_302_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_43_fu_3020),
        .D(merge_i_fu_516_p66[9]),
        .Q(kernel_buffer_15_43_fu_302[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \kernel_buffer_15_fu_250[31]_i_1 
       (.I0(\i_0_reg_358_reg_n_5_[3] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\i_0_reg_358_reg_n_5_[0] ),
        .I4(\i_0_reg_358_reg_n_5_[1] ),
        .I5(\i_0_reg_358_reg_n_5_[2] ),
        .O(kernel_buffer_15_fu_2500));
  FDRE \kernel_buffer_15_fu_250_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_2500),
        .D(merge_i_fu_516_p66[0]),
        .Q(kernel_buffer_15_fu_250[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_250_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_2500),
        .D(merge_i_fu_516_p66[10]),
        .Q(kernel_buffer_15_fu_250[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_250_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_2500),
        .D(merge_i_fu_516_p66[11]),
        .Q(kernel_buffer_15_fu_250[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_250_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_2500),
        .D(merge_i_fu_516_p66[12]),
        .Q(kernel_buffer_15_fu_250[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_250_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_2500),
        .D(merge_i_fu_516_p66[13]),
        .Q(kernel_buffer_15_fu_250[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_250_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_2500),
        .D(merge_i_fu_516_p66[1]),
        .Q(kernel_buffer_15_fu_250[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_250_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_2500),
        .D(merge_i_fu_516_p66[2]),
        .Q(kernel_buffer_15_fu_250[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_250_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_2500),
        .D(merge_i_fu_516_p66[15]),
        .Q(kernel_buffer_15_fu_250[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_250_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_2500),
        .D(merge_i_fu_516_p66[3]),
        .Q(kernel_buffer_15_fu_250[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_250_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_2500),
        .D(merge_i_fu_516_p66[4]),
        .Q(kernel_buffer_15_fu_250[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_250_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_2500),
        .D(merge_i_fu_516_p66[5]),
        .Q(kernel_buffer_15_fu_250[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_250_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_2500),
        .D(merge_i_fu_516_p66[6]),
        .Q(kernel_buffer_15_fu_250[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_250_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_2500),
        .D(merge_i_fu_516_p66[7]),
        .Q(kernel_buffer_15_fu_250[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_250_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_2500),
        .D(merge_i_fu_516_p66[8]),
        .Q(kernel_buffer_15_fu_250[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_250_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_2500),
        .D(merge_i_fu_516_p66[9]),
        .Q(kernel_buffer_15_fu_250[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mul_ln39_reg_1363[31]_i_1 
       (.I0(icmp_ln31_reg_1255_pp1_iter8_reg),
        .O(\mul_ln39_reg_1363[31]_i_1_n_5 ));
  FDRE \mul_ln39_reg_1363_reg[14] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1363[31]_i_1_n_5 ),
        .D(\network_mul_32s_16s_32_5_1_MulnS_0_U/buff2_reg__0 [14]),
        .Q(sext_ln39_4_fu_1049_p1[0]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1363_reg[15] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1363[31]_i_1_n_5 ),
        .D(\network_mul_32s_16s_32_5_1_MulnS_0_U/buff2_reg__0 [15]),
        .Q(sext_ln39_4_fu_1049_p1[1]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1363_reg[16] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1363[31]_i_1_n_5 ),
        .D(\network_mul_32s_16s_32_5_1_MulnS_0_U/buff2_reg__0 [16]),
        .Q(sext_ln39_4_fu_1049_p1[2]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1363_reg[17] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1363[31]_i_1_n_5 ),
        .D(\network_mul_32s_16s_32_5_1_MulnS_0_U/buff2_reg__0 [17]),
        .Q(sext_ln39_4_fu_1049_p1[3]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1363_reg[18] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1363[31]_i_1_n_5 ),
        .D(\network_mul_32s_16s_32_5_1_MulnS_0_U/buff2_reg__0 [18]),
        .Q(sext_ln39_4_fu_1049_p1[4]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1363_reg[19] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1363[31]_i_1_n_5 ),
        .D(\network_mul_32s_16s_32_5_1_MulnS_0_U/buff2_reg__0 [19]),
        .Q(sext_ln39_4_fu_1049_p1[5]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1363_reg[20] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1363[31]_i_1_n_5 ),
        .D(\network_mul_32s_16s_32_5_1_MulnS_0_U/buff2_reg__0 [20]),
        .Q(sext_ln39_4_fu_1049_p1[6]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1363_reg[21] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1363[31]_i_1_n_5 ),
        .D(\network_mul_32s_16s_32_5_1_MulnS_0_U/buff2_reg__0 [21]),
        .Q(sext_ln39_4_fu_1049_p1[7]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1363_reg[22] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1363[31]_i_1_n_5 ),
        .D(\network_mul_32s_16s_32_5_1_MulnS_0_U/buff2_reg__0 [22]),
        .Q(sext_ln39_4_fu_1049_p1[8]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1363_reg[23] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1363[31]_i_1_n_5 ),
        .D(\network_mul_32s_16s_32_5_1_MulnS_0_U/buff2_reg__0 [23]),
        .Q(sext_ln39_4_fu_1049_p1[9]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1363_reg[24] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1363[31]_i_1_n_5 ),
        .D(\network_mul_32s_16s_32_5_1_MulnS_0_U/buff2_reg__0 [24]),
        .Q(sext_ln39_4_fu_1049_p1[10]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1363_reg[25] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1363[31]_i_1_n_5 ),
        .D(\network_mul_32s_16s_32_5_1_MulnS_0_U/buff2_reg__0 [25]),
        .Q(sext_ln39_4_fu_1049_p1[11]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1363_reg[26] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1363[31]_i_1_n_5 ),
        .D(\network_mul_32s_16s_32_5_1_MulnS_0_U/buff2_reg__0 [26]),
        .Q(sext_ln39_4_fu_1049_p1[12]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1363_reg[27] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1363[31]_i_1_n_5 ),
        .D(\network_mul_32s_16s_32_5_1_MulnS_0_U/buff2_reg__0 [27]),
        .Q(sext_ln39_4_fu_1049_p1[13]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1363_reg[28] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1363[31]_i_1_n_5 ),
        .D(\network_mul_32s_16s_32_5_1_MulnS_0_U/buff2_reg__0 [28]),
        .Q(sext_ln39_4_fu_1049_p1[14]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1363_reg[29] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1363[31]_i_1_n_5 ),
        .D(\network_mul_32s_16s_32_5_1_MulnS_0_U/buff2_reg__0 [29]),
        .Q(sext_ln39_4_fu_1049_p1[15]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1363_reg[30] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1363[31]_i_1_n_5 ),
        .D(\network_mul_32s_16s_32_5_1_MulnS_0_U/buff2_reg__0 [30]),
        .Q(sext_ln39_4_fu_1049_p1[16]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1363_reg[31] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1363[31]_i_1_n_5 ),
        .D(\network_mul_32s_16s_32_5_1_MulnS_0_U/buff2_reg__0 [31]),
        .Q(sext_ln39_4_fu_1049_p1[17]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_32s_16s_32_5_1_11 network_mul_32s_16s_32_5_1_U90
       (.A({tmp_fu_983_p18[31],tmp_fu_983_p18[13:0]}),
        .B(tmp_reg_1353),
        .D(\network_mul_32s_16s_32_5_1_MulnS_0_U/buff2_reg__0 ),
        .Q(input_load_reg_1348),
        .ap_clk(ap_clk),
        .icmp_ln31_reg_1255_pp1_iter3_reg(icmp_ln31_reg_1255_pp1_iter3_reg),
        .\icmp_ln31_reg_1255_pp1_iter3_reg_reg[0] (network_mul_32s_16s_32_5_1_U90_n_5),
        .input_r_q0(input_r_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mux_164_32_1_1_12 network_mux_164_32_1_1_U89
       (.A({tmp_fu_983_p18[31],tmp_fu_983_p18[13:0]}),
        .Q(select_ln36_7_reg_1306_pp1_iter3_reg),
        .buff1_reg_i_17_0({kernel_buffer_15_37_fu_278[31],kernel_buffer_15_37_fu_278[13:0]}),
        .buff1_reg_i_17_1({kernel_buffer_15_36_fu_274[31],kernel_buffer_15_36_fu_274[13:0]}),
        .buff1_reg_i_17_2({kernel_buffer_15_35_fu_270[31],kernel_buffer_15_35_fu_270[13:0]}),
        .buff1_reg_i_17_3({kernel_buffer_15_34_fu_266[31],kernel_buffer_15_34_fu_266[13:0]}),
        .buff1_reg_i_17_4({kernel_buffer_15_33_fu_262[31],kernel_buffer_15_33_fu_262[13:0]}),
        .buff1_reg_i_17_5({kernel_buffer_15_32_fu_258[31],kernel_buffer_15_32_fu_258[13:0]}),
        .buff1_reg_i_17_6({kernel_buffer_15_31_fu_254[31],kernel_buffer_15_31_fu_254[13:0]}),
        .buff1_reg_i_17_7({kernel_buffer_15_fu_250[31],kernel_buffer_15_fu_250[13:0]}),
        .buff1_reg_i_18_0({kernel_buffer_15_016_fu_306[31],kernel_buffer_15_016_fu_306[13:0]}),
        .buff1_reg_i_18_1({kernel_buffer_15_43_fu_302[31],kernel_buffer_15_43_fu_302[13:0]}),
        .buff1_reg_i_18_2({kernel_buffer_15_42_fu_298[31],kernel_buffer_15_42_fu_298[13:0]}),
        .buff1_reg_i_18_3({kernel_buffer_15_41_fu_294[31],kernel_buffer_15_41_fu_294[13:0]}),
        .buff1_reg_i_18_4({kernel_buffer_15_40_fu_290[31],kernel_buffer_15_40_fu_290[13:0]}),
        .buff1_reg_i_18_5({kernel_buffer_15_39_fu_286[31],kernel_buffer_15_39_fu_286[13:0]}),
        .buff1_reg_i_18_6({kernel_buffer_15_38_fu_282[31],kernel_buffer_15_38_fu_282[13:0]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mux_646_16_1_1 network_mux_646_16_1_1_U88
       (.D({merge_i_fu_516_p66[15],merge_i_fu_516_p66[13:0]}),
        .Q(add_ln28_reg_1244));
  LUT3 #(
    .INIT(8'h40)) 
    \out_d_0_reg_336[3]_i_1 
       (.I0(ap_CS_fsm_state18),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_pointwise_conv2d_fix_2_fu_494_ap_start_reg),
        .O(out_d_0_reg_336));
  FDRE \out_d_0_reg_336_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(out_d_reg_1218[0]),
        .Q(\out_d_0_reg_336_reg_n_5_[0] ),
        .R(out_d_0_reg_336));
  FDRE \out_d_0_reg_336_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(out_d_reg_1218[1]),
        .Q(\out_d_0_reg_336_reg_n_5_[1] ),
        .R(out_d_0_reg_336));
  FDRE \out_d_0_reg_336_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(out_d_reg_1218[2]),
        .Q(\out_d_0_reg_336_reg_n_5_[2] ),
        .R(out_d_0_reg_336));
  FDRE \out_d_0_reg_336_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(out_d_reg_1218[3]),
        .Q(\out_d_0_reg_336_reg_n_5_[3] ),
        .R(out_d_0_reg_336));
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_reg_1218[0]_i_1 
       (.I0(\out_d_0_reg_336_reg_n_5_[0] ),
        .O(out_d_fu_451_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_d_reg_1218[1]_i_1 
       (.I0(\out_d_0_reg_336_reg_n_5_[1] ),
        .I1(\out_d_0_reg_336_reg_n_5_[0] ),
        .O(out_d_fu_451_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_d_reg_1218[2]_i_1 
       (.I0(\out_d_0_reg_336_reg_n_5_[1] ),
        .I1(\out_d_0_reg_336_reg_n_5_[0] ),
        .I2(\out_d_0_reg_336_reg_n_5_[2] ),
        .O(out_d_fu_451_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_d_reg_1218[3]_i_1 
       (.I0(\out_d_0_reg_336_reg_n_5_[2] ),
        .I1(\out_d_0_reg_336_reg_n_5_[0] ),
        .I2(\out_d_0_reg_336_reg_n_5_[1] ),
        .I3(\out_d_0_reg_336_reg_n_5_[3] ),
        .O(out_d_fu_451_p2[3]));
  FDRE \out_d_reg_1218_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_451_p2[0]),
        .Q(out_d_reg_1218[0]),
        .R(1'b0));
  FDRE \out_d_reg_1218_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_451_p2[1]),
        .Q(out_d_reg_1218[1]),
        .R(1'b0));
  FDRE \out_d_reg_1218_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_451_p2[2]),
        .Q(out_d_reg_1218[2]),
        .R(1'b0));
  FDRE \out_d_reg_1218_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_451_p2[3]),
        .Q(out_d_reg_1218[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \out_h_0_reg_381[0]_i_1 
       (.I0(out_h_0_reg_381),
        .I1(zext_ln39_11_fu_740_p1[3]),
        .O(\out_h_0_reg_381[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_h_0_reg_381[1]_i_1 
       (.I0(zext_ln39_11_fu_740_p1[3]),
        .I1(out_h_0_reg_381),
        .I2(zext_ln39_11_fu_740_p1[4]),
        .O(\out_h_0_reg_381[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_h_0_reg_381[2]_i_1 
       (.I0(zext_ln39_11_fu_740_p1[3]),
        .I1(zext_ln39_11_fu_740_p1[4]),
        .I2(out_h_0_reg_381),
        .I3(zext_ln39_11_fu_740_p1[5]),
        .O(\out_h_0_reg_381[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \out_h_0_reg_381[2]_i_2 
       (.I0(icmp_ln33_fu_768_p2),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln31_fu_750_p2),
        .O(out_h_0_reg_381));
  FDRE \out_h_0_reg_381_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_h_0_reg_381[0]_i_1_n_5 ),
        .Q(zext_ln39_11_fu_740_p1[3]),
        .R(ap_CS_fsm_state5));
  FDRE \out_h_0_reg_381_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_h_0_reg_381[1]_i_1_n_5 ),
        .Q(zext_ln39_11_fu_740_p1[4]),
        .R(ap_CS_fsm_state5));
  FDRE \out_h_0_reg_381_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_h_0_reg_381[2]_i_1_n_5 ),
        .Q(zext_ln39_11_fu_740_p1[5]),
        .R(ap_CS_fsm_state5));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \out_w_0_reg_403[0]_i_1 
       (.I0(select_ln36_8_reg_1313[0]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(out_w_0_reg_403[0]),
        .O(zext_ln36_fu_818_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \out_w_0_reg_403[1]_i_1 
       (.I0(select_ln36_8_reg_1313[1]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(out_w_0_reg_403[1]),
        .O(zext_ln36_fu_818_p1[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \out_w_0_reg_403[2]_i_1 
       (.I0(select_ln36_8_reg_1313[2]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(out_w_0_reg_403[2]),
        .O(zext_ln36_fu_818_p1[2]));
  FDRE \out_w_0_reg_403_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln36_fu_818_p1[0]),
        .Q(out_w_0_reg_403[0]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_0_reg_403_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln36_fu_818_p1[1]),
        .Q(out_w_0_reg_403[1]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_0_reg_403_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln36_fu_818_p1[2]),
        .Q(out_w_0_reg_403[2]),
        .R(ap_CS_fsm_state5));
  FDRE \phi_mul_reg_347_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln24_reg_1209[0]),
        .Q(phi_mul_reg_347[0]),
        .R(out_d_0_reg_336));
  FDRE \phi_mul_reg_347_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln24_reg_1209[1]),
        .Q(phi_mul_reg_347[1]),
        .R(out_d_0_reg_336));
  FDRE \phi_mul_reg_347_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln24_reg_1209[2]),
        .Q(phi_mul_reg_347[2]),
        .R(out_d_0_reg_336));
  FDRE \phi_mul_reg_347_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln24_reg_1209[3]),
        .Q(phi_mul_reg_347[3]),
        .R(out_d_0_reg_336));
  FDRE \phi_mul_reg_347_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln24_reg_1209[4]),
        .Q(phi_mul_reg_347[4]),
        .R(out_d_0_reg_336));
  FDRE \phi_mul_reg_347_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln24_reg_1209[5]),
        .Q(phi_mul_reg_347[5]),
        .R(out_d_0_reg_336));
  FDRE \phi_mul_reg_347_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln24_reg_1209[6]),
        .Q(phi_mul_reg_347[6]),
        .R(out_d_0_reg_336));
  FDRE \phi_mul_reg_347_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln24_reg_1209[7]),
        .Q(phi_mul_reg_347[7]),
        .R(out_d_0_reg_336));
  FDRE \phi_mul_reg_347_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln24_reg_1209[8]),
        .Q(phi_mul_reg_347[8]),
        .R(out_d_0_reg_336));
  LUT6 #(
    .INIT(64'hCCFFCCF5CC00CCF5)) 
    ram_reg_0_i_148
       (.I0(Q[0]),
        .I1(output_r_address0[7]),
        .I2(ram_reg_0_i_46[2]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(ram_reg_0_i_46_0[2]),
        .O(\ap_CS_fsm_reg[15] ));
  LUT6 #(
    .INIT(64'h20202020202F2020)) 
    ram_reg_0_i_230
       (.I0(buffer_reg_1368[1]),
        .I1(buffer_reg_1368[21]),
        .I2(Q[2]),
        .I3(ram_reg_0_i_126[11]),
        .I4(ram_reg_0_i_126[1]),
        .I5(Q[3]),
        .O(\buffer_reg_1368_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h20202020202F2020)) 
    ram_reg_0_i_232
       (.I0(buffer_reg_1368[0]),
        .I1(buffer_reg_1368[21]),
        .I2(Q[2]),
        .I3(ram_reg_0_i_126[11]),
        .I4(ram_reg_0_i_126[0]),
        .I5(Q[3]),
        .O(\buffer_reg_1368_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    ram_reg_0_i_235
       (.I0(Q[4]),
        .I1(output_r_ce0),
        .I2(icmp_ln36_3_reg_1334_pp1_iter10_reg),
        .I3(Q[2]),
        .O(\ap_CS_fsm_reg[39] ));
  LUT6 #(
    .INIT(64'h5500553055FF5530)) 
    ram_reg_0_i_40__0
       (.I0(input_r_address0[9]),
        .I1(ram_reg_0),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(ram_reg_0_0),
        .O(add_ln39_1_reg_1324_reg_0));
  LUT6 #(
    .INIT(64'hAFACACACA3A0A0A0)) 
    ram_reg_0_i_75__0
       (.I0(grp_pointwise_conv2d_fix_2_fu_494_output_r_address0[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(ram_reg_0_i_46[1]),
        .I4(Q[0]),
        .I5(ram_reg_0_i_46_0[1]),
        .O(\add_ln47_1_reg_1375_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAFACACACA3A0A0A0)) 
    ram_reg_0_i_83__0
       (.I0(grp_pointwise_conv2d_fix_2_fu_494_output_r_address0[2]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(ram_reg_0_i_46[0]),
        .I4(Q[0]),
        .I5(ram_reg_0_i_46_0[0]),
        .O(\add_ln47_1_reg_1375_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h20202F2020202020)) 
    ram_reg_1_i_7
       (.I0(buffer_reg_1368[3]),
        .I1(buffer_reg_1368[21]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(ram_reg_1_i_3[5]),
        .I5(ram_reg_1_i_3[0]),
        .O(\buffer_reg_1368_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h20202020202F2020)) 
    ram_reg_1_i_9
       (.I0(buffer_reg_1368[2]),
        .I1(buffer_reg_1368[21]),
        .I2(Q[2]),
        .I3(ram_reg_0_i_126[11]),
        .I4(ram_reg_0_i_126[2]),
        .I5(Q[3]),
        .O(\buffer_reg_1368_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h20202020202F2020)) 
    ram_reg_2_i_10
       (.I0(buffer_reg_1368[4]),
        .I1(buffer_reg_1368[21]),
        .I2(Q[2]),
        .I3(ram_reg_0_i_126[11]),
        .I4(ram_reg_0_i_126[3]),
        .I5(Q[3]),
        .O(\buffer_reg_1368_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h20202F2020202020)) 
    ram_reg_2_i_8
       (.I0(buffer_reg_1368[5]),
        .I1(buffer_reg_1368[21]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(ram_reg_1_i_3[5]),
        .I5(ram_reg_1_i_3[1]),
        .O(\buffer_reg_1368_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h20202020202F2020)) 
    ram_reg_3_i_7
       (.I0(buffer_reg_1368[7]),
        .I1(buffer_reg_1368[21]),
        .I2(Q[2]),
        .I3(ram_reg_0_i_126[11]),
        .I4(ram_reg_0_i_126[5]),
        .I5(Q[3]),
        .O(\buffer_reg_1368_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h20202020202F2020)) 
    ram_reg_3_i_9
       (.I0(buffer_reg_1368[6]),
        .I1(buffer_reg_1368[21]),
        .I2(Q[2]),
        .I3(ram_reg_0_i_126[11]),
        .I4(ram_reg_0_i_126[4]),
        .I5(Q[3]),
        .O(\buffer_reg_1368_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h20202020202F2020)) 
    ram_reg_4_i_7
       (.I0(buffer_reg_1368[9]),
        .I1(buffer_reg_1368[21]),
        .I2(Q[2]),
        .I3(ram_reg_0_i_126[11]),
        .I4(ram_reg_0_i_126[7]),
        .I5(Q[3]),
        .O(\buffer_reg_1368_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h20202020202F2020)) 
    ram_reg_4_i_9
       (.I0(buffer_reg_1368[8]),
        .I1(buffer_reg_1368[21]),
        .I2(Q[2]),
        .I3(ram_reg_0_i_126[11]),
        .I4(ram_reg_0_i_126[6]),
        .I5(Q[3]),
        .O(\buffer_reg_1368_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h20202020202F2020)) 
    ram_reg_5_i_10
       (.I0(buffer_reg_1368[10]),
        .I1(buffer_reg_1368[21]),
        .I2(Q[2]),
        .I3(ram_reg_0_i_126[11]),
        .I4(ram_reg_0_i_126[8]),
        .I5(Q[3]),
        .O(\buffer_reg_1368_reg[10]_0 ));
  LUT6 #(
    .INIT(64'h20202F2020202020)) 
    ram_reg_5_i_8
       (.I0(buffer_reg_1368[11]),
        .I1(buffer_reg_1368[21]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(ram_reg_1_i_3[5]),
        .I5(ram_reg_1_i_3[2]),
        .O(\buffer_reg_1368_reg[11]_0 ));
  LUT6 #(
    .INIT(64'h20202F2020202020)) 
    ram_reg_6_i_7
       (.I0(buffer_reg_1368[13]),
        .I1(buffer_reg_1368[21]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(ram_reg_1_i_3[5]),
        .I5(ram_reg_1_i_3[3]),
        .O(\buffer_reg_1368_reg[13]_0 ));
  LUT6 #(
    .INIT(64'h20202020202F2020)) 
    ram_reg_6_i_9
       (.I0(buffer_reg_1368[12]),
        .I1(buffer_reg_1368[21]),
        .I2(Q[2]),
        .I3(ram_reg_0_i_126[11]),
        .I4(ram_reg_0_i_126[9]),
        .I5(Q[3]),
        .O(\buffer_reg_1368_reg[12]_0 ));
  LUT6 #(
    .INIT(64'h20202020202F2020)) 
    ram_reg_7_i_10
       (.I0(buffer_reg_1368[14]),
        .I1(buffer_reg_1368[21]),
        .I2(Q[2]),
        .I3(ram_reg_0_i_126[11]),
        .I4(ram_reg_0_i_126[10]),
        .I5(Q[3]),
        .O(\buffer_reg_1368_reg[14]_0 ));
  LUT6 #(
    .INIT(64'h20202F2020202020)) 
    ram_reg_7_i_8
       (.I0(buffer_reg_1368[15]),
        .I1(buffer_reg_1368[21]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(ram_reg_1_i_3[5]),
        .I5(ram_reg_1_i_3[4]),
        .O(\buffer_reg_1368_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln32_7_reg_1295[0]_i_1 
       (.I0(sub_ln39_3_reg_1274[0]),
        .I1(icmp_ln33_reg_1264),
        .I2(sub_ln39_reg_1249[0]),
        .O(select_ln32_7_fu_834_p3[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln32_7_reg_1295[1]_i_1 
       (.I0(sub_ln39_3_reg_1274[1]),
        .I1(icmp_ln33_reg_1264),
        .I2(sub_ln39_reg_1249[1]),
        .O(select_ln32_7_fu_834_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln32_7_reg_1295[2]_i_1 
       (.I0(sub_ln39_3_reg_1274[2]),
        .I1(icmp_ln33_reg_1264),
        .I2(sub_ln39_reg_1249[2]),
        .O(select_ln32_7_fu_834_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln32_7_reg_1295[3]_i_1 
       (.I0(sub_ln39_3_reg_1274[3]),
        .I1(icmp_ln33_reg_1264),
        .I2(sub_ln39_reg_1249[3]),
        .O(select_ln32_7_fu_834_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln32_7_reg_1295[4]_i_1 
       (.I0(sub_ln39_3_reg_1274[4]),
        .I1(icmp_ln33_reg_1264),
        .I2(sub_ln39_reg_1249[4]),
        .O(select_ln32_7_fu_834_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln32_7_reg_1295[5]_i_1 
       (.I0(sub_ln39_3_reg_1274[5]),
        .I1(icmp_ln33_reg_1264),
        .I2(sub_ln39_reg_1249[5]),
        .O(select_ln32_7_fu_834_p3[5]));
  FDRE \select_ln32_7_reg_1295_reg[0] 
       (.C(ap_clk),
        .CE(add_ln39_6_reg_13190),
        .D(select_ln32_7_fu_834_p3[0]),
        .Q(select_ln32_7_reg_1295[0]),
        .R(1'b0));
  FDRE \select_ln32_7_reg_1295_reg[1] 
       (.C(ap_clk),
        .CE(add_ln39_6_reg_13190),
        .D(select_ln32_7_fu_834_p3[1]),
        .Q(select_ln32_7_reg_1295[1]),
        .R(1'b0));
  FDRE \select_ln32_7_reg_1295_reg[2] 
       (.C(ap_clk),
        .CE(add_ln39_6_reg_13190),
        .D(select_ln32_7_fu_834_p3[2]),
        .Q(select_ln32_7_reg_1295[2]),
        .R(1'b0));
  FDRE \select_ln32_7_reg_1295_reg[3] 
       (.C(ap_clk),
        .CE(add_ln39_6_reg_13190),
        .D(select_ln32_7_fu_834_p3[3]),
        .Q(select_ln32_7_reg_1295[3]),
        .R(1'b0));
  FDRE \select_ln32_7_reg_1295_reg[4] 
       (.C(ap_clk),
        .CE(add_ln39_6_reg_13190),
        .D(select_ln32_7_fu_834_p3[4]),
        .Q(select_ln32_7_reg_1295[4]),
        .R(1'b0));
  FDRE \select_ln32_7_reg_1295_reg[5] 
       (.C(ap_clk),
        .CE(add_ln39_6_reg_13190),
        .D(select_ln32_7_fu_834_p3[5]),
        .Q(select_ln32_7_reg_1295[5]),
        .R(1'b0));
  FDRE \select_ln32_7_reg_1295_reg[6] 
       (.C(ap_clk),
        .CE(add_ln39_6_reg_13190),
        .D(1'b0),
        .Q(select_ln32_7_reg_1295[6]),
        .R(1'b0));
  FDRE \select_ln36_7_reg_1306_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln36_7_reg_1306_reg[0]),
        .Q(select_ln36_7_reg_1306_pp1_iter2_reg[0]),
        .R(1'b0));
  FDRE \select_ln36_7_reg_1306_pp1_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln36_7_reg_1306_reg[1]),
        .Q(select_ln36_7_reg_1306_pp1_iter2_reg[1]),
        .R(1'b0));
  FDRE \select_ln36_7_reg_1306_pp1_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln36_7_reg_1306_reg[2]),
        .Q(select_ln36_7_reg_1306_pp1_iter2_reg[2]),
        .R(1'b0));
  FDRE \select_ln36_7_reg_1306_pp1_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln36_7_reg_1306_reg[3]),
        .Q(select_ln36_7_reg_1306_pp1_iter2_reg[3]),
        .R(1'b0));
  FDRE \select_ln36_7_reg_1306_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln36_7_reg_1306_pp1_iter2_reg[0]),
        .Q(select_ln36_7_reg_1306_pp1_iter3_reg[0]),
        .R(1'b0));
  FDRE \select_ln36_7_reg_1306_pp1_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln36_7_reg_1306_pp1_iter2_reg[1]),
        .Q(select_ln36_7_reg_1306_pp1_iter3_reg[1]),
        .R(1'b0));
  FDRE \select_ln36_7_reg_1306_pp1_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln36_7_reg_1306_pp1_iter2_reg[2]),
        .Q(select_ln36_7_reg_1306_pp1_iter3_reg[2]),
        .R(1'b0));
  FDRE \select_ln36_7_reg_1306_pp1_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln36_7_reg_1306_pp1_iter2_reg[3]),
        .Q(select_ln36_7_reg_1306_pp1_iter3_reg[3]),
        .R(1'b0));
  FDRE \select_ln36_7_reg_1306_reg[0] 
       (.C(ap_clk),
        .CE(add_ln39_6_reg_13190),
        .D(\in_d_0_reg_424[0]_i_1_n_5 ),
        .Q(select_ln36_7_reg_1306_reg[0]),
        .R(select_ln36_7_reg_1306));
  FDRE \select_ln36_7_reg_1306_reg[1] 
       (.C(ap_clk),
        .CE(add_ln39_6_reg_13190),
        .D(ap_phi_mux_in_d_0_phi_fu_428_p4),
        .Q(select_ln36_7_reg_1306_reg[1]),
        .R(select_ln36_7_reg_1306));
  FDRE \select_ln36_7_reg_1306_reg[2] 
       (.C(ap_clk),
        .CE(add_ln39_6_reg_13190),
        .D(\in_d_0_reg_424[2]_i_1_n_5 ),
        .Q(select_ln36_7_reg_1306_reg[2]),
        .R(select_ln36_7_reg_1306));
  FDRE \select_ln36_7_reg_1306_reg[3] 
       (.C(ap_clk),
        .CE(add_ln39_6_reg_13190),
        .D(\in_d_0_reg_424[3]_i_1_n_5 ),
        .Q(select_ln36_7_reg_1306_reg[3]),
        .R(select_ln36_7_reg_1306));
  LUT6 #(
    .INIT(64'hF6FFFFFF06000000)) 
    \select_ln36_8_reg_1313[0]_i_1 
       (.I0(p_0_in13_out),
        .I1(select_ln32_fu_827_p3[0]),
        .I2(icmp_ln31_reg_1255),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_enable_reg_pp1_iter1),
        .I5(select_ln36_8_reg_1313[0]),
        .O(\select_ln36_8_reg_1313[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    \select_ln36_8_reg_1313[0]_i_2 
       (.I0(out_w_0_reg_403[0]),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(select_ln36_8_reg_1313[0]),
        .I4(icmp_ln33_reg_1264),
        .O(select_ln32_fu_827_p3[0]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \select_ln36_8_reg_1313[1]_i_1 
       (.I0(zext_ln36_3_fu_875_p1[1]),
        .I1(p_0_in13_out),
        .I2(select_ln32_fu_827_p3[1]),
        .I3(add_ln39_6_reg_13190),
        .I4(ap_enable_reg_pp1_iter1),
        .I5(select_ln36_8_reg_1313[1]),
        .O(\select_ln36_8_reg_1313[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h050A0303050A0C0C)) 
    \select_ln36_8_reg_1313[1]_i_2 
       (.I0(select_ln36_8_reg_1313[0]),
        .I1(out_w_0_reg_403[0]),
        .I2(icmp_ln33_reg_1264),
        .I3(select_ln36_8_reg_1313[1]),
        .I4(add_ln39_1_reg_1324_reg_i_1_n_5),
        .I5(out_w_0_reg_403[1]),
        .O(zext_ln36_3_fu_875_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    \select_ln36_8_reg_1313[1]_i_3 
       (.I0(out_w_0_reg_403[1]),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(select_ln36_8_reg_1313[1]),
        .I4(icmp_ln33_reg_1264),
        .O(select_ln32_fu_827_p3[1]));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \select_ln36_8_reg_1313[2]_i_1 
       (.I0(zext_ln36_3_fu_875_p1[2]),
        .I1(p_0_in13_out),
        .I2(zext_ln36_fu_818_p1[2]),
        .I3(icmp_ln33_reg_1264),
        .I4(select_ln36_8_reg_13130),
        .I5(select_ln36_8_reg_1313[2]),
        .O(\select_ln36_8_reg_1313[2]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h00001DFF0000E200)) 
    \select_ln36_8_reg_1313[2]_i_2 
       (.I0(out_w_0_reg_403[0]),
        .I1(add_ln39_1_reg_1324_reg_i_1_n_5),
        .I2(select_ln36_8_reg_1313[0]),
        .I3(zext_ln36_fu_818_p1[1]),
        .I4(icmp_ln33_reg_1264),
        .I5(zext_ln36_fu_818_p1[2]),
        .O(zext_ln36_3_fu_875_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \select_ln36_8_reg_1313[2]_i_3 
       (.I0(icmp_ln31_reg_1255),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .O(select_ln36_8_reg_13130));
  FDRE \select_ln36_8_reg_1313_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln36_8_reg_1313[0]_i_1_n_5 ),
        .Q(select_ln36_8_reg_1313[0]),
        .R(1'b0));
  FDRE \select_ln36_8_reg_1313_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln36_8_reg_1313[1]_i_1_n_5 ),
        .Q(select_ln36_8_reg_1313[1]),
        .R(1'b0));
  FDRE \select_ln36_8_reg_1313_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln36_8_reg_1313[2]_i_1_n_5 ),
        .Q(select_ln36_8_reg_1313[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \sext_ln34_reg_1223[0]_i_1 
       (.I0(\out_d_0_reg_336_reg_n_5_[2] ),
        .I1(\out_d_0_reg_336_reg_n_5_[1] ),
        .I2(\out_d_0_reg_336_reg_n_5_[0] ),
        .O(tmp_6_fu_461_p10[0]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sext_ln34_reg_1223[11]_i_1 
       (.I0(\out_d_0_reg_336_reg_n_5_[2] ),
        .I1(\out_d_0_reg_336_reg_n_5_[1] ),
        .O(tmp_6_fu_461_p10[11]));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \sext_ln34_reg_1223[17]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_0_reg_336_reg_n_5_[0] ),
        .I2(\out_d_0_reg_336_reg_n_5_[2] ),
        .I3(\out_d_0_reg_336_reg_n_5_[3] ),
        .I4(\out_d_0_reg_336_reg_n_5_[1] ),
        .O(ap_enable_reg_pp0_iter00));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sext_ln34_reg_1223[17]_i_2 
       (.I0(\out_d_0_reg_336_reg_n_5_[1] ),
        .I1(\out_d_0_reg_336_reg_n_5_[0] ),
        .O(tmp_6_fu_461_p10[15]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hC7)) 
    \sext_ln34_reg_1223[1]_i_1 
       (.I0(\out_d_0_reg_336_reg_n_5_[1] ),
        .I1(\out_d_0_reg_336_reg_n_5_[2] ),
        .I2(\out_d_0_reg_336_reg_n_5_[0] ),
        .O(tmp_6_fu_461_p10[1]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'h59)) 
    \sext_ln34_reg_1223[2]_i_1 
       (.I0(\out_d_0_reg_336_reg_n_5_[1] ),
        .I1(\out_d_0_reg_336_reg_n_5_[2] ),
        .I2(\out_d_0_reg_336_reg_n_5_[0] ),
        .O(tmp_6_fu_461_p10[2]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hE7)) 
    \sext_ln34_reg_1223[3]_i_1 
       (.I0(\out_d_0_reg_336_reg_n_5_[1] ),
        .I1(\out_d_0_reg_336_reg_n_5_[2] ),
        .I2(\out_d_0_reg_336_reg_n_5_[0] ),
        .O(tmp_6_fu_461_p10[3]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hC1)) 
    \sext_ln34_reg_1223[4]_i_1 
       (.I0(\out_d_0_reg_336_reg_n_5_[1] ),
        .I1(\out_d_0_reg_336_reg_n_5_[0] ),
        .I2(\out_d_0_reg_336_reg_n_5_[2] ),
        .O(tmp_6_fu_461_p10[4]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \sext_ln34_reg_1223[6]_i_1 
       (.I0(\out_d_0_reg_336_reg_n_5_[2] ),
        .I1(\out_d_0_reg_336_reg_n_5_[1] ),
        .I2(\out_d_0_reg_336_reg_n_5_[0] ),
        .O(tmp_6_fu_461_p10[6]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \sext_ln34_reg_1223[7]_i_1 
       (.I0(\out_d_0_reg_336_reg_n_5_[1] ),
        .I1(\out_d_0_reg_336_reg_n_5_[0] ),
        .I2(\out_d_0_reg_336_reg_n_5_[2] ),
        .O(tmp_6_fu_461_p10[7]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \sext_ln34_reg_1223[8]_i_1 
       (.I0(\out_d_0_reg_336_reg_n_5_[2] ),
        .I1(\out_d_0_reg_336_reg_n_5_[0] ),
        .I2(\out_d_0_reg_336_reg_n_5_[1] ),
        .O(tmp_6_fu_461_p10[8]));
  FDRE \sext_ln34_reg_1223_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(tmp_6_fu_461_p10[0]),
        .Q(sext_ln34_reg_1223[0]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1223_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(tmp_6_fu_461_p10[11]),
        .Q(sext_ln34_reg_1223[11]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1223_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(tmp_6_fu_461_p10[15]),
        .Q(sext_ln34_reg_1223[17]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1223_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(tmp_6_fu_461_p10[1]),
        .Q(sext_ln34_reg_1223[1]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1223_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(tmp_6_fu_461_p10[2]),
        .Q(sext_ln34_reg_1223[2]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1223_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(tmp_6_fu_461_p10[3]),
        .Q(sext_ln34_reg_1223[3]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1223_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(tmp_6_fu_461_p10[4]),
        .Q(sext_ln34_reg_1223[4]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1223_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(\out_d_0_reg_336_reg_n_5_[1] ),
        .Q(sext_ln34_reg_1223[5]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1223_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(tmp_6_fu_461_p10[6]),
        .Q(sext_ln34_reg_1223[6]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1223_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(tmp_6_fu_461_p10[7]),
        .Q(sext_ln34_reg_1223[7]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1223_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(tmp_6_fu_461_p10[8]),
        .Q(sext_ln34_reg_1223[8]),
        .R(1'b0));
  FDRE \shl_ln_reg_1230_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(\out_d_0_reg_336_reg_n_5_[0] ),
        .Q(shl_ln_reg_1230[3]),
        .R(1'b0));
  FDRE \shl_ln_reg_1230_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(\out_d_0_reg_336_reg_n_5_[2] ),
        .Q(shl_ln_reg_1230[5]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln39_3_reg_1274[0]_i_1 
       (.I0(zext_ln39_11_fu_740_p1[3]),
        .O(\sub_ln39_3_reg_1274[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln39_3_reg_1274[1]_i_1 
       (.I0(zext_ln39_11_fu_740_p1[4]),
        .O(\sub_ln39_3_reg_1274[1]_i_1_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln39_3_reg_1274[2]_i_1 
       (.I0(zext_ln39_11_fu_740_p1[5]),
        .O(\sub_ln39_3_reg_1274[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \sub_ln39_3_reg_1274[3]_i_1 
       (.I0(zext_ln39_11_fu_740_p1[4]),
        .I1(zext_ln39_11_fu_740_p1[5]),
        .I2(zext_ln39_11_fu_740_p1[3]),
        .O(\sub_ln39_3_reg_1274[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'h4C)) 
    \sub_ln39_3_reg_1274[4]_i_1 
       (.I0(zext_ln39_11_fu_740_p1[5]),
        .I1(zext_ln39_11_fu_740_p1[4]),
        .I2(zext_ln39_11_fu_740_p1[3]),
        .O(\sub_ln39_3_reg_1274[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \sub_ln39_3_reg_1274[5]_i_1 
       (.I0(zext_ln39_11_fu_740_p1[5]),
        .I1(zext_ln39_11_fu_740_p1[4]),
        .I2(zext_ln39_11_fu_740_p1[3]),
        .O(\sub_ln39_3_reg_1274[5]_i_1_n_5 ));
  FDRE \sub_ln39_3_reg_1274_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(sub_ln39_3_reg_1274[0]),
        .Q(sub_ln39_3_reg_1274_pp1_iter1_reg[0]),
        .R(1'b0));
  FDRE \sub_ln39_3_reg_1274_pp1_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(sub_ln39_3_reg_1274[1]),
        .Q(sub_ln39_3_reg_1274_pp1_iter1_reg[1]),
        .R(1'b0));
  FDRE \sub_ln39_3_reg_1274_pp1_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(sub_ln39_3_reg_1274[2]),
        .Q(sub_ln39_3_reg_1274_pp1_iter1_reg[2]),
        .R(1'b0));
  FDRE \sub_ln39_3_reg_1274_pp1_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(sub_ln39_3_reg_1274[3]),
        .Q(sub_ln39_3_reg_1274_pp1_iter1_reg[3]),
        .R(1'b0));
  FDRE \sub_ln39_3_reg_1274_pp1_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(sub_ln39_3_reg_1274[4]),
        .Q(sub_ln39_3_reg_1274_pp1_iter1_reg[4]),
        .R(1'b0));
  FDRE \sub_ln39_3_reg_1274_pp1_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(sub_ln39_3_reg_1274[5]),
        .Q(sub_ln39_3_reg_1274_pp1_iter1_reg[5]),
        .R(1'b0));
  FDRE \sub_ln39_3_reg_1274_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln33_reg_12640),
        .D(\sub_ln39_3_reg_1274[0]_i_1_n_5 ),
        .Q(sub_ln39_3_reg_1274[0]),
        .R(1'b0));
  FDRE \sub_ln39_3_reg_1274_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln33_reg_12640),
        .D(\sub_ln39_3_reg_1274[1]_i_1_n_5 ),
        .Q(sub_ln39_3_reg_1274[1]),
        .R(1'b0));
  FDRE \sub_ln39_3_reg_1274_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln33_reg_12640),
        .D(\sub_ln39_3_reg_1274[2]_i_1_n_5 ),
        .Q(sub_ln39_3_reg_1274[2]),
        .R(1'b0));
  FDRE \sub_ln39_3_reg_1274_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln33_reg_12640),
        .D(\sub_ln39_3_reg_1274[3]_i_1_n_5 ),
        .Q(sub_ln39_3_reg_1274[3]),
        .R(1'b0));
  FDRE \sub_ln39_3_reg_1274_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln33_reg_12640),
        .D(\sub_ln39_3_reg_1274[4]_i_1_n_5 ),
        .Q(sub_ln39_3_reg_1274[4]),
        .R(1'b0));
  FDRE \sub_ln39_3_reg_1274_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln33_reg_12640),
        .D(\sub_ln39_3_reg_1274[5]_i_1_n_5 ),
        .Q(sub_ln39_3_reg_1274[5]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln39_reg_1249[1]_i_1 
       (.I0(zext_ln39_11_fu_740_p1[3]),
        .I1(zext_ln39_11_fu_740_p1[4]),
        .O(\sub_ln39_reg_1249[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \sub_ln39_reg_1249[2]_i_1 
       (.I0(zext_ln39_11_fu_740_p1[3]),
        .I1(zext_ln39_11_fu_740_p1[4]),
        .I2(zext_ln39_11_fu_740_p1[5]),
        .O(\sub_ln39_reg_1249[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \sub_ln39_reg_1249[3]_i_1 
       (.I0(zext_ln39_11_fu_740_p1[5]),
        .I1(zext_ln39_11_fu_740_p1[4]),
        .I2(zext_ln39_11_fu_740_p1[3]),
        .O(\sub_ln39_reg_1249[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hA4)) 
    \sub_ln39_reg_1249[4]_i_1 
       (.I0(zext_ln39_11_fu_740_p1[3]),
        .I1(zext_ln39_11_fu_740_p1[5]),
        .I2(zext_ln39_11_fu_740_p1[4]),
        .O(\sub_ln39_reg_1249[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \sub_ln39_reg_1249[5]_i_1 
       (.I0(zext_ln39_11_fu_740_p1[4]),
        .I1(zext_ln39_11_fu_740_p1[3]),
        .I2(zext_ln39_11_fu_740_p1[5]),
        .O(\sub_ln39_reg_1249[5]_i_1_n_5 ));
  FDRE \sub_ln39_reg_1249_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(zext_ln39_11_fu_740_p1[3]),
        .Q(sub_ln39_reg_1249[0]),
        .R(1'b0));
  FDRE \sub_ln39_reg_1249_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(\sub_ln39_reg_1249[1]_i_1_n_5 ),
        .Q(sub_ln39_reg_1249[1]),
        .R(1'b0));
  FDRE \sub_ln39_reg_1249_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(\sub_ln39_reg_1249[2]_i_1_n_5 ),
        .Q(sub_ln39_reg_1249[2]),
        .R(1'b0));
  FDRE \sub_ln39_reg_1249_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(\sub_ln39_reg_1249[3]_i_1_n_5 ),
        .Q(sub_ln39_reg_1249[3]),
        .R(1'b0));
  FDRE \sub_ln39_reg_1249_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(\sub_ln39_reg_1249[4]_i_1_n_5 ),
        .Q(sub_ln39_reg_1249[4]),
        .R(1'b0));
  FDRE \sub_ln39_reg_1249_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(\sub_ln39_reg_1249[5]_i_1_n_5 ),
        .Q(sub_ln39_reg_1249[5]),
        .R(1'b0));
  FDRE \tmp_reg_1353_reg[31] 
       (.C(ap_clk),
        .CE(network_mul_32s_16s_32_5_1_U90_n_5),
        .D(tmp_fu_983_p18[31]),
        .Q(tmp_reg_1353),
        .R(1'b0));
  FDRE \zext_ln24_reg_1204_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_347[0]),
        .Q(zext_ln24_reg_1204[0]),
        .R(1'b0));
  FDRE \zext_ln24_reg_1204_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_347[1]),
        .Q(zext_ln24_reg_1204[1]),
        .R(1'b0));
  FDRE \zext_ln24_reg_1204_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_347[2]),
        .Q(zext_ln24_reg_1204[2]),
        .R(1'b0));
  FDRE \zext_ln24_reg_1204_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_347[3]),
        .Q(zext_ln24_reg_1204[3]),
        .R(1'b0));
  FDRE \zext_ln24_reg_1204_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_347[4]),
        .Q(zext_ln24_reg_1204[4]),
        .R(1'b0));
  FDRE \zext_ln24_reg_1204_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_347[5]),
        .Q(zext_ln24_reg_1204[5]),
        .R(1'b0));
  FDRE \zext_ln24_reg_1204_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_347[6]),
        .Q(zext_ln24_reg_1204[6]),
        .R(1'b0));
  FDRE \zext_ln24_reg_1204_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_347[7]),
        .Q(zext_ln24_reg_1204[7]),
        .R(1'b0));
  FDRE \zext_ln24_reg_1204_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_347[8]),
        .Q(zext_ln24_reg_1204[8]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_3
   (input_r_ce0,
    \ap_CS_fsm_reg[5]_0 ,
    \ap_CS_fsm_reg[5]_1 ,
    \buffer_reg_1680_reg[14]_0 ,
    \buffer_reg_1680_reg[21]_0 ,
    \buffer_reg_1680_reg[12]_0 ,
    \buffer_reg_1680_reg[10]_0 ,
    \buffer_reg_1680_reg[9]_0 ,
    \buffer_reg_1680_reg[8]_0 ,
    \buffer_reg_1680_reg[7]_0 ,
    \buffer_reg_1680_reg[6]_0 ,
    \buffer_reg_1680_reg[4]_0 ,
    \buffer_reg_1680_reg[2]_0 ,
    \buffer_reg_1680_reg[1]_0 ,
    \buffer_reg_1680_reg[0]_0 ,
    D,
    \icmp_ln36_2_reg_1646_pp1_iter10_reg_reg[0]_0 ,
    ap_enable_reg_pp1_iter11_reg_0,
    \add_ln47_1_reg_1687_reg[0]_0 ,
    output_r_address0,
    \add_ln47_1_reg_1687_reg[3]_0 ,
    \add_ln47_1_reg_1687_reg[5]_0 ,
    \add_ln47_1_reg_1687_reg[6]_0 ,
    \add_ln47_1_reg_1687_reg[7]_0 ,
    \add_ln47_1_reg_1687_reg[8]_0 ,
    add_ln39_1_reg_1636_reg_0,
    input_r_address0,
    add_ln39_1_reg_1636_reg_1,
    add_ln39_1_reg_1636_reg_2,
    add_ln39_1_reg_1636_reg_3,
    add_ln39_1_reg_1636_reg_4,
    add_ln39_1_reg_1636_reg_5,
    add_ln39_1_reg_1636_reg_6,
    add_ln39_1_reg_1636_reg_7,
    add_ln39_1_reg_1636_reg_8,
    \ap_CS_fsm_reg[30] ,
    ap_clk,
    ap_enable_reg_pp1_iter10_reg_0,
    ap_rst_n_inv,
    ram_reg_0,
    Q,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_7,
    ram_reg_6,
    ram_reg_5,
    ram_reg_4,
    ram_reg_4_0,
    ram_reg_3,
    ram_reg_3_0,
    ram_reg_2,
    ram_reg_1,
    ram_reg_0_3,
    ram_reg_0_4,
    grp_pointwise_conv2d_fix_3_fu_488_ap_start_reg,
    output_r_ce0,
    ram_reg_0_i_35,
    ram_reg_0_i_45_0,
    ram_reg_0_i_45_1,
    ram_reg_0_5,
    ram_reg_0_6,
    q0,
    ap_rst_n);
  output input_r_ce0;
  output \ap_CS_fsm_reg[5]_0 ;
  output \ap_CS_fsm_reg[5]_1 ;
  output \buffer_reg_1680_reg[14]_0 ;
  output [5:0]\buffer_reg_1680_reg[21]_0 ;
  output \buffer_reg_1680_reg[12]_0 ;
  output \buffer_reg_1680_reg[10]_0 ;
  output \buffer_reg_1680_reg[9]_0 ;
  output \buffer_reg_1680_reg[8]_0 ;
  output \buffer_reg_1680_reg[7]_0 ;
  output \buffer_reg_1680_reg[6]_0 ;
  output \buffer_reg_1680_reg[4]_0 ;
  output \buffer_reg_1680_reg[2]_0 ;
  output \buffer_reg_1680_reg[1]_0 ;
  output \buffer_reg_1680_reg[0]_0 ;
  output [1:0]D;
  output \icmp_ln36_2_reg_1646_pp1_iter10_reg_reg[0]_0 ;
  output ap_enable_reg_pp1_iter11_reg_0;
  output \add_ln47_1_reg_1687_reg[0]_0 ;
  output [5:0]output_r_address0;
  output \add_ln47_1_reg_1687_reg[3]_0 ;
  output \add_ln47_1_reg_1687_reg[5]_0 ;
  output \add_ln47_1_reg_1687_reg[6]_0 ;
  output \add_ln47_1_reg_1687_reg[7]_0 ;
  output \add_ln47_1_reg_1687_reg[8]_0 ;
  output add_ln39_1_reg_1636_reg_0;
  output [3:0]input_r_address0;
  output add_ln39_1_reg_1636_reg_1;
  output add_ln39_1_reg_1636_reg_2;
  output add_ln39_1_reg_1636_reg_3;
  output add_ln39_1_reg_1636_reg_4;
  output add_ln39_1_reg_1636_reg_5;
  output add_ln39_1_reg_1636_reg_6;
  output add_ln39_1_reg_1636_reg_7;
  output add_ln39_1_reg_1636_reg_8;
  output \ap_CS_fsm_reg[30] ;
  input ap_clk;
  input ap_enable_reg_pp1_iter10_reg_0;
  input ap_rst_n_inv;
  input [1:0]ram_reg_0;
  input [4:0]Q;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_7;
  input ram_reg_6;
  input ram_reg_5;
  input ram_reg_4;
  input ram_reg_4_0;
  input ram_reg_3;
  input ram_reg_3_0;
  input ram_reg_2;
  input ram_reg_1;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input grp_pointwise_conv2d_fix_3_fu_488_ap_start_reg;
  input output_r_ce0;
  input ram_reg_0_i_35;
  input [6:0]ram_reg_0_i_45_0;
  input [6:0]ram_reg_0_i_45_1;
  input [8:0]ram_reg_0_5;
  input [8:0]ram_reg_0_6;
  input [15:0]q0;
  input ap_rst_n;

  wire [1:0]D;
  wire [4:0]Q;
  wire [11:1]add_ln24_fu_591_p2;
  wire [11:1]add_ln24_reg_1521;
  wire \add_ln24_reg_1521[4]_i_2_n_5 ;
  wire \add_ln24_reg_1521[8]_i_2_n_5 ;
  wire \add_ln24_reg_1521[8]_i_3_n_5 ;
  wire \add_ln24_reg_1521_reg[11]_i_1_n_7 ;
  wire \add_ln24_reg_1521_reg[11]_i_1_n_8 ;
  wire \add_ln24_reg_1521_reg[4]_i_1_n_5 ;
  wire \add_ln24_reg_1521_reg[4]_i_1_n_6 ;
  wire \add_ln24_reg_1521_reg[4]_i_1_n_7 ;
  wire \add_ln24_reg_1521_reg[4]_i_1_n_8 ;
  wire \add_ln24_reg_1521_reg[8]_i_1_n_5 ;
  wire \add_ln24_reg_1521_reg[8]_i_1_n_6 ;
  wire \add_ln24_reg_1521_reg[8]_i_1_n_7 ;
  wire \add_ln24_reg_1521_reg[8]_i_1_n_8 ;
  wire [6:3]add_ln28_fu_679_p2;
  wire [6:0]add_ln28_reg_1556;
  wire add_ln28_reg_15560;
  wire [10:0]add_ln31_fu_1060_p2;
  wire add_ln39_1_reg_1636_reg_0;
  wire add_ln39_1_reg_1636_reg_1;
  wire add_ln39_1_reg_1636_reg_2;
  wire add_ln39_1_reg_1636_reg_3;
  wire add_ln39_1_reg_1636_reg_4;
  wire add_ln39_1_reg_1636_reg_5;
  wire add_ln39_1_reg_1636_reg_6;
  wire add_ln39_1_reg_1636_reg_7;
  wire add_ln39_1_reg_1636_reg_8;
  wire add_ln39_1_reg_1636_reg_i_1_n_5;
  wire [8:1]add_ln39_4_fu_1199_p2;
  wire [8:0]add_ln39_4_reg_1631;
  wire add_ln39_4_reg_16310;
  wire \add_ln39_4_reg_1631[4]_i_2_n_5 ;
  wire \add_ln39_4_reg_1631[4]_i_3_n_5 ;
  wire \add_ln39_4_reg_1631[4]_i_4_n_5 ;
  wire \add_ln39_4_reg_1631[4]_i_5_n_5 ;
  wire \add_ln39_4_reg_1631[4]_i_6_n_5 ;
  wire \add_ln39_4_reg_1631[4]_i_7_n_5 ;
  wire \add_ln39_4_reg_1631[4]_i_8_n_5 ;
  wire \add_ln39_4_reg_1631[8]_i_2_n_5 ;
  wire \add_ln39_4_reg_1631[8]_i_3_n_5 ;
  wire \add_ln39_4_reg_1631[8]_i_4_n_5 ;
  wire \add_ln39_4_reg_1631_reg[4]_i_1_n_5 ;
  wire \add_ln39_4_reg_1631_reg[4]_i_1_n_6 ;
  wire \add_ln39_4_reg_1631_reg[4]_i_1_n_7 ;
  wire \add_ln39_4_reg_1631_reg[4]_i_1_n_8 ;
  wire \add_ln39_4_reg_1631_reg[8]_i_1_n_6 ;
  wire \add_ln39_4_reg_1631_reg[8]_i_1_n_7 ;
  wire \add_ln39_4_reg_1631_reg[8]_i_1_n_8 ;
  wire [8:1]add_ln39_fu_1134_p2;
  wire [8:0]add_ln39_reg_1602;
  wire add_ln39_reg_16020;
  wire \add_ln39_reg_1602[4]_i_2_n_5 ;
  wire \add_ln39_reg_1602[4]_i_3_n_5 ;
  wire \add_ln39_reg_1602[4]_i_4_n_5 ;
  wire \add_ln39_reg_1602_reg[4]_i_1_n_5 ;
  wire \add_ln39_reg_1602_reg[4]_i_1_n_6 ;
  wire \add_ln39_reg_1602_reg[4]_i_1_n_7 ;
  wire \add_ln39_reg_1602_reg[4]_i_1_n_8 ;
  wire \add_ln39_reg_1602_reg[8]_i_2_n_6 ;
  wire \add_ln39_reg_1602_reg[8]_i_2_n_7 ;
  wire \add_ln39_reg_1602_reg[8]_i_2_n_8 ;
  wire [12:0]add_ln47_1_fu_1374_p2;
  wire \add_ln47_1_reg_1687[11]_i_2_n_5 ;
  wire \add_ln47_1_reg_1687[11]_i_3_n_5 ;
  wire \add_ln47_1_reg_1687[11]_i_4_n_5 ;
  wire \add_ln47_1_reg_1687[11]_i_5_n_5 ;
  wire \add_ln47_1_reg_1687[11]_i_6_n_5 ;
  wire \add_ln47_1_reg_1687[12]_i_2_n_5 ;
  wire \add_ln47_1_reg_1687[3]_i_2_n_5 ;
  wire \add_ln47_1_reg_1687[3]_i_3_n_5 ;
  wire \add_ln47_1_reg_1687[3]_i_4_n_5 ;
  wire \add_ln47_1_reg_1687[3]_i_5_n_5 ;
  wire \add_ln47_1_reg_1687[7]_i_2_n_5 ;
  wire \add_ln47_1_reg_1687[7]_i_3_n_5 ;
  wire \add_ln47_1_reg_1687[7]_i_4_n_5 ;
  wire \add_ln47_1_reg_1687[7]_i_5_n_5 ;
  wire \add_ln47_1_reg_1687_reg[0]_0 ;
  wire \add_ln47_1_reg_1687_reg[11]_i_1_n_5 ;
  wire \add_ln47_1_reg_1687_reg[11]_i_1_n_6 ;
  wire \add_ln47_1_reg_1687_reg[11]_i_1_n_7 ;
  wire \add_ln47_1_reg_1687_reg[11]_i_1_n_8 ;
  wire \add_ln47_1_reg_1687_reg[3]_0 ;
  wire \add_ln47_1_reg_1687_reg[3]_i_1_n_5 ;
  wire \add_ln47_1_reg_1687_reg[3]_i_1_n_6 ;
  wire \add_ln47_1_reg_1687_reg[3]_i_1_n_7 ;
  wire \add_ln47_1_reg_1687_reg[3]_i_1_n_8 ;
  wire \add_ln47_1_reg_1687_reg[5]_0 ;
  wire \add_ln47_1_reg_1687_reg[6]_0 ;
  wire \add_ln47_1_reg_1687_reg[7]_0 ;
  wire \add_ln47_1_reg_1687_reg[7]_i_1_n_5 ;
  wire \add_ln47_1_reg_1687_reg[7]_i_1_n_6 ;
  wire \add_ln47_1_reg_1687_reg[7]_i_1_n_7 ;
  wire \add_ln47_1_reg_1687_reg[7]_i_1_n_8 ;
  wire \add_ln47_1_reg_1687_reg[8]_0 ;
  wire [8:1]add_ln47_fu_1237_p2;
  wire [8:0]add_ln47_reg_1650;
  wire \add_ln47_reg_1650[4]_i_2_n_5 ;
  wire \add_ln47_reg_1650[4]_i_3_n_5 ;
  wire \add_ln47_reg_1650[4]_i_4_n_5 ;
  wire \add_ln47_reg_1650_pp1_iter8_reg_reg[0]_srl6_n_5 ;
  wire \add_ln47_reg_1650_pp1_iter8_reg_reg[1]_srl6_n_5 ;
  wire \add_ln47_reg_1650_pp1_iter8_reg_reg[2]_srl6_n_5 ;
  wire \add_ln47_reg_1650_pp1_iter8_reg_reg[3]_srl6_n_5 ;
  wire \add_ln47_reg_1650_pp1_iter8_reg_reg[4]_srl6_n_5 ;
  wire \add_ln47_reg_1650_pp1_iter8_reg_reg[5]_srl6_n_5 ;
  wire \add_ln47_reg_1650_pp1_iter8_reg_reg[6]_srl6_n_5 ;
  wire \add_ln47_reg_1650_pp1_iter8_reg_reg[7]_srl6_n_5 ;
  wire \add_ln47_reg_1650_pp1_iter8_reg_reg[8]_srl6_n_5 ;
  wire [8:0]add_ln47_reg_1650_pp1_iter9_reg;
  wire \add_ln47_reg_1650_reg[4]_i_1_n_5 ;
  wire \add_ln47_reg_1650_reg[4]_i_1_n_6 ;
  wire \add_ln47_reg_1650_reg[4]_i_1_n_7 ;
  wire \add_ln47_reg_1650_reg[4]_i_1_n_8 ;
  wire \add_ln47_reg_1650_reg[8]_i_2_n_6 ;
  wire \add_ln47_reg_1650_reg[8]_i_2_n_7 ;
  wire \add_ln47_reg_1650_reg[8]_i_2_n_8 ;
  wire and_ln32_reg_1612;
  wire \and_ln32_reg_1612[0]_i_3_n_5 ;
  wire \and_ln32_reg_1612[0]_i_4_n_5 ;
  wire \and_ln32_reg_1612_pp1_iter8_reg_reg[0]_srl7_n_5 ;
  wire and_ln32_reg_1612_pp1_iter9_reg;
  wire \ap_CS_fsm[3]_i_3_n_5 ;
  wire \ap_CS_fsm[4]_i_2__0_n_5 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp1_stage0;
  wire \ap_CS_fsm_reg[30] ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[5]_1 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state5;
  wire [5:1]ap_NS_fsm;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1__3_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__3_n_5;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1__0_n_5;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter10;
  wire ap_enable_reg_pp1_iter10_reg_0;
  wire ap_enable_reg_pp1_iter11_reg_0;
  wire ap_enable_reg_pp1_iter2_i_1__0_n_5;
  wire ap_enable_reg_pp1_iter8_reg_srl5___grp_pointwise_conv2d_fix_1_fu_482_ap_enable_reg_pp1_iter8_reg_r_n_5;
  wire ap_enable_reg_pp1_iter9_reg_gate_n_5;
  wire ap_enable_reg_pp1_iter9_reg_grp_pointwise_conv2d_fix_1_fu_482_ap_enable_reg_pp1_iter9_reg_r_n_5;
  wire ap_phi_mux_i_0_phi_fu_514_p41;
  wire [1:1]ap_phi_mux_in_d_0_phi_fu_580_p4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [21:0]buffer_0_reg_566;
  wire buffer_0_reg_5661;
  wire \buffer_0_reg_566[0]_i_1_n_5 ;
  wire \buffer_0_reg_566[10]_i_1_n_5 ;
  wire \buffer_0_reg_566[11]_i_1_n_5 ;
  wire \buffer_0_reg_566[12]_i_1_n_5 ;
  wire \buffer_0_reg_566[13]_i_1_n_5 ;
  wire \buffer_0_reg_566[14]_i_1_n_5 ;
  wire \buffer_0_reg_566[15]_i_1_n_5 ;
  wire \buffer_0_reg_566[16]_i_1_n_5 ;
  wire \buffer_0_reg_566[17]_i_1_n_5 ;
  wire \buffer_0_reg_566[18]_i_1_n_5 ;
  wire \buffer_0_reg_566[19]_i_1_n_5 ;
  wire \buffer_0_reg_566[1]_i_1_n_5 ;
  wire \buffer_0_reg_566[20]_i_1_n_5 ;
  wire \buffer_0_reg_566[21]_i_1_n_5 ;
  wire \buffer_0_reg_566[2]_i_1_n_5 ;
  wire \buffer_0_reg_566[3]_i_1_n_5 ;
  wire \buffer_0_reg_566[4]_i_1_n_5 ;
  wire \buffer_0_reg_566[5]_i_1_n_5 ;
  wire \buffer_0_reg_566[6]_i_1_n_5 ;
  wire \buffer_0_reg_566[7]_i_1_n_5 ;
  wire \buffer_0_reg_566[8]_i_1_n_5 ;
  wire \buffer_0_reg_566[9]_i_1_n_5 ;
  wire [21:0]buffer_fu_1365_p2;
  wire [20:0]buffer_reg_1680;
  wire buffer_reg_16800;
  wire \buffer_reg_1680[11]_i_2_n_5 ;
  wire \buffer_reg_1680[11]_i_3_n_5 ;
  wire \buffer_reg_1680[11]_i_4_n_5 ;
  wire \buffer_reg_1680[11]_i_5_n_5 ;
  wire \buffer_reg_1680[15]_i_2_n_5 ;
  wire \buffer_reg_1680[15]_i_3_n_5 ;
  wire \buffer_reg_1680[15]_i_4_n_5 ;
  wire \buffer_reg_1680[15]_i_5_n_5 ;
  wire \buffer_reg_1680[19]_i_4_n_5 ;
  wire \buffer_reg_1680[19]_i_5_n_5 ;
  wire \buffer_reg_1680[19]_i_6_n_5 ;
  wire \buffer_reg_1680[19]_i_7_n_5 ;
  wire \buffer_reg_1680[19]_i_8_n_5 ;
  wire \buffer_reg_1680[21]_i_10_n_5 ;
  wire \buffer_reg_1680[21]_i_11_n_5 ;
  wire \buffer_reg_1680[21]_i_4_n_5 ;
  wire \buffer_reg_1680[21]_i_5_n_5 ;
  wire \buffer_reg_1680[21]_i_6_n_5 ;
  wire \buffer_reg_1680[21]_i_9_n_5 ;
  wire \buffer_reg_1680[3]_i_2_n_5 ;
  wire \buffer_reg_1680[3]_i_3_n_5 ;
  wire \buffer_reg_1680[3]_i_4_n_5 ;
  wire \buffer_reg_1680[3]_i_5_n_5 ;
  wire \buffer_reg_1680[7]_i_2_n_5 ;
  wire \buffer_reg_1680[7]_i_3_n_5 ;
  wire \buffer_reg_1680[7]_i_4_n_5 ;
  wire \buffer_reg_1680[7]_i_5_n_5 ;
  wire \buffer_reg_1680_reg[0]_0 ;
  wire \buffer_reg_1680_reg[10]_0 ;
  wire \buffer_reg_1680_reg[11]_i_1_n_5 ;
  wire \buffer_reg_1680_reg[11]_i_1_n_6 ;
  wire \buffer_reg_1680_reg[11]_i_1_n_7 ;
  wire \buffer_reg_1680_reg[11]_i_1_n_8 ;
  wire \buffer_reg_1680_reg[12]_0 ;
  wire \buffer_reg_1680_reg[14]_0 ;
  wire \buffer_reg_1680_reg[15]_i_1_n_5 ;
  wire \buffer_reg_1680_reg[15]_i_1_n_6 ;
  wire \buffer_reg_1680_reg[15]_i_1_n_7 ;
  wire \buffer_reg_1680_reg[15]_i_1_n_8 ;
  wire \buffer_reg_1680_reg[19]_i_1_n_5 ;
  wire \buffer_reg_1680_reg[19]_i_1_n_6 ;
  wire \buffer_reg_1680_reg[19]_i_1_n_7 ;
  wire \buffer_reg_1680_reg[19]_i_1_n_8 ;
  wire \buffer_reg_1680_reg[1]_0 ;
  wire [5:0]\buffer_reg_1680_reg[21]_0 ;
  wire \buffer_reg_1680_reg[21]_i_2_n_8 ;
  wire \buffer_reg_1680_reg[2]_0 ;
  wire \buffer_reg_1680_reg[3]_i_1_n_5 ;
  wire \buffer_reg_1680_reg[3]_i_1_n_6 ;
  wire \buffer_reg_1680_reg[3]_i_1_n_7 ;
  wire \buffer_reg_1680_reg[3]_i_1_n_8 ;
  wire \buffer_reg_1680_reg[4]_0 ;
  wire \buffer_reg_1680_reg[6]_0 ;
  wire \buffer_reg_1680_reg[7]_0 ;
  wire \buffer_reg_1680_reg[7]_i_1_n_5 ;
  wire \buffer_reg_1680_reg[7]_i_1_n_6 ;
  wire \buffer_reg_1680_reg[7]_i_1_n_7 ;
  wire \buffer_reg_1680_reg[7]_i_1_n_8 ;
  wire \buffer_reg_1680_reg[8]_0 ;
  wire \buffer_reg_1680_reg[9]_0 ;
  wire grp_pointwise_conv2d_fix_3_fu_488_ap_done;
  wire grp_pointwise_conv2d_fix_3_fu_488_ap_start_reg;
  wire [8:0]grp_pointwise_conv2d_fix_3_fu_488_input_r_address0;
  wire [13:0]grp_pointwise_conv2d_fix_3_fu_488_output_r_address0;
  wire grp_pointwise_conv2d_fix_3_fu_488_output_r_ce0;
  wire i_0_reg_510;
  wire \i_0_reg_510[3]_i_3_n_5 ;
  wire \i_0_reg_510_reg_n_5_[0] ;
  wire \i_0_reg_510_reg_n_5_[1] ;
  wire \i_0_reg_510_reg_n_5_[2] ;
  wire \i_0_reg_510_reg_n_5_[3] ;
  wire [3:0]i_fu_669_p2;
  wire i_reg_15510;
  wire \i_reg_1551[3]_i_3_n_5 ;
  wire [3:0]i_reg_1551_reg;
  wire icmp_ln24_fu_597_p2;
  wire icmp_ln26_reg_1547;
  wire \icmp_ln26_reg_1547[0]_i_1_n_5 ;
  wire icmp_ln31_fu_1054_p2;
  wire icmp_ln31_reg_1567;
  wire \icmp_ln31_reg_1567[0]_i_2_n_5 ;
  wire \icmp_ln31_reg_1567[0]_i_3_n_5 ;
  wire icmp_ln31_reg_1567_pp1_iter10_reg;
  wire icmp_ln31_reg_1567_pp1_iter2_reg;
  wire icmp_ln31_reg_1567_pp1_iter3_reg;
  wire \icmp_ln31_reg_1567_pp1_iter7_reg_reg[0]_srl4_n_5 ;
  wire icmp_ln31_reg_1567_pp1_iter8_reg;
  wire icmp_ln31_reg_1567_pp1_iter9_reg;
  wire icmp_ln33_fu_1072_p2;
  wire icmp_ln33_reg_1576;
  wire icmp_ln33_reg_15760;
  wire \icmp_ln33_reg_1576[0]_i_2_n_5 ;
  wire icmp_ln33_reg_1576_pp1_iter1_reg;
  wire \icmp_ln33_reg_1576_pp1_iter8_reg_reg[0]_srl7_n_5 ;
  wire icmp_ln33_reg_1576_pp1_iter9_reg;
  wire icmp_ln36_2_fu_1231_p2;
  wire icmp_ln36_2_reg_1646;
  wire \icmp_ln36_2_reg_1646[0]_i_1_n_5 ;
  wire icmp_ln36_2_reg_1646_pp1_iter10_reg;
  wire \icmp_ln36_2_reg_1646_pp1_iter10_reg_reg[0]_0 ;
  wire \icmp_ln36_2_reg_1646_pp1_iter8_reg_reg[0]_srl6_n_5 ;
  wire icmp_ln36_2_reg_1646_pp1_iter9_reg;
  wire [3:0]in_d_0_reg_576;
  wire \in_d_0_reg_576[0]_i_1_n_5 ;
  wire \in_d_0_reg_576[2]_i_1_n_5 ;
  wire \in_d_0_reg_576[3]_i_1_n_5 ;
  wire indvar_flatten18_reg_5220;
  wire \indvar_flatten18_reg_522[10]_i_3_n_5 ;
  wire [10:0]indvar_flatten18_reg_522_reg;
  wire \indvar_flatten_reg_544[5]_i_2_n_5 ;
  wire \indvar_flatten_reg_544[7]_i_2_n_5 ;
  wire [7:0]indvar_flatten_reg_544_reg;
  wire [15:0]input_load_reg_1660;
  wire [3:0]input_r_address0;
  wire input_r_ce0;
  wire [31:0]kernel_buffer_15_016_fu_458;
  wire kernel_buffer_15_016_fu_4580;
  wire [31:0]kernel_buffer_15_17_fu_406;
  wire kernel_buffer_15_17_fu_4060;
  wire [31:0]kernel_buffer_15_18_fu_410;
  wire kernel_buffer_15_18_fu_4100;
  wire [31:0]kernel_buffer_15_19_fu_414;
  wire kernel_buffer_15_19_fu_4140;
  wire [31:0]kernel_buffer_15_20_fu_418;
  wire kernel_buffer_15_20_fu_4180;
  wire [31:0]kernel_buffer_15_21_fu_422;
  wire kernel_buffer_15_21_fu_4220;
  wire [31:0]kernel_buffer_15_22_fu_426;
  wire kernel_buffer_15_22_fu_4260;
  wire [31:0]kernel_buffer_15_23_fu_430;
  wire kernel_buffer_15_23_fu_4300;
  wire [31:0]kernel_buffer_15_24_fu_434;
  wire kernel_buffer_15_24_fu_4340;
  wire [31:0]kernel_buffer_15_25_fu_438;
  wire kernel_buffer_15_25_fu_4380;
  wire [31:0]kernel_buffer_15_26_fu_442;
  wire kernel_buffer_15_26_fu_4420;
  wire [31:0]kernel_buffer_15_27_fu_446;
  wire kernel_buffer_15_27_fu_4460;
  wire [31:0]kernel_buffer_15_28_fu_450;
  wire kernel_buffer_15_28_fu_4500;
  wire [31:0]kernel_buffer_15_29_fu_454;
  wire kernel_buffer_15_29_fu_4540;
  wire [31:0]kernel_buffer_15_fu_402;
  wire kernel_buffer_15_fu_4020;
  wire \mul_ln39_reg_1675[31]_i_1_n_5 ;
  wire [15:0]mux_4_0;
  wire [15:0]mux_6_0;
  wire [15:0]mux_6_1;
  wire [31:14]\network_mul_32s_16s_32_5_1_MulnS_0_U/buff2_reg__0 ;
  wire network_mul_32s_16s_32_5_1_U113_n_5;
  wire out_d_0_reg_488;
  wire \out_d_0_reg_488_reg_n_5_[0] ;
  wire \out_d_0_reg_488_reg_n_5_[1] ;
  wire \out_d_0_reg_488_reg_n_5_[2] ;
  wire \out_d_0_reg_488_reg_n_5_[3] ;
  wire \out_d_0_reg_488_reg_n_5_[4] ;
  wire [4:0]out_d_fu_603_p2;
  wire [4:0]out_d_reg_1530;
  wire out_h_0_reg_533;
  wire [0:0]out_h_0_reg_533_reg;
  wire [3:1]out_h_0_reg_533_reg__0;
  wire [3:2]out_h_fu_1066_p2;
  wire [3:0]out_w_0_reg_555;
  wire \out_w_0_reg_555[0]_i_1_n_5 ;
  wire [5:0]output_r_address0;
  wire output_r_ce0;
  wire [1:0]p_0_in;
  wire p_0_in13_out;
  wire p_1_in;
  wire p_2_in;
  wire [11:1]phi_mul_reg_499;
  wire [15:0]q0;
  wire [1:0]ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire [8:0]ram_reg_0_5;
  wire [8:0]ram_reg_0_6;
  wire ram_reg_0_i_141_n_5;
  wire ram_reg_0_i_35;
  wire [6:0]ram_reg_0_i_45_0;
  wire [6:0]ram_reg_0_i_45_1;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_3_0;
  wire ram_reg_4;
  wire ram_reg_4_0;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire [7:1]select_ln32_4_fu_1146_p3;
  wire [7:0]select_ln32_4_reg_1607_reg;
  wire [2:0]select_ln32_fu_1139_p3;
  wire [7:0]select_ln33_fu_1122_p3;
  wire select_ln36_4_reg_1618;
  wire [3:0]select_ln36_4_reg_1618_pp1_iter2_reg;
  wire \select_ln36_4_reg_1618_pp1_iter3_reg_reg_n_5_[0] ;
  wire \select_ln36_4_reg_1618_pp1_iter3_reg_reg_n_5_[3] ;
  wire [3:0]select_ln36_4_reg_1618_reg;
  wire [3:0]select_ln36_5_fu_1191_p3;
  wire [3:0]select_ln36_5_reg_1625;
  wire select_ln36_5_reg_16250;
  wire \select_ln36_5_reg_1625[3]_i_4_n_5 ;
  wire [8:0]select_ln36_6_fu_1213_p3;
  wire [19:17]select_ln36_fu_1346_p3;
  wire [20:20]select_ln36_fu_1346_p3__0;
  wire [15:0]sext_ln34_reg_1535;
  wire [17:0]sext_ln39_3_fu_1361_p1;
  wire [6:3]shl_ln_reg_1542;
  wire [7:2]sub_ln39_2_fu_1102_p2;
  wire \sub_ln39_2_reg_1586[1]_i_1_n_5 ;
  wire [6:0]sub_ln39_2_reg_1586_pp1_iter1_reg_reg;
  wire [6:0]sub_ln39_2_reg_1586_reg;
  wire [7:2]sub_ln39_fu_1048_p2;
  wire [7:1]sub_ln39_reg_1561;
  wire [15:0]tmp_3_fu_684_p130;
  wire [31:0]tmp_fu_1295_p18;
  wire [31:31]tmp_reg_1665;
  wire \zext_ln24_reg_1516_reg_n_5_[10] ;
  wire \zext_ln24_reg_1516_reg_n_5_[11] ;
  wire \zext_ln24_reg_1516_reg_n_5_[1] ;
  wire \zext_ln24_reg_1516_reg_n_5_[2] ;
  wire \zext_ln24_reg_1516_reg_n_5_[3] ;
  wire \zext_ln24_reg_1516_reg_n_5_[4] ;
  wire \zext_ln24_reg_1516_reg_n_5_[5] ;
  wire \zext_ln24_reg_1516_reg_n_5_[6] ;
  wire \zext_ln24_reg_1516_reg_n_5_[7] ;
  wire \zext_ln24_reg_1516_reg_n_5_[8] ;
  wire \zext_ln24_reg_1516_reg_n_5_[9] ;
  wire [2:0]zext_ln28_fu_675_p1;
  wire [3:3]zext_ln28_fu_675_p1__0;
  wire [0:0]zext_ln36_2_fu_1187_p1;
  wire [3:1]zext_ln36_fu_1130_p1;
  wire [3:2]\NLW_add_ln24_reg_1521_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln24_reg_1521_reg[11]_i_1_O_UNCONNECTED ;
  wire NLW_add_ln39_1_reg_1636_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln39_1_reg_1636_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln39_1_reg_1636_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln39_1_reg_1636_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln39_1_reg_1636_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln39_1_reg_1636_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln39_1_reg_1636_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln39_1_reg_1636_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln39_1_reg_1636_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_add_ln39_1_reg_1636_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln39_1_reg_1636_reg_PCOUT_UNCONNECTED;
  wire [0:0]\NLW_add_ln39_4_reg_1631_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln39_4_reg_1631_reg[8]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_add_ln39_reg_1602_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln39_reg_1602_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_add_ln47_1_reg_1687_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln47_1_reg_1687_reg[12]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln47_reg_1650_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln47_reg_1650_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_buffer_reg_1680_reg[21]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_buffer_reg_1680_reg[21]_i_2_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \add_ln24_reg_1521[4]_i_2 
       (.I0(phi_mul_reg_499[2]),
        .O(\add_ln24_reg_1521[4]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln24_reg_1521[8]_i_2 
       (.I0(phi_mul_reg_499[7]),
        .O(\add_ln24_reg_1521[8]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln24_reg_1521[8]_i_3 
       (.I0(phi_mul_reg_499[6]),
        .O(\add_ln24_reg_1521[8]_i_3_n_5 ));
  FDRE \add_ln24_reg_1521_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_591_p2[10]),
        .Q(add_ln24_reg_1521[10]),
        .R(1'b0));
  FDRE \add_ln24_reg_1521_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_591_p2[11]),
        .Q(add_ln24_reg_1521[11]),
        .R(1'b0));
  CARRY4 \add_ln24_reg_1521_reg[11]_i_1 
       (.CI(\add_ln24_reg_1521_reg[8]_i_1_n_5 ),
        .CO({\NLW_add_ln24_reg_1521_reg[11]_i_1_CO_UNCONNECTED [3:2],\add_ln24_reg_1521_reg[11]_i_1_n_7 ,\add_ln24_reg_1521_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln24_reg_1521_reg[11]_i_1_O_UNCONNECTED [3],add_ln24_fu_591_p2[11:9]}),
        .S({1'b0,phi_mul_reg_499[11:9]}));
  FDRE \add_ln24_reg_1521_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_591_p2[1]),
        .Q(add_ln24_reg_1521[1]),
        .R(1'b0));
  FDRE \add_ln24_reg_1521_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_591_p2[2]),
        .Q(add_ln24_reg_1521[2]),
        .R(1'b0));
  FDRE \add_ln24_reg_1521_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_591_p2[3]),
        .Q(add_ln24_reg_1521[3]),
        .R(1'b0));
  FDRE \add_ln24_reg_1521_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_591_p2[4]),
        .Q(add_ln24_reg_1521[4]),
        .R(1'b0));
  CARRY4 \add_ln24_reg_1521_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln24_reg_1521_reg[4]_i_1_n_5 ,\add_ln24_reg_1521_reg[4]_i_1_n_6 ,\add_ln24_reg_1521_reg[4]_i_1_n_7 ,\add_ln24_reg_1521_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,phi_mul_reg_499[2],1'b0}),
        .O(add_ln24_fu_591_p2[4:1]),
        .S({phi_mul_reg_499[4:3],\add_ln24_reg_1521[4]_i_2_n_5 ,phi_mul_reg_499[1]}));
  FDRE \add_ln24_reg_1521_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_591_p2[5]),
        .Q(add_ln24_reg_1521[5]),
        .R(1'b0));
  FDRE \add_ln24_reg_1521_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_591_p2[6]),
        .Q(add_ln24_reg_1521[6]),
        .R(1'b0));
  FDRE \add_ln24_reg_1521_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_591_p2[7]),
        .Q(add_ln24_reg_1521[7]),
        .R(1'b0));
  FDRE \add_ln24_reg_1521_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_591_p2[8]),
        .Q(add_ln24_reg_1521[8]),
        .R(1'b0));
  CARRY4 \add_ln24_reg_1521_reg[8]_i_1 
       (.CI(\add_ln24_reg_1521_reg[4]_i_1_n_5 ),
        .CO({\add_ln24_reg_1521_reg[8]_i_1_n_5 ,\add_ln24_reg_1521_reg[8]_i_1_n_6 ,\add_ln24_reg_1521_reg[8]_i_1_n_7 ,\add_ln24_reg_1521_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul_reg_499[7:6],1'b0}),
        .O(add_ln24_fu_591_p2[8:5]),
        .S({phi_mul_reg_499[8],\add_ln24_reg_1521[8]_i_2_n_5 ,\add_ln24_reg_1521[8]_i_3_n_5 ,phi_mul_reg_499[5]}));
  FDRE \add_ln24_reg_1521_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_591_p2[9]),
        .Q(add_ln24_reg_1521[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \add_ln28_reg_1556[0]_i_1 
       (.I0(i_reg_1551_reg[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln26_reg_1547),
        .I4(\i_0_reg_510_reg_n_5_[0] ),
        .O(zext_ln28_fu_675_p1[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln28_reg_1556[1]_i_1 
       (.I0(i_reg_1551_reg[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln26_reg_1547),
        .I3(\i_0_reg_510_reg_n_5_[1] ),
        .O(zext_ln28_fu_675_p1[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \add_ln28_reg_1556[2]_i_1 
       (.I0(i_reg_1551_reg[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln26_reg_1547),
        .I3(\i_0_reg_510_reg_n_5_[2] ),
        .O(zext_ln28_fu_675_p1[2]));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \add_ln28_reg_1556[3]_i_1 
       (.I0(shl_ln_reg_1542[3]),
        .I1(\i_0_reg_510_reg_n_5_[3] ),
        .I2(icmp_ln26_reg_1547),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(i_reg_1551_reg[3]),
        .O(add_ln28_fu_679_p2[3]));
  LUT5 #(
    .INIT(32'h47FFB800)) 
    \add_ln28_reg_1556[4]_i_1 
       (.I0(i_reg_1551_reg[3]),
        .I1(ap_phi_mux_i_0_phi_fu_514_p41),
        .I2(\i_0_reg_510_reg_n_5_[3] ),
        .I3(shl_ln_reg_1542[3]),
        .I4(shl_ln_reg_1542[4]),
        .O(add_ln28_fu_679_p2[4]));
  LUT6 #(
    .INIT(64'h777FFF7F88800080)) 
    \add_ln28_reg_1556[5]_i_1 
       (.I0(shl_ln_reg_1542[4]),
        .I1(shl_ln_reg_1542[3]),
        .I2(\i_0_reg_510_reg_n_5_[3] ),
        .I3(ap_phi_mux_i_0_phi_fu_514_p41),
        .I4(i_reg_1551_reg[3]),
        .I5(shl_ln_reg_1542[5]),
        .O(add_ln28_fu_679_p2[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln28_reg_1556[6]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .O(add_ln28_reg_15560));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \add_ln28_reg_1556[6]_i_2 
       (.I0(shl_ln_reg_1542[5]),
        .I1(zext_ln28_fu_675_p1__0),
        .I2(shl_ln_reg_1542[3]),
        .I3(shl_ln_reg_1542[4]),
        .I4(shl_ln_reg_1542[6]),
        .O(add_ln28_fu_679_p2[6]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \add_ln28_reg_1556[6]_i_3 
       (.I0(i_reg_1551_reg[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln26_reg_1547),
        .I4(\i_0_reg_510_reg_n_5_[3] ),
        .O(zext_ln28_fu_675_p1__0));
  FDRE \add_ln28_reg_1556_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_reg_15560),
        .D(zext_ln28_fu_675_p1[0]),
        .Q(add_ln28_reg_1556[0]),
        .R(1'b0));
  FDRE \add_ln28_reg_1556_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_reg_15560),
        .D(zext_ln28_fu_675_p1[1]),
        .Q(add_ln28_reg_1556[1]),
        .R(1'b0));
  FDRE \add_ln28_reg_1556_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_reg_15560),
        .D(zext_ln28_fu_675_p1[2]),
        .Q(add_ln28_reg_1556[2]),
        .R(1'b0));
  FDRE \add_ln28_reg_1556_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_reg_15560),
        .D(add_ln28_fu_679_p2[3]),
        .Q(add_ln28_reg_1556[3]),
        .R(1'b0));
  FDRE \add_ln28_reg_1556_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_reg_15560),
        .D(add_ln28_fu_679_p2[4]),
        .Q(add_ln28_reg_1556[4]),
        .R(1'b0));
  FDRE \add_ln28_reg_1556_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_reg_15560),
        .D(add_ln28_fu_679_p2[5]),
        .Q(add_ln28_reg_1556[5]),
        .R(1'b0));
  FDRE \add_ln28_reg_1556_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_reg_15560),
        .D(add_ln28_fu_679_p2[6]),
        .Q(add_ln28_reg_1556[6]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln39_1_reg_1636_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\in_d_0_reg_576[3]_i_1_n_5 ,\in_d_0_reg_576[2]_i_1_n_5 ,ap_phi_mux_in_d_0_phi_fu_580_p4,\in_d_0_reg_576[0]_i_1_n_5 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln39_1_reg_1636_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln39_1_reg_1636_reg_BCOUT_UNCONNECTED[17:0]),
        .C({select_ln36_6_fu_1213_p3[8],select_ln36_6_fu_1213_p3[8],select_ln36_6_fu_1213_p3[8],select_ln36_6_fu_1213_p3[8],select_ln36_6_fu_1213_p3[8],select_ln36_6_fu_1213_p3[8],select_ln36_6_fu_1213_p3[8],select_ln36_6_fu_1213_p3[8],select_ln36_6_fu_1213_p3[8],select_ln36_6_fu_1213_p3[8],select_ln36_6_fu_1213_p3[8],select_ln36_6_fu_1213_p3[8],select_ln36_6_fu_1213_p3[8],select_ln36_6_fu_1213_p3[8],select_ln36_6_fu_1213_p3[8],select_ln36_6_fu_1213_p3[8],select_ln36_6_fu_1213_p3[8],select_ln36_6_fu_1213_p3[8],select_ln36_6_fu_1213_p3[8],select_ln36_6_fu_1213_p3[8],select_ln36_6_fu_1213_p3[8],select_ln36_6_fu_1213_p3[8],select_ln36_6_fu_1213_p3[8],select_ln36_6_fu_1213_p3[8],select_ln36_6_fu_1213_p3[8],select_ln36_6_fu_1213_p3[8],select_ln36_6_fu_1213_p3[8],select_ln36_6_fu_1213_p3[8],select_ln36_6_fu_1213_p3[8],select_ln36_6_fu_1213_p3[8],select_ln36_6_fu_1213_p3[8],select_ln36_6_fu_1213_p3[8],select_ln36_6_fu_1213_p3[8],select_ln36_6_fu_1213_p3[8],select_ln36_6_fu_1213_p3[8],select_ln36_6_fu_1213_p3[8],select_ln36_6_fu_1213_p3[8],select_ln36_6_fu_1213_p3[8],select_ln36_6_fu_1213_p3[8],select_ln36_6_fu_1213_p3}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln39_1_reg_1636_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln39_1_reg_1636_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln39_4_reg_16310),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln39_1_reg_1636_reg_i_1_n_5),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln39_1_reg_1636_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln39_1_reg_1636_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln39_1_reg_1636_reg_P_UNCONNECTED[47:12],input_r_address0[3:1],grp_pointwise_conv2d_fix_3_fu_488_input_r_address0[8:6],input_r_address0[0],grp_pointwise_conv2d_fix_3_fu_488_input_r_address0[4:0]}),
        .PATTERNBDETECT(NLW_add_ln39_1_reg_1636_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln39_1_reg_1636_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln39_1_reg_1636_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(select_ln36_4_reg_1618),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln39_1_reg_1636_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln39_1_reg_1636_reg_i_1
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .O(add_ln39_1_reg_1636_reg_i_1_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln39_1_reg_1636_reg_i_10
       (.I0(add_ln39_4_reg_1631[1]),
        .I1(and_ln32_reg_1612),
        .I2(sub_ln39_2_reg_1586_pp1_iter1_reg_reg[0]),
        .I3(icmp_ln33_reg_1576_pp1_iter1_reg),
        .I4(add_ln39_reg_1602[1]),
        .O(select_ln36_6_fu_1213_p3[1]));
  LUT4 #(
    .INIT(16'h88B8)) 
    add_ln39_1_reg_1636_reg_i_11
       (.I0(add_ln39_4_reg_1631[0]),
        .I1(and_ln32_reg_1612),
        .I2(add_ln39_reg_1602[0]),
        .I3(icmp_ln33_reg_1576_pp1_iter1_reg),
        .O(select_ln36_6_fu_1213_p3[0]));
  LUT4 #(
    .INIT(16'h00E0)) 
    add_ln39_1_reg_1636_reg_i_2
       (.I0(icmp_ln33_reg_1576),
        .I1(p_0_in13_out),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln31_reg_1567),
        .O(select_ln36_4_reg_1618));
  LUT4 #(
    .INIT(16'h8B88)) 
    add_ln39_1_reg_1636_reg_i_3
       (.I0(add_ln39_4_reg_1631[8]),
        .I1(and_ln32_reg_1612),
        .I2(icmp_ln33_reg_1576_pp1_iter1_reg),
        .I3(add_ln39_reg_1602[8]),
        .O(select_ln36_6_fu_1213_p3[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln39_1_reg_1636_reg_i_4
       (.I0(add_ln39_4_reg_1631[7]),
        .I1(and_ln32_reg_1612),
        .I2(sub_ln39_2_reg_1586_pp1_iter1_reg_reg[6]),
        .I3(icmp_ln33_reg_1576_pp1_iter1_reg),
        .I4(add_ln39_reg_1602[7]),
        .O(select_ln36_6_fu_1213_p3[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln39_1_reg_1636_reg_i_5
       (.I0(add_ln39_4_reg_1631[6]),
        .I1(and_ln32_reg_1612),
        .I2(sub_ln39_2_reg_1586_pp1_iter1_reg_reg[5]),
        .I3(icmp_ln33_reg_1576_pp1_iter1_reg),
        .I4(add_ln39_reg_1602[6]),
        .O(select_ln36_6_fu_1213_p3[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln39_1_reg_1636_reg_i_6
       (.I0(add_ln39_4_reg_1631[5]),
        .I1(and_ln32_reg_1612),
        .I2(sub_ln39_2_reg_1586_pp1_iter1_reg_reg[4]),
        .I3(icmp_ln33_reg_1576_pp1_iter1_reg),
        .I4(add_ln39_reg_1602[5]),
        .O(select_ln36_6_fu_1213_p3[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln39_1_reg_1636_reg_i_7
       (.I0(add_ln39_4_reg_1631[4]),
        .I1(and_ln32_reg_1612),
        .I2(sub_ln39_2_reg_1586_pp1_iter1_reg_reg[3]),
        .I3(icmp_ln33_reg_1576_pp1_iter1_reg),
        .I4(add_ln39_reg_1602[4]),
        .O(select_ln36_6_fu_1213_p3[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln39_1_reg_1636_reg_i_8
       (.I0(add_ln39_4_reg_1631[3]),
        .I1(and_ln32_reg_1612),
        .I2(sub_ln39_2_reg_1586_pp1_iter1_reg_reg[2]),
        .I3(icmp_ln33_reg_1576_pp1_iter1_reg),
        .I4(add_ln39_reg_1602[3]),
        .O(select_ln36_6_fu_1213_p3[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln39_1_reg_1636_reg_i_9
       (.I0(add_ln39_4_reg_1631[2]),
        .I1(and_ln32_reg_1612),
        .I2(sub_ln39_2_reg_1586_pp1_iter1_reg_reg[1]),
        .I3(icmp_ln33_reg_1576_pp1_iter1_reg),
        .I4(add_ln39_reg_1602[2]),
        .O(select_ln36_6_fu_1213_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT5 #(
    .INIT(32'hAABAFFBF)) 
    \add_ln39_4_reg_1631[0]_i_1 
       (.I0(icmp_ln33_reg_1576),
        .I1(select_ln36_5_reg_1625[0]),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .I4(out_w_0_reg_555[0]),
        .O(zext_ln36_2_fu_1187_p1));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \add_ln39_4_reg_1631[1]_i_1 
       (.I0(sub_ln39_reg_1561[1]),
        .I1(icmp_ln33_reg_1576),
        .I2(sub_ln39_2_reg_1586_reg[0]),
        .I3(select_ln32_fu_1139_p3[1]),
        .I4(select_ln32_fu_1139_p3[0]),
        .O(add_ln39_4_fu_1199_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    \add_ln39_4_reg_1631[1]_i_2 
       (.I0(out_w_0_reg_555[1]),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(select_ln36_5_reg_1625[1]),
        .I4(icmp_ln33_reg_1576),
        .O(select_ln32_fu_1139_p3[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln39_4_reg_1631[4]_i_2 
       (.I0(sub_ln39_2_reg_1586_reg[1]),
        .I1(icmp_ln33_reg_1576),
        .I2(sub_ln39_reg_1561[2]),
        .O(\add_ln39_4_reg_1631[4]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln39_4_reg_1631[4]_i_3 
       (.I0(sub_ln39_2_reg_1586_reg[0]),
        .I1(icmp_ln33_reg_1576),
        .I2(sub_ln39_reg_1561[1]),
        .O(\add_ln39_4_reg_1631[4]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln39_4_reg_1631[4]_i_4 
       (.I0(sub_ln39_2_reg_1586_reg[3]),
        .I1(icmp_ln33_reg_1576),
        .I2(sub_ln39_reg_1561[4]),
        .O(\add_ln39_4_reg_1631[4]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hCC5A33A5CC5ACC5A)) 
    \add_ln39_4_reg_1631[4]_i_5 
       (.I0(sub_ln39_reg_1561[3]),
        .I1(sub_ln39_2_reg_1586_reg[2]),
        .I2(zext_ln36_fu_1130_p1[3]),
        .I3(icmp_ln33_reg_1576),
        .I4(\add_ln39_4_reg_1631[4]_i_8_n_5 ),
        .I5(select_ln32_fu_1139_p3[2]),
        .O(\add_ln39_4_reg_1631[4]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h1DE2E21D)) 
    \add_ln39_4_reg_1631[4]_i_6 
       (.I0(sub_ln39_reg_1561[2]),
        .I1(icmp_ln33_reg_1576),
        .I2(sub_ln39_2_reg_1586_reg[1]),
        .I3(select_ln32_fu_1139_p3[2]),
        .I4(\add_ln39_4_reg_1631[4]_i_8_n_5 ),
        .O(\add_ln39_4_reg_1631[4]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hE21D1DE2)) 
    \add_ln39_4_reg_1631[4]_i_7 
       (.I0(sub_ln39_reg_1561[1]),
        .I1(icmp_ln33_reg_1576),
        .I2(sub_ln39_2_reg_1586_reg[0]),
        .I3(select_ln32_fu_1139_p3[1]),
        .I4(select_ln32_fu_1139_p3[0]),
        .O(\add_ln39_4_reg_1631[4]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hF5FFF3F3F5FFFFFF)) 
    \add_ln39_4_reg_1631[4]_i_8 
       (.I0(select_ln36_5_reg_1625[1]),
        .I1(out_w_0_reg_555[1]),
        .I2(icmp_ln33_reg_1576),
        .I3(select_ln36_5_reg_1625[0]),
        .I4(add_ln39_1_reg_1636_reg_i_1_n_5),
        .I5(out_w_0_reg_555[0]),
        .O(\add_ln39_4_reg_1631[4]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln39_4_reg_1631[8]_i_2 
       (.I0(sub_ln39_2_reg_1586_reg[6]),
        .I1(icmp_ln33_reg_1576),
        .I2(sub_ln39_reg_1561[7]),
        .O(\add_ln39_4_reg_1631[8]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln39_4_reg_1631[8]_i_3 
       (.I0(sub_ln39_2_reg_1586_reg[5]),
        .I1(icmp_ln33_reg_1576),
        .I2(sub_ln39_reg_1561[6]),
        .O(\add_ln39_4_reg_1631[8]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln39_4_reg_1631[8]_i_4 
       (.I0(sub_ln39_2_reg_1586_reg[4]),
        .I1(icmp_ln33_reg_1576),
        .I2(sub_ln39_reg_1561[5]),
        .O(\add_ln39_4_reg_1631[8]_i_4_n_5 ));
  FDRE \add_ln39_4_reg_1631_reg[0] 
       (.C(ap_clk),
        .CE(add_ln39_4_reg_16310),
        .D(zext_ln36_2_fu_1187_p1),
        .Q(add_ln39_4_reg_1631[0]),
        .R(1'b0));
  FDRE \add_ln39_4_reg_1631_reg[1] 
       (.C(ap_clk),
        .CE(add_ln39_4_reg_16310),
        .D(add_ln39_4_fu_1199_p2[1]),
        .Q(add_ln39_4_reg_1631[1]),
        .R(1'b0));
  FDRE \add_ln39_4_reg_1631_reg[2] 
       (.C(ap_clk),
        .CE(add_ln39_4_reg_16310),
        .D(add_ln39_4_fu_1199_p2[2]),
        .Q(add_ln39_4_reg_1631[2]),
        .R(1'b0));
  FDRE \add_ln39_4_reg_1631_reg[3] 
       (.C(ap_clk),
        .CE(add_ln39_4_reg_16310),
        .D(add_ln39_4_fu_1199_p2[3]),
        .Q(add_ln39_4_reg_1631[3]),
        .R(1'b0));
  FDRE \add_ln39_4_reg_1631_reg[4] 
       (.C(ap_clk),
        .CE(add_ln39_4_reg_16310),
        .D(add_ln39_4_fu_1199_p2[4]),
        .Q(add_ln39_4_reg_1631[4]),
        .R(1'b0));
  CARRY4 \add_ln39_4_reg_1631_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln39_4_reg_1631_reg[4]_i_1_n_5 ,\add_ln39_4_reg_1631_reg[4]_i_1_n_6 ,\add_ln39_4_reg_1631_reg[4]_i_1_n_7 ,\add_ln39_4_reg_1631_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,select_ln32_4_fu_1146_p3[3],\add_ln39_4_reg_1631[4]_i_2_n_5 ,\add_ln39_4_reg_1631[4]_i_3_n_5 }),
        .O({add_ln39_4_fu_1199_p2[4:2],\NLW_add_ln39_4_reg_1631_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\add_ln39_4_reg_1631[4]_i_4_n_5 ,\add_ln39_4_reg_1631[4]_i_5_n_5 ,\add_ln39_4_reg_1631[4]_i_6_n_5 ,\add_ln39_4_reg_1631[4]_i_7_n_5 }));
  FDRE \add_ln39_4_reg_1631_reg[5] 
       (.C(ap_clk),
        .CE(add_ln39_4_reg_16310),
        .D(add_ln39_4_fu_1199_p2[5]),
        .Q(add_ln39_4_reg_1631[5]),
        .R(1'b0));
  FDRE \add_ln39_4_reg_1631_reg[6] 
       (.C(ap_clk),
        .CE(add_ln39_4_reg_16310),
        .D(add_ln39_4_fu_1199_p2[6]),
        .Q(add_ln39_4_reg_1631[6]),
        .R(1'b0));
  FDRE \add_ln39_4_reg_1631_reg[7] 
       (.C(ap_clk),
        .CE(add_ln39_4_reg_16310),
        .D(add_ln39_4_fu_1199_p2[7]),
        .Q(add_ln39_4_reg_1631[7]),
        .R(1'b0));
  FDRE \add_ln39_4_reg_1631_reg[8] 
       (.C(ap_clk),
        .CE(add_ln39_4_reg_16310),
        .D(add_ln39_4_fu_1199_p2[8]),
        .Q(add_ln39_4_reg_1631[8]),
        .R(1'b0));
  CARRY4 \add_ln39_4_reg_1631_reg[8]_i_1 
       (.CI(\add_ln39_4_reg_1631_reg[4]_i_1_n_5 ),
        .CO({\NLW_add_ln39_4_reg_1631_reg[8]_i_1_CO_UNCONNECTED [3],\add_ln39_4_reg_1631_reg[8]_i_1_n_6 ,\add_ln39_4_reg_1631_reg[8]_i_1_n_7 ,\add_ln39_4_reg_1631_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln39_4_fu_1199_p2[8:5]),
        .S({1'b0,\add_ln39_4_reg_1631[8]_i_2_n_5 ,\add_ln39_4_reg_1631[8]_i_3_n_5 ,\add_ln39_4_reg_1631[8]_i_4_n_5 }));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \add_ln39_reg_1602[1]_i_1 
       (.I0(sub_ln39_reg_1561[1]),
        .I1(out_w_0_reg_555[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .I4(select_ln36_5_reg_1625[1]),
        .O(add_ln39_fu_1134_p2[1]));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \add_ln39_reg_1602[4]_i_2 
       (.I0(sub_ln39_reg_1561[3]),
        .I1(out_w_0_reg_555[3]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .I4(select_ln36_5_reg_1625[3]),
        .O(\add_ln39_reg_1602[4]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \add_ln39_reg_1602[4]_i_3 
       (.I0(sub_ln39_reg_1561[2]),
        .I1(out_w_0_reg_555[2]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .I4(select_ln36_5_reg_1625[2]),
        .O(\add_ln39_reg_1602[4]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \add_ln39_reg_1602[4]_i_4 
       (.I0(sub_ln39_reg_1561[1]),
        .I1(out_w_0_reg_555[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .I4(select_ln36_5_reg_1625[1]),
        .O(\add_ln39_reg_1602[4]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln39_reg_1602[8]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(icmp_ln33_reg_1576),
        .O(add_ln39_reg_16020));
  FDRE \add_ln39_reg_1602_reg[0] 
       (.C(ap_clk),
        .CE(add_ln39_reg_16020),
        .D(\out_w_0_reg_555[0]_i_1_n_5 ),
        .Q(add_ln39_reg_1602[0]),
        .R(1'b0));
  FDRE \add_ln39_reg_1602_reg[1] 
       (.C(ap_clk),
        .CE(add_ln39_reg_16020),
        .D(add_ln39_fu_1134_p2[1]),
        .Q(add_ln39_reg_1602[1]),
        .R(1'b0));
  FDRE \add_ln39_reg_1602_reg[2] 
       (.C(ap_clk),
        .CE(add_ln39_reg_16020),
        .D(add_ln39_fu_1134_p2[2]),
        .Q(add_ln39_reg_1602[2]),
        .R(1'b0));
  FDRE \add_ln39_reg_1602_reg[3] 
       (.C(ap_clk),
        .CE(add_ln39_reg_16020),
        .D(add_ln39_fu_1134_p2[3]),
        .Q(add_ln39_reg_1602[3]),
        .R(1'b0));
  FDRE \add_ln39_reg_1602_reg[4] 
       (.C(ap_clk),
        .CE(add_ln39_reg_16020),
        .D(add_ln39_fu_1134_p2[4]),
        .Q(add_ln39_reg_1602[4]),
        .R(1'b0));
  CARRY4 \add_ln39_reg_1602_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln39_reg_1602_reg[4]_i_1_n_5 ,\add_ln39_reg_1602_reg[4]_i_1_n_6 ,\add_ln39_reg_1602_reg[4]_i_1_n_7 ,\add_ln39_reg_1602_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,sub_ln39_reg_1561[3:1]}),
        .O({add_ln39_fu_1134_p2[4:2],\NLW_add_ln39_reg_1602_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({sub_ln39_reg_1561[4],\add_ln39_reg_1602[4]_i_2_n_5 ,\add_ln39_reg_1602[4]_i_3_n_5 ,\add_ln39_reg_1602[4]_i_4_n_5 }));
  FDRE \add_ln39_reg_1602_reg[5] 
       (.C(ap_clk),
        .CE(add_ln39_reg_16020),
        .D(add_ln39_fu_1134_p2[5]),
        .Q(add_ln39_reg_1602[5]),
        .R(1'b0));
  FDRE \add_ln39_reg_1602_reg[6] 
       (.C(ap_clk),
        .CE(add_ln39_reg_16020),
        .D(add_ln39_fu_1134_p2[6]),
        .Q(add_ln39_reg_1602[6]),
        .R(1'b0));
  FDRE \add_ln39_reg_1602_reg[7] 
       (.C(ap_clk),
        .CE(add_ln39_reg_16020),
        .D(add_ln39_fu_1134_p2[7]),
        .Q(add_ln39_reg_1602[7]),
        .R(1'b0));
  FDRE \add_ln39_reg_1602_reg[8] 
       (.C(ap_clk),
        .CE(add_ln39_reg_16020),
        .D(add_ln39_fu_1134_p2[8]),
        .Q(add_ln39_reg_1602[8]),
        .R(1'b0));
  CARRY4 \add_ln39_reg_1602_reg[8]_i_2 
       (.CI(\add_ln39_reg_1602_reg[4]_i_1_n_5 ),
        .CO({\NLW_add_ln39_reg_1602_reg[8]_i_2_CO_UNCONNECTED [3],\add_ln39_reg_1602_reg[8]_i_2_n_6 ,\add_ln39_reg_1602_reg[8]_i_2_n_7 ,\add_ln39_reg_1602_reg[8]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln39_fu_1134_p2[8:5]),
        .S({1'b0,sub_ln39_reg_1561[7:5]}));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln47_1_reg_1687[11]_i_2 
       (.I0(add_ln47_reg_1650_pp1_iter9_reg[8]),
        .O(\add_ln47_1_reg_1687[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln47_1_reg_1687[11]_i_3 
       (.I0(\zext_ln24_reg_1516_reg_n_5_[10] ),
        .I1(\zext_ln24_reg_1516_reg_n_5_[11] ),
        .O(\add_ln47_1_reg_1687[11]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln47_1_reg_1687[11]_i_4 
       (.I0(\zext_ln24_reg_1516_reg_n_5_[9] ),
        .I1(\zext_ln24_reg_1516_reg_n_5_[10] ),
        .O(\add_ln47_1_reg_1687[11]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_1_reg_1687[11]_i_5 
       (.I0(add_ln47_reg_1650_pp1_iter9_reg[8]),
        .I1(\zext_ln24_reg_1516_reg_n_5_[9] ),
        .O(\add_ln47_1_reg_1687[11]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_1_reg_1687[11]_i_6 
       (.I0(add_ln47_reg_1650_pp1_iter9_reg[8]),
        .I1(\zext_ln24_reg_1516_reg_n_5_[8] ),
        .O(\add_ln47_1_reg_1687[11]_i_6_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln47_1_reg_1687[12]_i_2 
       (.I0(\zext_ln24_reg_1516_reg_n_5_[11] ),
        .O(\add_ln47_1_reg_1687[12]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_1_reg_1687[3]_i_2 
       (.I0(\zext_ln24_reg_1516_reg_n_5_[3] ),
        .I1(add_ln47_reg_1650_pp1_iter9_reg[3]),
        .O(\add_ln47_1_reg_1687[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_1_reg_1687[3]_i_3 
       (.I0(\zext_ln24_reg_1516_reg_n_5_[2] ),
        .I1(add_ln47_reg_1650_pp1_iter9_reg[2]),
        .O(\add_ln47_1_reg_1687[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_1_reg_1687[3]_i_4 
       (.I0(\zext_ln24_reg_1516_reg_n_5_[1] ),
        .I1(add_ln47_reg_1650_pp1_iter9_reg[1]),
        .O(\add_ln47_1_reg_1687[3]_i_4_n_5 ));
  LUT1 #(
    .INIT(2'h2)) 
    \add_ln47_1_reg_1687[3]_i_5 
       (.I0(add_ln47_reg_1650_pp1_iter9_reg[0]),
        .O(\add_ln47_1_reg_1687[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_1_reg_1687[7]_i_2 
       (.I0(\zext_ln24_reg_1516_reg_n_5_[7] ),
        .I1(add_ln47_reg_1650_pp1_iter9_reg[7]),
        .O(\add_ln47_1_reg_1687[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_1_reg_1687[7]_i_3 
       (.I0(\zext_ln24_reg_1516_reg_n_5_[6] ),
        .I1(add_ln47_reg_1650_pp1_iter9_reg[6]),
        .O(\add_ln47_1_reg_1687[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_1_reg_1687[7]_i_4 
       (.I0(\zext_ln24_reg_1516_reg_n_5_[5] ),
        .I1(add_ln47_reg_1650_pp1_iter9_reg[5]),
        .O(\add_ln47_1_reg_1687[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_1_reg_1687[7]_i_5 
       (.I0(\zext_ln24_reg_1516_reg_n_5_[4] ),
        .I1(add_ln47_reg_1650_pp1_iter9_reg[4]),
        .O(\add_ln47_1_reg_1687[7]_i_5_n_5 ));
  FDRE \add_ln47_1_reg_1687_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln36_2_reg_1646_pp1_iter9_reg),
        .D(add_ln47_1_fu_1374_p2[0]),
        .Q(grp_pointwise_conv2d_fix_3_fu_488_output_r_address0[0]),
        .R(1'b0));
  FDRE \add_ln47_1_reg_1687_reg[10] 
       (.C(ap_clk),
        .CE(icmp_ln36_2_reg_1646_pp1_iter9_reg),
        .D(add_ln47_1_fu_1374_p2[10]),
        .Q(output_r_address0[4]),
        .R(1'b0));
  FDRE \add_ln47_1_reg_1687_reg[11] 
       (.C(ap_clk),
        .CE(icmp_ln36_2_reg_1646_pp1_iter9_reg),
        .D(add_ln47_1_fu_1374_p2[11]),
        .Q(output_r_address0[5]),
        .R(1'b0));
  CARRY4 \add_ln47_1_reg_1687_reg[11]_i_1 
       (.CI(\add_ln47_1_reg_1687_reg[7]_i_1_n_5 ),
        .CO({\add_ln47_1_reg_1687_reg[11]_i_1_n_5 ,\add_ln47_1_reg_1687_reg[11]_i_1_n_6 ,\add_ln47_1_reg_1687_reg[11]_i_1_n_7 ,\add_ln47_1_reg_1687_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\zext_ln24_reg_1516_reg_n_5_[10] ,\zext_ln24_reg_1516_reg_n_5_[9] ,\add_ln47_1_reg_1687[11]_i_2_n_5 ,add_ln47_reg_1650_pp1_iter9_reg[8]}),
        .O(add_ln47_1_fu_1374_p2[11:8]),
        .S({\add_ln47_1_reg_1687[11]_i_3_n_5 ,\add_ln47_1_reg_1687[11]_i_4_n_5 ,\add_ln47_1_reg_1687[11]_i_5_n_5 ,\add_ln47_1_reg_1687[11]_i_6_n_5 }));
  FDRE \add_ln47_1_reg_1687_reg[12] 
       (.C(ap_clk),
        .CE(icmp_ln36_2_reg_1646_pp1_iter9_reg),
        .D(add_ln47_1_fu_1374_p2[12]),
        .Q(grp_pointwise_conv2d_fix_3_fu_488_output_r_address0[13]),
        .R(1'b0));
  CARRY4 \add_ln47_1_reg_1687_reg[12]_i_1 
       (.CI(\add_ln47_1_reg_1687_reg[11]_i_1_n_5 ),
        .CO(\NLW_add_ln47_1_reg_1687_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln47_1_reg_1687_reg[12]_i_1_O_UNCONNECTED [3:1],add_ln47_1_fu_1374_p2[12]}),
        .S({1'b0,1'b0,1'b0,\add_ln47_1_reg_1687[12]_i_2_n_5 }));
  FDRE \add_ln47_1_reg_1687_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln36_2_reg_1646_pp1_iter9_reg),
        .D(add_ln47_1_fu_1374_p2[1]),
        .Q(output_r_address0[0]),
        .R(1'b0));
  FDRE \add_ln47_1_reg_1687_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln36_2_reg_1646_pp1_iter9_reg),
        .D(add_ln47_1_fu_1374_p2[2]),
        .Q(output_r_address0[1]),
        .R(1'b0));
  FDRE \add_ln47_1_reg_1687_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln36_2_reg_1646_pp1_iter9_reg),
        .D(add_ln47_1_fu_1374_p2[3]),
        .Q(grp_pointwise_conv2d_fix_3_fu_488_output_r_address0[3]),
        .R(1'b0));
  CARRY4 \add_ln47_1_reg_1687_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln47_1_reg_1687_reg[3]_i_1_n_5 ,\add_ln47_1_reg_1687_reg[3]_i_1_n_6 ,\add_ln47_1_reg_1687_reg[3]_i_1_n_7 ,\add_ln47_1_reg_1687_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\zext_ln24_reg_1516_reg_n_5_[3] ,\zext_ln24_reg_1516_reg_n_5_[2] ,\zext_ln24_reg_1516_reg_n_5_[1] ,1'b0}),
        .O(add_ln47_1_fu_1374_p2[3:0]),
        .S({\add_ln47_1_reg_1687[3]_i_2_n_5 ,\add_ln47_1_reg_1687[3]_i_3_n_5 ,\add_ln47_1_reg_1687[3]_i_4_n_5 ,\add_ln47_1_reg_1687[3]_i_5_n_5 }));
  FDRE \add_ln47_1_reg_1687_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln36_2_reg_1646_pp1_iter9_reg),
        .D(add_ln47_1_fu_1374_p2[4]),
        .Q(output_r_address0[2]),
        .R(1'b0));
  FDRE \add_ln47_1_reg_1687_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln36_2_reg_1646_pp1_iter9_reg),
        .D(add_ln47_1_fu_1374_p2[5]),
        .Q(grp_pointwise_conv2d_fix_3_fu_488_output_r_address0[5]),
        .R(1'b0));
  FDRE \add_ln47_1_reg_1687_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln36_2_reg_1646_pp1_iter9_reg),
        .D(add_ln47_1_fu_1374_p2[6]),
        .Q(grp_pointwise_conv2d_fix_3_fu_488_output_r_address0[6]),
        .R(1'b0));
  FDRE \add_ln47_1_reg_1687_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln36_2_reg_1646_pp1_iter9_reg),
        .D(add_ln47_1_fu_1374_p2[7]),
        .Q(grp_pointwise_conv2d_fix_3_fu_488_output_r_address0[7]),
        .R(1'b0));
  CARRY4 \add_ln47_1_reg_1687_reg[7]_i_1 
       (.CI(\add_ln47_1_reg_1687_reg[3]_i_1_n_5 ),
        .CO({\add_ln47_1_reg_1687_reg[7]_i_1_n_5 ,\add_ln47_1_reg_1687_reg[7]_i_1_n_6 ,\add_ln47_1_reg_1687_reg[7]_i_1_n_7 ,\add_ln47_1_reg_1687_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\zext_ln24_reg_1516_reg_n_5_[7] ,\zext_ln24_reg_1516_reg_n_5_[6] ,\zext_ln24_reg_1516_reg_n_5_[5] ,\zext_ln24_reg_1516_reg_n_5_[4] }),
        .O(add_ln47_1_fu_1374_p2[7:4]),
        .S({\add_ln47_1_reg_1687[7]_i_2_n_5 ,\add_ln47_1_reg_1687[7]_i_3_n_5 ,\add_ln47_1_reg_1687[7]_i_4_n_5 ,\add_ln47_1_reg_1687[7]_i_5_n_5 }));
  FDRE \add_ln47_1_reg_1687_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln36_2_reg_1646_pp1_iter9_reg),
        .D(add_ln47_1_fu_1374_p2[8]),
        .Q(grp_pointwise_conv2d_fix_3_fu_488_output_r_address0[8]),
        .R(1'b0));
  FDRE \add_ln47_1_reg_1687_reg[9] 
       (.C(ap_clk),
        .CE(icmp_ln36_2_reg_1646_pp1_iter9_reg),
        .D(add_ln47_1_fu_1374_p2[9]),
        .Q(output_r_address0[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_reg_1650[1]_i_1 
       (.I0(select_ln36_5_reg_1625[1]),
        .I1(select_ln32_4_reg_1607_reg[0]),
        .O(add_ln47_fu_1237_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_reg_1650[4]_i_2 
       (.I0(select_ln36_5_reg_1625[3]),
        .I1(select_ln32_4_reg_1607_reg[2]),
        .O(\add_ln47_reg_1650[4]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_reg_1650[4]_i_3 
       (.I0(select_ln36_5_reg_1625[2]),
        .I1(select_ln32_4_reg_1607_reg[1]),
        .O(\add_ln47_reg_1650[4]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_reg_1650[4]_i_4 
       (.I0(select_ln36_5_reg_1625[1]),
        .I1(select_ln32_4_reg_1607_reg[0]),
        .O(\add_ln47_reg_1650[4]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \add_ln47_reg_1650[8]_i_1 
       (.I0(select_ln36_4_reg_1618_reg[3]),
        .I1(select_ln36_4_reg_1618_reg[0]),
        .I2(select_ln36_4_reg_1618_reg[1]),
        .I3(select_ln36_4_reg_1618_reg[2]),
        .O(icmp_ln36_2_fu_1231_p2));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_3_fu_488/add_ln47_reg_1650_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_3_fu_488/add_ln47_reg_1650_pp1_iter8_reg_reg[0]_srl6 " *) 
  SRL16E \add_ln47_reg_1650_pp1_iter8_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln47_reg_1650[0]),
        .Q(\add_ln47_reg_1650_pp1_iter8_reg_reg[0]_srl6_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_3_fu_488/add_ln47_reg_1650_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_3_fu_488/add_ln47_reg_1650_pp1_iter8_reg_reg[1]_srl6 " *) 
  SRL16E \add_ln47_reg_1650_pp1_iter8_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln47_reg_1650[1]),
        .Q(\add_ln47_reg_1650_pp1_iter8_reg_reg[1]_srl6_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_3_fu_488/add_ln47_reg_1650_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_3_fu_488/add_ln47_reg_1650_pp1_iter8_reg_reg[2]_srl6 " *) 
  SRL16E \add_ln47_reg_1650_pp1_iter8_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln47_reg_1650[2]),
        .Q(\add_ln47_reg_1650_pp1_iter8_reg_reg[2]_srl6_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_3_fu_488/add_ln47_reg_1650_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_3_fu_488/add_ln47_reg_1650_pp1_iter8_reg_reg[3]_srl6 " *) 
  SRL16E \add_ln47_reg_1650_pp1_iter8_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln47_reg_1650[3]),
        .Q(\add_ln47_reg_1650_pp1_iter8_reg_reg[3]_srl6_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_3_fu_488/add_ln47_reg_1650_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_3_fu_488/add_ln47_reg_1650_pp1_iter8_reg_reg[4]_srl6 " *) 
  SRL16E \add_ln47_reg_1650_pp1_iter8_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln47_reg_1650[4]),
        .Q(\add_ln47_reg_1650_pp1_iter8_reg_reg[4]_srl6_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_3_fu_488/add_ln47_reg_1650_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_3_fu_488/add_ln47_reg_1650_pp1_iter8_reg_reg[5]_srl6 " *) 
  SRL16E \add_ln47_reg_1650_pp1_iter8_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln47_reg_1650[5]),
        .Q(\add_ln47_reg_1650_pp1_iter8_reg_reg[5]_srl6_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_3_fu_488/add_ln47_reg_1650_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_3_fu_488/add_ln47_reg_1650_pp1_iter8_reg_reg[6]_srl6 " *) 
  SRL16E \add_ln47_reg_1650_pp1_iter8_reg_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln47_reg_1650[6]),
        .Q(\add_ln47_reg_1650_pp1_iter8_reg_reg[6]_srl6_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_3_fu_488/add_ln47_reg_1650_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_3_fu_488/add_ln47_reg_1650_pp1_iter8_reg_reg[7]_srl6 " *) 
  SRL16E \add_ln47_reg_1650_pp1_iter8_reg_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln47_reg_1650[7]),
        .Q(\add_ln47_reg_1650_pp1_iter8_reg_reg[7]_srl6_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_3_fu_488/add_ln47_reg_1650_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_3_fu_488/add_ln47_reg_1650_pp1_iter8_reg_reg[8]_srl6 " *) 
  SRL16E \add_ln47_reg_1650_pp1_iter8_reg_reg[8]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln47_reg_1650[8]),
        .Q(\add_ln47_reg_1650_pp1_iter8_reg_reg[8]_srl6_n_5 ));
  FDRE \add_ln47_reg_1650_pp1_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln47_reg_1650_pp1_iter8_reg_reg[0]_srl6_n_5 ),
        .Q(add_ln47_reg_1650_pp1_iter9_reg[0]),
        .R(1'b0));
  FDRE \add_ln47_reg_1650_pp1_iter9_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln47_reg_1650_pp1_iter8_reg_reg[1]_srl6_n_5 ),
        .Q(add_ln47_reg_1650_pp1_iter9_reg[1]),
        .R(1'b0));
  FDRE \add_ln47_reg_1650_pp1_iter9_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln47_reg_1650_pp1_iter8_reg_reg[2]_srl6_n_5 ),
        .Q(add_ln47_reg_1650_pp1_iter9_reg[2]),
        .R(1'b0));
  FDRE \add_ln47_reg_1650_pp1_iter9_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln47_reg_1650_pp1_iter8_reg_reg[3]_srl6_n_5 ),
        .Q(add_ln47_reg_1650_pp1_iter9_reg[3]),
        .R(1'b0));
  FDRE \add_ln47_reg_1650_pp1_iter9_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln47_reg_1650_pp1_iter8_reg_reg[4]_srl6_n_5 ),
        .Q(add_ln47_reg_1650_pp1_iter9_reg[4]),
        .R(1'b0));
  FDRE \add_ln47_reg_1650_pp1_iter9_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln47_reg_1650_pp1_iter8_reg_reg[5]_srl6_n_5 ),
        .Q(add_ln47_reg_1650_pp1_iter9_reg[5]),
        .R(1'b0));
  FDRE \add_ln47_reg_1650_pp1_iter9_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln47_reg_1650_pp1_iter8_reg_reg[6]_srl6_n_5 ),
        .Q(add_ln47_reg_1650_pp1_iter9_reg[6]),
        .R(1'b0));
  FDRE \add_ln47_reg_1650_pp1_iter9_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln47_reg_1650_pp1_iter8_reg_reg[7]_srl6_n_5 ),
        .Q(add_ln47_reg_1650_pp1_iter9_reg[7]),
        .R(1'b0));
  FDRE \add_ln47_reg_1650_pp1_iter9_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln47_reg_1650_pp1_iter8_reg_reg[8]_srl6_n_5 ),
        .Q(add_ln47_reg_1650_pp1_iter9_reg[8]),
        .R(1'b0));
  FDRE \add_ln47_reg_1650_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln36_2_fu_1231_p2),
        .D(select_ln36_5_reg_1625[0]),
        .Q(add_ln47_reg_1650[0]),
        .R(1'b0));
  FDRE \add_ln47_reg_1650_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln36_2_fu_1231_p2),
        .D(add_ln47_fu_1237_p2[1]),
        .Q(add_ln47_reg_1650[1]),
        .R(1'b0));
  FDRE \add_ln47_reg_1650_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln36_2_fu_1231_p2),
        .D(add_ln47_fu_1237_p2[2]),
        .Q(add_ln47_reg_1650[2]),
        .R(1'b0));
  FDRE \add_ln47_reg_1650_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln36_2_fu_1231_p2),
        .D(add_ln47_fu_1237_p2[3]),
        .Q(add_ln47_reg_1650[3]),
        .R(1'b0));
  FDRE \add_ln47_reg_1650_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln36_2_fu_1231_p2),
        .D(add_ln47_fu_1237_p2[4]),
        .Q(add_ln47_reg_1650[4]),
        .R(1'b0));
  CARRY4 \add_ln47_reg_1650_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln47_reg_1650_reg[4]_i_1_n_5 ,\add_ln47_reg_1650_reg[4]_i_1_n_6 ,\add_ln47_reg_1650_reg[4]_i_1_n_7 ,\add_ln47_reg_1650_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,select_ln36_5_reg_1625[3:1]}),
        .O({add_ln47_fu_1237_p2[4:2],\NLW_add_ln47_reg_1650_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({select_ln32_4_reg_1607_reg[3],\add_ln47_reg_1650[4]_i_2_n_5 ,\add_ln47_reg_1650[4]_i_3_n_5 ,\add_ln47_reg_1650[4]_i_4_n_5 }));
  FDRE \add_ln47_reg_1650_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln36_2_fu_1231_p2),
        .D(add_ln47_fu_1237_p2[5]),
        .Q(add_ln47_reg_1650[5]),
        .R(1'b0));
  FDRE \add_ln47_reg_1650_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln36_2_fu_1231_p2),
        .D(add_ln47_fu_1237_p2[6]),
        .Q(add_ln47_reg_1650[6]),
        .R(1'b0));
  FDRE \add_ln47_reg_1650_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln36_2_fu_1231_p2),
        .D(add_ln47_fu_1237_p2[7]),
        .Q(add_ln47_reg_1650[7]),
        .R(1'b0));
  FDRE \add_ln47_reg_1650_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln36_2_fu_1231_p2),
        .D(add_ln47_fu_1237_p2[8]),
        .Q(add_ln47_reg_1650[8]),
        .R(1'b0));
  CARRY4 \add_ln47_reg_1650_reg[8]_i_2 
       (.CI(\add_ln47_reg_1650_reg[4]_i_1_n_5 ),
        .CO({\NLW_add_ln47_reg_1650_reg[8]_i_2_CO_UNCONNECTED [3],\add_ln47_reg_1650_reg[8]_i_2_n_6 ,\add_ln47_reg_1650_reg[8]_i_2_n_7 ,\add_ln47_reg_1650_reg[8]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln47_fu_1237_p2[8:5]),
        .S(select_ln32_4_reg_1607_reg[7:4]));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln32_reg_1612[0]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(icmp_ln31_reg_1567),
        .O(add_ln39_4_reg_16310));
  LUT6 #(
    .INIT(64'h8888888888888A88)) 
    \and_ln32_reg_1612[0]_i_2 
       (.I0(\and_ln32_reg_1612[0]_i_3_n_5 ),
        .I1(\and_ln32_reg_1612[0]_i_4_n_5 ),
        .I2(in_d_0_reg_576[0]),
        .I3(in_d_0_reg_576[3]),
        .I4(in_d_0_reg_576[2]),
        .I5(add_ln39_1_reg_1636_reg_i_1_n_5),
        .O(p_0_in13_out));
  LUT6 #(
    .INIT(64'h0000000075454575)) 
    \and_ln32_reg_1612[0]_i_3 
       (.I0(in_d_0_reg_576[1]),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(select_ln36_4_reg_1618_reg[0]),
        .I4(select_ln36_4_reg_1618_reg[1]),
        .I5(icmp_ln33_reg_1576),
        .O(\and_ln32_reg_1612[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0400000000004000)) 
    \and_ln32_reg_1612[0]_i_4 
       (.I0(p_0_in[0]),
        .I1(p_0_in[1]),
        .I2(select_ln36_4_reg_1618_reg[3]),
        .I3(select_ln36_4_reg_1618_reg[0]),
        .I4(select_ln36_4_reg_1618_reg[1]),
        .I5(select_ln36_4_reg_1618_reg[2]),
        .O(\and_ln32_reg_1612[0]_i_4_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_3_fu_488/and_ln32_reg_1612_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_3_fu_488/and_ln32_reg_1612_pp1_iter8_reg_reg[0]_srl7 " *) 
  SRL16E \and_ln32_reg_1612_pp1_iter8_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(and_ln32_reg_1612),
        .Q(\and_ln32_reg_1612_pp1_iter8_reg_reg[0]_srl7_n_5 ));
  FDRE \and_ln32_reg_1612_pp1_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln32_reg_1612_pp1_iter8_reg_reg[0]_srl7_n_5 ),
        .Q(and_ln32_reg_1612_pp1_iter9_reg),
        .R(1'b0));
  FDRE \and_ln32_reg_1612_reg[0] 
       (.C(ap_clk),
        .CE(add_ln39_4_reg_16310),
        .D(p_0_in13_out),
        .Q(and_ln32_reg_1612),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(icmp_ln24_fu_597_p2),
        .I1(ap_CS_fsm_state2),
        .I2(grp_pointwise_conv2d_fix_3_fu_488_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .O(grp_pointwise_conv2d_fix_3_fu_488_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(\out_d_0_reg_488_reg_n_5_[1] ),
        .I1(\out_d_0_reg_488_reg_n_5_[4] ),
        .I2(\out_d_0_reg_488_reg_n_5_[2] ),
        .I3(\out_d_0_reg_488_reg_n_5_[3] ),
        .I4(\out_d_0_reg_488_reg_n_5_[0] ),
        .O(icmp_ln24_fu_597_p2));
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_pointwise_conv2d_fix_3_fu_488_ap_start_reg),
        .I2(ap_CS_fsm_state18),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT4 #(
    .INIT(16'hF2FA)) 
    \ap_CS_fsm[2]_i_1__6 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .I2(ap_enable_reg_pp0_iter00),
        .I3(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'hBFAABFBFAAAAAAAA)) 
    \ap_CS_fsm[31]_i_1 
       (.I0(Q[3]),
        .I1(icmp_ln24_fu_597_p2),
        .I2(ap_CS_fsm_state2),
        .I3(grp_pointwise_conv2d_fix_3_fu_488_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_5_[0] ),
        .I5(Q[4]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT5 #(
    .INIT(32'hF2220000)) 
    \ap_CS_fsm[32]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_pointwise_conv2d_fix_3_fu_488_ap_start_reg),
        .I2(ap_CS_fsm_state2),
        .I3(icmp_ln24_fu_597_p2),
        .I4(Q[4]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hFFFF000001000000)) 
    \ap_CS_fsm[3]_i_2__0 
       (.I0(i_reg_1551_reg[0]),
        .I1(i_reg_1551_reg[1]),
        .I2(i_reg_1551_reg[2]),
        .I3(ap_phi_mux_i_0_phi_fu_514_p41),
        .I4(zext_ln28_fu_675_p1__0),
        .I5(\ap_CS_fsm[3]_i_3_n_5 ),
        .O(ap_condition_pp0_exit_iter0_state3));
  LUT6 #(
    .INIT(64'h0100010101010101)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(\i_0_reg_510_reg_n_5_[0] ),
        .I1(\i_0_reg_510_reg_n_5_[2] ),
        .I2(\i_0_reg_510_reg_n_5_[1] ),
        .I3(icmp_ln26_reg_1547),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(\ap_CS_fsm[3]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(\ap_CS_fsm[4]_i_2__0_n_5 ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_CS_fsm_state5),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'h0020FFFF00200020)) 
    \ap_CS_fsm[4]_i_2__0 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(p_0_in[1]),
        .I4(ap_enable_reg_pp1_iter10),
        .I5(grp_pointwise_conv2d_fix_3_fu_488_output_r_ce0),
        .O(\ap_CS_fsm[4]_i_2__0_n_5 ));
  LUT6 #(
    .INIT(64'h22222F2200000000)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(grp_pointwise_conv2d_fix_3_fu_488_output_r_ce0),
        .I1(ap_enable_reg_pp1_iter10),
        .I2(p_0_in[1]),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(ap_CS_fsm_pp1_stage0),
        .O(ap_NS_fsm[5]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_3_fu_488_ap_done),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00A8A8A8)) 
    ap_enable_reg_pp0_iter0_i_1__3
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter00),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_condition_pp0_exit_iter0_state3),
        .O(ap_enable_reg_pp0_iter0_i_1__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__3_n_5),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .O(ap_enable_reg_pp0_iter1_i_1__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__3_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00A8A8A8)) 
    ap_enable_reg_pp1_iter0_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_CS_fsm_state5),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(icmp_ln31_fu_1054_p2),
        .I4(ap_CS_fsm_pp1_stage0),
        .O(ap_enable_reg_pp1_iter0_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1__0_n_5),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  FDRE ap_enable_reg_pp1_iter10_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter9_reg_gate_n_5),
        .Q(ap_enable_reg_pp1_iter10),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter11_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter10),
        .Q(grp_pointwise_conv2d_fix_3_fu_488_output_r_ce0),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0),
        .Q(ap_enable_reg_pp1_iter1),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp1_iter2_i_1__0
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(ap_enable_reg_pp1_iter0),
        .O(ap_enable_reg_pp1_iter2_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter2_i_1__0_n_5),
        .Q(p_0_in[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(input_r_ce0),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_3_fu_488/ap_enable_reg_pp1_iter8_reg_srl5___grp_pointwise_conv2d_fix_1_fu_482_ap_enable_reg_pp1_iter8_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    ap_enable_reg_pp1_iter8_reg_srl5___grp_pointwise_conv2d_fix_1_fu_482_ap_enable_reg_pp1_iter8_reg_r
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(input_r_ce0),
        .Q(ap_enable_reg_pp1_iter8_reg_srl5___grp_pointwise_conv2d_fix_1_fu_482_ap_enable_reg_pp1_iter8_reg_r_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp1_iter9_reg_gate
       (.I0(ap_enable_reg_pp1_iter9_reg_grp_pointwise_conv2d_fix_1_fu_482_ap_enable_reg_pp1_iter9_reg_r_n_5),
        .I1(ap_enable_reg_pp1_iter10_reg_0),
        .O(ap_enable_reg_pp1_iter9_reg_gate_n_5));
  FDRE ap_enable_reg_pp1_iter9_reg_grp_pointwise_conv2d_fix_1_fu_482_ap_enable_reg_pp1_iter9_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter8_reg_srl5___grp_pointwise_conv2d_fix_1_fu_482_ap_enable_reg_pp1_iter8_reg_r_n_5),
        .Q(ap_enable_reg_pp1_iter9_reg_grp_pointwise_conv2d_fix_1_fu_482_ap_enable_reg_pp1_iter9_reg_r_n_5),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF0000F2D0F2D0)) 
    \buffer_0_reg_566[0]_i_1 
       (.I0(grp_pointwise_conv2d_fix_3_fu_488_output_r_ce0),
        .I1(icmp_ln31_reg_1567_pp1_iter10_reg),
        .I2(buffer_0_reg_566[0]),
        .I3(buffer_reg_1680[0]),
        .I4(sext_ln34_reg_1535[0]),
        .I5(ap_CS_fsm_state5),
        .O(\buffer_0_reg_566[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF0000F2D0F2D0)) 
    \buffer_0_reg_566[10]_i_1 
       (.I0(grp_pointwise_conv2d_fix_3_fu_488_output_r_ce0),
        .I1(icmp_ln31_reg_1567_pp1_iter10_reg),
        .I2(buffer_0_reg_566[10]),
        .I3(buffer_reg_1680[10]),
        .I4(sext_ln34_reg_1535[10]),
        .I5(ap_CS_fsm_state5),
        .O(\buffer_0_reg_566[10]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF0000F2D0F2D0)) 
    \buffer_0_reg_566[11]_i_1 
       (.I0(grp_pointwise_conv2d_fix_3_fu_488_output_r_ce0),
        .I1(icmp_ln31_reg_1567_pp1_iter10_reg),
        .I2(buffer_0_reg_566[11]),
        .I3(\buffer_reg_1680_reg[21]_0 [2]),
        .I4(sext_ln34_reg_1535[11]),
        .I5(ap_CS_fsm_state5),
        .O(\buffer_0_reg_566[11]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF0000F2D0F2D0)) 
    \buffer_0_reg_566[12]_i_1 
       (.I0(grp_pointwise_conv2d_fix_3_fu_488_output_r_ce0),
        .I1(icmp_ln31_reg_1567_pp1_iter10_reg),
        .I2(buffer_0_reg_566[12]),
        .I3(buffer_reg_1680[12]),
        .I4(sext_ln34_reg_1535[12]),
        .I5(ap_CS_fsm_state5),
        .O(\buffer_0_reg_566[12]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACCF0CCCC)) 
    \buffer_0_reg_566[13]_i_1 
       (.I0(sext_ln34_reg_1535[15]),
        .I1(buffer_0_reg_566[13]),
        .I2(\buffer_reg_1680_reg[21]_0 [3]),
        .I3(icmp_ln31_reg_1567_pp1_iter10_reg),
        .I4(grp_pointwise_conv2d_fix_3_fu_488_output_r_ce0),
        .I5(ap_CS_fsm_state5),
        .O(\buffer_0_reg_566[13]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACCF0CCCC)) 
    \buffer_0_reg_566[14]_i_1 
       (.I0(sext_ln34_reg_1535[15]),
        .I1(buffer_0_reg_566[14]),
        .I2(buffer_reg_1680[14]),
        .I3(icmp_ln31_reg_1567_pp1_iter10_reg),
        .I4(grp_pointwise_conv2d_fix_3_fu_488_output_r_ce0),
        .I5(ap_CS_fsm_state5),
        .O(\buffer_0_reg_566[14]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACCF0CCCC)) 
    \buffer_0_reg_566[15]_i_1 
       (.I0(sext_ln34_reg_1535[15]),
        .I1(buffer_0_reg_566[15]),
        .I2(\buffer_reg_1680_reg[21]_0 [4]),
        .I3(icmp_ln31_reg_1567_pp1_iter10_reg),
        .I4(grp_pointwise_conv2d_fix_3_fu_488_output_r_ce0),
        .I5(ap_CS_fsm_state5),
        .O(\buffer_0_reg_566[15]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACCF0CCCC)) 
    \buffer_0_reg_566[16]_i_1 
       (.I0(sext_ln34_reg_1535[15]),
        .I1(buffer_0_reg_566[16]),
        .I2(buffer_reg_1680[16]),
        .I3(icmp_ln31_reg_1567_pp1_iter10_reg),
        .I4(grp_pointwise_conv2d_fix_3_fu_488_output_r_ce0),
        .I5(ap_CS_fsm_state5),
        .O(\buffer_0_reg_566[16]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACCF0CCCC)) 
    \buffer_0_reg_566[17]_i_1 
       (.I0(sext_ln34_reg_1535[15]),
        .I1(buffer_0_reg_566[17]),
        .I2(buffer_reg_1680[17]),
        .I3(icmp_ln31_reg_1567_pp1_iter10_reg),
        .I4(grp_pointwise_conv2d_fix_3_fu_488_output_r_ce0),
        .I5(ap_CS_fsm_state5),
        .O(\buffer_0_reg_566[17]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACCF0CCCC)) 
    \buffer_0_reg_566[18]_i_1 
       (.I0(sext_ln34_reg_1535[15]),
        .I1(buffer_0_reg_566[18]),
        .I2(buffer_reg_1680[18]),
        .I3(icmp_ln31_reg_1567_pp1_iter10_reg),
        .I4(grp_pointwise_conv2d_fix_3_fu_488_output_r_ce0),
        .I5(ap_CS_fsm_state5),
        .O(\buffer_0_reg_566[18]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACCF0CCCC)) 
    \buffer_0_reg_566[19]_i_1 
       (.I0(sext_ln34_reg_1535[15]),
        .I1(buffer_0_reg_566[19]),
        .I2(buffer_reg_1680[19]),
        .I3(icmp_ln31_reg_1567_pp1_iter10_reg),
        .I4(grp_pointwise_conv2d_fix_3_fu_488_output_r_ce0),
        .I5(ap_CS_fsm_state5),
        .O(\buffer_0_reg_566[19]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF0000F2D0F2D0)) 
    \buffer_0_reg_566[1]_i_1 
       (.I0(grp_pointwise_conv2d_fix_3_fu_488_output_r_ce0),
        .I1(icmp_ln31_reg_1567_pp1_iter10_reg),
        .I2(buffer_0_reg_566[1]),
        .I3(buffer_reg_1680[1]),
        .I4(sext_ln34_reg_1535[1]),
        .I5(ap_CS_fsm_state5),
        .O(\buffer_0_reg_566[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACCF0CCCC)) 
    \buffer_0_reg_566[20]_i_1 
       (.I0(sext_ln34_reg_1535[15]),
        .I1(buffer_0_reg_566[20]),
        .I2(buffer_reg_1680[20]),
        .I3(icmp_ln31_reg_1567_pp1_iter10_reg),
        .I4(grp_pointwise_conv2d_fix_3_fu_488_output_r_ce0),
        .I5(ap_CS_fsm_state5),
        .O(\buffer_0_reg_566[20]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACCF0CCCC)) 
    \buffer_0_reg_566[21]_i_1 
       (.I0(sext_ln34_reg_1535[15]),
        .I1(buffer_0_reg_566[21]),
        .I2(\buffer_reg_1680_reg[21]_0 [5]),
        .I3(icmp_ln31_reg_1567_pp1_iter10_reg),
        .I4(grp_pointwise_conv2d_fix_3_fu_488_output_r_ce0),
        .I5(ap_CS_fsm_state5),
        .O(\buffer_0_reg_566[21]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF0000F2D0F2D0)) 
    \buffer_0_reg_566[2]_i_1 
       (.I0(grp_pointwise_conv2d_fix_3_fu_488_output_r_ce0),
        .I1(icmp_ln31_reg_1567_pp1_iter10_reg),
        .I2(buffer_0_reg_566[2]),
        .I3(buffer_reg_1680[2]),
        .I4(sext_ln34_reg_1535[2]),
        .I5(ap_CS_fsm_state5),
        .O(\buffer_0_reg_566[2]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF0000F2D0F2D0)) 
    \buffer_0_reg_566[3]_i_1 
       (.I0(grp_pointwise_conv2d_fix_3_fu_488_output_r_ce0),
        .I1(icmp_ln31_reg_1567_pp1_iter10_reg),
        .I2(buffer_0_reg_566[3]),
        .I3(\buffer_reg_1680_reg[21]_0 [0]),
        .I4(sext_ln34_reg_1535[3]),
        .I5(ap_CS_fsm_state5),
        .O(\buffer_0_reg_566[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF0000F2D0F2D0)) 
    \buffer_0_reg_566[4]_i_1 
       (.I0(grp_pointwise_conv2d_fix_3_fu_488_output_r_ce0),
        .I1(icmp_ln31_reg_1567_pp1_iter10_reg),
        .I2(buffer_0_reg_566[4]),
        .I3(buffer_reg_1680[4]),
        .I4(sext_ln34_reg_1535[4]),
        .I5(ap_CS_fsm_state5),
        .O(\buffer_0_reg_566[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF0000F2D0F2D0)) 
    \buffer_0_reg_566[5]_i_1 
       (.I0(grp_pointwise_conv2d_fix_3_fu_488_output_r_ce0),
        .I1(icmp_ln31_reg_1567_pp1_iter10_reg),
        .I2(buffer_0_reg_566[5]),
        .I3(\buffer_reg_1680_reg[21]_0 [1]),
        .I4(sext_ln34_reg_1535[5]),
        .I5(ap_CS_fsm_state5),
        .O(\buffer_0_reg_566[5]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF0000F2D0F2D0)) 
    \buffer_0_reg_566[6]_i_1 
       (.I0(grp_pointwise_conv2d_fix_3_fu_488_output_r_ce0),
        .I1(icmp_ln31_reg_1567_pp1_iter10_reg),
        .I2(buffer_0_reg_566[6]),
        .I3(buffer_reg_1680[6]),
        .I4(sext_ln34_reg_1535[6]),
        .I5(ap_CS_fsm_state5),
        .O(\buffer_0_reg_566[6]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF0000F2D0F2D0)) 
    \buffer_0_reg_566[7]_i_1 
       (.I0(grp_pointwise_conv2d_fix_3_fu_488_output_r_ce0),
        .I1(icmp_ln31_reg_1567_pp1_iter10_reg),
        .I2(buffer_0_reg_566[7]),
        .I3(buffer_reg_1680[7]),
        .I4(sext_ln34_reg_1535[7]),
        .I5(ap_CS_fsm_state5),
        .O(\buffer_0_reg_566[7]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF0000F2D0F2D0)) 
    \buffer_0_reg_566[8]_i_1 
       (.I0(grp_pointwise_conv2d_fix_3_fu_488_output_r_ce0),
        .I1(icmp_ln31_reg_1567_pp1_iter10_reg),
        .I2(buffer_0_reg_566[8]),
        .I3(buffer_reg_1680[8]),
        .I4(sext_ln34_reg_1535[8]),
        .I5(ap_CS_fsm_state5),
        .O(\buffer_0_reg_566[8]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF0000F2D0F2D0)) 
    \buffer_0_reg_566[9]_i_1 
       (.I0(grp_pointwise_conv2d_fix_3_fu_488_output_r_ce0),
        .I1(icmp_ln31_reg_1567_pp1_iter10_reg),
        .I2(buffer_0_reg_566[9]),
        .I3(buffer_reg_1680[9]),
        .I4(sext_ln34_reg_1535[9]),
        .I5(ap_CS_fsm_state5),
        .O(\buffer_0_reg_566[9]_i_1_n_5 ));
  FDRE \buffer_0_reg_566_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_566[0]_i_1_n_5 ),
        .Q(buffer_0_reg_566[0]),
        .R(1'b0));
  FDRE \buffer_0_reg_566_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_566[10]_i_1_n_5 ),
        .Q(buffer_0_reg_566[10]),
        .R(1'b0));
  FDRE \buffer_0_reg_566_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_566[11]_i_1_n_5 ),
        .Q(buffer_0_reg_566[11]),
        .R(1'b0));
  FDRE \buffer_0_reg_566_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_566[12]_i_1_n_5 ),
        .Q(buffer_0_reg_566[12]),
        .R(1'b0));
  FDRE \buffer_0_reg_566_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_566[13]_i_1_n_5 ),
        .Q(buffer_0_reg_566[13]),
        .R(1'b0));
  FDRE \buffer_0_reg_566_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_566[14]_i_1_n_5 ),
        .Q(buffer_0_reg_566[14]),
        .R(1'b0));
  FDRE \buffer_0_reg_566_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_566[15]_i_1_n_5 ),
        .Q(buffer_0_reg_566[15]),
        .R(1'b0));
  FDRE \buffer_0_reg_566_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_566[16]_i_1_n_5 ),
        .Q(buffer_0_reg_566[16]),
        .R(1'b0));
  FDRE \buffer_0_reg_566_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_566[17]_i_1_n_5 ),
        .Q(buffer_0_reg_566[17]),
        .R(1'b0));
  FDRE \buffer_0_reg_566_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_566[18]_i_1_n_5 ),
        .Q(buffer_0_reg_566[18]),
        .R(1'b0));
  FDRE \buffer_0_reg_566_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_566[19]_i_1_n_5 ),
        .Q(buffer_0_reg_566[19]),
        .R(1'b0));
  FDRE \buffer_0_reg_566_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_566[1]_i_1_n_5 ),
        .Q(buffer_0_reg_566[1]),
        .R(1'b0));
  FDRE \buffer_0_reg_566_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_566[20]_i_1_n_5 ),
        .Q(buffer_0_reg_566[20]),
        .R(1'b0));
  FDRE \buffer_0_reg_566_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_566[21]_i_1_n_5 ),
        .Q(buffer_0_reg_566[21]),
        .R(1'b0));
  FDRE \buffer_0_reg_566_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_566[2]_i_1_n_5 ),
        .Q(buffer_0_reg_566[2]),
        .R(1'b0));
  FDRE \buffer_0_reg_566_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_566[3]_i_1_n_5 ),
        .Q(buffer_0_reg_566[3]),
        .R(1'b0));
  FDRE \buffer_0_reg_566_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_566[4]_i_1_n_5 ),
        .Q(buffer_0_reg_566[4]),
        .R(1'b0));
  FDRE \buffer_0_reg_566_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_566[5]_i_1_n_5 ),
        .Q(buffer_0_reg_566[5]),
        .R(1'b0));
  FDRE \buffer_0_reg_566_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_566[6]_i_1_n_5 ),
        .Q(buffer_0_reg_566[6]),
        .R(1'b0));
  FDRE \buffer_0_reg_566_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_566[7]_i_1_n_5 ),
        .Q(buffer_0_reg_566[7]),
        .R(1'b0));
  FDRE \buffer_0_reg_566_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_566[8]_i_1_n_5 ),
        .Q(buffer_0_reg_566[8]),
        .R(1'b0));
  FDRE \buffer_0_reg_566_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buffer_0_reg_566[9]_i_1_n_5 ),
        .Q(buffer_0_reg_566[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h596A596A59596A6A)) 
    \buffer_reg_1680[11]_i_2 
       (.I0(sext_ln39_3_fu_1361_p1[11]),
        .I1(\buffer_reg_1680[21]_i_6_n_5 ),
        .I2(sext_ln34_reg_1535[11]),
        .I3(\buffer_reg_1680_reg[21]_0 [2]),
        .I4(buffer_0_reg_566[11]),
        .I5(buffer_0_reg_5661),
        .O(\buffer_reg_1680[11]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h596A596A59596A6A)) 
    \buffer_reg_1680[11]_i_3 
       (.I0(sext_ln39_3_fu_1361_p1[10]),
        .I1(\buffer_reg_1680[21]_i_6_n_5 ),
        .I2(sext_ln34_reg_1535[10]),
        .I3(buffer_reg_1680[10]),
        .I4(buffer_0_reg_566[10]),
        .I5(buffer_0_reg_5661),
        .O(\buffer_reg_1680[11]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h596A596A59596A6A)) 
    \buffer_reg_1680[11]_i_4 
       (.I0(sext_ln39_3_fu_1361_p1[9]),
        .I1(\buffer_reg_1680[21]_i_6_n_5 ),
        .I2(sext_ln34_reg_1535[9]),
        .I3(buffer_reg_1680[9]),
        .I4(buffer_0_reg_566[9]),
        .I5(buffer_0_reg_5661),
        .O(\buffer_reg_1680[11]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h596A596A59596A6A)) 
    \buffer_reg_1680[11]_i_5 
       (.I0(sext_ln39_3_fu_1361_p1[8]),
        .I1(\buffer_reg_1680[21]_i_6_n_5 ),
        .I2(sext_ln34_reg_1535[8]),
        .I3(buffer_reg_1680[8]),
        .I4(buffer_0_reg_566[8]),
        .I5(buffer_0_reg_5661),
        .O(\buffer_reg_1680[11]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h55555555556A6A6A)) 
    \buffer_reg_1680[15]_i_2 
       (.I0(sext_ln39_3_fu_1361_p1[15]),
        .I1(\buffer_reg_1680[21]_i_9_n_5 ),
        .I2(\buffer_reg_1680_reg[21]_0 [4]),
        .I3(buffer_0_reg_566[15]),
        .I4(\buffer_reg_1680[21]_i_10_n_5 ),
        .I5(\buffer_reg_1680[21]_i_11_n_5 ),
        .O(\buffer_reg_1680[15]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h55555555556A6A6A)) 
    \buffer_reg_1680[15]_i_3 
       (.I0(sext_ln39_3_fu_1361_p1[14]),
        .I1(\buffer_reg_1680[21]_i_9_n_5 ),
        .I2(buffer_reg_1680[14]),
        .I3(buffer_0_reg_566[14]),
        .I4(\buffer_reg_1680[21]_i_10_n_5 ),
        .I5(\buffer_reg_1680[21]_i_11_n_5 ),
        .O(\buffer_reg_1680[15]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h55555555556A6A6A)) 
    \buffer_reg_1680[15]_i_4 
       (.I0(sext_ln39_3_fu_1361_p1[13]),
        .I1(\buffer_reg_1680[21]_i_9_n_5 ),
        .I2(\buffer_reg_1680_reg[21]_0 [3]),
        .I3(buffer_0_reg_566[13]),
        .I4(\buffer_reg_1680[21]_i_10_n_5 ),
        .I5(\buffer_reg_1680[21]_i_11_n_5 ),
        .O(\buffer_reg_1680[15]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h596A596A59596A6A)) 
    \buffer_reg_1680[15]_i_5 
       (.I0(sext_ln39_3_fu_1361_p1[12]),
        .I1(\buffer_reg_1680[21]_i_6_n_5 ),
        .I2(sext_ln34_reg_1535[12]),
        .I3(buffer_reg_1680[12]),
        .I4(buffer_0_reg_566[12]),
        .I5(buffer_0_reg_5661),
        .O(\buffer_reg_1680[15]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACCF0CCCC)) 
    \buffer_reg_1680[19]_i_2 
       (.I0(sext_ln34_reg_1535[15]),
        .I1(buffer_0_reg_566[18]),
        .I2(buffer_reg_1680[18]),
        .I3(icmp_ln31_reg_1567_pp1_iter10_reg),
        .I4(grp_pointwise_conv2d_fix_3_fu_488_output_r_ce0),
        .I5(\buffer_reg_1680[21]_i_6_n_5 ),
        .O(select_ln36_fu_1346_p3[18]));
  LUT6 #(
    .INIT(64'hAAAAAAAACCF0CCCC)) 
    \buffer_reg_1680[19]_i_3 
       (.I0(sext_ln34_reg_1535[15]),
        .I1(buffer_0_reg_566[17]),
        .I2(buffer_reg_1680[17]),
        .I3(icmp_ln31_reg_1567_pp1_iter10_reg),
        .I4(grp_pointwise_conv2d_fix_3_fu_488_output_r_ce0),
        .I5(\buffer_reg_1680[21]_i_6_n_5 ),
        .O(select_ln36_fu_1346_p3[17]));
  LUT6 #(
    .INIT(64'h55555555330F3333)) 
    \buffer_reg_1680[19]_i_4 
       (.I0(sext_ln34_reg_1535[15]),
        .I1(buffer_0_reg_566[17]),
        .I2(buffer_reg_1680[17]),
        .I3(icmp_ln31_reg_1567_pp1_iter10_reg),
        .I4(grp_pointwise_conv2d_fix_3_fu_488_output_r_ce0),
        .I5(\buffer_reg_1680[21]_i_6_n_5 ),
        .O(\buffer_reg_1680[19]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hAA9AA99966566555)) 
    \buffer_reg_1680[19]_i_5 
       (.I0(select_ln36_fu_1346_p3[18]),
        .I1(\buffer_reg_1680[21]_i_6_n_5 ),
        .I2(buffer_0_reg_5661),
        .I3(buffer_reg_1680[19]),
        .I4(buffer_0_reg_566[19]),
        .I5(sext_ln34_reg_1535[15]),
        .O(\buffer_reg_1680[19]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAA9AA99966566555)) 
    \buffer_reg_1680[19]_i_6 
       (.I0(select_ln36_fu_1346_p3[17]),
        .I1(\buffer_reg_1680[21]_i_6_n_5 ),
        .I2(buffer_0_reg_5661),
        .I3(buffer_reg_1680[18]),
        .I4(buffer_0_reg_566[18]),
        .I5(sext_ln34_reg_1535[15]),
        .O(\buffer_reg_1680[19]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h0415AEBFFBEA5140)) 
    \buffer_reg_1680[19]_i_7 
       (.I0(\buffer_reg_1680[21]_i_6_n_5 ),
        .I1(buffer_0_reg_5661),
        .I2(buffer_reg_1680[17]),
        .I3(buffer_0_reg_566[17]),
        .I4(sext_ln34_reg_1535[15]),
        .I5(sext_ln39_3_fu_1361_p1[17]),
        .O(\buffer_reg_1680[19]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h55555555556A6A6A)) 
    \buffer_reg_1680[19]_i_8 
       (.I0(sext_ln39_3_fu_1361_p1[16]),
        .I1(\buffer_reg_1680[21]_i_9_n_5 ),
        .I2(buffer_reg_1680[16]),
        .I3(buffer_0_reg_566[16]),
        .I4(\buffer_reg_1680[21]_i_10_n_5 ),
        .I5(\buffer_reg_1680[21]_i_11_n_5 ),
        .O(\buffer_reg_1680[19]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_reg_1680[21]_i_1 
       (.I0(ap_enable_reg_pp1_iter10),
        .I1(icmp_ln31_reg_1567_pp1_iter9_reg),
        .O(buffer_reg_16800));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'h1011)) 
    \buffer_reg_1680[21]_i_10 
       (.I0(icmp_ln33_reg_1576_pp1_iter9_reg),
        .I1(and_ln32_reg_1612_pp1_iter9_reg),
        .I2(icmp_ln31_reg_1567_pp1_iter10_reg),
        .I3(grp_pointwise_conv2d_fix_3_fu_488_output_r_ce0),
        .O(\buffer_reg_1680[21]_i_10_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \buffer_reg_1680[21]_i_11 
       (.I0(icmp_ln33_reg_1576_pp1_iter9_reg),
        .I1(and_ln32_reg_1612_pp1_iter9_reg),
        .I2(sext_ln34_reg_1535[15]),
        .O(\buffer_reg_1680[21]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACCF0CCCC)) 
    \buffer_reg_1680[21]_i_3 
       (.I0(sext_ln34_reg_1535[15]),
        .I1(buffer_0_reg_566[19]),
        .I2(buffer_reg_1680[19]),
        .I3(icmp_ln31_reg_1567_pp1_iter10_reg),
        .I4(grp_pointwise_conv2d_fix_3_fu_488_output_r_ce0),
        .I5(\buffer_reg_1680[21]_i_6_n_5 ),
        .O(select_ln36_fu_1346_p3[19]));
  LUT6 #(
    .INIT(64'hFFCA003500CAFF35)) 
    \buffer_reg_1680[21]_i_4 
       (.I0(buffer_0_reg_566[21]),
        .I1(\buffer_reg_1680_reg[21]_0 [5]),
        .I2(buffer_0_reg_5661),
        .I3(\buffer_reg_1680[21]_i_6_n_5 ),
        .I4(select_ln36_fu_1346_p3__0),
        .I5(sext_ln34_reg_1535[15]),
        .O(\buffer_reg_1680[21]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFF88800000777)) 
    \buffer_reg_1680[21]_i_5 
       (.I0(\buffer_reg_1680[21]_i_9_n_5 ),
        .I1(buffer_reg_1680[19]),
        .I2(buffer_0_reg_566[19]),
        .I3(\buffer_reg_1680[21]_i_10_n_5 ),
        .I4(\buffer_reg_1680[21]_i_11_n_5 ),
        .I5(select_ln36_fu_1346_p3__0),
        .O(\buffer_reg_1680[21]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \buffer_reg_1680[21]_i_6 
       (.I0(and_ln32_reg_1612_pp1_iter9_reg),
        .I1(icmp_ln33_reg_1576_pp1_iter9_reg),
        .O(\buffer_reg_1680[21]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_reg_1680[21]_i_7 
       (.I0(grp_pointwise_conv2d_fix_3_fu_488_output_r_ce0),
        .I1(icmp_ln31_reg_1567_pp1_iter10_reg),
        .O(buffer_0_reg_5661));
  LUT6 #(
    .INIT(64'hAAAAAAAACCF0CCCC)) 
    \buffer_reg_1680[21]_i_8 
       (.I0(sext_ln34_reg_1535[15]),
        .I1(buffer_0_reg_566[20]),
        .I2(buffer_reg_1680[20]),
        .I3(icmp_ln31_reg_1567_pp1_iter10_reg),
        .I4(grp_pointwise_conv2d_fix_3_fu_488_output_r_ce0),
        .I5(\buffer_reg_1680[21]_i_6_n_5 ),
        .O(select_ln36_fu_1346_p3__0));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \buffer_reg_1680[21]_i_9 
       (.I0(icmp_ln31_reg_1567_pp1_iter10_reg),
        .I1(grp_pointwise_conv2d_fix_3_fu_488_output_r_ce0),
        .I2(icmp_ln33_reg_1576_pp1_iter9_reg),
        .I3(and_ln32_reg_1612_pp1_iter9_reg),
        .O(\buffer_reg_1680[21]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h596A596A59596A6A)) 
    \buffer_reg_1680[3]_i_2 
       (.I0(sext_ln39_3_fu_1361_p1[3]),
        .I1(\buffer_reg_1680[21]_i_6_n_5 ),
        .I2(sext_ln34_reg_1535[3]),
        .I3(\buffer_reg_1680_reg[21]_0 [0]),
        .I4(buffer_0_reg_566[3]),
        .I5(buffer_0_reg_5661),
        .O(\buffer_reg_1680[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h596A596A59596A6A)) 
    \buffer_reg_1680[3]_i_3 
       (.I0(sext_ln39_3_fu_1361_p1[2]),
        .I1(\buffer_reg_1680[21]_i_6_n_5 ),
        .I2(sext_ln34_reg_1535[2]),
        .I3(buffer_reg_1680[2]),
        .I4(buffer_0_reg_566[2]),
        .I5(buffer_0_reg_5661),
        .O(\buffer_reg_1680[3]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h596A596A59596A6A)) 
    \buffer_reg_1680[3]_i_4 
       (.I0(sext_ln39_3_fu_1361_p1[1]),
        .I1(\buffer_reg_1680[21]_i_6_n_5 ),
        .I2(sext_ln34_reg_1535[1]),
        .I3(buffer_reg_1680[1]),
        .I4(buffer_0_reg_566[1]),
        .I5(buffer_0_reg_5661),
        .O(\buffer_reg_1680[3]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h596A596A59596A6A)) 
    \buffer_reg_1680[3]_i_5 
       (.I0(sext_ln39_3_fu_1361_p1[0]),
        .I1(\buffer_reg_1680[21]_i_6_n_5 ),
        .I2(sext_ln34_reg_1535[0]),
        .I3(buffer_reg_1680[0]),
        .I4(buffer_0_reg_566[0]),
        .I5(buffer_0_reg_5661),
        .O(\buffer_reg_1680[3]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h596A596A59596A6A)) 
    \buffer_reg_1680[7]_i_2 
       (.I0(sext_ln39_3_fu_1361_p1[7]),
        .I1(\buffer_reg_1680[21]_i_6_n_5 ),
        .I2(sext_ln34_reg_1535[7]),
        .I3(buffer_reg_1680[7]),
        .I4(buffer_0_reg_566[7]),
        .I5(buffer_0_reg_5661),
        .O(\buffer_reg_1680[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h596A596A59596A6A)) 
    \buffer_reg_1680[7]_i_3 
       (.I0(sext_ln39_3_fu_1361_p1[6]),
        .I1(\buffer_reg_1680[21]_i_6_n_5 ),
        .I2(sext_ln34_reg_1535[6]),
        .I3(buffer_reg_1680[6]),
        .I4(buffer_0_reg_566[6]),
        .I5(buffer_0_reg_5661),
        .O(\buffer_reg_1680[7]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h596A596A59596A6A)) 
    \buffer_reg_1680[7]_i_4 
       (.I0(sext_ln39_3_fu_1361_p1[5]),
        .I1(\buffer_reg_1680[21]_i_6_n_5 ),
        .I2(sext_ln34_reg_1535[5]),
        .I3(\buffer_reg_1680_reg[21]_0 [1]),
        .I4(buffer_0_reg_566[5]),
        .I5(buffer_0_reg_5661),
        .O(\buffer_reg_1680[7]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h596A596A59596A6A)) 
    \buffer_reg_1680[7]_i_5 
       (.I0(sext_ln39_3_fu_1361_p1[4]),
        .I1(\buffer_reg_1680[21]_i_6_n_5 ),
        .I2(sext_ln34_reg_1535[4]),
        .I3(buffer_reg_1680[4]),
        .I4(buffer_0_reg_566[4]),
        .I5(buffer_0_reg_5661),
        .O(\buffer_reg_1680[7]_i_5_n_5 ));
  FDRE \buffer_reg_1680_reg[0] 
       (.C(ap_clk),
        .CE(buffer_reg_16800),
        .D(buffer_fu_1365_p2[0]),
        .Q(buffer_reg_1680[0]),
        .R(1'b0));
  FDRE \buffer_reg_1680_reg[10] 
       (.C(ap_clk),
        .CE(buffer_reg_16800),
        .D(buffer_fu_1365_p2[10]),
        .Q(buffer_reg_1680[10]),
        .R(1'b0));
  FDRE \buffer_reg_1680_reg[11] 
       (.C(ap_clk),
        .CE(buffer_reg_16800),
        .D(buffer_fu_1365_p2[11]),
        .Q(\buffer_reg_1680_reg[21]_0 [2]),
        .R(1'b0));
  CARRY4 \buffer_reg_1680_reg[11]_i_1 
       (.CI(\buffer_reg_1680_reg[7]_i_1_n_5 ),
        .CO({\buffer_reg_1680_reg[11]_i_1_n_5 ,\buffer_reg_1680_reg[11]_i_1_n_6 ,\buffer_reg_1680_reg[11]_i_1_n_7 ,\buffer_reg_1680_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(sext_ln39_3_fu_1361_p1[11:8]),
        .O(buffer_fu_1365_p2[11:8]),
        .S({\buffer_reg_1680[11]_i_2_n_5 ,\buffer_reg_1680[11]_i_3_n_5 ,\buffer_reg_1680[11]_i_4_n_5 ,\buffer_reg_1680[11]_i_5_n_5 }));
  FDRE \buffer_reg_1680_reg[12] 
       (.C(ap_clk),
        .CE(buffer_reg_16800),
        .D(buffer_fu_1365_p2[12]),
        .Q(buffer_reg_1680[12]),
        .R(1'b0));
  FDRE \buffer_reg_1680_reg[13] 
       (.C(ap_clk),
        .CE(buffer_reg_16800),
        .D(buffer_fu_1365_p2[13]),
        .Q(\buffer_reg_1680_reg[21]_0 [3]),
        .R(1'b0));
  FDRE \buffer_reg_1680_reg[14] 
       (.C(ap_clk),
        .CE(buffer_reg_16800),
        .D(buffer_fu_1365_p2[14]),
        .Q(buffer_reg_1680[14]),
        .R(1'b0));
  FDRE \buffer_reg_1680_reg[15] 
       (.C(ap_clk),
        .CE(buffer_reg_16800),
        .D(buffer_fu_1365_p2[15]),
        .Q(\buffer_reg_1680_reg[21]_0 [4]),
        .R(1'b0));
  CARRY4 \buffer_reg_1680_reg[15]_i_1 
       (.CI(\buffer_reg_1680_reg[11]_i_1_n_5 ),
        .CO({\buffer_reg_1680_reg[15]_i_1_n_5 ,\buffer_reg_1680_reg[15]_i_1_n_6 ,\buffer_reg_1680_reg[15]_i_1_n_7 ,\buffer_reg_1680_reg[15]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(sext_ln39_3_fu_1361_p1[15:12]),
        .O(buffer_fu_1365_p2[15:12]),
        .S({\buffer_reg_1680[15]_i_2_n_5 ,\buffer_reg_1680[15]_i_3_n_5 ,\buffer_reg_1680[15]_i_4_n_5 ,\buffer_reg_1680[15]_i_5_n_5 }));
  FDRE \buffer_reg_1680_reg[16] 
       (.C(ap_clk),
        .CE(buffer_reg_16800),
        .D(buffer_fu_1365_p2[16]),
        .Q(buffer_reg_1680[16]),
        .R(1'b0));
  FDRE \buffer_reg_1680_reg[17] 
       (.C(ap_clk),
        .CE(buffer_reg_16800),
        .D(buffer_fu_1365_p2[17]),
        .Q(buffer_reg_1680[17]),
        .R(1'b0));
  FDRE \buffer_reg_1680_reg[18] 
       (.C(ap_clk),
        .CE(buffer_reg_16800),
        .D(buffer_fu_1365_p2[18]),
        .Q(buffer_reg_1680[18]),
        .R(1'b0));
  FDRE \buffer_reg_1680_reg[19] 
       (.C(ap_clk),
        .CE(buffer_reg_16800),
        .D(buffer_fu_1365_p2[19]),
        .Q(buffer_reg_1680[19]),
        .R(1'b0));
  CARRY4 \buffer_reg_1680_reg[19]_i_1 
       (.CI(\buffer_reg_1680_reg[15]_i_1_n_5 ),
        .CO({\buffer_reg_1680_reg[19]_i_1_n_5 ,\buffer_reg_1680_reg[19]_i_1_n_6 ,\buffer_reg_1680_reg[19]_i_1_n_7 ,\buffer_reg_1680_reg[19]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({select_ln36_fu_1346_p3[18:17],\buffer_reg_1680[19]_i_4_n_5 ,sext_ln39_3_fu_1361_p1[16]}),
        .O(buffer_fu_1365_p2[19:16]),
        .S({\buffer_reg_1680[19]_i_5_n_5 ,\buffer_reg_1680[19]_i_6_n_5 ,\buffer_reg_1680[19]_i_7_n_5 ,\buffer_reg_1680[19]_i_8_n_5 }));
  FDRE \buffer_reg_1680_reg[1] 
       (.C(ap_clk),
        .CE(buffer_reg_16800),
        .D(buffer_fu_1365_p2[1]),
        .Q(buffer_reg_1680[1]),
        .R(1'b0));
  FDRE \buffer_reg_1680_reg[20] 
       (.C(ap_clk),
        .CE(buffer_reg_16800),
        .D(buffer_fu_1365_p2[20]),
        .Q(buffer_reg_1680[20]),
        .R(1'b0));
  FDRE \buffer_reg_1680_reg[21] 
       (.C(ap_clk),
        .CE(buffer_reg_16800),
        .D(buffer_fu_1365_p2[21]),
        .Q(\buffer_reg_1680_reg[21]_0 [5]),
        .R(1'b0));
  CARRY4 \buffer_reg_1680_reg[21]_i_2 
       (.CI(\buffer_reg_1680_reg[19]_i_1_n_5 ),
        .CO({\NLW_buffer_reg_1680_reg[21]_i_2_CO_UNCONNECTED [3:1],\buffer_reg_1680_reg[21]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,select_ln36_fu_1346_p3[19]}),
        .O({\NLW_buffer_reg_1680_reg[21]_i_2_O_UNCONNECTED [3:2],buffer_fu_1365_p2[21:20]}),
        .S({1'b0,1'b0,\buffer_reg_1680[21]_i_4_n_5 ,\buffer_reg_1680[21]_i_5_n_5 }));
  FDRE \buffer_reg_1680_reg[2] 
       (.C(ap_clk),
        .CE(buffer_reg_16800),
        .D(buffer_fu_1365_p2[2]),
        .Q(buffer_reg_1680[2]),
        .R(1'b0));
  FDRE \buffer_reg_1680_reg[3] 
       (.C(ap_clk),
        .CE(buffer_reg_16800),
        .D(buffer_fu_1365_p2[3]),
        .Q(\buffer_reg_1680_reg[21]_0 [0]),
        .R(1'b0));
  CARRY4 \buffer_reg_1680_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\buffer_reg_1680_reg[3]_i_1_n_5 ,\buffer_reg_1680_reg[3]_i_1_n_6 ,\buffer_reg_1680_reg[3]_i_1_n_7 ,\buffer_reg_1680_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(sext_ln39_3_fu_1361_p1[3:0]),
        .O(buffer_fu_1365_p2[3:0]),
        .S({\buffer_reg_1680[3]_i_2_n_5 ,\buffer_reg_1680[3]_i_3_n_5 ,\buffer_reg_1680[3]_i_4_n_5 ,\buffer_reg_1680[3]_i_5_n_5 }));
  FDRE \buffer_reg_1680_reg[4] 
       (.C(ap_clk),
        .CE(buffer_reg_16800),
        .D(buffer_fu_1365_p2[4]),
        .Q(buffer_reg_1680[4]),
        .R(1'b0));
  FDRE \buffer_reg_1680_reg[5] 
       (.C(ap_clk),
        .CE(buffer_reg_16800),
        .D(buffer_fu_1365_p2[5]),
        .Q(\buffer_reg_1680_reg[21]_0 [1]),
        .R(1'b0));
  FDRE \buffer_reg_1680_reg[6] 
       (.C(ap_clk),
        .CE(buffer_reg_16800),
        .D(buffer_fu_1365_p2[6]),
        .Q(buffer_reg_1680[6]),
        .R(1'b0));
  FDRE \buffer_reg_1680_reg[7] 
       (.C(ap_clk),
        .CE(buffer_reg_16800),
        .D(buffer_fu_1365_p2[7]),
        .Q(buffer_reg_1680[7]),
        .R(1'b0));
  CARRY4 \buffer_reg_1680_reg[7]_i_1 
       (.CI(\buffer_reg_1680_reg[3]_i_1_n_5 ),
        .CO({\buffer_reg_1680_reg[7]_i_1_n_5 ,\buffer_reg_1680_reg[7]_i_1_n_6 ,\buffer_reg_1680_reg[7]_i_1_n_7 ,\buffer_reg_1680_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(sext_ln39_3_fu_1361_p1[7:4]),
        .O(buffer_fu_1365_p2[7:4]),
        .S({\buffer_reg_1680[7]_i_2_n_5 ,\buffer_reg_1680[7]_i_3_n_5 ,\buffer_reg_1680[7]_i_4_n_5 ,\buffer_reg_1680[7]_i_5_n_5 }));
  FDRE \buffer_reg_1680_reg[8] 
       (.C(ap_clk),
        .CE(buffer_reg_16800),
        .D(buffer_fu_1365_p2[8]),
        .Q(buffer_reg_1680[8]),
        .R(1'b0));
  FDRE \buffer_reg_1680_reg[9] 
       (.C(ap_clk),
        .CE(buffer_reg_16800),
        .D(buffer_fu_1365_p2[9]),
        .Q(buffer_reg_1680[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBFAA)) 
    grp_pointwise_conv2d_fix_3_fu_488_ap_start_reg_i_1
       (.I0(Q[3]),
        .I1(icmp_ln24_fu_597_p2),
        .I2(ap_CS_fsm_state2),
        .I3(grp_pointwise_conv2d_fix_3_fu_488_ap_start_reg),
        .O(\ap_CS_fsm_reg[30] ));
  LUT6 #(
    .INIT(64'h4444444444404444)) 
    \i_0_reg_510[3]_i_1 
       (.I0(ap_phi_mux_i_0_phi_fu_514_p41),
        .I1(ap_CS_fsm_state2),
        .I2(\i_0_reg_510[3]_i_3_n_5 ),
        .I3(\out_d_0_reg_488_reg_n_5_[2] ),
        .I4(\out_d_0_reg_488_reg_n_5_[4] ),
        .I5(\out_d_0_reg_488_reg_n_5_[1] ),
        .O(i_0_reg_510));
  LUT3 #(
    .INIT(8'h08)) 
    \i_0_reg_510[3]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln26_reg_1547),
        .O(ap_phi_mux_i_0_phi_fu_514_p41));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \i_0_reg_510[3]_i_3 
       (.I0(\out_d_0_reg_488_reg_n_5_[0] ),
        .I1(\out_d_0_reg_488_reg_n_5_[3] ),
        .O(\i_0_reg_510[3]_i_3_n_5 ));
  FDRE \i_0_reg_510_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_mux_i_0_phi_fu_514_p41),
        .D(i_reg_1551_reg[0]),
        .Q(\i_0_reg_510_reg_n_5_[0] ),
        .R(i_0_reg_510));
  FDRE \i_0_reg_510_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_mux_i_0_phi_fu_514_p41),
        .D(i_reg_1551_reg[1]),
        .Q(\i_0_reg_510_reg_n_5_[1] ),
        .R(i_0_reg_510));
  FDRE \i_0_reg_510_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_mux_i_0_phi_fu_514_p41),
        .D(i_reg_1551_reg[2]),
        .Q(\i_0_reg_510_reg_n_5_[2] ),
        .R(i_0_reg_510));
  FDRE \i_0_reg_510_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_mux_i_0_phi_fu_514_p41),
        .D(i_reg_1551_reg[3]),
        .Q(\i_0_reg_510_reg_n_5_[3] ),
        .R(i_0_reg_510));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT4 #(
    .INIT(16'h4575)) 
    \i_reg_1551[0]_i_1 
       (.I0(\i_0_reg_510_reg_n_5_[0] ),
        .I1(icmp_ln26_reg_1547),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(i_reg_1551_reg[0]),
        .O(i_fu_669_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \i_reg_1551[1]_i_1 
       (.I0(\i_0_reg_510_reg_n_5_[0] ),
        .I1(i_reg_1551_reg[0]),
        .I2(\i_0_reg_510_reg_n_5_[1] ),
        .I3(ap_phi_mux_i_0_phi_fu_514_p41),
        .I4(i_reg_1551_reg[1]),
        .O(i_fu_669_p2[1]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \i_reg_1551[2]_i_1 
       (.I0(zext_ln28_fu_675_p1[0]),
        .I1(i_reg_1551_reg[1]),
        .I2(\i_0_reg_510_reg_n_5_[1] ),
        .I3(\i_0_reg_510_reg_n_5_[2] ),
        .I4(ap_phi_mux_i_0_phi_fu_514_p41),
        .I5(i_reg_1551_reg[2]),
        .O(i_fu_669_p2[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \i_reg_1551[3]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .O(i_reg_15510));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \i_reg_1551[3]_i_2 
       (.I0(i_reg_1551_reg[2]),
        .I1(\i_0_reg_510_reg_n_5_[2] ),
        .I2(\i_reg_1551[3]_i_3_n_5 ),
        .I3(\i_0_reg_510_reg_n_5_[3] ),
        .I4(ap_phi_mux_i_0_phi_fu_514_p41),
        .I5(i_reg_1551_reg[3]),
        .O(i_fu_669_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \i_reg_1551[3]_i_3 
       (.I0(\i_0_reg_510_reg_n_5_[1] ),
        .I1(i_reg_1551_reg[1]),
        .I2(\i_0_reg_510_reg_n_5_[0] ),
        .I3(ap_phi_mux_i_0_phi_fu_514_p41),
        .I4(i_reg_1551_reg[0]),
        .O(\i_reg_1551[3]_i_3_n_5 ));
  FDRE \i_reg_1551_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_15510),
        .D(i_fu_669_p2[0]),
        .Q(i_reg_1551_reg[0]),
        .R(1'b0));
  FDRE \i_reg_1551_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_15510),
        .D(i_fu_669_p2[1]),
        .Q(i_reg_1551_reg[1]),
        .R(1'b0));
  FDRE \i_reg_1551_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_15510),
        .D(i_fu_669_p2[2]),
        .Q(i_reg_1551_reg[2]),
        .R(1'b0));
  FDRE \i_reg_1551_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_15510),
        .D(i_fu_669_p2[3]),
        .Q(i_reg_1551_reg[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln26_reg_1547[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln26_reg_1547),
        .O(\icmp_ln26_reg_1547[0]_i_1_n_5 ));
  FDRE \icmp_ln26_reg_1547_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln26_reg_1547[0]_i_1_n_5 ),
        .Q(icmp_ln26_reg_1547),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \icmp_ln31_reg_1567[0]_i_1 
       (.I0(\icmp_ln31_reg_1567[0]_i_2_n_5 ),
        .I1(\icmp_ln31_reg_1567[0]_i_3_n_5 ),
        .I2(indvar_flatten18_reg_522_reg[0]),
        .I3(indvar_flatten18_reg_522_reg[1]),
        .I4(indvar_flatten18_reg_522_reg[2]),
        .O(icmp_ln31_fu_1054_p2));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \icmp_ln31_reg_1567[0]_i_2 
       (.I0(indvar_flatten18_reg_522_reg[6]),
        .I1(indvar_flatten18_reg_522_reg[5]),
        .I2(indvar_flatten18_reg_522_reg[4]),
        .I3(indvar_flatten18_reg_522_reg[3]),
        .O(\icmp_ln31_reg_1567[0]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \icmp_ln31_reg_1567[0]_i_3 
       (.I0(indvar_flatten18_reg_522_reg[10]),
        .I1(indvar_flatten18_reg_522_reg[9]),
        .I2(indvar_flatten18_reg_522_reg[8]),
        .I3(indvar_flatten18_reg_522_reg[7]),
        .O(\icmp_ln31_reg_1567[0]_i_3_n_5 ));
  FDRE \icmp_ln31_reg_1567_pp1_iter10_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln31_reg_1567_pp1_iter9_reg),
        .Q(icmp_ln31_reg_1567_pp1_iter10_reg),
        .R(1'b0));
  FDRE \icmp_ln31_reg_1567_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(icmp_ln31_reg_1567),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE \icmp_ln31_reg_1567_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(icmp_ln31_reg_1567_pp1_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln31_reg_1567_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln31_reg_1567_pp1_iter2_reg),
        .Q(icmp_ln31_reg_1567_pp1_iter3_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_3_fu_488/icmp_ln31_reg_1567_pp1_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_3_fu_488/icmp_ln31_reg_1567_pp1_iter7_reg_reg[0]_srl4 " *) 
  SRL16E \icmp_ln31_reg_1567_pp1_iter7_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(icmp_ln31_reg_1567_pp1_iter3_reg),
        .Q(\icmp_ln31_reg_1567_pp1_iter7_reg_reg[0]_srl4_n_5 ));
  FDRE \icmp_ln31_reg_1567_pp1_iter8_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln31_reg_1567_pp1_iter7_reg_reg[0]_srl4_n_5 ),
        .Q(icmp_ln31_reg_1567_pp1_iter8_reg),
        .R(1'b0));
  FDRE \icmp_ln31_reg_1567_pp1_iter9_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln31_reg_1567_pp1_iter8_reg),
        .Q(icmp_ln31_reg_1567_pp1_iter9_reg),
        .R(1'b0));
  FDRE \icmp_ln31_reg_1567_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(icmp_ln31_fu_1054_p2),
        .Q(icmp_ln31_reg_1567),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00800000)) 
    \icmp_ln33_reg_1576[0]_i_1 
       (.I0(indvar_flatten_reg_544_reg[4]),
        .I1(indvar_flatten_reg_544_reg[5]),
        .I2(indvar_flatten_reg_544_reg[6]),
        .I3(indvar_flatten_reg_544_reg[7]),
        .I4(\icmp_ln33_reg_1576[0]_i_2_n_5 ),
        .O(icmp_ln33_fu_1072_p2));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln33_reg_1576[0]_i_2 
       (.I0(indvar_flatten_reg_544_reg[1]),
        .I1(indvar_flatten_reg_544_reg[0]),
        .I2(indvar_flatten_reg_544_reg[3]),
        .I3(indvar_flatten_reg_544_reg[2]),
        .O(\icmp_ln33_reg_1576[0]_i_2_n_5 ));
  FDRE \icmp_ln33_reg_1576_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(icmp_ln33_reg_1576),
        .Q(icmp_ln33_reg_1576_pp1_iter1_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_3_fu_488/icmp_ln33_reg_1576_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_3_fu_488/icmp_ln33_reg_1576_pp1_iter8_reg_reg[0]_srl7 " *) 
  SRL16E \icmp_ln33_reg_1576_pp1_iter8_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(icmp_ln33_reg_1576_pp1_iter1_reg),
        .Q(\icmp_ln33_reg_1576_pp1_iter8_reg_reg[0]_srl7_n_5 ));
  FDRE \icmp_ln33_reg_1576_pp1_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln33_reg_1576_pp1_iter8_reg_reg[0]_srl7_n_5 ),
        .Q(icmp_ln33_reg_1576_pp1_iter9_reg),
        .R(1'b0));
  FDRE \icmp_ln33_reg_1576_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln33_reg_15760),
        .D(icmp_ln33_fu_1072_p2),
        .Q(icmp_ln33_reg_1576),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8B88888888888888)) 
    \icmp_ln36_2_reg_1646[0]_i_1 
       (.I0(icmp_ln36_2_reg_1646),
        .I1(p_0_in[0]),
        .I2(select_ln36_4_reg_1618_reg[3]),
        .I3(select_ln36_4_reg_1618_reg[0]),
        .I4(select_ln36_4_reg_1618_reg[1]),
        .I5(select_ln36_4_reg_1618_reg[2]),
        .O(\icmp_ln36_2_reg_1646[0]_i_1_n_5 ));
  FDRE \icmp_ln36_2_reg_1646_pp1_iter10_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln36_2_reg_1646_pp1_iter9_reg),
        .Q(icmp_ln36_2_reg_1646_pp1_iter10_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_3_fu_488/icmp_ln36_2_reg_1646_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_3_fu_488/icmp_ln36_2_reg_1646_pp1_iter8_reg_reg[0]_srl6 " *) 
  SRL16E \icmp_ln36_2_reg_1646_pp1_iter8_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(icmp_ln36_2_reg_1646),
        .Q(\icmp_ln36_2_reg_1646_pp1_iter8_reg_reg[0]_srl6_n_5 ));
  FDRE \icmp_ln36_2_reg_1646_pp1_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln36_2_reg_1646_pp1_iter8_reg_reg[0]_srl6_n_5 ),
        .Q(icmp_ln36_2_reg_1646_pp1_iter9_reg),
        .R(1'b0));
  FDRE \icmp_ln36_2_reg_1646_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln36_2_reg_1646[0]_i_1_n_5 ),
        .Q(icmp_ln36_2_reg_1646),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF704)) 
    \in_d_0_reg_576[0]_i_1 
       (.I0(select_ln36_4_reg_1618_reg[0]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(in_d_0_reg_576[0]),
        .O(\in_d_0_reg_576[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFF6F0060)) 
    \in_d_0_reg_576[1]_i_1 
       (.I0(select_ln36_4_reg_1618_reg[1]),
        .I1(select_ln36_4_reg_1618_reg[0]),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .I4(in_d_0_reg_576[1]),
        .O(ap_phi_mux_in_d_0_phi_fu_580_p4));
  LUT6 #(
    .INIT(64'hFFFF78FF00007800)) 
    \in_d_0_reg_576[2]_i_1 
       (.I0(select_ln36_4_reg_1618_reg[0]),
        .I1(select_ln36_4_reg_1618_reg[1]),
        .I2(select_ln36_4_reg_1618_reg[2]),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .I5(in_d_0_reg_576[2]),
        .O(\in_d_0_reg_576[2]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h7F80FFFF7F800000)) 
    \in_d_0_reg_576[3]_i_1 
       (.I0(select_ln36_4_reg_1618_reg[2]),
        .I1(select_ln36_4_reg_1618_reg[1]),
        .I2(select_ln36_4_reg_1618_reg[0]),
        .I3(select_ln36_4_reg_1618_reg[3]),
        .I4(add_ln39_1_reg_1636_reg_i_1_n_5),
        .I5(in_d_0_reg_576[3]),
        .O(\in_d_0_reg_576[3]_i_1_n_5 ));
  FDRE \in_d_0_reg_576_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_d_0_reg_576[0]_i_1_n_5 ),
        .Q(in_d_0_reg_576[0]),
        .R(ap_CS_fsm_state5));
  FDRE \in_d_0_reg_576_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_in_d_0_phi_fu_580_p4),
        .Q(in_d_0_reg_576[1]),
        .R(ap_CS_fsm_state5));
  FDRE \in_d_0_reg_576_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_d_0_reg_576[2]_i_1_n_5 ),
        .Q(in_d_0_reg_576[2]),
        .R(ap_CS_fsm_state5));
  FDRE \in_d_0_reg_576_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_d_0_reg_576[3]_i_1_n_5 ),
        .Q(in_d_0_reg_576[3]),
        .R(ap_CS_fsm_state5));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten18_reg_522[0]_i_1 
       (.I0(indvar_flatten18_reg_522_reg[0]),
        .O(add_ln31_fu_1060_p2[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \indvar_flatten18_reg_522[10]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(icmp_ln31_fu_1054_p2),
        .O(indvar_flatten18_reg_5220));
  LUT6 #(
    .INIT(64'hFF7FFFFF00800000)) 
    \indvar_flatten18_reg_522[10]_i_2 
       (.I0(indvar_flatten18_reg_522_reg[9]),
        .I1(indvar_flatten18_reg_522_reg[7]),
        .I2(indvar_flatten18_reg_522_reg[6]),
        .I3(\indvar_flatten18_reg_522[10]_i_3_n_5 ),
        .I4(indvar_flatten18_reg_522_reg[8]),
        .I5(indvar_flatten18_reg_522_reg[10]),
        .O(add_ln31_fu_1060_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \indvar_flatten18_reg_522[10]_i_3 
       (.I0(indvar_flatten18_reg_522_reg[2]),
        .I1(indvar_flatten18_reg_522_reg[0]),
        .I2(indvar_flatten18_reg_522_reg[1]),
        .I3(indvar_flatten18_reg_522_reg[3]),
        .I4(indvar_flatten18_reg_522_reg[4]),
        .I5(indvar_flatten18_reg_522_reg[5]),
        .O(\indvar_flatten18_reg_522[10]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten18_reg_522[1]_i_1 
       (.I0(indvar_flatten18_reg_522_reg[0]),
        .I1(indvar_flatten18_reg_522_reg[1]),
        .O(add_ln31_fu_1060_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \indvar_flatten18_reg_522[2]_i_1 
       (.I0(indvar_flatten18_reg_522_reg[1]),
        .I1(indvar_flatten18_reg_522_reg[0]),
        .I2(indvar_flatten18_reg_522_reg[2]),
        .O(add_ln31_fu_1060_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \indvar_flatten18_reg_522[3]_i_1 
       (.I0(indvar_flatten18_reg_522_reg[2]),
        .I1(indvar_flatten18_reg_522_reg[0]),
        .I2(indvar_flatten18_reg_522_reg[1]),
        .I3(indvar_flatten18_reg_522_reg[3]),
        .O(add_ln31_fu_1060_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \indvar_flatten18_reg_522[4]_i_1 
       (.I0(indvar_flatten18_reg_522_reg[3]),
        .I1(indvar_flatten18_reg_522_reg[1]),
        .I2(indvar_flatten18_reg_522_reg[0]),
        .I3(indvar_flatten18_reg_522_reg[2]),
        .I4(indvar_flatten18_reg_522_reg[4]),
        .O(add_ln31_fu_1060_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \indvar_flatten18_reg_522[5]_i_1 
       (.I0(indvar_flatten18_reg_522_reg[2]),
        .I1(indvar_flatten18_reg_522_reg[0]),
        .I2(indvar_flatten18_reg_522_reg[1]),
        .I3(indvar_flatten18_reg_522_reg[3]),
        .I4(indvar_flatten18_reg_522_reg[4]),
        .I5(indvar_flatten18_reg_522_reg[5]),
        .O(add_ln31_fu_1060_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \indvar_flatten18_reg_522[6]_i_1 
       (.I0(\indvar_flatten18_reg_522[10]_i_3_n_5 ),
        .I1(indvar_flatten18_reg_522_reg[6]),
        .O(add_ln31_fu_1060_p2[6]));
  LUT3 #(
    .INIT(8'hB4)) 
    \indvar_flatten18_reg_522[7]_i_1 
       (.I0(\indvar_flatten18_reg_522[10]_i_3_n_5 ),
        .I1(indvar_flatten18_reg_522_reg[6]),
        .I2(indvar_flatten18_reg_522_reg[7]),
        .O(add_ln31_fu_1060_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \indvar_flatten18_reg_522[8]_i_1 
       (.I0(indvar_flatten18_reg_522_reg[7]),
        .I1(indvar_flatten18_reg_522_reg[6]),
        .I2(\indvar_flatten18_reg_522[10]_i_3_n_5 ),
        .I3(indvar_flatten18_reg_522_reg[8]),
        .O(add_ln31_fu_1060_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \indvar_flatten18_reg_522[9]_i_1 
       (.I0(indvar_flatten18_reg_522_reg[8]),
        .I1(\indvar_flatten18_reg_522[10]_i_3_n_5 ),
        .I2(indvar_flatten18_reg_522_reg[6]),
        .I3(indvar_flatten18_reg_522_reg[7]),
        .I4(indvar_flatten18_reg_522_reg[9]),
        .O(add_ln31_fu_1060_p2[9]));
  FDRE \indvar_flatten18_reg_522_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5220),
        .D(add_ln31_fu_1060_p2[0]),
        .Q(indvar_flatten18_reg_522_reg[0]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten18_reg_522_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5220),
        .D(add_ln31_fu_1060_p2[10]),
        .Q(indvar_flatten18_reg_522_reg[10]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten18_reg_522_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5220),
        .D(add_ln31_fu_1060_p2[1]),
        .Q(indvar_flatten18_reg_522_reg[1]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten18_reg_522_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5220),
        .D(add_ln31_fu_1060_p2[2]),
        .Q(indvar_flatten18_reg_522_reg[2]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten18_reg_522_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5220),
        .D(add_ln31_fu_1060_p2[3]),
        .Q(indvar_flatten18_reg_522_reg[3]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten18_reg_522_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5220),
        .D(add_ln31_fu_1060_p2[4]),
        .Q(indvar_flatten18_reg_522_reg[4]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten18_reg_522_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5220),
        .D(add_ln31_fu_1060_p2[5]),
        .Q(indvar_flatten18_reg_522_reg[5]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten18_reg_522_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5220),
        .D(add_ln31_fu_1060_p2[6]),
        .Q(indvar_flatten18_reg_522_reg[6]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten18_reg_522_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5220),
        .D(add_ln31_fu_1060_p2[7]),
        .Q(indvar_flatten18_reg_522_reg[7]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten18_reg_522_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5220),
        .D(add_ln31_fu_1060_p2[8]),
        .Q(indvar_flatten18_reg_522_reg[8]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten18_reg_522_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5220),
        .D(add_ln31_fu_1060_p2[9]),
        .Q(indvar_flatten18_reg_522_reg[9]),
        .R(ap_CS_fsm_state5));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \indvar_flatten_reg_544[0]_i_1 
       (.I0(icmp_ln33_fu_1072_p2),
        .I1(indvar_flatten_reg_544_reg[0]),
        .O(select_ln33_fu_1122_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \indvar_flatten_reg_544[1]_i_1 
       (.I0(icmp_ln33_fu_1072_p2),
        .I1(indvar_flatten_reg_544_reg[0]),
        .I2(indvar_flatten_reg_544_reg[1]),
        .O(select_ln33_fu_1122_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \indvar_flatten_reg_544[2]_i_1 
       (.I0(icmp_ln33_fu_1072_p2),
        .I1(indvar_flatten_reg_544_reg[1]),
        .I2(indvar_flatten_reg_544_reg[0]),
        .I3(indvar_flatten_reg_544_reg[2]),
        .O(select_ln33_fu_1122_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT5 #(
    .INIT(32'h15554000)) 
    \indvar_flatten_reg_544[3]_i_1 
       (.I0(icmp_ln33_fu_1072_p2),
        .I1(indvar_flatten_reg_544_reg[2]),
        .I2(indvar_flatten_reg_544_reg[0]),
        .I3(indvar_flatten_reg_544_reg[1]),
        .I4(indvar_flatten_reg_544_reg[3]),
        .O(select_ln33_fu_1122_p3[3]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \indvar_flatten_reg_544[4]_i_1 
       (.I0(indvar_flatten_reg_544_reg[2]),
        .I1(indvar_flatten_reg_544_reg[0]),
        .I2(indvar_flatten_reg_544_reg[1]),
        .I3(indvar_flatten_reg_544_reg[3]),
        .I4(icmp_ln33_fu_1072_p2),
        .I5(indvar_flatten_reg_544_reg[4]),
        .O(select_ln33_fu_1122_p3[4]));
  LUT3 #(
    .INIT(8'h12)) 
    \indvar_flatten_reg_544[5]_i_1 
       (.I0(\indvar_flatten_reg_544[5]_i_2_n_5 ),
        .I1(icmp_ln33_fu_1072_p2),
        .I2(indvar_flatten_reg_544_reg[5]),
        .O(select_ln33_fu_1122_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \indvar_flatten_reg_544[5]_i_2 
       (.I0(indvar_flatten_reg_544_reg[4]),
        .I1(indvar_flatten_reg_544_reg[3]),
        .I2(indvar_flatten_reg_544_reg[1]),
        .I3(indvar_flatten_reg_544_reg[0]),
        .I4(indvar_flatten_reg_544_reg[2]),
        .O(\indvar_flatten_reg_544[5]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'h21)) 
    \indvar_flatten_reg_544[6]_i_1 
       (.I0(\indvar_flatten_reg_544[7]_i_2_n_5 ),
        .I1(icmp_ln33_fu_1072_p2),
        .I2(indvar_flatten_reg_544_reg[6]),
        .O(select_ln33_fu_1122_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT4 #(
    .INIT(16'h0B04)) 
    \indvar_flatten_reg_544[7]_i_1 
       (.I0(\indvar_flatten_reg_544[7]_i_2_n_5 ),
        .I1(indvar_flatten_reg_544_reg[6]),
        .I2(icmp_ln33_fu_1072_p2),
        .I3(indvar_flatten_reg_544_reg[7]),
        .O(select_ln33_fu_1122_p3[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \indvar_flatten_reg_544[7]_i_2 
       (.I0(indvar_flatten_reg_544_reg[2]),
        .I1(indvar_flatten_reg_544_reg[0]),
        .I2(indvar_flatten_reg_544_reg[1]),
        .I3(indvar_flatten_reg_544_reg[3]),
        .I4(indvar_flatten_reg_544_reg[4]),
        .I5(indvar_flatten_reg_544_reg[5]),
        .O(\indvar_flatten_reg_544[7]_i_2_n_5 ));
  FDRE \indvar_flatten_reg_544_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5220),
        .D(select_ln33_fu_1122_p3[0]),
        .Q(indvar_flatten_reg_544_reg[0]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten_reg_544_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5220),
        .D(select_ln33_fu_1122_p3[1]),
        .Q(indvar_flatten_reg_544_reg[1]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten_reg_544_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5220),
        .D(select_ln33_fu_1122_p3[2]),
        .Q(indvar_flatten_reg_544_reg[2]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten_reg_544_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5220),
        .D(select_ln33_fu_1122_p3[3]),
        .Q(indvar_flatten_reg_544_reg[3]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten_reg_544_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5220),
        .D(select_ln33_fu_1122_p3[4]),
        .Q(indvar_flatten_reg_544_reg[4]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten_reg_544_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5220),
        .D(select_ln33_fu_1122_p3[5]),
        .Q(indvar_flatten_reg_544_reg[5]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten_reg_544_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5220),
        .D(select_ln33_fu_1122_p3[6]),
        .Q(indvar_flatten_reg_544_reg[6]),
        .R(ap_CS_fsm_state5));
  FDRE \indvar_flatten_reg_544_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_5220),
        .D(select_ln33_fu_1122_p3[7]),
        .Q(indvar_flatten_reg_544_reg[7]),
        .R(ap_CS_fsm_state5));
  FDRE \input_load_reg_1660_reg[0] 
       (.C(ap_clk),
        .CE(network_mul_32s_16s_32_5_1_U113_n_5),
        .D(q0[0]),
        .Q(input_load_reg_1660[0]),
        .R(1'b0));
  FDRE \input_load_reg_1660_reg[10] 
       (.C(ap_clk),
        .CE(network_mul_32s_16s_32_5_1_U113_n_5),
        .D(q0[10]),
        .Q(input_load_reg_1660[10]),
        .R(1'b0));
  FDRE \input_load_reg_1660_reg[11] 
       (.C(ap_clk),
        .CE(network_mul_32s_16s_32_5_1_U113_n_5),
        .D(q0[11]),
        .Q(input_load_reg_1660[11]),
        .R(1'b0));
  FDRE \input_load_reg_1660_reg[12] 
       (.C(ap_clk),
        .CE(network_mul_32s_16s_32_5_1_U113_n_5),
        .D(q0[12]),
        .Q(input_load_reg_1660[12]),
        .R(1'b0));
  FDRE \input_load_reg_1660_reg[13] 
       (.C(ap_clk),
        .CE(network_mul_32s_16s_32_5_1_U113_n_5),
        .D(q0[13]),
        .Q(input_load_reg_1660[13]),
        .R(1'b0));
  FDRE \input_load_reg_1660_reg[14] 
       (.C(ap_clk),
        .CE(network_mul_32s_16s_32_5_1_U113_n_5),
        .D(q0[14]),
        .Q(input_load_reg_1660[14]),
        .R(1'b0));
  FDRE \input_load_reg_1660_reg[15] 
       (.C(ap_clk),
        .CE(network_mul_32s_16s_32_5_1_U113_n_5),
        .D(q0[15]),
        .Q(input_load_reg_1660[15]),
        .R(1'b0));
  FDRE \input_load_reg_1660_reg[1] 
       (.C(ap_clk),
        .CE(network_mul_32s_16s_32_5_1_U113_n_5),
        .D(q0[1]),
        .Q(input_load_reg_1660[1]),
        .R(1'b0));
  FDRE \input_load_reg_1660_reg[2] 
       (.C(ap_clk),
        .CE(network_mul_32s_16s_32_5_1_U113_n_5),
        .D(q0[2]),
        .Q(input_load_reg_1660[2]),
        .R(1'b0));
  FDRE \input_load_reg_1660_reg[3] 
       (.C(ap_clk),
        .CE(network_mul_32s_16s_32_5_1_U113_n_5),
        .D(q0[3]),
        .Q(input_load_reg_1660[3]),
        .R(1'b0));
  FDRE \input_load_reg_1660_reg[4] 
       (.C(ap_clk),
        .CE(network_mul_32s_16s_32_5_1_U113_n_5),
        .D(q0[4]),
        .Q(input_load_reg_1660[4]),
        .R(1'b0));
  FDRE \input_load_reg_1660_reg[5] 
       (.C(ap_clk),
        .CE(network_mul_32s_16s_32_5_1_U113_n_5),
        .D(q0[5]),
        .Q(input_load_reg_1660[5]),
        .R(1'b0));
  FDRE \input_load_reg_1660_reg[6] 
       (.C(ap_clk),
        .CE(network_mul_32s_16s_32_5_1_U113_n_5),
        .D(q0[6]),
        .Q(input_load_reg_1660[6]),
        .R(1'b0));
  FDRE \input_load_reg_1660_reg[7] 
       (.C(ap_clk),
        .CE(network_mul_32s_16s_32_5_1_U113_n_5),
        .D(q0[7]),
        .Q(input_load_reg_1660[7]),
        .R(1'b0));
  FDRE \input_load_reg_1660_reg[8] 
       (.C(ap_clk),
        .CE(network_mul_32s_16s_32_5_1_U113_n_5),
        .D(q0[8]),
        .Q(input_load_reg_1660[8]),
        .R(1'b0));
  FDRE \input_load_reg_1660_reg[9] 
       (.C(ap_clk),
        .CE(network_mul_32s_16s_32_5_1_U113_n_5),
        .D(q0[9]),
        .Q(input_load_reg_1660[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9D4FAE2E7A4D708D)) 
    \kernel_buffer_15_016_fu_458[0]_i_2 
       (.I0(add_ln28_reg_1556[5]),
        .I1(add_ln28_reg_1556[4]),
        .I2(add_ln28_reg_1556[3]),
        .I3(add_ln28_reg_1556[2]),
        .I4(add_ln28_reg_1556[0]),
        .I5(add_ln28_reg_1556[1]),
        .O(mux_6_0[0]));
  LUT6 #(
    .INIT(64'h4404670CA79CC2AD)) 
    \kernel_buffer_15_016_fu_458[0]_i_3 
       (.I0(add_ln28_reg_1556[5]),
        .I1(add_ln28_reg_1556[4]),
        .I2(add_ln28_reg_1556[3]),
        .I3(add_ln28_reg_1556[2]),
        .I4(add_ln28_reg_1556[1]),
        .I5(add_ln28_reg_1556[0]),
        .O(mux_6_1[0]));
  LUT6 #(
    .INIT(64'h88AF04787BF918A3)) 
    \kernel_buffer_15_016_fu_458[10]_i_2 
       (.I0(add_ln28_reg_1556[5]),
        .I1(add_ln28_reg_1556[4]),
        .I2(add_ln28_reg_1556[3]),
        .I3(add_ln28_reg_1556[2]),
        .I4(add_ln28_reg_1556[1]),
        .I5(add_ln28_reg_1556[0]),
        .O(mux_6_0[10]));
  LUT6 #(
    .INIT(64'hEF39CB820284BEBB)) 
    \kernel_buffer_15_016_fu_458[10]_i_3 
       (.I0(add_ln28_reg_1556[5]),
        .I1(add_ln28_reg_1556[4]),
        .I2(add_ln28_reg_1556[3]),
        .I3(add_ln28_reg_1556[2]),
        .I4(add_ln28_reg_1556[0]),
        .I5(add_ln28_reg_1556[1]),
        .O(mux_6_1[10]));
  LUT6 #(
    .INIT(64'h5D808DE3A9F6C4FE)) 
    \kernel_buffer_15_016_fu_458[11]_i_2 
       (.I0(add_ln28_reg_1556[5]),
        .I1(add_ln28_reg_1556[4]),
        .I2(add_ln28_reg_1556[3]),
        .I3(add_ln28_reg_1556[1]),
        .I4(add_ln28_reg_1556[2]),
        .I5(add_ln28_reg_1556[0]),
        .O(mux_6_0[11]));
  LUT6 #(
    .INIT(64'h707E04ACD900F7F3)) 
    \kernel_buffer_15_016_fu_458[11]_i_3 
       (.I0(add_ln28_reg_1556[5]),
        .I1(add_ln28_reg_1556[4]),
        .I2(add_ln28_reg_1556[1]),
        .I3(add_ln28_reg_1556[0]),
        .I4(add_ln28_reg_1556[3]),
        .I5(add_ln28_reg_1556[2]),
        .O(mux_6_1[11]));
  LUT6 #(
    .INIT(64'h9D0484FC0A426619)) 
    \kernel_buffer_15_016_fu_458[12]_i_2 
       (.I0(add_ln28_reg_1556[5]),
        .I1(add_ln28_reg_1556[4]),
        .I2(add_ln28_reg_1556[3]),
        .I3(add_ln28_reg_1556[2]),
        .I4(add_ln28_reg_1556[1]),
        .I5(add_ln28_reg_1556[0]),
        .O(mux_6_0[12]));
  LUT6 #(
    .INIT(64'h7D368084EEF50888)) 
    \kernel_buffer_15_016_fu_458[12]_i_3 
       (.I0(add_ln28_reg_1556[5]),
        .I1(add_ln28_reg_1556[4]),
        .I2(add_ln28_reg_1556[3]),
        .I3(add_ln28_reg_1556[2]),
        .I4(add_ln28_reg_1556[1]),
        .I5(add_ln28_reg_1556[0]),
        .O(mux_6_1[12]));
  LUT6 #(
    .INIT(64'hEAFAF54A35E40EA5)) 
    \kernel_buffer_15_016_fu_458[13]_i_2 
       (.I0(add_ln28_reg_1556[5]),
        .I1(add_ln28_reg_1556[4]),
        .I2(add_ln28_reg_1556[3]),
        .I3(add_ln28_reg_1556[2]),
        .I4(add_ln28_reg_1556[1]),
        .I5(add_ln28_reg_1556[0]),
        .O(mux_6_0[13]));
  LUT6 #(
    .INIT(64'h4DAF3B867A4BBBBF)) 
    \kernel_buffer_15_016_fu_458[13]_i_3 
       (.I0(add_ln28_reg_1556[5]),
        .I1(add_ln28_reg_1556[4]),
        .I2(add_ln28_reg_1556[3]),
        .I3(add_ln28_reg_1556[2]),
        .I4(add_ln28_reg_1556[0]),
        .I5(add_ln28_reg_1556[1]),
        .O(mux_6_1[13]));
  LUT6 #(
    .INIT(64'h43A478A272F4EA5A)) 
    \kernel_buffer_15_016_fu_458[1]_i_2 
       (.I0(add_ln28_reg_1556[5]),
        .I1(add_ln28_reg_1556[4]),
        .I2(add_ln28_reg_1556[3]),
        .I3(add_ln28_reg_1556[2]),
        .I4(add_ln28_reg_1556[1]),
        .I5(add_ln28_reg_1556[0]),
        .O(mux_6_0[1]));
  LUT6 #(
    .INIT(64'h00F84ACC31CA405D)) 
    \kernel_buffer_15_016_fu_458[1]_i_3 
       (.I0(add_ln28_reg_1556[5]),
        .I1(add_ln28_reg_1556[4]),
        .I2(add_ln28_reg_1556[3]),
        .I3(add_ln28_reg_1556[2]),
        .I4(add_ln28_reg_1556[1]),
        .I5(add_ln28_reg_1556[0]),
        .O(mux_6_1[1]));
  LUT6 #(
    .INIT(64'hA8191D0CCB690B19)) 
    \kernel_buffer_15_016_fu_458[2]_i_2 
       (.I0(add_ln28_reg_1556[5]),
        .I1(add_ln28_reg_1556[4]),
        .I2(add_ln28_reg_1556[3]),
        .I3(add_ln28_reg_1556[2]),
        .I4(add_ln28_reg_1556[1]),
        .I5(add_ln28_reg_1556[0]),
        .O(mux_6_0[2]));
  LUT6 #(
    .INIT(64'h957637234A21A909)) 
    \kernel_buffer_15_016_fu_458[2]_i_3 
       (.I0(add_ln28_reg_1556[5]),
        .I1(add_ln28_reg_1556[4]),
        .I2(add_ln28_reg_1556[3]),
        .I3(add_ln28_reg_1556[2]),
        .I4(add_ln28_reg_1556[1]),
        .I5(add_ln28_reg_1556[0]),
        .O(mux_6_1[2]));
  LUT6 #(
    .INIT(64'h8100000000000000)) 
    \kernel_buffer_15_016_fu_458[31]_i_1 
       (.I0(\i_0_reg_510_reg_n_5_[2] ),
        .I1(\i_0_reg_510_reg_n_5_[1] ),
        .I2(\i_0_reg_510_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\i_0_reg_510_reg_n_5_[3] ),
        .O(kernel_buffer_15_016_fu_4580));
  LUT6 #(
    .INIT(64'hEAFAE54A25E40EB5)) 
    \kernel_buffer_15_016_fu_458[31]_i_3 
       (.I0(add_ln28_reg_1556[5]),
        .I1(add_ln28_reg_1556[4]),
        .I2(add_ln28_reg_1556[3]),
        .I3(add_ln28_reg_1556[2]),
        .I4(add_ln28_reg_1556[1]),
        .I5(add_ln28_reg_1556[0]),
        .O(mux_6_0[15]));
  LUT6 #(
    .INIT(64'h4DAF3B8668CBB9BB)) 
    \kernel_buffer_15_016_fu_458[31]_i_4 
       (.I0(add_ln28_reg_1556[5]),
        .I1(add_ln28_reg_1556[4]),
        .I2(add_ln28_reg_1556[3]),
        .I3(add_ln28_reg_1556[2]),
        .I4(add_ln28_reg_1556[0]),
        .I5(add_ln28_reg_1556[1]),
        .O(mux_6_1[15]));
  LUT6 #(
    .INIT(64'h2E70ED7E56E73388)) 
    \kernel_buffer_15_016_fu_458[3]_i_2 
       (.I0(add_ln28_reg_1556[5]),
        .I1(add_ln28_reg_1556[4]),
        .I2(add_ln28_reg_1556[3]),
        .I3(add_ln28_reg_1556[2]),
        .I4(add_ln28_reg_1556[0]),
        .I5(add_ln28_reg_1556[1]),
        .O(mux_6_0[3]));
  LUT6 #(
    .INIT(64'hAE728FBA93D4B8AC)) 
    \kernel_buffer_15_016_fu_458[3]_i_3 
       (.I0(add_ln28_reg_1556[5]),
        .I1(add_ln28_reg_1556[4]),
        .I2(add_ln28_reg_1556[3]),
        .I3(add_ln28_reg_1556[2]),
        .I4(add_ln28_reg_1556[0]),
        .I5(add_ln28_reg_1556[1]),
        .O(mux_6_1[3]));
  LUT6 #(
    .INIT(64'h8D5E45C1399D8A56)) 
    \kernel_buffer_15_016_fu_458[4]_i_2 
       (.I0(add_ln28_reg_1556[5]),
        .I1(add_ln28_reg_1556[4]),
        .I2(add_ln28_reg_1556[3]),
        .I3(add_ln28_reg_1556[1]),
        .I4(add_ln28_reg_1556[2]),
        .I5(add_ln28_reg_1556[0]),
        .O(mux_6_0[4]));
  LUT6 #(
    .INIT(64'h07F81B33BA15C8B0)) 
    \kernel_buffer_15_016_fu_458[4]_i_3 
       (.I0(add_ln28_reg_1556[5]),
        .I1(add_ln28_reg_1556[4]),
        .I2(add_ln28_reg_1556[3]),
        .I3(add_ln28_reg_1556[2]),
        .I4(add_ln28_reg_1556[1]),
        .I5(add_ln28_reg_1556[0]),
        .O(mux_6_1[4]));
  LUT6 #(
    .INIT(64'h1364E35CEE306627)) 
    \kernel_buffer_15_016_fu_458[5]_i_2 
       (.I0(add_ln28_reg_1556[5]),
        .I1(add_ln28_reg_1556[4]),
        .I2(add_ln28_reg_1556[3]),
        .I3(add_ln28_reg_1556[2]),
        .I4(add_ln28_reg_1556[1]),
        .I5(add_ln28_reg_1556[0]),
        .O(mux_6_0[5]));
  LUT6 #(
    .INIT(64'h2DCE5A80369E5F7B)) 
    \kernel_buffer_15_016_fu_458[5]_i_3 
       (.I0(add_ln28_reg_1556[5]),
        .I1(add_ln28_reg_1556[4]),
        .I2(add_ln28_reg_1556[3]),
        .I3(add_ln28_reg_1556[2]),
        .I4(add_ln28_reg_1556[1]),
        .I5(add_ln28_reg_1556[0]),
        .O(mux_6_1[5]));
  LUT6 #(
    .INIT(64'hB7209368E088A9D8)) 
    \kernel_buffer_15_016_fu_458[6]_i_2 
       (.I0(add_ln28_reg_1556[5]),
        .I1(add_ln28_reg_1556[4]),
        .I2(add_ln28_reg_1556[3]),
        .I3(add_ln28_reg_1556[2]),
        .I4(add_ln28_reg_1556[0]),
        .I5(add_ln28_reg_1556[1]),
        .O(mux_6_0[6]));
  LUT6 #(
    .INIT(64'h82D36A464924EC8E)) 
    \kernel_buffer_15_016_fu_458[6]_i_3 
       (.I0(add_ln28_reg_1556[5]),
        .I1(add_ln28_reg_1556[4]),
        .I2(add_ln28_reg_1556[2]),
        .I3(add_ln28_reg_1556[3]),
        .I4(add_ln28_reg_1556[0]),
        .I5(add_ln28_reg_1556[1]),
        .O(mux_6_1[6]));
  LUT6 #(
    .INIT(64'hAD96B68A04908FF3)) 
    \kernel_buffer_15_016_fu_458[7]_i_2 
       (.I0(add_ln28_reg_1556[5]),
        .I1(add_ln28_reg_1556[4]),
        .I2(add_ln28_reg_1556[3]),
        .I3(add_ln28_reg_1556[1]),
        .I4(add_ln28_reg_1556[2]),
        .I5(add_ln28_reg_1556[0]),
        .O(mux_6_0[7]));
  LUT6 #(
    .INIT(64'hA697470AC97D8EDB)) 
    \kernel_buffer_15_016_fu_458[7]_i_3 
       (.I0(add_ln28_reg_1556[5]),
        .I1(add_ln28_reg_1556[4]),
        .I2(add_ln28_reg_1556[0]),
        .I3(add_ln28_reg_1556[3]),
        .I4(add_ln28_reg_1556[2]),
        .I5(add_ln28_reg_1556[1]),
        .O(mux_6_1[7]));
  LUT6 #(
    .INIT(64'h7A663A5AC93ABA2D)) 
    \kernel_buffer_15_016_fu_458[8]_i_2 
       (.I0(add_ln28_reg_1556[5]),
        .I1(add_ln28_reg_1556[4]),
        .I2(add_ln28_reg_1556[3]),
        .I3(add_ln28_reg_1556[1]),
        .I4(add_ln28_reg_1556[0]),
        .I5(add_ln28_reg_1556[2]),
        .O(mux_6_0[8]));
  LUT6 #(
    .INIT(64'h47673EAC12E8511A)) 
    \kernel_buffer_15_016_fu_458[8]_i_3 
       (.I0(add_ln28_reg_1556[5]),
        .I1(add_ln28_reg_1556[4]),
        .I2(add_ln28_reg_1556[3]),
        .I3(add_ln28_reg_1556[2]),
        .I4(add_ln28_reg_1556[0]),
        .I5(add_ln28_reg_1556[1]),
        .O(mux_6_1[8]));
  LUT6 #(
    .INIT(64'h0A58F204FE32D5AA)) 
    \kernel_buffer_15_016_fu_458[9]_i_2 
       (.I0(add_ln28_reg_1556[5]),
        .I1(add_ln28_reg_1556[4]),
        .I2(add_ln28_reg_1556[3]),
        .I3(add_ln28_reg_1556[2]),
        .I4(add_ln28_reg_1556[0]),
        .I5(add_ln28_reg_1556[1]),
        .O(mux_6_0[9]));
  LUT6 #(
    .INIT(64'hB42B494D857FAD5D)) 
    \kernel_buffer_15_016_fu_458[9]_i_3 
       (.I0(add_ln28_reg_1556[5]),
        .I1(add_ln28_reg_1556[4]),
        .I2(add_ln28_reg_1556[3]),
        .I3(add_ln28_reg_1556[0]),
        .I4(add_ln28_reg_1556[1]),
        .I5(add_ln28_reg_1556[2]),
        .O(mux_6_1[9]));
  FDRE \kernel_buffer_15_016_fu_458_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4580),
        .D(tmp_3_fu_684_p130[0]),
        .Q(kernel_buffer_15_016_fu_458[0]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_458_reg[0]_i_1 
       (.I0(mux_6_0[0]),
        .I1(mux_6_1[0]),
        .O(tmp_3_fu_684_p130[0]),
        .S(add_ln28_reg_1556[6]));
  FDRE \kernel_buffer_15_016_fu_458_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4580),
        .D(tmp_3_fu_684_p130[10]),
        .Q(kernel_buffer_15_016_fu_458[10]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_458_reg[10]_i_1 
       (.I0(mux_6_0[10]),
        .I1(mux_6_1[10]),
        .O(tmp_3_fu_684_p130[10]),
        .S(add_ln28_reg_1556[6]));
  FDRE \kernel_buffer_15_016_fu_458_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4580),
        .D(tmp_3_fu_684_p130[11]),
        .Q(kernel_buffer_15_016_fu_458[11]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_458_reg[11]_i_1 
       (.I0(mux_6_0[11]),
        .I1(mux_6_1[11]),
        .O(tmp_3_fu_684_p130[11]),
        .S(add_ln28_reg_1556[6]));
  FDRE \kernel_buffer_15_016_fu_458_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4580),
        .D(tmp_3_fu_684_p130[12]),
        .Q(kernel_buffer_15_016_fu_458[12]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_458_reg[12]_i_1 
       (.I0(mux_6_0[12]),
        .I1(mux_6_1[12]),
        .O(tmp_3_fu_684_p130[12]),
        .S(add_ln28_reg_1556[6]));
  FDRE \kernel_buffer_15_016_fu_458_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4580),
        .D(tmp_3_fu_684_p130[13]),
        .Q(kernel_buffer_15_016_fu_458[13]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_458_reg[13]_i_1 
       (.I0(mux_6_0[13]),
        .I1(mux_6_1[13]),
        .O(tmp_3_fu_684_p130[13]),
        .S(add_ln28_reg_1556[6]));
  FDRE \kernel_buffer_15_016_fu_458_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4580),
        .D(tmp_3_fu_684_p130[1]),
        .Q(kernel_buffer_15_016_fu_458[1]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_458_reg[1]_i_1 
       (.I0(mux_6_0[1]),
        .I1(mux_6_1[1]),
        .O(tmp_3_fu_684_p130[1]),
        .S(add_ln28_reg_1556[6]));
  FDRE \kernel_buffer_15_016_fu_458_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4580),
        .D(tmp_3_fu_684_p130[2]),
        .Q(kernel_buffer_15_016_fu_458[2]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_458_reg[2]_i_1 
       (.I0(mux_6_0[2]),
        .I1(mux_6_1[2]),
        .O(tmp_3_fu_684_p130[2]),
        .S(add_ln28_reg_1556[6]));
  FDRE \kernel_buffer_15_016_fu_458_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4580),
        .D(tmp_3_fu_684_p130[15]),
        .Q(kernel_buffer_15_016_fu_458[31]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_458_reg[31]_i_2 
       (.I0(mux_6_0[15]),
        .I1(mux_6_1[15]),
        .O(tmp_3_fu_684_p130[15]),
        .S(add_ln28_reg_1556[6]));
  FDRE \kernel_buffer_15_016_fu_458_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4580),
        .D(tmp_3_fu_684_p130[3]),
        .Q(kernel_buffer_15_016_fu_458[3]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_458_reg[3]_i_1 
       (.I0(mux_6_0[3]),
        .I1(mux_6_1[3]),
        .O(tmp_3_fu_684_p130[3]),
        .S(add_ln28_reg_1556[6]));
  FDRE \kernel_buffer_15_016_fu_458_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4580),
        .D(tmp_3_fu_684_p130[4]),
        .Q(kernel_buffer_15_016_fu_458[4]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_458_reg[4]_i_1 
       (.I0(mux_6_0[4]),
        .I1(mux_6_1[4]),
        .O(tmp_3_fu_684_p130[4]),
        .S(add_ln28_reg_1556[6]));
  FDRE \kernel_buffer_15_016_fu_458_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4580),
        .D(tmp_3_fu_684_p130[5]),
        .Q(kernel_buffer_15_016_fu_458[5]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_458_reg[5]_i_1 
       (.I0(mux_6_0[5]),
        .I1(mux_6_1[5]),
        .O(tmp_3_fu_684_p130[5]),
        .S(add_ln28_reg_1556[6]));
  FDRE \kernel_buffer_15_016_fu_458_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4580),
        .D(tmp_3_fu_684_p130[6]),
        .Q(kernel_buffer_15_016_fu_458[6]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_458_reg[6]_i_1 
       (.I0(mux_6_0[6]),
        .I1(mux_6_1[6]),
        .O(tmp_3_fu_684_p130[6]),
        .S(add_ln28_reg_1556[6]));
  FDRE \kernel_buffer_15_016_fu_458_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4580),
        .D(tmp_3_fu_684_p130[7]),
        .Q(kernel_buffer_15_016_fu_458[7]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_458_reg[7]_i_1 
       (.I0(mux_6_0[7]),
        .I1(mux_6_1[7]),
        .O(tmp_3_fu_684_p130[7]),
        .S(add_ln28_reg_1556[6]));
  FDRE \kernel_buffer_15_016_fu_458_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4580),
        .D(tmp_3_fu_684_p130[8]),
        .Q(kernel_buffer_15_016_fu_458[8]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_458_reg[8]_i_1 
       (.I0(mux_6_0[8]),
        .I1(mux_6_1[8]),
        .O(tmp_3_fu_684_p130[8]),
        .S(add_ln28_reg_1556[6]));
  FDRE \kernel_buffer_15_016_fu_458_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_016_fu_4580),
        .D(tmp_3_fu_684_p130[9]),
        .Q(kernel_buffer_15_016_fu_458[9]),
        .R(1'b0));
  MUXF7 \kernel_buffer_15_016_fu_458_reg[9]_i_1 
       (.I0(mux_6_0[9]),
        .I1(mux_6_1[9]),
        .O(tmp_3_fu_684_p130[9]),
        .S(add_ln28_reg_1556[6]));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \kernel_buffer_15_17_fu_406[31]_i_1 
       (.I0(\i_0_reg_510_reg_n_5_[3] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\i_0_reg_510_reg_n_5_[0] ),
        .I4(\i_0_reg_510_reg_n_5_[1] ),
        .I5(\i_0_reg_510_reg_n_5_[2] ),
        .O(kernel_buffer_15_17_fu_4060));
  FDRE \kernel_buffer_15_17_fu_406_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_17_fu_4060),
        .D(tmp_3_fu_684_p130[0]),
        .Q(kernel_buffer_15_17_fu_406[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_17_fu_406_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_17_fu_4060),
        .D(tmp_3_fu_684_p130[10]),
        .Q(kernel_buffer_15_17_fu_406[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_17_fu_406_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_17_fu_4060),
        .D(tmp_3_fu_684_p130[11]),
        .Q(kernel_buffer_15_17_fu_406[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_17_fu_406_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_17_fu_4060),
        .D(tmp_3_fu_684_p130[12]),
        .Q(kernel_buffer_15_17_fu_406[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_17_fu_406_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_17_fu_4060),
        .D(tmp_3_fu_684_p130[13]),
        .Q(kernel_buffer_15_17_fu_406[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_17_fu_406_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_17_fu_4060),
        .D(tmp_3_fu_684_p130[1]),
        .Q(kernel_buffer_15_17_fu_406[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_17_fu_406_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_17_fu_4060),
        .D(tmp_3_fu_684_p130[2]),
        .Q(kernel_buffer_15_17_fu_406[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_17_fu_406_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_17_fu_4060),
        .D(tmp_3_fu_684_p130[15]),
        .Q(kernel_buffer_15_17_fu_406[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_17_fu_406_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_17_fu_4060),
        .D(tmp_3_fu_684_p130[3]),
        .Q(kernel_buffer_15_17_fu_406[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_17_fu_406_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_17_fu_4060),
        .D(tmp_3_fu_684_p130[4]),
        .Q(kernel_buffer_15_17_fu_406[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_17_fu_406_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_17_fu_4060),
        .D(tmp_3_fu_684_p130[5]),
        .Q(kernel_buffer_15_17_fu_406[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_17_fu_406_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_17_fu_4060),
        .D(tmp_3_fu_684_p130[6]),
        .Q(kernel_buffer_15_17_fu_406[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_17_fu_406_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_17_fu_4060),
        .D(tmp_3_fu_684_p130[7]),
        .Q(kernel_buffer_15_17_fu_406[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_17_fu_406_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_17_fu_4060),
        .D(tmp_3_fu_684_p130[8]),
        .Q(kernel_buffer_15_17_fu_406[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_17_fu_406_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_17_fu_4060),
        .D(tmp_3_fu_684_p130[9]),
        .Q(kernel_buffer_15_17_fu_406[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \kernel_buffer_15_18_fu_410[31]_i_1 
       (.I0(\i_0_reg_510_reg_n_5_[3] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\i_0_reg_510_reg_n_5_[0] ),
        .I4(\i_0_reg_510_reg_n_5_[2] ),
        .I5(\i_0_reg_510_reg_n_5_[1] ),
        .O(kernel_buffer_15_18_fu_4100));
  FDRE \kernel_buffer_15_18_fu_410_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_18_fu_4100),
        .D(tmp_3_fu_684_p130[0]),
        .Q(kernel_buffer_15_18_fu_410[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_18_fu_410_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_18_fu_4100),
        .D(tmp_3_fu_684_p130[10]),
        .Q(kernel_buffer_15_18_fu_410[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_18_fu_410_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_18_fu_4100),
        .D(tmp_3_fu_684_p130[11]),
        .Q(kernel_buffer_15_18_fu_410[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_18_fu_410_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_18_fu_4100),
        .D(tmp_3_fu_684_p130[12]),
        .Q(kernel_buffer_15_18_fu_410[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_18_fu_410_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_18_fu_4100),
        .D(tmp_3_fu_684_p130[13]),
        .Q(kernel_buffer_15_18_fu_410[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_18_fu_410_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_18_fu_4100),
        .D(tmp_3_fu_684_p130[1]),
        .Q(kernel_buffer_15_18_fu_410[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_18_fu_410_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_18_fu_4100),
        .D(tmp_3_fu_684_p130[2]),
        .Q(kernel_buffer_15_18_fu_410[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_18_fu_410_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_18_fu_4100),
        .D(tmp_3_fu_684_p130[15]),
        .Q(kernel_buffer_15_18_fu_410[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_18_fu_410_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_18_fu_4100),
        .D(tmp_3_fu_684_p130[3]),
        .Q(kernel_buffer_15_18_fu_410[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_18_fu_410_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_18_fu_4100),
        .D(tmp_3_fu_684_p130[4]),
        .Q(kernel_buffer_15_18_fu_410[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_18_fu_410_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_18_fu_4100),
        .D(tmp_3_fu_684_p130[5]),
        .Q(kernel_buffer_15_18_fu_410[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_18_fu_410_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_18_fu_4100),
        .D(tmp_3_fu_684_p130[6]),
        .Q(kernel_buffer_15_18_fu_410[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_18_fu_410_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_18_fu_4100),
        .D(tmp_3_fu_684_p130[7]),
        .Q(kernel_buffer_15_18_fu_410[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_18_fu_410_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_18_fu_4100),
        .D(tmp_3_fu_684_p130[8]),
        .Q(kernel_buffer_15_18_fu_410[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_18_fu_410_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_18_fu_4100),
        .D(tmp_3_fu_684_p130[9]),
        .Q(kernel_buffer_15_18_fu_410[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \kernel_buffer_15_19_fu_414[31]_i_1 
       (.I0(\i_0_reg_510_reg_n_5_[3] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\i_0_reg_510_reg_n_5_[0] ),
        .I4(\i_0_reg_510_reg_n_5_[2] ),
        .I5(\i_0_reg_510_reg_n_5_[1] ),
        .O(kernel_buffer_15_19_fu_4140));
  FDRE \kernel_buffer_15_19_fu_414_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_19_fu_4140),
        .D(tmp_3_fu_684_p130[0]),
        .Q(kernel_buffer_15_19_fu_414[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_19_fu_414_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_19_fu_4140),
        .D(tmp_3_fu_684_p130[10]),
        .Q(kernel_buffer_15_19_fu_414[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_19_fu_414_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_19_fu_4140),
        .D(tmp_3_fu_684_p130[11]),
        .Q(kernel_buffer_15_19_fu_414[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_19_fu_414_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_19_fu_4140),
        .D(tmp_3_fu_684_p130[12]),
        .Q(kernel_buffer_15_19_fu_414[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_19_fu_414_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_19_fu_4140),
        .D(tmp_3_fu_684_p130[13]),
        .Q(kernel_buffer_15_19_fu_414[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_19_fu_414_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_19_fu_4140),
        .D(tmp_3_fu_684_p130[1]),
        .Q(kernel_buffer_15_19_fu_414[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_19_fu_414_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_19_fu_4140),
        .D(tmp_3_fu_684_p130[2]),
        .Q(kernel_buffer_15_19_fu_414[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_19_fu_414_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_19_fu_4140),
        .D(tmp_3_fu_684_p130[15]),
        .Q(kernel_buffer_15_19_fu_414[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_19_fu_414_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_19_fu_4140),
        .D(tmp_3_fu_684_p130[3]),
        .Q(kernel_buffer_15_19_fu_414[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_19_fu_414_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_19_fu_4140),
        .D(tmp_3_fu_684_p130[4]),
        .Q(kernel_buffer_15_19_fu_414[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_19_fu_414_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_19_fu_4140),
        .D(tmp_3_fu_684_p130[5]),
        .Q(kernel_buffer_15_19_fu_414[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_19_fu_414_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_19_fu_4140),
        .D(tmp_3_fu_684_p130[6]),
        .Q(kernel_buffer_15_19_fu_414[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_19_fu_414_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_19_fu_4140),
        .D(tmp_3_fu_684_p130[7]),
        .Q(kernel_buffer_15_19_fu_414[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_19_fu_414_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_19_fu_4140),
        .D(tmp_3_fu_684_p130[8]),
        .Q(kernel_buffer_15_19_fu_414[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_19_fu_414_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_19_fu_4140),
        .D(tmp_3_fu_684_p130[9]),
        .Q(kernel_buffer_15_19_fu_414[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \kernel_buffer_15_20_fu_418[31]_i_1 
       (.I0(\i_0_reg_510_reg_n_5_[3] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\i_0_reg_510_reg_n_5_[0] ),
        .I4(\i_0_reg_510_reg_n_5_[1] ),
        .I5(\i_0_reg_510_reg_n_5_[2] ),
        .O(kernel_buffer_15_20_fu_4180));
  FDRE \kernel_buffer_15_20_fu_418_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_20_fu_4180),
        .D(tmp_3_fu_684_p130[0]),
        .Q(kernel_buffer_15_20_fu_418[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_20_fu_418_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_20_fu_4180),
        .D(tmp_3_fu_684_p130[10]),
        .Q(kernel_buffer_15_20_fu_418[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_20_fu_418_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_20_fu_4180),
        .D(tmp_3_fu_684_p130[11]),
        .Q(kernel_buffer_15_20_fu_418[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_20_fu_418_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_20_fu_4180),
        .D(tmp_3_fu_684_p130[12]),
        .Q(kernel_buffer_15_20_fu_418[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_20_fu_418_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_20_fu_4180),
        .D(tmp_3_fu_684_p130[13]),
        .Q(kernel_buffer_15_20_fu_418[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_20_fu_418_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_20_fu_4180),
        .D(tmp_3_fu_684_p130[1]),
        .Q(kernel_buffer_15_20_fu_418[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_20_fu_418_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_20_fu_4180),
        .D(tmp_3_fu_684_p130[2]),
        .Q(kernel_buffer_15_20_fu_418[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_20_fu_418_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_20_fu_4180),
        .D(tmp_3_fu_684_p130[15]),
        .Q(kernel_buffer_15_20_fu_418[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_20_fu_418_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_20_fu_4180),
        .D(tmp_3_fu_684_p130[3]),
        .Q(kernel_buffer_15_20_fu_418[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_20_fu_418_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_20_fu_4180),
        .D(tmp_3_fu_684_p130[4]),
        .Q(kernel_buffer_15_20_fu_418[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_20_fu_418_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_20_fu_4180),
        .D(tmp_3_fu_684_p130[5]),
        .Q(kernel_buffer_15_20_fu_418[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_20_fu_418_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_20_fu_4180),
        .D(tmp_3_fu_684_p130[6]),
        .Q(kernel_buffer_15_20_fu_418[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_20_fu_418_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_20_fu_4180),
        .D(tmp_3_fu_684_p130[7]),
        .Q(kernel_buffer_15_20_fu_418[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_20_fu_418_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_20_fu_4180),
        .D(tmp_3_fu_684_p130[8]),
        .Q(kernel_buffer_15_20_fu_418[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_20_fu_418_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_20_fu_4180),
        .D(tmp_3_fu_684_p130[9]),
        .Q(kernel_buffer_15_20_fu_418[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \kernel_buffer_15_21_fu_422[31]_i_1 
       (.I0(\i_0_reg_510_reg_n_5_[3] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\i_0_reg_510_reg_n_5_[0] ),
        .I4(\i_0_reg_510_reg_n_5_[1] ),
        .I5(\i_0_reg_510_reg_n_5_[2] ),
        .O(kernel_buffer_15_21_fu_4220));
  FDRE \kernel_buffer_15_21_fu_422_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_21_fu_4220),
        .D(tmp_3_fu_684_p130[0]),
        .Q(kernel_buffer_15_21_fu_422[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_21_fu_422_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_21_fu_4220),
        .D(tmp_3_fu_684_p130[10]),
        .Q(kernel_buffer_15_21_fu_422[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_21_fu_422_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_21_fu_4220),
        .D(tmp_3_fu_684_p130[11]),
        .Q(kernel_buffer_15_21_fu_422[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_21_fu_422_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_21_fu_4220),
        .D(tmp_3_fu_684_p130[12]),
        .Q(kernel_buffer_15_21_fu_422[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_21_fu_422_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_21_fu_4220),
        .D(tmp_3_fu_684_p130[13]),
        .Q(kernel_buffer_15_21_fu_422[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_21_fu_422_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_21_fu_4220),
        .D(tmp_3_fu_684_p130[1]),
        .Q(kernel_buffer_15_21_fu_422[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_21_fu_422_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_21_fu_4220),
        .D(tmp_3_fu_684_p130[2]),
        .Q(kernel_buffer_15_21_fu_422[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_21_fu_422_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_21_fu_4220),
        .D(tmp_3_fu_684_p130[15]),
        .Q(kernel_buffer_15_21_fu_422[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_21_fu_422_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_21_fu_4220),
        .D(tmp_3_fu_684_p130[3]),
        .Q(kernel_buffer_15_21_fu_422[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_21_fu_422_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_21_fu_4220),
        .D(tmp_3_fu_684_p130[4]),
        .Q(kernel_buffer_15_21_fu_422[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_21_fu_422_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_21_fu_4220),
        .D(tmp_3_fu_684_p130[5]),
        .Q(kernel_buffer_15_21_fu_422[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_21_fu_422_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_21_fu_4220),
        .D(tmp_3_fu_684_p130[6]),
        .Q(kernel_buffer_15_21_fu_422[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_21_fu_422_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_21_fu_4220),
        .D(tmp_3_fu_684_p130[7]),
        .Q(kernel_buffer_15_21_fu_422[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_21_fu_422_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_21_fu_4220),
        .D(tmp_3_fu_684_p130[8]),
        .Q(kernel_buffer_15_21_fu_422[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_21_fu_422_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_21_fu_4220),
        .D(tmp_3_fu_684_p130[9]),
        .Q(kernel_buffer_15_21_fu_422[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \kernel_buffer_15_22_fu_426[31]_i_1 
       (.I0(\i_0_reg_510_reg_n_5_[3] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\i_0_reg_510_reg_n_5_[0] ),
        .I4(\i_0_reg_510_reg_n_5_[1] ),
        .I5(\i_0_reg_510_reg_n_5_[2] ),
        .O(kernel_buffer_15_22_fu_4260));
  FDRE \kernel_buffer_15_22_fu_426_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_22_fu_4260),
        .D(tmp_3_fu_684_p130[0]),
        .Q(kernel_buffer_15_22_fu_426[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_22_fu_426_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_22_fu_4260),
        .D(tmp_3_fu_684_p130[10]),
        .Q(kernel_buffer_15_22_fu_426[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_22_fu_426_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_22_fu_4260),
        .D(tmp_3_fu_684_p130[11]),
        .Q(kernel_buffer_15_22_fu_426[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_22_fu_426_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_22_fu_4260),
        .D(tmp_3_fu_684_p130[12]),
        .Q(kernel_buffer_15_22_fu_426[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_22_fu_426_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_22_fu_4260),
        .D(tmp_3_fu_684_p130[13]),
        .Q(kernel_buffer_15_22_fu_426[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_22_fu_426_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_22_fu_4260),
        .D(tmp_3_fu_684_p130[1]),
        .Q(kernel_buffer_15_22_fu_426[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_22_fu_426_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_22_fu_4260),
        .D(tmp_3_fu_684_p130[2]),
        .Q(kernel_buffer_15_22_fu_426[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_22_fu_426_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_22_fu_4260),
        .D(tmp_3_fu_684_p130[15]),
        .Q(kernel_buffer_15_22_fu_426[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_22_fu_426_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_22_fu_4260),
        .D(tmp_3_fu_684_p130[3]),
        .Q(kernel_buffer_15_22_fu_426[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_22_fu_426_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_22_fu_4260),
        .D(tmp_3_fu_684_p130[4]),
        .Q(kernel_buffer_15_22_fu_426[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_22_fu_426_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_22_fu_4260),
        .D(tmp_3_fu_684_p130[5]),
        .Q(kernel_buffer_15_22_fu_426[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_22_fu_426_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_22_fu_4260),
        .D(tmp_3_fu_684_p130[6]),
        .Q(kernel_buffer_15_22_fu_426[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_22_fu_426_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_22_fu_4260),
        .D(tmp_3_fu_684_p130[7]),
        .Q(kernel_buffer_15_22_fu_426[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_22_fu_426_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_22_fu_4260),
        .D(tmp_3_fu_684_p130[8]),
        .Q(kernel_buffer_15_22_fu_426[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_22_fu_426_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_22_fu_4260),
        .D(tmp_3_fu_684_p130[9]),
        .Q(kernel_buffer_15_22_fu_426[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \kernel_buffer_15_23_fu_430[31]_i_1 
       (.I0(\i_0_reg_510_reg_n_5_[3] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\i_0_reg_510_reg_n_5_[0] ),
        .I4(\i_0_reg_510_reg_n_5_[1] ),
        .I5(\i_0_reg_510_reg_n_5_[2] ),
        .O(kernel_buffer_15_23_fu_4300));
  FDRE \kernel_buffer_15_23_fu_430_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_23_fu_4300),
        .D(tmp_3_fu_684_p130[0]),
        .Q(kernel_buffer_15_23_fu_430[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_23_fu_430_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_23_fu_4300),
        .D(tmp_3_fu_684_p130[10]),
        .Q(kernel_buffer_15_23_fu_430[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_23_fu_430_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_23_fu_4300),
        .D(tmp_3_fu_684_p130[11]),
        .Q(kernel_buffer_15_23_fu_430[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_23_fu_430_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_23_fu_4300),
        .D(tmp_3_fu_684_p130[12]),
        .Q(kernel_buffer_15_23_fu_430[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_23_fu_430_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_23_fu_4300),
        .D(tmp_3_fu_684_p130[13]),
        .Q(kernel_buffer_15_23_fu_430[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_23_fu_430_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_23_fu_4300),
        .D(tmp_3_fu_684_p130[1]),
        .Q(kernel_buffer_15_23_fu_430[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_23_fu_430_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_23_fu_4300),
        .D(tmp_3_fu_684_p130[2]),
        .Q(kernel_buffer_15_23_fu_430[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_23_fu_430_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_23_fu_4300),
        .D(tmp_3_fu_684_p130[15]),
        .Q(kernel_buffer_15_23_fu_430[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_23_fu_430_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_23_fu_4300),
        .D(tmp_3_fu_684_p130[3]),
        .Q(kernel_buffer_15_23_fu_430[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_23_fu_430_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_23_fu_4300),
        .D(tmp_3_fu_684_p130[4]),
        .Q(kernel_buffer_15_23_fu_430[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_23_fu_430_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_23_fu_4300),
        .D(tmp_3_fu_684_p130[5]),
        .Q(kernel_buffer_15_23_fu_430[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_23_fu_430_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_23_fu_4300),
        .D(tmp_3_fu_684_p130[6]),
        .Q(kernel_buffer_15_23_fu_430[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_23_fu_430_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_23_fu_4300),
        .D(tmp_3_fu_684_p130[7]),
        .Q(kernel_buffer_15_23_fu_430[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_23_fu_430_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_23_fu_4300),
        .D(tmp_3_fu_684_p130[8]),
        .Q(kernel_buffer_15_23_fu_430[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_23_fu_430_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_23_fu_4300),
        .D(tmp_3_fu_684_p130[9]),
        .Q(kernel_buffer_15_23_fu_430[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \kernel_buffer_15_24_fu_434[31]_i_1 
       (.I0(\i_0_reg_510_reg_n_5_[3] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\i_0_reg_510_reg_n_5_[0] ),
        .I4(\i_0_reg_510_reg_n_5_[1] ),
        .I5(\i_0_reg_510_reg_n_5_[2] ),
        .O(kernel_buffer_15_24_fu_4340));
  FDRE \kernel_buffer_15_24_fu_434_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_24_fu_4340),
        .D(tmp_3_fu_684_p130[0]),
        .Q(kernel_buffer_15_24_fu_434[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_24_fu_434_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_24_fu_4340),
        .D(tmp_3_fu_684_p130[10]),
        .Q(kernel_buffer_15_24_fu_434[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_24_fu_434_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_24_fu_4340),
        .D(tmp_3_fu_684_p130[11]),
        .Q(kernel_buffer_15_24_fu_434[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_24_fu_434_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_24_fu_4340),
        .D(tmp_3_fu_684_p130[12]),
        .Q(kernel_buffer_15_24_fu_434[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_24_fu_434_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_24_fu_4340),
        .D(tmp_3_fu_684_p130[13]),
        .Q(kernel_buffer_15_24_fu_434[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_24_fu_434_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_24_fu_4340),
        .D(tmp_3_fu_684_p130[1]),
        .Q(kernel_buffer_15_24_fu_434[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_24_fu_434_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_24_fu_4340),
        .D(tmp_3_fu_684_p130[2]),
        .Q(kernel_buffer_15_24_fu_434[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_24_fu_434_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_24_fu_4340),
        .D(tmp_3_fu_684_p130[15]),
        .Q(kernel_buffer_15_24_fu_434[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_24_fu_434_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_24_fu_4340),
        .D(tmp_3_fu_684_p130[3]),
        .Q(kernel_buffer_15_24_fu_434[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_24_fu_434_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_24_fu_4340),
        .D(tmp_3_fu_684_p130[4]),
        .Q(kernel_buffer_15_24_fu_434[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_24_fu_434_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_24_fu_4340),
        .D(tmp_3_fu_684_p130[5]),
        .Q(kernel_buffer_15_24_fu_434[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_24_fu_434_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_24_fu_4340),
        .D(tmp_3_fu_684_p130[6]),
        .Q(kernel_buffer_15_24_fu_434[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_24_fu_434_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_24_fu_4340),
        .D(tmp_3_fu_684_p130[7]),
        .Q(kernel_buffer_15_24_fu_434[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_24_fu_434_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_24_fu_4340),
        .D(tmp_3_fu_684_p130[8]),
        .Q(kernel_buffer_15_24_fu_434[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_24_fu_434_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_24_fu_4340),
        .D(tmp_3_fu_684_p130[9]),
        .Q(kernel_buffer_15_24_fu_434[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \kernel_buffer_15_25_fu_438[31]_i_1 
       (.I0(\i_0_reg_510_reg_n_5_[3] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\i_0_reg_510_reg_n_5_[0] ),
        .I4(\i_0_reg_510_reg_n_5_[2] ),
        .I5(\i_0_reg_510_reg_n_5_[1] ),
        .O(kernel_buffer_15_25_fu_4380));
  FDRE \kernel_buffer_15_25_fu_438_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_25_fu_4380),
        .D(tmp_3_fu_684_p130[0]),
        .Q(kernel_buffer_15_25_fu_438[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_25_fu_438_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_25_fu_4380),
        .D(tmp_3_fu_684_p130[10]),
        .Q(kernel_buffer_15_25_fu_438[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_25_fu_438_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_25_fu_4380),
        .D(tmp_3_fu_684_p130[11]),
        .Q(kernel_buffer_15_25_fu_438[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_25_fu_438_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_25_fu_4380),
        .D(tmp_3_fu_684_p130[12]),
        .Q(kernel_buffer_15_25_fu_438[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_25_fu_438_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_25_fu_4380),
        .D(tmp_3_fu_684_p130[13]),
        .Q(kernel_buffer_15_25_fu_438[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_25_fu_438_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_25_fu_4380),
        .D(tmp_3_fu_684_p130[1]),
        .Q(kernel_buffer_15_25_fu_438[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_25_fu_438_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_25_fu_4380),
        .D(tmp_3_fu_684_p130[2]),
        .Q(kernel_buffer_15_25_fu_438[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_25_fu_438_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_25_fu_4380),
        .D(tmp_3_fu_684_p130[15]),
        .Q(kernel_buffer_15_25_fu_438[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_25_fu_438_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_25_fu_4380),
        .D(tmp_3_fu_684_p130[3]),
        .Q(kernel_buffer_15_25_fu_438[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_25_fu_438_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_25_fu_4380),
        .D(tmp_3_fu_684_p130[4]),
        .Q(kernel_buffer_15_25_fu_438[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_25_fu_438_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_25_fu_4380),
        .D(tmp_3_fu_684_p130[5]),
        .Q(kernel_buffer_15_25_fu_438[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_25_fu_438_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_25_fu_4380),
        .D(tmp_3_fu_684_p130[6]),
        .Q(kernel_buffer_15_25_fu_438[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_25_fu_438_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_25_fu_4380),
        .D(tmp_3_fu_684_p130[7]),
        .Q(kernel_buffer_15_25_fu_438[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_25_fu_438_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_25_fu_4380),
        .D(tmp_3_fu_684_p130[8]),
        .Q(kernel_buffer_15_25_fu_438[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_25_fu_438_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_25_fu_4380),
        .D(tmp_3_fu_684_p130[9]),
        .Q(kernel_buffer_15_25_fu_438[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \kernel_buffer_15_26_fu_442[31]_i_1 
       (.I0(\i_0_reg_510_reg_n_5_[3] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\i_0_reg_510_reg_n_5_[0] ),
        .I4(\i_0_reg_510_reg_n_5_[2] ),
        .I5(\i_0_reg_510_reg_n_5_[1] ),
        .O(kernel_buffer_15_26_fu_4420));
  FDRE \kernel_buffer_15_26_fu_442_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_26_fu_4420),
        .D(tmp_3_fu_684_p130[0]),
        .Q(kernel_buffer_15_26_fu_442[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_26_fu_442_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_26_fu_4420),
        .D(tmp_3_fu_684_p130[10]),
        .Q(kernel_buffer_15_26_fu_442[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_26_fu_442_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_26_fu_4420),
        .D(tmp_3_fu_684_p130[11]),
        .Q(kernel_buffer_15_26_fu_442[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_26_fu_442_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_26_fu_4420),
        .D(tmp_3_fu_684_p130[12]),
        .Q(kernel_buffer_15_26_fu_442[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_26_fu_442_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_26_fu_4420),
        .D(tmp_3_fu_684_p130[13]),
        .Q(kernel_buffer_15_26_fu_442[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_26_fu_442_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_26_fu_4420),
        .D(tmp_3_fu_684_p130[1]),
        .Q(kernel_buffer_15_26_fu_442[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_26_fu_442_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_26_fu_4420),
        .D(tmp_3_fu_684_p130[2]),
        .Q(kernel_buffer_15_26_fu_442[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_26_fu_442_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_26_fu_4420),
        .D(tmp_3_fu_684_p130[15]),
        .Q(kernel_buffer_15_26_fu_442[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_26_fu_442_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_26_fu_4420),
        .D(tmp_3_fu_684_p130[3]),
        .Q(kernel_buffer_15_26_fu_442[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_26_fu_442_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_26_fu_4420),
        .D(tmp_3_fu_684_p130[4]),
        .Q(kernel_buffer_15_26_fu_442[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_26_fu_442_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_26_fu_4420),
        .D(tmp_3_fu_684_p130[5]),
        .Q(kernel_buffer_15_26_fu_442[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_26_fu_442_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_26_fu_4420),
        .D(tmp_3_fu_684_p130[6]),
        .Q(kernel_buffer_15_26_fu_442[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_26_fu_442_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_26_fu_4420),
        .D(tmp_3_fu_684_p130[7]),
        .Q(kernel_buffer_15_26_fu_442[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_26_fu_442_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_26_fu_4420),
        .D(tmp_3_fu_684_p130[8]),
        .Q(kernel_buffer_15_26_fu_442[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_26_fu_442_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_26_fu_4420),
        .D(tmp_3_fu_684_p130[9]),
        .Q(kernel_buffer_15_26_fu_442[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \kernel_buffer_15_27_fu_446[31]_i_1 
       (.I0(\i_0_reg_510_reg_n_5_[3] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\i_0_reg_510_reg_n_5_[0] ),
        .I4(\i_0_reg_510_reg_n_5_[1] ),
        .I5(\i_0_reg_510_reg_n_5_[2] ),
        .O(kernel_buffer_15_27_fu_4460));
  FDRE \kernel_buffer_15_27_fu_446_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_27_fu_4460),
        .D(tmp_3_fu_684_p130[0]),
        .Q(kernel_buffer_15_27_fu_446[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_27_fu_446_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_27_fu_4460),
        .D(tmp_3_fu_684_p130[10]),
        .Q(kernel_buffer_15_27_fu_446[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_27_fu_446_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_27_fu_4460),
        .D(tmp_3_fu_684_p130[11]),
        .Q(kernel_buffer_15_27_fu_446[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_27_fu_446_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_27_fu_4460),
        .D(tmp_3_fu_684_p130[12]),
        .Q(kernel_buffer_15_27_fu_446[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_27_fu_446_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_27_fu_4460),
        .D(tmp_3_fu_684_p130[13]),
        .Q(kernel_buffer_15_27_fu_446[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_27_fu_446_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_27_fu_4460),
        .D(tmp_3_fu_684_p130[1]),
        .Q(kernel_buffer_15_27_fu_446[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_27_fu_446_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_27_fu_4460),
        .D(tmp_3_fu_684_p130[2]),
        .Q(kernel_buffer_15_27_fu_446[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_27_fu_446_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_27_fu_4460),
        .D(tmp_3_fu_684_p130[15]),
        .Q(kernel_buffer_15_27_fu_446[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_27_fu_446_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_27_fu_4460),
        .D(tmp_3_fu_684_p130[3]),
        .Q(kernel_buffer_15_27_fu_446[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_27_fu_446_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_27_fu_4460),
        .D(tmp_3_fu_684_p130[4]),
        .Q(kernel_buffer_15_27_fu_446[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_27_fu_446_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_27_fu_4460),
        .D(tmp_3_fu_684_p130[5]),
        .Q(kernel_buffer_15_27_fu_446[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_27_fu_446_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_27_fu_4460),
        .D(tmp_3_fu_684_p130[6]),
        .Q(kernel_buffer_15_27_fu_446[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_27_fu_446_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_27_fu_4460),
        .D(tmp_3_fu_684_p130[7]),
        .Q(kernel_buffer_15_27_fu_446[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_27_fu_446_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_27_fu_4460),
        .D(tmp_3_fu_684_p130[8]),
        .Q(kernel_buffer_15_27_fu_446[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_27_fu_446_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_27_fu_4460),
        .D(tmp_3_fu_684_p130[9]),
        .Q(kernel_buffer_15_27_fu_446[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \kernel_buffer_15_28_fu_450[31]_i_1 
       (.I0(\i_0_reg_510_reg_n_5_[3] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\i_0_reg_510_reg_n_5_[0] ),
        .I4(\i_0_reg_510_reg_n_5_[1] ),
        .I5(\i_0_reg_510_reg_n_5_[2] ),
        .O(kernel_buffer_15_28_fu_4500));
  FDRE \kernel_buffer_15_28_fu_450_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_28_fu_4500),
        .D(tmp_3_fu_684_p130[0]),
        .Q(kernel_buffer_15_28_fu_450[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_28_fu_450_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_28_fu_4500),
        .D(tmp_3_fu_684_p130[10]),
        .Q(kernel_buffer_15_28_fu_450[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_28_fu_450_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_28_fu_4500),
        .D(tmp_3_fu_684_p130[11]),
        .Q(kernel_buffer_15_28_fu_450[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_28_fu_450_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_28_fu_4500),
        .D(tmp_3_fu_684_p130[12]),
        .Q(kernel_buffer_15_28_fu_450[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_28_fu_450_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_28_fu_4500),
        .D(tmp_3_fu_684_p130[13]),
        .Q(kernel_buffer_15_28_fu_450[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_28_fu_450_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_28_fu_4500),
        .D(tmp_3_fu_684_p130[1]),
        .Q(kernel_buffer_15_28_fu_450[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_28_fu_450_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_28_fu_4500),
        .D(tmp_3_fu_684_p130[2]),
        .Q(kernel_buffer_15_28_fu_450[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_28_fu_450_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_28_fu_4500),
        .D(tmp_3_fu_684_p130[15]),
        .Q(kernel_buffer_15_28_fu_450[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_28_fu_450_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_28_fu_4500),
        .D(tmp_3_fu_684_p130[3]),
        .Q(kernel_buffer_15_28_fu_450[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_28_fu_450_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_28_fu_4500),
        .D(tmp_3_fu_684_p130[4]),
        .Q(kernel_buffer_15_28_fu_450[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_28_fu_450_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_28_fu_4500),
        .D(tmp_3_fu_684_p130[5]),
        .Q(kernel_buffer_15_28_fu_450[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_28_fu_450_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_28_fu_4500),
        .D(tmp_3_fu_684_p130[6]),
        .Q(kernel_buffer_15_28_fu_450[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_28_fu_450_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_28_fu_4500),
        .D(tmp_3_fu_684_p130[7]),
        .Q(kernel_buffer_15_28_fu_450[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_28_fu_450_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_28_fu_4500),
        .D(tmp_3_fu_684_p130[8]),
        .Q(kernel_buffer_15_28_fu_450[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_28_fu_450_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_28_fu_4500),
        .D(tmp_3_fu_684_p130[9]),
        .Q(kernel_buffer_15_28_fu_450[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \kernel_buffer_15_29_fu_454[31]_i_1 
       (.I0(\i_0_reg_510_reg_n_5_[3] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\i_0_reg_510_reg_n_5_[0] ),
        .I4(\i_0_reg_510_reg_n_5_[1] ),
        .I5(\i_0_reg_510_reg_n_5_[2] ),
        .O(kernel_buffer_15_29_fu_4540));
  FDRE \kernel_buffer_15_29_fu_454_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_29_fu_4540),
        .D(tmp_3_fu_684_p130[0]),
        .Q(kernel_buffer_15_29_fu_454[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_29_fu_454_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_29_fu_4540),
        .D(tmp_3_fu_684_p130[10]),
        .Q(kernel_buffer_15_29_fu_454[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_29_fu_454_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_29_fu_4540),
        .D(tmp_3_fu_684_p130[11]),
        .Q(kernel_buffer_15_29_fu_454[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_29_fu_454_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_29_fu_4540),
        .D(tmp_3_fu_684_p130[12]),
        .Q(kernel_buffer_15_29_fu_454[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_29_fu_454_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_29_fu_4540),
        .D(tmp_3_fu_684_p130[13]),
        .Q(kernel_buffer_15_29_fu_454[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_29_fu_454_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_29_fu_4540),
        .D(tmp_3_fu_684_p130[1]),
        .Q(kernel_buffer_15_29_fu_454[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_29_fu_454_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_29_fu_4540),
        .D(tmp_3_fu_684_p130[2]),
        .Q(kernel_buffer_15_29_fu_454[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_29_fu_454_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_29_fu_4540),
        .D(tmp_3_fu_684_p130[15]),
        .Q(kernel_buffer_15_29_fu_454[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_29_fu_454_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_29_fu_4540),
        .D(tmp_3_fu_684_p130[3]),
        .Q(kernel_buffer_15_29_fu_454[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_29_fu_454_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_29_fu_4540),
        .D(tmp_3_fu_684_p130[4]),
        .Q(kernel_buffer_15_29_fu_454[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_29_fu_454_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_29_fu_4540),
        .D(tmp_3_fu_684_p130[5]),
        .Q(kernel_buffer_15_29_fu_454[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_29_fu_454_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_29_fu_4540),
        .D(tmp_3_fu_684_p130[6]),
        .Q(kernel_buffer_15_29_fu_454[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_29_fu_454_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_29_fu_4540),
        .D(tmp_3_fu_684_p130[7]),
        .Q(kernel_buffer_15_29_fu_454[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_29_fu_454_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_29_fu_4540),
        .D(tmp_3_fu_684_p130[8]),
        .Q(kernel_buffer_15_29_fu_454[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_29_fu_454_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_29_fu_4540),
        .D(tmp_3_fu_684_p130[9]),
        .Q(kernel_buffer_15_29_fu_454[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \kernel_buffer_15_fu_402[31]_i_1 
       (.I0(\i_0_reg_510_reg_n_5_[3] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\i_0_reg_510_reg_n_5_[0] ),
        .I4(\i_0_reg_510_reg_n_5_[1] ),
        .I5(\i_0_reg_510_reg_n_5_[2] ),
        .O(kernel_buffer_15_fu_4020));
  FDRE \kernel_buffer_15_fu_402_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_4020),
        .D(tmp_3_fu_684_p130[0]),
        .Q(kernel_buffer_15_fu_402[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_402_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_4020),
        .D(tmp_3_fu_684_p130[10]),
        .Q(kernel_buffer_15_fu_402[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_402_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_4020),
        .D(tmp_3_fu_684_p130[11]),
        .Q(kernel_buffer_15_fu_402[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_402_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_4020),
        .D(tmp_3_fu_684_p130[12]),
        .Q(kernel_buffer_15_fu_402[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_402_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_4020),
        .D(tmp_3_fu_684_p130[13]),
        .Q(kernel_buffer_15_fu_402[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_402_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_4020),
        .D(tmp_3_fu_684_p130[1]),
        .Q(kernel_buffer_15_fu_402[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_402_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_4020),
        .D(tmp_3_fu_684_p130[2]),
        .Q(kernel_buffer_15_fu_402[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_402_reg[31] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_4020),
        .D(tmp_3_fu_684_p130[15]),
        .Q(kernel_buffer_15_fu_402[31]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_402_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_4020),
        .D(tmp_3_fu_684_p130[3]),
        .Q(kernel_buffer_15_fu_402[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_402_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_4020),
        .D(tmp_3_fu_684_p130[4]),
        .Q(kernel_buffer_15_fu_402[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_402_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_4020),
        .D(tmp_3_fu_684_p130[5]),
        .Q(kernel_buffer_15_fu_402[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_402_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_4020),
        .D(tmp_3_fu_684_p130[6]),
        .Q(kernel_buffer_15_fu_402[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_402_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_4020),
        .D(tmp_3_fu_684_p130[7]),
        .Q(kernel_buffer_15_fu_402[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_402_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_4020),
        .D(tmp_3_fu_684_p130[8]),
        .Q(kernel_buffer_15_fu_402[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_402_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_4020),
        .D(tmp_3_fu_684_p130[9]),
        .Q(kernel_buffer_15_fu_402[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mul_ln39_reg_1675[31]_i_1 
       (.I0(icmp_ln31_reg_1567_pp1_iter8_reg),
        .O(\mul_ln39_reg_1675[31]_i_1_n_5 ));
  FDRE \mul_ln39_reg_1675_reg[14] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1675[31]_i_1_n_5 ),
        .D(\network_mul_32s_16s_32_5_1_MulnS_0_U/buff2_reg__0 [14]),
        .Q(sext_ln39_3_fu_1361_p1[0]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1675_reg[15] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1675[31]_i_1_n_5 ),
        .D(\network_mul_32s_16s_32_5_1_MulnS_0_U/buff2_reg__0 [15]),
        .Q(sext_ln39_3_fu_1361_p1[1]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1675_reg[16] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1675[31]_i_1_n_5 ),
        .D(\network_mul_32s_16s_32_5_1_MulnS_0_U/buff2_reg__0 [16]),
        .Q(sext_ln39_3_fu_1361_p1[2]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1675_reg[17] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1675[31]_i_1_n_5 ),
        .D(\network_mul_32s_16s_32_5_1_MulnS_0_U/buff2_reg__0 [17]),
        .Q(sext_ln39_3_fu_1361_p1[3]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1675_reg[18] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1675[31]_i_1_n_5 ),
        .D(\network_mul_32s_16s_32_5_1_MulnS_0_U/buff2_reg__0 [18]),
        .Q(sext_ln39_3_fu_1361_p1[4]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1675_reg[19] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1675[31]_i_1_n_5 ),
        .D(\network_mul_32s_16s_32_5_1_MulnS_0_U/buff2_reg__0 [19]),
        .Q(sext_ln39_3_fu_1361_p1[5]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1675_reg[20] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1675[31]_i_1_n_5 ),
        .D(\network_mul_32s_16s_32_5_1_MulnS_0_U/buff2_reg__0 [20]),
        .Q(sext_ln39_3_fu_1361_p1[6]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1675_reg[21] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1675[31]_i_1_n_5 ),
        .D(\network_mul_32s_16s_32_5_1_MulnS_0_U/buff2_reg__0 [21]),
        .Q(sext_ln39_3_fu_1361_p1[7]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1675_reg[22] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1675[31]_i_1_n_5 ),
        .D(\network_mul_32s_16s_32_5_1_MulnS_0_U/buff2_reg__0 [22]),
        .Q(sext_ln39_3_fu_1361_p1[8]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1675_reg[23] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1675[31]_i_1_n_5 ),
        .D(\network_mul_32s_16s_32_5_1_MulnS_0_U/buff2_reg__0 [23]),
        .Q(sext_ln39_3_fu_1361_p1[9]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1675_reg[24] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1675[31]_i_1_n_5 ),
        .D(\network_mul_32s_16s_32_5_1_MulnS_0_U/buff2_reg__0 [24]),
        .Q(sext_ln39_3_fu_1361_p1[10]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1675_reg[25] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1675[31]_i_1_n_5 ),
        .D(\network_mul_32s_16s_32_5_1_MulnS_0_U/buff2_reg__0 [25]),
        .Q(sext_ln39_3_fu_1361_p1[11]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1675_reg[26] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1675[31]_i_1_n_5 ),
        .D(\network_mul_32s_16s_32_5_1_MulnS_0_U/buff2_reg__0 [26]),
        .Q(sext_ln39_3_fu_1361_p1[12]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1675_reg[27] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1675[31]_i_1_n_5 ),
        .D(\network_mul_32s_16s_32_5_1_MulnS_0_U/buff2_reg__0 [27]),
        .Q(sext_ln39_3_fu_1361_p1[13]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1675_reg[28] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1675[31]_i_1_n_5 ),
        .D(\network_mul_32s_16s_32_5_1_MulnS_0_U/buff2_reg__0 [28]),
        .Q(sext_ln39_3_fu_1361_p1[14]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1675_reg[29] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1675[31]_i_1_n_5 ),
        .D(\network_mul_32s_16s_32_5_1_MulnS_0_U/buff2_reg__0 [29]),
        .Q(sext_ln39_3_fu_1361_p1[15]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1675_reg[30] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1675[31]_i_1_n_5 ),
        .D(\network_mul_32s_16s_32_5_1_MulnS_0_U/buff2_reg__0 [30]),
        .Q(sext_ln39_3_fu_1361_p1[16]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1675_reg[31] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1675[31]_i_1_n_5 ),
        .D(\network_mul_32s_16s_32_5_1_MulnS_0_U/buff2_reg__0 [31]),
        .Q(sext_ln39_3_fu_1361_p1[17]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_32s_16s_32_5_1_8 network_mul_32s_16s_32_5_1_U113
       (.A({tmp_fu_1295_p18[31],tmp_fu_1295_p18[13:0]}),
        .B(tmp_reg_1665),
        .D(\network_mul_32s_16s_32_5_1_MulnS_0_U/buff2_reg__0 ),
        .Q(input_load_reg_1660),
        .ap_clk(ap_clk),
        .icmp_ln31_reg_1567_pp1_iter3_reg(icmp_ln31_reg_1567_pp1_iter3_reg),
        .\icmp_ln31_reg_1567_pp1_iter3_reg_reg[0] (network_mul_32s_16s_32_5_1_U113_n_5),
        .q0(q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mux_164_32_1_1_9 network_mux_164_32_1_1_U112
       (.A({tmp_fu_1295_p18[31],tmp_fu_1295_p18[13:0]}),
        .Q({\select_ln36_4_reg_1618_pp1_iter3_reg_reg_n_5_[3] ,p_2_in,p_1_in,\select_ln36_4_reg_1618_pp1_iter3_reg_reg_n_5_[0] }),
        .buff1_reg_i_17_0({kernel_buffer_15_23_fu_430[31],kernel_buffer_15_23_fu_430[13:0]}),
        .buff1_reg_i_17_1({kernel_buffer_15_22_fu_426[31],kernel_buffer_15_22_fu_426[13:0]}),
        .buff1_reg_i_17_2({kernel_buffer_15_21_fu_422[31],kernel_buffer_15_21_fu_422[13:0]}),
        .buff1_reg_i_17_3({kernel_buffer_15_20_fu_418[31],kernel_buffer_15_20_fu_418[13:0]}),
        .buff1_reg_i_17_4({kernel_buffer_15_19_fu_414[31],kernel_buffer_15_19_fu_414[13:0]}),
        .buff1_reg_i_17_5({kernel_buffer_15_18_fu_410[31],kernel_buffer_15_18_fu_410[13:0]}),
        .buff1_reg_i_17_6({kernel_buffer_15_17_fu_406[31],kernel_buffer_15_17_fu_406[13:0]}),
        .buff1_reg_i_17_7({kernel_buffer_15_fu_402[31],kernel_buffer_15_fu_402[13:0]}),
        .buff1_reg_i_18_0({kernel_buffer_15_016_fu_458[31],kernel_buffer_15_016_fu_458[13:0]}),
        .buff1_reg_i_18_1({kernel_buffer_15_29_fu_454[31],kernel_buffer_15_29_fu_454[13:0]}),
        .buff1_reg_i_18_2({kernel_buffer_15_28_fu_450[31],kernel_buffer_15_28_fu_450[13:0]}),
        .buff1_reg_i_18_3({kernel_buffer_15_27_fu_446[31],kernel_buffer_15_27_fu_446[13:0]}),
        .buff1_reg_i_18_4({kernel_buffer_15_26_fu_442[31],kernel_buffer_15_26_fu_442[13:0]}),
        .buff1_reg_i_18_5({kernel_buffer_15_25_fu_438[31],kernel_buffer_15_25_fu_438[13:0]}),
        .buff1_reg_i_18_6({kernel_buffer_15_24_fu_434[31],kernel_buffer_15_24_fu_434[13:0]}));
  LUT3 #(
    .INIT(8'h40)) 
    \out_d_0_reg_488[4]_i_1 
       (.I0(ap_CS_fsm_state18),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_pointwise_conv2d_fix_3_fu_488_ap_start_reg),
        .O(out_d_0_reg_488));
  FDRE \out_d_0_reg_488_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(out_d_reg_1530[0]),
        .Q(\out_d_0_reg_488_reg_n_5_[0] ),
        .R(out_d_0_reg_488));
  FDRE \out_d_0_reg_488_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(out_d_reg_1530[1]),
        .Q(\out_d_0_reg_488_reg_n_5_[1] ),
        .R(out_d_0_reg_488));
  FDRE \out_d_0_reg_488_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(out_d_reg_1530[2]),
        .Q(\out_d_0_reg_488_reg_n_5_[2] ),
        .R(out_d_0_reg_488));
  FDRE \out_d_0_reg_488_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(out_d_reg_1530[3]),
        .Q(\out_d_0_reg_488_reg_n_5_[3] ),
        .R(out_d_0_reg_488));
  FDRE \out_d_0_reg_488_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(out_d_reg_1530[4]),
        .Q(\out_d_0_reg_488_reg_n_5_[4] ),
        .R(out_d_0_reg_488));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_reg_1530[0]_i_1 
       (.I0(\out_d_0_reg_488_reg_n_5_[0] ),
        .O(out_d_fu_603_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \out_d_reg_1530[1]_i_1 
       (.I0(\out_d_0_reg_488_reg_n_5_[0] ),
        .I1(\out_d_0_reg_488_reg_n_5_[1] ),
        .O(out_d_fu_603_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_d_reg_1530[2]_i_1 
       (.I0(\out_d_0_reg_488_reg_n_5_[0] ),
        .I1(\out_d_0_reg_488_reg_n_5_[1] ),
        .I2(\out_d_0_reg_488_reg_n_5_[2] ),
        .O(out_d_fu_603_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT4 #(
    .INIT(16'h6CCC)) 
    \out_d_reg_1530[3]_i_1 
       (.I0(\out_d_0_reg_488_reg_n_5_[2] ),
        .I1(\out_d_0_reg_488_reg_n_5_[3] ),
        .I2(\out_d_0_reg_488_reg_n_5_[1] ),
        .I3(\out_d_0_reg_488_reg_n_5_[0] ),
        .O(out_d_fu_603_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out_d_reg_1530[4]_i_1 
       (.I0(\out_d_0_reg_488_reg_n_5_[1] ),
        .I1(\out_d_0_reg_488_reg_n_5_[0] ),
        .I2(\out_d_0_reg_488_reg_n_5_[2] ),
        .I3(\out_d_0_reg_488_reg_n_5_[3] ),
        .I4(\out_d_0_reg_488_reg_n_5_[4] ),
        .O(out_d_fu_603_p2[4]));
  FDRE \out_d_reg_1530_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_603_p2[0]),
        .Q(out_d_reg_1530[0]),
        .R(1'b0));
  FDRE \out_d_reg_1530_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_603_p2[1]),
        .Q(out_d_reg_1530[1]),
        .R(1'b0));
  FDRE \out_d_reg_1530_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_603_p2[2]),
        .Q(out_d_reg_1530[2]),
        .R(1'b0));
  FDRE \out_d_reg_1530_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_603_p2[3]),
        .Q(out_d_reg_1530[3]),
        .R(1'b0));
  FDRE \out_d_reg_1530_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_603_p2[4]),
        .Q(out_d_reg_1530[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_h_0_reg_533[2]_i_1 
       (.I0(out_h_0_reg_533_reg),
        .I1(out_h_0_reg_533_reg__0[1]),
        .I2(out_h_0_reg_533_reg__0[2]),
        .O(out_h_fu_1066_p2[2]));
  LUT4 #(
    .INIT(16'h0080)) 
    \out_h_0_reg_533[3]_i_1 
       (.I0(icmp_ln33_fu_1072_p2),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln31_fu_1054_p2),
        .O(out_h_0_reg_533));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_h_0_reg_533[3]_i_2 
       (.I0(out_h_0_reg_533_reg__0[2]),
        .I1(out_h_0_reg_533_reg__0[1]),
        .I2(out_h_0_reg_533_reg),
        .I3(out_h_0_reg_533_reg__0[3]),
        .O(out_h_fu_1066_p2[3]));
  FDRE \out_h_0_reg_533_reg[0] 
       (.C(ap_clk),
        .CE(out_h_0_reg_533),
        .D(\sub_ln39_2_reg_1586[1]_i_1_n_5 ),
        .Q(out_h_0_reg_533_reg),
        .R(ap_CS_fsm_state5));
  FDRE \out_h_0_reg_533_reg[1] 
       (.C(ap_clk),
        .CE(out_h_0_reg_533),
        .D(sub_ln39_fu_1048_p2[2]),
        .Q(out_h_0_reg_533_reg__0[1]),
        .R(ap_CS_fsm_state5));
  FDRE \out_h_0_reg_533_reg[2] 
       (.C(ap_clk),
        .CE(out_h_0_reg_533),
        .D(out_h_fu_1066_p2[2]),
        .Q(out_h_0_reg_533_reg__0[2]),
        .R(ap_CS_fsm_state5));
  FDRE \out_h_0_reg_533_reg[3] 
       (.C(ap_clk),
        .CE(out_h_0_reg_533),
        .D(out_h_fu_1066_p2[3]),
        .Q(out_h_0_reg_533_reg__0[3]),
        .R(ap_CS_fsm_state5));
  LUT4 #(
    .INIT(16'hFB08)) 
    \out_w_0_reg_555[0]_i_1 
       (.I0(select_ln36_5_reg_1625[0]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(out_w_0_reg_555[0]),
        .O(\out_w_0_reg_555[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \out_w_0_reg_555[1]_i_1 
       (.I0(select_ln36_5_reg_1625[1]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(out_w_0_reg_555[1]),
        .O(zext_ln36_fu_1130_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \out_w_0_reg_555[2]_i_1 
       (.I0(select_ln36_5_reg_1625[2]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(out_w_0_reg_555[2]),
        .O(zext_ln36_fu_1130_p1[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \out_w_0_reg_555[3]_i_1 
       (.I0(select_ln36_5_reg_1625[3]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(out_w_0_reg_555[3]),
        .O(zext_ln36_fu_1130_p1[3]));
  FDRE \out_w_0_reg_555_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_w_0_reg_555[0]_i_1_n_5 ),
        .Q(out_w_0_reg_555[0]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_0_reg_555_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln36_fu_1130_p1[1]),
        .Q(out_w_0_reg_555[1]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_0_reg_555_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln36_fu_1130_p1[2]),
        .Q(out_w_0_reg_555[2]),
        .R(ap_CS_fsm_state5));
  FDRE \out_w_0_reg_555_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln36_fu_1130_p1[3]),
        .Q(out_w_0_reg_555[3]),
        .R(ap_CS_fsm_state5));
  FDRE \phi_mul_reg_499_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln24_reg_1521[10]),
        .Q(phi_mul_reg_499[10]),
        .R(out_d_0_reg_488));
  FDRE \phi_mul_reg_499_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln24_reg_1521[11]),
        .Q(phi_mul_reg_499[11]),
        .R(out_d_0_reg_488));
  FDRE \phi_mul_reg_499_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln24_reg_1521[1]),
        .Q(phi_mul_reg_499[1]),
        .R(out_d_0_reg_488));
  FDRE \phi_mul_reg_499_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln24_reg_1521[2]),
        .Q(phi_mul_reg_499[2]),
        .R(out_d_0_reg_488));
  FDRE \phi_mul_reg_499_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln24_reg_1521[3]),
        .Q(phi_mul_reg_499[3]),
        .R(out_d_0_reg_488));
  FDRE \phi_mul_reg_499_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln24_reg_1521[4]),
        .Q(phi_mul_reg_499[4]),
        .R(out_d_0_reg_488));
  FDRE \phi_mul_reg_499_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln24_reg_1521[5]),
        .Q(phi_mul_reg_499[5]),
        .R(out_d_0_reg_488));
  FDRE \phi_mul_reg_499_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln24_reg_1521[6]),
        .Q(phi_mul_reg_499[6]),
        .R(out_d_0_reg_488));
  FDRE \phi_mul_reg_499_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln24_reg_1521[7]),
        .Q(phi_mul_reg_499[7]),
        .R(out_d_0_reg_488));
  FDRE \phi_mul_reg_499_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln24_reg_1521[8]),
        .Q(phi_mul_reg_499[8]),
        .R(out_d_0_reg_488));
  FDRE \phi_mul_reg_499_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln24_reg_1521[9]),
        .Q(phi_mul_reg_499[9]),
        .R(out_d_0_reg_488));
  LUT5 #(
    .INIT(32'h0000FDFF)) 
    ram_reg_0_i_123
       (.I0(buffer_reg_1680[1]),
        .I1(\buffer_reg_1680_reg[21]_0 [5]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(ram_reg_0_3),
        .O(\buffer_reg_1680_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h0000FDFF)) 
    ram_reg_0_i_126
       (.I0(buffer_reg_1680[0]),
        .I1(\buffer_reg_1680_reg[21]_0 [5]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(ram_reg_0_4),
        .O(\buffer_reg_1680_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFBF8FBFB0B080B0B)) 
    ram_reg_0_i_131
       (.I0(grp_pointwise_conv2d_fix_3_fu_488_output_r_ce0),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(output_r_ce0),
        .I4(Q[1]),
        .I5(ram_reg_0_i_35),
        .O(ap_enable_reg_pp1_iter11_reg_0));
  LUT6 #(
    .INIT(64'hE2E2E2E2F3C0C0C0)) 
    ram_reg_0_i_141
       (.I0(grp_pointwise_conv2d_fix_3_fu_488_output_r_address0[13]),
        .I1(Q[2]),
        .I2(ram_reg_0_i_45_1[6]),
        .I3(ram_reg_0_i_45_0[6]),
        .I4(Q[1]),
        .I5(Q[4]),
        .O(ram_reg_0_i_141_n_5));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram_reg_0_i_234
       (.I0(icmp_ln36_2_reg_1646_pp1_iter10_reg),
        .I1(grp_pointwise_conv2d_fix_3_fu_488_output_r_ce0),
        .I2(Q[4]),
        .I3(Q[2]),
        .O(\icmp_ln36_2_reg_1646_pp1_iter10_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h33503350335F3350)) 
    ram_reg_0_i_32__0
       (.I0(input_r_address0[3]),
        .I1(ram_reg_0_6[8]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(ram_reg_0_5[8]),
        .O(add_ln39_1_reg_1636_reg_8));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFAAAE)) 
    ram_reg_0_i_43
       (.I0(ram_reg_0_i_141_n_5),
        .I1(ram_reg_0[1]),
        .I2(Q[0]),
        .I3(ram_reg_0_0),
        .I4(ram_reg_0_1),
        .I5(ram_reg_0_2),
        .O(\ap_CS_fsm_reg[5]_1 ));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    ram_reg_0_i_44__0
       (.I0(grp_pointwise_conv2d_fix_3_fu_488_input_r_address0[8]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(ram_reg_0_5[7]),
        .I4(Q[1]),
        .I5(ram_reg_0_6[7]),
        .O(add_ln39_1_reg_1636_reg_7));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFAAAE)) 
    ram_reg_0_i_45
       (.I0(ram_reg_0_i_141_n_5),
        .I1(ram_reg_0[0]),
        .I2(Q[0]),
        .I3(ram_reg_0_0),
        .I4(ram_reg_0_1),
        .I5(ram_reg_0_2),
        .O(\ap_CS_fsm_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    ram_reg_0_i_48
       (.I0(grp_pointwise_conv2d_fix_3_fu_488_input_r_address0[7]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(ram_reg_0_5[6]),
        .I4(Q[1]),
        .I5(ram_reg_0_6[6]),
        .O(add_ln39_1_reg_1636_reg_6));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    ram_reg_0_i_52
       (.I0(grp_pointwise_conv2d_fix_3_fu_488_input_r_address0[6]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(ram_reg_0_5[5]),
        .I4(Q[1]),
        .I5(ram_reg_0_6[5]),
        .O(add_ln39_1_reg_1636_reg_5));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    ram_reg_0_i_58
       (.I0(grp_pointwise_conv2d_fix_3_fu_488_output_r_address0[8]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(ram_reg_0_i_45_0[5]),
        .I4(Q[1]),
        .I5(ram_reg_0_i_45_1[5]),
        .O(\add_ln47_1_reg_1687_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    ram_reg_0_i_60
       (.I0(grp_pointwise_conv2d_fix_3_fu_488_input_r_address0[4]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(ram_reg_0_5[4]),
        .I4(Q[1]),
        .I5(ram_reg_0_6[4]),
        .O(add_ln39_1_reg_1636_reg_4));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    ram_reg_0_i_62
       (.I0(grp_pointwise_conv2d_fix_3_fu_488_output_r_address0[7]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(ram_reg_0_i_45_0[4]),
        .I4(Q[1]),
        .I5(ram_reg_0_i_45_1[4]),
        .O(\add_ln47_1_reg_1687_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    ram_reg_0_i_64
       (.I0(grp_pointwise_conv2d_fix_3_fu_488_input_r_address0[3]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(ram_reg_0_5[3]),
        .I4(Q[1]),
        .I5(ram_reg_0_6[3]),
        .O(add_ln39_1_reg_1636_reg_3));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    ram_reg_0_i_66
       (.I0(grp_pointwise_conv2d_fix_3_fu_488_output_r_address0[6]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(ram_reg_0_i_45_0[3]),
        .I4(Q[1]),
        .I5(ram_reg_0_i_45_1[3]),
        .O(\add_ln47_1_reg_1687_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    ram_reg_0_i_68
       (.I0(grp_pointwise_conv2d_fix_3_fu_488_input_r_address0[2]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(ram_reg_0_5[2]),
        .I4(Q[1]),
        .I5(ram_reg_0_6[2]),
        .O(add_ln39_1_reg_1636_reg_2));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    ram_reg_0_i_70
       (.I0(grp_pointwise_conv2d_fix_3_fu_488_output_r_address0[5]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(ram_reg_0_i_45_0[2]),
        .I4(Q[1]),
        .I5(ram_reg_0_i_45_1[2]),
        .O(\add_ln47_1_reg_1687_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    ram_reg_0_i_72
       (.I0(grp_pointwise_conv2d_fix_3_fu_488_input_r_address0[1]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(ram_reg_0_5[1]),
        .I4(Q[1]),
        .I5(ram_reg_0_6[1]),
        .O(add_ln39_1_reg_1636_reg_1));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    ram_reg_0_i_76
       (.I0(grp_pointwise_conv2d_fix_3_fu_488_input_r_address0[0]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(ram_reg_0_5[0]),
        .I4(Q[1]),
        .I5(ram_reg_0_6[0]),
        .O(add_ln39_1_reg_1636_reg_0));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    ram_reg_0_i_78__0
       (.I0(grp_pointwise_conv2d_fix_3_fu_488_output_r_address0[3]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(ram_reg_0_i_45_0[1]),
        .I4(Q[1]),
        .I5(ram_reg_0_i_45_1[1]),
        .O(\add_ln47_1_reg_1687_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    ram_reg_0_i_90
       (.I0(grp_pointwise_conv2d_fix_3_fu_488_output_r_address0[0]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(ram_reg_0_i_45_0[0]),
        .I4(Q[1]),
        .I5(ram_reg_0_i_45_1[0]),
        .O(\add_ln47_1_reg_1687_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h0000FDFF)) 
    ram_reg_1_i_5
       (.I0(buffer_reg_1680[2]),
        .I1(\buffer_reg_1680_reg[21]_0 [5]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(ram_reg_1),
        .O(\buffer_reg_1680_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h0000FDFF)) 
    ram_reg_2_i_6
       (.I0(buffer_reg_1680[4]),
        .I1(\buffer_reg_1680_reg[21]_0 [5]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(ram_reg_2),
        .O(\buffer_reg_1680_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h0000FDFF)) 
    ram_reg_3_i_3
       (.I0(buffer_reg_1680[7]),
        .I1(\buffer_reg_1680_reg[21]_0 [5]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(ram_reg_3),
        .O(\buffer_reg_1680_reg[7]_0 ));
  LUT5 #(
    .INIT(32'h0000FDFF)) 
    ram_reg_3_i_5
       (.I0(buffer_reg_1680[6]),
        .I1(\buffer_reg_1680_reg[21]_0 [5]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(ram_reg_3_0),
        .O(\buffer_reg_1680_reg[6]_0 ));
  LUT5 #(
    .INIT(32'h0000FDFF)) 
    ram_reg_4_i_3
       (.I0(buffer_reg_1680[9]),
        .I1(\buffer_reg_1680_reg[21]_0 [5]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(ram_reg_4),
        .O(\buffer_reg_1680_reg[9]_0 ));
  LUT5 #(
    .INIT(32'h0000FDFF)) 
    ram_reg_4_i_5
       (.I0(buffer_reg_1680[8]),
        .I1(\buffer_reg_1680_reg[21]_0 [5]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(ram_reg_4_0),
        .O(\buffer_reg_1680_reg[8]_0 ));
  LUT5 #(
    .INIT(32'h0000FDFF)) 
    ram_reg_5_i_6
       (.I0(buffer_reg_1680[10]),
        .I1(\buffer_reg_1680_reg[21]_0 [5]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(ram_reg_5),
        .O(\buffer_reg_1680_reg[10]_0 ));
  LUT5 #(
    .INIT(32'h0000FDFF)) 
    ram_reg_6_i_5
       (.I0(buffer_reg_1680[12]),
        .I1(\buffer_reg_1680_reg[21]_0 [5]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(ram_reg_6),
        .O(\buffer_reg_1680_reg[12]_0 ));
  LUT5 #(
    .INIT(32'h0000FDFF)) 
    ram_reg_7_i_6
       (.I0(buffer_reg_1680[14]),
        .I1(\buffer_reg_1680_reg[21]_0 [5]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(ram_reg_7),
        .O(\buffer_reg_1680_reg[14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln32_4_reg_1607[1]_i_1 
       (.I0(sub_ln39_2_reg_1586_reg[0]),
        .I1(icmp_ln33_reg_1576),
        .I2(sub_ln39_reg_1561[1]),
        .O(select_ln32_4_fu_1146_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln32_4_reg_1607[2]_i_1 
       (.I0(sub_ln39_2_reg_1586_reg[1]),
        .I1(icmp_ln33_reg_1576),
        .I2(sub_ln39_reg_1561[2]),
        .O(select_ln32_4_fu_1146_p3[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln32_4_reg_1607[3]_i_1 
       (.I0(sub_ln39_2_reg_1586_reg[2]),
        .I1(icmp_ln33_reg_1576),
        .I2(sub_ln39_reg_1561[3]),
        .O(select_ln32_4_fu_1146_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln32_4_reg_1607[4]_i_1 
       (.I0(sub_ln39_2_reg_1586_reg[3]),
        .I1(icmp_ln33_reg_1576),
        .I2(sub_ln39_reg_1561[4]),
        .O(select_ln32_4_fu_1146_p3[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln32_4_reg_1607[5]_i_1 
       (.I0(sub_ln39_2_reg_1586_reg[4]),
        .I1(icmp_ln33_reg_1576),
        .I2(sub_ln39_reg_1561[5]),
        .O(select_ln32_4_fu_1146_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln32_4_reg_1607[6]_i_1 
       (.I0(sub_ln39_2_reg_1586_reg[5]),
        .I1(icmp_ln33_reg_1576),
        .I2(sub_ln39_reg_1561[6]),
        .O(select_ln32_4_fu_1146_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln32_4_reg_1607[7]_i_1 
       (.I0(sub_ln39_2_reg_1586_reg[6]),
        .I1(icmp_ln33_reg_1576),
        .I2(sub_ln39_reg_1561[7]),
        .O(select_ln32_4_fu_1146_p3[7]));
  FDRE \select_ln32_4_reg_1607_reg[1] 
       (.C(ap_clk),
        .CE(add_ln39_4_reg_16310),
        .D(select_ln32_4_fu_1146_p3[1]),
        .Q(select_ln32_4_reg_1607_reg[0]),
        .R(1'b0));
  FDRE \select_ln32_4_reg_1607_reg[2] 
       (.C(ap_clk),
        .CE(add_ln39_4_reg_16310),
        .D(select_ln32_4_fu_1146_p3[2]),
        .Q(select_ln32_4_reg_1607_reg[1]),
        .R(1'b0));
  FDRE \select_ln32_4_reg_1607_reg[3] 
       (.C(ap_clk),
        .CE(add_ln39_4_reg_16310),
        .D(select_ln32_4_fu_1146_p3[3]),
        .Q(select_ln32_4_reg_1607_reg[2]),
        .R(1'b0));
  FDRE \select_ln32_4_reg_1607_reg[4] 
       (.C(ap_clk),
        .CE(add_ln39_4_reg_16310),
        .D(select_ln32_4_fu_1146_p3[4]),
        .Q(select_ln32_4_reg_1607_reg[3]),
        .R(1'b0));
  FDRE \select_ln32_4_reg_1607_reg[5] 
       (.C(ap_clk),
        .CE(add_ln39_4_reg_16310),
        .D(select_ln32_4_fu_1146_p3[5]),
        .Q(select_ln32_4_reg_1607_reg[4]),
        .R(1'b0));
  FDRE \select_ln32_4_reg_1607_reg[6] 
       (.C(ap_clk),
        .CE(add_ln39_4_reg_16310),
        .D(select_ln32_4_fu_1146_p3[6]),
        .Q(select_ln32_4_reg_1607_reg[5]),
        .R(1'b0));
  FDRE \select_ln32_4_reg_1607_reg[7] 
       (.C(ap_clk),
        .CE(add_ln39_4_reg_16310),
        .D(select_ln32_4_fu_1146_p3[7]),
        .Q(select_ln32_4_reg_1607_reg[6]),
        .R(1'b0));
  FDRE \select_ln32_4_reg_1607_reg[8] 
       (.C(ap_clk),
        .CE(add_ln39_4_reg_16310),
        .D(1'b0),
        .Q(select_ln32_4_reg_1607_reg[7]),
        .R(1'b0));
  FDRE \select_ln36_4_reg_1618_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln36_4_reg_1618_reg[0]),
        .Q(select_ln36_4_reg_1618_pp1_iter2_reg[0]),
        .R(1'b0));
  FDRE \select_ln36_4_reg_1618_pp1_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln36_4_reg_1618_reg[1]),
        .Q(select_ln36_4_reg_1618_pp1_iter2_reg[1]),
        .R(1'b0));
  FDRE \select_ln36_4_reg_1618_pp1_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln36_4_reg_1618_reg[2]),
        .Q(select_ln36_4_reg_1618_pp1_iter2_reg[2]),
        .R(1'b0));
  FDRE \select_ln36_4_reg_1618_pp1_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln36_4_reg_1618_reg[3]),
        .Q(select_ln36_4_reg_1618_pp1_iter2_reg[3]),
        .R(1'b0));
  FDRE \select_ln36_4_reg_1618_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln36_4_reg_1618_pp1_iter2_reg[0]),
        .Q(\select_ln36_4_reg_1618_pp1_iter3_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \select_ln36_4_reg_1618_pp1_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln36_4_reg_1618_pp1_iter2_reg[1]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \select_ln36_4_reg_1618_pp1_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln36_4_reg_1618_pp1_iter2_reg[2]),
        .Q(p_2_in),
        .R(1'b0));
  FDRE \select_ln36_4_reg_1618_pp1_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln36_4_reg_1618_pp1_iter2_reg[3]),
        .Q(\select_ln36_4_reg_1618_pp1_iter3_reg_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \select_ln36_4_reg_1618_reg[0] 
       (.C(ap_clk),
        .CE(add_ln39_4_reg_16310),
        .D(\in_d_0_reg_576[0]_i_1_n_5 ),
        .Q(select_ln36_4_reg_1618_reg[0]),
        .R(select_ln36_4_reg_1618));
  FDRE \select_ln36_4_reg_1618_reg[1] 
       (.C(ap_clk),
        .CE(add_ln39_4_reg_16310),
        .D(ap_phi_mux_in_d_0_phi_fu_580_p4),
        .Q(select_ln36_4_reg_1618_reg[1]),
        .R(select_ln36_4_reg_1618));
  FDRE \select_ln36_4_reg_1618_reg[2] 
       (.C(ap_clk),
        .CE(add_ln39_4_reg_16310),
        .D(\in_d_0_reg_576[2]_i_1_n_5 ),
        .Q(select_ln36_4_reg_1618_reg[2]),
        .R(select_ln36_4_reg_1618));
  FDRE \select_ln36_4_reg_1618_reg[3] 
       (.C(ap_clk),
        .CE(add_ln39_4_reg_16310),
        .D(\in_d_0_reg_576[3]_i_1_n_5 ),
        .Q(select_ln36_4_reg_1618_reg[3]),
        .R(select_ln36_4_reg_1618));
  LUT6 #(
    .INIT(64'h99999A99AAAA9AAA)) 
    \select_ln36_5_reg_1625[0]_i_1 
       (.I0(p_0_in13_out),
        .I1(icmp_ln33_reg_1576),
        .I2(select_ln36_5_reg_1625[0]),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .I5(out_w_0_reg_555[0]),
        .O(select_ln36_5_fu_1191_p3[0]));
  LUT6 #(
    .INIT(64'h8788878787888888)) 
    \select_ln36_5_reg_1625[1]_i_1 
       (.I0(p_0_in13_out),
        .I1(select_ln32_fu_1139_p3[0]),
        .I2(icmp_ln33_reg_1576),
        .I3(select_ln36_5_reg_1625[1]),
        .I4(add_ln39_1_reg_1636_reg_i_1_n_5),
        .I5(out_w_0_reg_555[1]),
        .O(select_ln36_5_fu_1191_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    \select_ln36_5_reg_1625[1]_i_2 
       (.I0(out_w_0_reg_555[0]),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(select_ln36_5_reg_1625[0]),
        .I4(icmp_ln33_reg_1576),
        .O(select_ln32_fu_1139_p3[0]));
  LUT6 #(
    .INIT(64'h6666656655556555)) 
    \select_ln36_5_reg_1625[2]_i_1 
       (.I0(\select_ln36_5_reg_1625[3]_i_4_n_5 ),
        .I1(icmp_ln33_reg_1576),
        .I2(select_ln36_5_reg_1625[2]),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .I5(out_w_0_reg_555[2]),
        .O(select_ln36_5_fu_1191_p3[2]));
  LUT3 #(
    .INIT(8'h40)) 
    \select_ln36_5_reg_1625[3]_i_1 
       (.I0(icmp_ln31_reg_1567),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .O(select_ln36_5_reg_16250));
  LUT6 #(
    .INIT(64'h2D222D2D2D222222)) 
    \select_ln36_5_reg_1625[3]_i_2 
       (.I0(select_ln32_fu_1139_p3[2]),
        .I1(\select_ln36_5_reg_1625[3]_i_4_n_5 ),
        .I2(icmp_ln33_reg_1576),
        .I3(select_ln36_5_reg_1625[3]),
        .I4(add_ln39_1_reg_1636_reg_i_1_n_5),
        .I5(out_w_0_reg_555[3]),
        .O(select_ln36_5_fu_1191_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    \select_ln36_5_reg_1625[3]_i_3 
       (.I0(out_w_0_reg_555[2]),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(select_ln36_5_reg_1625[2]),
        .I4(icmp_ln33_reg_1576),
        .O(select_ln32_fu_1139_p3[2]));
  LUT6 #(
    .INIT(64'hFFFF57F7FFFFFFFF)) 
    \select_ln36_5_reg_1625[3]_i_4 
       (.I0(select_ln32_fu_1139_p3[0]),
        .I1(out_w_0_reg_555[1]),
        .I2(add_ln39_1_reg_1636_reg_i_1_n_5),
        .I3(select_ln36_5_reg_1625[1]),
        .I4(icmp_ln33_reg_1576),
        .I5(p_0_in13_out),
        .O(\select_ln36_5_reg_1625[3]_i_4_n_5 ));
  FDRE \select_ln36_5_reg_1625_reg[0] 
       (.C(ap_clk),
        .CE(select_ln36_5_reg_16250),
        .D(select_ln36_5_fu_1191_p3[0]),
        .Q(select_ln36_5_reg_1625[0]),
        .R(1'b0));
  FDRE \select_ln36_5_reg_1625_reg[1] 
       (.C(ap_clk),
        .CE(select_ln36_5_reg_16250),
        .D(select_ln36_5_fu_1191_p3[1]),
        .Q(select_ln36_5_reg_1625[1]),
        .R(1'b0));
  FDRE \select_ln36_5_reg_1625_reg[2] 
       (.C(ap_clk),
        .CE(select_ln36_5_reg_16250),
        .D(select_ln36_5_fu_1191_p3[2]),
        .Q(select_ln36_5_reg_1625[2]),
        .R(1'b0));
  FDRE \select_ln36_5_reg_1625_reg[3] 
       (.C(ap_clk),
        .CE(select_ln36_5_reg_16250),
        .D(select_ln36_5_fu_1191_p3[3]),
        .Q(select_ln36_5_reg_1625[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT4 #(
    .INIT(16'h06D4)) 
    \sext_ln34_reg_1535[0]_i_1 
       (.I0(\out_d_0_reg_488_reg_n_5_[2] ),
        .I1(\out_d_0_reg_488_reg_n_5_[0] ),
        .I2(\out_d_0_reg_488_reg_n_5_[3] ),
        .I3(\out_d_0_reg_488_reg_n_5_[1] ),
        .O(mux_4_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT4 #(
    .INIT(16'h1310)) 
    \sext_ln34_reg_1535[10]_i_1 
       (.I0(\out_d_0_reg_488_reg_n_5_[1] ),
        .I1(\out_d_0_reg_488_reg_n_5_[0] ),
        .I2(\out_d_0_reg_488_reg_n_5_[3] ),
        .I3(\out_d_0_reg_488_reg_n_5_[2] ),
        .O(mux_4_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT4 #(
    .INIT(16'h820E)) 
    \sext_ln34_reg_1535[11]_i_1 
       (.I0(\out_d_0_reg_488_reg_n_5_[2] ),
        .I1(\out_d_0_reg_488_reg_n_5_[3] ),
        .I2(\out_d_0_reg_488_reg_n_5_[0] ),
        .I3(\out_d_0_reg_488_reg_n_5_[1] ),
        .O(mux_4_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'h8374)) 
    \sext_ln34_reg_1535[12]_i_1 
       (.I0(\out_d_0_reg_488_reg_n_5_[1] ),
        .I1(\out_d_0_reg_488_reg_n_5_[0] ),
        .I2(\out_d_0_reg_488_reg_n_5_[3] ),
        .I3(\out_d_0_reg_488_reg_n_5_[2] ),
        .O(mux_4_0[12]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA8AAAA)) 
    \sext_ln34_reg_1535[15]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_0_reg_488_reg_n_5_[0] ),
        .I2(\out_d_0_reg_488_reg_n_5_[3] ),
        .I3(\out_d_0_reg_488_reg_n_5_[2] ),
        .I4(\out_d_0_reg_488_reg_n_5_[4] ),
        .I5(\out_d_0_reg_488_reg_n_5_[1] ),
        .O(ap_enable_reg_pp0_iter00));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT4 #(
    .INIT(16'h8726)) 
    \sext_ln34_reg_1535[15]_i_2 
       (.I0(\out_d_0_reg_488_reg_n_5_[2] ),
        .I1(\out_d_0_reg_488_reg_n_5_[0] ),
        .I2(\out_d_0_reg_488_reg_n_5_[1] ),
        .I3(\out_d_0_reg_488_reg_n_5_[3] ),
        .O(mux_4_0[15]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT4 #(
    .INIT(16'hB90D)) 
    \sext_ln34_reg_1535[1]_i_1 
       (.I0(\out_d_0_reg_488_reg_n_5_[2] ),
        .I1(\out_d_0_reg_488_reg_n_5_[1] ),
        .I2(\out_d_0_reg_488_reg_n_5_[3] ),
        .I3(\out_d_0_reg_488_reg_n_5_[0] ),
        .O(mux_4_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT4 #(
    .INIT(16'h3503)) 
    \sext_ln34_reg_1535[2]_i_1 
       (.I0(\out_d_0_reg_488_reg_n_5_[1] ),
        .I1(\out_d_0_reg_488_reg_n_5_[0] ),
        .I2(\out_d_0_reg_488_reg_n_5_[2] ),
        .I3(\out_d_0_reg_488_reg_n_5_[3] ),
        .O(mux_4_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT4 #(
    .INIT(16'h0A87)) 
    \sext_ln34_reg_1535[3]_i_1 
       (.I0(\out_d_0_reg_488_reg_n_5_[2] ),
        .I1(\out_d_0_reg_488_reg_n_5_[3] ),
        .I2(\out_d_0_reg_488_reg_n_5_[0] ),
        .I3(\out_d_0_reg_488_reg_n_5_[1] ),
        .O(mux_4_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'h35C0)) 
    \sext_ln34_reg_1535[4]_i_1 
       (.I0(\out_d_0_reg_488_reg_n_5_[0] ),
        .I1(\out_d_0_reg_488_reg_n_5_[1] ),
        .I2(\out_d_0_reg_488_reg_n_5_[2] ),
        .I3(\out_d_0_reg_488_reg_n_5_[3] ),
        .O(mux_4_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT4 #(
    .INIT(16'hC038)) 
    \sext_ln34_reg_1535[5]_i_1 
       (.I0(\out_d_0_reg_488_reg_n_5_[1] ),
        .I1(\out_d_0_reg_488_reg_n_5_[2] ),
        .I2(\out_d_0_reg_488_reg_n_5_[3] ),
        .I3(\out_d_0_reg_488_reg_n_5_[0] ),
        .O(mux_4_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT4 #(
    .INIT(16'hB630)) 
    \sext_ln34_reg_1535[6]_i_1 
       (.I0(\out_d_0_reg_488_reg_n_5_[1] ),
        .I1(\out_d_0_reg_488_reg_n_5_[0] ),
        .I2(\out_d_0_reg_488_reg_n_5_[2] ),
        .I3(\out_d_0_reg_488_reg_n_5_[3] ),
        .O(mux_4_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'h17C4)) 
    \sext_ln34_reg_1535[7]_i_1 
       (.I0(\out_d_0_reg_488_reg_n_5_[0] ),
        .I1(\out_d_0_reg_488_reg_n_5_[2] ),
        .I2(\out_d_0_reg_488_reg_n_5_[1] ),
        .I3(\out_d_0_reg_488_reg_n_5_[3] ),
        .O(mux_4_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT4 #(
    .INIT(16'h213A)) 
    \sext_ln34_reg_1535[8]_i_1 
       (.I0(\out_d_0_reg_488_reg_n_5_[2] ),
        .I1(\out_d_0_reg_488_reg_n_5_[3] ),
        .I2(\out_d_0_reg_488_reg_n_5_[1] ),
        .I3(\out_d_0_reg_488_reg_n_5_[0] ),
        .O(mux_4_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'h0354)) 
    \sext_ln34_reg_1535[9]_i_1 
       (.I0(\out_d_0_reg_488_reg_n_5_[1] ),
        .I1(\out_d_0_reg_488_reg_n_5_[0] ),
        .I2(\out_d_0_reg_488_reg_n_5_[3] ),
        .I3(\out_d_0_reg_488_reg_n_5_[2] ),
        .O(mux_4_0[9]));
  FDRE \sext_ln34_reg_1535_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(mux_4_0[0]),
        .Q(sext_ln34_reg_1535[0]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1535_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(mux_4_0[10]),
        .Q(sext_ln34_reg_1535[10]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1535_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(mux_4_0[11]),
        .Q(sext_ln34_reg_1535[11]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1535_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(mux_4_0[12]),
        .Q(sext_ln34_reg_1535[12]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1535_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(mux_4_0[15]),
        .Q(sext_ln34_reg_1535[15]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1535_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(mux_4_0[1]),
        .Q(sext_ln34_reg_1535[1]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1535_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(mux_4_0[2]),
        .Q(sext_ln34_reg_1535[2]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1535_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(mux_4_0[3]),
        .Q(sext_ln34_reg_1535[3]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1535_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(mux_4_0[4]),
        .Q(sext_ln34_reg_1535[4]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1535_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(mux_4_0[5]),
        .Q(sext_ln34_reg_1535[5]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1535_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(mux_4_0[6]),
        .Q(sext_ln34_reg_1535[6]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1535_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(mux_4_0[7]),
        .Q(sext_ln34_reg_1535[7]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1535_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(mux_4_0[8]),
        .Q(sext_ln34_reg_1535[8]),
        .R(1'b0));
  FDRE \sext_ln34_reg_1535_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(mux_4_0[9]),
        .Q(sext_ln34_reg_1535[9]),
        .R(1'b0));
  FDRE \shl_ln_reg_1542_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(\out_d_0_reg_488_reg_n_5_[0] ),
        .Q(shl_ln_reg_1542[3]),
        .R(1'b0));
  FDRE \shl_ln_reg_1542_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(\out_d_0_reg_488_reg_n_5_[1] ),
        .Q(shl_ln_reg_1542[4]),
        .R(1'b0));
  FDRE \shl_ln_reg_1542_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(\out_d_0_reg_488_reg_n_5_[2] ),
        .Q(shl_ln_reg_1542[5]),
        .R(1'b0));
  FDRE \shl_ln_reg_1542_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(\out_d_0_reg_488_reg_n_5_[3] ),
        .Q(shl_ln_reg_1542[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln39_2_reg_1586[1]_i_1 
       (.I0(out_h_0_reg_533_reg),
        .O(\sub_ln39_2_reg_1586[1]_i_1_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln39_2_reg_1586[2]_i_1 
       (.I0(out_h_0_reg_533_reg__0[1]),
        .O(sub_ln39_2_fu_1102_p2[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln39_2_reg_1586[3]_i_1 
       (.I0(out_h_0_reg_533_reg__0[2]),
        .O(sub_ln39_2_fu_1102_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln39_2_reg_1586[4]_i_1 
       (.I0(out_h_0_reg_533_reg__0[3]),
        .I1(out_h_0_reg_533_reg),
        .O(sub_ln39_2_fu_1102_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'h1A9A)) 
    \sub_ln39_2_reg_1586[5]_i_1 
       (.I0(out_h_0_reg_533_reg__0[1]),
        .I1(out_h_0_reg_533_reg),
        .I2(out_h_0_reg_533_reg__0[3]),
        .I3(out_h_0_reg_533_reg__0[2]),
        .O(sub_ln39_2_fu_1102_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'h7D02)) 
    \sub_ln39_2_reg_1586[6]_i_1 
       (.I0(out_h_0_reg_533_reg__0[3]),
        .I1(out_h_0_reg_533_reg),
        .I2(out_h_0_reg_533_reg__0[1]),
        .I3(out_h_0_reg_533_reg__0[2]),
        .O(sub_ln39_2_fu_1102_p2[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln39_2_reg_1586[7]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(icmp_ln31_fu_1054_p2),
        .O(icmp_ln33_reg_15760));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'h2AA8)) 
    \sub_ln39_2_reg_1586[7]_i_2 
       (.I0(out_h_0_reg_533_reg__0[3]),
        .I1(out_h_0_reg_533_reg),
        .I2(out_h_0_reg_533_reg__0[1]),
        .I3(out_h_0_reg_533_reg__0[2]),
        .O(sub_ln39_2_fu_1102_p2[7]));
  FDRE \sub_ln39_2_reg_1586_pp1_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(sub_ln39_2_reg_1586_reg[0]),
        .Q(sub_ln39_2_reg_1586_pp1_iter1_reg_reg[0]),
        .R(1'b0));
  FDRE \sub_ln39_2_reg_1586_pp1_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(sub_ln39_2_reg_1586_reg[1]),
        .Q(sub_ln39_2_reg_1586_pp1_iter1_reg_reg[1]),
        .R(1'b0));
  FDRE \sub_ln39_2_reg_1586_pp1_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(sub_ln39_2_reg_1586_reg[2]),
        .Q(sub_ln39_2_reg_1586_pp1_iter1_reg_reg[2]),
        .R(1'b0));
  FDRE \sub_ln39_2_reg_1586_pp1_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(sub_ln39_2_reg_1586_reg[3]),
        .Q(sub_ln39_2_reg_1586_pp1_iter1_reg_reg[3]),
        .R(1'b0));
  FDRE \sub_ln39_2_reg_1586_pp1_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(sub_ln39_2_reg_1586_reg[4]),
        .Q(sub_ln39_2_reg_1586_pp1_iter1_reg_reg[4]),
        .R(1'b0));
  FDRE \sub_ln39_2_reg_1586_pp1_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(sub_ln39_2_reg_1586_reg[5]),
        .Q(sub_ln39_2_reg_1586_pp1_iter1_reg_reg[5]),
        .R(1'b0));
  FDRE \sub_ln39_2_reg_1586_pp1_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(sub_ln39_2_reg_1586_reg[6]),
        .Q(sub_ln39_2_reg_1586_pp1_iter1_reg_reg[6]),
        .R(1'b0));
  FDRE \sub_ln39_2_reg_1586_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln33_reg_15760),
        .D(\sub_ln39_2_reg_1586[1]_i_1_n_5 ),
        .Q(sub_ln39_2_reg_1586_reg[0]),
        .R(1'b0));
  FDRE \sub_ln39_2_reg_1586_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln33_reg_15760),
        .D(sub_ln39_2_fu_1102_p2[2]),
        .Q(sub_ln39_2_reg_1586_reg[1]),
        .R(1'b0));
  FDRE \sub_ln39_2_reg_1586_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln33_reg_15760),
        .D(sub_ln39_2_fu_1102_p2[3]),
        .Q(sub_ln39_2_reg_1586_reg[2]),
        .R(1'b0));
  FDRE \sub_ln39_2_reg_1586_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln33_reg_15760),
        .D(sub_ln39_2_fu_1102_p2[4]),
        .Q(sub_ln39_2_reg_1586_reg[3]),
        .R(1'b0));
  FDRE \sub_ln39_2_reg_1586_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln33_reg_15760),
        .D(sub_ln39_2_fu_1102_p2[5]),
        .Q(sub_ln39_2_reg_1586_reg[4]),
        .R(1'b0));
  FDRE \sub_ln39_2_reg_1586_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln33_reg_15760),
        .D(sub_ln39_2_fu_1102_p2[6]),
        .Q(sub_ln39_2_reg_1586_reg[5]),
        .R(1'b0));
  FDRE \sub_ln39_2_reg_1586_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln33_reg_15760),
        .D(sub_ln39_2_fu_1102_p2[7]),
        .Q(sub_ln39_2_reg_1586_reg[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln39_reg_1561[2]_i_1 
       (.I0(out_h_0_reg_533_reg__0[1]),
        .I1(out_h_0_reg_533_reg),
        .O(sub_ln39_fu_1048_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \sub_ln39_reg_1561[3]_i_1 
       (.I0(out_h_0_reg_533_reg),
        .I1(out_h_0_reg_533_reg__0[1]),
        .I2(out_h_0_reg_533_reg__0[2]),
        .O(sub_ln39_fu_1048_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'hF10E)) 
    \sub_ln39_reg_1561[4]_i_1 
       (.I0(out_h_0_reg_533_reg__0[2]),
        .I1(out_h_0_reg_533_reg__0[1]),
        .I2(out_h_0_reg_533_reg),
        .I3(out_h_0_reg_533_reg__0[3]),
        .O(sub_ln39_fu_1048_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'h55A4)) 
    \sub_ln39_reg_1561[5]_i_1 
       (.I0(out_h_0_reg_533_reg__0[1]),
        .I1(out_h_0_reg_533_reg__0[2]),
        .I2(out_h_0_reg_533_reg),
        .I3(out_h_0_reg_533_reg__0[3]),
        .O(sub_ln39_fu_1048_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'h99A8)) 
    \sub_ln39_reg_1561[6]_i_1 
       (.I0(out_h_0_reg_533_reg__0[2]),
        .I1(out_h_0_reg_533_reg__0[1]),
        .I2(out_h_0_reg_533_reg),
        .I3(out_h_0_reg_533_reg__0[3]),
        .O(sub_ln39_fu_1048_p2[6]));
  LUT3 #(
    .INIT(8'hE0)) 
    \sub_ln39_reg_1561[7]_i_1 
       (.I0(out_h_0_reg_533_reg__0[2]),
        .I1(out_h_0_reg_533_reg__0[1]),
        .I2(out_h_0_reg_533_reg__0[3]),
        .O(sub_ln39_fu_1048_p2[7]));
  FDRE \sub_ln39_reg_1561_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(out_h_0_reg_533_reg),
        .Q(sub_ln39_reg_1561[1]),
        .R(1'b0));
  FDRE \sub_ln39_reg_1561_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(sub_ln39_fu_1048_p2[2]),
        .Q(sub_ln39_reg_1561[2]),
        .R(1'b0));
  FDRE \sub_ln39_reg_1561_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(sub_ln39_fu_1048_p2[3]),
        .Q(sub_ln39_reg_1561[3]),
        .R(1'b0));
  FDRE \sub_ln39_reg_1561_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(sub_ln39_fu_1048_p2[4]),
        .Q(sub_ln39_reg_1561[4]),
        .R(1'b0));
  FDRE \sub_ln39_reg_1561_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(sub_ln39_fu_1048_p2[5]),
        .Q(sub_ln39_reg_1561[5]),
        .R(1'b0));
  FDRE \sub_ln39_reg_1561_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(sub_ln39_fu_1048_p2[6]),
        .Q(sub_ln39_reg_1561[6]),
        .R(1'b0));
  FDRE \sub_ln39_reg_1561_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp1_stage0),
        .D(sub_ln39_fu_1048_p2[7]),
        .Q(sub_ln39_reg_1561[7]),
        .R(1'b0));
  FDRE \tmp_reg_1665_reg[31] 
       (.C(ap_clk),
        .CE(network_mul_32s_16s_32_5_1_U113_n_5),
        .D(tmp_fu_1295_p18[31]),
        .Q(tmp_reg_1665),
        .R(1'b0));
  FDRE \zext_ln24_reg_1516_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_499[10]),
        .Q(\zext_ln24_reg_1516_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \zext_ln24_reg_1516_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_499[11]),
        .Q(\zext_ln24_reg_1516_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \zext_ln24_reg_1516_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_499[1]),
        .Q(\zext_ln24_reg_1516_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \zext_ln24_reg_1516_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_499[2]),
        .Q(\zext_ln24_reg_1516_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \zext_ln24_reg_1516_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_499[3]),
        .Q(\zext_ln24_reg_1516_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \zext_ln24_reg_1516_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_499[4]),
        .Q(\zext_ln24_reg_1516_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \zext_ln24_reg_1516_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_499[5]),
        .Q(\zext_ln24_reg_1516_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \zext_ln24_reg_1516_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_499[6]),
        .Q(\zext_ln24_reg_1516_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \zext_ln24_reg_1516_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_499[7]),
        .Q(\zext_ln24_reg_1516_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \zext_ln24_reg_1516_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_499[8]),
        .Q(\zext_ln24_reg_1516_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \zext_ln24_reg_1516_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_499[9]),
        .Q(\zext_ln24_reg_1516_reg_n_5_[9] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv2d_fix_4
   (grp_pointwise_conv2d_fix_4_fu_500_output_r_address0,
    input_r_ce0,
    \ap_CS_fsm_reg[39] ,
    output_r_ce0,
    SR,
    D,
    \ap_CS_fsm_reg[40] ,
    \ap_CS_fsm_reg[39]_0 ,
    \ap_CS_fsm_reg[39]_1 ,
    \ap_CS_fsm_reg[39]_2 ,
    \ap_CS_fsm_reg[39]_3 ,
    \ap_CS_fsm_reg[39]_4 ,
    \ap_CS_fsm_reg[39]_5 ,
    \ap_CS_fsm_reg[39]_6 ,
    \ap_CS_fsm_reg[39]_7 ,
    \ap_CS_fsm_reg[39]_8 ,
    \ap_CS_fsm_reg[39]_9 ,
    \ap_CS_fsm_reg[39]_10 ,
    \ap_CS_fsm_reg[39]_11 ,
    \ap_CS_fsm_reg[39]_12 ,
    \ap_CS_fsm_reg[39]_13 ,
    \ap_CS_fsm_reg[39]_14 ,
    \ap_CS_fsm_reg[39]_15 ,
    \ap_CS_fsm_reg[38] ,
    input_r_address0,
    ap_clk,
    ap_enable_reg_pp1_iter10_reg_0,
    ap_rst_n_inv,
    Q,
    ram_reg_2,
    ram_reg_2_0,
    ram_reg_2_1,
    grp_pointwise_conv2d_fix_4_fu_500_ap_start_reg,
    E,
    \ap_CS_fsm_reg[40]_0 ,
    icmp_ln173_fu_624_p2,
    ap_enable_reg_pp1_iter0,
    ap_rst_n,
    q0);
  output [10:0]grp_pointwise_conv2d_fix_4_fu_500_output_r_address0;
  output input_r_ce0;
  output \ap_CS_fsm_reg[39] ;
  output output_r_ce0;
  output [0:0]SR;
  output [1:0]D;
  output \ap_CS_fsm_reg[40] ;
  output \ap_CS_fsm_reg[39]_0 ;
  output \ap_CS_fsm_reg[39]_1 ;
  output \ap_CS_fsm_reg[39]_2 ;
  output \ap_CS_fsm_reg[39]_3 ;
  output \ap_CS_fsm_reg[39]_4 ;
  output \ap_CS_fsm_reg[39]_5 ;
  output \ap_CS_fsm_reg[39]_6 ;
  output \ap_CS_fsm_reg[39]_7 ;
  output \ap_CS_fsm_reg[39]_8 ;
  output \ap_CS_fsm_reg[39]_9 ;
  output \ap_CS_fsm_reg[39]_10 ;
  output \ap_CS_fsm_reg[39]_11 ;
  output \ap_CS_fsm_reg[39]_12 ;
  output \ap_CS_fsm_reg[39]_13 ;
  output \ap_CS_fsm_reg[39]_14 ;
  output \ap_CS_fsm_reg[39]_15 ;
  output \ap_CS_fsm_reg[38] ;
  output [13:0]input_r_address0;
  input ap_clk;
  input ap_enable_reg_pp1_iter10_reg_0;
  input ap_rst_n_inv;
  input [2:0]Q;
  input ram_reg_2;
  input ram_reg_2_0;
  input ram_reg_2_1;
  input grp_pointwise_conv2d_fix_4_fu_500_ap_start_reg;
  input [0:0]E;
  input \ap_CS_fsm_reg[40]_0 ;
  input icmp_ln173_fu_624_p2;
  input ap_enable_reg_pp1_iter0;
  input ap_rst_n;
  input [15:0]q0;

  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire add_ln39_1_reg_1029_reg_i_18_n_8;
  wire add_ln39_1_reg_1029_reg_i_19_n_5;
  wire add_ln39_1_reg_1029_reg_i_19_n_6;
  wire add_ln39_1_reg_1029_reg_i_19_n_7;
  wire add_ln39_1_reg_1029_reg_i_19_n_8;
  wire add_ln39_1_reg_1029_reg_i_1_n_5;
  wire add_ln39_1_reg_1029_reg_i_20_n_5;
  wire add_ln39_1_reg_1029_reg_i_20_n_6;
  wire add_ln39_1_reg_1029_reg_i_20_n_7;
  wire add_ln39_1_reg_1029_reg_i_20_n_8;
  wire add_ln39_1_reg_1029_reg_i_21_n_5;
  wire add_ln39_1_reg_1029_reg_i_22_n_5;
  wire add_ln39_1_reg_1029_reg_n_96;
  wire [9:2]add_ln39_2_fu_636_p2;
  wire [10:1]add_ln39_fu_514_p2;
  wire [10:0]add_ln39_reg_976;
  wire add_ln39_reg_9760;
  wire \add_ln39_reg_976[4]_i_2_n_5 ;
  wire \add_ln39_reg_976[4]_i_3_n_5 ;
  wire \add_ln39_reg_976[4]_i_4_n_5 ;
  wire \add_ln39_reg_976[4]_i_5_n_5 ;
  wire \add_ln39_reg_976[4]_i_6_n_5 ;
  wire \add_ln39_reg_976[8]_i_3_n_5 ;
  wire \add_ln39_reg_976[8]_i_4_n_5 ;
  wire \add_ln39_reg_976[8]_i_5_n_5 ;
  wire \add_ln39_reg_976_reg[4]_i_1_n_5 ;
  wire \add_ln39_reg_976_reg[4]_i_1_n_6 ;
  wire \add_ln39_reg_976_reg[4]_i_1_n_7 ;
  wire \add_ln39_reg_976_reg[4]_i_1_n_8 ;
  wire \add_ln39_reg_976_reg[8]_i_1_n_5 ;
  wire \add_ln39_reg_976_reg[8]_i_1_n_6 ;
  wire \add_ln39_reg_976_reg[8]_i_1_n_7 ;
  wire \add_ln39_reg_976_reg[8]_i_1_n_8 ;
  wire [10:2]add_ln47_fu_666_p2;
  wire [10:0]add_ln47_reg_1043;
  wire \add_ln47_reg_1043[5]_i_2_n_5 ;
  wire \add_ln47_reg_1043[5]_i_3_n_5 ;
  wire \add_ln47_reg_1043[5]_i_4_n_5 ;
  wire \add_ln47_reg_1043_pp1_iter9_reg_reg[0]_srl7_n_5 ;
  wire \add_ln47_reg_1043_pp1_iter9_reg_reg[10]_srl7_n_5 ;
  wire \add_ln47_reg_1043_pp1_iter9_reg_reg[1]_srl7_n_5 ;
  wire \add_ln47_reg_1043_pp1_iter9_reg_reg[2]_srl7_n_5 ;
  wire \add_ln47_reg_1043_pp1_iter9_reg_reg[3]_srl7_n_5 ;
  wire \add_ln47_reg_1043_pp1_iter9_reg_reg[4]_srl7_n_5 ;
  wire \add_ln47_reg_1043_pp1_iter9_reg_reg[5]_srl7_n_5 ;
  wire \add_ln47_reg_1043_pp1_iter9_reg_reg[6]_srl7_n_5 ;
  wire \add_ln47_reg_1043_pp1_iter9_reg_reg[7]_srl7_n_5 ;
  wire \add_ln47_reg_1043_pp1_iter9_reg_reg[8]_srl7_n_5 ;
  wire \add_ln47_reg_1043_pp1_iter9_reg_reg[9]_srl7_n_5 ;
  wire \add_ln47_reg_1043_reg[5]_i_1_n_5 ;
  wire \add_ln47_reg_1043_reg[5]_i_1_n_6 ;
  wire \add_ln47_reg_1043_reg[5]_i_1_n_7 ;
  wire \add_ln47_reg_1043_reg[5]_i_1_n_8 ;
  wire \add_ln47_reg_1043_reg[9]_i_1_n_5 ;
  wire \add_ln47_reg_1043_reg[9]_i_1_n_6 ;
  wire \add_ln47_reg_1043_reg[9]_i_1_n_7 ;
  wire \add_ln47_reg_1043_reg[9]_i_1_n_8 ;
  wire and_ln32_reg_992;
  wire \ap_CS_fsm[3]_i_2__2_n_5 ;
  wire ap_CS_fsm_pp1_stage0;
  wire \ap_CS_fsm_reg[38] ;
  wire \ap_CS_fsm_reg[39] ;
  wire \ap_CS_fsm_reg[39]_0 ;
  wire \ap_CS_fsm_reg[39]_1 ;
  wire \ap_CS_fsm_reg[39]_10 ;
  wire \ap_CS_fsm_reg[39]_11 ;
  wire \ap_CS_fsm_reg[39]_12 ;
  wire \ap_CS_fsm_reg[39]_13 ;
  wire \ap_CS_fsm_reg[39]_14 ;
  wire \ap_CS_fsm_reg[39]_15 ;
  wire \ap_CS_fsm_reg[39]_2 ;
  wire \ap_CS_fsm_reg[39]_3 ;
  wire \ap_CS_fsm_reg[39]_4 ;
  wire \ap_CS_fsm_reg[39]_5 ;
  wire \ap_CS_fsm_reg[39]_6 ;
  wire \ap_CS_fsm_reg[39]_7 ;
  wire \ap_CS_fsm_reg[39]_8 ;
  wire \ap_CS_fsm_reg[39]_9 ;
  wire \ap_CS_fsm_reg[40] ;
  wire \ap_CS_fsm_reg[40]_0 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire [4:1]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm117_out;
  wire ap_NS_fsm1_0;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_1;
  wire ap_enable_reg_pp1_iter0_i_1__2_n_5;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter10;
  wire ap_enable_reg_pp1_iter10_reg_0;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter2_i_1__2_n_5;
  wire ap_enable_reg_pp1_iter8_reg_srl5___grp_pointwise_conv2d_fix_1_fu_482_ap_enable_reg_pp1_iter8_reg_r_n_5;
  wire ap_enable_reg_pp1_iter9_reg_gate_n_5;
  wire ap_enable_reg_pp1_iter9_reg_grp_pointwise_conv2d_fix_1_fu_482_ap_enable_reg_pp1_iter9_reg_r_n_5;
  wire [22:0]ap_phi_mux_buffer_0_phi_fu_291_p4;
  wire [4:0]ap_phi_mux_in_d_0_phi_fu_303_p4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [22:0]buffer_0_reg_287;
  wire [22:0]buffer_fu_792_p2;
  wire [22:0]buffer_reg_1073;
  wire buffer_reg_10730;
  wire \buffer_reg_1073[11]_i_2_n_5 ;
  wire \buffer_reg_1073[11]_i_3_n_5 ;
  wire \buffer_reg_1073[11]_i_4_n_5 ;
  wire \buffer_reg_1073[11]_i_5_n_5 ;
  wire \buffer_reg_1073[15]_i_2_n_5 ;
  wire \buffer_reg_1073[15]_i_3_n_5 ;
  wire \buffer_reg_1073[15]_i_4_n_5 ;
  wire \buffer_reg_1073[15]_i_5_n_5 ;
  wire \buffer_reg_1073[19]_i_2_n_5 ;
  wire \buffer_reg_1073[19]_i_3_n_5 ;
  wire \buffer_reg_1073[19]_i_4_n_5 ;
  wire \buffer_reg_1073[19]_i_5_n_5 ;
  wire \buffer_reg_1073[19]_i_6_n_5 ;
  wire \buffer_reg_1073[19]_i_7_n_5 ;
  wire \buffer_reg_1073[22]_i_3_n_5 ;
  wire \buffer_reg_1073[22]_i_4_n_5 ;
  wire \buffer_reg_1073[22]_i_5_n_5 ;
  wire \buffer_reg_1073[22]_i_6_n_5 ;
  wire \buffer_reg_1073[22]_i_7_n_5 ;
  wire \buffer_reg_1073[22]_i_8_n_5 ;
  wire \buffer_reg_1073[3]_i_2_n_5 ;
  wire \buffer_reg_1073[3]_i_3_n_5 ;
  wire \buffer_reg_1073[3]_i_4_n_5 ;
  wire \buffer_reg_1073[3]_i_5_n_5 ;
  wire \buffer_reg_1073[7]_i_2_n_5 ;
  wire \buffer_reg_1073[7]_i_3_n_5 ;
  wire \buffer_reg_1073[7]_i_4_n_5 ;
  wire \buffer_reg_1073[7]_i_5_n_5 ;
  wire \buffer_reg_1073_reg[11]_i_1_n_5 ;
  wire \buffer_reg_1073_reg[11]_i_1_n_6 ;
  wire \buffer_reg_1073_reg[11]_i_1_n_7 ;
  wire \buffer_reg_1073_reg[11]_i_1_n_8 ;
  wire \buffer_reg_1073_reg[15]_i_1_n_5 ;
  wire \buffer_reg_1073_reg[15]_i_1_n_6 ;
  wire \buffer_reg_1073_reg[15]_i_1_n_7 ;
  wire \buffer_reg_1073_reg[15]_i_1_n_8 ;
  wire \buffer_reg_1073_reg[19]_i_1_n_5 ;
  wire \buffer_reg_1073_reg[19]_i_1_n_6 ;
  wire \buffer_reg_1073_reg[19]_i_1_n_7 ;
  wire \buffer_reg_1073_reg[19]_i_1_n_8 ;
  wire \buffer_reg_1073_reg[22]_i_2_n_7 ;
  wire \buffer_reg_1073_reg[22]_i_2_n_8 ;
  wire \buffer_reg_1073_reg[3]_i_1_n_5 ;
  wire \buffer_reg_1073_reg[3]_i_1_n_6 ;
  wire \buffer_reg_1073_reg[3]_i_1_n_7 ;
  wire \buffer_reg_1073_reg[3]_i_1_n_8 ;
  wire \buffer_reg_1073_reg[7]_i_1_n_5 ;
  wire \buffer_reg_1073_reg[7]_i_1_n_6 ;
  wire \buffer_reg_1073_reg[7]_i_1_n_7 ;
  wire \buffer_reg_1073_reg[7]_i_1_n_8 ;
  wire grp_pointwise_conv2d_fix_4_fu_500_ap_done;
  wire grp_pointwise_conv2d_fix_4_fu_500_ap_ready;
  wire grp_pointwise_conv2d_fix_4_fu_500_ap_start_reg;
  wire [10:0]grp_pointwise_conv2d_fix_4_fu_500_output_r_address0;
  wire [4:0]i_0_reg_232_reg;
  wire [4:0]i_fu_316_p2;
  wire icmp_ln173_fu_624_p2;
  wire icmp_ln31_fu_448_p2;
  wire icmp_ln31_reg_952;
  wire \icmp_ln31_reg_952[0]_i_1_n_5 ;
  wire icmp_ln31_reg_952_pp1_iter10_reg;
  wire icmp_ln31_reg_952_pp1_iter1_reg;
  wire \icmp_ln31_reg_952_pp1_iter1_reg[0]_i_1_n_5 ;
  wire icmp_ln31_reg_952_pp1_iter2_reg;
  wire icmp_ln31_reg_952_pp1_iter3_reg;
  wire \icmp_ln31_reg_952_pp1_iter7_reg_reg[0]_srl4_n_5 ;
  wire icmp_ln31_reg_952_pp1_iter8_reg;
  wire icmp_ln31_reg_952_pp1_iter9_reg;
  wire icmp_ln33_fu_460_p2;
  wire icmp_ln33_reg_961;
  wire \icmp_ln33_reg_961[0]_i_1_n_5 ;
  wire icmp_ln33_reg_961_pp1_iter1_reg;
  wire \icmp_ln33_reg_961_pp1_iter1_reg[0]_i_1_n_5 ;
  wire icmp_ln36_1_fu_660_p2;
  wire icmp_ln36_1_reg_1039;
  wire \icmp_ln36_1_reg_1039[0]_i_1_n_5 ;
  wire icmp_ln36_1_reg_1039_pp1_iter10_reg;
  wire \icmp_ln36_1_reg_1039_pp1_iter9_reg_reg[0]_srl7_n_5 ;
  wire [4:0]in_d_0_reg_299;
  wire \in_d_0_reg_299[4]_i_2_n_5 ;
  wire indvar_flatten18_reg_2430;
  wire \indvar_flatten18_reg_243[0]_i_4_n_5 ;
  wire \indvar_flatten18_reg_243[0]_i_5_n_5 ;
  wire \indvar_flatten18_reg_243[0]_i_6_n_5 ;
  wire [13:0]indvar_flatten18_reg_243_reg;
  wire \indvar_flatten18_reg_243_reg[0]_i_2_n_10 ;
  wire \indvar_flatten18_reg_243_reg[0]_i_2_n_11 ;
  wire \indvar_flatten18_reg_243_reg[0]_i_2_n_12 ;
  wire \indvar_flatten18_reg_243_reg[0]_i_2_n_5 ;
  wire \indvar_flatten18_reg_243_reg[0]_i_2_n_6 ;
  wire \indvar_flatten18_reg_243_reg[0]_i_2_n_7 ;
  wire \indvar_flatten18_reg_243_reg[0]_i_2_n_8 ;
  wire \indvar_flatten18_reg_243_reg[0]_i_2_n_9 ;
  wire \indvar_flatten18_reg_243_reg[12]_i_1_n_11 ;
  wire \indvar_flatten18_reg_243_reg[12]_i_1_n_12 ;
  wire \indvar_flatten18_reg_243_reg[12]_i_1_n_8 ;
  wire \indvar_flatten18_reg_243_reg[4]_i_1_n_10 ;
  wire \indvar_flatten18_reg_243_reg[4]_i_1_n_11 ;
  wire \indvar_flatten18_reg_243_reg[4]_i_1_n_12 ;
  wire \indvar_flatten18_reg_243_reg[4]_i_1_n_5 ;
  wire \indvar_flatten18_reg_243_reg[4]_i_1_n_6 ;
  wire \indvar_flatten18_reg_243_reg[4]_i_1_n_7 ;
  wire \indvar_flatten18_reg_243_reg[4]_i_1_n_8 ;
  wire \indvar_flatten18_reg_243_reg[4]_i_1_n_9 ;
  wire \indvar_flatten18_reg_243_reg[8]_i_1_n_10 ;
  wire \indvar_flatten18_reg_243_reg[8]_i_1_n_11 ;
  wire \indvar_flatten18_reg_243_reg[8]_i_1_n_12 ;
  wire \indvar_flatten18_reg_243_reg[8]_i_1_n_5 ;
  wire \indvar_flatten18_reg_243_reg[8]_i_1_n_6 ;
  wire \indvar_flatten18_reg_243_reg[8]_i_1_n_7 ;
  wire \indvar_flatten18_reg_243_reg[8]_i_1_n_8 ;
  wire \indvar_flatten18_reg_243_reg[8]_i_1_n_9 ;
  wire \indvar_flatten_reg_254[8]_i_3_n_5 ;
  wire \indvar_flatten_reg_254[9]_i_2_n_5 ;
  wire [9:0]indvar_flatten_reg_254_reg;
  wire [15:0]input_load_reg_1053;
  wire [13:0]input_r_address0;
  wire input_r_ce0;
  wire [15:0]kernel_buffer_15_10_fu_182;
  wire \kernel_buffer_15_10_fu_182[15]_i_1_n_5 ;
  wire [15:0]kernel_buffer_15_11_fu_186;
  wire \kernel_buffer_15_11_fu_186[15]_i_1_n_5 ;
  wire [15:0]kernel_buffer_15_12_fu_190;
  wire kernel_buffer_15_12_fu_1900;
  wire [15:0]kernel_buffer_15_13_fu_194;
  wire \kernel_buffer_15_13_fu_194[15]_i_1_n_5 ;
  wire [15:0]kernel_buffer_15_14_fu_198;
  wire \kernel_buffer_15_14_fu_198[15]_i_1_n_5 ;
  wire [15:0]kernel_buffer_15_15_fu_202;
  wire \kernel_buffer_15_15_fu_202[0]_i_1_n_5 ;
  wire \kernel_buffer_15_15_fu_202[10]_i_1_n_5 ;
  wire \kernel_buffer_15_15_fu_202[11]_i_1_n_5 ;
  wire \kernel_buffer_15_15_fu_202[12]_i_1_n_5 ;
  wire \kernel_buffer_15_15_fu_202[13]_i_1_n_5 ;
  wire \kernel_buffer_15_15_fu_202[15]_i_1_n_5 ;
  wire \kernel_buffer_15_15_fu_202[15]_i_2_n_5 ;
  wire \kernel_buffer_15_15_fu_202[1]_i_1_n_5 ;
  wire \kernel_buffer_15_15_fu_202[2]_i_1_n_5 ;
  wire \kernel_buffer_15_15_fu_202[3]_i_1_n_5 ;
  wire \kernel_buffer_15_15_fu_202[4]_i_1_n_5 ;
  wire \kernel_buffer_15_15_fu_202[5]_i_1_n_5 ;
  wire \kernel_buffer_15_15_fu_202[6]_i_1_n_5 ;
  wire \kernel_buffer_15_15_fu_202[7]_i_1_n_5 ;
  wire \kernel_buffer_15_15_fu_202[8]_i_1_n_5 ;
  wire \kernel_buffer_15_15_fu_202[9]_i_1_n_5 ;
  wire [15:0]kernel_buffer_15_1_fu_146;
  wire kernel_buffer_15_1_fu_1460;
  wire [15:0]kernel_buffer_15_2_fu_150;
  wire kernel_buffer_15_2_fu_1500;
  wire [15:0]kernel_buffer_15_3_fu_154;
  wire kernel_buffer_15_3_fu_1540;
  wire [15:0]kernel_buffer_15_4_fu_158;
  wire \kernel_buffer_15_4_fu_158[15]_i_1_n_5 ;
  wire [15:0]kernel_buffer_15_5_fu_162;
  wire kernel_buffer_15_5_fu_1620;
  wire [15:0]kernel_buffer_15_6_fu_166;
  wire \kernel_buffer_15_6_fu_166[15]_i_1_n_5 ;
  wire [15:0]kernel_buffer_15_7_fu_170;
  wire kernel_buffer_15_7_fu_1700;
  wire [15:0]kernel_buffer_15_8_fu_174;
  wire \kernel_buffer_15_8_fu_174[15]_i_1_n_5 ;
  wire [15:0]kernel_buffer_15_9_fu_178;
  wire kernel_buffer_15_9_fu_1780;
  wire [15:0]kernel_buffer_15_fu_142;
  wire kernel_buffer_15_fu_1420;
  wire \mul_ln39_reg_1068[31]_i_1_n_5 ;
  wire [31:14]\network_mul_16s_32s_32_5_1_MulnS_1_U/buff2_reg__0 ;
  wire network_mul_16s_32s_32_5_1_U122_n_5;
  wire or_ln36_reg_1007;
  wire \or_ln36_reg_1007_pp1_iter8_reg_reg[0]_srl7_n_5 ;
  wire or_ln36_reg_1007_pp1_iter9_reg;
  wire out_h_0_reg_2651;
  wire \out_h_0_reg_265[1]_i_1_n_5 ;
  wire \out_h_0_reg_265[4]_i_1_n_5 ;
  wire [4:0]out_h_0_reg_265_reg;
  wire [4:2]out_h_fu_520_p2;
  wire [4:0]out_w_0_reg_276;
  wire \out_w_0_reg_276[0]_i_1_n_5 ;
  wire [4:0]out_w_fu_594_p2;
  wire [4:0]out_w_reg_1002;
  wire output_r_ce0;
  wire p_0_in;
  wire p_0_in0_out;
  wire p_14_in;
  wire p_1_in;
  wire p_2_in;
  wire [15:0]q0;
  wire ram_reg_2;
  wire ram_reg_2_0;
  wire ram_reg_2_1;
  wire [9:2]select_ln32_1_fu_563_p3;
  wire [9:2]select_ln32_1_reg_986;
  wire [9:0]select_ln33_fu_472_p3;
  wire [4:0]select_ln36_1_fu_605_p3;
  wire [4:0]select_ln36_1_reg_1012;
  wire \select_ln36_1_reg_1012[4]_i_1_n_5 ;
  wire [4:0]select_ln36_2_fu_613_p3;
  wire [4:0]select_ln36_2_reg_1018;
  wire \select_ln36_2_reg_1018[1]_i_2_n_5 ;
  wire \select_ln36_2_reg_1018[2]_i_2_n_5 ;
  wire \select_ln36_2_reg_1018[3]_i_2_n_5 ;
  wire \select_ln36_2_reg_1018[4]_i_3_n_5 ;
  wire [10:0]select_ln36_3_fu_641_p3;
  wire [17:0]sext_ln39_2_fu_788_p1;
  wire [7:3]sub_ln39_1_fu_557_p2;
  wire \sub_ln39_1_reg_981[2]_i_1_n_5 ;
  wire \sub_ln39_1_reg_981[8]_i_1_n_5 ;
  wire \sub_ln39_1_reg_981[9]_i_2_n_5 ;
  wire \sub_ln39_1_reg_981_reg_n_5_[2] ;
  wire \sub_ln39_1_reg_981_reg_n_5_[3] ;
  wire \sub_ln39_1_reg_981_reg_n_5_[4] ;
  wire \sub_ln39_1_reg_981_reg_n_5_[5] ;
  wire \sub_ln39_1_reg_981_reg_n_5_[6] ;
  wire \sub_ln39_1_reg_981_reg_n_5_[7] ;
  wire \sub_ln39_1_reg_981_reg_n_5_[8] ;
  wire \sub_ln39_1_reg_981_reg_n_5_[9] ;
  wire [9:8]sub_ln39_fu_504_p2;
  wire [31:0]tmp_2_fu_727_p18;
  wire [31:31]tmp_2_reg_1058;
  wire [3:0]trunc_ln39_reg_1024_pp1_iter2_reg;
  wire \trunc_ln39_reg_1024_pp1_iter3_reg_reg_n_5_[0] ;
  wire \trunc_ln39_reg_1024_pp1_iter3_reg_reg_n_5_[3] ;
  wire [4:1]zext_ln36_fu_510_p1;
  wire NLW_add_ln39_1_reg_1029_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln39_1_reg_1029_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln39_1_reg_1029_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln39_1_reg_1029_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln39_1_reg_1029_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln39_1_reg_1029_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln39_1_reg_1029_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln39_1_reg_1029_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln39_1_reg_1029_reg_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_add_ln39_1_reg_1029_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln39_1_reg_1029_reg_PCOUT_UNCONNECTED;
  wire [3:1]NLW_add_ln39_1_reg_1029_reg_i_18_CO_UNCONNECTED;
  wire [3:0]NLW_add_ln39_1_reg_1029_reg_i_18_O_UNCONNECTED;
  wire [0:0]NLW_add_ln39_1_reg_1029_reg_i_20_O_UNCONNECTED;
  wire [3:0]\NLW_add_ln39_reg_976_reg[10]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln39_reg_976_reg[10]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln47_reg_1043_reg[10]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_add_ln47_reg_1043_reg[10]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln47_reg_1043_reg[5]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_buffer_reg_1073_reg[22]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_buffer_reg_1073_reg[22]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_indvar_flatten18_reg_243_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_indvar_flatten18_reg_243_reg[12]_i_1_O_UNCONNECTED ;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln39_1_reg_1029_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln36_1_fu_605_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln39_1_reg_1029_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln39_1_reg_1029_reg_BCOUT_UNCONNECTED[17:0]),
        .C({select_ln36_3_fu_641_p3[10],select_ln36_3_fu_641_p3[10],select_ln36_3_fu_641_p3[10],select_ln36_3_fu_641_p3[10],select_ln36_3_fu_641_p3[10],select_ln36_3_fu_641_p3[10],select_ln36_3_fu_641_p3[10],select_ln36_3_fu_641_p3[10],select_ln36_3_fu_641_p3[10],select_ln36_3_fu_641_p3[10],select_ln36_3_fu_641_p3[10],select_ln36_3_fu_641_p3[10],select_ln36_3_fu_641_p3[10],select_ln36_3_fu_641_p3[10],select_ln36_3_fu_641_p3[10],select_ln36_3_fu_641_p3[10],select_ln36_3_fu_641_p3[10],select_ln36_3_fu_641_p3[10],select_ln36_3_fu_641_p3[10],select_ln36_3_fu_641_p3[10],select_ln36_3_fu_641_p3[10],select_ln36_3_fu_641_p3[10],select_ln36_3_fu_641_p3[10],select_ln36_3_fu_641_p3[10],select_ln36_3_fu_641_p3[10],select_ln36_3_fu_641_p3[10],select_ln36_3_fu_641_p3[10],select_ln36_3_fu_641_p3[10],select_ln36_3_fu_641_p3[10],select_ln36_3_fu_641_p3[10],select_ln36_3_fu_641_p3[10],select_ln36_3_fu_641_p3[10],select_ln36_3_fu_641_p3[10],select_ln36_3_fu_641_p3[10],select_ln36_3_fu_641_p3[10],select_ln36_3_fu_641_p3[10],select_ln36_3_fu_641_p3[10],select_ln36_3_fu_641_p3}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln39_1_reg_1029_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln39_1_reg_1029_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_14_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln39_1_reg_1029_reg_i_1_n_5),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln39_1_reg_1029_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln39_1_reg_1029_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln39_1_reg_1029_reg_P_UNCONNECTED[47:15],add_ln39_1_reg_1029_reg_n_96,input_r_address0}),
        .PATTERNBDETECT(NLW_add_ln39_1_reg_1029_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln39_1_reg_1029_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln39_1_reg_1029_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln39_1_reg_1029_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln39_1_reg_1029_reg_i_1
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(icmp_ln31_reg_952_pp1_iter1_reg),
        .O(add_ln39_1_reg_1029_reg_i_1_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln39_1_reg_1029_reg_i_10
       (.I0(add_ln39_2_fu_636_p2[7]),
        .I1(and_ln32_reg_992),
        .I2(\sub_ln39_1_reg_981_reg_n_5_[7] ),
        .I3(icmp_ln33_reg_961_pp1_iter1_reg),
        .I4(add_ln39_reg_976[7]),
        .O(select_ln36_3_fu_641_p3[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln39_1_reg_1029_reg_i_11
       (.I0(add_ln39_2_fu_636_p2[6]),
        .I1(and_ln32_reg_992),
        .I2(\sub_ln39_1_reg_981_reg_n_5_[6] ),
        .I3(icmp_ln33_reg_961_pp1_iter1_reg),
        .I4(add_ln39_reg_976[6]),
        .O(select_ln36_3_fu_641_p3[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln39_1_reg_1029_reg_i_12
       (.I0(add_ln39_2_fu_636_p2[5]),
        .I1(and_ln32_reg_992),
        .I2(\sub_ln39_1_reg_981_reg_n_5_[5] ),
        .I3(icmp_ln33_reg_961_pp1_iter1_reg),
        .I4(add_ln39_reg_976[5]),
        .O(select_ln36_3_fu_641_p3[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln39_1_reg_1029_reg_i_13
       (.I0(add_ln39_2_fu_636_p2[4]),
        .I1(and_ln32_reg_992),
        .I2(\sub_ln39_1_reg_981_reg_n_5_[4] ),
        .I3(icmp_ln33_reg_961_pp1_iter1_reg),
        .I4(add_ln39_reg_976[4]),
        .O(select_ln36_3_fu_641_p3[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln39_1_reg_1029_reg_i_14
       (.I0(add_ln39_2_fu_636_p2[3]),
        .I1(and_ln32_reg_992),
        .I2(\sub_ln39_1_reg_981_reg_n_5_[3] ),
        .I3(icmp_ln33_reg_961_pp1_iter1_reg),
        .I4(add_ln39_reg_976[3]),
        .O(select_ln36_3_fu_641_p3[3]));
  LUT6 #(
    .INIT(64'h6F606F6F6F606060)) 
    add_ln39_1_reg_1029_reg_i_15
       (.I0(out_w_reg_1002[2]),
        .I1(select_ln32_1_reg_986[2]),
        .I2(and_ln32_reg_992),
        .I3(\sub_ln39_1_reg_981_reg_n_5_[2] ),
        .I4(icmp_ln33_reg_961_pp1_iter1_reg),
        .I5(add_ln39_reg_976[2]),
        .O(select_ln36_3_fu_641_p3[2]));
  LUT4 #(
    .INIT(16'h88B8)) 
    add_ln39_1_reg_1029_reg_i_16
       (.I0(out_w_reg_1002[1]),
        .I1(and_ln32_reg_992),
        .I2(add_ln39_reg_976[1]),
        .I3(icmp_ln33_reg_961_pp1_iter1_reg),
        .O(select_ln36_3_fu_641_p3[1]));
  LUT4 #(
    .INIT(16'h88B8)) 
    add_ln39_1_reg_1029_reg_i_17
       (.I0(out_w_reg_1002[0]),
        .I1(and_ln32_reg_992),
        .I2(add_ln39_reg_976[0]),
        .I3(icmp_ln33_reg_961_pp1_iter1_reg),
        .O(select_ln36_3_fu_641_p3[0]));
  CARRY4 add_ln39_1_reg_1029_reg_i_18
       (.CI(add_ln39_1_reg_1029_reg_i_19_n_5),
        .CO({NLW_add_ln39_1_reg_1029_reg_i_18_CO_UNCONNECTED[3:1],add_ln39_1_reg_1029_reg_i_18_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_add_ln39_1_reg_1029_reg_i_18_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 add_ln39_1_reg_1029_reg_i_19
       (.CI(add_ln39_1_reg_1029_reg_i_20_n_5),
        .CO({add_ln39_1_reg_1029_reg_i_19_n_5,add_ln39_1_reg_1029_reg_i_19_n_6,add_ln39_1_reg_1029_reg_i_19_n_7,add_ln39_1_reg_1029_reg_i_19_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln39_2_fu_636_p2[9:6]),
        .S(select_ln32_1_reg_986[9:6]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln39_1_reg_1029_reg_i_2
       (.I0(ap_phi_mux_in_d_0_phi_fu_303_p4[4]),
        .I1(p_0_in0_out),
        .O(select_ln36_1_fu_605_p3[4]));
  CARRY4 add_ln39_1_reg_1029_reg_i_20
       (.CI(1'b0),
        .CO({add_ln39_1_reg_1029_reg_i_20_n_5,add_ln39_1_reg_1029_reg_i_20_n_6,add_ln39_1_reg_1029_reg_i_20_n_7,add_ln39_1_reg_1029_reg_i_20_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,out_w_reg_1002[4:2]}),
        .O({add_ln39_2_fu_636_p2[5:3],NLW_add_ln39_1_reg_1029_reg_i_20_O_UNCONNECTED[0]}),
        .S({select_ln32_1_reg_986[5],add_ln39_1_reg_1029_reg_i_21_n_5,add_ln39_1_reg_1029_reg_i_22_n_5,add_ln39_2_fu_636_p2[2]}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln39_1_reg_1029_reg_i_21
       (.I0(out_w_reg_1002[4]),
        .I1(select_ln32_1_reg_986[4]),
        .O(add_ln39_1_reg_1029_reg_i_21_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln39_1_reg_1029_reg_i_22
       (.I0(out_w_reg_1002[3]),
        .I1(select_ln32_1_reg_986[3]),
        .O(add_ln39_1_reg_1029_reg_i_22_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln39_1_reg_1029_reg_i_23
       (.I0(out_w_reg_1002[2]),
        .I1(select_ln32_1_reg_986[2]),
        .O(add_ln39_2_fu_636_p2[2]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln39_1_reg_1029_reg_i_3
       (.I0(ap_phi_mux_in_d_0_phi_fu_303_p4[3]),
        .I1(p_0_in0_out),
        .O(select_ln36_1_fu_605_p3[3]));
  LUT6 #(
    .INIT(64'h00000000FF780078)) 
    add_ln39_1_reg_1029_reg_i_4
       (.I0(select_ln36_1_reg_1012[0]),
        .I1(select_ln36_1_reg_1012[1]),
        .I2(select_ln36_1_reg_1012[2]),
        .I3(\select_ln36_2_reg_1018[4]_i_3_n_5 ),
        .I4(in_d_0_reg_299[2]),
        .I5(p_0_in0_out),
        .O(select_ln36_1_fu_605_p3[2]));
  LUT6 #(
    .INIT(64'h00000000FF6F0060)) 
    add_ln39_1_reg_1029_reg_i_5
       (.I0(select_ln36_1_reg_1012[1]),
        .I1(select_ln36_1_reg_1012[0]),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(icmp_ln31_reg_952_pp1_iter1_reg),
        .I4(in_d_0_reg_299[1]),
        .I5(p_0_in0_out),
        .O(select_ln36_1_fu_605_p3[1]));
  LUT5 #(
    .INIT(32'h0000F704)) 
    add_ln39_1_reg_1029_reg_i_6
       (.I0(select_ln36_1_reg_1012[0]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(icmp_ln31_reg_952_pp1_iter1_reg),
        .I3(in_d_0_reg_299[0]),
        .I4(p_0_in0_out),
        .O(select_ln36_1_fu_605_p3[0]));
  LUT4 #(
    .INIT(16'h88B8)) 
    add_ln39_1_reg_1029_reg_i_7
       (.I0(add_ln39_1_reg_1029_reg_i_18_n_8),
        .I1(and_ln32_reg_992),
        .I2(add_ln39_reg_976[10]),
        .I3(icmp_ln33_reg_961_pp1_iter1_reg),
        .O(select_ln36_3_fu_641_p3[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln39_1_reg_1029_reg_i_8
       (.I0(add_ln39_2_fu_636_p2[9]),
        .I1(and_ln32_reg_992),
        .I2(\sub_ln39_1_reg_981_reg_n_5_[9] ),
        .I3(icmp_ln33_reg_961_pp1_iter1_reg),
        .I4(add_ln39_reg_976[9]),
        .O(select_ln36_3_fu_641_p3[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    add_ln39_1_reg_1029_reg_i_9
       (.I0(add_ln39_2_fu_636_p2[8]),
        .I1(and_ln32_reg_992),
        .I2(\sub_ln39_1_reg_981_reg_n_5_[8] ),
        .I3(icmp_ln33_reg_961_pp1_iter1_reg),
        .I4(add_ln39_reg_976[8]),
        .O(select_ln36_3_fu_641_p3[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln39_reg_976[10]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(icmp_ln33_reg_961),
        .O(add_ln39_reg_9760));
  LUT5 #(
    .INIT(32'hCCCCC888)) 
    \add_ln39_reg_976[10]_i_3 
       (.I0(out_h_0_reg_265_reg[3]),
        .I1(out_h_0_reg_265_reg[4]),
        .I2(out_h_0_reg_265_reg[0]),
        .I3(out_h_0_reg_265_reg[1]),
        .I4(out_h_0_reg_265_reg[2]),
        .O(sub_ln39_fu_504_p2[9]));
  LUT3 #(
    .INIT(8'h1E)) 
    \add_ln39_reg_976[4]_i_2 
       (.I0(out_h_0_reg_265_reg[1]),
        .I1(out_h_0_reg_265_reg[0]),
        .I2(out_h_0_reg_265_reg[2]),
        .O(\add_ln39_reg_976[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hA9A9A9565656A956)) 
    \add_ln39_reg_976[4]_i_3 
       (.I0(out_h_0_reg_265_reg[2]),
        .I1(out_h_0_reg_265_reg[0]),
        .I2(out_h_0_reg_265_reg[1]),
        .I3(select_ln36_2_reg_1018[4]),
        .I4(\select_ln36_2_reg_1018[4]_i_3_n_5 ),
        .I5(out_w_0_reg_276[4]),
        .O(\add_ln39_reg_976[4]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h9999969966669666)) 
    \add_ln39_reg_976[4]_i_4 
       (.I0(out_h_0_reg_265_reg[0]),
        .I1(out_h_0_reg_265_reg[1]),
        .I2(select_ln36_2_reg_1018[3]),
        .I3(ap_enable_reg_pp1_iter2),
        .I4(icmp_ln31_reg_952_pp1_iter1_reg),
        .I5(out_w_0_reg_276[3]),
        .O(\add_ln39_reg_976[4]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \add_ln39_reg_976[4]_i_5 
       (.I0(out_h_0_reg_265_reg[0]),
        .I1(select_ln36_2_reg_1018[2]),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(icmp_ln31_reg_952_pp1_iter1_reg),
        .I4(out_w_0_reg_276[2]),
        .O(\add_ln39_reg_976[4]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \add_ln39_reg_976[4]_i_6 
       (.I0(out_w_0_reg_276[1]),
        .I1(icmp_ln31_reg_952_pp1_iter1_reg),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(select_ln36_2_reg_1018[1]),
        .O(\add_ln39_reg_976[4]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h8999A8A8)) 
    \add_ln39_reg_976[8]_i_2 
       (.I0(out_h_0_reg_265_reg[3]),
        .I1(out_h_0_reg_265_reg[2]),
        .I2(out_h_0_reg_265_reg[1]),
        .I3(out_h_0_reg_265_reg[0]),
        .I4(out_h_0_reg_265_reg[4]),
        .O(sub_ln39_fu_504_p2[8]));
  LUT5 #(
    .INIT(32'h50AFD42A)) 
    \add_ln39_reg_976[8]_i_3 
       (.I0(out_h_0_reg_265_reg[4]),
        .I1(out_h_0_reg_265_reg[0]),
        .I2(out_h_0_reg_265_reg[1]),
        .I3(out_h_0_reg_265_reg[2]),
        .I4(out_h_0_reg_265_reg[3]),
        .O(\add_ln39_reg_976[8]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hF50A0BF4)) 
    \add_ln39_reg_976[8]_i_4 
       (.I0(out_h_0_reg_265_reg[0]),
        .I1(out_h_0_reg_265_reg[2]),
        .I2(out_h_0_reg_265_reg[3]),
        .I3(out_h_0_reg_265_reg[4]),
        .I4(out_h_0_reg_265_reg[1]),
        .O(\add_ln39_reg_976[8]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hF01E)) 
    \add_ln39_reg_976[8]_i_5 
       (.I0(out_h_0_reg_265_reg[1]),
        .I1(out_h_0_reg_265_reg[2]),
        .I2(out_h_0_reg_265_reg[3]),
        .I3(out_h_0_reg_265_reg[0]),
        .O(\add_ln39_reg_976[8]_i_5_n_5 ));
  FDRE \add_ln39_reg_976_reg[0] 
       (.C(ap_clk),
        .CE(add_ln39_reg_9760),
        .D(\out_w_0_reg_276[0]_i_1_n_5 ),
        .Q(add_ln39_reg_976[0]),
        .R(1'b0));
  FDRE \add_ln39_reg_976_reg[10] 
       (.C(ap_clk),
        .CE(add_ln39_reg_9760),
        .D(add_ln39_fu_514_p2[10]),
        .Q(add_ln39_reg_976[10]),
        .R(1'b0));
  CARRY4 \add_ln39_reg_976_reg[10]_i_2 
       (.CI(\add_ln39_reg_976_reg[8]_i_1_n_5 ),
        .CO({\NLW_add_ln39_reg_976_reg[10]_i_2_CO_UNCONNECTED [3:2],add_ln39_fu_514_p2[10],\NLW_add_ln39_reg_976_reg[10]_i_2_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln39_reg_976_reg[10]_i_2_O_UNCONNECTED [3:1],add_ln39_fu_514_p2[9]}),
        .S({1'b0,1'b0,1'b1,sub_ln39_fu_504_p2[9]}));
  FDRE \add_ln39_reg_976_reg[1] 
       (.C(ap_clk),
        .CE(add_ln39_reg_9760),
        .D(add_ln39_fu_514_p2[1]),
        .Q(add_ln39_reg_976[1]),
        .R(1'b0));
  FDRE \add_ln39_reg_976_reg[2] 
       (.C(ap_clk),
        .CE(add_ln39_reg_9760),
        .D(add_ln39_fu_514_p2[2]),
        .Q(add_ln39_reg_976[2]),
        .R(1'b0));
  FDRE \add_ln39_reg_976_reg[3] 
       (.C(ap_clk),
        .CE(add_ln39_reg_9760),
        .D(add_ln39_fu_514_p2[3]),
        .Q(add_ln39_reg_976[3]),
        .R(1'b0));
  FDRE \add_ln39_reg_976_reg[4] 
       (.C(ap_clk),
        .CE(add_ln39_reg_9760),
        .D(add_ln39_fu_514_p2[4]),
        .Q(add_ln39_reg_976[4]),
        .R(1'b0));
  CARRY4 \add_ln39_reg_976_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln39_reg_976_reg[4]_i_1_n_5 ,\add_ln39_reg_976_reg[4]_i_1_n_6 ,\add_ln39_reg_976_reg[4]_i_1_n_7 ,\add_ln39_reg_976_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln39_reg_976[4]_i_2_n_5 ,\out_h_0_reg_265[1]_i_1_n_5 ,out_h_0_reg_265_reg[0],1'b0}),
        .O(add_ln39_fu_514_p2[4:1]),
        .S({\add_ln39_reg_976[4]_i_3_n_5 ,\add_ln39_reg_976[4]_i_4_n_5 ,\add_ln39_reg_976[4]_i_5_n_5 ,\add_ln39_reg_976[4]_i_6_n_5 }));
  FDRE \add_ln39_reg_976_reg[5] 
       (.C(ap_clk),
        .CE(add_ln39_reg_9760),
        .D(add_ln39_fu_514_p2[5]),
        .Q(add_ln39_reg_976[5]),
        .R(1'b0));
  FDRE \add_ln39_reg_976_reg[6] 
       (.C(ap_clk),
        .CE(add_ln39_reg_9760),
        .D(add_ln39_fu_514_p2[6]),
        .Q(add_ln39_reg_976[6]),
        .R(1'b0));
  FDRE \add_ln39_reg_976_reg[7] 
       (.C(ap_clk),
        .CE(add_ln39_reg_9760),
        .D(add_ln39_fu_514_p2[7]),
        .Q(add_ln39_reg_976[7]),
        .R(1'b0));
  FDRE \add_ln39_reg_976_reg[8] 
       (.C(ap_clk),
        .CE(add_ln39_reg_9760),
        .D(add_ln39_fu_514_p2[8]),
        .Q(add_ln39_reg_976[8]),
        .R(1'b0));
  CARRY4 \add_ln39_reg_976_reg[8]_i_1 
       (.CI(\add_ln39_reg_976_reg[4]_i_1_n_5 ),
        .CO({\add_ln39_reg_976_reg[8]_i_1_n_5 ,\add_ln39_reg_976_reg[8]_i_1_n_6 ,\add_ln39_reg_976_reg[8]_i_1_n_7 ,\add_ln39_reg_976_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln39_fu_514_p2[8:5]),
        .S({sub_ln39_fu_504_p2[8],\add_ln39_reg_976[8]_i_3_n_5 ,\add_ln39_reg_976[8]_i_4_n_5 ,\add_ln39_reg_976[8]_i_5_n_5 }));
  FDRE \add_ln39_reg_976_reg[9] 
       (.C(ap_clk),
        .CE(add_ln39_reg_9760),
        .D(add_ln39_fu_514_p2[9]),
        .Q(add_ln39_reg_976[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \add_ln47_reg_1043[10]_i_1 
       (.I0(select_ln36_1_reg_1012[2]),
        .I1(select_ln36_1_reg_1012[1]),
        .I2(select_ln36_1_reg_1012[0]),
        .I3(select_ln36_1_reg_1012[3]),
        .I4(select_ln36_1_reg_1012[4]),
        .O(icmp_ln36_1_fu_660_p2));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_reg_1043[2]_i_1 
       (.I0(select_ln36_2_reg_1018[2]),
        .I1(select_ln32_1_reg_986[2]),
        .O(add_ln47_fu_666_p2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_reg_1043[5]_i_2 
       (.I0(select_ln36_2_reg_1018[4]),
        .I1(select_ln32_1_reg_986[4]),
        .O(\add_ln47_reg_1043[5]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_reg_1043[5]_i_3 
       (.I0(select_ln36_2_reg_1018[3]),
        .I1(select_ln32_1_reg_986[3]),
        .O(\add_ln47_reg_1043[5]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_reg_1043[5]_i_4 
       (.I0(select_ln36_2_reg_1018[2]),
        .I1(select_ln32_1_reg_986[2]),
        .O(\add_ln47_reg_1043[5]_i_4_n_5 ));
  FDRE \add_ln47_reg_1043_pp1_iter10_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln47_reg_1043_pp1_iter9_reg_reg[0]_srl7_n_5 ),
        .Q(grp_pointwise_conv2d_fix_4_fu_500_output_r_address0[0]),
        .R(1'b0));
  FDRE \add_ln47_reg_1043_pp1_iter10_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln47_reg_1043_pp1_iter9_reg_reg[10]_srl7_n_5 ),
        .Q(grp_pointwise_conv2d_fix_4_fu_500_output_r_address0[10]),
        .R(1'b0));
  FDRE \add_ln47_reg_1043_pp1_iter10_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln47_reg_1043_pp1_iter9_reg_reg[1]_srl7_n_5 ),
        .Q(grp_pointwise_conv2d_fix_4_fu_500_output_r_address0[1]),
        .R(1'b0));
  FDRE \add_ln47_reg_1043_pp1_iter10_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln47_reg_1043_pp1_iter9_reg_reg[2]_srl7_n_5 ),
        .Q(grp_pointwise_conv2d_fix_4_fu_500_output_r_address0[2]),
        .R(1'b0));
  FDRE \add_ln47_reg_1043_pp1_iter10_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln47_reg_1043_pp1_iter9_reg_reg[3]_srl7_n_5 ),
        .Q(grp_pointwise_conv2d_fix_4_fu_500_output_r_address0[3]),
        .R(1'b0));
  FDRE \add_ln47_reg_1043_pp1_iter10_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln47_reg_1043_pp1_iter9_reg_reg[4]_srl7_n_5 ),
        .Q(grp_pointwise_conv2d_fix_4_fu_500_output_r_address0[4]),
        .R(1'b0));
  FDRE \add_ln47_reg_1043_pp1_iter10_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln47_reg_1043_pp1_iter9_reg_reg[5]_srl7_n_5 ),
        .Q(grp_pointwise_conv2d_fix_4_fu_500_output_r_address0[5]),
        .R(1'b0));
  FDRE \add_ln47_reg_1043_pp1_iter10_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln47_reg_1043_pp1_iter9_reg_reg[6]_srl7_n_5 ),
        .Q(grp_pointwise_conv2d_fix_4_fu_500_output_r_address0[6]),
        .R(1'b0));
  FDRE \add_ln47_reg_1043_pp1_iter10_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln47_reg_1043_pp1_iter9_reg_reg[7]_srl7_n_5 ),
        .Q(grp_pointwise_conv2d_fix_4_fu_500_output_r_address0[7]),
        .R(1'b0));
  FDRE \add_ln47_reg_1043_pp1_iter10_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln47_reg_1043_pp1_iter9_reg_reg[8]_srl7_n_5 ),
        .Q(grp_pointwise_conv2d_fix_4_fu_500_output_r_address0[8]),
        .R(1'b0));
  FDRE \add_ln47_reg_1043_pp1_iter10_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln47_reg_1043_pp1_iter9_reg_reg[9]_srl7_n_5 ),
        .Q(grp_pointwise_conv2d_fix_4_fu_500_output_r_address0[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_4_fu_500/add_ln47_reg_1043_pp1_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_4_fu_500/add_ln47_reg_1043_pp1_iter9_reg_reg[0]_srl7 " *) 
  SRL16E \add_ln47_reg_1043_pp1_iter9_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln47_reg_1043[0]),
        .Q(\add_ln47_reg_1043_pp1_iter9_reg_reg[0]_srl7_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_4_fu_500/add_ln47_reg_1043_pp1_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_4_fu_500/add_ln47_reg_1043_pp1_iter9_reg_reg[10]_srl7 " *) 
  SRL16E \add_ln47_reg_1043_pp1_iter9_reg_reg[10]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln47_reg_1043[10]),
        .Q(\add_ln47_reg_1043_pp1_iter9_reg_reg[10]_srl7_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_4_fu_500/add_ln47_reg_1043_pp1_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_4_fu_500/add_ln47_reg_1043_pp1_iter9_reg_reg[1]_srl7 " *) 
  SRL16E \add_ln47_reg_1043_pp1_iter9_reg_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln47_reg_1043[1]),
        .Q(\add_ln47_reg_1043_pp1_iter9_reg_reg[1]_srl7_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_4_fu_500/add_ln47_reg_1043_pp1_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_4_fu_500/add_ln47_reg_1043_pp1_iter9_reg_reg[2]_srl7 " *) 
  SRL16E \add_ln47_reg_1043_pp1_iter9_reg_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln47_reg_1043[2]),
        .Q(\add_ln47_reg_1043_pp1_iter9_reg_reg[2]_srl7_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_4_fu_500/add_ln47_reg_1043_pp1_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_4_fu_500/add_ln47_reg_1043_pp1_iter9_reg_reg[3]_srl7 " *) 
  SRL16E \add_ln47_reg_1043_pp1_iter9_reg_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln47_reg_1043[3]),
        .Q(\add_ln47_reg_1043_pp1_iter9_reg_reg[3]_srl7_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_4_fu_500/add_ln47_reg_1043_pp1_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_4_fu_500/add_ln47_reg_1043_pp1_iter9_reg_reg[4]_srl7 " *) 
  SRL16E \add_ln47_reg_1043_pp1_iter9_reg_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln47_reg_1043[4]),
        .Q(\add_ln47_reg_1043_pp1_iter9_reg_reg[4]_srl7_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_4_fu_500/add_ln47_reg_1043_pp1_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_4_fu_500/add_ln47_reg_1043_pp1_iter9_reg_reg[5]_srl7 " *) 
  SRL16E \add_ln47_reg_1043_pp1_iter9_reg_reg[5]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln47_reg_1043[5]),
        .Q(\add_ln47_reg_1043_pp1_iter9_reg_reg[5]_srl7_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_4_fu_500/add_ln47_reg_1043_pp1_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_4_fu_500/add_ln47_reg_1043_pp1_iter9_reg_reg[6]_srl7 " *) 
  SRL16E \add_ln47_reg_1043_pp1_iter9_reg_reg[6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln47_reg_1043[6]),
        .Q(\add_ln47_reg_1043_pp1_iter9_reg_reg[6]_srl7_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_4_fu_500/add_ln47_reg_1043_pp1_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_4_fu_500/add_ln47_reg_1043_pp1_iter9_reg_reg[7]_srl7 " *) 
  SRL16E \add_ln47_reg_1043_pp1_iter9_reg_reg[7]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln47_reg_1043[7]),
        .Q(\add_ln47_reg_1043_pp1_iter9_reg_reg[7]_srl7_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_4_fu_500/add_ln47_reg_1043_pp1_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_4_fu_500/add_ln47_reg_1043_pp1_iter9_reg_reg[8]_srl7 " *) 
  SRL16E \add_ln47_reg_1043_pp1_iter9_reg_reg[8]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln47_reg_1043[8]),
        .Q(\add_ln47_reg_1043_pp1_iter9_reg_reg[8]_srl7_n_5 ));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_4_fu_500/add_ln47_reg_1043_pp1_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_4_fu_500/add_ln47_reg_1043_pp1_iter9_reg_reg[9]_srl7 " *) 
  SRL16E \add_ln47_reg_1043_pp1_iter9_reg_reg[9]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln47_reg_1043[9]),
        .Q(\add_ln47_reg_1043_pp1_iter9_reg_reg[9]_srl7_n_5 ));
  FDRE \add_ln47_reg_1043_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln36_1_fu_660_p2),
        .D(select_ln36_2_reg_1018[0]),
        .Q(add_ln47_reg_1043[0]),
        .R(1'b0));
  FDRE \add_ln47_reg_1043_reg[10] 
       (.C(ap_clk),
        .CE(icmp_ln36_1_fu_660_p2),
        .D(add_ln47_fu_666_p2[10]),
        .Q(add_ln47_reg_1043[10]),
        .R(1'b0));
  CARRY4 \add_ln47_reg_1043_reg[10]_i_2 
       (.CI(\add_ln47_reg_1043_reg[9]_i_1_n_5 ),
        .CO({\NLW_add_ln47_reg_1043_reg[10]_i_2_CO_UNCONNECTED [3:1],add_ln47_fu_666_p2[10]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add_ln47_reg_1043_reg[10]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln47_reg_1043_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln36_1_fu_660_p2),
        .D(select_ln36_2_reg_1018[1]),
        .Q(add_ln47_reg_1043[1]),
        .R(1'b0));
  FDRE \add_ln47_reg_1043_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln36_1_fu_660_p2),
        .D(add_ln47_fu_666_p2[2]),
        .Q(add_ln47_reg_1043[2]),
        .R(1'b0));
  FDRE \add_ln47_reg_1043_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln36_1_fu_660_p2),
        .D(add_ln47_fu_666_p2[3]),
        .Q(add_ln47_reg_1043[3]),
        .R(1'b0));
  FDRE \add_ln47_reg_1043_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln36_1_fu_660_p2),
        .D(add_ln47_fu_666_p2[4]),
        .Q(add_ln47_reg_1043[4]),
        .R(1'b0));
  FDRE \add_ln47_reg_1043_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln36_1_fu_660_p2),
        .D(add_ln47_fu_666_p2[5]),
        .Q(add_ln47_reg_1043[5]),
        .R(1'b0));
  CARRY4 \add_ln47_reg_1043_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\add_ln47_reg_1043_reg[5]_i_1_n_5 ,\add_ln47_reg_1043_reg[5]_i_1_n_6 ,\add_ln47_reg_1043_reg[5]_i_1_n_7 ,\add_ln47_reg_1043_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,select_ln36_2_reg_1018[4:2]}),
        .O({add_ln47_fu_666_p2[5:3],\NLW_add_ln47_reg_1043_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({select_ln32_1_reg_986[5],\add_ln47_reg_1043[5]_i_2_n_5 ,\add_ln47_reg_1043[5]_i_3_n_5 ,\add_ln47_reg_1043[5]_i_4_n_5 }));
  FDRE \add_ln47_reg_1043_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln36_1_fu_660_p2),
        .D(add_ln47_fu_666_p2[6]),
        .Q(add_ln47_reg_1043[6]),
        .R(1'b0));
  FDRE \add_ln47_reg_1043_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln36_1_fu_660_p2),
        .D(add_ln47_fu_666_p2[7]),
        .Q(add_ln47_reg_1043[7]),
        .R(1'b0));
  FDRE \add_ln47_reg_1043_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln36_1_fu_660_p2),
        .D(add_ln47_fu_666_p2[8]),
        .Q(add_ln47_reg_1043[8]),
        .R(1'b0));
  FDRE \add_ln47_reg_1043_reg[9] 
       (.C(ap_clk),
        .CE(icmp_ln36_1_fu_660_p2),
        .D(add_ln47_fu_666_p2[9]),
        .Q(add_ln47_reg_1043[9]),
        .R(1'b0));
  CARRY4 \add_ln47_reg_1043_reg[9]_i_1 
       (.CI(\add_ln47_reg_1043_reg[5]_i_1_n_5 ),
        .CO({\add_ln47_reg_1043_reg[9]_i_1_n_5 ,\add_ln47_reg_1043_reg[9]_i_1_n_6 ,\add_ln47_reg_1043_reg[9]_i_1_n_7 ,\add_ln47_reg_1043_reg[9]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln47_fu_666_p2[9:6]),
        .S(select_ln32_1_reg_986[9:6]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \and_ln32_reg_992[0]_i_1 
       (.I0(ap_phi_mux_in_d_0_phi_fu_303_p4[4]),
        .I1(ap_phi_mux_in_d_0_phi_fu_303_p4[2]),
        .I2(icmp_ln33_reg_961),
        .I3(ap_phi_mux_in_d_0_phi_fu_303_p4[0]),
        .I4(ap_phi_mux_in_d_0_phi_fu_303_p4[1]),
        .I5(ap_phi_mux_in_d_0_phi_fu_303_p4[3]),
        .O(p_0_in));
  FDRE \and_ln32_reg_992_reg[0] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(p_0_in),
        .Q(and_ln32_reg_992),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__5 
       (.I0(grp_pointwise_conv2d_fix_4_fu_500_ap_ready),
        .I1(grp_pointwise_conv2d_fix_4_fu_500_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .O(grp_pointwise_conv2d_fix_4_fu_500_ap_done));
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[1]_i_1__5 
       (.I0(grp_pointwise_conv2d_fix_4_fu_500_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(ap_NS_fsm1_0),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(ap_CS_fsm_state2),
        .I1(i_0_reg_232_reg[4]),
        .I2(i_0_reg_232_reg[1]),
        .I3(i_0_reg_232_reg[0]),
        .I4(i_0_reg_232_reg[2]),
        .I5(i_0_reg_232_reg[3]),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[39]_i_1 
       (.I0(Q[0]),
        .I1(grp_pointwise_conv2d_fix_4_fu_500_ap_ready),
        .I2(grp_pointwise_conv2d_fix_4_fu_500_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(Q[1]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[3]_i_1__4 
       (.I0(ap_CS_fsm_state3),
        .I1(\ap_CS_fsm[3]_i_2__2_n_5 ),
        .I2(ap_CS_fsm_pp1_stage0),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hBBBBBBBBB0BBBBBB)) 
    \ap_CS_fsm[3]_i_2__2 
       (.I0(ap_enable_reg_pp1_iter10),
        .I1(output_r_ce0),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_enable_reg_pp1_iter1),
        .I5(ap_enable_reg_pp1_iter0_1),
        .O(\ap_CS_fsm[3]_i_2__2_n_5 ));
  LUT6 #(
    .INIT(64'h8A88FFFF8A888A88)) 
    \ap_CS_fsm[40]_i_1 
       (.I0(Q[1]),
        .I1(grp_pointwise_conv2d_fix_4_fu_500_ap_ready),
        .I2(grp_pointwise_conv2d_fix_4_fu_500_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(\ap_CS_fsm_reg[40]_0 ),
        .I5(Q[2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h00400040F0F00040)) 
    \ap_CS_fsm[4]_i_1__3 
       (.I0(ap_enable_reg_pp1_iter0_1),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter2),
        .I4(output_r_ce0),
        .I5(ap_enable_reg_pp1_iter10),
        .O(ap_NS_fsm[4]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_4_fu_500_ap_done),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(grp_pointwise_conv2d_fix_4_fu_500_ap_ready),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h77700000)) 
    ap_enable_reg_pp1_iter0_i_1__2
       (.I0(icmp_ln31_fu_448_p2),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_CS_fsm_state3),
        .I3(ap_enable_reg_pp1_iter0_1),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp1_iter0_i_1__2_n_5));
  LUT5 #(
    .INIT(32'h77700000)) 
    ap_enable_reg_pp1_iter0_i_1__4
       (.I0(icmp_ln173_fu_624_p2),
        .I1(Q[2]),
        .I2(ap_NS_fsm1),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_rst_n),
        .O(\ap_CS_fsm_reg[40] ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    ap_enable_reg_pp1_iter0_i_2
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_pointwise_conv2d_fix_4_fu_500_ap_start_reg),
        .I2(grp_pointwise_conv2d_fix_4_fu_500_ap_ready),
        .I3(Q[1]),
        .O(ap_NS_fsm1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1__2_n_5),
        .Q(ap_enable_reg_pp1_iter0_1),
        .R(1'b0));
  FDRE ap_enable_reg_pp1_iter10_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter9_reg_gate_n_5),
        .Q(ap_enable_reg_pp1_iter10),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter11_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter10),
        .Q(output_r_ce0),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_1),
        .Q(ap_enable_reg_pp1_iter1),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp1_iter2_i_1__2
       (.I0(ap_enable_reg_pp1_iter0_1),
        .I1(ap_enable_reg_pp1_iter1),
        .O(ap_enable_reg_pp1_iter2_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter2_i_1__2_n_5),
        .Q(ap_enable_reg_pp1_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter2),
        .Q(input_r_ce0),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_4_fu_500/ap_enable_reg_pp1_iter8_reg_srl5___grp_pointwise_conv2d_fix_1_fu_482_ap_enable_reg_pp1_iter8_reg_r " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    ap_enable_reg_pp1_iter8_reg_srl5___grp_pointwise_conv2d_fix_1_fu_482_ap_enable_reg_pp1_iter8_reg_r
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(input_r_ce0),
        .Q(ap_enable_reg_pp1_iter8_reg_srl5___grp_pointwise_conv2d_fix_1_fu_482_ap_enable_reg_pp1_iter8_reg_r_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp1_iter9_reg_gate
       (.I0(ap_enable_reg_pp1_iter9_reg_grp_pointwise_conv2d_fix_1_fu_482_ap_enable_reg_pp1_iter9_reg_r_n_5),
        .I1(ap_enable_reg_pp1_iter10_reg_0),
        .O(ap_enable_reg_pp1_iter9_reg_gate_n_5));
  FDRE ap_enable_reg_pp1_iter9_reg_grp_pointwise_conv2d_fix_1_fu_482_ap_enable_reg_pp1_iter9_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter8_reg_srl5___grp_pointwise_conv2d_fix_1_fu_482_ap_enable_reg_pp1_iter8_reg_r_n_5),
        .Q(ap_enable_reg_pp1_iter9_reg_grp_pointwise_conv2d_fix_1_fu_482_ap_enable_reg_pp1_iter9_reg_r_n_5),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \buffer_0_reg_287[0]_i_1 
       (.I0(buffer_0_reg_287[0]),
        .I1(icmp_ln31_reg_952_pp1_iter10_reg),
        .I2(output_r_ce0),
        .I3(buffer_reg_1073[0]),
        .O(ap_phi_mux_buffer_0_phi_fu_291_p4[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \buffer_0_reg_287[10]_i_1 
       (.I0(buffer_0_reg_287[10]),
        .I1(icmp_ln31_reg_952_pp1_iter10_reg),
        .I2(output_r_ce0),
        .I3(buffer_reg_1073[10]),
        .O(ap_phi_mux_buffer_0_phi_fu_291_p4[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \buffer_0_reg_287[11]_i_1 
       (.I0(buffer_0_reg_287[11]),
        .I1(icmp_ln31_reg_952_pp1_iter10_reg),
        .I2(output_r_ce0),
        .I3(buffer_reg_1073[11]),
        .O(ap_phi_mux_buffer_0_phi_fu_291_p4[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \buffer_0_reg_287[12]_i_1 
       (.I0(buffer_0_reg_287[12]),
        .I1(icmp_ln31_reg_952_pp1_iter10_reg),
        .I2(output_r_ce0),
        .I3(buffer_reg_1073[12]),
        .O(ap_phi_mux_buffer_0_phi_fu_291_p4[12]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \buffer_0_reg_287[13]_i_1 
       (.I0(buffer_0_reg_287[13]),
        .I1(icmp_ln31_reg_952_pp1_iter10_reg),
        .I2(output_r_ce0),
        .I3(buffer_reg_1073[13]),
        .O(ap_phi_mux_buffer_0_phi_fu_291_p4[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \buffer_0_reg_287[14]_i_1 
       (.I0(buffer_0_reg_287[14]),
        .I1(icmp_ln31_reg_952_pp1_iter10_reg),
        .I2(output_r_ce0),
        .I3(buffer_reg_1073[14]),
        .O(ap_phi_mux_buffer_0_phi_fu_291_p4[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \buffer_0_reg_287[15]_i_1 
       (.I0(buffer_0_reg_287[15]),
        .I1(icmp_ln31_reg_952_pp1_iter10_reg),
        .I2(output_r_ce0),
        .I3(buffer_reg_1073[15]),
        .O(ap_phi_mux_buffer_0_phi_fu_291_p4[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \buffer_0_reg_287[16]_i_1 
       (.I0(buffer_0_reg_287[16]),
        .I1(icmp_ln31_reg_952_pp1_iter10_reg),
        .I2(output_r_ce0),
        .I3(buffer_reg_1073[16]),
        .O(ap_phi_mux_buffer_0_phi_fu_291_p4[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \buffer_0_reg_287[17]_i_1 
       (.I0(buffer_0_reg_287[17]),
        .I1(icmp_ln31_reg_952_pp1_iter10_reg),
        .I2(output_r_ce0),
        .I3(buffer_reg_1073[17]),
        .O(ap_phi_mux_buffer_0_phi_fu_291_p4[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \buffer_0_reg_287[18]_i_1 
       (.I0(buffer_0_reg_287[18]),
        .I1(icmp_ln31_reg_952_pp1_iter10_reg),
        .I2(output_r_ce0),
        .I3(buffer_reg_1073[18]),
        .O(ap_phi_mux_buffer_0_phi_fu_291_p4[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \buffer_0_reg_287[19]_i_1 
       (.I0(buffer_0_reg_287[19]),
        .I1(icmp_ln31_reg_952_pp1_iter10_reg),
        .I2(output_r_ce0),
        .I3(buffer_reg_1073[19]),
        .O(ap_phi_mux_buffer_0_phi_fu_291_p4[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \buffer_0_reg_287[1]_i_1 
       (.I0(buffer_0_reg_287[1]),
        .I1(icmp_ln31_reg_952_pp1_iter10_reg),
        .I2(output_r_ce0),
        .I3(buffer_reg_1073[1]),
        .O(ap_phi_mux_buffer_0_phi_fu_291_p4[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \buffer_0_reg_287[20]_i_1 
       (.I0(buffer_0_reg_287[20]),
        .I1(icmp_ln31_reg_952_pp1_iter10_reg),
        .I2(output_r_ce0),
        .I3(buffer_reg_1073[20]),
        .O(ap_phi_mux_buffer_0_phi_fu_291_p4[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \buffer_0_reg_287[21]_i_1 
       (.I0(buffer_0_reg_287[21]),
        .I1(icmp_ln31_reg_952_pp1_iter10_reg),
        .I2(output_r_ce0),
        .I3(buffer_reg_1073[21]),
        .O(ap_phi_mux_buffer_0_phi_fu_291_p4[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \buffer_0_reg_287[22]_i_1 
       (.I0(buffer_0_reg_287[22]),
        .I1(icmp_ln31_reg_952_pp1_iter10_reg),
        .I2(output_r_ce0),
        .I3(buffer_reg_1073[22]),
        .O(ap_phi_mux_buffer_0_phi_fu_291_p4[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \buffer_0_reg_287[2]_i_1 
       (.I0(buffer_0_reg_287[2]),
        .I1(icmp_ln31_reg_952_pp1_iter10_reg),
        .I2(output_r_ce0),
        .I3(buffer_reg_1073[2]),
        .O(ap_phi_mux_buffer_0_phi_fu_291_p4[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \buffer_0_reg_287[3]_i_1 
       (.I0(buffer_0_reg_287[3]),
        .I1(icmp_ln31_reg_952_pp1_iter10_reg),
        .I2(output_r_ce0),
        .I3(buffer_reg_1073[3]),
        .O(ap_phi_mux_buffer_0_phi_fu_291_p4[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \buffer_0_reg_287[4]_i_1 
       (.I0(buffer_0_reg_287[4]),
        .I1(icmp_ln31_reg_952_pp1_iter10_reg),
        .I2(output_r_ce0),
        .I3(buffer_reg_1073[4]),
        .O(ap_phi_mux_buffer_0_phi_fu_291_p4[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \buffer_0_reg_287[5]_i_1 
       (.I0(buffer_0_reg_287[5]),
        .I1(icmp_ln31_reg_952_pp1_iter10_reg),
        .I2(output_r_ce0),
        .I3(buffer_reg_1073[5]),
        .O(ap_phi_mux_buffer_0_phi_fu_291_p4[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \buffer_0_reg_287[6]_i_1 
       (.I0(buffer_0_reg_287[6]),
        .I1(icmp_ln31_reg_952_pp1_iter10_reg),
        .I2(output_r_ce0),
        .I3(buffer_reg_1073[6]),
        .O(ap_phi_mux_buffer_0_phi_fu_291_p4[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \buffer_0_reg_287[7]_i_1 
       (.I0(buffer_0_reg_287[7]),
        .I1(icmp_ln31_reg_952_pp1_iter10_reg),
        .I2(output_r_ce0),
        .I3(buffer_reg_1073[7]),
        .O(ap_phi_mux_buffer_0_phi_fu_291_p4[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \buffer_0_reg_287[8]_i_1 
       (.I0(buffer_0_reg_287[8]),
        .I1(icmp_ln31_reg_952_pp1_iter10_reg),
        .I2(output_r_ce0),
        .I3(buffer_reg_1073[8]),
        .O(ap_phi_mux_buffer_0_phi_fu_291_p4[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \buffer_0_reg_287[9]_i_1 
       (.I0(buffer_0_reg_287[9]),
        .I1(icmp_ln31_reg_952_pp1_iter10_reg),
        .I2(output_r_ce0),
        .I3(buffer_reg_1073[9]),
        .O(ap_phi_mux_buffer_0_phi_fu_291_p4[9]));
  FDSE \buffer_0_reg_287_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_buffer_0_phi_fu_291_p4[0]),
        .Q(buffer_0_reg_287[0]),
        .S(ap_CS_fsm_state3));
  FDSE \buffer_0_reg_287_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_buffer_0_phi_fu_291_p4[10]),
        .Q(buffer_0_reg_287[10]),
        .S(ap_CS_fsm_state3));
  FDRE \buffer_0_reg_287_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_buffer_0_phi_fu_291_p4[11]),
        .Q(buffer_0_reg_287[11]),
        .R(ap_CS_fsm_state3));
  FDSE \buffer_0_reg_287_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_buffer_0_phi_fu_291_p4[12]),
        .Q(buffer_0_reg_287[12]),
        .S(ap_CS_fsm_state3));
  FDRE \buffer_0_reg_287_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_buffer_0_phi_fu_291_p4[13]),
        .Q(buffer_0_reg_287[13]),
        .R(ap_CS_fsm_state3));
  FDSE \buffer_0_reg_287_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_buffer_0_phi_fu_291_p4[14]),
        .Q(buffer_0_reg_287[14]),
        .S(ap_CS_fsm_state3));
  FDSE \buffer_0_reg_287_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_buffer_0_phi_fu_291_p4[15]),
        .Q(buffer_0_reg_287[15]),
        .S(ap_CS_fsm_state3));
  FDSE \buffer_0_reg_287_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_buffer_0_phi_fu_291_p4[16]),
        .Q(buffer_0_reg_287[16]),
        .S(ap_CS_fsm_state3));
  FDSE \buffer_0_reg_287_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_buffer_0_phi_fu_291_p4[17]),
        .Q(buffer_0_reg_287[17]),
        .S(ap_CS_fsm_state3));
  FDSE \buffer_0_reg_287_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_buffer_0_phi_fu_291_p4[18]),
        .Q(buffer_0_reg_287[18]),
        .S(ap_CS_fsm_state3));
  FDSE \buffer_0_reg_287_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_buffer_0_phi_fu_291_p4[19]),
        .Q(buffer_0_reg_287[19]),
        .S(ap_CS_fsm_state3));
  FDRE \buffer_0_reg_287_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_buffer_0_phi_fu_291_p4[1]),
        .Q(buffer_0_reg_287[1]),
        .R(ap_CS_fsm_state3));
  FDSE \buffer_0_reg_287_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_buffer_0_phi_fu_291_p4[20]),
        .Q(buffer_0_reg_287[20]),
        .S(ap_CS_fsm_state3));
  FDSE \buffer_0_reg_287_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_buffer_0_phi_fu_291_p4[21]),
        .Q(buffer_0_reg_287[21]),
        .S(ap_CS_fsm_state3));
  FDSE \buffer_0_reg_287_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_buffer_0_phi_fu_291_p4[22]),
        .Q(buffer_0_reg_287[22]),
        .S(ap_CS_fsm_state3));
  FDSE \buffer_0_reg_287_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_buffer_0_phi_fu_291_p4[2]),
        .Q(buffer_0_reg_287[2]),
        .S(ap_CS_fsm_state3));
  FDSE \buffer_0_reg_287_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_buffer_0_phi_fu_291_p4[3]),
        .Q(buffer_0_reg_287[3]),
        .S(ap_CS_fsm_state3));
  FDRE \buffer_0_reg_287_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_buffer_0_phi_fu_291_p4[4]),
        .Q(buffer_0_reg_287[4]),
        .R(ap_CS_fsm_state3));
  FDRE \buffer_0_reg_287_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_buffer_0_phi_fu_291_p4[5]),
        .Q(buffer_0_reg_287[5]),
        .R(ap_CS_fsm_state3));
  FDRE \buffer_0_reg_287_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_buffer_0_phi_fu_291_p4[6]),
        .Q(buffer_0_reg_287[6]),
        .R(ap_CS_fsm_state3));
  FDRE \buffer_0_reg_287_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_buffer_0_phi_fu_291_p4[7]),
        .Q(buffer_0_reg_287[7]),
        .R(ap_CS_fsm_state3));
  FDRE \buffer_0_reg_287_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_buffer_0_phi_fu_291_p4[8]),
        .Q(buffer_0_reg_287[8]),
        .R(ap_CS_fsm_state3));
  FDSE \buffer_0_reg_287_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_buffer_0_phi_fu_291_p4[9]),
        .Q(buffer_0_reg_287[9]),
        .S(ap_CS_fsm_state3));
  LUT6 #(
    .INIT(64'hBABBBFBB45444044)) 
    \buffer_reg_1073[11]_i_2 
       (.I0(or_ln36_reg_1007_pp1_iter9_reg),
        .I1(buffer_0_reg_287[11]),
        .I2(icmp_ln31_reg_952_pp1_iter10_reg),
        .I3(output_r_ce0),
        .I4(buffer_reg_1073[11]),
        .I5(sext_ln39_2_fu_788_p1[11]),
        .O(\buffer_reg_1073[11]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h00004575FFFFBA8A)) 
    \buffer_reg_1073[11]_i_3 
       (.I0(buffer_0_reg_287[10]),
        .I1(icmp_ln31_reg_952_pp1_iter10_reg),
        .I2(output_r_ce0),
        .I3(buffer_reg_1073[10]),
        .I4(or_ln36_reg_1007_pp1_iter9_reg),
        .I5(sext_ln39_2_fu_788_p1[10]),
        .O(\buffer_reg_1073[11]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h00004575FFFFBA8A)) 
    \buffer_reg_1073[11]_i_4 
       (.I0(buffer_0_reg_287[9]),
        .I1(icmp_ln31_reg_952_pp1_iter10_reg),
        .I2(output_r_ce0),
        .I3(buffer_reg_1073[9]),
        .I4(or_ln36_reg_1007_pp1_iter9_reg),
        .I5(sext_ln39_2_fu_788_p1[9]),
        .O(\buffer_reg_1073[11]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hBABBBFBB45444044)) 
    \buffer_reg_1073[11]_i_5 
       (.I0(or_ln36_reg_1007_pp1_iter9_reg),
        .I1(buffer_0_reg_287[8]),
        .I2(icmp_ln31_reg_952_pp1_iter10_reg),
        .I3(output_r_ce0),
        .I4(buffer_reg_1073[8]),
        .I5(sext_ln39_2_fu_788_p1[8]),
        .O(\buffer_reg_1073[11]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h00004575FFFFBA8A)) 
    \buffer_reg_1073[15]_i_2 
       (.I0(buffer_0_reg_287[15]),
        .I1(icmp_ln31_reg_952_pp1_iter10_reg),
        .I2(output_r_ce0),
        .I3(buffer_reg_1073[15]),
        .I4(or_ln36_reg_1007_pp1_iter9_reg),
        .I5(sext_ln39_2_fu_788_p1[15]),
        .O(\buffer_reg_1073[15]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h00004575FFFFBA8A)) 
    \buffer_reg_1073[15]_i_3 
       (.I0(buffer_0_reg_287[14]),
        .I1(icmp_ln31_reg_952_pp1_iter10_reg),
        .I2(output_r_ce0),
        .I3(buffer_reg_1073[14]),
        .I4(or_ln36_reg_1007_pp1_iter9_reg),
        .I5(sext_ln39_2_fu_788_p1[14]),
        .O(\buffer_reg_1073[15]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hBABBBFBB45444044)) 
    \buffer_reg_1073[15]_i_4 
       (.I0(or_ln36_reg_1007_pp1_iter9_reg),
        .I1(buffer_0_reg_287[13]),
        .I2(icmp_ln31_reg_952_pp1_iter10_reg),
        .I3(output_r_ce0),
        .I4(buffer_reg_1073[13]),
        .I5(sext_ln39_2_fu_788_p1[13]),
        .O(\buffer_reg_1073[15]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h00004575FFFFBA8A)) 
    \buffer_reg_1073[15]_i_5 
       (.I0(buffer_0_reg_287[12]),
        .I1(icmp_ln31_reg_952_pp1_iter10_reg),
        .I2(output_r_ce0),
        .I3(buffer_reg_1073[12]),
        .I4(or_ln36_reg_1007_pp1_iter9_reg),
        .I5(sext_ln39_2_fu_788_p1[12]),
        .O(\buffer_reg_1073[15]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h00105515)) 
    \buffer_reg_1073[19]_i_2 
       (.I0(or_ln36_reg_1007_pp1_iter9_reg),
        .I1(buffer_reg_1073[19]),
        .I2(output_r_ce0),
        .I3(icmp_ln31_reg_952_pp1_iter10_reg),
        .I4(buffer_0_reg_287[19]),
        .O(\buffer_reg_1073[19]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h00105515)) 
    \buffer_reg_1073[19]_i_3 
       (.I0(or_ln36_reg_1007_pp1_iter9_reg),
        .I1(buffer_reg_1073[18]),
        .I2(output_r_ce0),
        .I3(icmp_ln31_reg_952_pp1_iter10_reg),
        .I4(buffer_0_reg_287[18]),
        .O(\buffer_reg_1073[19]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFA5CCA533)) 
    \buffer_reg_1073[19]_i_4 
       (.I0(buffer_0_reg_287[18]),
        .I1(buffer_reg_1073[18]),
        .I2(buffer_0_reg_287[19]),
        .I3(\buffer_reg_1073[22]_i_8_n_5 ),
        .I4(buffer_reg_1073[19]),
        .I5(or_ln36_reg_1007_pp1_iter9_reg),
        .O(\buffer_reg_1073[19]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h5555555565666A66)) 
    \buffer_reg_1073[19]_i_5 
       (.I0(sext_ln39_2_fu_788_p1[17]),
        .I1(buffer_0_reg_287[18]),
        .I2(icmp_ln31_reg_952_pp1_iter10_reg),
        .I3(output_r_ce0),
        .I4(buffer_reg_1073[18]),
        .I5(or_ln36_reg_1007_pp1_iter9_reg),
        .O(\buffer_reg_1073[19]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h5555555565666A66)) 
    \buffer_reg_1073[19]_i_6 
       (.I0(sext_ln39_2_fu_788_p1[17]),
        .I1(buffer_0_reg_287[17]),
        .I2(icmp_ln31_reg_952_pp1_iter10_reg),
        .I3(output_r_ce0),
        .I4(buffer_reg_1073[17]),
        .I5(or_ln36_reg_1007_pp1_iter9_reg),
        .O(\buffer_reg_1073[19]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h00004575FFFFBA8A)) 
    \buffer_reg_1073[19]_i_7 
       (.I0(buffer_0_reg_287[16]),
        .I1(icmp_ln31_reg_952_pp1_iter10_reg),
        .I2(output_r_ce0),
        .I3(buffer_reg_1073[16]),
        .I4(or_ln36_reg_1007_pp1_iter9_reg),
        .I5(sext_ln39_2_fu_788_p1[16]),
        .O(\buffer_reg_1073[19]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \buffer_reg_1073[22]_i_1 
       (.I0(ap_enable_reg_pp1_iter10),
        .I1(icmp_ln31_reg_952_pp1_iter9_reg),
        .O(buffer_reg_10730));
  LUT5 #(
    .INIT(32'h00105515)) 
    \buffer_reg_1073[22]_i_3 
       (.I0(or_ln36_reg_1007_pp1_iter9_reg),
        .I1(buffer_reg_1073[21]),
        .I2(output_r_ce0),
        .I3(icmp_ln31_reg_952_pp1_iter10_reg),
        .I4(buffer_0_reg_287[21]),
        .O(\buffer_reg_1073[22]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h00105515)) 
    \buffer_reg_1073[22]_i_4 
       (.I0(or_ln36_reg_1007_pp1_iter9_reg),
        .I1(buffer_reg_1073[20]),
        .I2(output_r_ce0),
        .I3(icmp_ln31_reg_952_pp1_iter10_reg),
        .I4(buffer_0_reg_287[20]),
        .O(\buffer_reg_1073[22]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFA5CCA533)) 
    \buffer_reg_1073[22]_i_5 
       (.I0(buffer_0_reg_287[21]),
        .I1(buffer_reg_1073[21]),
        .I2(buffer_0_reg_287[22]),
        .I3(\buffer_reg_1073[22]_i_8_n_5 ),
        .I4(buffer_reg_1073[22]),
        .I5(or_ln36_reg_1007_pp1_iter9_reg),
        .O(\buffer_reg_1073[22]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFA5CCA533)) 
    \buffer_reg_1073[22]_i_6 
       (.I0(buffer_0_reg_287[20]),
        .I1(buffer_reg_1073[20]),
        .I2(buffer_0_reg_287[21]),
        .I3(\buffer_reg_1073[22]_i_8_n_5 ),
        .I4(buffer_reg_1073[21]),
        .I5(or_ln36_reg_1007_pp1_iter9_reg),
        .O(\buffer_reg_1073[22]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFA5CCA533)) 
    \buffer_reg_1073[22]_i_7 
       (.I0(buffer_0_reg_287[19]),
        .I1(buffer_reg_1073[19]),
        .I2(buffer_0_reg_287[20]),
        .I3(\buffer_reg_1073[22]_i_8_n_5 ),
        .I4(buffer_reg_1073[20]),
        .I5(or_ln36_reg_1007_pp1_iter9_reg),
        .O(\buffer_reg_1073[22]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \buffer_reg_1073[22]_i_8 
       (.I0(icmp_ln31_reg_952_pp1_iter10_reg),
        .I1(output_r_ce0),
        .O(\buffer_reg_1073[22]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h00004575FFFFBA8A)) 
    \buffer_reg_1073[3]_i_2 
       (.I0(buffer_0_reg_287[3]),
        .I1(icmp_ln31_reg_952_pp1_iter10_reg),
        .I2(output_r_ce0),
        .I3(buffer_reg_1073[3]),
        .I4(or_ln36_reg_1007_pp1_iter9_reg),
        .I5(sext_ln39_2_fu_788_p1[3]),
        .O(\buffer_reg_1073[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h00004575FFFFBA8A)) 
    \buffer_reg_1073[3]_i_3 
       (.I0(buffer_0_reg_287[2]),
        .I1(icmp_ln31_reg_952_pp1_iter10_reg),
        .I2(output_r_ce0),
        .I3(buffer_reg_1073[2]),
        .I4(or_ln36_reg_1007_pp1_iter9_reg),
        .I5(sext_ln39_2_fu_788_p1[2]),
        .O(\buffer_reg_1073[3]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hBABBBFBB45444044)) 
    \buffer_reg_1073[3]_i_4 
       (.I0(or_ln36_reg_1007_pp1_iter9_reg),
        .I1(buffer_0_reg_287[1]),
        .I2(icmp_ln31_reg_952_pp1_iter10_reg),
        .I3(output_r_ce0),
        .I4(buffer_reg_1073[1]),
        .I5(sext_ln39_2_fu_788_p1[1]),
        .O(\buffer_reg_1073[3]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h00004575FFFFBA8A)) 
    \buffer_reg_1073[3]_i_5 
       (.I0(buffer_0_reg_287[0]),
        .I1(icmp_ln31_reg_952_pp1_iter10_reg),
        .I2(output_r_ce0),
        .I3(buffer_reg_1073[0]),
        .I4(or_ln36_reg_1007_pp1_iter9_reg),
        .I5(sext_ln39_2_fu_788_p1[0]),
        .O(\buffer_reg_1073[3]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hBABBBFBB45444044)) 
    \buffer_reg_1073[7]_i_2 
       (.I0(or_ln36_reg_1007_pp1_iter9_reg),
        .I1(buffer_0_reg_287[7]),
        .I2(icmp_ln31_reg_952_pp1_iter10_reg),
        .I3(output_r_ce0),
        .I4(buffer_reg_1073[7]),
        .I5(sext_ln39_2_fu_788_p1[7]),
        .O(\buffer_reg_1073[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBABBBFBB45444044)) 
    \buffer_reg_1073[7]_i_3 
       (.I0(or_ln36_reg_1007_pp1_iter9_reg),
        .I1(buffer_0_reg_287[6]),
        .I2(icmp_ln31_reg_952_pp1_iter10_reg),
        .I3(output_r_ce0),
        .I4(buffer_reg_1073[6]),
        .I5(sext_ln39_2_fu_788_p1[6]),
        .O(\buffer_reg_1073[7]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hBABBBFBB45444044)) 
    \buffer_reg_1073[7]_i_4 
       (.I0(or_ln36_reg_1007_pp1_iter9_reg),
        .I1(buffer_0_reg_287[5]),
        .I2(icmp_ln31_reg_952_pp1_iter10_reg),
        .I3(output_r_ce0),
        .I4(buffer_reg_1073[5]),
        .I5(sext_ln39_2_fu_788_p1[5]),
        .O(\buffer_reg_1073[7]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hBABBBFBB45444044)) 
    \buffer_reg_1073[7]_i_5 
       (.I0(or_ln36_reg_1007_pp1_iter9_reg),
        .I1(buffer_0_reg_287[4]),
        .I2(icmp_ln31_reg_952_pp1_iter10_reg),
        .I3(output_r_ce0),
        .I4(buffer_reg_1073[4]),
        .I5(sext_ln39_2_fu_788_p1[4]),
        .O(\buffer_reg_1073[7]_i_5_n_5 ));
  FDRE \buffer_reg_1073_reg[0] 
       (.C(ap_clk),
        .CE(buffer_reg_10730),
        .D(buffer_fu_792_p2[0]),
        .Q(buffer_reg_1073[0]),
        .R(1'b0));
  FDRE \buffer_reg_1073_reg[10] 
       (.C(ap_clk),
        .CE(buffer_reg_10730),
        .D(buffer_fu_792_p2[10]),
        .Q(buffer_reg_1073[10]),
        .R(1'b0));
  FDRE \buffer_reg_1073_reg[11] 
       (.C(ap_clk),
        .CE(buffer_reg_10730),
        .D(buffer_fu_792_p2[11]),
        .Q(buffer_reg_1073[11]),
        .R(1'b0));
  CARRY4 \buffer_reg_1073_reg[11]_i_1 
       (.CI(\buffer_reg_1073_reg[7]_i_1_n_5 ),
        .CO({\buffer_reg_1073_reg[11]_i_1_n_5 ,\buffer_reg_1073_reg[11]_i_1_n_6 ,\buffer_reg_1073_reg[11]_i_1_n_7 ,\buffer_reg_1073_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(sext_ln39_2_fu_788_p1[11:8]),
        .O(buffer_fu_792_p2[11:8]),
        .S({\buffer_reg_1073[11]_i_2_n_5 ,\buffer_reg_1073[11]_i_3_n_5 ,\buffer_reg_1073[11]_i_4_n_5 ,\buffer_reg_1073[11]_i_5_n_5 }));
  FDRE \buffer_reg_1073_reg[12] 
       (.C(ap_clk),
        .CE(buffer_reg_10730),
        .D(buffer_fu_792_p2[12]),
        .Q(buffer_reg_1073[12]),
        .R(1'b0));
  FDRE \buffer_reg_1073_reg[13] 
       (.C(ap_clk),
        .CE(buffer_reg_10730),
        .D(buffer_fu_792_p2[13]),
        .Q(buffer_reg_1073[13]),
        .R(1'b0));
  FDRE \buffer_reg_1073_reg[14] 
       (.C(ap_clk),
        .CE(buffer_reg_10730),
        .D(buffer_fu_792_p2[14]),
        .Q(buffer_reg_1073[14]),
        .R(1'b0));
  FDRE \buffer_reg_1073_reg[15] 
       (.C(ap_clk),
        .CE(buffer_reg_10730),
        .D(buffer_fu_792_p2[15]),
        .Q(buffer_reg_1073[15]),
        .R(1'b0));
  CARRY4 \buffer_reg_1073_reg[15]_i_1 
       (.CI(\buffer_reg_1073_reg[11]_i_1_n_5 ),
        .CO({\buffer_reg_1073_reg[15]_i_1_n_5 ,\buffer_reg_1073_reg[15]_i_1_n_6 ,\buffer_reg_1073_reg[15]_i_1_n_7 ,\buffer_reg_1073_reg[15]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(sext_ln39_2_fu_788_p1[15:12]),
        .O(buffer_fu_792_p2[15:12]),
        .S({\buffer_reg_1073[15]_i_2_n_5 ,\buffer_reg_1073[15]_i_3_n_5 ,\buffer_reg_1073[15]_i_4_n_5 ,\buffer_reg_1073[15]_i_5_n_5 }));
  FDRE \buffer_reg_1073_reg[16] 
       (.C(ap_clk),
        .CE(buffer_reg_10730),
        .D(buffer_fu_792_p2[16]),
        .Q(buffer_reg_1073[16]),
        .R(1'b0));
  FDRE \buffer_reg_1073_reg[17] 
       (.C(ap_clk),
        .CE(buffer_reg_10730),
        .D(buffer_fu_792_p2[17]),
        .Q(buffer_reg_1073[17]),
        .R(1'b0));
  FDRE \buffer_reg_1073_reg[18] 
       (.C(ap_clk),
        .CE(buffer_reg_10730),
        .D(buffer_fu_792_p2[18]),
        .Q(buffer_reg_1073[18]),
        .R(1'b0));
  FDRE \buffer_reg_1073_reg[19] 
       (.C(ap_clk),
        .CE(buffer_reg_10730),
        .D(buffer_fu_792_p2[19]),
        .Q(buffer_reg_1073[19]),
        .R(1'b0));
  CARRY4 \buffer_reg_1073_reg[19]_i_1 
       (.CI(\buffer_reg_1073_reg[15]_i_1_n_5 ),
        .CO({\buffer_reg_1073_reg[19]_i_1_n_5 ,\buffer_reg_1073_reg[19]_i_1_n_6 ,\buffer_reg_1073_reg[19]_i_1_n_7 ,\buffer_reg_1073_reg[19]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_reg_1073[19]_i_2_n_5 ,\buffer_reg_1073[19]_i_3_n_5 ,sext_ln39_2_fu_788_p1[17:16]}),
        .O(buffer_fu_792_p2[19:16]),
        .S({\buffer_reg_1073[19]_i_4_n_5 ,\buffer_reg_1073[19]_i_5_n_5 ,\buffer_reg_1073[19]_i_6_n_5 ,\buffer_reg_1073[19]_i_7_n_5 }));
  FDRE \buffer_reg_1073_reg[1] 
       (.C(ap_clk),
        .CE(buffer_reg_10730),
        .D(buffer_fu_792_p2[1]),
        .Q(buffer_reg_1073[1]),
        .R(1'b0));
  FDRE \buffer_reg_1073_reg[20] 
       (.C(ap_clk),
        .CE(buffer_reg_10730),
        .D(buffer_fu_792_p2[20]),
        .Q(buffer_reg_1073[20]),
        .R(1'b0));
  FDRE \buffer_reg_1073_reg[21] 
       (.C(ap_clk),
        .CE(buffer_reg_10730),
        .D(buffer_fu_792_p2[21]),
        .Q(buffer_reg_1073[21]),
        .R(1'b0));
  FDRE \buffer_reg_1073_reg[22] 
       (.C(ap_clk),
        .CE(buffer_reg_10730),
        .D(buffer_fu_792_p2[22]),
        .Q(buffer_reg_1073[22]),
        .R(1'b0));
  CARRY4 \buffer_reg_1073_reg[22]_i_2 
       (.CI(\buffer_reg_1073_reg[19]_i_1_n_5 ),
        .CO({\NLW_buffer_reg_1073_reg[22]_i_2_CO_UNCONNECTED [3:2],\buffer_reg_1073_reg[22]_i_2_n_7 ,\buffer_reg_1073_reg[22]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\buffer_reg_1073[22]_i_3_n_5 ,\buffer_reg_1073[22]_i_4_n_5 }),
        .O({\NLW_buffer_reg_1073_reg[22]_i_2_O_UNCONNECTED [3],buffer_fu_792_p2[22:20]}),
        .S({1'b0,\buffer_reg_1073[22]_i_5_n_5 ,\buffer_reg_1073[22]_i_6_n_5 ,\buffer_reg_1073[22]_i_7_n_5 }));
  FDRE \buffer_reg_1073_reg[2] 
       (.C(ap_clk),
        .CE(buffer_reg_10730),
        .D(buffer_fu_792_p2[2]),
        .Q(buffer_reg_1073[2]),
        .R(1'b0));
  FDRE \buffer_reg_1073_reg[3] 
       (.C(ap_clk),
        .CE(buffer_reg_10730),
        .D(buffer_fu_792_p2[3]),
        .Q(buffer_reg_1073[3]),
        .R(1'b0));
  CARRY4 \buffer_reg_1073_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\buffer_reg_1073_reg[3]_i_1_n_5 ,\buffer_reg_1073_reg[3]_i_1_n_6 ,\buffer_reg_1073_reg[3]_i_1_n_7 ,\buffer_reg_1073_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(sext_ln39_2_fu_788_p1[3:0]),
        .O(buffer_fu_792_p2[3:0]),
        .S({\buffer_reg_1073[3]_i_2_n_5 ,\buffer_reg_1073[3]_i_3_n_5 ,\buffer_reg_1073[3]_i_4_n_5 ,\buffer_reg_1073[3]_i_5_n_5 }));
  FDRE \buffer_reg_1073_reg[4] 
       (.C(ap_clk),
        .CE(buffer_reg_10730),
        .D(buffer_fu_792_p2[4]),
        .Q(buffer_reg_1073[4]),
        .R(1'b0));
  FDRE \buffer_reg_1073_reg[5] 
       (.C(ap_clk),
        .CE(buffer_reg_10730),
        .D(buffer_fu_792_p2[5]),
        .Q(buffer_reg_1073[5]),
        .R(1'b0));
  FDRE \buffer_reg_1073_reg[6] 
       (.C(ap_clk),
        .CE(buffer_reg_10730),
        .D(buffer_fu_792_p2[6]),
        .Q(buffer_reg_1073[6]),
        .R(1'b0));
  FDRE \buffer_reg_1073_reg[7] 
       (.C(ap_clk),
        .CE(buffer_reg_10730),
        .D(buffer_fu_792_p2[7]),
        .Q(buffer_reg_1073[7]),
        .R(1'b0));
  CARRY4 \buffer_reg_1073_reg[7]_i_1 
       (.CI(\buffer_reg_1073_reg[3]_i_1_n_5 ),
        .CO({\buffer_reg_1073_reg[7]_i_1_n_5 ,\buffer_reg_1073_reg[7]_i_1_n_6 ,\buffer_reg_1073_reg[7]_i_1_n_7 ,\buffer_reg_1073_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(sext_ln39_2_fu_788_p1[7:4]),
        .O(buffer_fu_792_p2[7:4]),
        .S({\buffer_reg_1073[7]_i_2_n_5 ,\buffer_reg_1073[7]_i_3_n_5 ,\buffer_reg_1073[7]_i_4_n_5 ,\buffer_reg_1073[7]_i_5_n_5 }));
  FDRE \buffer_reg_1073_reg[8] 
       (.C(ap_clk),
        .CE(buffer_reg_10730),
        .D(buffer_fu_792_p2[8]),
        .Q(buffer_reg_1073[8]),
        .R(1'b0));
  FDRE \buffer_reg_1073_reg[9] 
       (.C(ap_clk),
        .CE(buffer_reg_10730),
        .D(buffer_fu_792_p2[9]),
        .Q(buffer_reg_1073[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_pointwise_conv2d_fix_4_fu_500_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(grp_pointwise_conv2d_fix_4_fu_500_ap_ready),
        .I2(grp_pointwise_conv2d_fix_4_fu_500_ap_start_reg),
        .O(\ap_CS_fsm_reg[38] ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_0_reg_232[0]_i_1 
       (.I0(i_0_reg_232_reg[0]),
        .O(i_fu_316_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_0_reg_232[1]_i_1 
       (.I0(i_0_reg_232_reg[1]),
        .I1(i_0_reg_232_reg[0]),
        .O(i_fu_316_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_0_reg_232[2]_i_1 
       (.I0(i_0_reg_232_reg[2]),
        .I1(i_0_reg_232_reg[1]),
        .I2(i_0_reg_232_reg[0]),
        .O(i_fu_316_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_0_reg_232[3]_i_1 
       (.I0(i_0_reg_232_reg[3]),
        .I1(i_0_reg_232_reg[1]),
        .I2(i_0_reg_232_reg[2]),
        .I3(i_0_reg_232_reg[0]),
        .O(i_fu_316_p2[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \i_0_reg_232[4]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_pointwise_conv2d_fix_4_fu_500_ap_start_reg),
        .O(ap_NS_fsm117_out));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA2)) 
    \i_0_reg_232[4]_i_2 
       (.I0(ap_CS_fsm_state2),
        .I1(i_0_reg_232_reg[4]),
        .I2(i_0_reg_232_reg[1]),
        .I3(i_0_reg_232_reg[0]),
        .I4(i_0_reg_232_reg[2]),
        .I5(i_0_reg_232_reg[3]),
        .O(ap_NS_fsm1_0));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_0_reg_232[4]_i_3 
       (.I0(i_0_reg_232_reg[4]),
        .I1(i_0_reg_232_reg[3]),
        .I2(i_0_reg_232_reg[0]),
        .I3(i_0_reg_232_reg[2]),
        .I4(i_0_reg_232_reg[1]),
        .O(i_fu_316_p2[4]));
  FDRE \i_0_reg_232_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1_0),
        .D(i_fu_316_p2[0]),
        .Q(i_0_reg_232_reg[0]),
        .R(ap_NS_fsm117_out));
  FDRE \i_0_reg_232_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1_0),
        .D(i_fu_316_p2[1]),
        .Q(i_0_reg_232_reg[1]),
        .R(ap_NS_fsm117_out));
  FDRE \i_0_reg_232_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1_0),
        .D(i_fu_316_p2[2]),
        .Q(i_0_reg_232_reg[2]),
        .R(ap_NS_fsm117_out));
  FDRE \i_0_reg_232_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1_0),
        .D(i_fu_316_p2[3]),
        .Q(i_0_reg_232_reg[3]),
        .R(ap_NS_fsm117_out));
  FDRE \i_0_reg_232_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1_0),
        .D(i_fu_316_p2[4]),
        .Q(i_0_reg_232_reg[4]),
        .R(ap_NS_fsm117_out));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT5 #(
    .INIT(32'h00008A88)) 
    \i_1_reg_404[9]_i_1 
       (.I0(Q[1]),
        .I1(grp_pointwise_conv2d_fix_4_fu_500_ap_ready),
        .I2(grp_pointwise_conv2d_fix_4_fu_500_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(E),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln31_reg_952[0]_i_1 
       (.I0(icmp_ln31_fu_448_p2),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(icmp_ln31_reg_952),
        .O(\icmp_ln31_reg_952[0]_i_1_n_5 ));
  FDRE \icmp_ln31_reg_952_pp1_iter10_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln31_reg_952_pp1_iter9_reg),
        .Q(icmp_ln31_reg_952_pp1_iter10_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln31_reg_952_pp1_iter1_reg[0]_i_1 
       (.I0(icmp_ln31_reg_952),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(icmp_ln31_reg_952_pp1_iter1_reg),
        .O(\icmp_ln31_reg_952_pp1_iter1_reg[0]_i_1_n_5 ));
  FDRE \icmp_ln31_reg_952_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln31_reg_952_pp1_iter1_reg[0]_i_1_n_5 ),
        .Q(icmp_ln31_reg_952_pp1_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln31_reg_952_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln31_reg_952_pp1_iter1_reg),
        .Q(icmp_ln31_reg_952_pp1_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln31_reg_952_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln31_reg_952_pp1_iter2_reg),
        .Q(icmp_ln31_reg_952_pp1_iter3_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_4_fu_500/icmp_ln31_reg_952_pp1_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_4_fu_500/icmp_ln31_reg_952_pp1_iter7_reg_reg[0]_srl4 " *) 
  SRL16E \icmp_ln31_reg_952_pp1_iter7_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(icmp_ln31_reg_952_pp1_iter3_reg),
        .Q(\icmp_ln31_reg_952_pp1_iter7_reg_reg[0]_srl4_n_5 ));
  FDRE \icmp_ln31_reg_952_pp1_iter8_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln31_reg_952_pp1_iter7_reg_reg[0]_srl4_n_5 ),
        .Q(icmp_ln31_reg_952_pp1_iter8_reg),
        .R(1'b0));
  FDRE \icmp_ln31_reg_952_pp1_iter9_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln31_reg_952_pp1_iter8_reg),
        .Q(icmp_ln31_reg_952_pp1_iter9_reg),
        .R(1'b0));
  FDRE \icmp_ln31_reg_952_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln31_reg_952[0]_i_1_n_5 ),
        .Q(icmp_ln31_reg_952),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln33_reg_961[0]_i_1 
       (.I0(icmp_ln33_fu_460_p2),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(icmp_ln31_fu_448_p2),
        .I3(icmp_ln33_reg_961),
        .O(\icmp_ln33_reg_961[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln33_reg_961_pp1_iter1_reg[0]_i_1 
       (.I0(icmp_ln33_reg_961),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(icmp_ln33_reg_961_pp1_iter1_reg),
        .O(\icmp_ln33_reg_961_pp1_iter1_reg[0]_i_1_n_5 ));
  FDRE \icmp_ln33_reg_961_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln33_reg_961_pp1_iter1_reg[0]_i_1_n_5 ),
        .Q(icmp_ln33_reg_961_pp1_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln33_reg_961_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln33_reg_961[0]_i_1_n_5 ),
        .Q(icmp_ln33_reg_961),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln36_1_reg_1039[0]_i_1 
       (.I0(icmp_ln36_1_reg_1039),
        .I1(icmp_ln31_reg_952_pp1_iter1_reg),
        .I2(icmp_ln36_1_fu_660_p2),
        .O(\icmp_ln36_1_reg_1039[0]_i_1_n_5 ));
  FDRE \icmp_ln36_1_reg_1039_pp1_iter10_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln36_1_reg_1039_pp1_iter9_reg_reg[0]_srl7_n_5 ),
        .Q(icmp_ln36_1_reg_1039_pp1_iter10_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_4_fu_500/icmp_ln36_1_reg_1039_pp1_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_4_fu_500/icmp_ln36_1_reg_1039_pp1_iter9_reg_reg[0]_srl7 " *) 
  SRL16E \icmp_ln36_1_reg_1039_pp1_iter9_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(icmp_ln36_1_reg_1039),
        .Q(\icmp_ln36_1_reg_1039_pp1_iter9_reg_reg[0]_srl7_n_5 ));
  FDRE \icmp_ln36_1_reg_1039_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln36_1_reg_1039[0]_i_1_n_5 ),
        .Q(icmp_ln36_1_reg_1039),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8ABA)) 
    \in_d_0_reg_299[0]_i_1 
       (.I0(in_d_0_reg_299[0]),
        .I1(icmp_ln31_reg_952_pp1_iter1_reg),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(select_ln36_1_reg_1012[0]),
        .O(ap_phi_mux_in_d_0_phi_fu_303_p4[0]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT5 #(
    .INIT(32'h8ABABA8A)) 
    \in_d_0_reg_299[1]_i_1 
       (.I0(in_d_0_reg_299[1]),
        .I1(icmp_ln31_reg_952_pp1_iter1_reg),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(select_ln36_1_reg_1012[0]),
        .I4(select_ln36_1_reg_1012[1]),
        .O(ap_phi_mux_in_d_0_phi_fu_303_p4[1]));
  LUT6 #(
    .INIT(64'h8ABABA8ABA8ABA8A)) 
    \in_d_0_reg_299[2]_i_1 
       (.I0(in_d_0_reg_299[2]),
        .I1(icmp_ln31_reg_952_pp1_iter1_reg),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(select_ln36_1_reg_1012[2]),
        .I4(select_ln36_1_reg_1012[1]),
        .I5(select_ln36_1_reg_1012[0]),
        .O(ap_phi_mux_in_d_0_phi_fu_303_p4[2]));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \in_d_0_reg_299[3]_i_1 
       (.I0(in_d_0_reg_299[3]),
        .I1(\select_ln36_2_reg_1018[4]_i_3_n_5 ),
        .I2(select_ln36_1_reg_1012[3]),
        .I3(select_ln36_1_reg_1012[0]),
        .I4(select_ln36_1_reg_1012[1]),
        .I5(select_ln36_1_reg_1012[2]),
        .O(ap_phi_mux_in_d_0_phi_fu_303_p4[3]));
  LUT5 #(
    .INIT(32'h8ABABA8A)) 
    \in_d_0_reg_299[4]_i_1 
       (.I0(in_d_0_reg_299[4]),
        .I1(icmp_ln31_reg_952_pp1_iter1_reg),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(select_ln36_1_reg_1012[4]),
        .I4(\in_d_0_reg_299[4]_i_2_n_5 ),
        .O(ap_phi_mux_in_d_0_phi_fu_303_p4[4]));
  LUT4 #(
    .INIT(16'h8000)) 
    \in_d_0_reg_299[4]_i_2 
       (.I0(select_ln36_1_reg_1012[3]),
        .I1(select_ln36_1_reg_1012[0]),
        .I2(select_ln36_1_reg_1012[1]),
        .I3(select_ln36_1_reg_1012[2]),
        .O(\in_d_0_reg_299[4]_i_2_n_5 ));
  FDRE \in_d_0_reg_299_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_in_d_0_phi_fu_303_p4[0]),
        .Q(in_d_0_reg_299[0]),
        .R(ap_CS_fsm_state3));
  FDRE \in_d_0_reg_299_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_in_d_0_phi_fu_303_p4[1]),
        .Q(in_d_0_reg_299[1]),
        .R(ap_CS_fsm_state3));
  FDRE \in_d_0_reg_299_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_in_d_0_phi_fu_303_p4[2]),
        .Q(in_d_0_reg_299[2]),
        .R(ap_CS_fsm_state3));
  FDRE \in_d_0_reg_299_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_in_d_0_phi_fu_303_p4[3]),
        .Q(in_d_0_reg_299[3]),
        .R(ap_CS_fsm_state3));
  FDRE \in_d_0_reg_299_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_in_d_0_phi_fu_303_p4[4]),
        .Q(in_d_0_reg_299[4]),
        .R(ap_CS_fsm_state3));
  LUT3 #(
    .INIT(8'h20)) 
    \indvar_flatten18_reg_243[0]_i_1 
       (.I0(ap_enable_reg_pp1_iter0_1),
        .I1(icmp_ln31_fu_448_p2),
        .I2(ap_CS_fsm_pp1_stage0),
        .O(indvar_flatten18_reg_2430));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \indvar_flatten18_reg_243[0]_i_3 
       (.I0(\indvar_flatten18_reg_243[0]_i_5_n_5 ),
        .I1(\indvar_flatten18_reg_243[0]_i_6_n_5 ),
        .I2(indvar_flatten18_reg_243_reg[12]),
        .I3(indvar_flatten18_reg_243_reg[8]),
        .I4(indvar_flatten18_reg_243_reg[10]),
        .I5(indvar_flatten18_reg_243_reg[2]),
        .O(icmp_ln31_fu_448_p2));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten18_reg_243[0]_i_4 
       (.I0(indvar_flatten18_reg_243_reg[0]),
        .O(\indvar_flatten18_reg_243[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \indvar_flatten18_reg_243[0]_i_5 
       (.I0(indvar_flatten18_reg_243_reg[9]),
        .I1(indvar_flatten18_reg_243_reg[11]),
        .I2(indvar_flatten18_reg_243_reg[0]),
        .I3(indvar_flatten18_reg_243_reg[6]),
        .I4(indvar_flatten18_reg_243_reg[5]),
        .I5(indvar_flatten18_reg_243_reg[4]),
        .O(\indvar_flatten18_reg_243[0]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \indvar_flatten18_reg_243[0]_i_6 
       (.I0(indvar_flatten18_reg_243_reg[7]),
        .I1(indvar_flatten18_reg_243_reg[3]),
        .I2(indvar_flatten18_reg_243_reg[13]),
        .I3(indvar_flatten18_reg_243_reg[1]),
        .O(\indvar_flatten18_reg_243[0]_i_6_n_5 ));
  FDRE \indvar_flatten18_reg_243_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(\indvar_flatten18_reg_243_reg[0]_i_2_n_12 ),
        .Q(indvar_flatten18_reg_243_reg[0]),
        .R(ap_CS_fsm_state3));
  CARRY4 \indvar_flatten18_reg_243_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\indvar_flatten18_reg_243_reg[0]_i_2_n_5 ,\indvar_flatten18_reg_243_reg[0]_i_2_n_6 ,\indvar_flatten18_reg_243_reg[0]_i_2_n_7 ,\indvar_flatten18_reg_243_reg[0]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten18_reg_243_reg[0]_i_2_n_9 ,\indvar_flatten18_reg_243_reg[0]_i_2_n_10 ,\indvar_flatten18_reg_243_reg[0]_i_2_n_11 ,\indvar_flatten18_reg_243_reg[0]_i_2_n_12 }),
        .S({indvar_flatten18_reg_243_reg[3:1],\indvar_flatten18_reg_243[0]_i_4_n_5 }));
  FDRE \indvar_flatten18_reg_243_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(\indvar_flatten18_reg_243_reg[8]_i_1_n_10 ),
        .Q(indvar_flatten18_reg_243_reg[10]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten18_reg_243_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(\indvar_flatten18_reg_243_reg[8]_i_1_n_9 ),
        .Q(indvar_flatten18_reg_243_reg[11]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten18_reg_243_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(\indvar_flatten18_reg_243_reg[12]_i_1_n_12 ),
        .Q(indvar_flatten18_reg_243_reg[12]),
        .R(ap_CS_fsm_state3));
  CARRY4 \indvar_flatten18_reg_243_reg[12]_i_1 
       (.CI(\indvar_flatten18_reg_243_reg[8]_i_1_n_5 ),
        .CO({\NLW_indvar_flatten18_reg_243_reg[12]_i_1_CO_UNCONNECTED [3:1],\indvar_flatten18_reg_243_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten18_reg_243_reg[12]_i_1_O_UNCONNECTED [3:2],\indvar_flatten18_reg_243_reg[12]_i_1_n_11 ,\indvar_flatten18_reg_243_reg[12]_i_1_n_12 }),
        .S({1'b0,1'b0,indvar_flatten18_reg_243_reg[13:12]}));
  FDRE \indvar_flatten18_reg_243_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(\indvar_flatten18_reg_243_reg[12]_i_1_n_11 ),
        .Q(indvar_flatten18_reg_243_reg[13]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten18_reg_243_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(\indvar_flatten18_reg_243_reg[0]_i_2_n_11 ),
        .Q(indvar_flatten18_reg_243_reg[1]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten18_reg_243_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(\indvar_flatten18_reg_243_reg[0]_i_2_n_10 ),
        .Q(indvar_flatten18_reg_243_reg[2]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten18_reg_243_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(\indvar_flatten18_reg_243_reg[0]_i_2_n_9 ),
        .Q(indvar_flatten18_reg_243_reg[3]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten18_reg_243_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(\indvar_flatten18_reg_243_reg[4]_i_1_n_12 ),
        .Q(indvar_flatten18_reg_243_reg[4]),
        .R(ap_CS_fsm_state3));
  CARRY4 \indvar_flatten18_reg_243_reg[4]_i_1 
       (.CI(\indvar_flatten18_reg_243_reg[0]_i_2_n_5 ),
        .CO({\indvar_flatten18_reg_243_reg[4]_i_1_n_5 ,\indvar_flatten18_reg_243_reg[4]_i_1_n_6 ,\indvar_flatten18_reg_243_reg[4]_i_1_n_7 ,\indvar_flatten18_reg_243_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten18_reg_243_reg[4]_i_1_n_9 ,\indvar_flatten18_reg_243_reg[4]_i_1_n_10 ,\indvar_flatten18_reg_243_reg[4]_i_1_n_11 ,\indvar_flatten18_reg_243_reg[4]_i_1_n_12 }),
        .S(indvar_flatten18_reg_243_reg[7:4]));
  FDRE \indvar_flatten18_reg_243_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(\indvar_flatten18_reg_243_reg[4]_i_1_n_11 ),
        .Q(indvar_flatten18_reg_243_reg[5]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten18_reg_243_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(\indvar_flatten18_reg_243_reg[4]_i_1_n_10 ),
        .Q(indvar_flatten18_reg_243_reg[6]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten18_reg_243_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(\indvar_flatten18_reg_243_reg[4]_i_1_n_9 ),
        .Q(indvar_flatten18_reg_243_reg[7]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten18_reg_243_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(\indvar_flatten18_reg_243_reg[8]_i_1_n_12 ),
        .Q(indvar_flatten18_reg_243_reg[8]),
        .R(ap_CS_fsm_state3));
  CARRY4 \indvar_flatten18_reg_243_reg[8]_i_1 
       (.CI(\indvar_flatten18_reg_243_reg[4]_i_1_n_5 ),
        .CO({\indvar_flatten18_reg_243_reg[8]_i_1_n_5 ,\indvar_flatten18_reg_243_reg[8]_i_1_n_6 ,\indvar_flatten18_reg_243_reg[8]_i_1_n_7 ,\indvar_flatten18_reg_243_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten18_reg_243_reg[8]_i_1_n_9 ,\indvar_flatten18_reg_243_reg[8]_i_1_n_10 ,\indvar_flatten18_reg_243_reg[8]_i_1_n_11 ,\indvar_flatten18_reg_243_reg[8]_i_1_n_12 }),
        .S(indvar_flatten18_reg_243_reg[11:8]));
  FDRE \indvar_flatten18_reg_243_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(\indvar_flatten18_reg_243_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten18_reg_243_reg[9]),
        .R(ap_CS_fsm_state3));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_254[0]_i_1 
       (.I0(indvar_flatten_reg_254_reg[0]),
        .O(select_ln33_fu_472_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten_reg_254[1]_i_1 
       (.I0(indvar_flatten_reg_254_reg[0]),
        .I1(indvar_flatten_reg_254_reg[1]),
        .O(select_ln33_fu_472_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \indvar_flatten_reg_254[2]_i_1 
       (.I0(indvar_flatten_reg_254_reg[2]),
        .I1(indvar_flatten_reg_254_reg[0]),
        .I2(indvar_flatten_reg_254_reg[1]),
        .O(select_ln33_fu_472_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \indvar_flatten_reg_254[3]_i_1 
       (.I0(indvar_flatten_reg_254_reg[3]),
        .I1(indvar_flatten_reg_254_reg[1]),
        .I2(indvar_flatten_reg_254_reg[0]),
        .I3(indvar_flatten_reg_254_reg[2]),
        .O(select_ln33_fu_472_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \indvar_flatten_reg_254[4]_i_1 
       (.I0(indvar_flatten_reg_254_reg[4]),
        .I1(indvar_flatten_reg_254_reg[2]),
        .I2(indvar_flatten_reg_254_reg[0]),
        .I3(indvar_flatten_reg_254_reg[1]),
        .I4(indvar_flatten_reg_254_reg[3]),
        .O(select_ln33_fu_472_p3[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \indvar_flatten_reg_254[5]_i_1 
       (.I0(indvar_flatten_reg_254_reg[5]),
        .I1(indvar_flatten_reg_254_reg[3]),
        .I2(indvar_flatten_reg_254_reg[1]),
        .I3(indvar_flatten_reg_254_reg[0]),
        .I4(indvar_flatten_reg_254_reg[2]),
        .I5(indvar_flatten_reg_254_reg[4]),
        .O(select_ln33_fu_472_p3[5]));
  LUT3 #(
    .INIT(8'h09)) 
    \indvar_flatten_reg_254[6]_i_1 
       (.I0(\indvar_flatten_reg_254[9]_i_2_n_5 ),
        .I1(indvar_flatten_reg_254_reg[6]),
        .I2(icmp_ln33_fu_460_p2),
        .O(select_ln33_fu_472_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'h4510)) 
    \indvar_flatten_reg_254[7]_i_1 
       (.I0(icmp_ln33_fu_460_p2),
        .I1(\indvar_flatten_reg_254[9]_i_2_n_5 ),
        .I2(indvar_flatten_reg_254_reg[6]),
        .I3(indvar_flatten_reg_254_reg[7]),
        .O(select_ln33_fu_472_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT5 #(
    .INIT(32'h55150040)) 
    \indvar_flatten_reg_254[8]_i_1 
       (.I0(icmp_ln33_fu_460_p2),
        .I1(indvar_flatten_reg_254_reg[7]),
        .I2(indvar_flatten_reg_254_reg[6]),
        .I3(\indvar_flatten_reg_254[9]_i_2_n_5 ),
        .I4(indvar_flatten_reg_254_reg[8]),
        .O(select_ln33_fu_472_p3[8]));
  LUT5 #(
    .INIT(32'h00004000)) 
    \indvar_flatten_reg_254[8]_i_2 
       (.I0(indvar_flatten_reg_254_reg[2]),
        .I1(indvar_flatten_reg_254_reg[8]),
        .I2(indvar_flatten_reg_254_reg[6]),
        .I3(indvar_flatten_reg_254_reg[7]),
        .I4(\indvar_flatten_reg_254[8]_i_3_n_5 ),
        .O(icmp_ln33_fu_460_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \indvar_flatten_reg_254[8]_i_3 
       (.I0(indvar_flatten_reg_254_reg[1]),
        .I1(indvar_flatten_reg_254_reg[0]),
        .I2(indvar_flatten_reg_254_reg[4]),
        .I3(indvar_flatten_reg_254_reg[9]),
        .I4(indvar_flatten_reg_254_reg[3]),
        .I5(indvar_flatten_reg_254_reg[5]),
        .O(\indvar_flatten_reg_254[8]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \indvar_flatten_reg_254[9]_i_1 
       (.I0(indvar_flatten_reg_254_reg[9]),
        .I1(indvar_flatten_reg_254_reg[7]),
        .I2(indvar_flatten_reg_254_reg[6]),
        .I3(\indvar_flatten_reg_254[9]_i_2_n_5 ),
        .I4(indvar_flatten_reg_254_reg[8]),
        .O(select_ln33_fu_472_p3[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \indvar_flatten_reg_254[9]_i_2 
       (.I0(indvar_flatten_reg_254_reg[4]),
        .I1(indvar_flatten_reg_254_reg[2]),
        .I2(indvar_flatten_reg_254_reg[0]),
        .I3(indvar_flatten_reg_254_reg[1]),
        .I4(indvar_flatten_reg_254_reg[3]),
        .I5(indvar_flatten_reg_254_reg[5]),
        .O(\indvar_flatten_reg_254[9]_i_2_n_5 ));
  FDRE \indvar_flatten_reg_254_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(select_ln33_fu_472_p3[0]),
        .Q(indvar_flatten_reg_254_reg[0]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten_reg_254_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(select_ln33_fu_472_p3[1]),
        .Q(indvar_flatten_reg_254_reg[1]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten_reg_254_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(select_ln33_fu_472_p3[2]),
        .Q(indvar_flatten_reg_254_reg[2]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten_reg_254_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(select_ln33_fu_472_p3[3]),
        .Q(indvar_flatten_reg_254_reg[3]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten_reg_254_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(select_ln33_fu_472_p3[4]),
        .Q(indvar_flatten_reg_254_reg[4]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten_reg_254_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(select_ln33_fu_472_p3[5]),
        .Q(indvar_flatten_reg_254_reg[5]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten_reg_254_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(select_ln33_fu_472_p3[6]),
        .Q(indvar_flatten_reg_254_reg[6]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten_reg_254_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(select_ln33_fu_472_p3[7]),
        .Q(indvar_flatten_reg_254_reg[7]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten_reg_254_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(select_ln33_fu_472_p3[8]),
        .Q(indvar_flatten_reg_254_reg[8]),
        .R(ap_CS_fsm_state3));
  FDRE \indvar_flatten_reg_254_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten18_reg_2430),
        .D(select_ln33_fu_472_p3[9]),
        .Q(indvar_flatten_reg_254_reg[9]),
        .R(ap_CS_fsm_state3));
  FDRE \input_load_reg_1053_reg[0] 
       (.C(ap_clk),
        .CE(network_mul_16s_32s_32_5_1_U122_n_5),
        .D(q0[0]),
        .Q(input_load_reg_1053[0]),
        .R(1'b0));
  FDRE \input_load_reg_1053_reg[10] 
       (.C(ap_clk),
        .CE(network_mul_16s_32s_32_5_1_U122_n_5),
        .D(q0[10]),
        .Q(input_load_reg_1053[10]),
        .R(1'b0));
  FDRE \input_load_reg_1053_reg[11] 
       (.C(ap_clk),
        .CE(network_mul_16s_32s_32_5_1_U122_n_5),
        .D(q0[11]),
        .Q(input_load_reg_1053[11]),
        .R(1'b0));
  FDRE \input_load_reg_1053_reg[12] 
       (.C(ap_clk),
        .CE(network_mul_16s_32s_32_5_1_U122_n_5),
        .D(q0[12]),
        .Q(input_load_reg_1053[12]),
        .R(1'b0));
  FDRE \input_load_reg_1053_reg[13] 
       (.C(ap_clk),
        .CE(network_mul_16s_32s_32_5_1_U122_n_5),
        .D(q0[13]),
        .Q(input_load_reg_1053[13]),
        .R(1'b0));
  FDRE \input_load_reg_1053_reg[14] 
       (.C(ap_clk),
        .CE(network_mul_16s_32s_32_5_1_U122_n_5),
        .D(q0[14]),
        .Q(input_load_reg_1053[14]),
        .R(1'b0));
  FDRE \input_load_reg_1053_reg[15] 
       (.C(ap_clk),
        .CE(network_mul_16s_32s_32_5_1_U122_n_5),
        .D(q0[15]),
        .Q(input_load_reg_1053[15]),
        .R(1'b0));
  FDRE \input_load_reg_1053_reg[1] 
       (.C(ap_clk),
        .CE(network_mul_16s_32s_32_5_1_U122_n_5),
        .D(q0[1]),
        .Q(input_load_reg_1053[1]),
        .R(1'b0));
  FDRE \input_load_reg_1053_reg[2] 
       (.C(ap_clk),
        .CE(network_mul_16s_32s_32_5_1_U122_n_5),
        .D(q0[2]),
        .Q(input_load_reg_1053[2]),
        .R(1'b0));
  FDRE \input_load_reg_1053_reg[3] 
       (.C(ap_clk),
        .CE(network_mul_16s_32s_32_5_1_U122_n_5),
        .D(q0[3]),
        .Q(input_load_reg_1053[3]),
        .R(1'b0));
  FDRE \input_load_reg_1053_reg[4] 
       (.C(ap_clk),
        .CE(network_mul_16s_32s_32_5_1_U122_n_5),
        .D(q0[4]),
        .Q(input_load_reg_1053[4]),
        .R(1'b0));
  FDRE \input_load_reg_1053_reg[5] 
       (.C(ap_clk),
        .CE(network_mul_16s_32s_32_5_1_U122_n_5),
        .D(q0[5]),
        .Q(input_load_reg_1053[5]),
        .R(1'b0));
  FDRE \input_load_reg_1053_reg[6] 
       (.C(ap_clk),
        .CE(network_mul_16s_32s_32_5_1_U122_n_5),
        .D(q0[6]),
        .Q(input_load_reg_1053[6]),
        .R(1'b0));
  FDRE \input_load_reg_1053_reg[7] 
       (.C(ap_clk),
        .CE(network_mul_16s_32s_32_5_1_U122_n_5),
        .D(q0[7]),
        .Q(input_load_reg_1053[7]),
        .R(1'b0));
  FDRE \input_load_reg_1053_reg[8] 
       (.C(ap_clk),
        .CE(network_mul_16s_32s_32_5_1_U122_n_5),
        .D(q0[8]),
        .Q(input_load_reg_1053[8]),
        .R(1'b0));
  FDRE \input_load_reg_1053_reg[9] 
       (.C(ap_clk),
        .CE(network_mul_16s_32s_32_5_1_U122_n_5),
        .D(q0[9]),
        .Q(input_load_reg_1053[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h10000000)) 
    \kernel_buffer_15_10_fu_182[15]_i_1 
       (.I0(i_0_reg_232_reg[0]),
        .I1(i_0_reg_232_reg[2]),
        .I2(i_0_reg_232_reg[3]),
        .I3(ap_CS_fsm_state2),
        .I4(i_0_reg_232_reg[1]),
        .O(\kernel_buffer_15_10_fu_182[15]_i_1_n_5 ));
  FDRE \kernel_buffer_15_10_fu_182_reg[0] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_10_fu_182[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[0]_i_1_n_5 ),
        .Q(kernel_buffer_15_10_fu_182[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_10_fu_182_reg[10] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_10_fu_182[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[10]_i_1_n_5 ),
        .Q(kernel_buffer_15_10_fu_182[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_10_fu_182_reg[11] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_10_fu_182[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[11]_i_1_n_5 ),
        .Q(kernel_buffer_15_10_fu_182[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_10_fu_182_reg[12] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_10_fu_182[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[12]_i_1_n_5 ),
        .Q(kernel_buffer_15_10_fu_182[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_10_fu_182_reg[13] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_10_fu_182[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[13]_i_1_n_5 ),
        .Q(kernel_buffer_15_10_fu_182[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_10_fu_182_reg[15] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_10_fu_182[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[15]_i_2_n_5 ),
        .Q(kernel_buffer_15_10_fu_182[15]),
        .R(1'b0));
  FDRE \kernel_buffer_15_10_fu_182_reg[1] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_10_fu_182[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[1]_i_1_n_5 ),
        .Q(kernel_buffer_15_10_fu_182[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_10_fu_182_reg[2] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_10_fu_182[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[2]_i_1_n_5 ),
        .Q(kernel_buffer_15_10_fu_182[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_10_fu_182_reg[3] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_10_fu_182[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[3]_i_1_n_5 ),
        .Q(kernel_buffer_15_10_fu_182[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_10_fu_182_reg[4] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_10_fu_182[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[4]_i_1_n_5 ),
        .Q(kernel_buffer_15_10_fu_182[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_10_fu_182_reg[5] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_10_fu_182[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[5]_i_1_n_5 ),
        .Q(kernel_buffer_15_10_fu_182[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_10_fu_182_reg[6] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_10_fu_182[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[6]_i_1_n_5 ),
        .Q(kernel_buffer_15_10_fu_182[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_10_fu_182_reg[7] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_10_fu_182[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[7]_i_1_n_5 ),
        .Q(kernel_buffer_15_10_fu_182[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_10_fu_182_reg[8] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_10_fu_182[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[8]_i_1_n_5 ),
        .Q(kernel_buffer_15_10_fu_182[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_10_fu_182_reg[9] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_10_fu_182[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[9]_i_1_n_5 ),
        .Q(kernel_buffer_15_10_fu_182[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h40000000)) 
    \kernel_buffer_15_11_fu_186[15]_i_1 
       (.I0(i_0_reg_232_reg[2]),
        .I1(i_0_reg_232_reg[0]),
        .I2(i_0_reg_232_reg[1]),
        .I3(i_0_reg_232_reg[3]),
        .I4(ap_CS_fsm_state2),
        .O(\kernel_buffer_15_11_fu_186[15]_i_1_n_5 ));
  FDRE \kernel_buffer_15_11_fu_186_reg[0] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_11_fu_186[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[0]_i_1_n_5 ),
        .Q(kernel_buffer_15_11_fu_186[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_11_fu_186_reg[10] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_11_fu_186[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[10]_i_1_n_5 ),
        .Q(kernel_buffer_15_11_fu_186[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_11_fu_186_reg[11] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_11_fu_186[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[11]_i_1_n_5 ),
        .Q(kernel_buffer_15_11_fu_186[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_11_fu_186_reg[12] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_11_fu_186[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[12]_i_1_n_5 ),
        .Q(kernel_buffer_15_11_fu_186[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_11_fu_186_reg[13] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_11_fu_186[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[13]_i_1_n_5 ),
        .Q(kernel_buffer_15_11_fu_186[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_11_fu_186_reg[15] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_11_fu_186[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[15]_i_2_n_5 ),
        .Q(kernel_buffer_15_11_fu_186[15]),
        .R(1'b0));
  FDRE \kernel_buffer_15_11_fu_186_reg[1] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_11_fu_186[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[1]_i_1_n_5 ),
        .Q(kernel_buffer_15_11_fu_186[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_11_fu_186_reg[2] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_11_fu_186[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[2]_i_1_n_5 ),
        .Q(kernel_buffer_15_11_fu_186[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_11_fu_186_reg[3] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_11_fu_186[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[3]_i_1_n_5 ),
        .Q(kernel_buffer_15_11_fu_186[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_11_fu_186_reg[4] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_11_fu_186[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[4]_i_1_n_5 ),
        .Q(kernel_buffer_15_11_fu_186[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_11_fu_186_reg[5] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_11_fu_186[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[5]_i_1_n_5 ),
        .Q(kernel_buffer_15_11_fu_186[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_11_fu_186_reg[6] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_11_fu_186[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[6]_i_1_n_5 ),
        .Q(kernel_buffer_15_11_fu_186[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_11_fu_186_reg[7] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_11_fu_186[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[7]_i_1_n_5 ),
        .Q(kernel_buffer_15_11_fu_186[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_11_fu_186_reg[8] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_11_fu_186[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[8]_i_1_n_5 ),
        .Q(kernel_buffer_15_11_fu_186[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_11_fu_186_reg[9] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_11_fu_186[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[9]_i_1_n_5 ),
        .Q(kernel_buffer_15_11_fu_186[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h02000000)) 
    \kernel_buffer_15_12_fu_190[15]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(i_0_reg_232_reg[0]),
        .I2(i_0_reg_232_reg[1]),
        .I3(i_0_reg_232_reg[2]),
        .I4(i_0_reg_232_reg[3]),
        .O(kernel_buffer_15_12_fu_1900));
  FDRE \kernel_buffer_15_12_fu_190_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_12_fu_1900),
        .D(\kernel_buffer_15_15_fu_202[0]_i_1_n_5 ),
        .Q(kernel_buffer_15_12_fu_190[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_12_fu_190_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_12_fu_1900),
        .D(\kernel_buffer_15_15_fu_202[10]_i_1_n_5 ),
        .Q(kernel_buffer_15_12_fu_190[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_12_fu_190_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_12_fu_1900),
        .D(\kernel_buffer_15_15_fu_202[11]_i_1_n_5 ),
        .Q(kernel_buffer_15_12_fu_190[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_12_fu_190_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_12_fu_1900),
        .D(\kernel_buffer_15_15_fu_202[12]_i_1_n_5 ),
        .Q(kernel_buffer_15_12_fu_190[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_12_fu_190_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_12_fu_1900),
        .D(\kernel_buffer_15_15_fu_202[13]_i_1_n_5 ),
        .Q(kernel_buffer_15_12_fu_190[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_12_fu_190_reg[15] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_12_fu_1900),
        .D(\kernel_buffer_15_15_fu_202[15]_i_2_n_5 ),
        .Q(kernel_buffer_15_12_fu_190[15]),
        .R(1'b0));
  FDRE \kernel_buffer_15_12_fu_190_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_12_fu_1900),
        .D(\kernel_buffer_15_15_fu_202[1]_i_1_n_5 ),
        .Q(kernel_buffer_15_12_fu_190[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_12_fu_190_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_12_fu_1900),
        .D(\kernel_buffer_15_15_fu_202[2]_i_1_n_5 ),
        .Q(kernel_buffer_15_12_fu_190[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_12_fu_190_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_12_fu_1900),
        .D(\kernel_buffer_15_15_fu_202[3]_i_1_n_5 ),
        .Q(kernel_buffer_15_12_fu_190[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_12_fu_190_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_12_fu_1900),
        .D(\kernel_buffer_15_15_fu_202[4]_i_1_n_5 ),
        .Q(kernel_buffer_15_12_fu_190[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_12_fu_190_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_12_fu_1900),
        .D(\kernel_buffer_15_15_fu_202[5]_i_1_n_5 ),
        .Q(kernel_buffer_15_12_fu_190[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_12_fu_190_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_12_fu_1900),
        .D(\kernel_buffer_15_15_fu_202[6]_i_1_n_5 ),
        .Q(kernel_buffer_15_12_fu_190[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_12_fu_190_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_12_fu_1900),
        .D(\kernel_buffer_15_15_fu_202[7]_i_1_n_5 ),
        .Q(kernel_buffer_15_12_fu_190[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_12_fu_190_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_12_fu_1900),
        .D(\kernel_buffer_15_15_fu_202[8]_i_1_n_5 ),
        .Q(kernel_buffer_15_12_fu_190[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_12_fu_190_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_12_fu_1900),
        .D(\kernel_buffer_15_15_fu_202[9]_i_1_n_5 ),
        .Q(kernel_buffer_15_12_fu_190[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h20000000)) 
    \kernel_buffer_15_13_fu_194[15]_i_1 
       (.I0(i_0_reg_232_reg[0]),
        .I1(i_0_reg_232_reg[1]),
        .I2(i_0_reg_232_reg[2]),
        .I3(i_0_reg_232_reg[3]),
        .I4(ap_CS_fsm_state2),
        .O(\kernel_buffer_15_13_fu_194[15]_i_1_n_5 ));
  FDRE \kernel_buffer_15_13_fu_194_reg[0] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_13_fu_194[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[0]_i_1_n_5 ),
        .Q(kernel_buffer_15_13_fu_194[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_13_fu_194_reg[10] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_13_fu_194[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[10]_i_1_n_5 ),
        .Q(kernel_buffer_15_13_fu_194[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_13_fu_194_reg[11] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_13_fu_194[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[11]_i_1_n_5 ),
        .Q(kernel_buffer_15_13_fu_194[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_13_fu_194_reg[12] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_13_fu_194[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[12]_i_1_n_5 ),
        .Q(kernel_buffer_15_13_fu_194[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_13_fu_194_reg[13] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_13_fu_194[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[13]_i_1_n_5 ),
        .Q(kernel_buffer_15_13_fu_194[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_13_fu_194_reg[15] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_13_fu_194[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[15]_i_2_n_5 ),
        .Q(kernel_buffer_15_13_fu_194[15]),
        .R(1'b0));
  FDRE \kernel_buffer_15_13_fu_194_reg[1] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_13_fu_194[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[1]_i_1_n_5 ),
        .Q(kernel_buffer_15_13_fu_194[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_13_fu_194_reg[2] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_13_fu_194[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[2]_i_1_n_5 ),
        .Q(kernel_buffer_15_13_fu_194[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_13_fu_194_reg[3] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_13_fu_194[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[3]_i_1_n_5 ),
        .Q(kernel_buffer_15_13_fu_194[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_13_fu_194_reg[4] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_13_fu_194[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[4]_i_1_n_5 ),
        .Q(kernel_buffer_15_13_fu_194[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_13_fu_194_reg[5] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_13_fu_194[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[5]_i_1_n_5 ),
        .Q(kernel_buffer_15_13_fu_194[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_13_fu_194_reg[6] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_13_fu_194[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[6]_i_1_n_5 ),
        .Q(kernel_buffer_15_13_fu_194[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_13_fu_194_reg[7] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_13_fu_194[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[7]_i_1_n_5 ),
        .Q(kernel_buffer_15_13_fu_194[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_13_fu_194_reg[8] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_13_fu_194[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[8]_i_1_n_5 ),
        .Q(kernel_buffer_15_13_fu_194[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_13_fu_194_reg[9] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_13_fu_194[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[9]_i_1_n_5 ),
        .Q(kernel_buffer_15_13_fu_194[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08000000)) 
    \kernel_buffer_15_14_fu_198[15]_i_1 
       (.I0(i_0_reg_232_reg[1]),
        .I1(i_0_reg_232_reg[2]),
        .I2(i_0_reg_232_reg[0]),
        .I3(i_0_reg_232_reg[3]),
        .I4(ap_CS_fsm_state2),
        .O(\kernel_buffer_15_14_fu_198[15]_i_1_n_5 ));
  FDRE \kernel_buffer_15_14_fu_198_reg[0] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_14_fu_198[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[0]_i_1_n_5 ),
        .Q(kernel_buffer_15_14_fu_198[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_14_fu_198_reg[10] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_14_fu_198[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[10]_i_1_n_5 ),
        .Q(kernel_buffer_15_14_fu_198[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_14_fu_198_reg[11] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_14_fu_198[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[11]_i_1_n_5 ),
        .Q(kernel_buffer_15_14_fu_198[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_14_fu_198_reg[12] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_14_fu_198[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[12]_i_1_n_5 ),
        .Q(kernel_buffer_15_14_fu_198[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_14_fu_198_reg[13] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_14_fu_198[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[13]_i_1_n_5 ),
        .Q(kernel_buffer_15_14_fu_198[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_14_fu_198_reg[15] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_14_fu_198[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[15]_i_2_n_5 ),
        .Q(kernel_buffer_15_14_fu_198[15]),
        .R(1'b0));
  FDRE \kernel_buffer_15_14_fu_198_reg[1] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_14_fu_198[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[1]_i_1_n_5 ),
        .Q(kernel_buffer_15_14_fu_198[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_14_fu_198_reg[2] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_14_fu_198[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[2]_i_1_n_5 ),
        .Q(kernel_buffer_15_14_fu_198[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_14_fu_198_reg[3] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_14_fu_198[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[3]_i_1_n_5 ),
        .Q(kernel_buffer_15_14_fu_198[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_14_fu_198_reg[4] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_14_fu_198[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[4]_i_1_n_5 ),
        .Q(kernel_buffer_15_14_fu_198[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_14_fu_198_reg[5] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_14_fu_198[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[5]_i_1_n_5 ),
        .Q(kernel_buffer_15_14_fu_198[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_14_fu_198_reg[6] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_14_fu_198[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[6]_i_1_n_5 ),
        .Q(kernel_buffer_15_14_fu_198[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_14_fu_198_reg[7] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_14_fu_198[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[7]_i_1_n_5 ),
        .Q(kernel_buffer_15_14_fu_198[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_14_fu_198_reg[8] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_14_fu_198[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[8]_i_1_n_5 ),
        .Q(kernel_buffer_15_14_fu_198[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_14_fu_198_reg[9] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_14_fu_198[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[9]_i_1_n_5 ),
        .Q(kernel_buffer_15_14_fu_198[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT4 #(
    .INIT(16'h8990)) 
    \kernel_buffer_15_15_fu_202[0]_i_1 
       (.I0(i_0_reg_232_reg[2]),
        .I1(i_0_reg_232_reg[3]),
        .I2(i_0_reg_232_reg[0]),
        .I3(i_0_reg_232_reg[1]),
        .O(\kernel_buffer_15_15_fu_202[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'h4AF3)) 
    \kernel_buffer_15_15_fu_202[10]_i_1 
       (.I0(i_0_reg_232_reg[1]),
        .I1(i_0_reg_232_reg[0]),
        .I2(i_0_reg_232_reg[2]),
        .I3(i_0_reg_232_reg[3]),
        .O(\kernel_buffer_15_15_fu_202[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT4 #(
    .INIT(16'hC5EC)) 
    \kernel_buffer_15_15_fu_202[11]_i_1 
       (.I0(i_0_reg_232_reg[3]),
        .I1(i_0_reg_232_reg[1]),
        .I2(i_0_reg_232_reg[0]),
        .I3(i_0_reg_232_reg[2]),
        .O(\kernel_buffer_15_15_fu_202[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'hD6EA)) 
    \kernel_buffer_15_15_fu_202[12]_i_1 
       (.I0(i_0_reg_232_reg[1]),
        .I1(i_0_reg_232_reg[0]),
        .I2(i_0_reg_232_reg[2]),
        .I3(i_0_reg_232_reg[3]),
        .O(\kernel_buffer_15_15_fu_202[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'h40E9)) 
    \kernel_buffer_15_15_fu_202[13]_i_1 
       (.I0(i_0_reg_232_reg[0]),
        .I1(i_0_reg_232_reg[1]),
        .I2(i_0_reg_232_reg[2]),
        .I3(i_0_reg_232_reg[3]),
        .O(\kernel_buffer_15_15_fu_202[13]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \kernel_buffer_15_15_fu_202[15]_i_1 
       (.I0(i_0_reg_232_reg[1]),
        .I1(i_0_reg_232_reg[2]),
        .I2(i_0_reg_232_reg[0]),
        .I3(i_0_reg_232_reg[3]),
        .I4(ap_CS_fsm_state2),
        .O(\kernel_buffer_15_15_fu_202[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'h8AF9)) 
    \kernel_buffer_15_15_fu_202[15]_i_2 
       (.I0(i_0_reg_232_reg[2]),
        .I1(i_0_reg_232_reg[1]),
        .I2(i_0_reg_232_reg[0]),
        .I3(i_0_reg_232_reg[3]),
        .O(\kernel_buffer_15_15_fu_202[15]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'hEB3D)) 
    \kernel_buffer_15_15_fu_202[1]_i_1 
       (.I0(i_0_reg_232_reg[3]),
        .I1(i_0_reg_232_reg[2]),
        .I2(i_0_reg_232_reg[1]),
        .I3(i_0_reg_232_reg[0]),
        .O(\kernel_buffer_15_15_fu_202[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'h3EEE)) 
    \kernel_buffer_15_15_fu_202[2]_i_1 
       (.I0(i_0_reg_232_reg[3]),
        .I1(i_0_reg_232_reg[1]),
        .I2(i_0_reg_232_reg[2]),
        .I3(i_0_reg_232_reg[0]),
        .O(\kernel_buffer_15_15_fu_202[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'hB779)) 
    \kernel_buffer_15_15_fu_202[3]_i_1 
       (.I0(i_0_reg_232_reg[1]),
        .I1(i_0_reg_232_reg[0]),
        .I2(i_0_reg_232_reg[2]),
        .I3(i_0_reg_232_reg[3]),
        .O(\kernel_buffer_15_15_fu_202[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'h9A4D)) 
    \kernel_buffer_15_15_fu_202[4]_i_1 
       (.I0(i_0_reg_232_reg[0]),
        .I1(i_0_reg_232_reg[1]),
        .I2(i_0_reg_232_reg[2]),
        .I3(i_0_reg_232_reg[3]),
        .O(\kernel_buffer_15_15_fu_202[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'h95D0)) 
    \kernel_buffer_15_15_fu_202[5]_i_1 
       (.I0(i_0_reg_232_reg[1]),
        .I1(i_0_reg_232_reg[0]),
        .I2(i_0_reg_232_reg[2]),
        .I3(i_0_reg_232_reg[3]),
        .O(\kernel_buffer_15_15_fu_202[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'hBADA)) 
    \kernel_buffer_15_15_fu_202[6]_i_1 
       (.I0(i_0_reg_232_reg[3]),
        .I1(i_0_reg_232_reg[0]),
        .I2(i_0_reg_232_reg[2]),
        .I3(i_0_reg_232_reg[1]),
        .O(\kernel_buffer_15_15_fu_202[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'h6079)) 
    \kernel_buffer_15_15_fu_202[7]_i_1 
       (.I0(i_0_reg_232_reg[1]),
        .I1(i_0_reg_232_reg[2]),
        .I2(i_0_reg_232_reg[3]),
        .I3(i_0_reg_232_reg[0]),
        .O(\kernel_buffer_15_15_fu_202[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'h1CA4)) 
    \kernel_buffer_15_15_fu_202[8]_i_1 
       (.I0(i_0_reg_232_reg[3]),
        .I1(i_0_reg_232_reg[2]),
        .I2(i_0_reg_232_reg[0]),
        .I3(i_0_reg_232_reg[1]),
        .O(\kernel_buffer_15_15_fu_202[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT4 #(
    .INIT(16'hF7C1)) 
    \kernel_buffer_15_15_fu_202[9]_i_1 
       (.I0(i_0_reg_232_reg[0]),
        .I1(i_0_reg_232_reg[2]),
        .I2(i_0_reg_232_reg[1]),
        .I3(i_0_reg_232_reg[3]),
        .O(\kernel_buffer_15_15_fu_202[9]_i_1_n_5 ));
  FDRE \kernel_buffer_15_15_fu_202_reg[0] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_15_fu_202[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[0]_i_1_n_5 ),
        .Q(kernel_buffer_15_15_fu_202[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_15_fu_202_reg[10] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_15_fu_202[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[10]_i_1_n_5 ),
        .Q(kernel_buffer_15_15_fu_202[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_15_fu_202_reg[11] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_15_fu_202[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[11]_i_1_n_5 ),
        .Q(kernel_buffer_15_15_fu_202[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_15_fu_202_reg[12] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_15_fu_202[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[12]_i_1_n_5 ),
        .Q(kernel_buffer_15_15_fu_202[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_15_fu_202_reg[13] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_15_fu_202[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[13]_i_1_n_5 ),
        .Q(kernel_buffer_15_15_fu_202[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_15_fu_202_reg[15] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_15_fu_202[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[15]_i_2_n_5 ),
        .Q(kernel_buffer_15_15_fu_202[15]),
        .R(1'b0));
  FDRE \kernel_buffer_15_15_fu_202_reg[1] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_15_fu_202[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[1]_i_1_n_5 ),
        .Q(kernel_buffer_15_15_fu_202[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_15_fu_202_reg[2] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_15_fu_202[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[2]_i_1_n_5 ),
        .Q(kernel_buffer_15_15_fu_202[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_15_fu_202_reg[3] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_15_fu_202[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[3]_i_1_n_5 ),
        .Q(kernel_buffer_15_15_fu_202[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_15_fu_202_reg[4] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_15_fu_202[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[4]_i_1_n_5 ),
        .Q(kernel_buffer_15_15_fu_202[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_15_fu_202_reg[5] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_15_fu_202[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[5]_i_1_n_5 ),
        .Q(kernel_buffer_15_15_fu_202[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_15_fu_202_reg[6] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_15_fu_202[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[6]_i_1_n_5 ),
        .Q(kernel_buffer_15_15_fu_202[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_15_fu_202_reg[7] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_15_fu_202[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[7]_i_1_n_5 ),
        .Q(kernel_buffer_15_15_fu_202[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_15_fu_202_reg[8] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_15_fu_202[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[8]_i_1_n_5 ),
        .Q(kernel_buffer_15_15_fu_202[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_15_fu_202_reg[9] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_15_fu_202[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[9]_i_1_n_5 ),
        .Q(kernel_buffer_15_15_fu_202[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000040)) 
    \kernel_buffer_15_1_fu_146[15]_i_1 
       (.I0(i_0_reg_232_reg[1]),
        .I1(ap_CS_fsm_state2),
        .I2(i_0_reg_232_reg[0]),
        .I3(i_0_reg_232_reg[2]),
        .I4(i_0_reg_232_reg[3]),
        .O(kernel_buffer_15_1_fu_1460));
  FDRE \kernel_buffer_15_1_fu_146_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_1_fu_1460),
        .D(\kernel_buffer_15_15_fu_202[0]_i_1_n_5 ),
        .Q(kernel_buffer_15_1_fu_146[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_1_fu_146_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_1_fu_1460),
        .D(\kernel_buffer_15_15_fu_202[10]_i_1_n_5 ),
        .Q(kernel_buffer_15_1_fu_146[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_1_fu_146_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_1_fu_1460),
        .D(\kernel_buffer_15_15_fu_202[11]_i_1_n_5 ),
        .Q(kernel_buffer_15_1_fu_146[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_1_fu_146_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_1_fu_1460),
        .D(\kernel_buffer_15_15_fu_202[12]_i_1_n_5 ),
        .Q(kernel_buffer_15_1_fu_146[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_1_fu_146_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_1_fu_1460),
        .D(\kernel_buffer_15_15_fu_202[13]_i_1_n_5 ),
        .Q(kernel_buffer_15_1_fu_146[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_1_fu_146_reg[15] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_1_fu_1460),
        .D(\kernel_buffer_15_15_fu_202[15]_i_2_n_5 ),
        .Q(kernel_buffer_15_1_fu_146[15]),
        .R(1'b0));
  FDRE \kernel_buffer_15_1_fu_146_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_1_fu_1460),
        .D(\kernel_buffer_15_15_fu_202[1]_i_1_n_5 ),
        .Q(kernel_buffer_15_1_fu_146[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_1_fu_146_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_1_fu_1460),
        .D(\kernel_buffer_15_15_fu_202[2]_i_1_n_5 ),
        .Q(kernel_buffer_15_1_fu_146[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_1_fu_146_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_1_fu_1460),
        .D(\kernel_buffer_15_15_fu_202[3]_i_1_n_5 ),
        .Q(kernel_buffer_15_1_fu_146[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_1_fu_146_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_1_fu_1460),
        .D(\kernel_buffer_15_15_fu_202[4]_i_1_n_5 ),
        .Q(kernel_buffer_15_1_fu_146[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_1_fu_146_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_1_fu_1460),
        .D(\kernel_buffer_15_15_fu_202[5]_i_1_n_5 ),
        .Q(kernel_buffer_15_1_fu_146[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_1_fu_146_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_1_fu_1460),
        .D(\kernel_buffer_15_15_fu_202[6]_i_1_n_5 ),
        .Q(kernel_buffer_15_1_fu_146[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_1_fu_146_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_1_fu_1460),
        .D(\kernel_buffer_15_15_fu_202[7]_i_1_n_5 ),
        .Q(kernel_buffer_15_1_fu_146[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_1_fu_146_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_1_fu_1460),
        .D(\kernel_buffer_15_15_fu_202[8]_i_1_n_5 ),
        .Q(kernel_buffer_15_1_fu_146[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_1_fu_146_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_1_fu_1460),
        .D(\kernel_buffer_15_15_fu_202[9]_i_1_n_5 ),
        .Q(kernel_buffer_15_1_fu_146[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h01000000)) 
    \kernel_buffer_15_2_fu_150[15]_i_1 
       (.I0(i_0_reg_232_reg[2]),
        .I1(i_0_reg_232_reg[0]),
        .I2(i_0_reg_232_reg[3]),
        .I3(i_0_reg_232_reg[1]),
        .I4(ap_CS_fsm_state2),
        .O(kernel_buffer_15_2_fu_1500));
  FDRE \kernel_buffer_15_2_fu_150_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_2_fu_1500),
        .D(\kernel_buffer_15_15_fu_202[0]_i_1_n_5 ),
        .Q(kernel_buffer_15_2_fu_150[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_2_fu_150_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_2_fu_1500),
        .D(\kernel_buffer_15_15_fu_202[10]_i_1_n_5 ),
        .Q(kernel_buffer_15_2_fu_150[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_2_fu_150_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_2_fu_1500),
        .D(\kernel_buffer_15_15_fu_202[11]_i_1_n_5 ),
        .Q(kernel_buffer_15_2_fu_150[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_2_fu_150_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_2_fu_1500),
        .D(\kernel_buffer_15_15_fu_202[12]_i_1_n_5 ),
        .Q(kernel_buffer_15_2_fu_150[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_2_fu_150_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_2_fu_1500),
        .D(\kernel_buffer_15_15_fu_202[13]_i_1_n_5 ),
        .Q(kernel_buffer_15_2_fu_150[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_2_fu_150_reg[15] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_2_fu_1500),
        .D(\kernel_buffer_15_15_fu_202[15]_i_2_n_5 ),
        .Q(kernel_buffer_15_2_fu_150[15]),
        .R(1'b0));
  FDRE \kernel_buffer_15_2_fu_150_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_2_fu_1500),
        .D(\kernel_buffer_15_15_fu_202[1]_i_1_n_5 ),
        .Q(kernel_buffer_15_2_fu_150[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_2_fu_150_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_2_fu_1500),
        .D(\kernel_buffer_15_15_fu_202[2]_i_1_n_5 ),
        .Q(kernel_buffer_15_2_fu_150[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_2_fu_150_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_2_fu_1500),
        .D(\kernel_buffer_15_15_fu_202[3]_i_1_n_5 ),
        .Q(kernel_buffer_15_2_fu_150[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_2_fu_150_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_2_fu_1500),
        .D(\kernel_buffer_15_15_fu_202[4]_i_1_n_5 ),
        .Q(kernel_buffer_15_2_fu_150[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_2_fu_150_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_2_fu_1500),
        .D(\kernel_buffer_15_15_fu_202[5]_i_1_n_5 ),
        .Q(kernel_buffer_15_2_fu_150[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_2_fu_150_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_2_fu_1500),
        .D(\kernel_buffer_15_15_fu_202[6]_i_1_n_5 ),
        .Q(kernel_buffer_15_2_fu_150[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_2_fu_150_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_2_fu_1500),
        .D(\kernel_buffer_15_15_fu_202[7]_i_1_n_5 ),
        .Q(kernel_buffer_15_2_fu_150[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_2_fu_150_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_2_fu_1500),
        .D(\kernel_buffer_15_15_fu_202[8]_i_1_n_5 ),
        .Q(kernel_buffer_15_2_fu_150[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_2_fu_150_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_2_fu_1500),
        .D(\kernel_buffer_15_15_fu_202[9]_i_1_n_5 ),
        .Q(kernel_buffer_15_2_fu_150[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h02000000)) 
    \kernel_buffer_15_3_fu_154[15]_i_1 
       (.I0(i_0_reg_232_reg[0]),
        .I1(i_0_reg_232_reg[2]),
        .I2(i_0_reg_232_reg[3]),
        .I3(i_0_reg_232_reg[1]),
        .I4(ap_CS_fsm_state2),
        .O(kernel_buffer_15_3_fu_1540));
  FDRE \kernel_buffer_15_3_fu_154_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_3_fu_1540),
        .D(\kernel_buffer_15_15_fu_202[0]_i_1_n_5 ),
        .Q(kernel_buffer_15_3_fu_154[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_3_fu_154_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_3_fu_1540),
        .D(\kernel_buffer_15_15_fu_202[10]_i_1_n_5 ),
        .Q(kernel_buffer_15_3_fu_154[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_3_fu_154_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_3_fu_1540),
        .D(\kernel_buffer_15_15_fu_202[11]_i_1_n_5 ),
        .Q(kernel_buffer_15_3_fu_154[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_3_fu_154_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_3_fu_1540),
        .D(\kernel_buffer_15_15_fu_202[12]_i_1_n_5 ),
        .Q(kernel_buffer_15_3_fu_154[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_3_fu_154_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_3_fu_1540),
        .D(\kernel_buffer_15_15_fu_202[13]_i_1_n_5 ),
        .Q(kernel_buffer_15_3_fu_154[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_3_fu_154_reg[15] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_3_fu_1540),
        .D(\kernel_buffer_15_15_fu_202[15]_i_2_n_5 ),
        .Q(kernel_buffer_15_3_fu_154[15]),
        .R(1'b0));
  FDRE \kernel_buffer_15_3_fu_154_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_3_fu_1540),
        .D(\kernel_buffer_15_15_fu_202[1]_i_1_n_5 ),
        .Q(kernel_buffer_15_3_fu_154[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_3_fu_154_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_3_fu_1540),
        .D(\kernel_buffer_15_15_fu_202[2]_i_1_n_5 ),
        .Q(kernel_buffer_15_3_fu_154[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_3_fu_154_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_3_fu_1540),
        .D(\kernel_buffer_15_15_fu_202[3]_i_1_n_5 ),
        .Q(kernel_buffer_15_3_fu_154[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_3_fu_154_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_3_fu_1540),
        .D(\kernel_buffer_15_15_fu_202[4]_i_1_n_5 ),
        .Q(kernel_buffer_15_3_fu_154[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_3_fu_154_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_3_fu_1540),
        .D(\kernel_buffer_15_15_fu_202[5]_i_1_n_5 ),
        .Q(kernel_buffer_15_3_fu_154[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_3_fu_154_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_3_fu_1540),
        .D(\kernel_buffer_15_15_fu_202[6]_i_1_n_5 ),
        .Q(kernel_buffer_15_3_fu_154[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_3_fu_154_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_3_fu_1540),
        .D(\kernel_buffer_15_15_fu_202[7]_i_1_n_5 ),
        .Q(kernel_buffer_15_3_fu_154[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_3_fu_154_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_3_fu_1540),
        .D(\kernel_buffer_15_15_fu_202[8]_i_1_n_5 ),
        .Q(kernel_buffer_15_3_fu_154[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_3_fu_154_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_3_fu_1540),
        .D(\kernel_buffer_15_15_fu_202[9]_i_1_n_5 ),
        .Q(kernel_buffer_15_3_fu_154[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000400)) 
    \kernel_buffer_15_4_fu_158[15]_i_1 
       (.I0(i_0_reg_232_reg[0]),
        .I1(i_0_reg_232_reg[2]),
        .I2(i_0_reg_232_reg[3]),
        .I3(ap_CS_fsm_state2),
        .I4(i_0_reg_232_reg[1]),
        .O(\kernel_buffer_15_4_fu_158[15]_i_1_n_5 ));
  FDRE \kernel_buffer_15_4_fu_158_reg[0] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_4_fu_158[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[0]_i_1_n_5 ),
        .Q(kernel_buffer_15_4_fu_158[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_4_fu_158_reg[10] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_4_fu_158[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[10]_i_1_n_5 ),
        .Q(kernel_buffer_15_4_fu_158[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_4_fu_158_reg[11] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_4_fu_158[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[11]_i_1_n_5 ),
        .Q(kernel_buffer_15_4_fu_158[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_4_fu_158_reg[12] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_4_fu_158[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[12]_i_1_n_5 ),
        .Q(kernel_buffer_15_4_fu_158[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_4_fu_158_reg[13] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_4_fu_158[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[13]_i_1_n_5 ),
        .Q(kernel_buffer_15_4_fu_158[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_4_fu_158_reg[15] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_4_fu_158[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[15]_i_2_n_5 ),
        .Q(kernel_buffer_15_4_fu_158[15]),
        .R(1'b0));
  FDRE \kernel_buffer_15_4_fu_158_reg[1] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_4_fu_158[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[1]_i_1_n_5 ),
        .Q(kernel_buffer_15_4_fu_158[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_4_fu_158_reg[2] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_4_fu_158[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[2]_i_1_n_5 ),
        .Q(kernel_buffer_15_4_fu_158[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_4_fu_158_reg[3] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_4_fu_158[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[3]_i_1_n_5 ),
        .Q(kernel_buffer_15_4_fu_158[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_4_fu_158_reg[4] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_4_fu_158[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[4]_i_1_n_5 ),
        .Q(kernel_buffer_15_4_fu_158[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_4_fu_158_reg[5] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_4_fu_158[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[5]_i_1_n_5 ),
        .Q(kernel_buffer_15_4_fu_158[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_4_fu_158_reg[6] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_4_fu_158[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[6]_i_1_n_5 ),
        .Q(kernel_buffer_15_4_fu_158[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_4_fu_158_reg[7] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_4_fu_158[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[7]_i_1_n_5 ),
        .Q(kernel_buffer_15_4_fu_158[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_4_fu_158_reg[8] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_4_fu_158[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[8]_i_1_n_5 ),
        .Q(kernel_buffer_15_4_fu_158[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_4_fu_158_reg[9] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_4_fu_158[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[9]_i_1_n_5 ),
        .Q(kernel_buffer_15_4_fu_158[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000800)) 
    \kernel_buffer_15_5_fu_162[15]_i_1 
       (.I0(i_0_reg_232_reg[0]),
        .I1(i_0_reg_232_reg[2]),
        .I2(i_0_reg_232_reg[3]),
        .I3(ap_CS_fsm_state2),
        .I4(i_0_reg_232_reg[1]),
        .O(kernel_buffer_15_5_fu_1620));
  FDRE \kernel_buffer_15_5_fu_162_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_5_fu_1620),
        .D(\kernel_buffer_15_15_fu_202[0]_i_1_n_5 ),
        .Q(kernel_buffer_15_5_fu_162[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_5_fu_162_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_5_fu_1620),
        .D(\kernel_buffer_15_15_fu_202[10]_i_1_n_5 ),
        .Q(kernel_buffer_15_5_fu_162[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_5_fu_162_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_5_fu_1620),
        .D(\kernel_buffer_15_15_fu_202[11]_i_1_n_5 ),
        .Q(kernel_buffer_15_5_fu_162[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_5_fu_162_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_5_fu_1620),
        .D(\kernel_buffer_15_15_fu_202[12]_i_1_n_5 ),
        .Q(kernel_buffer_15_5_fu_162[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_5_fu_162_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_5_fu_1620),
        .D(\kernel_buffer_15_15_fu_202[13]_i_1_n_5 ),
        .Q(kernel_buffer_15_5_fu_162[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_5_fu_162_reg[15] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_5_fu_1620),
        .D(\kernel_buffer_15_15_fu_202[15]_i_2_n_5 ),
        .Q(kernel_buffer_15_5_fu_162[15]),
        .R(1'b0));
  FDRE \kernel_buffer_15_5_fu_162_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_5_fu_1620),
        .D(\kernel_buffer_15_15_fu_202[1]_i_1_n_5 ),
        .Q(kernel_buffer_15_5_fu_162[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_5_fu_162_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_5_fu_1620),
        .D(\kernel_buffer_15_15_fu_202[2]_i_1_n_5 ),
        .Q(kernel_buffer_15_5_fu_162[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_5_fu_162_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_5_fu_1620),
        .D(\kernel_buffer_15_15_fu_202[3]_i_1_n_5 ),
        .Q(kernel_buffer_15_5_fu_162[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_5_fu_162_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_5_fu_1620),
        .D(\kernel_buffer_15_15_fu_202[4]_i_1_n_5 ),
        .Q(kernel_buffer_15_5_fu_162[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_5_fu_162_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_5_fu_1620),
        .D(\kernel_buffer_15_15_fu_202[5]_i_1_n_5 ),
        .Q(kernel_buffer_15_5_fu_162[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_5_fu_162_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_5_fu_1620),
        .D(\kernel_buffer_15_15_fu_202[6]_i_1_n_5 ),
        .Q(kernel_buffer_15_5_fu_162[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_5_fu_162_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_5_fu_1620),
        .D(\kernel_buffer_15_15_fu_202[7]_i_1_n_5 ),
        .Q(kernel_buffer_15_5_fu_162[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_5_fu_162_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_5_fu_1620),
        .D(\kernel_buffer_15_15_fu_202[8]_i_1_n_5 ),
        .Q(kernel_buffer_15_5_fu_162[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_5_fu_162_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_5_fu_1620),
        .D(\kernel_buffer_15_15_fu_202[9]_i_1_n_5 ),
        .Q(kernel_buffer_15_5_fu_162[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h04000000)) 
    \kernel_buffer_15_6_fu_166[15]_i_1 
       (.I0(i_0_reg_232_reg[0]),
        .I1(i_0_reg_232_reg[2]),
        .I2(i_0_reg_232_reg[3]),
        .I3(ap_CS_fsm_state2),
        .I4(i_0_reg_232_reg[1]),
        .O(\kernel_buffer_15_6_fu_166[15]_i_1_n_5 ));
  FDRE \kernel_buffer_15_6_fu_166_reg[0] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_6_fu_166[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[0]_i_1_n_5 ),
        .Q(kernel_buffer_15_6_fu_166[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_6_fu_166_reg[10] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_6_fu_166[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[10]_i_1_n_5 ),
        .Q(kernel_buffer_15_6_fu_166[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_6_fu_166_reg[11] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_6_fu_166[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[11]_i_1_n_5 ),
        .Q(kernel_buffer_15_6_fu_166[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_6_fu_166_reg[12] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_6_fu_166[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[12]_i_1_n_5 ),
        .Q(kernel_buffer_15_6_fu_166[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_6_fu_166_reg[13] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_6_fu_166[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[13]_i_1_n_5 ),
        .Q(kernel_buffer_15_6_fu_166[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_6_fu_166_reg[15] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_6_fu_166[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[15]_i_2_n_5 ),
        .Q(kernel_buffer_15_6_fu_166[15]),
        .R(1'b0));
  FDRE \kernel_buffer_15_6_fu_166_reg[1] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_6_fu_166[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[1]_i_1_n_5 ),
        .Q(kernel_buffer_15_6_fu_166[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_6_fu_166_reg[2] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_6_fu_166[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[2]_i_1_n_5 ),
        .Q(kernel_buffer_15_6_fu_166[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_6_fu_166_reg[3] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_6_fu_166[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[3]_i_1_n_5 ),
        .Q(kernel_buffer_15_6_fu_166[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_6_fu_166_reg[4] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_6_fu_166[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[4]_i_1_n_5 ),
        .Q(kernel_buffer_15_6_fu_166[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_6_fu_166_reg[5] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_6_fu_166[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[5]_i_1_n_5 ),
        .Q(kernel_buffer_15_6_fu_166[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_6_fu_166_reg[6] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_6_fu_166[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[6]_i_1_n_5 ),
        .Q(kernel_buffer_15_6_fu_166[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_6_fu_166_reg[7] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_6_fu_166[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[7]_i_1_n_5 ),
        .Q(kernel_buffer_15_6_fu_166[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_6_fu_166_reg[8] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_6_fu_166[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[8]_i_1_n_5 ),
        .Q(kernel_buffer_15_6_fu_166[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_6_fu_166_reg[9] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_6_fu_166[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[9]_i_1_n_5 ),
        .Q(kernel_buffer_15_6_fu_166[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08000000)) 
    \kernel_buffer_15_7_fu_170[15]_i_1 
       (.I0(i_0_reg_232_reg[0]),
        .I1(i_0_reg_232_reg[2]),
        .I2(i_0_reg_232_reg[3]),
        .I3(ap_CS_fsm_state2),
        .I4(i_0_reg_232_reg[1]),
        .O(kernel_buffer_15_7_fu_1700));
  FDRE \kernel_buffer_15_7_fu_170_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_7_fu_1700),
        .D(\kernel_buffer_15_15_fu_202[0]_i_1_n_5 ),
        .Q(kernel_buffer_15_7_fu_170[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_7_fu_170_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_7_fu_1700),
        .D(\kernel_buffer_15_15_fu_202[10]_i_1_n_5 ),
        .Q(kernel_buffer_15_7_fu_170[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_7_fu_170_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_7_fu_1700),
        .D(\kernel_buffer_15_15_fu_202[11]_i_1_n_5 ),
        .Q(kernel_buffer_15_7_fu_170[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_7_fu_170_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_7_fu_1700),
        .D(\kernel_buffer_15_15_fu_202[12]_i_1_n_5 ),
        .Q(kernel_buffer_15_7_fu_170[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_7_fu_170_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_7_fu_1700),
        .D(\kernel_buffer_15_15_fu_202[13]_i_1_n_5 ),
        .Q(kernel_buffer_15_7_fu_170[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_7_fu_170_reg[15] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_7_fu_1700),
        .D(\kernel_buffer_15_15_fu_202[15]_i_2_n_5 ),
        .Q(kernel_buffer_15_7_fu_170[15]),
        .R(1'b0));
  FDRE \kernel_buffer_15_7_fu_170_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_7_fu_1700),
        .D(\kernel_buffer_15_15_fu_202[1]_i_1_n_5 ),
        .Q(kernel_buffer_15_7_fu_170[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_7_fu_170_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_7_fu_1700),
        .D(\kernel_buffer_15_15_fu_202[2]_i_1_n_5 ),
        .Q(kernel_buffer_15_7_fu_170[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_7_fu_170_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_7_fu_1700),
        .D(\kernel_buffer_15_15_fu_202[3]_i_1_n_5 ),
        .Q(kernel_buffer_15_7_fu_170[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_7_fu_170_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_7_fu_1700),
        .D(\kernel_buffer_15_15_fu_202[4]_i_1_n_5 ),
        .Q(kernel_buffer_15_7_fu_170[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_7_fu_170_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_7_fu_1700),
        .D(\kernel_buffer_15_15_fu_202[5]_i_1_n_5 ),
        .Q(kernel_buffer_15_7_fu_170[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_7_fu_170_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_7_fu_1700),
        .D(\kernel_buffer_15_15_fu_202[6]_i_1_n_5 ),
        .Q(kernel_buffer_15_7_fu_170[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_7_fu_170_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_7_fu_1700),
        .D(\kernel_buffer_15_15_fu_202[7]_i_1_n_5 ),
        .Q(kernel_buffer_15_7_fu_170[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_7_fu_170_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_7_fu_1700),
        .D(\kernel_buffer_15_15_fu_202[8]_i_1_n_5 ),
        .Q(kernel_buffer_15_7_fu_170[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_7_fu_170_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_7_fu_1700),
        .D(\kernel_buffer_15_15_fu_202[9]_i_1_n_5 ),
        .Q(kernel_buffer_15_7_fu_170[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00040000)) 
    \kernel_buffer_15_8_fu_174[15]_i_1 
       (.I0(i_0_reg_232_reg[0]),
        .I1(ap_CS_fsm_state2),
        .I2(i_0_reg_232_reg[1]),
        .I3(i_0_reg_232_reg[2]),
        .I4(i_0_reg_232_reg[3]),
        .O(\kernel_buffer_15_8_fu_174[15]_i_1_n_5 ));
  FDRE \kernel_buffer_15_8_fu_174_reg[0] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_8_fu_174[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[0]_i_1_n_5 ),
        .Q(kernel_buffer_15_8_fu_174[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_8_fu_174_reg[10] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_8_fu_174[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[10]_i_1_n_5 ),
        .Q(kernel_buffer_15_8_fu_174[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_8_fu_174_reg[11] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_8_fu_174[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[11]_i_1_n_5 ),
        .Q(kernel_buffer_15_8_fu_174[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_8_fu_174_reg[12] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_8_fu_174[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[12]_i_1_n_5 ),
        .Q(kernel_buffer_15_8_fu_174[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_8_fu_174_reg[13] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_8_fu_174[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[13]_i_1_n_5 ),
        .Q(kernel_buffer_15_8_fu_174[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_8_fu_174_reg[15] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_8_fu_174[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[15]_i_2_n_5 ),
        .Q(kernel_buffer_15_8_fu_174[15]),
        .R(1'b0));
  FDRE \kernel_buffer_15_8_fu_174_reg[1] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_8_fu_174[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[1]_i_1_n_5 ),
        .Q(kernel_buffer_15_8_fu_174[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_8_fu_174_reg[2] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_8_fu_174[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[2]_i_1_n_5 ),
        .Q(kernel_buffer_15_8_fu_174[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_8_fu_174_reg[3] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_8_fu_174[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[3]_i_1_n_5 ),
        .Q(kernel_buffer_15_8_fu_174[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_8_fu_174_reg[4] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_8_fu_174[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[4]_i_1_n_5 ),
        .Q(kernel_buffer_15_8_fu_174[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_8_fu_174_reg[5] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_8_fu_174[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[5]_i_1_n_5 ),
        .Q(kernel_buffer_15_8_fu_174[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_8_fu_174_reg[6] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_8_fu_174[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[6]_i_1_n_5 ),
        .Q(kernel_buffer_15_8_fu_174[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_8_fu_174_reg[7] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_8_fu_174[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[7]_i_1_n_5 ),
        .Q(kernel_buffer_15_8_fu_174[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_8_fu_174_reg[8] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_8_fu_174[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[8]_i_1_n_5 ),
        .Q(kernel_buffer_15_8_fu_174[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_8_fu_174_reg[9] 
       (.C(ap_clk),
        .CE(\kernel_buffer_15_8_fu_174[15]_i_1_n_5 ),
        .D(\kernel_buffer_15_15_fu_202[9]_i_1_n_5 ),
        .Q(kernel_buffer_15_8_fu_174[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00080000)) 
    \kernel_buffer_15_9_fu_178[15]_i_1 
       (.I0(i_0_reg_232_reg[0]),
        .I1(ap_CS_fsm_state2),
        .I2(i_0_reg_232_reg[1]),
        .I3(i_0_reg_232_reg[2]),
        .I4(i_0_reg_232_reg[3]),
        .O(kernel_buffer_15_9_fu_1780));
  FDRE \kernel_buffer_15_9_fu_178_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_9_fu_1780),
        .D(\kernel_buffer_15_15_fu_202[0]_i_1_n_5 ),
        .Q(kernel_buffer_15_9_fu_178[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_9_fu_178_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_9_fu_1780),
        .D(\kernel_buffer_15_15_fu_202[10]_i_1_n_5 ),
        .Q(kernel_buffer_15_9_fu_178[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_9_fu_178_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_9_fu_1780),
        .D(\kernel_buffer_15_15_fu_202[11]_i_1_n_5 ),
        .Q(kernel_buffer_15_9_fu_178[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_9_fu_178_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_9_fu_1780),
        .D(\kernel_buffer_15_15_fu_202[12]_i_1_n_5 ),
        .Q(kernel_buffer_15_9_fu_178[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_9_fu_178_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_9_fu_1780),
        .D(\kernel_buffer_15_15_fu_202[13]_i_1_n_5 ),
        .Q(kernel_buffer_15_9_fu_178[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_9_fu_178_reg[15] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_9_fu_1780),
        .D(\kernel_buffer_15_15_fu_202[15]_i_2_n_5 ),
        .Q(kernel_buffer_15_9_fu_178[15]),
        .R(1'b0));
  FDRE \kernel_buffer_15_9_fu_178_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_9_fu_1780),
        .D(\kernel_buffer_15_15_fu_202[1]_i_1_n_5 ),
        .Q(kernel_buffer_15_9_fu_178[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_9_fu_178_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_9_fu_1780),
        .D(\kernel_buffer_15_15_fu_202[2]_i_1_n_5 ),
        .Q(kernel_buffer_15_9_fu_178[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_9_fu_178_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_9_fu_1780),
        .D(\kernel_buffer_15_15_fu_202[3]_i_1_n_5 ),
        .Q(kernel_buffer_15_9_fu_178[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_9_fu_178_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_9_fu_1780),
        .D(\kernel_buffer_15_15_fu_202[4]_i_1_n_5 ),
        .Q(kernel_buffer_15_9_fu_178[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_9_fu_178_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_9_fu_1780),
        .D(\kernel_buffer_15_15_fu_202[5]_i_1_n_5 ),
        .Q(kernel_buffer_15_9_fu_178[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_9_fu_178_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_9_fu_1780),
        .D(\kernel_buffer_15_15_fu_202[6]_i_1_n_5 ),
        .Q(kernel_buffer_15_9_fu_178[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_9_fu_178_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_9_fu_1780),
        .D(\kernel_buffer_15_15_fu_202[7]_i_1_n_5 ),
        .Q(kernel_buffer_15_9_fu_178[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_9_fu_178_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_9_fu_1780),
        .D(\kernel_buffer_15_15_fu_202[8]_i_1_n_5 ),
        .Q(kernel_buffer_15_9_fu_178[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_9_fu_178_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_9_fu_1780),
        .D(\kernel_buffer_15_15_fu_202[9]_i_1_n_5 ),
        .Q(kernel_buffer_15_9_fu_178[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \kernel_buffer_15_fu_142[15]_i_1 
       (.I0(i_0_reg_232_reg[2]),
        .I1(i_0_reg_232_reg[0]),
        .I2(i_0_reg_232_reg[3]),
        .I3(ap_CS_fsm_state2),
        .I4(i_0_reg_232_reg[1]),
        .I5(i_0_reg_232_reg[4]),
        .O(kernel_buffer_15_fu_1420));
  FDRE \kernel_buffer_15_fu_142_reg[0] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_1420),
        .D(\kernel_buffer_15_15_fu_202[0]_i_1_n_5 ),
        .Q(kernel_buffer_15_fu_142[0]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_142_reg[10] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_1420),
        .D(\kernel_buffer_15_15_fu_202[10]_i_1_n_5 ),
        .Q(kernel_buffer_15_fu_142[10]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_142_reg[11] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_1420),
        .D(\kernel_buffer_15_15_fu_202[11]_i_1_n_5 ),
        .Q(kernel_buffer_15_fu_142[11]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_142_reg[12] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_1420),
        .D(\kernel_buffer_15_15_fu_202[12]_i_1_n_5 ),
        .Q(kernel_buffer_15_fu_142[12]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_142_reg[13] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_1420),
        .D(\kernel_buffer_15_15_fu_202[13]_i_1_n_5 ),
        .Q(kernel_buffer_15_fu_142[13]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_142_reg[15] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_1420),
        .D(\kernel_buffer_15_15_fu_202[15]_i_2_n_5 ),
        .Q(kernel_buffer_15_fu_142[15]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_142_reg[1] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_1420),
        .D(\kernel_buffer_15_15_fu_202[1]_i_1_n_5 ),
        .Q(kernel_buffer_15_fu_142[1]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_142_reg[2] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_1420),
        .D(\kernel_buffer_15_15_fu_202[2]_i_1_n_5 ),
        .Q(kernel_buffer_15_fu_142[2]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_142_reg[3] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_1420),
        .D(\kernel_buffer_15_15_fu_202[3]_i_1_n_5 ),
        .Q(kernel_buffer_15_fu_142[3]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_142_reg[4] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_1420),
        .D(\kernel_buffer_15_15_fu_202[4]_i_1_n_5 ),
        .Q(kernel_buffer_15_fu_142[4]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_142_reg[5] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_1420),
        .D(\kernel_buffer_15_15_fu_202[5]_i_1_n_5 ),
        .Q(kernel_buffer_15_fu_142[5]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_142_reg[6] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_1420),
        .D(\kernel_buffer_15_15_fu_202[6]_i_1_n_5 ),
        .Q(kernel_buffer_15_fu_142[6]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_142_reg[7] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_1420),
        .D(\kernel_buffer_15_15_fu_202[7]_i_1_n_5 ),
        .Q(kernel_buffer_15_fu_142[7]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_142_reg[8] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_1420),
        .D(\kernel_buffer_15_15_fu_202[8]_i_1_n_5 ),
        .Q(kernel_buffer_15_fu_142[8]),
        .R(1'b0));
  FDRE \kernel_buffer_15_fu_142_reg[9] 
       (.C(ap_clk),
        .CE(kernel_buffer_15_fu_1420),
        .D(\kernel_buffer_15_15_fu_202[9]_i_1_n_5 ),
        .Q(kernel_buffer_15_fu_142[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mul_ln39_reg_1068[31]_i_1 
       (.I0(icmp_ln31_reg_952_pp1_iter8_reg),
        .O(\mul_ln39_reg_1068[31]_i_1_n_5 ));
  FDRE \mul_ln39_reg_1068_reg[14] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1068[31]_i_1_n_5 ),
        .D(\network_mul_16s_32s_32_5_1_MulnS_1_U/buff2_reg__0 [14]),
        .Q(sext_ln39_2_fu_788_p1[0]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1068_reg[15] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1068[31]_i_1_n_5 ),
        .D(\network_mul_16s_32s_32_5_1_MulnS_1_U/buff2_reg__0 [15]),
        .Q(sext_ln39_2_fu_788_p1[1]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1068_reg[16] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1068[31]_i_1_n_5 ),
        .D(\network_mul_16s_32s_32_5_1_MulnS_1_U/buff2_reg__0 [16]),
        .Q(sext_ln39_2_fu_788_p1[2]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1068_reg[17] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1068[31]_i_1_n_5 ),
        .D(\network_mul_16s_32s_32_5_1_MulnS_1_U/buff2_reg__0 [17]),
        .Q(sext_ln39_2_fu_788_p1[3]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1068_reg[18] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1068[31]_i_1_n_5 ),
        .D(\network_mul_16s_32s_32_5_1_MulnS_1_U/buff2_reg__0 [18]),
        .Q(sext_ln39_2_fu_788_p1[4]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1068_reg[19] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1068[31]_i_1_n_5 ),
        .D(\network_mul_16s_32s_32_5_1_MulnS_1_U/buff2_reg__0 [19]),
        .Q(sext_ln39_2_fu_788_p1[5]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1068_reg[20] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1068[31]_i_1_n_5 ),
        .D(\network_mul_16s_32s_32_5_1_MulnS_1_U/buff2_reg__0 [20]),
        .Q(sext_ln39_2_fu_788_p1[6]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1068_reg[21] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1068[31]_i_1_n_5 ),
        .D(\network_mul_16s_32s_32_5_1_MulnS_1_U/buff2_reg__0 [21]),
        .Q(sext_ln39_2_fu_788_p1[7]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1068_reg[22] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1068[31]_i_1_n_5 ),
        .D(\network_mul_16s_32s_32_5_1_MulnS_1_U/buff2_reg__0 [22]),
        .Q(sext_ln39_2_fu_788_p1[8]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1068_reg[23] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1068[31]_i_1_n_5 ),
        .D(\network_mul_16s_32s_32_5_1_MulnS_1_U/buff2_reg__0 [23]),
        .Q(sext_ln39_2_fu_788_p1[9]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1068_reg[24] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1068[31]_i_1_n_5 ),
        .D(\network_mul_16s_32s_32_5_1_MulnS_1_U/buff2_reg__0 [24]),
        .Q(sext_ln39_2_fu_788_p1[10]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1068_reg[25] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1068[31]_i_1_n_5 ),
        .D(\network_mul_16s_32s_32_5_1_MulnS_1_U/buff2_reg__0 [25]),
        .Q(sext_ln39_2_fu_788_p1[11]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1068_reg[26] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1068[31]_i_1_n_5 ),
        .D(\network_mul_16s_32s_32_5_1_MulnS_1_U/buff2_reg__0 [26]),
        .Q(sext_ln39_2_fu_788_p1[12]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1068_reg[27] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1068[31]_i_1_n_5 ),
        .D(\network_mul_16s_32s_32_5_1_MulnS_1_U/buff2_reg__0 [27]),
        .Q(sext_ln39_2_fu_788_p1[13]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1068_reg[28] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1068[31]_i_1_n_5 ),
        .D(\network_mul_16s_32s_32_5_1_MulnS_1_U/buff2_reg__0 [28]),
        .Q(sext_ln39_2_fu_788_p1[14]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1068_reg[29] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1068[31]_i_1_n_5 ),
        .D(\network_mul_16s_32s_32_5_1_MulnS_1_U/buff2_reg__0 [29]),
        .Q(sext_ln39_2_fu_788_p1[15]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1068_reg[30] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1068[31]_i_1_n_5 ),
        .D(\network_mul_16s_32s_32_5_1_MulnS_1_U/buff2_reg__0 [30]),
        .Q(sext_ln39_2_fu_788_p1[16]),
        .R(1'b0));
  FDRE \mul_ln39_reg_1068_reg[31] 
       (.C(ap_clk),
        .CE(\mul_ln39_reg_1068[31]_i_1_n_5 ),
        .D(\network_mul_16s_32s_32_5_1_MulnS_1_U/buff2_reg__0 [31]),
        .Q(sext_ln39_2_fu_788_p1[17]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mul_16s_32s_32_5_1 network_mul_16s_32s_32_5_1_U122
       (.A({tmp_2_fu_727_p18[31],tmp_2_fu_727_p18[13:0]}),
        .B(tmp_2_reg_1058),
        .D(\network_mul_16s_32s_32_5_1_MulnS_1_U/buff2_reg__0 ),
        .Q(input_load_reg_1053),
        .ap_clk(ap_clk),
        .icmp_ln31_reg_952_pp1_iter3_reg(icmp_ln31_reg_952_pp1_iter3_reg),
        .\icmp_ln31_reg_952_pp1_iter3_reg_reg[0] (network_mul_16s_32s_32_5_1_U122_n_5),
        .q0(q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_network_mux_164_32_1_1 network_mux_164_32_1_1_U121
       (.A({tmp_2_fu_727_p18[31],tmp_2_fu_727_p18[13:0]}),
        .Q({\trunc_ln39_reg_1024_pp1_iter3_reg_reg_n_5_[3] ,p_2_in,p_1_in,\trunc_ln39_reg_1024_pp1_iter3_reg_reg_n_5_[0] }),
        .buff1_reg_i_17_0({kernel_buffer_15_7_fu_170[15],kernel_buffer_15_7_fu_170[13:0]}),
        .buff1_reg_i_17_1({kernel_buffer_15_6_fu_166[15],kernel_buffer_15_6_fu_166[13:0]}),
        .buff1_reg_i_17_2({kernel_buffer_15_5_fu_162[15],kernel_buffer_15_5_fu_162[13:0]}),
        .buff1_reg_i_17_3({kernel_buffer_15_4_fu_158[15],kernel_buffer_15_4_fu_158[13:0]}),
        .buff1_reg_i_17_4({kernel_buffer_15_3_fu_154[15],kernel_buffer_15_3_fu_154[13:0]}),
        .buff1_reg_i_17_5({kernel_buffer_15_2_fu_150[15],kernel_buffer_15_2_fu_150[13:0]}),
        .buff1_reg_i_17_6({kernel_buffer_15_1_fu_146[15],kernel_buffer_15_1_fu_146[13:0]}),
        .buff1_reg_i_17_7({kernel_buffer_15_fu_142[15],kernel_buffer_15_fu_142[13:0]}),
        .buff1_reg_i_18_0({kernel_buffer_15_15_fu_202[15],kernel_buffer_15_15_fu_202[13:0]}),
        .buff1_reg_i_18_1({kernel_buffer_15_14_fu_198[15],kernel_buffer_15_14_fu_198[13:0]}),
        .buff1_reg_i_18_2({kernel_buffer_15_13_fu_194[15],kernel_buffer_15_13_fu_194[13:0]}),
        .buff1_reg_i_18_3({kernel_buffer_15_12_fu_190[15],kernel_buffer_15_12_fu_190[13:0]}),
        .buff1_reg_i_18_4({kernel_buffer_15_11_fu_186[15],kernel_buffer_15_11_fu_186[13:0]}),
        .buff1_reg_i_18_5({kernel_buffer_15_10_fu_182[15],kernel_buffer_15_10_fu_182[13:0]}),
        .buff1_reg_i_18_6({kernel_buffer_15_9_fu_178[15],kernel_buffer_15_9_fu_178[13:0]}),
        .buff1_reg_i_18_7({kernel_buffer_15_8_fu_174[15],kernel_buffer_15_8_fu_174[13:0]}));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \or_ln36_reg_1007[0]_i_1 
       (.I0(icmp_ln33_reg_961),
        .I1(p_0_in),
        .O(p_0_in0_out));
  (* srl_bus_name = "inst/\grp_pointwise_conv2d_fix_4_fu_500/or_ln36_reg_1007_pp1_iter8_reg_reg " *) 
  (* srl_name = "inst/\grp_pointwise_conv2d_fix_4_fu_500/or_ln36_reg_1007_pp1_iter8_reg_reg[0]_srl7 " *) 
  SRL16E \or_ln36_reg_1007_pp1_iter8_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(or_ln36_reg_1007),
        .Q(\or_ln36_reg_1007_pp1_iter8_reg_reg[0]_srl7_n_5 ));
  FDRE \or_ln36_reg_1007_pp1_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\or_ln36_reg_1007_pp1_iter8_reg_reg[0]_srl7_n_5 ),
        .Q(or_ln36_reg_1007_pp1_iter9_reg),
        .R(1'b0));
  FDRE \or_ln36_reg_1007_reg[0] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(p_0_in0_out),
        .Q(or_ln36_reg_1007),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \out_h_0_reg_265[1]_i_1 
       (.I0(out_h_0_reg_265_reg[1]),
        .I1(out_h_0_reg_265_reg[0]),
        .O(\out_h_0_reg_265[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \out_h_0_reg_265[2]_i_1 
       (.I0(out_h_0_reg_265_reg[2]),
        .I1(out_h_0_reg_265_reg[1]),
        .I2(out_h_0_reg_265_reg[0]),
        .O(out_h_fu_520_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_h_0_reg_265[3]_i_1 
       (.I0(out_h_0_reg_265_reg[1]),
        .I1(out_h_0_reg_265_reg[0]),
        .I2(out_h_0_reg_265_reg[2]),
        .I3(out_h_0_reg_265_reg[3]),
        .O(out_h_fu_520_p2[3]));
  LUT4 #(
    .INIT(16'h2000)) 
    \out_h_0_reg_265[4]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(icmp_ln31_reg_952),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(icmp_ln33_reg_961),
        .O(\out_h_0_reg_265[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out_h_0_reg_265[4]_i_2 
       (.I0(out_h_0_reg_265_reg[2]),
        .I1(out_h_0_reg_265_reg[1]),
        .I2(out_h_0_reg_265_reg[3]),
        .I3(out_h_0_reg_265_reg[0]),
        .I4(out_h_0_reg_265_reg[4]),
        .O(out_h_fu_520_p2[4]));
  FDRE \out_h_0_reg_265_reg[0] 
       (.C(ap_clk),
        .CE(\out_h_0_reg_265[4]_i_1_n_5 ),
        .D(\sub_ln39_1_reg_981[2]_i_1_n_5 ),
        .Q(out_h_0_reg_265_reg[0]),
        .R(ap_CS_fsm_state3));
  FDRE \out_h_0_reg_265_reg[1] 
       (.C(ap_clk),
        .CE(\out_h_0_reg_265[4]_i_1_n_5 ),
        .D(\out_h_0_reg_265[1]_i_1_n_5 ),
        .Q(out_h_0_reg_265_reg[1]),
        .R(ap_CS_fsm_state3));
  FDRE \out_h_0_reg_265_reg[2] 
       (.C(ap_clk),
        .CE(\out_h_0_reg_265[4]_i_1_n_5 ),
        .D(out_h_fu_520_p2[2]),
        .Q(out_h_0_reg_265_reg[2]),
        .R(ap_CS_fsm_state3));
  FDRE \out_h_0_reg_265_reg[3] 
       (.C(ap_clk),
        .CE(\out_h_0_reg_265[4]_i_1_n_5 ),
        .D(out_h_fu_520_p2[3]),
        .Q(out_h_0_reg_265_reg[3]),
        .R(ap_CS_fsm_state3));
  FDRE \out_h_0_reg_265_reg[4] 
       (.C(ap_clk),
        .CE(\out_h_0_reg_265[4]_i_1_n_5 ),
        .D(out_h_fu_520_p2[4]),
        .Q(out_h_0_reg_265_reg[4]),
        .R(ap_CS_fsm_state3));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \out_w_0_reg_276[0]_i_1 
       (.I0(select_ln36_2_reg_1018[0]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(icmp_ln31_reg_952_pp1_iter1_reg),
        .I3(out_w_0_reg_276[0]),
        .O(\out_w_0_reg_276[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \out_w_0_reg_276[1]_i_1 
       (.I0(out_w_0_reg_276[1]),
        .I1(icmp_ln31_reg_952_pp1_iter1_reg),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(select_ln36_2_reg_1018[1]),
        .O(zext_ln36_fu_510_p1[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \out_w_0_reg_276[2]_i_1 
       (.I0(select_ln36_2_reg_1018[2]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(icmp_ln31_reg_952_pp1_iter1_reg),
        .I3(out_w_0_reg_276[2]),
        .O(zext_ln36_fu_510_p1[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \out_w_0_reg_276[3]_i_1 
       (.I0(select_ln36_2_reg_1018[3]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(icmp_ln31_reg_952_pp1_iter1_reg),
        .I3(out_w_0_reg_276[3]),
        .O(zext_ln36_fu_510_p1[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \out_w_0_reg_276[4]_i_1 
       (.I0(out_w_0_reg_276[4]),
        .I1(icmp_ln31_reg_952_pp1_iter1_reg),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(select_ln36_2_reg_1018[4]),
        .O(zext_ln36_fu_510_p1[4]));
  FDRE \out_w_0_reg_276_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_w_0_reg_276[0]_i_1_n_5 ),
        .Q(out_w_0_reg_276[0]),
        .R(ap_CS_fsm_state3));
  FDRE \out_w_0_reg_276_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln36_fu_510_p1[1]),
        .Q(out_w_0_reg_276[1]),
        .R(ap_CS_fsm_state3));
  FDRE \out_w_0_reg_276_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln36_fu_510_p1[2]),
        .Q(out_w_0_reg_276[2]),
        .R(ap_CS_fsm_state3));
  FDRE \out_w_0_reg_276_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln36_fu_510_p1[3]),
        .Q(out_w_0_reg_276[3]),
        .R(ap_CS_fsm_state3));
  FDRE \out_w_0_reg_276_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(zext_ln36_fu_510_p1[4]),
        .Q(out_w_0_reg_276[4]),
        .R(ap_CS_fsm_state3));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT5 #(
    .INIT(32'hFFFF4575)) 
    \out_w_reg_1002[0]_i_1 
       (.I0(out_w_0_reg_276[0]),
        .I1(icmp_ln31_reg_952_pp1_iter1_reg),
        .I2(ap_enable_reg_pp1_iter2),
        .I3(select_ln36_2_reg_1018[0]),
        .I4(icmp_ln33_reg_961),
        .O(out_w_fu_594_p2[0]));
  LUT6 #(
    .INIT(64'h000000005A335ACC)) 
    \out_w_reg_1002[1]_i_1 
       (.I0(out_w_0_reg_276[1]),
        .I1(select_ln36_2_reg_1018[1]),
        .I2(out_w_0_reg_276[0]),
        .I3(\select_ln36_2_reg_1018[4]_i_3_n_5 ),
        .I4(select_ln36_2_reg_1018[0]),
        .I5(icmp_ln33_reg_961),
        .O(out_w_fu_594_p2[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAA65666A66)) 
    \out_w_reg_1002[2]_i_1 
       (.I0(\select_ln36_2_reg_1018[2]_i_2_n_5 ),
        .I1(out_w_0_reg_276[2]),
        .I2(icmp_ln31_reg_952_pp1_iter1_reg),
        .I3(ap_enable_reg_pp1_iter2),
        .I4(select_ln36_2_reg_1018[2]),
        .I5(icmp_ln33_reg_961),
        .O(out_w_fu_594_p2[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAA65666A66)) 
    \out_w_reg_1002[3]_i_1 
       (.I0(\select_ln36_2_reg_1018[3]_i_2_n_5 ),
        .I1(out_w_0_reg_276[3]),
        .I2(icmp_ln31_reg_952_pp1_iter1_reg),
        .I3(ap_enable_reg_pp1_iter2),
        .I4(select_ln36_2_reg_1018[3]),
        .I5(icmp_ln33_reg_961),
        .O(out_w_fu_594_p2[3]));
  LUT6 #(
    .INIT(64'h00001DFF0000E200)) 
    \out_w_reg_1002[4]_i_1 
       (.I0(select_ln36_2_reg_1018[3]),
        .I1(\select_ln36_2_reg_1018[4]_i_3_n_5 ),
        .I2(out_w_0_reg_276[3]),
        .I3(\select_ln36_2_reg_1018[3]_i_2_n_5 ),
        .I4(icmp_ln33_reg_961),
        .I5(zext_ln36_fu_510_p1[4]),
        .O(out_w_fu_594_p2[4]));
  FDRE \out_w_reg_1002_reg[0] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(out_w_fu_594_p2[0]),
        .Q(out_w_reg_1002[0]),
        .R(1'b0));
  FDRE \out_w_reg_1002_reg[1] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(out_w_fu_594_p2[1]),
        .Q(out_w_reg_1002[1]),
        .R(1'b0));
  FDRE \out_w_reg_1002_reg[2] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(out_w_fu_594_p2[2]),
        .Q(out_w_reg_1002[2]),
        .R(1'b0));
  FDRE \out_w_reg_1002_reg[3] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(out_w_fu_594_p2[3]),
        .Q(out_w_reg_1002[3]),
        .R(1'b0));
  FDRE \out_w_reg_1002_reg[4] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(out_w_fu_594_p2[4]),
        .Q(out_w_reg_1002[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD5D5D500D5D5D5D5)) 
    ram_reg_0_i_130
       (.I0(Q[1]),
        .I1(output_r_ce0),
        .I2(icmp_ln36_1_reg_1039_pp1_iter10_reg),
        .I3(ram_reg_2),
        .I4(ram_reg_2_0),
        .I5(ram_reg_2_1),
        .O(\ap_CS_fsm_reg[39] ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    ram_reg_0_i_231
       (.I0(Q[1]),
        .I1(buffer_reg_1073[22]),
        .I2(buffer_reg_1073[1]),
        .O(\ap_CS_fsm_reg[39]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    ram_reg_0_i_233
       (.I0(Q[1]),
        .I1(buffer_reg_1073[22]),
        .I2(buffer_reg_1073[0]),
        .O(\ap_CS_fsm_reg[39]_15 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    ram_reg_1_i_10
       (.I0(Q[1]),
        .I1(buffer_reg_1073[22]),
        .I2(buffer_reg_1073[2]),
        .O(\ap_CS_fsm_reg[39]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    ram_reg_1_i_8
       (.I0(Q[1]),
        .I1(buffer_reg_1073[22]),
        .I2(buffer_reg_1073[3]),
        .O(\ap_CS_fsm_reg[39]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    ram_reg_2_i_11
       (.I0(Q[1]),
        .I1(buffer_reg_1073[22]),
        .I2(buffer_reg_1073[4]),
        .O(\ap_CS_fsm_reg[39]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    ram_reg_2_i_9
       (.I0(Q[1]),
        .I1(buffer_reg_1073[22]),
        .I2(buffer_reg_1073[5]),
        .O(\ap_CS_fsm_reg[39]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    ram_reg_3_i_10
       (.I0(Q[1]),
        .I1(buffer_reg_1073[22]),
        .I2(buffer_reg_1073[6]),
        .O(\ap_CS_fsm_reg[39]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    ram_reg_3_i_8
       (.I0(Q[1]),
        .I1(buffer_reg_1073[22]),
        .I2(buffer_reg_1073[7]),
        .O(\ap_CS_fsm_reg[39]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    ram_reg_4_i_10
       (.I0(Q[1]),
        .I1(buffer_reg_1073[22]),
        .I2(buffer_reg_1073[8]),
        .O(\ap_CS_fsm_reg[39]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    ram_reg_4_i_8
       (.I0(Q[1]),
        .I1(buffer_reg_1073[22]),
        .I2(buffer_reg_1073[9]),
        .O(\ap_CS_fsm_reg[39]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    ram_reg_5_i_11
       (.I0(Q[1]),
        .I1(buffer_reg_1073[22]),
        .I2(buffer_reg_1073[10]),
        .O(\ap_CS_fsm_reg[39]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    ram_reg_5_i_9
       (.I0(Q[1]),
        .I1(buffer_reg_1073[22]),
        .I2(buffer_reg_1073[11]),
        .O(\ap_CS_fsm_reg[39]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    ram_reg_6_i_10
       (.I0(Q[1]),
        .I1(buffer_reg_1073[22]),
        .I2(buffer_reg_1073[12]),
        .O(\ap_CS_fsm_reg[39]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    ram_reg_6_i_8
       (.I0(Q[1]),
        .I1(buffer_reg_1073[22]),
        .I2(buffer_reg_1073[13]),
        .O(\ap_CS_fsm_reg[39]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    ram_reg_7_i_11
       (.I0(Q[1]),
        .I1(buffer_reg_1073[22]),
        .I2(buffer_reg_1073[14]),
        .O(\ap_CS_fsm_reg[39]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    ram_reg_7_i_9
       (.I0(Q[1]),
        .I1(buffer_reg_1073[22]),
        .I2(buffer_reg_1073[15]),
        .O(\ap_CS_fsm_reg[39]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln32_1_reg_986[2]_i_1 
       (.I0(icmp_ln33_reg_961),
        .I1(out_h_0_reg_265_reg[0]),
        .O(select_ln32_1_fu_563_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'h36)) 
    \select_ln32_1_reg_986[3]_i_1 
       (.I0(icmp_ln33_reg_961),
        .I1(out_h_0_reg_265_reg[1]),
        .I2(out_h_0_reg_265_reg[0]),
        .O(select_ln32_1_fu_563_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \select_ln32_1_reg_986[4]_i_1 
       (.I0(icmp_ln33_reg_961),
        .I1(out_h_0_reg_265_reg[1]),
        .I2(out_h_0_reg_265_reg[0]),
        .I3(out_h_0_reg_265_reg[2]),
        .O(select_ln32_1_fu_563_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT5 #(
    .INIT(32'h55AAAB54)) 
    \select_ln32_1_reg_986[5]_i_1 
       (.I0(icmp_ln33_reg_961),
        .I1(out_h_0_reg_265_reg[1]),
        .I2(out_h_0_reg_265_reg[2]),
        .I3(out_h_0_reg_265_reg[3]),
        .I4(out_h_0_reg_265_reg[0]),
        .O(select_ln32_1_fu_563_p3[5]));
  LUT6 #(
    .INIT(64'h771188EE88EF7710)) 
    \select_ln32_1_reg_986[6]_i_1 
       (.I0(icmp_ln33_reg_961),
        .I1(out_h_0_reg_265_reg[0]),
        .I2(out_h_0_reg_265_reg[2]),
        .I3(out_h_0_reg_265_reg[3]),
        .I4(out_h_0_reg_265_reg[4]),
        .I5(out_h_0_reg_265_reg[1]),
        .O(select_ln32_1_fu_563_p3[6]));
  LUT6 #(
    .INIT(64'h33204CDFFB3204CC)) 
    \select_ln32_1_reg_986[7]_i_1 
       (.I0(icmp_ln33_reg_961),
        .I1(out_h_0_reg_265_reg[4]),
        .I2(out_h_0_reg_265_reg[0]),
        .I3(out_h_0_reg_265_reg[1]),
        .I4(out_h_0_reg_265_reg[2]),
        .I5(out_h_0_reg_265_reg[3]),
        .O(select_ln32_1_fu_563_p3[7]));
  LUT6 #(
    .INIT(64'h48C3C1C3CCC8CCC0)) 
    \select_ln32_1_reg_986[8]_i_1 
       (.I0(icmp_ln33_reg_961),
        .I1(out_h_0_reg_265_reg[3]),
        .I2(out_h_0_reg_265_reg[2]),
        .I3(out_h_0_reg_265_reg[1]),
        .I4(out_h_0_reg_265_reg[0]),
        .I5(out_h_0_reg_265_reg[4]),
        .O(select_ln32_1_fu_563_p3[8]));
  LUT6 #(
    .INIT(64'h70F0F0F0F0E0C0C0)) 
    \select_ln32_1_reg_986[9]_i_1 
       (.I0(icmp_ln33_reg_961),
        .I1(out_h_0_reg_265_reg[3]),
        .I2(out_h_0_reg_265_reg[4]),
        .I3(out_h_0_reg_265_reg[0]),
        .I4(out_h_0_reg_265_reg[1]),
        .I5(out_h_0_reg_265_reg[2]),
        .O(select_ln32_1_fu_563_p3[9]));
  FDRE \select_ln32_1_reg_986_reg[2] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(select_ln32_1_fu_563_p3[2]),
        .Q(select_ln32_1_reg_986[2]),
        .R(1'b0));
  FDRE \select_ln32_1_reg_986_reg[3] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(select_ln32_1_fu_563_p3[3]),
        .Q(select_ln32_1_reg_986[3]),
        .R(1'b0));
  FDRE \select_ln32_1_reg_986_reg[4] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(select_ln32_1_fu_563_p3[4]),
        .Q(select_ln32_1_reg_986[4]),
        .R(1'b0));
  FDRE \select_ln32_1_reg_986_reg[5] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(select_ln32_1_fu_563_p3[5]),
        .Q(select_ln32_1_reg_986[5]),
        .R(1'b0));
  FDRE \select_ln32_1_reg_986_reg[6] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(select_ln32_1_fu_563_p3[6]),
        .Q(select_ln32_1_reg_986[6]),
        .R(1'b0));
  FDRE \select_ln32_1_reg_986_reg[7] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(select_ln32_1_fu_563_p3[7]),
        .Q(select_ln32_1_reg_986[7]),
        .R(1'b0));
  FDRE \select_ln32_1_reg_986_reg[8] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(select_ln32_1_fu_563_p3[8]),
        .Q(select_ln32_1_reg_986[8]),
        .R(1'b0));
  FDRE \select_ln32_1_reg_986_reg[9] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(select_ln32_1_fu_563_p3[9]),
        .Q(select_ln32_1_reg_986[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    \select_ln36_1_reg_1012[4]_i_1 
       (.I0(p_0_in0_out),
        .I1(icmp_ln31_reg_952),
        .I2(ap_CS_fsm_pp1_stage0),
        .O(\select_ln36_1_reg_1012[4]_i_1_n_5 ));
  FDRE \select_ln36_1_reg_1012_reg[0] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(ap_phi_mux_in_d_0_phi_fu_303_p4[0]),
        .Q(select_ln36_1_reg_1012[0]),
        .R(\select_ln36_1_reg_1012[4]_i_1_n_5 ));
  FDRE \select_ln36_1_reg_1012_reg[1] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(ap_phi_mux_in_d_0_phi_fu_303_p4[1]),
        .Q(select_ln36_1_reg_1012[1]),
        .R(\select_ln36_1_reg_1012[4]_i_1_n_5 ));
  FDRE \select_ln36_1_reg_1012_reg[2] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(ap_phi_mux_in_d_0_phi_fu_303_p4[2]),
        .Q(select_ln36_1_reg_1012[2]),
        .R(\select_ln36_1_reg_1012[4]_i_1_n_5 ));
  FDRE \select_ln36_1_reg_1012_reg[3] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(ap_phi_mux_in_d_0_phi_fu_303_p4[3]),
        .Q(select_ln36_1_reg_1012[3]),
        .R(\select_ln36_1_reg_1012[4]_i_1_n_5 ));
  FDRE \select_ln36_1_reg_1012_reg[4] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(ap_phi_mux_in_d_0_phi_fu_303_p4[4]),
        .Q(select_ln36_1_reg_1012[4]),
        .R(\select_ln36_1_reg_1012[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA65666A66)) 
    \select_ln36_2_reg_1018[0]_i_1 
       (.I0(p_0_in),
        .I1(out_w_0_reg_276[0]),
        .I2(icmp_ln31_reg_952_pp1_iter1_reg),
        .I3(ap_enable_reg_pp1_iter2),
        .I4(select_ln36_2_reg_1018[0]),
        .I5(icmp_ln33_reg_961),
        .O(select_ln36_2_fu_613_p3[0]));
  LUT6 #(
    .INIT(64'hFF47FFFF00B80000)) 
    \select_ln36_2_reg_1018[1]_i_1 
       (.I0(out_w_0_reg_276[0]),
        .I1(\select_ln36_2_reg_1018[4]_i_3_n_5 ),
        .I2(select_ln36_2_reg_1018[0]),
        .I3(icmp_ln33_reg_961),
        .I4(p_0_in),
        .I5(\select_ln36_2_reg_1018[1]_i_2_n_5 ),
        .O(select_ln36_2_fu_613_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \select_ln36_2_reg_1018[1]_i_2 
       (.I0(select_ln36_2_reg_1018[1]),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(icmp_ln31_reg_952_pp1_iter1_reg),
        .I3(out_w_0_reg_276[1]),
        .I4(icmp_ln33_reg_961),
        .O(\select_ln36_2_reg_1018[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8787878888888788)) 
    \select_ln36_2_reg_1018[2]_i_1 
       (.I0(\select_ln36_2_reg_1018[2]_i_2_n_5 ),
        .I1(p_0_in),
        .I2(icmp_ln33_reg_961),
        .I3(select_ln36_2_reg_1018[2]),
        .I4(\select_ln36_2_reg_1018[4]_i_3_n_5 ),
        .I5(out_w_0_reg_276[2]),
        .O(select_ln36_2_fu_613_p3[2]));
  LUT6 #(
    .INIT(64'h4444500000005000)) 
    \select_ln36_2_reg_1018[2]_i_2 
       (.I0(icmp_ln33_reg_961),
        .I1(out_w_0_reg_276[1]),
        .I2(select_ln36_2_reg_1018[1]),
        .I3(select_ln36_2_reg_1018[0]),
        .I4(\select_ln36_2_reg_1018[4]_i_3_n_5 ),
        .I5(out_w_0_reg_276[0]),
        .O(\select_ln36_2_reg_1018[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8787878888888788)) 
    \select_ln36_2_reg_1018[3]_i_1 
       (.I0(\select_ln36_2_reg_1018[3]_i_2_n_5 ),
        .I1(p_0_in),
        .I2(icmp_ln33_reg_961),
        .I3(select_ln36_2_reg_1018[3]),
        .I4(\select_ln36_2_reg_1018[4]_i_3_n_5 ),
        .I5(out_w_0_reg_276[3]),
        .O(select_ln36_2_fu_613_p3[3]));
  LUT6 #(
    .INIT(64'hA0A0C0000000C000)) 
    \select_ln36_2_reg_1018[3]_i_2 
       (.I0(out_w_0_reg_276[0]),
        .I1(select_ln36_2_reg_1018[0]),
        .I2(\select_ln36_2_reg_1018[1]_i_2_n_5 ),
        .I3(select_ln36_2_reg_1018[2]),
        .I4(\select_ln36_2_reg_1018[4]_i_3_n_5 ),
        .I5(out_w_0_reg_276[2]),
        .O(\select_ln36_2_reg_1018[3]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h20)) 
    \select_ln36_2_reg_1018[4]_i_1 
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(icmp_ln31_reg_952),
        .I2(ap_CS_fsm_pp1_stage0),
        .O(out_h_0_reg_2651));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \select_ln36_2_reg_1018[4]_i_2 
       (.I0(out_w_fu_594_p2[4]),
        .I1(p_0_in),
        .I2(select_ln36_2_reg_1018[4]),
        .I3(\select_ln36_2_reg_1018[4]_i_3_n_5 ),
        .I4(out_w_0_reg_276[4]),
        .I5(icmp_ln33_reg_961),
        .O(select_ln36_2_fu_613_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \select_ln36_2_reg_1018[4]_i_3 
       (.I0(icmp_ln31_reg_952_pp1_iter1_reg),
        .I1(ap_enable_reg_pp1_iter2),
        .O(\select_ln36_2_reg_1018[4]_i_3_n_5 ));
  FDRE \select_ln36_2_reg_1018_reg[0] 
       (.C(ap_clk),
        .CE(out_h_0_reg_2651),
        .D(select_ln36_2_fu_613_p3[0]),
        .Q(select_ln36_2_reg_1018[0]),
        .R(1'b0));
  FDRE \select_ln36_2_reg_1018_reg[1] 
       (.C(ap_clk),
        .CE(out_h_0_reg_2651),
        .D(select_ln36_2_fu_613_p3[1]),
        .Q(select_ln36_2_reg_1018[1]),
        .R(1'b0));
  FDRE \select_ln36_2_reg_1018_reg[2] 
       (.C(ap_clk),
        .CE(out_h_0_reg_2651),
        .D(select_ln36_2_fu_613_p3[2]),
        .Q(select_ln36_2_reg_1018[2]),
        .R(1'b0));
  FDRE \select_ln36_2_reg_1018_reg[3] 
       (.C(ap_clk),
        .CE(out_h_0_reg_2651),
        .D(select_ln36_2_fu_613_p3[3]),
        .Q(select_ln36_2_reg_1018[3]),
        .R(1'b0));
  FDRE \select_ln36_2_reg_1018_reg[4] 
       (.C(ap_clk),
        .CE(out_h_0_reg_2651),
        .D(select_ln36_2_fu_613_p3[4]),
        .Q(select_ln36_2_reg_1018[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln39_1_reg_981[2]_i_1 
       (.I0(out_h_0_reg_265_reg[0]),
        .O(\sub_ln39_1_reg_981[2]_i_1_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln39_1_reg_981[3]_i_1 
       (.I0(out_h_0_reg_265_reg[1]),
        .O(sub_ln39_1_fu_557_p2[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln39_1_reg_981[4]_i_1 
       (.I0(out_h_0_reg_265_reg[2]),
        .O(sub_ln39_1_fu_557_p2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln39_1_reg_981[5]_i_1 
       (.I0(out_h_0_reg_265_reg[0]),
        .I1(out_h_0_reg_265_reg[3]),
        .O(sub_ln39_1_fu_557_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT4 #(
    .INIT(16'h6696)) 
    \sub_ln39_1_reg_981[6]_i_1 
       (.I0(out_h_0_reg_265_reg[4]),
        .I1(out_h_0_reg_265_reg[1]),
        .I2(out_h_0_reg_265_reg[3]),
        .I3(out_h_0_reg_265_reg[0]),
        .O(sub_ln39_1_fu_557_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT5 #(
    .INIT(32'h542BF50A)) 
    \sub_ln39_1_reg_981[7]_i_1 
       (.I0(out_h_0_reg_265_reg[4]),
        .I1(out_h_0_reg_265_reg[0]),
        .I2(out_h_0_reg_265_reg[1]),
        .I3(out_h_0_reg_265_reg[2]),
        .I4(out_h_0_reg_265_reg[3]),
        .O(sub_ln39_1_fu_557_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT5 #(
    .INIT(32'h6A11FE00)) 
    \sub_ln39_1_reg_981[8]_i_1 
       (.I0(out_h_0_reg_265_reg[2]),
        .I1(out_h_0_reg_265_reg[1]),
        .I2(out_h_0_reg_265_reg[0]),
        .I3(out_h_0_reg_265_reg[3]),
        .I4(out_h_0_reg_265_reg[4]),
        .O(\sub_ln39_1_reg_981[8]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln39_1_reg_981[9]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(icmp_ln31_reg_952),
        .O(p_14_in));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT5 #(
    .INIT(32'h7FEE0000)) 
    \sub_ln39_1_reg_981[9]_i_2 
       (.I0(out_h_0_reg_265_reg[3]),
        .I1(out_h_0_reg_265_reg[2]),
        .I2(out_h_0_reg_265_reg[0]),
        .I3(out_h_0_reg_265_reg[1]),
        .I4(out_h_0_reg_265_reg[4]),
        .O(\sub_ln39_1_reg_981[9]_i_2_n_5 ));
  FDRE \sub_ln39_1_reg_981_reg[2] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sub_ln39_1_reg_981[2]_i_1_n_5 ),
        .Q(\sub_ln39_1_reg_981_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \sub_ln39_1_reg_981_reg[3] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sub_ln39_1_fu_557_p2[3]),
        .Q(\sub_ln39_1_reg_981_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \sub_ln39_1_reg_981_reg[4] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sub_ln39_1_fu_557_p2[4]),
        .Q(\sub_ln39_1_reg_981_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \sub_ln39_1_reg_981_reg[5] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sub_ln39_1_fu_557_p2[5]),
        .Q(\sub_ln39_1_reg_981_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \sub_ln39_1_reg_981_reg[6] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sub_ln39_1_fu_557_p2[6]),
        .Q(\sub_ln39_1_reg_981_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \sub_ln39_1_reg_981_reg[7] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sub_ln39_1_fu_557_p2[7]),
        .Q(\sub_ln39_1_reg_981_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \sub_ln39_1_reg_981_reg[8] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sub_ln39_1_reg_981[8]_i_1_n_5 ),
        .Q(\sub_ln39_1_reg_981_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \sub_ln39_1_reg_981_reg[9] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sub_ln39_1_reg_981[9]_i_2_n_5 ),
        .Q(\sub_ln39_1_reg_981_reg_n_5_[9] ),
        .R(1'b0));
  FDRE \tmp_2_reg_1058_reg[31] 
       (.C(ap_clk),
        .CE(network_mul_16s_32s_32_5_1_U122_n_5),
        .D(tmp_2_fu_727_p18[31]),
        .Q(tmp_2_reg_1058),
        .R(1'b0));
  FDRE \trunc_ln39_reg_1024_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln36_1_reg_1012[0]),
        .Q(trunc_ln39_reg_1024_pp1_iter2_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln39_reg_1024_pp1_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln36_1_reg_1012[1]),
        .Q(trunc_ln39_reg_1024_pp1_iter2_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln39_reg_1024_pp1_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln36_1_reg_1012[2]),
        .Q(trunc_ln39_reg_1024_pp1_iter2_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln39_reg_1024_pp1_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln36_1_reg_1012[3]),
        .Q(trunc_ln39_reg_1024_pp1_iter2_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln39_reg_1024_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln39_reg_1024_pp1_iter2_reg[0]),
        .Q(\trunc_ln39_reg_1024_pp1_iter3_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \trunc_ln39_reg_1024_pp1_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln39_reg_1024_pp1_iter2_reg[1]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \trunc_ln39_reg_1024_pp1_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln39_reg_1024_pp1_iter2_reg[2]),
        .Q(p_2_in),
        .R(1'b0));
  FDRE \trunc_ln39_reg_1024_pp1_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln39_reg_1024_pp1_iter2_reg[3]),
        .Q(\trunc_ln39_reg_1024_pp1_iter3_reg_reg_n_5_[3] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_sampling2d_fix16
   (ADDRARDADDR,
    \icmp_ln19_reg_729_pp0_iter4_reg_reg[0] ,
    \input_data_data_V_0_state_reg[0] ,
    D,
    \ap_CS_fsm_reg[7] ,
    input_r_address0,
    add_ln18_reg_652_reg_0,
    input_data_data_V_0_sel_rd_reg,
    input_data_data_V_0_sel_rd_reg_0,
    input_data_data_V_0_sel_rd_reg_1,
    input_data_data_V_0_sel_rd_reg_2,
    input_data_data_V_0_sel_rd_reg_3,
    input_data_data_V_0_sel_rd_reg_4,
    input_data_data_V_0_sel_rd_reg_5,
    input_data_data_V_0_sel_rd_reg_6,
    input_data_data_V_0_sel_rd_reg_7,
    input_data_data_V_0_sel_rd_reg_8,
    input_data_data_V_0_sel_rd_reg_9,
    input_data_data_V_0_sel_rd_reg_10,
    input_data_data_V_0_sel_rd_reg_11,
    input_data_data_V_0_sel_rd_reg_12,
    input_data_data_V_0_sel_rd_reg_13,
    input_data_data_V_0_sel_rd_reg_14,
    \i_0_reg_393_reg[10] ,
    add_ln18_1_reg_667_reg_0,
    \i_0_reg_393_reg[13] ,
    \ap_CS_fsm_reg[4]_0 ,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_0_7,
    ram_reg_0_8,
    ram_reg_0_9,
    ram_reg_0_10,
    grp_max_pooling2d_fix16_fu_506_output_r_ce0,
    icmp_ln19_reg_729_pp0_iter4_reg,
    ram_reg_2,
    ram_reg_0_i_19__0,
    Q,
    grp_up_sampling2d_fix16_fu_551_ap_start_reg,
    output_r_ce0,
    output_r_address0,
    ap_enable_reg_pp1_iter0,
    ram_reg_0_11,
    input_data_data_V_0_sel,
    ram_reg_7,
    ram_reg_7_0,
    i_0_reg_393_reg,
    ram_reg_0_12,
    ap_rst_n_inv,
    ap_clk,
    q0,
    ap_rst_n);
  output [2:0]ADDRARDADDR;
  output \icmp_ln19_reg_729_pp0_iter4_reg_reg[0] ;
  output \input_data_data_V_0_state_reg[0] ;
  output [3:0]D;
  output \ap_CS_fsm_reg[7] ;
  output [7:0]input_r_address0;
  output add_ln18_reg_652_reg_0;
  output input_data_data_V_0_sel_rd_reg;
  output input_data_data_V_0_sel_rd_reg_0;
  output input_data_data_V_0_sel_rd_reg_1;
  output input_data_data_V_0_sel_rd_reg_2;
  output input_data_data_V_0_sel_rd_reg_3;
  output input_data_data_V_0_sel_rd_reg_4;
  output input_data_data_V_0_sel_rd_reg_5;
  output input_data_data_V_0_sel_rd_reg_6;
  output input_data_data_V_0_sel_rd_reg_7;
  output input_data_data_V_0_sel_rd_reg_8;
  output input_data_data_V_0_sel_rd_reg_9;
  output input_data_data_V_0_sel_rd_reg_10;
  output input_data_data_V_0_sel_rd_reg_11;
  output input_data_data_V_0_sel_rd_reg_12;
  output input_data_data_V_0_sel_rd_reg_13;
  output input_data_data_V_0_sel_rd_reg_14;
  output \i_0_reg_393_reg[10] ;
  output [11:0]add_ln18_1_reg_667_reg_0;
  output \i_0_reg_393_reg[13] ;
  output \ap_CS_fsm_reg[4]_0 ;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input ram_reg_0_7;
  input ram_reg_0_8;
  input ram_reg_0_9;
  input ram_reg_0_10;
  input grp_max_pooling2d_fix16_fu_506_output_r_ce0;
  input icmp_ln19_reg_729_pp0_iter4_reg;
  input ram_reg_2;
  input ram_reg_0_i_19__0;
  input [6:0]Q;
  input grp_up_sampling2d_fix16_fu_551_ap_start_reg;
  input output_r_ce0;
  input [3:0]output_r_address0;
  input ap_enable_reg_pp1_iter0;
  input [1:0]ram_reg_0_11;
  input input_data_data_V_0_sel;
  input [15:0]ram_reg_7;
  input [15:0]ram_reg_7_0;
  input [1:0]i_0_reg_393_reg;
  input [0:0]ram_reg_0_12;
  input ap_rst_n_inv;
  input ap_clk;
  input [15:0]q0;
  input ap_rst_n;

  wire [7:4]A;
  wire [2:0]ADDRARDADDR;
  wire [3:0]D;
  wire [6:0]Q;
  wire [14:0]add_ln14_fu_261_p2;
  wire [14:0]add_ln14_reg_581;
  wire add_ln14_reg_5810;
  wire \add_ln14_reg_581_reg[12]_i_1_n_5 ;
  wire \add_ln14_reg_581_reg[12]_i_1_n_6 ;
  wire \add_ln14_reg_581_reg[12]_i_1_n_7 ;
  wire \add_ln14_reg_581_reg[12]_i_1_n_8 ;
  wire \add_ln14_reg_581_reg[14]_i_2_n_8 ;
  wire \add_ln14_reg_581_reg[4]_i_1_n_5 ;
  wire \add_ln14_reg_581_reg[4]_i_1_n_6 ;
  wire \add_ln14_reg_581_reg[4]_i_1_n_7 ;
  wire \add_ln14_reg_581_reg[4]_i_1_n_8 ;
  wire \add_ln14_reg_581_reg[8]_i_1_n_5 ;
  wire \add_ln14_reg_581_reg[8]_i_1_n_6 ;
  wire \add_ln14_reg_581_reg[8]_i_1_n_7 ;
  wire \add_ln14_reg_581_reg[8]_i_1_n_8 ;
  wire [9:0]add_ln15_1_fu_302_p2;
  wire [11:0]add_ln18_1_reg_667_reg_0;
  wire add_ln18_1_reg_667_reg_i_10_n_5;
  wire add_ln18_1_reg_667_reg_i_11_n_5;
  wire add_ln18_1_reg_667_reg_i_12_n_5;
  wire add_ln18_1_reg_667_reg_i_13_n_6;
  wire add_ln18_1_reg_667_reg_i_13_n_7;
  wire add_ln18_1_reg_667_reg_i_13_n_8;
  wire add_ln18_1_reg_667_reg_i_14_n_6;
  wire add_ln18_1_reg_667_reg_i_14_n_7;
  wire add_ln18_1_reg_667_reg_i_14_n_8;
  wire add_ln18_1_reg_667_reg_i_15_n_5;
  wire add_ln18_1_reg_667_reg_i_15_n_6;
  wire add_ln18_1_reg_667_reg_i_15_n_7;
  wire add_ln18_1_reg_667_reg_i_15_n_8;
  wire add_ln18_1_reg_667_reg_i_16_n_5;
  wire add_ln18_1_reg_667_reg_i_16_n_6;
  wire add_ln18_1_reg_667_reg_i_16_n_7;
  wire add_ln18_1_reg_667_reg_i_16_n_8;
  wire add_ln18_1_reg_667_reg_i_17_n_5;
  wire add_ln18_1_reg_667_reg_i_18_n_5;
  wire add_ln18_1_reg_667_reg_i_19_n_5;
  wire add_ln18_1_reg_667_reg_i_20_n_5;
  wire add_ln18_1_reg_667_reg_i_21_n_5;
  wire add_ln18_1_reg_667_reg_i_22_n_5;
  wire add_ln18_1_reg_667_reg_i_23_n_5;
  wire add_ln18_1_reg_667_reg_i_24_n_5;
  wire add_ln18_1_reg_667_reg_i_25_n_5;
  wire add_ln18_1_reg_667_reg_i_26_n_5;
  wire add_ln18_1_reg_667_reg_i_27_n_5;
  wire add_ln18_1_reg_667_reg_i_28_n_5;
  wire add_ln18_1_reg_667_reg_i_3_n_5;
  wire add_ln18_1_reg_667_reg_i_4_n_5;
  wire add_ln18_1_reg_667_reg_i_5_n_5;
  wire add_ln18_1_reg_667_reg_i_6_n_5;
  wire add_ln18_1_reg_667_reg_i_7_n_5;
  wire add_ln18_1_reg_667_reg_i_8_n_5;
  wire add_ln18_1_reg_667_reg_i_9_n_5;
  wire add_ln18_reg_652_reg_0;
  wire add_ln18_reg_652_reg_i_14_n_6;
  wire add_ln18_reg_652_reg_i_14_n_7;
  wire add_ln18_reg_652_reg_i_14_n_8;
  wire add_ln18_reg_652_reg_i_15_n_6;
  wire add_ln18_reg_652_reg_i_15_n_7;
  wire add_ln18_reg_652_reg_i_15_n_8;
  wire add_ln18_reg_652_reg_i_16_n_5;
  wire add_ln18_reg_652_reg_i_16_n_6;
  wire add_ln18_reg_652_reg_i_16_n_7;
  wire add_ln18_reg_652_reg_i_16_n_8;
  wire add_ln18_reg_652_reg_i_17_n_5;
  wire add_ln18_reg_652_reg_i_17_n_6;
  wire add_ln18_reg_652_reg_i_17_n_7;
  wire add_ln18_reg_652_reg_i_17_n_8;
  wire add_ln18_reg_652_reg_i_22_n_5;
  wire add_ln18_reg_652_reg_i_23_n_5;
  wire add_ln18_reg_652_reg_i_24_n_5;
  wire add_ln18_reg_652_reg_i_25_n_5;
  wire add_ln18_reg_652_reg_i_26_n_5;
  wire add_ln18_reg_652_reg_i_27_n_5;
  wire add_ln18_reg_652_reg_i_28_n_5;
  wire add_ln18_reg_652_reg_i_29_n_5;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state2;
  wire [4:1]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__7_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__7_n_5;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__3_n_5;
  wire ap_enable_reg_pp0_iter3_i_1__0_n_5;
  wire ap_enable_reg_pp0_iter3_reg_n_5;
  wire ap_enable_reg_pp1_iter0;
  wire [4:1]ap_phi_mux_out_h_0_phi_fu_154_p4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [4:1]empty_reg_502;
  wire \empty_reg_502[1]_i_1_n_5 ;
  wire \empty_reg_502[4]_i_1_n_5 ;
  wire [3:0]grp_fu_478_p2;
  wire grp_max_pooling2d_fix16_fu_506_output_r_ce0;
  wire grp_up_sampling2d_fix16_fu_551_ap_done;
  wire grp_up_sampling2d_fix16_fu_551_ap_ready;
  wire grp_up_sampling2d_fix16_fu_551_ap_start_reg;
  wire [0:0]grp_up_sampling2d_fix16_fu_551_input_height;
  wire [11:2]grp_up_sampling2d_fix16_fu_551_input_r_address0;
  wire [13:10]grp_up_sampling2d_fix16_fu_551_output_r_address0;
  wire [15:0]grp_up_sampling2d_fix16_fu_551_output_r_d0;
  wire [1:0]i_0_reg_393_reg;
  wire \i_0_reg_393_reg[10] ;
  wire \i_0_reg_393_reg[13] ;
  wire icmp_ln14_fu_235_p2;
  wire \icmp_ln14_reg_552[0]_i_10_n_5 ;
  wire \icmp_ln14_reg_552[0]_i_11_n_5 ;
  wire \icmp_ln14_reg_552[0]_i_12_n_5 ;
  wire \icmp_ln14_reg_552[0]_i_13_n_5 ;
  wire \icmp_ln14_reg_552[0]_i_14_n_5 ;
  wire \icmp_ln14_reg_552[0]_i_15_n_5 ;
  wire \icmp_ln14_reg_552[0]_i_16_n_5 ;
  wire \icmp_ln14_reg_552[0]_i_17_n_5 ;
  wire \icmp_ln14_reg_552[0]_i_3_n_5 ;
  wire \icmp_ln14_reg_552[0]_i_4_n_5 ;
  wire \icmp_ln14_reg_552[0]_i_5_n_5 ;
  wire \icmp_ln14_reg_552[0]_i_6_n_5 ;
  wire \icmp_ln14_reg_552[0]_i_7_n_5 ;
  wire \icmp_ln14_reg_552[0]_i_8_n_5 ;
  wire \icmp_ln14_reg_552[0]_i_9_n_5 ;
  wire \icmp_ln14_reg_552_pp0_iter1_reg_reg_n_5_[0] ;
  wire icmp_ln14_reg_552_pp0_iter2_reg;
  wire \icmp_ln14_reg_552_reg[0]_i_2_n_5 ;
  wire \icmp_ln14_reg_552_reg[0]_i_2_n_6 ;
  wire \icmp_ln14_reg_552_reg[0]_i_2_n_7 ;
  wire \icmp_ln14_reg_552_reg[0]_i_2_n_8 ;
  wire \icmp_ln14_reg_552_reg_n_5_[0] ;
  wire icmp_ln15_fu_246_p2;
  wire icmp_ln15_reg_563;
  wire icmp_ln15_reg_5630;
  wire \icmp_ln15_reg_563[0]_i_3_n_5 ;
  wire \icmp_ln15_reg_563[0]_i_4_n_5 ;
  wire \icmp_ln15_reg_563[0]_i_5_n_5 ;
  wire \icmp_ln15_reg_563[0]_i_6_n_5 ;
  wire \icmp_ln15_reg_563[0]_i_7_n_5 ;
  wire \icmp_ln15_reg_563[0]_i_8_n_5 ;
  wire \icmp_ln15_reg_563[0]_i_9_n_5 ;
  wire icmp_ln15_reg_563_pp0_iter1_reg;
  wire \icmp_ln15_reg_563_reg[0]_i_2_n_6 ;
  wire \icmp_ln15_reg_563_reg[0]_i_2_n_7 ;
  wire \icmp_ln15_reg_563_reg[0]_i_2_n_8 ;
  wire icmp_ln19_reg_729_pp0_iter4_reg;
  wire \icmp_ln19_reg_729_pp0_iter4_reg_reg[0] ;
  wire indvar_flatten31_reg_114;
  wire indvar_flatten31_reg_1140;
  wire \indvar_flatten31_reg_114_reg_n_5_[0] ;
  wire \indvar_flatten31_reg_114_reg_n_5_[10] ;
  wire \indvar_flatten31_reg_114_reg_n_5_[11] ;
  wire \indvar_flatten31_reg_114_reg_n_5_[12] ;
  wire \indvar_flatten31_reg_114_reg_n_5_[13] ;
  wire \indvar_flatten31_reg_114_reg_n_5_[14] ;
  wire \indvar_flatten31_reg_114_reg_n_5_[1] ;
  wire \indvar_flatten31_reg_114_reg_n_5_[2] ;
  wire \indvar_flatten31_reg_114_reg_n_5_[3] ;
  wire \indvar_flatten31_reg_114_reg_n_5_[4] ;
  wire \indvar_flatten31_reg_114_reg_n_5_[5] ;
  wire \indvar_flatten31_reg_114_reg_n_5_[6] ;
  wire \indvar_flatten31_reg_114_reg_n_5_[7] ;
  wire \indvar_flatten31_reg_114_reg_n_5_[8] ;
  wire \indvar_flatten31_reg_114_reg_n_5_[9] ;
  wire [9:0]indvar_flatten_reg_138;
  wire input_data_data_V_0_sel;
  wire input_data_data_V_0_sel_rd_reg;
  wire input_data_data_V_0_sel_rd_reg_0;
  wire input_data_data_V_0_sel_rd_reg_1;
  wire input_data_data_V_0_sel_rd_reg_10;
  wire input_data_data_V_0_sel_rd_reg_11;
  wire input_data_data_V_0_sel_rd_reg_12;
  wire input_data_data_V_0_sel_rd_reg_13;
  wire input_data_data_V_0_sel_rd_reg_14;
  wire input_data_data_V_0_sel_rd_reg_2;
  wire input_data_data_V_0_sel_rd_reg_3;
  wire input_data_data_V_0_sel_rd_reg_4;
  wire input_data_data_V_0_sel_rd_reg_5;
  wire input_data_data_V_0_sel_rd_reg_6;
  wire input_data_data_V_0_sel_rd_reg_7;
  wire input_data_data_V_0_sel_rd_reg_8;
  wire input_data_data_V_0_sel_rd_reg_9;
  wire \input_data_data_V_0_state_reg[0] ;
  wire input_load_reg_6720;
  wire [7:0]input_r_address0;
  wire [3:0]lshr_ln_reg_576;
  wire lshr_ln_reg_5760;
  wire [8:1]mul_ln18_1_fu_319_p2;
  wire [8:1]mul_ln18_1_reg_620;
  wire \mul_ln18_1_reg_620[1]_i_2_n_5 ;
  wire \mul_ln18_1_reg_620[1]_i_3_n_5 ;
  wire \mul_ln18_1_reg_620[1]_i_4_n_5 ;
  wire \mul_ln18_1_reg_620[1]_i_5_n_5 ;
  wire \mul_ln18_1_reg_620[1]_i_6_n_5 ;
  wire \mul_ln18_1_reg_620[5]_i_10_n_5 ;
  wire \mul_ln18_1_reg_620[5]_i_11_n_5 ;
  wire \mul_ln18_1_reg_620[5]_i_2_n_5 ;
  wire \mul_ln18_1_reg_620[5]_i_4_n_5 ;
  wire \mul_ln18_1_reg_620[5]_i_5_n_5 ;
  wire \mul_ln18_1_reg_620[5]_i_6_n_5 ;
  wire \mul_ln18_1_reg_620[5]_i_7_n_5 ;
  wire \mul_ln18_1_reg_620[5]_i_8_n_5 ;
  wire \mul_ln18_1_reg_620[5]_i_9_n_5 ;
  wire \mul_ln18_1_reg_620[8]_i_2_n_5 ;
  wire \mul_ln18_1_reg_620[8]_i_3_n_5 ;
  wire \mul_ln18_1_reg_620[8]_i_4_n_5 ;
  wire \mul_ln18_1_reg_620[8]_i_5_n_5 ;
  wire \mul_ln18_1_reg_620[8]_i_6_n_5 ;
  wire \mul_ln18_1_reg_620_reg[1]_i_1_n_10 ;
  wire \mul_ln18_1_reg_620_reg[1]_i_1_n_5 ;
  wire \mul_ln18_1_reg_620_reg[1]_i_1_n_6 ;
  wire \mul_ln18_1_reg_620_reg[1]_i_1_n_7 ;
  wire \mul_ln18_1_reg_620_reg[1]_i_1_n_8 ;
  wire \mul_ln18_1_reg_620_reg[1]_i_1_n_9 ;
  wire \mul_ln18_1_reg_620_reg[5]_i_1_n_5 ;
  wire \mul_ln18_1_reg_620_reg[5]_i_1_n_6 ;
  wire \mul_ln18_1_reg_620_reg[5]_i_1_n_7 ;
  wire \mul_ln18_1_reg_620_reg[5]_i_1_n_8 ;
  wire \mul_ln18_1_reg_620_reg[5]_i_3_n_10 ;
  wire \mul_ln18_1_reg_620_reg[5]_i_3_n_11 ;
  wire \mul_ln18_1_reg_620_reg[5]_i_3_n_12 ;
  wire \mul_ln18_1_reg_620_reg[5]_i_3_n_5 ;
  wire \mul_ln18_1_reg_620_reg[5]_i_3_n_7 ;
  wire \mul_ln18_1_reg_620_reg[5]_i_3_n_8 ;
  wire \mul_ln18_1_reg_620_reg[8]_i_1_n_7 ;
  wire \mul_ln18_1_reg_620_reg[8]_i_1_n_8 ;
  wire [7:0]mul_ln18_2_fu_280_p2;
  wire [7:0]mul_ln18_2_reg_591;
  wire mul_ln18_2_reg_5910;
  wire \mul_ln18_2_reg_591[1]_i_2_n_5 ;
  wire \mul_ln18_2_reg_591[1]_i_3_n_5 ;
  wire \mul_ln18_2_reg_591[1]_i_4_n_5 ;
  wire \mul_ln18_2_reg_591[1]_i_5_n_5 ;
  wire \mul_ln18_2_reg_591[1]_i_6_n_5 ;
  wire \mul_ln18_2_reg_591[1]_i_7_n_5 ;
  wire \mul_ln18_2_reg_591[5]_i_10_n_5 ;
  wire \mul_ln18_2_reg_591[5]_i_11_n_5 ;
  wire \mul_ln18_2_reg_591[5]_i_12_n_5 ;
  wire \mul_ln18_2_reg_591[5]_i_2_n_5 ;
  wire \mul_ln18_2_reg_591[5]_i_4_n_5 ;
  wire \mul_ln18_2_reg_591[5]_i_5_n_5 ;
  wire \mul_ln18_2_reg_591[5]_i_6_n_5 ;
  wire \mul_ln18_2_reg_591[5]_i_7_n_5 ;
  wire \mul_ln18_2_reg_591[5]_i_8_n_5 ;
  wire \mul_ln18_2_reg_591[5]_i_9_n_5 ;
  wire \mul_ln18_2_reg_591[7]_i_3_n_5 ;
  wire \mul_ln18_2_reg_591[7]_i_4_n_5 ;
  wire \mul_ln18_2_reg_591[7]_i_5_n_5 ;
  wire \mul_ln18_2_reg_591_reg[1]_i_1_n_10 ;
  wire \mul_ln18_2_reg_591_reg[1]_i_1_n_5 ;
  wire \mul_ln18_2_reg_591_reg[1]_i_1_n_6 ;
  wire \mul_ln18_2_reg_591_reg[1]_i_1_n_7 ;
  wire \mul_ln18_2_reg_591_reg[1]_i_1_n_8 ;
  wire \mul_ln18_2_reg_591_reg[1]_i_1_n_9 ;
  wire \mul_ln18_2_reg_591_reg[5]_i_1_n_5 ;
  wire \mul_ln18_2_reg_591_reg[5]_i_1_n_6 ;
  wire \mul_ln18_2_reg_591_reg[5]_i_1_n_7 ;
  wire \mul_ln18_2_reg_591_reg[5]_i_1_n_8 ;
  wire \mul_ln18_2_reg_591_reg[5]_i_3_n_10 ;
  wire \mul_ln18_2_reg_591_reg[5]_i_3_n_11 ;
  wire \mul_ln18_2_reg_591_reg[5]_i_3_n_12 ;
  wire \mul_ln18_2_reg_591_reg[5]_i_3_n_5 ;
  wire \mul_ln18_2_reg_591_reg[5]_i_3_n_7 ;
  wire \mul_ln18_2_reg_591_reg[5]_i_3_n_8 ;
  wire \mul_ln18_2_reg_591_reg[7]_i_2_n_8 ;
  wire [8:1]mul_ln18_3_fu_285_p2;
  wire [8:1]mul_ln18_3_reg_597;
  wire \mul_ln18_3_reg_597[1]_i_2_n_5 ;
  wire \mul_ln18_3_reg_597[1]_i_3_n_5 ;
  wire \mul_ln18_3_reg_597[1]_i_4_n_5 ;
  wire \mul_ln18_3_reg_597[1]_i_5_n_5 ;
  wire \mul_ln18_3_reg_597[1]_i_6_n_5 ;
  wire \mul_ln18_3_reg_597[5]_i_10_n_5 ;
  wire \mul_ln18_3_reg_597[5]_i_11_n_5 ;
  wire \mul_ln18_3_reg_597[5]_i_2_n_5 ;
  wire \mul_ln18_3_reg_597[5]_i_4_n_5 ;
  wire \mul_ln18_3_reg_597[5]_i_5_n_5 ;
  wire \mul_ln18_3_reg_597[5]_i_6_n_5 ;
  wire \mul_ln18_3_reg_597[5]_i_7_n_5 ;
  wire \mul_ln18_3_reg_597[5]_i_8_n_5 ;
  wire \mul_ln18_3_reg_597[5]_i_9_n_5 ;
  wire \mul_ln18_3_reg_597[8]_i_2_n_5 ;
  wire \mul_ln18_3_reg_597[8]_i_3_n_5 ;
  wire \mul_ln18_3_reg_597[8]_i_4_n_5 ;
  wire \mul_ln18_3_reg_597[8]_i_5_n_5 ;
  wire \mul_ln18_3_reg_597[8]_i_6_n_5 ;
  wire \mul_ln18_3_reg_597_reg[1]_i_1_n_10 ;
  wire \mul_ln18_3_reg_597_reg[1]_i_1_n_5 ;
  wire \mul_ln18_3_reg_597_reg[1]_i_1_n_6 ;
  wire \mul_ln18_3_reg_597_reg[1]_i_1_n_7 ;
  wire \mul_ln18_3_reg_597_reg[1]_i_1_n_8 ;
  wire \mul_ln18_3_reg_597_reg[1]_i_1_n_9 ;
  wire \mul_ln18_3_reg_597_reg[5]_i_1_n_5 ;
  wire \mul_ln18_3_reg_597_reg[5]_i_1_n_6 ;
  wire \mul_ln18_3_reg_597_reg[5]_i_1_n_7 ;
  wire \mul_ln18_3_reg_597_reg[5]_i_1_n_8 ;
  wire \mul_ln18_3_reg_597_reg[5]_i_3_n_10 ;
  wire \mul_ln18_3_reg_597_reg[5]_i_3_n_11 ;
  wire \mul_ln18_3_reg_597_reg[5]_i_3_n_12 ;
  wire \mul_ln18_3_reg_597_reg[5]_i_3_n_5 ;
  wire \mul_ln18_3_reg_597_reg[5]_i_3_n_7 ;
  wire \mul_ln18_3_reg_597_reg[5]_i_3_n_8 ;
  wire \mul_ln18_3_reg_597_reg[8]_i_1_n_7 ;
  wire \mul_ln18_3_reg_597_reg[8]_i_1_n_8 ;
  wire [7:0]mul_ln18_fu_230_p2;
  wire [7:0]mul_ln18_reg_546;
  wire \mul_ln18_reg_546[1]_i_2_n_5 ;
  wire \mul_ln18_reg_546[1]_i_3_n_5 ;
  wire \mul_ln18_reg_546[1]_i_4_n_5 ;
  wire \mul_ln18_reg_546[1]_i_5_n_5 ;
  wire \mul_ln18_reg_546[1]_i_6_n_5 ;
  wire \mul_ln18_reg_546[1]_i_7_n_5 ;
  wire \mul_ln18_reg_546[1]_i_8_n_5 ;
  wire \mul_ln18_reg_546[1]_i_9_n_5 ;
  wire \mul_ln18_reg_546[5]_i_10_n_5 ;
  wire \mul_ln18_reg_546[5]_i_11_n_5 ;
  wire \mul_ln18_reg_546[5]_i_2_n_5 ;
  wire \mul_ln18_reg_546[5]_i_4_n_5 ;
  wire \mul_ln18_reg_546[5]_i_5_n_5 ;
  wire \mul_ln18_reg_546[5]_i_6_n_5 ;
  wire \mul_ln18_reg_546[5]_i_7_n_5 ;
  wire \mul_ln18_reg_546[5]_i_8_n_5 ;
  wire \mul_ln18_reg_546[5]_i_9_n_5 ;
  wire \mul_ln18_reg_546[7]_i_2_n_5 ;
  wire \mul_ln18_reg_546[7]_i_3_n_5 ;
  wire \mul_ln18_reg_546[7]_i_4_n_5 ;
  wire \mul_ln18_reg_546_reg[1]_i_1_n_10 ;
  wire \mul_ln18_reg_546_reg[1]_i_1_n_5 ;
  wire \mul_ln18_reg_546_reg[1]_i_1_n_6 ;
  wire \mul_ln18_reg_546_reg[1]_i_1_n_7 ;
  wire \mul_ln18_reg_546_reg[1]_i_1_n_8 ;
  wire \mul_ln18_reg_546_reg[1]_i_1_n_9 ;
  wire \mul_ln18_reg_546_reg[5]_i_1_n_5 ;
  wire \mul_ln18_reg_546_reg[5]_i_1_n_6 ;
  wire \mul_ln18_reg_546_reg[5]_i_1_n_7 ;
  wire \mul_ln18_reg_546_reg[5]_i_1_n_8 ;
  wire \mul_ln18_reg_546_reg[5]_i_3_n_10 ;
  wire \mul_ln18_reg_546_reg[5]_i_3_n_11 ;
  wire \mul_ln18_reg_546_reg[5]_i_3_n_12 ;
  wire \mul_ln18_reg_546_reg[5]_i_3_n_5 ;
  wire \mul_ln18_reg_546_reg[5]_i_3_n_7 ;
  wire \mul_ln18_reg_546_reg[5]_i_3_n_8 ;
  wire \mul_ln18_reg_546_reg[7]_i_1_n_8 ;
  wire mul_ln6_1_reg_536_reg_n_100;
  wire mul_ln6_1_reg_536_reg_n_101;
  wire mul_ln6_1_reg_536_reg_n_102;
  wire mul_ln6_1_reg_536_reg_n_103;
  wire mul_ln6_1_reg_536_reg_n_104;
  wire mul_ln6_1_reg_536_reg_n_105;
  wire mul_ln6_1_reg_536_reg_n_106;
  wire mul_ln6_1_reg_536_reg_n_107;
  wire mul_ln6_1_reg_536_reg_n_108;
  wire mul_ln6_1_reg_536_reg_n_109;
  wire mul_ln6_1_reg_536_reg_n_110;
  wire mul_ln6_1_reg_536_reg_n_96;
  wire mul_ln6_1_reg_536_reg_n_97;
  wire mul_ln6_1_reg_536_reg_n_98;
  wire mul_ln6_1_reg_536_reg_n_99;
  wire [7:0]out;
  wire [4:0]out_d_0_reg_126;
  wire [4:0]out_d_reg_556;
  wire \out_d_reg_556[0]_i_1_n_5 ;
  wire \out_d_reg_556[1]_i_1_n_5 ;
  wire \out_d_reg_556[2]_i_1_n_5 ;
  wire \out_d_reg_556[3]_i_1_n_5 ;
  wire \out_d_reg_556[4]_i_1_n_5 ;
  wire \out_d_reg_556[4]_i_2_n_5 ;
  wire \out_d_reg_556[4]_i_3_n_5 ;
  wire \out_d_reg_556[4]_i_4_n_5 ;
  wire \out_d_reg_556[4]_i_5_n_5 ;
  wire out_h_0_reg_150;
  wire out_h_0_reg_1500;
  wire \out_h_0_reg_150_reg_n_5_[0] ;
  wire \out_h_0_reg_150_reg_n_5_[1] ;
  wire \out_h_0_reg_150_reg_n_5_[2] ;
  wire \out_h_0_reg_150_reg_n_5_[3] ;
  wire \out_h_0_reg_150_reg_n_5_[4] ;
  wire [4:0]out_h_fu_296_p2;
  wire \out_h_reg_608[2]_i_2_n_5 ;
  wire \out_h_reg_608[4]_i_2_n_5 ;
  wire \out_h_reg_608_reg_n_5_[0] ;
  wire out_w_0_reg_162;
  wire out_w_0_reg_1620;
  wire \out_w_0_reg_162_reg_n_5_[0] ;
  wire \out_w_0_reg_162_reg_n_5_[1] ;
  wire \out_w_0_reg_162_reg_n_5_[2] ;
  wire \out_w_0_reg_162_reg_n_5_[3] ;
  wire \out_w_0_reg_162_reg_n_5_[4] ;
  wire [4:0]out_w_fu_452_p2;
  wire [4:0]out_w_reg_657;
  wire \out_w_reg_657[4]_i_2_n_5 ;
  wire [3:0]output_r_address0;
  wire output_r_ce0;
  wire p_0_in;
  wire p_1_in;
  wire [15:0]q0;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_10;
  wire [1:0]ram_reg_0_11;
  wire [0:0]ram_reg_0_12;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_8;
  wire ram_reg_0_9;
  wire ram_reg_0_i_19__0;
  wire ram_reg_0_i_48__0_n_5;
  wire ram_reg_0_i_72__0_n_5;
  wire ram_reg_0_i_80_n_5;
  wire ram_reg_2;
  wire [15:0]ram_reg_7;
  wire [15:0]ram_reg_7_0;
  wire [4:0]select_ln14_fu_290_p3;
  wire [4:0]select_ln14_reg_603;
  wire select_ln14_reg_6030;
  wire select_ln15_1_reg_615;
  wire \select_ln15_1_reg_615[9]_i_4_n_5 ;
  wire \select_ln15_1_reg_615_reg_n_5_[0] ;
  wire \select_ln15_1_reg_615_reg_n_5_[1] ;
  wire \select_ln15_1_reg_615_reg_n_5_[2] ;
  wire \select_ln15_1_reg_615_reg_n_5_[3] ;
  wire \select_ln15_1_reg_615_reg_n_5_[4] ;
  wire \select_ln15_1_reg_615_reg_n_5_[5] ;
  wire \select_ln15_1_reg_615_reg_n_5_[6] ;
  wire \select_ln15_1_reg_615_reg_n_5_[7] ;
  wire \select_ln15_1_reg_615_reg_n_5_[8] ;
  wire \select_ln15_1_reg_615_reg_n_5_[9] ;
  wire [4:0]select_ln15_fu_381_p3;
  wire [4:0]select_ln15_reg_637;
  wire \select_ln15_reg_637[4]_i_3_n_5 ;
  wire \select_ln15_reg_637[4]_i_4_n_5 ;
  wire \select_ln15_reg_637[4]_i_5_n_5 ;
  wire select_ln18_5_reg_626;
  wire \select_ln18_5_reg_626[0]_i_1_n_5 ;
  wire select_ln18_6_reg_6420;
  wire [4:0]select_ln18_fu_267_p3;
  wire [4:0]select_ln18_reg_586;
  wire [8:2]tmp2_fu_391_p2;
  wire [8:2]tmp2_mid1_fu_425_p2;
  wire [7:0]tmp_fu_327_p2;
  wire [7:0]tmp_mid1_fu_367_p2;
  wire [3:0]zext_ln18_11_fu_363_p1;
  wire \zext_ln18_reg_514[0]_i_1_n_5 ;
  wire \zext_ln18_reg_514[3]_i_1_n_5 ;
  wire [3:0]zext_ln18_reg_514_reg;
  wire [3:1]\NLW_add_ln14_reg_581_reg[14]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln14_reg_581_reg[14]_i_2_O_UNCONNECTED ;
  wire NLW_add_ln18_1_reg_667_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln18_1_reg_667_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln18_1_reg_667_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln18_1_reg_667_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln18_1_reg_667_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln18_1_reg_667_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln18_1_reg_667_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln18_1_reg_667_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln18_1_reg_667_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_add_ln18_1_reg_667_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln18_1_reg_667_reg_PCOUT_UNCONNECTED;
  wire [3:3]NLW_add_ln18_1_reg_667_reg_i_13_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln18_1_reg_667_reg_i_14_CO_UNCONNECTED;
  wire [0:0]NLW_add_ln18_1_reg_667_reg_i_15_O_UNCONNECTED;
  wire [0:0]NLW_add_ln18_1_reg_667_reg_i_16_O_UNCONNECTED;
  wire NLW_add_ln18_reg_652_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln18_reg_652_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln18_reg_652_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln18_reg_652_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln18_reg_652_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln18_reg_652_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln18_reg_652_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln18_reg_652_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln18_reg_652_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_add_ln18_reg_652_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln18_reg_652_reg_PCOUT_UNCONNECTED;
  wire [3:3]NLW_add_ln18_reg_652_reg_i_14_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln18_reg_652_reg_i_15_CO_UNCONNECTED;
  wire [3:1]\NLW_icmp_ln14_reg_552_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln14_reg_552_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln14_reg_552_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln15_reg_563_reg[0]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_mul_ln18_1_reg_620_reg[1]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_mul_ln18_1_reg_620_reg[5]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln18_1_reg_620_reg[5]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_mul_ln18_1_reg_620_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln18_1_reg_620_reg[8]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_mul_ln18_2_reg_591_reg[5]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln18_2_reg_591_reg[5]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_mul_ln18_2_reg_591_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_mul_ln18_2_reg_591_reg[7]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_mul_ln18_3_reg_597_reg[1]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_mul_ln18_3_reg_597_reg[5]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln18_3_reg_597_reg[5]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_mul_ln18_3_reg_597_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln18_3_reg_597_reg[8]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_mul_ln18_reg_546_reg[5]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln18_reg_546_reg[5]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_mul_ln18_reg_546_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_mul_ln18_reg_546_reg[7]_i_1_O_UNCONNECTED ;
  wire NLW_mul_ln6_1_reg_536_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln6_1_reg_536_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln6_1_reg_536_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln6_1_reg_536_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln6_1_reg_536_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln6_1_reg_536_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln6_1_reg_536_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln6_1_reg_536_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln6_1_reg_536_reg_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_mul_ln6_1_reg_536_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln6_1_reg_536_reg_PCOUT_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \add_ln14_reg_581[0]_i_1 
       (.I0(\indvar_flatten31_reg_114_reg_n_5_[0] ),
        .O(add_ln14_fu_261_p2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln14_reg_581[14]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage1),
        .O(add_ln14_reg_5810));
  FDRE \add_ln14_reg_581_reg[0] 
       (.C(ap_clk),
        .CE(add_ln14_reg_5810),
        .D(add_ln14_fu_261_p2[0]),
        .Q(add_ln14_reg_581[0]),
        .R(1'b0));
  FDRE \add_ln14_reg_581_reg[10] 
       (.C(ap_clk),
        .CE(add_ln14_reg_5810),
        .D(add_ln14_fu_261_p2[10]),
        .Q(add_ln14_reg_581[10]),
        .R(1'b0));
  FDRE \add_ln14_reg_581_reg[11] 
       (.C(ap_clk),
        .CE(add_ln14_reg_5810),
        .D(add_ln14_fu_261_p2[11]),
        .Q(add_ln14_reg_581[11]),
        .R(1'b0));
  FDRE \add_ln14_reg_581_reg[12] 
       (.C(ap_clk),
        .CE(add_ln14_reg_5810),
        .D(add_ln14_fu_261_p2[12]),
        .Q(add_ln14_reg_581[12]),
        .R(1'b0));
  CARRY4 \add_ln14_reg_581_reg[12]_i_1 
       (.CI(\add_ln14_reg_581_reg[8]_i_1_n_5 ),
        .CO({\add_ln14_reg_581_reg[12]_i_1_n_5 ,\add_ln14_reg_581_reg[12]_i_1_n_6 ,\add_ln14_reg_581_reg[12]_i_1_n_7 ,\add_ln14_reg_581_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln14_fu_261_p2[12:9]),
        .S({\indvar_flatten31_reg_114_reg_n_5_[12] ,\indvar_flatten31_reg_114_reg_n_5_[11] ,\indvar_flatten31_reg_114_reg_n_5_[10] ,\indvar_flatten31_reg_114_reg_n_5_[9] }));
  FDRE \add_ln14_reg_581_reg[13] 
       (.C(ap_clk),
        .CE(add_ln14_reg_5810),
        .D(add_ln14_fu_261_p2[13]),
        .Q(add_ln14_reg_581[13]),
        .R(1'b0));
  FDRE \add_ln14_reg_581_reg[14] 
       (.C(ap_clk),
        .CE(add_ln14_reg_5810),
        .D(add_ln14_fu_261_p2[14]),
        .Q(add_ln14_reg_581[14]),
        .R(1'b0));
  CARRY4 \add_ln14_reg_581_reg[14]_i_2 
       (.CI(\add_ln14_reg_581_reg[12]_i_1_n_5 ),
        .CO({\NLW_add_ln14_reg_581_reg[14]_i_2_CO_UNCONNECTED [3:1],\add_ln14_reg_581_reg[14]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln14_reg_581_reg[14]_i_2_O_UNCONNECTED [3:2],add_ln14_fu_261_p2[14:13]}),
        .S({1'b0,1'b0,\indvar_flatten31_reg_114_reg_n_5_[14] ,\indvar_flatten31_reg_114_reg_n_5_[13] }));
  FDRE \add_ln14_reg_581_reg[1] 
       (.C(ap_clk),
        .CE(add_ln14_reg_5810),
        .D(add_ln14_fu_261_p2[1]),
        .Q(add_ln14_reg_581[1]),
        .R(1'b0));
  FDRE \add_ln14_reg_581_reg[2] 
       (.C(ap_clk),
        .CE(add_ln14_reg_5810),
        .D(add_ln14_fu_261_p2[2]),
        .Q(add_ln14_reg_581[2]),
        .R(1'b0));
  FDRE \add_ln14_reg_581_reg[3] 
       (.C(ap_clk),
        .CE(add_ln14_reg_5810),
        .D(add_ln14_fu_261_p2[3]),
        .Q(add_ln14_reg_581[3]),
        .R(1'b0));
  FDRE \add_ln14_reg_581_reg[4] 
       (.C(ap_clk),
        .CE(add_ln14_reg_5810),
        .D(add_ln14_fu_261_p2[4]),
        .Q(add_ln14_reg_581[4]),
        .R(1'b0));
  CARRY4 \add_ln14_reg_581_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln14_reg_581_reg[4]_i_1_n_5 ,\add_ln14_reg_581_reg[4]_i_1_n_6 ,\add_ln14_reg_581_reg[4]_i_1_n_7 ,\add_ln14_reg_581_reg[4]_i_1_n_8 }),
        .CYINIT(\indvar_flatten31_reg_114_reg_n_5_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln14_fu_261_p2[4:1]),
        .S({\indvar_flatten31_reg_114_reg_n_5_[4] ,\indvar_flatten31_reg_114_reg_n_5_[3] ,\indvar_flatten31_reg_114_reg_n_5_[2] ,\indvar_flatten31_reg_114_reg_n_5_[1] }));
  FDRE \add_ln14_reg_581_reg[5] 
       (.C(ap_clk),
        .CE(add_ln14_reg_5810),
        .D(add_ln14_fu_261_p2[5]),
        .Q(add_ln14_reg_581[5]),
        .R(1'b0));
  FDRE \add_ln14_reg_581_reg[6] 
       (.C(ap_clk),
        .CE(add_ln14_reg_5810),
        .D(add_ln14_fu_261_p2[6]),
        .Q(add_ln14_reg_581[6]),
        .R(1'b0));
  FDRE \add_ln14_reg_581_reg[7] 
       (.C(ap_clk),
        .CE(add_ln14_reg_5810),
        .D(add_ln14_fu_261_p2[7]),
        .Q(add_ln14_reg_581[7]),
        .R(1'b0));
  FDRE \add_ln14_reg_581_reg[8] 
       (.C(ap_clk),
        .CE(add_ln14_reg_5810),
        .D(add_ln14_fu_261_p2[8]),
        .Q(add_ln14_reg_581[8]),
        .R(1'b0));
  CARRY4 \add_ln14_reg_581_reg[8]_i_1 
       (.CI(\add_ln14_reg_581_reg[4]_i_1_n_5 ),
        .CO({\add_ln14_reg_581_reg[8]_i_1_n_5 ,\add_ln14_reg_581_reg[8]_i_1_n_6 ,\add_ln14_reg_581_reg[8]_i_1_n_7 ,\add_ln14_reg_581_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln14_fu_261_p2[8:5]),
        .S({\indvar_flatten31_reg_114_reg_n_5_[8] ,\indvar_flatten31_reg_114_reg_n_5_[7] ,\indvar_flatten31_reg_114_reg_n_5_[6] ,\indvar_flatten31_reg_114_reg_n_5_[5] }));
  FDRE \add_ln14_reg_581_reg[9] 
       (.C(ap_clk),
        .CE(add_ln14_reg_5810),
        .D(add_ln14_fu_261_p2[9]),
        .Q(add_ln14_reg_581[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln18_1_reg_667_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln18_1_reg_667_reg_i_3_n_5,add_ln18_1_reg_667_reg_i_4_n_5,add_ln18_1_reg_667_reg_i_5_n_5,add_ln18_1_reg_667_reg_i_6_n_5,add_ln18_1_reg_667_reg_i_7_n_5,add_ln18_1_reg_667_reg_i_8_n_5,add_ln18_1_reg_667_reg_i_9_n_5,add_ln18_1_reg_667_reg_i_10_n_5,add_ln18_1_reg_667_reg_i_11_n_5}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln18_1_reg_667_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[5],1'b1,1'b1,grp_up_sampling2d_fix16_fu_551_input_height,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln18_1_reg_667_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_478_p2,add_ln18_1_reg_667_reg_i_12_n_5}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln18_1_reg_667_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln18_1_reg_667_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(select_ln18_6_reg_6420),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_CS_fsm_state2),
        .CEC(select_ln18_6_reg_6420),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(out_w_0_reg_1620),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln18_1_reg_667_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln18_1_reg_667_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln18_1_reg_667_reg_P_UNCONNECTED[47:14],grp_up_sampling2d_fix16_fu_551_output_r_address0[13],add_ln18_1_reg_667_reg_0[11:10],grp_up_sampling2d_fix16_fu_551_output_r_address0[10],add_ln18_1_reg_667_reg_0[9:0]}),
        .PATTERNBDETECT(NLW_add_ln18_1_reg_667_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln18_1_reg_667_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln18_1_reg_667_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln18_1_reg_667_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln18_1_reg_667_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln14_reg_552_pp0_iter1_reg_reg_n_5_[0] ),
        .O(select_ln18_6_reg_6420));
  LUT6 #(
    .INIT(64'h331ECC1EFFD200D2)) 
    add_ln18_1_reg_667_reg_i_10
       (.I0(\out_h_0_reg_150_reg_n_5_[1] ),
        .I1(select_ln18_5_reg_626),
        .I2(mul_ln18_1_reg_620[1]),
        .I3(icmp_ln15_reg_563_pp0_iter1_reg),
        .I4(mul_ln18_3_reg_597[1]),
        .I5(zext_ln18_11_fu_363_p1[0]),
        .O(add_ln18_1_reg_667_reg_i_10_n_5));
  LUT4 #(
    .INIT(16'h8B88)) 
    add_ln18_1_reg_667_reg_i_11
       (.I0(\out_h_reg_608_reg_n_5_[0] ),
        .I1(select_ln18_5_reg_626),
        .I2(icmp_ln15_reg_563_pp0_iter1_reg),
        .I3(\out_h_0_reg_150_reg_n_5_[0] ),
        .O(add_ln18_1_reg_667_reg_i_11_n_5));
  LUT3 #(
    .INIT(8'h02)) 
    add_ln18_1_reg_667_reg_i_12
       (.I0(\out_w_0_reg_162_reg_n_5_[0] ),
        .I1(icmp_ln15_reg_563_pp0_iter1_reg),
        .I2(select_ln18_5_reg_626),
        .O(add_ln18_1_reg_667_reg_i_12_n_5));
  CARRY4 add_ln18_1_reg_667_reg_i_13
       (.CI(add_ln18_1_reg_667_reg_i_15_n_5),
        .CO({NLW_add_ln18_1_reg_667_reg_i_13_CO_UNCONNECTED[3],add_ln18_1_reg_667_reg_i_13_n_6,add_ln18_1_reg_667_reg_i_13_n_7,add_ln18_1_reg_667_reg_i_13_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp2_fu_391_p2[8:5]),
        .S(mul_ln18_1_reg_620[8:5]));
  CARRY4 add_ln18_1_reg_667_reg_i_14
       (.CI(add_ln18_1_reg_667_reg_i_16_n_5),
        .CO({NLW_add_ln18_1_reg_667_reg_i_14_CO_UNCONNECTED[3],add_ln18_1_reg_667_reg_i_14_n_6,add_ln18_1_reg_667_reg_i_14_n_7,add_ln18_1_reg_667_reg_i_14_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp2_mid1_fu_425_p2[8:5]),
        .S({add_ln18_1_reg_667_reg_i_17_n_5,add_ln18_1_reg_667_reg_i_18_n_5,add_ln18_1_reg_667_reg_i_19_n_5,add_ln18_1_reg_667_reg_i_20_n_5}));
  CARRY4 add_ln18_1_reg_667_reg_i_15
       (.CI(1'b0),
        .CO({add_ln18_1_reg_667_reg_i_15_n_5,add_ln18_1_reg_667_reg_i_15_n_6,add_ln18_1_reg_667_reg_i_15_n_7,add_ln18_1_reg_667_reg_i_15_n_8}),
        .CYINIT(1'b0),
        .DI(mul_ln18_1_reg_620[4:1]),
        .O({tmp2_fu_391_p2[4:2],NLW_add_ln18_1_reg_667_reg_i_15_O_UNCONNECTED[0]}),
        .S({add_ln18_1_reg_667_reg_i_21_n_5,add_ln18_1_reg_667_reg_i_22_n_5,add_ln18_1_reg_667_reg_i_23_n_5,add_ln18_1_reg_667_reg_i_24_n_5}));
  CARRY4 add_ln18_1_reg_667_reg_i_16
       (.CI(1'b0),
        .CO({add_ln18_1_reg_667_reg_i_16_n_5,add_ln18_1_reg_667_reg_i_16_n_6,add_ln18_1_reg_667_reg_i_16_n_7,add_ln18_1_reg_667_reg_i_16_n_8}),
        .CYINIT(1'b0),
        .DI(zext_ln18_11_fu_363_p1),
        .O({tmp2_mid1_fu_425_p2[4:2],NLW_add_ln18_1_reg_667_reg_i_16_O_UNCONNECTED[0]}),
        .S({add_ln18_1_reg_667_reg_i_25_n_5,add_ln18_1_reg_667_reg_i_26_n_5,add_ln18_1_reg_667_reg_i_27_n_5,add_ln18_1_reg_667_reg_i_28_n_5}));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln18_1_reg_667_reg_i_17
       (.I0(mul_ln18_3_reg_597[8]),
        .I1(icmp_ln15_reg_563_pp0_iter1_reg),
        .I2(mul_ln18_1_reg_620[8]),
        .O(add_ln18_1_reg_667_reg_i_17_n_5));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln18_1_reg_667_reg_i_18
       (.I0(mul_ln18_3_reg_597[7]),
        .I1(icmp_ln15_reg_563_pp0_iter1_reg),
        .I2(mul_ln18_1_reg_620[7]),
        .O(add_ln18_1_reg_667_reg_i_18_n_5));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln18_1_reg_667_reg_i_19
       (.I0(mul_ln18_3_reg_597[6]),
        .I1(icmp_ln15_reg_563_pp0_iter1_reg),
        .I2(mul_ln18_1_reg_620[6]),
        .O(add_ln18_1_reg_667_reg_i_19_n_5));
  LUT3 #(
    .INIT(8'h08)) 
    add_ln18_1_reg_667_reg_i_2
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln14_reg_552_pp0_iter1_reg_reg_n_5_[0] ),
        .O(out_w_0_reg_1620));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln18_1_reg_667_reg_i_20
       (.I0(mul_ln18_3_reg_597[5]),
        .I1(icmp_ln15_reg_563_pp0_iter1_reg),
        .I2(mul_ln18_1_reg_620[5]),
        .O(add_ln18_1_reg_667_reg_i_20_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln18_1_reg_667_reg_i_21
       (.I0(mul_ln18_1_reg_620[4]),
        .I1(\out_h_0_reg_150_reg_n_5_[4] ),
        .O(add_ln18_1_reg_667_reg_i_21_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln18_1_reg_667_reg_i_22
       (.I0(mul_ln18_1_reg_620[3]),
        .I1(\out_h_0_reg_150_reg_n_5_[3] ),
        .O(add_ln18_1_reg_667_reg_i_22_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln18_1_reg_667_reg_i_23
       (.I0(mul_ln18_1_reg_620[2]),
        .I1(\out_h_0_reg_150_reg_n_5_[2] ),
        .O(add_ln18_1_reg_667_reg_i_23_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln18_1_reg_667_reg_i_24
       (.I0(mul_ln18_1_reg_620[1]),
        .I1(\out_h_0_reg_150_reg_n_5_[1] ),
        .O(add_ln18_1_reg_667_reg_i_24_n_5));
  LUT4 #(
    .INIT(16'h1DE2)) 
    add_ln18_1_reg_667_reg_i_25
       (.I0(mul_ln18_1_reg_620[4]),
        .I1(icmp_ln15_reg_563_pp0_iter1_reg),
        .I2(mul_ln18_3_reg_597[4]),
        .I3(zext_ln18_11_fu_363_p1[3]),
        .O(add_ln18_1_reg_667_reg_i_25_n_5));
  LUT4 #(
    .INIT(16'h1DE2)) 
    add_ln18_1_reg_667_reg_i_26
       (.I0(mul_ln18_1_reg_620[3]),
        .I1(icmp_ln15_reg_563_pp0_iter1_reg),
        .I2(mul_ln18_3_reg_597[3]),
        .I3(zext_ln18_11_fu_363_p1[2]),
        .O(add_ln18_1_reg_667_reg_i_26_n_5));
  LUT4 #(
    .INIT(16'h1DE2)) 
    add_ln18_1_reg_667_reg_i_27
       (.I0(mul_ln18_1_reg_620[2]),
        .I1(icmp_ln15_reg_563_pp0_iter1_reg),
        .I2(mul_ln18_3_reg_597[2]),
        .I3(zext_ln18_11_fu_363_p1[1]),
        .O(add_ln18_1_reg_667_reg_i_27_n_5));
  LUT4 #(
    .INIT(16'h1DE2)) 
    add_ln18_1_reg_667_reg_i_28
       (.I0(mul_ln18_1_reg_620[1]),
        .I1(icmp_ln15_reg_563_pp0_iter1_reg),
        .I2(mul_ln18_3_reg_597[1]),
        .I3(zext_ln18_11_fu_363_p1[0]),
        .O(add_ln18_1_reg_667_reg_i_28_n_5));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    add_ln18_1_reg_667_reg_i_3
       (.I0(tmp2_fu_391_p2[8]),
        .I1(icmp_ln15_reg_563_pp0_iter1_reg),
        .I2(mul_ln18_3_reg_597[8]),
        .I3(select_ln18_5_reg_626),
        .I4(tmp2_mid1_fu_425_p2[8]),
        .O(add_ln18_1_reg_667_reg_i_3_n_5));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    add_ln18_1_reg_667_reg_i_4
       (.I0(tmp2_fu_391_p2[7]),
        .I1(icmp_ln15_reg_563_pp0_iter1_reg),
        .I2(mul_ln18_3_reg_597[7]),
        .I3(select_ln18_5_reg_626),
        .I4(tmp2_mid1_fu_425_p2[7]),
        .O(add_ln18_1_reg_667_reg_i_4_n_5));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    add_ln18_1_reg_667_reg_i_5
       (.I0(tmp2_fu_391_p2[6]),
        .I1(icmp_ln15_reg_563_pp0_iter1_reg),
        .I2(mul_ln18_3_reg_597[6]),
        .I3(select_ln18_5_reg_626),
        .I4(tmp2_mid1_fu_425_p2[6]),
        .O(add_ln18_1_reg_667_reg_i_5_n_5));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    add_ln18_1_reg_667_reg_i_6
       (.I0(tmp2_fu_391_p2[5]),
        .I1(icmp_ln15_reg_563_pp0_iter1_reg),
        .I2(mul_ln18_3_reg_597[5]),
        .I3(select_ln18_5_reg_626),
        .I4(tmp2_mid1_fu_425_p2[5]),
        .O(add_ln18_1_reg_667_reg_i_6_n_5));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    add_ln18_1_reg_667_reg_i_7
       (.I0(tmp2_fu_391_p2[4]),
        .I1(icmp_ln15_reg_563_pp0_iter1_reg),
        .I2(mul_ln18_3_reg_597[4]),
        .I3(select_ln18_5_reg_626),
        .I4(tmp2_mid1_fu_425_p2[4]),
        .O(add_ln18_1_reg_667_reg_i_7_n_5));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    add_ln18_1_reg_667_reg_i_8
       (.I0(tmp2_fu_391_p2[3]),
        .I1(icmp_ln15_reg_563_pp0_iter1_reg),
        .I2(mul_ln18_3_reg_597[3]),
        .I3(select_ln18_5_reg_626),
        .I4(tmp2_mid1_fu_425_p2[3]),
        .O(add_ln18_1_reg_667_reg_i_8_n_5));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    add_ln18_1_reg_667_reg_i_9
       (.I0(tmp2_fu_391_p2[2]),
        .I1(icmp_ln15_reg_563_pp0_iter1_reg),
        .I2(mul_ln18_3_reg_597[2]),
        .I3(select_ln18_5_reg_626),
        .I4(tmp2_mid1_fu_425_p2[2]),
        .O(add_ln18_1_reg_667_reg_i_9_n_5));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln18_reg_652_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln18_reg_652_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[5],1'b1,1'b1,grp_up_sampling2d_fix16_fu_551_input_height}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln18_reg_652_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_478_p2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln18_reg_652_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln18_reg_652_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_1_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_CS_fsm_state2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(out_h_0_reg_1500),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln18_reg_652_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln18_reg_652_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln18_reg_652_reg_P_UNCONNECTED[47:12],grp_up_sampling2d_fix16_fu_551_input_r_address0[11:10],input_r_address0[7:3],grp_up_sampling2d_fix16_fu_551_input_r_address0[4],input_r_address0[2],grp_up_sampling2d_fix16_fu_551_input_r_address0[2],input_r_address0[1:0]}),
        .PATTERNBDETECT(NLW_add_ln18_reg_652_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln18_reg_652_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln18_reg_652_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln18_reg_652_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln18_reg_652_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln14_reg_552_reg_n_5_[0] ),
        .O(p_1_in));
  LUT3 #(
    .INIT(8'h02)) 
    add_ln18_reg_652_reg_i_10
       (.I0(\out_w_0_reg_162_reg_n_5_[4] ),
        .I1(select_ln18_5_reg_626),
        .I2(icmp_ln15_reg_563_pp0_iter1_reg),
        .O(grp_fu_478_p2[3]));
  LUT3 #(
    .INIT(8'h02)) 
    add_ln18_reg_652_reg_i_11
       (.I0(\out_w_0_reg_162_reg_n_5_[3] ),
        .I1(icmp_ln15_reg_563_pp0_iter1_reg),
        .I2(select_ln18_5_reg_626),
        .O(grp_fu_478_p2[2]));
  LUT3 #(
    .INIT(8'h02)) 
    add_ln18_reg_652_reg_i_12
       (.I0(\out_w_0_reg_162_reg_n_5_[2] ),
        .I1(select_ln18_5_reg_626),
        .I2(icmp_ln15_reg_563_pp0_iter1_reg),
        .O(grp_fu_478_p2[1]));
  LUT3 #(
    .INIT(8'h02)) 
    add_ln18_reg_652_reg_i_13
       (.I0(\out_w_0_reg_162_reg_n_5_[1] ),
        .I1(icmp_ln15_reg_563_pp0_iter1_reg),
        .I2(select_ln18_5_reg_626),
        .O(grp_fu_478_p2[0]));
  CARRY4 add_ln18_reg_652_reg_i_14
       (.CI(add_ln18_reg_652_reg_i_16_n_5),
        .CO({NLW_add_ln18_reg_652_reg_i_14_CO_UNCONNECTED[3],add_ln18_reg_652_reg_i_14_n_6,add_ln18_reg_652_reg_i_14_n_7,add_ln18_reg_652_reg_i_14_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_fu_327_p2[7:4]),
        .S(mul_ln18_reg_546[7:4]));
  CARRY4 add_ln18_reg_652_reg_i_15
       (.CI(add_ln18_reg_652_reg_i_17_n_5),
        .CO({NLW_add_ln18_reg_652_reg_i_15_CO_UNCONNECTED[3],add_ln18_reg_652_reg_i_15_n_6,add_ln18_reg_652_reg_i_15_n_7,add_ln18_reg_652_reg_i_15_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_mid1_fu_367_p2[7:4]),
        .S(A));
  CARRY4 add_ln18_reg_652_reg_i_16
       (.CI(1'b0),
        .CO({add_ln18_reg_652_reg_i_16_n_5,add_ln18_reg_652_reg_i_16_n_6,add_ln18_reg_652_reg_i_16_n_7,add_ln18_reg_652_reg_i_16_n_8}),
        .CYINIT(1'b0),
        .DI(mul_ln18_reg_546[3:0]),
        .O(tmp_fu_327_p2[3:0]),
        .S({add_ln18_reg_652_reg_i_22_n_5,add_ln18_reg_652_reg_i_23_n_5,add_ln18_reg_652_reg_i_24_n_5,add_ln18_reg_652_reg_i_25_n_5}));
  CARRY4 add_ln18_reg_652_reg_i_17
       (.CI(1'b0),
        .CO({add_ln18_reg_652_reg_i_17_n_5,add_ln18_reg_652_reg_i_17_n_6,add_ln18_reg_652_reg_i_17_n_7,add_ln18_reg_652_reg_i_17_n_8}),
        .CYINIT(1'b0),
        .DI(zext_ln18_11_fu_363_p1),
        .O(tmp_mid1_fu_367_p2[3:0]),
        .S({add_ln18_reg_652_reg_i_26_n_5,add_ln18_reg_652_reg_i_27_n_5,add_ln18_reg_652_reg_i_28_n_5,add_ln18_reg_652_reg_i_29_n_5}));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln18_reg_652_reg_i_18
       (.I0(mul_ln18_2_reg_591[7]),
        .I1(icmp_ln15_reg_563),
        .I2(mul_ln18_reg_546[7]),
        .O(A[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln18_reg_652_reg_i_19
       (.I0(mul_ln18_2_reg_591[6]),
        .I1(icmp_ln15_reg_563),
        .I2(mul_ln18_reg_546[6]),
        .O(A[6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln18_reg_652_reg_i_2
       (.I0(icmp_ln15_reg_563),
        .I1(tmp_fu_327_p2[7]),
        .I2(mul_ln18_2_reg_591[7]),
        .I3(p_0_in),
        .I4(tmp_mid1_fu_367_p2[7]),
        .O(out[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln18_reg_652_reg_i_20
       (.I0(mul_ln18_2_reg_591[5]),
        .I1(icmp_ln15_reg_563),
        .I2(mul_ln18_reg_546[5]),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    add_ln18_reg_652_reg_i_21
       (.I0(mul_ln18_2_reg_591[4]),
        .I1(icmp_ln15_reg_563),
        .I2(mul_ln18_reg_546[4]),
        .O(A[4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln18_reg_652_reg_i_22
       (.I0(mul_ln18_reg_546[3]),
        .I1(lshr_ln_reg_576[3]),
        .O(add_ln18_reg_652_reg_i_22_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln18_reg_652_reg_i_23
       (.I0(mul_ln18_reg_546[2]),
        .I1(lshr_ln_reg_576[2]),
        .O(add_ln18_reg_652_reg_i_23_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln18_reg_652_reg_i_24
       (.I0(mul_ln18_reg_546[1]),
        .I1(lshr_ln_reg_576[1]),
        .O(add_ln18_reg_652_reg_i_24_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln18_reg_652_reg_i_25
       (.I0(mul_ln18_reg_546[0]),
        .I1(lshr_ln_reg_576[0]),
        .O(add_ln18_reg_652_reg_i_25_n_5));
  LUT4 #(
    .INIT(16'h1DE2)) 
    add_ln18_reg_652_reg_i_26
       (.I0(mul_ln18_reg_546[3]),
        .I1(icmp_ln15_reg_563),
        .I2(mul_ln18_2_reg_591[3]),
        .I3(zext_ln18_11_fu_363_p1[3]),
        .O(add_ln18_reg_652_reg_i_26_n_5));
  LUT4 #(
    .INIT(16'h1DE2)) 
    add_ln18_reg_652_reg_i_27
       (.I0(mul_ln18_reg_546[2]),
        .I1(icmp_ln15_reg_563),
        .I2(mul_ln18_2_reg_591[2]),
        .I3(zext_ln18_11_fu_363_p1[2]),
        .O(add_ln18_reg_652_reg_i_27_n_5));
  LUT4 #(
    .INIT(16'h1DE2)) 
    add_ln18_reg_652_reg_i_28
       (.I0(mul_ln18_reg_546[1]),
        .I1(icmp_ln15_reg_563),
        .I2(mul_ln18_2_reg_591[1]),
        .I3(zext_ln18_11_fu_363_p1[1]),
        .O(add_ln18_reg_652_reg_i_28_n_5));
  LUT4 #(
    .INIT(16'h1DE2)) 
    add_ln18_reg_652_reg_i_29
       (.I0(mul_ln18_reg_546[0]),
        .I1(icmp_ln15_reg_563),
        .I2(mul_ln18_2_reg_591[0]),
        .I3(zext_ln18_11_fu_363_p1[0]),
        .O(add_ln18_reg_652_reg_i_29_n_5));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln18_reg_652_reg_i_3
       (.I0(icmp_ln15_reg_563),
        .I1(tmp_fu_327_p2[6]),
        .I2(mul_ln18_2_reg_591[6]),
        .I3(p_0_in),
        .I4(tmp_mid1_fu_367_p2[6]),
        .O(out[6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln18_reg_652_reg_i_4
       (.I0(icmp_ln15_reg_563),
        .I1(tmp_fu_327_p2[5]),
        .I2(mul_ln18_2_reg_591[5]),
        .I3(p_0_in),
        .I4(tmp_mid1_fu_367_p2[5]),
        .O(out[5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln18_reg_652_reg_i_5
       (.I0(icmp_ln15_reg_563),
        .I1(tmp_fu_327_p2[4]),
        .I2(mul_ln18_2_reg_591[4]),
        .I3(p_0_in),
        .I4(tmp_mid1_fu_367_p2[4]),
        .O(out[4]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln18_reg_652_reg_i_6
       (.I0(icmp_ln15_reg_563),
        .I1(tmp_fu_327_p2[3]),
        .I2(mul_ln18_2_reg_591[3]),
        .I3(p_0_in),
        .I4(tmp_mid1_fu_367_p2[3]),
        .O(out[3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln18_reg_652_reg_i_7
       (.I0(icmp_ln15_reg_563),
        .I1(tmp_fu_327_p2[2]),
        .I2(mul_ln18_2_reg_591[2]),
        .I3(p_0_in),
        .I4(tmp_mid1_fu_367_p2[2]),
        .O(out[2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln18_reg_652_reg_i_8
       (.I0(icmp_ln15_reg_563),
        .I1(tmp_fu_327_p2[1]),
        .I2(mul_ln18_2_reg_591[1]),
        .I3(p_0_in),
        .I4(tmp_mid1_fu_367_p2[1]),
        .O(out[1]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    add_ln18_reg_652_reg_i_9
       (.I0(icmp_ln15_reg_563),
        .I1(tmp_fu_327_p2[0]),
        .I2(mul_ln18_2_reg_591[0]),
        .I3(p_0_in),
        .I4(tmp_mid1_fu_367_p2[0]),
        .O(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[0]_i_1__9 
       (.I0(grp_up_sampling2d_fix16_fu_551_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_up_sampling2d_fix16_fu_551_ap_ready),
        .O(grp_up_sampling2d_fix16_fu_551_ap_done));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1__9 
       (.I0(grp_up_sampling2d_fix16_fu_551_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT5 #(
    .INIT(32'hAAEFAAAA)) 
    \ap_CS_fsm[25]_i_1 
       (.I0(Q[2]),
        .I1(grp_up_sampling2d_fix16_fu_551_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(grp_up_sampling2d_fix16_fu_551_ap_ready),
        .I4(Q[3]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT4 #(
    .INIT(16'hAE00)) 
    \ap_CS_fsm[26]_i_1 
       (.I0(grp_up_sampling2d_fix16_fu_551_ap_ready),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_up_sampling2d_fix16_fu_551_ap_start_reg),
        .I3(Q[3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT5 #(
    .INIT(32'hFAEAFAFA)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(ap_CS_fsm_state2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT5 #(
    .INIT(32'hAAEFAAAA)) 
    \ap_CS_fsm[33]_i_1 
       (.I0(Q[4]),
        .I1(grp_up_sampling2d_fix16_fu_551_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(grp_up_sampling2d_fix16_fu_551_ap_ready),
        .I4(Q[5]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT4 #(
    .INIT(16'hAE00)) 
    \ap_CS_fsm[34]_i_1 
       (.I0(grp_up_sampling2d_fix16_fu_551_ap_ready),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_up_sampling2d_fix16_fu_551_ap_start_reg),
        .I3(Q[5]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'hD0)) 
    \ap_CS_fsm[3]_i_1__6 
       (.I0(ap_enable_reg_pp0_iter3_reg_n_5),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h00FF000800080008)) 
    \ap_CS_fsm[4]_i_1__6 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_enable_reg_pp0_iter3_reg_n_5),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[4]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_up_sampling2d_fix16_fu_551_ap_done),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(grp_up_sampling2d_fix16_fu_551_ap_ready),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00A8A8A8)) 
    ap_enable_reg_pp0_iter0_i_1__7
       (.I0(ap_rst_n),
        .I1(ap_CS_fsm_state2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(\icmp_ln14_reg_552_reg_n_5_[0] ),
        .O(ap_enable_reg_pp0_iter0_i_1__7_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__7_n_5),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter1_i_1__7
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__7_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__7_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    ap_enable_reg_pp0_iter2_i_1__3
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__3_n_5),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h88888888888800A0)) 
    ap_enable_reg_pp0_iter3_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_enable_reg_pp0_iter3_reg_n_5),
        .I3(ap_CS_fsm_state2),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(ap_enable_reg_pp0_iter3_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1__0_n_5),
        .Q(ap_enable_reg_pp0_iter3_reg_n_5),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT4 #(
    .INIT(16'h7F40)) 
    \empty_reg_502[1]_i_1 
       (.I0(Q[5]),
        .I1(grp_up_sampling2d_fix16_fu_551_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(empty_reg_502[1]),
        .O(\empty_reg_502[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \empty_reg_502[4]_i_1 
       (.I0(Q[5]),
        .I1(grp_up_sampling2d_fix16_fu_551_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(empty_reg_502[4]),
        .O(\empty_reg_502[4]_i_1_n_5 ));
  FDRE \empty_reg_502_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\empty_reg_502[1]_i_1_n_5 ),
        .Q(empty_reg_502[1]),
        .R(1'b0));
  FDRE \empty_reg_502_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\empty_reg_502[4]_i_1_n_5 ),
        .Q(empty_reg_502[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT4 #(
    .INIT(16'hFDFC)) 
    grp_up_sampling2d_fix16_fu_551_ap_start_reg_i_1
       (.I0(grp_up_sampling2d_fix16_fu_551_ap_ready),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(grp_up_sampling2d_fix16_fu_551_ap_start_reg),
        .O(\ap_CS_fsm_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAAEAAA2A551555D5)) 
    \icmp_ln14_reg_552[0]_i_10 
       (.I0(\indvar_flatten31_reg_114_reg_n_5_[10] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln14_reg_552_reg_n_5_[0] ),
        .I4(add_ln14_reg_581[10]),
        .I5(mul_ln6_1_reg_536_reg_n_100),
        .O(\icmp_ln14_reg_552[0]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAAEAAA2A551555D5)) 
    \icmp_ln14_reg_552[0]_i_11 
       (.I0(\indvar_flatten31_reg_114_reg_n_5_[11] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln14_reg_552_reg_n_5_[0] ),
        .I4(add_ln14_reg_581[11]),
        .I5(mul_ln6_1_reg_536_reg_n_99),
        .O(\icmp_ln14_reg_552[0]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hAAEAAA2A551555D5)) 
    \icmp_ln14_reg_552[0]_i_12 
       (.I0(\indvar_flatten31_reg_114_reg_n_5_[7] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln14_reg_552_reg_n_5_[0] ),
        .I4(add_ln14_reg_581[7]),
        .I5(mul_ln6_1_reg_536_reg_n_103),
        .O(\icmp_ln14_reg_552[0]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hAAEAAA2A551555D5)) 
    \icmp_ln14_reg_552[0]_i_13 
       (.I0(\indvar_flatten31_reg_114_reg_n_5_[8] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln14_reg_552_reg_n_5_[0] ),
        .I4(add_ln14_reg_581[8]),
        .I5(mul_ln6_1_reg_536_reg_n_102),
        .O(\icmp_ln14_reg_552[0]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'hAAEAAA2A551555D5)) 
    \icmp_ln14_reg_552[0]_i_14 
       (.I0(\indvar_flatten31_reg_114_reg_n_5_[4] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln14_reg_552_reg_n_5_[0] ),
        .I4(add_ln14_reg_581[4]),
        .I5(mul_ln6_1_reg_536_reg_n_106),
        .O(\icmp_ln14_reg_552[0]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hAAEAAA2A551555D5)) 
    \icmp_ln14_reg_552[0]_i_15 
       (.I0(\indvar_flatten31_reg_114_reg_n_5_[5] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln14_reg_552_reg_n_5_[0] ),
        .I4(add_ln14_reg_581[5]),
        .I5(mul_ln6_1_reg_536_reg_n_105),
        .O(\icmp_ln14_reg_552[0]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hAAEAAA2A551555D5)) 
    \icmp_ln14_reg_552[0]_i_16 
       (.I0(\indvar_flatten31_reg_114_reg_n_5_[1] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln14_reg_552_reg_n_5_[0] ),
        .I4(add_ln14_reg_581[1]),
        .I5(mul_ln6_1_reg_536_reg_n_109),
        .O(\icmp_ln14_reg_552[0]_i_16_n_5 ));
  LUT6 #(
    .INIT(64'hAAEAAA2A551555D5)) 
    \icmp_ln14_reg_552[0]_i_17 
       (.I0(\indvar_flatten31_reg_114_reg_n_5_[2] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln14_reg_552_reg_n_5_[0] ),
        .I4(add_ln14_reg_581[2]),
        .I5(mul_ln6_1_reg_536_reg_n_108),
        .O(\icmp_ln14_reg_552[0]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'hA80802A200000000)) 
    \icmp_ln14_reg_552[0]_i_3 
       (.I0(\icmp_ln14_reg_552[0]_i_8_n_5 ),
        .I1(\indvar_flatten31_reg_114_reg_n_5_[12] ),
        .I2(indvar_flatten31_reg_1140),
        .I3(add_ln14_reg_581[12]),
        .I4(mul_ln6_1_reg_536_reg_n_98),
        .I5(\icmp_ln14_reg_552[0]_i_9_n_5 ),
        .O(\icmp_ln14_reg_552[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hA80802A200000000)) 
    \icmp_ln14_reg_552[0]_i_4 
       (.I0(\icmp_ln14_reg_552[0]_i_10_n_5 ),
        .I1(\indvar_flatten31_reg_114_reg_n_5_[9] ),
        .I2(indvar_flatten31_reg_1140),
        .I3(add_ln14_reg_581[9]),
        .I4(mul_ln6_1_reg_536_reg_n_101),
        .I5(\icmp_ln14_reg_552[0]_i_11_n_5 ),
        .O(\icmp_ln14_reg_552[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hA80802A200000000)) 
    \icmp_ln14_reg_552[0]_i_5 
       (.I0(\icmp_ln14_reg_552[0]_i_12_n_5 ),
        .I1(\indvar_flatten31_reg_114_reg_n_5_[6] ),
        .I2(indvar_flatten31_reg_1140),
        .I3(add_ln14_reg_581[6]),
        .I4(mul_ln6_1_reg_536_reg_n_104),
        .I5(\icmp_ln14_reg_552[0]_i_13_n_5 ),
        .O(\icmp_ln14_reg_552[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hA80802A200000000)) 
    \icmp_ln14_reg_552[0]_i_6 
       (.I0(\icmp_ln14_reg_552[0]_i_14_n_5 ),
        .I1(\indvar_flatten31_reg_114_reg_n_5_[3] ),
        .I2(indvar_flatten31_reg_1140),
        .I3(add_ln14_reg_581[3]),
        .I4(mul_ln6_1_reg_536_reg_n_107),
        .I5(\icmp_ln14_reg_552[0]_i_15_n_5 ),
        .O(\icmp_ln14_reg_552[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hA80802A200000000)) 
    \icmp_ln14_reg_552[0]_i_7 
       (.I0(\icmp_ln14_reg_552[0]_i_16_n_5 ),
        .I1(\indvar_flatten31_reg_114_reg_n_5_[0] ),
        .I2(indvar_flatten31_reg_1140),
        .I3(add_ln14_reg_581[0]),
        .I4(mul_ln6_1_reg_536_reg_n_110),
        .I5(\icmp_ln14_reg_552[0]_i_17_n_5 ),
        .O(\icmp_ln14_reg_552[0]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAAEAAA2A551555D5)) 
    \icmp_ln14_reg_552[0]_i_8 
       (.I0(\indvar_flatten31_reg_114_reg_n_5_[13] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln14_reg_552_reg_n_5_[0] ),
        .I4(add_ln14_reg_581[13]),
        .I5(mul_ln6_1_reg_536_reg_n_97),
        .O(\icmp_ln14_reg_552[0]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAAEAAA2A551555D5)) 
    \icmp_ln14_reg_552[0]_i_9 
       (.I0(\indvar_flatten31_reg_114_reg_n_5_[14] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln14_reg_552_reg_n_5_[0] ),
        .I4(add_ln14_reg_581[14]),
        .I5(mul_ln6_1_reg_536_reg_n_96),
        .O(\icmp_ln14_reg_552[0]_i_9_n_5 ));
  FDRE \icmp_ln14_reg_552_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln14_reg_552_reg_n_5_[0] ),
        .Q(\icmp_ln14_reg_552_pp0_iter1_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln14_reg_552_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln14_reg_552_pp0_iter1_reg_reg_n_5_[0] ),
        .Q(icmp_ln14_reg_552_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln14_reg_552_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln14_fu_235_p2),
        .Q(\icmp_ln14_reg_552_reg_n_5_[0] ),
        .R(1'b0));
  CARRY4 \icmp_ln14_reg_552_reg[0]_i_1 
       (.CI(\icmp_ln14_reg_552_reg[0]_i_2_n_5 ),
        .CO({\NLW_icmp_ln14_reg_552_reg[0]_i_1_CO_UNCONNECTED [3:1],icmp_ln14_fu_235_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln14_reg_552_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\icmp_ln14_reg_552[0]_i_3_n_5 }));
  CARRY4 \icmp_ln14_reg_552_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\icmp_ln14_reg_552_reg[0]_i_2_n_5 ,\icmp_ln14_reg_552_reg[0]_i_2_n_6 ,\icmp_ln14_reg_552_reg[0]_i_2_n_7 ,\icmp_ln14_reg_552_reg[0]_i_2_n_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln14_reg_552_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln14_reg_552[0]_i_4_n_5 ,\icmp_ln14_reg_552[0]_i_5_n_5 ,\icmp_ln14_reg_552[0]_i_6_n_5 ,\icmp_ln14_reg_552[0]_i_7_n_5 }));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln15_reg_563[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(icmp_ln14_fu_235_p2),
        .O(icmp_ln15_reg_5630));
  LUT6 #(
    .INIT(64'h9999A99999995999)) 
    \icmp_ln15_reg_563[0]_i_3 
       (.I0(empty_reg_502[4]),
        .I1(indvar_flatten_reg_138[9]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\icmp_ln14_reg_552_reg_n_5_[0] ),
        .I5(\select_ln15_1_reg_615_reg_n_5_[9] ),
        .O(\icmp_ln15_reg_563[0]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h82888222)) 
    \icmp_ln15_reg_563[0]_i_4 
       (.I0(\icmp_ln15_reg_563[0]_i_7_n_5 ),
        .I1(empty_reg_502[4]),
        .I2(\select_ln15_1_reg_615_reg_n_5_[8] ),
        .I3(indvar_flatten31_reg_1140),
        .I4(indvar_flatten_reg_138[8]),
        .O(\icmp_ln15_reg_563[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h10101010000000F0)) 
    \icmp_ln15_reg_563[0]_i_5 
       (.I0(\select_ln15_1_reg_615_reg_n_5_[5] ),
        .I1(\select_ln15_1_reg_615_reg_n_5_[3] ),
        .I2(\icmp_ln15_reg_563[0]_i_8_n_5 ),
        .I3(indvar_flatten_reg_138[5]),
        .I4(indvar_flatten_reg_138[3]),
        .I5(indvar_flatten31_reg_1140),
        .O(\icmp_ln15_reg_563[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    \icmp_ln15_reg_563[0]_i_6 
       (.I0(\select_ln15_1_reg_615_reg_n_5_[1] ),
        .I1(indvar_flatten31_reg_1140),
        .I2(indvar_flatten_reg_138[1]),
        .I3(\select_ln15_1_reg_615_reg_n_5_[0] ),
        .I4(indvar_flatten_reg_138[0]),
        .I5(\icmp_ln15_reg_563[0]_i_9_n_5 ),
        .O(\icmp_ln15_reg_563[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hA005C0C0A0050303)) 
    \icmp_ln15_reg_563[0]_i_7 
       (.I0(\select_ln15_1_reg_615_reg_n_5_[6] ),
        .I1(indvar_flatten_reg_138[6]),
        .I2(empty_reg_502[1]),
        .I3(\select_ln15_1_reg_615_reg_n_5_[7] ),
        .I4(indvar_flatten31_reg_1140),
        .I5(indvar_flatten_reg_138[7]),
        .O(\icmp_ln15_reg_563[0]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAAEAAA2A551555D5)) 
    \icmp_ln15_reg_563[0]_i_8 
       (.I0(indvar_flatten_reg_138[4]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln14_reg_552_reg_n_5_[0] ),
        .I4(\select_ln15_1_reg_615_reg_n_5_[4] ),
        .I5(empty_reg_502[4]),
        .O(\icmp_ln15_reg_563[0]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAAEAAA2A551555D5)) 
    \icmp_ln15_reg_563[0]_i_9 
       (.I0(indvar_flatten_reg_138[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln14_reg_552_reg_n_5_[0] ),
        .I4(\select_ln15_1_reg_615_reg_n_5_[2] ),
        .I5(empty_reg_502[1]),
        .O(\icmp_ln15_reg_563[0]_i_9_n_5 ));
  FDRE \icmp_ln15_reg_563_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln15_reg_563),
        .Q(icmp_ln15_reg_563_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln15_reg_563_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln15_reg_5630),
        .D(icmp_ln15_fu_246_p2),
        .Q(icmp_ln15_reg_563),
        .R(1'b0));
  CARRY4 \icmp_ln15_reg_563_reg[0]_i_2 
       (.CI(1'b0),
        .CO({icmp_ln15_fu_246_p2,\icmp_ln15_reg_563_reg[0]_i_2_n_6 ,\icmp_ln15_reg_563_reg[0]_i_2_n_7 ,\icmp_ln15_reg_563_reg[0]_i_2_n_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln15_reg_563_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln15_reg_563[0]_i_3_n_5 ,\icmp_ln15_reg_563[0]_i_4_n_5 ,\icmp_ln15_reg_563[0]_i_5_n_5 ,\icmp_ln15_reg_563[0]_i_6_n_5 }));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \indvar_flatten31_reg_114[14]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln14_reg_552_reg_n_5_[0] ),
        .O(indvar_flatten31_reg_114));
  LUT3 #(
    .INIT(8'h40)) 
    \indvar_flatten31_reg_114[14]_i_2 
       (.I0(\icmp_ln14_reg_552_reg_n_5_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .O(indvar_flatten31_reg_1140));
  FDRE \indvar_flatten31_reg_114_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(add_ln14_reg_581[0]),
        .Q(\indvar_flatten31_reg_114_reg_n_5_[0] ),
        .R(indvar_flatten31_reg_114));
  FDRE \indvar_flatten31_reg_114_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(add_ln14_reg_581[10]),
        .Q(\indvar_flatten31_reg_114_reg_n_5_[10] ),
        .R(indvar_flatten31_reg_114));
  FDRE \indvar_flatten31_reg_114_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(add_ln14_reg_581[11]),
        .Q(\indvar_flatten31_reg_114_reg_n_5_[11] ),
        .R(indvar_flatten31_reg_114));
  FDRE \indvar_flatten31_reg_114_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(add_ln14_reg_581[12]),
        .Q(\indvar_flatten31_reg_114_reg_n_5_[12] ),
        .R(indvar_flatten31_reg_114));
  FDRE \indvar_flatten31_reg_114_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(add_ln14_reg_581[13]),
        .Q(\indvar_flatten31_reg_114_reg_n_5_[13] ),
        .R(indvar_flatten31_reg_114));
  FDRE \indvar_flatten31_reg_114_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(add_ln14_reg_581[14]),
        .Q(\indvar_flatten31_reg_114_reg_n_5_[14] ),
        .R(indvar_flatten31_reg_114));
  FDRE \indvar_flatten31_reg_114_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(add_ln14_reg_581[1]),
        .Q(\indvar_flatten31_reg_114_reg_n_5_[1] ),
        .R(indvar_flatten31_reg_114));
  FDRE \indvar_flatten31_reg_114_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(add_ln14_reg_581[2]),
        .Q(\indvar_flatten31_reg_114_reg_n_5_[2] ),
        .R(indvar_flatten31_reg_114));
  FDRE \indvar_flatten31_reg_114_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(add_ln14_reg_581[3]),
        .Q(\indvar_flatten31_reg_114_reg_n_5_[3] ),
        .R(indvar_flatten31_reg_114));
  FDRE \indvar_flatten31_reg_114_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(add_ln14_reg_581[4]),
        .Q(\indvar_flatten31_reg_114_reg_n_5_[4] ),
        .R(indvar_flatten31_reg_114));
  FDRE \indvar_flatten31_reg_114_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(add_ln14_reg_581[5]),
        .Q(\indvar_flatten31_reg_114_reg_n_5_[5] ),
        .R(indvar_flatten31_reg_114));
  FDRE \indvar_flatten31_reg_114_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(add_ln14_reg_581[6]),
        .Q(\indvar_flatten31_reg_114_reg_n_5_[6] ),
        .R(indvar_flatten31_reg_114));
  FDRE \indvar_flatten31_reg_114_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(add_ln14_reg_581[7]),
        .Q(\indvar_flatten31_reg_114_reg_n_5_[7] ),
        .R(indvar_flatten31_reg_114));
  FDRE \indvar_flatten31_reg_114_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(add_ln14_reg_581[8]),
        .Q(\indvar_flatten31_reg_114_reg_n_5_[8] ),
        .R(indvar_flatten31_reg_114));
  FDRE \indvar_flatten31_reg_114_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(add_ln14_reg_581[9]),
        .Q(\indvar_flatten31_reg_114_reg_n_5_[9] ),
        .R(indvar_flatten31_reg_114));
  FDRE \indvar_flatten_reg_138_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(\select_ln15_1_reg_615_reg_n_5_[0] ),
        .Q(indvar_flatten_reg_138[0]),
        .R(indvar_flatten31_reg_114));
  FDRE \indvar_flatten_reg_138_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(\select_ln15_1_reg_615_reg_n_5_[1] ),
        .Q(indvar_flatten_reg_138[1]),
        .R(indvar_flatten31_reg_114));
  FDRE \indvar_flatten_reg_138_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(\select_ln15_1_reg_615_reg_n_5_[2] ),
        .Q(indvar_flatten_reg_138[2]),
        .R(indvar_flatten31_reg_114));
  FDRE \indvar_flatten_reg_138_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(\select_ln15_1_reg_615_reg_n_5_[3] ),
        .Q(indvar_flatten_reg_138[3]),
        .R(indvar_flatten31_reg_114));
  FDRE \indvar_flatten_reg_138_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(\select_ln15_1_reg_615_reg_n_5_[4] ),
        .Q(indvar_flatten_reg_138[4]),
        .R(indvar_flatten31_reg_114));
  FDRE \indvar_flatten_reg_138_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(\select_ln15_1_reg_615_reg_n_5_[5] ),
        .Q(indvar_flatten_reg_138[5]),
        .R(indvar_flatten31_reg_114));
  FDRE \indvar_flatten_reg_138_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(\select_ln15_1_reg_615_reg_n_5_[6] ),
        .Q(indvar_flatten_reg_138[6]),
        .R(indvar_flatten31_reg_114));
  FDRE \indvar_flatten_reg_138_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(\select_ln15_1_reg_615_reg_n_5_[7] ),
        .Q(indvar_flatten_reg_138[7]),
        .R(indvar_flatten31_reg_114));
  FDRE \indvar_flatten_reg_138_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(\select_ln15_1_reg_615_reg_n_5_[8] ),
        .Q(indvar_flatten_reg_138[8]),
        .R(indvar_flatten31_reg_114));
  FDRE \indvar_flatten_reg_138_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(\select_ln15_1_reg_615_reg_n_5_[9] ),
        .Q(indvar_flatten_reg_138[9]),
        .R(indvar_flatten31_reg_114));
  LUT2 #(
    .INIT(4'h2)) 
    \input_load_reg_672[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(icmp_ln14_reg_552_pp0_iter2_reg),
        .O(input_load_reg_6720));
  FDRE \input_load_reg_672_reg[0] 
       (.C(ap_clk),
        .CE(input_load_reg_6720),
        .D(q0[0]),
        .Q(grp_up_sampling2d_fix16_fu_551_output_r_d0[0]),
        .R(1'b0));
  FDRE \input_load_reg_672_reg[10] 
       (.C(ap_clk),
        .CE(input_load_reg_6720),
        .D(q0[10]),
        .Q(grp_up_sampling2d_fix16_fu_551_output_r_d0[10]),
        .R(1'b0));
  FDRE \input_load_reg_672_reg[11] 
       (.C(ap_clk),
        .CE(input_load_reg_6720),
        .D(q0[11]),
        .Q(grp_up_sampling2d_fix16_fu_551_output_r_d0[11]),
        .R(1'b0));
  FDRE \input_load_reg_672_reg[12] 
       (.C(ap_clk),
        .CE(input_load_reg_6720),
        .D(q0[12]),
        .Q(grp_up_sampling2d_fix16_fu_551_output_r_d0[12]),
        .R(1'b0));
  FDRE \input_load_reg_672_reg[13] 
       (.C(ap_clk),
        .CE(input_load_reg_6720),
        .D(q0[13]),
        .Q(grp_up_sampling2d_fix16_fu_551_output_r_d0[13]),
        .R(1'b0));
  FDRE \input_load_reg_672_reg[14] 
       (.C(ap_clk),
        .CE(input_load_reg_6720),
        .D(q0[14]),
        .Q(grp_up_sampling2d_fix16_fu_551_output_r_d0[14]),
        .R(1'b0));
  FDRE \input_load_reg_672_reg[15] 
       (.C(ap_clk),
        .CE(input_load_reg_6720),
        .D(q0[15]),
        .Q(grp_up_sampling2d_fix16_fu_551_output_r_d0[15]),
        .R(1'b0));
  FDRE \input_load_reg_672_reg[1] 
       (.C(ap_clk),
        .CE(input_load_reg_6720),
        .D(q0[1]),
        .Q(grp_up_sampling2d_fix16_fu_551_output_r_d0[1]),
        .R(1'b0));
  FDRE \input_load_reg_672_reg[2] 
       (.C(ap_clk),
        .CE(input_load_reg_6720),
        .D(q0[2]),
        .Q(grp_up_sampling2d_fix16_fu_551_output_r_d0[2]),
        .R(1'b0));
  FDRE \input_load_reg_672_reg[3] 
       (.C(ap_clk),
        .CE(input_load_reg_6720),
        .D(q0[3]),
        .Q(grp_up_sampling2d_fix16_fu_551_output_r_d0[3]),
        .R(1'b0));
  FDRE \input_load_reg_672_reg[4] 
       (.C(ap_clk),
        .CE(input_load_reg_6720),
        .D(q0[4]),
        .Q(grp_up_sampling2d_fix16_fu_551_output_r_d0[4]),
        .R(1'b0));
  FDRE \input_load_reg_672_reg[5] 
       (.C(ap_clk),
        .CE(input_load_reg_6720),
        .D(q0[5]),
        .Q(grp_up_sampling2d_fix16_fu_551_output_r_d0[5]),
        .R(1'b0));
  FDRE \input_load_reg_672_reg[6] 
       (.C(ap_clk),
        .CE(input_load_reg_6720),
        .D(q0[6]),
        .Q(grp_up_sampling2d_fix16_fu_551_output_r_d0[6]),
        .R(1'b0));
  FDRE \input_load_reg_672_reg[7] 
       (.C(ap_clk),
        .CE(input_load_reg_6720),
        .D(q0[7]),
        .Q(grp_up_sampling2d_fix16_fu_551_output_r_d0[7]),
        .R(1'b0));
  FDRE \input_load_reg_672_reg[8] 
       (.C(ap_clk),
        .CE(input_load_reg_6720),
        .D(q0[8]),
        .Q(grp_up_sampling2d_fix16_fu_551_output_r_d0[8]),
        .R(1'b0));
  FDRE \input_load_reg_672_reg[9] 
       (.C(ap_clk),
        .CE(input_load_reg_6720),
        .D(q0[9]),
        .Q(grp_up_sampling2d_fix16_fu_551_output_r_d0[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \lshr_ln_reg_576[0]_i_1 
       (.I0(select_ln15_reg_637[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln14_reg_552_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(\out_h_0_reg_150_reg_n_5_[1] ),
        .O(ap_phi_mux_out_h_0_phi_fu_154_p4[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \lshr_ln_reg_576[1]_i_1 
       (.I0(select_ln15_reg_637[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln14_reg_552_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(\out_h_0_reg_150_reg_n_5_[2] ),
        .O(ap_phi_mux_out_h_0_phi_fu_154_p4[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \lshr_ln_reg_576[2]_i_1 
       (.I0(select_ln15_reg_637[3]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln14_reg_552_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(\out_h_0_reg_150_reg_n_5_[3] ),
        .O(ap_phi_mux_out_h_0_phi_fu_154_p4[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \lshr_ln_reg_576[3]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(icmp_ln15_reg_563),
        .O(lshr_ln_reg_5760));
  LUT4 #(
    .INIT(16'hFB08)) 
    \lshr_ln_reg_576[3]_i_2 
       (.I0(select_ln15_reg_637[4]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln14_reg_552_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(\out_h_0_reg_150_reg_n_5_[4] ),
        .O(ap_phi_mux_out_h_0_phi_fu_154_p4[4]));
  FDRE \lshr_ln_reg_576_reg[0] 
       (.C(ap_clk),
        .CE(lshr_ln_reg_5760),
        .D(ap_phi_mux_out_h_0_phi_fu_154_p4[1]),
        .Q(lshr_ln_reg_576[0]),
        .R(1'b0));
  FDRE \lshr_ln_reg_576_reg[1] 
       (.C(ap_clk),
        .CE(lshr_ln_reg_5760),
        .D(ap_phi_mux_out_h_0_phi_fu_154_p4[2]),
        .Q(lshr_ln_reg_576[1]),
        .R(1'b0));
  FDRE \lshr_ln_reg_576_reg[2] 
       (.C(ap_clk),
        .CE(lshr_ln_reg_5760),
        .D(ap_phi_mux_out_h_0_phi_fu_154_p4[3]),
        .Q(lshr_ln_reg_576[2]),
        .R(1'b0));
  FDRE \lshr_ln_reg_576_reg[3] 
       (.C(ap_clk),
        .CE(lshr_ln_reg_5760),
        .D(ap_phi_mux_out_h_0_phi_fu_154_p4[4]),
        .Q(lshr_ln_reg_576[3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9666)) 
    \mul_ln18_1_reg_620[1]_i_2 
       (.I0(out_d_0_reg_126[0]),
        .I1(out_d_0_reg_126[1]),
        .I2(out_d_0_reg_126[2]),
        .I3(zext_ln18_reg_514_reg[0]),
        .O(\mul_ln18_1_reg_620[1]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln18_1_reg_620[1]_i_3 
       (.I0(zext_ln18_reg_514_reg[0]),
        .I1(out_d_0_reg_126[0]),
        .O(\mul_ln18_1_reg_620[1]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \mul_ln18_1_reg_620[1]_i_4 
       (.I0(out_d_0_reg_126[0]),
        .I1(out_d_0_reg_126[1]),
        .I2(out_d_0_reg_126[2]),
        .I3(zext_ln18_reg_514_reg[0]),
        .O(\mul_ln18_1_reg_620[1]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mul_ln18_1_reg_620[1]_i_5 
       (.I0(out_d_0_reg_126[1]),
        .I1(zext_ln18_reg_514_reg[0]),
        .I2(out_d_0_reg_126[0]),
        .O(\mul_ln18_1_reg_620[1]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln18_1_reg_620[1]_i_6 
       (.I0(zext_ln18_reg_514_reg[0]),
        .I1(out_d_0_reg_126[0]),
        .O(\mul_ln18_1_reg_620[1]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hD40C)) 
    \mul_ln18_1_reg_620[5]_i_10 
       (.I0(out_d_0_reg_126[0]),
        .I1(out_d_0_reg_126[2]),
        .I2(out_d_0_reg_126[1]),
        .I3(zext_ln18_reg_514_reg[3]),
        .O(\mul_ln18_1_reg_620[5]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'h3A9FCFC0)) 
    \mul_ln18_1_reg_620[5]_i_11 
       (.I0(zext_ln18_reg_514_reg[0]),
        .I1(zext_ln18_reg_514_reg[3]),
        .I2(out_d_0_reg_126[0]),
        .I3(out_d_0_reg_126[1]),
        .I4(out_d_0_reg_126[2]),
        .O(\mul_ln18_1_reg_620[5]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \mul_ln18_1_reg_620[5]_i_2 
       (.I0(out_d_0_reg_126[3]),
        .I1(\mul_ln18_1_reg_620_reg[5]_i_3_n_11 ),
        .I2(out_d_0_reg_126[4]),
        .I3(zext_ln18_reg_514_reg[0]),
        .O(\mul_ln18_1_reg_620[5]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \mul_ln18_1_reg_620[5]_i_4 
       (.I0(out_d_0_reg_126[3]),
        .I1(\mul_ln18_1_reg_620_reg[5]_i_3_n_11 ),
        .I2(out_d_0_reg_126[4]),
        .I3(zext_ln18_reg_514_reg[0]),
        .O(\mul_ln18_1_reg_620[5]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mul_ln18_1_reg_620[5]_i_5 
       (.I0(\mul_ln18_1_reg_620_reg[5]_i_3_n_12 ),
        .I1(out_d_0_reg_126[3]),
        .I2(zext_ln18_reg_514_reg[0]),
        .O(\mul_ln18_1_reg_620[5]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mul_ln18_1_reg_620[5]_i_6 
       (.I0(out_d_0_reg_126[2]),
        .I1(zext_ln18_reg_514_reg[3]),
        .I2(out_d_0_reg_126[1]),
        .O(\mul_ln18_1_reg_620[5]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hF880)) 
    \mul_ln18_1_reg_620[5]_i_7 
       (.I0(zext_ln18_reg_514_reg[3]),
        .I1(out_d_0_reg_126[0]),
        .I2(out_d_0_reg_126[2]),
        .I3(out_d_0_reg_126[1]),
        .O(\mul_ln18_1_reg_620[5]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hF880)) 
    \mul_ln18_1_reg_620[5]_i_8 
       (.I0(zext_ln18_reg_514_reg[0]),
        .I1(out_d_0_reg_126[2]),
        .I2(out_d_0_reg_126[0]),
        .I3(out_d_0_reg_126[1]),
        .O(\mul_ln18_1_reg_620[5]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'h40)) 
    \mul_ln18_1_reg_620[5]_i_9 
       (.I0(out_d_0_reg_126[1]),
        .I1(out_d_0_reg_126[2]),
        .I2(zext_ln18_reg_514_reg[3]),
        .O(\mul_ln18_1_reg_620[5]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \mul_ln18_1_reg_620[8]_i_2 
       (.I0(\mul_ln18_1_reg_620_reg[5]_i_3_n_10 ),
        .I1(out_d_0_reg_126[3]),
        .I2(out_d_0_reg_126[4]),
        .O(\mul_ln18_1_reg_620[8]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hE888)) 
    \mul_ln18_1_reg_620[8]_i_3 
       (.I0(out_d_0_reg_126[3]),
        .I1(\mul_ln18_1_reg_620_reg[5]_i_3_n_11 ),
        .I2(out_d_0_reg_126[4]),
        .I3(zext_ln18_reg_514_reg[0]),
        .O(\mul_ln18_1_reg_620[8]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h2848)) 
    \mul_ln18_1_reg_620[8]_i_4 
       (.I0(\mul_ln18_1_reg_620_reg[5]_i_3_n_5 ),
        .I1(out_d_0_reg_126[4]),
        .I2(zext_ln18_reg_514_reg[3]),
        .I3(out_d_0_reg_126[3]),
        .O(\mul_ln18_1_reg_620[8]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h2ED1B748)) 
    \mul_ln18_1_reg_620[8]_i_5 
       (.I0(\mul_ln18_1_reg_620_reg[5]_i_3_n_10 ),
        .I1(out_d_0_reg_126[3]),
        .I2(zext_ln18_reg_514_reg[3]),
        .I3(\mul_ln18_1_reg_620_reg[5]_i_3_n_5 ),
        .I4(out_d_0_reg_126[4]),
        .O(\mul_ln18_1_reg_620[8]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h1E87C3F0)) 
    \mul_ln18_1_reg_620[8]_i_6 
       (.I0(zext_ln18_reg_514_reg[0]),
        .I1(\mul_ln18_1_reg_620_reg[5]_i_3_n_11 ),
        .I2(\mul_ln18_1_reg_620_reg[5]_i_3_n_10 ),
        .I3(out_d_0_reg_126[3]),
        .I4(out_d_0_reg_126[4]),
        .O(\mul_ln18_1_reg_620[8]_i_6_n_5 ));
  FDRE \mul_ln18_1_reg_620_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln18_1_fu_319_p2[1]),
        .Q(mul_ln18_1_reg_620[1]),
        .R(1'b0));
  CARRY4 \mul_ln18_1_reg_620_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln18_1_reg_620_reg[1]_i_1_n_5 ,\mul_ln18_1_reg_620_reg[1]_i_1_n_6 ,\mul_ln18_1_reg_620_reg[1]_i_1_n_7 ,\mul_ln18_1_reg_620_reg[1]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln18_1_reg_620[1]_i_2_n_5 ,out_d_0_reg_126[0],\mul_ln18_1_reg_620[1]_i_3_n_5 ,1'b0}),
        .O({\mul_ln18_1_reg_620_reg[1]_i_1_n_9 ,\mul_ln18_1_reg_620_reg[1]_i_1_n_10 ,mul_ln18_1_fu_319_p2[1],\NLW_mul_ln18_1_reg_620_reg[1]_i_1_O_UNCONNECTED [0]}),
        .S({\mul_ln18_1_reg_620[1]_i_4_n_5 ,\mul_ln18_1_reg_620[1]_i_5_n_5 ,\mul_ln18_1_reg_620[1]_i_6_n_5 ,1'b0}));
  FDRE \mul_ln18_1_reg_620_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln18_1_fu_319_p2[2]),
        .Q(mul_ln18_1_reg_620[2]),
        .R(1'b0));
  FDRE \mul_ln18_1_reg_620_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln18_1_fu_319_p2[3]),
        .Q(mul_ln18_1_reg_620[3]),
        .R(1'b0));
  FDRE \mul_ln18_1_reg_620_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln18_1_fu_319_p2[4]),
        .Q(mul_ln18_1_reg_620[4]),
        .R(1'b0));
  FDRE \mul_ln18_1_reg_620_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln18_1_fu_319_p2[5]),
        .Q(mul_ln18_1_reg_620[5]),
        .R(1'b0));
  CARRY4 \mul_ln18_1_reg_620_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln18_1_reg_620_reg[5]_i_1_n_5 ,\mul_ln18_1_reg_620_reg[5]_i_1_n_6 ,\mul_ln18_1_reg_620_reg[5]_i_1_n_7 ,\mul_ln18_1_reg_620_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln18_1_reg_620[5]_i_2_n_5 ,\mul_ln18_1_reg_620_reg[5]_i_3_n_12 ,\mul_ln18_1_reg_620_reg[1]_i_1_n_9 ,1'b0}),
        .O(mul_ln18_1_fu_319_p2[5:2]),
        .S({\mul_ln18_1_reg_620[5]_i_4_n_5 ,\mul_ln18_1_reg_620[5]_i_5_n_5 ,\mul_ln18_1_reg_620_reg[1]_i_1_n_9 ,\mul_ln18_1_reg_620_reg[1]_i_1_n_10 }));
  CARRY4 \mul_ln18_1_reg_620_reg[5]_i_3 
       (.CI(\mul_ln18_1_reg_620_reg[1]_i_1_n_5 ),
        .CO({\mul_ln18_1_reg_620_reg[5]_i_3_n_5 ,\NLW_mul_ln18_1_reg_620_reg[5]_i_3_CO_UNCONNECTED [2],\mul_ln18_1_reg_620_reg[5]_i_3_n_7 ,\mul_ln18_1_reg_620_reg[5]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\mul_ln18_1_reg_620[5]_i_6_n_5 ,\mul_ln18_1_reg_620[5]_i_7_n_5 ,\mul_ln18_1_reg_620[5]_i_8_n_5 }),
        .O({\NLW_mul_ln18_1_reg_620_reg[5]_i_3_O_UNCONNECTED [3],\mul_ln18_1_reg_620_reg[5]_i_3_n_10 ,\mul_ln18_1_reg_620_reg[5]_i_3_n_11 ,\mul_ln18_1_reg_620_reg[5]_i_3_n_12 }),
        .S({1'b1,\mul_ln18_1_reg_620[5]_i_9_n_5 ,\mul_ln18_1_reg_620[5]_i_10_n_5 ,\mul_ln18_1_reg_620[5]_i_11_n_5 }));
  FDRE \mul_ln18_1_reg_620_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln18_1_fu_319_p2[6]),
        .Q(mul_ln18_1_reg_620[6]),
        .R(1'b0));
  FDRE \mul_ln18_1_reg_620_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln18_1_fu_319_p2[7]),
        .Q(mul_ln18_1_reg_620[7]),
        .R(1'b0));
  FDRE \mul_ln18_1_reg_620_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln18_1_fu_319_p2[8]),
        .Q(mul_ln18_1_reg_620[8]),
        .R(1'b0));
  CARRY4 \mul_ln18_1_reg_620_reg[8]_i_1 
       (.CI(\mul_ln18_1_reg_620_reg[5]_i_1_n_5 ),
        .CO({\NLW_mul_ln18_1_reg_620_reg[8]_i_1_CO_UNCONNECTED [3:2],\mul_ln18_1_reg_620_reg[8]_i_1_n_7 ,\mul_ln18_1_reg_620_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mul_ln18_1_reg_620[8]_i_2_n_5 ,\mul_ln18_1_reg_620[8]_i_3_n_5 }),
        .O({\NLW_mul_ln18_1_reg_620_reg[8]_i_1_O_UNCONNECTED [3],mul_ln18_1_fu_319_p2[8:6]}),
        .S({1'b0,\mul_ln18_1_reg_620[8]_i_4_n_5 ,\mul_ln18_1_reg_620[8]_i_5_n_5 ,\mul_ln18_1_reg_620[8]_i_6_n_5 }));
  LUT4 #(
    .INIT(16'h965A)) 
    \mul_ln18_2_reg_591[1]_i_2 
       (.I0(out_d_reg_556[2]),
        .I1(zext_ln18_reg_514_reg[0]),
        .I2(out_d_reg_556[1]),
        .I3(out_d_reg_556[3]),
        .O(\mul_ln18_2_reg_591[1]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_2_reg_591[1]_i_3 
       (.I0(out_d_reg_556[1]),
        .I1(out_d_reg_556[0]),
        .O(\mul_ln18_2_reg_591[1]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h78877878)) 
    \mul_ln18_2_reg_591[1]_i_4 
       (.I0(out_d_reg_556[3]),
        .I1(zext_ln18_reg_514_reg[0]),
        .I2(out_d_reg_556[2]),
        .I3(out_d_reg_556[0]),
        .I4(out_d_reg_556[1]),
        .O(\mul_ln18_2_reg_591[1]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \mul_ln18_2_reg_591[1]_i_5 
       (.I0(out_d_reg_556[0]),
        .I1(out_d_reg_556[1]),
        .I2(zext_ln18_reg_514_reg[0]),
        .I3(out_d_reg_556[2]),
        .O(\mul_ln18_2_reg_591[1]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mul_ln18_2_reg_591[1]_i_6 
       (.I0(zext_ln18_reg_514_reg[0]),
        .I1(out_d_reg_556[1]),
        .I2(out_d_reg_556[0]),
        .O(\mul_ln18_2_reg_591[1]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln18_2_reg_591[1]_i_7 
       (.I0(out_d_reg_556[0]),
        .I1(zext_ln18_reg_514_reg[0]),
        .O(\mul_ln18_2_reg_591[1]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h4)) 
    \mul_ln18_2_reg_591[5]_i_10 
       (.I0(out_d_reg_556[3]),
        .I1(out_d_reg_556[4]),
        .O(\mul_ln18_2_reg_591[5]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'hE730)) 
    \mul_ln18_2_reg_591[5]_i_11 
       (.I0(zext_ln18_reg_514_reg[0]),
        .I1(out_d_reg_556[2]),
        .I2(out_d_reg_556[3]),
        .I3(out_d_reg_556[4]),
        .O(\mul_ln18_2_reg_591[5]_i_11_n_5 ));
  LUT5 #(
    .INIT(32'h3A9F95C0)) 
    \mul_ln18_2_reg_591[5]_i_12 
       (.I0(out_d_reg_556[1]),
        .I1(out_d_reg_556[4]),
        .I2(zext_ln18_reg_514_reg[0]),
        .I3(out_d_reg_556[2]),
        .I4(out_d_reg_556[3]),
        .O(\mul_ln18_2_reg_591[5]_i_12_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mul_ln18_2_reg_591[5]_i_2 
       (.I0(zext_ln18_reg_514_reg[3]),
        .I1(out_d_reg_556[2]),
        .I2(\mul_ln18_2_reg_591_reg[5]_i_3_n_11 ),
        .O(\mul_ln18_2_reg_591[5]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mul_ln18_2_reg_591[5]_i_4 
       (.I0(zext_ln18_reg_514_reg[3]),
        .I1(out_d_reg_556[2]),
        .I2(\mul_ln18_2_reg_591_reg[5]_i_3_n_11 ),
        .O(\mul_ln18_2_reg_591[5]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mul_ln18_2_reg_591[5]_i_5 
       (.I0(\mul_ln18_2_reg_591_reg[5]_i_3_n_12 ),
        .I1(zext_ln18_reg_514_reg[3]),
        .I2(out_d_reg_556[1]),
        .O(\mul_ln18_2_reg_591[5]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mul_ln18_2_reg_591[5]_i_6 
       (.I0(\mul_ln18_2_reg_591_reg[1]_i_1_n_9 ),
        .I1(zext_ln18_reg_514_reg[3]),
        .I2(out_d_reg_556[0]),
        .O(\mul_ln18_2_reg_591[5]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln18_2_reg_591[5]_i_7 
       (.I0(out_d_reg_556[4]),
        .I1(out_d_reg_556[3]),
        .O(\mul_ln18_2_reg_591[5]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln18_2_reg_591[5]_i_8 
       (.I0(out_d_reg_556[4]),
        .I1(out_d_reg_556[3]),
        .O(\mul_ln18_2_reg_591[5]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hE888)) 
    \mul_ln18_2_reg_591[5]_i_9 
       (.I0(out_d_reg_556[1]),
        .I1(out_d_reg_556[2]),
        .I2(zext_ln18_reg_514_reg[0]),
        .I3(out_d_reg_556[3]),
        .O(\mul_ln18_2_reg_591[5]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln18_2_reg_591[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln14_reg_552_reg_n_5_[0] ),
        .O(mul_ln18_2_reg_5910));
  LUT3 #(
    .INIT(8'h80)) 
    \mul_ln18_2_reg_591[7]_i_3 
       (.I0(\mul_ln18_2_reg_591_reg[5]_i_3_n_11 ),
        .I1(zext_ln18_reg_514_reg[3]),
        .I2(out_d_reg_556[2]),
        .O(\mul_ln18_2_reg_591[7]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h8778F0F0)) 
    \mul_ln18_2_reg_591[7]_i_4 
       (.I0(\mul_ln18_2_reg_591_reg[5]_i_3_n_10 ),
        .I1(out_d_reg_556[3]),
        .I2(\mul_ln18_2_reg_591_reg[5]_i_3_n_5 ),
        .I3(out_d_reg_556[4]),
        .I4(zext_ln18_reg_514_reg[3]),
        .O(\mul_ln18_2_reg_591[7]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h8778F0F0)) 
    \mul_ln18_2_reg_591[7]_i_5 
       (.I0(out_d_reg_556[2]),
        .I1(\mul_ln18_2_reg_591_reg[5]_i_3_n_11 ),
        .I2(\mul_ln18_2_reg_591_reg[5]_i_3_n_10 ),
        .I3(out_d_reg_556[3]),
        .I4(zext_ln18_reg_514_reg[3]),
        .O(\mul_ln18_2_reg_591[7]_i_5_n_5 ));
  FDRE \mul_ln18_2_reg_591_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln18_2_reg_5910),
        .D(mul_ln18_2_fu_280_p2[0]),
        .Q(mul_ln18_2_reg_591[0]),
        .R(1'b0));
  FDRE \mul_ln18_2_reg_591_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln18_2_reg_5910),
        .D(mul_ln18_2_fu_280_p2[1]),
        .Q(mul_ln18_2_reg_591[1]),
        .R(1'b0));
  CARRY4 \mul_ln18_2_reg_591_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln18_2_reg_591_reg[1]_i_1_n_5 ,\mul_ln18_2_reg_591_reg[1]_i_1_n_6 ,\mul_ln18_2_reg_591_reg[1]_i_1_n_7 ,\mul_ln18_2_reg_591_reg[1]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln18_2_reg_591[1]_i_2_n_5 ,\mul_ln18_2_reg_591[1]_i_3_n_5 ,out_d_reg_556[0],1'b0}),
        .O({\mul_ln18_2_reg_591_reg[1]_i_1_n_9 ,\mul_ln18_2_reg_591_reg[1]_i_1_n_10 ,mul_ln18_2_fu_280_p2[1:0]}),
        .S({\mul_ln18_2_reg_591[1]_i_4_n_5 ,\mul_ln18_2_reg_591[1]_i_5_n_5 ,\mul_ln18_2_reg_591[1]_i_6_n_5 ,\mul_ln18_2_reg_591[1]_i_7_n_5 }));
  FDRE \mul_ln18_2_reg_591_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln18_2_reg_5910),
        .D(mul_ln18_2_fu_280_p2[2]),
        .Q(mul_ln18_2_reg_591[2]),
        .R(1'b0));
  FDRE \mul_ln18_2_reg_591_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln18_2_reg_5910),
        .D(mul_ln18_2_fu_280_p2[3]),
        .Q(mul_ln18_2_reg_591[3]),
        .R(1'b0));
  FDRE \mul_ln18_2_reg_591_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln18_2_reg_5910),
        .D(mul_ln18_2_fu_280_p2[4]),
        .Q(mul_ln18_2_reg_591[4]),
        .R(1'b0));
  FDRE \mul_ln18_2_reg_591_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln18_2_reg_5910),
        .D(mul_ln18_2_fu_280_p2[5]),
        .Q(mul_ln18_2_reg_591[5]),
        .R(1'b0));
  CARRY4 \mul_ln18_2_reg_591_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln18_2_reg_591_reg[5]_i_1_n_5 ,\mul_ln18_2_reg_591_reg[5]_i_1_n_6 ,\mul_ln18_2_reg_591_reg[5]_i_1_n_7 ,\mul_ln18_2_reg_591_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln18_2_reg_591[5]_i_2_n_5 ,\mul_ln18_2_reg_591_reg[5]_i_3_n_12 ,\mul_ln18_2_reg_591_reg[1]_i_1_n_9 ,1'b0}),
        .O(mul_ln18_2_fu_280_p2[5:2]),
        .S({\mul_ln18_2_reg_591[5]_i_4_n_5 ,\mul_ln18_2_reg_591[5]_i_5_n_5 ,\mul_ln18_2_reg_591[5]_i_6_n_5 ,\mul_ln18_2_reg_591_reg[1]_i_1_n_10 }));
  CARRY4 \mul_ln18_2_reg_591_reg[5]_i_3 
       (.CI(\mul_ln18_2_reg_591_reg[1]_i_1_n_5 ),
        .CO({\mul_ln18_2_reg_591_reg[5]_i_3_n_5 ,\NLW_mul_ln18_2_reg_591_reg[5]_i_3_CO_UNCONNECTED [2],\mul_ln18_2_reg_591_reg[5]_i_3_n_7 ,\mul_ln18_2_reg_591_reg[5]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\mul_ln18_2_reg_591[5]_i_7_n_5 ,\mul_ln18_2_reg_591[5]_i_8_n_5 ,\mul_ln18_2_reg_591[5]_i_9_n_5 }),
        .O({\NLW_mul_ln18_2_reg_591_reg[5]_i_3_O_UNCONNECTED [3],\mul_ln18_2_reg_591_reg[5]_i_3_n_10 ,\mul_ln18_2_reg_591_reg[5]_i_3_n_11 ,\mul_ln18_2_reg_591_reg[5]_i_3_n_12 }),
        .S({1'b1,\mul_ln18_2_reg_591[5]_i_10_n_5 ,\mul_ln18_2_reg_591[5]_i_11_n_5 ,\mul_ln18_2_reg_591[5]_i_12_n_5 }));
  FDRE \mul_ln18_2_reg_591_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln18_2_reg_5910),
        .D(mul_ln18_2_fu_280_p2[6]),
        .Q(mul_ln18_2_reg_591[6]),
        .R(1'b0));
  FDRE \mul_ln18_2_reg_591_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln18_2_reg_5910),
        .D(mul_ln18_2_fu_280_p2[7]),
        .Q(mul_ln18_2_reg_591[7]),
        .R(1'b0));
  CARRY4 \mul_ln18_2_reg_591_reg[7]_i_2 
       (.CI(\mul_ln18_2_reg_591_reg[5]_i_1_n_5 ),
        .CO({\NLW_mul_ln18_2_reg_591_reg[7]_i_2_CO_UNCONNECTED [3:1],\mul_ln18_2_reg_591_reg[7]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\mul_ln18_2_reg_591[7]_i_3_n_5 }),
        .O({\NLW_mul_ln18_2_reg_591_reg[7]_i_2_O_UNCONNECTED [3:2],mul_ln18_2_fu_280_p2[7:6]}),
        .S({1'b0,1'b0,\mul_ln18_2_reg_591[7]_i_4_n_5 ,\mul_ln18_2_reg_591[7]_i_5_n_5 }));
  LUT4 #(
    .INIT(16'h9666)) 
    \mul_ln18_3_reg_597[1]_i_2 
       (.I0(out_d_reg_556[0]),
        .I1(out_d_reg_556[1]),
        .I2(zext_ln18_reg_514_reg[0]),
        .I3(out_d_reg_556[2]),
        .O(\mul_ln18_3_reg_597[1]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln18_3_reg_597[1]_i_3 
       (.I0(zext_ln18_reg_514_reg[0]),
        .I1(out_d_reg_556[0]),
        .O(\mul_ln18_3_reg_597[1]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \mul_ln18_3_reg_597[1]_i_4 
       (.I0(out_d_reg_556[0]),
        .I1(out_d_reg_556[1]),
        .I2(zext_ln18_reg_514_reg[0]),
        .I3(out_d_reg_556[2]),
        .O(\mul_ln18_3_reg_597[1]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mul_ln18_3_reg_597[1]_i_5 
       (.I0(out_d_reg_556[1]),
        .I1(zext_ln18_reg_514_reg[0]),
        .I2(out_d_reg_556[0]),
        .O(\mul_ln18_3_reg_597[1]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln18_3_reg_597[1]_i_6 
       (.I0(zext_ln18_reg_514_reg[0]),
        .I1(out_d_reg_556[0]),
        .O(\mul_ln18_3_reg_597[1]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hD40C)) 
    \mul_ln18_3_reg_597[5]_i_10 
       (.I0(out_d_reg_556[0]),
        .I1(out_d_reg_556[2]),
        .I2(out_d_reg_556[1]),
        .I3(zext_ln18_reg_514_reg[3]),
        .O(\mul_ln18_3_reg_597[5]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'h3BC4BCBC)) 
    \mul_ln18_3_reg_597[5]_i_11 
       (.I0(zext_ln18_reg_514_reg[0]),
        .I1(out_d_reg_556[2]),
        .I2(out_d_reg_556[1]),
        .I3(zext_ln18_reg_514_reg[3]),
        .I4(out_d_reg_556[0]),
        .O(\mul_ln18_3_reg_597[5]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \mul_ln18_3_reg_597[5]_i_2 
       (.I0(out_d_reg_556[3]),
        .I1(\mul_ln18_3_reg_597_reg[5]_i_3_n_11 ),
        .I2(out_d_reg_556[4]),
        .I3(zext_ln18_reg_514_reg[0]),
        .O(\mul_ln18_3_reg_597[5]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \mul_ln18_3_reg_597[5]_i_4 
       (.I0(out_d_reg_556[3]),
        .I1(\mul_ln18_3_reg_597_reg[5]_i_3_n_11 ),
        .I2(out_d_reg_556[4]),
        .I3(zext_ln18_reg_514_reg[0]),
        .O(\mul_ln18_3_reg_597[5]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mul_ln18_3_reg_597[5]_i_5 
       (.I0(\mul_ln18_3_reg_597_reg[5]_i_3_n_12 ),
        .I1(zext_ln18_reg_514_reg[0]),
        .I2(out_d_reg_556[3]),
        .O(\mul_ln18_3_reg_597[5]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mul_ln18_3_reg_597[5]_i_6 
       (.I0(out_d_reg_556[2]),
        .I1(zext_ln18_reg_514_reg[3]),
        .I2(out_d_reg_556[1]),
        .O(\mul_ln18_3_reg_597[5]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hF880)) 
    \mul_ln18_3_reg_597[5]_i_7 
       (.I0(out_d_reg_556[0]),
        .I1(zext_ln18_reg_514_reg[3]),
        .I2(out_d_reg_556[2]),
        .I3(out_d_reg_556[1]),
        .O(\mul_ln18_3_reg_597[5]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hF880)) 
    \mul_ln18_3_reg_597[5]_i_8 
       (.I0(out_d_reg_556[2]),
        .I1(zext_ln18_reg_514_reg[0]),
        .I2(out_d_reg_556[0]),
        .I3(out_d_reg_556[1]),
        .O(\mul_ln18_3_reg_597[5]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'h40)) 
    \mul_ln18_3_reg_597[5]_i_9 
       (.I0(out_d_reg_556[1]),
        .I1(zext_ln18_reg_514_reg[3]),
        .I2(out_d_reg_556[2]),
        .O(\mul_ln18_3_reg_597[5]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \mul_ln18_3_reg_597[8]_i_2 
       (.I0(\mul_ln18_3_reg_597_reg[5]_i_3_n_10 ),
        .I1(out_d_reg_556[3]),
        .I2(out_d_reg_556[4]),
        .O(\mul_ln18_3_reg_597[8]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hE888)) 
    \mul_ln18_3_reg_597[8]_i_3 
       (.I0(\mul_ln18_3_reg_597_reg[5]_i_3_n_11 ),
        .I1(out_d_reg_556[3]),
        .I2(zext_ln18_reg_514_reg[0]),
        .I3(out_d_reg_556[4]),
        .O(\mul_ln18_3_reg_597[8]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h2848)) 
    \mul_ln18_3_reg_597[8]_i_4 
       (.I0(\mul_ln18_3_reg_597_reg[5]_i_3_n_5 ),
        .I1(out_d_reg_556[4]),
        .I2(zext_ln18_reg_514_reg[3]),
        .I3(out_d_reg_556[3]),
        .O(\mul_ln18_3_reg_597[8]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h2ED1B748)) 
    \mul_ln18_3_reg_597[8]_i_5 
       (.I0(\mul_ln18_3_reg_597_reg[5]_i_3_n_10 ),
        .I1(out_d_reg_556[3]),
        .I2(zext_ln18_reg_514_reg[3]),
        .I3(\mul_ln18_3_reg_597_reg[5]_i_3_n_5 ),
        .I4(out_d_reg_556[4]),
        .O(\mul_ln18_3_reg_597[8]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h18CFE730)) 
    \mul_ln18_3_reg_597[8]_i_6 
       (.I0(zext_ln18_reg_514_reg[0]),
        .I1(\mul_ln18_3_reg_597_reg[5]_i_3_n_11 ),
        .I2(out_d_reg_556[3]),
        .I3(out_d_reg_556[4]),
        .I4(\mul_ln18_3_reg_597_reg[5]_i_3_n_10 ),
        .O(\mul_ln18_3_reg_597[8]_i_6_n_5 ));
  FDRE \mul_ln18_3_reg_597_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln18_2_reg_5910),
        .D(mul_ln18_3_fu_285_p2[1]),
        .Q(mul_ln18_3_reg_597[1]),
        .R(1'b0));
  CARRY4 \mul_ln18_3_reg_597_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln18_3_reg_597_reg[1]_i_1_n_5 ,\mul_ln18_3_reg_597_reg[1]_i_1_n_6 ,\mul_ln18_3_reg_597_reg[1]_i_1_n_7 ,\mul_ln18_3_reg_597_reg[1]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln18_3_reg_597[1]_i_2_n_5 ,out_d_reg_556[0],\mul_ln18_3_reg_597[1]_i_3_n_5 ,1'b0}),
        .O({\mul_ln18_3_reg_597_reg[1]_i_1_n_9 ,\mul_ln18_3_reg_597_reg[1]_i_1_n_10 ,mul_ln18_3_fu_285_p2[1],\NLW_mul_ln18_3_reg_597_reg[1]_i_1_O_UNCONNECTED [0]}),
        .S({\mul_ln18_3_reg_597[1]_i_4_n_5 ,\mul_ln18_3_reg_597[1]_i_5_n_5 ,\mul_ln18_3_reg_597[1]_i_6_n_5 ,1'b0}));
  FDRE \mul_ln18_3_reg_597_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln18_2_reg_5910),
        .D(mul_ln18_3_fu_285_p2[2]),
        .Q(mul_ln18_3_reg_597[2]),
        .R(1'b0));
  FDRE \mul_ln18_3_reg_597_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln18_2_reg_5910),
        .D(mul_ln18_3_fu_285_p2[3]),
        .Q(mul_ln18_3_reg_597[3]),
        .R(1'b0));
  FDRE \mul_ln18_3_reg_597_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln18_2_reg_5910),
        .D(mul_ln18_3_fu_285_p2[4]),
        .Q(mul_ln18_3_reg_597[4]),
        .R(1'b0));
  FDRE \mul_ln18_3_reg_597_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln18_2_reg_5910),
        .D(mul_ln18_3_fu_285_p2[5]),
        .Q(mul_ln18_3_reg_597[5]),
        .R(1'b0));
  CARRY4 \mul_ln18_3_reg_597_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln18_3_reg_597_reg[5]_i_1_n_5 ,\mul_ln18_3_reg_597_reg[5]_i_1_n_6 ,\mul_ln18_3_reg_597_reg[5]_i_1_n_7 ,\mul_ln18_3_reg_597_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln18_3_reg_597[5]_i_2_n_5 ,\mul_ln18_3_reg_597_reg[5]_i_3_n_12 ,\mul_ln18_3_reg_597_reg[1]_i_1_n_9 ,1'b0}),
        .O(mul_ln18_3_fu_285_p2[5:2]),
        .S({\mul_ln18_3_reg_597[5]_i_4_n_5 ,\mul_ln18_3_reg_597[5]_i_5_n_5 ,\mul_ln18_3_reg_597_reg[1]_i_1_n_9 ,\mul_ln18_3_reg_597_reg[1]_i_1_n_10 }));
  CARRY4 \mul_ln18_3_reg_597_reg[5]_i_3 
       (.CI(\mul_ln18_3_reg_597_reg[1]_i_1_n_5 ),
        .CO({\mul_ln18_3_reg_597_reg[5]_i_3_n_5 ,\NLW_mul_ln18_3_reg_597_reg[5]_i_3_CO_UNCONNECTED [2],\mul_ln18_3_reg_597_reg[5]_i_3_n_7 ,\mul_ln18_3_reg_597_reg[5]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\mul_ln18_3_reg_597[5]_i_6_n_5 ,\mul_ln18_3_reg_597[5]_i_7_n_5 ,\mul_ln18_3_reg_597[5]_i_8_n_5 }),
        .O({\NLW_mul_ln18_3_reg_597_reg[5]_i_3_O_UNCONNECTED [3],\mul_ln18_3_reg_597_reg[5]_i_3_n_10 ,\mul_ln18_3_reg_597_reg[5]_i_3_n_11 ,\mul_ln18_3_reg_597_reg[5]_i_3_n_12 }),
        .S({1'b1,\mul_ln18_3_reg_597[5]_i_9_n_5 ,\mul_ln18_3_reg_597[5]_i_10_n_5 ,\mul_ln18_3_reg_597[5]_i_11_n_5 }));
  FDRE \mul_ln18_3_reg_597_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln18_2_reg_5910),
        .D(mul_ln18_3_fu_285_p2[6]),
        .Q(mul_ln18_3_reg_597[6]),
        .R(1'b0));
  FDRE \mul_ln18_3_reg_597_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln18_2_reg_5910),
        .D(mul_ln18_3_fu_285_p2[7]),
        .Q(mul_ln18_3_reg_597[7]),
        .R(1'b0));
  FDRE \mul_ln18_3_reg_597_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln18_2_reg_5910),
        .D(mul_ln18_3_fu_285_p2[8]),
        .Q(mul_ln18_3_reg_597[8]),
        .R(1'b0));
  CARRY4 \mul_ln18_3_reg_597_reg[8]_i_1 
       (.CI(\mul_ln18_3_reg_597_reg[5]_i_1_n_5 ),
        .CO({\NLW_mul_ln18_3_reg_597_reg[8]_i_1_CO_UNCONNECTED [3:2],\mul_ln18_3_reg_597_reg[8]_i_1_n_7 ,\mul_ln18_3_reg_597_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mul_ln18_3_reg_597[8]_i_2_n_5 ,\mul_ln18_3_reg_597[8]_i_3_n_5 }),
        .O({\NLW_mul_ln18_3_reg_597_reg[8]_i_1_O_UNCONNECTED [3],mul_ln18_3_fu_285_p2[8:6]}),
        .S({1'b0,\mul_ln18_3_reg_597[8]_i_4_n_5 ,\mul_ln18_3_reg_597[8]_i_5_n_5 ,\mul_ln18_3_reg_597[8]_i_6_n_5 }));
  LUT6 #(
    .INIT(64'h478B74B8B8748B47)) 
    \mul_ln18_reg_546[1]_i_2 
       (.I0(select_ln14_reg_603[2]),
        .I1(indvar_flatten31_reg_1140),
        .I2(out_d_0_reg_126[2]),
        .I3(select_ln14_reg_603[1]),
        .I4(out_d_0_reg_126[1]),
        .I5(\mul_ln18_reg_546[1]_i_9_n_5 ),
        .O(\mul_ln18_reg_546[1]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \mul_ln18_reg_546[1]_i_3 
       (.I0(out_d_0_reg_126[1]),
        .I1(select_ln14_reg_603[1]),
        .I2(out_d_0_reg_126[0]),
        .I3(indvar_flatten31_reg_1140),
        .I4(select_ln14_reg_603[0]),
        .O(\mul_ln18_reg_546[1]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \mul_ln18_reg_546[1]_i_4 
       (.I0(select_ln14_reg_603[0]),
        .I1(\icmp_ln14_reg_552_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out_d_0_reg_126[0]),
        .O(\mul_ln18_reg_546[1]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h9699966699999999)) 
    \mul_ln18_reg_546[1]_i_5 
       (.I0(\mul_ln18_reg_546[1]_i_9_n_5 ),
        .I1(\out_d_reg_556[4]_i_4_n_5 ),
        .I2(select_ln14_reg_603[0]),
        .I3(indvar_flatten31_reg_1140),
        .I4(out_d_0_reg_126[0]),
        .I5(\out_d_reg_556[4]_i_3_n_5 ),
        .O(\mul_ln18_reg_546[1]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hB84747B847B847B8)) 
    \mul_ln18_reg_546[1]_i_6 
       (.I0(select_ln14_reg_603[0]),
        .I1(indvar_flatten31_reg_1140),
        .I2(out_d_0_reg_126[0]),
        .I3(\out_d_reg_556[4]_i_3_n_5 ),
        .I4(zext_ln18_reg_514_reg[0]),
        .I5(\out_d_reg_556[4]_i_4_n_5 ),
        .O(\mul_ln18_reg_546[1]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \mul_ln18_reg_546[1]_i_7 
       (.I0(zext_ln18_reg_514_reg[0]),
        .I1(select_ln14_reg_603[1]),
        .I2(out_d_0_reg_126[1]),
        .I3(out_d_0_reg_126[0]),
        .I4(indvar_flatten31_reg_1140),
        .I5(select_ln14_reg_603[0]),
        .O(\mul_ln18_reg_546[1]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAAEAAA2A00000000)) 
    \mul_ln18_reg_546[1]_i_8 
       (.I0(out_d_0_reg_126[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln14_reg_552_reg_n_5_[0] ),
        .I4(select_ln14_reg_603[0]),
        .I5(zext_ln18_reg_514_reg[0]),
        .O(\mul_ln18_reg_546[1]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h777757777777F777)) 
    \mul_ln18_reg_546[1]_i_9 
       (.I0(zext_ln18_reg_514_reg[0]),
        .I1(out_d_0_reg_126[3]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\icmp_ln14_reg_552_reg_n_5_[0] ),
        .I5(select_ln14_reg_603[3]),
        .O(\mul_ln18_reg_546[1]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'hE370E3E3E3707070)) 
    \mul_ln18_reg_546[5]_i_10 
       (.I0(zext_ln18_reg_514_reg[0]),
        .I1(\out_d_reg_556[4]_i_4_n_5 ),
        .I2(\out_d_reg_556[4]_i_5_n_5 ),
        .I3(select_ln14_reg_603[3]),
        .I4(indvar_flatten31_reg_1140),
        .I5(out_d_0_reg_126[3]),
        .O(\mul_ln18_reg_546[5]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'h2EB795C0)) 
    \mul_ln18_reg_546[5]_i_11 
       (.I0(\out_d_reg_556[4]_i_3_n_5 ),
        .I1(zext_ln18_reg_514_reg[0]),
        .I2(\out_d_reg_556[4]_i_5_n_5 ),
        .I3(\out_d_reg_556[4]_i_4_n_5 ),
        .I4(\out_d_reg_556[4]_i_2_n_5 ),
        .O(\mul_ln18_reg_546[5]_i_11_n_5 ));
  LUT5 #(
    .INIT(32'h757F8A80)) 
    \mul_ln18_reg_546[5]_i_2 
       (.I0(zext_ln18_reg_514_reg[3]),
        .I1(select_ln14_reg_603[2]),
        .I2(indvar_flatten31_reg_1140),
        .I3(out_d_0_reg_126[2]),
        .I4(\mul_ln18_reg_546_reg[5]_i_3_n_11 ),
        .O(\mul_ln18_reg_546[5]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h757F8A80)) 
    \mul_ln18_reg_546[5]_i_4 
       (.I0(zext_ln18_reg_514_reg[3]),
        .I1(select_ln14_reg_603[2]),
        .I2(indvar_flatten31_reg_1140),
        .I3(out_d_0_reg_126[2]),
        .I4(\mul_ln18_reg_546_reg[5]_i_3_n_11 ),
        .O(\mul_ln18_reg_546[5]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h6A666AAA)) 
    \mul_ln18_reg_546[5]_i_5 
       (.I0(\mul_ln18_reg_546_reg[5]_i_3_n_12 ),
        .I1(zext_ln18_reg_514_reg[3]),
        .I2(select_ln14_reg_603[1]),
        .I3(indvar_flatten31_reg_1140),
        .I4(out_d_0_reg_126[1]),
        .O(\mul_ln18_reg_546[5]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h6A666AAA)) 
    \mul_ln18_reg_546[5]_i_6 
       (.I0(\mul_ln18_reg_546_reg[1]_i_1_n_9 ),
        .I1(zext_ln18_reg_514_reg[3]),
        .I2(select_ln14_reg_603[0]),
        .I3(indvar_flatten31_reg_1140),
        .I4(out_d_0_reg_126[0]),
        .O(\mul_ln18_reg_546[5]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFEAEA808A808A808)) 
    \mul_ln18_reg_546[5]_i_7 
       (.I0(\out_d_reg_556[4]_i_4_n_5 ),
        .I1(out_d_0_reg_126[3]),
        .I2(indvar_flatten31_reg_1140),
        .I3(select_ln14_reg_603[3]),
        .I4(\out_d_reg_556[4]_i_5_n_5 ),
        .I5(zext_ln18_reg_514_reg[0]),
        .O(\mul_ln18_reg_546[5]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hDFD54F45D5D04540)) 
    \mul_ln18_reg_546[5]_i_8 
       (.I0(\mul_ln18_reg_546[1]_i_9_n_5 ),
        .I1(select_ln14_reg_603[2]),
        .I2(indvar_flatten31_reg_1140),
        .I3(out_d_0_reg_126[2]),
        .I4(select_ln14_reg_603[1]),
        .I5(out_d_0_reg_126[1]),
        .O(\mul_ln18_reg_546[5]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h55300030)) 
    \mul_ln18_reg_546[5]_i_9 
       (.I0(select_ln14_reg_603[3]),
        .I1(out_d_0_reg_126[3]),
        .I2(out_d_0_reg_126[4]),
        .I3(indvar_flatten31_reg_1140),
        .I4(select_ln14_reg_603[4]),
        .O(\mul_ln18_reg_546[5]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'h88800080)) 
    \mul_ln18_reg_546[7]_i_2 
       (.I0(zext_ln18_reg_514_reg[3]),
        .I1(\mul_ln18_reg_546_reg[5]_i_3_n_11 ),
        .I2(out_d_0_reg_126[2]),
        .I3(indvar_flatten31_reg_1140),
        .I4(select_ln14_reg_603[2]),
        .O(\mul_ln18_reg_546[7]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h87F078F0)) 
    \mul_ln18_reg_546[7]_i_3 
       (.I0(\mul_ln18_reg_546_reg[5]_i_3_n_10 ),
        .I1(\out_d_reg_556[4]_i_2_n_5 ),
        .I2(\mul_ln18_reg_546_reg[5]_i_3_n_5 ),
        .I3(zext_ln18_reg_514_reg[3]),
        .I4(\out_d_reg_556[4]_i_5_n_5 ),
        .O(\mul_ln18_reg_546[7]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h8778F0F0)) 
    \mul_ln18_reg_546[7]_i_4 
       (.I0(\out_d_reg_556[4]_i_4_n_5 ),
        .I1(\mul_ln18_reg_546_reg[5]_i_3_n_11 ),
        .I2(\mul_ln18_reg_546_reg[5]_i_3_n_10 ),
        .I3(\out_d_reg_556[4]_i_2_n_5 ),
        .I4(zext_ln18_reg_514_reg[3]),
        .O(\mul_ln18_reg_546[7]_i_4_n_5 ));
  FDRE \mul_ln18_reg_546_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln18_fu_230_p2[0]),
        .Q(mul_ln18_reg_546[0]),
        .R(1'b0));
  FDRE \mul_ln18_reg_546_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln18_fu_230_p2[1]),
        .Q(mul_ln18_reg_546[1]),
        .R(1'b0));
  CARRY4 \mul_ln18_reg_546_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln18_reg_546_reg[1]_i_1_n_5 ,\mul_ln18_reg_546_reg[1]_i_1_n_6 ,\mul_ln18_reg_546_reg[1]_i_1_n_7 ,\mul_ln18_reg_546_reg[1]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln18_reg_546[1]_i_2_n_5 ,\mul_ln18_reg_546[1]_i_3_n_5 ,\mul_ln18_reg_546[1]_i_4_n_5 ,1'b0}),
        .O({\mul_ln18_reg_546_reg[1]_i_1_n_9 ,\mul_ln18_reg_546_reg[1]_i_1_n_10 ,mul_ln18_fu_230_p2[1:0]}),
        .S({\mul_ln18_reg_546[1]_i_5_n_5 ,\mul_ln18_reg_546[1]_i_6_n_5 ,\mul_ln18_reg_546[1]_i_7_n_5 ,\mul_ln18_reg_546[1]_i_8_n_5 }));
  FDRE \mul_ln18_reg_546_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln18_fu_230_p2[2]),
        .Q(mul_ln18_reg_546[2]),
        .R(1'b0));
  FDRE \mul_ln18_reg_546_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln18_fu_230_p2[3]),
        .Q(mul_ln18_reg_546[3]),
        .R(1'b0));
  FDRE \mul_ln18_reg_546_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln18_fu_230_p2[4]),
        .Q(mul_ln18_reg_546[4]),
        .R(1'b0));
  FDRE \mul_ln18_reg_546_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln18_fu_230_p2[5]),
        .Q(mul_ln18_reg_546[5]),
        .R(1'b0));
  CARRY4 \mul_ln18_reg_546_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln18_reg_546_reg[5]_i_1_n_5 ,\mul_ln18_reg_546_reg[5]_i_1_n_6 ,\mul_ln18_reg_546_reg[5]_i_1_n_7 ,\mul_ln18_reg_546_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln18_reg_546[5]_i_2_n_5 ,\mul_ln18_reg_546_reg[5]_i_3_n_12 ,\mul_ln18_reg_546_reg[1]_i_1_n_9 ,1'b0}),
        .O(mul_ln18_fu_230_p2[5:2]),
        .S({\mul_ln18_reg_546[5]_i_4_n_5 ,\mul_ln18_reg_546[5]_i_5_n_5 ,\mul_ln18_reg_546[5]_i_6_n_5 ,\mul_ln18_reg_546_reg[1]_i_1_n_10 }));
  CARRY4 \mul_ln18_reg_546_reg[5]_i_3 
       (.CI(\mul_ln18_reg_546_reg[1]_i_1_n_5 ),
        .CO({\mul_ln18_reg_546_reg[5]_i_3_n_5 ,\NLW_mul_ln18_reg_546_reg[5]_i_3_CO_UNCONNECTED [2],\mul_ln18_reg_546_reg[5]_i_3_n_7 ,\mul_ln18_reg_546_reg[5]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\out_d_reg_556[4]_i_5_n_5 ,\mul_ln18_reg_546[5]_i_7_n_5 ,\mul_ln18_reg_546[5]_i_8_n_5 }),
        .O({\NLW_mul_ln18_reg_546_reg[5]_i_3_O_UNCONNECTED [3],\mul_ln18_reg_546_reg[5]_i_3_n_10 ,\mul_ln18_reg_546_reg[5]_i_3_n_11 ,\mul_ln18_reg_546_reg[5]_i_3_n_12 }),
        .S({1'b1,\mul_ln18_reg_546[5]_i_9_n_5 ,\mul_ln18_reg_546[5]_i_10_n_5 ,\mul_ln18_reg_546[5]_i_11_n_5 }));
  FDRE \mul_ln18_reg_546_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln18_fu_230_p2[6]),
        .Q(mul_ln18_reg_546[6]),
        .R(1'b0));
  FDRE \mul_ln18_reg_546_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(mul_ln18_fu_230_p2[7]),
        .Q(mul_ln18_reg_546[7]),
        .R(1'b0));
  CARRY4 \mul_ln18_reg_546_reg[7]_i_1 
       (.CI(\mul_ln18_reg_546_reg[5]_i_1_n_5 ),
        .CO({\NLW_mul_ln18_reg_546_reg[7]_i_1_CO_UNCONNECTED [3:1],\mul_ln18_reg_546_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\mul_ln18_reg_546[7]_i_2_n_5 }),
        .O({\NLW_mul_ln18_reg_546_reg[7]_i_1_O_UNCONNECTED [3:2],mul_ln18_fu_230_p2[7:6]}),
        .S({1'b0,1'b0,\mul_ln18_reg_546[7]_i_3_n_5 ,\mul_ln18_reg_546[7]_i_4_n_5 }));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln6_1_reg_536_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[5],Q[5],grp_up_sampling2d_fix16_fu_551_input_height,grp_up_sampling2d_fix16_fu_551_input_height,1'b0,Q[5],1'b0,grp_up_sampling2d_fix16_fu_551_input_height,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln6_1_reg_536_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[5],grp_up_sampling2d_fix16_fu_551_input_height,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln6_1_reg_536_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln6_1_reg_536_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln6_1_reg_536_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_NS_fsm[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln6_1_reg_536_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln6_1_reg_536_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln6_1_reg_536_reg_P_UNCONNECTED[47:15],mul_ln6_1_reg_536_reg_n_96,mul_ln6_1_reg_536_reg_n_97,mul_ln6_1_reg_536_reg_n_98,mul_ln6_1_reg_536_reg_n_99,mul_ln6_1_reg_536_reg_n_100,mul_ln6_1_reg_536_reg_n_101,mul_ln6_1_reg_536_reg_n_102,mul_ln6_1_reg_536_reg_n_103,mul_ln6_1_reg_536_reg_n_104,mul_ln6_1_reg_536_reg_n_105,mul_ln6_1_reg_536_reg_n_106,mul_ln6_1_reg_536_reg_n_107,mul_ln6_1_reg_536_reg_n_108,mul_ln6_1_reg_536_reg_n_109,mul_ln6_1_reg_536_reg_n_110}),
        .PATTERNBDETECT(NLW_mul_ln6_1_reg_536_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln6_1_reg_536_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln6_1_reg_536_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln6_1_reg_536_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    mul_ln6_1_reg_536_reg_i_1
       (.I0(Q[5]),
        .O(grp_up_sampling2d_fix16_fu_551_input_height));
  FDRE \out_d_0_reg_126_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(select_ln14_reg_603[0]),
        .Q(out_d_0_reg_126[0]),
        .R(indvar_flatten31_reg_114));
  FDRE \out_d_0_reg_126_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(select_ln14_reg_603[1]),
        .Q(out_d_0_reg_126[1]),
        .R(indvar_flatten31_reg_114));
  FDRE \out_d_0_reg_126_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(select_ln14_reg_603[2]),
        .Q(out_d_0_reg_126[2]),
        .R(indvar_flatten31_reg_114));
  FDRE \out_d_0_reg_126_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(select_ln14_reg_603[3]),
        .Q(out_d_0_reg_126[3]),
        .R(indvar_flatten31_reg_114));
  FDRE \out_d_0_reg_126_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(select_ln14_reg_603[4]),
        .Q(out_d_0_reg_126[4]),
        .R(indvar_flatten31_reg_114));
  LUT4 #(
    .INIT(16'h515D)) 
    \out_d_reg_556[0]_i_1 
       (.I0(out_d_0_reg_126[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln14_reg_552_reg_n_5_[0] ),
        .I3(select_ln14_reg_603[0]),
        .O(\out_d_reg_556[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \out_d_reg_556[1]_i_1 
       (.I0(out_d_0_reg_126[0]),
        .I1(select_ln14_reg_603[0]),
        .I2(out_d_0_reg_126[1]),
        .I3(indvar_flatten31_reg_1140),
        .I4(select_ln14_reg_603[1]),
        .O(\out_d_reg_556[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h47CF77FFB8308800)) 
    \out_d_reg_556[2]_i_1 
       (.I0(select_ln14_reg_603[0]),
        .I1(indvar_flatten31_reg_1140),
        .I2(out_d_0_reg_126[0]),
        .I3(select_ln14_reg_603[1]),
        .I4(out_d_0_reg_126[1]),
        .I5(\out_d_reg_556[4]_i_4_n_5 ),
        .O(\out_d_reg_556[2]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h777FFF7F88800080)) 
    \out_d_reg_556[3]_i_1 
       (.I0(\out_d_reg_556[4]_i_4_n_5 ),
        .I1(\out_d_reg_556[4]_i_3_n_5 ),
        .I2(out_d_0_reg_126[0]),
        .I3(indvar_flatten31_reg_1140),
        .I4(select_ln14_reg_603[0]),
        .I5(\out_d_reg_556[4]_i_2_n_5 ),
        .O(\out_d_reg_556[3]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out_d_reg_556[4]_i_1 
       (.I0(\out_d_reg_556[4]_i_2_n_5 ),
        .I1(\mul_ln18_reg_546[1]_i_4_n_5 ),
        .I2(\out_d_reg_556[4]_i_3_n_5 ),
        .I3(\out_d_reg_556[4]_i_4_n_5 ),
        .I4(\out_d_reg_556[4]_i_5_n_5 ),
        .O(\out_d_reg_556[4]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \out_d_reg_556[4]_i_2 
       (.I0(select_ln14_reg_603[3]),
        .I1(\icmp_ln14_reg_552_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out_d_0_reg_126[3]),
        .O(\out_d_reg_556[4]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \out_d_reg_556[4]_i_3 
       (.I0(select_ln14_reg_603[1]),
        .I1(\icmp_ln14_reg_552_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out_d_0_reg_126[1]),
        .O(\out_d_reg_556[4]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \out_d_reg_556[4]_i_4 
       (.I0(select_ln14_reg_603[2]),
        .I1(\icmp_ln14_reg_552_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out_d_0_reg_126[2]),
        .O(\out_d_reg_556[4]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \out_d_reg_556[4]_i_5 
       (.I0(select_ln14_reg_603[4]),
        .I1(\icmp_ln14_reg_552_reg_n_5_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(out_d_0_reg_126[4]),
        .O(\out_d_reg_556[4]_i_5_n_5 ));
  FDRE \out_d_reg_556_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln15_reg_5630),
        .D(\out_d_reg_556[0]_i_1_n_5 ),
        .Q(out_d_reg_556[0]),
        .R(1'b0));
  FDRE \out_d_reg_556_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln15_reg_5630),
        .D(\out_d_reg_556[1]_i_1_n_5 ),
        .Q(out_d_reg_556[1]),
        .R(1'b0));
  FDRE \out_d_reg_556_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln15_reg_5630),
        .D(\out_d_reg_556[2]_i_1_n_5 ),
        .Q(out_d_reg_556[2]),
        .R(1'b0));
  FDRE \out_d_reg_556_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln15_reg_5630),
        .D(\out_d_reg_556[3]_i_1_n_5 ),
        .Q(out_d_reg_556[3]),
        .R(1'b0));
  FDRE \out_d_reg_556_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln15_reg_5630),
        .D(\out_d_reg_556[4]_i_1_n_5 ),
        .Q(out_d_reg_556[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \out_h_0_reg_150[4]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\icmp_ln14_reg_552_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(out_h_0_reg_150));
  LUT3 #(
    .INIT(8'h08)) 
    \out_h_0_reg_150[4]_i_2 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln14_reg_552_pp0_iter1_reg_reg_n_5_[0] ),
        .O(out_h_0_reg_1500));
  FDRE \out_h_0_reg_150_reg[0] 
       (.C(ap_clk),
        .CE(out_h_0_reg_1500),
        .D(select_ln15_reg_637[0]),
        .Q(\out_h_0_reg_150_reg_n_5_[0] ),
        .R(out_h_0_reg_150));
  FDRE \out_h_0_reg_150_reg[1] 
       (.C(ap_clk),
        .CE(out_h_0_reg_1500),
        .D(select_ln15_reg_637[1]),
        .Q(\out_h_0_reg_150_reg_n_5_[1] ),
        .R(out_h_0_reg_150));
  FDRE \out_h_0_reg_150_reg[2] 
       (.C(ap_clk),
        .CE(out_h_0_reg_1500),
        .D(select_ln15_reg_637[2]),
        .Q(\out_h_0_reg_150_reg_n_5_[2] ),
        .R(out_h_0_reg_150));
  FDRE \out_h_0_reg_150_reg[3] 
       (.C(ap_clk),
        .CE(out_h_0_reg_1500),
        .D(select_ln15_reg_637[3]),
        .Q(\out_h_0_reg_150_reg_n_5_[3] ),
        .R(out_h_0_reg_150));
  FDRE \out_h_0_reg_150_reg[4] 
       (.C(ap_clk),
        .CE(out_h_0_reg_1500),
        .D(select_ln15_reg_637[4]),
        .Q(\out_h_0_reg_150_reg_n_5_[4] ),
        .R(out_h_0_reg_150));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT5 #(
    .INIT(32'hBABBBFBB)) 
    \out_h_reg_608[0]_i_1__0 
       (.I0(icmp_ln15_reg_563),
        .I1(\out_h_0_reg_150_reg_n_5_[0] ),
        .I2(\icmp_ln14_reg_552_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(select_ln15_reg_637[0]),
        .O(out_h_fu_296_p2[0]));
  LUT6 #(
    .INIT(64'h030C0505030C0A0A)) 
    \out_h_reg_608[1]_i_1 
       (.I0(\out_h_0_reg_150_reg_n_5_[0] ),
        .I1(select_ln15_reg_637[0]),
        .I2(icmp_ln15_reg_563),
        .I3(select_ln15_reg_637[1]),
        .I4(out_h_0_reg_1500),
        .I5(\out_h_0_reg_150_reg_n_5_[1] ),
        .O(out_h_fu_296_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT5 #(
    .INIT(32'h65666555)) 
    \out_h_reg_608[2]_i_1__0 
       (.I0(\out_h_reg_608[2]_i_2_n_5 ),
        .I1(icmp_ln15_reg_563),
        .I2(select_ln15_reg_637[2]),
        .I3(out_h_0_reg_1500),
        .I4(\out_h_0_reg_150_reg_n_5_[2] ),
        .O(out_h_fu_296_p2[2]));
  LUT6 #(
    .INIT(64'hF3FFF5F5F3FFFFFF)) 
    \out_h_reg_608[2]_i_2 
       (.I0(\out_h_0_reg_150_reg_n_5_[0] ),
        .I1(select_ln15_reg_637[0]),
        .I2(icmp_ln15_reg_563),
        .I3(select_ln15_reg_637[1]),
        .I4(out_h_0_reg_1500),
        .I5(\out_h_0_reg_150_reg_n_5_[1] ),
        .O(\out_h_reg_608[2]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h65666555)) 
    \out_h_reg_608[3]_i_1__0 
       (.I0(\out_h_reg_608[4]_i_2_n_5 ),
        .I1(icmp_ln15_reg_563),
        .I2(select_ln15_reg_637[3]),
        .I3(out_h_0_reg_1500),
        .I4(\out_h_0_reg_150_reg_n_5_[3] ),
        .O(out_h_fu_296_p2[3]));
  LUT6 #(
    .INIT(64'h2D222D2D2D222222)) 
    \out_h_reg_608[4]_i_1__0 
       (.I0(select_ln18_fu_267_p3[3]),
        .I1(\out_h_reg_608[4]_i_2_n_5 ),
        .I2(icmp_ln15_reg_563),
        .I3(select_ln15_reg_637[4]),
        .I4(out_h_0_reg_1500),
        .I5(\out_h_0_reg_150_reg_n_5_[4] ),
        .O(out_h_fu_296_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT5 #(
    .INIT(32'hEFEEEFFF)) 
    \out_h_reg_608[4]_i_2 
       (.I0(\out_h_reg_608[2]_i_2_n_5 ),
        .I1(icmp_ln15_reg_563),
        .I2(select_ln15_reg_637[2]),
        .I3(out_h_0_reg_1500),
        .I4(\out_h_0_reg_150_reg_n_5_[2] ),
        .O(\out_h_reg_608[4]_i_2_n_5 ));
  FDRE \out_h_reg_608_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln18_2_reg_5910),
        .D(out_h_fu_296_p2[0]),
        .Q(\out_h_reg_608_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \out_h_reg_608_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln18_2_reg_5910),
        .D(out_h_fu_296_p2[1]),
        .Q(zext_ln18_11_fu_363_p1[0]),
        .R(1'b0));
  FDRE \out_h_reg_608_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln18_2_reg_5910),
        .D(out_h_fu_296_p2[2]),
        .Q(zext_ln18_11_fu_363_p1[1]),
        .R(1'b0));
  FDRE \out_h_reg_608_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln18_2_reg_5910),
        .D(out_h_fu_296_p2[3]),
        .Q(zext_ln18_11_fu_363_p1[2]),
        .R(1'b0));
  FDRE \out_h_reg_608_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln18_2_reg_5910),
        .D(out_h_fu_296_p2[4]),
        .Q(zext_ln18_11_fu_363_p1[3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \out_w_0_reg_162[4]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\icmp_ln14_reg_552_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(out_w_0_reg_162));
  FDRE \out_w_0_reg_162_reg[0] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1620),
        .D(out_w_reg_657[0]),
        .Q(\out_w_0_reg_162_reg_n_5_[0] ),
        .R(out_w_0_reg_162));
  FDRE \out_w_0_reg_162_reg[1] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1620),
        .D(out_w_reg_657[1]),
        .Q(\out_w_0_reg_162_reg_n_5_[1] ),
        .R(out_w_0_reg_162));
  FDRE \out_w_0_reg_162_reg[2] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1620),
        .D(out_w_reg_657[2]),
        .Q(\out_w_0_reg_162_reg_n_5_[2] ),
        .R(out_w_0_reg_162));
  FDRE \out_w_0_reg_162_reg[3] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1620),
        .D(out_w_reg_657[3]),
        .Q(\out_w_0_reg_162_reg_n_5_[3] ),
        .R(out_w_0_reg_162));
  FDRE \out_w_0_reg_162_reg[4] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1620),
        .D(out_w_reg_657[4]),
        .Q(\out_w_0_reg_162_reg_n_5_[4] ),
        .R(out_w_0_reg_162));
  LUT3 #(
    .INIT(8'hEF)) 
    \out_w_reg_657[0]_i_1 
       (.I0(select_ln18_5_reg_626),
        .I1(icmp_ln15_reg_563_pp0_iter1_reg),
        .I2(\out_w_0_reg_162_reg_n_5_[0] ),
        .O(out_w_fu_452_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT4 #(
    .INIT(16'h0102)) 
    \out_w_reg_657[1]_i_1 
       (.I0(\out_w_0_reg_162_reg_n_5_[0] ),
        .I1(select_ln18_5_reg_626),
        .I2(icmp_ln15_reg_563_pp0_iter1_reg),
        .I3(\out_w_0_reg_162_reg_n_5_[1] ),
        .O(out_w_fu_452_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT5 #(
    .INIT(32'h00000078)) 
    \out_w_reg_657[2]_i_1 
       (.I0(\out_w_0_reg_162_reg_n_5_[1] ),
        .I1(\out_w_0_reg_162_reg_n_5_[0] ),
        .I2(\out_w_0_reg_162_reg_n_5_[2] ),
        .I3(select_ln18_5_reg_626),
        .I4(icmp_ln15_reg_563_pp0_iter1_reg),
        .O(out_w_fu_452_p2[2]));
  LUT6 #(
    .INIT(64'h0000007F00000080)) 
    \out_w_reg_657[3]_i_1 
       (.I0(\out_w_0_reg_162_reg_n_5_[2] ),
        .I1(\out_w_0_reg_162_reg_n_5_[0] ),
        .I2(\out_w_0_reg_162_reg_n_5_[1] ),
        .I3(select_ln18_5_reg_626),
        .I4(icmp_ln15_reg_563_pp0_iter1_reg),
        .I5(\out_w_0_reg_162_reg_n_5_[3] ),
        .O(out_w_fu_452_p2[3]));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \out_w_reg_657[4]_i_1 
       (.I0(\out_w_0_reg_162_reg_n_5_[3] ),
        .I1(\out_w_0_reg_162_reg_n_5_[1] ),
        .I2(\out_w_0_reg_162_reg_n_5_[0] ),
        .I3(\out_w_0_reg_162_reg_n_5_[2] ),
        .I4(\out_w_0_reg_162_reg_n_5_[4] ),
        .I5(\out_w_reg_657[4]_i_2_n_5 ),
        .O(out_w_fu_452_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \out_w_reg_657[4]_i_2 
       (.I0(select_ln18_5_reg_626),
        .I1(icmp_ln15_reg_563_pp0_iter1_reg),
        .O(\out_w_reg_657[4]_i_2_n_5 ));
  FDRE \out_w_reg_657_reg[0] 
       (.C(ap_clk),
        .CE(out_h_0_reg_1500),
        .D(out_w_fu_452_p2[0]),
        .Q(out_w_reg_657[0]),
        .R(1'b0));
  FDRE \out_w_reg_657_reg[1] 
       (.C(ap_clk),
        .CE(out_h_0_reg_1500),
        .D(out_w_fu_452_p2[1]),
        .Q(out_w_reg_657[1]),
        .R(1'b0));
  FDRE \out_w_reg_657_reg[2] 
       (.C(ap_clk),
        .CE(out_h_0_reg_1500),
        .D(out_w_fu_452_p2[2]),
        .Q(out_w_reg_657[2]),
        .R(1'b0));
  FDRE \out_w_reg_657_reg[3] 
       (.C(ap_clk),
        .CE(out_h_0_reg_1500),
        .D(out_w_fu_452_p2[3]),
        .Q(out_w_reg_657[3]),
        .R(1'b0));
  FDRE \out_w_reg_657_reg[4] 
       (.C(ap_clk),
        .CE(out_h_0_reg_1500),
        .D(out_w_fu_452_p2[4]),
        .Q(out_w_reg_657[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB8B8BBBBB8B8BBB8)) 
    ram_reg_0_i_12
       (.I0(ram_reg_0_i_72__0_n_5),
        .I1(ram_reg_0),
        .I2(ram_reg_0_4),
        .I3(ram_reg_0_5),
        .I4(ram_reg_0_2),
        .I5(ram_reg_0_6),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'hB8B8BBBBB8B8BBB8)) 
    ram_reg_0_i_14
       (.I0(ram_reg_0_i_80_n_5),
        .I1(ram_reg_0),
        .I2(ram_reg_0_0),
        .I3(ram_reg_0_1),
        .I4(ram_reg_0_2),
        .I5(ram_reg_0_3),
        .O(ADDRARDADDR[0]));
  LUT5 #(
    .INIT(32'hB8B8B888)) 
    ram_reg_0_i_24__0
       (.I0(i_0_reg_393_reg[1]),
        .I1(Q[0]),
        .I2(grp_up_sampling2d_fix16_fu_551_output_r_address0[13]),
        .I3(Q[5]),
        .I4(Q[3]),
        .O(\i_0_reg_393_reg[13] ));
  LUT6 #(
    .INIT(64'hFFF8000800080008)) 
    ram_reg_0_i_37
       (.I0(Q[1]),
        .I1(output_r_ce0),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter2),
        .O(\ap_CS_fsm_reg[7] ));
  LUT6 #(
    .INIT(64'hAAFCAA0CAA0CAA0C)) 
    ram_reg_0_i_37__0
       (.I0(i_0_reg_393_reg[0]),
        .I1(grp_up_sampling2d_fix16_fu_551_output_r_address0[10]),
        .I2(ram_reg_2),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(ram_reg_0_12),
        .O(\i_0_reg_393_reg[10] ));
  LUT6 #(
    .INIT(64'h2A2A2A3F2A2A2A00)) 
    ram_reg_0_i_47__0
       (.I0(grp_up_sampling2d_fix16_fu_551_input_r_address0[11]),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(output_r_address0[3]),
        .O(add_ln18_reg_652_reg_0));
  LUT6 #(
    .INIT(64'h2A2A2A3F2A2A2A00)) 
    ram_reg_0_i_48__0
       (.I0(grp_up_sampling2d_fix16_fu_551_input_r_address0[10]),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(output_r_address0[2]),
        .O(ram_reg_0_i_48__0_n_5));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    ram_reg_0_i_6
       (.I0(ram_reg_0_i_48__0_n_5),
        .I1(ram_reg_0),
        .I2(ram_reg_0_7),
        .I3(ram_reg_0_8),
        .I4(ram_reg_0_9),
        .I5(ram_reg_0_10),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'hFFCACACA00CACACA)) 
    ram_reg_0_i_72__0
       (.I0(grp_up_sampling2d_fix16_fu_551_input_r_address0[4]),
        .I1(output_r_address0[1]),
        .I2(ram_reg_2),
        .I3(Q[6]),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(ram_reg_0_11[1]),
        .O(ram_reg_0_i_72__0_n_5));
  LUT6 #(
    .INIT(64'hFFCACACA00CACACA)) 
    ram_reg_0_i_80
       (.I0(grp_up_sampling2d_fix16_fu_551_input_r_address0[2]),
        .I1(output_r_address0[0]),
        .I2(ram_reg_2),
        .I3(Q[6]),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(ram_reg_0_11[0]),
        .O(ram_reg_0_i_80_n_5));
  LUT6 #(
    .INIT(64'h1B001B001B001BFF)) 
    ram_reg_0_i_80__0
       (.I0(input_data_data_V_0_sel),
        .I1(ram_reg_7[1]),
        .I2(ram_reg_7_0[1]),
        .I3(Q[0]),
        .I4(ram_reg_2),
        .I5(grp_up_sampling2d_fix16_fu_551_output_r_d0[1]),
        .O(input_data_data_V_0_sel_rd_reg_0));
  LUT6 #(
    .INIT(64'h1B001B001B001BFF)) 
    ram_reg_0_i_82__0
       (.I0(input_data_data_V_0_sel),
        .I1(ram_reg_7[0]),
        .I2(ram_reg_7_0[0]),
        .I3(Q[0]),
        .I4(ram_reg_2),
        .I5(grp_up_sampling2d_fix16_fu_551_output_r_d0[0]),
        .O(input_data_data_V_0_sel_rd_reg));
  LUT6 #(
    .INIT(64'h202020202F202020)) 
    ram_reg_0_i_85__0
       (.I0(grp_max_pooling2d_fix16_fu_506_output_r_ce0),
        .I1(icmp_ln19_reg_729_pp0_iter4_reg),
        .I2(ram_reg_2),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter3_reg_n_5),
        .I5(icmp_ln14_reg_552_pp0_iter2_reg),
        .O(\icmp_ln19_reg_729_pp0_iter4_reg_reg[0] ));
  LUT6 #(
    .INIT(64'hFFF8888888888888)) 
    ram_reg_0_i_86
       (.I0(ram_reg_0_i_19__0),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter3_reg_n_5),
        .O(\input_data_data_V_0_state_reg[0] ));
  LUT6 #(
    .INIT(64'h1B001B001B001BFF)) 
    ram_reg_1_i_4__0
       (.I0(input_data_data_V_0_sel),
        .I1(ram_reg_7[3]),
        .I2(ram_reg_7_0[3]),
        .I3(Q[0]),
        .I4(ram_reg_2),
        .I5(grp_up_sampling2d_fix16_fu_551_output_r_d0[3]),
        .O(input_data_data_V_0_sel_rd_reg_2));
  LUT6 #(
    .INIT(64'h1B001B001B001BFF)) 
    ram_reg_1_i_6__0
       (.I0(input_data_data_V_0_sel),
        .I1(ram_reg_7[2]),
        .I2(ram_reg_7_0[2]),
        .I3(Q[0]),
        .I4(ram_reg_2),
        .I5(grp_up_sampling2d_fix16_fu_551_output_r_d0[2]),
        .O(input_data_data_V_0_sel_rd_reg_1));
  LUT6 #(
    .INIT(64'h1B001B001B001BFF)) 
    ram_reg_2_i_5__0
       (.I0(input_data_data_V_0_sel),
        .I1(ram_reg_7[5]),
        .I2(ram_reg_7_0[5]),
        .I3(Q[0]),
        .I4(ram_reg_2),
        .I5(grp_up_sampling2d_fix16_fu_551_output_r_d0[5]),
        .O(input_data_data_V_0_sel_rd_reg_4));
  LUT6 #(
    .INIT(64'h1B001B001B001BFF)) 
    ram_reg_2_i_7__0
       (.I0(input_data_data_V_0_sel),
        .I1(ram_reg_7[4]),
        .I2(ram_reg_7_0[4]),
        .I3(Q[0]),
        .I4(ram_reg_2),
        .I5(grp_up_sampling2d_fix16_fu_551_output_r_d0[4]),
        .O(input_data_data_V_0_sel_rd_reg_3));
  LUT6 #(
    .INIT(64'h1B001B001B001BFF)) 
    ram_reg_3_i_4__0
       (.I0(input_data_data_V_0_sel),
        .I1(ram_reg_7[7]),
        .I2(ram_reg_7_0[7]),
        .I3(Q[0]),
        .I4(ram_reg_2),
        .I5(grp_up_sampling2d_fix16_fu_551_output_r_d0[7]),
        .O(input_data_data_V_0_sel_rd_reg_6));
  LUT6 #(
    .INIT(64'h1B001B001B001BFF)) 
    ram_reg_3_i_6__0
       (.I0(input_data_data_V_0_sel),
        .I1(ram_reg_7[6]),
        .I2(ram_reg_7_0[6]),
        .I3(Q[0]),
        .I4(ram_reg_2),
        .I5(grp_up_sampling2d_fix16_fu_551_output_r_d0[6]),
        .O(input_data_data_V_0_sel_rd_reg_5));
  LUT6 #(
    .INIT(64'h1B001B001B001BFF)) 
    ram_reg_4_i_4__0
       (.I0(input_data_data_V_0_sel),
        .I1(ram_reg_7[9]),
        .I2(ram_reg_7_0[9]),
        .I3(Q[0]),
        .I4(ram_reg_2),
        .I5(grp_up_sampling2d_fix16_fu_551_output_r_d0[9]),
        .O(input_data_data_V_0_sel_rd_reg_8));
  LUT6 #(
    .INIT(64'h1B001B001B001BFF)) 
    ram_reg_4_i_6__0
       (.I0(input_data_data_V_0_sel),
        .I1(ram_reg_7[8]),
        .I2(ram_reg_7_0[8]),
        .I3(Q[0]),
        .I4(ram_reg_2),
        .I5(grp_up_sampling2d_fix16_fu_551_output_r_d0[8]),
        .O(input_data_data_V_0_sel_rd_reg_7));
  LUT6 #(
    .INIT(64'h1B001B001B001BFF)) 
    ram_reg_5_i_5__0
       (.I0(input_data_data_V_0_sel),
        .I1(ram_reg_7[11]),
        .I2(ram_reg_7_0[11]),
        .I3(Q[0]),
        .I4(ram_reg_2),
        .I5(grp_up_sampling2d_fix16_fu_551_output_r_d0[11]),
        .O(input_data_data_V_0_sel_rd_reg_10));
  LUT6 #(
    .INIT(64'h1B001B001B001BFF)) 
    ram_reg_5_i_7__0
       (.I0(input_data_data_V_0_sel),
        .I1(ram_reg_7[10]),
        .I2(ram_reg_7_0[10]),
        .I3(Q[0]),
        .I4(ram_reg_2),
        .I5(grp_up_sampling2d_fix16_fu_551_output_r_d0[10]),
        .O(input_data_data_V_0_sel_rd_reg_9));
  LUT6 #(
    .INIT(64'h1B001B001B001BFF)) 
    ram_reg_6_i_4__0
       (.I0(input_data_data_V_0_sel),
        .I1(ram_reg_7[13]),
        .I2(ram_reg_7_0[13]),
        .I3(Q[0]),
        .I4(ram_reg_2),
        .I5(grp_up_sampling2d_fix16_fu_551_output_r_d0[13]),
        .O(input_data_data_V_0_sel_rd_reg_12));
  LUT6 #(
    .INIT(64'h1B001B001B001BFF)) 
    ram_reg_6_i_6__0
       (.I0(input_data_data_V_0_sel),
        .I1(ram_reg_7[12]),
        .I2(ram_reg_7_0[12]),
        .I3(Q[0]),
        .I4(ram_reg_2),
        .I5(grp_up_sampling2d_fix16_fu_551_output_r_d0[12]),
        .O(input_data_data_V_0_sel_rd_reg_11));
  LUT6 #(
    .INIT(64'h1B001B001B001BFF)) 
    ram_reg_7_i_5__0
       (.I0(input_data_data_V_0_sel),
        .I1(ram_reg_7[15]),
        .I2(ram_reg_7_0[15]),
        .I3(Q[0]),
        .I4(ram_reg_2),
        .I5(grp_up_sampling2d_fix16_fu_551_output_r_d0[15]),
        .O(input_data_data_V_0_sel_rd_reg_14));
  LUT6 #(
    .INIT(64'h1B001B001B001BFF)) 
    ram_reg_7_i_7__0
       (.I0(input_data_data_V_0_sel),
        .I1(ram_reg_7[14]),
        .I2(ram_reg_7_0[14]),
        .I3(Q[0]),
        .I4(ram_reg_2),
        .I5(grp_up_sampling2d_fix16_fu_551_output_r_d0[14]),
        .O(input_data_data_V_0_sel_rd_reg_13));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln14_reg_603[0]_i_1 
       (.I0(out_d_reg_556[0]),
        .I1(icmp_ln15_reg_563),
        .I2(out_d_0_reg_126[0]),
        .O(select_ln14_fu_290_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln14_reg_603[1]_i_1 
       (.I0(out_d_reg_556[1]),
        .I1(icmp_ln15_reg_563),
        .I2(out_d_0_reg_126[1]),
        .O(select_ln14_fu_290_p3[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln14_reg_603[2]_i_1 
       (.I0(out_d_reg_556[2]),
        .I1(icmp_ln15_reg_563),
        .I2(out_d_0_reg_126[2]),
        .O(select_ln14_fu_290_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln14_reg_603[3]_i_1 
       (.I0(out_d_reg_556[3]),
        .I1(icmp_ln15_reg_563),
        .I2(out_d_0_reg_126[3]),
        .O(select_ln14_fu_290_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln14_reg_603[4]_i_1 
       (.I0(out_d_reg_556[4]),
        .I1(icmp_ln15_reg_563),
        .I2(out_d_0_reg_126[4]),
        .O(select_ln14_fu_290_p3[4]));
  FDRE \select_ln14_reg_603_reg[0] 
       (.C(ap_clk),
        .CE(select_ln14_reg_6030),
        .D(select_ln14_fu_290_p3[0]),
        .Q(select_ln14_reg_603[0]),
        .R(1'b0));
  FDRE \select_ln14_reg_603_reg[1] 
       (.C(ap_clk),
        .CE(select_ln14_reg_6030),
        .D(select_ln14_fu_290_p3[1]),
        .Q(select_ln14_reg_603[1]),
        .R(1'b0));
  FDRE \select_ln14_reg_603_reg[2] 
       (.C(ap_clk),
        .CE(select_ln14_reg_6030),
        .D(select_ln14_fu_290_p3[2]),
        .Q(select_ln14_reg_603[2]),
        .R(1'b0));
  FDRE \select_ln14_reg_603_reg[3] 
       (.C(ap_clk),
        .CE(select_ln14_reg_6030),
        .D(select_ln14_fu_290_p3[3]),
        .Q(select_ln14_reg_603[3]),
        .R(1'b0));
  FDRE \select_ln14_reg_603_reg[4] 
       (.C(ap_clk),
        .CE(select_ln14_reg_6030),
        .D(select_ln14_fu_290_p3[4]),
        .Q(select_ln14_reg_603[4]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln15_1_reg_615[0]_i_1 
       (.I0(indvar_flatten_reg_138[0]),
        .O(add_ln15_1_fu_302_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln15_1_reg_615[1]_i_1 
       (.I0(indvar_flatten_reg_138[0]),
        .I1(indvar_flatten_reg_138[1]),
        .O(add_ln15_1_fu_302_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \select_ln15_1_reg_615[2]_i_1 
       (.I0(indvar_flatten_reg_138[1]),
        .I1(indvar_flatten_reg_138[0]),
        .I2(indvar_flatten_reg_138[2]),
        .O(add_ln15_1_fu_302_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \select_ln15_1_reg_615[3]_i_1 
       (.I0(indvar_flatten_reg_138[2]),
        .I1(indvar_flatten_reg_138[0]),
        .I2(indvar_flatten_reg_138[1]),
        .I3(indvar_flatten_reg_138[3]),
        .O(add_ln15_1_fu_302_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \select_ln15_1_reg_615[4]_i_1 
       (.I0(indvar_flatten_reg_138[3]),
        .I1(indvar_flatten_reg_138[1]),
        .I2(indvar_flatten_reg_138[0]),
        .I3(indvar_flatten_reg_138[2]),
        .I4(indvar_flatten_reg_138[4]),
        .O(add_ln15_1_fu_302_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \select_ln15_1_reg_615[5]_i_1 
       (.I0(indvar_flatten_reg_138[2]),
        .I1(indvar_flatten_reg_138[0]),
        .I2(indvar_flatten_reg_138[1]),
        .I3(indvar_flatten_reg_138[3]),
        .I4(indvar_flatten_reg_138[4]),
        .I5(indvar_flatten_reg_138[5]),
        .O(add_ln15_1_fu_302_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln15_1_reg_615[6]_i_1 
       (.I0(\select_ln15_1_reg_615[9]_i_4_n_5 ),
        .I1(indvar_flatten_reg_138[6]),
        .O(add_ln15_1_fu_302_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \select_ln15_1_reg_615[7]_i_1 
       (.I0(indvar_flatten_reg_138[6]),
        .I1(\select_ln15_1_reg_615[9]_i_4_n_5 ),
        .I2(indvar_flatten_reg_138[7]),
        .O(add_ln15_1_fu_302_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \select_ln15_1_reg_615[8]_i_1 
       (.I0(indvar_flatten_reg_138[7]),
        .I1(\select_ln15_1_reg_615[9]_i_4_n_5 ),
        .I2(indvar_flatten_reg_138[6]),
        .I3(indvar_flatten_reg_138[8]),
        .O(add_ln15_1_fu_302_p2[8]));
  LUT4 #(
    .INIT(16'h4000)) 
    \select_ln15_1_reg_615[9]_i_1 
       (.I0(\icmp_ln14_reg_552_reg_n_5_[0] ),
        .I1(icmp_ln15_reg_563),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter0),
        .O(select_ln15_1_reg_615));
  LUT3 #(
    .INIT(8'h08)) 
    \select_ln15_1_reg_615[9]_i_2 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\icmp_ln14_reg_552_reg_n_5_[0] ),
        .O(select_ln14_reg_6030));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \select_ln15_1_reg_615[9]_i_3 
       (.I0(indvar_flatten_reg_138[8]),
        .I1(indvar_flatten_reg_138[6]),
        .I2(\select_ln15_1_reg_615[9]_i_4_n_5 ),
        .I3(indvar_flatten_reg_138[7]),
        .I4(indvar_flatten_reg_138[9]),
        .O(add_ln15_1_fu_302_p2[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \select_ln15_1_reg_615[9]_i_4 
       (.I0(indvar_flatten_reg_138[2]),
        .I1(indvar_flatten_reg_138[0]),
        .I2(indvar_flatten_reg_138[1]),
        .I3(indvar_flatten_reg_138[3]),
        .I4(indvar_flatten_reg_138[4]),
        .I5(indvar_flatten_reg_138[5]),
        .O(\select_ln15_1_reg_615[9]_i_4_n_5 ));
  FDSE \select_ln15_1_reg_615_reg[0] 
       (.C(ap_clk),
        .CE(select_ln14_reg_6030),
        .D(add_ln15_1_fu_302_p2[0]),
        .Q(\select_ln15_1_reg_615_reg_n_5_[0] ),
        .S(select_ln15_1_reg_615));
  FDRE \select_ln15_1_reg_615_reg[1] 
       (.C(ap_clk),
        .CE(select_ln14_reg_6030),
        .D(add_ln15_1_fu_302_p2[1]),
        .Q(\select_ln15_1_reg_615_reg_n_5_[1] ),
        .R(select_ln15_1_reg_615));
  FDRE \select_ln15_1_reg_615_reg[2] 
       (.C(ap_clk),
        .CE(select_ln14_reg_6030),
        .D(add_ln15_1_fu_302_p2[2]),
        .Q(\select_ln15_1_reg_615_reg_n_5_[2] ),
        .R(select_ln15_1_reg_615));
  FDRE \select_ln15_1_reg_615_reg[3] 
       (.C(ap_clk),
        .CE(select_ln14_reg_6030),
        .D(add_ln15_1_fu_302_p2[3]),
        .Q(\select_ln15_1_reg_615_reg_n_5_[3] ),
        .R(select_ln15_1_reg_615));
  FDRE \select_ln15_1_reg_615_reg[4] 
       (.C(ap_clk),
        .CE(select_ln14_reg_6030),
        .D(add_ln15_1_fu_302_p2[4]),
        .Q(\select_ln15_1_reg_615_reg_n_5_[4] ),
        .R(select_ln15_1_reg_615));
  FDRE \select_ln15_1_reg_615_reg[5] 
       (.C(ap_clk),
        .CE(select_ln14_reg_6030),
        .D(add_ln15_1_fu_302_p2[5]),
        .Q(\select_ln15_1_reg_615_reg_n_5_[5] ),
        .R(select_ln15_1_reg_615));
  FDRE \select_ln15_1_reg_615_reg[6] 
       (.C(ap_clk),
        .CE(select_ln14_reg_6030),
        .D(add_ln15_1_fu_302_p2[6]),
        .Q(\select_ln15_1_reg_615_reg_n_5_[6] ),
        .R(select_ln15_1_reg_615));
  FDRE \select_ln15_1_reg_615_reg[7] 
       (.C(ap_clk),
        .CE(select_ln14_reg_6030),
        .D(add_ln15_1_fu_302_p2[7]),
        .Q(\select_ln15_1_reg_615_reg_n_5_[7] ),
        .R(select_ln15_1_reg_615));
  FDRE \select_ln15_1_reg_615_reg[8] 
       (.C(ap_clk),
        .CE(select_ln14_reg_6030),
        .D(add_ln15_1_fu_302_p2[8]),
        .Q(\select_ln15_1_reg_615_reg_n_5_[8] ),
        .R(select_ln15_1_reg_615));
  FDRE \select_ln15_1_reg_615_reg[9] 
       (.C(ap_clk),
        .CE(select_ln14_reg_6030),
        .D(add_ln15_1_fu_302_p2[9]),
        .Q(\select_ln15_1_reg_615_reg_n_5_[9] ),
        .R(select_ln15_1_reg_615));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln15_reg_637[0]_i_1 
       (.I0(\out_h_reg_608_reg_n_5_[0] ),
        .I1(p_0_in),
        .I2(select_ln18_reg_586[0]),
        .O(select_ln15_fu_381_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln15_reg_637[1]_i_1 
       (.I0(zext_ln18_11_fu_363_p1[0]),
        .I1(p_0_in),
        .I2(select_ln18_reg_586[1]),
        .O(select_ln15_fu_381_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln15_reg_637[2]_i_1 
       (.I0(zext_ln18_11_fu_363_p1[1]),
        .I1(p_0_in),
        .I2(select_ln18_reg_586[2]),
        .O(select_ln15_fu_381_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln15_reg_637[3]_i_1 
       (.I0(zext_ln18_11_fu_363_p1[2]),
        .I1(p_0_in),
        .I2(select_ln18_reg_586[3]),
        .O(select_ln15_fu_381_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln15_reg_637[4]_i_1 
       (.I0(zext_ln18_11_fu_363_p1[3]),
        .I1(p_0_in),
        .I2(select_ln18_reg_586[4]),
        .O(select_ln15_fu_381_p3[4]));
  LUT6 #(
    .INIT(64'h8A88888888888888)) 
    \select_ln15_reg_637[4]_i_2 
       (.I0(\select_ln15_reg_637[4]_i_3_n_5 ),
        .I1(\select_ln15_reg_637[4]_i_4_n_5 ),
        .I2(out_w_reg_657[0]),
        .I3(out_w_reg_657[2]),
        .I4(out_w_reg_657[3]),
        .I5(out_w_0_reg_1620),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h5404015100000000)) 
    \select_ln15_reg_637[4]_i_3 
       (.I0(icmp_ln15_reg_563),
        .I1(\out_w_0_reg_162_reg_n_5_[1] ),
        .I2(out_w_0_reg_1620),
        .I3(out_w_reg_657[1]),
        .I4(empty_reg_502[1]),
        .I5(\select_ln15_reg_637[4]_i_5_n_5 ),
        .O(\select_ln15_reg_637[4]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h4000404040404040)) 
    \select_ln15_reg_637[4]_i_4 
       (.I0(\out_w_0_reg_162_reg_n_5_[0] ),
        .I1(\out_w_0_reg_162_reg_n_5_[2] ),
        .I2(\out_w_0_reg_162_reg_n_5_[3] ),
        .I3(\icmp_ln14_reg_552_pp0_iter1_reg_reg_n_5_[0] ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(\select_ln15_reg_637[4]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hBAAA8AAA45557555)) 
    \select_ln15_reg_637[4]_i_5 
       (.I0(\out_w_0_reg_162_reg_n_5_[4] ),
        .I1(\icmp_ln14_reg_552_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(out_w_reg_657[4]),
        .I5(empty_reg_502[4]),
        .O(\select_ln15_reg_637[4]_i_5_n_5 ));
  FDRE \select_ln15_reg_637_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(select_ln15_fu_381_p3[0]),
        .Q(select_ln15_reg_637[0]),
        .R(1'b0));
  FDRE \select_ln15_reg_637_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(select_ln15_fu_381_p3[1]),
        .Q(select_ln15_reg_637[1]),
        .R(1'b0));
  FDRE \select_ln15_reg_637_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(select_ln15_fu_381_p3[2]),
        .Q(select_ln15_reg_637[2]),
        .R(1'b0));
  FDRE \select_ln15_reg_637_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(select_ln15_fu_381_p3[3]),
        .Q(select_ln15_reg_637[3]),
        .R(1'b0));
  FDRE \select_ln15_reg_637_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten31_reg_1140),
        .D(select_ln15_fu_381_p3[4]),
        .Q(select_ln15_reg_637[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \select_ln18_5_reg_626[0]_i_1 
       (.I0(p_0_in),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln14_reg_552_reg_n_5_[0] ),
        .I3(select_ln18_5_reg_626),
        .O(\select_ln18_5_reg_626[0]_i_1_n_5 ));
  FDRE \select_ln18_5_reg_626_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln18_5_reg_626[0]_i_1_n_5 ),
        .Q(select_ln18_5_reg_626),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \select_ln18_reg_586[0]_i_1 
       (.I0(select_ln15_reg_637[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln14_reg_552_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(\out_h_0_reg_150_reg_n_5_[0] ),
        .I4(icmp_ln15_reg_563),
        .O(select_ln18_fu_267_p3[0]));
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    \select_ln18_reg_586[1]_i_1 
       (.I0(\out_h_0_reg_150_reg_n_5_[1] ),
        .I1(\icmp_ln14_reg_552_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(select_ln15_reg_637[1]),
        .I4(icmp_ln15_reg_563),
        .O(select_ln18_fu_267_p3[1]));
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    \select_ln18_reg_586[2]_i_1 
       (.I0(\out_h_0_reg_150_reg_n_5_[2] ),
        .I1(\icmp_ln14_reg_552_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(select_ln15_reg_637[2]),
        .I4(icmp_ln15_reg_563),
        .O(select_ln18_fu_267_p3[2]));
  LUT6 #(
    .INIT(64'h00000000BAAA8AAA)) 
    \select_ln18_reg_586[3]_i_1 
       (.I0(\out_h_0_reg_150_reg_n_5_[3] ),
        .I1(\icmp_ln14_reg_552_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(select_ln15_reg_637[3]),
        .I5(icmp_ln15_reg_563),
        .O(select_ln18_fu_267_p3[3]));
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    \select_ln18_reg_586[4]_i_1 
       (.I0(\out_h_0_reg_150_reg_n_5_[4] ),
        .I1(\icmp_ln14_reg_552_pp0_iter1_reg_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(select_ln15_reg_637[4]),
        .I4(icmp_ln15_reg_563),
        .O(select_ln18_fu_267_p3[4]));
  FDRE \select_ln18_reg_586_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln18_2_reg_5910),
        .D(select_ln18_fu_267_p3[0]),
        .Q(select_ln18_reg_586[0]),
        .R(1'b0));
  FDRE \select_ln18_reg_586_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln18_2_reg_5910),
        .D(select_ln18_fu_267_p3[1]),
        .Q(select_ln18_reg_586[1]),
        .R(1'b0));
  FDRE \select_ln18_reg_586_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln18_2_reg_5910),
        .D(select_ln18_fu_267_p3[2]),
        .Q(select_ln18_reg_586[2]),
        .R(1'b0));
  FDRE \select_ln18_reg_586_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln18_2_reg_5910),
        .D(select_ln18_fu_267_p3[3]),
        .Q(select_ln18_reg_586[3]),
        .R(1'b0));
  FDRE \select_ln18_reg_586_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln18_2_reg_5910),
        .D(select_ln18_fu_267_p3[4]),
        .Q(select_ln18_reg_586[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \zext_ln18_reg_514[0]_i_1 
       (.I0(Q[5]),
        .I1(ap_CS_fsm_state2),
        .I2(zext_ln18_reg_514_reg[0]),
        .O(\zext_ln18_reg_514[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zext_ln18_reg_514[3]_i_1 
       (.I0(Q[5]),
        .I1(ap_CS_fsm_state2),
        .I2(zext_ln18_reg_514_reg[3]),
        .O(\zext_ln18_reg_514[3]_i_1_n_5 ));
  FDRE \zext_ln18_reg_514_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln18_reg_514[0]_i_1_n_5 ),
        .Q(zext_ln18_reg_514_reg[0]),
        .R(1'b0));
  FDRE \zext_ln18_reg_514_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln18_reg_514[3]_i_1_n_5 ),
        .Q(zext_ln18_reg_514_reg[3]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
