#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-446-g182c08b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f9091c57af0 .scope module, "MUX4" "MUX4" 2 251;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "result"
    .port_info 1 /INPUT 16 "indata0"
    .port_info 2 /INPUT 16 "indata1"
    .port_info 3 /INPUT 16 "indata2"
    .port_info 4 /INPUT 16 "indata3"
    .port_info 5 /INPUT 2 "select"
o0x104e22008 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7f9091c5ae00_0 .net "indata0", 15 0, o0x104e22008;  0 drivers
o0x104e22038 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7f9091c6c390_0 .net "indata1", 15 0, o0x104e22038;  0 drivers
o0x104e22068 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7f9091c6c430_0 .net "indata2", 15 0, o0x104e22068;  0 drivers
o0x104e22098 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7f9091c6c4e0_0 .net "indata3", 15 0, o0x104e22098;  0 drivers
v0x7f9091c6c590_0 .var "result", 15 0;
o0x104e220f8 .functor BUFZ 2, C4<zz>; HiZ drive
v0x7f9091c6c680_0 .net "select", 1 0, o0x104e220f8;  0 drivers
E_0x7f9091c5b940/0 .event edge, v0x7f9091c6c680_0, v0x7f9091c6c4e0_0, v0x7f9091c6c430_0, v0x7f9091c6c390_0;
E_0x7f9091c5b940/1 .event edge, v0x7f9091c5ae00_0;
E_0x7f9091c5b940 .event/or E_0x7f9091c5b940/0, E_0x7f9091c5b940/1;
S_0x7f9091c4a290 .scope module, "SignExt" "SignExt" 2 276;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "result"
    .port_info 1 /INPUT 7 "value"
v0x7f9091c6c7c0_0 .net *"_s1", 0 0, L_0x7f9091c757e0;  1 drivers
v0x7f9091c6c860_0 .net *"_s2", 8 0, L_0x7f9091c758a0;  1 drivers
v0x7f9091c6c900_0 .net "result", 15 0, L_0x7f9091c75b70;  1 drivers
o0x104e222d8 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0x7f9091c6c9a0_0 .net "value", 6 0, o0x104e222d8;  0 drivers
L_0x7f9091c757e0 .part o0x104e222d8, 6, 1;
LS_0x7f9091c758a0_0_0 .concat [ 1 1 1 1], L_0x7f9091c757e0, L_0x7f9091c757e0, L_0x7f9091c757e0, L_0x7f9091c757e0;
LS_0x7f9091c758a0_0_4 .concat [ 1 1 1 1], L_0x7f9091c757e0, L_0x7f9091c757e0, L_0x7f9091c757e0, L_0x7f9091c757e0;
LS_0x7f9091c758a0_0_8 .concat [ 1 0 0 0], L_0x7f9091c757e0;
L_0x7f9091c758a0 .concat [ 4 4 1 0], LS_0x7f9091c758a0_0_0, LS_0x7f9091c758a0_0_4, LS_0x7f9091c758a0_0_8;
L_0x7f9091c75b70 .concat [ 7 9 0 0], o0x104e222d8, L_0x7f9091c758a0;
S_0x7f9091c49e90 .scope module, "testbenchLEGLiteP0" "testbenchLEGLiteP0" 3 3;
 .timescale 0 0;
v0x7f9091c74e30_0 .net "alu_out", 15 0, L_0x7f9091c775e0;  1 drivers
v0x7f9091c74ee0_0 .var "clock", 0 0;
v0x7f9091c74ff0_0 .net "draddr", 15 0, v0x7f9091c71880_0;  1 drivers
v0x7f9091c75080_0 .net "drdata", 15 0, v0x7f9091c6d780_0;  1 drivers
v0x7f9091c75150_0 .net "dread", 0 0, v0x7f9091c745d0_0;  1 drivers
v0x7f9091c75220_0 .net "dwdata", 15 0, v0x7f9091c74660_0;  1 drivers
v0x7f9091c752b0_0 .net "dwrite", 0 0, v0x7f9091c74710_0;  1 drivers
v0x7f9091c75380_0 .net "iaddr", 15 0, L_0x7f9091c76310;  1 drivers
v0x7f9091c75450_0 .net "idata", 15 0, v0x7f9091c6deb0_0;  1 drivers
v0x7f9091c75560_0 .net "io_display", 6 0, v0x7f9091c6d330_0;  1 drivers
v0x7f9091c755f0_0 .var "io_sw0", 0 0;
v0x7f9091c75680_0 .var "io_sw1", 0 0;
v0x7f9091c75710_0 .var "reset", 0 0;
S_0x7f9091c6ca80 .scope module, "DMemoryIO_Circ" "DMemory_IO" 3 43, 2 43 0, S_0x7f9091c49e90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "rdata"
    .port_info 1 /OUTPUT 7 "io_display"
    .port_info 2 /INPUT 1 "clock"
    .port_info 3 /INPUT 16 "addr"
    .port_info 4 /INPUT 16 "wdata"
    .port_info 5 /INPUT 1 "write"
    .port_info 6 /INPUT 1 "read"
    .port_info 7 /INPUT 1 "io_sw0"
    .port_info 8 /INPUT 1 "io_sw1"
L_0x7f9091c77c10 .functor BUFZ 16, L_0x7f9091c778f0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7f9091c6ce10_0 .net *"_s0", 15 0, L_0x7f9091c778f0;  1 drivers
L_0x104e541b8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9091c6ced0_0 .net/2u *"_s10", 13 0, L_0x104e541b8;  1 drivers
v0x7f9091c6cf80_0 .net *"_s3", 6 0, L_0x7f9091c779b0;  1 drivers
v0x7f9091c6d040_0 .net *"_s4", 8 0, L_0x7f9091c77ad0;  1 drivers
L_0x104e54170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f9091c6d0f0_0 .net *"_s7", 1 0, L_0x104e54170;  1 drivers
v0x7f9091c6d1e0_0 .net "addr", 15 0, v0x7f9091c71880_0;  alias, 1 drivers
v0x7f9091c6d290_0 .net "clock", 0 0, v0x7f9091c74ee0_0;  1 drivers
v0x7f9091c6d330_0 .var "io_display", 6 0;
v0x7f9091c6d3e0_0 .net "io_rdata", 15 0, L_0x7f9091c77cc0;  1 drivers
v0x7f9091c6d4f0_0 .net "io_sw0", 0 0, v0x7f9091c755f0_0;  1 drivers
v0x7f9091c6d590_0 .net "io_sw1", 0 0, v0x7f9091c75680_0;  1 drivers
v0x7f9091c6d630_0 .net "mem_rdata", 15 0, L_0x7f9091c77c10;  1 drivers
v0x7f9091c6d6e0 .array "memcell", 127 0, 15 0;
v0x7f9091c6d780_0 .var "rdata", 15 0;
v0x7f9091c6d830_0 .net "read", 0 0, v0x7f9091c745d0_0;  alias, 1 drivers
v0x7f9091c6d8d0_0 .net "wdata", 15 0, v0x7f9091c74660_0;  alias, 1 drivers
v0x7f9091c6d980_0 .net "write", 0 0, v0x7f9091c74710_0;  alias, 1 drivers
E_0x7f9091c6cd70 .event posedge, v0x7f9091c6d290_0;
E_0x7f9091c6cdc0 .event edge, v0x7f9091c6d830_0, v0x7f9091c6d3e0_0, v0x7f9091c6d630_0, v0x7f9091c6d1e0_0;
L_0x7f9091c778f0 .array/port v0x7f9091c6d6e0, L_0x7f9091c77ad0;
L_0x7f9091c779b0 .part v0x7f9091c71880_0, 1, 7;
L_0x7f9091c77ad0 .concat [ 7 2 0 0], L_0x7f9091c779b0, L_0x104e54170;
L_0x7f9091c77cc0 .concat [ 1 1 14 0], v0x7f9091c755f0_0, v0x7f9091c75680_0, L_0x104e541b8;
S_0x7f9091c6dbc0 .scope module, "IM_Circuit" "IM" 3 41, 4 15 0, S_0x7f9091c49e90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "idata"
    .port_info 1 /INPUT 16 "iaddr"
v0x7f9091c6dd40_0 .net *"_s2", 2 0, L_0x7f9091c777b0;  1 drivers
v0x7f9091c6de00_0 .net "iaddr", 15 0, L_0x7f9091c76310;  alias, 1 drivers
v0x7f9091c6deb0_0 .var "idata", 15 0;
E_0x7f9091c6d4b0 .event edge, L_0x7f9091c777b0;
L_0x7f9091c777b0 .part L_0x7f9091c76310, 1, 3;
S_0x7f9091c6dfa0 .scope module, "cpu" "LEGLiteP0" 3 28, 5 1 0, S_0x7f9091c49e90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "imemaddr"
    .port_info 1 /OUTPUT 16 "dmemaddr"
    .port_info 2 /OUTPUT 16 "dmemwdata"
    .port_info 3 /OUTPUT 1 "dmemwrite"
    .port_info 4 /OUTPUT 1 "dmemread"
    .port_info 5 /OUTPUT 16 "aluresult"
    .port_info 6 /INPUT 1 "clock"
    .port_info 7 /INPUT 16 "imemrdata"
    .port_info 8 /INPUT 16 "dmemrdata"
    .port_info 9 /INPUT 1 "reset"
L_0x7f9091c775e0 .functor BUFZ 16, v0x7f9091c6ece0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f9091c776d0 .functor AND 1, v0x7f9091c719e0_0, v0x7f9091c71910_0, C4<1>, C4<1>;
v0x7f9091c71680_0 .net "ALUSrc", 0 0, v0x7f9091c6fa30_0;  1 drivers
v0x7f9091c71740_0 .net "ALU_Select", 2 0, v0x7f9091c6f990_0;  1 drivers
v0x7f9091c717d0_0 .net "Branch", 0 0, v0x7f9091c6fae0_0;  1 drivers
v0x7f9091c71880_0 .var "EXMEMALUOut", 15 0;
v0x7f9091c71910_0 .var "EXMEMALUZero", 0 0;
v0x7f9091c719e0_0 .var "EXMEMBranch", 0 0;
v0x7f9091c71a80_0 .var "EXMEMMemRead", 0 0;
v0x7f9091c71b20_0 .var "EXMEMMemWrite", 0 0;
v0x7f9091c71bc0_0 .var "EXMEMMemtoReg", 0 0;
v0x7f9091c71cd0_0 .var "EXMEMRegRead2", 15 0;
v0x7f9091c71d70_0 .var "EXMEMRegWrite", 0 0;
v0x7f9091c71e10_0 .var "EXMEMbranchaddr", 15 0;
v0x7f9091c71ec0_0 .var "EXMEMwaddr", 2 0;
v0x7f9091c71f70_0 .var "IDEXALUSrc", 0 0;
v0x7f9091c72020_0 .var "IDEXALU_Select", 2 0;
v0x7f9091c720b0_0 .var "IDEXBranch", 0 0;
v0x7f9091c72140_0 .var "IDEXConst", 6 0;
v0x7f9091c722d0_0 .var "IDEXInstr", 15 0;
v0x7f9091c72380_0 .var "IDEXMemRead", 0 0;
v0x7f9091c72420_0 .var "IDEXMemWrite", 0 0;
v0x7f9091c724c0_0 .var "IDEXMemtoReg", 0 0;
v0x7f9091c72560_0 .var "IDEXOpcode", 3 0;
v0x7f9091c72610_0 .var "IDEXPCPlus2", 15 0;
v0x7f9091c726c0_0 .var "IDEXRegRead1", 15 0;
v0x7f9091c72780_0 .var "IDEXRegRead2", 15 0;
v0x7f9091c72810_0 .var "IDEXRegWrite", 0 0;
v0x7f9091c728a0_0 .var "IDEXRegfield1", 2 0;
v0x7f9091c72930_0 .var "IDEXRegfield2", 2 0;
v0x7f9091c729c0_0 .var "IDEXSignExtend", 15 0;
v0x7f9091c72a70_0 .var "IDEXwaddr", 2 0;
v0x7f9091c72b00_0 .net "IDSignExt", 15 0, L_0x7f9091c76d90;  1 drivers
v0x7f9091c72bb0_0 .net "IFIDConst", 6 0, L_0x7f9091c76830;  1 drivers
v0x7f9091c72c60_0 .var "IFIDInstr", 15 0;
v0x7f9091c721f0_0 .net "IFIDOpcode", 2 0, L_0x7f9091c763e0;  1 drivers
v0x7f9091c72ef0_0 .var "IFIDPCPlus2", 15 0;
v0x7f9091c72f80_0 .net "IFIDRegfield1", 2 0, L_0x7f9091c764c0;  1 drivers
v0x7f9091c73030_0 .net "IFIDRegfield2", 2 0, L_0x7f9091c76620;  1 drivers
v0x7f9091c730e0_0 .net "IFIDRegfield3", 2 0, L_0x7f9091c76700;  1 drivers
v0x7f9091c73190_0 .net "IFIDwaddr", 2 0, L_0x7f9091c768d0;  1 drivers
v0x7f9091c73230_0 .var "MEMWBALUOut", 15 0;
v0x7f9091c732f0_0 .var "MEMWBMemtoReg", 0 0;
v0x7f9091c733a0_0 .var "MEMWBRegWrite", 0 0;
v0x7f9091c73450_0 .var "MEMWBdmemrdata", 15 0;
v0x7f9091c73500_0 .var "MEMWBwaddr", 2 0;
v0x7f9091c735b0_0 .net "MemRead", 0 0, v0x7f9091c6fc40_0;  1 drivers
v0x7f9091c73660_0 .net "MemWrite", 0 0, v0x7f9091c6fd70_0;  1 drivers
v0x7f9091c73710_0 .net "MemtoReg", 0 0, v0x7f9091c6fcd0_0;  1 drivers
v0x7f9091c737c0_0 .var "PC", 31 0;
v0x7f9091c73850_0 .net "PCControl", 1 0, v0x7f9091c6f8d0_0;  1 drivers
v0x7f9091c73900_0 .net "PCPlus2", 31 0, L_0x7f9091c75c40;  1 drivers
v0x7f9091c73990_0 .net "PCSrc", 0 0, L_0x7f9091c776d0;  1 drivers
v0x7f9091c73a20_0 .net "PCTempSignExt", 31 0, L_0x7f9091c75f50;  1 drivers
v0x7f9091c73ac0_0 .net "RegWrite", 0 0, v0x7f9091c6ffe0_0;  1 drivers
L_0x104e54008 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7f9091c73b70_0 .net/2u *"_s0", 31 0, L_0x104e54008;  1 drivers
v0x7f9091c73c10_0 .net *"_s25", 0 0, L_0x7f9091c76ad0;  1 drivers
v0x7f9091c73cc0_0 .net *"_s26", 8 0, L_0x7f9091c76b70;  1 drivers
v0x7f9091c73d70_0 .net *"_s30", 15 0, L_0x7f9091c77210;  1 drivers
v0x7f9091c73e20_0 .net *"_s32", 14 0, L_0x7f9091c77130;  1 drivers
L_0x104e540e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9091c73ed0_0 .net *"_s34", 0 0, L_0x104e540e0;  1 drivers
v0x7f9091c73f80_0 .net *"_s36", 15 0, L_0x7f9091c77350;  1 drivers
L_0x104e54128 .functor BUFT 1, C4<0000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7f9091c74030_0 .net/2u *"_s38", 15 0, L_0x104e54128;  1 drivers
v0x7f9091c740e0_0 .net *"_s5", 0 0, L_0x7f9091c75d40;  1 drivers
v0x7f9091c74190_0 .net *"_s6", 15 0, L_0x7f9091c75e00;  1 drivers
v0x7f9091c74240_0 .net "aluout1", 15 0, v0x7f9091c6ece0_0;  1 drivers
v0x7f9091c74300_0 .net "aluresult", 15 0, L_0x7f9091c775e0;  alias, 1 drivers
v0x7f9091c72d00_0 .net "alusrc2", 15 0, v0x7f9091c6f380_0;  1 drivers
v0x7f9091c72de0_0 .net "aluzero", 0 0, v0x7f9091c6ee50_0;  1 drivers
v0x7f9091c74390_0 .net "branchaddr", 15 0, L_0x7f9091c774e0;  1 drivers
v0x7f9091c74420_0 .net "clock", 0 0, v0x7f9091c74ee0_0;  alias, 1 drivers
v0x7f9091c744b0_0 .net "dmemaddr", 15 0, v0x7f9091c71880_0;  alias, 1 drivers
v0x7f9091c74540_0 .net "dmemrdata", 15 0, v0x7f9091c6d780_0;  alias, 1 drivers
v0x7f9091c745d0_0 .var "dmemread", 0 0;
v0x7f9091c74660_0 .var "dmemwdata", 15 0;
v0x7f9091c74710_0 .var "dmemwrite", 0 0;
v0x7f9091c747c0_0 .net "imemaddr", 15 0, L_0x7f9091c76310;  alias, 1 drivers
v0x7f9091c74870_0 .net "imemrdata", 15 0, v0x7f9091c6deb0_0;  alias, 1 drivers
v0x7f9091c74920_0 .net "rdata1", 15 0, v0x7f9091c71220_0;  1 drivers
v0x7f9091c749d0_0 .net "rdata2", 15 0, v0x7f9091c712b0_0;  1 drivers
v0x7f9091c74a80_0 .net "readreg2", 2 0, v0x7f9091c705d0_0;  1 drivers
v0x7f9091c74b50_0 .net "reg2loc", 0 0, v0x7f9091c6ff40_0;  1 drivers
v0x7f9091c74c20_0 .net "reset", 0 0, v0x7f9091c75710_0;  1 drivers
v0x7f9091c74cb0_0 .net "wdata", 15 0, v0x7f9091c6e6c0_0;  1 drivers
L_0x7f9091c75c40 .arith/sum 32, v0x7f9091c737c0_0, L_0x104e54008;
L_0x7f9091c75d40 .part v0x7f9091c71e10_0, 15, 1;
LS_0x7f9091c75e00_0_0 .concat [ 1 1 1 1], L_0x7f9091c75d40, L_0x7f9091c75d40, L_0x7f9091c75d40, L_0x7f9091c75d40;
LS_0x7f9091c75e00_0_4 .concat [ 1 1 1 1], L_0x7f9091c75d40, L_0x7f9091c75d40, L_0x7f9091c75d40, L_0x7f9091c75d40;
LS_0x7f9091c75e00_0_8 .concat [ 1 1 1 1], L_0x7f9091c75d40, L_0x7f9091c75d40, L_0x7f9091c75d40, L_0x7f9091c75d40;
LS_0x7f9091c75e00_0_12 .concat [ 1 1 1 1], L_0x7f9091c75d40, L_0x7f9091c75d40, L_0x7f9091c75d40, L_0x7f9091c75d40;
L_0x7f9091c75e00 .concat [ 4 4 4 4], LS_0x7f9091c75e00_0_0, LS_0x7f9091c75e00_0_4, LS_0x7f9091c75e00_0_8, LS_0x7f9091c75e00_0_12;
L_0x7f9091c75f50 .concat [ 16 16 0 0], v0x7f9091c71e10_0, L_0x7f9091c75e00;
L_0x7f9091c76310 .part v0x7f9091c737c0_0, 0, 16;
L_0x7f9091c763e0 .part v0x7f9091c6deb0_0, 13, 3;
L_0x7f9091c764c0 .part v0x7f9091c6deb0_0, 3, 3;
L_0x7f9091c76620 .part v0x7f9091c6deb0_0, 10, 3;
L_0x7f9091c76700 .part v0x7f9091c6deb0_0, 0, 3;
L_0x7f9091c76830 .part v0x7f9091c6deb0_0, 6, 7;
L_0x7f9091c768d0 .part v0x7f9091c6deb0_0, 0, 3;
L_0x7f9091c76ad0 .part L_0x7f9091c76830, 6, 1;
LS_0x7f9091c76b70_0_0 .concat [ 1 1 1 1], L_0x7f9091c76ad0, L_0x7f9091c76ad0, L_0x7f9091c76ad0, L_0x7f9091c76ad0;
LS_0x7f9091c76b70_0_4 .concat [ 1 1 1 1], L_0x7f9091c76ad0, L_0x7f9091c76ad0, L_0x7f9091c76ad0, L_0x7f9091c76ad0;
LS_0x7f9091c76b70_0_8 .concat [ 1 0 0 0], L_0x7f9091c76ad0;
L_0x7f9091c76b70 .concat [ 4 4 1 0], LS_0x7f9091c76b70_0_0, LS_0x7f9091c76b70_0_4, LS_0x7f9091c76b70_0_8;
L_0x7f9091c76d90 .concat [ 7 9 0 0], L_0x7f9091c76830, L_0x7f9091c76b70;
L_0x7f9091c77130 .part v0x7f9091c729c0_0, 0, 15;
L_0x7f9091c77210 .concat [ 1 15 0 0], L_0x104e540e0, L_0x7f9091c77130;
L_0x7f9091c77350 .arith/sum 16, v0x7f9091c72610_0, L_0x7f9091c77210;
L_0x7f9091c774e0 .arith/sub 16, L_0x7f9091c77350, L_0x104e54128;
S_0x7f9091c6e2c0 .scope module, "WB_Mux" "MUX2" 5 279, 2 228 0, S_0x7f9091c6dfa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "result"
    .port_info 1 /INPUT 16 "indata0"
    .port_info 2 /INPUT 16 "indata1"
    .port_info 3 /INPUT 1 "select"
v0x7f9091c6e550_0 .net "indata0", 15 0, v0x7f9091c73450_0;  1 drivers
v0x7f9091c6e610_0 .net "indata1", 15 0, v0x7f9091c73230_0;  1 drivers
v0x7f9091c6e6c0_0 .var "result", 15 0;
v0x7f9091c6e780_0 .net "select", 0 0, v0x7f9091c732f0_0;  1 drivers
E_0x7f9091c6e500 .event edge, v0x7f9091c6e780_0, v0x7f9091c6e610_0, v0x7f9091c6e550_0;
S_0x7f9091c6e880 .scope module, "alu1" "ALU" 5 228, 2 171 0, S_0x7f9091c6dfa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "result"
    .port_info 1 /OUTPUT 1 "zero_result"
    .port_info 2 /INPUT 16 "indata0"
    .port_info 3 /INPUT 16 "indata1"
    .port_info 4 /INPUT 3 "select"
v0x7f9091c6eb80_0 .net "indata0", 15 0, v0x7f9091c726c0_0;  1 drivers
v0x7f9091c6ec30_0 .net "indata1", 15 0, v0x7f9091c6f380_0;  alias, 1 drivers
v0x7f9091c6ece0_0 .var "result", 15 0;
v0x7f9091c6eda0_0 .net "select", 2 0, v0x7f9091c72020_0;  1 drivers
v0x7f9091c6ee50_0 .var "zero_result", 0 0;
E_0x7f9091c6eb00 .event edge, v0x7f9091c6ece0_0;
E_0x7f9091c6eb30 .event edge, v0x7f9091c6eda0_0, v0x7f9091c6ec30_0, v0x7f9091c6eb80_0;
S_0x7f9091c6efb0 .scope module, "alumux" "MUX2" 5 221, 2 228 0, S_0x7f9091c6dfa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "result"
    .port_info 1 /INPUT 16 "indata0"
    .port_info 2 /INPUT 16 "indata1"
    .port_info 3 /INPUT 1 "select"
v0x7f9091c6f220_0 .net "indata0", 15 0, v0x7f9091c72780_0;  1 drivers
v0x7f9091c6f2d0_0 .net "indata1", 15 0, v0x7f9091c729c0_0;  1 drivers
v0x7f9091c6f380_0 .var "result", 15 0;
v0x7f9091c6f450_0 .net "select", 0 0, v0x7f9091c71f70_0;  1 drivers
E_0x7f9091c6f1d0 .event edge, v0x7f9091c6f450_0, v0x7f9091c6f2d0_0, v0x7f9091c6f220_0;
S_0x7f9091c6f540 .scope module, "control1" "Control" 5 157, 6 10 0, S_0x7f9091c6dfa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "PCControl"
    .port_info 1 /OUTPUT 1 "reg2loc"
    .port_info 2 /OUTPUT 1 "branch"
    .port_info 3 /OUTPUT 1 "memread"
    .port_info 4 /OUTPUT 1 "memtoreg"
    .port_info 5 /OUTPUT 3 "alu_select"
    .port_info 6 /OUTPUT 1 "memwrite"
    .port_info 7 /OUTPUT 1 "alusrc"
    .port_info 8 /OUTPUT 1 "regwrite"
    .port_info 9 /INPUT 3 "opcode"
    .port_info 10 /INPUT 1 "clock"
    .port_info 11 /INPUT 1 "reset"
v0x7f9091c6f8d0_0 .var "PCControl", 1 0;
v0x7f9091c6f990_0 .var "alu_select", 2 0;
v0x7f9091c6fa30_0 .var "alusrc", 0 0;
v0x7f9091c6fae0_0 .var "branch", 0 0;
v0x7f9091c6fb70_0 .net "clock", 0 0, v0x7f9091c74ee0_0;  alias, 1 drivers
v0x7f9091c6fc40_0 .var "memread", 0 0;
v0x7f9091c6fcd0_0 .var "memtoreg", 0 0;
v0x7f9091c6fd70_0 .var "memwrite", 0 0;
v0x7f9091c6fe10_0 .net "opcode", 2 0, L_0x7f9091c763e0;  alias, 1 drivers
v0x7f9091c6ff40_0 .var "reg2loc", 0 0;
v0x7f9091c6ffe0_0 .var "regwrite", 0 0;
v0x7f9091c70080_0 .net "reset", 0 0, v0x7f9091c75710_0;  alias, 1 drivers
E_0x7f9091c6f880/0 .event edge, v0x7f9091c6fe10_0;
E_0x7f9091c6f880/1 .event posedge, v0x7f9091c6d290_0;
E_0x7f9091c6f880 .event/or E_0x7f9091c6f880/0, E_0x7f9091c6f880/1;
S_0x7f9091c70240 .scope module, "regmux" "MUX2_3" 5 172, 2 204 0, S_0x7f9091c6dfa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "result"
    .port_info 1 /INPUT 3 "indata0"
    .port_info 2 /INPUT 3 "indata1"
    .port_info 3 /INPUT 1 "select"
v0x7f9091c70460_0 .net "indata0", 2 0, L_0x7f9091c76620;  alias, 1 drivers
v0x7f9091c70520_0 .net "indata1", 2 0, L_0x7f9091c76700;  alias, 1 drivers
v0x7f9091c705d0_0 .var "result", 2 0;
v0x7f9091c70690_0 .net "select", 0 0, v0x7f9091c6ff40_0;  alias, 1 drivers
E_0x7f9091c70400 .event edge, v0x7f9091c6ff40_0, v0x7f9091c70520_0, v0x7f9091c70460_0;
S_0x7f9091c70790 .scope module, "rfile1" "RegFile" 5 181, 2 121 0, S_0x7f9091c6dfa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "rdata1"
    .port_info 1 /OUTPUT 16 "rdata2"
    .port_info 2 /INPUT 1 "clock"
    .port_info 3 /INPUT 16 "wdata"
    .port_info 4 /INPUT 3 "waddr"
    .port_info 5 /INPUT 3 "raddr1"
    .port_info 6 /INPUT 3 "raddr2"
    .port_info 7 /INPUT 1 "write"
v0x7f9091c70b10_0 .net *"_s13", 15 0, L_0x7f9091c76f70;  1 drivers
v0x7f9091c70bd0_0 .net *"_s15", 4 0, L_0x7f9091c77010;  1 drivers
L_0x104e54098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f9091c70c80_0 .net *"_s18", 1 0, L_0x104e54098;  1 drivers
v0x7f9091c70d40_0 .net *"_s4", 15 0, L_0x7f9091c76e30;  1 drivers
v0x7f9091c70df0_0 .net *"_s6", 4 0, L_0x7f9091c76ed0;  1 drivers
L_0x104e54050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f9091c70ee0_0 .net *"_s9", 1 0, L_0x104e54050;  1 drivers
v0x7f9091c70f90_0 .net "clock", 0 0, v0x7f9091c74ee0_0;  alias, 1 drivers
v0x7f9091c71060_0 .net "raddr1", 2 0, L_0x7f9091c764c0;  alias, 1 drivers
v0x7f9091c710f0_0 .net "raddr2", 2 0, v0x7f9091c705d0_0;  alias, 1 drivers
v0x7f9091c71220_0 .var "rdata1", 15 0;
v0x7f9091c712b0_0 .var "rdata2", 15 0;
v0x7f9091c71340 .array "regcell", 7 0, 15 0;
v0x7f9091c713d0_0 .net "waddr", 2 0, v0x7f9091c73500_0;  1 drivers
v0x7f9091c71470_0 .net "wdata", 15 0, v0x7f9091c6e6c0_0;  alias, 1 drivers
v0x7f9091c71530_0 .net "write", 0 0, v0x7f9091c733a0_0;  1 drivers
E_0x7f9091c70a50 .event edge, L_0x7f9091c76f70, v0x7f9091c705d0_0;
E_0x7f9091c70aa0 .event edge, L_0x7f9091c76e30, v0x7f9091c71060_0;
E_0x7f9091c70ae0 .event negedge, v0x7f9091c6d290_0;
L_0x7f9091c76e30 .array/port v0x7f9091c71340, L_0x7f9091c76ed0;
L_0x7f9091c76ed0 .concat [ 3 2 0 0], L_0x7f9091c764c0, L_0x104e54050;
L_0x7f9091c76f70 .array/port v0x7f9091c71340, L_0x7f9091c77010;
L_0x7f9091c77010 .concat [ 3 2 0 0], v0x7f9091c705d0_0, L_0x104e54098;
    .scope S_0x7f9091c57af0;
T_0 ;
    %wait E_0x7f9091c5b940;
    %load/vec4 v0x7f9091c6c680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0x7f9091c5ae00_0;
    %store/vec4 v0x7f9091c6c590_0, 0, 16;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0x7f9091c6c390_0;
    %store/vec4 v0x7f9091c6c590_0, 0, 16;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0x7f9091c6c430_0;
    %store/vec4 v0x7f9091c6c590_0, 0, 16;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v0x7f9091c6c4e0_0;
    %store/vec4 v0x7f9091c6c590_0, 0, 16;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f9091c6f540;
T_1 ;
    %wait E_0x7f9091c6cd70;
    %load/vec4 v0x7f9091c70080_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f9091c6f8d0_0, 0, 2;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f9091c6f8d0_0;
    %addi 1, 0, 2;
    %store/vec4 v0x7f9091c6f8d0_0, 0, 2;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f9091c6f540;
T_2 ;
    %wait E_0x7f9091c6f880;
    %load/vec4 v0x7f9091c6f8d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c6fae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c6fc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c6fcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c6ffe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c6fd70_0, 0, 1;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c6fae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c6fc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c6fcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c6ffe0_0, 0, 1;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v0x7f9091c6fe10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c6fae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c6fc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c6fcd0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f9091c6f990_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c6fd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c6fa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c6ffe0_0, 0, 1;
    %jmp T_2.13;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c6ff40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c6fae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c6fc40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9091c6fcd0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f9091c6f990_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c6fd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c6fa30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9091c6ffe0_0, 0, 1;
    %jmp T_2.13;
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c6ff40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c6fae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c6fc40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9091c6fcd0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f9091c6f990_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c6fd70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9091c6fa30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9091c6ffe0_0, 0, 1;
    %jmp T_2.13;
T_2.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9091c6ff40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9091c6fae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c6fc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c6fcd0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7f9091c6f990_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c6fd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c6fa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c6ffe0_0, 0, 1;
    %jmp T_2.13;
T_2.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c6fae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9091c6fc40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9091c6fcd0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f9091c6f990_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c6fd70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9091c6fa30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9091c6ffe0_0, 0, 1;
    %jmp T_2.13;
T_2.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c6fae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c6fc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c6fcd0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f9091c6f990_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9091c6fd70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9091c6fa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c6ffe0_0, 0, 1;
    %jmp T_2.13;
T_2.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c6fae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c6fc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c6fcd0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7f9091c6f990_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c6fd70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9091c6fa30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9091c6ffe0_0, 0, 1;
    %jmp T_2.13;
T_2.13 ;
    %pop/vec4 1;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c6fae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c6fc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c6fcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c6ffe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c6fd70_0, 0, 1;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c6fae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c6fc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c6fcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c6ffe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c6fd70_0, 0, 1;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f9091c70240;
T_3 ;
    %wait E_0x7f9091c70400;
    %load/vec4 v0x7f9091c70690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %load/vec4 v0x7f9091c70460_0;
    %store/vec4 v0x7f9091c705d0_0, 0, 3;
    %jmp T_3.2;
T_3.1 ;
    %load/vec4 v0x7f9091c70520_0;
    %store/vec4 v0x7f9091c705d0_0, 0, 3;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7f9091c70790;
T_4 ;
    %wait E_0x7f9091c70ae0;
    %load/vec4 v0x7f9091c71530_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x7f9091c71470_0;
    %load/vec4 v0x7f9091c713d0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9091c71340, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f9091c70790;
T_5 ;
    %wait E_0x7f9091c70aa0;
    %load/vec4 v0x7f9091c71060_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9091c71220_0, 0, 16;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7f9091c71060_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7f9091c71340, 4;
    %store/vec4 v0x7f9091c71220_0, 0, 16;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f9091c70790;
T_6 ;
    %wait E_0x7f9091c70a50;
    %load/vec4 v0x7f9091c710f0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9091c712b0_0, 0, 16;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7f9091c710f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7f9091c71340, 4;
    %store/vec4 v0x7f9091c712b0_0, 0, 16;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7f9091c6efb0;
T_7 ;
    %wait E_0x7f9091c6f1d0;
    %load/vec4 v0x7f9091c6f450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %load/vec4 v0x7f9091c6f220_0;
    %store/vec4 v0x7f9091c6f380_0, 0, 16;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v0x7f9091c6f2d0_0;
    %store/vec4 v0x7f9091c6f380_0, 0, 16;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7f9091c6e880;
T_8 ;
    %wait E_0x7f9091c6eb30;
    %load/vec4 v0x7f9091c6eda0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9091c6ece0_0, 0, 16;
    %jmp T_8.6;
T_8.0 ;
    %load/vec4 v0x7f9091c6eb80_0;
    %load/vec4 v0x7f9091c6ec30_0;
    %add;
    %store/vec4 v0x7f9091c6ece0_0, 0, 16;
    %jmp T_8.6;
T_8.1 ;
    %load/vec4 v0x7f9091c6eb80_0;
    %load/vec4 v0x7f9091c6ec30_0;
    %sub;
    %store/vec4 v0x7f9091c6ece0_0, 0, 16;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v0x7f9091c6ec30_0;
    %store/vec4 v0x7f9091c6ece0_0, 0, 16;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v0x7f9091c6eb80_0;
    %load/vec4 v0x7f9091c6ec30_0;
    %or;
    %store/vec4 v0x7f9091c6ece0_0, 0, 16;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v0x7f9091c6eb80_0;
    %load/vec4 v0x7f9091c6ec30_0;
    %and;
    %store/vec4 v0x7f9091c6ece0_0, 0, 16;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7f9091c6e880;
T_9 ;
    %wait E_0x7f9091c6eb00;
    %load/vec4 v0x7f9091c6ece0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9091c6ee50_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c6ee50_0, 0, 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7f9091c6e2c0;
T_10 ;
    %wait E_0x7f9091c6e500;
    %load/vec4 v0x7f9091c6e780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %jmp T_10.2;
T_10.0 ;
    %load/vec4 v0x7f9091c6e550_0;
    %store/vec4 v0x7f9091c6e6c0_0, 0, 16;
    %jmp T_10.2;
T_10.1 ;
    %load/vec4 v0x7f9091c6e610_0;
    %store/vec4 v0x7f9091c6e6c0_0, 0, 16;
    %jmp T_10.2;
T_10.2 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7f9091c6dfa0;
T_11 ;
    %wait E_0x7f9091c6cd70;
    %load/vec4 v0x7f9091c74c20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f9091c737c0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7f9091c73850_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x7f9091c73900_0;
    %assign/vec4 v0x7f9091c737c0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x7f9091c73850_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %load/vec4 v0x7f9091c73990_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %load/vec4 v0x7f9091c73a20_0;
    %assign/vec4 v0x7f9091c737c0_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x7f9091c737c0_0;
    %assign/vec4 v0x7f9091c737c0_0, 0;
T_11.7 ;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x7f9091c737c0_0;
    %assign/vec4 v0x7f9091c737c0_0, 0;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7f9091c6dfa0;
T_12 ;
    %wait E_0x7f9091c70ae0;
    %load/vec4 v0x7f9091c74870_0;
    %assign/vec4 v0x7f9091c72c60_0, 0;
    %load/vec4 v0x7f9091c73900_0;
    %pad/u 16;
    %assign/vec4 v0x7f9091c72ef0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7f9091c6dfa0;
T_13 ;
    %wait E_0x7f9091c6cd70;
    %load/vec4 v0x7f9091c72ef0_0;
    %assign/vec4 v0x7f9091c72610_0, 0;
    %load/vec4 v0x7f9091c74920_0;
    %assign/vec4 v0x7f9091c726c0_0, 0;
    %load/vec4 v0x7f9091c749d0_0;
    %assign/vec4 v0x7f9091c72780_0, 0;
    %load/vec4 v0x7f9091c72c60_0;
    %assign/vec4 v0x7f9091c722d0_0, 0;
    %load/vec4 v0x7f9091c72b00_0;
    %assign/vec4 v0x7f9091c729c0_0, 0;
    %load/vec4 v0x7f9091c71740_0;
    %assign/vec4 v0x7f9091c72020_0, 0;
    %load/vec4 v0x7f9091c71680_0;
    %assign/vec4 v0x7f9091c71f70_0, 0;
    %load/vec4 v0x7f9091c73ac0_0;
    %assign/vec4 v0x7f9091c72810_0, 0;
    %load/vec4 v0x7f9091c717d0_0;
    %assign/vec4 v0x7f9091c720b0_0, 0;
    %load/vec4 v0x7f9091c73660_0;
    %assign/vec4 v0x7f9091c72420_0, 0;
    %load/vec4 v0x7f9091c735b0_0;
    %assign/vec4 v0x7f9091c72380_0, 0;
    %load/vec4 v0x7f9091c73710_0;
    %assign/vec4 v0x7f9091c724c0_0, 0;
    %load/vec4 v0x7f9091c721f0_0;
    %pad/u 4;
    %assign/vec4 v0x7f9091c72560_0, 0;
    %load/vec4 v0x7f9091c72f80_0;
    %assign/vec4 v0x7f9091c728a0_0, 0;
    %load/vec4 v0x7f9091c73030_0;
    %assign/vec4 v0x7f9091c72930_0, 0;
    %load/vec4 v0x7f9091c72bb0_0;
    %assign/vec4 v0x7f9091c72140_0, 0;
    %load/vec4 v0x7f9091c73190_0;
    %assign/vec4 v0x7f9091c72a70_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7f9091c6dfa0;
T_14 ;
    %wait E_0x7f9091c6cd70;
    %load/vec4 v0x7f9091c74240_0;
    %assign/vec4 v0x7f9091c71880_0, 0;
    %load/vec4 v0x7f9091c72de0_0;
    %assign/vec4 v0x7f9091c71910_0, 0;
    %load/vec4 v0x7f9091c72810_0;
    %assign/vec4 v0x7f9091c71d70_0, 0;
    %load/vec4 v0x7f9091c720b0_0;
    %assign/vec4 v0x7f9091c719e0_0, 0;
    %load/vec4 v0x7f9091c72420_0;
    %assign/vec4 v0x7f9091c71b20_0, 0;
    %load/vec4 v0x7f9091c72380_0;
    %assign/vec4 v0x7f9091c71a80_0, 0;
    %load/vec4 v0x7f9091c724c0_0;
    %assign/vec4 v0x7f9091c71bc0_0, 0;
    %load/vec4 v0x7f9091c72a70_0;
    %assign/vec4 v0x7f9091c71ec0_0, 0;
    %load/vec4 v0x7f9091c74390_0;
    %assign/vec4 v0x7f9091c71e10_0, 0;
    %load/vec4 v0x7f9091c72780_0;
    %assign/vec4 v0x7f9091c71cd0_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7f9091c6dfa0;
T_15 ;
    %wait E_0x7f9091c6cd70;
    %load/vec4 v0x7f9091c71d70_0;
    %assign/vec4 v0x7f9091c733a0_0, 0;
    %load/vec4 v0x7f9091c71bc0_0;
    %assign/vec4 v0x7f9091c732f0_0, 0;
    %load/vec4 v0x7f9091c74540_0;
    %assign/vec4 v0x7f9091c73450_0, 0;
    %load/vec4 v0x7f9091c71880_0;
    %assign/vec4 v0x7f9091c73230_0, 0;
    %load/vec4 v0x7f9091c71ec0_0;
    %assign/vec4 v0x7f9091c73500_0, 0;
    %load/vec4 v0x7f9091c71a80_0;
    %assign/vec4 v0x7f9091c745d0_0, 0;
    %load/vec4 v0x7f9091c71b20_0;
    %assign/vec4 v0x7f9091c74710_0, 0;
    %load/vec4 v0x7f9091c71cd0_0;
    %assign/vec4 v0x7f9091c74660_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7f9091c6dbc0;
T_16 ;
    %wait E_0x7f9091c6d4b0;
    %load/vec4 v0x7f9091c6de00_0;
    %parti/s 3, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9091c6deb0_0, 0, 16;
    %jmp T_16.7;
T_16.0 ;
    %pushi/vec4 49402, 0, 16;
    %store/vec4 v0x7f9091c6deb0_0, 0, 16;
    %jmp T_16.7;
T_16.1 ;
    %pushi/vec4 7228, 0, 16;
    %store/vec4 v0x7f9091c6deb0_0, 0, 16;
    %jmp T_16.7;
T_16.2 ;
    %pushi/vec4 49026, 0, 16;
    %store/vec4 v0x7f9091c6deb0_0, 0, 16;
    %jmp T_16.7;
T_16.3 ;
    %pushi/vec4 49508, 0, 16;
    %store/vec4 v0x7f9091c6deb0_0, 0, 16;
    %jmp T_16.7;
T_16.4 ;
    %pushi/vec4 57298, 0, 16;
    %store/vec4 v0x7f9091c6deb0_0, 0, 16;
    %jmp T_16.7;
T_16.5 ;
    %pushi/vec4 48967, 0, 16;
    %store/vec4 v0x7f9091c6deb0_0, 0, 16;
    %jmp T_16.7;
T_16.7 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7f9091c6ca80;
T_17 ;
    %wait E_0x7f9091c6cdc0;
    %load/vec4 v0x7f9091c6d830_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9091c6d780_0, 0, 16;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7f9091c6d1e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x7f9091c6d1e0_0;
    %pad/u 32;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x7f9091c6d630_0;
    %store/vec4 v0x7f9091c6d780_0, 0, 16;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x7f9091c6d1e0_0;
    %cmpi/e 65520, 0, 16;
    %jmp/0xz  T_17.4, 4;
    %load/vec4 v0x7f9091c6d3e0_0;
    %store/vec4 v0x7f9091c6d780_0, 0, 16;
    %jmp T_17.5;
T_17.4 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9091c6d780_0, 0, 16;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7f9091c6ca80;
T_18 ;
    %wait E_0x7f9091c6cd70;
    %load/vec4 v0x7f9091c6d980_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9091c6d1e0_0;
    %pushi/vec4 65530, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x7f9091c6d8d0_0;
    %parti/s 7, 0, 2;
    %assign/vec4 v0x7f9091c6d330_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7f9091c6ca80;
T_19 ;
    %wait E_0x7f9091c6cd70;
    %load/vec4 v0x7f9091c6d980_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9091c6d1e0_0;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x7f9091c6d8d0_0;
    %load/vec4 v0x7f9091c6d1e0_0;
    %parti/s 7, 1, 2;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9091c6d6e0, 0, 4;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7f9091c49e90;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c74ee0_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x7f9091c49e90;
T_21 ;
    %delay 1, 0;
    %load/vec4 v0x7f9091c74ee0_0;
    %inv;
    %store/vec4 v0x7f9091c74ee0_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7f9091c49e90;
T_22 ;
    %vpi_call 3 57 "$display", "Instruction[pc]=[opcode,reg,reg,reg,imm]\012" {0 0 0};
    %vpi_call 3 59 "$display", "DataMemory[addr]=[read data, write data]\012" {0 0 0};
    %vpi_call 3 68 "$display", "Signals C-R-Sw-Disp[clock,reset,switch0,display]" {0 0 0};
    %vpi_call 3 70 "$display", "* Recall data memory addr = ALU output\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9091c755f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c75680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c75710_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9091c75710_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c75710_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9091c755f0_0, 0, 1;
    %delay 200, 0;
    %vpi_call 3 81 "$finish" {0 0 0};
    %end;
    .thread T_22;
    .scope S_0x7f9091c49e90;
T_23 ;
    %vpi_call 3 91 "$monitor", "Instr[%d]=[%b,%b,%b,%b,%b] DataMem[%d]=[%d,%d] C-R-Sw-Dsp[%b,%b,%b,%b]", v0x7f9091c75380_0, &PV<v0x7f9091c75450_0, 13, 3>, &PV<v0x7f9091c75450_0, 10, 3>, &PV<v0x7f9091c75450_0, 7, 3>, &PV<v0x7f9091c75450_0, 4, 3>, &PV<v0x7f9091c75450_0, 0, 4>, v0x7f9091c74ff0_0, v0x7f9091c75080_0, v0x7f9091c75220_0, v0x7f9091c74ee0_0, v0x7f9091c75710_0, v0x7f9091c755f0_0, v0x7f9091c75560_0 {0 0 0};
    %end;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "Parts.V";
    "testbench-LEGLiteSingle-Stage2.V";
    "IM1.V";
    "LEGLiteP0.V";
    "LEGLite-Control.V";
