{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1614537096899 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614537096901 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 28 19:31:36 2021 " "Processing started: Sun Feb 28 19:31:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614537096901 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1614537096901 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bladerf_micro -c bladerf_micro --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off bladerf_micro -c bladerf_micro --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1614537096901 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1614537098356 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1614537098356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/nios_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/nios_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_cpu-rtl " "Found design unit 1: nios_cpu-rtl" {  } { { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537119988 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu " "Found entity 1: nios_cpu" {  } { { "nios_cpu/synthesis/nios_cpu.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537119988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537119988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/nios_cpu_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/nios_cpu_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_cpu_rst_controller-rtl " "Found design unit 1: nios_cpu_rst_controller-rtl" {  } { { "nios_cpu/synthesis/nios_cpu_rst_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120000 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_rst_controller " "Found entity 1: nios_cpu_rst_controller" {  } { { "nios_cpu/synthesis/nios_cpu_rst_controller.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/nios_cpu_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_cpu/synthesis/nios_cpu_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_cpu_rst_controller_001-rtl " "Found design unit 1: nios_cpu_rst_controller_001-rtl" {  } { { "nios_cpu/synthesis/nios_cpu_rst_controller_001.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120012 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_rst_controller_001 " "Found entity 1: nios_cpu_rst_controller_001" {  } { { "nios_cpu/synthesis/nios_cpu_rst_controller_001.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/nios_cpu_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_cpu/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_cpu/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_irq_mapper " "Found entity 1: nios_cpu_irq_mapper" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_irq_mapper.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0 " "Found entity 1: nios_cpu_mm_interconnect_0" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_cpu_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_cpu_mm_interconnect_0_rsp_mux_001" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_cpu/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120104 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_rsp_mux " "Found entity 1: nios_cpu_mm_interconnect_0_rsp_mux" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_rsp_demux " "Found entity 1: nios_cpu_mm_interconnect_0_rsp_demux" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nios_cpu_mm_interconnect_0_cmd_mux_001" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_cmd_mux " "Found entity 1: nios_cpu_mm_interconnect_0_cmd_mux" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_cpu_mm_interconnect_0_cmd_demux_001" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_cmd_demux " "Found entity 1: nios_cpu_mm_interconnect_0_cmd_demux" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120156 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_cpu_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1614537120161 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_cpu_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1614537120162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios_cpu_mm_interconnect_0_router_003_default_decode" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120163 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_cpu_mm_interconnect_0_router_003 " "Found entity 2: nios_cpu_mm_interconnect_0_router_003" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120163 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_cpu_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1614537120171 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_cpu_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1614537120172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_cpu_mm_interconnect_0_router_002_default_decode" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120174 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_cpu_mm_interconnect_0_router_002 " "Found entity 2: nios_cpu_mm_interconnect_0_router_002" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_cpu_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1614537120184 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_cpu_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1614537120185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_cpu_mm_interconnect_0_router_001_default_decode" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120188 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_cpu_mm_interconnect_0_router_001 " "Found entity 2: nios_cpu_mm_interconnect_0_router_001" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120188 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_cpu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1614537120193 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_cpu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1614537120194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_router_default_decode " "Found entity 1: nios_cpu_mm_interconnect_0_router_default_decode" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120196 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_cpu_mm_interconnect_0_router " "Found entity 2: nios_cpu_mm_interconnect_0_router" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_cpu/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_ram " "Found entity 1: nios_cpu_ram" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_ram.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_nios2_gen2_0 " "Found entity 1: nios_cpu_nios2_gen2_0" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: nios_cpu_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120314 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_cpu_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: nios_cpu_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120314 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120314 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_cpu_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: nios_cpu_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120314 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_cpu_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: nios_cpu_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120314 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_cpu_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: nios_cpu_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120314 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_cpu_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: nios_cpu_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120314 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_cpu_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: nios_cpu_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120314 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: nios_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120314 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120314 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120314 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120314 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120314 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_cpu_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: nios_cpu_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120314 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_cpu_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: nios_cpu_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120314 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_cpu_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: nios_cpu_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120314 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_cpu_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: nios_cpu_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120314 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120314 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_cpu_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: nios_cpu_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120314 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_cpu_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: nios_cpu_nios2_gen2_0_cpu_nios2_oci" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120314 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_cpu_nios2_gen2_0_cpu " "Found entity 21: nios_cpu_nios2_gen2_0_cpu" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: nios_cpu_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: nios_cpu_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_nios2_gen2_0_cpu_test_bench " "Found entity 1: nios_cpu_nios2_gen2_0_cpu_test_bench" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_cpu_jtag_uart_0_sim_scfifo_w" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120370 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_cpu_jtag_uart_0_scfifo_w " "Found entity 2: nios_cpu_jtag_uart_0_scfifo_w" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120370 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_cpu_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_cpu_jtag_uart_0_sim_scfifo_r" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120370 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_cpu_jtag_uart_0_scfifo_r " "Found entity 4: nios_cpu_jtag_uart_0_scfifo_r" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120370 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_cpu_jtag_uart_0 " "Found entity 5: nios_cpu_jtag_uart_0" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/vctcxo_qsys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/vctcxo_qsys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vctcxo_qsys-rtl " "Found design unit 1: vctcxo_qsys-rtl" {  } { { "../fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/vctcxo_qsys.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/vctcxo_qsys.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120382 ""} { "Info" "ISGN_ENTITY_NAME" "1 vctcxo_qsys " "Found entity 1: vctcxo_qsys" {  } { { "../fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/vctcxo_qsys.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/vctcxo_qsys.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "../fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "../fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/vctcxo_tamer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/vctcxo_tamer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vctcxo_tamer-arch " "Found design unit 1: vctcxo_tamer-arch" {  } { { "../fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/vctcxo_tamer.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/vctcxo_tamer.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120413 ""} { "Info" "ISGN_ENTITY_NAME" "1 vctcxo_tamer " "Found entity 1: vctcxo_tamer" {  } { { "../fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/vctcxo_tamer.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/vctcxo_tamer.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/pps_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/pps_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pps_counter-arch " "Found design unit 1: pps_counter-arch" {  } { { "../fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/pps_counter.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/pps_counter.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120423 ""} { "Info" "ISGN_ENTITY_NAME" "1 pps_counter " "Found entity 1: pps_counter" {  } { { "../fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/pps_counter.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/pps_counter.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/edge_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/edge_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detector-arch " "Found design unit 1: edge_detector-arch" {  } { { "../fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/edge_detector.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/edge_detector.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120434 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "../fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/edge_detector.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/edge_detector.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/handshake.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/handshake.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 handshake-arch " "Found design unit 1: handshake-arch" {  } { { "../fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/handshake.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/handshake.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120444 ""} { "Info" "ISGN_ENTITY_NAME" "1 handshake " "Found entity 1: handshake" {  } { { "../fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/handshake.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/handshake.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/reset_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/reset_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_synchronizer-arch " "Found design unit 1: reset_synchronizer-arch" {  } { { "../fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/reset_synchronizer.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/reset_synchronizer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120453 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_synchronizer " "Found entity 1: reset_synchronizer" {  } { { "../fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/reset_synchronizer.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/reset_synchronizer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer-arch " "Found design unit 1: synchronizer-arch" {  } { { "../fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/synchronizer.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/synchronizer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120461 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "../fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/synchronizer.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/nuand/vctcxo_tamer/vctcxo_qsys/synthesis/submodules/synchronizer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/opencores/i2c/i2c_sys/synthesis/i2c_sys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/opencores/i2c/i2c_sys/synthesis/i2c_sys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_sys-rtl " "Found design unit 1: i2c_sys-rtl" {  } { { "../fpga/ip/opencores/i2c/i2c_sys/synthesis/i2c_sys.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/opencores/i2c/i2c_sys/synthesis/i2c_sys.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120471 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_sys " "Found entity 1: i2c_sys" {  } { { "../fpga/ip/opencores/i2c/i2c_sys/synthesis/i2c_sys.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/opencores/i2c/i2c_sys/synthesis/i2c_sys.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "../fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "../fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120491 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state ../fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_bit_ctrl.v(185) " "Unrecognized synthesis attribute \"enum_state\" at ../fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_bit_ctrl.v(185)" {  } { { "../fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_bit_ctrl.v" 185 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1614537120504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "../fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_bit_ctrl.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120507 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state ../fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_byte_ctrl.v(199) " "Unrecognized synthesis attribute \"enum_state\" at ../fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_byte_ctrl.v(199)" {  } { { "../fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_byte_ctrl.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_byte_ctrl.v" 199 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1614537120523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "../fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_byte_ctrl.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "../fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_top.v" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/i2c_master_top.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/gmateusdp/documents/trobina/development/software/bladerf/fpga/ip/opencores/i2c/i2c_sys/synthesis/submodules/timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bladerf_micro.vhd 1 1 " "Found 1 design units, including 1 entities, in source file bladerf_micro.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 bladerf_micro " "Found entity 1: bladerf_micro" {  } { { "bladerf_micro.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/bladerf_micro.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614537120564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120564 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"component\";  expecting \"end\", or \"(\", or an identifier (\"component\" is a reserved keyword), or a concurrent statement test_qip.vhd(16) " "VHDL syntax error at test_qip.vhd(16) near text \"component\";  expecting \"end\", or \"(\", or an identifier (\"component\" is a reserved keyword), or a concurrent statement" {  } { { "test_qip.vhd" "" { Text "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/test_qip.vhd" 16 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1614537120580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_qip.vhd 0 0 " "Found 0 design units, including 0 entities, in source file test_qip.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1614537120582 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/output_files/bladerf_micro.map.smsg " "Generated suppressed messages file C:/Users/GMateusDP/Documents/Trobina/Development/Software/BladeRF/bladerf_micro/output_files/bladerf_micro.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1614537120793 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614537120826 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 28 19:32:00 2021 " "Processing ended: Sun Feb 28 19:32:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614537120826 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614537120826 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614537120826 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1614537120826 ""}
