5 18 181 2 *
8 /home/bryce3/trevorw/stable/covered/diags/verilog 2 -t (main) 2 -vcd (op_assign1.vcd) 2 -o (op_assign1.cdd) 2 -v (op_assign1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 op_assign1.v 1 74 1
2 1 3d 5 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 2 3d 10 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u1
2 3 3d 15 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u2
2 4 3d 20 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u3
2 5 3d 25 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u4
2 6 3d 30 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u5
2 7 3d 35 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u6
2 8 3d 40 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u7
2 9 3d 45 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u8
2 10 3d 50 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u9
2 11 3d 55 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u10
2 12 3d 60 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u11
1 a 1 3 107000a 1 0 3 0 4 17 0 f 0 2 0 0
1 b 2 3 107000d 1 0 3 0 4 17 0 f 0 e 0 0
1 c 3 3 1070010 1 0 3 0 4 17 0 f 0 2 1 0
1 d 4 3 1070013 1 0 3 0 4 17 0 f 0 1 2 0
1 e 5 3 1070016 1 0 3 0 4 17 0 f 0 0 2 0
1 f 6 3 1070019 1 0 3 0 4 17 0 f 0 4 1 0
1 g 7 3 107001c 1 0 3 0 4 17 0 f 0 2 8 0
1 h 8 3 107001f 1 0 3 0 4 17 0 f 0 4 1 0
1 i 9 3 1070022 1 0 3 0 4 17 0 f 0 2 8 0
1 j 10 3 1070025 1 0 3 0 4 17 0 f 0 0 d 0
1 k 11 3 1070028 1 0 3 0 4 17 0 f 0 2 0 0
1 l 12 3 107002b 1 0 3 0 4 17 0 f 0 1 2 0
4 1 5 8 1 0 0 1
4 2 10 8 1 0 0 2
4 3 15 8 1 0 0 3
4 4 20 8 1 0 0 4
4 5 25 8 1 0 0 5
4 6 30 8 1 0 0 6
4 7 35 8 1 0 0 7
4 8 40 8 1 0 0 8
4 9 45 8 1 0 0 9
4 10 50 8 1 0 0 10
4 11 55 8 1 0 0 11
4 12 60 8 1 0 0 12
3 1 main.$u0 "main.$u0" 0 op_assign1.v 0 8 1
2 13 0 6 50005 1 1004 0 0 32 48 0 0
2 14 1 6 10001 0 1410 0 0 4 1 a
2 15 37 6 10005 1 16 13 14
2 16 0 7 60006 1 1008 0 0 32 48 2 0
2 17 1 7 10001 1 1414 0 0 4 1 a
2 18 5c 7 10006 1 109a 16 17 32 18 0 ffffffff fffffffd 2 0 0
4 15 6 1 11 18 18 15
4 18 7 1 0 0 0 15
3 1 main.$u1 "main.$u1" 0 op_assign1.v 0 13 1
2 19 0 11 50005 1 1004 0 0 32 48 0 0
2 20 1 11 10001 0 1410 0 0 4 1 b
2 21 37 11 10005 1 16 19 20
2 22 0 12 60006 1 1008 0 0 32 48 2 0
2 23 1 12 10001 1 1414 0 0 4 1 b
2 24 5d 12 10006 1 109a 22 23 32 18 0 ffffffff fffffffd 2 0 0
4 21 11 1 11 24 24 21
4 24 12 1 0 0 0 21
3 1 main.$u2 "main.$u2" 0 op_assign1.v 0 18 1
2 25 0 16 50005 1 1008 0 0 32 48 1 0
2 26 1 16 10001 0 1410 0 0 4 1 c
2 27 37 16 10005 1 1a 25 26
2 28 0 17 60006 1 1008 0 0 32 48 2 0
2 29 1 17 10001 1 1418 0 0 4 1 c
2 30 5e 17 10006 1 121a 28 29 32 18 0 ffffffff fffffffd 2 0 0
4 27 16 1 11 30 30 27
4 30 17 1 0 0 0 27
3 1 main.$u3 "main.$u3" 0 op_assign1.v 0 23 1
2 31 0 21 50005 1 1008 0 0 32 48 2 0
2 32 1 21 10001 0 1410 0 0 4 1 d
2 33 37 21 10005 1 1a 31 32
2 34 0 22 60006 1 1008 0 0 32 48 2 0
2 35 1 22 10001 1 1418 0 0 4 1 d
2 36 5f 22 10006 1 121a 34 35 32 18 0 ffffffff fffffffe 1 0 0
4 33 21 1 11 36 36 33
4 36 22 1 0 0 0 33
3 1 main.$u4 "main.$u4" 0 op_assign1.v 0 28 1
2 37 0 26 50005 1 1008 0 0 32 48 2 0
2 38 1 26 10001 0 1410 0 0 4 1 e
2 39 37 26 10005 1 1a 37 38
2 40 0 27 60006 1 1008 0 0 32 48 2 0
2 41 1 27 10001 1 1418 0 0 4 1 e
2 42 60 27 10006 1 1216 40 41 32 18 0 ffffffff ffffffff 0 0 0
4 39 26 1 11 42 42 39
4 42 27 1 0 0 0 39
3 1 main.$u5 "main.$u5" 0 op_assign1.v 0 33 1
2 43 0 31 50005 1 1008 0 0 32 48 1 0
2 44 1 31 10001 0 1410 0 0 4 1 f
2 45 37 31 10005 1 1a 43 44
2 46 0 32 70007 1 1008 0 0 32 48 2 0
2 47 1 32 10001 1 1418 0 0 4 1 f
2 48 64 32 10007 1 121a 46 47 32 18 0 ffffffff fffffffb 4 0 0
4 45 31 1 11 48 48 45
4 48 32 1 0 0 0 45
3 1 main.$u6 "main.$u6" 0 op_assign1.v 0 38 1
2 49 0 36 50005 1 1008 0 0 32 48 8 0
2 50 1 36 10001 0 1410 0 0 4 1 g
2 51 37 36 10005 1 1a 49 50
2 52 0 37 70007 1 1008 0 0 32 48 2 0
2 53 1 37 10001 1 1418 0 0 4 1 g
2 54 65 37 10007 1 121a 52 53 32 18 0 ffffffff fffffffd 2 0 0
4 51 36 1 11 54 54 51
4 54 37 1 0 0 0 51
3 1 main.$u7 "main.$u7" 0 op_assign1.v 0 43 1
2 55 0 41 50005 1 1008 0 0 32 48 1 0
2 56 1 41 10001 0 1410 0 0 4 1 h
2 57 37 41 10005 1 1a 55 56
2 58 0 42 80008 1 1008 0 0 32 48 2 0
2 59 1 42 10001 1 1418 0 0 4 1 h
2 60 66 42 10008 1 121a 58 59 32 18 0 ffffffff fffffffb 4 0 0
4 57 41 1 11 60 60 57
4 60 42 1 0 0 0 57
3 1 main.$u8 "main.$u8" 0 op_assign1.v 0 48 1
2 61 0 46 50005 1 1008 0 0 32 48 8 0
2 62 1 46 10001 0 1410 0 0 4 1 i
2 63 37 46 10005 1 1a 61 62
2 64 0 47 80008 1 1008 0 0 32 48 2 0
2 65 1 47 10001 1 1418 0 0 4 1 i
2 66 67 47 10008 1 121a 64 65 32 18 0 ffffffff fffffffd 2 0 0
4 63 46 1 11 66 66 63
4 66 47 1 0 0 0 63
3 1 main.$u9 "main.$u9" 0 op_assign1.v 0 53 1
2 67 0 51 50006 1 1008 0 0 32 48 f 0
2 68 1 51 10001 0 1410 0 0 4 1 j
2 69 37 51 10006 1 1a 67 68
2 70 0 52 60006 1 1008 0 0 32 48 2 0
2 71 1 52 10001 1 1418 0 0 4 1 j
2 72 61 52 10006 1 121a 70 71 32 18 0 ffffffff fffffff0 fffffffd 2 0
4 69 51 1 11 72 72 69
4 72 52 1 0 0 0 69
3 1 main.$u10 "main.$u10" 0 op_assign1.v 0 58 1
2 73 0 56 50005 1 1004 0 0 32 48 0 0
2 74 1 56 10001 0 1410 0 0 4 1 k
2 75 37 56 10005 1 16 73 74
2 76 0 57 60006 1 1008 0 0 32 48 2 0
2 77 1 57 10001 1 1414 0 0 4 1 k
2 78 62 57 10006 1 109a 76 77 32 18 0 ffffffff 0 2 fffffffd 0
4 75 56 1 11 78 78 75
4 78 57 1 0 0 0 75
3 1 main.$u11 "main.$u11" 0 op_assign1.v 0 63 1
2 79 0 61 50005 1 1008 0 0 32 48 2 0
2 80 1 61 10001 0 1410 0 0 4 1 l
2 81 37 61 10005 1 1a 79 80
2 82 0 62 60006 1 1008 0 0 32 48 3 0
2 83 1 62 10001 1 1418 0 0 4 1 l
2 84 63 62 10006 1 121a 82 83 32 18 0 ffffffff fffffffc 1 0 2
4 81 61 1 11 84 84 81
4 84 62 1 0 0 0 81
3 1 main.$u12 "main.$u12" 0 op_assign1.v 0 72 1
