[["A Variable Instruction Stream Extension to the VLIW Architecture.", ["Andrew Wolfe", "John Paul Shen"], "https://doi.org/10.1145/106972.106976", 13], ["Reducing the Branch Penalty by Rearranging Instructions in Double-Width Memory.", ["Manolis Katevenis", "Nestoras Tzartzanis"], "https://doi.org/10.1145/106972.106977", 13], ["The Floating-Point Performance of a Superscalar SPARC Processor.", ["Roland L. Lee", "Alex Y. Kwok", "Faye A. Briggs"], "https://doi.org/10.1145/106972.106978", 10], ["Software Prefetching.", ["David Callahan", "Ken Kennedy", "Allan Porterfield"], "https://doi.org/10.1145/106972.106979", 13], ["High-Bandwidth Data Memory Systems for Superscalar Processors.", ["Gurindar S. Sohi", "Manoj Franklin"], "https://doi.org/10.1145/106972.106980", 10], ["The Cache Performance and Optimizations of Blocked Algorithms.", ["Monica S. Lam", "Edward E. Rothberg", "Michael E. Wolf"], "https://doi.org/10.1145/106972.106981", 12], ["The Effect of Context Switches on Cache Performance.", ["Jeffrey C. Mogul", "Anita Borg"], "https://doi.org/10.1145/106972.106982", 10], ["A Portable Interface for On-the-Fly Instruction Space Modifiction.", ["David Keppel"], "https://doi.org/10.1145/106972.106983", 10], ["Virtual Memory Primitives for User Programs.", ["Andrew W. Appel", "Kai Li"], "https://doi.org/10.1145/106972.106984", 12], ["The Interaction of Architecture and Operating System Design.", ["Thomas E. Anderson", "Henry M. Levy", "Brian N. Bershad", "Edward D. Lazowska"], "https://doi.org/10.1145/106972.106985", 13], ["Integrating Register Allocation and Instruction Scheduling for RISCs.", ["David G. Bradlee", "Susan J. Eggers", "Robert R. Henry"], "https://doi.org/10.1145/106972.106986", 10], ["Code Generation for Streaming: An Access/Execute Mechanism.", ["Manuel E. Benitez", "Jack W. Davidson"], "https://doi.org/10.1145/106972.106987", 10], ["Efficient Implementation of High Level Parallel Programs.", ["Rajive L. Bagrodia", "Sharad Mathur"], "https://doi.org/10.1145/106972.376053", 10], ["Vector Register Design for Polycyclic Vector Scheduling.", ["William H. Mangione-Smith", "Santosh G. Abraham", "Edward S. Davidson"], "https://doi.org/10.1145/106972.328664", 10], ["Fine-Grain Parallelism with Minimal Hardware Support: A Compiler-Controlled Threaded Abstract Machine.", ["David E. Culler", "Anurag Sah", "Klaus E. Schauser", "Thorsten von Eicken", "John Wawrzynek"], "https://doi.org/10.1145/106972.106990", 12], ["Limits of Instruction-Level Parallelism.", ["David W. Wall"], "https://doi.org/10.1145/106972.106991", 13], ["Performance Consequences of Parity Placement in Disk Arrays.", ["Edward K. Lee", "Randy H. Katz"], "https://doi.org/10.1145/106972.106992", 10], ["Integration of Compression and Caching for a Two-Level File System.", ["Vincent Cate", "Thomas R. Gross"], "https://doi.org/10.1145/106972.106993", 12], ["NUMA Policies and Their Relation to Memory Architecture.", ["William J. Bolosky", "Michael L. Scott", "Robert P. Fitzgerald", "Robert J. Fowler", "Alan L. Cox"], "https://doi.org/10.1145/106972.106994", 10], ["LimitLESS Directories: A Scalable Cache Coherence Scheme.", ["David Chaiken", "John Kubiatowicz", "Anant Agarwal"], "https://doi.org/10.1145/106972.106995", 11], ["An Efficient Cache-Based Access Anomaly Detection Scheme.", ["Sang Lyul Min", "Jong-Deok Choi"], "https://doi.org/10.1145/106972.106996", 10], ["Performance Evaluation of Memory Consistency Models for Shared Memory Multiprocessors.", ["Kourosh Gharachorloo", "Anoop Gupta", "John L. Hennessy"], "https://doi.org/10.1145/106972.106997", 13], ["Process Coordination with Fetch-and-Increment.", ["Eric Freudenthal", "Allan Gottlieb"], "https://doi.org/10.1145/106972.106998", 9], ["Synchronization without Contention.", ["John M. Mellor-Crummey", "Michael L. Scott"], "https://doi.org/10.1145/106972.106999", 10], ["The Case for a Read Barrier.", ["Douglas Johnson"], "https://doi.org/10.1145/106972.107000", 9], ["An Analysis of SPARC and MIPS Instruction Set Utilization on the SPEC Benchmarks.", ["Robert F. Cmelik", "Shing I. Kong", "David R. Ditzel", "Edmund J. Kelly"], "https://doi.org/10.1145/106972.107001", 13], ["Performance Characteristics of Architectural Features of the IBM RISC System/6000.", ["C. Brian Hall", "Kevin OBrien"], "https://doi.org/10.1145/106972.107002", 7], ["Performance From Architecture: Comparing a RISC and CISC with Similar Hardware Organization.", ["Dileep Bhandarkar", "Douglas W. Clark"], "https://doi.org/10.1145/106972.107003", 10]]