Analysis & Synthesis report for project
Sat Dec 02 17:39:18 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |project|ps2decoder:p2d|PS2_Controller:PS2|s_ps2_transceiver
 11. State Machine - |project|ps2decoder:p2d|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 12. State Machine - |project|ps2decoder:p2d|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 13. State Machine - |project|ram_rw:rw0|ram_dpath:ramd0|tab_shift
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for ram_rw:rw0|ram_dpath:ramd0|ram2048x7:ram0|altsyncram:altsyncram_component|altsyncram_q2n1:auto_generated
 20. Source assignments for fill:f0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_8an1:auto_generated
 21. Parameter Settings for User Entity Instance: ram_rw:rw0|ram_dpath:ramd0|ram2048x7:ram0|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: ps2decoder:p2d|PS2_Controller:PS2
 23. Parameter Settings for User Entity Instance: ps2decoder:p2d|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out
 24. Parameter Settings for User Entity Instance: fill:f0|vga_adapter:VGA
 25. Parameter Settings for User Entity Instance: fill:f0|vga_adapter:VGA|vga_address_translator:user_input_translator
 26. Parameter Settings for User Entity Instance: fill:f0|vga_adapter:VGA|altsyncram:VideoMemory
 27. Parameter Settings for User Entity Instance: fill:f0|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 28. Parameter Settings for User Entity Instance: fill:f0|vga_adapter:VGA|vga_controller:controller
 29. Parameter Settings for User Entity Instance: fill:f0|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 30. Parameter Settings for Inferred Entity Instance: ram_rw:rw0|ram_dpath:ramd0|cat:cat0|lpm_divide:Div1
 31. Parameter Settings for Inferred Entity Instance: ram_rw:rw0|ram_dpath:ramd0|cat:cat0|lpm_divide:Div0
 32. altsyncram Parameter Settings by Entity Instance
 33. altpll Parameter Settings by Entity Instance
 34. Port Connectivity Checks: "fill:f0|vga_adapter:VGA"
 35. Port Connectivity Checks: "blink_top:b_t0"
 36. Port Connectivity Checks: "asciidisplay:ad0"
 37. Port Connectivity Checks: "ps2decoder:p2d|PS2_Controller:PS2"
 38. Port Connectivity Checks: "ram_rw:rw0|ram_dpath:ramd0"
 39. Port Connectivity Checks: "ram_rw:rw0|hexdisp:h1"
 40. Port Connectivity Checks: "ram_rw:rw0"
 41. Port Connectivity Checks: "hexdisp:h5"
 42. Post-Synthesis Netlist Statistics for Top Partition
 43. Elapsed Time Per Partition
 44. Analysis & Synthesis Messages
 45. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Dec 02 17:39:17 2017       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; project                                     ;
; Top-level Entity Name           ; project                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 324                                         ;
; Total pins                      ; 84                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 244,736                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; project            ; project            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                          ;
+-----------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                    ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                         ; Library ;
+-----------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------+---------+
; blink_module.v                                      ; yes             ; User Verilog HDL File                  ; Z:/Desktop/Quartus/Project/Final/blink_module.v                                      ;         ;
; ram+address.v                                       ; yes             ; User Verilog HDL File                  ; Z:/Desktop/Quartus/Project/Final/ram+address.v                                       ;         ;
; ascii_decoder.v                                     ; yes             ; User Verilog HDL File                  ; Z:/Desktop/Quartus/Project/Final/ascii_decoder.v                                     ;         ;
; includes/PS2_Controller/PS2_Controller.v            ; yes             ; User Verilog HDL File                  ; Z:/Desktop/Quartus/Project/Final/includes/PS2_Controller/PS2_Controller.v            ;         ;
; includes/PS2_Controller/Altera_UP_PS2_Data_In.v     ; yes             ; User Verilog HDL File                  ; Z:/Desktop/Quartus/Project/Final/includes/PS2_Controller/Altera_UP_PS2_Data_In.v     ;         ;
; includes/PS2_Controller/Altera_UP_PS2_Command_Out.v ; yes             ; User Verilog HDL File                  ; Z:/Desktop/Quartus/Project/Final/includes/PS2_Controller/Altera_UP_PS2_Command_Out.v ;         ;
; includes/vga_adapter/vga_pll.v                      ; yes             ; User Wizard-Generated File             ; Z:/Desktop/Quartus/Project/Final/includes/vga_adapter/vga_pll.v                      ;         ;
; includes/vga_adapter/vga_controller.v               ; yes             ; User Verilog HDL File                  ; Z:/Desktop/Quartus/Project/Final/includes/vga_adapter/vga_controller.v               ;         ;
; includes/vga_adapter/vga_address_translator.v       ; yes             ; User Verilog HDL File                  ; Z:/Desktop/Quartus/Project/Final/includes/vga_adapter/vga_address_translator.v       ;         ;
; includes/vga_adapter/vga_adapter.v                  ; yes             ; User Verilog HDL File                  ; Z:/Desktop/Quartus/Project/Final/includes/vga_adapter/vga_adapter.v                  ;         ;
; includes/fill.v                                     ; yes             ; User Verilog HDL File                  ; Z:/Desktop/Quartus/Project/Final/includes/fill.v                                     ;         ;
; project.v                                           ; yes             ; User Verilog HDL File                  ; Z:/Desktop/Quartus/Project/Final/project.v                                           ;         ;
; letter_decoder.v                                    ; yes             ; User Verilog HDL File                  ; Z:/Desktop/Quartus/Project/Final/letter_decoder.v                                    ;         ;
; ps2_decoder.v                                       ; yes             ; User Verilog HDL File                  ; Z:/Desktop/Quartus/Project/Final/ps2_decoder.v                                       ;         ;
; hex_display.v                                       ; yes             ; User Verilog HDL File                  ; Z:/Desktop/Quartus/Project/Final/hex_display.v                                       ;         ;
; cursor_module.v                                     ; yes             ; User Verilog HDL File                  ; Z:/Desktop/Quartus/Project/Final/cursor_module.v                                     ;         ;
; ram2048x7.v                                         ; yes             ; User Wizard-Generated File             ; Z:/Desktop/Quartus/Project/Final/ram2048x7.v                                         ;         ;
; altsyncram.tdf                                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf                ;         ;
; stratix_ram_block.inc                               ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc         ;         ;
; lpm_mux.inc                                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc                   ;         ;
; lpm_decode.inc                                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc                ;         ;
; aglobal170.inc                                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc                ;         ;
; a_rdenreg.inc                                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                 ;         ;
; altrom.inc                                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc                    ;         ;
; altram.inc                                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc                    ;         ;
; altdpram.inc                                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc                  ;         ;
; db/altsyncram_q2n1.tdf                              ; yes             ; Auto-Generated Megafunction            ; Z:/Desktop/Quartus/Project/Final/db/altsyncram_q2n1.tdf                              ;         ;
; db/altsyncram_8an1.tdf                              ; yes             ; Auto-Generated Megafunction            ; Z:/Desktop/Quartus/Project/Final/db/altsyncram_8an1.tdf                              ;         ;
; includes/blackkk.mif                                ; yes             ; Auto-Found Memory Initialization File  ; Z:/Desktop/Quartus/Project/Final/includes/blackkk.mif                                ;         ;
; db/decode_nma.tdf                                   ; yes             ; Auto-Generated Megafunction            ; Z:/Desktop/Quartus/Project/Final/db/decode_nma.tdf                                   ;         ;
; db/decode_g2a.tdf                                   ; yes             ; Auto-Generated Megafunction            ; Z:/Desktop/Quartus/Project/Final/db/decode_g2a.tdf                                   ;         ;
; db/mux_2hb.tdf                                      ; yes             ; Auto-Generated Megafunction            ; Z:/Desktop/Quartus/Project/Final/db/mux_2hb.tdf                                      ;         ;
; altpll.tdf                                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf                    ;         ;
; stratix_pll.inc                                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_pll.inc               ;         ;
; stratixii_pll.inc                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratixii_pll.inc             ;         ;
; cycloneii_pll.inc                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cycloneii_pll.inc             ;         ;
; db/altpll_80u.tdf                                   ; yes             ; Auto-Generated Megafunction            ; Z:/Desktop/Quartus/Project/Final/db/altpll_80u.tdf                                   ;         ;
; lpm_divide.tdf                                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_divide.tdf                ;         ;
; abs_divider.inc                                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/abs_divider.inc               ;         ;
; sign_div_unsign.inc                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sign_div_unsign.inc           ;         ;
; db/lpm_divide_6am.tdf                               ; yes             ; Auto-Generated Megafunction            ; Z:/Desktop/Quartus/Project/Final/db/lpm_divide_6am.tdf                               ;         ;
; db/sign_div_unsign_ckh.tdf                          ; yes             ; Auto-Generated Megafunction            ; Z:/Desktop/Quartus/Project/Final/db/sign_div_unsign_ckh.tdf                          ;         ;
; db/alt_u_div_use.tdf                                ; yes             ; Auto-Generated Megafunction            ; Z:/Desktop/Quartus/Project/Final/db/alt_u_div_use.tdf                                ;         ;
; db/lpm_divide_5am.tdf                               ; yes             ; Auto-Generated Megafunction            ; Z:/Desktop/Quartus/Project/Final/db/lpm_divide_5am.tdf                               ;         ;
; db/sign_div_unsign_bkh.tdf                          ; yes             ; Auto-Generated Megafunction            ; Z:/Desktop/Quartus/Project/Final/db/sign_div_unsign_bkh.tdf                          ;         ;
; db/alt_u_div_sse.tdf                                ; yes             ; Auto-Generated Megafunction            ; Z:/Desktop/Quartus/Project/Final/db/alt_u_div_sse.tdf                                ;         ;
+-----------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 708            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1180           ;
;     -- 7 input functions                    ; 34             ;
;     -- 6 input functions                    ; 195            ;
;     -- 5 input functions                    ; 232            ;
;     -- 4 input functions                    ; 232            ;
;     -- <=3 input functions                  ; 487            ;
;                                             ;                ;
; Dedicated logic registers                   ; 324            ;
;                                             ;                ;
; I/O pins                                    ; 84             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 244736         ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 328            ;
; Total fan-out                               ; 7039           ;
; Average fan-out                             ; 4.11           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; Compilation Hierarchy Node                                 ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                          ; Entity Name               ; Library Name ;
+------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; |project                                                   ; 1180 (45)           ; 324 (0)                   ; 244736            ; 0          ; 84   ; 0            ; |project                                                                                                                                     ; project                   ; work         ;
;    |asciidisplay:ad0|                                      ; 307 (0)             ; 42 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |project|asciidisplay:ad0                                                                                                                    ; asciidisplay              ; work         ;
;       |control:c0|                                         ; 11 (11)             ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |project|asciidisplay:ad0|control:c0                                                                                                         ; control                   ; work         ;
;       |datapath:d0|                                        ; 296 (44)            ; 39 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |project|asciidisplay:ad0|datapath:d0                                                                                                        ; datapath                  ; work         ;
;          |letterDecoder:ld0|                               ; 245 (245)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|asciidisplay:ad0|datapath:d0|letterDecoder:ld0                                                                                      ; letterDecoder             ; work         ;
;          |rowcolCounter:rc0|                               ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |project|asciidisplay:ad0|datapath:d0|rowcolCounter:rc0                                                                                      ; rowcolCounter             ; work         ;
;    |blink_top:b_t0|                                        ; 67 (0)              ; 56 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |project|blink_top:b_t0                                                                                                                      ; blink_top                 ; work         ;
;       |blink_ctrl:b_C|                                     ; 4 (4)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |project|blink_top:b_t0|blink_ctrl:b_C                                                                                                       ; blink_ctrl                ; work         ;
;       |blink_dpath:b_d|                                    ; 23 (19)             ; 20 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |project|blink_top:b_t0|blink_dpath:b_d                                                                                                      ; blink_dpath               ; work         ;
;          |rowcol_counter:rc_c|                             ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |project|blink_top:b_t0|blink_dpath:b_d|rowcol_counter:rc_c                                                                                  ; rowcol_counter            ; work         ;
;       |ratedivider:r0|                                     ; 40 (40)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |project|blink_top:b_t0|ratedivider:r0                                                                                                       ; ratedivider               ; work         ;
;    |cursorstate:cur0|                                      ; 43 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |project|cursorstate:cur0                                                                                                                    ; cursorstate               ; work         ;
;       |cursor_dpath:d_p0|                                  ; 43 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |project|cursorstate:cur0|cursor_dpath:d_p0                                                                                                  ; cursor_dpath              ; work         ;
;          |write_cursor:wc|                                 ; 43 (43)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |project|cursorstate:cur0|cursor_dpath:d_p0|write_cursor:wc                                                                                  ; write_cursor              ; work         ;
;    |fill:f0|                                               ; 96 (0)              ; 34 (0)                    ; 230400            ; 0          ; 0    ; 0            ; |project|fill:f0                                                                                                                             ; fill                      ; work         ;
;       |vga_adapter:VGA|                                    ; 96 (3)              ; 34 (0)                    ; 230400            ; 0          ; 0    ; 0            ; |project|fill:f0|vga_adapter:VGA                                                                                                             ; vga_adapter               ; work         ;
;          |altsyncram:VideoMemory|                          ; 32 (0)              ; 8 (0)                     ; 230400            ; 0          ; 0    ; 0            ; |project|fill:f0|vga_adapter:VGA|altsyncram:VideoMemory                                                                                      ; altsyncram                ; work         ;
;             |altsyncram_8an1:auto_generated|               ; 32 (0)              ; 8 (8)                     ; 230400            ; 0          ; 0    ; 0            ; |project|fill:f0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_8an1:auto_generated                                                       ; altsyncram_8an1           ; work         ;
;                |decode_g2a:rden_decode_b|                  ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|fill:f0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_8an1:auto_generated|decode_g2a:rden_decode_b                              ; decode_g2a                ; work         ;
;                |decode_nma:decode2|                        ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|fill:f0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_8an1:auto_generated|decode_nma:decode2                                    ; decode_nma                ; work         ;
;                |mux_2hb:mux3|                              ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|fill:f0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_8an1:auto_generated|mux_2hb:mux3                                          ; mux_2hb                   ; work         ;
;          |vga_address_translator:user_input_translator|    ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|fill:f0|vga_adapter:VGA|vga_address_translator:user_input_translator                                                                ; vga_address_translator    ; work         ;
;          |vga_controller:controller|                       ; 43 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |project|fill:f0|vga_adapter:VGA|vga_controller:controller                                                                                   ; vga_controller            ; work         ;
;             |vga_address_translator:controller_translator| ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|fill:f0|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                      ; vga_address_translator    ; work         ;
;          |vga_pll:mypll|                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|fill:f0|vga_adapter:VGA|vga_pll:mypll                                                                                               ; vga_pll                   ; work         ;
;             |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|fill:f0|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                       ; altpll                    ; work         ;
;                |altpll_80u:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|fill:f0|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                                             ; altpll_80u                ; work         ;
;    |hexdisp:h5|                                            ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|hexdisp:h5                                                                                                                          ; hexdisp                   ; work         ;
;    |ps2decoder:p2d|                                        ; 184 (2)             ; 113 (7)                   ; 0                 ; 0          ; 0    ; 0            ; |project|ps2decoder:p2d                                                                                                                      ; ps2decoder                ; work         ;
;       |PS2_Controller:PS2|                                 ; 104 (7)             ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |project|ps2decoder:p2d|PS2_Controller:PS2                                                                                                   ; PS2_Controller            ; work         ;
;          |Altera_UP_PS2_Command_Out:PS2_Command_Out|       ; 83 (83)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |project|ps2decoder:p2d|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out                                                         ; Altera_UP_PS2_Command_Out ; work         ;
;          |Altera_UP_PS2_Data_In:PS2_Data_In|               ; 14 (14)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |project|ps2decoder:p2d|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In                                                                 ; Altera_UP_PS2_Data_In     ; work         ;
;       |ps2control:pc|                                      ; 14 (14)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |project|ps2decoder:p2d|ps2control:pc                                                                                                        ; ps2control                ; work         ;
;       |ps2datapath:pd|                                     ; 64 (18)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |project|ps2decoder:p2d|ps2datapath:pd                                                                                                       ; ps2datapath               ; work         ;
;          |outputkey:ok|                                    ; 46 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|ps2decoder:p2d|ps2datapath:pd|outputkey:ok                                                                                          ; outputkey                 ; work         ;
;             |alternate_table:at|                           ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|ps2decoder:p2d|ps2datapath:pd|outputkey:ok|alternate_table:at                                                                       ; alternate_table           ; work         ;
;             |default_table:dt|                             ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|ps2decoder:p2d|ps2datapath:pd|outputkey:ok|default_table:dt                                                                         ; default_table             ; work         ;
;    |ram_rw:rw0|                                            ; 432 (0)             ; 63 (7)                    ; 14336             ; 0          ; 0    ; 0            ; |project|ram_rw:rw0                                                                                                                          ; ram_rw                    ; work         ;
;       |hexdisp:h0|                                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|ram_rw:rw0|hexdisp:h0                                                                                                               ; hexdisp                   ; work         ;
;       |hexdisp:h1|                                         ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|ram_rw:rw0|hexdisp:h1                                                                                                               ; hexdisp                   ; work         ;
;       |hexdisp:h4|                                         ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|ram_rw:rw0|hexdisp:h4                                                                                                               ; hexdisp                   ; work         ;
;       |ram_crtl:ramc0|                                     ; 42 (39)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |project|ram_rw:rw0|ram_crtl:ramc0                                                                                                           ; ram_crtl                  ; work         ;
;          |asciiExists:ae0|                                 ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|ram_rw:rw0|ram_crtl:ramc0|asciiExists:ae0                                                                                           ; asciiExists               ; work         ;
;       |ram_dpath:ramd0|                                    ; 367 (101)           ; 51 (16)                   ; 14336             ; 0          ; 0    ; 0            ; |project|ram_rw:rw0|ram_dpath:ramd0                                                                                                          ; ram_dpath                 ; work         ;
;          |cat:cat0|                                        ; 123 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|ram_rw:rw0|ram_dpath:ramd0|cat:cat0                                                                                                 ; cat                       ; work         ;
;             |lpm_divide:Div0|                              ; 58 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|ram_rw:rw0|ram_dpath:ramd0|cat:cat0|lpm_divide:Div0                                                                                 ; lpm_divide                ; work         ;
;                |lpm_divide_5am:auto_generated|             ; 58 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|ram_rw:rw0|ram_dpath:ramd0|cat:cat0|lpm_divide:Div0|lpm_divide_5am:auto_generated                                                   ; lpm_divide_5am            ; work         ;
;                   |sign_div_unsign_bkh:divider|            ; 58 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|ram_rw:rw0|ram_dpath:ramd0|cat:cat0|lpm_divide:Div0|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh       ; work         ;
;                      |alt_u_div_sse:divider|               ; 58 (58)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|ram_rw:rw0|ram_dpath:ramd0|cat:cat0|lpm_divide:Div0|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider ; alt_u_div_sse             ; work         ;
;             |lpm_divide:Div1|                              ; 65 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|ram_rw:rw0|ram_dpath:ramd0|cat:cat0|lpm_divide:Div1                                                                                 ; lpm_divide                ; work         ;
;                |lpm_divide_6am:auto_generated|             ; 65 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|ram_rw:rw0|ram_dpath:ramd0|cat:cat0|lpm_divide:Div1|lpm_divide_6am:auto_generated                                                   ; lpm_divide_6am            ; work         ;
;                   |sign_div_unsign_ckh:divider|            ; 65 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|ram_rw:rw0|ram_dpath:ramd0|cat:cat0|lpm_divide:Div1|lpm_divide_6am:auto_generated|sign_div_unsign_ckh:divider                       ; sign_div_unsign_ckh       ; work         ;
;                      |alt_u_div_use:divider|               ; 65 (65)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|ram_rw:rw0|ram_dpath:ramd0|cat:cat0|lpm_divide:Div1|lpm_divide_6am:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_use:divider ; alt_u_div_use             ; work         ;
;          |nextBlock:nb0|                                   ; 143 (143)           ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |project|ram_rw:rw0|ram_dpath:ramd0|nextBlock:nb0                                                                                            ; nextBlock                 ; work         ;
;          |ram2048x7:ram0|                                  ; 0 (0)               ; 0 (0)                     ; 14336             ; 0          ; 0    ; 0            ; |project|ram_rw:rw0|ram_dpath:ramd0|ram2048x7:ram0                                                                                           ; ram2048x7                 ; work         ;
;             |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 14336             ; 0          ; 0    ; 0            ; |project|ram_rw:rw0|ram_dpath:ramd0|ram2048x7:ram0|altsyncram:altsyncram_component                                                           ; altsyncram                ; work         ;
;                |altsyncram_q2n1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 14336             ; 0          ; 0    ; 0            ; |project|ram_rw:rw0|ram_dpath:ramd0|ram2048x7:ram0|altsyncram:altsyncram_component|altsyncram_q2n1:auto_generated                            ; altsyncram_q2n1           ; work         ;
+------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------+
; Name                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                  ;
+---------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------+
; fill:f0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_8an1:auto_generated|ALTSYNCRAM                            ; AUTO ; Simple Dual Port ; 76800        ; 3            ; 76800        ; 3            ; 230400 ; includes/blackkk.mif ;
; ram_rw:rw0|ram_dpath:ramd0|ram2048x7:ram0|altsyncram:altsyncram_component|altsyncram_q2n1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 2048         ; 7            ; --           ; --           ; 14336  ; None                 ;
+---------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                    ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |project|ram_rw:rw0|ram_dpath:ramd0|ram2048x7:ram0 ; ram2048x7.v     ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |project|ps2decoder:p2d|PS2_Controller:PS2|s_ps2_transceiver                                                                                                                                                                                 ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |project|ps2decoder:p2d|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |project|ps2decoder:p2d|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                                                                                            ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |project|ram_rw:rw0|ram_dpath:ramd0|tab_shift ;
+--------------+--------------+--------------+------------------+
; Name         ; tab_shift.00 ; tab_shift.10 ; tab_shift.01     ;
+--------------+--------------+--------------+------------------+
; tab_shift.00 ; 0            ; 0            ; 0                ;
; tab_shift.01 ; 1            ; 0            ; 1                ;
; tab_shift.10 ; 1            ; 1            ; 0                ;
+--------------+--------------+--------------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                ; Reason for Removal                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; blink_top:b_t0|blink_dpath:b_d|reg_y[8]                                                                                      ; Stuck at GND due to stuck port data_in                                                                 ;
; asciidisplay:ad0|control:c0|current_state[3,4]                                                                               ; Stuck at GND due to stuck port data_in                                                                 ;
; ram_rw:rw0|ram_dpath:ramd0|cursor_move[0,2]                                                                                  ; Stuck at GND due to stuck port data_in                                                                 ;
; cursorstate:cur0|cursor_dpath:d_p0|write_cursor:wc|cursor_y[0]                                                               ; Stuck at GND due to stuck port data_in                                                                 ;
; cursorstate:cur0|cursor_ctrl:c_c0|current_state[2,3]                                                                         ; Stuck at GND due to stuck port data_in                                                                 ;
; asciidisplay:ad0|datapath:d0|previous_state[3,4]                                                                             ; Stuck at GND due to stuck port data_in                                                                 ;
; ps2decoder:p2d|PS2_Controller:PS2|idle_counter[0..7]                                                                         ; Lost fanout                                                                                            ;
; cursorstate:cur0|cursor_dpath:d_p0|reg_cursor_y[7]                                                                           ; Merged with blink_top:b_t0|blink_dpath:b_d|reg_y[7]                                                    ;
; cursorstate:cur0|cursor_dpath:d_p0|reg_cursor_y[6]                                                                           ; Merged with blink_top:b_t0|blink_dpath:b_d|reg_y[6]                                                    ;
; cursorstate:cur0|cursor_dpath:d_p0|reg_cursor_y[5]                                                                           ; Merged with blink_top:b_t0|blink_dpath:b_d|reg_y[5]                                                    ;
; cursorstate:cur0|cursor_dpath:d_p0|reg_cursor_y[4]                                                                           ; Merged with blink_top:b_t0|blink_dpath:b_d|reg_y[4]                                                    ;
; cursorstate:cur0|cursor_dpath:d_p0|reg_cursor_y[3]                                                                           ; Merged with blink_top:b_t0|blink_dpath:b_d|reg_y[3]                                                    ;
; cursorstate:cur0|cursor_dpath:d_p0|reg_cursor_y[2]                                                                           ; Merged with blink_top:b_t0|blink_dpath:b_d|reg_y[2]                                                    ;
; cursorstate:cur0|cursor_dpath:d_p0|reg_cursor_y[1]                                                                           ; Merged with blink_top:b_t0|blink_dpath:b_d|reg_y[1]                                                    ;
; cursorstate:cur0|cursor_dpath:d_p0|reg_cursor_y[0]                                                                           ; Merged with blink_top:b_t0|blink_dpath:b_d|reg_y[0]                                                    ;
; cursorstate:cur0|cursor_dpath:d_p0|command_cursor:cc|cursor_y[1,5..7]                                                        ; Merged with cursorstate:cur0|cursor_dpath:d_p0|command_cursor:cc|cursor_y[0]                           ;
; cursorstate:cur0|cursor_dpath:d_p0|command_cursor:cc|cursor_y[2,3]                                                           ; Merged with cursorstate:cur0|cursor_dpath:d_p0|command_cursor:cc|cursor_y[4]                           ;
; asciidisplay:ad0|datapath:d0|max_counteri[7]                                                                                 ; Merged with asciidisplay:ad0|datapath:d0|max_counteri[6]                                               ;
; asciidisplay:ad0|datapath:d0|max_counterj[4,8]                                                                               ; Merged with asciidisplay:ad0|datapath:d0|max_counteri[6]                                               ;
; asciidisplay:ad0|datapath:d0|max_counteri[1,2]                                                                               ; Merged with asciidisplay:ad0|datapath:d0|max_counteri[0]                                               ;
; ps2decoder:p2d|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[1..7]                                ; Merged with ps2decoder:p2d|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0] ;
; cursorstate:cur0|cursor_ctrl:c_c0|current_state[1]                                                                           ; Stuck at GND due to stuck port data_in                                                                 ;
; cursorstate:cur0|cursor_dpath:d_p0|reg_cursor_x[0..8]                                                                        ; Lost fanout                                                                                            ;
; asciidisplay:ad0|datapath:d0|max_counteri[6]                                                                                 ; Stuck at GND due to stuck port data_in                                                                 ;
; asciidisplay:ad0|datapath:d0|max_counteri[0]                                                                                 ; Stuck at VCC due to stuck port data_in                                                                 ;
; ps2decoder:p2d|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                   ; Stuck at GND due to stuck port data_in                                                                 ;
; cursorstate:cur0|cursor_dpath:d_p0|command_cursor:cc|cursor_y[4]                                                             ; Stuck at GND due to stuck port data_in                                                                 ;
; cursorstate:cur0|cursor_ctrl:c_c0|current_state[0]                                                                           ; Stuck at GND due to stuck port data_in                                                                 ;
; blink_top:b_t0|blink_dpath:b_d|reg_y[0]                                                                                      ; Stuck at GND due to stuck port data_in                                                                 ;
; cursorstate:cur0|cursor_dpath:d_p0|command_cursor:cc|cursor_y[0]                                                             ; Lost fanout                                                                                            ;
; cursorstate:cur0|cursor_dpath:d_p0|command_cursor:cc|cursor_x[0..8]                                                          ; Lost fanout                                                                                            ;
; ram_rw:rw0|ram_dpath:ramd0|enter_y[0,8]                                                                                      ; Stuck at GND due to stuck port data_in                                                                 ;
; ram_rw:rw0|ram_dpath:ramd0|previous_state[0]                                                                                 ; Lost fanout                                                                                            ;
; asciidisplay:ad0|datapath:d0|max_counteri[3..5]                                                                              ; Merged with asciidisplay:ad0|datapath:d0|max_counteri[8]                                               ;
; asciidisplay:ad0|datapath:d0|max_counterj[0]                                                                                 ; Merged with asciidisplay:ad0|datapath:d0|max_counteri[8]                                               ;
; asciidisplay:ad0|datapath:d0|max_counterj[2,5,6]                                                                             ; Merged with asciidisplay:ad0|datapath:d0|max_counterj[7]                                               ;
; asciidisplay:ad0|datapath:d0|max_counterj[1]                                                                                 ; Merged with asciidisplay:ad0|datapath:d0|max_counterj[3]                                               ;
; ps2decoder:p2d|PS2_Controller:PS2|s_ps2_transceiver~2                                                                        ; Lost fanout                                                                                            ;
; ps2decoder:p2d|PS2_Controller:PS2|s_ps2_transceiver~3                                                                        ; Lost fanout                                                                                            ;
; ps2decoder:p2d|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2                              ; Lost fanout                                                                                            ;
; ps2decoder:p2d|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3                              ; Lost fanout                                                                                            ;
; ps2decoder:p2d|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4                              ; Lost fanout                                                                                            ;
; ps2decoder:p2d|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2                                         ; Lost fanout                                                                                            ;
; ps2decoder:p2d|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                                         ; Lost fanout                                                                                            ;
; ps2decoder:p2d|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                  ; Stuck at GND due to stuck port data_in                                                                 ;
; ps2decoder:p2d|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_4_END_DELAYED                                                  ; Stuck at GND due to stuck port data_in                                                                 ;
; ps2decoder:p2d|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                 ; Lost fanout                                                                                            ;
; ps2decoder:p2d|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out                    ; Lost fanout                                                                                            ;
; ps2decoder:p2d|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                 ; Stuck at GND due to stuck port data_in                                                                 ;
; ps2decoder:p2d|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                 ; Stuck at GND due to stuck port data_in                                                                 ;
; ps2decoder:p2d|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE               ; Stuck at GND due to stuck port data_in                                                                 ;
; ps2decoder:p2d|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT   ; Lost fanout                                                                                            ;
; ps2decoder:p2d|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; Lost fanout                                                                                            ;
; Total Number of Removed Registers = 97                                                                                       ;                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                            ;
+-----------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                               ; Reason for Removal        ; Registers Removed due to This Register                                                                                       ;
+-----------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------+
; cursorstate:cur0|cursor_ctrl:c_c0|current_state[3]                          ; Stuck at GND              ; cursorstate:cur0|cursor_ctrl:c_c0|current_state[1],                                                                          ;
;                                                                             ; due to stuck port data_in ; cursorstate:cur0|cursor_ctrl:c_c0|current_state[0],                                                                          ;
;                                                                             ;                           ; cursorstate:cur0|cursor_dpath:d_p0|command_cursor:cc|cursor_x[1],                                                            ;
;                                                                             ;                           ; cursorstate:cur0|cursor_dpath:d_p0|command_cursor:cc|cursor_x[0],                                                            ;
;                                                                             ;                           ; ram_rw:rw0|ram_dpath:ramd0|enter_y[8]                                                                                        ;
; ps2decoder:p2d|PS2_Controller:PS2|idle_counter[3]                           ; Lost Fanouts              ; ps2decoder:p2d|PS2_Controller:PS2|idle_counter[4],                                                                           ;
;                                                                             ;                           ; ps2decoder:p2d|PS2_Controller:PS2|idle_counter[5],                                                                           ;
;                                                                             ;                           ; ps2decoder:p2d|PS2_Controller:PS2|idle_counter[6],                                                                           ;
;                                                                             ;                           ; ps2decoder:p2d|PS2_Controller:PS2|idle_counter[7]                                                                            ;
; ps2decoder:p2d|PS2_Controller:PS2|s_ps2_transceiver~2                       ; Lost Fanouts              ; ps2decoder:p2d|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent,                                ;
;                                                                             ;                           ; ps2decoder:p2d|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out,                   ;
;                                                                             ;                           ; ps2decoder:p2d|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT,  ;
;                                                                             ;                           ; ps2decoder:p2d|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ;
; cursorstate:cur0|cursor_dpath:d_p0|write_cursor:wc|cursor_y[0]              ; Stuck at GND              ; blink_top:b_t0|blink_dpath:b_d|reg_y[0],                                                                                     ;
;                                                                             ; due to stuck port data_in ; cursorstate:cur0|cursor_dpath:d_p0|command_cursor:cc|cursor_y[0],                                                            ;
;                                                                             ;                           ; ram_rw:rw0|ram_dpath:ramd0|enter_y[0]                                                                                        ;
; ps2decoder:p2d|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; Stuck at GND              ; ps2decoder:p2d|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER,                                                ;
;                                                                             ; due to stuck port data_in ; ps2decoder:p2d|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                 ;
; asciidisplay:ad0|control:c0|current_state[4]                                ; Stuck at GND              ; asciidisplay:ad0|datapath:d0|previous_state[4]                                                                               ;
;                                                                             ; due to stuck port data_in ;                                                                                                                              ;
; asciidisplay:ad0|control:c0|current_state[3]                                ; Stuck at GND              ; asciidisplay:ad0|datapath:d0|previous_state[3]                                                                               ;
;                                                                             ; due to stuck port data_in ;                                                                                                                              ;
; ram_rw:rw0|ram_dpath:ramd0|cursor_move[0]                                   ; Stuck at GND              ; cursorstate:cur0|cursor_dpath:d_p0|command_cursor:cc|cursor_y[4]                                                             ;
;                                                                             ; due to stuck port data_in ;                                                                                                                              ;
; cursorstate:cur0|cursor_dpath:d_p0|reg_cursor_x[8]                          ; Lost Fanouts              ; cursorstate:cur0|cursor_dpath:d_p0|command_cursor:cc|cursor_x[8]                                                             ;
; cursorstate:cur0|cursor_dpath:d_p0|reg_cursor_x[7]                          ; Lost Fanouts              ; cursorstate:cur0|cursor_dpath:d_p0|command_cursor:cc|cursor_x[7]                                                             ;
; cursorstate:cur0|cursor_dpath:d_p0|reg_cursor_x[6]                          ; Lost Fanouts              ; cursorstate:cur0|cursor_dpath:d_p0|command_cursor:cc|cursor_x[6]                                                             ;
; cursorstate:cur0|cursor_dpath:d_p0|reg_cursor_x[5]                          ; Lost Fanouts              ; cursorstate:cur0|cursor_dpath:d_p0|command_cursor:cc|cursor_x[5]                                                             ;
; cursorstate:cur0|cursor_dpath:d_p0|reg_cursor_x[4]                          ; Lost Fanouts              ; cursorstate:cur0|cursor_dpath:d_p0|command_cursor:cc|cursor_x[4]                                                             ;
; cursorstate:cur0|cursor_dpath:d_p0|reg_cursor_x[3]                          ; Lost Fanouts              ; cursorstate:cur0|cursor_dpath:d_p0|command_cursor:cc|cursor_x[3]                                                             ;
; cursorstate:cur0|cursor_dpath:d_p0|reg_cursor_x[2]                          ; Lost Fanouts              ; cursorstate:cur0|cursor_dpath:d_p0|command_cursor:cc|cursor_x[2]                                                             ;
+-----------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 324   ;
; Number of registers using Synchronous Clear  ; 173   ;
; Number of registers using Synchronous Load   ; 18    ;
; Number of registers using Asynchronous Clear ; 220   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 167   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------+
; Inverted Register Statistics                             ;
+------------------------------------------------+---------+
; Inverted Register                              ; Fan out ;
+------------------------------------------------+---------+
; ram_rw:rw0|ram_crtl:ramc0|current_state[0]     ; 56      ;
; blink_top:b_t0|blink_ctrl:b_C|current_state[0] ; 10      ;
; ram_rw:rw0|ram_crtl:ramc0|current_state[4]     ; 59      ;
; asciidisplay:ad0|datapath:d0|max_counterj[3]   ; 2       ;
; asciidisplay:ad0|datapath:d0|max_counteri[8]   ; 3       ;
; asciidisplay:ad0|datapath:d0|max_counterj[7]   ; 2       ;
; Total number of inverted registers = 6         ;         ;
+------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |project|ps2decoder:p2d|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[6]                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |project|ps2decoder:p2d|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[7]                           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |project|blink_top:b_t0|blink_dpath:b_d|reg_x[7]                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |project|asciidisplay:ad0|datapath:d0|counterj[8]                                                                        ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |project|asciidisplay:ad0|datapath:d0|counteri[1]                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |project|asciidisplay:ad0|datapath:d0|rowcolCounter:rc0|reg_col[0]                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |project|blink_top:b_t0|blink_dpath:b_d|rowcol_counter:rc_c|reg_row[1]                                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |project|fill:f0|vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                   ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |project|ps2decoder:p2d|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[13]        ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |project|ps2decoder:p2d|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[16]                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |project|ps2decoder:p2d|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[2]                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |project|ps2decoder:p2d|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[1]                               ;
; 4:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |project|ps2decoder:p2d|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[2]                 ;
; 7:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |project|cursorstate:cur0|cursor_dpath:d_p0|write_cursor:wc|cursor_x[8]                                                  ;
; 34:1               ; 2 bits    ; 44 LEs        ; 12 LEs               ; 32 LEs                 ; Yes        ; |project|ram_rw:rw0|ram_dpath:ramd0|enter_y[0]                                                                           ;
; 8:1                ; 7 bits    ; 35 LEs        ; 7 LEs                ; 28 LEs                 ; Yes        ; |project|cursorstate:cur0|cursor_dpath:d_p0|write_cursor:wc|cursor_y[4]                                                  ;
; 12:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |project|ps2decoder:p2d|ps2control:pc|current_state[2]                                                                   ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; Yes        ; |project|ram_rw:rw0|ram_dpath:ramd0|nextBlock:nb0|reg_blockj[2]                                                          ;
; 35:1               ; 7 bits    ; 161 LEs       ; 42 LEs               ; 119 LEs                ; Yes        ; |project|ram_rw:rw0|ram_dpath:ramd0|enter_y[7]                                                                           ;
; 10:1               ; 9 bits    ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; Yes        ; |project|ram_rw:rw0|ram_dpath:ramd0|nextBlock:nb0|reg_blocki[3]                                                          ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; Yes        ; |project|ram_rw:rw0|ram_dpath:ramd0|nextBlock:nb0|rampos_y[3]                                                            ;
; 11:1               ; 5 bits    ; 35 LEs        ; 15 LEs               ; 20 LEs                 ; Yes        ; |project|ram_rw:rw0|ram_dpath:ramd0|nextBlock:nb0|rampos_x[7]                                                            ;
; 13:1               ; 3 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |project|ram_rw:rw0|ram_dpath:ramd0|nextBlock:nb0|rampos_y[6]                                                            ;
; 13:1               ; 4 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |project|ram_rw:rw0|ram_dpath:ramd0|nextBlock:nb0|rampos_x[8]                                                            ;
; 6:1                ; 11 bits   ; 44 LEs        ; 33 LEs               ; 11 LEs                 ; Yes        ; |project|asciidisplay:ad0|datapath:d0|max_counterj[1]                                                                    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |project|ram_rw:rw0|ram_dpath:ramd0|ascii_write[6]                                                                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |project|ps2decoder:p2d|ps2datapath:pd|ascii[6]                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |project|cursorstate:cur0|cursor_dpath:d_p0|write_cursor:wc|Add3                                                         ;
; 7:1                ; 9 bits    ; 36 LEs        ; 27 LEs               ; 9 LEs                  ; No         ; |project|x[2]                                                                                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |project|out_color[1]                                                                                                    ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |project|fill:f0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_8an1:auto_generated|mux_2hb:mux3|l4_w2_n0_mux_dataout ;
; 11:1               ; 4 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; No         ; |project|y[4]                                                                                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 12 LEs               ; 9 LEs                  ; No         ; |project|y[5]                                                                                                            ;
; 25:1               ; 16 bits   ; 256 LEs       ; 48 LEs               ; 208 LEs                ; No         ; |project|ram_rw:rw0|ram_dpath:ramd0|Selector32                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_rw:rw0|ram_dpath:ramd0|ram2048x7:ram0|altsyncram:altsyncram_component|altsyncram_q2n1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fill:f0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_8an1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_rw:rw0|ram_dpath:ramd0|ram2048x7:ram0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                    ;
; WIDTH_A                            ; 7                    ; Signed Integer                                             ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_q2n1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ps2decoder:p2d|PS2_Controller:PS2 ;
+------------------+-------+-----------------------------------------------------+
; Parameter Name   ; Value ; Type                                                ;
+------------------+-------+-----------------------------------------------------+
; INITIALIZE_MOUSE ; 0     ; Signed Integer                                      ;
+------------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ps2decoder:p2d|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                               ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                               ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                              ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                               ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                               ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                              ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                               ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                               ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                              ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                              ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                              ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                              ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                              ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                              ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                              ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                              ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fill:f0|vga_adapter:VGA ;
+-------------------------+----------------------+---------------------+
; Parameter Name          ; Value                ; Type                ;
+-------------------------+----------------------+---------------------+
; BITS_PER_COLOUR_CHANNEL ; 1                    ; Signed Integer      ;
; MONOCHROME              ; FALSE                ; String              ;
; RESOLUTION              ; 320x240              ; String              ;
; BACKGROUND_IMAGE        ; includes/blackkk.mif ; String              ;
+-------------------------+----------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fill:f0|vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                                 ;
+----------------+---------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fill:f0|vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                         ;
; WIDTH_A                            ; 3                    ; Signed Integer                  ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 76800                ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 3                    ; Signed Integer                  ;
; WIDTHAD_B                          ; 17                   ; Signed Integer                  ;
; NUMWORDS_B                         ; 76800                ; Signed Integer                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; includes/blackkk.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_8an1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fill:f0|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+--------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                   ;
+-------------------------------+-------------------+--------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                ;
; PLL_TYPE                      ; FAST              ; Untyped                                                ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                         ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                ;
; LOCK_LOW                      ; 1                 ; Untyped                                                ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                ;
; SKIP_VCO                      ; OFF               ; Untyped                                                ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                ;
; BANDWIDTH                     ; 0                 ; Untyped                                                ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                                ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                                ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                         ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                                ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                                ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                         ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                                ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                ;
; VCO_MIN                       ; 0                 ; Untyped                                                ;
; VCO_MAX                       ; 0                 ; Untyped                                                ;
; VCO_CENTER                    ; 0                 ; Untyped                                                ;
; PFD_MIN                       ; 0                 ; Untyped                                                ;
; PFD_MAX                       ; 0                 ; Untyped                                                ;
; M_INITIAL                     ; 0                 ; Untyped                                                ;
; M                             ; 0                 ; Untyped                                                ;
; N                             ; 1                 ; Untyped                                                ;
; M2                            ; 1                 ; Untyped                                                ;
; N2                            ; 1                 ; Untyped                                                ;
; SS                            ; 1                 ; Untyped                                                ;
; C0_HIGH                       ; 0                 ; Untyped                                                ;
; C1_HIGH                       ; 0                 ; Untyped                                                ;
; C2_HIGH                       ; 0                 ; Untyped                                                ;
; C3_HIGH                       ; 0                 ; Untyped                                                ;
; C4_HIGH                       ; 0                 ; Untyped                                                ;
; C5_HIGH                       ; 0                 ; Untyped                                                ;
; C6_HIGH                       ; 0                 ; Untyped                                                ;
; C7_HIGH                       ; 0                 ; Untyped                                                ;
; C8_HIGH                       ; 0                 ; Untyped                                                ;
; C9_HIGH                       ; 0                 ; Untyped                                                ;
; C0_LOW                        ; 0                 ; Untyped                                                ;
; C1_LOW                        ; 0                 ; Untyped                                                ;
; C2_LOW                        ; 0                 ; Untyped                                                ;
; C3_LOW                        ; 0                 ; Untyped                                                ;
; C4_LOW                        ; 0                 ; Untyped                                                ;
; C5_LOW                        ; 0                 ; Untyped                                                ;
; C6_LOW                        ; 0                 ; Untyped                                                ;
; C7_LOW                        ; 0                 ; Untyped                                                ;
; C8_LOW                        ; 0                 ; Untyped                                                ;
; C9_LOW                        ; 0                 ; Untyped                                                ;
; C0_INITIAL                    ; 0                 ; Untyped                                                ;
; C1_INITIAL                    ; 0                 ; Untyped                                                ;
; C2_INITIAL                    ; 0                 ; Untyped                                                ;
; C3_INITIAL                    ; 0                 ; Untyped                                                ;
; C4_INITIAL                    ; 0                 ; Untyped                                                ;
; C5_INITIAL                    ; 0                 ; Untyped                                                ;
; C6_INITIAL                    ; 0                 ; Untyped                                                ;
; C7_INITIAL                    ; 0                 ; Untyped                                                ;
; C8_INITIAL                    ; 0                 ; Untyped                                                ;
; C9_INITIAL                    ; 0                 ; Untyped                                                ;
; C0_MODE                       ; BYPASS            ; Untyped                                                ;
; C1_MODE                       ; BYPASS            ; Untyped                                                ;
; C2_MODE                       ; BYPASS            ; Untyped                                                ;
; C3_MODE                       ; BYPASS            ; Untyped                                                ;
; C4_MODE                       ; BYPASS            ; Untyped                                                ;
; C5_MODE                       ; BYPASS            ; Untyped                                                ;
; C6_MODE                       ; BYPASS            ; Untyped                                                ;
; C7_MODE                       ; BYPASS            ; Untyped                                                ;
; C8_MODE                       ; BYPASS            ; Untyped                                                ;
; C9_MODE                       ; BYPASS            ; Untyped                                                ;
; C0_PH                         ; 0                 ; Untyped                                                ;
; C1_PH                         ; 0                 ; Untyped                                                ;
; C2_PH                         ; 0                 ; Untyped                                                ;
; C3_PH                         ; 0                 ; Untyped                                                ;
; C4_PH                         ; 0                 ; Untyped                                                ;
; C5_PH                         ; 0                 ; Untyped                                                ;
; C6_PH                         ; 0                 ; Untyped                                                ;
; C7_PH                         ; 0                 ; Untyped                                                ;
; C8_PH                         ; 0                 ; Untyped                                                ;
; C9_PH                         ; 0                 ; Untyped                                                ;
; L0_HIGH                       ; 1                 ; Untyped                                                ;
; L1_HIGH                       ; 1                 ; Untyped                                                ;
; G0_HIGH                       ; 1                 ; Untyped                                                ;
; G1_HIGH                       ; 1                 ; Untyped                                                ;
; G2_HIGH                       ; 1                 ; Untyped                                                ;
; G3_HIGH                       ; 1                 ; Untyped                                                ;
; E0_HIGH                       ; 1                 ; Untyped                                                ;
; E1_HIGH                       ; 1                 ; Untyped                                                ;
; E2_HIGH                       ; 1                 ; Untyped                                                ;
; E3_HIGH                       ; 1                 ; Untyped                                                ;
; L0_LOW                        ; 1                 ; Untyped                                                ;
; L1_LOW                        ; 1                 ; Untyped                                                ;
; G0_LOW                        ; 1                 ; Untyped                                                ;
; G1_LOW                        ; 1                 ; Untyped                                                ;
; G2_LOW                        ; 1                 ; Untyped                                                ;
; G3_LOW                        ; 1                 ; Untyped                                                ;
; E0_LOW                        ; 1                 ; Untyped                                                ;
; E1_LOW                        ; 1                 ; Untyped                                                ;
; E2_LOW                        ; 1                 ; Untyped                                                ;
; E3_LOW                        ; 1                 ; Untyped                                                ;
; L0_INITIAL                    ; 1                 ; Untyped                                                ;
; L1_INITIAL                    ; 1                 ; Untyped                                                ;
; G0_INITIAL                    ; 1                 ; Untyped                                                ;
; G1_INITIAL                    ; 1                 ; Untyped                                                ;
; G2_INITIAL                    ; 1                 ; Untyped                                                ;
; G3_INITIAL                    ; 1                 ; Untyped                                                ;
; E0_INITIAL                    ; 1                 ; Untyped                                                ;
; E1_INITIAL                    ; 1                 ; Untyped                                                ;
; E2_INITIAL                    ; 1                 ; Untyped                                                ;
; E3_INITIAL                    ; 1                 ; Untyped                                                ;
; L0_MODE                       ; BYPASS            ; Untyped                                                ;
; L1_MODE                       ; BYPASS            ; Untyped                                                ;
; G0_MODE                       ; BYPASS            ; Untyped                                                ;
; G1_MODE                       ; BYPASS            ; Untyped                                                ;
; G2_MODE                       ; BYPASS            ; Untyped                                                ;
; G3_MODE                       ; BYPASS            ; Untyped                                                ;
; E0_MODE                       ; BYPASS            ; Untyped                                                ;
; E1_MODE                       ; BYPASS            ; Untyped                                                ;
; E2_MODE                       ; BYPASS            ; Untyped                                                ;
; E3_MODE                       ; BYPASS            ; Untyped                                                ;
; L0_PH                         ; 0                 ; Untyped                                                ;
; L1_PH                         ; 0                 ; Untyped                                                ;
; G0_PH                         ; 0                 ; Untyped                                                ;
; G1_PH                         ; 0                 ; Untyped                                                ;
; G2_PH                         ; 0                 ; Untyped                                                ;
; G3_PH                         ; 0                 ; Untyped                                                ;
; E0_PH                         ; 0                 ; Untyped                                                ;
; E1_PH                         ; 0                 ; Untyped                                                ;
; E2_PH                         ; 0                 ; Untyped                                                ;
; E3_PH                         ; 0                 ; Untyped                                                ;
; M_PH                          ; 0                 ; Untyped                                                ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                                ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                         ;
+-------------------------------+-------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fill:f0|vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+---------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                    ;
+-------------------------+------------+---------------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                          ;
; MONOCHROME              ; FALSE      ; String                                                  ;
; RESOLUTION              ; 320x240    ; String                                                  ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                         ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                         ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                         ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                         ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                         ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                         ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                         ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                         ;
+-------------------------+------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fill:f0|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                             ;
+----------------+---------+------------------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                                                           ;
+----------------+---------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_rw:rw0|ram_dpath:ramd0|cat:cat0|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_6am ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_rw:rw0|ram_dpath:ramd0|cat:cat0|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                                    ;
; LPM_WIDTHD             ; 3              ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_5am ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                      ;
+-------------------------------------------+---------------------------------------------------------------------------+
; Name                                      ; Value                                                                     ;
+-------------------------------------------+---------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                         ;
; Entity Instance                           ; ram_rw:rw0|ram_dpath:ramd0|ram2048x7:ram0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                               ;
;     -- WIDTH_A                            ; 7                                                                         ;
;     -- NUMWORDS_A                         ; 2048                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 1                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
; Entity Instance                           ; fill:f0|vga_adapter:VGA|altsyncram:VideoMemory                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                 ;
;     -- WIDTH_A                            ; 3                                                                         ;
;     -- NUMWORDS_A                         ; 76800                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 3                                                                         ;
;     -- NUMWORDS_B                         ; 76800                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                  ;
+-------------------------------+---------------------------------------------------------------+
; Name                          ; Value                                                         ;
+-------------------------------+---------------------------------------------------------------+
; Number of entity instances    ; 1                                                             ;
; Entity Instance               ; fill:f0|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                        ;
;     -- PLL_TYPE               ; FAST                                                          ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                        ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                         ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                             ;
;     -- VCO_MULTIPLY_BY        ; 0                                                             ;
;     -- VCO_DIVIDE_BY          ; 0                                                             ;
+-------------------------------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fill:f0|vga_adapter:VGA"                                                                                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; y    ; Input ; Warning  ; Input port expression (9 bits) is wider than the input port (8 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "blink_top:b_t0"                                                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; blink_clock ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "asciidisplay:ad0"                                                                            ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; current_state ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ps2decoder:p2d|PS2_Controller:PS2"                                                                                                                                    ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; the_command                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; send_command                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; command_was_sent              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; error_communication_timed_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_rw:rw0|ram_dpath:ramd0"                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; readEn   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; writeEn  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rampos_x ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rampos_y ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "ram_rw:rw0|hexdisp:h1" ;
+-----------+-------+----------+--------------------+
; Port      ; Type  ; Severity ; Details            ;
+-----------+-------+----------+--------------------+
; binary[3] ; Input ; Info     ; Stuck at GND       ;
+-----------+-------+----------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_rw:rw0"                                                                                  ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; current_state ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "hexdisp:h5"      ;
+-----------+-------+----------+--------------+
; Port      ; Type  ; Severity ; Details      ;
+-----------+-------+----------+--------------+
; binary[3] ; Input ; Info     ; Stuck at GND ;
+-----------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 324                         ;
;     CLR               ; 76                          ;
;     CLR SCLR          ; 42                          ;
;     CLR SCLR SLD      ; 9                           ;
;     ENA               ; 8                           ;
;     ENA CLR           ; 47                          ;
;     ENA CLR SCLR      ; 37                          ;
;     ENA CLR SCLR SLD  ; 9                           ;
;     ENA SCLR          ; 66                          ;
;     SCLR              ; 10                          ;
;     plain             ; 20                          ;
; arriav_io_obuf        ; 2                           ;
; arriav_lcell_comb     ; 1183                        ;
;     arith             ; 305                         ;
;         0 data inputs ; 22                          ;
;         1 data inputs ; 194                         ;
;         2 data inputs ; 18                          ;
;         3 data inputs ; 20                          ;
;         4 data inputs ; 36                          ;
;         5 data inputs ; 15                          ;
;     extend            ; 34                          ;
;         7 data inputs ; 34                          ;
;     normal            ; 828                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 15                          ;
;         2 data inputs ; 103                         ;
;         3 data inputs ; 100                         ;
;         4 data inputs ; 196                         ;
;         5 data inputs ; 217                         ;
;         6 data inputs ; 195                         ;
;     shared            ; 16                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 7                           ;
;         3 data inputs ; 1                           ;
; boundary_port         ; 84                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 37                          ;
;                       ;                             ;
; Max LUT depth         ; 15.50                       ;
; Average LUT depth     ; 5.43                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Sat Dec 02 17:38:51 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 5 design units, including 5 entities, in source file blink_module.v
    Info (12023): Found entity 1: blink_top File: Z:/Desktop/Quartus/Project/Final/blink_module.v Line: 1
    Info (12023): Found entity 2: blink_ctrl File: Z:/Desktop/Quartus/Project/Final/blink_module.v Line: 17
    Info (12023): Found entity 3: blink_dpath File: Z:/Desktop/Quartus/Project/Final/blink_module.v Line: 54
    Info (12023): Found entity 4: rowcol_counter File: Z:/Desktop/Quartus/Project/Final/blink_module.v Line: 151
    Info (12023): Found entity 5: ratedivider File: Z:/Desktop/Quartus/Project/Final/blink_module.v Line: 169
Info (12021): Found 5 design units, including 5 entities, in source file ram+address.v
    Info (12023): Found entity 1: ram_rw File: Z:/Desktop/Quartus/Project/Final/ram+address.v Line: 1
    Info (12023): Found entity 2: ram_crtl File: Z:/Desktop/Quartus/Project/Final/ram+address.v Line: 52
    Info (12023): Found entity 3: ram_dpath File: Z:/Desktop/Quartus/Project/Final/ram+address.v Line: 186
    Info (12023): Found entity 4: cat File: Z:/Desktop/Quartus/Project/Final/ram+address.v Line: 849
    Info (12023): Found entity 5: nextBlock File: Z:/Desktop/Quartus/Project/Final/ram+address.v Line: 860
Info (12021): Found 4 design units, including 4 entities, in source file ascii_decoder.v
    Info (12023): Found entity 1: asciidisplay File: Z:/Desktop/Quartus/Project/Final/ascii_decoder.v Line: 1
    Info (12023): Found entity 2: control File: Z:/Desktop/Quartus/Project/Final/ascii_decoder.v Line: 26
    Info (12023): Found entity 3: datapath File: Z:/Desktop/Quartus/Project/Final/ascii_decoder.v Line: 108
    Info (12023): Found entity 4: rowcolCounter File: Z:/Desktop/Quartus/Project/Final/ascii_decoder.v Line: 349
Info (12021): Found 1 design units, including 1 entities, in source file includes/ps2_controller/ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: Z:/Desktop/Quartus/Project/Final/includes/PS2_Controller/PS2_Controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file includes/ps2_controller/altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: Z:/Desktop/Quartus/Project/Final/includes/PS2_Controller/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file includes/ps2_controller/altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: Z:/Desktop/Quartus/Project/Final/includes/PS2_Controller/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file includes/vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: Z:/Desktop/Quartus/Project/Final/includes/vga_adapter/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file includes/vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: Z:/Desktop/Quartus/Project/Final/includes/vga_adapter/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file includes/vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: Z:/Desktop/Quartus/Project/Final/includes/vga_adapter/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file includes/vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: Z:/Desktop/Quartus/Project/Final/includes/vga_adapter/vga_adapter.v Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file includes/fill.v
    Info (12023): Found entity 1: fill File: Z:/Desktop/Quartus/Project/Final/includes/fill.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file project.v
    Info (12023): Found entity 1: project File: Z:/Desktop/Quartus/Project/Final/project.v Line: 3
Info (12021): Found 2 design units, including 2 entities, in source file letter_decoder.v
    Info (12023): Found entity 1: asciiExists File: Z:/Desktop/Quartus/Project/Final/letter_decoder.v Line: 9
    Info (12023): Found entity 2: letterDecoder File: Z:/Desktop/Quartus/Project/Final/letter_decoder.v Line: 113
Info (12021): Found 8 design units, including 8 entities, in source file ps2_decoder.v
    Info (12023): Found entity 1: ps2decoder File: Z:/Desktop/Quartus/Project/Final/ps2_decoder.v Line: 1
    Info (12023): Found entity 2: ps2control File: Z:/Desktop/Quartus/Project/Final/ps2_decoder.v Line: 40
    Info (12023): Found entity 3: ps2datapath File: Z:/Desktop/Quartus/Project/Final/ps2_decoder.v Line: 142
    Info (12023): Found entity 4: outputkey File: Z:/Desktop/Quartus/Project/Final/ps2_decoder.v Line: 338
    Info (12023): Found entity 5: default_table File: Z:/Desktop/Quartus/Project/Final/ps2_decoder.v Line: 364
    Info (12023): Found entity 6: caps_table File: Z:/Desktop/Quartus/Project/Final/ps2_decoder.v Line: 437
    Info (12023): Found entity 7: alternate_table File: Z:/Desktop/Quartus/Project/Final/ps2_decoder.v Line: 510
    Info (12023): Found entity 8: alternatecaps_table File: Z:/Desktop/Quartus/Project/Final/ps2_decoder.v Line: 583
Info (12021): Found 1 design units, including 1 entities, in source file hex_display.v
    Info (12023): Found entity 1: hexdisp File: Z:/Desktop/Quartus/Project/Final/hex_display.v Line: 1
Info (12021): Found 5 design units, including 5 entities, in source file cursor_module.v
    Info (12023): Found entity 1: cursorstate File: Z:/Desktop/Quartus/Project/Final/cursor_module.v Line: 1
    Info (12023): Found entity 2: cursor_ctrl File: Z:/Desktop/Quartus/Project/Final/cursor_module.v Line: 16
    Info (12023): Found entity 3: cursor_dpath File: Z:/Desktop/Quartus/Project/Final/cursor_module.v Line: 61
    Info (12023): Found entity 4: write_cursor File: Z:/Desktop/Quartus/Project/Final/cursor_module.v Line: 138
    Info (12023): Found entity 5: command_cursor File: Z:/Desktop/Quartus/Project/Final/cursor_module.v Line: 208
Info (12021): Found 1 design units, including 1 entities, in source file ram2048x7.v
    Info (12023): Found entity 1: ram2048x7 File: Z:/Desktop/Quartus/Project/Final/ram2048x7.v Line: 40
Info (12127): Elaborating entity "project" for the top level hierarchy
Warning (10034): Output port "HEX2" at project.v(7) has no driver File: Z:/Desktop/Quartus/Project/Final/project.v Line: 7
Warning (10034): Output port "HEX3" at project.v(8) has no driver File: Z:/Desktop/Quartus/Project/Final/project.v Line: 8
Info (12128): Elaborating entity "hexdisp" for hierarchy "hexdisp:h5" File: Z:/Desktop/Quartus/Project/Final/project.v Line: 37
Info (12128): Elaborating entity "cursorstate" for hierarchy "cursorstate:cur0" File: Z:/Desktop/Quartus/Project/Final/project.v Line: 42
Info (12128): Elaborating entity "cursor_ctrl" for hierarchy "cursorstate:cur0|cursor_ctrl:c_c0" File: Z:/Desktop/Quartus/Project/Final/cursor_module.v Line: 10
Info (12128): Elaborating entity "cursor_dpath" for hierarchy "cursorstate:cur0|cursor_dpath:d_p0" File: Z:/Desktop/Quartus/Project/Final/cursor_module.v Line: 11
Info (12128): Elaborating entity "write_cursor" for hierarchy "cursorstate:cur0|cursor_dpath:d_p0|write_cursor:wc" File: Z:/Desktop/Quartus/Project/Final/cursor_module.v Line: 75
Info (12128): Elaborating entity "command_cursor" for hierarchy "cursorstate:cur0|cursor_dpath:d_p0|command_cursor:cc" File: Z:/Desktop/Quartus/Project/Final/cursor_module.v Line: 76
Info (12128): Elaborating entity "ram_rw" for hierarchy "ram_rw:rw0" File: Z:/Desktop/Quartus/Project/Final/project.v Line: 46
Warning (10034): Output port "clr" at ram+address.v(11) has no driver File: Z:/Desktop/Quartus/Project/Final/ram+address.v Line: 11
Warning (10034): Output port "wr" at ram+address.v(11) has no driver File: Z:/Desktop/Quartus/Project/Final/ram+address.v Line: 11
Info (12128): Elaborating entity "ram_crtl" for hierarchy "ram_rw:rw0|ram_crtl:ramc0" File: Z:/Desktop/Quartus/Project/Final/ram+address.v Line: 47
Info (12128): Elaborating entity "asciiExists" for hierarchy "ram_rw:rw0|ram_crtl:ramc0|asciiExists:ae0" File: Z:/Desktop/Quartus/Project/Final/ram+address.v Line: 56
Info (12128): Elaborating entity "ram_dpath" for hierarchy "ram_rw:rw0|ram_dpath:ramd0" File: Z:/Desktop/Quartus/Project/Final/ram+address.v Line: 48
Info (12128): Elaborating entity "cat" for hierarchy "ram_rw:rw0|ram_dpath:ramd0|cat:cat0" File: Z:/Desktop/Quartus/Project/Final/ram+address.v Line: 214
Warning (10230): Verilog HDL assignment warning at ram+address.v(853): truncated value with size 32 to match size of target (6) File: Z:/Desktop/Quartus/Project/Final/ram+address.v Line: 853
Warning (10230): Verilog HDL assignment warning at ram+address.v(854): truncated value with size 32 to match size of target (6) File: Z:/Desktop/Quartus/Project/Final/ram+address.v Line: 854
Info (12128): Elaborating entity "ram2048x7" for hierarchy "ram_rw:rw0|ram_dpath:ramd0|ram2048x7:ram0" File: Z:/Desktop/Quartus/Project/Final/ram+address.v Line: 218
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram_rw:rw0|ram_dpath:ramd0|ram2048x7:ram0|altsyncram:altsyncram_component" File: Z:/Desktop/Quartus/Project/Final/ram2048x7.v Line: 89
Info (12130): Elaborated megafunction instantiation "ram_rw:rw0|ram_dpath:ramd0|ram2048x7:ram0|altsyncram:altsyncram_component" File: Z:/Desktop/Quartus/Project/Final/ram2048x7.v Line: 89
Info (12133): Instantiated megafunction "ram_rw:rw0|ram_dpath:ramd0|ram2048x7:ram0|altsyncram:altsyncram_component" with the following parameter: File: Z:/Desktop/Quartus/Project/Final/ram2048x7.v Line: 89
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "7"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q2n1.tdf
    Info (12023): Found entity 1: altsyncram_q2n1 File: Z:/Desktop/Quartus/Project/Final/db/altsyncram_q2n1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_q2n1" for hierarchy "ram_rw:rw0|ram_dpath:ramd0|ram2048x7:ram0|altsyncram:altsyncram_component|altsyncram_q2n1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "nextBlock" for hierarchy "ram_rw:rw0|ram_dpath:ramd0|nextBlock:nb0" File: Z:/Desktop/Quartus/Project/Final/ram+address.v Line: 251
Info (12128): Elaborating entity "ps2decoder" for hierarchy "ps2decoder:p2d" File: Z:/Desktop/Quartus/Project/Final/project.v Line: 49
Info (12128): Elaborating entity "PS2_Controller" for hierarchy "ps2decoder:p2d|PS2_Controller:PS2" File: Z:/Desktop/Quartus/Project/Final/ps2_decoder.v Line: 21
Info (12128): Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "ps2decoder:p2d|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In" File: Z:/Desktop/Quartus/Project/Final/includes/PS2_Controller/PS2_Controller.v Line: 246
Info (12128): Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "ps2decoder:p2d|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out" File: Z:/Desktop/Quartus/Project/Final/includes/PS2_Controller/PS2_Controller.v Line: 266
Info (12128): Elaborating entity "ps2control" for hierarchy "ps2decoder:p2d|ps2control:pc" File: Z:/Desktop/Quartus/Project/Final/ps2_decoder.v Line: 31
Info (12128): Elaborating entity "ps2datapath" for hierarchy "ps2decoder:p2d|ps2datapath:pd" File: Z:/Desktop/Quartus/Project/Final/ps2_decoder.v Line: 32
Info (12128): Elaborating entity "outputkey" for hierarchy "ps2decoder:p2d|ps2datapath:pd|outputkey:ok" File: Z:/Desktop/Quartus/Project/Final/ps2_decoder.v Line: 184
Info (12128): Elaborating entity "default_table" for hierarchy "ps2decoder:p2d|ps2datapath:pd|outputkey:ok|default_table:dt" File: Z:/Desktop/Quartus/Project/Final/ps2_decoder.v Line: 345
Info (12128): Elaborating entity "caps_table" for hierarchy "ps2decoder:p2d|ps2datapath:pd|outputkey:ok|caps_table:ct" File: Z:/Desktop/Quartus/Project/Final/ps2_decoder.v Line: 346
Info (12128): Elaborating entity "alternate_table" for hierarchy "ps2decoder:p2d|ps2datapath:pd|outputkey:ok|alternate_table:at" File: Z:/Desktop/Quartus/Project/Final/ps2_decoder.v Line: 347
Info (12128): Elaborating entity "alternatecaps_table" for hierarchy "ps2decoder:p2d|ps2datapath:pd|outputkey:ok|alternatecaps_table:act" File: Z:/Desktop/Quartus/Project/Final/ps2_decoder.v Line: 348
Info (12128): Elaborating entity "asciidisplay" for hierarchy "asciidisplay:ad0" File: Z:/Desktop/Quartus/Project/Final/project.v Line: 52
Info (12128): Elaborating entity "control" for hierarchy "asciidisplay:ad0|control:c0" File: Z:/Desktop/Quartus/Project/Final/ascii_decoder.v Line: 21
Info (12128): Elaborating entity "datapath" for hierarchy "asciidisplay:ad0|datapath:d0" File: Z:/Desktop/Quartus/Project/Final/ascii_decoder.v Line: 22
Warning (10230): Verilog HDL assignment warning at ascii_decoder.v(187): truncated value with size 32 to match size of target (9) File: Z:/Desktop/Quartus/Project/Final/ascii_decoder.v Line: 187
Warning (10230): Verilog HDL assignment warning at ascii_decoder.v(191): truncated value with size 32 to match size of target (9) File: Z:/Desktop/Quartus/Project/Final/ascii_decoder.v Line: 191
Info (12128): Elaborating entity "letterDecoder" for hierarchy "asciidisplay:ad0|datapath:d0|letterDecoder:ld0" File: Z:/Desktop/Quartus/Project/Final/ascii_decoder.v Line: 147
Info (12128): Elaborating entity "rowcolCounter" for hierarchy "asciidisplay:ad0|datapath:d0|rowcolCounter:rc0" File: Z:/Desktop/Quartus/Project/Final/ascii_decoder.v Line: 150
Info (12128): Elaborating entity "blink_top" for hierarchy "blink_top:b_t0" File: Z:/Desktop/Quartus/Project/Final/project.v Line: 55
Info (12128): Elaborating entity "ratedivider" for hierarchy "blink_top:b_t0|ratedivider:r0" File: Z:/Desktop/Quartus/Project/Final/blink_module.v Line: 10
Info (12128): Elaborating entity "blink_ctrl" for hierarchy "blink_top:b_t0|blink_ctrl:b_C" File: Z:/Desktop/Quartus/Project/Final/blink_module.v Line: 12
Info (12128): Elaborating entity "blink_dpath" for hierarchy "blink_top:b_t0|blink_dpath:b_d" File: Z:/Desktop/Quartus/Project/Final/blink_module.v Line: 13
Info (12128): Elaborating entity "rowcol_counter" for hierarchy "blink_top:b_t0|blink_dpath:b_d|rowcol_counter:rc_c" File: Z:/Desktop/Quartus/Project/Final/blink_module.v Line: 68
Info (12128): Elaborating entity "fill" for hierarchy "fill:f0" File: Z:/Desktop/Quartus/Project/Final/project.v Line: 58
Info (12128): Elaborating entity "vga_adapter" for hierarchy "fill:f0|vga_adapter:VGA" File: Z:/Desktop/Quartus/Project/Final/includes/fill.v Line: 62
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "fill:f0|vga_adapter:VGA|vga_address_translator:user_input_translator" File: Z:/Desktop/Quartus/Project/Final/includes/vga_adapter/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "fill:f0|vga_adapter:VGA|altsyncram:VideoMemory" File: Z:/Desktop/Quartus/Project/Final/includes/vga_adapter/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "fill:f0|vga_adapter:VGA|altsyncram:VideoMemory" File: Z:/Desktop/Quartus/Project/Final/includes/vga_adapter/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "fill:f0|vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: Z:/Desktop/Quartus/Project/Final/includes/vga_adapter/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "76800"
    Info (12134): Parameter "WIDTHAD_B" = "17"
    Info (12134): Parameter "NUMWORDS_B" = "76800"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "includes/blackkk.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8an1.tdf
    Info (12023): Found entity 1: altsyncram_8an1 File: Z:/Desktop/Quartus/Project/Final/db/altsyncram_8an1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_8an1" for hierarchy "fill:f0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_8an1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_nma.tdf
    Info (12023): Found entity 1: decode_nma File: Z:/Desktop/Quartus/Project/Final/db/decode_nma.tdf Line: 23
Info (12128): Elaborating entity "decode_nma" for hierarchy "fill:f0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_8an1:auto_generated|decode_nma:decode2" File: Z:/Desktop/Quartus/Project/Final/db/altsyncram_8an1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf
    Info (12023): Found entity 1: decode_g2a File: Z:/Desktop/Quartus/Project/Final/db/decode_g2a.tdf Line: 23
Info (12128): Elaborating entity "decode_g2a" for hierarchy "fill:f0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_8an1:auto_generated|decode_g2a:rden_decode_b" File: Z:/Desktop/Quartus/Project/Final/db/altsyncram_8an1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf
    Info (12023): Found entity 1: mux_2hb File: Z:/Desktop/Quartus/Project/Final/db/mux_2hb.tdf Line: 23
Info (12128): Elaborating entity "mux_2hb" for hierarchy "fill:f0|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_8an1:auto_generated|mux_2hb:mux3" File: Z:/Desktop/Quartus/Project/Final/db/altsyncram_8an1.tdf Line: 50
Info (12128): Elaborating entity "vga_pll" for hierarchy "fill:f0|vga_adapter:VGA|vga_pll:mypll" File: Z:/Desktop/Quartus/Project/Final/includes/vga_adapter/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "fill:f0|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: Z:/Desktop/Quartus/Project/Final/includes/vga_adapter/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "fill:f0|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: Z:/Desktop/Quartus/Project/Final/includes/vga_adapter/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "fill:f0|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: Z:/Desktop/Quartus/Project/Final/includes/vga_adapter/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: Z:/Desktop/Quartus/Project/Final/db/altpll_80u.tdf Line: 26
Info (12128): Elaborating entity "altpll_80u" for hierarchy "fill:f0|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "vga_controller" for hierarchy "fill:f0|vga_adapter:VGA|vga_controller:controller" File: Z:/Desktop/Quartus/Project/Final/includes/vga_adapter/vga_adapter.v Line: 252
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ram_rw:rw0|ram_dpath:ramd0|cat:cat0|Div1" File: Z:/Desktop/Quartus/Project/Final/ram+address.v Line: 854
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ram_rw:rw0|ram_dpath:ramd0|cat:cat0|Div0" File: Z:/Desktop/Quartus/Project/Final/ram+address.v Line: 853
Info (12130): Elaborated megafunction instantiation "ram_rw:rw0|ram_dpath:ramd0|cat:cat0|lpm_divide:Div1" File: Z:/Desktop/Quartus/Project/Final/ram+address.v Line: 854
Info (12133): Instantiated megafunction "ram_rw:rw0|ram_dpath:ramd0|cat:cat0|lpm_divide:Div1" with the following parameter: File: Z:/Desktop/Quartus/Project/Final/ram+address.v Line: 854
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_6am.tdf
    Info (12023): Found entity 1: lpm_divide_6am File: Z:/Desktop/Quartus/Project/Final/db/lpm_divide_6am.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ckh File: Z:/Desktop/Quartus/Project/Final/db/sign_div_unsign_ckh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_use.tdf
    Info (12023): Found entity 1: alt_u_div_use File: Z:/Desktop/Quartus/Project/Final/db/alt_u_div_use.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "ram_rw:rw0|ram_dpath:ramd0|cat:cat0|lpm_divide:Div0" File: Z:/Desktop/Quartus/Project/Final/ram+address.v Line: 853
Info (12133): Instantiated megafunction "ram_rw:rw0|ram_dpath:ramd0|cat:cat0|lpm_divide:Div0" with the following parameter: File: Z:/Desktop/Quartus/Project/Final/ram+address.v Line: 853
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5am.tdf
    Info (12023): Found entity 1: lpm_divide_5am File: Z:/Desktop/Quartus/Project/Final/db/lpm_divide_5am.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh File: Z:/Desktop/Quartus/Project/Final/db/sign_div_unsign_bkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf
    Info (12023): Found entity 1: alt_u_div_sse File: Z:/Desktop/Quartus/Project/Final/db/alt_u_div_sse.tdf Line: 23
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: Z:/Desktop/Quartus/Project/Final/project.v Line: 7
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: Z:/Desktop/Quartus/Project/Final/project.v Line: 7
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: Z:/Desktop/Quartus/Project/Final/project.v Line: 7
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: Z:/Desktop/Quartus/Project/Final/project.v Line: 7
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: Z:/Desktop/Quartus/Project/Final/project.v Line: 7
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: Z:/Desktop/Quartus/Project/Final/project.v Line: 7
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: Z:/Desktop/Quartus/Project/Final/project.v Line: 7
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: Z:/Desktop/Quartus/Project/Final/project.v Line: 8
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: Z:/Desktop/Quartus/Project/Final/project.v Line: 8
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: Z:/Desktop/Quartus/Project/Final/project.v Line: 8
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: Z:/Desktop/Quartus/Project/Final/project.v Line: 8
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: Z:/Desktop/Quartus/Project/Final/project.v Line: 8
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: Z:/Desktop/Quartus/Project/Final/project.v Line: 8
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: Z:/Desktop/Quartus/Project/Final/project.v Line: 8
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: Z:/Desktop/Quartus/Project/Final/project.v Line: 16
Info (286030): Timing-Driven Synthesis is running
Info (17049): 39 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 385 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FAN_CTRL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "1.5 V" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_EMPTY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_FULL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_OE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RD_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_WR_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE1_SoC was ignored
Info (144001): Generated suppressed messages file Z:/Desktop/Quartus/Project/Final/output_files/project.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance fill:f0|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: Z:/Desktop/Quartus/Project/Final/db/altpll_80u.tdf Line: 34
    Info: Must be connected
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: Z:/Desktop/Quartus/Project/Final/project.v Line: 5
    Warning (15610): No output dependent on input pin "KEY[2]" File: Z:/Desktop/Quartus/Project/Final/project.v Line: 5
    Warning (15610): No output dependent on input pin "KEY[3]" File: Z:/Desktop/Quartus/Project/Final/project.v Line: 5
Info (21057): Implemented 1372 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 77 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 1250 logic cells
    Info (21064): Implemented 37 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 417 warnings
    Info: Peak virtual memory: 709 megabytes
    Info: Processing ended: Sat Dec 02 17:39:18 2017
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:29


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in Z:/Desktop/Quartus/Project/Final/output_files/project.map.smsg.


