

================================================================
== Vivado HLS Report for 'copy_mat'
================================================================
* Date:           Sun Dec 16 18:08:39 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        mat_mul
* Solution:       mat_mul
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  20201|  20201|  20201|  20201|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  20200|  20200|       202|          -|          -|   100|    no    |
        | + Loop 1.1  |    200|    200|         2|          -|          -|   100|    no    |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond)
	2  / (exitcond)
4 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_5 (3)  [1/1] 1.59ns  loc: mat_mul/mat_mul.c:5
:0  br label %.loopexit


 <State 2>: 2.91ns
ST_2: i (5)  [1/1] 0.00ns
.loopexit:0  %i = phi i7 [ 0, %0 ], [ %i_2, %.loopexit.loopexit ]

ST_2: phi_mul (6)  [1/1] 0.00ns
.loopexit:1  %phi_mul = phi i14 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]

ST_2: next_mul (7)  [1/1] 2.34ns
.loopexit:2  %next_mul = add i14 %phi_mul, 100

ST_2: exitcond1 (8)  [1/1] 2.91ns  loc: mat_mul/mat_mul.c:5
.loopexit:3  %exitcond1 = icmp eq i7 %i, -28

ST_2: empty (9)  [1/1] 0.00ns
.loopexit:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)

ST_2: i_2 (10)  [1/1] 2.32ns  loc: mat_mul/mat_mul.c:5
.loopexit:5  %i_2 = add i7 %i, 1

ST_2: StgValue_12 (11)  [1/1] 0.00ns  loc: mat_mul/mat_mul.c:5
.loopexit:6  br i1 %exitcond1, label %2, label %.preheader.preheader

ST_2: StgValue_13 (13)  [1/1] 1.59ns  loc: mat_mul/mat_mul.c:7
.preheader.preheader:0  br label %.preheader

ST_2: StgValue_14 (32)  [1/1] 0.00ns  loc: mat_mul/mat_mul.c:10
:0  ret void


 <State 3>: 5.60ns
ST_3: j (15)  [1/1] 0.00ns
.preheader:0  %j = phi i7 [ %j_2, %1 ], [ 0, %.preheader.preheader ]

ST_3: j_cast1_cast (16)  [1/1] 0.00ns  loc: mat_mul/mat_mul.c:7
.preheader:1  %j_cast1_cast = zext i7 %j to i14

ST_3: tmp_5 (17)  [1/1] 2.34ns  loc: mat_mul/mat_mul.c:7
.preheader:2  %tmp_5 = add i14 %phi_mul, %j_cast1_cast

ST_3: tmp_5_cast (18)  [1/1] 0.00ns  loc: mat_mul/mat_mul.c:7
.preheader:3  %tmp_5_cast = zext i14 %tmp_5 to i32

ST_3: src_addr (19)  [1/1] 0.00ns  loc: mat_mul/mat_mul.c:7
.preheader:4  %src_addr = getelementptr [10000 x float]* %src, i32 0, i32 %tmp_5_cast

ST_3: dest_addr (20)  [1/1] 0.00ns  loc: mat_mul/mat_mul.c:7
.preheader:5  %dest_addr = getelementptr [10000 x float]* %dest, i32 0, i32 %tmp_5_cast

ST_3: exitcond (21)  [1/1] 2.91ns  loc: mat_mul/mat_mul.c:6
.preheader:6  %exitcond = icmp eq i7 %j, -28

ST_3: empty_5 (22)  [1/1] 0.00ns
.preheader:7  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)

ST_3: j_2 (23)  [1/1] 2.32ns  loc: mat_mul/mat_mul.c:6
.preheader:8  %j_2 = add i7 %j, 1

ST_3: StgValue_24 (24)  [1/1] 0.00ns  loc: mat_mul/mat_mul.c:6
.preheader:9  br i1 %exitcond, label %.loopexit.loopexit, label %1

ST_3: src_load (26)  [2/2] 3.25ns  loc: mat_mul/mat_mul.c:7
:0  %src_load = load float* %src_addr, align 4

ST_3: StgValue_26 (30)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 6.51ns
ST_4: src_load (26)  [1/2] 3.25ns  loc: mat_mul/mat_mul.c:7
:0  %src_load = load float* %src_addr, align 4

ST_4: StgValue_28 (27)  [1/1] 3.25ns  loc: mat_mul/mat_mul.c:7
:1  store float %src_load, float* %dest_addr, align 4

ST_4: StgValue_29 (28)  [1/1] 0.00ns  loc: mat_mul/mat_mul.c:6
:2  br label %.preheader



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', mat_mul/mat_mul.c:5) [5]  (1.59 ns)

 <State 2>: 2.91ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', mat_mul/mat_mul.c:5) [5]  (0 ns)
	'icmp' operation ('exitcond1', mat_mul/mat_mul.c:5) [8]  (2.91 ns)

 <State 3>: 5.6ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', mat_mul/mat_mul.c:6) [15]  (0 ns)
	'add' operation ('tmp_5', mat_mul/mat_mul.c:7) [17]  (2.34 ns)
	'getelementptr' operation ('src_addr', mat_mul/mat_mul.c:7) [19]  (0 ns)
	'load' operation ('src_load', mat_mul/mat_mul.c:7) on array 'src' [26]  (3.25 ns)

 <State 4>: 6.51ns
The critical path consists of the following:
	'load' operation ('src_load', mat_mul/mat_mul.c:7) on array 'src' [26]  (3.25 ns)
	'store' operation (mat_mul/mat_mul.c:7) of variable 'src_load', mat_mul/mat_mul.c:7 on array 'dest' [27]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
