0.7
2020.2
Apr 18 2022
15:53:03
/home/ubuntu/caravel-soc_fpga-lab/labi/vvd_caravel_fpga/vvd_caravel_fpga.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,axi_vip_v1_1_12;processing_system7_vip_v1_0_14;xilinx_vip,,,,,,
/home/ubuntu/caravel-soc_fpga-lab/labi/vvd_srcs/caravel_soc/counter_wb/counter_wb_tb.v,1700895166,verilog,,,,counter_wb_tb,,axi_vip_v1_1_12;processing_system7_vip_v1_0_14;xilinx_vip,../../../../../vvd_srcs/caravel_soc/rtl/header;../../../../vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/5765/hdl;../../../../vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2022.1/data/xilinx_vip/include,DUNIT_DELAY=1;FUNCTIONAL=;SIM=;USE_POWER_PINS=,,,,
/home/ubuntu/caravel-soc_fpga-lab/labi/vvd_srcs/caravel_soc/rtl/header/defines.v,1700895166,verilog,,/home/ubuntu/caravel-soc_fpga-lab/labi/vvd_srcs/caravel_soc/vip/RAM128.v,,,,axi_vip_v1_1_12;processing_system7_vip_v1_0_14;xilinx_vip,../../../../../vvd_srcs/caravel_soc/rtl/header;../../../../vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/5765/hdl;../../../../vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2022.1/data/xilinx_vip/include,DUNIT_DELAY=1;FUNCTIONAL=;SIM=;USE_POWER_PINS=,,,,
/home/ubuntu/caravel-soc_fpga-lab/labi/vvd_srcs/caravel_soc/rtl/header/user_defines.v,1700895166,verilog,,/home/ubuntu/caravel-soc_fpga-lab/labi/vvd_srcs/caravel_soc/rtl/header/defines.v,,,,axi_vip_v1_1_12;processing_system7_vip_v1_0_14;xilinx_vip,../../../../../vvd_srcs/caravel_soc/rtl/header;../../../../vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/5765/hdl;../../../../vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2022.1/data/xilinx_vip/include,DUNIT_DELAY=1;FUNCTIONAL=;SIM=;USE_POWER_PINS=,,,,
/home/ubuntu/caravel-soc_fpga-lab/labi/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v,1700895166,verilog,,/home/ubuntu/caravel-soc_fpga-lab/labi/vvd_srcs/caravel_soc/rtl/soc/caravel.v,,InstructionCache;VexRiscv,,axi_vip_v1_1_12;processing_system7_vip_v1_0_14;xilinx_vip,../../../../../vvd_srcs/caravel_soc/rtl/header;../../../../vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/5765/hdl;../../../../vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2022.1/data/xilinx_vip/include,DUNIT_DELAY=1;FUNCTIONAL=;SIM=;USE_POWER_PINS=,,,,
/home/ubuntu/caravel-soc_fpga-lab/labi/vvd_srcs/caravel_soc/rtl/soc/caravel.v,1700895166,verilog,,/home/ubuntu/caravel-soc_fpga-lab/labi/vvd_srcs/caravel_soc/rtl/soc/chip_io.v,,caravel,,axi_vip_v1_1_12;processing_system7_vip_v1_0_14;xilinx_vip,../../../../../vvd_srcs/caravel_soc/rtl/header;../../../../vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/5765/hdl;../../../../vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2022.1/data/xilinx_vip/include,DUNIT_DELAY=1;FUNCTIONAL=;SIM=;USE_POWER_PINS=,,,,
/home/ubuntu/caravel-soc_fpga-lab/labi/vvd_srcs/caravel_soc/rtl/soc/chip_io.v,1700895166,verilog,,/home/ubuntu/caravel-soc_fpga-lab/labi/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v,,chip_io,,axi_vip_v1_1_12;processing_system7_vip_v1_0_14;xilinx_vip,../../../../../vvd_srcs/caravel_soc/rtl/header;../../../../vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/5765/hdl;../../../../vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2022.1/data/xilinx_vip/include,DUNIT_DELAY=1;FUNCTIONAL=;SIM=;USE_POWER_PINS=,,,,
/home/ubuntu/caravel-soc_fpga-lab/labi/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v,1700895166,verilog,,/home/ubuntu/caravel-soc_fpga-lab/labi/vvd_srcs/caravel_soc/rtl/soc/gpio_defaults_block.v,,gpio_control_block,,axi_vip_v1_1_12;processing_system7_vip_v1_0_14;xilinx_vip,../../../../../vvd_srcs/caravel_soc/rtl/header;../../../../vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/5765/hdl;../../../../vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2022.1/data/xilinx_vip/include,DUNIT_DELAY=1;FUNCTIONAL=;SIM=;USE_POWER_PINS=,,,,
/home/ubuntu/caravel-soc_fpga-lab/labi/vvd_srcs/caravel_soc/rtl/soc/gpio_defaults_block.v,1700895166,verilog,,/home/ubuntu/caravel-soc_fpga-lab/labi/vvd_srcs/caravel_soc/rtl/soc/housekeeping.v,,gpio_defaults_block,,axi_vip_v1_1_12;processing_system7_vip_v1_0_14;xilinx_vip,../../../../../vvd_srcs/caravel_soc/rtl/header;../../../../vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/5765/hdl;../../../../vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2022.1/data/xilinx_vip/include,DUNIT_DELAY=1;FUNCTIONAL=;SIM=;USE_POWER_PINS=,,,,
/home/ubuntu/caravel-soc_fpga-lab/labi/vvd_srcs/caravel_soc/rtl/soc/housekeeping.v,1700895166,verilog,,/home/ubuntu/caravel-soc_fpga-lab/labi/vvd_srcs/caravel_soc/rtl/soc/housekeeping_spi.v,,boledu_fd_sc_hd__clkbuf_8;housekeeping,,axi_vip_v1_1_12;processing_system7_vip_v1_0_14;xilinx_vip,../../../../../vvd_srcs/caravel_soc/rtl/header;../../../../vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/5765/hdl;../../../../vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2022.1/data/xilinx_vip/include,DUNIT_DELAY=1;FUNCTIONAL=;SIM=;USE_POWER_PINS=,,,,
/home/ubuntu/caravel-soc_fpga-lab/labi/vvd_srcs/caravel_soc/rtl/soc/housekeeping_spi.v,1700895166,verilog,,/home/ubuntu/caravel-soc_fpga-lab/labi/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v,,housekeeping_spi,,axi_vip_v1_1_12;processing_system7_vip_v1_0_14;xilinx_vip,../../../../../vvd_srcs/caravel_soc/rtl/header;../../../../vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/5765/hdl;../../../../vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2022.1/data/xilinx_vip/include,DUNIT_DELAY=1;FUNCTIONAL=;SIM=;USE_POWER_PINS=,,,,
/home/ubuntu/caravel-soc_fpga-lab/labi/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v,1700895166,verilog,,/home/ubuntu/caravel-soc_fpga-lab/labi/vvd_srcs/caravel_soc/rtl/soc/mgmt_core_wrapper.v,,mgmt_core,,axi_vip_v1_1_12;processing_system7_vip_v1_0_14;xilinx_vip,../../../../../vvd_srcs/caravel_soc/rtl/header;../../../../vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/5765/hdl;../../../../vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2022.1/data/xilinx_vip/include,DUNIT_DELAY=1;FUNCTIONAL=;SIM=;USE_POWER_PINS=,,,,
/home/ubuntu/caravel-soc_fpga-lab/labi/vvd_srcs/caravel_soc/rtl/soc/mgmt_core_wrapper.v,1700895166,verilog,,/home/ubuntu/caravel-soc_fpga-lab/labi/vvd_srcs/caravel_soc/rtl/soc/mprj_io.v,,mgmt_core_wrapper,,axi_vip_v1_1_12;processing_system7_vip_v1_0_14;xilinx_vip,../../../../../vvd_srcs/caravel_soc/rtl/header;../../../../vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/5765/hdl;../../../../vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2022.1/data/xilinx_vip/include,DUNIT_DELAY=1;FUNCTIONAL=;SIM=;USE_POWER_PINS=,,,,
/home/ubuntu/caravel-soc_fpga-lab/labi/vvd_srcs/caravel_soc/rtl/soc/mprj_io.v,1700895166,verilog,,/home/ubuntu/caravel-soc_fpga-lab/labi/vvd_srcs/caravel_soc/vip/spiflash.v,,boledu_io;mprj_io,,axi_vip_v1_1_12;processing_system7_vip_v1_0_14;xilinx_vip,../../../../../vvd_srcs/caravel_soc/rtl/header;../../../../vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/5765/hdl;../../../../vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2022.1/data/xilinx_vip/include,DUNIT_DELAY=1;FUNCTIONAL=;SIM=;USE_POWER_PINS=,,,,
/home/ubuntu/caravel-soc_fpga-lab/labi/vvd_srcs/caravel_soc/rtl/user/user_proj_example.counter.v,1700895166,verilog,,/home/ubuntu/caravel-soc_fpga-lab/labi/vvd_srcs/caravel_soc/rtl/user/user_project_wrapper.v,,counter;user_proj_example,,axi_vip_v1_1_12;processing_system7_vip_v1_0_14;xilinx_vip,../../../../../vvd_srcs/caravel_soc/rtl/header;../../../../vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/5765/hdl;../../../../vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2022.1/data/xilinx_vip/include,DUNIT_DELAY=1;FUNCTIONAL=;SIM=;USE_POWER_PINS=,,,,
/home/ubuntu/caravel-soc_fpga-lab/labi/vvd_srcs/caravel_soc/rtl/user/user_project_wrapper.v,1700895166,verilog,,/home/ubuntu/caravel-soc_fpga-lab/labi/vvd_srcs/caravel_soc/counter_wb/counter_wb_tb.v,,user_project_wrapper,,axi_vip_v1_1_12;processing_system7_vip_v1_0_14;xilinx_vip,../../../../../vvd_srcs/caravel_soc/rtl/header;../../../../vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/5765/hdl;../../../../vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2022.1/data/xilinx_vip/include,DUNIT_DELAY=1;FUNCTIONAL=;SIM=;USE_POWER_PINS=,,,,
/home/ubuntu/caravel-soc_fpga-lab/labi/vvd_srcs/caravel_soc/vip/RAM128.v,1700895166,verilog,,/home/ubuntu/caravel-soc_fpga-lab/labi/vvd_srcs/caravel_soc/vip/RAM256.v,,RAM128,,axi_vip_v1_1_12;processing_system7_vip_v1_0_14;xilinx_vip,../../../../../vvd_srcs/caravel_soc/rtl/header;../../../../vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/5765/hdl;../../../../vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2022.1/data/xilinx_vip/include,DUNIT_DELAY=1;FUNCTIONAL=;SIM=;USE_POWER_PINS=,,,,
/home/ubuntu/caravel-soc_fpga-lab/labi/vvd_srcs/caravel_soc/vip/RAM256.v,1700895166,verilog,,/home/ubuntu/caravel-soc_fpga-lab/labi/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v,,RAM256,,axi_vip_v1_1_12;processing_system7_vip_v1_0_14;xilinx_vip,../../../../../vvd_srcs/caravel_soc/rtl/header;../../../../vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/5765/hdl;../../../../vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2022.1/data/xilinx_vip/include,DUNIT_DELAY=1;FUNCTIONAL=;SIM=;USE_POWER_PINS=,,,,
/home/ubuntu/caravel-soc_fpga-lab/labi/vvd_srcs/caravel_soc/vip/spiflash.v,1700895166,verilog,,/home/ubuntu/caravel-soc_fpga-lab/labi/vvd_srcs/caravel_soc/rtl/user/user_proj_example.counter.v,,spiflash2,,axi_vip_v1_1_12;processing_system7_vip_v1_0_14;xilinx_vip,../../../../../vvd_srcs/caravel_soc/rtl/header;../../../../vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/5765/hdl;../../../../vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2022.1/data/xilinx_vip/include,DUNIT_DELAY=1;FUNCTIONAL=;SIM=;USE_POWER_PINS=,,,,
