<profile>

<section name = "Vitis HLS Report for 'dft_Pipeline_VITIS_LOOP_19_2'" level="0">
<item name = "Date">Fri Nov 11 20:36:59 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">DFT</item>
<item name = "Solution">baseline (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.519 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">10253, 10253, 51.265 us, 51.265 us, 10253, 10253, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_19_2">10251, 10251, 22, 10, 1, 1024, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 51, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 5, 564, 745, -</column>
<column name="Memory">4, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 232, -</column>
<column name="Register">-, -, 485, 64, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">1, 2, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fadd_32ns_32ns_32_10_full_dsp_1_U1">fadd_32ns_32ns_32_10_full_dsp_1, 0, 2, 365, 421, 0</column>
<column name="fmul_32ns_32ns_32_8_max_dsp_1_U2">fmul_32ns_32ns_32_8_max_dsp_1, 0, 3, 199, 324, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="cos_coefficients_table_U">dft_Pipeline_VITIS_LOOP_19_2_cos_coefficients_table_ROM_AUTO_1R, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="sin_coefficients_table_U">dft_Pipeline_VITIS_LOOP_19_2_sin_coefficients_table_ROM_AUTO_1R, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln19_fu_206_p2">+, 0, 0, 12, 11, 1</column>
<column name="add_ln20_fu_220_p2">+, 0, 0, 13, 10, 10</column>
<column name="icmp_ln19_fu_200_p2">icmp, 0, 0, 12, 11, 12</column>
<column name="ifzero_fu_232_p2">icmp, 0, 0, 12, 11, 12</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="add164_fu_64">9, 2, 32, 64</column>
<column name="add3_fu_60">9, 2, 32, 64</column>
<column name="ap_NS_fsm">59, 11, 1, 11</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_add164_load">9, 2, 32, 64</column>
<column name="ap_sig_allocacmp_add3_load">9, 2, 32, 64</column>
<column name="ap_sig_allocacmp_index_load">9, 2, 10, 20</column>
<column name="ap_sig_allocacmp_n_1">9, 2, 11, 22</column>
<column name="grp_fu_159_p0">14, 3, 32, 96</column>
<column name="grp_fu_159_p1">14, 3, 32, 96</column>
<column name="grp_fu_163_p0">14, 3, 32, 96</column>
<column name="grp_fu_163_p1">14, 3, 32, 96</column>
<column name="index_fu_56">9, 2, 10, 20</column>
<column name="n_fu_68">9, 2, 11, 22</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add164_fu_64">32, 0, 32, 0</column>
<column name="add3_fu_60">32, 0, 32, 0</column>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="bitcast_ln21_2_reg_356">32, 0, 32, 0</column>
<column name="cos_coefficients_table_load_reg_346">32, 0, 32, 0</column>
<column name="icmp_ln19_reg_318">1, 0, 1, 0</column>
<column name="icmp_ln19_reg_318_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ifzero_reg_337">1, 0, 1, 0</column>
<column name="imag_op_addr_reg_308">10, 0, 10, 0</column>
<column name="index_fu_56">10, 0, 10, 0</column>
<column name="mul6_reg_361">32, 0, 32, 0</column>
<column name="mul_reg_371">32, 0, 32, 0</column>
<column name="n_fu_68">11, 0, 11, 0</column>
<column name="real_op_addr_reg_313">10, 0, 10, 0</column>
<column name="real_op_addr_reg_313_pp0_iter1_reg">10, 0, 10, 0</column>
<column name="real_sample_load_reg_341">32, 0, 32, 0</column>
<column name="reg_167">32, 0, 32, 0</column>
<column name="sin_coefficients_table_load_reg_351">32, 0, 32, 0</column>
<column name="ifzero_reg_337">64, 32, 1, 0</column>
<column name="imag_op_addr_reg_308">64, 32, 10, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dft_Pipeline_VITIS_LOOP_19_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dft_Pipeline_VITIS_LOOP_19_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dft_Pipeline_VITIS_LOOP_19_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dft_Pipeline_VITIS_LOOP_19_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dft_Pipeline_VITIS_LOOP_19_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dft_Pipeline_VITIS_LOOP_19_2, return value</column>
<column name="bitcast_ln22">in, 32, ap_none, bitcast_ln22, scalar</column>
<column name="bitcast_ln21">in, 32, ap_none, bitcast_ln21, scalar</column>
<column name="imag_op_address0">out, 10, ap_memory, imag_op, array</column>
<column name="imag_op_ce0">out, 1, ap_memory, imag_op, array</column>
<column name="imag_op_we0">out, 1, ap_memory, imag_op, array</column>
<column name="imag_op_d0">out, 32, ap_memory, imag_op, array</column>
<column name="zext_ln17">in, 10, ap_none, zext_ln17, scalar</column>
<column name="real_op_address0">out, 10, ap_memory, real_op, array</column>
<column name="real_op_ce0">out, 1, ap_memory, real_op, array</column>
<column name="real_op_we0">out, 1, ap_memory, real_op, array</column>
<column name="real_op_d0">out, 32, ap_memory, real_op, array</column>
<column name="trunc_ln">in, 10, ap_none, trunc_ln, scalar</column>
<column name="real_sample_address0">out, 10, ap_memory, real_sample, array</column>
<column name="real_sample_ce0">out, 1, ap_memory, real_sample, array</column>
<column name="real_sample_q0">in, 32, ap_memory, real_sample, array</column>
</table>
</item>
</section>
</profile>
