// Copyright (C) 1991-2011 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II"
// VERSION "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition"

// DATE "03/10/2014 14:15:12"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 10 ns/ 1 ps

module lab3 (
	\TIME ,
	CLK,
	HEX7,
	HEX6,
	HEX5,
	HEX4,
	HEX3,
	HEX2,
	HEX1,
	HEX0,
	CLK50,
	RESET,
	CLK_SEL,
	ENABLE);
output 	[19:0] \TIME ;
output 	CLK;
output 	[6:0] HEX7;
output 	[6:0] HEX6;
output 	[6:0] HEX5;
output 	[6:0] HEX4;
output 	[6:0] HEX3;
output 	[6:0] HEX2;
output 	[6:0] HEX1;
output 	[6:0] HEX0;
input 	CLK50;
input 	RESET;
input 	[2:0] CLK_SEL;
input 	ENABLE;

// Design Ports Information
// TIME[0]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// TIME[1]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// TIME[2]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// TIME[3]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// TIME[4]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// TIME[5]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// TIME[6]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// TIME[7]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// TIME[8]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// TIME[9]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// TIME[10]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// TIME[11]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// TIME[12]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// TIME[13]	=>  Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// TIME[14]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// TIME[15]	=>  Location: PIN_V26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// TIME[16]	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// TIME[17]	=>  Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// TIME[18]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// TIME[19]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CLK	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[1]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[2]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[3]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[4]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[5]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[6]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[0]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[3]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[4]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[5]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[6]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[0]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENABLE	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RESET	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLK_SEL[0]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLK_SEL[1]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLK_SEL[2]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLK50	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("lab3_v_fast.sdo");
// synopsys translate_on

wire \S0|T[3]~0_combout ;
wire \clockGenerator|counter_100kHz|LessThan1~0_combout ;
wire \clockGenerator|counter_100Hz|LessThan1~0_combout ;
wire \CLK50~combout ;
wire \CLK50~clkctrl_outclk ;
wire \clockGenerator|counter_1kHz|count~3_combout ;
wire \clockGenerator|counter_10kHz|count~3_combout ;
wire \clockGenerator|counter_1MHz|count~1_combout ;
wire \clockGenerator|counter_10MHz|count~2_combout ;
wire \clockGenerator|counter_10MHz|count~1_combout ;
wire \clockGenerator|counter_10MHz|count~0_combout ;
wire \clockGenerator|counter_10MHz|Equal0~0_combout ;
wire \clockGenerator|counter_1MHz|count~0_combout ;
wire \clockGenerator|counter_1MHz|count~2_combout ;
wire \clockGenerator|counter_1MHz|count~3_combout ;
wire \clockGenerator|counter_100kHz|count~2_combout ;
wire \clockGenerator|counter_1MHz|rco_out~0_combout ;
wire \clockGenerator|counter_1MHz|rco_out~combout ;
wire \clockGenerator|counter_100kHz|count~1_combout ;
wire \clockGenerator|counter_100kHz|count~3_combout ;
wire \clockGenerator|counter_100kHz|count~0_combout ;
wire \clockGenerator|counter_100kHz|rco_out~0_combout ;
wire \clockGenerator|counter_100kHz|rco_out~combout ;
wire \clockGenerator|counter_10kHz|count~2_combout ;
wire \clockGenerator|counter_10kHz|count~1_combout ;
wire \clockGenerator|counter_10kHz|count~0_combout ;
wire \clockGenerator|counter_10kHz|rco_out~0_combout ;
wire \clockGenerator|counter_10kHz|rco_out~combout ;
wire \clockGenerator|counter_1kHz|count~2_combout ;
wire \clockGenerator|counter_1kHz|count~1_combout ;
wire \clockGenerator|counter_1kHz|LessThan1~0_combout ;
wire \clockGenerator|counter_10Hz|count~2_combout ;
wire \clockGenerator|counter_1kHz|count~0_combout ;
wire \clockGenerator|counter_1kHz|rco_out~0_combout ;
wire \clockGenerator|counter_100Hz|count~2_combout ;
wire \clockGenerator|counter_1kHz|rco_out~combout ;
wire \clockGenerator|counter_100Hz|count~1_combout ;
wire \clockGenerator|counter_100Hz|count~3_combout ;
wire \clockGenerator|counter_100Hz|count~0_combout ;
wire \clockGenerator|counter_100Hz|rco_out~0_combout ;
wire \clockGenerator|counter_100Hz|rco_out~combout ;
wire \clockGenerator|counter_10Hz|count~0_combout ;
wire \clockGenerator|counter_10Hz|count~3_combout ;
wire \clockGenerator|counter_10Hz|count~1_combout ;
wire \clockGenerator|counter_10Hz|LessThan1~0_combout ;
wire \clockGenerator|counter_1Hz|count~2_combout ;
wire \clockGenerator|counter_10Hz|rco_out~0_combout ;
wire \clockGenerator|counter_10Hz|rco_out~1_combout ;
wire \clockGenerator|counter_10Hz|rco_out~combout ;
wire \clockGenerator|counter_1Hz|count~3_combout ;
wire \clockGenerator|counter_1Hz|count~0_combout ;
wire \clockGenerator|counter_1Hz|count~1_combout ;
wire \clockGenerator|counter_1Hz|LessThan1~0_combout ;
wire \clockGenerator|Mux0~2_combout ;
wire \clockGenerator|Mux0~3_combout ;
wire \clockGenerator|counter_10MHz|LessThan1~0_combout ;
wire \clockGenerator|counter_1MHz|LessThan1~0_combout ;
wire \clockGenerator|counter_10kHz|LessThan1~0_combout ;
wire \clockGenerator|Mux0~0_combout ;
wire \clockGenerator|Mux0~1_combout ;
wire \clockGenerator|Mux0~4_combout ;
wire \clockGenerator|var_clock~regout ;
wire \clockGenerator|var_clock~clkctrl_outclk ;
wire \h0|counter|reg0|Q~1_combout ;
wire \ENABLE~combout ;
wire \h0|counter|reg1|Q~0_combout ;
wire \h0|counter|reg1|Q~regout ;
wire \h0|T[3]~0_combout ;
wire \h0|counter|reg2|Q~0_combout ;
wire \h0|counter|reg2|Q~regout ;
wire \h0|counter|reg3|Q~0_combout ;
wire \h0|counter|reg3|Q~regout ;
wire \h0|counter|reg0|Q~0_combout ;
wire \h0|counter|reg0|Q~regout ;
wire \RESET~combout ;
wire \comb~3_combout ;
wire \h1|counter|reg1|Q~0_combout ;
wire \h1|counter|reg1|Q~regout ;
wire \h1|T[3]~0_combout ;
wire \h1|counter|reg3|Q~0_combout ;
wire \h1|counter|reg3|Q~regout ;
wire \comb~2_combout ;
wire \h1|counter|reg0|Q~0_combout ;
wire \h1|counter|reg0|Q~regout ;
wire \h1|counter|reg2|Q~2_combout ;
wire \h1|counter|reg2|Q~regout ;
wire \S0|counter|reg2|Q~0_combout ;
wire \S0|counter|reg2|Q~regout ;
wire \S0|counter|reg3|Q~0_combout ;
wire \S0|counter|reg3|Q~regout ;
wire \comb~9_combout ;
wire \S0|counter|reg0|Q~0_combout ;
wire \S0|counter|reg0|Q~regout ;
wire \S0|counter|reg1|Q~0_combout ;
wire \S0|counter|reg1|Q~1_combout ;
wire \S0|counter|reg1|Q~regout ;
wire \S1|T[0]~0_combout ;
wire \S1|counter|reg0|Q~0_combout ;
wire \S1|T[1]~1_combout ;
wire \S1|counter|reg1|Q~0_combout ;
wire \S1|counter|reg1|Q~regout ;
wire \S1|counter|reg2|Q~0_combout ;
wire \S1|counter|reg2|Q~regout ;
wire \comb~4_combout ;
wire \comb~5_combout ;
wire \S1|counter|reg0|Q~1_combout ;
wire \S1|counter|reg0|Q~regout ;
wire \S1|counter|reg3|Q~0_combout ;
wire \S1|counter|reg3|Q~1_combout ;
wire \S1|counter|reg3|Q~2_combout ;
wire \S1|counter|reg3|Q~regout ;
wire \comb~8_combout ;
wire \M|T[0]~0_combout ;
wire \M|counter|reg1|Q~0_combout ;
wire \M|counter|reg1|Q~regout ;
wire \M|T[3]~1_combout ;
wire \M|T[3]~2_combout ;
wire \M|counter|reg2|Q~0_combout ;
wire \M|counter|reg2|Q~regout ;
wire \M|counter|reg3|Q~0_combout ;
wire \M|counter|reg3|Q~regout ;
wire \comb~6_combout ;
wire \comb~7_combout ;
wire \M|counter|reg0|Q~0_combout ;
wire \M|counter|reg0|Q~regout ;
wire \minDisplay|WideOr6~0_combout ;
wire \minDisplay|WideOr5~0_combout ;
wire \minDisplay|WideOr4~0_combout ;
wire \minDisplay|WideOr3~0_combout ;
wire \minDisplay|WideOr2~0_combout ;
wire \minDisplay|WideOr1~0_combout ;
wire \minDisplay|WideOr0~0_combout ;
wire \tensecDisplay|WideOr6~0_combout ;
wire \tensecDisplay|WideOr5~0_combout ;
wire \tensecDisplay|WideOr4~0_combout ;
wire \tensecDisplay|WideOr3~0_combout ;
wire \tensecDisplay|WideOr2~0_combout ;
wire \tensecDisplay|WideOr1~0_combout ;
wire \tensecDisplay|WideOr0~0_combout ;
wire \secDisplay|WideOr6~0_combout ;
wire \secDisplay|WideOr5~0_combout ;
wire \secDisplay|WideOr4~0_combout ;
wire \secDisplay|WideOr3~0_combout ;
wire \secDisplay|WideOr2~0_combout ;
wire \secDisplay|WideOr1~0_combout ;
wire \secDisplay|WideOr0~0_combout ;
wire \decisecDisplay|WideOr6~0_combout ;
wire \decisecDisplay|WideOr5~0_combout ;
wire \decisecDisplay|WideOr4~0_combout ;
wire \decisecDisplay|WideOr3~0_combout ;
wire \decisecDisplay|WideOr2~0_combout ;
wire \decisecDisplay|WideOr1~0_combout ;
wire \decisecDisplay|WideOr0~0_combout ;
wire \centisecDisplay|WideOr6~0_combout ;
wire \centisecDisplay|WideOr5~0_combout ;
wire \centisecDisplay|WideOr4~0_combout ;
wire \centisecDisplay|WideOr3~0_combout ;
wire \centisecDisplay|WideOr2~0_combout ;
wire \centisecDisplay|WideOr1~0_combout ;
wire \centisecDisplay|WideOr0~0_combout ;
wire [2:0] \CLK_SEL~combout ;
wire [3:0] \clockGenerator|counter_1MHz|count ;
wire [3:0] \clockGenerator|counter_10MHz|count ;
wire [3:0] \clockGenerator|counter_1Hz|count ;
wire [3:0] \clockGenerator|counter_10Hz|count ;
wire [3:0] \clockGenerator|counter_100Hz|count ;
wire [3:0] \clockGenerator|counter_1kHz|count ;
wire [3:0] \clockGenerator|counter_10kHz|count ;
wire [3:0] \clockGenerator|counter_100kHz|count ;
wire [3:0] \h1|T ;


// Location: LCCOMB_X36_Y12_N12
cycloneii_lcell_comb \S0|T[3]~0 (
// Equation(s):
// \S0|T[3]~0_combout  = (\S0|counter|reg1|Q~regout  & (\ENABLE~combout  & (\comb~2_combout  & \S0|counter|reg0|Q~regout )))

	.dataa(\S0|counter|reg1|Q~regout ),
	.datab(\ENABLE~combout ),
	.datac(\comb~2_combout ),
	.datad(\S0|counter|reg0|Q~regout ),
	.cin(gnd),
	.combout(\S0|T[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \S0|T[3]~0 .lut_mask = 16'h8000;
defparam \S0|T[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N0
cycloneii_lcell_comb \clockGenerator|counter_100kHz|LessThan1~0 (
// Equation(s):
// \clockGenerator|counter_100kHz|LessThan1~0_combout  = (\clockGenerator|counter_100kHz|count [3]) # ((\clockGenerator|counter_100kHz|count [2] & ((\clockGenerator|counter_100kHz|count [1]) # (\clockGenerator|counter_100kHz|count [0]))))

	.dataa(\clockGenerator|counter_100kHz|count [1]),
	.datab(\clockGenerator|counter_100kHz|count [2]),
	.datac(\clockGenerator|counter_100kHz|count [3]),
	.datad(\clockGenerator|counter_100kHz|count [0]),
	.cin(gnd),
	.combout(\clockGenerator|counter_100kHz|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_100kHz|LessThan1~0 .lut_mask = 16'hFCF8;
defparam \clockGenerator|counter_100kHz|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N2
cycloneii_lcell_comb \clockGenerator|counter_100Hz|LessThan1~0 (
// Equation(s):
// \clockGenerator|counter_100Hz|LessThan1~0_combout  = (\clockGenerator|counter_100Hz|count [3]) # ((\clockGenerator|counter_100Hz|count [2] & ((\clockGenerator|counter_100Hz|count [1]) # (\clockGenerator|counter_100Hz|count [0]))))

	.dataa(\clockGenerator|counter_100Hz|count [1]),
	.datab(\clockGenerator|counter_100Hz|count [3]),
	.datac(\clockGenerator|counter_100Hz|count [0]),
	.datad(\clockGenerator|counter_100Hz|count [2]),
	.cin(gnd),
	.combout(\clockGenerator|counter_100Hz|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_100Hz|LessThan1~0 .lut_mask = 16'hFECC;
defparam \clockGenerator|counter_100Hz|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLK50~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLK50~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLK50));
// synopsys translate_off
defparam \CLK50~I .input_async_reset = "none";
defparam \CLK50~I .input_power_up = "low";
defparam \CLK50~I .input_register_mode = "none";
defparam \CLK50~I .input_sync_reset = "none";
defparam \CLK50~I .oe_async_reset = "none";
defparam \CLK50~I .oe_power_up = "low";
defparam \CLK50~I .oe_register_mode = "none";
defparam \CLK50~I .oe_sync_reset = "none";
defparam \CLK50~I .operation_mode = "input";
defparam \CLK50~I .output_async_reset = "none";
defparam \CLK50~I .output_power_up = "low";
defparam \CLK50~I .output_register_mode = "none";
defparam \CLK50~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \CLK50~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLK50~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK50~clkctrl_outclk ));
// synopsys translate_off
defparam \CLK50~clkctrl .clock_type = "global clock";
defparam \CLK50~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLK_SEL[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLK_SEL~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLK_SEL[2]));
// synopsys translate_off
defparam \CLK_SEL[2]~I .input_async_reset = "none";
defparam \CLK_SEL[2]~I .input_power_up = "low";
defparam \CLK_SEL[2]~I .input_register_mode = "none";
defparam \CLK_SEL[2]~I .input_sync_reset = "none";
defparam \CLK_SEL[2]~I .oe_async_reset = "none";
defparam \CLK_SEL[2]~I .oe_power_up = "low";
defparam \CLK_SEL[2]~I .oe_register_mode = "none";
defparam \CLK_SEL[2]~I .oe_sync_reset = "none";
defparam \CLK_SEL[2]~I .operation_mode = "input";
defparam \CLK_SEL[2]~I .output_async_reset = "none";
defparam \CLK_SEL[2]~I .output_power_up = "low";
defparam \CLK_SEL[2]~I .output_register_mode = "none";
defparam \CLK_SEL[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLK_SEL[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLK_SEL~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLK_SEL[1]));
// synopsys translate_off
defparam \CLK_SEL[1]~I .input_async_reset = "none";
defparam \CLK_SEL[1]~I .input_power_up = "low";
defparam \CLK_SEL[1]~I .input_register_mode = "none";
defparam \CLK_SEL[1]~I .input_sync_reset = "none";
defparam \CLK_SEL[1]~I .oe_async_reset = "none";
defparam \CLK_SEL[1]~I .oe_power_up = "low";
defparam \CLK_SEL[1]~I .oe_register_mode = "none";
defparam \CLK_SEL[1]~I .oe_sync_reset = "none";
defparam \CLK_SEL[1]~I .operation_mode = "input";
defparam \CLK_SEL[1]~I .output_async_reset = "none";
defparam \CLK_SEL[1]~I .output_power_up = "low";
defparam \CLK_SEL[1]~I .output_register_mode = "none";
defparam \CLK_SEL[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N22
cycloneii_lcell_comb \clockGenerator|counter_1kHz|count~3 (
// Equation(s):
// \clockGenerator|counter_1kHz|count~3_combout  = (!\clockGenerator|counter_1kHz|count [0] & (((!\clockGenerator|counter_1kHz|count [1] & !\clockGenerator|counter_1kHz|count [2])) # (!\clockGenerator|counter_1kHz|count [3])))

	.dataa(\clockGenerator|counter_1kHz|count [3]),
	.datab(\clockGenerator|counter_1kHz|count [1]),
	.datac(\clockGenerator|counter_1kHz|count [0]),
	.datad(\clockGenerator|counter_1kHz|count [2]),
	.cin(gnd),
	.combout(\clockGenerator|counter_1kHz|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_1kHz|count~3 .lut_mask = 16'h0507;
defparam \clockGenerator|counter_1kHz|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N14
cycloneii_lcell_comb \clockGenerator|counter_10kHz|count~3 (
// Equation(s):
// \clockGenerator|counter_10kHz|count~3_combout  = (!\clockGenerator|counter_10kHz|count [0] & (((!\clockGenerator|counter_10kHz|count [2] & !\clockGenerator|counter_10kHz|count [1])) # (!\clockGenerator|counter_10kHz|count [3])))

	.dataa(\clockGenerator|counter_10kHz|count [3]),
	.datab(\clockGenerator|counter_10kHz|count [2]),
	.datac(\clockGenerator|counter_10kHz|count [0]),
	.datad(\clockGenerator|counter_10kHz|count [1]),
	.cin(gnd),
	.combout(\clockGenerator|counter_10kHz|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_10kHz|count~3 .lut_mask = 16'h0507;
defparam \clockGenerator|counter_10kHz|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N12
cycloneii_lcell_comb \clockGenerator|counter_1MHz|count~1 (
// Equation(s):
// \clockGenerator|counter_1MHz|count~1_combout  = (!\clockGenerator|counter_1MHz|count [3] & (\clockGenerator|counter_1MHz|count [2] $ (((\clockGenerator|counter_1MHz|count [1] & \clockGenerator|counter_1MHz|count [0])))))

	.dataa(\clockGenerator|counter_1MHz|count [3]),
	.datab(\clockGenerator|counter_1MHz|count [1]),
	.datac(\clockGenerator|counter_1MHz|count [2]),
	.datad(\clockGenerator|counter_1MHz|count [0]),
	.cin(gnd),
	.combout(\clockGenerator|counter_1MHz|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_1MHz|count~1 .lut_mask = 16'h1450;
defparam \clockGenerator|counter_1MHz|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N4
cycloneii_lcell_comb \clockGenerator|counter_10MHz|count~2 (
// Equation(s):
// \clockGenerator|counter_10MHz|count~2_combout  = (!\clockGenerator|counter_10MHz|count [0] & !\clockGenerator|counter_10MHz|count [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\clockGenerator|counter_10MHz|count [0]),
	.datad(\clockGenerator|counter_10MHz|count [2]),
	.cin(gnd),
	.combout(\clockGenerator|counter_10MHz|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_10MHz|count~2 .lut_mask = 16'h000F;
defparam \clockGenerator|counter_10MHz|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y28_N5
cycloneii_lcell_ff \clockGenerator|counter_10MHz|count[0] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_10MHz|count~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_10MHz|count [0]));

// Location: LCCOMB_X55_Y28_N26
cycloneii_lcell_comb \clockGenerator|counter_10MHz|count~1 (
// Equation(s):
// \clockGenerator|counter_10MHz|count~1_combout  = (!\clockGenerator|counter_10MHz|count [2] & (\clockGenerator|counter_10MHz|count [0] $ (\clockGenerator|counter_10MHz|count [1])))

	.dataa(vcc),
	.datab(\clockGenerator|counter_10MHz|count [0]),
	.datac(\clockGenerator|counter_10MHz|count [1]),
	.datad(\clockGenerator|counter_10MHz|count [2]),
	.cin(gnd),
	.combout(\clockGenerator|counter_10MHz|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_10MHz|count~1 .lut_mask = 16'h003C;
defparam \clockGenerator|counter_10MHz|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y28_N27
cycloneii_lcell_ff \clockGenerator|counter_10MHz|count[1] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_10MHz|count~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_10MHz|count [1]));

// Location: LCCOMB_X55_Y28_N0
cycloneii_lcell_comb \clockGenerator|counter_10MHz|count~0 (
// Equation(s):
// \clockGenerator|counter_10MHz|count~0_combout  = (\clockGenerator|counter_10MHz|count [0] & (!\clockGenerator|counter_10MHz|count [2] & \clockGenerator|counter_10MHz|count [1]))

	.dataa(vcc),
	.datab(\clockGenerator|counter_10MHz|count [0]),
	.datac(\clockGenerator|counter_10MHz|count [2]),
	.datad(\clockGenerator|counter_10MHz|count [1]),
	.cin(gnd),
	.combout(\clockGenerator|counter_10MHz|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_10MHz|count~0 .lut_mask = 16'h0C00;
defparam \clockGenerator|counter_10MHz|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y28_N1
cycloneii_lcell_ff \clockGenerator|counter_10MHz|count[2] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_10MHz|count~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_10MHz|count [2]));

// Location: LCCOMB_X54_Y28_N20
cycloneii_lcell_comb \clockGenerator|counter_10MHz|Equal0~0 (
// Equation(s):
// \clockGenerator|counter_10MHz|Equal0~0_combout  = (\clockGenerator|counter_10MHz|count [2] & (!\clockGenerator|counter_10MHz|count [1] & !\clockGenerator|counter_10MHz|count [0]))

	.dataa(vcc),
	.datab(\clockGenerator|counter_10MHz|count [2]),
	.datac(\clockGenerator|counter_10MHz|count [1]),
	.datad(\clockGenerator|counter_10MHz|count [0]),
	.cin(gnd),
	.combout(\clockGenerator|counter_10MHz|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_10MHz|Equal0~0 .lut_mask = 16'h000C;
defparam \clockGenerator|counter_10MHz|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y28_N13
cycloneii_lcell_ff \clockGenerator|counter_1MHz|count[2] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_1MHz|count~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_10MHz|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_1MHz|count [2]));

// Location: LCCOMB_X53_Y28_N2
cycloneii_lcell_comb \clockGenerator|counter_1MHz|count~0 (
// Equation(s):
// \clockGenerator|counter_1MHz|count~0_combout  = (\clockGenerator|counter_1MHz|count [1] & (\clockGenerator|counter_1MHz|count [0] & (!\clockGenerator|counter_1MHz|count [3] & \clockGenerator|counter_1MHz|count [2]))) # (!\clockGenerator|counter_1MHz|count 
// [1] & (!\clockGenerator|counter_1MHz|count [0] & (\clockGenerator|counter_1MHz|count [3] & !\clockGenerator|counter_1MHz|count [2])))

	.dataa(\clockGenerator|counter_1MHz|count [1]),
	.datab(\clockGenerator|counter_1MHz|count [0]),
	.datac(\clockGenerator|counter_1MHz|count [3]),
	.datad(\clockGenerator|counter_1MHz|count [2]),
	.cin(gnd),
	.combout(\clockGenerator|counter_1MHz|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_1MHz|count~0 .lut_mask = 16'h0810;
defparam \clockGenerator|counter_1MHz|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y28_N3
cycloneii_lcell_ff \clockGenerator|counter_1MHz|count[3] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_1MHz|count~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_10MHz|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_1MHz|count [3]));

// Location: LCCOMB_X53_Y28_N30
cycloneii_lcell_comb \clockGenerator|counter_1MHz|count~2 (
// Equation(s):
// \clockGenerator|counter_1MHz|count~2_combout  = (!\clockGenerator|counter_1MHz|count [3] & (\clockGenerator|counter_1MHz|count [1] $ (\clockGenerator|counter_1MHz|count [0])))

	.dataa(vcc),
	.datab(\clockGenerator|counter_1MHz|count [3]),
	.datac(\clockGenerator|counter_1MHz|count [1]),
	.datad(\clockGenerator|counter_1MHz|count [0]),
	.cin(gnd),
	.combout(\clockGenerator|counter_1MHz|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_1MHz|count~2 .lut_mask = 16'h0330;
defparam \clockGenerator|counter_1MHz|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y28_N31
cycloneii_lcell_ff \clockGenerator|counter_1MHz|count[1] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_1MHz|count~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_10MHz|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_1MHz|count [1]));

// Location: LCCOMB_X53_Y28_N16
cycloneii_lcell_comb \clockGenerator|counter_1MHz|count~3 (
// Equation(s):
// \clockGenerator|counter_1MHz|count~3_combout  = (!\clockGenerator|counter_1MHz|count [0] & (((!\clockGenerator|counter_1MHz|count [1] & !\clockGenerator|counter_1MHz|count [2])) # (!\clockGenerator|counter_1MHz|count [3])))

	.dataa(\clockGenerator|counter_1MHz|count [3]),
	.datab(\clockGenerator|counter_1MHz|count [1]),
	.datac(\clockGenerator|counter_1MHz|count [0]),
	.datad(\clockGenerator|counter_1MHz|count [2]),
	.cin(gnd),
	.combout(\clockGenerator|counter_1MHz|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_1MHz|count~3 .lut_mask = 16'h0507;
defparam \clockGenerator|counter_1MHz|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y28_N17
cycloneii_lcell_ff \clockGenerator|counter_1MHz|count[0] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_1MHz|count~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_10MHz|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_1MHz|count [0]));

// Location: LCCOMB_X53_Y28_N4
cycloneii_lcell_comb \clockGenerator|counter_100kHz|count~2 (
// Equation(s):
// \clockGenerator|counter_100kHz|count~2_combout  = (!\clockGenerator|counter_100kHz|count [3] & (\clockGenerator|counter_100kHz|count [1] $ (\clockGenerator|counter_100kHz|count [0])))

	.dataa(\clockGenerator|counter_100kHz|count [3]),
	.datab(vcc),
	.datac(\clockGenerator|counter_100kHz|count [1]),
	.datad(\clockGenerator|counter_100kHz|count [0]),
	.cin(gnd),
	.combout(\clockGenerator|counter_100kHz|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_100kHz|count~2 .lut_mask = 16'h0550;
defparam \clockGenerator|counter_100kHz|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N30
cycloneii_lcell_comb \clockGenerator|counter_1MHz|rco_out~0 (
// Equation(s):
// \clockGenerator|counter_1MHz|rco_out~0_combout  = (!\clockGenerator|counter_1MHz|count [1] & (!\clockGenerator|counter_1MHz|count [2] & \clockGenerator|counter_1MHz|count [3]))

	.dataa(\clockGenerator|counter_1MHz|count [1]),
	.datab(vcc),
	.datac(\clockGenerator|counter_1MHz|count [2]),
	.datad(\clockGenerator|counter_1MHz|count [3]),
	.cin(gnd),
	.combout(\clockGenerator|counter_1MHz|rco_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_1MHz|rco_out~0 .lut_mask = 16'h0500;
defparam \clockGenerator|counter_1MHz|rco_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N28
cycloneii_lcell_comb \clockGenerator|counter_1MHz|rco_out (
// Equation(s):
// \clockGenerator|counter_1MHz|rco_out~combout  = (\clockGenerator|counter_1MHz|count [0] & (\clockGenerator|counter_1MHz|rco_out~0_combout  & \clockGenerator|counter_10MHz|Equal0~0_combout ))

	.dataa(vcc),
	.datab(\clockGenerator|counter_1MHz|count [0]),
	.datac(\clockGenerator|counter_1MHz|rco_out~0_combout ),
	.datad(\clockGenerator|counter_10MHz|Equal0~0_combout ),
	.cin(gnd),
	.combout(\clockGenerator|counter_1MHz|rco_out~combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_1MHz|rco_out .lut_mask = 16'hC000;
defparam \clockGenerator|counter_1MHz|rco_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y28_N5
cycloneii_lcell_ff \clockGenerator|counter_100kHz|count[1] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_100kHz|count~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_1MHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_100kHz|count [1]));

// Location: LCCOMB_X53_Y28_N10
cycloneii_lcell_comb \clockGenerator|counter_100kHz|count~1 (
// Equation(s):
// \clockGenerator|counter_100kHz|count~1_combout  = (!\clockGenerator|counter_100kHz|count [3] & (\clockGenerator|counter_100kHz|count [2] $ (((\clockGenerator|counter_100kHz|count [0] & \clockGenerator|counter_100kHz|count [1])))))

	.dataa(\clockGenerator|counter_100kHz|count [3]),
	.datab(\clockGenerator|counter_100kHz|count [0]),
	.datac(\clockGenerator|counter_100kHz|count [2]),
	.datad(\clockGenerator|counter_100kHz|count [1]),
	.cin(gnd),
	.combout(\clockGenerator|counter_100kHz|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_100kHz|count~1 .lut_mask = 16'h1450;
defparam \clockGenerator|counter_100kHz|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y28_N11
cycloneii_lcell_ff \clockGenerator|counter_100kHz|count[2] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_100kHz|count~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_1MHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_100kHz|count [2]));

// Location: LCCOMB_X53_Y28_N14
cycloneii_lcell_comb \clockGenerator|counter_100kHz|count~3 (
// Equation(s):
// \clockGenerator|counter_100kHz|count~3_combout  = (!\clockGenerator|counter_100kHz|count [0] & (((!\clockGenerator|counter_100kHz|count [2] & !\clockGenerator|counter_100kHz|count [1])) # (!\clockGenerator|counter_100kHz|count [3])))

	.dataa(\clockGenerator|counter_100kHz|count [3]),
	.datab(\clockGenerator|counter_100kHz|count [2]),
	.datac(\clockGenerator|counter_100kHz|count [0]),
	.datad(\clockGenerator|counter_100kHz|count [1]),
	.cin(gnd),
	.combout(\clockGenerator|counter_100kHz|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_100kHz|count~3 .lut_mask = 16'h0507;
defparam \clockGenerator|counter_100kHz|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y28_N15
cycloneii_lcell_ff \clockGenerator|counter_100kHz|count[0] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_100kHz|count~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_1MHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_100kHz|count [0]));

// Location: LCCOMB_X53_Y28_N24
cycloneii_lcell_comb \clockGenerator|counter_100kHz|count~0 (
// Equation(s):
// \clockGenerator|counter_100kHz|count~0_combout  = (\clockGenerator|counter_100kHz|count [1] & (\clockGenerator|counter_100kHz|count [0] & (!\clockGenerator|counter_100kHz|count [3] & \clockGenerator|counter_100kHz|count [2]))) # 
// (!\clockGenerator|counter_100kHz|count [1] & (!\clockGenerator|counter_100kHz|count [0] & (\clockGenerator|counter_100kHz|count [3] & !\clockGenerator|counter_100kHz|count [2])))

	.dataa(\clockGenerator|counter_100kHz|count [1]),
	.datab(\clockGenerator|counter_100kHz|count [0]),
	.datac(\clockGenerator|counter_100kHz|count [3]),
	.datad(\clockGenerator|counter_100kHz|count [2]),
	.cin(gnd),
	.combout(\clockGenerator|counter_100kHz|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_100kHz|count~0 .lut_mask = 16'h0810;
defparam \clockGenerator|counter_100kHz|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y28_N25
cycloneii_lcell_ff \clockGenerator|counter_100kHz|count[3] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_100kHz|count~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_1MHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_100kHz|count [3]));

// Location: LCCOMB_X54_Y28_N16
cycloneii_lcell_comb \clockGenerator|counter_100kHz|rco_out~0 (
// Equation(s):
// \clockGenerator|counter_100kHz|rco_out~0_combout  = (\clockGenerator|counter_100kHz|count [0] & (\clockGenerator|counter_100kHz|count [3] & (!\clockGenerator|counter_100kHz|count [1] & !\clockGenerator|counter_100kHz|count [2])))

	.dataa(\clockGenerator|counter_100kHz|count [0]),
	.datab(\clockGenerator|counter_100kHz|count [3]),
	.datac(\clockGenerator|counter_100kHz|count [1]),
	.datad(\clockGenerator|counter_100kHz|count [2]),
	.cin(gnd),
	.combout(\clockGenerator|counter_100kHz|rco_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_100kHz|rco_out~0 .lut_mask = 16'h0008;
defparam \clockGenerator|counter_100kHz|rco_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N28
cycloneii_lcell_comb \clockGenerator|counter_100kHz|rco_out (
// Equation(s):
// \clockGenerator|counter_100kHz|rco_out~combout  = (\clockGenerator|counter_10MHz|Equal0~0_combout  & (\clockGenerator|counter_1MHz|count [0] & (\clockGenerator|counter_100kHz|rco_out~0_combout  & \clockGenerator|counter_1MHz|rco_out~0_combout )))

	.dataa(\clockGenerator|counter_10MHz|Equal0~0_combout ),
	.datab(\clockGenerator|counter_1MHz|count [0]),
	.datac(\clockGenerator|counter_100kHz|rco_out~0_combout ),
	.datad(\clockGenerator|counter_1MHz|rco_out~0_combout ),
	.cin(gnd),
	.combout(\clockGenerator|counter_100kHz|rco_out~combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_100kHz|rco_out .lut_mask = 16'h8000;
defparam \clockGenerator|counter_100kHz|rco_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y27_N15
cycloneii_lcell_ff \clockGenerator|counter_10kHz|count[0] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_10kHz|count~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_100kHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_10kHz|count [0]));

// Location: LCCOMB_X54_Y27_N20
cycloneii_lcell_comb \clockGenerator|counter_10kHz|count~2 (
// Equation(s):
// \clockGenerator|counter_10kHz|count~2_combout  = (!\clockGenerator|counter_10kHz|count [3] & (\clockGenerator|counter_10kHz|count [1] $ (\clockGenerator|counter_10kHz|count [0])))

	.dataa(\clockGenerator|counter_10kHz|count [3]),
	.datab(vcc),
	.datac(\clockGenerator|counter_10kHz|count [1]),
	.datad(\clockGenerator|counter_10kHz|count [0]),
	.cin(gnd),
	.combout(\clockGenerator|counter_10kHz|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_10kHz|count~2 .lut_mask = 16'h0550;
defparam \clockGenerator|counter_10kHz|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y27_N21
cycloneii_lcell_ff \clockGenerator|counter_10kHz|count[1] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_10kHz|count~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_100kHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_10kHz|count [1]));

// Location: LCCOMB_X54_Y27_N18
cycloneii_lcell_comb \clockGenerator|counter_10kHz|count~1 (
// Equation(s):
// \clockGenerator|counter_10kHz|count~1_combout  = (!\clockGenerator|counter_10kHz|count [3] & (\clockGenerator|counter_10kHz|count [2] $ (((\clockGenerator|counter_10kHz|count [1] & \clockGenerator|counter_10kHz|count [0])))))

	.dataa(\clockGenerator|counter_10kHz|count [3]),
	.datab(\clockGenerator|counter_10kHz|count [1]),
	.datac(\clockGenerator|counter_10kHz|count [2]),
	.datad(\clockGenerator|counter_10kHz|count [0]),
	.cin(gnd),
	.combout(\clockGenerator|counter_10kHz|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_10kHz|count~1 .lut_mask = 16'h1450;
defparam \clockGenerator|counter_10kHz|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y27_N19
cycloneii_lcell_ff \clockGenerator|counter_10kHz|count[2] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_10kHz|count~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_100kHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_10kHz|count [2]));

// Location: LCCOMB_X54_Y27_N0
cycloneii_lcell_comb \clockGenerator|counter_10kHz|count~0 (
// Equation(s):
// \clockGenerator|counter_10kHz|count~0_combout  = (\clockGenerator|counter_10kHz|count [1] & (\clockGenerator|counter_10kHz|count [2] & (!\clockGenerator|counter_10kHz|count [3] & \clockGenerator|counter_10kHz|count [0]))) # 
// (!\clockGenerator|counter_10kHz|count [1] & (!\clockGenerator|counter_10kHz|count [2] & (\clockGenerator|counter_10kHz|count [3] & !\clockGenerator|counter_10kHz|count [0])))

	.dataa(\clockGenerator|counter_10kHz|count [1]),
	.datab(\clockGenerator|counter_10kHz|count [2]),
	.datac(\clockGenerator|counter_10kHz|count [3]),
	.datad(\clockGenerator|counter_10kHz|count [0]),
	.cin(gnd),
	.combout(\clockGenerator|counter_10kHz|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_10kHz|count~0 .lut_mask = 16'h0810;
defparam \clockGenerator|counter_10kHz|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y27_N1
cycloneii_lcell_ff \clockGenerator|counter_10kHz|count[3] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_10kHz|count~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_100kHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_10kHz|count [3]));

// Location: LCCOMB_X54_Y27_N12
cycloneii_lcell_comb \clockGenerator|counter_10kHz|rco_out~0 (
// Equation(s):
// \clockGenerator|counter_10kHz|rco_out~0_combout  = (!\clockGenerator|counter_10kHz|count [1] & (\clockGenerator|counter_10kHz|count [3] & (\clockGenerator|counter_10kHz|count [0] & !\clockGenerator|counter_10kHz|count [2])))

	.dataa(\clockGenerator|counter_10kHz|count [1]),
	.datab(\clockGenerator|counter_10kHz|count [3]),
	.datac(\clockGenerator|counter_10kHz|count [0]),
	.datad(\clockGenerator|counter_10kHz|count [2]),
	.cin(gnd),
	.combout(\clockGenerator|counter_10kHz|rco_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_10kHz|rco_out~0 .lut_mask = 16'h0040;
defparam \clockGenerator|counter_10kHz|rco_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N24
cycloneii_lcell_comb \clockGenerator|counter_10kHz|rco_out (
// Equation(s):
// \clockGenerator|counter_10kHz|rco_out~combout  = (\clockGenerator|counter_10kHz|rco_out~0_combout  & \clockGenerator|counter_100kHz|rco_out~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\clockGenerator|counter_10kHz|rco_out~0_combout ),
	.datad(\clockGenerator|counter_100kHz|rco_out~combout ),
	.cin(gnd),
	.combout(\clockGenerator|counter_10kHz|rco_out~combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_10kHz|rco_out .lut_mask = 16'hF000;
defparam \clockGenerator|counter_10kHz|rco_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y27_N23
cycloneii_lcell_ff \clockGenerator|counter_1kHz|count[0] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_1kHz|count~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_10kHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_1kHz|count [0]));

// Location: LCCOMB_X55_Y27_N12
cycloneii_lcell_comb \clockGenerator|counter_1kHz|count~2 (
// Equation(s):
// \clockGenerator|counter_1kHz|count~2_combout  = (!\clockGenerator|counter_1kHz|count [3] & (\clockGenerator|counter_1kHz|count [1] $ (\clockGenerator|counter_1kHz|count [0])))

	.dataa(\clockGenerator|counter_1kHz|count [3]),
	.datab(vcc),
	.datac(\clockGenerator|counter_1kHz|count [1]),
	.datad(\clockGenerator|counter_1kHz|count [0]),
	.cin(gnd),
	.combout(\clockGenerator|counter_1kHz|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_1kHz|count~2 .lut_mask = 16'h0550;
defparam \clockGenerator|counter_1kHz|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y27_N13
cycloneii_lcell_ff \clockGenerator|counter_1kHz|count[1] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_1kHz|count~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_10kHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_1kHz|count [1]));

// Location: LCCOMB_X55_Y27_N18
cycloneii_lcell_comb \clockGenerator|counter_1kHz|count~1 (
// Equation(s):
// \clockGenerator|counter_1kHz|count~1_combout  = (!\clockGenerator|counter_1kHz|count [3] & (\clockGenerator|counter_1kHz|count [2] $ (((\clockGenerator|counter_1kHz|count [1] & \clockGenerator|counter_1kHz|count [0])))))

	.dataa(\clockGenerator|counter_1kHz|count [3]),
	.datab(\clockGenerator|counter_1kHz|count [1]),
	.datac(\clockGenerator|counter_1kHz|count [2]),
	.datad(\clockGenerator|counter_1kHz|count [0]),
	.cin(gnd),
	.combout(\clockGenerator|counter_1kHz|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_1kHz|count~1 .lut_mask = 16'h1450;
defparam \clockGenerator|counter_1kHz|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y27_N19
cycloneii_lcell_ff \clockGenerator|counter_1kHz|count[2] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_1kHz|count~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_10kHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_1kHz|count [2]));

// Location: LCCOMB_X55_Y27_N8
cycloneii_lcell_comb \clockGenerator|counter_1kHz|LessThan1~0 (
// Equation(s):
// \clockGenerator|counter_1kHz|LessThan1~0_combout  = (\clockGenerator|counter_1kHz|count [3]) # ((\clockGenerator|counter_1kHz|count [2] & ((\clockGenerator|counter_1kHz|count [1]) # (\clockGenerator|counter_1kHz|count [0]))))

	.dataa(\clockGenerator|counter_1kHz|count [3]),
	.datab(\clockGenerator|counter_1kHz|count [2]),
	.datac(\clockGenerator|counter_1kHz|count [1]),
	.datad(\clockGenerator|counter_1kHz|count [0]),
	.cin(gnd),
	.combout(\clockGenerator|counter_1kHz|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_1kHz|LessThan1~0 .lut_mask = 16'hEEEA;
defparam \clockGenerator|counter_1kHz|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N8
cycloneii_lcell_comb \clockGenerator|counter_10Hz|count~2 (
// Equation(s):
// \clockGenerator|counter_10Hz|count~2_combout  = (!\clockGenerator|counter_10Hz|count [3] & (\clockGenerator|counter_10Hz|count [1] $ (\clockGenerator|counter_10Hz|count [0])))

	.dataa(\clockGenerator|counter_10Hz|count [3]),
	.datab(vcc),
	.datac(\clockGenerator|counter_10Hz|count [1]),
	.datad(\clockGenerator|counter_10Hz|count [0]),
	.cin(gnd),
	.combout(\clockGenerator|counter_10Hz|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_10Hz|count~2 .lut_mask = 16'h0550;
defparam \clockGenerator|counter_10Hz|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N16
cycloneii_lcell_comb \clockGenerator|counter_1kHz|count~0 (
// Equation(s):
// \clockGenerator|counter_1kHz|count~0_combout  = (\clockGenerator|counter_1kHz|count [1] & (\clockGenerator|counter_1kHz|count [2] & (!\clockGenerator|counter_1kHz|count [3] & \clockGenerator|counter_1kHz|count [0]))) # (!\clockGenerator|counter_1kHz|count 
// [1] & (!\clockGenerator|counter_1kHz|count [2] & (\clockGenerator|counter_1kHz|count [3] & !\clockGenerator|counter_1kHz|count [0])))

	.dataa(\clockGenerator|counter_1kHz|count [1]),
	.datab(\clockGenerator|counter_1kHz|count [2]),
	.datac(\clockGenerator|counter_1kHz|count [3]),
	.datad(\clockGenerator|counter_1kHz|count [0]),
	.cin(gnd),
	.combout(\clockGenerator|counter_1kHz|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_1kHz|count~0 .lut_mask = 16'h0810;
defparam \clockGenerator|counter_1kHz|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y27_N17
cycloneii_lcell_ff \clockGenerator|counter_1kHz|count[3] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_1kHz|count~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_10kHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_1kHz|count [3]));

// Location: LCCOMB_X54_Y27_N22
cycloneii_lcell_comb \clockGenerator|counter_1kHz|rco_out~0 (
// Equation(s):
// \clockGenerator|counter_1kHz|rco_out~0_combout  = (!\clockGenerator|counter_1kHz|count [1] & (\clockGenerator|counter_1kHz|count [0] & (\clockGenerator|counter_1kHz|count [3] & !\clockGenerator|counter_1kHz|count [2])))

	.dataa(\clockGenerator|counter_1kHz|count [1]),
	.datab(\clockGenerator|counter_1kHz|count [0]),
	.datac(\clockGenerator|counter_1kHz|count [3]),
	.datad(\clockGenerator|counter_1kHz|count [2]),
	.cin(gnd),
	.combout(\clockGenerator|counter_1kHz|rco_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_1kHz|rco_out~0 .lut_mask = 16'h0040;
defparam \clockGenerator|counter_1kHz|rco_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N20
cycloneii_lcell_comb \clockGenerator|counter_100Hz|count~2 (
// Equation(s):
// \clockGenerator|counter_100Hz|count~2_combout  = (!\clockGenerator|counter_100Hz|count [3] & (\clockGenerator|counter_100Hz|count [1] $ (\clockGenerator|counter_100Hz|count [0])))

	.dataa(\clockGenerator|counter_100Hz|count [3]),
	.datab(vcc),
	.datac(\clockGenerator|counter_100Hz|count [1]),
	.datad(\clockGenerator|counter_100Hz|count [0]),
	.cin(gnd),
	.combout(\clockGenerator|counter_100Hz|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_100Hz|count~2 .lut_mask = 16'h0550;
defparam \clockGenerator|counter_100Hz|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N8
cycloneii_lcell_comb \clockGenerator|counter_1kHz|rco_out (
// Equation(s):
// \clockGenerator|counter_1kHz|rco_out~combout  = (\clockGenerator|counter_100kHz|rco_out~combout  & (\clockGenerator|counter_10kHz|rco_out~0_combout  & \clockGenerator|counter_1kHz|rco_out~0_combout ))

	.dataa(vcc),
	.datab(\clockGenerator|counter_100kHz|rco_out~combout ),
	.datac(\clockGenerator|counter_10kHz|rco_out~0_combout ),
	.datad(\clockGenerator|counter_1kHz|rco_out~0_combout ),
	.cin(gnd),
	.combout(\clockGenerator|counter_1kHz|rco_out~combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_1kHz|rco_out .lut_mask = 16'hC000;
defparam \clockGenerator|counter_1kHz|rco_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y27_N21
cycloneii_lcell_ff \clockGenerator|counter_100Hz|count[1] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_100Hz|count~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_1kHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_100Hz|count [1]));

// Location: LCCOMB_X53_Y27_N18
cycloneii_lcell_comb \clockGenerator|counter_100Hz|count~1 (
// Equation(s):
// \clockGenerator|counter_100Hz|count~1_combout  = (!\clockGenerator|counter_100Hz|count [3] & (\clockGenerator|counter_100Hz|count [2] $ (((\clockGenerator|counter_100Hz|count [0] & \clockGenerator|counter_100Hz|count [1])))))

	.dataa(\clockGenerator|counter_100Hz|count [3]),
	.datab(\clockGenerator|counter_100Hz|count [0]),
	.datac(\clockGenerator|counter_100Hz|count [2]),
	.datad(\clockGenerator|counter_100Hz|count [1]),
	.cin(gnd),
	.combout(\clockGenerator|counter_100Hz|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_100Hz|count~1 .lut_mask = 16'h1450;
defparam \clockGenerator|counter_100Hz|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y27_N19
cycloneii_lcell_ff \clockGenerator|counter_100Hz|count[2] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_100Hz|count~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_1kHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_100Hz|count [2]));

// Location: LCCOMB_X53_Y27_N30
cycloneii_lcell_comb \clockGenerator|counter_100Hz|count~3 (
// Equation(s):
// \clockGenerator|counter_100Hz|count~3_combout  = (!\clockGenerator|counter_100Hz|count [0] & (((!\clockGenerator|counter_100Hz|count [2] & !\clockGenerator|counter_100Hz|count [1])) # (!\clockGenerator|counter_100Hz|count [3])))

	.dataa(\clockGenerator|counter_100Hz|count [3]),
	.datab(\clockGenerator|counter_100Hz|count [2]),
	.datac(\clockGenerator|counter_100Hz|count [0]),
	.datad(\clockGenerator|counter_100Hz|count [1]),
	.cin(gnd),
	.combout(\clockGenerator|counter_100Hz|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_100Hz|count~3 .lut_mask = 16'h0507;
defparam \clockGenerator|counter_100Hz|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y27_N31
cycloneii_lcell_ff \clockGenerator|counter_100Hz|count[0] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_100Hz|count~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_1kHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_100Hz|count [0]));

// Location: LCCOMB_X53_Y27_N16
cycloneii_lcell_comb \clockGenerator|counter_100Hz|count~0 (
// Equation(s):
// \clockGenerator|counter_100Hz|count~0_combout  = (\clockGenerator|counter_100Hz|count [1] & (\clockGenerator|counter_100Hz|count [0] & (!\clockGenerator|counter_100Hz|count [3] & \clockGenerator|counter_100Hz|count [2]))) # 
// (!\clockGenerator|counter_100Hz|count [1] & (!\clockGenerator|counter_100Hz|count [0] & (\clockGenerator|counter_100Hz|count [3] & !\clockGenerator|counter_100Hz|count [2])))

	.dataa(\clockGenerator|counter_100Hz|count [1]),
	.datab(\clockGenerator|counter_100Hz|count [0]),
	.datac(\clockGenerator|counter_100Hz|count [3]),
	.datad(\clockGenerator|counter_100Hz|count [2]),
	.cin(gnd),
	.combout(\clockGenerator|counter_100Hz|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_100Hz|count~0 .lut_mask = 16'h0810;
defparam \clockGenerator|counter_100Hz|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y27_N17
cycloneii_lcell_ff \clockGenerator|counter_100Hz|count[3] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_100Hz|count~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_1kHz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_100Hz|count [3]));

// Location: LCCOMB_X54_Y27_N16
cycloneii_lcell_comb \clockGenerator|counter_100Hz|rco_out~0 (
// Equation(s):
// \clockGenerator|counter_100Hz|rco_out~0_combout  = (!\clockGenerator|counter_100Hz|count [1] & (\clockGenerator|counter_100Hz|count [3] & (\clockGenerator|counter_100Hz|count [0] & !\clockGenerator|counter_100Hz|count [2])))

	.dataa(\clockGenerator|counter_100Hz|count [1]),
	.datab(\clockGenerator|counter_100Hz|count [3]),
	.datac(\clockGenerator|counter_100Hz|count [0]),
	.datad(\clockGenerator|counter_100Hz|count [2]),
	.cin(gnd),
	.combout(\clockGenerator|counter_100Hz|rco_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_100Hz|rco_out~0 .lut_mask = 16'h0040;
defparam \clockGenerator|counter_100Hz|rco_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N26
cycloneii_lcell_comb \clockGenerator|counter_100Hz|rco_out (
// Equation(s):
// \clockGenerator|counter_100Hz|rco_out~combout  = (\clockGenerator|counter_10kHz|rco_out~0_combout  & (\clockGenerator|counter_1kHz|rco_out~0_combout  & (\clockGenerator|counter_100Hz|rco_out~0_combout  & \clockGenerator|counter_100kHz|rco_out~combout )))

	.dataa(\clockGenerator|counter_10kHz|rco_out~0_combout ),
	.datab(\clockGenerator|counter_1kHz|rco_out~0_combout ),
	.datac(\clockGenerator|counter_100Hz|rco_out~0_combout ),
	.datad(\clockGenerator|counter_100kHz|rco_out~combout ),
	.cin(gnd),
	.combout(\clockGenerator|counter_100Hz|rco_out~combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_100Hz|rco_out .lut_mask = 16'h8000;
defparam \clockGenerator|counter_100Hz|rco_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y27_N9
cycloneii_lcell_ff \clockGenerator|counter_10Hz|count[1] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_10Hz|count~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_100Hz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_10Hz|count [1]));

// Location: LCCOMB_X54_Y27_N28
cycloneii_lcell_comb \clockGenerator|counter_10Hz|count~0 (
// Equation(s):
// \clockGenerator|counter_10Hz|count~0_combout  = (\clockGenerator|counter_10Hz|count [2] & (\clockGenerator|counter_10Hz|count [0] & (!\clockGenerator|counter_10Hz|count [3] & \clockGenerator|counter_10Hz|count [1]))) # (!\clockGenerator|counter_10Hz|count 
// [2] & (!\clockGenerator|counter_10Hz|count [0] & (\clockGenerator|counter_10Hz|count [3] & !\clockGenerator|counter_10Hz|count [1])))

	.dataa(\clockGenerator|counter_10Hz|count [2]),
	.datab(\clockGenerator|counter_10Hz|count [0]),
	.datac(\clockGenerator|counter_10Hz|count [3]),
	.datad(\clockGenerator|counter_10Hz|count [1]),
	.cin(gnd),
	.combout(\clockGenerator|counter_10Hz|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_10Hz|count~0 .lut_mask = 16'h0810;
defparam \clockGenerator|counter_10Hz|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y27_N29
cycloneii_lcell_ff \clockGenerator|counter_10Hz|count[3] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_10Hz|count~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_100Hz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_10Hz|count [3]));

// Location: LCCOMB_X54_Y27_N10
cycloneii_lcell_comb \clockGenerator|counter_10Hz|count~3 (
// Equation(s):
// \clockGenerator|counter_10Hz|count~3_combout  = (!\clockGenerator|counter_10Hz|count [0] & (((!\clockGenerator|counter_10Hz|count [2] & !\clockGenerator|counter_10Hz|count [1])) # (!\clockGenerator|counter_10Hz|count [3])))

	.dataa(\clockGenerator|counter_10Hz|count [2]),
	.datab(\clockGenerator|counter_10Hz|count [3]),
	.datac(\clockGenerator|counter_10Hz|count [0]),
	.datad(\clockGenerator|counter_10Hz|count [1]),
	.cin(gnd),
	.combout(\clockGenerator|counter_10Hz|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_10Hz|count~3 .lut_mask = 16'h0307;
defparam \clockGenerator|counter_10Hz|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y27_N11
cycloneii_lcell_ff \clockGenerator|counter_10Hz|count[0] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_10Hz|count~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_100Hz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_10Hz|count [0]));

// Location: LCCOMB_X54_Y27_N30
cycloneii_lcell_comb \clockGenerator|counter_10Hz|count~1 (
// Equation(s):
// \clockGenerator|counter_10Hz|count~1_combout  = (!\clockGenerator|counter_10Hz|count [3] & (\clockGenerator|counter_10Hz|count [2] $ (((\clockGenerator|counter_10Hz|count [1] & \clockGenerator|counter_10Hz|count [0])))))

	.dataa(\clockGenerator|counter_10Hz|count [1]),
	.datab(\clockGenerator|counter_10Hz|count [3]),
	.datac(\clockGenerator|counter_10Hz|count [2]),
	.datad(\clockGenerator|counter_10Hz|count [0]),
	.cin(gnd),
	.combout(\clockGenerator|counter_10Hz|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_10Hz|count~1 .lut_mask = 16'h1230;
defparam \clockGenerator|counter_10Hz|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y27_N31
cycloneii_lcell_ff \clockGenerator|counter_10Hz|count[2] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_10Hz|count~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_100Hz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_10Hz|count [2]));

// Location: LCCOMB_X54_Y28_N4
cycloneii_lcell_comb \clockGenerator|counter_10Hz|LessThan1~0 (
// Equation(s):
// \clockGenerator|counter_10Hz|LessThan1~0_combout  = (\clockGenerator|counter_10Hz|count [3]) # ((\clockGenerator|counter_10Hz|count [2] & ((\clockGenerator|counter_10Hz|count [0]) # (\clockGenerator|counter_10Hz|count [1]))))

	.dataa(\clockGenerator|counter_10Hz|count [3]),
	.datab(\clockGenerator|counter_10Hz|count [0]),
	.datac(\clockGenerator|counter_10Hz|count [1]),
	.datad(\clockGenerator|counter_10Hz|count [2]),
	.cin(gnd),
	.combout(\clockGenerator|counter_10Hz|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_10Hz|LessThan1~0 .lut_mask = 16'hFEAA;
defparam \clockGenerator|counter_10Hz|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N10
cycloneii_lcell_comb \clockGenerator|counter_1Hz|count~2 (
// Equation(s):
// \clockGenerator|counter_1Hz|count~2_combout  = (!\clockGenerator|counter_1Hz|count [3] & (\clockGenerator|counter_1Hz|count [1] $ (\clockGenerator|counter_1Hz|count [0])))

	.dataa(vcc),
	.datab(\clockGenerator|counter_1Hz|count [3]),
	.datac(\clockGenerator|counter_1Hz|count [1]),
	.datad(\clockGenerator|counter_1Hz|count [0]),
	.cin(gnd),
	.combout(\clockGenerator|counter_1Hz|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_1Hz|count~2 .lut_mask = 16'h0330;
defparam \clockGenerator|counter_1Hz|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N4
cycloneii_lcell_comb \clockGenerator|counter_10Hz|rco_out~0 (
// Equation(s):
// \clockGenerator|counter_10Hz|rco_out~0_combout  = (\clockGenerator|counter_10Hz|count [0] & (!\clockGenerator|counter_10Hz|count [2] & (!\clockGenerator|counter_10Hz|count [1] & \clockGenerator|counter_10Hz|count [3])))

	.dataa(\clockGenerator|counter_10Hz|count [0]),
	.datab(\clockGenerator|counter_10Hz|count [2]),
	.datac(\clockGenerator|counter_10Hz|count [1]),
	.datad(\clockGenerator|counter_10Hz|count [3]),
	.cin(gnd),
	.combout(\clockGenerator|counter_10Hz|rco_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_10Hz|rco_out~0 .lut_mask = 16'h0200;
defparam \clockGenerator|counter_10Hz|rco_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N6
cycloneii_lcell_comb \clockGenerator|counter_10Hz|rco_out~1 (
// Equation(s):
// \clockGenerator|counter_10Hz|rco_out~1_combout  = (\clockGenerator|counter_10Hz|rco_out~0_combout  & \clockGenerator|counter_10kHz|rco_out~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\clockGenerator|counter_10Hz|rco_out~0_combout ),
	.datad(\clockGenerator|counter_10kHz|rco_out~0_combout ),
	.cin(gnd),
	.combout(\clockGenerator|counter_10Hz|rco_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_10Hz|rco_out~1 .lut_mask = 16'hF000;
defparam \clockGenerator|counter_10Hz|rco_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N0
cycloneii_lcell_comb \clockGenerator|counter_10Hz|rco_out (
// Equation(s):
// \clockGenerator|counter_10Hz|rco_out~combout  = (\clockGenerator|counter_1kHz|rco_out~0_combout  & (\clockGenerator|counter_100kHz|rco_out~combout  & (\clockGenerator|counter_100Hz|rco_out~0_combout  & \clockGenerator|counter_10Hz|rco_out~1_combout )))

	.dataa(\clockGenerator|counter_1kHz|rco_out~0_combout ),
	.datab(\clockGenerator|counter_100kHz|rco_out~combout ),
	.datac(\clockGenerator|counter_100Hz|rco_out~0_combout ),
	.datad(\clockGenerator|counter_10Hz|rco_out~1_combout ),
	.cin(gnd),
	.combout(\clockGenerator|counter_10Hz|rco_out~combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_10Hz|rco_out .lut_mask = 16'h8000;
defparam \clockGenerator|counter_10Hz|rco_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y28_N11
cycloneii_lcell_ff \clockGenerator|counter_1Hz|count[1] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_1Hz|count~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_10Hz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_1Hz|count [1]));

// Location: LCCOMB_X54_Y29_N26
cycloneii_lcell_comb \clockGenerator|counter_1Hz|count~3 (
// Equation(s):
// \clockGenerator|counter_1Hz|count~3_combout  = (!\clockGenerator|counter_1Hz|count [0] & (((!\clockGenerator|counter_1Hz|count [2] & !\clockGenerator|counter_1Hz|count [1])) # (!\clockGenerator|counter_1Hz|count [3])))

	.dataa(\clockGenerator|counter_1Hz|count [3]),
	.datab(\clockGenerator|counter_1Hz|count [2]),
	.datac(\clockGenerator|counter_1Hz|count [0]),
	.datad(\clockGenerator|counter_1Hz|count [1]),
	.cin(gnd),
	.combout(\clockGenerator|counter_1Hz|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_1Hz|count~3 .lut_mask = 16'h0507;
defparam \clockGenerator|counter_1Hz|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y29_N27
cycloneii_lcell_ff \clockGenerator|counter_1Hz|count[0] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_1Hz|count~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_10Hz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_1Hz|count [0]));

// Location: LCCOMB_X54_Y29_N16
cycloneii_lcell_comb \clockGenerator|counter_1Hz|count~0 (
// Equation(s):
// \clockGenerator|counter_1Hz|count~0_combout  = (\clockGenerator|counter_1Hz|count [1] & (\clockGenerator|counter_1Hz|count [2] & (!\clockGenerator|counter_1Hz|count [3] & \clockGenerator|counter_1Hz|count [0]))) # (!\clockGenerator|counter_1Hz|count [1] & 
// (!\clockGenerator|counter_1Hz|count [2] & (\clockGenerator|counter_1Hz|count [3] & !\clockGenerator|counter_1Hz|count [0])))

	.dataa(\clockGenerator|counter_1Hz|count [1]),
	.datab(\clockGenerator|counter_1Hz|count [2]),
	.datac(\clockGenerator|counter_1Hz|count [3]),
	.datad(\clockGenerator|counter_1Hz|count [0]),
	.cin(gnd),
	.combout(\clockGenerator|counter_1Hz|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_1Hz|count~0 .lut_mask = 16'h0810;
defparam \clockGenerator|counter_1Hz|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y29_N17
cycloneii_lcell_ff \clockGenerator|counter_1Hz|count[3] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_1Hz|count~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_10Hz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_1Hz|count [3]));

// Location: LCCOMB_X54_Y28_N6
cycloneii_lcell_comb \clockGenerator|counter_1Hz|count~1 (
// Equation(s):
// \clockGenerator|counter_1Hz|count~1_combout  = (!\clockGenerator|counter_1Hz|count [3] & (\clockGenerator|counter_1Hz|count [2] $ (((\clockGenerator|counter_1Hz|count [1] & \clockGenerator|counter_1Hz|count [0])))))

	.dataa(\clockGenerator|counter_1Hz|count [1]),
	.datab(\clockGenerator|counter_1Hz|count [3]),
	.datac(\clockGenerator|counter_1Hz|count [2]),
	.datad(\clockGenerator|counter_1Hz|count [0]),
	.cin(gnd),
	.combout(\clockGenerator|counter_1Hz|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_1Hz|count~1 .lut_mask = 16'h1230;
defparam \clockGenerator|counter_1Hz|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y28_N7
cycloneii_lcell_ff \clockGenerator|counter_1Hz|count[2] (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|counter_1Hz|count~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clockGenerator|counter_10Hz|rco_out~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|counter_1Hz|count [2]));

// Location: LCCOMB_X54_Y28_N2
cycloneii_lcell_comb \clockGenerator|counter_1Hz|LessThan1~0 (
// Equation(s):
// \clockGenerator|counter_1Hz|LessThan1~0_combout  = (\clockGenerator|counter_1Hz|count [3]) # ((\clockGenerator|counter_1Hz|count [2] & ((\clockGenerator|counter_1Hz|count [1]) # (\clockGenerator|counter_1Hz|count [0]))))

	.dataa(\clockGenerator|counter_1Hz|count [1]),
	.datab(\clockGenerator|counter_1Hz|count [2]),
	.datac(\clockGenerator|counter_1Hz|count [3]),
	.datad(\clockGenerator|counter_1Hz|count [0]),
	.cin(gnd),
	.combout(\clockGenerator|counter_1Hz|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_1Hz|LessThan1~0 .lut_mask = 16'hFCF8;
defparam \clockGenerator|counter_1Hz|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N26
cycloneii_lcell_comb \clockGenerator|Mux0~2 (
// Equation(s):
// \clockGenerator|Mux0~2_combout  = (\CLK_SEL~combout [0] & ((\CLK_SEL~combout [1]) # ((\clockGenerator|counter_10Hz|LessThan1~0_combout )))) # (!\CLK_SEL~combout [0] & (!\CLK_SEL~combout [1] & ((\clockGenerator|counter_1Hz|LessThan1~0_combout ))))

	.dataa(\CLK_SEL~combout [0]),
	.datab(\CLK_SEL~combout [1]),
	.datac(\clockGenerator|counter_10Hz|LessThan1~0_combout ),
	.datad(\clockGenerator|counter_1Hz|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\clockGenerator|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|Mux0~2 .lut_mask = 16'hB9A8;
defparam \clockGenerator|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N14
cycloneii_lcell_comb \clockGenerator|Mux0~3 (
// Equation(s):
// \clockGenerator|Mux0~3_combout  = (\CLK_SEL~combout [1] & ((\clockGenerator|Mux0~2_combout  & ((\clockGenerator|counter_1kHz|LessThan1~0_combout ))) # (!\clockGenerator|Mux0~2_combout  & (\clockGenerator|counter_100Hz|LessThan1~0_combout )))) # 
// (!\CLK_SEL~combout [1] & (((\clockGenerator|Mux0~2_combout ))))

	.dataa(\clockGenerator|counter_100Hz|LessThan1~0_combout ),
	.datab(\CLK_SEL~combout [1]),
	.datac(\clockGenerator|counter_1kHz|LessThan1~0_combout ),
	.datad(\clockGenerator|Mux0~2_combout ),
	.cin(gnd),
	.combout(\clockGenerator|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|Mux0~3 .lut_mask = 16'hF388;
defparam \clockGenerator|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N22
cycloneii_lcell_comb \clockGenerator|counter_10MHz|LessThan1~0 (
// Equation(s):
// \clockGenerator|counter_10MHz|LessThan1~0_combout  = (\clockGenerator|counter_10MHz|count [2]) # ((\clockGenerator|counter_10MHz|count [0] & \clockGenerator|counter_10MHz|count [1]))

	.dataa(vcc),
	.datab(\clockGenerator|counter_10MHz|count [2]),
	.datac(\clockGenerator|counter_10MHz|count [0]),
	.datad(\clockGenerator|counter_10MHz|count [1]),
	.cin(gnd),
	.combout(\clockGenerator|counter_10MHz|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_10MHz|LessThan1~0 .lut_mask = 16'hFCCC;
defparam \clockGenerator|counter_10MHz|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLK_SEL[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLK_SEL~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLK_SEL[0]));
// synopsys translate_off
defparam \CLK_SEL[0]~I .input_async_reset = "none";
defparam \CLK_SEL[0]~I .input_power_up = "low";
defparam \CLK_SEL[0]~I .input_register_mode = "none";
defparam \CLK_SEL[0]~I .input_sync_reset = "none";
defparam \CLK_SEL[0]~I .oe_async_reset = "none";
defparam \CLK_SEL[0]~I .oe_power_up = "low";
defparam \CLK_SEL[0]~I .oe_register_mode = "none";
defparam \CLK_SEL[0]~I .oe_sync_reset = "none";
defparam \CLK_SEL[0]~I .operation_mode = "input";
defparam \CLK_SEL[0]~I .output_async_reset = "none";
defparam \CLK_SEL[0]~I .output_power_up = "low";
defparam \CLK_SEL[0]~I .output_register_mode = "none";
defparam \CLK_SEL[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N26
cycloneii_lcell_comb \clockGenerator|counter_1MHz|LessThan1~0 (
// Equation(s):
// \clockGenerator|counter_1MHz|LessThan1~0_combout  = (\clockGenerator|counter_1MHz|count [3]) # ((\clockGenerator|counter_1MHz|count [2] & ((\clockGenerator|counter_1MHz|count [1]) # (\clockGenerator|counter_1MHz|count [0]))))

	.dataa(\clockGenerator|counter_1MHz|count [2]),
	.datab(\clockGenerator|counter_1MHz|count [3]),
	.datac(\clockGenerator|counter_1MHz|count [1]),
	.datad(\clockGenerator|counter_1MHz|count [0]),
	.cin(gnd),
	.combout(\clockGenerator|counter_1MHz|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_1MHz|LessThan1~0 .lut_mask = 16'hEEEC;
defparam \clockGenerator|counter_1MHz|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N24
cycloneii_lcell_comb \clockGenerator|counter_10kHz|LessThan1~0 (
// Equation(s):
// \clockGenerator|counter_10kHz|LessThan1~0_combout  = (\clockGenerator|counter_10kHz|count [3]) # ((\clockGenerator|counter_10kHz|count [2] & ((\clockGenerator|counter_10kHz|count [1]) # (\clockGenerator|counter_10kHz|count [0]))))

	.dataa(\clockGenerator|counter_10kHz|count [1]),
	.datab(\clockGenerator|counter_10kHz|count [3]),
	.datac(\clockGenerator|counter_10kHz|count [0]),
	.datad(\clockGenerator|counter_10kHz|count [2]),
	.cin(gnd),
	.combout(\clockGenerator|counter_10kHz|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|counter_10kHz|LessThan1~0 .lut_mask = 16'hFECC;
defparam \clockGenerator|counter_10kHz|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N22
cycloneii_lcell_comb \clockGenerator|Mux0~0 (
// Equation(s):
// \clockGenerator|Mux0~0_combout  = (\CLK_SEL~combout [0] & (((\CLK_SEL~combout [1])))) # (!\CLK_SEL~combout [0] & ((\CLK_SEL~combout [1] & (\clockGenerator|counter_1MHz|LessThan1~0_combout )) # (!\CLK_SEL~combout [1] & 
// ((\clockGenerator|counter_10kHz|LessThan1~0_combout )))))

	.dataa(\CLK_SEL~combout [0]),
	.datab(\clockGenerator|counter_1MHz|LessThan1~0_combout ),
	.datac(\clockGenerator|counter_10kHz|LessThan1~0_combout ),
	.datad(\CLK_SEL~combout [1]),
	.cin(gnd),
	.combout(\clockGenerator|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|Mux0~0 .lut_mask = 16'hEE50;
defparam \clockGenerator|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N12
cycloneii_lcell_comb \clockGenerator|Mux0~1 (
// Equation(s):
// \clockGenerator|Mux0~1_combout  = (\CLK_SEL~combout [0] & ((\clockGenerator|Mux0~0_combout  & ((\clockGenerator|counter_10MHz|LessThan1~0_combout ))) # (!\clockGenerator|Mux0~0_combout  & (\clockGenerator|counter_100kHz|LessThan1~0_combout )))) # 
// (!\CLK_SEL~combout [0] & (((\clockGenerator|Mux0~0_combout ))))

	.dataa(\clockGenerator|counter_100kHz|LessThan1~0_combout ),
	.datab(\clockGenerator|counter_10MHz|LessThan1~0_combout ),
	.datac(\CLK_SEL~combout [0]),
	.datad(\clockGenerator|Mux0~0_combout ),
	.cin(gnd),
	.combout(\clockGenerator|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|Mux0~1 .lut_mask = 16'hCFA0;
defparam \clockGenerator|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N18
cycloneii_lcell_comb \clockGenerator|Mux0~4 (
// Equation(s):
// \clockGenerator|Mux0~4_combout  = (\CLK_SEL~combout [2] & ((\clockGenerator|Mux0~1_combout ))) # (!\CLK_SEL~combout [2] & (\clockGenerator|Mux0~3_combout ))

	.dataa(vcc),
	.datab(\CLK_SEL~combout [2]),
	.datac(\clockGenerator|Mux0~3_combout ),
	.datad(\clockGenerator|Mux0~1_combout ),
	.cin(gnd),
	.combout(\clockGenerator|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \clockGenerator|Mux0~4 .lut_mask = 16'hFC30;
defparam \clockGenerator|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y28_N19
cycloneii_lcell_ff \clockGenerator|var_clock (
	.clk(\CLK50~clkctrl_outclk ),
	.datain(\clockGenerator|Mux0~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockGenerator|var_clock~regout ));

// Location: CLKCTRL_G6
cycloneii_clkctrl \clockGenerator|var_clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clockGenerator|var_clock~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clockGenerator|var_clock~clkctrl_outclk ));
// synopsys translate_off
defparam \clockGenerator|var_clock~clkctrl .clock_type = "global clock";
defparam \clockGenerator|var_clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N28
cycloneii_lcell_comb \h0|counter|reg0|Q~1 (
// Equation(s):
// \h0|counter|reg0|Q~1_combout  = (!\RESET~combout  & ((!\h0|counter|reg3|Q~regout ) # (!\h0|counter|reg0|Q~regout )))

	.dataa(\RESET~combout ),
	.datab(vcc),
	.datac(\h0|counter|reg0|Q~regout ),
	.datad(\h0|counter|reg3|Q~regout ),
	.cin(gnd),
	.combout(\h0|counter|reg0|Q~1_combout ),
	.cout());
// synopsys translate_off
defparam \h0|counter|reg0|Q~1 .lut_mask = 16'h0555;
defparam \h0|counter|reg0|Q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ENABLE~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ENABLE~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENABLE));
// synopsys translate_off
defparam \ENABLE~I .input_async_reset = "none";
defparam \ENABLE~I .input_power_up = "low";
defparam \ENABLE~I .input_register_mode = "none";
defparam \ENABLE~I .input_sync_reset = "none";
defparam \ENABLE~I .oe_async_reset = "none";
defparam \ENABLE~I .oe_power_up = "low";
defparam \ENABLE~I .oe_register_mode = "none";
defparam \ENABLE~I .oe_sync_reset = "none";
defparam \ENABLE~I .operation_mode = "input";
defparam \ENABLE~I .output_async_reset = "none";
defparam \ENABLE~I .output_power_up = "low";
defparam \ENABLE~I .output_register_mode = "none";
defparam \ENABLE~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N16
cycloneii_lcell_comb \h0|counter|reg1|Q~0 (
// Equation(s):
// \h0|counter|reg1|Q~0_combout  = (\h0|counter|reg0|Q~1_combout  & (\h0|counter|reg1|Q~regout  $ (((\h0|counter|reg0|Q~regout  & \ENABLE~combout )))))

	.dataa(\h0|counter|reg0|Q~1_combout ),
	.datab(\h0|counter|reg0|Q~regout ),
	.datac(\h0|counter|reg1|Q~regout ),
	.datad(\ENABLE~combout ),
	.cin(gnd),
	.combout(\h0|counter|reg1|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \h0|counter|reg1|Q~0 .lut_mask = 16'h28A0;
defparam \h0|counter|reg1|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y11_N17
cycloneii_lcell_ff \h0|counter|reg1|Q (
	.clk(\clockGenerator|var_clock~clkctrl_outclk ),
	.datain(\h0|counter|reg1|Q~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\h0|counter|reg1|Q~regout ));

// Location: LCCOMB_X37_Y11_N22
cycloneii_lcell_comb \h0|T[3]~0 (
// Equation(s):
// \h0|T[3]~0_combout  = (\ENABLE~combout  & (\h0|counter|reg0|Q~regout  & \h0|counter|reg1|Q~regout ))

	.dataa(vcc),
	.datab(\ENABLE~combout ),
	.datac(\h0|counter|reg0|Q~regout ),
	.datad(\h0|counter|reg1|Q~regout ),
	.cin(gnd),
	.combout(\h0|T[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \h0|T[3]~0 .lut_mask = 16'hC000;
defparam \h0|T[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N0
cycloneii_lcell_comb \h0|counter|reg2|Q~0 (
// Equation(s):
// \h0|counter|reg2|Q~0_combout  = (\h0|counter|reg0|Q~1_combout  & (\h0|T[3]~0_combout  $ (\h0|counter|reg2|Q~regout )))

	.dataa(vcc),
	.datab(\h0|T[3]~0_combout ),
	.datac(\h0|counter|reg2|Q~regout ),
	.datad(\h0|counter|reg0|Q~1_combout ),
	.cin(gnd),
	.combout(\h0|counter|reg2|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \h0|counter|reg2|Q~0 .lut_mask = 16'h3C00;
defparam \h0|counter|reg2|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y2_N1
cycloneii_lcell_ff \h0|counter|reg2|Q (
	.clk(\clockGenerator|var_clock~clkctrl_outclk ),
	.datain(\h0|counter|reg2|Q~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\h0|counter|reg2|Q~regout ));

// Location: LCCOMB_X37_Y12_N2
cycloneii_lcell_comb \h0|counter|reg3|Q~0 (
// Equation(s):
// \h0|counter|reg3|Q~0_combout  = (\h0|counter|reg0|Q~1_combout  & (\h0|counter|reg3|Q~regout  $ (((\h0|T[3]~0_combout  & \h0|counter|reg2|Q~regout )))))

	.dataa(\h0|T[3]~0_combout ),
	.datab(\h0|counter|reg0|Q~1_combout ),
	.datac(\h0|counter|reg3|Q~regout ),
	.datad(\h0|counter|reg2|Q~regout ),
	.cin(gnd),
	.combout(\h0|counter|reg3|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \h0|counter|reg3|Q~0 .lut_mask = 16'h48C0;
defparam \h0|counter|reg3|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y12_N3
cycloneii_lcell_ff \h0|counter|reg3|Q (
	.clk(\clockGenerator|var_clock~clkctrl_outclk ),
	.datain(\h0|counter|reg3|Q~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\h0|counter|reg3|Q~regout ));

// Location: LCCOMB_X37_Y12_N16
cycloneii_lcell_comb \h0|counter|reg0|Q~0 (
// Equation(s):
// \h0|counter|reg0|Q~0_combout  = (!\RESET~combout  & ((\h0|counter|reg0|Q~regout  & (!\h0|counter|reg3|Q~regout  & !\ENABLE~combout )) # (!\h0|counter|reg0|Q~regout  & ((\ENABLE~combout )))))

	.dataa(\RESET~combout ),
	.datab(\h0|counter|reg3|Q~regout ),
	.datac(\h0|counter|reg0|Q~regout ),
	.datad(\ENABLE~combout ),
	.cin(gnd),
	.combout(\h0|counter|reg0|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \h0|counter|reg0|Q~0 .lut_mask = 16'h0510;
defparam \h0|counter|reg0|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y12_N17
cycloneii_lcell_ff \h0|counter|reg0|Q (
	.clk(\clockGenerator|var_clock~clkctrl_outclk ),
	.datain(\h0|counter|reg0|Q~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\h0|counter|reg0|Q~regout ));

// Location: LCCOMB_X37_Y11_N0
cycloneii_lcell_comb \h1|T[0] (
// Equation(s):
// \h1|T [0] = (\h0|counter|reg0|Q~regout  & (\ENABLE~combout  & \h0|counter|reg3|Q~regout ))

	.dataa(\h0|counter|reg0|Q~regout ),
	.datab(\ENABLE~combout ),
	.datac(\h0|counter|reg3|Q~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\h1|T [0]),
	.cout());
// synopsys translate_off
defparam \h1|T[0] .lut_mask = 16'h8080;
defparam \h1|T[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RESET~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RESET~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RESET));
// synopsys translate_off
defparam \RESET~I .input_async_reset = "none";
defparam \RESET~I .input_power_up = "low";
defparam \RESET~I .input_register_mode = "none";
defparam \RESET~I .input_sync_reset = "none";
defparam \RESET~I .oe_async_reset = "none";
defparam \RESET~I .oe_power_up = "low";
defparam \RESET~I .oe_register_mode = "none";
defparam \RESET~I .oe_sync_reset = "none";
defparam \RESET~I .operation_mode = "input";
defparam \RESET~I .output_async_reset = "none";
defparam \RESET~I .output_power_up = "low";
defparam \RESET~I .output_register_mode = "none";
defparam \RESET~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N18
cycloneii_lcell_comb \comb~3 (
// Equation(s):
// \comb~3_combout  = (\comb~2_combout ) # (\RESET~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\comb~2_combout ),
	.datad(\RESET~combout ),
	.cin(gnd),
	.combout(\comb~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb~3 .lut_mask = 16'hFFF0;
defparam \comb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N26
cycloneii_lcell_comb \h1|counter|reg1|Q~0 (
// Equation(s):
// \h1|counter|reg1|Q~0_combout  = (!\comb~3_combout  & (\h1|counter|reg1|Q~regout  $ (((\h1|counter|reg0|Q~regout  & \h1|T [0])))))

	.dataa(\h1|counter|reg0|Q~regout ),
	.datab(\h1|T [0]),
	.datac(\h1|counter|reg1|Q~regout ),
	.datad(\comb~3_combout ),
	.cin(gnd),
	.combout(\h1|counter|reg1|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \h1|counter|reg1|Q~0 .lut_mask = 16'h0078;
defparam \h1|counter|reg1|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y11_N27
cycloneii_lcell_ff \h1|counter|reg1|Q (
	.clk(\clockGenerator|var_clock~clkctrl_outclk ),
	.datain(\h1|counter|reg1|Q~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\h1|counter|reg1|Q~regout ));

// Location: LCCOMB_X37_Y11_N4
cycloneii_lcell_comb \h1|T[3]~0 (
// Equation(s):
// \h1|T[3]~0_combout  = (\h1|counter|reg1|Q~regout  & (\h1|counter|reg0|Q~regout  & \h1|T [0]))

	.dataa(vcc),
	.datab(\h1|counter|reg1|Q~regout ),
	.datac(\h1|counter|reg0|Q~regout ),
	.datad(\h1|T [0]),
	.cin(gnd),
	.combout(\h1|T[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \h1|T[3]~0 .lut_mask = 16'hC000;
defparam \h1|T[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N22
cycloneii_lcell_comb \h1|counter|reg3|Q~0 (
// Equation(s):
// \h1|counter|reg3|Q~0_combout  = (!\comb~3_combout  & (\h1|counter|reg3|Q~regout  $ (((\h1|counter|reg2|Q~regout  & \h1|T[3]~0_combout )))))

	.dataa(\h1|counter|reg2|Q~regout ),
	.datab(\comb~3_combout ),
	.datac(\h1|counter|reg3|Q~regout ),
	.datad(\h1|T[3]~0_combout ),
	.cin(gnd),
	.combout(\h1|counter|reg3|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \h1|counter|reg3|Q~0 .lut_mask = 16'h1230;
defparam \h1|counter|reg3|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y12_N23
cycloneii_lcell_ff \h1|counter|reg3|Q (
	.clk(\clockGenerator|var_clock~clkctrl_outclk ),
	.datain(\h1|counter|reg3|Q~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\h1|counter|reg3|Q~regout ));

// Location: LCCOMB_X37_Y12_N12
cycloneii_lcell_comb \comb~2 (
// Equation(s):
// \comb~2_combout  = (\h0|counter|reg0|Q~regout  & (\h0|counter|reg3|Q~regout  & (\h1|counter|reg0|Q~regout  & \h1|counter|reg3|Q~regout )))

	.dataa(\h0|counter|reg0|Q~regout ),
	.datab(\h0|counter|reg3|Q~regout ),
	.datac(\h1|counter|reg0|Q~regout ),
	.datad(\h1|counter|reg3|Q~regout ),
	.cin(gnd),
	.combout(\comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb~2 .lut_mask = 16'h8000;
defparam \comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N20
cycloneii_lcell_comb \h1|counter|reg0|Q~0 (
// Equation(s):
// \h1|counter|reg0|Q~0_combout  = (!\RESET~combout  & (!\comb~2_combout  & (\h1|T [0] $ (\h1|counter|reg0|Q~regout ))))

	.dataa(\RESET~combout ),
	.datab(\h1|T [0]),
	.datac(\h1|counter|reg0|Q~regout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\h1|counter|reg0|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \h1|counter|reg0|Q~0 .lut_mask = 16'h0014;
defparam \h1|counter|reg0|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y12_N21
cycloneii_lcell_ff \h1|counter|reg0|Q (
	.clk(\clockGenerator|var_clock~clkctrl_outclk ),
	.datain(\h1|counter|reg0|Q~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\h1|counter|reg0|Q~regout ));

// Location: LCCOMB_X37_Y11_N12
cycloneii_lcell_comb \h1|counter|reg2|Q~2 (
// Equation(s):
// \h1|counter|reg2|Q~2_combout  = (!\RESET~combout  & (!\comb~2_combout  & (\h1|counter|reg2|Q~regout  $ (\h1|T[3]~0_combout ))))

	.dataa(\RESET~combout ),
	.datab(\comb~2_combout ),
	.datac(\h1|counter|reg2|Q~regout ),
	.datad(\h1|T[3]~0_combout ),
	.cin(gnd),
	.combout(\h1|counter|reg2|Q~2_combout ),
	.cout());
// synopsys translate_off
defparam \h1|counter|reg2|Q~2 .lut_mask = 16'h0110;
defparam \h1|counter|reg2|Q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y11_N13
cycloneii_lcell_ff \h1|counter|reg2|Q (
	.clk(\clockGenerator|var_clock~clkctrl_outclk ),
	.datain(\h1|counter|reg2|Q~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\h1|counter|reg2|Q~regout ));

// Location: LCCOMB_X36_Y12_N18
cycloneii_lcell_comb \S0|counter|reg2|Q~0 (
// Equation(s):
// \S0|counter|reg2|Q~0_combout  = (!\comb~9_combout  & (\S0|T[3]~0_combout  $ (\S0|counter|reg2|Q~regout )))

	.dataa(\S0|T[3]~0_combout ),
	.datab(vcc),
	.datac(\S0|counter|reg2|Q~regout ),
	.datad(\comb~9_combout ),
	.cin(gnd),
	.combout(\S0|counter|reg2|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \S0|counter|reg2|Q~0 .lut_mask = 16'h005A;
defparam \S0|counter|reg2|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y12_N19
cycloneii_lcell_ff \S0|counter|reg2|Q (
	.clk(\clockGenerator|var_clock~clkctrl_outclk ),
	.datain(\S0|counter|reg2|Q~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\S0|counter|reg2|Q~regout ));

// Location: LCCOMB_X37_Y12_N26
cycloneii_lcell_comb \S0|counter|reg3|Q~0 (
// Equation(s):
// \S0|counter|reg3|Q~0_combout  = (!\comb~9_combout  & (\S0|counter|reg3|Q~regout  $ (((\S0|T[3]~0_combout  & \S0|counter|reg2|Q~regout )))))

	.dataa(\S0|T[3]~0_combout ),
	.datab(\S0|counter|reg2|Q~regout ),
	.datac(\S0|counter|reg3|Q~regout ),
	.datad(\comb~9_combout ),
	.cin(gnd),
	.combout(\S0|counter|reg3|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \S0|counter|reg3|Q~0 .lut_mask = 16'h0078;
defparam \S0|counter|reg3|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y12_N27
cycloneii_lcell_ff \S0|counter|reg3|Q (
	.clk(\clockGenerator|var_clock~clkctrl_outclk ),
	.datain(\S0|counter|reg3|Q~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\S0|counter|reg3|Q~regout ));

// Location: LCCOMB_X37_Y11_N14
cycloneii_lcell_comb \comb~9 (
// Equation(s):
// \comb~9_combout  = (\RESET~combout ) # ((\S0|counter|reg0|Q~regout  & (\comb~2_combout  & \S0|counter|reg3|Q~regout )))

	.dataa(\RESET~combout ),
	.datab(\S0|counter|reg0|Q~regout ),
	.datac(\comb~2_combout ),
	.datad(\S0|counter|reg3|Q~regout ),
	.cin(gnd),
	.combout(\comb~9_combout ),
	.cout());
// synopsys translate_off
defparam \comb~9 .lut_mask = 16'hEAAA;
defparam \comb~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N24
cycloneii_lcell_comb \S0|counter|reg0|Q~0 (
// Equation(s):
// \S0|counter|reg0|Q~0_combout  = (!\comb~9_combout  & (\S0|counter|reg0|Q~regout  $ (((\comb~2_combout  & \ENABLE~combout )))))

	.dataa(\comb~2_combout ),
	.datab(\ENABLE~combout ),
	.datac(\S0|counter|reg0|Q~regout ),
	.datad(\comb~9_combout ),
	.cin(gnd),
	.combout(\S0|counter|reg0|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \S0|counter|reg0|Q~0 .lut_mask = 16'h0078;
defparam \S0|counter|reg0|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y12_N25
cycloneii_lcell_ff \S0|counter|reg0|Q (
	.clk(\clockGenerator|var_clock~clkctrl_outclk ),
	.datain(\S0|counter|reg0|Q~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\S0|counter|reg0|Q~regout ));

// Location: LCCOMB_X36_Y12_N2
cycloneii_lcell_comb \S0|counter|reg1|Q~0 (
// Equation(s):
// \S0|counter|reg1|Q~0_combout  = \S0|counter|reg1|Q~regout  $ (((\ENABLE~combout  & (\comb~2_combout  & \S0|counter|reg0|Q~regout ))))

	.dataa(\S0|counter|reg1|Q~regout ),
	.datab(\ENABLE~combout ),
	.datac(\comb~2_combout ),
	.datad(\S0|counter|reg0|Q~regout ),
	.cin(gnd),
	.combout(\S0|counter|reg1|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \S0|counter|reg1|Q~0 .lut_mask = 16'h6AAA;
defparam \S0|counter|reg1|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N16
cycloneii_lcell_comb \S0|counter|reg1|Q~1 (
// Equation(s):
// \S0|counter|reg1|Q~1_combout  = (\S0|counter|reg1|Q~0_combout  & !\comb~9_combout )

	.dataa(vcc),
	.datab(\S0|counter|reg1|Q~0_combout ),
	.datac(vcc),
	.datad(\comb~9_combout ),
	.cin(gnd),
	.combout(\S0|counter|reg1|Q~1_combout ),
	.cout());
// synopsys translate_off
defparam \S0|counter|reg1|Q~1 .lut_mask = 16'h00CC;
defparam \S0|counter|reg1|Q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y12_N17
cycloneii_lcell_ff \S0|counter|reg1|Q (
	.clk(\clockGenerator|var_clock~clkctrl_outclk ),
	.datain(\S0|counter|reg1|Q~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\S0|counter|reg1|Q~regout ));

// Location: LCCOMB_X37_Y12_N14
cycloneii_lcell_comb \S1|T[0]~0 (
// Equation(s):
// \S1|T[0]~0_combout  = (\S0|counter|reg0|Q~regout  & \S0|counter|reg3|Q~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\S0|counter|reg0|Q~regout ),
	.datad(\S0|counter|reg3|Q~regout ),
	.cin(gnd),
	.combout(\S1|T[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \S1|T[0]~0 .lut_mask = 16'hF000;
defparam \S1|T[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N0
cycloneii_lcell_comb \S1|counter|reg0|Q~0 (
// Equation(s):
// \S1|counter|reg0|Q~0_combout  = \S1|counter|reg0|Q~regout  $ (((\comb~2_combout  & (\ENABLE~combout  & \S1|T[0]~0_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\ENABLE~combout ),
	.datac(\S1|counter|reg0|Q~regout ),
	.datad(\S1|T[0]~0_combout ),
	.cin(gnd),
	.combout(\S1|counter|reg0|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \S1|counter|reg0|Q~0 .lut_mask = 16'h78F0;
defparam \S1|counter|reg0|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N12
cycloneii_lcell_comb \S1|T[1]~1 (
// Equation(s):
// \S1|T[1]~1_combout  = (\comb~2_combout  & (\ENABLE~combout  & (\S1|counter|reg0|Q~regout  & \S1|T[0]~0_combout )))

	.dataa(\comb~2_combout ),
	.datab(\ENABLE~combout ),
	.datac(\S1|counter|reg0|Q~regout ),
	.datad(\S1|T[0]~0_combout ),
	.cin(gnd),
	.combout(\S1|T[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \S1|T[1]~1 .lut_mask = 16'h8000;
defparam \S1|T[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N24
cycloneii_lcell_comb \S1|counter|reg1|Q~0 (
// Equation(s):
// \S1|counter|reg1|Q~0_combout  = (!\comb~5_combout  & (\S1|counter|reg1|Q~regout  $ (\S1|T[1]~1_combout )))

	.dataa(vcc),
	.datab(\comb~5_combout ),
	.datac(\S1|counter|reg1|Q~regout ),
	.datad(\S1|T[1]~1_combout ),
	.cin(gnd),
	.combout(\S1|counter|reg1|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \S1|counter|reg1|Q~0 .lut_mask = 16'h0330;
defparam \S1|counter|reg1|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y12_N25
cycloneii_lcell_ff \S1|counter|reg1|Q (
	.clk(\clockGenerator|var_clock~clkctrl_outclk ),
	.datain(\S1|counter|reg1|Q~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\S1|counter|reg1|Q~regout ));

// Location: LCCOMB_X37_Y12_N6
cycloneii_lcell_comb \S1|counter|reg2|Q~0 (
// Equation(s):
// \S1|counter|reg2|Q~0_combout  = (!\comb~5_combout  & (\S1|counter|reg2|Q~regout  $ (((\S1|T[1]~1_combout  & \S1|counter|reg1|Q~regout )))))

	.dataa(\comb~5_combout ),
	.datab(\S1|T[1]~1_combout ),
	.datac(\S1|counter|reg2|Q~regout ),
	.datad(\S1|counter|reg1|Q~regout ),
	.cin(gnd),
	.combout(\S1|counter|reg2|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \S1|counter|reg2|Q~0 .lut_mask = 16'h1450;
defparam \S1|counter|reg2|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y12_N7
cycloneii_lcell_ff \S1|counter|reg2|Q (
	.clk(\clockGenerator|var_clock~clkctrl_outclk ),
	.datain(\S1|counter|reg2|Q~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\S1|counter|reg2|Q~regout ));

// Location: LCCOMB_X37_Y12_N0
cycloneii_lcell_comb \comb~4 (
// Equation(s):
// \comb~4_combout  = (\S1|counter|reg0|Q~regout  & \S1|counter|reg2|Q~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\S1|counter|reg0|Q~regout ),
	.datad(\S1|counter|reg2|Q~regout ),
	.cin(gnd),
	.combout(\comb~4_combout ),
	.cout());
// synopsys translate_off
defparam \comb~4 .lut_mask = 16'hF000;
defparam \comb~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N26
cycloneii_lcell_comb \comb~5 (
// Equation(s):
// \comb~5_combout  = (\RESET~combout ) # ((\comb~2_combout  & (\comb~4_combout  & \S1|T[0]~0_combout )))

	.dataa(\RESET~combout ),
	.datab(\comb~2_combout ),
	.datac(\comb~4_combout ),
	.datad(\S1|T[0]~0_combout ),
	.cin(gnd),
	.combout(\comb~5_combout ),
	.cout());
// synopsys translate_off
defparam \comb~5 .lut_mask = 16'hEAAA;
defparam \comb~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N4
cycloneii_lcell_comb \S1|counter|reg0|Q~1 (
// Equation(s):
// \S1|counter|reg0|Q~1_combout  = (\S1|counter|reg0|Q~0_combout  & !\comb~5_combout )

	.dataa(vcc),
	.datab(\S1|counter|reg0|Q~0_combout ),
	.datac(\comb~5_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\S1|counter|reg0|Q~1_combout ),
	.cout());
// synopsys translate_off
defparam \S1|counter|reg0|Q~1 .lut_mask = 16'h0C0C;
defparam \S1|counter|reg0|Q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y12_N5
cycloneii_lcell_ff \S1|counter|reg0|Q (
	.clk(\clockGenerator|var_clock~clkctrl_outclk ),
	.datain(\S1|counter|reg0|Q~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\S1|counter|reg0|Q~regout ));

// Location: LCCOMB_X38_Y12_N22
cycloneii_lcell_comb \S1|counter|reg3|Q~0 (
// Equation(s):
// \S1|counter|reg3|Q~0_combout  = (((!\ENABLE~combout ) # (!\S1|counter|reg0|Q~regout )) # (!\S1|counter|reg2|Q~regout )) # (!\S1|counter|reg1|Q~regout )

	.dataa(\S1|counter|reg1|Q~regout ),
	.datab(\S1|counter|reg2|Q~regout ),
	.datac(\S1|counter|reg0|Q~regout ),
	.datad(\ENABLE~combout ),
	.cin(gnd),
	.combout(\S1|counter|reg3|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \S1|counter|reg3|Q~0 .lut_mask = 16'h7FFF;
defparam \S1|counter|reg3|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N8
cycloneii_lcell_comb \S1|counter|reg3|Q~1 (
// Equation(s):
// \S1|counter|reg3|Q~1_combout  = \S1|counter|reg3|Q~regout  $ (((\S1|T[0]~0_combout  & (\comb~2_combout  & !\S1|counter|reg3|Q~0_combout ))))

	.dataa(\S1|T[0]~0_combout ),
	.datab(\S1|counter|reg3|Q~regout ),
	.datac(\comb~2_combout ),
	.datad(\S1|counter|reg3|Q~0_combout ),
	.cin(gnd),
	.combout(\S1|counter|reg3|Q~1_combout ),
	.cout());
// synopsys translate_off
defparam \S1|counter|reg3|Q~1 .lut_mask = 16'hCC6C;
defparam \S1|counter|reg3|Q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N18
cycloneii_lcell_comb \S1|counter|reg3|Q~2 (
// Equation(s):
// \S1|counter|reg3|Q~2_combout  = (\S1|counter|reg3|Q~1_combout  & !\comb~5_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\S1|counter|reg3|Q~1_combout ),
	.datad(\comb~5_combout ),
	.cin(gnd),
	.combout(\S1|counter|reg3|Q~2_combout ),
	.cout());
// synopsys translate_off
defparam \S1|counter|reg3|Q~2 .lut_mask = 16'h00F0;
defparam \S1|counter|reg3|Q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y12_N19
cycloneii_lcell_ff \S1|counter|reg3|Q (
	.clk(\clockGenerator|var_clock~clkctrl_outclk ),
	.datain(\S1|counter|reg3|Q~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\S1|counter|reg3|Q~regout ));

// Location: LCCOMB_X37_Y12_N30
cycloneii_lcell_comb \comb~8 (
// Equation(s):
// \comb~8_combout  = (\RESET~combout ) # (\comb~7_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\RESET~combout ),
	.datad(\comb~7_combout ),
	.cin(gnd),
	.combout(\comb~8_combout ),
	.cout());
// synopsys translate_off
defparam \comb~8 .lut_mask = 16'hFFF0;
defparam \comb~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N2
cycloneii_lcell_comb \M|T[0]~0 (
// Equation(s):
// \M|T[0]~0_combout  = (\comb~4_combout  & (\ENABLE~combout  & (\comb~2_combout  & \S1|T[0]~0_combout )))

	.dataa(\comb~4_combout ),
	.datab(\ENABLE~combout ),
	.datac(\comb~2_combout ),
	.datad(\S1|T[0]~0_combout ),
	.cin(gnd),
	.combout(\M|T[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \M|T[0]~0 .lut_mask = 16'h8000;
defparam \M|T[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N8
cycloneii_lcell_comb \M|counter|reg1|Q~0 (
// Equation(s):
// \M|counter|reg1|Q~0_combout  = (!\comb~8_combout  & (\M|counter|reg1|Q~regout  $ (((\M|counter|reg0|Q~regout  & \M|T[0]~0_combout )))))

	.dataa(\M|counter|reg0|Q~regout ),
	.datab(\comb~8_combout ),
	.datac(\M|counter|reg1|Q~regout ),
	.datad(\M|T[0]~0_combout ),
	.cin(gnd),
	.combout(\M|counter|reg1|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \M|counter|reg1|Q~0 .lut_mask = 16'h1230;
defparam \M|counter|reg1|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y12_N9
cycloneii_lcell_ff \M|counter|reg1|Q (
	.clk(\clockGenerator|var_clock~clkctrl_outclk ),
	.datain(\M|counter|reg1|Q~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M|counter|reg1|Q~regout ));

// Location: LCCOMB_X38_Y12_N28
cycloneii_lcell_comb \M|T[3]~1 (
// Equation(s):
// \M|T[3]~1_combout  = (\ENABLE~combout  & (\M|counter|reg0|Q~regout  & \M|counter|reg1|Q~regout ))

	.dataa(vcc),
	.datab(\ENABLE~combout ),
	.datac(\M|counter|reg0|Q~regout ),
	.datad(\M|counter|reg1|Q~regout ),
	.cin(gnd),
	.combout(\M|T[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \M|T[3]~1 .lut_mask = 16'hC000;
defparam \M|T[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N6
cycloneii_lcell_comb \M|T[3]~2 (
// Equation(s):
// \M|T[3]~2_combout  = (\comb~2_combout  & (\M|T[3]~1_combout  & (\comb~4_combout  & \S1|T[0]~0_combout )))

	.dataa(\comb~2_combout ),
	.datab(\M|T[3]~1_combout ),
	.datac(\comb~4_combout ),
	.datad(\S1|T[0]~0_combout ),
	.cin(gnd),
	.combout(\M|T[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \M|T[3]~2 .lut_mask = 16'h8000;
defparam \M|T[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N30
cycloneii_lcell_comb \M|counter|reg2|Q~0 (
// Equation(s):
// \M|counter|reg2|Q~0_combout  = (!\RESET~combout  & (!\comb~7_combout  & (\M|counter|reg2|Q~regout  $ (\M|T[3]~2_combout ))))

	.dataa(\RESET~combout ),
	.datab(\comb~7_combout ),
	.datac(\M|counter|reg2|Q~regout ),
	.datad(\M|T[3]~2_combout ),
	.cin(gnd),
	.combout(\M|counter|reg2|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \M|counter|reg2|Q~0 .lut_mask = 16'h0110;
defparam \M|counter|reg2|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y12_N31
cycloneii_lcell_ff \M|counter|reg2|Q (
	.clk(\clockGenerator|var_clock~clkctrl_outclk ),
	.datain(\M|counter|reg2|Q~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M|counter|reg2|Q~regout ));

// Location: LCCOMB_X37_Y12_N18
cycloneii_lcell_comb \M|counter|reg3|Q~0 (
// Equation(s):
// \M|counter|reg3|Q~0_combout  = (!\comb~8_combout  & (\M|counter|reg3|Q~regout  $ (((\M|T[3]~2_combout  & \M|counter|reg2|Q~regout )))))

	.dataa(\M|T[3]~2_combout ),
	.datab(\comb~8_combout ),
	.datac(\M|counter|reg3|Q~regout ),
	.datad(\M|counter|reg2|Q~regout ),
	.cin(gnd),
	.combout(\M|counter|reg3|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \M|counter|reg3|Q~0 .lut_mask = 16'h1230;
defparam \M|counter|reg3|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y12_N19
cycloneii_lcell_ff \M|counter|reg3|Q (
	.clk(\clockGenerator|var_clock~clkctrl_outclk ),
	.datain(\M|counter|reg3|Q~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M|counter|reg3|Q~regout ));

// Location: LCCOMB_X37_Y12_N10
cycloneii_lcell_comb \comb~6 (
// Equation(s):
// \comb~6_combout  = (\M|counter|reg3|Q~regout  & \M|counter|reg0|Q~regout )

	.dataa(vcc),
	.datab(\M|counter|reg3|Q~regout ),
	.datac(vcc),
	.datad(\M|counter|reg0|Q~regout ),
	.cin(gnd),
	.combout(\comb~6_combout ),
	.cout());
// synopsys translate_off
defparam \comb~6 .lut_mask = 16'hCC00;
defparam \comb~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N28
cycloneii_lcell_comb \comb~7 (
// Equation(s):
// \comb~7_combout  = (\comb~2_combout  & (\comb~4_combout  & (\S1|T[0]~0_combout  & \comb~6_combout )))

	.dataa(\comb~2_combout ),
	.datab(\comb~4_combout ),
	.datac(\S1|T[0]~0_combout ),
	.datad(\comb~6_combout ),
	.cin(gnd),
	.combout(\comb~7_combout ),
	.cout());
// synopsys translate_off
defparam \comb~7 .lut_mask = 16'h8000;
defparam \comb~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N4
cycloneii_lcell_comb \M|counter|reg0|Q~0 (
// Equation(s):
// \M|counter|reg0|Q~0_combout  = (!\RESET~combout  & (!\comb~7_combout  & (\M|counter|reg0|Q~regout  $ (\M|T[0]~0_combout ))))

	.dataa(\RESET~combout ),
	.datab(\comb~7_combout ),
	.datac(\M|counter|reg0|Q~regout ),
	.datad(\M|T[0]~0_combout ),
	.cin(gnd),
	.combout(\M|counter|reg0|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \M|counter|reg0|Q~0 .lut_mask = 16'h0110;
defparam \M|counter|reg0|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y12_N5
cycloneii_lcell_ff \M|counter|reg0|Q (
	.clk(\clockGenerator|var_clock~clkctrl_outclk ),
	.datain(\M|counter|reg0|Q~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\M|counter|reg0|Q~regout ));

// Location: LCCOMB_X1_Y13_N0
cycloneii_lcell_comb \minDisplay|WideOr6~0 (
// Equation(s):
// \minDisplay|WideOr6~0_combout  = (\M|counter|reg2|Q~regout  & (!\M|counter|reg1|Q~regout  & (\M|counter|reg3|Q~regout  $ (!\M|counter|reg0|Q~regout )))) # (!\M|counter|reg2|Q~regout  & (\M|counter|reg0|Q~regout  & (\M|counter|reg1|Q~regout  $ 
// (!\M|counter|reg3|Q~regout ))))

	.dataa(\M|counter|reg2|Q~regout ),
	.datab(\M|counter|reg1|Q~regout ),
	.datac(\M|counter|reg3|Q~regout ),
	.datad(\M|counter|reg0|Q~regout ),
	.cin(gnd),
	.combout(\minDisplay|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \minDisplay|WideOr6~0 .lut_mask = 16'h6102;
defparam \minDisplay|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N2
cycloneii_lcell_comb \minDisplay|WideOr5~0 (
// Equation(s):
// \minDisplay|WideOr5~0_combout  = (\M|counter|reg1|Q~regout  & ((\M|counter|reg0|Q~regout  & ((\M|counter|reg3|Q~regout ))) # (!\M|counter|reg0|Q~regout  & (\M|counter|reg2|Q~regout )))) # (!\M|counter|reg1|Q~regout  & (\M|counter|reg2|Q~regout  & 
// (\M|counter|reg3|Q~regout  $ (\M|counter|reg0|Q~regout ))))

	.dataa(\M|counter|reg2|Q~regout ),
	.datab(\M|counter|reg1|Q~regout ),
	.datac(\M|counter|reg3|Q~regout ),
	.datad(\M|counter|reg0|Q~regout ),
	.cin(gnd),
	.combout(\minDisplay|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \minDisplay|WideOr5~0 .lut_mask = 16'hC2A8;
defparam \minDisplay|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N20
cycloneii_lcell_comb \minDisplay|WideOr4~0 (
// Equation(s):
// \minDisplay|WideOr4~0_combout  = (\M|counter|reg2|Q~regout  & (\M|counter|reg3|Q~regout  & ((\M|counter|reg1|Q~regout ) # (!\M|counter|reg0|Q~regout )))) # (!\M|counter|reg2|Q~regout  & (\M|counter|reg1|Q~regout  & (!\M|counter|reg3|Q~regout  & 
// !\M|counter|reg0|Q~regout )))

	.dataa(\M|counter|reg2|Q~regout ),
	.datab(\M|counter|reg1|Q~regout ),
	.datac(\M|counter|reg3|Q~regout ),
	.datad(\M|counter|reg0|Q~regout ),
	.cin(gnd),
	.combout(\minDisplay|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \minDisplay|WideOr4~0 .lut_mask = 16'h80A4;
defparam \minDisplay|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N6
cycloneii_lcell_comb \minDisplay|WideOr3~0 (
// Equation(s):
// \minDisplay|WideOr3~0_combout  = (\M|counter|reg1|Q~regout  & ((\M|counter|reg2|Q~regout  & ((\M|counter|reg0|Q~regout ))) # (!\M|counter|reg2|Q~regout  & (\M|counter|reg3|Q~regout  & !\M|counter|reg0|Q~regout )))) # (!\M|counter|reg1|Q~regout  & 
// (!\M|counter|reg3|Q~regout  & (\M|counter|reg2|Q~regout  $ (\M|counter|reg0|Q~regout ))))

	.dataa(\M|counter|reg2|Q~regout ),
	.datab(\M|counter|reg1|Q~regout ),
	.datac(\M|counter|reg3|Q~regout ),
	.datad(\M|counter|reg0|Q~regout ),
	.cin(gnd),
	.combout(\minDisplay|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \minDisplay|WideOr3~0 .lut_mask = 16'h8942;
defparam \minDisplay|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N24
cycloneii_lcell_comb \minDisplay|WideOr2~0 (
// Equation(s):
// \minDisplay|WideOr2~0_combout  = (\M|counter|reg1|Q~regout  & (((!\M|counter|reg3|Q~regout  & \M|counter|reg0|Q~regout )))) # (!\M|counter|reg1|Q~regout  & ((\M|counter|reg2|Q~regout  & (!\M|counter|reg3|Q~regout )) # (!\M|counter|reg2|Q~regout  & 
// ((\M|counter|reg0|Q~regout )))))

	.dataa(\M|counter|reg2|Q~regout ),
	.datab(\M|counter|reg1|Q~regout ),
	.datac(\M|counter|reg3|Q~regout ),
	.datad(\M|counter|reg0|Q~regout ),
	.cin(gnd),
	.combout(\minDisplay|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \minDisplay|WideOr2~0 .lut_mask = 16'h1F02;
defparam \minDisplay|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N10
cycloneii_lcell_comb \minDisplay|WideOr1~0 (
// Equation(s):
// \minDisplay|WideOr1~0_combout  = (\M|counter|reg2|Q~regout  & (\M|counter|reg0|Q~regout  & (\M|counter|reg1|Q~regout  $ (\M|counter|reg3|Q~regout )))) # (!\M|counter|reg2|Q~regout  & (!\M|counter|reg3|Q~regout  & ((\M|counter|reg1|Q~regout ) # 
// (\M|counter|reg0|Q~regout ))))

	.dataa(\M|counter|reg2|Q~regout ),
	.datab(\M|counter|reg1|Q~regout ),
	.datac(\M|counter|reg3|Q~regout ),
	.datad(\M|counter|reg0|Q~regout ),
	.cin(gnd),
	.combout(\minDisplay|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \minDisplay|WideOr1~0 .lut_mask = 16'h2D04;
defparam \minDisplay|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N12
cycloneii_lcell_comb \minDisplay|WideOr0~0 (
// Equation(s):
// \minDisplay|WideOr0~0_combout  = (\M|counter|reg0|Q~regout  & ((\M|counter|reg3|Q~regout ) # (\M|counter|reg2|Q~regout  $ (\M|counter|reg1|Q~regout )))) # (!\M|counter|reg0|Q~regout  & ((\M|counter|reg1|Q~regout ) # (\M|counter|reg2|Q~regout  $ 
// (\M|counter|reg3|Q~regout ))))

	.dataa(\M|counter|reg2|Q~regout ),
	.datab(\M|counter|reg1|Q~regout ),
	.datac(\M|counter|reg3|Q~regout ),
	.datad(\M|counter|reg0|Q~regout ),
	.cin(gnd),
	.combout(\minDisplay|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \minDisplay|WideOr0~0 .lut_mask = 16'hF6DE;
defparam \minDisplay|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N16
cycloneii_lcell_comb \tensecDisplay|WideOr6~0 (
// Equation(s):
// \tensecDisplay|WideOr6~0_combout  = (\S1|counter|reg2|Q~regout  & (!\S1|counter|reg1|Q~regout  & (\S1|counter|reg0|Q~regout  $ (!\S1|counter|reg3|Q~regout )))) # (!\S1|counter|reg2|Q~regout  & (\S1|counter|reg0|Q~regout  & (\S1|counter|reg1|Q~regout  $ 
// (!\S1|counter|reg3|Q~regout ))))

	.dataa(\S1|counter|reg1|Q~regout ),
	.datab(\S1|counter|reg0|Q~regout ),
	.datac(\S1|counter|reg2|Q~regout ),
	.datad(\S1|counter|reg3|Q~regout ),
	.cin(gnd),
	.combout(\tensecDisplay|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \tensecDisplay|WideOr6~0 .lut_mask = 16'h4814;
defparam \tensecDisplay|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N10
cycloneii_lcell_comb \tensecDisplay|WideOr5~0 (
// Equation(s):
// \tensecDisplay|WideOr5~0_combout  = (\S1|counter|reg1|Q~regout  & ((\S1|counter|reg0|Q~regout  & ((\S1|counter|reg3|Q~regout ))) # (!\S1|counter|reg0|Q~regout  & (\S1|counter|reg2|Q~regout )))) # (!\S1|counter|reg1|Q~regout  & (\S1|counter|reg2|Q~regout  
// & (\S1|counter|reg0|Q~regout  $ (\S1|counter|reg3|Q~regout ))))

	.dataa(\S1|counter|reg1|Q~regout ),
	.datab(\S1|counter|reg0|Q~regout ),
	.datac(\S1|counter|reg2|Q~regout ),
	.datad(\S1|counter|reg3|Q~regout ),
	.cin(gnd),
	.combout(\tensecDisplay|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \tensecDisplay|WideOr5~0 .lut_mask = 16'hB860;
defparam \tensecDisplay|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N20
cycloneii_lcell_comb \tensecDisplay|WideOr4~0 (
// Equation(s):
// \tensecDisplay|WideOr4~0_combout  = (\S1|counter|reg2|Q~regout  & (\S1|counter|reg3|Q~regout  & ((\S1|counter|reg1|Q~regout ) # (!\S1|counter|reg0|Q~regout )))) # (!\S1|counter|reg2|Q~regout  & (\S1|counter|reg1|Q~regout  & (!\S1|counter|reg0|Q~regout  & 
// !\S1|counter|reg3|Q~regout )))

	.dataa(\S1|counter|reg1|Q~regout ),
	.datab(\S1|counter|reg0|Q~regout ),
	.datac(\S1|counter|reg2|Q~regout ),
	.datad(\S1|counter|reg3|Q~regout ),
	.cin(gnd),
	.combout(\tensecDisplay|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \tensecDisplay|WideOr4~0 .lut_mask = 16'hB002;
defparam \tensecDisplay|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N14
cycloneii_lcell_comb \tensecDisplay|WideOr3~0 (
// Equation(s):
// \tensecDisplay|WideOr3~0_combout  = (\S1|counter|reg1|Q~regout  & ((\S1|counter|reg0|Q~regout  & (\S1|counter|reg2|Q~regout )) # (!\S1|counter|reg0|Q~regout  & (!\S1|counter|reg2|Q~regout  & \S1|counter|reg3|Q~regout )))) # (!\S1|counter|reg1|Q~regout  & 
// (!\S1|counter|reg3|Q~regout  & (\S1|counter|reg0|Q~regout  $ (\S1|counter|reg2|Q~regout ))))

	.dataa(\S1|counter|reg1|Q~regout ),
	.datab(\S1|counter|reg0|Q~regout ),
	.datac(\S1|counter|reg2|Q~regout ),
	.datad(\S1|counter|reg3|Q~regout ),
	.cin(gnd),
	.combout(\tensecDisplay|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \tensecDisplay|WideOr3~0 .lut_mask = 16'h8294;
defparam \tensecDisplay|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y9_N16
cycloneii_lcell_comb \tensecDisplay|WideOr2~0 (
// Equation(s):
// \tensecDisplay|WideOr2~0_combout  = (\S1|counter|reg1|Q~regout  & (\S1|counter|reg0|Q~regout  & ((!\S1|counter|reg3|Q~regout )))) # (!\S1|counter|reg1|Q~regout  & ((\S1|counter|reg2|Q~regout  & ((!\S1|counter|reg3|Q~regout ))) # 
// (!\S1|counter|reg2|Q~regout  & (\S1|counter|reg0|Q~regout ))))

	.dataa(\S1|counter|reg0|Q~regout ),
	.datab(\S1|counter|reg2|Q~regout ),
	.datac(\S1|counter|reg1|Q~regout ),
	.datad(\S1|counter|reg3|Q~regout ),
	.cin(gnd),
	.combout(\tensecDisplay|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \tensecDisplay|WideOr2~0 .lut_mask = 16'h02AE;
defparam \tensecDisplay|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y9_N2
cycloneii_lcell_comb \tensecDisplay|WideOr1~0 (
// Equation(s):
// \tensecDisplay|WideOr1~0_combout  = (\S1|counter|reg0|Q~regout  & (\S1|counter|reg3|Q~regout  $ (((\S1|counter|reg1|Q~regout ) # (!\S1|counter|reg2|Q~regout ))))) # (!\S1|counter|reg0|Q~regout  & (!\S1|counter|reg2|Q~regout  & (\S1|counter|reg1|Q~regout  
// & !\S1|counter|reg3|Q~regout )))

	.dataa(\S1|counter|reg0|Q~regout ),
	.datab(\S1|counter|reg2|Q~regout ),
	.datac(\S1|counter|reg1|Q~regout ),
	.datad(\S1|counter|reg3|Q~regout ),
	.cin(gnd),
	.combout(\tensecDisplay|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \tensecDisplay|WideOr1~0 .lut_mask = 16'h08B2;
defparam \tensecDisplay|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y9_N4
cycloneii_lcell_comb \tensecDisplay|WideOr0~0 (
// Equation(s):
// \tensecDisplay|WideOr0~0_combout  = (\S1|counter|reg0|Q~regout  & ((\S1|counter|reg3|Q~regout ) # (\S1|counter|reg2|Q~regout  $ (\S1|counter|reg1|Q~regout )))) # (!\S1|counter|reg0|Q~regout  & ((\S1|counter|reg1|Q~regout ) # (\S1|counter|reg2|Q~regout  $ 
// (\S1|counter|reg3|Q~regout ))))

	.dataa(\S1|counter|reg0|Q~regout ),
	.datab(\S1|counter|reg2|Q~regout ),
	.datac(\S1|counter|reg1|Q~regout ),
	.datad(\S1|counter|reg3|Q~regout ),
	.cin(gnd),
	.combout(\tensecDisplay|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tensecDisplay|WideOr0~0 .lut_mask = 16'hFB7C;
defparam \tensecDisplay|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N20
cycloneii_lcell_comb \secDisplay|WideOr6~0 (
// Equation(s):
// \secDisplay|WideOr6~0_combout  = (\S0|counter|reg3|Q~regout  & (\S0|counter|reg0|Q~regout  & (\S0|counter|reg2|Q~regout  $ (\S0|counter|reg1|Q~regout )))) # (!\S0|counter|reg3|Q~regout  & (!\S0|counter|reg1|Q~regout  & (\S0|counter|reg2|Q~regout  $ 
// (\S0|counter|reg0|Q~regout ))))

	.dataa(\S0|counter|reg3|Q~regout ),
	.datab(\S0|counter|reg2|Q~regout ),
	.datac(\S0|counter|reg1|Q~regout ),
	.datad(\S0|counter|reg0|Q~regout ),
	.cin(gnd),
	.combout(\secDisplay|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \secDisplay|WideOr6~0 .lut_mask = 16'h2904;
defparam \secDisplay|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N6
cycloneii_lcell_comb \secDisplay|WideOr5~0 (
// Equation(s):
// \secDisplay|WideOr5~0_combout  = (\S0|counter|reg3|Q~regout  & ((\S0|counter|reg0|Q~regout  & ((\S0|counter|reg1|Q~regout ))) # (!\S0|counter|reg0|Q~regout  & (\S0|counter|reg2|Q~regout )))) # (!\S0|counter|reg3|Q~regout  & (\S0|counter|reg2|Q~regout  & 
// (\S0|counter|reg1|Q~regout  $ (\S0|counter|reg0|Q~regout ))))

	.dataa(\S0|counter|reg3|Q~regout ),
	.datab(\S0|counter|reg2|Q~regout ),
	.datac(\S0|counter|reg1|Q~regout ),
	.datad(\S0|counter|reg0|Q~regout ),
	.cin(gnd),
	.combout(\secDisplay|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \secDisplay|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \secDisplay|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N24
cycloneii_lcell_comb \secDisplay|WideOr4~0 (
// Equation(s):
// \secDisplay|WideOr4~0_combout  = (\S0|counter|reg3|Q~regout  & (\S0|counter|reg2|Q~regout  & ((\S0|counter|reg1|Q~regout ) # (!\S0|counter|reg0|Q~regout )))) # (!\S0|counter|reg3|Q~regout  & (!\S0|counter|reg2|Q~regout  & (\S0|counter|reg1|Q~regout  & 
// !\S0|counter|reg0|Q~regout )))

	.dataa(\S0|counter|reg3|Q~regout ),
	.datab(\S0|counter|reg2|Q~regout ),
	.datac(\S0|counter|reg1|Q~regout ),
	.datad(\S0|counter|reg0|Q~regout ),
	.cin(gnd),
	.combout(\secDisplay|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \secDisplay|WideOr4~0 .lut_mask = 16'h8098;
defparam \secDisplay|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N10
cycloneii_lcell_comb \secDisplay|WideOr3~0 (
// Equation(s):
// \secDisplay|WideOr3~0_combout  = (\S0|counter|reg1|Q~regout  & ((\S0|counter|reg2|Q~regout  & ((\S0|counter|reg0|Q~regout ))) # (!\S0|counter|reg2|Q~regout  & (\S0|counter|reg3|Q~regout  & !\S0|counter|reg0|Q~regout )))) # (!\S0|counter|reg1|Q~regout  & 
// (!\S0|counter|reg3|Q~regout  & (\S0|counter|reg2|Q~regout  $ (\S0|counter|reg0|Q~regout ))))

	.dataa(\S0|counter|reg3|Q~regout ),
	.datab(\S0|counter|reg2|Q~regout ),
	.datac(\S0|counter|reg1|Q~regout ),
	.datad(\S0|counter|reg0|Q~regout ),
	.cin(gnd),
	.combout(\secDisplay|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \secDisplay|WideOr3~0 .lut_mask = 16'hC124;
defparam \secDisplay|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N28
cycloneii_lcell_comb \secDisplay|WideOr2~0 (
// Equation(s):
// \secDisplay|WideOr2~0_combout  = (\S0|counter|reg1|Q~regout  & (!\S0|counter|reg3|Q~regout  & ((\S0|counter|reg0|Q~regout )))) # (!\S0|counter|reg1|Q~regout  & ((\S0|counter|reg2|Q~regout  & (!\S0|counter|reg3|Q~regout )) # (!\S0|counter|reg2|Q~regout  & 
// ((\S0|counter|reg0|Q~regout )))))

	.dataa(\S0|counter|reg3|Q~regout ),
	.datab(\S0|counter|reg2|Q~regout ),
	.datac(\S0|counter|reg1|Q~regout ),
	.datad(\S0|counter|reg0|Q~regout ),
	.cin(gnd),
	.combout(\secDisplay|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \secDisplay|WideOr2~0 .lut_mask = 16'h5704;
defparam \secDisplay|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N30
cycloneii_lcell_comb \secDisplay|WideOr1~0 (
// Equation(s):
// \secDisplay|WideOr1~0_combout  = (\S0|counter|reg2|Q~regout  & (\S0|counter|reg0|Q~regout  & (\S0|counter|reg3|Q~regout  $ (\S0|counter|reg1|Q~regout )))) # (!\S0|counter|reg2|Q~regout  & (!\S0|counter|reg3|Q~regout  & ((\S0|counter|reg1|Q~regout ) # 
// (\S0|counter|reg0|Q~regout ))))

	.dataa(\S0|counter|reg3|Q~regout ),
	.datab(\S0|counter|reg2|Q~regout ),
	.datac(\S0|counter|reg1|Q~regout ),
	.datad(\S0|counter|reg0|Q~regout ),
	.cin(gnd),
	.combout(\secDisplay|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \secDisplay|WideOr1~0 .lut_mask = 16'h5910;
defparam \secDisplay|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N0
cycloneii_lcell_comb \secDisplay|WideOr0~0 (
// Equation(s):
// \secDisplay|WideOr0~0_combout  = (\S0|counter|reg0|Q~regout  & ((\S0|counter|reg3|Q~regout ) # (\S0|counter|reg2|Q~regout  $ (\S0|counter|reg1|Q~regout )))) # (!\S0|counter|reg0|Q~regout  & ((\S0|counter|reg1|Q~regout ) # (\S0|counter|reg3|Q~regout  $ 
// (\S0|counter|reg2|Q~regout ))))

	.dataa(\S0|counter|reg3|Q~regout ),
	.datab(\S0|counter|reg2|Q~regout ),
	.datac(\S0|counter|reg1|Q~regout ),
	.datad(\S0|counter|reg0|Q~regout ),
	.cin(gnd),
	.combout(\secDisplay|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \secDisplay|WideOr0~0 .lut_mask = 16'hBEF6;
defparam \secDisplay|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N6
cycloneii_lcell_comb \decisecDisplay|WideOr6~0 (
// Equation(s):
// \decisecDisplay|WideOr6~0_combout  = (\h1|counter|reg2|Q~regout  & (!\h1|counter|reg1|Q~regout  & (\h1|counter|reg0|Q~regout  $ (!\h1|counter|reg3|Q~regout )))) # (!\h1|counter|reg2|Q~regout  & (\h1|counter|reg0|Q~regout  & (\h1|counter|reg3|Q~regout  $ 
// (!\h1|counter|reg1|Q~regout ))))

	.dataa(\h1|counter|reg2|Q~regout ),
	.datab(\h1|counter|reg0|Q~regout ),
	.datac(\h1|counter|reg3|Q~regout ),
	.datad(\h1|counter|reg1|Q~regout ),
	.cin(gnd),
	.combout(\decisecDisplay|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \decisecDisplay|WideOr6~0 .lut_mask = 16'h4086;
defparam \decisecDisplay|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N24
cycloneii_lcell_comb \decisecDisplay|WideOr5~0 (
// Equation(s):
// \decisecDisplay|WideOr5~0_combout  = (\h1|counter|reg3|Q~regout  & ((\h1|counter|reg0|Q~regout  & ((\h1|counter|reg1|Q~regout ))) # (!\h1|counter|reg0|Q~regout  & (\h1|counter|reg2|Q~regout )))) # (!\h1|counter|reg3|Q~regout  & (\h1|counter|reg2|Q~regout  
// & (\h1|counter|reg0|Q~regout  $ (\h1|counter|reg1|Q~regout ))))

	.dataa(\h1|counter|reg2|Q~regout ),
	.datab(\h1|counter|reg0|Q~regout ),
	.datac(\h1|counter|reg3|Q~regout ),
	.datad(\h1|counter|reg1|Q~regout ),
	.cin(gnd),
	.combout(\decisecDisplay|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \decisecDisplay|WideOr5~0 .lut_mask = 16'hE228;
defparam \decisecDisplay|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N10
cycloneii_lcell_comb \decisecDisplay|WideOr4~0 (
// Equation(s):
// \decisecDisplay|WideOr4~0_combout  = (\h1|counter|reg2|Q~regout  & (\h1|counter|reg3|Q~regout  & ((\h1|counter|reg1|Q~regout ) # (!\h1|counter|reg0|Q~regout )))) # (!\h1|counter|reg2|Q~regout  & (!\h1|counter|reg0|Q~regout  & (!\h1|counter|reg3|Q~regout  
// & \h1|counter|reg1|Q~regout )))

	.dataa(\h1|counter|reg2|Q~regout ),
	.datab(\h1|counter|reg0|Q~regout ),
	.datac(\h1|counter|reg3|Q~regout ),
	.datad(\h1|counter|reg1|Q~regout ),
	.cin(gnd),
	.combout(\decisecDisplay|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \decisecDisplay|WideOr4~0 .lut_mask = 16'hA120;
defparam \decisecDisplay|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N20
cycloneii_lcell_comb \decisecDisplay|WideOr3~0 (
// Equation(s):
// \decisecDisplay|WideOr3~0_combout  = (\h1|counter|reg1|Q~regout  & ((\h1|counter|reg2|Q~regout  & (\h1|counter|reg0|Q~regout )) # (!\h1|counter|reg2|Q~regout  & (!\h1|counter|reg0|Q~regout  & \h1|counter|reg3|Q~regout )))) # (!\h1|counter|reg1|Q~regout  & 
// (!\h1|counter|reg3|Q~regout  & (\h1|counter|reg2|Q~regout  $ (\h1|counter|reg0|Q~regout ))))

	.dataa(\h1|counter|reg2|Q~regout ),
	.datab(\h1|counter|reg0|Q~regout ),
	.datac(\h1|counter|reg3|Q~regout ),
	.datad(\h1|counter|reg1|Q~regout ),
	.cin(gnd),
	.combout(\decisecDisplay|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \decisecDisplay|WideOr3~0 .lut_mask = 16'h9806;
defparam \decisecDisplay|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N30
cycloneii_lcell_comb \decisecDisplay|WideOr2~0 (
// Equation(s):
// \decisecDisplay|WideOr2~0_combout  = (\h1|counter|reg1|Q~regout  & (((\h1|counter|reg0|Q~regout  & !\h1|counter|reg3|Q~regout )))) # (!\h1|counter|reg1|Q~regout  & ((\h1|counter|reg2|Q~regout  & ((!\h1|counter|reg3|Q~regout ))) # 
// (!\h1|counter|reg2|Q~regout  & (\h1|counter|reg0|Q~regout ))))

	.dataa(\h1|counter|reg2|Q~regout ),
	.datab(\h1|counter|reg0|Q~regout ),
	.datac(\h1|counter|reg3|Q~regout ),
	.datad(\h1|counter|reg1|Q~regout ),
	.cin(gnd),
	.combout(\decisecDisplay|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \decisecDisplay|WideOr2~0 .lut_mask = 16'h0C4E;
defparam \decisecDisplay|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N8
cycloneii_lcell_comb \decisecDisplay|WideOr1~0 (
// Equation(s):
// \decisecDisplay|WideOr1~0_combout  = (\h1|counter|reg2|Q~regout  & (\h1|counter|reg0|Q~regout  & (\h1|counter|reg3|Q~regout  $ (\h1|counter|reg1|Q~regout )))) # (!\h1|counter|reg2|Q~regout  & (!\h1|counter|reg3|Q~regout  & ((\h1|counter|reg0|Q~regout ) # 
// (\h1|counter|reg1|Q~regout ))))

	.dataa(\h1|counter|reg2|Q~regout ),
	.datab(\h1|counter|reg0|Q~regout ),
	.datac(\h1|counter|reg3|Q~regout ),
	.datad(\h1|counter|reg1|Q~regout ),
	.cin(gnd),
	.combout(\decisecDisplay|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \decisecDisplay|WideOr1~0 .lut_mask = 16'h0D84;
defparam \decisecDisplay|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N2
cycloneii_lcell_comb \decisecDisplay|WideOr0~0 (
// Equation(s):
// \decisecDisplay|WideOr0~0_combout  = (\h1|counter|reg0|Q~regout  & ((\h1|counter|reg3|Q~regout ) # (\h1|counter|reg2|Q~regout  $ (\h1|counter|reg1|Q~regout )))) # (!\h1|counter|reg0|Q~regout  & ((\h1|counter|reg1|Q~regout ) # (\h1|counter|reg2|Q~regout  $ 
// (\h1|counter|reg3|Q~regout ))))

	.dataa(\h1|counter|reg2|Q~regout ),
	.datab(\h1|counter|reg0|Q~regout ),
	.datac(\h1|counter|reg3|Q~regout ),
	.datad(\h1|counter|reg1|Q~regout ),
	.cin(gnd),
	.combout(\decisecDisplay|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \decisecDisplay|WideOr0~0 .lut_mask = 16'hF7DA;
defparam \decisecDisplay|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N26
cycloneii_lcell_comb \centisecDisplay|WideOr6~0 (
// Equation(s):
// \centisecDisplay|WideOr6~0_combout  = (\h0|counter|reg3|Q~regout  & (\h0|counter|reg0|Q~regout  & (\h0|counter|reg1|Q~regout  $ (\h0|counter|reg2|Q~regout )))) # (!\h0|counter|reg3|Q~regout  & (!\h0|counter|reg1|Q~regout  & (\h0|counter|reg0|Q~regout  $ 
// (\h0|counter|reg2|Q~regout ))))

	.dataa(\h0|counter|reg0|Q~regout ),
	.datab(\h0|counter|reg1|Q~regout ),
	.datac(\h0|counter|reg3|Q~regout ),
	.datad(\h0|counter|reg2|Q~regout ),
	.cin(gnd),
	.combout(\centisecDisplay|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \centisecDisplay|WideOr6~0 .lut_mask = 16'h2182;
defparam \centisecDisplay|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N20
cycloneii_lcell_comb \centisecDisplay|WideOr5~0 (
// Equation(s):
// \centisecDisplay|WideOr5~0_combout  = (\h0|counter|reg1|Q~regout  & ((\h0|counter|reg0|Q~regout  & (\h0|counter|reg3|Q~regout )) # (!\h0|counter|reg0|Q~regout  & ((\h0|counter|reg2|Q~regout ))))) # (!\h0|counter|reg1|Q~regout  & (\h0|counter|reg2|Q~regout 
//  & (\h0|counter|reg0|Q~regout  $ (\h0|counter|reg3|Q~regout ))))

	.dataa(\h0|counter|reg0|Q~regout ),
	.datab(\h0|counter|reg1|Q~regout ),
	.datac(\h0|counter|reg3|Q~regout ),
	.datad(\h0|counter|reg2|Q~regout ),
	.cin(gnd),
	.combout(\centisecDisplay|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \centisecDisplay|WideOr5~0 .lut_mask = 16'hD680;
defparam \centisecDisplay|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N6
cycloneii_lcell_comb \centisecDisplay|WideOr4~0 (
// Equation(s):
// \centisecDisplay|WideOr4~0_combout  = (\h0|counter|reg3|Q~regout  & (\h0|counter|reg2|Q~regout  & ((\h0|counter|reg1|Q~regout ) # (!\h0|counter|reg0|Q~regout )))) # (!\h0|counter|reg3|Q~regout  & (!\h0|counter|reg0|Q~regout  & (\h0|counter|reg1|Q~regout  
// & !\h0|counter|reg2|Q~regout )))

	.dataa(\h0|counter|reg0|Q~regout ),
	.datab(\h0|counter|reg1|Q~regout ),
	.datac(\h0|counter|reg3|Q~regout ),
	.datad(\h0|counter|reg2|Q~regout ),
	.cin(gnd),
	.combout(\centisecDisplay|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \centisecDisplay|WideOr4~0 .lut_mask = 16'hD004;
defparam \centisecDisplay|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N24
cycloneii_lcell_comb \centisecDisplay|WideOr3~0 (
// Equation(s):
// \centisecDisplay|WideOr3~0_combout  = (\h0|counter|reg1|Q~regout  & ((\h0|counter|reg0|Q~regout  & ((\h0|counter|reg2|Q~regout ))) # (!\h0|counter|reg0|Q~regout  & (\h0|counter|reg3|Q~regout  & !\h0|counter|reg2|Q~regout )))) # (!\h0|counter|reg1|Q~regout 
//  & (!\h0|counter|reg3|Q~regout  & (\h0|counter|reg0|Q~regout  $ (\h0|counter|reg2|Q~regout ))))

	.dataa(\h0|counter|reg0|Q~regout ),
	.datab(\h0|counter|reg1|Q~regout ),
	.datac(\h0|counter|reg3|Q~regout ),
	.datad(\h0|counter|reg2|Q~regout ),
	.cin(gnd),
	.combout(\centisecDisplay|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \centisecDisplay|WideOr3~0 .lut_mask = 16'h8942;
defparam \centisecDisplay|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N10
cycloneii_lcell_comb \centisecDisplay|WideOr2~0 (
// Equation(s):
// \centisecDisplay|WideOr2~0_combout  = (\h0|counter|reg1|Q~regout  & (\h0|counter|reg0|Q~regout  & (!\h0|counter|reg3|Q~regout ))) # (!\h0|counter|reg1|Q~regout  & ((\h0|counter|reg2|Q~regout  & ((!\h0|counter|reg3|Q~regout ))) # 
// (!\h0|counter|reg2|Q~regout  & (\h0|counter|reg0|Q~regout ))))

	.dataa(\h0|counter|reg0|Q~regout ),
	.datab(\h0|counter|reg1|Q~regout ),
	.datac(\h0|counter|reg3|Q~regout ),
	.datad(\h0|counter|reg2|Q~regout ),
	.cin(gnd),
	.combout(\centisecDisplay|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \centisecDisplay|WideOr2~0 .lut_mask = 16'h0B2A;
defparam \centisecDisplay|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N4
cycloneii_lcell_comb \centisecDisplay|WideOr1~0 (
// Equation(s):
// \centisecDisplay|WideOr1~0_combout  = (\h0|counter|reg0|Q~regout  & (\h0|counter|reg3|Q~regout  $ (((\h0|counter|reg1|Q~regout ) # (!\h0|counter|reg2|Q~regout ))))) # (!\h0|counter|reg0|Q~regout  & (\h0|counter|reg1|Q~regout  & (!\h0|counter|reg3|Q~regout 
//  & !\h0|counter|reg2|Q~regout )))

	.dataa(\h0|counter|reg0|Q~regout ),
	.datab(\h0|counter|reg1|Q~regout ),
	.datac(\h0|counter|reg3|Q~regout ),
	.datad(\h0|counter|reg2|Q~regout ),
	.cin(gnd),
	.combout(\centisecDisplay|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \centisecDisplay|WideOr1~0 .lut_mask = 16'h280E;
defparam \centisecDisplay|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y2_N22
cycloneii_lcell_comb \centisecDisplay|WideOr0~0 (
// Equation(s):
// \centisecDisplay|WideOr0~0_combout  = (\h0|counter|reg0|Q~regout  & ((\h0|counter|reg3|Q~regout ) # (\h0|counter|reg1|Q~regout  $ (\h0|counter|reg2|Q~regout )))) # (!\h0|counter|reg0|Q~regout  & ((\h0|counter|reg1|Q~regout ) # (\h0|counter|reg3|Q~regout  
// $ (\h0|counter|reg2|Q~regout ))))

	.dataa(\h0|counter|reg0|Q~regout ),
	.datab(\h0|counter|reg1|Q~regout ),
	.datac(\h0|counter|reg3|Q~regout ),
	.datad(\h0|counter|reg2|Q~regout ),
	.cin(gnd),
	.combout(\centisecDisplay|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \centisecDisplay|WideOr0~0 .lut_mask = 16'hE7FC;
defparam \centisecDisplay|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \TIME[0]~I (
	.datain(\h0|counter|reg0|Q~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\TIME [0]));
// synopsys translate_off
defparam \TIME[0]~I .input_async_reset = "none";
defparam \TIME[0]~I .input_power_up = "low";
defparam \TIME[0]~I .input_register_mode = "none";
defparam \TIME[0]~I .input_sync_reset = "none";
defparam \TIME[0]~I .oe_async_reset = "none";
defparam \TIME[0]~I .oe_power_up = "low";
defparam \TIME[0]~I .oe_register_mode = "none";
defparam \TIME[0]~I .oe_sync_reset = "none";
defparam \TIME[0]~I .operation_mode = "output";
defparam \TIME[0]~I .output_async_reset = "none";
defparam \TIME[0]~I .output_power_up = "low";
defparam \TIME[0]~I .output_register_mode = "none";
defparam \TIME[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \TIME[1]~I (
	.datain(\h0|counter|reg1|Q~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\TIME [1]));
// synopsys translate_off
defparam \TIME[1]~I .input_async_reset = "none";
defparam \TIME[1]~I .input_power_up = "low";
defparam \TIME[1]~I .input_register_mode = "none";
defparam \TIME[1]~I .input_sync_reset = "none";
defparam \TIME[1]~I .oe_async_reset = "none";
defparam \TIME[1]~I .oe_power_up = "low";
defparam \TIME[1]~I .oe_register_mode = "none";
defparam \TIME[1]~I .oe_sync_reset = "none";
defparam \TIME[1]~I .operation_mode = "output";
defparam \TIME[1]~I .output_async_reset = "none";
defparam \TIME[1]~I .output_power_up = "low";
defparam \TIME[1]~I .output_register_mode = "none";
defparam \TIME[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \TIME[2]~I (
	.datain(\h0|counter|reg2|Q~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\TIME [2]));
// synopsys translate_off
defparam \TIME[2]~I .input_async_reset = "none";
defparam \TIME[2]~I .input_power_up = "low";
defparam \TIME[2]~I .input_register_mode = "none";
defparam \TIME[2]~I .input_sync_reset = "none";
defparam \TIME[2]~I .oe_async_reset = "none";
defparam \TIME[2]~I .oe_power_up = "low";
defparam \TIME[2]~I .oe_register_mode = "none";
defparam \TIME[2]~I .oe_sync_reset = "none";
defparam \TIME[2]~I .operation_mode = "output";
defparam \TIME[2]~I .output_async_reset = "none";
defparam \TIME[2]~I .output_power_up = "low";
defparam \TIME[2]~I .output_register_mode = "none";
defparam \TIME[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \TIME[3]~I (
	.datain(\h0|counter|reg3|Q~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\TIME [3]));
// synopsys translate_off
defparam \TIME[3]~I .input_async_reset = "none";
defparam \TIME[3]~I .input_power_up = "low";
defparam \TIME[3]~I .input_register_mode = "none";
defparam \TIME[3]~I .input_sync_reset = "none";
defparam \TIME[3]~I .oe_async_reset = "none";
defparam \TIME[3]~I .oe_power_up = "low";
defparam \TIME[3]~I .oe_register_mode = "none";
defparam \TIME[3]~I .oe_sync_reset = "none";
defparam \TIME[3]~I .operation_mode = "output";
defparam \TIME[3]~I .output_async_reset = "none";
defparam \TIME[3]~I .output_power_up = "low";
defparam \TIME[3]~I .output_register_mode = "none";
defparam \TIME[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \TIME[4]~I (
	.datain(\h1|counter|reg0|Q~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\TIME [4]));
// synopsys translate_off
defparam \TIME[4]~I .input_async_reset = "none";
defparam \TIME[4]~I .input_power_up = "low";
defparam \TIME[4]~I .input_register_mode = "none";
defparam \TIME[4]~I .input_sync_reset = "none";
defparam \TIME[4]~I .oe_async_reset = "none";
defparam \TIME[4]~I .oe_power_up = "low";
defparam \TIME[4]~I .oe_register_mode = "none";
defparam \TIME[4]~I .oe_sync_reset = "none";
defparam \TIME[4]~I .operation_mode = "output";
defparam \TIME[4]~I .output_async_reset = "none";
defparam \TIME[4]~I .output_power_up = "low";
defparam \TIME[4]~I .output_register_mode = "none";
defparam \TIME[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \TIME[5]~I (
	.datain(\h1|counter|reg1|Q~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\TIME [5]));
// synopsys translate_off
defparam \TIME[5]~I .input_async_reset = "none";
defparam \TIME[5]~I .input_power_up = "low";
defparam \TIME[5]~I .input_register_mode = "none";
defparam \TIME[5]~I .input_sync_reset = "none";
defparam \TIME[5]~I .oe_async_reset = "none";
defparam \TIME[5]~I .oe_power_up = "low";
defparam \TIME[5]~I .oe_register_mode = "none";
defparam \TIME[5]~I .oe_sync_reset = "none";
defparam \TIME[5]~I .operation_mode = "output";
defparam \TIME[5]~I .output_async_reset = "none";
defparam \TIME[5]~I .output_power_up = "low";
defparam \TIME[5]~I .output_register_mode = "none";
defparam \TIME[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \TIME[6]~I (
	.datain(\h1|counter|reg2|Q~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\TIME [6]));
// synopsys translate_off
defparam \TIME[6]~I .input_async_reset = "none";
defparam \TIME[6]~I .input_power_up = "low";
defparam \TIME[6]~I .input_register_mode = "none";
defparam \TIME[6]~I .input_sync_reset = "none";
defparam \TIME[6]~I .oe_async_reset = "none";
defparam \TIME[6]~I .oe_power_up = "low";
defparam \TIME[6]~I .oe_register_mode = "none";
defparam \TIME[6]~I .oe_sync_reset = "none";
defparam \TIME[6]~I .operation_mode = "output";
defparam \TIME[6]~I .output_async_reset = "none";
defparam \TIME[6]~I .output_power_up = "low";
defparam \TIME[6]~I .output_register_mode = "none";
defparam \TIME[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \TIME[7]~I (
	.datain(\h1|counter|reg3|Q~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\TIME [7]));
// synopsys translate_off
defparam \TIME[7]~I .input_async_reset = "none";
defparam \TIME[7]~I .input_power_up = "low";
defparam \TIME[7]~I .input_register_mode = "none";
defparam \TIME[7]~I .input_sync_reset = "none";
defparam \TIME[7]~I .oe_async_reset = "none";
defparam \TIME[7]~I .oe_power_up = "low";
defparam \TIME[7]~I .oe_register_mode = "none";
defparam \TIME[7]~I .oe_sync_reset = "none";
defparam \TIME[7]~I .operation_mode = "output";
defparam \TIME[7]~I .output_async_reset = "none";
defparam \TIME[7]~I .output_power_up = "low";
defparam \TIME[7]~I .output_register_mode = "none";
defparam \TIME[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \TIME[8]~I (
	.datain(\S0|counter|reg0|Q~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\TIME [8]));
// synopsys translate_off
defparam \TIME[8]~I .input_async_reset = "none";
defparam \TIME[8]~I .input_power_up = "low";
defparam \TIME[8]~I .input_register_mode = "none";
defparam \TIME[8]~I .input_sync_reset = "none";
defparam \TIME[8]~I .oe_async_reset = "none";
defparam \TIME[8]~I .oe_power_up = "low";
defparam \TIME[8]~I .oe_register_mode = "none";
defparam \TIME[8]~I .oe_sync_reset = "none";
defparam \TIME[8]~I .operation_mode = "output";
defparam \TIME[8]~I .output_async_reset = "none";
defparam \TIME[8]~I .output_power_up = "low";
defparam \TIME[8]~I .output_register_mode = "none";
defparam \TIME[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \TIME[9]~I (
	.datain(\S0|counter|reg1|Q~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\TIME [9]));
// synopsys translate_off
defparam \TIME[9]~I .input_async_reset = "none";
defparam \TIME[9]~I .input_power_up = "low";
defparam \TIME[9]~I .input_register_mode = "none";
defparam \TIME[9]~I .input_sync_reset = "none";
defparam \TIME[9]~I .oe_async_reset = "none";
defparam \TIME[9]~I .oe_power_up = "low";
defparam \TIME[9]~I .oe_register_mode = "none";
defparam \TIME[9]~I .oe_sync_reset = "none";
defparam \TIME[9]~I .operation_mode = "output";
defparam \TIME[9]~I .output_async_reset = "none";
defparam \TIME[9]~I .output_power_up = "low";
defparam \TIME[9]~I .output_register_mode = "none";
defparam \TIME[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \TIME[10]~I (
	.datain(\S0|counter|reg2|Q~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\TIME [10]));
// synopsys translate_off
defparam \TIME[10]~I .input_async_reset = "none";
defparam \TIME[10]~I .input_power_up = "low";
defparam \TIME[10]~I .input_register_mode = "none";
defparam \TIME[10]~I .input_sync_reset = "none";
defparam \TIME[10]~I .oe_async_reset = "none";
defparam \TIME[10]~I .oe_power_up = "low";
defparam \TIME[10]~I .oe_register_mode = "none";
defparam \TIME[10]~I .oe_sync_reset = "none";
defparam \TIME[10]~I .operation_mode = "output";
defparam \TIME[10]~I .output_async_reset = "none";
defparam \TIME[10]~I .output_power_up = "low";
defparam \TIME[10]~I .output_register_mode = "none";
defparam \TIME[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \TIME[11]~I (
	.datain(\S0|counter|reg3|Q~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\TIME [11]));
// synopsys translate_off
defparam \TIME[11]~I .input_async_reset = "none";
defparam \TIME[11]~I .input_power_up = "low";
defparam \TIME[11]~I .input_register_mode = "none";
defparam \TIME[11]~I .input_sync_reset = "none";
defparam \TIME[11]~I .oe_async_reset = "none";
defparam \TIME[11]~I .oe_power_up = "low";
defparam \TIME[11]~I .oe_register_mode = "none";
defparam \TIME[11]~I .oe_sync_reset = "none";
defparam \TIME[11]~I .operation_mode = "output";
defparam \TIME[11]~I .output_async_reset = "none";
defparam \TIME[11]~I .output_power_up = "low";
defparam \TIME[11]~I .output_register_mode = "none";
defparam \TIME[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \TIME[12]~I (
	.datain(\S1|counter|reg0|Q~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\TIME [12]));
// synopsys translate_off
defparam \TIME[12]~I .input_async_reset = "none";
defparam \TIME[12]~I .input_power_up = "low";
defparam \TIME[12]~I .input_register_mode = "none";
defparam \TIME[12]~I .input_sync_reset = "none";
defparam \TIME[12]~I .oe_async_reset = "none";
defparam \TIME[12]~I .oe_power_up = "low";
defparam \TIME[12]~I .oe_register_mode = "none";
defparam \TIME[12]~I .oe_sync_reset = "none";
defparam \TIME[12]~I .operation_mode = "output";
defparam \TIME[12]~I .output_async_reset = "none";
defparam \TIME[12]~I .output_power_up = "low";
defparam \TIME[12]~I .output_register_mode = "none";
defparam \TIME[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \TIME[13]~I (
	.datain(\S1|counter|reg1|Q~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\TIME [13]));
// synopsys translate_off
defparam \TIME[13]~I .input_async_reset = "none";
defparam \TIME[13]~I .input_power_up = "low";
defparam \TIME[13]~I .input_register_mode = "none";
defparam \TIME[13]~I .input_sync_reset = "none";
defparam \TIME[13]~I .oe_async_reset = "none";
defparam \TIME[13]~I .oe_power_up = "low";
defparam \TIME[13]~I .oe_register_mode = "none";
defparam \TIME[13]~I .oe_sync_reset = "none";
defparam \TIME[13]~I .operation_mode = "output";
defparam \TIME[13]~I .output_async_reset = "none";
defparam \TIME[13]~I .output_power_up = "low";
defparam \TIME[13]~I .output_register_mode = "none";
defparam \TIME[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \TIME[14]~I (
	.datain(\S1|counter|reg2|Q~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\TIME [14]));
// synopsys translate_off
defparam \TIME[14]~I .input_async_reset = "none";
defparam \TIME[14]~I .input_power_up = "low";
defparam \TIME[14]~I .input_register_mode = "none";
defparam \TIME[14]~I .input_sync_reset = "none";
defparam \TIME[14]~I .oe_async_reset = "none";
defparam \TIME[14]~I .oe_power_up = "low";
defparam \TIME[14]~I .oe_register_mode = "none";
defparam \TIME[14]~I .oe_sync_reset = "none";
defparam \TIME[14]~I .operation_mode = "output";
defparam \TIME[14]~I .output_async_reset = "none";
defparam \TIME[14]~I .output_power_up = "low";
defparam \TIME[14]~I .output_register_mode = "none";
defparam \TIME[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \TIME[15]~I (
	.datain(\S1|counter|reg3|Q~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\TIME [15]));
// synopsys translate_off
defparam \TIME[15]~I .input_async_reset = "none";
defparam \TIME[15]~I .input_power_up = "low";
defparam \TIME[15]~I .input_register_mode = "none";
defparam \TIME[15]~I .input_sync_reset = "none";
defparam \TIME[15]~I .oe_async_reset = "none";
defparam \TIME[15]~I .oe_power_up = "low";
defparam \TIME[15]~I .oe_register_mode = "none";
defparam \TIME[15]~I .oe_sync_reset = "none";
defparam \TIME[15]~I .operation_mode = "output";
defparam \TIME[15]~I .output_async_reset = "none";
defparam \TIME[15]~I .output_power_up = "low";
defparam \TIME[15]~I .output_register_mode = "none";
defparam \TIME[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \TIME[16]~I (
	.datain(\M|counter|reg0|Q~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\TIME [16]));
// synopsys translate_off
defparam \TIME[16]~I .input_async_reset = "none";
defparam \TIME[16]~I .input_power_up = "low";
defparam \TIME[16]~I .input_register_mode = "none";
defparam \TIME[16]~I .input_sync_reset = "none";
defparam \TIME[16]~I .oe_async_reset = "none";
defparam \TIME[16]~I .oe_power_up = "low";
defparam \TIME[16]~I .oe_register_mode = "none";
defparam \TIME[16]~I .oe_sync_reset = "none";
defparam \TIME[16]~I .operation_mode = "output";
defparam \TIME[16]~I .output_async_reset = "none";
defparam \TIME[16]~I .output_power_up = "low";
defparam \TIME[16]~I .output_register_mode = "none";
defparam \TIME[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \TIME[17]~I (
	.datain(\M|counter|reg1|Q~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\TIME [17]));
// synopsys translate_off
defparam \TIME[17]~I .input_async_reset = "none";
defparam \TIME[17]~I .input_power_up = "low";
defparam \TIME[17]~I .input_register_mode = "none";
defparam \TIME[17]~I .input_sync_reset = "none";
defparam \TIME[17]~I .oe_async_reset = "none";
defparam \TIME[17]~I .oe_power_up = "low";
defparam \TIME[17]~I .oe_register_mode = "none";
defparam \TIME[17]~I .oe_sync_reset = "none";
defparam \TIME[17]~I .operation_mode = "output";
defparam \TIME[17]~I .output_async_reset = "none";
defparam \TIME[17]~I .output_power_up = "low";
defparam \TIME[17]~I .output_register_mode = "none";
defparam \TIME[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \TIME[18]~I (
	.datain(\M|counter|reg2|Q~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\TIME [18]));
// synopsys translate_off
defparam \TIME[18]~I .input_async_reset = "none";
defparam \TIME[18]~I .input_power_up = "low";
defparam \TIME[18]~I .input_register_mode = "none";
defparam \TIME[18]~I .input_sync_reset = "none";
defparam \TIME[18]~I .oe_async_reset = "none";
defparam \TIME[18]~I .oe_power_up = "low";
defparam \TIME[18]~I .oe_register_mode = "none";
defparam \TIME[18]~I .oe_sync_reset = "none";
defparam \TIME[18]~I .operation_mode = "output";
defparam \TIME[18]~I .output_async_reset = "none";
defparam \TIME[18]~I .output_power_up = "low";
defparam \TIME[18]~I .output_register_mode = "none";
defparam \TIME[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \TIME[19]~I (
	.datain(\M|counter|reg3|Q~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\TIME [19]));
// synopsys translate_off
defparam \TIME[19]~I .input_async_reset = "none";
defparam \TIME[19]~I .input_power_up = "low";
defparam \TIME[19]~I .input_register_mode = "none";
defparam \TIME[19]~I .input_sync_reset = "none";
defparam \TIME[19]~I .oe_async_reset = "none";
defparam \TIME[19]~I .oe_power_up = "low";
defparam \TIME[19]~I .oe_register_mode = "none";
defparam \TIME[19]~I .oe_sync_reset = "none";
defparam \TIME[19]~I .operation_mode = "output";
defparam \TIME[19]~I .output_async_reset = "none";
defparam \TIME[19]~I .output_power_up = "low";
defparam \TIME[19]~I .output_register_mode = "none";
defparam \TIME[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CLK~I (
	.datain(\clockGenerator|var_clock~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLK));
// synopsys translate_off
defparam \CLK~I .input_async_reset = "none";
defparam \CLK~I .input_power_up = "low";
defparam \CLK~I .input_register_mode = "none";
defparam \CLK~I .input_sync_reset = "none";
defparam \CLK~I .oe_async_reset = "none";
defparam \CLK~I .oe_power_up = "low";
defparam \CLK~I .oe_register_mode = "none";
defparam \CLK~I .oe_sync_reset = "none";
defparam \CLK~I .operation_mode = "output";
defparam \CLK~I .output_async_reset = "none";
defparam \CLK~I .output_power_up = "low";
defparam \CLK~I .output_register_mode = "none";
defparam \CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[0]));
// synopsys translate_off
defparam \HEX7[0]~I .input_async_reset = "none";
defparam \HEX7[0]~I .input_power_up = "low";
defparam \HEX7[0]~I .input_register_mode = "none";
defparam \HEX7[0]~I .input_sync_reset = "none";
defparam \HEX7[0]~I .oe_async_reset = "none";
defparam \HEX7[0]~I .oe_power_up = "low";
defparam \HEX7[0]~I .oe_register_mode = "none";
defparam \HEX7[0]~I .oe_sync_reset = "none";
defparam \HEX7[0]~I .operation_mode = "output";
defparam \HEX7[0]~I .output_async_reset = "none";
defparam \HEX7[0]~I .output_power_up = "low";
defparam \HEX7[0]~I .output_register_mode = "none";
defparam \HEX7[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[1]));
// synopsys translate_off
defparam \HEX7[1]~I .input_async_reset = "none";
defparam \HEX7[1]~I .input_power_up = "low";
defparam \HEX7[1]~I .input_register_mode = "none";
defparam \HEX7[1]~I .input_sync_reset = "none";
defparam \HEX7[1]~I .oe_async_reset = "none";
defparam \HEX7[1]~I .oe_power_up = "low";
defparam \HEX7[1]~I .oe_register_mode = "none";
defparam \HEX7[1]~I .oe_sync_reset = "none";
defparam \HEX7[1]~I .operation_mode = "output";
defparam \HEX7[1]~I .output_async_reset = "none";
defparam \HEX7[1]~I .output_power_up = "low";
defparam \HEX7[1]~I .output_register_mode = "none";
defparam \HEX7[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[2]));
// synopsys translate_off
defparam \HEX7[2]~I .input_async_reset = "none";
defparam \HEX7[2]~I .input_power_up = "low";
defparam \HEX7[2]~I .input_register_mode = "none";
defparam \HEX7[2]~I .input_sync_reset = "none";
defparam \HEX7[2]~I .oe_async_reset = "none";
defparam \HEX7[2]~I .oe_power_up = "low";
defparam \HEX7[2]~I .oe_register_mode = "none";
defparam \HEX7[2]~I .oe_sync_reset = "none";
defparam \HEX7[2]~I .operation_mode = "output";
defparam \HEX7[2]~I .output_async_reset = "none";
defparam \HEX7[2]~I .output_power_up = "low";
defparam \HEX7[2]~I .output_register_mode = "none";
defparam \HEX7[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[3]));
// synopsys translate_off
defparam \HEX7[3]~I .input_async_reset = "none";
defparam \HEX7[3]~I .input_power_up = "low";
defparam \HEX7[3]~I .input_register_mode = "none";
defparam \HEX7[3]~I .input_sync_reset = "none";
defparam \HEX7[3]~I .oe_async_reset = "none";
defparam \HEX7[3]~I .oe_power_up = "low";
defparam \HEX7[3]~I .oe_register_mode = "none";
defparam \HEX7[3]~I .oe_sync_reset = "none";
defparam \HEX7[3]~I .operation_mode = "output";
defparam \HEX7[3]~I .output_async_reset = "none";
defparam \HEX7[3]~I .output_power_up = "low";
defparam \HEX7[3]~I .output_register_mode = "none";
defparam \HEX7[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[4]));
// synopsys translate_off
defparam \HEX7[4]~I .input_async_reset = "none";
defparam \HEX7[4]~I .input_power_up = "low";
defparam \HEX7[4]~I .input_register_mode = "none";
defparam \HEX7[4]~I .input_sync_reset = "none";
defparam \HEX7[4]~I .oe_async_reset = "none";
defparam \HEX7[4]~I .oe_power_up = "low";
defparam \HEX7[4]~I .oe_register_mode = "none";
defparam \HEX7[4]~I .oe_sync_reset = "none";
defparam \HEX7[4]~I .operation_mode = "output";
defparam \HEX7[4]~I .output_async_reset = "none";
defparam \HEX7[4]~I .output_power_up = "low";
defparam \HEX7[4]~I .output_register_mode = "none";
defparam \HEX7[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[5]));
// synopsys translate_off
defparam \HEX7[5]~I .input_async_reset = "none";
defparam \HEX7[5]~I .input_power_up = "low";
defparam \HEX7[5]~I .input_register_mode = "none";
defparam \HEX7[5]~I .input_sync_reset = "none";
defparam \HEX7[5]~I .oe_async_reset = "none";
defparam \HEX7[5]~I .oe_power_up = "low";
defparam \HEX7[5]~I .oe_register_mode = "none";
defparam \HEX7[5]~I .oe_sync_reset = "none";
defparam \HEX7[5]~I .operation_mode = "output";
defparam \HEX7[5]~I .output_async_reset = "none";
defparam \HEX7[5]~I .output_power_up = "low";
defparam \HEX7[5]~I .output_register_mode = "none";
defparam \HEX7[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[6]));
// synopsys translate_off
defparam \HEX7[6]~I .input_async_reset = "none";
defparam \HEX7[6]~I .input_power_up = "low";
defparam \HEX7[6]~I .input_register_mode = "none";
defparam \HEX7[6]~I .input_sync_reset = "none";
defparam \HEX7[6]~I .oe_async_reset = "none";
defparam \HEX7[6]~I .oe_power_up = "low";
defparam \HEX7[6]~I .oe_register_mode = "none";
defparam \HEX7[6]~I .oe_sync_reset = "none";
defparam \HEX7[6]~I .operation_mode = "output";
defparam \HEX7[6]~I .output_async_reset = "none";
defparam \HEX7[6]~I .output_power_up = "low";
defparam \HEX7[6]~I .output_register_mode = "none";
defparam \HEX7[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[0]));
// synopsys translate_off
defparam \HEX6[0]~I .input_async_reset = "none";
defparam \HEX6[0]~I .input_power_up = "low";
defparam \HEX6[0]~I .input_register_mode = "none";
defparam \HEX6[0]~I .input_sync_reset = "none";
defparam \HEX6[0]~I .oe_async_reset = "none";
defparam \HEX6[0]~I .oe_power_up = "low";
defparam \HEX6[0]~I .oe_register_mode = "none";
defparam \HEX6[0]~I .oe_sync_reset = "none";
defparam \HEX6[0]~I .operation_mode = "output";
defparam \HEX6[0]~I .output_async_reset = "none";
defparam \HEX6[0]~I .output_power_up = "low";
defparam \HEX6[0]~I .output_register_mode = "none";
defparam \HEX6[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[1]));
// synopsys translate_off
defparam \HEX6[1]~I .input_async_reset = "none";
defparam \HEX6[1]~I .input_power_up = "low";
defparam \HEX6[1]~I .input_register_mode = "none";
defparam \HEX6[1]~I .input_sync_reset = "none";
defparam \HEX6[1]~I .oe_async_reset = "none";
defparam \HEX6[1]~I .oe_power_up = "low";
defparam \HEX6[1]~I .oe_register_mode = "none";
defparam \HEX6[1]~I .oe_sync_reset = "none";
defparam \HEX6[1]~I .operation_mode = "output";
defparam \HEX6[1]~I .output_async_reset = "none";
defparam \HEX6[1]~I .output_power_up = "low";
defparam \HEX6[1]~I .output_register_mode = "none";
defparam \HEX6[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[2]));
// synopsys translate_off
defparam \HEX6[2]~I .input_async_reset = "none";
defparam \HEX6[2]~I .input_power_up = "low";
defparam \HEX6[2]~I .input_register_mode = "none";
defparam \HEX6[2]~I .input_sync_reset = "none";
defparam \HEX6[2]~I .oe_async_reset = "none";
defparam \HEX6[2]~I .oe_power_up = "low";
defparam \HEX6[2]~I .oe_register_mode = "none";
defparam \HEX6[2]~I .oe_sync_reset = "none";
defparam \HEX6[2]~I .operation_mode = "output";
defparam \HEX6[2]~I .output_async_reset = "none";
defparam \HEX6[2]~I .output_power_up = "low";
defparam \HEX6[2]~I .output_register_mode = "none";
defparam \HEX6[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[3]));
// synopsys translate_off
defparam \HEX6[3]~I .input_async_reset = "none";
defparam \HEX6[3]~I .input_power_up = "low";
defparam \HEX6[3]~I .input_register_mode = "none";
defparam \HEX6[3]~I .input_sync_reset = "none";
defparam \HEX6[3]~I .oe_async_reset = "none";
defparam \HEX6[3]~I .oe_power_up = "low";
defparam \HEX6[3]~I .oe_register_mode = "none";
defparam \HEX6[3]~I .oe_sync_reset = "none";
defparam \HEX6[3]~I .operation_mode = "output";
defparam \HEX6[3]~I .output_async_reset = "none";
defparam \HEX6[3]~I .output_power_up = "low";
defparam \HEX6[3]~I .output_register_mode = "none";
defparam \HEX6[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[4]));
// synopsys translate_off
defparam \HEX6[4]~I .input_async_reset = "none";
defparam \HEX6[4]~I .input_power_up = "low";
defparam \HEX6[4]~I .input_register_mode = "none";
defparam \HEX6[4]~I .input_sync_reset = "none";
defparam \HEX6[4]~I .oe_async_reset = "none";
defparam \HEX6[4]~I .oe_power_up = "low";
defparam \HEX6[4]~I .oe_register_mode = "none";
defparam \HEX6[4]~I .oe_sync_reset = "none";
defparam \HEX6[4]~I .operation_mode = "output";
defparam \HEX6[4]~I .output_async_reset = "none";
defparam \HEX6[4]~I .output_power_up = "low";
defparam \HEX6[4]~I .output_register_mode = "none";
defparam \HEX6[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[5]));
// synopsys translate_off
defparam \HEX6[5]~I .input_async_reset = "none";
defparam \HEX6[5]~I .input_power_up = "low";
defparam \HEX6[5]~I .input_register_mode = "none";
defparam \HEX6[5]~I .input_sync_reset = "none";
defparam \HEX6[5]~I .oe_async_reset = "none";
defparam \HEX6[5]~I .oe_power_up = "low";
defparam \HEX6[5]~I .oe_register_mode = "none";
defparam \HEX6[5]~I .oe_sync_reset = "none";
defparam \HEX6[5]~I .operation_mode = "output";
defparam \HEX6[5]~I .output_async_reset = "none";
defparam \HEX6[5]~I .output_power_up = "low";
defparam \HEX6[5]~I .output_register_mode = "none";
defparam \HEX6[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[6]));
// synopsys translate_off
defparam \HEX6[6]~I .input_async_reset = "none";
defparam \HEX6[6]~I .input_power_up = "low";
defparam \HEX6[6]~I .input_register_mode = "none";
defparam \HEX6[6]~I .input_sync_reset = "none";
defparam \HEX6[6]~I .oe_async_reset = "none";
defparam \HEX6[6]~I .oe_power_up = "low";
defparam \HEX6[6]~I .oe_register_mode = "none";
defparam \HEX6[6]~I .oe_sync_reset = "none";
defparam \HEX6[6]~I .operation_mode = "output";
defparam \HEX6[6]~I .output_async_reset = "none";
defparam \HEX6[6]~I .output_power_up = "low";
defparam \HEX6[6]~I .output_register_mode = "none";
defparam \HEX6[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[0]));
// synopsys translate_off
defparam \HEX5[0]~I .input_async_reset = "none";
defparam \HEX5[0]~I .input_power_up = "low";
defparam \HEX5[0]~I .input_register_mode = "none";
defparam \HEX5[0]~I .input_sync_reset = "none";
defparam \HEX5[0]~I .oe_async_reset = "none";
defparam \HEX5[0]~I .oe_power_up = "low";
defparam \HEX5[0]~I .oe_register_mode = "none";
defparam \HEX5[0]~I .oe_sync_reset = "none";
defparam \HEX5[0]~I .operation_mode = "output";
defparam \HEX5[0]~I .output_async_reset = "none";
defparam \HEX5[0]~I .output_power_up = "low";
defparam \HEX5[0]~I .output_register_mode = "none";
defparam \HEX5[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[1]));
// synopsys translate_off
defparam \HEX5[1]~I .input_async_reset = "none";
defparam \HEX5[1]~I .input_power_up = "low";
defparam \HEX5[1]~I .input_register_mode = "none";
defparam \HEX5[1]~I .input_sync_reset = "none";
defparam \HEX5[1]~I .oe_async_reset = "none";
defparam \HEX5[1]~I .oe_power_up = "low";
defparam \HEX5[1]~I .oe_register_mode = "none";
defparam \HEX5[1]~I .oe_sync_reset = "none";
defparam \HEX5[1]~I .operation_mode = "output";
defparam \HEX5[1]~I .output_async_reset = "none";
defparam \HEX5[1]~I .output_power_up = "low";
defparam \HEX5[1]~I .output_register_mode = "none";
defparam \HEX5[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[2]));
// synopsys translate_off
defparam \HEX5[2]~I .input_async_reset = "none";
defparam \HEX5[2]~I .input_power_up = "low";
defparam \HEX5[2]~I .input_register_mode = "none";
defparam \HEX5[2]~I .input_sync_reset = "none";
defparam \HEX5[2]~I .oe_async_reset = "none";
defparam \HEX5[2]~I .oe_power_up = "low";
defparam \HEX5[2]~I .oe_register_mode = "none";
defparam \HEX5[2]~I .oe_sync_reset = "none";
defparam \HEX5[2]~I .operation_mode = "output";
defparam \HEX5[2]~I .output_async_reset = "none";
defparam \HEX5[2]~I .output_power_up = "low";
defparam \HEX5[2]~I .output_register_mode = "none";
defparam \HEX5[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[3]));
// synopsys translate_off
defparam \HEX5[3]~I .input_async_reset = "none";
defparam \HEX5[3]~I .input_power_up = "low";
defparam \HEX5[3]~I .input_register_mode = "none";
defparam \HEX5[3]~I .input_sync_reset = "none";
defparam \HEX5[3]~I .oe_async_reset = "none";
defparam \HEX5[3]~I .oe_power_up = "low";
defparam \HEX5[3]~I .oe_register_mode = "none";
defparam \HEX5[3]~I .oe_sync_reset = "none";
defparam \HEX5[3]~I .operation_mode = "output";
defparam \HEX5[3]~I .output_async_reset = "none";
defparam \HEX5[3]~I .output_power_up = "low";
defparam \HEX5[3]~I .output_register_mode = "none";
defparam \HEX5[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[4]));
// synopsys translate_off
defparam \HEX5[4]~I .input_async_reset = "none";
defparam \HEX5[4]~I .input_power_up = "low";
defparam \HEX5[4]~I .input_register_mode = "none";
defparam \HEX5[4]~I .input_sync_reset = "none";
defparam \HEX5[4]~I .oe_async_reset = "none";
defparam \HEX5[4]~I .oe_power_up = "low";
defparam \HEX5[4]~I .oe_register_mode = "none";
defparam \HEX5[4]~I .oe_sync_reset = "none";
defparam \HEX5[4]~I .operation_mode = "output";
defparam \HEX5[4]~I .output_async_reset = "none";
defparam \HEX5[4]~I .output_power_up = "low";
defparam \HEX5[4]~I .output_register_mode = "none";
defparam \HEX5[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[5]));
// synopsys translate_off
defparam \HEX5[5]~I .input_async_reset = "none";
defparam \HEX5[5]~I .input_power_up = "low";
defparam \HEX5[5]~I .input_register_mode = "none";
defparam \HEX5[5]~I .input_sync_reset = "none";
defparam \HEX5[5]~I .oe_async_reset = "none";
defparam \HEX5[5]~I .oe_power_up = "low";
defparam \HEX5[5]~I .oe_register_mode = "none";
defparam \HEX5[5]~I .oe_sync_reset = "none";
defparam \HEX5[5]~I .operation_mode = "output";
defparam \HEX5[5]~I .output_async_reset = "none";
defparam \HEX5[5]~I .output_power_up = "low";
defparam \HEX5[5]~I .output_register_mode = "none";
defparam \HEX5[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[6]));
// synopsys translate_off
defparam \HEX5[6]~I .input_async_reset = "none";
defparam \HEX5[6]~I .input_power_up = "low";
defparam \HEX5[6]~I .input_register_mode = "none";
defparam \HEX5[6]~I .input_sync_reset = "none";
defparam \HEX5[6]~I .oe_async_reset = "none";
defparam \HEX5[6]~I .oe_power_up = "low";
defparam \HEX5[6]~I .oe_register_mode = "none";
defparam \HEX5[6]~I .oe_sync_reset = "none";
defparam \HEX5[6]~I .operation_mode = "output";
defparam \HEX5[6]~I .output_async_reset = "none";
defparam \HEX5[6]~I .output_power_up = "low";
defparam \HEX5[6]~I .output_register_mode = "none";
defparam \HEX5[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[0]~I (
	.datain(\minDisplay|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[0]));
// synopsys translate_off
defparam \HEX4[0]~I .input_async_reset = "none";
defparam \HEX4[0]~I .input_power_up = "low";
defparam \HEX4[0]~I .input_register_mode = "none";
defparam \HEX4[0]~I .input_sync_reset = "none";
defparam \HEX4[0]~I .oe_async_reset = "none";
defparam \HEX4[0]~I .oe_power_up = "low";
defparam \HEX4[0]~I .oe_register_mode = "none";
defparam \HEX4[0]~I .oe_sync_reset = "none";
defparam \HEX4[0]~I .operation_mode = "output";
defparam \HEX4[0]~I .output_async_reset = "none";
defparam \HEX4[0]~I .output_power_up = "low";
defparam \HEX4[0]~I .output_register_mode = "none";
defparam \HEX4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[1]~I (
	.datain(\minDisplay|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[1]));
// synopsys translate_off
defparam \HEX4[1]~I .input_async_reset = "none";
defparam \HEX4[1]~I .input_power_up = "low";
defparam \HEX4[1]~I .input_register_mode = "none";
defparam \HEX4[1]~I .input_sync_reset = "none";
defparam \HEX4[1]~I .oe_async_reset = "none";
defparam \HEX4[1]~I .oe_power_up = "low";
defparam \HEX4[1]~I .oe_register_mode = "none";
defparam \HEX4[1]~I .oe_sync_reset = "none";
defparam \HEX4[1]~I .operation_mode = "output";
defparam \HEX4[1]~I .output_async_reset = "none";
defparam \HEX4[1]~I .output_power_up = "low";
defparam \HEX4[1]~I .output_register_mode = "none";
defparam \HEX4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[2]~I (
	.datain(\minDisplay|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[2]));
// synopsys translate_off
defparam \HEX4[2]~I .input_async_reset = "none";
defparam \HEX4[2]~I .input_power_up = "low";
defparam \HEX4[2]~I .input_register_mode = "none";
defparam \HEX4[2]~I .input_sync_reset = "none";
defparam \HEX4[2]~I .oe_async_reset = "none";
defparam \HEX4[2]~I .oe_power_up = "low";
defparam \HEX4[2]~I .oe_register_mode = "none";
defparam \HEX4[2]~I .oe_sync_reset = "none";
defparam \HEX4[2]~I .operation_mode = "output";
defparam \HEX4[2]~I .output_async_reset = "none";
defparam \HEX4[2]~I .output_power_up = "low";
defparam \HEX4[2]~I .output_register_mode = "none";
defparam \HEX4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[3]~I (
	.datain(\minDisplay|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[3]));
// synopsys translate_off
defparam \HEX4[3]~I .input_async_reset = "none";
defparam \HEX4[3]~I .input_power_up = "low";
defparam \HEX4[3]~I .input_register_mode = "none";
defparam \HEX4[3]~I .input_sync_reset = "none";
defparam \HEX4[3]~I .oe_async_reset = "none";
defparam \HEX4[3]~I .oe_power_up = "low";
defparam \HEX4[3]~I .oe_register_mode = "none";
defparam \HEX4[3]~I .oe_sync_reset = "none";
defparam \HEX4[3]~I .operation_mode = "output";
defparam \HEX4[3]~I .output_async_reset = "none";
defparam \HEX4[3]~I .output_power_up = "low";
defparam \HEX4[3]~I .output_register_mode = "none";
defparam \HEX4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[4]~I (
	.datain(\minDisplay|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[4]));
// synopsys translate_off
defparam \HEX4[4]~I .input_async_reset = "none";
defparam \HEX4[4]~I .input_power_up = "low";
defparam \HEX4[4]~I .input_register_mode = "none";
defparam \HEX4[4]~I .input_sync_reset = "none";
defparam \HEX4[4]~I .oe_async_reset = "none";
defparam \HEX4[4]~I .oe_power_up = "low";
defparam \HEX4[4]~I .oe_register_mode = "none";
defparam \HEX4[4]~I .oe_sync_reset = "none";
defparam \HEX4[4]~I .operation_mode = "output";
defparam \HEX4[4]~I .output_async_reset = "none";
defparam \HEX4[4]~I .output_power_up = "low";
defparam \HEX4[4]~I .output_register_mode = "none";
defparam \HEX4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[5]~I (
	.datain(\minDisplay|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[5]));
// synopsys translate_off
defparam \HEX4[5]~I .input_async_reset = "none";
defparam \HEX4[5]~I .input_power_up = "low";
defparam \HEX4[5]~I .input_register_mode = "none";
defparam \HEX4[5]~I .input_sync_reset = "none";
defparam \HEX4[5]~I .oe_async_reset = "none";
defparam \HEX4[5]~I .oe_power_up = "low";
defparam \HEX4[5]~I .oe_register_mode = "none";
defparam \HEX4[5]~I .oe_sync_reset = "none";
defparam \HEX4[5]~I .operation_mode = "output";
defparam \HEX4[5]~I .output_async_reset = "none";
defparam \HEX4[5]~I .output_power_up = "low";
defparam \HEX4[5]~I .output_register_mode = "none";
defparam \HEX4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[6]~I (
	.datain(!\minDisplay|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[6]));
// synopsys translate_off
defparam \HEX4[6]~I .input_async_reset = "none";
defparam \HEX4[6]~I .input_power_up = "low";
defparam \HEX4[6]~I .input_register_mode = "none";
defparam \HEX4[6]~I .input_sync_reset = "none";
defparam \HEX4[6]~I .oe_async_reset = "none";
defparam \HEX4[6]~I .oe_power_up = "low";
defparam \HEX4[6]~I .oe_register_mode = "none";
defparam \HEX4[6]~I .oe_sync_reset = "none";
defparam \HEX4[6]~I .operation_mode = "output";
defparam \HEX4[6]~I .output_async_reset = "none";
defparam \HEX4[6]~I .output_power_up = "low";
defparam \HEX4[6]~I .output_register_mode = "none";
defparam \HEX4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[0]~I (
	.datain(\tensecDisplay|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[0]));
// synopsys translate_off
defparam \HEX3[0]~I .input_async_reset = "none";
defparam \HEX3[0]~I .input_power_up = "low";
defparam \HEX3[0]~I .input_register_mode = "none";
defparam \HEX3[0]~I .input_sync_reset = "none";
defparam \HEX3[0]~I .oe_async_reset = "none";
defparam \HEX3[0]~I .oe_power_up = "low";
defparam \HEX3[0]~I .oe_register_mode = "none";
defparam \HEX3[0]~I .oe_sync_reset = "none";
defparam \HEX3[0]~I .operation_mode = "output";
defparam \HEX3[0]~I .output_async_reset = "none";
defparam \HEX3[0]~I .output_power_up = "low";
defparam \HEX3[0]~I .output_register_mode = "none";
defparam \HEX3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[1]~I (
	.datain(\tensecDisplay|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[1]));
// synopsys translate_off
defparam \HEX3[1]~I .input_async_reset = "none";
defparam \HEX3[1]~I .input_power_up = "low";
defparam \HEX3[1]~I .input_register_mode = "none";
defparam \HEX3[1]~I .input_sync_reset = "none";
defparam \HEX3[1]~I .oe_async_reset = "none";
defparam \HEX3[1]~I .oe_power_up = "low";
defparam \HEX3[1]~I .oe_register_mode = "none";
defparam \HEX3[1]~I .oe_sync_reset = "none";
defparam \HEX3[1]~I .operation_mode = "output";
defparam \HEX3[1]~I .output_async_reset = "none";
defparam \HEX3[1]~I .output_power_up = "low";
defparam \HEX3[1]~I .output_register_mode = "none";
defparam \HEX3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[2]~I (
	.datain(\tensecDisplay|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[2]));
// synopsys translate_off
defparam \HEX3[2]~I .input_async_reset = "none";
defparam \HEX3[2]~I .input_power_up = "low";
defparam \HEX3[2]~I .input_register_mode = "none";
defparam \HEX3[2]~I .input_sync_reset = "none";
defparam \HEX3[2]~I .oe_async_reset = "none";
defparam \HEX3[2]~I .oe_power_up = "low";
defparam \HEX3[2]~I .oe_register_mode = "none";
defparam \HEX3[2]~I .oe_sync_reset = "none";
defparam \HEX3[2]~I .operation_mode = "output";
defparam \HEX3[2]~I .output_async_reset = "none";
defparam \HEX3[2]~I .output_power_up = "low";
defparam \HEX3[2]~I .output_register_mode = "none";
defparam \HEX3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[3]~I (
	.datain(\tensecDisplay|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[3]));
// synopsys translate_off
defparam \HEX3[3]~I .input_async_reset = "none";
defparam \HEX3[3]~I .input_power_up = "low";
defparam \HEX3[3]~I .input_register_mode = "none";
defparam \HEX3[3]~I .input_sync_reset = "none";
defparam \HEX3[3]~I .oe_async_reset = "none";
defparam \HEX3[3]~I .oe_power_up = "low";
defparam \HEX3[3]~I .oe_register_mode = "none";
defparam \HEX3[3]~I .oe_sync_reset = "none";
defparam \HEX3[3]~I .operation_mode = "output";
defparam \HEX3[3]~I .output_async_reset = "none";
defparam \HEX3[3]~I .output_power_up = "low";
defparam \HEX3[3]~I .output_register_mode = "none";
defparam \HEX3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[4]~I (
	.datain(\tensecDisplay|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[4]));
// synopsys translate_off
defparam \HEX3[4]~I .input_async_reset = "none";
defparam \HEX3[4]~I .input_power_up = "low";
defparam \HEX3[4]~I .input_register_mode = "none";
defparam \HEX3[4]~I .input_sync_reset = "none";
defparam \HEX3[4]~I .oe_async_reset = "none";
defparam \HEX3[4]~I .oe_power_up = "low";
defparam \HEX3[4]~I .oe_register_mode = "none";
defparam \HEX3[4]~I .oe_sync_reset = "none";
defparam \HEX3[4]~I .operation_mode = "output";
defparam \HEX3[4]~I .output_async_reset = "none";
defparam \HEX3[4]~I .output_power_up = "low";
defparam \HEX3[4]~I .output_register_mode = "none";
defparam \HEX3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[5]~I (
	.datain(\tensecDisplay|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[5]));
// synopsys translate_off
defparam \HEX3[5]~I .input_async_reset = "none";
defparam \HEX3[5]~I .input_power_up = "low";
defparam \HEX3[5]~I .input_register_mode = "none";
defparam \HEX3[5]~I .input_sync_reset = "none";
defparam \HEX3[5]~I .oe_async_reset = "none";
defparam \HEX3[5]~I .oe_power_up = "low";
defparam \HEX3[5]~I .oe_register_mode = "none";
defparam \HEX3[5]~I .oe_sync_reset = "none";
defparam \HEX3[5]~I .operation_mode = "output";
defparam \HEX3[5]~I .output_async_reset = "none";
defparam \HEX3[5]~I .output_power_up = "low";
defparam \HEX3[5]~I .output_register_mode = "none";
defparam \HEX3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[6]~I (
	.datain(!\tensecDisplay|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[6]));
// synopsys translate_off
defparam \HEX3[6]~I .input_async_reset = "none";
defparam \HEX3[6]~I .input_power_up = "low";
defparam \HEX3[6]~I .input_register_mode = "none";
defparam \HEX3[6]~I .input_sync_reset = "none";
defparam \HEX3[6]~I .oe_async_reset = "none";
defparam \HEX3[6]~I .oe_power_up = "low";
defparam \HEX3[6]~I .oe_register_mode = "none";
defparam \HEX3[6]~I .oe_sync_reset = "none";
defparam \HEX3[6]~I .operation_mode = "output";
defparam \HEX3[6]~I .output_async_reset = "none";
defparam \HEX3[6]~I .output_power_up = "low";
defparam \HEX3[6]~I .output_register_mode = "none";
defparam \HEX3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[0]~I (
	.datain(\secDisplay|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[0]));
// synopsys translate_off
defparam \HEX2[0]~I .input_async_reset = "none";
defparam \HEX2[0]~I .input_power_up = "low";
defparam \HEX2[0]~I .input_register_mode = "none";
defparam \HEX2[0]~I .input_sync_reset = "none";
defparam \HEX2[0]~I .oe_async_reset = "none";
defparam \HEX2[0]~I .oe_power_up = "low";
defparam \HEX2[0]~I .oe_register_mode = "none";
defparam \HEX2[0]~I .oe_sync_reset = "none";
defparam \HEX2[0]~I .operation_mode = "output";
defparam \HEX2[0]~I .output_async_reset = "none";
defparam \HEX2[0]~I .output_power_up = "low";
defparam \HEX2[0]~I .output_register_mode = "none";
defparam \HEX2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[1]~I (
	.datain(\secDisplay|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[1]));
// synopsys translate_off
defparam \HEX2[1]~I .input_async_reset = "none";
defparam \HEX2[1]~I .input_power_up = "low";
defparam \HEX2[1]~I .input_register_mode = "none";
defparam \HEX2[1]~I .input_sync_reset = "none";
defparam \HEX2[1]~I .oe_async_reset = "none";
defparam \HEX2[1]~I .oe_power_up = "low";
defparam \HEX2[1]~I .oe_register_mode = "none";
defparam \HEX2[1]~I .oe_sync_reset = "none";
defparam \HEX2[1]~I .operation_mode = "output";
defparam \HEX2[1]~I .output_async_reset = "none";
defparam \HEX2[1]~I .output_power_up = "low";
defparam \HEX2[1]~I .output_register_mode = "none";
defparam \HEX2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[2]~I (
	.datain(\secDisplay|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[2]));
// synopsys translate_off
defparam \HEX2[2]~I .input_async_reset = "none";
defparam \HEX2[2]~I .input_power_up = "low";
defparam \HEX2[2]~I .input_register_mode = "none";
defparam \HEX2[2]~I .input_sync_reset = "none";
defparam \HEX2[2]~I .oe_async_reset = "none";
defparam \HEX2[2]~I .oe_power_up = "low";
defparam \HEX2[2]~I .oe_register_mode = "none";
defparam \HEX2[2]~I .oe_sync_reset = "none";
defparam \HEX2[2]~I .operation_mode = "output";
defparam \HEX2[2]~I .output_async_reset = "none";
defparam \HEX2[2]~I .output_power_up = "low";
defparam \HEX2[2]~I .output_register_mode = "none";
defparam \HEX2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[3]~I (
	.datain(\secDisplay|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[3]));
// synopsys translate_off
defparam \HEX2[3]~I .input_async_reset = "none";
defparam \HEX2[3]~I .input_power_up = "low";
defparam \HEX2[3]~I .input_register_mode = "none";
defparam \HEX2[3]~I .input_sync_reset = "none";
defparam \HEX2[3]~I .oe_async_reset = "none";
defparam \HEX2[3]~I .oe_power_up = "low";
defparam \HEX2[3]~I .oe_register_mode = "none";
defparam \HEX2[3]~I .oe_sync_reset = "none";
defparam \HEX2[3]~I .operation_mode = "output";
defparam \HEX2[3]~I .output_async_reset = "none";
defparam \HEX2[3]~I .output_power_up = "low";
defparam \HEX2[3]~I .output_register_mode = "none";
defparam \HEX2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[4]~I (
	.datain(\secDisplay|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[4]));
// synopsys translate_off
defparam \HEX2[4]~I .input_async_reset = "none";
defparam \HEX2[4]~I .input_power_up = "low";
defparam \HEX2[4]~I .input_register_mode = "none";
defparam \HEX2[4]~I .input_sync_reset = "none";
defparam \HEX2[4]~I .oe_async_reset = "none";
defparam \HEX2[4]~I .oe_power_up = "low";
defparam \HEX2[4]~I .oe_register_mode = "none";
defparam \HEX2[4]~I .oe_sync_reset = "none";
defparam \HEX2[4]~I .operation_mode = "output";
defparam \HEX2[4]~I .output_async_reset = "none";
defparam \HEX2[4]~I .output_power_up = "low";
defparam \HEX2[4]~I .output_register_mode = "none";
defparam \HEX2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[5]~I (
	.datain(\secDisplay|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[5]));
// synopsys translate_off
defparam \HEX2[5]~I .input_async_reset = "none";
defparam \HEX2[5]~I .input_power_up = "low";
defparam \HEX2[5]~I .input_register_mode = "none";
defparam \HEX2[5]~I .input_sync_reset = "none";
defparam \HEX2[5]~I .oe_async_reset = "none";
defparam \HEX2[5]~I .oe_power_up = "low";
defparam \HEX2[5]~I .oe_register_mode = "none";
defparam \HEX2[5]~I .oe_sync_reset = "none";
defparam \HEX2[5]~I .operation_mode = "output";
defparam \HEX2[5]~I .output_async_reset = "none";
defparam \HEX2[5]~I .output_power_up = "low";
defparam \HEX2[5]~I .output_register_mode = "none";
defparam \HEX2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[6]~I (
	.datain(!\secDisplay|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[6]));
// synopsys translate_off
defparam \HEX2[6]~I .input_async_reset = "none";
defparam \HEX2[6]~I .input_power_up = "low";
defparam \HEX2[6]~I .input_register_mode = "none";
defparam \HEX2[6]~I .input_sync_reset = "none";
defparam \HEX2[6]~I .oe_async_reset = "none";
defparam \HEX2[6]~I .oe_power_up = "low";
defparam \HEX2[6]~I .oe_register_mode = "none";
defparam \HEX2[6]~I .oe_sync_reset = "none";
defparam \HEX2[6]~I .operation_mode = "output";
defparam \HEX2[6]~I .output_async_reset = "none";
defparam \HEX2[6]~I .output_power_up = "low";
defparam \HEX2[6]~I .output_register_mode = "none";
defparam \HEX2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[0]~I (
	.datain(\decisecDisplay|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[0]));
// synopsys translate_off
defparam \HEX1[0]~I .input_async_reset = "none";
defparam \HEX1[0]~I .input_power_up = "low";
defparam \HEX1[0]~I .input_register_mode = "none";
defparam \HEX1[0]~I .input_sync_reset = "none";
defparam \HEX1[0]~I .oe_async_reset = "none";
defparam \HEX1[0]~I .oe_power_up = "low";
defparam \HEX1[0]~I .oe_register_mode = "none";
defparam \HEX1[0]~I .oe_sync_reset = "none";
defparam \HEX1[0]~I .operation_mode = "output";
defparam \HEX1[0]~I .output_async_reset = "none";
defparam \HEX1[0]~I .output_power_up = "low";
defparam \HEX1[0]~I .output_register_mode = "none";
defparam \HEX1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[1]~I (
	.datain(\decisecDisplay|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[1]));
// synopsys translate_off
defparam \HEX1[1]~I .input_async_reset = "none";
defparam \HEX1[1]~I .input_power_up = "low";
defparam \HEX1[1]~I .input_register_mode = "none";
defparam \HEX1[1]~I .input_sync_reset = "none";
defparam \HEX1[1]~I .oe_async_reset = "none";
defparam \HEX1[1]~I .oe_power_up = "low";
defparam \HEX1[1]~I .oe_register_mode = "none";
defparam \HEX1[1]~I .oe_sync_reset = "none";
defparam \HEX1[1]~I .operation_mode = "output";
defparam \HEX1[1]~I .output_async_reset = "none";
defparam \HEX1[1]~I .output_power_up = "low";
defparam \HEX1[1]~I .output_register_mode = "none";
defparam \HEX1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[2]~I (
	.datain(\decisecDisplay|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[2]));
// synopsys translate_off
defparam \HEX1[2]~I .input_async_reset = "none";
defparam \HEX1[2]~I .input_power_up = "low";
defparam \HEX1[2]~I .input_register_mode = "none";
defparam \HEX1[2]~I .input_sync_reset = "none";
defparam \HEX1[2]~I .oe_async_reset = "none";
defparam \HEX1[2]~I .oe_power_up = "low";
defparam \HEX1[2]~I .oe_register_mode = "none";
defparam \HEX1[2]~I .oe_sync_reset = "none";
defparam \HEX1[2]~I .operation_mode = "output";
defparam \HEX1[2]~I .output_async_reset = "none";
defparam \HEX1[2]~I .output_power_up = "low";
defparam \HEX1[2]~I .output_register_mode = "none";
defparam \HEX1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[3]~I (
	.datain(\decisecDisplay|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[3]));
// synopsys translate_off
defparam \HEX1[3]~I .input_async_reset = "none";
defparam \HEX1[3]~I .input_power_up = "low";
defparam \HEX1[3]~I .input_register_mode = "none";
defparam \HEX1[3]~I .input_sync_reset = "none";
defparam \HEX1[3]~I .oe_async_reset = "none";
defparam \HEX1[3]~I .oe_power_up = "low";
defparam \HEX1[3]~I .oe_register_mode = "none";
defparam \HEX1[3]~I .oe_sync_reset = "none";
defparam \HEX1[3]~I .operation_mode = "output";
defparam \HEX1[3]~I .output_async_reset = "none";
defparam \HEX1[3]~I .output_power_up = "low";
defparam \HEX1[3]~I .output_register_mode = "none";
defparam \HEX1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[4]~I (
	.datain(\decisecDisplay|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[4]));
// synopsys translate_off
defparam \HEX1[4]~I .input_async_reset = "none";
defparam \HEX1[4]~I .input_power_up = "low";
defparam \HEX1[4]~I .input_register_mode = "none";
defparam \HEX1[4]~I .input_sync_reset = "none";
defparam \HEX1[4]~I .oe_async_reset = "none";
defparam \HEX1[4]~I .oe_power_up = "low";
defparam \HEX1[4]~I .oe_register_mode = "none";
defparam \HEX1[4]~I .oe_sync_reset = "none";
defparam \HEX1[4]~I .operation_mode = "output";
defparam \HEX1[4]~I .output_async_reset = "none";
defparam \HEX1[4]~I .output_power_up = "low";
defparam \HEX1[4]~I .output_register_mode = "none";
defparam \HEX1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[5]~I (
	.datain(\decisecDisplay|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[5]));
// synopsys translate_off
defparam \HEX1[5]~I .input_async_reset = "none";
defparam \HEX1[5]~I .input_power_up = "low";
defparam \HEX1[5]~I .input_register_mode = "none";
defparam \HEX1[5]~I .input_sync_reset = "none";
defparam \HEX1[5]~I .oe_async_reset = "none";
defparam \HEX1[5]~I .oe_power_up = "low";
defparam \HEX1[5]~I .oe_register_mode = "none";
defparam \HEX1[5]~I .oe_sync_reset = "none";
defparam \HEX1[5]~I .operation_mode = "output";
defparam \HEX1[5]~I .output_async_reset = "none";
defparam \HEX1[5]~I .output_power_up = "low";
defparam \HEX1[5]~I .output_register_mode = "none";
defparam \HEX1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[6]~I (
	.datain(!\decisecDisplay|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[6]));
// synopsys translate_off
defparam \HEX1[6]~I .input_async_reset = "none";
defparam \HEX1[6]~I .input_power_up = "low";
defparam \HEX1[6]~I .input_register_mode = "none";
defparam \HEX1[6]~I .input_sync_reset = "none";
defparam \HEX1[6]~I .oe_async_reset = "none";
defparam \HEX1[6]~I .oe_power_up = "low";
defparam \HEX1[6]~I .oe_register_mode = "none";
defparam \HEX1[6]~I .oe_sync_reset = "none";
defparam \HEX1[6]~I .operation_mode = "output";
defparam \HEX1[6]~I .output_async_reset = "none";
defparam \HEX1[6]~I .output_power_up = "low";
defparam \HEX1[6]~I .output_register_mode = "none";
defparam \HEX1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[0]~I (
	.datain(\centisecDisplay|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[0]));
// synopsys translate_off
defparam \HEX0[0]~I .input_async_reset = "none";
defparam \HEX0[0]~I .input_power_up = "low";
defparam \HEX0[0]~I .input_register_mode = "none";
defparam \HEX0[0]~I .input_sync_reset = "none";
defparam \HEX0[0]~I .oe_async_reset = "none";
defparam \HEX0[0]~I .oe_power_up = "low";
defparam \HEX0[0]~I .oe_register_mode = "none";
defparam \HEX0[0]~I .oe_sync_reset = "none";
defparam \HEX0[0]~I .operation_mode = "output";
defparam \HEX0[0]~I .output_async_reset = "none";
defparam \HEX0[0]~I .output_power_up = "low";
defparam \HEX0[0]~I .output_register_mode = "none";
defparam \HEX0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[1]~I (
	.datain(\centisecDisplay|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[1]));
// synopsys translate_off
defparam \HEX0[1]~I .input_async_reset = "none";
defparam \HEX0[1]~I .input_power_up = "low";
defparam \HEX0[1]~I .input_register_mode = "none";
defparam \HEX0[1]~I .input_sync_reset = "none";
defparam \HEX0[1]~I .oe_async_reset = "none";
defparam \HEX0[1]~I .oe_power_up = "low";
defparam \HEX0[1]~I .oe_register_mode = "none";
defparam \HEX0[1]~I .oe_sync_reset = "none";
defparam \HEX0[1]~I .operation_mode = "output";
defparam \HEX0[1]~I .output_async_reset = "none";
defparam \HEX0[1]~I .output_power_up = "low";
defparam \HEX0[1]~I .output_register_mode = "none";
defparam \HEX0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[2]~I (
	.datain(\centisecDisplay|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[2]));
// synopsys translate_off
defparam \HEX0[2]~I .input_async_reset = "none";
defparam \HEX0[2]~I .input_power_up = "low";
defparam \HEX0[2]~I .input_register_mode = "none";
defparam \HEX0[2]~I .input_sync_reset = "none";
defparam \HEX0[2]~I .oe_async_reset = "none";
defparam \HEX0[2]~I .oe_power_up = "low";
defparam \HEX0[2]~I .oe_register_mode = "none";
defparam \HEX0[2]~I .oe_sync_reset = "none";
defparam \HEX0[2]~I .operation_mode = "output";
defparam \HEX0[2]~I .output_async_reset = "none";
defparam \HEX0[2]~I .output_power_up = "low";
defparam \HEX0[2]~I .output_register_mode = "none";
defparam \HEX0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[3]~I (
	.datain(\centisecDisplay|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[3]));
// synopsys translate_off
defparam \HEX0[3]~I .input_async_reset = "none";
defparam \HEX0[3]~I .input_power_up = "low";
defparam \HEX0[3]~I .input_register_mode = "none";
defparam \HEX0[3]~I .input_sync_reset = "none";
defparam \HEX0[3]~I .oe_async_reset = "none";
defparam \HEX0[3]~I .oe_power_up = "low";
defparam \HEX0[3]~I .oe_register_mode = "none";
defparam \HEX0[3]~I .oe_sync_reset = "none";
defparam \HEX0[3]~I .operation_mode = "output";
defparam \HEX0[3]~I .output_async_reset = "none";
defparam \HEX0[3]~I .output_power_up = "low";
defparam \HEX0[3]~I .output_register_mode = "none";
defparam \HEX0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[4]~I (
	.datain(\centisecDisplay|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[4]));
// synopsys translate_off
defparam \HEX0[4]~I .input_async_reset = "none";
defparam \HEX0[4]~I .input_power_up = "low";
defparam \HEX0[4]~I .input_register_mode = "none";
defparam \HEX0[4]~I .input_sync_reset = "none";
defparam \HEX0[4]~I .oe_async_reset = "none";
defparam \HEX0[4]~I .oe_power_up = "low";
defparam \HEX0[4]~I .oe_register_mode = "none";
defparam \HEX0[4]~I .oe_sync_reset = "none";
defparam \HEX0[4]~I .operation_mode = "output";
defparam \HEX0[4]~I .output_async_reset = "none";
defparam \HEX0[4]~I .output_power_up = "low";
defparam \HEX0[4]~I .output_register_mode = "none";
defparam \HEX0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[5]~I (
	.datain(\centisecDisplay|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[5]));
// synopsys translate_off
defparam \HEX0[5]~I .input_async_reset = "none";
defparam \HEX0[5]~I .input_power_up = "low";
defparam \HEX0[5]~I .input_register_mode = "none";
defparam \HEX0[5]~I .input_sync_reset = "none";
defparam \HEX0[5]~I .oe_async_reset = "none";
defparam \HEX0[5]~I .oe_power_up = "low";
defparam \HEX0[5]~I .oe_register_mode = "none";
defparam \HEX0[5]~I .oe_sync_reset = "none";
defparam \HEX0[5]~I .operation_mode = "output";
defparam \HEX0[5]~I .output_async_reset = "none";
defparam \HEX0[5]~I .output_power_up = "low";
defparam \HEX0[5]~I .output_register_mode = "none";
defparam \HEX0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[6]~I (
	.datain(!\centisecDisplay|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[6]));
// synopsys translate_off
defparam \HEX0[6]~I .input_async_reset = "none";
defparam \HEX0[6]~I .input_power_up = "low";
defparam \HEX0[6]~I .input_register_mode = "none";
defparam \HEX0[6]~I .input_sync_reset = "none";
defparam \HEX0[6]~I .oe_async_reset = "none";
defparam \HEX0[6]~I .oe_power_up = "low";
defparam \HEX0[6]~I .oe_register_mode = "none";
defparam \HEX0[6]~I .oe_sync_reset = "none";
defparam \HEX0[6]~I .operation_mode = "output";
defparam \HEX0[6]~I .output_async_reset = "none";
defparam \HEX0[6]~I .output_power_up = "low";
defparam \HEX0[6]~I .output_register_mode = "none";
defparam \HEX0[6]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
