#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002581d1fe310 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000002581d23ccd0_0 .net "PC", 31 0, v000002581d2389d0_0;  1 drivers
v000002581d23dbd0_0 .var "clk", 0 0;
v000002581d23e850_0 .net "clkout", 0 0, L_000002581d2f78e0;  1 drivers
v000002581d23ce10_0 .net "cycles_consumed", 31 0, v000002581d239680_0;  1 drivers
v000002581d23e3f0_0 .var "rst", 0 0;
S_000002581d1a3160 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000002581d1fe310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000002581d218c80 .param/l "RType" 0 4 2, C4<000000>;
P_000002581d218cb8 .param/l "add" 0 4 5, C4<100000>;
P_000002581d218cf0 .param/l "addi" 0 4 8, C4<001000>;
P_000002581d218d28 .param/l "addu" 0 4 5, C4<100001>;
P_000002581d218d60 .param/l "and_" 0 4 5, C4<100100>;
P_000002581d218d98 .param/l "andi" 0 4 8, C4<001100>;
P_000002581d218dd0 .param/l "beq" 0 4 10, C4<000100>;
P_000002581d218e08 .param/l "bne" 0 4 10, C4<000101>;
P_000002581d218e40 .param/l "handler_addr" 0 3 4, C4<00000000000000000000001111101000>;
P_000002581d218e78 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002581d218eb0 .param/l "j" 0 4 12, C4<000010>;
P_000002581d218ee8 .param/l "jal" 0 4 12, C4<000011>;
P_000002581d218f20 .param/l "jr" 0 4 6, C4<001000>;
P_000002581d218f58 .param/l "lw" 0 4 8, C4<100011>;
P_000002581d218f90 .param/l "nor_" 0 4 5, C4<100111>;
P_000002581d218fc8 .param/l "or_" 0 4 5, C4<100101>;
P_000002581d219000 .param/l "ori" 0 4 8, C4<001101>;
P_000002581d219038 .param/l "sgt" 0 4 6, C4<101011>;
P_000002581d219070 .param/l "sll" 0 4 6, C4<000000>;
P_000002581d2190a8 .param/l "slt" 0 4 5, C4<101010>;
P_000002581d2190e0 .param/l "slti" 0 4 8, C4<101010>;
P_000002581d219118 .param/l "srl" 0 4 6, C4<000010>;
P_000002581d219150 .param/l "sub" 0 4 5, C4<100010>;
P_000002581d219188 .param/l "subu" 0 4 5, C4<100011>;
P_000002581d2191c0 .param/l "sw" 0 4 8, C4<101011>;
P_000002581d2191f8 .param/l "xor_" 0 4 5, C4<100110>;
P_000002581d219230 .param/l "xori" 0 4 8, C4<001110>;
L_000002581d1e56d0 .functor NOT 1, v000002581d23e3f0_0, C4<0>, C4<0>, C4<0>;
L_000002581d2f7720 .functor NOT 1, v000002581d23e3f0_0, C4<0>, C4<0>, C4<0>;
L_000002581d2f7480 .functor NOT 1, v000002581d23e3f0_0, C4<0>, C4<0>, C4<0>;
L_000002581d2f74f0 .functor NOT 1, v000002581d23e3f0_0, C4<0>, C4<0>, C4<0>;
L_000002581d2f7560 .functor NOT 1, v000002581d23e3f0_0, C4<0>, C4<0>, C4<0>;
L_000002581d2f7b10 .functor NOT 1, v000002581d23e3f0_0, C4<0>, C4<0>, C4<0>;
L_000002581d2f75d0 .functor NOT 1, v000002581d23e3f0_0, C4<0>, C4<0>, C4<0>;
L_000002581d2f7090 .functor NOT 1, v000002581d23e3f0_0, C4<0>, C4<0>, C4<0>;
L_000002581d2f78e0 .functor OR 1, v000002581d23dbd0_0, v000002581d203800_0, C4<0>, C4<0>;
L_000002581d2f7aa0 .functor OR 1, L_000002581d23ceb0, L_000002581d23d630, C4<0>, C4<0>;
L_000002581d2f7950 .functor AND 1, L_000002581d23d950, L_000002581d23d1d0, C4<1>, C4<1>;
L_000002581d2f79c0 .functor NOT 1, v000002581d23e3f0_0, C4<0>, C4<0>, C4<0>;
L_000002581d2f7100 .functor OR 1, L_000002581d309ac0, L_000002581d3081c0, C4<0>, C4<0>;
L_000002581d2f7170 .functor OR 1, L_000002581d2f7100, L_000002581d309520, C4<0>, C4<0>;
L_000002581d2f7b80 .functor OR 1, L_000002581d309840, L_000002581d3083a0, C4<0>, C4<0>;
L_000002581d2f6ca0 .functor AND 1, L_000002581d308300, L_000002581d2f7b80, C4<1>, C4<1>;
L_000002581d2f7640 .functor OR 1, L_000002581d308800, L_000002581d309700, C4<0>, C4<0>;
L_000002581d2f7870 .functor AND 1, L_000002581d307ea0, L_000002581d2f7640, C4<1>, C4<1>;
L_000002581d2f76b0 .functor NOT 1, L_000002581d2f78e0, C4<0>, C4<0>, C4<0>;
v000002581d237990_0 .net "ALUOp", 3 0, v000002581d203a80_0;  1 drivers
v000002581d238a70_0 .net "ALUResult", 31 0, v000002581d235700_0;  1 drivers
v000002581d237710_0 .net "ALUSrc", 0 0, v000002581d204520_0;  1 drivers
v000002581d238610_0 .net "ALUin2", 31 0, L_000002581d308440;  1 drivers
v000002581d237ad0_0 .net "MemReadEn", 0 0, v000002581d2042a0_0;  1 drivers
v000002581d2391f0_0 .net "MemWriteEn", 0 0, v000002581d2039e0_0;  1 drivers
v000002581d237670_0 .net "MemtoReg", 0 0, v000002581d2031c0_0;  1 drivers
v000002581d2382f0_0 .net "PC", 31 0, v000002581d2389d0_0;  alias, 1 drivers
v000002581d238b10_0 .net "PCPlus1", 31 0, L_000002581d23d590;  1 drivers
v000002581d237b70_0 .net "PCsrc", 1 0, v000002581d2361a0_0;  1 drivers
v000002581d2373f0_0 .net "RegDst", 0 0, v000002581d203bc0_0;  1 drivers
v000002581d239010_0 .net "RegWriteEn", 0 0, v000002581d204340_0;  1 drivers
v000002581d238bb0_0 .net "WriteRegister", 4 0, L_000002581d3084e0;  1 drivers
v000002581d239150_0 .net *"_ivl_0", 0 0, L_000002581d1e56d0;  1 drivers
L_000002581d2aec90 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002581d237e90_0 .net/2u *"_ivl_10", 4 0, L_000002581d2aec90;  1 drivers
L_000002581d2af080 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002581d237350_0 .net *"_ivl_101", 15 0, L_000002581d2af080;  1 drivers
v000002581d237d50_0 .net *"_ivl_102", 31 0, L_000002581d23ddb0;  1 drivers
L_000002581d2af0c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002581d238390_0 .net *"_ivl_105", 25 0, L_000002581d2af0c8;  1 drivers
L_000002581d2af110 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002581d237530_0 .net/2u *"_ivl_106", 31 0, L_000002581d2af110;  1 drivers
v000002581d238070_0 .net *"_ivl_108", 0 0, L_000002581d23d950;  1 drivers
L_000002581d2af158 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002581d2375d0_0 .net/2u *"_ivl_110", 5 0, L_000002581d2af158;  1 drivers
v000002581d237850_0 .net *"_ivl_112", 0 0, L_000002581d23d1d0;  1 drivers
v000002581d2381b0_0 .net *"_ivl_115", 0 0, L_000002581d2f7950;  1 drivers
v000002581d238250_0 .net *"_ivl_116", 47 0, L_000002581d23e710;  1 drivers
L_000002581d2af1a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002581d237f30_0 .net *"_ivl_119", 15 0, L_000002581d2af1a0;  1 drivers
L_000002581d2aecd8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002581d2377b0_0 .net/2u *"_ivl_12", 5 0, L_000002581d2aecd8;  1 drivers
v000002581d2378f0_0 .net *"_ivl_120", 47 0, L_000002581d23e8f0;  1 drivers
L_000002581d2af1e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002581d2390b0_0 .net *"_ivl_123", 15 0, L_000002581d2af1e8;  1 drivers
v000002581d237c10_0 .net *"_ivl_125", 0 0, L_000002581d23d310;  1 drivers
v000002581d238e30_0 .net *"_ivl_126", 31 0, L_000002581d23e990;  1 drivers
v000002581d2384d0_0 .net *"_ivl_128", 47 0, L_000002581d23ea30;  1 drivers
v000002581d238890_0 .net *"_ivl_130", 47 0, L_000002581d23cb90;  1 drivers
v000002581d2386b0_0 .net *"_ivl_132", 47 0, L_000002581d23d450;  1 drivers
v000002581d237cb0_0 .net *"_ivl_134", 47 0, L_000002581d23da90;  1 drivers
L_000002581d2af230 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002581d238cf0_0 .net/2u *"_ivl_138", 1 0, L_000002581d2af230;  1 drivers
v000002581d238110_0 .net *"_ivl_14", 0 0, L_000002581d23d270;  1 drivers
v000002581d238430_0 .net *"_ivl_140", 0 0, L_000002581d23d770;  1 drivers
L_000002581d2af278 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002581d237490_0 .net/2u *"_ivl_142", 1 0, L_000002581d2af278;  1 drivers
v000002581d238570_0 .net *"_ivl_144", 0 0, L_000002581d23d810;  1 drivers
L_000002581d2af2c0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002581d2387f0_0 .net/2u *"_ivl_146", 1 0, L_000002581d2af2c0;  1 drivers
v000002581d238930_0 .net *"_ivl_148", 0 0, L_000002581d308d00;  1 drivers
L_000002581d2af308 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000002581d238c50_0 .net/2u *"_ivl_150", 31 0, L_000002581d2af308;  1 drivers
L_000002581d2af350 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000002581d238f70_0 .net/2u *"_ivl_152", 31 0, L_000002581d2af350;  1 drivers
v000002581d238d90_0 .net *"_ivl_154", 31 0, L_000002581d308620;  1 drivers
v000002581d238ed0_0 .net *"_ivl_156", 31 0, L_000002581d307fe0;  1 drivers
L_000002581d2aed20 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002581d2a95d0_0 .net/2u *"_ivl_16", 4 0, L_000002581d2aed20;  1 drivers
v000002581d2a9b70_0 .net *"_ivl_160", 0 0, L_000002581d2f79c0;  1 drivers
L_000002581d2af3e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002581d2a9e90_0 .net/2u *"_ivl_162", 31 0, L_000002581d2af3e0;  1 drivers
L_000002581d2af4b8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002581d2aa390_0 .net/2u *"_ivl_166", 5 0, L_000002581d2af4b8;  1 drivers
v000002581d2a8e50_0 .net *"_ivl_168", 0 0, L_000002581d309ac0;  1 drivers
L_000002581d2af500 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002581d2a9670_0 .net/2u *"_ivl_170", 5 0, L_000002581d2af500;  1 drivers
v000002581d2aaa70_0 .net *"_ivl_172", 0 0, L_000002581d3081c0;  1 drivers
v000002581d2a9f30_0 .net *"_ivl_175", 0 0, L_000002581d2f7100;  1 drivers
L_000002581d2af548 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002581d2a92b0_0 .net/2u *"_ivl_176", 5 0, L_000002581d2af548;  1 drivers
v000002581d2aa4d0_0 .net *"_ivl_178", 0 0, L_000002581d309520;  1 drivers
v000002581d2a9c10_0 .net *"_ivl_181", 0 0, L_000002581d2f7170;  1 drivers
L_000002581d2af590 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002581d2aab10_0 .net/2u *"_ivl_182", 15 0, L_000002581d2af590;  1 drivers
v000002581d2a9d50_0 .net *"_ivl_184", 31 0, L_000002581d309980;  1 drivers
v000002581d2a9cb0_0 .net *"_ivl_187", 0 0, L_000002581d309b60;  1 drivers
v000002581d2a9fd0_0 .net *"_ivl_188", 15 0, L_000002581d3095c0;  1 drivers
v000002581d2a93f0_0 .net *"_ivl_19", 4 0, L_000002581d23e2b0;  1 drivers
v000002581d2aa110_0 .net *"_ivl_190", 31 0, L_000002581d309480;  1 drivers
v000002581d2a9df0_0 .net *"_ivl_194", 31 0, L_000002581d308080;  1 drivers
L_000002581d2af5d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002581d2a9710_0 .net *"_ivl_197", 25 0, L_000002581d2af5d8;  1 drivers
L_000002581d2af620 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002581d2aa9d0_0 .net/2u *"_ivl_198", 31 0, L_000002581d2af620;  1 drivers
L_000002581d2aec48 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002581d2a8f90_0 .net/2u *"_ivl_2", 5 0, L_000002581d2aec48;  1 drivers
v000002581d2a8db0_0 .net *"_ivl_20", 4 0, L_000002581d23cff0;  1 drivers
v000002581d2aa070_0 .net *"_ivl_200", 0 0, L_000002581d308300;  1 drivers
L_000002581d2af668 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002581d2a9350_0 .net/2u *"_ivl_202", 5 0, L_000002581d2af668;  1 drivers
v000002581d2a8ef0_0 .net *"_ivl_204", 0 0, L_000002581d309840;  1 drivers
L_000002581d2af6b0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002581d2a97b0_0 .net/2u *"_ivl_206", 5 0, L_000002581d2af6b0;  1 drivers
v000002581d2aa1b0_0 .net *"_ivl_208", 0 0, L_000002581d3083a0;  1 drivers
v000002581d2a9030_0 .net *"_ivl_211", 0 0, L_000002581d2f7b80;  1 drivers
v000002581d2aa570_0 .net *"_ivl_213", 0 0, L_000002581d2f6ca0;  1 drivers
L_000002581d2af6f8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002581d2aa250_0 .net/2u *"_ivl_214", 5 0, L_000002581d2af6f8;  1 drivers
v000002581d2a8d10_0 .net *"_ivl_216", 0 0, L_000002581d3090c0;  1 drivers
L_000002581d2af740 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002581d2a8c70_0 .net/2u *"_ivl_218", 31 0, L_000002581d2af740;  1 drivers
v000002581d2a9a30_0 .net *"_ivl_220", 31 0, L_000002581d309660;  1 drivers
v000002581d2a9850_0 .net *"_ivl_224", 31 0, L_000002581d3086c0;  1 drivers
L_000002581d2af788 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002581d2a98f0_0 .net *"_ivl_227", 25 0, L_000002581d2af788;  1 drivers
L_000002581d2af7d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002581d2aa610_0 .net/2u *"_ivl_228", 31 0, L_000002581d2af7d0;  1 drivers
v000002581d2a9ad0_0 .net *"_ivl_230", 0 0, L_000002581d307ea0;  1 drivers
L_000002581d2af818 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002581d2a90d0_0 .net/2u *"_ivl_232", 5 0, L_000002581d2af818;  1 drivers
v000002581d2a9990_0 .net *"_ivl_234", 0 0, L_000002581d308800;  1 drivers
L_000002581d2af860 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002581d2aa2f0_0 .net/2u *"_ivl_236", 5 0, L_000002581d2af860;  1 drivers
v000002581d2aa430_0 .net *"_ivl_238", 0 0, L_000002581d309700;  1 drivers
v000002581d2aa6b0_0 .net *"_ivl_24", 0 0, L_000002581d2f7480;  1 drivers
v000002581d2a9490_0 .net *"_ivl_241", 0 0, L_000002581d2f7640;  1 drivers
v000002581d2a9170_0 .net *"_ivl_243", 0 0, L_000002581d2f7870;  1 drivers
L_000002581d2af8a8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002581d2aa750_0 .net/2u *"_ivl_244", 5 0, L_000002581d2af8a8;  1 drivers
v000002581d2a9210_0 .net *"_ivl_246", 0 0, L_000002581d3098e0;  1 drivers
v000002581d2aa7f0_0 .net *"_ivl_248", 31 0, L_000002581d3088a0;  1 drivers
L_000002581d2aed68 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002581d2aa890_0 .net/2u *"_ivl_26", 4 0, L_000002581d2aed68;  1 drivers
v000002581d2aa930_0 .net *"_ivl_29", 4 0, L_000002581d23def0;  1 drivers
v000002581d2a9530_0 .net *"_ivl_32", 0 0, L_000002581d2f74f0;  1 drivers
L_000002581d2aedb0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002581d23abc0_0 .net/2u *"_ivl_34", 4 0, L_000002581d2aedb0;  1 drivers
v000002581d239b80_0 .net *"_ivl_37", 4 0, L_000002581d23d130;  1 drivers
v000002581d239ae0_0 .net *"_ivl_40", 0 0, L_000002581d2f7560;  1 drivers
L_000002581d2aedf8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002581d239c20_0 .net/2u *"_ivl_42", 15 0, L_000002581d2aedf8;  1 drivers
v000002581d23ab20_0 .net *"_ivl_45", 15 0, L_000002581d23e030;  1 drivers
v000002581d23b160_0 .net *"_ivl_48", 0 0, L_000002581d2f7b10;  1 drivers
v000002581d239ea0_0 .net *"_ivl_5", 5 0, L_000002581d23de50;  1 drivers
L_000002581d2aee40 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002581d239360_0 .net/2u *"_ivl_50", 36 0, L_000002581d2aee40;  1 drivers
L_000002581d2aee88 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002581d239cc0_0 .net/2u *"_ivl_52", 31 0, L_000002581d2aee88;  1 drivers
v000002581d2399a0_0 .net *"_ivl_55", 4 0, L_000002581d23e170;  1 drivers
v000002581d23b200_0 .net *"_ivl_56", 36 0, L_000002581d23d8b0;  1 drivers
v000002581d2397c0_0 .net *"_ivl_58", 36 0, L_000002581d23d4f0;  1 drivers
v000002581d239540_0 .net *"_ivl_62", 0 0, L_000002581d2f75d0;  1 drivers
L_000002581d2aeed0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002581d239860_0 .net/2u *"_ivl_64", 5 0, L_000002581d2aeed0;  1 drivers
v000002581d23a300_0 .net *"_ivl_67", 5 0, L_000002581d23dc70;  1 drivers
v000002581d23ac60_0 .net *"_ivl_70", 0 0, L_000002581d2f7090;  1 drivers
L_000002581d2aef18 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002581d239d60_0 .net/2u *"_ivl_72", 57 0, L_000002581d2aef18;  1 drivers
L_000002581d2aef60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002581d239f40_0 .net/2u *"_ivl_74", 31 0, L_000002581d2aef60;  1 drivers
v000002581d239fe0_0 .net *"_ivl_77", 25 0, L_000002581d23e5d0;  1 drivers
v000002581d239e00_0 .net *"_ivl_78", 57 0, L_000002581d23cf50;  1 drivers
v000002581d23ad00_0 .net *"_ivl_8", 0 0, L_000002581d2f7720;  1 drivers
v000002581d23a080_0 .net *"_ivl_80", 57 0, L_000002581d23d3b0;  1 drivers
L_000002581d2aefa8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002581d2395e0_0 .net/2u *"_ivl_84", 31 0, L_000002581d2aefa8;  1 drivers
L_000002581d2aeff0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002581d23ada0_0 .net/2u *"_ivl_88", 5 0, L_000002581d2aeff0;  1 drivers
v000002581d23a3a0_0 .net *"_ivl_90", 0 0, L_000002581d23ceb0;  1 drivers
L_000002581d2af038 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002581d239400_0 .net/2u *"_ivl_92", 5 0, L_000002581d2af038;  1 drivers
v000002581d2394a0_0 .net *"_ivl_94", 0 0, L_000002581d23d630;  1 drivers
v000002581d23a440_0 .net *"_ivl_97", 0 0, L_000002581d2f7aa0;  1 drivers
v000002581d23a120_0 .net *"_ivl_98", 47 0, L_000002581d23db30;  1 drivers
v000002581d239900_0 .net "adderResult", 31 0, L_000002581d23d6d0;  1 drivers
v000002581d239a40_0 .net "address", 31 0, L_000002581d23e670;  1 drivers
v000002581d23a1c0_0 .net "clk", 0 0, L_000002581d2f78e0;  alias, 1 drivers
v000002581d239680_0 .var "cycles_consumed", 31 0;
o000002581d271048 .functor BUFZ 1, C4<z>; HiZ drive
v000002581d23a260_0 .net "excep_flag", 0 0, o000002581d271048;  0 drivers
v000002581d23ae40_0 .net "extImm", 31 0, L_000002581d308260;  1 drivers
v000002581d23b020_0 .net "funct", 5 0, L_000002581d23df90;  1 drivers
v000002581d239720_0 .net "hlt", 0 0, v000002581d203800_0;  1 drivers
v000002581d23a4e0_0 .net "imm", 15 0, L_000002581d23e210;  1 drivers
v000002581d23a580_0 .net "immediate", 31 0, L_000002581d307e00;  1 drivers
v000002581d23a620_0 .net "input_clk", 0 0, v000002581d23dbd0_0;  1 drivers
v000002581d23a6c0_0 .net "instruction", 31 0, L_000002581d309340;  1 drivers
v000002581d23b0c0_0 .net "memoryReadData", 31 0, v000002581d236420_0;  1 drivers
v000002581d23a760_0 .net "nextPC", 31 0, L_000002581d308da0;  1 drivers
v000002581d23a800_0 .net "opcode", 5 0, L_000002581d23d090;  1 drivers
v000002581d23a8a0_0 .net "rd", 4 0, L_000002581d23dd10;  1 drivers
v000002581d23a940_0 .net "readData1", 31 0, L_000002581d2f7800;  1 drivers
v000002581d23a9e0_0 .net "readData1_w", 31 0, L_000002581d308e40;  1 drivers
v000002581d23aee0_0 .net "readData2", 31 0, L_000002581d2f6fb0;  1 drivers
v000002581d23aa80_0 .net "rs", 4 0, L_000002581d23e530;  1 drivers
v000002581d23af80_0 .net "rst", 0 0, v000002581d23e3f0_0;  1 drivers
v000002581d23cd70_0 .net "rt", 4 0, L_000002581d23cc30;  1 drivers
v000002581d23e350_0 .net "shamt", 31 0, L_000002581d23e490;  1 drivers
v000002581d23d9f0_0 .net "wire_instruction", 31 0, L_000002581d2f6f40;  1 drivers
v000002581d23e0d0_0 .net "writeData", 31 0, L_000002581d307cc0;  1 drivers
v000002581d23e7b0_0 .net "zero", 0 0, L_000002581d307f40;  1 drivers
L_000002581d23de50 .part L_000002581d309340, 26, 6;
L_000002581d23d090 .functor MUXZ 6, L_000002581d23de50, L_000002581d2aec48, L_000002581d1e56d0, C4<>;
L_000002581d23d270 .cmp/eq 6, L_000002581d23d090, L_000002581d2aecd8;
L_000002581d23e2b0 .part L_000002581d309340, 11, 5;
L_000002581d23cff0 .functor MUXZ 5, L_000002581d23e2b0, L_000002581d2aed20, L_000002581d23d270, C4<>;
L_000002581d23dd10 .functor MUXZ 5, L_000002581d23cff0, L_000002581d2aec90, L_000002581d2f7720, C4<>;
L_000002581d23def0 .part L_000002581d309340, 21, 5;
L_000002581d23e530 .functor MUXZ 5, L_000002581d23def0, L_000002581d2aed68, L_000002581d2f7480, C4<>;
L_000002581d23d130 .part L_000002581d309340, 16, 5;
L_000002581d23cc30 .functor MUXZ 5, L_000002581d23d130, L_000002581d2aedb0, L_000002581d2f74f0, C4<>;
L_000002581d23e030 .part L_000002581d309340, 0, 16;
L_000002581d23e210 .functor MUXZ 16, L_000002581d23e030, L_000002581d2aedf8, L_000002581d2f7560, C4<>;
L_000002581d23e170 .part L_000002581d309340, 6, 5;
L_000002581d23d8b0 .concat [ 5 32 0 0], L_000002581d23e170, L_000002581d2aee88;
L_000002581d23d4f0 .functor MUXZ 37, L_000002581d23d8b0, L_000002581d2aee40, L_000002581d2f7b10, C4<>;
L_000002581d23e490 .part L_000002581d23d4f0, 0, 32;
L_000002581d23dc70 .part L_000002581d309340, 0, 6;
L_000002581d23df90 .functor MUXZ 6, L_000002581d23dc70, L_000002581d2aeed0, L_000002581d2f75d0, C4<>;
L_000002581d23e5d0 .part L_000002581d309340, 0, 26;
L_000002581d23cf50 .concat [ 26 32 0 0], L_000002581d23e5d0, L_000002581d2aef60;
L_000002581d23d3b0 .functor MUXZ 58, L_000002581d23cf50, L_000002581d2aef18, L_000002581d2f7090, C4<>;
L_000002581d23e670 .part L_000002581d23d3b0, 0, 32;
L_000002581d23d590 .arith/sum 32, v000002581d2389d0_0, L_000002581d2aefa8;
L_000002581d23ceb0 .cmp/eq 6, L_000002581d23d090, L_000002581d2aeff0;
L_000002581d23d630 .cmp/eq 6, L_000002581d23d090, L_000002581d2af038;
L_000002581d23db30 .concat [ 32 16 0 0], L_000002581d23e670, L_000002581d2af080;
L_000002581d23ddb0 .concat [ 6 26 0 0], L_000002581d23d090, L_000002581d2af0c8;
L_000002581d23d950 .cmp/eq 32, L_000002581d23ddb0, L_000002581d2af110;
L_000002581d23d1d0 .cmp/eq 6, L_000002581d23df90, L_000002581d2af158;
L_000002581d23e710 .concat [ 32 16 0 0], L_000002581d2f7800, L_000002581d2af1a0;
L_000002581d23e8f0 .concat [ 32 16 0 0], v000002581d2389d0_0, L_000002581d2af1e8;
L_000002581d23d310 .part L_000002581d23e210, 15, 1;
LS_000002581d23e990_0_0 .concat [ 1 1 1 1], L_000002581d23d310, L_000002581d23d310, L_000002581d23d310, L_000002581d23d310;
LS_000002581d23e990_0_4 .concat [ 1 1 1 1], L_000002581d23d310, L_000002581d23d310, L_000002581d23d310, L_000002581d23d310;
LS_000002581d23e990_0_8 .concat [ 1 1 1 1], L_000002581d23d310, L_000002581d23d310, L_000002581d23d310, L_000002581d23d310;
LS_000002581d23e990_0_12 .concat [ 1 1 1 1], L_000002581d23d310, L_000002581d23d310, L_000002581d23d310, L_000002581d23d310;
LS_000002581d23e990_0_16 .concat [ 1 1 1 1], L_000002581d23d310, L_000002581d23d310, L_000002581d23d310, L_000002581d23d310;
LS_000002581d23e990_0_20 .concat [ 1 1 1 1], L_000002581d23d310, L_000002581d23d310, L_000002581d23d310, L_000002581d23d310;
LS_000002581d23e990_0_24 .concat [ 1 1 1 1], L_000002581d23d310, L_000002581d23d310, L_000002581d23d310, L_000002581d23d310;
LS_000002581d23e990_0_28 .concat [ 1 1 1 1], L_000002581d23d310, L_000002581d23d310, L_000002581d23d310, L_000002581d23d310;
LS_000002581d23e990_1_0 .concat [ 4 4 4 4], LS_000002581d23e990_0_0, LS_000002581d23e990_0_4, LS_000002581d23e990_0_8, LS_000002581d23e990_0_12;
LS_000002581d23e990_1_4 .concat [ 4 4 4 4], LS_000002581d23e990_0_16, LS_000002581d23e990_0_20, LS_000002581d23e990_0_24, LS_000002581d23e990_0_28;
L_000002581d23e990 .concat [ 16 16 0 0], LS_000002581d23e990_1_0, LS_000002581d23e990_1_4;
L_000002581d23ea30 .concat [ 16 32 0 0], L_000002581d23e210, L_000002581d23e990;
L_000002581d23cb90 .arith/sum 48, L_000002581d23e8f0, L_000002581d23ea30;
L_000002581d23d450 .functor MUXZ 48, L_000002581d23cb90, L_000002581d23e710, L_000002581d2f7950, C4<>;
L_000002581d23da90 .functor MUXZ 48, L_000002581d23d450, L_000002581d23db30, L_000002581d2f7aa0, C4<>;
L_000002581d23d6d0 .part L_000002581d23da90, 0, 32;
L_000002581d23d770 .cmp/eq 2, v000002581d2361a0_0, L_000002581d2af230;
L_000002581d23d810 .cmp/eq 2, v000002581d2361a0_0, L_000002581d2af278;
L_000002581d308d00 .cmp/eq 2, v000002581d2361a0_0, L_000002581d2af2c0;
L_000002581d308620 .functor MUXZ 32, L_000002581d2af350, L_000002581d2af308, L_000002581d308d00, C4<>;
L_000002581d307fe0 .functor MUXZ 32, L_000002581d308620, L_000002581d23d6d0, L_000002581d23d810, C4<>;
L_000002581d308da0 .functor MUXZ 32, L_000002581d307fe0, L_000002581d23d590, L_000002581d23d770, C4<>;
L_000002581d309340 .functor MUXZ 32, L_000002581d2f6f40, L_000002581d2af3e0, L_000002581d2f79c0, C4<>;
L_000002581d309ac0 .cmp/eq 6, L_000002581d23d090, L_000002581d2af4b8;
L_000002581d3081c0 .cmp/eq 6, L_000002581d23d090, L_000002581d2af500;
L_000002581d309520 .cmp/eq 6, L_000002581d23d090, L_000002581d2af548;
L_000002581d309980 .concat [ 16 16 0 0], L_000002581d23e210, L_000002581d2af590;
L_000002581d309b60 .part L_000002581d23e210, 15, 1;
LS_000002581d3095c0_0_0 .concat [ 1 1 1 1], L_000002581d309b60, L_000002581d309b60, L_000002581d309b60, L_000002581d309b60;
LS_000002581d3095c0_0_4 .concat [ 1 1 1 1], L_000002581d309b60, L_000002581d309b60, L_000002581d309b60, L_000002581d309b60;
LS_000002581d3095c0_0_8 .concat [ 1 1 1 1], L_000002581d309b60, L_000002581d309b60, L_000002581d309b60, L_000002581d309b60;
LS_000002581d3095c0_0_12 .concat [ 1 1 1 1], L_000002581d309b60, L_000002581d309b60, L_000002581d309b60, L_000002581d309b60;
L_000002581d3095c0 .concat [ 4 4 4 4], LS_000002581d3095c0_0_0, LS_000002581d3095c0_0_4, LS_000002581d3095c0_0_8, LS_000002581d3095c0_0_12;
L_000002581d309480 .concat [ 16 16 0 0], L_000002581d23e210, L_000002581d3095c0;
L_000002581d308260 .functor MUXZ 32, L_000002581d309480, L_000002581d309980, L_000002581d2f7170, C4<>;
L_000002581d308080 .concat [ 6 26 0 0], L_000002581d23d090, L_000002581d2af5d8;
L_000002581d308300 .cmp/eq 32, L_000002581d308080, L_000002581d2af620;
L_000002581d309840 .cmp/eq 6, L_000002581d23df90, L_000002581d2af668;
L_000002581d3083a0 .cmp/eq 6, L_000002581d23df90, L_000002581d2af6b0;
L_000002581d3090c0 .cmp/eq 6, L_000002581d23d090, L_000002581d2af6f8;
L_000002581d309660 .functor MUXZ 32, L_000002581d308260, L_000002581d2af740, L_000002581d3090c0, C4<>;
L_000002581d307e00 .functor MUXZ 32, L_000002581d309660, L_000002581d23e490, L_000002581d2f6ca0, C4<>;
L_000002581d3086c0 .concat [ 6 26 0 0], L_000002581d23d090, L_000002581d2af788;
L_000002581d307ea0 .cmp/eq 32, L_000002581d3086c0, L_000002581d2af7d0;
L_000002581d308800 .cmp/eq 6, L_000002581d23df90, L_000002581d2af818;
L_000002581d309700 .cmp/eq 6, L_000002581d23df90, L_000002581d2af860;
L_000002581d3098e0 .cmp/eq 6, L_000002581d23d090, L_000002581d2af8a8;
L_000002581d3088a0 .functor MUXZ 32, L_000002581d2f7800, v000002581d2389d0_0, L_000002581d3098e0, C4<>;
L_000002581d308e40 .functor MUXZ 32, L_000002581d3088a0, L_000002581d2f6fb0, L_000002581d2f7870, C4<>;
S_000002581d1a32f0 .scope module, "ALUMux" "mux2x1" 3 83, 5 1 0, S_000002581d1a3160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002581d209f00 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002581d2f71e0 .functor NOT 1, v000002581d204520_0, C4<0>, C4<0>, C4<0>;
v000002581d202f40_0 .net *"_ivl_0", 0 0, L_000002581d2f71e0;  1 drivers
v000002581d204480_0 .net "in1", 31 0, L_000002581d2f6fb0;  alias, 1 drivers
v000002581d202ea0_0 .net "in2", 31 0, L_000002581d307e00;  alias, 1 drivers
v000002581d203e40_0 .net "out", 31 0, L_000002581d308440;  alias, 1 drivers
v000002581d203ee0_0 .net "s", 0 0, v000002581d204520_0;  alias, 1 drivers
L_000002581d308440 .functor MUXZ 32, L_000002581d307e00, L_000002581d2f6fb0, L_000002581d2f71e0, C4<>;
S_000002581d1529c0 .scope module, "CU" "controlUnit" 3 68, 6 1 0, S_000002581d1a3160;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002581d2a0090 .param/l "RType" 0 4 2, C4<000000>;
P_000002581d2a00c8 .param/l "add" 0 4 5, C4<100000>;
P_000002581d2a0100 .param/l "addi" 0 4 8, C4<001000>;
P_000002581d2a0138 .param/l "addu" 0 4 5, C4<100001>;
P_000002581d2a0170 .param/l "and_" 0 4 5, C4<100100>;
P_000002581d2a01a8 .param/l "andi" 0 4 8, C4<001100>;
P_000002581d2a01e0 .param/l "beq" 0 4 10, C4<000100>;
P_000002581d2a0218 .param/l "bne" 0 4 10, C4<000101>;
P_000002581d2a0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002581d2a0288 .param/l "j" 0 4 12, C4<000010>;
P_000002581d2a02c0 .param/l "jal" 0 4 12, C4<000011>;
P_000002581d2a02f8 .param/l "jr" 0 4 6, C4<001000>;
P_000002581d2a0330 .param/l "lw" 0 4 8, C4<100011>;
P_000002581d2a0368 .param/l "nor_" 0 4 5, C4<100111>;
P_000002581d2a03a0 .param/l "or_" 0 4 5, C4<100101>;
P_000002581d2a03d8 .param/l "ori" 0 4 8, C4<001101>;
P_000002581d2a0410 .param/l "sgt" 0 4 6, C4<101011>;
P_000002581d2a0448 .param/l "sll" 0 4 6, C4<000000>;
P_000002581d2a0480 .param/l "slt" 0 4 5, C4<101010>;
P_000002581d2a04b8 .param/l "slti" 0 4 8, C4<101010>;
P_000002581d2a04f0 .param/l "srl" 0 4 6, C4<000010>;
P_000002581d2a0528 .param/l "sub" 0 4 5, C4<100010>;
P_000002581d2a0560 .param/l "subu" 0 4 5, C4<100011>;
P_000002581d2a0598 .param/l "sw" 0 4 8, C4<101011>;
P_000002581d2a05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002581d2a0608 .param/l "xori" 0 4 8, C4<001110>;
v000002581d203a80_0 .var "ALUOp", 3 0;
v000002581d204520_0 .var "ALUSrc", 0 0;
v000002581d2042a0_0 .var "MemReadEn", 0 0;
v000002581d2039e0_0 .var "MemWriteEn", 0 0;
v000002581d2031c0_0 .var "MemtoReg", 0 0;
v000002581d203bc0_0 .var "RegDst", 0 0;
v000002581d204340_0 .var "RegWriteEn", 0 0;
v000002581d204660_0 .net "funct", 5 0, L_000002581d23df90;  alias, 1 drivers
v000002581d203800_0 .var "hlt", 0 0;
v000002581d204a20_0 .net "opcode", 5 0, L_000002581d23d090;  alias, 1 drivers
v000002581d203080_0 .net "rst", 0 0, v000002581d23e3f0_0;  alias, 1 drivers
E_000002581d209cc0 .event anyedge, v000002581d203080_0, v000002581d204a20_0, v000002581d204660_0;
S_000002581d152b50 .scope module, "InstMem" "IM" 3 64, 7 1 0, S_000002581d1a3160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000002581d20a140 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000002581d2f6f40 .functor BUFZ 32, L_000002581d309a20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002581d203760_0 .net "Data_Out", 31 0, L_000002581d2f6f40;  alias, 1 drivers
v000002581d204200 .array "InstMem", 0 1023, 31 0;
v000002581d2047a0_0 .net *"_ivl_0", 31 0, L_000002581d309a20;  1 drivers
v000002581d203260_0 .net *"_ivl_3", 9 0, L_000002581d309160;  1 drivers
v000002581d203b20_0 .net *"_ivl_4", 11 0, L_000002581d3093e0;  1 drivers
L_000002581d2af398 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002581d1e38e0_0 .net *"_ivl_7", 1 0, L_000002581d2af398;  1 drivers
v000002581d1e3e80_0 .net "addr", 31 0, v000002581d2389d0_0;  alias, 1 drivers
v000002581d237140_0 .var/i "i", 31 0;
L_000002581d309a20 .array/port v000002581d204200, L_000002581d3093e0;
L_000002581d309160 .part v000002581d2389d0_0, 0, 10;
L_000002581d3093e0 .concat [ 10 2 0 0], L_000002581d309160, L_000002581d2af398;
S_000002581d1a1810 .scope module, "RF" "registerFile" 3 74, 8 1 0, S_000002581d1a3160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000002581d2f7800 .functor BUFZ 32, L_000002581d308120, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002581d2f6fb0 .functor BUFZ 32, L_000002581d3097a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002581d236f60_0 .net *"_ivl_0", 31 0, L_000002581d308120;  1 drivers
v000002581d2355c0_0 .net *"_ivl_10", 6 0, L_000002581d308760;  1 drivers
L_000002581d2af470 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002581d235480_0 .net *"_ivl_13", 1 0, L_000002581d2af470;  1 drivers
v000002581d235d40_0 .net *"_ivl_2", 6 0, L_000002581d308580;  1 drivers
L_000002581d2af428 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002581d2369c0_0 .net *"_ivl_5", 1 0, L_000002581d2af428;  1 drivers
v000002581d236b00_0 .net *"_ivl_8", 31 0, L_000002581d3097a0;  1 drivers
v000002581d236ba0_0 .net "clk", 0 0, L_000002581d2f78e0;  alias, 1 drivers
v000002581d236a60_0 .var/i "i", 31 0;
v000002581d236600_0 .net "readData1", 31 0, L_000002581d2f7800;  alias, 1 drivers
v000002581d235840_0 .net "readData2", 31 0, L_000002581d2f6fb0;  alias, 1 drivers
v000002581d236100_0 .net "readRegister1", 4 0, L_000002581d23e530;  alias, 1 drivers
v000002581d236c40_0 .net "readRegister2", 4 0, L_000002581d23cc30;  alias, 1 drivers
v000002581d236e20 .array "registers", 31 0, 31 0;
v000002581d2358e0_0 .net "rst", 0 0, v000002581d23e3f0_0;  alias, 1 drivers
v000002581d236ec0_0 .net "we", 0 0, v000002581d204340_0;  alias, 1 drivers
v000002581d235340_0 .net "writeData", 31 0, L_000002581d307cc0;  alias, 1 drivers
v000002581d2362e0_0 .net "writeRegister", 4 0, L_000002581d3084e0;  alias, 1 drivers
E_000002581d20a580/0 .event negedge, v000002581d203080_0;
E_000002581d20a580/1 .event posedge, v000002581d236ba0_0;
E_000002581d20a580 .event/or E_000002581d20a580/0, E_000002581d20a580/1;
L_000002581d308120 .array/port v000002581d236e20, L_000002581d308580;
L_000002581d308580 .concat [ 5 2 0 0], L_000002581d23e530, L_000002581d2af428;
L_000002581d3097a0 .array/port v000002581d236e20, L_000002581d308760;
L_000002581d308760 .concat [ 5 2 0 0], L_000002581d23cc30, L_000002581d2af470;
S_000002581d1a19a0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000002581d1a1810;
 .timescale 0 0;
v000002581d236240_0 .var/i "i", 31 0;
S_000002581d18b9a0 .scope module, "RFMux" "mux2x1" 3 72, 5 1 0, S_000002581d1a3160;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002581d209d80 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002581d2f7020 .functor NOT 1, v000002581d203bc0_0, C4<0>, C4<0>, C4<0>;
v000002581d235a20_0 .net *"_ivl_0", 0 0, L_000002581d2f7020;  1 drivers
v000002581d236880_0 .net "in1", 4 0, L_000002581d23cc30;  alias, 1 drivers
v000002581d236ce0_0 .net "in2", 4 0, L_000002581d23dd10;  alias, 1 drivers
v000002581d235980_0 .net "out", 4 0, L_000002581d3084e0;  alias, 1 drivers
v000002581d236740_0 .net "s", 0 0, v000002581d203bc0_0;  alias, 1 drivers
L_000002581d3084e0 .functor MUXZ 5, L_000002581d23dd10, L_000002581d23cc30, L_000002581d2f7020, C4<>;
S_000002581d18bb30 .scope module, "WBMux" "mux2x1" 3 94, 5 1 0, S_000002581d1a3160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002581d209dc0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002581d2f6df0 .functor NOT 1, v000002581d2031c0_0, C4<0>, C4<0>, C4<0>;
v000002581d2357a0_0 .net *"_ivl_0", 0 0, L_000002581d2f6df0;  1 drivers
v000002581d235b60_0 .net "in1", 31 0, v000002581d235700_0;  alias, 1 drivers
v000002581d2353e0_0 .net "in2", 31 0, v000002581d236420_0;  alias, 1 drivers
v000002581d2364c0_0 .net "out", 31 0, L_000002581d307cc0;  alias, 1 drivers
v000002581d236d80_0 .net "s", 0 0, v000002581d2031c0_0;  alias, 1 drivers
L_000002581d307cc0 .functor MUXZ 32, v000002581d236420_0, v000002581d235700_0, L_000002581d2f6df0, C4<>;
S_000002581d1d3dd0 .scope module, "alu" "ALU" 3 88, 9 1 0, S_000002581d1a3160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002581d1d3f60 .param/l "ADD" 0 9 12, C4<0000>;
P_000002581d1d3f98 .param/l "AND" 0 9 12, C4<0010>;
P_000002581d1d3fd0 .param/l "NOR" 0 9 12, C4<0101>;
P_000002581d1d4008 .param/l "OR" 0 9 12, C4<0011>;
P_000002581d1d4040 .param/l "SGT" 0 9 12, C4<0111>;
P_000002581d1d4078 .param/l "SLL" 0 9 12, C4<1000>;
P_000002581d1d40b0 .param/l "SLT" 0 9 12, C4<0110>;
P_000002581d1d40e8 .param/l "SRL" 0 9 12, C4<1001>;
P_000002581d1d4120 .param/l "SUB" 0 9 12, C4<0001>;
P_000002581d1d4158 .param/l "XOR" 0 9 12, C4<0100>;
P_000002581d1d4190 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002581d1d41c8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002581d2af8f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002581d235fc0_0 .net/2u *"_ivl_0", 31 0, L_000002581d2af8f0;  1 drivers
v000002581d2371e0_0 .net "opSel", 3 0, v000002581d203a80_0;  alias, 1 drivers
v000002581d2367e0_0 .net "operand1", 31 0, L_000002581d308e40;  alias, 1 drivers
v000002581d235f20_0 .net "operand2", 31 0, L_000002581d308440;  alias, 1 drivers
v000002581d235700_0 .var "result", 31 0;
v000002581d236920_0 .net "zero", 0 0, L_000002581d307f40;  alias, 1 drivers
E_000002581d20a1c0 .event anyedge, v000002581d203a80_0, v000002581d2367e0_0, v000002581d203e40_0;
L_000002581d307f40 .cmp/eq 32, v000002581d235700_0, L_000002581d2af8f0;
S_000002581d1ba480 .scope module, "branchcontroller" "BranchController" 3 44, 10 1 0, S_000002581d1a3160;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000002581d2a0650 .param/l "RType" 0 4 2, C4<000000>;
P_000002581d2a0688 .param/l "add" 0 4 5, C4<100000>;
P_000002581d2a06c0 .param/l "addi" 0 4 8, C4<001000>;
P_000002581d2a06f8 .param/l "addu" 0 4 5, C4<100001>;
P_000002581d2a0730 .param/l "and_" 0 4 5, C4<100100>;
P_000002581d2a0768 .param/l "andi" 0 4 8, C4<001100>;
P_000002581d2a07a0 .param/l "beq" 0 4 10, C4<000100>;
P_000002581d2a07d8 .param/l "bne" 0 4 10, C4<000101>;
P_000002581d2a0810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002581d2a0848 .param/l "j" 0 4 12, C4<000010>;
P_000002581d2a0880 .param/l "jal" 0 4 12, C4<000011>;
P_000002581d2a08b8 .param/l "jr" 0 4 6, C4<001000>;
P_000002581d2a08f0 .param/l "lw" 0 4 8, C4<100011>;
P_000002581d2a0928 .param/l "nor_" 0 4 5, C4<100111>;
P_000002581d2a0960 .param/l "or_" 0 4 5, C4<100101>;
P_000002581d2a0998 .param/l "ori" 0 4 8, C4<001101>;
P_000002581d2a09d0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002581d2a0a08 .param/l "sll" 0 4 6, C4<000000>;
P_000002581d2a0a40 .param/l "slt" 0 4 5, C4<101010>;
P_000002581d2a0a78 .param/l "slti" 0 4 8, C4<101010>;
P_000002581d2a0ab0 .param/l "srl" 0 4 6, C4<000010>;
P_000002581d2a0ae8 .param/l "sub" 0 4 5, C4<100010>;
P_000002581d2a0b20 .param/l "subu" 0 4 5, C4<100011>;
P_000002581d2a0b58 .param/l "sw" 0 4 8, C4<101011>;
P_000002581d2a0b90 .param/l "xor_" 0 4 5, C4<100110>;
P_000002581d2a0bc8 .param/l "xori" 0 4 8, C4<001110>;
v000002581d2361a0_0 .var "PCsrc", 1 0;
v000002581d235660_0 .net "excep_flag", 0 0, o000002581d271048;  alias, 0 drivers
v000002581d235c00_0 .net "funct", 5 0, L_000002581d23df90;  alias, 1 drivers
v000002581d235520_0 .net "opcode", 5 0, L_000002581d23d090;  alias, 1 drivers
v000002581d236060_0 .net "operand1", 31 0, L_000002581d2f7800;  alias, 1 drivers
v000002581d235ca0_0 .net "operand2", 31 0, L_000002581d308440;  alias, 1 drivers
v000002581d2370a0_0 .net "rst", 0 0, v000002581d23e3f0_0;  alias, 1 drivers
E_000002581d20a680/0 .event anyedge, v000002581d203080_0, v000002581d235660_0, v000002581d204a20_0, v000002581d236600_0;
E_000002581d20a680/1 .event anyedge, v000002581d203e40_0, v000002581d204660_0;
E_000002581d20a680 .event/or E_000002581d20a680/0, E_000002581d20a680/1;
S_000002581d1ba610 .scope module, "dataMem" "DM" 3 92, 11 1 0, S_000002581d1a3160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002581d235de0 .array "DataMem", 0 1023, 31 0;
v000002581d235e80_0 .net "address", 31 0, v000002581d235700_0;  alias, 1 drivers
v000002581d237000_0 .net "clock", 0 0, L_000002581d2f76b0;  1 drivers
v000002581d2366a0_0 .net "data", 31 0, L_000002581d2f6fb0;  alias, 1 drivers
v000002581d236380_0 .var/i "i", 31 0;
v000002581d236420_0 .var "q", 31 0;
v000002581d236560_0 .net "rden", 0 0, v000002581d2042a0_0;  alias, 1 drivers
v000002581d237a30_0 .net "wren", 0 0, v000002581d2039e0_0;  alias, 1 drivers
E_000002581d20a7c0 .event posedge, v000002581d237000_0;
S_000002581d186ac0 .scope module, "pc" "programCounter" 3 61, 12 1 0, S_000002581d1a3160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002581d20a780 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002581d238750_0 .net "PCin", 31 0, L_000002581d308da0;  alias, 1 drivers
v000002581d2389d0_0 .var "PCout", 31 0;
v000002581d237fd0_0 .net "clk", 0 0, L_000002581d2f78e0;  alias, 1 drivers
v000002581d237df0_0 .net "rst", 0 0, v000002581d23e3f0_0;  alias, 1 drivers
    .scope S_000002581d1ba480;
T_0 ;
    %wait E_000002581d20a680;
    %load/vec4 v000002581d2370a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002581d2361a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002581d235660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002581d2361a0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000002581d235520_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000002581d236060_0;
    %load/vec4 v000002581d235ca0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000002581d235520_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000002581d236060_0;
    %load/vec4 v000002581d235ca0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000002581d235520_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000002581d235520_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000002581d235520_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000002581d235c00_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002581d2361a0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002581d2361a0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002581d186ac0;
T_1 ;
    %wait E_000002581d20a580;
    %load/vec4 v000002581d237df0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002581d2389d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002581d238750_0;
    %assign/vec4 v000002581d2389d0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002581d152b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002581d237140_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002581d237140_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002581d237140_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002581d204200, 0, 4;
    %load/vec4 v000002581d237140_0;
    %addi 1, 0, 32;
    %store/vec4 v000002581d237140_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002581d204200, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002581d204200, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002581d204200, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002581d204200, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002581d204200, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002581d204200, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002581d204200, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002581d204200, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002581d204200, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002581d204200, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002581d204200, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002581d204200, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002581d204200, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002581d204200, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002581d204200, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002581d204200, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002581d204200, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002581d204200, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002581d204200, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002581d1529c0;
T_3 ;
    %wait E_000002581d209cc0;
    %load/vec4 v000002581d203080_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002581d203800_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002581d203a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002581d204520_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002581d204340_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002581d2039e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002581d2031c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002581d2042a0_0, 0;
    %assign/vec4 v000002581d203bc0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002581d203800_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002581d203a80_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002581d204520_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002581d204340_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002581d2039e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002581d2031c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002581d2042a0_0, 0, 1;
    %store/vec4 v000002581d203bc0_0, 0, 1;
    %load/vec4 v000002581d204a20_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002581d203800_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002581d203bc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002581d204340_0, 0;
    %load/vec4 v000002581d204660_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002581d203a80_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002581d203a80_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002581d203a80_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002581d203a80_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002581d203a80_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002581d203a80_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002581d203a80_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002581d203a80_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002581d203a80_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002581d203a80_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002581d204520_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002581d203a80_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002581d204520_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002581d203a80_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002581d203a80_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002581d204340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002581d203bc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002581d204520_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002581d204340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002581d203bc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002581d204520_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002581d203a80_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002581d204340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002581d204520_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002581d203a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002581d204340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002581d204520_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002581d203a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002581d204340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002581d204520_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002581d203a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002581d204340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002581d204520_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002581d2042a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002581d204340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002581d204520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002581d2031c0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002581d2039e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002581d204520_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002581d203a80_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002581d203a80_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002581d1a1810;
T_4 ;
    %wait E_000002581d20a580;
    %fork t_1, S_000002581d1a19a0;
    %jmp t_0;
    .scope S_000002581d1a19a0;
t_1 ;
    %load/vec4 v000002581d2358e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002581d236240_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002581d236240_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002581d236240_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002581d236e20, 0, 4;
    %load/vec4 v000002581d236240_0;
    %addi 1, 0, 32;
    %store/vec4 v000002581d236240_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002581d236ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002581d235340_0;
    %load/vec4 v000002581d2362e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002581d236e20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002581d236e20, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002581d1a1810;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002581d1a1810;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002581d236a60_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002581d236a60_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002581d236a60_0;
    %ix/getv/s 4, v000002581d236a60_0;
    %load/vec4a v000002581d236e20, 4;
    %ix/getv/s 4, v000002581d236a60_0;
    %load/vec4a v000002581d236e20, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002581d236a60_0;
    %addi 1, 0, 32;
    %store/vec4 v000002581d236a60_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002581d1d3dd0;
T_6 ;
    %wait E_000002581d20a1c0;
    %load/vec4 v000002581d2371e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002581d235700_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002581d2367e0_0;
    %load/vec4 v000002581d235f20_0;
    %add;
    %assign/vec4 v000002581d235700_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002581d2367e0_0;
    %load/vec4 v000002581d235f20_0;
    %sub;
    %assign/vec4 v000002581d235700_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002581d2367e0_0;
    %load/vec4 v000002581d235f20_0;
    %and;
    %assign/vec4 v000002581d235700_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002581d2367e0_0;
    %load/vec4 v000002581d235f20_0;
    %or;
    %assign/vec4 v000002581d235700_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002581d2367e0_0;
    %load/vec4 v000002581d235f20_0;
    %xor;
    %assign/vec4 v000002581d235700_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002581d2367e0_0;
    %load/vec4 v000002581d235f20_0;
    %or;
    %inv;
    %assign/vec4 v000002581d235700_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002581d2367e0_0;
    %load/vec4 v000002581d235f20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002581d235700_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002581d235f20_0;
    %load/vec4 v000002581d2367e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002581d235700_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002581d2367e0_0;
    %ix/getv 4, v000002581d235f20_0;
    %shiftl 4;
    %assign/vec4 v000002581d235700_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002581d2367e0_0;
    %ix/getv 4, v000002581d235f20_0;
    %shiftr 4;
    %assign/vec4 v000002581d235700_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002581d1ba610;
T_7 ;
    %wait E_000002581d20a7c0;
    %load/vec4 v000002581d236560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002581d235e80_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002581d235de0, 4;
    %assign/vec4 v000002581d236420_0, 0;
T_7.0 ;
    %load/vec4 v000002581d237a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002581d2366a0_0;
    %ix/getv 3, v000002581d235e80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002581d235de0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002581d1ba610;
T_8 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002581d235de0, 0, 4;
    %end;
    .thread T_8;
    .scope S_000002581d1ba610;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 41 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002581d236380_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002581d236380_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002581d236380_0;
    %load/vec4a v000002581d235de0, 4;
    %vpi_call 11 43 "$display", "Mem[%d] = %d", &PV<v000002581d236380_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002581d236380_0;
    %addi 1, 0, 32;
    %store/vec4 v000002581d236380_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002581d1a3160;
T_10 ;
    %wait E_000002581d20a580;
    %load/vec4 v000002581d23af80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002581d239680_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002581d239680_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002581d239680_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002581d1fe310;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002581d23dbd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002581d23e3f0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002581d1fe310;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002581d23dbd0_0;
    %inv;
    %assign/vec4 v000002581d23dbd0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002581d1fe310;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./DataManipulation/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002581d23e3f0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002581d23e3f0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000002581d23ce10_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
