Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 886a700603d0403c9fc0c2f185282a13 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot run_philv_core_behav xil_defaultlib.run_philv_core xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_controller
Compiling module xil_defaultlib.alu_decoder
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.register(NUM_VAL=2)
Compiling module xil_defaultlib.decoder(N=5)
Compiling module xil_defaultlib.register_default
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.philosophy_v_core
Compiling module xil_defaultlib.run_philv_core
Compiling module xil_defaultlib.glbl
Built simulation snapshot run_philv_core_behav
