
*** Running vivado
    with args -log transmitter_fifo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source transmitter_fifo.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source transmitter_fifo.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 295.594 ; gain = 85.770
INFO: [Synth 8-638] synthesizing module 'transmitter_fifo' [c:/Users/Tesista/Desktop/vivado projects/fix_7_novembre/fix_7_novembre.srcs/sources_1/ip/transmitter_fifo/synth/transmitter_fifo.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'transmitter_fifo' (29#1) [c:/Users/Tesista/Desktop/vivado projects/fix_7_novembre/fix_7_novembre.srcs/sources_1/ip/transmitter_fifo/synth/transmitter_fifo.vhd:74]
Finished RTL Elaboration : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 507.965 ; gain = 298.141
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 507.965 ; gain = 298.141
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.197 . Memory (MB): peak = 603.324 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 603.324 ; gain = 393.500
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 603.324 ; gain = 393.500
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 603.324 ; gain = 393.500
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 603.324 ; gain = 393.500
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:15 . Memory (MB): peak = 603.324 ; gain = 393.500
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:21 ; elapsed = 00:01:26 . Memory (MB): peak = 603.324 ; gain = 393.500
Finished Timing Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:26 . Memory (MB): peak = 603.324 ; gain = 393.500
Finished Technology Mapping : Time (s): cpu = 00:01:21 ; elapsed = 00:01:26 . Memory (MB): peak = 623.152 ; gain = 413.328
Finished IO Insertion : Time (s): cpu = 00:01:22 ; elapsed = 00:01:27 . Memory (MB): peak = 623.152 ; gain = 413.328
Finished Renaming Generated Instances : Time (s): cpu = 00:01:22 ; elapsed = 00:01:27 . Memory (MB): peak = 623.152 ; gain = 413.328
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:22 ; elapsed = 00:01:27 . Memory (MB): peak = 623.152 ; gain = 413.328
Finished Renaming Generated Ports : Time (s): cpu = 00:01:22 ; elapsed = 00:01:27 . Memory (MB): peak = 623.152 ; gain = 413.328
Finished Handling Custom Attributes : Time (s): cpu = 00:01:22 ; elapsed = 00:01:27 . Memory (MB): peak = 623.152 ; gain = 413.328
Finished Renaming Generated Nets : Time (s): cpu = 00:01:22 ; elapsed = 00:01:27 . Memory (MB): peak = 623.152 ; gain = 413.328

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     8|
|2     |LUT1     |    27|
|3     |LUT2     |    37|
|4     |LUT3     |     8|
|5     |LUT4     |    40|
|6     |LUT5     |    16|
|7     |LUT6     |    20|
|8     |MUXCY    |    35|
|9     |RAMB36E1 |     4|
|10    |FDCE     |   185|
|11    |FDPE     |    30|
|12    |FDRE     |    14|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:22 ; elapsed = 00:01:27 . Memory (MB): peak = 623.152 ; gain = 413.328
synth_design: Time (s): cpu = 00:01:24 ; elapsed = 00:01:27 . Memory (MB): peak = 1036.293 ; gain = 821.344
