{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1545550545466 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545550545473 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 23 15:35:45 2018 " "Processing started: Sun Dec 23 15:35:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545550545473 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545550545473 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab11 -c lab11 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab11 -c lab11" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545550545473 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1545550546142 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1545550546142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab11.v 1 1 " "Found 1 design units, including 1 entities, in source file lab11.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab11 " "Found entity 1: lab11" {  } { { "lab11.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/lab11.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545550557521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545550557521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "screen_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file screen_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 screen_ram " "Found entity 1: screen_ram" {  } { { "screen_ram.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545550557524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545550557524 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit vga_font_rom.v(5) " "Verilog HDL Declaration warning at vga_font_rom.v(5): \"bit\" is SystemVerilog-2005 keyword" {  } { { "vga_font_rom.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/vga_font_rom.v" 5 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1545550557527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_font_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_font_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_font_rom " "Found entity 1: vga_font_rom" {  } { { "vga_font_rom.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/vga_font_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545550557527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545550557527 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit screen.v(38) " "Verilog HDL Declaration warning at screen.v(38): \"bit\" is SystemVerilog-2005 keyword" {  } { { "screen.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen.v" 38 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1545550557529 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "screen.v(90) " "Verilog HDL Module Instantiation warning at screen.v(90): ignored dangling comma in List of Port Connections" {  } { { "screen.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen.v" 90 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1545550557530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "screen.v 1 1 " "Found 1 design units, including 1 entities, in source file screen.v" { { "Info" "ISGN_ENTITY_NAME" "1 screen " "Found entity 1: screen" {  } { { "screen.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545550557530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545550557530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkgen.v 1 1 " "Found 1 design units, including 1 entities, in source file clkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkgen " "Found entity 1: clkgen" {  } { { "clkgen.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/clkgen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545550557532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545550557532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ctrl " "Found entity 1: vga_ctrl" {  } { { "vga_ctrl.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/vga_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545550557535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545550557535 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "assic screen.v(76) " "Verilog HDL Implicit Net warning at screen.v(76): created implicit net for \"assic\"" {  } { { "screen.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545550557535 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab11 " "Elaborating entity \"lab11\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1545550557713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "screen screen:myscreen " "Elaborating entity \"screen\" for hierarchy \"screen:myscreen\"" {  } { { "lab11.v" "myscreen" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/lab11.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545550557724 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 screen.v(19) " "Verilog HDL assignment warning at screen.v(19): truncated value with size 32 to match size of target (10)" {  } { { "screen.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545550557725 "|lab11|screen:myscreen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 screen.v(25) " "Verilog HDL assignment warning at screen.v(25): truncated value with size 32 to match size of target (8)" {  } { { "screen.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545550557725 "|lab11|screen:myscreen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 screen.v(26) " "Verilog HDL assignment warning at screen.v(26): truncated value with size 32 to match size of target (8)" {  } { { "screen.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545550557725 "|lab11|screen:myscreen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 screen.v(27) " "Verilog HDL assignment warning at screen.v(27): truncated value with size 32 to match size of target (4)" {  } { { "screen.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545550557725 "|lab11|screen:myscreen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 screen.v(28) " "Verilog HDL assignment warning at screen.v(28): truncated value with size 32 to match size of target (4)" {  } { { "screen.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545550557725 "|lab11|screen:myscreen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 screen.v(51) " "Verilog HDL assignment warning at screen.v(51): truncated value with size 32 to match size of target (12)" {  } { { "screen.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545550557725 "|lab11|screen:myscreen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen screen:myscreen\|clkgen:my_vgaclk " "Elaborating entity \"clkgen\" for hierarchy \"screen:myscreen\|clkgen:my_vgaclk\"" {  } { { "screen.v" "my_vgaclk" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545550557726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ctrl screen:myscreen\|vga_ctrl:VGA_CTRL " "Elaborating entity \"vga_ctrl\" for hierarchy \"screen:myscreen\|vga_ctrl:VGA_CTRL\"" {  } { { "screen.v" "VGA_CTRL" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545550557727 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ctrl.v(50) " "Verilog HDL assignment warning at vga_ctrl.v(50): truncated value with size 32 to match size of target (10)" {  } { { "vga_ctrl.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/vga_ctrl.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545550557728 "|lab11|screen:myscreen|vga_ctrl:VGA_CTRL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "screen_ram screen:myscreen\|screen_ram:my_sr " "Elaborating entity \"screen_ram\" for hierarchy \"screen:myscreen\|screen_ram:my_sr\"" {  } { { "screen.v" "my_sr" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545550557729 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 screen_ram.v(32) " "Verilog HDL assignment warning at screen_ram.v(32): truncated value with size 32 to match size of target (6)" {  } { { "screen_ram.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen_ram.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545550557751 "|lab11|screen:myscreen|screen_ram:my_sr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 screen_ram.v(33) " "Verilog HDL assignment warning at screen_ram.v(33): truncated value with size 32 to match size of target (4)" {  } { { "screen_ram.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen_ram.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545550557751 "|lab11|screen:myscreen|screen_ram:my_sr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 screen_ram.v(34) " "Verilog HDL assignment warning at screen_ram.v(34): truncated value with size 32 to match size of target (4)" {  } { { "screen_ram.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen_ram.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545550557751 "|lab11|screen:myscreen|screen_ram:my_sr"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "ram screen_ram.v(40) " "Verilog HDL warning at screen_ram.v(40): initial value for variable ram should be constant" {  } { { "screen_ram.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen_ram.v" 40 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1545550557751 "|lab11|screen:myscreen|screen_ram:my_sr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram\[2099..1960\] 0 screen_ram.v(29) " "Net \"ram\[2099..1960\]\" at screen_ram.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "screen_ram.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen_ram.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545550557751 "|lab11|screen:myscreen|screen_ram:my_sr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram\[1931..1411\] 0 screen_ram.v(29) " "Net \"ram\[1931..1411\]\" at screen_ram.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "screen_ram.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen_ram.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545550557751 "|lab11|screen:myscreen|screen_ram:my_sr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram\[1401..1338\] 0 screen_ram.v(29) " "Net \"ram\[1401..1338\]\" at screen_ram.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "screen_ram.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen_ram.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545550557751 "|lab11|screen:myscreen|screen_ram:my_sr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram\[1331..1266\] 0 screen_ram.v(29) " "Net \"ram\[1331..1266\]\" at screen_ram.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "screen_ram.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen_ram.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545550557751 "|lab11|screen:myscreen|screen_ram:my_sr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram\[1261..1064\] 0 screen_ram.v(29) " "Net \"ram\[1261..1064\]\" at screen_ram.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "screen_ram.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen_ram.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545550557751 "|lab11|screen:myscreen|screen_ram:my_sr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram\[1051..0\] 0 screen_ram.v(29) " "Net \"ram\[1051..0\]\" at screen_ram.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "screen_ram.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen_ram.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545550557751 "|lab11|screen:myscreen|screen_ram:my_sr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_font_rom screen:myscreen\|vga_font_rom:my_vfr " "Elaborating entity \"vga_font_rom\" for hierarchy \"screen:myscreen\|vga_font_rom:my_vfr\"" {  } { { "screen.v" "my_vfr" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545550557754 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 vga_font_rom.v(8) " "Net \"rom.data_a\" at vga_font_rom.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "vga_font_rom.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/vga_font_rom.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545550557755 "|lab11|screen:myscreen|vga_font_rom:my_vfr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 vga_font_rom.v(8) " "Net \"rom.waddr_a\" at vga_font_rom.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "vga_font_rom.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/vga_font_rom.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545550557755 "|lab11|screen:myscreen|vga_font_rom:my_vfr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 vga_font_rom.v(8) " "Net \"rom.we_a\" at vga_font_rom.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "vga_font_rom.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/vga_font_rom.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545550557755 "|lab11|screen:myscreen|vga_font_rom:my_vfr"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "screen:myscreen\|vga_font_rom:my_vfr\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"screen:myscreen\|vga_font_rom:my_vfr\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545550561608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545550561608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545550561608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545550561608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545550561608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545550561608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545550561608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545550561608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545550561608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab11.ram0_vga_font_rom_8a44ceea.hdl.mif " "Parameter INIT_FILE set to db/lab11.ram0_vga_font_rom_8a44ceea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545550561608 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1545550561608 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1545550561608 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "screen:myscreen\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"screen:myscreen\|Mod0\"" {  } { { "screen.v" "Mod0" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen.v" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545550561610 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "screen:myscreen\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"screen:myscreen\|Div0\"" {  } { { "screen.v" "Div0" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen.v" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545550561610 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "screen:myscreen\|screen_ram:my_sr\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"screen:myscreen\|screen_ram:my_sr\|Div0\"" {  } { { "screen_ram.v" "Div0" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen_ram.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545550561610 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "screen:myscreen\|screen_ram:my_sr\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"screen:myscreen\|screen_ram:my_sr\|Mod0\"" {  } { { "screen_ram.v" "Mod0" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen_ram.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545550561610 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1545550561610 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "screen:myscreen\|vga_font_rom:my_vfr\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"screen:myscreen\|vga_font_rom:my_vfr\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545550561683 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "screen:myscreen\|vga_font_rom:my_vfr\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"screen:myscreen\|vga_font_rom:my_vfr\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545550561683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545550561683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545550561683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545550561683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545550561683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545550561683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545550561683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545550561683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545550561683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab11.ram0_vga_font_rom_8a44ceea.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab11.ram0_vga_font_rom_8a44ceea.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545550561683 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545550561683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3id1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3id1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3id1 " "Found entity 1: altsyncram_3id1" {  } { { "db/altsyncram_3id1.tdf" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/db/altsyncram_3id1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545550561735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545550561735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "screen:myscreen\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"screen:myscreen\|lpm_divide:Mod0\"" {  } { { "screen.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen.v" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545550561771 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "screen:myscreen\|lpm_divide:Mod0 " "Instantiated megafunction \"screen:myscreen\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545550561771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545550561771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545550561771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545550561771 ""}  } { { "screen.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen.v" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545550561771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_h3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h3m " "Found entity 1: lpm_divide_h3m" {  } { { "db/lpm_divide_h3m.tdf" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/db/lpm_divide_h3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545550561821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545550561821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545550561840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545550561840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eve " "Found entity 1: alt_u_div_eve" {  } { { "db/alt_u_div_eve.tdf" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/db/alt_u_div_eve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545550561861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545550561861 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "screen:myscreen\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"screen:myscreen\|lpm_divide:Div0\"" {  } { { "screen.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen.v" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545550561872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "screen:myscreen\|lpm_divide:Div0 " "Instantiated megafunction \"screen:myscreen\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545550561872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545550561872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545550561872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545550561872 ""}  } { { "screen.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen.v" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545550561872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ebm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ebm " "Found entity 1: lpm_divide_ebm" {  } { { "db/lpm_divide_ebm.tdf" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/db/lpm_divide_ebm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545550561921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545550561921 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "screen:myscreen\|screen_ram:my_sr\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"screen:myscreen\|screen_ram:my_sr\|lpm_divide:Div0\"" {  } { { "screen_ram.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen_ram.v" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545550561940 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "screen:myscreen\|screen_ram:my_sr\|lpm_divide:Div0 " "Instantiated megafunction \"screen:myscreen\|screen_ram:my_sr\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545550561940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545550561940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545550561940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545550561940 ""}  } { { "screen_ram.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen_ram.v" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545550561940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3am " "Found entity 1: lpm_divide_3am" {  } { { "db/lpm_divide_3am.tdf" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/db/lpm_divide_3am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545550561987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545550561987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545550562007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545550562007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/db/alt_u_div_ose.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545550562024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545550562024 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "screen:myscreen\|screen_ram:my_sr\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"screen:myscreen\|screen_ram:my_sr\|lpm_divide:Mod0\"" {  } { { "screen_ram.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen_ram.v" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545550562041 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "screen:myscreen\|screen_ram:my_sr\|lpm_divide:Mod0 " "Instantiated megafunction \"screen:myscreen\|screen_ram:my_sr\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545550562041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545550562041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545550562041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545550562041 ""}  } { { "screen_ram.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen_ram.v" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545550562041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62m " "Found entity 1: lpm_divide_62m" {  } { { "db/lpm_divide_62m.tdf" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/db/lpm_divide_62m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545550562091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545550562091 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1545550562280 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sync_n GND " "Pin \"sync_n\" is stuck at GND" {  } { { "lab11.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/lab11.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545550562727 "|lab11|sync_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1545550562727 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1545550562825 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "screen:myscreen\|vga_font_rom:my_vfr\|altsyncram:rom_rtl_0\|altsyncram_3id1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"screen:myscreen\|vga_font_rom:my_vfr\|altsyncram:rom_rtl_0\|altsyncram_3id1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_3id1.tdf" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/db/altsyncram_3id1.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "screen.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/screen.v" 90 0 0 } } { "lab11.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/lab11.v" 50 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545550563742 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1545550563909 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545550563909 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[0\] " "No output dependent on input pin \"freq\[0\]\"" {  } { { "lab11.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/lab11.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545550564025 "|lab11|freq[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[1\] " "No output dependent on input pin \"freq\[1\]\"" {  } { { "lab11.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/lab11.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545550564025 "|lab11|freq[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[12\] " "No output dependent on input pin \"freq\[12\]\"" {  } { { "lab11.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/lab11.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545550564025 "|lab11|freq[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[13\] " "No output dependent on input pin \"freq\[13\]\"" {  } { { "lab11.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/lab11.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545550564025 "|lab11|freq[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[14\] " "No output dependent on input pin \"freq\[14\]\"" {  } { { "lab11.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/lab11.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545550564025 "|lab11|freq[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "freq\[15\] " "No output dependent on input pin \"freq\[15\]\"" {  } { { "lab11.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/lab11.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545550564025 "|lab11|freq[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index\[0\] " "No output dependent on input pin \"index\[0\]\"" {  } { { "lab11.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/lab11.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545550564025 "|lab11|index[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index\[1\] " "No output dependent on input pin \"index\[1\]\"" {  } { { "lab11.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/lab11.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545550564025 "|lab11|index[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index\[8\] " "No output dependent on input pin \"index\[8\]\"" {  } { { "lab11.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/lab11.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545550564025 "|lab11|index[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index\[9\] " "No output dependent on input pin \"index\[9\]\"" {  } { { "lab11.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/lab11.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545550564025 "|lab11|index[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index\[10\] " "No output dependent on input pin \"index\[10\]\"" {  } { { "lab11.v" "" { Text "D:/NJU/Digital Design Practices/workplace/exp12_MusicPlayer/lab11/lab11.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545550564025 "|lab11|index[10]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1545550564025 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "595 " "Implemented 595 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1545550564027 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1545550564027 ""} { "Info" "ICUT_CUT_TM_LCELLS" "518 " "Implemented 518 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1545550564027 ""} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Implemented 12 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1545550564027 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1545550564027 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1545550564027 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545550564047 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 23 15:36:04 2018 " "Processing ended: Sun Dec 23 15:36:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545550564047 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545550564047 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545550564047 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1545550564047 ""}
