Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_intrcntrl_func_synth xil_defaultlib.tb_intrcntrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.latchsre_ldpe
Compiling module unisims_ver.LDPE
Compiling module xil_defaultlib.control_logic
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.irr
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.isr
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.priority_resolver
Compiling module xil_defaultlib.vector_generator
Compiling module xil_defaultlib.intrcntrl
Compiling module xil_defaultlib.tb_intrcntrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_intrcntrl_func_synth
