#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Sep 13 16:26:50 2016
# Process ID: 10552
# Current directory: C:/Users/Justin/Documents/4th School Year/Fall 2016 Semester/EE178/Vivado Projects/EE178_Lab_2/EE178_Lab_2.runs/synth_1
# Command line: vivado.exe -log quad_seven_seg.vds -mode batch -messageDb vivado.pb -notrace -source quad_seven_seg.tcl
# Log file: C:/Users/Justin/Documents/4th School Year/Fall 2016 Semester/EE178/Vivado Projects/EE178_Lab_2/EE178_Lab_2.runs/synth_1/quad_seven_seg.vds
# Journal file: C:/Users/Justin/Documents/4th School Year/Fall 2016 Semester/EE178/Vivado Projects/EE178_Lab_2/EE178_Lab_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source quad_seven_seg.tcl -notrace
Command: synth_design -top quad_seven_seg -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8368 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 273.781 ; gain = 67.430
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'quad_seven_seg' [C:/Users/Justin/Documents/4th School Year/Fall 2016 Semester/EE178/Vivado Projects/EE178_Lab_2/EE178_Lab_2.srcs/sources_1/new/quad_seven_seg.v:9]
INFO: [Synth 8-226] default block is never used [C:/Users/Justin/Documents/4th School Year/Fall 2016 Semester/EE178/Vivado Projects/EE178_Lab_2/EE178_Lab_2.srcs/sources_1/new/quad_seven_seg.v:94]
WARNING: [Synth 8-3848] Net dp in module/entity quad_seven_seg does not have driver. [C:/Users/Justin/Documents/4th School Year/Fall 2016 Semester/EE178/Vivado Projects/EE178_Lab_2/EE178_Lab_2.srcs/sources_1/new/quad_seven_seg.v:30]
INFO: [Synth 8-256] done synthesizing module 'quad_seven_seg' (1#1) [C:/Users/Justin/Documents/4th School Year/Fall 2016 Semester/EE178/Vivado Projects/EE178_Lab_2/EE178_Lab_2.srcs/sources_1/new/quad_seven_seg.v:9]
WARNING: [Synth 8-3331] design quad_seven_seg has unconnected port dp
WARNING: [Synth 8-3331] design quad_seven_seg has unconnected port dot3
WARNING: [Synth 8-3331] design quad_seven_seg has unconnected port dot2
WARNING: [Synth 8-3331] design quad_seven_seg has unconnected port dot1
WARNING: [Synth 8-3331] design quad_seven_seg has unconnected port dot0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 311.203 ; gain = 104.852
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 311.203 ; gain = 104.852
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
