# compile vhdl design source files
vhdl xil_defaultlib  "../../../dsed_audio.srcs/sources_1/new/package_dsed.vhd"
vhdl xil_defaultlib  "../../../dsed_audio.srcs/sources_1/new/en_4_cycles.vhd"
vhdl xil_defaultlib  "../../../dsed_audio.srcs/sim_1/new/tb_en_4_cycles.vhd"

# Do not sort compile order
nosort
