

================================================================
== Vivado HLS Report for 'DoCompute_Block_pro'
================================================================
* Date:           Mon Mar  1 13:13:28 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        cnvW1A1-pynqZ1-Z2
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     2.552|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    2|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     41|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     48|
|Register         |        -|      -|      68|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      68|     89|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |tmp_71_i_fu_40_p2  |     +    |      0|  0|  39|          32|          32|
    |ap_block_state1    |    or    |      0|  0|   2|           1|           1|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0|  41|          33|          33|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  21|          4|    1|          4|
    |ap_done               |   9|          2|    1|          2|
    |numReps_blk_n         |   9|          2|    1|          2|
    |tmp_71_out_out_blk_n  |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  48|         10|    4|         10|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   3|   0|    3|          0|
    |ap_done_reg          |   1|   0|    1|          0|
    |numReps_read_reg_45  |  32|   0|   32|          0|
    |tmp_71_i_reg_51      |  32|   0|   32|          0|
    +---------------------+----+----+-----+-----------+
    |Total                |  68|   0|   68|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | DoCompute_Block__pro | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | DoCompute_Block__pro | return value |
|ap_start               |  in |    1| ap_ctrl_hs | DoCompute_Block__pro | return value |
|ap_done                | out |    1| ap_ctrl_hs | DoCompute_Block__pro | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | DoCompute_Block__pro | return value |
|ap_idle                | out |    1| ap_ctrl_hs | DoCompute_Block__pro | return value |
|ap_ready               | out |    1| ap_ctrl_hs | DoCompute_Block__pro | return value |
|numReps_dout           |  in |   32|   ap_fifo  |        numReps       |    pointer   |
|numReps_empty_n        |  in |    1|   ap_fifo  |        numReps       |    pointer   |
|numReps_read           | out |    1|   ap_fifo  |        numReps       |    pointer   |
|tmp_71_out_out_din     | out |   32|   ap_fifo  |    tmp_71_out_out    |    pointer   |
|tmp_71_out_out_full_n  |  in |    1|   ap_fifo  |    tmp_71_out_out    |    pointer   |
|tmp_71_out_out_write   | out |    1|   ap_fifo  |    tmp_71_out_out    |    pointer   |
+-----------------------+-----+-----+------------+----------------------+--------------+

