$date
	Sun Oct 23 03:43:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#166307
b11100 !
1"
#166310
b11100 &
b11100 %
1$
#166311
0"
#166314
b1110 &
b1110 %
#166318
b111 &
b111 %
#166322
b10110 &
b10110 %
#166326
b1011 &
b1011 %
#166330
b100010 &
b100010 %
#166334
b10001 &
b10001 %
#166338
b110100 &
b110100 %
#166342
b11010 &
b11010 %
#166346
b1101 &
b1101 %
#166350
b101000 &
b101000 %
#166354
b10100 &
b10100 %
#166358
b1010 &
b1010 %
#166362
b101 &
b101 %
#166366
b10000 &
b10000 %
#166370
b1000 &
b1000 %
#166374
b100 &
b100 %
#166378
b10 &
b10 %
#166382
b1 &
1#
b1 %
#166386
b0 &
b0 %
0#
0$
#1129347
b1010 !
1"
#1129350
b1010 &
b1010 %
1$
#1129351
0"
#1129354
b101 &
b101 %
#1129358
b10000 &
b10000 %
#1129362
b1000 &
b1000 %
#1129366
b100 &
b100 %
#1129370
b10 &
b10 %
#1129374
b1 &
1#
b1 %
#1129378
b0 &
b0 %
0#
0$
#2138953
b1100 !
1"
#2138954
b1100 &
b1100 %
1$
#2138955
0"
#2138958
b110 &
b110 %
#2138962
b11 &
b11 %
#2138966
b1010 &
b1010 %
#2138970
b101 &
b101 %
#2138974
b10000 &
b10000 %
#2138978
b1000 &
b1000 %
#2138982
b100 &
b100 %
#2138986
b10 &
b10 %
#2138990
b1 &
1#
b1 %
#2138994
b0 &
b0 %
0#
0$
#4500012
