Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Jul  5 11:29:27 2023
| Host         : xjh-main-pc running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    83 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              85 |           31 |
| No           | No                    | Yes                    |             110 |           38 |
| No           | Yes                   | No                     |             160 |           38 |
| Yes          | No                    | No                     |              59 |           14 |
| Yes          | No                    | Yes                    |              55 |           17 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------------------------------------------+----------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |                    Enable Signal                    |            Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+-----------------------------------------------------+----------------------------------------+------------------+----------------+--------------+
|  clk_1us             |                                                     |                                        |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | uart_send_b8_inst/uart_send_inst/uart_txd_i_1_n_0   | ds18b20_dri_inst/CPU_RESETN            |                1 |              1 |         1.00 |
|  clk_1us             | ds18b20_dri_inst/wr_cnt                             | ds18b20_dri_inst/CPU_RESETN            |                1 |              4 |         4.00 |
|  clk_1us             | ds18b20_dri_inst/wr_data                            |                                        |                1 |              4 |         4.00 |
|  clk_1us             | ds18b20_dri_inst/cmd_cnt                            | ds18b20_dri_inst/CPU_RESETN            |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG |                                                     | led_inst/AN[3]_i_1_n_0                 |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG |                                                     | led_inst/counter_AN_reg__0[3]          |                3 |              4 |         1.33 |
|  CLK100MHZ_IBUF_BUFG | uart_send_b8_inst/tx_cnt[2]_i_1_n_0                 | ds18b20_dri_inst/CPU_RESETN            |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | led_inst/one_ms                                     |                                        |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | uart_send_b8_inst/uart_send_inst/tx_cnt[3]_i_1_n_0  | ds18b20_dri_inst/CPU_RESETN            |                1 |              4 |         4.00 |
|  clk_1us             | ds18b20_dri_inst/rd_cnt                             | ds18b20_dri_inst/CPU_RESETN            |                1 |              5 |         5.00 |
|  CLK100MHZ_IBUF_BUFG |                                                     | result0                                |                1 |              5 |         5.00 |
|  CLK100MHZ_IBUF_BUFG | led_inst/__0/i__n_0                                 |                                        |                2 |              7 |         3.50 |
|  CLK100MHZ_IBUF_BUFG | uart_send_b8_inst/tx_cnt_reg[3]_inv_n_0             | ds18b20_dri_inst/CPU_RESETN            |                4 |              8 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | uart_send_b8_inst/uart_send_inst/tx_data[7]_i_1_n_0 | ds18b20_dri_inst/CPU_RESETN            |                3 |              9 |         3.00 |
|  clk_1us             | ds18b20_dri_inst/org_data                           |                                        |                3 |             12 |         4.00 |
|  clk_1us             | ds18b20_dri_inst/rd_data_0                          | ds18b20_dri_inst/CPU_RESETN            |                4 |             16 |         4.00 |
|  CLK100MHZ_IBUF_BUFG |                                                     | led_inst/counter[0]_i_1__0_n_0         |                5 |             17 |         3.40 |
|  CLK100MHZ_IBUF_BUFG |                                                     |                                        |                9 |             20 |         2.22 |
|  CLK100MHZ_IBUF_BUFG | tempOut[31]_i_1_n_0                                 |                                        |                6 |             32 |         5.33 |
|  clk_1us             |                                                     | ds18b20_dri_inst/CPU_RESETN            |               18 |             55 |         3.06 |
|  CLK100MHZ_IBUF_BUFG |                                                     | ds18b20_dri_inst/CPU_RESETN            |               20 |             55 |         2.75 |
|  result0             |                                                     |                                        |               21 |             64 |         3.05 |
|  CLK100MHZ_IBUF_BUFG |                                                     | LELBC_Test_encrypt_inst/res[0]_i_1_n_0 |               28 |            130 |         4.64 |
+----------------------+-----------------------------------------------------+----------------------------------------+------------------+----------------+--------------+


