


ARM Macro Assembler    Page 1 KL05 Bare Metal Assembly Startup


    1 00000000                 TTL              KL05 Bare Metal Assembly Startup
    2 00000000         ;****************************************************************
    3 00000000         ;* Flash configuration image for area at 0x400-0x40F(+)
    4 00000000         ;* SystemInit subroutine (++)
    5 00000000         ;* SetClock48MHz subroutine (+, +++)
    6 00000000         ;+:Following [3]
    7 00000000         ;++:Following [1].1.1.4.2 Startup routines and [2]
    8 00000000         ;+++:Following [1].4.1 Clocking
    9 00000000         ;[1] Freescale Semiconductor, <B>Kinetis L Peripheral Module Quick
   10 00000000         ;    Reference</B>, KLQRUG, Rev. 0, 9/2012.
   11 00000000         ;[2] Freescale Semiconductor, <B>KL05 Sub-Family Reference Manual</B>,
   12 00000000         ;    KL05P48M48SF1RM, Rev. 3.1, 11/2012.
   13 00000000         ;[3] Freescale startup_MKL05Z4.s and system_MKL05Z4.c
   14 00000000         ;    Device specific configuration file for MKL05Z4
   15 00000000         ;    rev. 2.2, 4/12/2013
   16 00000000         ;[4] RIT CMPE-250 KL46 Bare Metal Assembly Startup, 2/5/2018
   17 00000000         ;Name:  R. W. Melton
   18 00000000         ;Date:  September 13, 2020
   19 00000000         ;Class:  CMPE 250
   20 00000000         ;Section:  All sections
   21 00000000         ;****************************************************************
   22 00000000         ;Assembler directives
   23 00000000                 THUMB
   25 00000000         ;****************************************************************
   26 00000000         ;Include files
   27 00000000         ;  MKL05Z4.s
   28 00000000                 GET              MKL05Z4.s
   30 00000000         ;****************************************************************
   31 00000000         ;EQUates
   32 00000000         ;---------------------------------------------------------------
   33 00000000         ;Clock source values
   34 00000000         ;External crystal frequency (Hz)
   35 00000000 00008000 
                       CPU_XTAL_CLK_HZ
                               EQU              32768
   36 00000000         ;Slow internal oscillator frequency (Hz)
   37 00000000 00008000 
                       CPU_INT_SLOW_CLK_HZ
                               EQU              32768
   38 00000000         ;Fast internal oscillator frequency (Hz)
   39 00000000 003D0900 
                       CPU_INT_FAST_CLK_HZ



ARM Macro Assembler    Page 2 KL05 Bare Metal Assembly Startup


                               EQU              4000000
   40 00000000         ;Default system clock frequency (Hz)
   41 00000000 02DC0000 
                       DEFAULT_SYSTEM_CLOCK
                               EQU              47972352
   42 00000000         ;---------------------------------------------------------------
   43 00000000         ;MCG_C1 MCG Control 1 Register
   44 00000000         ; 00-->7-6:CLKS=clock source select (FLL)
   45 00000000         ;000-->5-3:FRDIV=FLL external reference divider (1 for LF range)
   46 00000000         ;  0-->  2:IREFS=internal reference select (for FLL) (external)
   47 00000000         ;  1-->  1:IRCLKEN=internal reference clock (MCGIRCLK) enable
   48 00000000         ;  0-->  0:IREFSTEN=internal reference stop enable
   49 00000000 00000002 
                       MCG_C1_FLL_DIV1_IRCLKEXTSTOP
                               EQU              MCG_C1_IRCLKEN_MASK
   50 00000000         ;---------------------------------------------------------------
   51 00000000         ;MCG_C2 MCG Control 2 Register 
   52 00000000         ; 0-->  7:LOCRE0=loss of clock reset enable (interrupt, not reset)
   53 00000000         ;00-->5-4:RANGE0=frequency range select (low frequency)
   54 00000000         ; 0-->  3:HGO0=high gain oscillator select (low-power)
   55 00000000         ; 1-->  2:EREFS0=external reference select (oscillator)
   56 00000000         ; 0-->  1:LP=low power select (FLL not disabled in bypass)
   57 00000000         ; 0-->  0:IRCS=internal reference clock select (slow)
   58 00000000 00000004 
                       MCG_C2_LF_EREFOSC
                               EQU              MCG_C2_EREFS0_MASK
   59 00000000         ;---------------------------------------------------------------
   60 00000000         ;MCG_C4 MCG Control 4 Register
   61 00000000         ;  1-->   7:DMX32=DCO maximum frequency with 32.768 kHz ref
   62 00000000         ;                (25%)
   63 00000000         ;  01-->6-5:DRST_DRS=DCO range select (mid range)
   64 00000000         ;keep-->4-1:FCTRIM=fast internal reference clock trim setting
   65 00000000         ;keep-->  0:SCFTRIM=slow internal reference clock fine trim
   67 00000000 000000A0 
                       MCG_C4_DCO_25PMAX_MID
                               EQU              (MCG_C4_DMX32_MASK :OR:                               (1 << MCG_C4_DRST
_DRS_SHIFT))
   68 00000000         ;---------------------------------------------------------------
   69 00000000         ;Port A
   71 00000000 01000000 
                       PORT_PCR_SET_PTA3_EXTAL
                               EQU              (PORT_PCR_ISF_MASK :OR:                                 PORT_PCR_MUX_SE



ARM Macro Assembler    Page 3 KL05 Bare Metal Assembly Startup


LECT_0_MASK)
   73 00000000 01000000 
                       PORT_PCR_SET_PTA4_XTAL
                               EQU              (PORT_PCR_ISF_MASK :OR:                                 PORT_PCR_MUX_SE
LECT_0_MASK)
   74 00000000         ;---------------------------------------------------------------
   75 00000000         ;OSC0_CR
   76 00000000         ;1-->7:ERCLKEN=external reference enable
   77 00000000         ;0-->5:EREFSTEN=external reference stop enable
   78 00000000         ;0-->3:SC2P=oscillator 2-pF capacitor load configure (disabled)
   79 00000000         ;0-->2:SC4P=oscillator 4-pF capacitor load configure (disabled)
   80 00000000         ;0-->1:SC8P=oscillator 8-pF capacitor load configure (disabled)
   81 00000000         ;0-->0:SC16P=oscillator 16-pF capacitor load configure (disabled)
   82 00000000 00000080 
                       OSC0_CR_ERCLK_STOP_NOLOAD
                               EQU              OSC_CR_ERCLKEN_MASK
   83 00000000         ;---------------------------------------------------------------
   84 00000000         ;SIM_CLKDIV1
   85 00000000         ;0000-->31-28:OUTDIV1=clock 1 output divider value (1)
   86 00000000         ;             :set divider for core/system clock,
   87 00000000         ;             :from which bus/flash clocks are derived
   88 00000000         ;             :divide by OUTDIV1 + 1
   89 00000000         ;001-->18-16:OUTDIV4=clock 4 output divider value (2)
   90 00000000         ;             :sets divider for bus and flash clocks,
   91 00000000         ;             :relative to core/system clock
   92 00000000         ;             :divide by OUTDIV4 + 1
   93 00000000 00010000 
                       SIM_CLKDIV1_COREDIV1_BUSDIV2
                               EQU              (1 << SIM_CLKDIV1_OUTDIV4_SHIFT)
   94 00000000         ;---------------------------------------------------------------
   95 00000000         ;SIM_COPC
   96 00000000         ;00-->3-2:COPT=COP watchdog timeout (disabled)
   97 00000000         ; 0-->  1:COPCLKS=COP clock select (x)
   98 00000000         ; 0-->  0:COPW=COP windowed mode (x)
   99 00000000 00000000 
                       SIM_COPC_COP_DISABLED
                               EQU              0
  100 00000000         ;****************************************************************
  101 00000000                 AREA             Start,CODE,READONLY
  102 00000000                 EXPORT           Startup
  103 00000000         ;---------------------------------------------------------------
  104 00000000         Startup PROC             {}



ARM Macro Assembler    Page 4 KL05 Bare Metal Assembly Startup


  105 00000000         ;****************************************************************
  106 00000000         ;Performs the following startup tasks
  107 00000000         ;* System initialization
  108 00000000         ;* Mask interrupts
  109 00000000         ;* Configure 48-MHz system clock
  110 00000000         ;Calls:  SystemInit
  111 00000000         ;        SetClock48MHz
  112 00000000         ;Input:  None
  113 00000000         ;Output:  None
  114 00000000         ;Modifies:  R0-R15;APSR
  115 00000000         ;****************************************************************
  116 00000000         ;Save return address
  117 00000000 B500            PUSH             {LR}
  118 00000002         ;Initialize system
  119 00000002 F7FF FFFE       BL               SystemInit
  120 00000006         ;Mask interrupts
  121 00000006 B672            CPSID            I
  122 00000008         ;Configure 48-MHz system clock
  123 00000008 F7FF FFFE       BL               SetClock48MHz
  124 0000000C         ;Return
  125 0000000C BD00            POP              {PC}
  126 0000000E                 ENDP
  127 0000000E         ;---------------------------------------------------------------
  128 0000000E         SystemInit
                               PROC             {}
  129 0000000E         ;****************************************************************
  130 0000000E         ;Performs the following system initialization tasks.
  131 0000000E         ;* Mask interrupts
  132 0000000E         ;* Disable watchdog timer (+)
  133 0000000E         ;* Initialize registers to known state for debugger
  134 0000000E         ;+:Following [1].1.1.4.2 Startup routines: 1 Disable watchdog
  135 0000000E         ;[1] Freescale Semiconductor, <B>Kinetis L Peripheral Module Quick
  136 0000000E         ;    Reference</B>, KLQRUG, Rev. 0, 9/2012.
  137 0000000E         ;Input:  None
  138 0000000E         ;Output:  None
  139 0000000E         ;Modifies:  R0-R15;APSR
  140 0000000E         ;****************************************************************
  141 0000000E         ;Mask interrupts
  142 0000000E B672            CPSID            I
  143 00000010         ;Disable COP watchdog timer
  144 00000010 4822            LDR              R0,=SIM_COPC
  145 00000012 2100            MOVS             R1,#SIM_COPC_COP_DISABLED



ARM Macro Assembler    Page 5 KL05 Bare Metal Assembly Startup


  146 00000014 6001            STR              R1,[R0,#0]
  147 00000016         ;Put return on stack
  148 00000016 B500            PUSH             {LR}
  149 00000018         ;Initialize registers
  150 00000018 4921            LDR              R1,=0x11111111
  151 0000001A 184A            ADDS             R2,R1,R1
  152 0000001C 1853            ADDS             R3,R2,R1
  153 0000001E 185C            ADDS             R4,R3,R1
  154 00000020 1865            ADDS             R5,R4,R1
  155 00000022 186E            ADDS             R6,R5,R1
  156 00000024 1877            ADDS             R7,R6,R1
  157 00000026 1878            ADDS             R0,R7,R1
  158 00000028 4680            MOV              R8,R0
  159 0000002A 1840            ADDS             R0,R0,R1
  160 0000002C 4681            MOV              R9,R0
  161 0000002E 1840            ADDS             R0,R0,R1
  162 00000030 4682            MOV              R10,R0
  163 00000032 1840            ADDS             R0,R0,R1
  164 00000034 4683            MOV              R11,R0
  165 00000036 1840            ADDS             R0,R0,R1
  166 00000038 4684            MOV              R12,R0
  167 0000003A 1840            ADDS             R0,R0,R1
  168 0000003C 1840            ADDS             R0,R0,R1
  169 0000003E 4686            MOV              R14,R0
  170 00000040 2000            MOVS             R0,#0
  171 00000042 BD00            POP              {PC}
  172 00000044                 ENDP
  173 00000044         ;---------------------------------------------------------------
  174 00000044         SetClock48MHz
                               PROC             {R0-R14}
  175 00000044         ;****************************************************************
  176 00000044         ;Multipurpose clock generator (MCG) in FLL engaged external (FEE) mode
  177 00000044         ;Establishes 48-MHz FLL clock from 32.678-kHz external crystal
  178 00000044         ;Core clock = 47.97MHz
  179 00000044         ;BusClock = 23.98MHz
  180 00000044         ;Corresponds to CLOCK_SETUP = 1 in system_MKL05Z4.c
  181 00000044         ;Follows [3], [2].24.5.1 MCG module initialization sequence,
  182 00000044         ;  and [1].4.1 Clocking 3: Configuration examples,
  183 00000044         ;[1] Freescale Semiconductor, <B>Kinetis L Peripheral Module Quick
  184 00000044         ;    Reference</B>, KLQRUG, Rev. 0, 9/2012.
  185 00000044         ;[2] Freescale Semiconductor, <B>KL05 Sub-Family Reference Manual</B>,
  186 00000044         ;    KL05P48M48SF1RM, Rev. 3.1, 11/2012.



ARM Macro Assembler    Page 6 KL05 Bare Metal Assembly Startup


  187 00000044         ;[3] Freescale startup_MKL05Z4.s and system_MKL05Z4.c
  188 00000044         ;    rev. 1.6, 4/11/2013
  189 00000044         ;Input:  None
  190 00000044         ;Output:  None
  191 00000044         ;Modifies:  APSR
  192 00000044         ;****************************************************************
  193 00000044 B40F            PUSH             {R0-R3}
  194 00000046         ;Configure for external clock from external 32-kHz oscillator
  195 00000046         ;  EXTAL0 on PTA3
  196 00000046         ;  XTAL0 on PTA4
  197 00000046         ;Enable PORT A
  198 00000046 4817            LDR              R0,=SIM_SCGC5
  199 00000048 4917            LDR              R1,=SIM_SCGC5_PORTA_MASK
  200 0000004A 6802            LDR              R2,[R0,#0]
  201 0000004C 430A            ORRS             R2,R2,R1
  202 0000004E 6002            STR              R2,[R0,#0]
  203 00000050         ;Set PORT A Pin 3 for EXTAL0
  204 00000050 4816            LDR              R0,=PORTA_BASE
  205 00000052 4917            LDR              R1,=PORT_PCR_SET_PTA3_EXTAL
  206 00000054 60C1            STR              R1,[R0,#PORTA_PCR3_OFFSET]
  207 00000056         ;Set PORT A Pin 4 for XTAL0
  208 00000056         ;PORT_PCR_SET same as PTA3 already in R1
  209 00000056         ;LDR     R1,=PORT_PCR_SET_PTA4_EXTAL
  210 00000056 6101            STR              R1,[R0,#PORTA_PCR4_OFFSET]
  211 00000058         ;Update clock dividers:  system/core = 1; bus/flash = 2
  212 00000058         ;[1] defers this step until first part of switching to FEE mode
  213 00000058 4816            LDR              R0,=SIM_CLKDIV1
  214 0000005A 4917            LDR              R1,=SIM_CLKDIV1_COREDIV1_BUSDIV2
  215 0000005C 6001            STR              R1,[R0,#0]
  216 0000005E         ;------------------------------------------
  217 0000005E         ;Establish FLL engaged external mode (FEE)
  218 0000005E         ;------------------------------------------
  219 0000005E         ;First configure oscillator settings in MCG_C2
  220 0000005E         ;  RANGE is determined from external frequency
  221 0000005E         ;  Since RANGE affects FRDIV, it must be set
  222 0000005E         ;  correctly even with an external clock
  223 0000005E         ;  * Low frequency range
  224 0000005E         ;  * External reference oscillator
  225 0000005E 4817            LDR              R0,=MCG_BASE
  226 00000060 2104            MOVS             R1,#MCG_C2_LF_EREFOSC
  227 00000062 7041            STRB             R1,[R0,#MCG_C2_OFFSET]
  228 00000064         ;Enable external reference clock OSCERCLK,



ARM Macro Assembler    Page 7 KL05 Bare Metal Assembly Startup


  229 00000064         ;without additional oscillator load
  230 00000064 4A16            LDR              R2,=OSC0_CR
  231 00000066 2180            MOVS             R1,#OSC0_CR_ERCLK_STOP_NOLOAD
  232 00000068 7011            STRB             R1,[R2,#0]
  233 0000006A         ;FRDIV set to keep FLL ref clock within
  234 0000006A         ;correct range, determined by ref clock.
  235 0000006A         ;  For 1-KHz ref, need divide by 1 (FRDIV = 0)
  236 0000006A         ;  CLKS must be set to 2_00 to select FLL
  237 0000006A         ;  Clearing IREFS selects and enables
  238 0000006A         ;    external oscillator
  239 0000006A         ;  [3] sets IRCLKEN for internal reference clock as MCGIRCLK
  240 0000006A         ;  [2] states this is optional:  convenient to allow
  241 0000006A         ;      switching between internal and external but
  242 0000006A         ;      consumes more power
  243 0000006A 2102            MOVS             R1,#MCG_C1_FLL_DIV1_IRCLKEXTSTOP
  244 0000006C 7001            STRB             R1,[R0,#MCG_C1_OFFSET]
  245 0000006E         ;Wait for oscillator initialization cycles
  246 0000006E         ;to complete and become stable
  247 0000006E         ;[2] suggests doing this step here
  248 0000006E         ;[3] omits this step
  249 0000006E 2102            MOVS             R1,#MCG_S_OSCINIT0_MASK
  250 00000070         SetClock48MHz_Wait_MCG_S_OSCINIT0    ;repeat {
  251 00000070 7982            LDRB             R2,[R0,#MCG_S_OFFSET]
  252 00000072 4211            TST              R1,R2
  253 00000074 D0FC            BEQ              SetClock48MHz_Wait_MCG_S_OSCINIT0 ;} until OSCINIT0
  254 00000076         ;Wait for source of the FLL reference clock 
  255 00000076         ;to be the external reference clock.
  256 00000076         ;[2] suggests doing this step here
  257 00000076         ;[3] defers until after MCG_C4 initialization
  258 00000076         ;(MCG_S:  IREFST becomes 0)
  259 00000076 2110            MOVS             R1,#MCG_S_IREFST_MASK
  260 00000078         SetClock48MHz_Wait_MCG_S_IREFST_Clear ;do {
  261 00000078 7982            LDRB             R2,[R0,#MCG_S_OFFSET]
  262 0000007A 4211            TST              R1,R2
  263 0000007C D1FC            BNE              SetClock48MHz_Wait_MCG_S_IREFST_Clear ;} while IREFST
  264 0000007E         ;[1] omits this step
  265 0000007E         ;Reference range:  31.25–39.0625 kHz
  266 0000007E         ;FLL factor:  1280
  267 0000007E         ;DCO range:  40–50 MHz
  268 0000007E         ;Preserve FCTRIM and SCFTRIM
  269 0000007E 78C2            LDRB             R2,[R0,#MCG_C4_OFFSET]
  270 00000080 2160            MOVS             R1,#MCG_C4_DRST_DRS_MASK



ARM Macro Assembler    Page 8 KL05 Bare Metal Assembly Startup


  271 00000082 23A0            MOVS             R3,#MCG_C4_DCO_25PMAX_MID
  272 00000084 438A            BICS             R2,R2,R1
  273 00000086 431A            ORRS             R2,R2,R3
  274 00000088 70C2            STRB             R2,[R0,#MCG_C4_OFFSET]
  275 0000008A         ;Wait until output of FLL is selected [3]
  276 0000008A 210C            MOVS             R1,#MCG_S_CLKST_MASK
  277 0000008C         SetClock48MHz_Wait_MCG_FLL_Selected  ;do {
  278 0000008C 7982            LDRB             R2,[R0,#MCG_S_OFFSET]
  279 0000008E 4211            TST              R1,R2
  280 00000090 D1FC            BNE              SetClock48MHz_Wait_MCG_FLL_Selected ;} while CLKST
  281 00000092         ;Now have 48-MHz FLL clock,
  282 00000092         ;48-MHz core clock, and 24-MHz bus clock
  283 00000092 BC0F            POP              {R0-R3}
  284 00000094 4770            BX               LR
  285 00000096                 ENDP
  286 00000096         ;****************************************************************
  287 00000096 00 00           ALIGN
  288 00000098         ;Program template for CMPE-250 uses main as "Reset_Handler"
  289 00000098         ;           EXPORT  Reset_Handler
  290 00000098         ;****************************************************************
  291 00000098         ;Goto main
  292 00000098         ;****************************************************************
  293 00000098         ;           LDR     R0,=main
  294 00000098         ;           BX      R0
  295 00000098                 EXPORT           Dummy_Handler
  296 00000098                 EXPORT           HardFault_Handler  [WEAK]
  297 00000098         Dummy_Handler
                               PROC             {}
  298 00000098         HardFault_Handler
  299 00000098         ;****************************************************************
  300 00000098         ;Dummy exception handler (infinite loop)
  301 00000098         ;****************************************************************
  302 00000098 E7FE            B                .
  303 0000009A                 ENDP
  304 0000009A         ;---------------------------------------------------------------
  305 0000009A 00 00           ALIGN
  306 0000009C         ;****************************************************************
  307 0000009C 40048100 
              11111111 
              40048038 
              00000200 
              40049000 



ARM Macro Assembler    Page 9 KL05 Bare Metal Assembly Startup


              01000000 
              40048044 
              00010000 
              40064000 
              40065000         AREA             |.ARM.__at_0xC0|,DATA,NOALLOC,READONLY
  308 00000000         ;Program once field:  0xC0-0xFF
  309 00000000 00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00               SPACE            0x40
  310 00000040         ;****************************************************************
  311 00000040                 IF               :LNOT::DEF:RAM_TARGET
  312 00000040                 AREA             |.ARM.__at_0x400|,CODE,READONLY
  313 00000000 FF FF           DCB              FCF_BACKDOOR_KEY0,FCF_BACKDOOR_KEY1
  314 00000002 FF FF           DCB              FCF_BACKDOOR_KEY2,FCF_BACKDOOR_KEY3
  315 00000004 FF FF           DCB              FCF_BACKDOOR_KEY4,FCF_BACKDOOR_KEY5
  316 00000006 FF FF           DCB              FCF_BACKDOOR_KEY6,FCF_BACKDOOR_KEY7
  317 00000008 FF FF FF 
              FF               DCB              FCF_FPROT0,FCF_FPROT1,FCF_FPROT2,FCF_FPROT3
  318 0000000C 7E FF FF 
              FF               DCB              FCF_FSEC,FCF_FOPT,0xFF,0xFF
  319 00000010                 ENDIF
  320 00000010         ;****************************************************************
  321 00000010                 AREA             |.ARM.__at_0x1FFFFC00|,DATA,READWRITE,ALIGN=3



ARM Macro Assembler    Page 10 KL05 Bare Metal Assembly Startup


  322 00000000                 EXPORT           __initial_sp
  323 00000000         ;Allocate system stack beginning at lowest address of RAM
  324 00000000                 IF               :LNOT::DEF:SSTACK_SIZE
  326                          ENDIF
  327 00000000 00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 



ARM Macro Assembler    Page 11 KL05 Bare Metal Assembly Startup


              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 



ARM Macro Assembler    Page 12 KL05 Bare Metal Assembly Startup


              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00 00 00 
              00       Stack_Mem
                               SPACE            SSTACK_SIZE
  328 00000100         __initial_sp
  329 00000100         ;****************************************************************
  330 00000100                 END
Command Line: --debug --length=49 --width=120 --diag_suppress=9931 --cpu=Cortex-M0+ --apcs=interwork --depend=.\objects\
start.d -o.\objects\start.o -IC:\Users\shubh\AppData\Local\Arm\Packs\Keil\Kinetis_KLxx_DFP\1.14.0\Device\Include -IC:\Ke
il_v5\ARM\CMSIS\Include --predefine="__EVAL SETA 1" --predefine="__UVISION_VERSION SETA 533" --predefine="MKL05Z32xxx4 S
ETA 1" --list=.\listings\start.lst Start.s
