// Seed: 471600861
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(id_3 or posedge 1'b0) begin : LABEL_0
    id_4 = id_2;
    assert (id_2);
  end
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  always @(id_3 or posedge id_3) assign id_3 = id_3;
endmodule
