-makelib xcelium_lib/xbip_utils_v3_0_10 \
  "../../../../SDDR_ST_AXI.srcs/sources_1/bd/SDDR_AXI_ST/ip/SDDR_AXI_ST_SDDR_ST_0_0/src/ST_TIMER/hdl/xbip_utils_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/c_reg_fd_v12_0_6 \
  "../../../../SDDR_ST_AXI.srcs/sources_1/bd/SDDR_AXI_ST/ip/SDDR_AXI_ST_SDDR_ST_0_0/src/ST_TIMER/hdl/c_reg_fd_v12_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_dsp48_wrapper_v3_0_4 \
  "../../../../SDDR_ST_AXI.srcs/sources_1/bd/SDDR_AXI_ST/ip/SDDR_AXI_ST_SDDR_ST_0_0/src/ST_TIMER/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_pipe_v3_0_6 \
  "../../../../SDDR_ST_AXI.srcs/sources_1/bd/SDDR_AXI_ST/ip/SDDR_AXI_ST_SDDR_ST_0_0/src/ST_TIMER/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_dsp48_addsub_v3_0_6 \
  "../../../../SDDR_ST_AXI.srcs/sources_1/bd/SDDR_AXI_ST/ip/SDDR_AXI_ST_SDDR_ST_0_0/src/ST_TIMER/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_addsub_v3_0_6 \
  "../../../../SDDR_ST_AXI.srcs/sources_1/bd/SDDR_AXI_ST/ip/SDDR_AXI_ST_SDDR_ST_0_0/src/ST_TIMER/hdl/xbip_addsub_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/c_addsub_v12_0_13 \
  "../../../../SDDR_ST_AXI.srcs/sources_1/bd/SDDR_AXI_ST/ip/SDDR_AXI_ST_SDDR_ST_0_0/src/ST_TIMER/hdl/c_addsub_v12_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/c_gate_bit_v12_0_6 \
  "../../../../SDDR_ST_AXI.srcs/sources_1/bd/SDDR_AXI_ST/ip/SDDR_AXI_ST_SDDR_ST_0_0/src/ST_TIMER/hdl/c_gate_bit_v12_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_counter_v3_0_6 \
  "../../../../SDDR_ST_AXI.srcs/sources_1/bd/SDDR_AXI_ST/ip/SDDR_AXI_ST_SDDR_ST_0_0/src/ST_TIMER/hdl/xbip_counter_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/c_counter_binary_v12_0_13 \
  "../../../../SDDR_ST_AXI.srcs/sources_1/bd/SDDR_AXI_ST/ip/SDDR_AXI_ST_SDDR_ST_0_0/src/ST_TIMER/hdl/c_counter_binary_v12_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/SDDR_AXI_ST/ip/SDDR_AXI_ST_SDDR_ST_0_0/src/ST_TIMER/sim/ST_TIMER.vhd" \
  "../../../bd/SDDR_AXI_ST/ipshared/09ce/src/SDDR_ST.vhd" \
  "../../../bd/SDDR_AXI_ST/ip/SDDR_AXI_ST_SDDR_ST_0_0/sim/SDDR_AXI_ST_SDDR_ST_0_0.vhd" \
-endlib
-makelib xcelium_lib/axi_lite_ipif_v3_0_4 \
  "../../../../SDDR_ST_AXI.srcs/sources_1/bd/SDDR_AXI_ST/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/lib_cdc_v1_0_2 \
  "../../../../SDDR_ST_AXI.srcs/sources_1/bd/SDDR_AXI_ST/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \
-endlib
-makelib xcelium_lib/interrupt_control_v3_1_4 \
  "../../../../SDDR_ST_AXI.srcs/sources_1/bd/SDDR_AXI_ST/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/axi_gpio_v2_0_21 \
  "../../../../SDDR_ST_AXI.srcs/sources_1/bd/SDDR_AXI_ST/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/SDDR_AXI_ST/ip/SDDR_AXI_ST_axi_gpio_0_0/sim/SDDR_AXI_ST_axi_gpio_0_0.vhd" \
-endlib
-makelib xcelium_lib/xlconcat_v2_1_3 \
  "../../../../SDDR_ST_AXI.srcs/sources_1/bd/SDDR_AXI_ST/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/SDDR_AXI_ST/ip/SDDR_AXI_ST_xlconcat_0_0/sim/SDDR_AXI_ST_xlconcat_0_0.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/SDDR_AXI_ST/ip/SDDR_AXI_ST_axi_gpio_0_1/sim/SDDR_AXI_ST_axi_gpio_0_1.vhd" \
  "../../../bd/SDDR_AXI_ST/sim/SDDR_AXI_ST.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  glbl.v
-endlib

