Fitter report for ece385_finalprj
Fri Nov 15 22:35:19 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. I/O Assignment Warnings
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Fitter RAM Summary
 28. |final_top|final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|altsyncram:mem_rtl_0|altsyncram_ugi1:auto_generated|ALTSYNCRAM
 29. Routing Usage Summary
 30. LAB Logic Elements
 31. LAB-wide Signals
 32. LAB Signals Sourced
 33. LAB Signals Sourced Out
 34. LAB Distinct Inputs
 35. I/O Rules Summary
 36. I/O Rules Details
 37. I/O Rules Matrix
 38. Fitter Device Options
 39. Operating Settings and Conditions
 40. Fitter Messages
 41. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Fri Nov 15 22:35:18 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; ece385_finalprj                             ;
; Top-level Entity Name              ; final_top                                   ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE115F29C7                               ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 3,532 / 114,480 ( 3 % )                     ;
;     Total combinational functions  ; 2,766 / 114,480 ( 2 % )                     ;
;     Dedicated logic registers      ; 2,377 / 114,480 ( 2 % )                     ;
; Total registers                    ; 2496                                        ;
; Total pins                         ; 171 / 529 ( 32 % )                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 26,624 / 3,981,312 ( < 1 % )                ;
; Embedded Multiplier 9-bit elements ; 0 / 532 ( 0 % )                             ;
; Total PLLs                         ; 1 / 4 ( 25 % )                              ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE115F29C7                         ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                ; 2.5 V                                 ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.06        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.2%      ;
;     Processor 3            ;   1.2%      ;
;     Processor 4            ;   1.2%      ;
;     Processor 5            ;   1.2%      ;
;     Processor 6            ;   1.2%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                           ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                          ; Destination Port ; Destination Port Name ;
+--------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|output_data[0]                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|altsyncram:mem_rtl_0|altsyncram_ugi1:auto_generated|ram_block1a0                                                              ; PORTBDATAOUT     ;                       ;
; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|output_data[1]                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|altsyncram:mem_rtl_0|altsyncram_ugi1:auto_generated|ram_block1a1                                                              ; PORTBDATAOUT     ;                       ;
; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|output_data[2]                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|altsyncram:mem_rtl_0|altsyncram_ugi1:auto_generated|ram_block1a2                                                              ; PORTBDATAOUT     ;                       ;
; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|output_data[3]                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|altsyncram:mem_rtl_0|altsyncram_ugi1:auto_generated|ram_block1a3                                                              ; PORTBDATAOUT     ;                       ;
; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|output_data[4]                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|altsyncram:mem_rtl_0|altsyncram_ugi1:auto_generated|ram_block1a4                                                              ; PORTBDATAOUT     ;                       ;
; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|output_data[5]                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|altsyncram:mem_rtl_0|altsyncram_ugi1:auto_generated|ram_block1a5                                                              ; PORTBDATAOUT     ;                       ;
; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|output_data[6]                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|altsyncram:mem_rtl_0|altsyncram_ugi1:auto_generated|ram_block1a6                                                              ; PORTBDATAOUT     ;                       ;
; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|output_data[7]                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|altsyncram:mem_rtl_0|altsyncram_ugi1:auto_generated|ram_block1a7                                                              ; PORTBDATAOUT     ;                       ;
; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|output_data[8]                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|altsyncram:mem_rtl_0|altsyncram_ugi1:auto_generated|ram_block1a8                                                              ; PORTBDATAOUT     ;                       ;
; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|output_data[9]                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|altsyncram:mem_rtl_0|altsyncram_ugi1:auto_generated|ram_block1a9                                                              ; PORTBDATAOUT     ;                       ;
; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|output_data[10]                    ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|altsyncram:mem_rtl_0|altsyncram_ugi1:auto_generated|ram_block1a10                                                             ; PORTBDATAOUT     ;                       ;
; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|output_data[11]                    ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|altsyncram:mem_rtl_0|altsyncram_ugi1:auto_generated|ram_block1a11                                                             ; PORTBDATAOUT     ;                       ;
; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|output_data[12]                    ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|altsyncram:mem_rtl_0|altsyncram_ugi1:auto_generated|ram_block1a12                                                             ; PORTBDATAOUT     ;                       ;
; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|output_data[13]                    ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|altsyncram:mem_rtl_0|altsyncram_ugi1:auto_generated|ram_block1a13                                                             ; PORTBDATAOUT     ;                       ;
; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|output_data[14]                    ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|altsyncram:mem_rtl_0|altsyncram_ugi1:auto_generated|ram_block1a14                                                             ; PORTBDATAOUT     ;                       ;
; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|output_data[15]                    ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|altsyncram:mem_rtl_0|altsyncram_ugi1:auto_generated|ram_block1a15                                                             ; PORTBDATAOUT     ;                       ;
; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|output_data[16]                    ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|altsyncram:mem_rtl_0|altsyncram_ugi1:auto_generated|ram_block1a16                                                             ; PORTBDATAOUT     ;                       ;
; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|output_data[17]                    ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|altsyncram:mem_rtl_0|altsyncram_ugi1:auto_generated|ram_block1a17                                                             ; PORTBDATAOUT     ;                       ;
; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|output_data[18]                    ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|altsyncram:mem_rtl_0|altsyncram_ugi1:auto_generated|ram_block1a18                                                             ; PORTBDATAOUT     ;                       ;
; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|output_data[19]                    ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|altsyncram:mem_rtl_0|altsyncram_ugi1:auto_generated|ram_block1a19                                                             ; PORTBDATAOUT     ;                       ;
; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|output_data[20]                    ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|altsyncram:mem_rtl_0|altsyncram_ugi1:auto_generated|ram_block1a20                                                             ; PORTBDATAOUT     ;                       ;
; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|output_data[21]                    ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|altsyncram:mem_rtl_0|altsyncram_ugi1:auto_generated|ram_block1a21                                                             ; PORTBDATAOUT     ;                       ;
; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|output_data[22]                    ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|altsyncram:mem_rtl_0|altsyncram_ugi1:auto_generated|ram_block1a22                                                             ; PORTBDATAOUT     ;                       ;
; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|output_data[23]                    ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|altsyncram:mem_rtl_0|altsyncram_ugi1:auto_generated|ram_block1a23                                                             ; PORTBDATAOUT     ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[0]                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[0]~output                                                                                                                                                                                                       ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[1]~output                                                                                                                                                                                                       ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[2]                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[2]~output                                                                                                                                                                                                       ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[3]                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[3]~output                                                                                                                                                                                                       ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[4]                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[4]~output                                                                                                                                                                                                       ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[5]                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[5]~output                                                                                                                                                                                                       ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[6]                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[6]~output                                                                                                                                                                                                       ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[7]~output                                                                                                                                                                                                       ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[8]~output                                                                                                                                                                                                       ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[9]~output                                                                                                                                                                                                       ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[10]                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[10]~output                                                                                                                                                                                                      ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[11]                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[11]~output                                                                                                                                                                                                      ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[12]                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[12]~output                                                                                                                                                                                                      ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_bank[0]                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[0]~output                                                                                                                                                                                                         ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_bank[1]                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[1]~output                                                                                                                                                                                                         ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_cmd[0]                                                                       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                     ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_cmd[0]                                                                       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_WE_N~output                                                                                                                                                                                                          ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_cmd[0]                                                                       ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_cmd[1]                                                                       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                     ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_cmd[1]                                                                       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_CAS_N~output                                                                                                                                                                                                         ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_cmd[1]                                                                       ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_cmd[2]                                                                       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                     ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_cmd[2]                                                                       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_RAS_N~output                                                                                                                                                                                                         ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_cmd[2]                                                                       ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_cmd[3]                                                                       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_CS_N~output                                                                                                                                                                                                          ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_cmd[3]                                                                       ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[0]                                                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[0]~_Duplicate_1                                                                                                                                                    ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[0]                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                         ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[1]                                                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[1]~_Duplicate_1                                                                                                                                                    ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[1]                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                         ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[2]                                                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[2]~_Duplicate_1                                                                                                                                                    ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[2]                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                         ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[3]                                                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[3]~_Duplicate_1                                                                                                                                                    ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[3]                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                         ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[4]                                                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[4]~_Duplicate_1                                                                                                                                                    ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[4]                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                         ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[5]                                                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[5]~_Duplicate_1                                                                                                                                                    ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[5]                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                         ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[6]                                                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[6]~_Duplicate_1                                                                                                                                                    ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[6]                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                         ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[7]                                                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[7]~_Duplicate_1                                                                                                                                                    ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[7]                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                         ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[8]                                                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[8]~_Duplicate_1                                                                                                                                                    ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[8]                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                         ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[9]                                                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[9]~_Duplicate_1                                                                                                                                                    ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[9]                                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                         ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[10]                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[10]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[10]                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                        ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[11]                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[11]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[11]                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                        ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[12]                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[12]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[12]                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                        ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[13]                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[13]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[13]                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                        ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[14]                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[14]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[14]                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                        ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[15]                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[15]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[15]                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                        ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[16]                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[16]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[16]                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[16]~output                                                                                                                                                                                                        ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[17]                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[17]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[17]                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[17]~output                                                                                                                                                                                                        ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[18]                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[18]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[18]                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[18]~output                                                                                                                                                                                                        ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[19]                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[19]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[19]                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[19]~output                                                                                                                                                                                                        ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[20]                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[20]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[20]                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[20]~output                                                                                                                                                                                                        ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[21]                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[21]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[21]                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[21]~output                                                                                                                                                                                                        ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[22]                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[22]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[22]                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[22]~output                                                                                                                                                                                                        ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[23]                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[23]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[23]                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[23]~output                                                                                                                                                                                                        ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[24]                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[24]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[24]                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[24]~output                                                                                                                                                                                                        ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[25]                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[25]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[25]                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[25]~output                                                                                                                                                                                                        ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[26]                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[26]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[26]                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[26]~output                                                                                                                                                                                                        ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[27]                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[27]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[27]                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[27]~output                                                                                                                                                                                                        ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[28]                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[28]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[28]                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[28]~output                                                                                                                                                                                                        ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[29]                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[29]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[29]                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[29]~output                                                                                                                                                                                                        ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[30]                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[30]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[30]                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[30]~output                                                                                                                                                                                                        ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[31]                                                                     ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[31]~_Duplicate_1                                                                                                                                                   ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[31]                                                                     ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[31]~output                                                                                                                                                                                                        ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[0]                                                                       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQM[0]~output                                                                                                                                                                                                        ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[1]                                                                       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQM[1]~output                                                                                                                                                                                                        ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[2]                                                                       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQM[2]~output                                                                                                                                                                                                        ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[3]                                                                       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQM[3]~output                                                                                                                                                                                                        ; I                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe                                                                             ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_1                                                                                                                                                           ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe                                                                             ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                         ; OE               ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe                                                                             ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_1                                                                ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_2                                                                                                                                                           ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_1                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                         ; OE               ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_1                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_2                                                                ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_3                                                                                                                                                           ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_2                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                         ; OE               ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_2                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_3                                                                ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_4                                                                                                                                                           ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_3                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                         ; OE               ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_3                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_4                                                                ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_5                                                                                                                                                           ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_4                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                         ; OE               ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_4                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_5                                                                ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_6                                                                                                                                                           ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_5                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                         ; OE               ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_5                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_6                                                                ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_7                                                                                                                                                           ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_6                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                         ; OE               ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_6                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_7                                                                ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_8                                                                                                                                                           ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_7                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                         ; OE               ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_7                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_8                                                                ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_9                                                                                                                                                           ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_8                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                         ; OE               ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_8                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_9                                                                ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_10                                                                                                                                                          ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_9                                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                         ; OE               ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_9                                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_10                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_11                                                                                                                                                          ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_10                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                        ; OE               ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_10                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_11                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_12                                                                                                                                                          ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_11                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                        ; OE               ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_11                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_12                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_13                                                                                                                                                          ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_12                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                        ; OE               ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_12                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_13                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_14                                                                                                                                                          ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_13                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                        ; OE               ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_13                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_14                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_15                                                                                                                                                          ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_14                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                        ; OE               ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_14                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_15                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_16                                                                                                                                                          ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_15                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                        ; OE               ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_15                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_16                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_17                                                                                                                                                          ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_16                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[16]~output                                                                                                                                                                                                        ; OE               ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_16                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_17                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_18                                                                                                                                                          ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_17                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[17]~output                                                                                                                                                                                                        ; OE               ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_17                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_18                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_19                                                                                                                                                          ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_18                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[18]~output                                                                                                                                                                                                        ; OE               ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_18                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_19                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_20                                                                                                                                                          ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_19                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[19]~output                                                                                                                                                                                                        ; OE               ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_19                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_20                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_21                                                                                                                                                          ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_20                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[20]~output                                                                                                                                                                                                        ; OE               ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_20                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_21                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_22                                                                                                                                                          ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_21                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[21]~output                                                                                                                                                                                                        ; OE               ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_21                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_22                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_23                                                                                                                                                          ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_22                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[22]~output                                                                                                                                                                                                        ; OE               ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_22                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_23                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_24                                                                                                                                                          ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_23                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[23]~output                                                                                                                                                                                                        ; OE               ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_23                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_24                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_25                                                                                                                                                          ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_24                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[24]~output                                                                                                                                                                                                        ; OE               ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_24                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_25                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_26                                                                                                                                                          ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_25                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[25]~output                                                                                                                                                                                                        ; OE               ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_25                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_26                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_27                                                                                                                                                          ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_26                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[26]~output                                                                                                                                                                                                        ; OE               ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_26                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_27                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_28                                                                                                                                                          ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_27                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[27]~output                                                                                                                                                                                                        ; OE               ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_27                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_28                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_29                                                                                                                                                          ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_28                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[28]~output                                                                                                                                                                                                        ; OE               ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_28                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_29                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_30                                                                                                                                                          ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_29                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[29]~output                                                                                                                                                                                                        ; OE               ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_29                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_30                                                               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_31                                                                                                                                                          ; Q                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_30                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[30]~output                                                                                                                                                                                                        ; OE               ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_30                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_31                                                               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[31]~output                                                                                                                                                                                                        ; OE               ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_31                                                               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                           ;                  ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[0]                                                                     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[0]~input                                                                                                                                                                                                          ; O                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[1]                                                                     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[1]~input                                                                                                                                                                                                          ; O                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[2]                                                                     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[2]~input                                                                                                                                                                                                          ; O                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[3]                                                                     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[3]~input                                                                                                                                                                                                          ; O                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[4]                                                                     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[4]~input                                                                                                                                                                                                          ; O                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[5]                                                                     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[5]~input                                                                                                                                                                                                          ; O                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[6]                                                                     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[6]~input                                                                                                                                                                                                          ; O                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[7]                                                                     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[7]~input                                                                                                                                                                                                          ; O                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[8]                                                                     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[8]~input                                                                                                                                                                                                          ; O                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[9]                                                                     ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[9]~input                                                                                                                                                                                                          ; O                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[10]                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[10]~input                                                                                                                                                                                                         ; O                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[11]                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[11]~input                                                                                                                                                                                                         ; O                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[12]                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[12]~input                                                                                                                                                                                                         ; O                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[13]                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[13]~input                                                                                                                                                                                                         ; O                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[14]                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[14]~input                                                                                                                                                                                                         ; O                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[15]                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[15]~input                                                                                                                                                                                                         ; O                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[16]                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[16]~input                                                                                                                                                                                                         ; O                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[17]                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[17]~input                                                                                                                                                                                                         ; O                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[18]                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[18]~input                                                                                                                                                                                                         ; O                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[19]                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[19]~input                                                                                                                                                                                                         ; O                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[20]                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[20]~input                                                                                                                                                                                                         ; O                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[21]                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[21]~input                                                                                                                                                                                                         ; O                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[22]                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[22]~input                                                                                                                                                                                                         ; O                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[23]                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[23]~input                                                                                                                                                                                                         ; O                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[24]                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[24]~input                                                                                                                                                                                                         ; O                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[25]                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[25]~input                                                                                                                                                                                                         ; O                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[26]                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[26]~input                                                                                                                                                                                                         ; O                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[27]                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[27]~input                                                                                                                                                                                                         ; O                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[28]                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[28]~input                                                                                                                                                                                                         ; O                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[29]                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[29]~input                                                                                                                                                                                                         ; O                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[30]                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[30]~input                                                                                                                                                                                                         ; O                ;                       ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[31]                                                                    ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[31]~input                                                                                                                                                                                                         ; O                ;                       ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[0] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[0] ; PORTBDATAOUT     ;                       ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[1] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[1] ; PORTBDATAOUT     ;                       ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[2] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[2] ; PORTBDATAOUT     ;                       ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[3] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[3] ; PORTBDATAOUT     ;                       ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[4] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[4] ; PORTBDATAOUT     ;                       ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[5] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[5] ; PORTBDATAOUT     ;                       ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[6] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[6] ; PORTBDATAOUT     ;                       ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[7] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[7] ; PORTBDATAOUT     ;                       ;
+--------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                          ;
+-----------------------------+-----------------+--------------+------------------+---------------+----------------------------+
; Name                        ; Ignored Entity  ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source             ;
+-----------------------------+-----------------+--------------+------------------+---------------+----------------------------+
; Location                    ;                 ;              ; AUD_ADCDAT       ; PIN_D2        ; QSF Assignment             ;
; Location                    ;                 ;              ; AUD_ADCLRCK      ; PIN_C2        ; QSF Assignment             ;
; Location                    ;                 ;              ; AUD_BCLK         ; PIN_F2        ; QSF Assignment             ;
; Location                    ;                 ;              ; AUD_DACDAT       ; PIN_D1        ; QSF Assignment             ;
; Location                    ;                 ;              ; AUD_DACLRCK      ; PIN_E3        ; QSF Assignment             ;
; Location                    ;                 ;              ; AUD_XCK          ; PIN_E1        ; QSF Assignment             ;
; Location                    ;                 ;              ; CLOCK2_50        ; PIN_AG14      ; QSF Assignment             ;
; Location                    ;                 ;              ; CLOCK3_50        ; PIN_AG15      ; QSF Assignment             ;
; Location                    ;                 ;              ; EEP_I2C_SCLK     ; PIN_D14       ; QSF Assignment             ;
; Location                    ;                 ;              ; EEP_I2C_SDAT     ; PIN_E14       ; QSF Assignment             ;
; Location                    ;                 ;              ; ENET0_GTX_CLK    ; PIN_A17       ; QSF Assignment             ;
; Location                    ;                 ;              ; ENET0_INT_N      ; PIN_A21       ; QSF Assignment             ;
; Location                    ;                 ;              ; ENET0_LINK100    ; PIN_C14       ; QSF Assignment             ;
; Location                    ;                 ;              ; ENET0_MDC        ; PIN_C20       ; QSF Assignment             ;
; Location                    ;                 ;              ; ENET0_MDIO       ; PIN_B21       ; QSF Assignment             ;
; Location                    ;                 ;              ; ENET0_RST_N      ; PIN_C19       ; QSF Assignment             ;
; Location                    ;                 ;              ; ENET0_RX_CLK     ; PIN_A15       ; QSF Assignment             ;
; Location                    ;                 ;              ; ENET0_RX_COL     ; PIN_E15       ; QSF Assignment             ;
; Location                    ;                 ;              ; ENET0_RX_CRS     ; PIN_D15       ; QSF Assignment             ;
; Location                    ;                 ;              ; ENET0_RX_DATA[0] ; PIN_C16       ; QSF Assignment             ;
; Location                    ;                 ;              ; ENET0_RX_DATA[1] ; PIN_D16       ; QSF Assignment             ;
; Location                    ;                 ;              ; ENET0_RX_DATA[2] ; PIN_D17       ; QSF Assignment             ;
; Location                    ;                 ;              ; ENET0_RX_DATA[3] ; PIN_C15       ; QSF Assignment             ;
; Location                    ;                 ;              ; ENET0_RX_DV      ; PIN_C17       ; QSF Assignment             ;
; Location                    ;                 ;              ; ENET0_RX_ER      ; PIN_D18       ; QSF Assignment             ;
; Location                    ;                 ;              ; ENET0_TX_CLK     ; PIN_B17       ; QSF Assignment             ;
; Location                    ;                 ;              ; ENET0_TX_DATA[0] ; PIN_C18       ; QSF Assignment             ;
; Location                    ;                 ;              ; ENET0_TX_DATA[1] ; PIN_D19       ; QSF Assignment             ;
; Location                    ;                 ;              ; ENET0_TX_DATA[2] ; PIN_A19       ; QSF Assignment             ;
; Location                    ;                 ;              ; ENET0_TX_DATA[3] ; PIN_B19       ; QSF Assignment             ;
; Location                    ;                 ;              ; ENET0_TX_EN      ; PIN_A18       ; QSF Assignment             ;
; Location                    ;                 ;              ; ENET0_TX_ER      ; PIN_B18       ; QSF Assignment             ;
; Location                    ;                 ;              ; ENET1_GTX_CLK    ; PIN_C23       ; QSF Assignment             ;
; Location                    ;                 ;              ; ENET1_INT_N      ; PIN_D24       ; QSF Assignment             ;
; Location                    ;                 ;              ; ENET1_LINK100    ; PIN_D13       ; QSF Assignment             ;
; Location                    ;                 ;              ; ENET1_MDC        ; PIN_D23       ; QSF Assignment             ;
; Location                    ;                 ;              ; ENET1_MDIO       ; PIN_D25       ; QSF Assignment             ;
; Location                    ;                 ;              ; ENET1_RST_N      ; PIN_D22       ; QSF Assignment             ;
; Location                    ;                 ;              ; ENET1_RX_CLK     ; PIN_B15       ; QSF Assignment             ;
; Location                    ;                 ;              ; ENET1_RX_COL     ; PIN_B22       ; QSF Assignment             ;
; Location                    ;                 ;              ; ENET1_RX_CRS     ; PIN_D20       ; QSF Assignment             ;
; Location                    ;                 ;              ; ENET1_RX_DATA[0] ; PIN_B23       ; QSF Assignment             ;
; Location                    ;                 ;              ; ENET1_RX_DATA[1] ; PIN_C21       ; QSF Assignment             ;
; Location                    ;                 ;              ; ENET1_RX_DATA[2] ; PIN_A23       ; QSF Assignment             ;
; Location                    ;                 ;              ; ENET1_RX_DATA[3] ; PIN_D21       ; QSF Assignment             ;
; Location                    ;                 ;              ; ENET1_RX_DV      ; PIN_A22       ; QSF Assignment             ;
; Location                    ;                 ;              ; ENET1_RX_ER      ; PIN_C24       ; QSF Assignment             ;
; Location                    ;                 ;              ; ENET1_TX_CLK     ; PIN_C22       ; QSF Assignment             ;
; Location                    ;                 ;              ; ENET1_TX_DATA[0] ; PIN_C25       ; QSF Assignment             ;
; Location                    ;                 ;              ; ENET1_TX_DATA[1] ; PIN_A26       ; QSF Assignment             ;
; Location                    ;                 ;              ; ENET1_TX_DATA[2] ; PIN_B26       ; QSF Assignment             ;
; Location                    ;                 ;              ; ENET1_TX_DATA[3] ; PIN_C26       ; QSF Assignment             ;
; Location                    ;                 ;              ; ENET1_TX_EN      ; PIN_B25       ; QSF Assignment             ;
; Location                    ;                 ;              ; ENET1_TX_ER      ; PIN_A25       ; QSF Assignment             ;
; Location                    ;                 ;              ; ENETCLK_25       ; PIN_A14       ; QSF Assignment             ;
; Location                    ;                 ;              ; EX_IO[0]         ; PIN_J10       ; QSF Assignment             ;
; Location                    ;                 ;              ; EX_IO[1]         ; PIN_J14       ; QSF Assignment             ;
; Location                    ;                 ;              ; EX_IO[2]         ; PIN_H13       ; QSF Assignment             ;
; Location                    ;                 ;              ; EX_IO[3]         ; PIN_H14       ; QSF Assignment             ;
; Location                    ;                 ;              ; EX_IO[4]         ; PIN_F14       ; QSF Assignment             ;
; Location                    ;                 ;              ; EX_IO[5]         ; PIN_E10       ; QSF Assignment             ;
; Location                    ;                 ;              ; EX_IO[6]         ; PIN_D9        ; QSF Assignment             ;
; Location                    ;                 ;              ; FL_ADDR[0]       ; PIN_AG12      ; QSF Assignment             ;
; Location                    ;                 ;              ; FL_ADDR[10]      ; PIN_AE9       ; QSF Assignment             ;
; Location                    ;                 ;              ; FL_ADDR[11]      ; PIN_AF9       ; QSF Assignment             ;
; Location                    ;                 ;              ; FL_ADDR[12]      ; PIN_AA10      ; QSF Assignment             ;
; Location                    ;                 ;              ; FL_ADDR[13]      ; PIN_AD8       ; QSF Assignment             ;
; Location                    ;                 ;              ; FL_ADDR[14]      ; PIN_AC8       ; QSF Assignment             ;
; Location                    ;                 ;              ; FL_ADDR[15]      ; PIN_Y10       ; QSF Assignment             ;
; Location                    ;                 ;              ; FL_ADDR[16]      ; PIN_AA8       ; QSF Assignment             ;
; Location                    ;                 ;              ; FL_ADDR[17]      ; PIN_AH12      ; QSF Assignment             ;
; Location                    ;                 ;              ; FL_ADDR[18]      ; PIN_AC12      ; QSF Assignment             ;
; Location                    ;                 ;              ; FL_ADDR[19]      ; PIN_AD12      ; QSF Assignment             ;
; Location                    ;                 ;              ; FL_ADDR[1]       ; PIN_AH7       ; QSF Assignment             ;
; Location                    ;                 ;              ; FL_ADDR[20]      ; PIN_AE10      ; QSF Assignment             ;
; Location                    ;                 ;              ; FL_ADDR[21]      ; PIN_AD10      ; QSF Assignment             ;
; Location                    ;                 ;              ; FL_ADDR[22]      ; PIN_AD11      ; QSF Assignment             ;
; Location                    ;                 ;              ; FL_ADDR[2]       ; PIN_Y13       ; QSF Assignment             ;
; Location                    ;                 ;              ; FL_ADDR[3]       ; PIN_Y14       ; QSF Assignment             ;
; Location                    ;                 ;              ; FL_ADDR[4]       ; PIN_Y12       ; QSF Assignment             ;
; Location                    ;                 ;              ; FL_ADDR[5]       ; PIN_AA13      ; QSF Assignment             ;
; Location                    ;                 ;              ; FL_ADDR[6]       ; PIN_AA12      ; QSF Assignment             ;
; Location                    ;                 ;              ; FL_ADDR[7]       ; PIN_AB13      ; QSF Assignment             ;
; Location                    ;                 ;              ; FL_ADDR[8]       ; PIN_AB12      ; QSF Assignment             ;
; Location                    ;                 ;              ; FL_ADDR[9]       ; PIN_AB10      ; QSF Assignment             ;
; Location                    ;                 ;              ; FL_CE_N          ; PIN_AG7       ; QSF Assignment             ;
; Location                    ;                 ;              ; FL_DQ[0]         ; PIN_AH8       ; QSF Assignment             ;
; Location                    ;                 ;              ; FL_DQ[1]         ; PIN_AF10      ; QSF Assignment             ;
; Location                    ;                 ;              ; FL_DQ[2]         ; PIN_AG10      ; QSF Assignment             ;
; Location                    ;                 ;              ; FL_DQ[3]         ; PIN_AH10      ; QSF Assignment             ;
; Location                    ;                 ;              ; FL_DQ[4]         ; PIN_AF11      ; QSF Assignment             ;
; Location                    ;                 ;              ; FL_DQ[5]         ; PIN_AG11      ; QSF Assignment             ;
; Location                    ;                 ;              ; FL_DQ[6]         ; PIN_AH11      ; QSF Assignment             ;
; Location                    ;                 ;              ; FL_DQ[7]         ; PIN_AF12      ; QSF Assignment             ;
; Location                    ;                 ;              ; FL_OE_N          ; PIN_AG8       ; QSF Assignment             ;
; Location                    ;                 ;              ; FL_RST_N         ; PIN_AE11      ; QSF Assignment             ;
; Location                    ;                 ;              ; FL_RY            ; PIN_Y1        ; QSF Assignment             ;
; Location                    ;                 ;              ; FL_WE_N          ; PIN_AC10      ; QSF Assignment             ;
; Location                    ;                 ;              ; FL_WP_N          ; PIN_AE12      ; QSF Assignment             ;
; Location                    ;                 ;              ; GPIO[0]          ; PIN_AB22      ; QSF Assignment             ;
; Location                    ;                 ;              ; GPIO[10]         ; PIN_AC19      ; QSF Assignment             ;
; Location                    ;                 ;              ; GPIO[11]         ; PIN_AF16      ; QSF Assignment             ;
; Location                    ;                 ;              ; GPIO[12]         ; PIN_AD19      ; QSF Assignment             ;
; Location                    ;                 ;              ; GPIO[13]         ; PIN_AF15      ; QSF Assignment             ;
; Location                    ;                 ;              ; GPIO[14]         ; PIN_AF24      ; QSF Assignment             ;
; Location                    ;                 ;              ; GPIO[15]         ; PIN_AE21      ; QSF Assignment             ;
; Location                    ;                 ;              ; GPIO[16]         ; PIN_AF25      ; QSF Assignment             ;
; Location                    ;                 ;              ; GPIO[17]         ; PIN_AC22      ; QSF Assignment             ;
; Location                    ;                 ;              ; GPIO[18]         ; PIN_AE22      ; QSF Assignment             ;
; Location                    ;                 ;              ; GPIO[19]         ; PIN_AF21      ; QSF Assignment             ;
; Location                    ;                 ;              ; GPIO[1]          ; PIN_AC15      ; QSF Assignment             ;
; Location                    ;                 ;              ; GPIO[20]         ; PIN_AF22      ; QSF Assignment             ;
; Location                    ;                 ;              ; GPIO[21]         ; PIN_AD22      ; QSF Assignment             ;
; Location                    ;                 ;              ; GPIO[22]         ; PIN_AG25      ; QSF Assignment             ;
; Location                    ;                 ;              ; GPIO[23]         ; PIN_AD25      ; QSF Assignment             ;
; Location                    ;                 ;              ; GPIO[24]         ; PIN_AH25      ; QSF Assignment             ;
; Location                    ;                 ;              ; GPIO[25]         ; PIN_AE25      ; QSF Assignment             ;
; Location                    ;                 ;              ; GPIO[26]         ; PIN_AG22      ; QSF Assignment             ;
; Location                    ;                 ;              ; GPIO[27]         ; PIN_AE24      ; QSF Assignment             ;
; Location                    ;                 ;              ; GPIO[28]         ; PIN_AH22      ; QSF Assignment             ;
; Location                    ;                 ;              ; GPIO[29]         ; PIN_AF26      ; QSF Assignment             ;
; Location                    ;                 ;              ; GPIO[2]          ; PIN_AB21      ; QSF Assignment             ;
; Location                    ;                 ;              ; GPIO[30]         ; PIN_AE20      ; QSF Assignment             ;
; Location                    ;                 ;              ; GPIO[31]         ; PIN_AG23      ; QSF Assignment             ;
; Location                    ;                 ;              ; GPIO[32]         ; PIN_AF20      ; QSF Assignment             ;
; Location                    ;                 ;              ; GPIO[33]         ; PIN_AH26      ; QSF Assignment             ;
; Location                    ;                 ;              ; GPIO[34]         ; PIN_AH23      ; QSF Assignment             ;
; Location                    ;                 ;              ; GPIO[35]         ; PIN_AG26      ; QSF Assignment             ;
; Location                    ;                 ;              ; GPIO[3]          ; PIN_Y17       ; QSF Assignment             ;
; Location                    ;                 ;              ; GPIO[4]          ; PIN_AC21      ; QSF Assignment             ;
; Location                    ;                 ;              ; GPIO[5]          ; PIN_Y16       ; QSF Assignment             ;
; Location                    ;                 ;              ; GPIO[6]          ; PIN_AD21      ; QSF Assignment             ;
; Location                    ;                 ;              ; GPIO[7]          ; PIN_AE16      ; QSF Assignment             ;
; Location                    ;                 ;              ; GPIO[8]          ; PIN_AD15      ; QSF Assignment             ;
; Location                    ;                 ;              ; GPIO[9]          ; PIN_AE15      ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_CLKIN0      ; PIN_AH15      ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_CLKIN_N1    ; PIN_J28       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_CLKIN_N2    ; PIN_Y28       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_CLKIN_P1    ; PIN_J27       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_CLKIN_P2    ; PIN_Y27       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_CLKOUT0     ; PIN_AD28      ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_CLKOUT_N1   ; PIN_G24       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_CLKOUT_N2   ; PIN_V24       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_CLKOUT_P1   ; PIN_G23       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_CLKOUT_P2   ; PIN_V23       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_D[0]        ; PIN_AE26      ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_D[1]        ; PIN_AE28      ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_D[2]        ; PIN_AE27      ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_D[3]        ; PIN_AF27      ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_RX_D_N[0]   ; PIN_F25       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_RX_D_N[10]  ; PIN_U26       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_RX_D_N[11]  ; PIN_L22       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_RX_D_N[12]  ; PIN_N26       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_RX_D_N[13]  ; PIN_P26       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_RX_D_N[14]  ; PIN_R21       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_RX_D_N[15]  ; PIN_R23       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_RX_D_N[16]  ; PIN_T22       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_RX_D_N[1]   ; PIN_C27       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_RX_D_N[2]   ; PIN_E26       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_RX_D_N[3]   ; PIN_G26       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_RX_D_N[4]   ; PIN_H26       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_RX_D_N[5]   ; PIN_K26       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_RX_D_N[6]   ; PIN_L24       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_RX_D_N[7]   ; PIN_M26       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_RX_D_N[8]   ; PIN_R26       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_RX_D_N[9]   ; PIN_T26       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_RX_D_P[0]   ; PIN_F24       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_RX_D_P[10]  ; PIN_U25       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_RX_D_P[11]  ; PIN_L21       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_RX_D_P[12]  ; PIN_N25       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_RX_D_P[13]  ; PIN_P25       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_RX_D_P[14]  ; PIN_P21       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_RX_D_P[15]  ; PIN_R22       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_RX_D_P[16]  ; PIN_T21       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_RX_D_P[1]   ; PIN_D26       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_RX_D_P[2]   ; PIN_F26       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_RX_D_P[3]   ; PIN_G25       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_RX_D_P[4]   ; PIN_H25       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_RX_D_P[5]   ; PIN_K25       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_RX_D_P[6]   ; PIN_L23       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_RX_D_P[7]   ; PIN_M25       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_RX_D_P[8]   ; PIN_R25       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_RX_D_P[9]   ; PIN_T25       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_TX_D_N[0]   ; PIN_D28       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_TX_D_N[10]  ; PIN_J26       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_TX_D_N[11]  ; PIN_L28       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_TX_D_N[12]  ; PIN_V26       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_TX_D_N[13]  ; PIN_R28       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_TX_D_N[14]  ; PIN_U28       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_TX_D_N[15]  ; PIN_V28       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_TX_D_N[16]  ; PIN_V22       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_TX_D_N[1]   ; PIN_E28       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_TX_D_N[2]   ; PIN_F28       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_TX_D_N[3]   ; PIN_G28       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_TX_D_N[4]   ; PIN_K28       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_TX_D_N[5]   ; PIN_M28       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_TX_D_N[6]   ; PIN_K22       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_TX_D_N[7]   ; PIN_H24       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_TX_D_N[8]   ; PIN_J24       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_TX_D_N[9]   ; PIN_P28       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_TX_D_P[0]   ; PIN_D27       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_TX_D_P[10]  ; PIN_J25       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_TX_D_P[11]  ; PIN_L27       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_TX_D_P[12]  ; PIN_V25       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_TX_D_P[13]  ; PIN_R27       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_TX_D_P[14]  ; PIN_U27       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_TX_D_P[15]  ; PIN_V27       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_TX_D_P[16]  ; PIN_U22       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_TX_D_P[1]   ; PIN_E27       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_TX_D_P[2]   ; PIN_F27       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_TX_D_P[3]   ; PIN_G27       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_TX_D_P[4]   ; PIN_K27       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_TX_D_P[5]   ; PIN_M27       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_TX_D_P[6]   ; PIN_K21       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_TX_D_P[7]   ; PIN_H23       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_TX_D_P[8]   ; PIN_J23       ; QSF Assignment             ;
; Location                    ;                 ;              ; HSMC_TX_D_P[9]   ; PIN_P27       ; QSF Assignment             ;
; Location                    ;                 ;              ; I2C_SCLK         ; PIN_B7        ; QSF Assignment             ;
; Location                    ;                 ;              ; I2C_SDAT         ; PIN_A8        ; QSF Assignment             ;
; Location                    ;                 ;              ; IRDA_RXD         ; PIN_Y15       ; QSF Assignment             ;
; Location                    ;                 ;              ; KEY[2]           ; PIN_N21       ; QSF Assignment             ;
; Location                    ;                 ;              ; KEY[3]           ; PIN_R24       ; QSF Assignment             ;
; Location                    ;                 ;              ; LCD_BLON         ; PIN_L6        ; QSF Assignment             ;
; Location                    ;                 ;              ; LCD_DATA[0]      ; PIN_L3        ; QSF Assignment             ;
; Location                    ;                 ;              ; LCD_DATA[1]      ; PIN_L1        ; QSF Assignment             ;
; Location                    ;                 ;              ; LCD_DATA[2]      ; PIN_L2        ; QSF Assignment             ;
; Location                    ;                 ;              ; LCD_DATA[3]      ; PIN_K7        ; QSF Assignment             ;
; Location                    ;                 ;              ; LCD_DATA[4]      ; PIN_K1        ; QSF Assignment             ;
; Location                    ;                 ;              ; LCD_DATA[5]      ; PIN_K2        ; QSF Assignment             ;
; Location                    ;                 ;              ; LCD_DATA[6]      ; PIN_M3        ; QSF Assignment             ;
; Location                    ;                 ;              ; LCD_DATA[7]      ; PIN_M5        ; QSF Assignment             ;
; Location                    ;                 ;              ; LCD_EN           ; PIN_L4        ; QSF Assignment             ;
; Location                    ;                 ;              ; LCD_ON           ; PIN_L5        ; QSF Assignment             ;
; Location                    ;                 ;              ; LCD_RS           ; PIN_M2        ; QSF Assignment             ;
; Location                    ;                 ;              ; LCD_RW           ; PIN_M1        ; QSF Assignment             ;
; Location                    ;                 ;              ; LEDG[8]          ; PIN_F17       ; QSF Assignment             ;
; Location                    ;                 ;              ; LEDS[3]          ; PIN_A6        ; QSF Assignment             ;
; Location                    ;                 ;              ; OTG_ADDR[0]      ; PIN_H7        ; QSF Assignment             ;
; Location                    ;                 ;              ; OTG_ADDR[1]      ; PIN_C3        ; QSF Assignment             ;
; Location                    ;                 ;              ; OTG_CS_N         ; PIN_A3        ; QSF Assignment             ;
; Location                    ;                 ;              ; OTG_DATA[0]      ; PIN_J6        ; QSF Assignment             ;
; Location                    ;                 ;              ; OTG_DATA[10]     ; PIN_G1        ; QSF Assignment             ;
; Location                    ;                 ;              ; OTG_DATA[11]     ; PIN_G2        ; QSF Assignment             ;
; Location                    ;                 ;              ; OTG_DATA[12]     ; PIN_G3        ; QSF Assignment             ;
; Location                    ;                 ;              ; OTG_DATA[13]     ; PIN_F1        ; QSF Assignment             ;
; Location                    ;                 ;              ; OTG_DATA[14]     ; PIN_F3        ; QSF Assignment             ;
; Location                    ;                 ;              ; OTG_DATA[15]     ; PIN_G4        ; QSF Assignment             ;
; Location                    ;                 ;              ; OTG_DATA[1]      ; PIN_K4        ; QSF Assignment             ;
; Location                    ;                 ;              ; OTG_DATA[2]      ; PIN_J5        ; QSF Assignment             ;
; Location                    ;                 ;              ; OTG_DATA[3]      ; PIN_K3        ; QSF Assignment             ;
; Location                    ;                 ;              ; OTG_DATA[4]      ; PIN_J4        ; QSF Assignment             ;
; Location                    ;                 ;              ; OTG_DATA[5]      ; PIN_J3        ; QSF Assignment             ;
; Location                    ;                 ;              ; OTG_DATA[6]      ; PIN_J7        ; QSF Assignment             ;
; Location                    ;                 ;              ; OTG_DATA[7]      ; PIN_H6        ; QSF Assignment             ;
; Location                    ;                 ;              ; OTG_DATA[8]      ; PIN_H3        ; QSF Assignment             ;
; Location                    ;                 ;              ; OTG_DATA[9]      ; PIN_H4        ; QSF Assignment             ;
; Location                    ;                 ;              ; OTG_DREQ[0]      ; PIN_J1        ; QSF Assignment             ;
; Location                    ;                 ;              ; OTG_INT          ; PIN_D5        ; QSF Assignment             ;
; Location                    ;                 ;              ; OTG_RD_N         ; PIN_B3        ; QSF Assignment             ;
; Location                    ;                 ;              ; OTG_RST_N        ; PIN_C5        ; QSF Assignment             ;
; Location                    ;                 ;              ; OTG_WR_N         ; PIN_A4        ; QSF Assignment             ;
; Location                    ;                 ;              ; PS2_CLK          ; PIN_G6        ; QSF Assignment             ;
; Location                    ;                 ;              ; PS2_CLK2         ; PIN_G5        ; QSF Assignment             ;
; Location                    ;                 ;              ; PS2_DAT          ; PIN_H5        ; QSF Assignment             ;
; Location                    ;                 ;              ; PS2_DAT2         ; PIN_F5        ; QSF Assignment             ;
; Location                    ;                 ;              ; SD_CLK           ; PIN_AE13      ; QSF Assignment             ;
; Location                    ;                 ;              ; SD_CMD           ; PIN_AD14      ; QSF Assignment             ;
; Location                    ;                 ;              ; SD_DAT[0]        ; PIN_AE14      ; QSF Assignment             ;
; Location                    ;                 ;              ; SD_DAT[1]        ; PIN_AF13      ; QSF Assignment             ;
; Location                    ;                 ;              ; SD_DAT[2]        ; PIN_AB14      ; QSF Assignment             ;
; Location                    ;                 ;              ; SD_DAT[3]        ; PIN_AC14      ; QSF Assignment             ;
; Location                    ;                 ;              ; SD_WP_N          ; PIN_AF14      ; QSF Assignment             ;
; Location                    ;                 ;              ; SMA_CLKIN        ; PIN_AH14      ; QSF Assignment             ;
; Location                    ;                 ;              ; SMA_CLKOUT       ; PIN_AE23      ; QSF Assignment             ;
; Location                    ;                 ;              ; SRAM_ADDR[0]     ; PIN_AB7       ; QSF Assignment             ;
; Location                    ;                 ;              ; SRAM_ADDR[10]    ; PIN_AF2       ; QSF Assignment             ;
; Location                    ;                 ;              ; SRAM_ADDR[11]    ; PIN_AD3       ; QSF Assignment             ;
; Location                    ;                 ;              ; SRAM_ADDR[12]    ; PIN_AB4       ; QSF Assignment             ;
; Location                    ;                 ;              ; SRAM_ADDR[13]    ; PIN_AC3       ; QSF Assignment             ;
; Location                    ;                 ;              ; SRAM_ADDR[14]    ; PIN_AA4       ; QSF Assignment             ;
; Location                    ;                 ;              ; SRAM_ADDR[15]    ; PIN_AB11      ; QSF Assignment             ;
; Location                    ;                 ;              ; SRAM_ADDR[16]    ; PIN_AC11      ; QSF Assignment             ;
; Location                    ;                 ;              ; SRAM_ADDR[17]    ; PIN_AB9       ; QSF Assignment             ;
; Location                    ;                 ;              ; SRAM_ADDR[18]    ; PIN_AB8       ; QSF Assignment             ;
; Location                    ;                 ;              ; SRAM_ADDR[19]    ; PIN_T8        ; QSF Assignment             ;
; Location                    ;                 ;              ; SRAM_ADDR[1]     ; PIN_AD7       ; QSF Assignment             ;
; Location                    ;                 ;              ; SRAM_ADDR[2]     ; PIN_AE7       ; QSF Assignment             ;
; Location                    ;                 ;              ; SRAM_ADDR[3]     ; PIN_AC7       ; QSF Assignment             ;
; Location                    ;                 ;              ; SRAM_ADDR[4]     ; PIN_AB6       ; QSF Assignment             ;
; Location                    ;                 ;              ; SRAM_ADDR[5]     ; PIN_AE6       ; QSF Assignment             ;
; Location                    ;                 ;              ; SRAM_ADDR[6]     ; PIN_AB5       ; QSF Assignment             ;
; Location                    ;                 ;              ; SRAM_ADDR[7]     ; PIN_AC5       ; QSF Assignment             ;
; Location                    ;                 ;              ; SRAM_ADDR[8]     ; PIN_AF5       ; QSF Assignment             ;
; Location                    ;                 ;              ; SRAM_ADDR[9]     ; PIN_T7        ; QSF Assignment             ;
; Location                    ;                 ;              ; SRAM_CE_N        ; PIN_AF8       ; QSF Assignment             ;
; Location                    ;                 ;              ; SRAM_DQ[0]       ; PIN_AH3       ; QSF Assignment             ;
; Location                    ;                 ;              ; SRAM_DQ[10]      ; PIN_AE2       ; QSF Assignment             ;
; Location                    ;                 ;              ; SRAM_DQ[11]      ; PIN_AE1       ; QSF Assignment             ;
; Location                    ;                 ;              ; SRAM_DQ[12]      ; PIN_AE3       ; QSF Assignment             ;
; Location                    ;                 ;              ; SRAM_DQ[13]      ; PIN_AE4       ; QSF Assignment             ;
; Location                    ;                 ;              ; SRAM_DQ[14]      ; PIN_AF3       ; QSF Assignment             ;
; Location                    ;                 ;              ; SRAM_DQ[15]      ; PIN_AG3       ; QSF Assignment             ;
; Location                    ;                 ;              ; SRAM_DQ[1]       ; PIN_AF4       ; QSF Assignment             ;
; Location                    ;                 ;              ; SRAM_DQ[2]       ; PIN_AG4       ; QSF Assignment             ;
; Location                    ;                 ;              ; SRAM_DQ[3]       ; PIN_AH4       ; QSF Assignment             ;
; Location                    ;                 ;              ; SRAM_DQ[4]       ; PIN_AF6       ; QSF Assignment             ;
; Location                    ;                 ;              ; SRAM_DQ[5]       ; PIN_AG6       ; QSF Assignment             ;
; Location                    ;                 ;              ; SRAM_DQ[6]       ; PIN_AH6       ; QSF Assignment             ;
; Location                    ;                 ;              ; SRAM_DQ[7]       ; PIN_AF7       ; QSF Assignment             ;
; Location                    ;                 ;              ; SRAM_DQ[8]       ; PIN_AD1       ; QSF Assignment             ;
; Location                    ;                 ;              ; SRAM_DQ[9]       ; PIN_AD2       ; QSF Assignment             ;
; Location                    ;                 ;              ; SRAM_LB_N        ; PIN_AD4       ; QSF Assignment             ;
; Location                    ;                 ;              ; SRAM_OE_N        ; PIN_AD5       ; QSF Assignment             ;
; Location                    ;                 ;              ; SRAM_UB_N        ; PIN_AC4       ; QSF Assignment             ;
; Location                    ;                 ;              ; SRAM_WE_N        ; PIN_AE8       ; QSF Assignment             ;
; Location                    ;                 ;              ; SW[0]            ; PIN_AB28      ; QSF Assignment             ;
; Location                    ;                 ;              ; SW[10]           ; PIN_AC24      ; QSF Assignment             ;
; Location                    ;                 ;              ; SW[11]           ; PIN_AB24      ; QSF Assignment             ;
; Location                    ;                 ;              ; SW[12]           ; PIN_AB23      ; QSF Assignment             ;
; Location                    ;                 ;              ; SW[13]           ; PIN_AA24      ; QSF Assignment             ;
; Location                    ;                 ;              ; SW[14]           ; PIN_AA23      ; QSF Assignment             ;
; Location                    ;                 ;              ; SW[15]           ; PIN_AA22      ; QSF Assignment             ;
; Location                    ;                 ;              ; SW[16]           ; PIN_Y24       ; QSF Assignment             ;
; Location                    ;                 ;              ; SW[17]           ; PIN_Y23       ; QSF Assignment             ;
; Location                    ;                 ;              ; SW[1]            ; PIN_AC28      ; QSF Assignment             ;
; Location                    ;                 ;              ; SW[2]            ; PIN_AC27      ; QSF Assignment             ;
; Location                    ;                 ;              ; SW[3]            ; PIN_AD27      ; QSF Assignment             ;
; Location                    ;                 ;              ; SW[4]            ; PIN_AB27      ; QSF Assignment             ;
; Location                    ;                 ;              ; SW[5]            ; PIN_AC26      ; QSF Assignment             ;
; Location                    ;                 ;              ; SW[6]            ; PIN_AD26      ; QSF Assignment             ;
; Location                    ;                 ;              ; SW[7]            ; PIN_AB26      ; QSF Assignment             ;
; Location                    ;                 ;              ; SW[8]            ; PIN_AC25      ; QSF Assignment             ;
; Location                    ;                 ;              ; SW[9]            ; PIN_AB25      ; QSF Assignment             ;
; Location                    ;                 ;              ; TD_CLK27         ; PIN_B14       ; QSF Assignment             ;
; Location                    ;                 ;              ; TD_DATA[0]       ; PIN_E8        ; QSF Assignment             ;
; Location                    ;                 ;              ; TD_DATA[1]       ; PIN_A7        ; QSF Assignment             ;
; Location                    ;                 ;              ; TD_DATA[2]       ; PIN_D8        ; QSF Assignment             ;
; Location                    ;                 ;              ; TD_DATA[3]       ; PIN_C7        ; QSF Assignment             ;
; Location                    ;                 ;              ; TD_DATA[4]       ; PIN_D7        ; QSF Assignment             ;
; Location                    ;                 ;              ; TD_DATA[5]       ; PIN_D6        ; QSF Assignment             ;
; Location                    ;                 ;              ; TD_DATA[6]       ; PIN_E7        ; QSF Assignment             ;
; Location                    ;                 ;              ; TD_DATA[7]       ; PIN_F7        ; QSF Assignment             ;
; Location                    ;                 ;              ; TD_HS            ; PIN_E5        ; QSF Assignment             ;
; Location                    ;                 ;              ; TD_RESET_N       ; PIN_G7        ; QSF Assignment             ;
; Location                    ;                 ;              ; TD_VS            ; PIN_E4        ; QSF Assignment             ;
; Location                    ;                 ;              ; UART_CTS         ; PIN_G14       ; QSF Assignment             ;
; Location                    ;                 ;              ; UART_RTS         ; PIN_J13       ; QSF Assignment             ;
; Location                    ;                 ;              ; UART_RXD         ; PIN_G12       ; QSF Assignment             ;
; Location                    ;                 ;              ; UART_TXD         ; PIN_G9        ; QSF Assignment             ;
; Fast Input Register         ; final_soc_SDRAM ;              ; za_data[0]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; final_soc_SDRAM ;              ; za_data[10]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; final_soc_SDRAM ;              ; za_data[11]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; final_soc_SDRAM ;              ; za_data[12]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; final_soc_SDRAM ;              ; za_data[13]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; final_soc_SDRAM ;              ; za_data[14]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; final_soc_SDRAM ;              ; za_data[15]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; final_soc_SDRAM ;              ; za_data[16]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; final_soc_SDRAM ;              ; za_data[17]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; final_soc_SDRAM ;              ; za_data[18]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; final_soc_SDRAM ;              ; za_data[19]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; final_soc_SDRAM ;              ; za_data[1]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; final_soc_SDRAM ;              ; za_data[20]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; final_soc_SDRAM ;              ; za_data[21]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; final_soc_SDRAM ;              ; za_data[22]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; final_soc_SDRAM ;              ; za_data[23]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; final_soc_SDRAM ;              ; za_data[24]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; final_soc_SDRAM ;              ; za_data[25]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; final_soc_SDRAM ;              ; za_data[26]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; final_soc_SDRAM ;              ; za_data[27]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; final_soc_SDRAM ;              ; za_data[28]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; final_soc_SDRAM ;              ; za_data[29]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; final_soc_SDRAM ;              ; za_data[2]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; final_soc_SDRAM ;              ; za_data[30]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; final_soc_SDRAM ;              ; za_data[31]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; final_soc_SDRAM ;              ; za_data[3]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; final_soc_SDRAM ;              ; za_data[4]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; final_soc_SDRAM ;              ; za_data[5]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; final_soc_SDRAM ;              ; za_data[6]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; final_soc_SDRAM ;              ; za_data[7]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; final_soc_SDRAM ;              ; za_data[8]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; final_soc_SDRAM ;              ; za_data[9]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; final_soc_SDRAM ;              ; m_data[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; final_soc_SDRAM ;              ; m_data[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; final_soc_SDRAM ;              ; m_data[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; final_soc_SDRAM ;              ; m_data[12]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; final_soc_SDRAM ;              ; m_data[13]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; final_soc_SDRAM ;              ; m_data[14]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; final_soc_SDRAM ;              ; m_data[15]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; final_soc_SDRAM ;              ; m_data[16]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; final_soc_SDRAM ;              ; m_data[17]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; final_soc_SDRAM ;              ; m_data[18]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; final_soc_SDRAM ;              ; m_data[19]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; final_soc_SDRAM ;              ; m_data[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; final_soc_SDRAM ;              ; m_data[20]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; final_soc_SDRAM ;              ; m_data[21]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; final_soc_SDRAM ;              ; m_data[22]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; final_soc_SDRAM ;              ; m_data[23]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; final_soc_SDRAM ;              ; m_data[24]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; final_soc_SDRAM ;              ; m_data[25]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; final_soc_SDRAM ;              ; m_data[26]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; final_soc_SDRAM ;              ; m_data[27]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; final_soc_SDRAM ;              ; m_data[28]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; final_soc_SDRAM ;              ; m_data[29]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; final_soc_SDRAM ;              ; m_data[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; final_soc_SDRAM ;              ; m_data[30]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; final_soc_SDRAM ;              ; m_data[31]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; final_soc_SDRAM ;              ; m_data[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; final_soc_SDRAM ;              ; m_data[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; final_soc_SDRAM ;              ; m_data[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; final_soc_SDRAM ;              ; m_data[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; final_soc_SDRAM ;              ; m_data[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; final_soc_SDRAM ;              ; m_data[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; final_soc_SDRAM ;              ; m_data[9]        ; ON            ; Compiler or HDL Assignment ;
+-----------------------------+-----------------+--------------+------------------+---------------+----------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 5748 ) ; 0.00 % ( 0 / 5748 )        ; 0.00 % ( 0 / 5748 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 5748 ) ; 0.00 % ( 0 / 5748 )        ; 0.00 % ( 0 / 5748 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 5500 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 233 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 15 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/kpalani/Desktop/ece385_finalprj/ece385_finalprj.pin.


+----------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                              ;
+---------------------------------------------+------------------------------+
; Resource                                    ; Usage                        ;
+---------------------------------------------+------------------------------+
; Total logic elements                        ; 3,532 / 114,480 ( 3 % )      ;
;     -- Combinational with no register       ; 1155                         ;
;     -- Register only                        ; 766                          ;
;     -- Combinational with a register        ; 1611                         ;
;                                             ;                              ;
; Logic element usage by number of LUT inputs ;                              ;
;     -- 4 input functions                    ; 1418                         ;
;     -- 3 input functions                    ; 790                          ;
;     -- <=2 input functions                  ; 558                          ;
;     -- Register only                        ; 766                          ;
;                                             ;                              ;
; Logic elements by mode                      ;                              ;
;     -- normal mode                          ; 2502                         ;
;     -- arithmetic mode                      ; 264                          ;
;                                             ;                              ;
; Total registers*                            ; 2,496 / 117,053 ( 2 % )      ;
;     -- Dedicated logic registers            ; 2,377 / 114,480 ( 2 % )      ;
;     -- I/O registers                        ; 119 / 2,573 ( 5 % )          ;
;                                             ;                              ;
; Total LABs:  partially or completely used   ; 299 / 7,155 ( 4 % )          ;
; Virtual pins                                ; 0                            ;
; I/O pins                                    ; 171 / 529 ( 32 % )           ;
;     -- Clock pins                           ; 1 / 7 ( 14 % )               ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )               ;
;                                             ;                              ;
; M9Ks                                        ; 8 / 432 ( 2 % )              ;
; Total block memory bits                     ; 26,624 / 3,981,312 ( < 1 % ) ;
; Total block memory implementation bits      ; 73,728 / 3,981,312 ( 2 % )   ;
; Embedded Multiplier 9-bit elements          ; 0 / 532 ( 0 % )              ;
; PLLs                                        ; 1 / 4 ( 25 % )               ;
; Global signals                              ; 10                           ;
;     -- Global clocks                        ; 10 / 20 ( 50 % )             ;
; JTAGs                                       ; 1 / 1 ( 100 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )                ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )                ;
; Average interconnect usage (total/H/V)      ; 1.3% / 1.3% / 1.3%           ;
; Peak interconnect usage (total/H/V)         ; 26.6% / 26.4% / 26.9%        ;
; Maximum fan-out                             ; 1270                         ;
; Highest non-global fan-out                  ; 97                           ;
; Total fan-out                               ; 18599                        ;
; Average fan-out                             ; 3.01                         ;
+---------------------------------------------+------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                    ;
+----------------------------------------------+-----------------------+------------------------+--------------------------------+
; Statistic                                    ; Top                   ; sld_hub:auto_hub       ; hard_block:auto_generated_inst ;
+----------------------------------------------+-----------------------+------------------------+--------------------------------+
; Difficulty Clustering Region                 ; Low                   ; Low                    ; Low                            ;
;                                              ;                       ;                        ;                                ;
; Total logic elements                         ; 3368 / 114480 ( 3 % ) ; 164 / 114480 ( < 1 % ) ; 0 / 114480 ( 0 % )             ;
;     -- Combinational with no register        ; 1076                  ; 79                     ; 0                              ;
;     -- Register only                         ; 750                   ; 16                     ; 0                              ;
;     -- Combinational with a register         ; 1542                  ; 69                     ; 0                              ;
;                                              ;                       ;                        ;                                ;
; Logic element usage by number of LUT inputs  ;                       ;                        ;                                ;
;     -- 4 input functions                     ; 1347                  ; 71                     ; 0                              ;
;     -- 3 input functions                     ; 753                   ; 37                     ; 0                              ;
;     -- <=2 input functions                   ; 518                   ; 40                     ; 0                              ;
;     -- Register only                         ; 750                   ; 16                     ; 0                              ;
;                                              ;                       ;                        ;                                ;
; Logic elements by mode                       ;                       ;                        ;                                ;
;     -- normal mode                           ; 2362                  ; 140                    ; 0                              ;
;     -- arithmetic mode                       ; 256                   ; 8                      ; 0                              ;
;                                              ;                       ;                        ;                                ;
; Total registers                              ; 2411                  ; 85                     ; 0                              ;
;     -- Dedicated logic registers             ; 2292 / 114480 ( 2 % ) ; 85 / 114480 ( < 1 % )  ; 0 / 114480 ( 0 % )             ;
;     -- I/O registers                         ; 238                   ; 0                      ; 0                              ;
;                                              ;                       ;                        ;                                ;
; Total LABs:  partially or completely used    ; 286 / 7155 ( 4 % )    ; 15 / 7155 ( < 1 % )    ; 0 / 7155 ( 0 % )               ;
;                                              ;                       ;                        ;                                ;
; Virtual pins                                 ; 0                     ; 0                      ; 0                              ;
; I/O pins                                     ; 171                   ; 0                      ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 0 / 532 ( 0 % )       ; 0 / 532 ( 0 % )        ; 0 / 532 ( 0 % )                ;
; Total memory bits                            ; 26624                 ; 0                      ; 0                              ;
; Total RAM block bits                         ; 73728                 ; 0                      ; 0                              ;
; JTAG                                         ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ;
; PLL                                          ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )          ; 1 / 4 ( 25 % )                 ;
; M9K                                          ; 8 / 432 ( 1 % )       ; 0 / 432 ( 0 % )        ; 0 / 432 ( 0 % )                ;
; Clock control block                          ; 7 / 24 ( 29 % )       ; 0 / 24 ( 0 % )         ; 4 / 24 ( 16 % )                ;
; Double Data Rate I/O output circuitry        ; 55 / 516 ( 10 % )     ; 0 / 516 ( 0 % )        ; 0 / 516 ( 0 % )                ;
; Double Data Rate I/O output enable circuitry ; 32 / 516 ( 6 % )      ; 0 / 516 ( 0 % )        ; 0 / 516 ( 0 % )                ;
;                                              ;                       ;                        ;                                ;
; Connections                                  ;                       ;                        ;                                ;
;     -- Input Connections                     ; 1381                  ; 125                    ; 2                              ;
;     -- Registered Input Connections          ; 1199                  ; 95                     ; 0                              ;
;     -- Output Connections                    ; 255                   ; 181                    ; 1072                           ;
;     -- Registered Output Connections         ; 6                     ; 181                    ; 0                              ;
;                                              ;                       ;                        ;                                ;
; Internal Connections                         ;                       ;                        ;                                ;
;     -- Total Connections                     ; 17981                 ; 946                    ; 1084                           ;
;     -- Registered Connections                ; 7514                  ; 669                    ; 0                              ;
;                                              ;                       ;                        ;                                ;
; External Connections                         ;                       ;                        ;                                ;
;     -- Top                                   ; 258                   ; 304                    ; 1074                           ;
;     -- sld_hub:auto_hub                      ; 304                   ; 2                      ; 0                              ;
;     -- hard_block:auto_generated_inst        ; 1074                  ; 0                      ; 0                              ;
;                                              ;                       ;                        ;                                ;
; Partition Interface                          ;                       ;                        ;                                ;
;     -- Input Ports                           ; 40                    ; 62                     ; 2                              ;
;     -- Output Ports                          ; 142                   ; 79                     ; 5                              ;
;     -- Bidir Ports                           ; 32                    ; 0                      ; 0                              ;
;                                              ;                       ;                        ;                                ;
; Registered Ports                             ;                       ;                        ;                                ;
;     -- Registered Input Ports                ; 0                     ; 3                      ; 0                              ;
;     -- Registered Output Ports               ; 0                     ; 40                     ; 0                              ;
;                                              ;                       ;                        ;                                ;
; Port Connectivity                            ;                       ;                        ;                                ;
;     -- Input Ports driven by GND             ; 0                     ; 2                      ; 0                              ;
;     -- Output Ports driven by GND            ; 0                     ; 29                     ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                     ; 0                      ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                     ; 0                      ; 0                              ;
;     -- Input Ports with no Source            ; 0                     ; 47                     ; 0                              ;
;     -- Output Ports with no Source           ; 0                     ; 0                      ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                     ; 52                     ; 0                              ;
;     -- Output Ports with no Fanout           ; 0                     ; 59                     ; 0                              ;
+----------------------------------------------+-----------------------+------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; CLOCK_50 ; Y2    ; 2        ; 0            ; 36           ; 14           ; 1271                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; KEY[0]   ; M23   ; 6        ; 115          ; 40           ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; KEY[1]   ; M21   ; 6        ; 115          ; 53           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; DRAM_ADDR[0]  ; R6    ; 2        ; 0            ; 34           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10] ; R5    ; 2        ; 0            ; 32           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11] ; AA5   ; 2        ; 0            ; 10           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12] ; Y7    ; 2        ; 0            ; 11           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]  ; V8    ; 2        ; 0            ; 15           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]  ; U8    ; 2        ; 0            ; 18           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]  ; P1    ; 1        ; 0            ; 42           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]  ; V5    ; 2        ; 0            ; 15           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]  ; W8    ; 2        ; 0            ; 11           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]  ; W7    ; 2        ; 0            ; 12           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]  ; AA7   ; 2        ; 0            ; 9            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]  ; Y5    ; 2        ; 0            ; 12           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]  ; Y6    ; 2        ; 0            ; 13           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA[0]    ; U7    ; 2        ; 0            ; 18           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA[1]    ; R4    ; 2        ; 0            ; 33           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CAS_N    ; V7    ; 2        ; 0            ; 14           ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CKE      ; AA6   ; 2        ; 0            ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CLK      ; AE5   ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CS_N     ; T4    ; 2        ; 0            ; 33           ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_DQM[0]   ; U2    ; 2        ; 0            ; 30           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_DQM[1]   ; W4    ; 2        ; 0            ; 14           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_DQM[2]   ; K8    ; 1        ; 0            ; 48           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_DQM[3]   ; N8    ; 1        ; 0            ; 42           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_RAS_N    ; U6    ; 2        ; 0            ; 25           ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_WE_N     ; V6    ; 2        ; 0            ; 16           ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[0]       ; G18   ; 7        ; 69           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[1]       ; F22   ; 7        ; 107          ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[2]       ; E17   ; 7        ; 67           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[3]       ; L26   ; 6        ; 115          ; 50           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[4]       ; L25   ; 6        ; 115          ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[5]       ; J22   ; 6        ; 115          ; 67           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[6]       ; H22   ; 6        ; 115          ; 69           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[0]       ; M24   ; 6        ; 115          ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[1]       ; Y22   ; 5        ; 115          ; 30           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[2]       ; W21   ; 5        ; 115          ; 25           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[3]       ; W22   ; 5        ; 115          ; 30           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[4]       ; W25   ; 5        ; 115          ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[5]       ; U23   ; 5        ; 115          ; 22           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[6]       ; U24   ; 5        ; 115          ; 28           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[0]       ; AA25  ; 5        ; 115          ; 17           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[1]       ; AA26  ; 5        ; 115          ; 16           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[2]       ; Y25   ; 5        ; 115          ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[3]       ; W26   ; 5        ; 115          ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[4]       ; Y26   ; 5        ; 115          ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[5]       ; W27   ; 5        ; 115          ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[6]       ; W28   ; 5        ; 115          ; 21           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[0]       ; V21   ; 5        ; 115          ; 25           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[1]       ; U21   ; 5        ; 115          ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[2]       ; AB20  ; 4        ; 100          ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[3]       ; AA21  ; 4        ; 111          ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[4]       ; AD24  ; 4        ; 105          ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[5]       ; AF23  ; 4        ; 105          ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[6]       ; Y19   ; 4        ; 105          ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[0]       ; AB19  ; 4        ; 98           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[1]       ; AA19  ; 4        ; 107          ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[2]       ; AG21  ; 4        ; 74           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[3]       ; AH21  ; 4        ; 74           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[4]       ; AE19  ; 4        ; 83           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[5]       ; AF19  ; 4        ; 83           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[6]       ; AE18  ; 4        ; 79           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[0]       ; AD18  ; 4        ; 85           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[1]       ; AC18  ; 4        ; 87           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[2]       ; AB18  ; 4        ; 98           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[3]       ; AH19  ; 4        ; 72           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[4]       ; AG19  ; 4        ; 72           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[5]       ; AF18  ; 4        ; 79           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[6]       ; AH18  ; 4        ; 69           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX6[0]       ; AA17  ; 4        ; 89           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX6[1]       ; AB16  ; 4        ; 65           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX6[2]       ; AA16  ; 4        ; 65           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX6[3]       ; AB17  ; 4        ; 89           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX6[4]       ; AB15  ; 4        ; 67           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX6[5]       ; AA15  ; 4        ; 67           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX6[6]       ; AC17  ; 4        ; 74           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX7[0]       ; AD17  ; 4        ; 74           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX7[1]       ; AE17  ; 4        ; 67           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX7[2]       ; AG17  ; 4        ; 62           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX7[3]       ; AH17  ; 4        ; 62           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX7[4]       ; AF17  ; 4        ; 67           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX7[5]       ; AG18  ; 4        ; 69           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX7[6]       ; AA14  ; 3        ; 54           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[0]       ; E21   ; 7        ; 107          ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[1]       ; E22   ; 7        ; 111          ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[2]       ; E25   ; 7        ; 83           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[3]       ; E24   ; 7        ; 85           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[4]       ; H21   ; 7        ; 72           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[5]       ; G20   ; 7        ; 74           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[6]       ; G22   ; 7        ; 72           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[7]       ; G21   ; 7        ; 74           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[0]       ; G19   ; 7        ; 69           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[10]      ; J15   ; 7        ; 60           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[11]      ; H16   ; 7        ; 65           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[12]      ; J16   ; 7        ; 65           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[13]      ; H17   ; 7        ; 67           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[14]      ; F15   ; 7        ; 58           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[15]      ; G15   ; 7        ; 65           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[16]      ; G16   ; 7        ; 67           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[17]      ; H15   ; 7        ; 60           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[1]       ; F19   ; 7        ; 94           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[2]       ; E19   ; 7        ; 94           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[3]       ; F21   ; 7        ; 107          ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[4]       ; F18   ; 7        ; 87           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[5]       ; E18   ; 7        ; 87           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[6]       ; J19   ; 7        ; 72           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[7]       ; H19   ; 7        ; 72           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[8]       ; J17   ; 7        ; 69           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[9]       ; G17   ; 7        ; 83           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_BLANK_N   ; F11   ; 8        ; 31           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[0]      ; B10   ; 8        ; 38           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[1]      ; A10   ; 8        ; 38           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[2]      ; C11   ; 8        ; 23           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[3]      ; B11   ; 8        ; 42           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[4]      ; A11   ; 8        ; 42           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[5]      ; C12   ; 8        ; 52           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[6]      ; D11   ; 8        ; 23           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[7]      ; D12   ; 8        ; 52           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_CLK_CLK   ; A12   ; 8        ; 47           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[0]      ; G8    ; 8        ; 11           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[1]      ; G11   ; 8        ; 25           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[2]      ; F8    ; 8        ; 11           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[3]      ; H12   ; 8        ; 25           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[4]      ; C8    ; 8        ; 16           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[5]      ; B8    ; 8        ; 16           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[6]      ; F10   ; 8        ; 20           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[7]      ; C9    ; 8        ; 23           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_HS        ; G13   ; 8        ; 38           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[0]      ; E12   ; 8        ; 33           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[1]      ; E11   ; 8        ; 31           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[2]      ; D10   ; 8        ; 35           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[3]      ; F12   ; 8        ; 33           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[4]      ; G10   ; 8        ; 20           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[5]      ; J12   ; 8        ; 40           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[6]      ; H8    ; 8        ; 11           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[7]      ; H10   ; 8        ; 20           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_SYNC_N    ; C10   ; 8        ; 35           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_VS        ; C13   ; 8        ; 54           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------------------------------------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                              ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------------------------------------------------+
; DRAM_DQ[0]  ; W3    ; 2        ; 0            ; 13           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe               ;
; DRAM_DQ[10] ; AB1   ; 2        ; 0            ; 27           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_10 ;
; DRAM_DQ[11] ; AA3   ; 2        ; 0            ; 19           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_11 ;
; DRAM_DQ[12] ; AB2   ; 2        ; 0            ; 27           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_12 ;
; DRAM_DQ[13] ; AC1   ; 2        ; 0            ; 23           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_13 ;
; DRAM_DQ[14] ; AB3   ; 2        ; 0            ; 21           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_14 ;
; DRAM_DQ[15] ; AC2   ; 2        ; 0            ; 24           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_15 ;
; DRAM_DQ[16] ; M8    ; 1        ; 0            ; 45           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_16 ;
; DRAM_DQ[17] ; L8    ; 1        ; 0            ; 48           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_17 ;
; DRAM_DQ[18] ; P2    ; 1        ; 0            ; 43           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_18 ;
; DRAM_DQ[19] ; N3    ; 1        ; 0            ; 46           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_19 ;
; DRAM_DQ[1]  ; W2    ; 2        ; 0            ; 26           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_1  ;
; DRAM_DQ[20] ; N4    ; 1        ; 0            ; 46           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_20 ;
; DRAM_DQ[21] ; M4    ; 1        ; 0            ; 52           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_21 ;
; DRAM_DQ[22] ; M7    ; 1        ; 0            ; 45           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_22 ;
; DRAM_DQ[23] ; L7    ; 1        ; 0            ; 47           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_23 ;
; DRAM_DQ[24] ; U5    ; 2        ; 0            ; 24           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_24 ;
; DRAM_DQ[25] ; R7    ; 2        ; 0            ; 35           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_25 ;
; DRAM_DQ[26] ; R1    ; 2        ; 0            ; 35           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_26 ;
; DRAM_DQ[27] ; R2    ; 2        ; 0            ; 35           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_27 ;
; DRAM_DQ[28] ; R3    ; 2        ; 0            ; 34           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_28 ;
; DRAM_DQ[29] ; T3    ; 2        ; 0            ; 32           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_29 ;
; DRAM_DQ[2]  ; V4    ; 2        ; 0            ; 29           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_2  ;
; DRAM_DQ[30] ; U4    ; 2        ; 0            ; 34           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_30 ;
; DRAM_DQ[31] ; U1    ; 2        ; 0            ; 30           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_31 ;
; DRAM_DQ[3]  ; W1    ; 2        ; 0            ; 25           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_3  ;
; DRAM_DQ[4]  ; V3    ; 2        ; 0            ; 29           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_4  ;
; DRAM_DQ[5]  ; V2    ; 2        ; 0            ; 28           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_5  ;
; DRAM_DQ[6]  ; V1    ; 2        ; 0            ; 28           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_6  ;
; DRAM_DQ[7]  ; U3    ; 2        ; 0            ; 34           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_7  ;
; DRAM_DQ[8]  ; Y3    ; 2        ; 0            ; 24           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_8  ;
; DRAM_DQ[9]  ; Y4    ; 2        ; 0            ; 24           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_9  ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                      ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; F4       ; DIFFIO_L5n, DATA1, ASDO                  ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L8p, FLASH_nCE, nCSO              ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; M6       ; nSTATUS                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; P3       ; DCLK                                     ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; N7       ; DATA0                                    ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; P4       ; nCONFIG                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; P7       ; TDI                                      ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; P5       ; TCK                                      ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; P8       ; TMS                                      ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; P6       ; TDO                                      ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; R8       ; nCE                                      ; -                        ; -                       ; Dedicated Programming Pin ;
; P24      ; CONF_DONE                                ; -                        ; -                       ; Dedicated Programming Pin ;
; N22      ; MSEL0                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; P23      ; MSEL1                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; M22      ; MSEL2                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; P22      ; MSEL3                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; P28      ; DIFFIO_R23n, nCEO                        ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; C12      ; DIFFIO_T29n, PADD16                      ; Use as regular IO        ; VGA_B[5]                ; Dual Purpose Pin          ;
; D12      ; DIFFIO_T29p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO        ; VGA_B[7]                ; Dual Purpose Pin          ;
; A11      ; DIFFIO_T25n, DATA2                       ; Use as regular IO        ; VGA_B[4]                ; Dual Purpose Pin          ;
; B11      ; DIFFIO_T25p, DATA3                       ; Use as regular IO        ; VGA_B[3]                ; Dual Purpose Pin          ;
; A10      ; DIFFIO_T23n, PADD18                      ; Use as regular IO        ; VGA_B[1]                ; Dual Purpose Pin          ;
; B10      ; DIFFIO_T23p, DATA4                       ; Use as regular IO        ; VGA_B[0]                ; Dual Purpose Pin          ;
; G13      ; DIFFIO_T22n, PADD19                      ; Use as regular IO        ; VGA_HS                  ; Dual Purpose Pin          ;
; E12      ; DIFFIO_T20n, DATA14, DQS3T/CQ3T#,DPCLK11 ; Use as regular IO        ; VGA_R[0]                ; Dual Purpose Pin          ;
; F12      ; DIFFIO_T20p, DATA13                      ; Use as regular IO        ; VGA_R[3]                ; Dual Purpose Pin          ;
; C11      ; DIFFIO_T15n, DATA7                       ; Use as regular IO        ; VGA_B[2]                ; Dual Purpose Pin          ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 15 / 56 ( 27 % ) ; 2.5V          ; --           ;
; 2        ; 46 / 63 ( 73 % ) ; 2.5V          ; --           ;
; 3        ; 2 / 73 ( 3 % )   ; 2.5V          ; --           ;
; 4        ; 32 / 71 ( 45 % ) ; 2.5V          ; --           ;
; 5        ; 15 / 65 ( 23 % ) ; 2.5V          ; --           ;
; 6        ; 8 / 58 ( 14 % )  ; 2.5V          ; --           ;
; 7        ; 29 / 72 ( 40 % ) ; 2.5V          ; --           ;
; 8        ; 29 / 71 ( 41 % ) ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A2       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A3       ; 535        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 532        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A6       ; 504        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 501        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 517        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A10      ; 491        ; 8        ; VGA_B[1]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 487        ; 8        ; VGA_B[4]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 482        ; 8        ; VGA_CLK_CLK                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A14      ; 472        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A15      ; 470        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A17      ; 462        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 442        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 440        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A21      ; 425        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A22      ; 423        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A23      ; 412        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A24      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A25      ; 405        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A26      ; 404        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A27      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA1      ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 102        ; 2        ; DRAM_DQ[11]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA4      ; 101        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA5      ; 119        ; 2        ; DRAM_ADDR[11]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA6      ; 118        ; 2        ; DRAM_CKE                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA7      ; 120        ; 2        ; DRAM_ADDR[7]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA8      ; 154        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA10     ; 155        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA12     ; 188        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA13     ; 190        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA14     ; 191        ; 3        ; HEX7[6]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA15     ; 213        ; 4        ; HEX6[5]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA16     ; 211        ; 4        ; HEX6[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA17     ; 241        ; 4        ; HEX6[0]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA18     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA19     ; 264        ; 4        ; HEX4[1]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA20     ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA21     ; 269        ; 4        ; HEX3[3]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA22     ; 275        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA23     ; 280        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA24     ; 279        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; AA25     ; 294        ; 5        ; HEX2[0]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA26     ; 293        ; 5        ; HEX2[1]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA27     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA28     ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB1      ; 86         ; 2        ; DRAM_DQ[10]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB2      ; 85         ; 2        ; DRAM_DQ[12]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB3      ; 99         ; 2        ; DRAM_DQ[14]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB4      ; 121        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; AB5      ; 127        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB6      ; 126        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB7      ; 152        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 148        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 147        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 173        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 164        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB12     ; 180        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB13     ; 181        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB14     ; 192        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 214        ; 4        ; HEX6[4]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB16     ; 212        ; 4        ; HEX6[1]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB17     ; 242        ; 4        ; HEX6[3]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB18     ; 254        ; 4        ; HEX5[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB19     ; 253        ; 4        ; HEX4[0]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB20     ; 257        ; 4        ; HEX3[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB21     ; 266        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB22     ; 265        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB23     ; 276        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB24     ; 274        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB25     ; 292        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB26     ; 291        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB27     ; 296        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB28     ; 295        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC1      ; 94         ; 2        ; DRAM_DQ[13]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC2      ; 93         ; 2        ; DRAM_DQ[15]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC3      ; 95         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC4      ; 125        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC5      ; 124        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC6      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC7      ; 144        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC8      ; 153        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC9      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC10     ; 174        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC11     ; 185        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC12     ; 179        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC13     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC14     ; 195        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC15     ; 203        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC16     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC17     ; 221        ; 4        ; HEX6[6]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC18     ; 240        ; 4        ; HEX5[1]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC19     ; 247        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC20     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC21     ; 258        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC22     ; 267        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC23     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC24     ; 273        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC25     ; 272        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC26     ; 282        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC27     ; 290        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC28     ; 289        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD1      ; 98         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD2      ; 97         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD3      ; 96         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD4      ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD5      ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD6      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD7      ; 134        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD8      ; 143        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD9      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD10     ; 149        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD11     ; 186        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD12     ; 182        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD13     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD14     ; 196        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD15     ; 204        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD16     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD17     ; 222        ; 4        ; HEX7[0]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD18     ; 237        ; 4        ; HEX5[0]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD19     ; 248        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD20     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD21     ; 259        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD22     ; 268        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD23     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD24     ; 260        ; 4        ; HEX3[4]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD25     ; 255        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD26     ; 281        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD27     ; 286        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD28     ; 285        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE1      ; 106        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE2      ; 105        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE3      ; 122        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE4      ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE5      ; 135        ; 3        ; DRAM_CLK                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE6      ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE7      ; 158        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE8      ; 161        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE9      ; 163        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE10     ; 165        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE11     ; 171        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE12     ; 169        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE13     ; 177        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE14     ; 183        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE15     ; 205        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE16     ; 209        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE17     ; 215        ; 4        ; HEX7[1]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE18     ; 225        ; 4        ; HEX4[6]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE19     ; 231        ; 4        ; HEX4[4]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE20     ; 235        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE21     ; 238        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE22     ; 251        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE23     ; 261        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE24     ; 256        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE25     ; 243        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE26     ; 278        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE27     ; 284        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE28     ; 283        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF1      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF2      ; 123        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF3      ; 138        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF4      ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF5      ; 136        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF6      ; 139        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF7      ; 159        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF8      ; 162        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF9      ; 160        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF10     ; 166        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF11     ; 172        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF12     ; 170        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF13     ; 178        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF14     ; 184        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF15     ; 206        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF16     ; 210        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF17     ; 216        ; 4        ; HEX7[4]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF18     ; 226        ; 4        ; HEX5[5]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF19     ; 232        ; 4        ; HEX4[5]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF20     ; 236        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF21     ; 239        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF22     ; 252        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF23     ; 262        ; 4        ; HEX3[5]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF24     ; 233        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF25     ; 234        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF26     ; 244        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF27     ; 277        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF28     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG1      ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AG2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG3      ; 133        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG4      ; 141        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG5      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG6      ; 145        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG7      ; 150        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG8      ; 156        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG9      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG10     ; 167        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG11     ; 175        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG12     ; 193        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG13     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG14     ; 199        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AG15     ; 201        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AG16     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG17     ; 207        ; 4        ; HEX7[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG18     ; 217        ; 4        ; HEX7[5]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG19     ; 219        ; 4        ; HEX5[4]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG20     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG21     ; 223        ; 4        ; HEX4[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG22     ; 227        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG23     ; 229        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG24     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG25     ; 245        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG26     ; 270        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG27     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG28     ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH2      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH3      ; 137        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH4      ; 142        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH5      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH6      ; 146        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH7      ; 151        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH8      ; 157        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH9      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH10     ; 168        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH11     ; 176        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH12     ; 194        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH13     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH14     ; 200        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH15     ; 202        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH16     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH17     ; 208        ; 4        ; HEX7[3]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH18     ; 218        ; 4        ; HEX5[6]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH19     ; 220        ; 4        ; HEX5[3]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH20     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH21     ; 224        ; 4        ; HEX4[3]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH22     ; 228        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH23     ; 230        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH24     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH25     ; 246        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH26     ; 271        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH27     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 534        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 533        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B6       ; 505        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 502        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 518        ; 8        ; VGA_G[5]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B10      ; 492        ; 8        ; VGA_B[0]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 488        ; 8        ; VGA_B[3]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B14      ; 473        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B15      ; 471        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B17      ; 463        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ; 443        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B19      ; 441        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B21      ; 426        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B22      ; 424        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B23      ; 413        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B24      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B25      ; 406        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B26      ; 401        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C2       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 543        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 539        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ; 538        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 536        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 521        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 519        ; 8        ; VGA_G[4]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ; 510        ; 8        ; VGA_G[7]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ; 495        ; 8        ; VGA_SYNC_N                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C11      ; 508        ; 8        ; VGA_B[2]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ; 478        ; 8        ; VGA_B[5]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C13      ; 474        ; 8        ; VGA_VS                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C14      ; 476        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 468        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C16      ; 460        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C17      ; 438        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ; 429        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C19      ; 435        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 431        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C21      ; 422        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C22      ; 418        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C23      ; 415        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C24      ; 416        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C25      ; 411        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C26      ; 400        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C27      ; 382        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C28      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ; 540        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D5       ; 537        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 524        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 522        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D8       ; 520        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 511        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 496        ; 8        ; VGA_R[2]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D11      ; 509        ; 8        ; VGA_B[6]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D12      ; 479        ; 8        ; VGA_B[7]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ; 475        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ; 477        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 469        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ; 461        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D17      ; 439        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ; 430        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D19      ; 436        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D20      ; 432        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D21      ; 419        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D22      ; 402        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D23      ; 414        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D24      ; 417        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D25      ; 410        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D26      ; 383        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D27      ; 381        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D28      ; 380        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 17         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ; 16         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 541        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E5       ; 542        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E6       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E7       ; 523        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 526        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E10      ; 516        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 499        ; 8        ; VGA_R[1]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ; 497        ; 8        ; VGA_R[0]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E13      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E14      ; 486        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 467        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E17      ; 456        ; 7        ; HEX0[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E18      ; 427        ; 7        ; LEDR[5]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E19      ; 421        ; 7        ; LEDR[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E20      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E21      ; 407        ; 7        ; LEDG[0]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E22      ; 403        ; 7        ; LEDG[1]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E23      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E24      ; 433        ; 7        ; LEDG[3]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E25      ; 434        ; 7        ; LEDG[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E26      ; 378        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E27      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E28      ; 374        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 19         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 18         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 10         ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; F5       ; 9          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ; 531        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 527        ; 8        ; VGA_G[2]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F10      ; 512        ; 8        ; VGA_G[6]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F11      ; 500        ; 8        ; VGA_BLANK_N                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F12      ; 498        ; 8        ; VGA_R[3]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F14      ; 485        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F15      ; 466        ; 7        ; LEDR[14]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F17      ; 455        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F18      ; 428        ; 7        ; LEDR[4]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F19      ; 420        ; 7        ; LEDR[1]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F21      ; 408        ; 7        ; LEDR[3]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F22      ; 409        ; 7        ; HEX0[1]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F24      ; 396        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F25      ; 395        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F26      ; 379        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F27      ; 373        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F28      ; 372        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 26         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 25         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G7       ; 530        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G8       ; 528        ; 8        ; VGA_G[0]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G9       ; 525        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G10      ; 513        ; 8        ; VGA_R[4]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G11      ; 506        ; 8        ; VGA_G[1]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G12      ; 503        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G13      ; 493        ; 8        ; VGA_HS                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G14      ; 484        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G15      ; 457        ; 7        ; LEDR[15]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G16      ; 453        ; 7        ; LEDR[16]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G17      ; 437        ; 7        ; LEDR[9]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G18      ; 452        ; 7        ; HEX0[0]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G19      ; 451        ; 7        ; LEDR[0]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G20      ; 444        ; 7        ; LEDG[5]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G21      ; 445        ; 7        ; LEDG[7]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G22      ; 449        ; 7        ; LEDG[6]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G23      ; 398        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G24      ; 397        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G25      ; 393        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G26      ; 392        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G27      ; 367        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G28      ; 366        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H5       ; 20         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H6       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H7       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H8       ; 529        ; 8        ; VGA_R[6]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H9       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ; 514        ; 8        ; VGA_R[7]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H11      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H12      ; 507        ; 8        ; VGA_G[3]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H13      ; 494        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 480        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ; 464        ; 7        ; LEDR[17]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H16      ; 459        ; 7        ; LEDR[11]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H17      ; 454        ; 7        ; LEDR[13]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H18      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H19      ; 446        ; 7        ; LEDR[7]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H20      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H21      ; 448        ; 7        ; LEDG[4]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H22      ; 399        ; 6        ; HEX0[6]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H23      ; 391        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H24      ; 390        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H25      ; 377        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H26      ; 376        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J1       ; 64         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ; 23         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J4       ; 22         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ; 36         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J6       ; 35         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ; 37         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J8       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J10      ; 515        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ; 490        ; 8        ; VGA_R[5]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; J13      ; 489        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J14      ; 481        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J15      ; 465        ; 7        ; LEDR[10]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; J16      ; 458        ; 7        ; LEDR[12]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; J17      ; 450        ; 7        ; LEDR[8]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; J18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J19      ; 447        ; 7        ; LEDR[6]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; J20      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J21      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J22      ; 394        ; 6        ; HEX0[5]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J23      ; 387        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J24      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J25      ; 365        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J26      ; 364        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J27      ; 338        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J28      ; 337        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K1       ; 28         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 27         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ; 30         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K4       ; 29         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K5       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 38         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K8       ; 39         ; 1        ; DRAM_DQM[2]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 389        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 388        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K24      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K25      ; 371        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K26      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K27      ; 362        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K28      ; 361        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 49         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 48         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 32         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L4       ; 31         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ; 21         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L6       ; 43         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 42         ; 1        ; DRAM_DQ[23]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L8       ; 40         ; 1        ; DRAM_DQ[17]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L21      ; 385        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L22      ; 384        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L23      ; 360        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L24      ; 359        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L25      ; 369        ; 6        ; HEX0[4]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L26      ; 363        ; 6        ; HEX0[3]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L27      ; 358        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L28      ; 357        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 51         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 50         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M3       ; 34         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 33         ; 1        ; DRAM_DQ[21]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M5       ; 41         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M6       ; 24         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M7       ; 47         ; 1        ; DRAM_DQ[22]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M8       ; 46         ; 1        ; DRAM_DQ[16]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M21      ; 368        ; 6        ; KEY[1]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M22      ; 342        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M23      ; 344        ; 6        ; KEY[0]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M24      ; 347        ; 6        ; HEX1[0]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M25      ; 356        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M26      ; 355        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M27      ; 354        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M28      ; 353        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N3       ; 45         ; 1        ; DRAM_DQ[19]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N4       ; 44         ; 1        ; DRAM_DQ[20]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N5       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 56         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; N8       ; 54         ; 1        ; DRAM_DQM[3]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N21      ; 348        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N22      ; 340        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N24      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N25      ; 352        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N26      ; 351        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P1       ; 53         ; 1        ; DRAM_ADDR[3]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 52         ; 1        ; DRAM_DQ[18]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 55         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; P4       ; 57         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ; 59         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; P6       ; 61         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; P7       ; 58         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; P8       ; 60         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; P9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ; 334        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 343        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P23      ; 341        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P24      ; 339        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P25      ; 346        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P26      ; 345        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P27      ; 350        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P28      ; 349        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ; 68         ; 2        ; DRAM_DQ[26]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ; 67         ; 2        ; DRAM_DQ[27]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R3       ; 73         ; 2        ; DRAM_DQ[28]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R4       ; 74         ; 2        ; DRAM_BA[1]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R5       ; 77         ; 2        ; DRAM_ADDR[10]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R6       ; 70         ; 2        ; DRAM_ADDR[0]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R7       ; 69         ; 2        ; DRAM_DQ[25]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R8       ; 62         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R21      ; 333        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R22      ; 332        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R23      ; 331        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R24      ; 330        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R25      ; 327        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R26      ; 326        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R27      ; 329        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R28      ; 328        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T3       ; 76         ; 2        ; DRAM_DQ[29]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T4       ; 75         ; 2        ; DRAM_CS_N                                                 ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T5       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T7       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T8       ; 100        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 325        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T22      ; 324        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T24      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T25      ; 323        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T26      ; 322        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T28      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U1       ; 80         ; 2        ; DRAM_DQ[31]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U2       ; 79         ; 2        ; DRAM_DQM[0]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U3       ; 71         ; 2        ; DRAM_DQ[7]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U4       ; 72         ; 2        ; DRAM_DQ[30]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U5       ; 90         ; 2        ; DRAM_DQ[24]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U6       ; 89         ; 2        ; DRAM_RAS_N                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U7       ; 103        ; 2        ; DRAM_BA[0]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U8       ; 104        ; 2        ; DRAM_ADDR[2]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U21      ; 319        ; 5        ; HEX3[1]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U22      ; 313        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U23      ; 305        ; 5        ; HEX1[5]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U24      ; 316        ; 5        ; HEX1[6]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U25      ; 315        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U26      ; 314        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U27      ; 318        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U28      ; 317        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 84         ; 2        ; DRAM_DQ[6]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V2       ; 83         ; 2        ; DRAM_DQ[5]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V3       ; 82         ; 2        ; DRAM_DQ[4]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V4       ; 81         ; 2        ; DRAM_DQ[2]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V5       ; 108        ; 2        ; DRAM_ADDR[4]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V6       ; 107        ; 2        ; DRAM_WE_N                                                 ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V7       ; 110        ; 2        ; DRAM_CAS_N                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V8       ; 109        ; 2        ; DRAM_ADDR[1]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 311        ; 5        ; HEX3[0]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V22      ; 312        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V23      ; 309        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V24      ; 308        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V25      ; 307        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V26      ; 306        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V27      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V28      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 88         ; 2        ; DRAM_DQ[3]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W2       ; 87         ; 2        ; DRAM_DQ[1]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W3       ; 112        ; 2        ; DRAM_DQ[0]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W4       ; 111        ; 2        ; DRAM_DQM[1]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W5       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W7       ; 115        ; 2        ; DRAM_ADDR[6]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W8       ; 116        ; 2        ; DRAM_ADDR[5]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W21      ; 310        ; 5        ; HEX1[2]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W22      ; 321        ; 5        ; HEX1[3]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W24      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W25      ; 300        ; 5        ; HEX1[4]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W26      ; 299        ; 5        ; HEX2[3]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W27      ; 301        ; 5        ; HEX2[5]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W28      ; 302        ; 5        ; HEX2[6]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y1       ; 66         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y2       ; 65         ; 2        ; CLOCK_50                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y3       ; 92         ; 2        ; DRAM_DQ[8]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y4       ; 91         ; 2        ; DRAM_DQ[9]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y5       ; 114        ; 2        ; DRAM_ADDR[8]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y6       ; 113        ; 2        ; DRAM_ADDR[9]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y7       ; 117        ; 2        ; DRAM_ADDR[12]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y8       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y9       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y10      ; 140        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ; 187        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y13      ; 189        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ; 197        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y15      ; 198        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y16      ; 250        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y17      ; 249        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ; 263        ; 4        ; HEX3[6]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y20      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y21      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y22      ; 320        ; 5        ; HEX1[1]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y23      ; 288        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y24      ; 287        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y25      ; 298        ; 5        ; HEX2[2]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y26      ; 297        ; 5        ; HEX2[4]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y27      ; 336        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y28      ; 335        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                    ;
+-------------------------------+--------------------------------------------------------------------------------+
; Name                          ; final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_altpll_ieu2:sd1|pll7 ;
+-------------------------------+--------------------------------------------------------------------------------+
; SDC pin name                  ; final_subsystem|pll|sd1|pll7                                                   ;
; PLL mode                      ; Normal                                                                         ;
; Compensate clock              ; clock0                                                                         ;
; Compensated input/output pins ; --                                                                             ;
; Switchover type               ; --                                                                             ;
; Input frequency 0             ; 50.0 MHz                                                                       ;
; Input frequency 1             ; --                                                                             ;
; Nominal PFD frequency         ; 50.0 MHz                                                                       ;
; Nominal VCO frequency         ; 500.0 MHz                                                                      ;
; VCO post scale K counter      ; 2                                                                              ;
; VCO frequency control         ; Auto                                                                           ;
; VCO phase shift step          ; 250 ps                                                                         ;
; VCO multiply                  ; --                                                                             ;
; VCO divide                    ; --                                                                             ;
; Freq min lock                 ; 30.0 MHz                                                                       ;
; Freq max lock                 ; 65.02 MHz                                                                      ;
; M VCO Tap                     ; 4                                                                              ;
; M Initial                     ; 2                                                                              ;
; M value                       ; 10                                                                             ;
; N value                       ; 1                                                                              ;
; Charge pump current           ; setting 1                                                                      ;
; Loop filter resistance        ; setting 27                                                                     ;
; Loop filter capacitance       ; setting 0                                                                      ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                                                           ;
; Bandwidth type                ; Medium                                                                         ;
; Real time reconfigurable      ; Off                                                                            ;
; Scan chain MIF file           ; --                                                                             ;
; Preserve PLL counter order    ; Off                                                                            ;
; PLL location                  ; PLL_1                                                                          ;
; Inclk0 signal                 ; CLOCK_50                                                                       ;
; Inclk1 signal                 ; --                                                                             ;
; Inclk0 signal type            ; Dedicated Pin                                                                  ;
; Inclk1 signal type            ; --                                                                             ;
+-------------------------------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------+
; Name                                                                                       ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                        ;
+--------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------+
; final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_altpll_ieu2:sd1|wire_pll7_clk[0] ; clock0       ; 1    ; 1   ; 50.0 MHz         ; 0 (0 ps)       ; 4.50 (250 ps)    ; 50/50      ; C3      ; 10            ; 5/5 Even   ; --            ; 2       ; 4       ; final_subsystem|pll|sd1|pll7|clk[0] ;
; final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_altpll_ieu2:sd1|wire_pll7_clk[1] ; clock1       ; 1    ; 1   ; 50.0 MHz         ; -54 (-3000 ps) ; 4.50 (250 ps)    ; 50/50      ; C0      ; 10            ; 5/5 Even   ; --            ; 1       ; 0       ; final_subsystem|pll|sd1|pll7|clk[1] ;
; final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_altpll_ieu2:sd1|wire_pll7_clk[2] ; clock2       ; 1    ; 2   ; 25.0 MHz         ; 0 (0 ps)       ; 2.25 (250 ps)    ; 50/50      ; C1      ; 20            ; 10/10 Even ; --            ; 2       ; 4       ; final_subsystem|pll|sd1|pll7|clk[2] ;
; final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_altpll_ieu2:sd1|wire_pll7_clk[3] ; clock3       ; 1    ; 2   ; 25.0 MHz         ; 0 (0 ps)       ; 2.25 (250 ps)    ; 50/50      ; C2      ; 20            ; 10/10 Even ; --            ; 2       ; 4       ; final_subsystem|pll|sd1|pll7|clk[3] ;
+--------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------+


+------------------------------------------------------+
; I/O Assignment Warnings                              ;
+---------------+--------------------------------------+
; Pin Name      ; Reason                               ;
+---------------+--------------------------------------+
; LEDG[0]       ; Missing drive strength and slew rate ;
; LEDG[1]       ; Missing drive strength and slew rate ;
; LEDG[2]       ; Missing drive strength and slew rate ;
; LEDG[3]       ; Missing drive strength and slew rate ;
; LEDG[4]       ; Missing drive strength and slew rate ;
; LEDG[5]       ; Missing drive strength and slew rate ;
; LEDG[6]       ; Missing drive strength and slew rate ;
; LEDG[7]       ; Missing drive strength and slew rate ;
; LEDR[0]       ; Missing drive strength and slew rate ;
; LEDR[1]       ; Missing drive strength and slew rate ;
; LEDR[2]       ; Missing drive strength and slew rate ;
; LEDR[3]       ; Missing drive strength and slew rate ;
; LEDR[4]       ; Missing drive strength and slew rate ;
; LEDR[5]       ; Missing drive strength and slew rate ;
; LEDR[6]       ; Missing drive strength and slew rate ;
; LEDR[7]       ; Missing drive strength and slew rate ;
; LEDR[8]       ; Missing drive strength and slew rate ;
; LEDR[9]       ; Missing drive strength and slew rate ;
; LEDR[10]      ; Missing drive strength and slew rate ;
; LEDR[11]      ; Missing drive strength and slew rate ;
; LEDR[12]      ; Missing drive strength and slew rate ;
; LEDR[13]      ; Missing drive strength and slew rate ;
; LEDR[14]      ; Missing drive strength and slew rate ;
; LEDR[15]      ; Missing drive strength and slew rate ;
; LEDR[16]      ; Missing drive strength and slew rate ;
; LEDR[17]      ; Missing drive strength and slew rate ;
; HEX0[0]       ; Missing drive strength and slew rate ;
; HEX0[1]       ; Missing drive strength and slew rate ;
; HEX0[2]       ; Missing drive strength and slew rate ;
; HEX0[3]       ; Missing drive strength and slew rate ;
; HEX0[4]       ; Missing drive strength and slew rate ;
; HEX0[5]       ; Missing drive strength and slew rate ;
; HEX0[6]       ; Missing drive strength and slew rate ;
; HEX1[0]       ; Missing drive strength and slew rate ;
; HEX1[1]       ; Missing drive strength and slew rate ;
; HEX1[2]       ; Missing drive strength and slew rate ;
; HEX1[3]       ; Missing drive strength and slew rate ;
; HEX1[4]       ; Missing drive strength and slew rate ;
; HEX1[5]       ; Missing drive strength and slew rate ;
; HEX1[6]       ; Missing drive strength and slew rate ;
; HEX2[0]       ; Missing drive strength and slew rate ;
; HEX2[1]       ; Missing drive strength and slew rate ;
; HEX2[2]       ; Missing drive strength and slew rate ;
; HEX2[3]       ; Missing drive strength and slew rate ;
; HEX2[4]       ; Missing drive strength and slew rate ;
; HEX2[5]       ; Missing drive strength and slew rate ;
; HEX2[6]       ; Missing drive strength and slew rate ;
; HEX3[0]       ; Missing drive strength and slew rate ;
; HEX3[1]       ; Missing drive strength and slew rate ;
; HEX3[2]       ; Missing drive strength and slew rate ;
; HEX3[3]       ; Missing drive strength and slew rate ;
; HEX3[4]       ; Missing drive strength and slew rate ;
; HEX3[5]       ; Missing drive strength and slew rate ;
; HEX3[6]       ; Missing drive strength and slew rate ;
; HEX4[0]       ; Missing drive strength and slew rate ;
; HEX4[1]       ; Missing drive strength and slew rate ;
; HEX4[2]       ; Missing drive strength and slew rate ;
; HEX4[3]       ; Missing drive strength and slew rate ;
; HEX4[4]       ; Missing drive strength and slew rate ;
; HEX4[5]       ; Missing drive strength and slew rate ;
; HEX4[6]       ; Missing drive strength and slew rate ;
; HEX5[0]       ; Missing drive strength and slew rate ;
; HEX5[1]       ; Missing drive strength and slew rate ;
; HEX5[2]       ; Missing drive strength and slew rate ;
; HEX5[3]       ; Missing drive strength and slew rate ;
; HEX5[4]       ; Missing drive strength and slew rate ;
; HEX5[5]       ; Missing drive strength and slew rate ;
; HEX5[6]       ; Missing drive strength and slew rate ;
; HEX6[0]       ; Missing drive strength and slew rate ;
; HEX6[1]       ; Missing drive strength and slew rate ;
; HEX6[2]       ; Missing drive strength and slew rate ;
; HEX6[3]       ; Missing drive strength and slew rate ;
; HEX6[4]       ; Missing drive strength and slew rate ;
; HEX6[5]       ; Missing drive strength and slew rate ;
; HEX6[6]       ; Missing drive strength and slew rate ;
; HEX7[0]       ; Missing drive strength and slew rate ;
; HEX7[1]       ; Missing drive strength and slew rate ;
; HEX7[2]       ; Missing drive strength and slew rate ;
; HEX7[3]       ; Missing drive strength and slew rate ;
; HEX7[4]       ; Missing drive strength and slew rate ;
; HEX7[5]       ; Missing drive strength and slew rate ;
; HEX7[6]       ; Missing drive strength and slew rate ;
; DRAM_ADDR[0]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[1]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[2]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[3]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[4]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[5]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[6]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[7]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[8]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[9]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[10] ; Missing drive strength and slew rate ;
; DRAM_ADDR[11] ; Missing drive strength and slew rate ;
; DRAM_ADDR[12] ; Missing drive strength and slew rate ;
; DRAM_BA[0]    ; Missing drive strength and slew rate ;
; DRAM_BA[1]    ; Missing drive strength and slew rate ;
; DRAM_CAS_N    ; Missing drive strength and slew rate ;
; DRAM_CKE      ; Missing drive strength and slew rate ;
; DRAM_CS_N     ; Missing drive strength and slew rate ;
; DRAM_DQM[0]   ; Missing drive strength and slew rate ;
; DRAM_DQM[1]   ; Missing drive strength and slew rate ;
; DRAM_DQM[2]   ; Missing drive strength and slew rate ;
; DRAM_DQM[3]   ; Missing drive strength and slew rate ;
; DRAM_RAS_N    ; Missing drive strength and slew rate ;
; DRAM_WE_N     ; Missing drive strength and slew rate ;
; DRAM_CLK      ; Missing drive strength and slew rate ;
; VGA_B[0]      ; Missing drive strength and slew rate ;
; VGA_B[1]      ; Missing drive strength and slew rate ;
; VGA_B[2]      ; Missing drive strength and slew rate ;
; VGA_B[3]      ; Missing drive strength and slew rate ;
; VGA_B[4]      ; Missing drive strength and slew rate ;
; VGA_B[5]      ; Missing drive strength and slew rate ;
; VGA_B[6]      ; Missing drive strength and slew rate ;
; VGA_B[7]      ; Missing drive strength and slew rate ;
; VGA_BLANK_N   ; Missing drive strength and slew rate ;
; VGA_CLK_CLK   ; Missing drive strength and slew rate ;
; VGA_G[0]      ; Missing drive strength and slew rate ;
; VGA_G[1]      ; Missing drive strength and slew rate ;
; VGA_G[2]      ; Missing drive strength and slew rate ;
; VGA_G[3]      ; Missing drive strength and slew rate ;
; VGA_G[4]      ; Missing drive strength and slew rate ;
; VGA_G[5]      ; Missing drive strength and slew rate ;
; VGA_G[6]      ; Missing drive strength and slew rate ;
; VGA_G[7]      ; Missing drive strength and slew rate ;
; VGA_HS        ; Missing drive strength and slew rate ;
; VGA_R[0]      ; Missing drive strength and slew rate ;
; VGA_R[1]      ; Missing drive strength and slew rate ;
; VGA_R[2]      ; Missing drive strength and slew rate ;
; VGA_R[3]      ; Missing drive strength and slew rate ;
; VGA_R[4]      ; Missing drive strength and slew rate ;
; VGA_R[5]      ; Missing drive strength and slew rate ;
; VGA_R[6]      ; Missing drive strength and slew rate ;
; VGA_R[7]      ; Missing drive strength and slew rate ;
; VGA_SYNC_N    ; Missing drive strength and slew rate ;
; VGA_VS        ; Missing drive strength and slew rate ;
; DRAM_DQ[0]    ; Missing drive strength and slew rate ;
; DRAM_DQ[1]    ; Missing drive strength and slew rate ;
; DRAM_DQ[2]    ; Missing drive strength and slew rate ;
; DRAM_DQ[3]    ; Missing drive strength and slew rate ;
; DRAM_DQ[4]    ; Missing drive strength and slew rate ;
; DRAM_DQ[5]    ; Missing drive strength and slew rate ;
; DRAM_DQ[6]    ; Missing drive strength and slew rate ;
; DRAM_DQ[7]    ; Missing drive strength and slew rate ;
; DRAM_DQ[8]    ; Missing drive strength and slew rate ;
; DRAM_DQ[9]    ; Missing drive strength and slew rate ;
; DRAM_DQ[10]   ; Missing drive strength and slew rate ;
; DRAM_DQ[11]   ; Missing drive strength and slew rate ;
; DRAM_DQ[12]   ; Missing drive strength and slew rate ;
; DRAM_DQ[13]   ; Missing drive strength and slew rate ;
; DRAM_DQ[14]   ; Missing drive strength and slew rate ;
; DRAM_DQ[15]   ; Missing drive strength and slew rate ;
; DRAM_DQ[16]   ; Missing drive strength and slew rate ;
; DRAM_DQ[17]   ; Missing drive strength and slew rate ;
; DRAM_DQ[18]   ; Missing drive strength and slew rate ;
; DRAM_DQ[19]   ; Missing drive strength and slew rate ;
; DRAM_DQ[20]   ; Missing drive strength and slew rate ;
; DRAM_DQ[21]   ; Missing drive strength and slew rate ;
; DRAM_DQ[22]   ; Missing drive strength and slew rate ;
; DRAM_DQ[23]   ; Missing drive strength and slew rate ;
; DRAM_DQ[24]   ; Missing drive strength and slew rate ;
; DRAM_DQ[25]   ; Missing drive strength and slew rate ;
; DRAM_DQ[26]   ; Missing drive strength and slew rate ;
; DRAM_DQ[27]   ; Missing drive strength and slew rate ;
; DRAM_DQ[28]   ; Missing drive strength and slew rate ;
; DRAM_DQ[29]   ; Missing drive strength and slew rate ;
; DRAM_DQ[30]   ; Missing drive strength and slew rate ;
; DRAM_DQ[31]   ; Missing drive strength and slew rate ;
+---------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                           ; Entity Name                                ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+
; |final_top                                                                                                                              ; 3532 (0)    ; 2377 (0)                  ; 119 (119)     ; 26624       ; 8    ; 0            ; 0       ; 0         ; 171  ; 0            ; 1155 (0)     ; 766 (0)           ; 1611 (0)         ; |final_top                                                                                                                                                                                                                                                                                                                                                                    ; final_top                                  ; work         ;
;    |final_soc:final_subsystem|                                                                                                          ; 3368 (0)    ; 2292 (0)                  ; 0 (0)         ; 26624       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1076 (0)     ; 750 (0)           ; 1542 (0)         ; |final_top|final_soc:final_subsystem                                                                                                                                                                                                                                                                                                                                          ; final_soc                                  ; final_soc    ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 4 (1)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 2 (1)            ; |final_top|final_soc:final_subsystem|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                               ; altera_reset_controller                    ; final_soc    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |final_top|final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                  ; final_soc    ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |final_top|final_soc:final_subsystem|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                               ; altera_reset_controller                    ; final_soc    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |final_top|final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                  ; final_soc    ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 18 (11)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (1)        ; 11 (6)            ; 5 (4)            ; |final_top|final_soc:final_subsystem|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                   ; altera_reset_controller                    ; final_soc    ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 3 (3)             ; 0 (0)            ; |final_top|final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                  ; final_soc    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |final_top|final_soc:final_subsystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                        ; altera_reset_synchronizer                  ; final_soc    ;
;       |avalon_vga_interface:vga_controller_0|                                                                                           ; 271 (0)     ; 146 (0)                   ; 0 (0)         ; 15360       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 93 (0)       ; 59 (0)            ; 119 (0)          ; |final_top|final_soc:final_subsystem|avalon_vga_interface:vga_controller_0                                                                                                                                                                                                                                                                                                    ; avalon_vga_interface                       ; final_soc    ;
;          |VGA_controller:vga_cont|                                                                                                      ; 64 (64)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (41)      ; 3 (3)             ; 20 (20)          ; |final_top|final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_controller:vga_cont                                                                                                                                                                                                                                                                            ; VGA_controller                             ; work         ;
;          |VGA_mapper:map|                                                                                                               ; 208 (208)   ; 123 (123)                 ; 0 (0)         ; 15360       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (52)      ; 56 (56)           ; 100 (100)        ; |final_top|final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map                                                                                                                                                                                                                                                                                     ; VGA_mapper                                 ; work         ;
;             |vga_ram:ram1|                                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 15360       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |final_top|final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1                                                                                                                                                                                                                                                                        ; vga_ram                                    ; work         ;
;                |altsyncram:mem_rtl_0|                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 15360       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |final_top|final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                   ; altsyncram                                 ; work         ;
;                   |altsyncram_ugi1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 15360       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |final_top|final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|altsyncram:mem_rtl_0|altsyncram_ugi1:auto_generated                                                                                                                                                                                                                    ; altsyncram_ugi1                            ; work         ;
;       |final_soc_NIOS2:nios2|                                                                                                           ; 1154 (0)    ; 589 (0)                   ; 0 (0)         ; 10240       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 505 (0)      ; 61 (0)            ; 588 (0)          ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2                                                                                                                                                                                                                                                                                                                    ; final_soc_NIOS2                            ; final_soc    ;
;          |final_soc_NIOS2_cpu:cpu|                                                                                                      ; 1154 (765)  ; 589 (319)                 ; 0 (0)         ; 10240       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 505 (386)    ; 61 (9)            ; 588 (370)        ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu                                                                                                                                                                                                                                                                                            ; final_soc_NIOS2_cpu                        ; final_soc    ;
;             |final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|                                                           ; 389 (85)    ; 270 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 119 (5)      ; 52 (4)            ; 218 (76)         ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci                                                                                                                                                                                                                            ; final_soc_NIOS2_cpu_nios2_oci              ; final_soc    ;
;                |final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|                                    ; 139 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (0)       ; 44 (0)            ; 52 (0)           ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper                                                                                                                                        ; final_soc_NIOS2_cpu_debug_slave_wrapper    ; final_soc    ;
;                   |final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk|                                   ; 53 (49)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 36 (34)           ; 13 (11)          ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk                                                      ; final_soc_NIOS2_cpu_debug_slave_sysclk     ; final_soc    ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                    ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                    ; work         ;
;                   |final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|                                         ; 90 (86)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (36)      ; 8 (4)             ; 46 (46)          ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck                                                            ; final_soc_NIOS2_cpu_debug_slave_tck        ; final_soc    ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                    ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                    ; work         ;
;                   |sld_virtual_jtag_basic:final_soc_NIOS2_cpu_debug_slave_phy|                                                          ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_NIOS2_cpu_debug_slave_phy                                                                             ; sld_virtual_jtag_basic                     ; work         ;
;                |final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|                                          ; 10 (10)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg                                                                                                                                              ; final_soc_NIOS2_cpu_nios2_avalon_reg       ; final_soc    ;
;                |final_soc_NIOS2_cpu_nios2_oci_break:the_final_soc_NIOS2_cpu_nios2_oci_break|                                            ; 33 (33)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 32 (32)          ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_break:the_final_soc_NIOS2_cpu_nios2_oci_break                                                                                                                                                ; final_soc_NIOS2_cpu_nios2_oci_break        ; final_soc    ;
;                |final_soc_NIOS2_cpu_nios2_oci_debug:the_final_soc_NIOS2_cpu_nios2_oci_debug|                                            ; 12 (10)     ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 3 (1)             ; 6 (6)            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_debug:the_final_soc_NIOS2_cpu_nios2_oci_debug                                                                                                                                                ; final_soc_NIOS2_cpu_nios2_oci_debug        ; final_soc    ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_debug:the_final_soc_NIOS2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                            ; altera_std_synchronizer                    ; work         ;
;                |final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|                                                  ; 113 (113)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (61)      ; 1 (1)             ; 51 (51)          ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem                                                                                                                                                      ; final_soc_NIOS2_cpu_nios2_ocimem           ; final_soc    ;
;                   |final_soc_NIOS2_cpu_ociram_sp_ram_module:final_soc_NIOS2_cpu_ociram_sp_ram|                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|final_soc_NIOS2_cpu_ociram_sp_ram_module:final_soc_NIOS2_cpu_ociram_sp_ram                                                                           ; final_soc_NIOS2_cpu_ociram_sp_ram_module   ; final_soc    ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|final_soc_NIOS2_cpu_ociram_sp_ram_module:final_soc_NIOS2_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                 ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|final_soc_NIOS2_cpu_ociram_sp_ram_module:final_soc_NIOS2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                            ; work         ;
;             |final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a|                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a                                                                                                                                                                                                             ; final_soc_NIOS2_cpu_register_bank_a_module ; final_soc    ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                   ; altsyncram                                 ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                    ; altsyncram_6mc1                            ; work         ;
;             |final_soc_NIOS2_cpu_register_bank_b_module:final_soc_NIOS2_cpu_register_bank_b|                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_b_module:final_soc_NIOS2_cpu_register_bank_b                                                                                                                                                                                                             ; final_soc_NIOS2_cpu_register_bank_b_module ; final_soc    ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_b_module:final_soc_NIOS2_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                   ; altsyncram                                 ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |final_top|final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_b_module:final_soc_NIOS2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                    ; altsyncram_6mc1                            ; work         ;
;       |final_soc_PLL:pll|                                                                                                               ; 12 (8)      ; 6 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 2 (0)             ; 6 (4)            ; |final_top|final_soc:final_subsystem|final_soc_PLL:pll                                                                                                                                                                                                                                                                                                                        ; final_soc_PLL                              ; final_soc    ;
;          |final_soc_PLL_altpll_ieu2:sd1|                                                                                                ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |final_top|final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_altpll_ieu2:sd1                                                                                                                                                                                                                                                                                          ; final_soc_PLL_altpll_ieu2                  ; final_soc    ;
;          |final_soc_PLL_stdsync_sv6:stdsync2|                                                                                           ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |final_top|final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                     ; final_soc_PLL_stdsync_sv6                  ; final_soc    ;
;             |final_soc_PLL_dffpipe_l2c:dffpipe3|                                                                                        ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |final_top|final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_stdsync_sv6:stdsync2|final_soc_PLL_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                  ; final_soc_PLL_dffpipe_l2c                  ; final_soc    ;
;       |final_soc_SDRAM:sdram|                                                                                                           ; 453 (284)   ; 284 (156)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 163 (158)    ; 65 (5)            ; 225 (101)        ; |final_top|final_soc:final_subsystem|final_soc_SDRAM:sdram                                                                                                                                                                                                                                                                                                                    ; final_soc_SDRAM                            ; final_soc    ;
;          |final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|                                                    ; 193 (193)   ; 128 (128)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 60 (60)           ; 128 (128)        ; |final_top|final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module                                                                                                                                                                                                                                          ; final_soc_SDRAM_input_efifo_module         ; final_soc    ;
;       |final_soc_jtag_uart_0:jtag_uart_0|                                                                                               ; 169 (41)    ; 105 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (18)      ; 22 (2)            ; 93 (21)          ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                        ; final_soc_jtag_uart_0                      ; final_soc    ;
;          |alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|                                                                    ; 77 (77)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 20 (20)           ; 32 (32)          ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                              ; alt_jtag_atlantic                          ; work         ;
;          |final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|                                                            ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                      ; final_soc_jtag_uart_0_scfifo_r             ; final_soc    ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                         ; scfifo                                     ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                              ; scfifo_jr21                                ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                         ; a_dpfifo_l011                              ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                 ; a_fefifo_7cf                               ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                            ; cntr_do7                                   ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                 ; altsyncram_nio1                            ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                   ; cntr_1ob                                   ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                         ; cntr_1ob                                   ; work         ;
;          |final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|                                                            ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                      ; final_soc_jtag_uart_0_scfifo_w             ; final_soc    ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                         ; scfifo                                     ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                              ; scfifo_jr21                                ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                         ; a_dpfifo_l011                              ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                 ; a_fefifo_7cf                               ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                            ; cntr_do7                                   ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                 ; altsyncram_nio1                            ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                   ; cntr_1ob                                   ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |final_top|final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                         ; cntr_1ob                                   ; work         ;
;       |final_soc_mm_interconnect_0:mm_interconnect_0|                                                                                   ; 1364 (0)    ; 1020 (0)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 220 (0)      ; 513 (0)           ; 631 (0)          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                            ; final_soc_mm_interconnect_0                ; final_soc    ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 6 (6)            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                      ; final_soc    ;
;          |altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|                                                                   ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 5 (5)            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                      ; final_soc    ;
;          |altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|                                                                           ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 6 (6)            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                      ; final_soc    ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 347 (347)   ; 330 (330)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 162 (162)         ; 169 (169)        ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                      ; final_soc    ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 51 (51)     ; 40 (40)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 4 (4)             ; 36 (36)          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                      ; final_soc    ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 6 (6)            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                      ; final_soc    ;
;          |altera_avalon_sc_fifo:vga_controller_0_vga_slave_1_agent_rsp_fifo|                                                            ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_1_agent_rsp_fifo                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                      ; final_soc    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 138 (0)     ; 136 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 101 (0)           ; 35 (0)           ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                       ; altera_avalon_st_handshake_clock_crosser   ; final_soc    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 138 (134)   ; 136 (132)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 101 (99)          ; 35 (35)          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                              ; altera_avalon_st_clock_crosser             ; final_soc    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                         ; altera_std_synchronizer_nocut              ; final_soc    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                         ; altera_std_synchronizer_nocut              ; final_soc    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 76 (0)      ; 70 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 61 (0)            ; 9 (0)            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                       ; altera_avalon_st_handshake_clock_crosser   ; final_soc    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 76 (72)     ; 70 (66)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 61 (57)           ; 9 (9)            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                              ; altera_avalon_st_clock_crosser             ; final_soc    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                         ; altera_std_synchronizer_nocut              ; final_soc    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                         ; altera_std_synchronizer_nocut              ; final_soc    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 56 (0)      ; 54 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 52 (0)            ; 2 (0)            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                       ; altera_avalon_st_handshake_clock_crosser   ; final_soc    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 56 (52)     ; 54 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 52 (49)           ; 2 (2)            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                              ; altera_avalon_st_clock_crosser             ; final_soc    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                         ; altera_std_synchronizer_nocut              ; final_soc    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                         ; altera_std_synchronizer_nocut              ; final_soc    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_004|                                                                         ; 72 (0)      ; 70 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 37 (0)            ; 33 (0)           ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                       ; altera_avalon_st_handshake_clock_crosser   ; final_soc    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 72 (68)     ; 70 (66)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 37 (34)           ; 33 (33)          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                              ; altera_avalon_st_clock_crosser             ; final_soc    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                         ; altera_std_synchronizer_nocut              ; final_soc    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                         ; altera_std_synchronizer_nocut              ; final_soc    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_005|                                                                         ; 72 (0)      ; 70 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 52 (0)            ; 18 (0)           ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                       ; altera_avalon_st_handshake_clock_crosser   ; final_soc    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 72 (68)     ; 70 (66)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 52 (49)           ; 18 (18)          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                              ; altera_avalon_st_clock_crosser             ; final_soc    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                         ; altera_std_synchronizer_nocut              ; final_soc    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                         ; altera_std_synchronizer_nocut              ; final_soc    ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 72 (0)      ; 70 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 30 (0)            ; 40 (0)           ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                           ; altera_avalon_st_handshake_clock_crosser   ; final_soc    ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 72 (68)     ; 70 (66)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 30 (27)           ; 40 (40)          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                  ; altera_avalon_st_clock_crosser             ; final_soc    ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                             ; altera_std_synchronizer_nocut              ; final_soc    ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                             ; altera_std_synchronizer_nocut              ; final_soc    ;
;          |altera_merlin_master_agent:nios2_data_master_agent|                                                                           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent                                                                                                                                                                                                                                         ; altera_merlin_master_agent                 ; final_soc    ;
;          |altera_merlin_master_agent:nios2_instruction_master_agent|                                                                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent                                                                                                                                                                                                                                  ; altera_merlin_master_agent                 ; final_soc    ;
;          |altera_merlin_master_translator:nios2_data_master_translator|                                                                 ; 8 (8)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 3 (3)            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator                                                                                                                                                                                                                               ; altera_merlin_master_translator            ; final_soc    ;
;          |altera_merlin_master_translator:nios2_instruction_master_translator|                                                          ; 12 (12)     ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 1 (1)            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator                                                                                                                                                                                                                        ; altera_merlin_master_translator            ; final_soc    ;
;          |altera_merlin_slave_agent:nios2_debug_mem_slave_agent|                                                                        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                  ; final_soc    ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                  ; final_soc    ;
;          |altera_merlin_slave_agent:timer_0_s1_agent|                                                                                   ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                  ; final_soc    ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                    ; altera_merlin_slave_translator             ; final_soc    ;
;          |altera_merlin_slave_translator:nios2_debug_mem_slave_translator|                                                              ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 23 (23)          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator                                                                                                                                                                                                                            ; altera_merlin_slave_translator             ; final_soc    ;
;          |altera_merlin_slave_translator:pll_pll_slave_translator|                                                                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_pll_slave_translator                                                                                                                                                                                                                                    ; altera_merlin_slave_translator             ; final_soc    ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 24 (24)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 20 (20)          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                       ; altera_merlin_slave_translator             ; final_soc    ;
;          |altera_merlin_slave_translator:vga_controller_0_vga_slave_1_translator|                                                       ; 39 (39)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 35 (35)          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_controller_0_vga_slave_1_translator                                                                                                                                                                                                                     ; altera_merlin_slave_translator             ; final_soc    ;
;          |final_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                      ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                    ; final_soc_mm_interconnect_0_cmd_demux_001  ; final_soc    ;
;          |final_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_002|                                                                      ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_002                                                                                                                                                                                                                                    ; final_soc_mm_interconnect_0_cmd_demux_001  ; final_soc    ;
;          |final_soc_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                  ; 102 (94)    ; 7 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (6)       ; 1 (1)             ; 90 (85)          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                ; final_soc_mm_interconnect_0_cmd_mux        ; final_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 10 (6)      ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (2)        ; 0 (0)             ; 5 (4)            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                   ; altera_merlin_arbitrator                   ; final_soc    ;
;                |altera_merlin_arb_adder:adder|                                                                                          ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                     ; altera_merlin_arb_adder                    ; final_soc    ;
;          |final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                          ; 15 (11)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (7)        ; 1 (1)             ; 5 (3)            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                        ; final_soc_mm_interconnect_0_cmd_mux_001    ; final_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                           ; altera_merlin_arbitrator                   ; final_soc    ;
;          |final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                          ; 21 (18)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (9)       ; 1 (1)             ; 10 (7)           ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                        ; final_soc_mm_interconnect_0_cmd_mux_001    ; final_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                           ; altera_merlin_arbitrator                   ; final_soc    ;
;          |final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|                                                                          ; 55 (52)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (3)        ; 0 (0)             ; 51 (48)          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                                                                                        ; final_soc_mm_interconnect_0_cmd_mux_001    ; final_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                           ; altera_merlin_arbitrator                   ; final_soc    ;
;          |final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|                                                                          ; 10 (8)      ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 5 (1)            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                                                                                                        ; final_soc_mm_interconnect_0_cmd_mux_001    ; final_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                           ; altera_merlin_arbitrator                   ; final_soc    ;
;          |final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|                                                                          ; 34 (31)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (15)      ; 0 (0)             ; 18 (15)          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                                                                                                                                                                                        ; final_soc_mm_interconnect_0_cmd_mux_001    ; final_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                           ; altera_merlin_arbitrator                   ; final_soc    ;
;          |final_soc_mm_interconnect_0_router_001:router_001|                                                                            ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 3 (3)            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                          ; final_soc_mm_interconnect_0_router_001     ; final_soc    ;
;          |final_soc_mm_interconnect_0_router_001:router_002|                                                                            ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 2 (2)            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_router_001:router_002                                                                                                                                                                                                                                          ; final_soc_mm_interconnect_0_router_001     ; final_soc    ;
;          |final_soc_mm_interconnect_0_rsp_demux:rsp_demux|                                                                              ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                            ; final_soc_mm_interconnect_0_rsp_demux      ; final_soc    ;
;          |final_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                    ; final_soc_mm_interconnect_0_rsp_demux_001  ; final_soc    ;
;          |final_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002|                                                                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                    ; final_soc_mm_interconnect_0_rsp_demux_001  ; final_soc    ;
;          |final_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003|                                                                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                                                                                                                    ; final_soc_mm_interconnect_0_rsp_demux_001  ; final_soc    ;
;          |final_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004|                                                                      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                                                                                                                    ; final_soc_mm_interconnect_0_rsp_demux_001  ; final_soc    ;
;          |final_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005|                                                                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005                                                                                                                                                                                                                                    ; final_soc_mm_interconnect_0_rsp_demux_001  ; final_soc    ;
;          |final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                          ; 49 (49)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 0 (0)             ; 28 (28)          ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                        ; final_soc_mm_interconnect_0_rsp_mux_001    ; final_soc    ;
;          |final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_002|                                                                          ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 3 (3)            ; |final_top|final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_002                                                                                                                                                                                                                                        ; final_soc_mm_interconnect_0_rsp_mux_001    ; final_soc    ;
;       |final_soc_timer_0:timer_0|                                                                                                       ; 155 (155)   ; 120 (120)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (35)      ; 13 (13)           ; 107 (107)        ; |final_top|final_soc:final_subsystem|final_soc_timer_0:timer_0                                                                                                                                                                                                                                                                                                                ; final_soc_timer_0                          ; final_soc    ;
;    |sld_hub:auto_hub|                                                                                                                   ; 164 (1)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 79 (1)       ; 16 (0)            ; 69 (0)           ; |final_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                   ; sld_hub                                    ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 163 (0)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 78 (0)       ; 16 (0)            ; 69 (0)           ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                   ; alt_sld_fab_with_jtag_input                ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 163 (0)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 78 (0)       ; 16 (0)            ; 69 (0)           ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                ; alt_sld_fab                                ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 163 (7)     ; 85 (6)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 78 (1)       ; 16 (4)            ; 69 (0)           ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                            ; alt_sld_fab_alt_sld_fab                    ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 158 (0)     ; 79 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 77 (0)       ; 12 (0)            ; 69 (0)           ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                ; alt_sld_fab_alt_sld_fab_sldfabric          ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 158 (113)   ; 79 (51)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 77 (60)      ; 12 (11)           ; 69 (44)          ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                   ; sld_jtag_hub                               ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 9 (9)            ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                           ; sld_rom_sr                                 ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 18 (18)          ; |final_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                         ; sld_shadow_jsm                             ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                    ;
+---------------+----------+---------------+---------------+-----------------------+----------+----------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE     ;
+---------------+----------+---------------+---------------+-----------------------+----------+----------+
; KEY[1]        ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[0]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[1]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[2]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[3]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[4]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[5]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[6]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDG[7]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[0]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[1]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[2]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[3]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[4]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[5]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[6]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[7]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[8]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[9]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[10]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[11]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[12]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[13]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[14]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[15]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[16]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[17]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX0[0]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX0[1]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX0[2]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX0[3]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX0[4]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX0[5]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX0[6]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX1[0]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX1[1]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX1[2]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX1[3]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX1[4]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX1[5]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX1[6]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX2[0]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX2[1]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX2[2]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX2[3]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX2[4]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX2[5]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX2[6]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX3[0]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX3[1]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX3[2]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX3[3]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX3[4]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX3[5]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX3[6]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX4[0]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX4[1]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX4[2]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX4[3]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX4[4]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX4[5]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX4[6]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX5[0]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX5[1]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX5[2]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX5[3]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX5[4]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX5[5]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX5[6]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX6[0]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX6[1]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX6[2]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX6[3]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX6[4]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX6[5]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX6[6]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX7[0]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX7[1]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX7[2]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX7[3]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX7[4]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX7[5]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX7[6]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_ADDR[0]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[1]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[2]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[3]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[4]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[5]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[6]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[7]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[8]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[9]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[10] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[11] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[12] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_BA[0]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_BA[1]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_CAS_N    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_CKE      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_CS_N     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_DQM[0]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_DQM[1]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_DQM[2]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_DQM[3]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_RAS_N    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_WE_N     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_CLK      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_B[0]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_B[1]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_B[2]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_B[3]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_B[4]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_B[5]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_B[6]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_B[7]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_BLANK_N   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_CLK_CLK   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_G[0]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_G[1]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_G[2]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_G[3]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_G[4]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_G[5]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_G[6]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_G[7]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_HS        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_R[0]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_R[1]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_R[2]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_R[3]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_R[4]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_R[5]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_R[6]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_R[7]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_SYNC_N    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_VS        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_DQ[0]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[1]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[2]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[3]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[4]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[5]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[6]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[7]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[8]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[9]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[10]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[11]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[12]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[13]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[14]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[15]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[16]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[17]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[18]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[19]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[20]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[21]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[22]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[23]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[24]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[25]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[26]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[27]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[28]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[29]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[30]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[31]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; CLOCK_50      ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; KEY[0]        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
+---------------+----------+---------------+---------------+-----------------------+----------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                            ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; KEY[1]                                                                                                                                                         ;                   ;         ;
; DRAM_DQ[0]                                                                                                                                                     ;                   ;         ;
; DRAM_DQ[1]                                                                                                                                                     ;                   ;         ;
; DRAM_DQ[2]                                                                                                                                                     ;                   ;         ;
; DRAM_DQ[3]                                                                                                                                                     ;                   ;         ;
; DRAM_DQ[4]                                                                                                                                                     ;                   ;         ;
; DRAM_DQ[5]                                                                                                                                                     ;                   ;         ;
; DRAM_DQ[6]                                                                                                                                                     ;                   ;         ;
; DRAM_DQ[7]                                                                                                                                                     ;                   ;         ;
; DRAM_DQ[8]                                                                                                                                                     ;                   ;         ;
; DRAM_DQ[9]                                                                                                                                                     ;                   ;         ;
; DRAM_DQ[10]                                                                                                                                                    ;                   ;         ;
; DRAM_DQ[11]                                                                                                                                                    ;                   ;         ;
; DRAM_DQ[12]                                                                                                                                                    ;                   ;         ;
; DRAM_DQ[13]                                                                                                                                                    ;                   ;         ;
; DRAM_DQ[14]                                                                                                                                                    ;                   ;         ;
; DRAM_DQ[15]                                                                                                                                                    ;                   ;         ;
; DRAM_DQ[16]                                                                                                                                                    ;                   ;         ;
; DRAM_DQ[17]                                                                                                                                                    ;                   ;         ;
; DRAM_DQ[18]                                                                                                                                                    ;                   ;         ;
; DRAM_DQ[19]                                                                                                                                                    ;                   ;         ;
; DRAM_DQ[20]                                                                                                                                                    ;                   ;         ;
; DRAM_DQ[21]                                                                                                                                                    ;                   ;         ;
; DRAM_DQ[22]                                                                                                                                                    ;                   ;         ;
; DRAM_DQ[23]                                                                                                                                                    ;                   ;         ;
; DRAM_DQ[24]                                                                                                                                                    ;                   ;         ;
; DRAM_DQ[25]                                                                                                                                                    ;                   ;         ;
; DRAM_DQ[26]                                                                                                                                                    ;                   ;         ;
; DRAM_DQ[27]                                                                                                                                                    ;                   ;         ;
; DRAM_DQ[28]                                                                                                                                                    ;                   ;         ;
; DRAM_DQ[29]                                                                                                                                                    ;                   ;         ;
; DRAM_DQ[30]                                                                                                                                                    ;                   ;         ;
; DRAM_DQ[31]                                                                                                                                                    ;                   ;         ;
; CLOCK_50                                                                                                                                                       ;                   ;         ;
; KEY[0]                                                                                                                                                         ;                   ;         ;
;      - final_soc:final_subsystem|altera_reset_controller:rst_controller_001|merged_reset~0                                                                     ; 0                 ; 6       ;
;      - final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 0                 ; 6       ;
;      - final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 0                 ; 6       ;
;      - final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 0                 ; 6       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location              ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                    ; PIN_Y2                ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                    ; PIN_Y2                ; 1268    ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                      ; PIN_M23               ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y37_N0        ; 171     ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y37_N0        ; 22      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                     ; FF_X11_Y24_N3         ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                     ; FF_X11_Y24_N3         ; 537     ; Async. clear, Async. load  ; yes    ; Global Clock         ; GCLK16           ; --                        ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|merged_reset~0                                                                                                                                                                                                                                                                         ; LCCOMB_X53_Y38_N0     ; 6       ; Async. clear               ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                     ; FF_X53_Y38_N11        ; 151     ; Async. clear               ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                 ; FF_X40_Y35_N17        ; 65      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                 ; FF_X40_Y35_N17        ; 772     ; Async. clear               ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|State.IDLE                                                                                                                                                                                                                                                                   ; FF_X20_Y35_N1         ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|copy_counter[5]~34                                                                                                                                                                                                                                                           ; LCCOMB_X20_Y35_N16    ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|copy_counter[5]~35                                                                                                                                                                                                                                                           ; LCCOMB_X20_Y35_N18    ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|frame_pointer[9]~1                                                                                                                                                                                                                                                           ; LCCOMB_X29_Y29_N26    ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|should_draw[27]~0                                                                                                                                                                                                                                                            ; LCCOMB_X29_Y29_N14    ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|D_ctrl_mem8~1                                                                                                                                                                                                                                                                       ; LCCOMB_X34_Y25_N4     ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                             ; FF_X31_Y27_N1         ; 26      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_alu_result~0                                                                                                                                                                                                                                                                      ; LCCOMB_X29_Y27_N2     ; 62      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_new_inst                                                                                                                                                                                                                                                                          ; FF_X33_Y25_N17        ; 42      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_valid_from_R                                                                                                                                                                                                                                                                      ; FF_X30_Y26_N7         ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|F_valid~0                                                                                                                                                                                                                                                                           ; LCCOMB_X32_Y32_N16    ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                                                                                                                                                     ; FF_X30_Y27_N19        ; 18      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|R_ctrl_shift_rot                                                                                                                                                                                                                                                                    ; FF_X33_Y28_N21        ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|R_src1~13                                                                                                                                                                                                                                                                           ; LCCOMB_X36_Y26_N30    ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|R_src2_hi~0                                                                                                                                                                                                                                                                         ; LCCOMB_X33_Y25_N8     ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_ienable_reg_nxt~0                                                                                                                                                                                                                                                                 ; LCCOMB_X32_Y27_N22    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_rf_wren                                                                                                                                                                                                                                                                           ; LCCOMB_X33_Y23_N12    ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_valid                                                                                                                                                                                                                                                                             ; FF_X30_Y26_N1         ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[5]~0                                                                                                                                                                                                                                                               ; LCCOMB_X26_Y31_N8     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                               ; LCCOMB_X27_Y29_N28    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_rshift8~1                                                                                                                                                                                                                                                                     ; LCCOMB_X26_Y31_N22    ; 26      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|address[8]                                                                                                                                                                                                          ; FF_X36_Y29_N31        ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk|jxuir                                         ; FF_X40_Y32_N1         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk|take_action_ocimem_a                          ; LCCOMB_X40_Y31_N20    ; 5       ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk|take_action_ocimem_a~0                        ; LCCOMB_X40_Y31_N10    ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk|take_action_ocimem_b                          ; LCCOMB_X40_Y32_N22    ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_sysclk:the_final_soc_NIOS2_cpu_debug_slave_sysclk|update_jdo_strobe                             ; FF_X39_Y34_N19        ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[22]~21                                           ; LCCOMB_X42_Y36_N4     ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[37]~29                                           ; LCCOMB_X42_Y36_N26    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[3]~13                                            ; LCCOMB_X42_Y36_N28    ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_NIOS2_cpu_debug_slave_phy|virtual_state_sdr~0                                                  ; LCCOMB_X42_Y36_N2     ; 39      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_soc_NIOS2_cpu_debug_slave_phy|virtual_state_uir~0                                                  ; LCCOMB_X42_Y36_N6     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_avalon_reg:the_final_soc_NIOS2_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                       ; LCCOMB_X36_Y31_N8     ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_oci_break:the_final_soc_NIOS2_cpu_nios2_oci_break|break_readreg[20]~1                                                                                                                     ; LCCOMB_X40_Y32_N4     ; 61      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|MonDReg[0]~11                                                                                                                                 ; LCCOMB_X40_Y31_N30    ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|ociram_reset_req                                                                                                                              ; LCCOMB_X40_Y32_N28    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                                ; LCCOMB_X38_Y31_N16    ; 2       ; Read enable, Write enable  ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_altpll_ieu2:sd1|wire_pll7_clk[0]                                                                                                                                                                                                                                                                  ; PLL_1                 ; 1018    ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_altpll_ieu2:sd1|wire_pll7_clk[2]                                                                                                                                                                                                                                                                  ; PLL_1                 ; 50      ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_altpll_ieu2:sd1|wire_pll7_locked                                                                                                                                                                                                                                                                  ; PLL_1                 ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_PLL:pll|prev_reset                                                                                                                                                                                                                                                                                                      ; FF_X25_Y32_N17        ; 2       ; Async. clear               ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|Selector27~6                                                                                                                                                                                                                                                                                                ; LCCOMB_X12_Y23_N8     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|Selector34~5                                                                                                                                                                                                                                                                                                ; LCCOMB_X11_Y23_N6     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|WideOr16~0                                                                                                                                                                                                                                                                                                  ; LCCOMB_X11_Y22_N10    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_rnw~6                                                                                                                                                                                                                                                                                                ; LCCOMB_X11_Y25_N24    ; 62      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[61]~0                                                                                                                                                                                                                     ; LCCOMB_X18_Y26_N10    ; 62      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[61]~0                                                                                                                                                                                                                     ; LCCOMB_X18_Y26_N14    ; 62      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]~2                                                                                                                                                                                                                                                                                                 ; LCCOMB_X11_Y23_N10    ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000010000                                                                                                                                                                                                                                                                                           ; FF_X12_Y23_N3         ; 74      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.001000000                                                                                                                                                                                                                                                                                           ; FF_X10_Y22_N19        ; 19      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe                                                                                                                                                                                                                                                                                                          ; DDIOOECELL_X0_Y13_N5  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                             ; DDIOOECELL_X0_Y26_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X0_Y27_N26 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X0_Y19_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X0_Y27_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X0_Y23_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X0_Y21_N26 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X0_Y24_N26 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_16                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X0_Y45_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_17                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X0_Y48_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_18                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X0_Y43_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_19                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X0_Y46_N26 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                             ; DDIOOECELL_X0_Y29_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_20                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X0_Y46_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_21                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X0_Y52_N26 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_22                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X0_Y45_N26 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_23                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X0_Y47_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_24                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X0_Y24_N5  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_25                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X0_Y35_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_26                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X0_Y35_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_27                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X0_Y35_N5  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_28                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X0_Y34_N26 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_29                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X0_Y32_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                             ; DDIOOECELL_X0_Y25_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_30                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X0_Y34_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_31                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X0_Y30_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                             ; DDIOOECELL_X0_Y29_N26 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                             ; DDIOOECELL_X0_Y28_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                             ; DDIOOECELL_X0_Y28_N26 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                             ; DDIOOECELL_X0_Y34_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                             ; DDIOOECELL_X0_Y24_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                             ; DDIOOECELL_X0_Y24_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                               ; LCCOMB_X34_Y34_N24    ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                         ; LCCOMB_X35_Y36_N0     ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]~3                                                                                                                                                                                                                            ; LCCOMB_X32_Y36_N28    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled~3                                                                                                                                                                                                                       ; LCCOMB_X32_Y36_N30    ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|fifo_rd~2                                                                                                                                                                                                                                                                                       ; LCCOMB_X33_Y34_N18    ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                                                                                                                         ; FF_X33_Y34_N5         ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                                                                      ; LCCOMB_X30_Y34_N18    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                      ; LCCOMB_X32_Y34_N28    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|ien_AE~0                                                                                                                                                                                                                                                                                        ; LCCOMB_X33_Y34_N20    ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|r_val~0                                                                                                                                                                                                                                                                                         ; LCCOMB_X34_Y34_N20    ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|read_0                                                                                                                                                                                                                                                                                          ; FF_X33_Y34_N15        ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|wr_rfifo                                                                                                                                                                                                                                                                                        ; LCCOMB_X31_Y35_N20    ; 13      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                    ; LCCOMB_X33_Y31_N24    ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                            ; LCCOMB_X33_Y32_N14    ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                                    ; LCCOMB_X25_Y31_N24    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                ; LCCOMB_X10_Y33_N0     ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~376                                                                                                                                                                                                                             ; LCCOMB_X9_Y33_N30     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~377                                                                                                                                                                                                                             ; LCCOMB_X9_Y33_N24     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~378                                                                                                                                                                                                                             ; LCCOMB_X9_Y33_N2      ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~379                                                                                                                                                                                                                             ; LCCOMB_X9_Y33_N28     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~380                                                                                                                                                                                                                             ; LCCOMB_X9_Y33_N22     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~381                                                                                                                                                                                                                             ; LCCOMB_X9_Y33_N16     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~382                                                                                                                                                                                                                             ; LCCOMB_X9_Y33_N26     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~383                                                                                                                                                                                                                             ; LCCOMB_X9_Y33_N4      ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|write                                                                                                                                                                                                                               ; LCCOMB_X9_Y33_N8      ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                             ; LCCOMB_X10_Y33_N4     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                             ; LCCOMB_X19_Y30_N22    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                             ; LCCOMB_X18_Y30_N10    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                             ; LCCOMB_X18_Y30_N26    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                             ; LCCOMB_X18_Y30_N20    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                             ; LCCOMB_X17_Y30_N16    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                             ; LCCOMB_X16_Y30_N28    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]~2                                                                                                                                                                                                                         ; LCCOMB_X19_Y30_N30    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                       ; LCCOMB_X31_Y28_N18    ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_controller_0_vga_slave_1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                     ; LCCOMB_X27_Y28_N18    ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                        ; LCCOMB_X26_Y29_N14    ; 65      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                        ; LCCOMB_X21_Y29_N20    ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                        ; LCCOMB_X18_Y33_N2     ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                          ; LCCOMB_X25_Y33_N2     ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                          ; LCCOMB_X25_Y33_N30    ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                            ; LCCOMB_X21_Y29_N4     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                      ; LCCOMB_X20_Y29_N18    ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                          ; LCCOMB_X19_Y29_N14    ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                              ; LCCOMB_X26_Y28_N22    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|update_grant~1                                                                                                                                                                                                                  ; LCCOMB_X26_Y28_N16    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                              ; LCCOMB_X29_Y30_N8     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|update_grant~1                                                                                                                                                                                                                  ; LCCOMB_X33_Y31_N8     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                              ; LCCOMB_X35_Y29_N8     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|update_grant~1                                                                                                                                                                                                                  ; LCCOMB_X36_Y29_N4     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                              ; LCCOMB_X25_Y28_N18    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|update_grant~1                                                                                                                                                                                                                  ; LCCOMB_X25_Y28_N10    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                              ; LCCOMB_X30_Y28_N4     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|update_grant~2                                                                                                                                                                                                                  ; LCCOMB_X30_Y28_N6     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_timer_0:timer_0|always0~0                                                                                                                                                                                                                                                                                               ; LCCOMB_X36_Y28_N22    ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_timer_0:timer_0|always0~1                                                                                                                                                                                                                                                                                               ; LCCOMB_X36_Y28_N0     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_timer_0:timer_0|control_wr_strobe~0                                                                                                                                                                                                                                                                                     ; LCCOMB_X38_Y28_N10    ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_wr_strobe                                                                                                                                                                                                                                                                                      ; LCCOMB_X38_Y28_N4     ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_wr_strobe                                                                                                                                                                                                                                                                                      ; LCCOMB_X38_Y28_N14    ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_soc:final_subsystem|final_soc_timer_0:timer_0|snap_strobe~0                                                                                                                                                                                                                                                                                           ; LCCOMB_X39_Y29_N14    ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X40_Y36_N25        ; 59      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X36_Y35_N2     ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X36_Y35_N28    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X39_Y36_N8     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; LCCOMB_X36_Y35_N14    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~11                           ; LCCOMB_X39_Y37_N14    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16                             ; LCCOMB_X38_Y36_N16    ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~18              ; LCCOMB_X36_Y35_N30    ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19              ; LCCOMB_X36_Y36_N6     ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~4                                 ; LCCOMB_X35_Y36_N26    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                       ; LCCOMB_X39_Y36_N2     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4                     ; LCCOMB_X39_Y37_N28    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~20      ; LCCOMB_X36_Y35_N26    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~22 ; LCCOMB_X35_Y35_N28    ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~23 ; LCCOMB_X35_Y35_N30    ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X36_Y36_N25        ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X36_Y36_N3         ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; FF_X36_Y36_N29        ; 34      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; FF_X39_Y36_N1         ; 49      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X36_Y36_N14    ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X36_Y36_N31        ; 32      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X36_Y35_N10    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                    ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                ; PIN_Y2            ; 1268    ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                            ; JTAG_X1_Y37_N0    ; 171     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; FF_X11_Y24_N3     ; 537     ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|merged_reset~0                                                                     ; LCCOMB_X53_Y38_N0 ; 6       ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; FF_X53_Y38_N11    ; 151     ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; FF_X40_Y35_N17    ; 772     ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_altpll_ieu2:sd1|wire_pll7_clk[0]                                                              ; PLL_1             ; 1018    ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_altpll_ieu2:sd1|wire_pll7_clk[2]                                                              ; PLL_1             ; 50      ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_altpll_ieu2:sd1|wire_pll7_clk[3]                                                              ; PLL_1             ; 1       ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; final_soc:final_subsystem|final_soc_PLL:pll|prev_reset                                                                                                  ; FF_X25_Y32_N17    ; 2       ; 0                                    ; Global Clock         ; GCLK12           ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------------------+------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                         ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                              ; Location                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------------------+------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|altsyncram:mem_rtl_0|altsyncram_ugi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 640          ; 32           ; 640          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 20480 ; 640                         ; 24                          ; 640                         ; 24                          ; 15360               ; 3    ; db/ece385_finalprj.ram0_vga_ram_e844ddfa.hdl.mif ; M9K_X15_Y39_N0, M9K_X15_Y40_N0, M9K_X15_Y38_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|final_soc_NIOS2_cpu_ociram_sp_ram_module:final_soc_NIOS2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192  ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None                                             ; M9K_X37_Y32_N0                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                                             ; M9K_X37_Y26_N0                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_b_module:final_soc_NIOS2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                                             ; M9K_X37_Y25_N0                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                             ; M9K_X37_Y35_N0                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                             ; M9K_X37_Y34_N0                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------------------+------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |final_top|final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_mapper:map|vga_ram:ram1|altsyncram:mem_rtl_0|altsyncram_ugi1:auto_generated|ALTSYNCRAM                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;8;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;16;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;24;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;32;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;40;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;48;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;56;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;64;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;72;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;80;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;88;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;96;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;104;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;112;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;120;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;128;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;136;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;144;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;152;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;160;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;168;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;176;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;184;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;192;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;200;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;208;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;216;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;224;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;232;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;240;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;248;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;256;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;264;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;272;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;280;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;288;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;296;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;304;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;312;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;320;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;328;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;336;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;344;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;352;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;360;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;368;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;376;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;384;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;392;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;400;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;408;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;416;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;424;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;432;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;440;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;448;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;456;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;464;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;472;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;480;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;488;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;496;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;504;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;512;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;520;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;528;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;536;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;544;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;552;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;560;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;568;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;576;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;584;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;592;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;600;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;608;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;616;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;624;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;
;632;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)    ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;(00000000111111110000000000000000) (77600000) (16711680) (FF0000)   ;


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 5,103 / 342,891 ( 1 % ) ;
; C16 interconnects     ; 83 / 10,120 ( < 1 % )   ;
; C4 interconnects      ; 2,781 / 209,544 ( 1 % ) ;
; Direct links          ; 780 / 342,891 ( < 1 % ) ;
; Global clocks         ; 10 / 20 ( 50 % )        ;
; Local interconnects   ; 1,651 / 119,088 ( 1 % ) ;
; R24 interconnects     ; 128 / 9,963 ( 1 % )     ;
; R4 interconnects      ; 3,792 / 289,782 ( 1 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 11.81) ; Number of LABs  (Total = 299) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 25                            ;
; 2                                           ; 18                            ;
; 3                                           ; 8                             ;
; 4                                           ; 8                             ;
; 5                                           ; 9                             ;
; 6                                           ; 6                             ;
; 7                                           ; 1                             ;
; 8                                           ; 1                             ;
; 9                                           ; 6                             ;
; 10                                          ; 7                             ;
; 11                                          ; 6                             ;
; 12                                          ; 5                             ;
; 13                                          ; 12                            ;
; 14                                          ; 18                            ;
; 15                                          ; 43                            ;
; 16                                          ; 126                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.36) ; Number of LABs  (Total = 299) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 141                           ;
; 1 Clock                            ; 222                           ;
; 1 Clock enable                     ; 137                           ;
; 1 Sync. clear                      ; 10                            ;
; 1 Sync. load                       ; 29                            ;
; 2 Async. clears                    ; 61                            ;
; 2 Clock enables                    ; 42                            ;
; 2 Clocks                           ; 64                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.90) ; Number of LABs  (Total = 299) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 6                             ;
; 2                                            ; 18                            ;
; 3                                            ; 6                             ;
; 4                                            ; 12                            ;
; 5                                            ; 6                             ;
; 6                                            ; 3                             ;
; 7                                            ; 5                             ;
; 8                                            ; 5                             ;
; 9                                            ; 6                             ;
; 10                                           ; 4                             ;
; 11                                           ; 0                             ;
; 12                                           ; 3                             ;
; 13                                           ; 2                             ;
; 14                                           ; 5                             ;
; 15                                           ; 4                             ;
; 16                                           ; 9                             ;
; 17                                           ; 12                            ;
; 18                                           ; 8                             ;
; 19                                           ; 8                             ;
; 20                                           ; 13                            ;
; 21                                           ; 13                            ;
; 22                                           ; 13                            ;
; 23                                           ; 17                            ;
; 24                                           ; 14                            ;
; 25                                           ; 21                            ;
; 26                                           ; 22                            ;
; 27                                           ; 14                            ;
; 28                                           ; 9                             ;
; 29                                           ; 13                            ;
; 30                                           ; 9                             ;
; 31                                           ; 5                             ;
; 32                                           ; 13                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.60) ; Number of LABs  (Total = 299) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 35                            ;
; 2                                               ; 16                            ;
; 3                                               ; 11                            ;
; 4                                               ; 10                            ;
; 5                                               ; 14                            ;
; 6                                               ; 15                            ;
; 7                                               ; 22                            ;
; 8                                               ; 32                            ;
; 9                                               ; 16                            ;
; 10                                              ; 19                            ;
; 11                                              ; 21                            ;
; 12                                              ; 14                            ;
; 13                                              ; 11                            ;
; 14                                              ; 15                            ;
; 15                                              ; 15                            ;
; 16                                              ; 25                            ;
; 17                                              ; 1                             ;
; 18                                              ; 1                             ;
; 19                                              ; 0                             ;
; 20                                              ; 1                             ;
; 21                                              ; 0                             ;
; 22                                              ; 2                             ;
; 23                                              ; 0                             ;
; 24                                              ; 0                             ;
; 25                                              ; 1                             ;
; 26                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 15.99) ; Number of LABs  (Total = 299) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 6                             ;
; 3                                            ; 14                            ;
; 4                                            ; 14                            ;
; 5                                            ; 6                             ;
; 6                                            ; 14                            ;
; 7                                            ; 13                            ;
; 8                                            ; 13                            ;
; 9                                            ; 7                             ;
; 10                                           ; 9                             ;
; 11                                           ; 7                             ;
; 12                                           ; 11                            ;
; 13                                           ; 17                            ;
; 14                                           ; 9                             ;
; 15                                           ; 4                             ;
; 16                                           ; 7                             ;
; 17                                           ; 12                            ;
; 18                                           ; 10                            ;
; 19                                           ; 13                            ;
; 20                                           ; 18                            ;
; 21                                           ; 7                             ;
; 22                                           ; 17                            ;
; 23                                           ; 6                             ;
; 24                                           ; 8                             ;
; 25                                           ; 9                             ;
; 26                                           ; 6                             ;
; 27                                           ; 3                             ;
; 28                                           ; 5                             ;
; 29                                           ; 5                             ;
; 30                                           ; 4                             ;
; 31                                           ; 7                             ;
; 32                                           ; 3                             ;
; 33                                           ; 3                             ;
; 34                                           ; 2                             ;
; 35                                           ; 2                             ;
; 36                                           ; 3                             ;
; 37                                           ; 2                             ;
; 38                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 13    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 171          ; 55           ; 171          ; 0            ; 0            ; 175       ; 171          ; 0            ; 175       ; 175       ; 0            ; 168          ; 0            ; 0            ; 35           ; 0            ; 168          ; 35           ; 0            ; 0            ; 0            ; 168          ; 0            ; 0            ; 0            ; 0            ; 0            ; 175       ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 120          ; 4            ; 175          ; 175          ; 0         ; 4            ; 175          ; 0         ; 0         ; 175          ; 7            ; 175          ; 175          ; 140          ; 175          ; 7            ; 140          ; 175          ; 175          ; 175          ; 7            ; 175          ; 175          ; 175          ; 175          ; 175          ; 0         ; 175          ; 175          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[8]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[9]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[10]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[11]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[12]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[13]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[14]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[15]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[16]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[17]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX6[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX6[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX6[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX6[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX6[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX6[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX6[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX7[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX7[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX7[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX7[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX7[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX7[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX7[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[2]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[3]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[4]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[5]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[6]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[7]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[8]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[9]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[10]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[11]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[12]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CKE            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CS_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQM[0]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQM[1]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQM[2]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQM[3]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_RAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_WE_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_BLANK_N         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_CLK_CLK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_HS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_SYNC_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_VS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[2]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[3]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[4]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[5]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[6]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[7]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[8]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[9]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[10]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[11]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[12]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[13]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[14]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[15]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[16]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[17]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[18]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[19]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[20]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[21]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[22]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[23]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[24]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[25]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[26]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[27]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[28]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[29]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[30]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[31]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (119006): Selected device EP4CE115F29C7 for design "ece385_finalprj"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_altpll_ieu2:sd1|pll7" as Cyclone IV E PLL type File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_PLL.v Line: 150
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_altpll_ieu2:sd1|wire_pll7_clk[0] port File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_PLL.v Line: 150
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_altpll_ieu2:sd1|wire_pll7_clk[1] port File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_PLL.v Line: 150
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_altpll_ieu2:sd1|wire_pll7_clk[2] port File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_PLL.v Line: 150
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_altpll_ieu2:sd1|wire_pll7_clk[3] port File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_PLL.v Line: 150
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F29C7 is compatible
    Info (176445): Device EP4CE40F29I7 is compatible
    Info (176445): Device EP4CE30F29C7 is compatible
    Info (176445): Device EP4CE30F29I7 is compatible
    Info (176445): Device EP4CE55F29C7 is compatible
    Info (176445): Device EP4CE55F29I7 is compatible
    Info (176445): Device EP4CE75F29C7 is compatible
    Info (176445): Device EP4CE75F29I7 is compatible
    Info (176445): Device EP4CE115F29I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location P28
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'final_soc/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'final_soc/synthesis/submodules/final_soc_NIOS2_cpu.sdc'
Info (332104): Reading SDC File: 'c:/users/kpalani/desktop/ece385_finalprj/db/ip/final_soc/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'c:/users/kpalani/desktop/ece385_finalprj/db/ip/final_soc/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'c:/users/kpalani/desktop/ece385_finalprj/db/ip/final_soc/submodules/final_soc_nios2_cpu.sdc'
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[0] is being clocked by CLOCK_50
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: final_subsystem|pll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: final_subsystem|pll|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: final_subsystem|pll|sd1|pll7|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: final_subsystem|pll|sd1|pll7|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) File: C:/Users/kpalani/Desktop/ece385_finalprj/final_top.sv Line: 12
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176353): Automatically promoted node final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_altpll_ieu2:sd1|wire_pll7_clk[0] (placed in counter C3 of PLL_1) File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_PLL.v Line: 192
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_altpll_ieu2:sd1|wire_pll7_clk[1] (placed in counter C0 of PLL_1) File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_PLL.v Line: 192
    Info (176355): Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0
Info (176353): Automatically promoted node final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_altpll_ieu2:sd1|wire_pll7_clk[2] (placed in counter C1 of PLL_1) File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_PLL.v Line: 192
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_altpll_ieu2:sd1|wire_pll7_clk[3] (placed in counter C2 of PLL_1) File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_PLL.v Line: 192
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst  File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_reset_controller.v Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_controller:vga_cont|VGA_BLANK_N File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 31
        Info (176357): Destination node final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_controller:vga_cont|VGA_HS File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 28
        Info (176357): Destination node final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_controller:vga_cont|VGA_VS File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 29
        Info (176357): Destination node final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_controller:vga_cont|v_counter[0] File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 53
        Info (176357): Destination node final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_controller:vga_cont|h_counter~0 File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 44
        Info (176357): Destination node final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_controller:vga_cont|h_counter~1 File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 44
        Info (176357): Destination node final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_controller:vga_cont|h_counter~2 File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 44
        Info (176357): Destination node final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_controller:vga_cont|h_counter~3 File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 44
        Info (176357): Destination node final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_controller:vga_cont|h_counter~4 File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 44
        Info (176357): Destination node final_soc:final_subsystem|avalon_vga_interface:vga_controller_0|VGA_controller:vga_cont|h_counter~5 File: C:/Users/kpalani/Desktop/ece385_finalprj/VGA_controller.sv Line: 44
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_reset_synchronizer.v Line: 62
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node final_soc:final_subsystem|final_soc_SDRAM:sdram|active_rnw~4 File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_SDRAM.v Line: 215
        Info (176357): Destination node final_soc:final_subsystem|final_soc_SDRAM:sdram|active_cs_n~0 File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_SDRAM.v Line: 212
        Info (176357): Destination node final_soc:final_subsystem|final_soc_SDRAM:sdram|active_cs_n~1 File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_SDRAM.v Line: 212
        Info (176357): Destination node final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[0] File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_SDRAM.v Line: 356
        Info (176357): Destination node final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[2] File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_SDRAM.v Line: 356
        Info (176357): Destination node final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[1] File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_SDRAM.v Line: 356
Info (176353): Automatically promoted node final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_reset_synchronizer.v Line: 62
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node final_soc:final_subsystem|altera_reset_controller:rst_controller_001|merged_reset~0  File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/altera_reset_controller.v Line: 134
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node final_soc:final_subsystem|final_soc_PLL:pll|prev_reset  File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_PLL.v Line: 286
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node final_soc:final_subsystem|final_soc_PLL:pll|readdata[0]~1 File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_PLL.v Line: 270
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[25]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[24]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[23]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[22]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[21]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[20]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[19]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[18]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[17]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[16]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[31]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[30]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[29]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[28]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[27]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[26]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 32 registers into blocks of type Block RAM
    Extra Info (176218): Packed 32 registers into blocks of type I/O Input Buffer
    Extra Info (176218): Packed 87 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 66 register duplicates
Warning (15064): PLL "final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_altpll_ieu2:sd1|pll7" output port clk[3] feeds output pin "VGA_CLK_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: C:/Users/kpalani/Desktop/ece385_finalprj/final_soc/synthesis/submodules/final_soc_PLL.v Line: 150
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK3_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EEP_I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EEP_I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_GTX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_INT_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_LINK100" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_MDC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_MDIO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_COL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_CRS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DV" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_GTX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_INT_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_LINK100" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_MDC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_MDIO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_COL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_CRS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DV" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENETCLK_25" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EX_IO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EX_IO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EX_IO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EX_IO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EX_IO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EX_IO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EX_IO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_RY" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_WP_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_N1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_N2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_P1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_P2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_N1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_N2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_P1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_P2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_BLON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_ON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RW" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDS[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DREQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_INT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_RD_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_WR_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_WP_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SMA_CLKIN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SMA_CLKOUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_LB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_UB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_CLK27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_CTS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RTS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_TXD" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:05
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:03
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X23_Y24 to location X33_Y36
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during the Fitter is 0.50 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file C:/Users/kpalani/Desktop/ece385_finalprj/ece385_finalprj.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 367 warnings
    Info: Peak virtual memory: 5910 megabytes
    Info: Processing ended: Fri Nov 15 22:35:20 2019
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:35


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/kpalani/Desktop/ece385_finalprj/ece385_finalprj.fit.smsg.


