\hypertarget{struct_r_c_c___type_def}{\section{R\-C\-C\-\_\-\-Type\-Def Struct Reference}
\label{struct_r_c_c___type_def}\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}}
}


Reset and Clock Control.  




{\ttfamily \#include $<$stm32l100xb.\-h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_abcb9ff48b9afb990283fefad0554b5b3}{C\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_a5aa77c68f2409fff241e949f3d6129b5}{I\-C\-S\-C\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_a0721b1b729c313211126709559fad371}{C\-F\-G\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_aeadf3a69dd5795db4638f71938704ff0}{C\-I\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_a46a098b026c5e85770e7a7f05a35d49c}{A\-H\-B\-R\-S\-T\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_a4491ab20a44b70bf7abd247791676a59}{A\-P\-B2\-R\-S\-T\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_a600f4d6d592f43edb2fc653c5cba023a}{A\-P\-B1\-R\-S\-T\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_abaebc9204bbc1708356435a5a01e70eb}{A\-H\-B\-E\-N\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_a619b4c22f630a269dfd0c331f90f6868}{A\-P\-B2\-E\-N\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_aec7622ba90341c9faf843d9ee54a759f}{A\-P\-B1\-E\-N\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_a5a89bd730b7710a0e24d068cb6e4c90f}{A\-H\-B\-L\-P\-E\-N\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_a7e46c65220f00a6858a5b35b74a37b51}{A\-P\-B2\-L\-P\-E\-N\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_a5c8e710c40b642dcbf296201a7ecb2da}{A\-P\-B1\-L\-P\-E\-N\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_a7e913b8bf59d4351e1f3d19387bd05b9}{C\-S\-R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Reset and Clock Control. 

\subsection{Member Data Documentation}
\hypertarget{struct_r_c_c___type_def_abaebc9204bbc1708356435a5a01e70eb}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!A\-H\-B\-E\-N\-R@{A\-H\-B\-E\-N\-R}}
\index{A\-H\-B\-E\-N\-R@{A\-H\-B\-E\-N\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{A\-H\-B\-E\-N\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-C\-C\-\_\-\-Type\-Def\-::\-A\-H\-B\-E\-N\-R}}\label{struct_r_c_c___type_def_abaebc9204bbc1708356435a5a01e70eb}
R\-C\-C A\-H\-B peripheral clock enable register, Address offset\-: 0x1\-C \hypertarget{struct_r_c_c___type_def_a5a89bd730b7710a0e24d068cb6e4c90f}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!A\-H\-B\-L\-P\-E\-N\-R@{A\-H\-B\-L\-P\-E\-N\-R}}
\index{A\-H\-B\-L\-P\-E\-N\-R@{A\-H\-B\-L\-P\-E\-N\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{A\-H\-B\-L\-P\-E\-N\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-C\-C\-\_\-\-Type\-Def\-::\-A\-H\-B\-L\-P\-E\-N\-R}}\label{struct_r_c_c___type_def_a5a89bd730b7710a0e24d068cb6e4c90f}
R\-C\-C A\-H\-B peripheral clock enable in low power mode register, Address offset\-: 0x28 \hypertarget{struct_r_c_c___type_def_a46a098b026c5e85770e7a7f05a35d49c}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!A\-H\-B\-R\-S\-T\-R@{A\-H\-B\-R\-S\-T\-R}}
\index{A\-H\-B\-R\-S\-T\-R@{A\-H\-B\-R\-S\-T\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{A\-H\-B\-R\-S\-T\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-C\-C\-\_\-\-Type\-Def\-::\-A\-H\-B\-R\-S\-T\-R}}\label{struct_r_c_c___type_def_a46a098b026c5e85770e7a7f05a35d49c}
R\-C\-C A\-H\-B peripheral reset register, Address offset\-: 0x10 \hypertarget{struct_r_c_c___type_def_aec7622ba90341c9faf843d9ee54a759f}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!A\-P\-B1\-E\-N\-R@{A\-P\-B1\-E\-N\-R}}
\index{A\-P\-B1\-E\-N\-R@{A\-P\-B1\-E\-N\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{A\-P\-B1\-E\-N\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-C\-C\-\_\-\-Type\-Def\-::\-A\-P\-B1\-E\-N\-R}}\label{struct_r_c_c___type_def_aec7622ba90341c9faf843d9ee54a759f}
R\-C\-C A\-P\-B1 peripheral clock enable register, Address offset\-: 0x24 \hypertarget{struct_r_c_c___type_def_a5c8e710c40b642dcbf296201a7ecb2da}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!A\-P\-B1\-L\-P\-E\-N\-R@{A\-P\-B1\-L\-P\-E\-N\-R}}
\index{A\-P\-B1\-L\-P\-E\-N\-R@{A\-P\-B1\-L\-P\-E\-N\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{A\-P\-B1\-L\-P\-E\-N\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-C\-C\-\_\-\-Type\-Def\-::\-A\-P\-B1\-L\-P\-E\-N\-R}}\label{struct_r_c_c___type_def_a5c8e710c40b642dcbf296201a7ecb2da}
R\-C\-C A\-P\-B1 peripheral clock enable in low power mode register, Address offset\-: 0x30 \hypertarget{struct_r_c_c___type_def_a600f4d6d592f43edb2fc653c5cba023a}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!A\-P\-B1\-R\-S\-T\-R@{A\-P\-B1\-R\-S\-T\-R}}
\index{A\-P\-B1\-R\-S\-T\-R@{A\-P\-B1\-R\-S\-T\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{A\-P\-B1\-R\-S\-T\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-C\-C\-\_\-\-Type\-Def\-::\-A\-P\-B1\-R\-S\-T\-R}}\label{struct_r_c_c___type_def_a600f4d6d592f43edb2fc653c5cba023a}
R\-C\-C A\-P\-B1 peripheral reset register, Address offset\-: 0x18 \hypertarget{struct_r_c_c___type_def_a619b4c22f630a269dfd0c331f90f6868}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!A\-P\-B2\-E\-N\-R@{A\-P\-B2\-E\-N\-R}}
\index{A\-P\-B2\-E\-N\-R@{A\-P\-B2\-E\-N\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{A\-P\-B2\-E\-N\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-C\-C\-\_\-\-Type\-Def\-::\-A\-P\-B2\-E\-N\-R}}\label{struct_r_c_c___type_def_a619b4c22f630a269dfd0c331f90f6868}
R\-C\-C A\-P\-B2 peripheral clock enable register, Address offset\-: 0x20 \hypertarget{struct_r_c_c___type_def_a7e46c65220f00a6858a5b35b74a37b51}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!A\-P\-B2\-L\-P\-E\-N\-R@{A\-P\-B2\-L\-P\-E\-N\-R}}
\index{A\-P\-B2\-L\-P\-E\-N\-R@{A\-P\-B2\-L\-P\-E\-N\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{A\-P\-B2\-L\-P\-E\-N\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-C\-C\-\_\-\-Type\-Def\-::\-A\-P\-B2\-L\-P\-E\-N\-R}}\label{struct_r_c_c___type_def_a7e46c65220f00a6858a5b35b74a37b51}
R\-C\-C A\-P\-B2 peripheral clock enable in low power mode register, Address offset\-: 0x2\-C \hypertarget{struct_r_c_c___type_def_a4491ab20a44b70bf7abd247791676a59}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!A\-P\-B2\-R\-S\-T\-R@{A\-P\-B2\-R\-S\-T\-R}}
\index{A\-P\-B2\-R\-S\-T\-R@{A\-P\-B2\-R\-S\-T\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{A\-P\-B2\-R\-S\-T\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-C\-C\-\_\-\-Type\-Def\-::\-A\-P\-B2\-R\-S\-T\-R}}\label{struct_r_c_c___type_def_a4491ab20a44b70bf7abd247791676a59}
R\-C\-C A\-P\-B2 peripheral reset register, Address offset\-: 0x14 \hypertarget{struct_r_c_c___type_def_a0721b1b729c313211126709559fad371}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!C\-F\-G\-R@{C\-F\-G\-R}}
\index{C\-F\-G\-R@{C\-F\-G\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{C\-F\-G\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-C\-C\-\_\-\-Type\-Def\-::\-C\-F\-G\-R}}\label{struct_r_c_c___type_def_a0721b1b729c313211126709559fad371}
R\-C\-C Clock configuration register, Address offset\-: 0x08 \hypertarget{struct_r_c_c___type_def_aeadf3a69dd5795db4638f71938704ff0}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!C\-I\-R@{C\-I\-R}}
\index{C\-I\-R@{C\-I\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{C\-I\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-C\-C\-\_\-\-Type\-Def\-::\-C\-I\-R}}\label{struct_r_c_c___type_def_aeadf3a69dd5795db4638f71938704ff0}
R\-C\-C Clock interrupt register, Address offset\-: 0x0\-C \hypertarget{struct_r_c_c___type_def_abcb9ff48b9afb990283fefad0554b5b3}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!C\-R@{C\-R}}
\index{C\-R@{C\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-C\-C\-\_\-\-Type\-Def\-::\-C\-R}}\label{struct_r_c_c___type_def_abcb9ff48b9afb990283fefad0554b5b3}
R\-C\-C clock control register, Address offset\-: 0x00 \hypertarget{struct_r_c_c___type_def_a7e913b8bf59d4351e1f3d19387bd05b9}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!C\-S\-R@{C\-S\-R}}
\index{C\-S\-R@{C\-S\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{C\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-C\-C\-\_\-\-Type\-Def\-::\-C\-S\-R}}\label{struct_r_c_c___type_def_a7e913b8bf59d4351e1f3d19387bd05b9}
R\-C\-C Control/status register, Address offset\-: 0x34 \hypertarget{struct_r_c_c___type_def_a5aa77c68f2409fff241e949f3d6129b5}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!I\-C\-S\-C\-R@{I\-C\-S\-C\-R}}
\index{I\-C\-S\-C\-R@{I\-C\-S\-C\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{I\-C\-S\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-C\-C\-\_\-\-Type\-Def\-::\-I\-C\-S\-C\-R}}\label{struct_r_c_c___type_def_a5aa77c68f2409fff241e949f3d6129b5}
R\-C\-C Internal clock sources calibration register, Address offset\-: 0x04 

The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l100xb_8h}{stm32l100xb.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l100xba_8h}{stm32l100xba.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l100xc_8h}{stm32l100xc.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xb_8h}{stm32l151xb.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xba_8h}{stm32l151xba.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xc_8h}{stm32l151xc.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xca_8h}{stm32l151xca.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xd_8h}{stm32l151xd.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xdx_8h}{stm32l151xdx.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xe_8h}{stm32l151xe.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xb_8h}{stm32l152xb.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xba_8h}{stm32l152xba.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xc_8h}{stm32l152xc.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xca_8h}{stm32l152xca.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xd_8h}{stm32l152xd.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xdx_8h}{stm32l152xdx.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xe_8h}{stm32l152xe.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l162xc_8h}{stm32l162xc.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l162xca_8h}{stm32l162xca.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l162xd_8h}{stm32l162xd.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l162xdx_8h}{stm32l162xdx.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l162xe_8h}{stm32l162xe.\-h}\end{DoxyCompactItemize}
