Info: Start Nativelink Simulation process
executing command line: ip-make-simscript --nativelink-mode --output-directory=ov5640_sdram_vga_iputf_input --spd=E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/pll0/pll0.spd --spd=E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/pll1/pll1.spd 

========= EDA Simulation Settings =====================

Sim Mode              :  RTL
Family                :  cyclonev
Quartus root          :  e:/intelfpga/18.1/quartus/bin64/
Quartus sim root      :  e:/intelfpga/18.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  
Sim SDF file          :  
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script e:/intelfpga/18.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File ov5640_sdram_vga_run_msim_rtl_verilog.do already exists - backing up current file as ov5640_sdram_vga_run_msim_rtl_verilog.do.bak11
Info: Spawning ModelSim-Altera Simulation software 
Info: NativeLink simulation flow was successful
