ARM GAS  /tmp/ccbnZgp7.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"system_stm32l4xx.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.SystemInit,"ax",%progbits
  18              		.align	1
  19              		.global	SystemInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	SystemInit:
  27              	.LFB132:
  28              		.file 1 "Core/Src/system_stm32l4xx.c"
   1:Core/Src/system_stm32l4xx.c **** /**
   2:Core/Src/system_stm32l4xx.c ****   ******************************************************************************
   3:Core/Src/system_stm32l4xx.c ****   * @file    system_stm32l4xx.c
   4:Core/Src/system_stm32l4xx.c ****   * @author  MCD Application Team
   5:Core/Src/system_stm32l4xx.c ****   * @brief   CMSIS Cortex-M4 Device Peripheral Access Layer System Source File
   6:Core/Src/system_stm32l4xx.c ****   *
   7:Core/Src/system_stm32l4xx.c ****   *   This file provides two functions and one global variable to be called from
   8:Core/Src/system_stm32l4xx.c ****   *   user application:
   9:Core/Src/system_stm32l4xx.c ****   *      - SystemInit(): This function is called at startup just after reset and
  10:Core/Src/system_stm32l4xx.c ****   *                      before branch to main program. This call is made inside
  11:Core/Src/system_stm32l4xx.c ****   *                      the "startup_stm32l4xx.s" file.
  12:Core/Src/system_stm32l4xx.c ****   *
  13:Core/Src/system_stm32l4xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  14:Core/Src/system_stm32l4xx.c ****   *                                  by the user application to setup the SysTick
  15:Core/Src/system_stm32l4xx.c ****   *                                  timer or configure other parameters.
  16:Core/Src/system_stm32l4xx.c ****   *
  17:Core/Src/system_stm32l4xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  18:Core/Src/system_stm32l4xx.c ****   *                                 be called whenever the core clock is changed
  19:Core/Src/system_stm32l4xx.c ****   *                                 during program execution.
  20:Core/Src/system_stm32l4xx.c ****   *
  21:Core/Src/system_stm32l4xx.c ****   *   After each device reset the MSI (4 MHz) is used as system clock source.
  22:Core/Src/system_stm32l4xx.c ****   *   Then SystemInit() function is called, in "startup_stm32l4xx.s" file, to
  23:Core/Src/system_stm32l4xx.c ****   *   configure the system clock before to branch to main program.
  24:Core/Src/system_stm32l4xx.c ****   *
  25:Core/Src/system_stm32l4xx.c ****   *   This file configures the system clock as follows:
  26:Core/Src/system_stm32l4xx.c ****   *=============================================================================
  27:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  28:Core/Src/system_stm32l4xx.c ****   *        System Clock source                    | MSI
  29:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  30:Core/Src/system_stm32l4xx.c ****   *        SYSCLK(Hz)                             | 4000000
ARM GAS  /tmp/ccbnZgp7.s 			page 2


  31:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  32:Core/Src/system_stm32l4xx.c ****   *        HCLK(Hz)                               | 4000000
  33:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  34:Core/Src/system_stm32l4xx.c ****   *        AHB Prescaler                          | 1
  35:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  36:Core/Src/system_stm32l4xx.c ****   *        APB1 Prescaler                         | 1
  37:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  38:Core/Src/system_stm32l4xx.c ****   *        APB2 Prescaler                         | 1
  39:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  40:Core/Src/system_stm32l4xx.c ****   *        PLL_M                                  | 1
  41:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  42:Core/Src/system_stm32l4xx.c ****   *        PLL_N                                  | 8
  43:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  44:Core/Src/system_stm32l4xx.c ****   *        PLL_P                                  | 7
  45:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  46:Core/Src/system_stm32l4xx.c ****   *        PLL_Q                                  | 2
  47:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  48:Core/Src/system_stm32l4xx.c ****   *        PLL_R                                  | 2
  49:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  50:Core/Src/system_stm32l4xx.c ****   *        PLLSAI1_P                              | NA
  51:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  52:Core/Src/system_stm32l4xx.c ****   *        PLLSAI1_Q                              | NA
  53:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  54:Core/Src/system_stm32l4xx.c ****   *        PLLSAI1_R                              | NA
  55:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  56:Core/Src/system_stm32l4xx.c ****   *        PLLSAI2_P                              | NA
  57:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  58:Core/Src/system_stm32l4xx.c ****   *        PLLSAI2_Q                              | NA
  59:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  60:Core/Src/system_stm32l4xx.c ****   *        PLLSAI2_R                              | NA
  61:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  62:Core/Src/system_stm32l4xx.c ****   *        Require 48MHz for USB OTG FS,          | Disabled
  63:Core/Src/system_stm32l4xx.c ****   *        SDIO and RNG clock                     |
  64:Core/Src/system_stm32l4xx.c ****   *-----------------------------------------------------------------------------
  65:Core/Src/system_stm32l4xx.c ****   *=============================================================================
  66:Core/Src/system_stm32l4xx.c ****   ******************************************************************************
  67:Core/Src/system_stm32l4xx.c ****   * @attention
  68:Core/Src/system_stm32l4xx.c ****   *
  69:Core/Src/system_stm32l4xx.c ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  70:Core/Src/system_stm32l4xx.c ****   * All rights reserved.</center></h2>
  71:Core/Src/system_stm32l4xx.c ****   *
  72:Core/Src/system_stm32l4xx.c ****   * This software component is licensed by ST under Apache License, Version 2.0,
  73:Core/Src/system_stm32l4xx.c ****   * the "License"; You may not use this file except in compliance with the
  74:Core/Src/system_stm32l4xx.c ****   * License. You may obtain a copy of the License at:
  75:Core/Src/system_stm32l4xx.c ****   *                        opensource.org/licenses/Apache-2.0
  76:Core/Src/system_stm32l4xx.c ****   *
  77:Core/Src/system_stm32l4xx.c ****   ******************************************************************************
  78:Core/Src/system_stm32l4xx.c ****   */
  79:Core/Src/system_stm32l4xx.c **** 
  80:Core/Src/system_stm32l4xx.c **** /** @addtogroup CMSIS
  81:Core/Src/system_stm32l4xx.c ****   * @{
  82:Core/Src/system_stm32l4xx.c ****   */
  83:Core/Src/system_stm32l4xx.c **** 
  84:Core/Src/system_stm32l4xx.c **** /** @addtogroup stm32l4xx_system
  85:Core/Src/system_stm32l4xx.c ****   * @{
  86:Core/Src/system_stm32l4xx.c ****   */
  87:Core/Src/system_stm32l4xx.c **** 
ARM GAS  /tmp/ccbnZgp7.s 			page 3


  88:Core/Src/system_stm32l4xx.c **** /** @addtogroup STM32L4xx_System_Private_Includes
  89:Core/Src/system_stm32l4xx.c ****   * @{
  90:Core/Src/system_stm32l4xx.c ****   */
  91:Core/Src/system_stm32l4xx.c **** 
  92:Core/Src/system_stm32l4xx.c **** #include "stm32l4xx.h"
  93:Core/Src/system_stm32l4xx.c **** 
  94:Core/Src/system_stm32l4xx.c **** /**
  95:Core/Src/system_stm32l4xx.c ****   * @}
  96:Core/Src/system_stm32l4xx.c ****   */
  97:Core/Src/system_stm32l4xx.c **** 
  98:Core/Src/system_stm32l4xx.c **** /** @addtogroup STM32L4xx_System_Private_TypesDefinitions
  99:Core/Src/system_stm32l4xx.c ****   * @{
 100:Core/Src/system_stm32l4xx.c ****   */
 101:Core/Src/system_stm32l4xx.c **** 
 102:Core/Src/system_stm32l4xx.c **** /**
 103:Core/Src/system_stm32l4xx.c ****   * @}
 104:Core/Src/system_stm32l4xx.c ****   */
 105:Core/Src/system_stm32l4xx.c **** 
 106:Core/Src/system_stm32l4xx.c **** /** @addtogroup STM32L4xx_System_Private_Defines
 107:Core/Src/system_stm32l4xx.c ****   * @{
 108:Core/Src/system_stm32l4xx.c ****   */
 109:Core/Src/system_stm32l4xx.c **** 
 110:Core/Src/system_stm32l4xx.c **** #if !defined  (HSE_VALUE)
 111:Core/Src/system_stm32l4xx.c ****   #define HSE_VALUE    8000000U  /*!< Value of the External oscillator in Hz */
 112:Core/Src/system_stm32l4xx.c **** #endif /* HSE_VALUE */
 113:Core/Src/system_stm32l4xx.c **** 
 114:Core/Src/system_stm32l4xx.c **** #if !defined  (MSI_VALUE)
 115:Core/Src/system_stm32l4xx.c ****   #define MSI_VALUE    4000000U  /*!< Value of the Internal oscillator in Hz*/
 116:Core/Src/system_stm32l4xx.c **** #endif /* MSI_VALUE */
 117:Core/Src/system_stm32l4xx.c **** 
 118:Core/Src/system_stm32l4xx.c **** #if !defined  (HSI_VALUE)
 119:Core/Src/system_stm32l4xx.c ****   #define HSI_VALUE    16000000U /*!< Value of the Internal oscillator in Hz*/
 120:Core/Src/system_stm32l4xx.c **** #endif /* HSI_VALUE */
 121:Core/Src/system_stm32l4xx.c **** 
 122:Core/Src/system_stm32l4xx.c **** /* Note: Following vector table addresses must be defined in line with linker
 123:Core/Src/system_stm32l4xx.c ****          configuration. */
 124:Core/Src/system_stm32l4xx.c **** /*!< Uncomment the following line if you need to relocate the vector table
 125:Core/Src/system_stm32l4xx.c ****      anywhere in Flash or Sram, else the vector table is kept at the automatic
 126:Core/Src/system_stm32l4xx.c ****      remap of boot address selected */
 127:Core/Src/system_stm32l4xx.c **** /* #define USER_VECT_TAB_ADDRESS */
 128:Core/Src/system_stm32l4xx.c **** 
 129:Core/Src/system_stm32l4xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
 130:Core/Src/system_stm32l4xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table
 131:Core/Src/system_stm32l4xx.c ****      in Sram else user remap will be done in Flash. */
 132:Core/Src/system_stm32l4xx.c **** /* #define VECT_TAB_SRAM */
 133:Core/Src/system_stm32l4xx.c **** 
 134:Core/Src/system_stm32l4xx.c **** #if defined(VECT_TAB_SRAM)
 135:Core/Src/system_stm32l4xx.c **** #define VECT_TAB_BASE_ADDRESS   SRAM1_BASE      /*!< Vector Table base address field.
 136:Core/Src/system_stm32l4xx.c ****                                                      This value must be a multiple of 0x200. */
 137:Core/Src/system_stm32l4xx.c **** #define VECT_TAB_OFFSET         0x00000000U     /*!< Vector Table base offset field.
 138:Core/Src/system_stm32l4xx.c ****                                                      This value must be a multiple of 0x200. */
 139:Core/Src/system_stm32l4xx.c **** #else
 140:Core/Src/system_stm32l4xx.c **** #define VECT_TAB_BASE_ADDRESS   FLASH_BASE      /*!< Vector Table base address field.
 141:Core/Src/system_stm32l4xx.c ****                                                      This value must be a multiple of 0x200. */
 142:Core/Src/system_stm32l4xx.c **** #define VECT_TAB_OFFSET         0x00000000U     /*!< Vector Table base offset field.
 143:Core/Src/system_stm32l4xx.c ****                                                      This value must be a multiple of 0x200. */
 144:Core/Src/system_stm32l4xx.c **** #endif /* VECT_TAB_SRAM */
ARM GAS  /tmp/ccbnZgp7.s 			page 4


 145:Core/Src/system_stm32l4xx.c **** #endif /* USER_VECT_TAB_ADDRESS */
 146:Core/Src/system_stm32l4xx.c **** 
 147:Core/Src/system_stm32l4xx.c **** /******************************************************************************/
 148:Core/Src/system_stm32l4xx.c **** /**
 149:Core/Src/system_stm32l4xx.c ****   * @}
 150:Core/Src/system_stm32l4xx.c ****   */
 151:Core/Src/system_stm32l4xx.c **** 
 152:Core/Src/system_stm32l4xx.c **** /** @addtogroup STM32L4xx_System_Private_Macros
 153:Core/Src/system_stm32l4xx.c ****   * @{
 154:Core/Src/system_stm32l4xx.c ****   */
 155:Core/Src/system_stm32l4xx.c **** 
 156:Core/Src/system_stm32l4xx.c **** /**
 157:Core/Src/system_stm32l4xx.c ****   * @}
 158:Core/Src/system_stm32l4xx.c ****   */
 159:Core/Src/system_stm32l4xx.c **** 
 160:Core/Src/system_stm32l4xx.c **** /** @addtogroup STM32L4xx_System_Private_Variables
 161:Core/Src/system_stm32l4xx.c ****   * @{
 162:Core/Src/system_stm32l4xx.c ****   */
 163:Core/Src/system_stm32l4xx.c ****   /* The SystemCoreClock variable is updated in three ways:
 164:Core/Src/system_stm32l4xx.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 165:Core/Src/system_stm32l4xx.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 166:Core/Src/system_stm32l4xx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
 167:Core/Src/system_stm32l4xx.c ****          Note: If you use this function to configure the system clock; then there
 168:Core/Src/system_stm32l4xx.c ****                is no need to call the 2 first functions listed above, since SystemCoreClock
 169:Core/Src/system_stm32l4xx.c ****                variable is updated automatically.
 170:Core/Src/system_stm32l4xx.c ****   */
 171:Core/Src/system_stm32l4xx.c ****   uint32_t SystemCoreClock = 4000000U;
 172:Core/Src/system_stm32l4xx.c **** 
 173:Core/Src/system_stm32l4xx.c ****   const uint8_t  AHBPrescTable[16] = {0U, 0U, 0U, 0U, 0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U, 6U, 7U, 8U, 9
 174:Core/Src/system_stm32l4xx.c ****   const uint8_t  APBPrescTable[8] =  {0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U};
 175:Core/Src/system_stm32l4xx.c ****   const uint32_t MSIRangeTable[12] = {100000U,   200000U,   400000U,   800000U,  1000000U,  2000000
 176:Core/Src/system_stm32l4xx.c ****                                       4000000U, 8000000U, 16000000U, 24000000U, 32000000U, 48000000
 177:Core/Src/system_stm32l4xx.c **** /**
 178:Core/Src/system_stm32l4xx.c ****   * @}
 179:Core/Src/system_stm32l4xx.c ****   */
 180:Core/Src/system_stm32l4xx.c **** 
 181:Core/Src/system_stm32l4xx.c **** /** @addtogroup STM32L4xx_System_Private_FunctionPrototypes
 182:Core/Src/system_stm32l4xx.c ****   * @{
 183:Core/Src/system_stm32l4xx.c ****   */
 184:Core/Src/system_stm32l4xx.c **** 
 185:Core/Src/system_stm32l4xx.c **** /**
 186:Core/Src/system_stm32l4xx.c ****   * @}
 187:Core/Src/system_stm32l4xx.c ****   */
 188:Core/Src/system_stm32l4xx.c **** 
 189:Core/Src/system_stm32l4xx.c **** /** @addtogroup STM32L4xx_System_Private_Functions
 190:Core/Src/system_stm32l4xx.c ****   * @{
 191:Core/Src/system_stm32l4xx.c ****   */
 192:Core/Src/system_stm32l4xx.c **** 
 193:Core/Src/system_stm32l4xx.c **** /**
 194:Core/Src/system_stm32l4xx.c ****   * @brief  Setup the microcontroller system.
 195:Core/Src/system_stm32l4xx.c ****   * @retval None
 196:Core/Src/system_stm32l4xx.c ****   */
 197:Core/Src/system_stm32l4xx.c **** 
 198:Core/Src/system_stm32l4xx.c **** void SystemInit(void)
 199:Core/Src/system_stm32l4xx.c **** {
  29              		.loc 1 199 1 view -0
  30              		.cfi_startproc
ARM GAS  /tmp/ccbnZgp7.s 			page 5


  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 200:Core/Src/system_stm32l4xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
 201:Core/Src/system_stm32l4xx.c ****   /* Configure the Vector Table location -------------------------------------*/
 202:Core/Src/system_stm32l4xx.c ****   SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
 203:Core/Src/system_stm32l4xx.c **** #endif
 204:Core/Src/system_stm32l4xx.c **** 
 205:Core/Src/system_stm32l4xx.c ****   /* FPU settings ------------------------------------------------------------*/
 206:Core/Src/system_stm32l4xx.c **** #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 207:Core/Src/system_stm32l4xx.c ****   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
  34              		.loc 1 207 3 view .LVU1
  35              		.loc 1 207 14 is_stmt 0 view .LVU2
  36 0000 0E4A     		ldr	r2, .L2
  37 0002 D2F88830 		ldr	r3, [r2, #136]
  38 0006 43F47003 		orr	r3, r3, #15728640
  39 000a C2F88830 		str	r3, [r2, #136]
 208:Core/Src/system_stm32l4xx.c **** #endif
 209:Core/Src/system_stm32l4xx.c **** 
 210:Core/Src/system_stm32l4xx.c ****   /* Reset the RCC clock configuration to the default reset state ------------*/
 211:Core/Src/system_stm32l4xx.c ****   /* Set MSION bit */
 212:Core/Src/system_stm32l4xx.c ****   RCC->CR |= RCC_CR_MSION;
  40              		.loc 1 212 3 is_stmt 1 view .LVU3
  41              		.loc 1 212 11 is_stmt 0 view .LVU4
  42 000e 0C4B     		ldr	r3, .L2+4
  43 0010 1A68     		ldr	r2, [r3]
  44 0012 42F00102 		orr	r2, r2, #1
  45 0016 1A60     		str	r2, [r3]
 213:Core/Src/system_stm32l4xx.c **** 
 214:Core/Src/system_stm32l4xx.c ****   /* Reset CFGR register */
 215:Core/Src/system_stm32l4xx.c ****   RCC->CFGR = 0x00000000U;
  46              		.loc 1 215 3 is_stmt 1 view .LVU5
  47              		.loc 1 215 13 is_stmt 0 view .LVU6
  48 0018 0021     		movs	r1, #0
  49 001a 9960     		str	r1, [r3, #8]
 216:Core/Src/system_stm32l4xx.c **** 
 217:Core/Src/system_stm32l4xx.c ****   /* Reset HSEON, CSSON , HSION, and PLLON bits */
 218:Core/Src/system_stm32l4xx.c ****   RCC->CR &= 0xEAF6FFFFU;
  50              		.loc 1 218 3 is_stmt 1 view .LVU7
  51              		.loc 1 218 11 is_stmt 0 view .LVU8
  52 001c 1A68     		ldr	r2, [r3]
  53 001e 22F0A852 		bic	r2, r2, #352321536
  54 0022 22F41022 		bic	r2, r2, #589824
  55 0026 1A60     		str	r2, [r3]
 219:Core/Src/system_stm32l4xx.c **** 
 220:Core/Src/system_stm32l4xx.c ****   /* Reset PLLCFGR register */
 221:Core/Src/system_stm32l4xx.c ****   RCC->PLLCFGR = 0x00001000U;
  56              		.loc 1 221 3 is_stmt 1 view .LVU9
  57              		.loc 1 221 16 is_stmt 0 view .LVU10
  58 0028 4FF48052 		mov	r2, #4096
  59 002c DA60     		str	r2, [r3, #12]
 222:Core/Src/system_stm32l4xx.c **** 
 223:Core/Src/system_stm32l4xx.c ****   /* Reset HSEBYP bit */
 224:Core/Src/system_stm32l4xx.c ****   RCC->CR &= 0xFFFBFFFFU;
  60              		.loc 1 224 3 is_stmt 1 view .LVU11
  61              		.loc 1 224 11 is_stmt 0 view .LVU12
  62 002e 1A68     		ldr	r2, [r3]
ARM GAS  /tmp/ccbnZgp7.s 			page 6


  63 0030 22F48022 		bic	r2, r2, #262144
  64 0034 1A60     		str	r2, [r3]
 225:Core/Src/system_stm32l4xx.c **** 
 226:Core/Src/system_stm32l4xx.c ****   /* Disable all interrupts */
 227:Core/Src/system_stm32l4xx.c ****   RCC->CIER = 0x00000000U;
  65              		.loc 1 227 3 is_stmt 1 view .LVU13
  66              		.loc 1 227 13 is_stmt 0 view .LVU14
  67 0036 9961     		str	r1, [r3, #24]
 228:Core/Src/system_stm32l4xx.c **** }
  68              		.loc 1 228 1 view .LVU15
  69 0038 7047     		bx	lr
  70              	.L3:
  71 003a 00BF     		.align	2
  72              	.L2:
  73 003c 00ED00E0 		.word	-536810240
  74 0040 00100240 		.word	1073876992
  75              		.cfi_endproc
  76              	.LFE132:
  78              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
  79              		.align	1
  80              		.global	SystemCoreClockUpdate
  81              		.syntax unified
  82              		.thumb
  83              		.thumb_func
  84              		.fpu fpv4-sp-d16
  86              	SystemCoreClockUpdate:
  87              	.LFB133:
 229:Core/Src/system_stm32l4xx.c **** 
 230:Core/Src/system_stm32l4xx.c **** /**
 231:Core/Src/system_stm32l4xx.c ****   * @brief  Update SystemCoreClock variable according to Clock Register Values.
 232:Core/Src/system_stm32l4xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 233:Core/Src/system_stm32l4xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 234:Core/Src/system_stm32l4xx.c ****   *         other parameters.
 235:Core/Src/system_stm32l4xx.c ****   *
 236:Core/Src/system_stm32l4xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 237:Core/Src/system_stm32l4xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 238:Core/Src/system_stm32l4xx.c ****   *         based on this variable will be incorrect.
 239:Core/Src/system_stm32l4xx.c ****   *
 240:Core/Src/system_stm32l4xx.c ****   * @note   - The system frequency computed by this function is not the real
 241:Core/Src/system_stm32l4xx.c ****   *           frequency in the chip. It is calculated based on the predefined
 242:Core/Src/system_stm32l4xx.c ****   *           constant and the selected clock source:
 243:Core/Src/system_stm32l4xx.c ****   *
 244:Core/Src/system_stm32l4xx.c ****   *           - If SYSCLK source is MSI, SystemCoreClock will contain the MSI_VALUE(*)
 245:Core/Src/system_stm32l4xx.c ****   *
 246:Core/Src/system_stm32l4xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(**)
 247:Core/Src/system_stm32l4xx.c ****   *
 248:Core/Src/system_stm32l4xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(***)
 249:Core/Src/system_stm32l4xx.c ****   *
 250:Core/Src/system_stm32l4xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(***)
 251:Core/Src/system_stm32l4xx.c ****   *             or HSI_VALUE(*) or MSI_VALUE(*) multiplied/divided by the PLL factors.
 252:Core/Src/system_stm32l4xx.c ****   *
 253:Core/Src/system_stm32l4xx.c ****   *         (*) MSI_VALUE is a constant defined in stm32l4xx_hal.h file (default value
 254:Core/Src/system_stm32l4xx.c ****   *             4 MHz) but the real value may vary depending on the variations
 255:Core/Src/system_stm32l4xx.c ****   *             in voltage and temperature.
 256:Core/Src/system_stm32l4xx.c ****   *
 257:Core/Src/system_stm32l4xx.c ****   *         (**) HSI_VALUE is a constant defined in stm32l4xx_hal.h file (default value
 258:Core/Src/system_stm32l4xx.c ****   *              16 MHz) but the real value may vary depending on the variations
ARM GAS  /tmp/ccbnZgp7.s 			page 7


 259:Core/Src/system_stm32l4xx.c ****   *              in voltage and temperature.
 260:Core/Src/system_stm32l4xx.c ****   *
 261:Core/Src/system_stm32l4xx.c ****   *         (***) HSE_VALUE is a constant defined in stm32l4xx_hal.h file (default value
 262:Core/Src/system_stm32l4xx.c ****   *              8 MHz), user has to ensure that HSE_VALUE is same as the real
 263:Core/Src/system_stm32l4xx.c ****   *              frequency of the crystal used. Otherwise, this function may
 264:Core/Src/system_stm32l4xx.c ****   *              have wrong result.
 265:Core/Src/system_stm32l4xx.c ****   *
 266:Core/Src/system_stm32l4xx.c ****   *         - The result of this function could be not correct when using fractional
 267:Core/Src/system_stm32l4xx.c ****   *           value for HSE crystal.
 268:Core/Src/system_stm32l4xx.c ****   *
 269:Core/Src/system_stm32l4xx.c ****   * @retval None
 270:Core/Src/system_stm32l4xx.c ****   */
 271:Core/Src/system_stm32l4xx.c **** void SystemCoreClockUpdate(void)
 272:Core/Src/system_stm32l4xx.c **** {
  88              		.loc 1 272 1 is_stmt 1 view -0
  89              		.cfi_startproc
  90              		@ args = 0, pretend = 0, frame = 0
  91              		@ frame_needed = 0, uses_anonymous_args = 0
  92              		@ link register save eliminated.
 273:Core/Src/system_stm32l4xx.c ****   uint32_t tmp, msirange, pllvco, pllsource, pllm, pllr;
  93              		.loc 1 273 3 view .LVU17
 274:Core/Src/system_stm32l4xx.c **** 
 275:Core/Src/system_stm32l4xx.c ****   /* Get MSI Range frequency--------------------------------------------------*/
 276:Core/Src/system_stm32l4xx.c ****   if ((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
  94              		.loc 1 276 3 view .LVU18
  95              		.loc 1 276 11 is_stmt 0 view .LVU19
  96 0000 2F4B     		ldr	r3, .L19
  97 0002 1B68     		ldr	r3, [r3]
  98              		.loc 1 276 6 view .LVU20
  99 0004 13F0080F 		tst	r3, #8
 100 0008 16D1     		bne	.L5
 277:Core/Src/system_stm32l4xx.c ****   { /* MSISRANGE from RCC_CSR applies */
 278:Core/Src/system_stm32l4xx.c ****     msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 101              		.loc 1 278 5 is_stmt 1 view .LVU21
 102              		.loc 1 278 20 is_stmt 0 view .LVU22
 103 000a 2D4B     		ldr	r3, .L19
 104 000c D3F89430 		ldr	r3, [r3, #148]
 105              		.loc 1 278 14 view .LVU23
 106 0010 C3F30323 		ubfx	r3, r3, #8, #4
 107              	.LVL0:
 108              	.L6:
 279:Core/Src/system_stm32l4xx.c ****   }
 280:Core/Src/system_stm32l4xx.c ****   else
 281:Core/Src/system_stm32l4xx.c ****   { /* MSIRANGE from RCC_CR applies */
 282:Core/Src/system_stm32l4xx.c ****     msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 283:Core/Src/system_stm32l4xx.c ****   }
 284:Core/Src/system_stm32l4xx.c ****   /*MSI frequency range in HZ*/
 285:Core/Src/system_stm32l4xx.c ****   msirange = MSIRangeTable[msirange];
 109              		.loc 1 285 3 is_stmt 1 view .LVU24
 110              		.loc 1 285 12 is_stmt 0 view .LVU25
 111 0014 2B4A     		ldr	r2, .L19+4
 112 0016 52F82320 		ldr	r2, [r2, r3, lsl #2]
 113              	.LVL1:
 286:Core/Src/system_stm32l4xx.c **** 
 287:Core/Src/system_stm32l4xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 288:Core/Src/system_stm32l4xx.c ****   switch (RCC->CFGR & RCC_CFGR_SWS)
 114              		.loc 1 288 3 is_stmt 1 view .LVU26
ARM GAS  /tmp/ccbnZgp7.s 			page 8


 115              		.loc 1 288 14 is_stmt 0 view .LVU27
 116 001a 294B     		ldr	r3, .L19
 117 001c 9B68     		ldr	r3, [r3, #8]
 118              		.loc 1 288 21 view .LVU28
 119 001e 03F00C03 		and	r3, r3, #12
 120              		.loc 1 288 3 view .LVU29
 121 0022 0C2B     		cmp	r3, #12
 122 0024 48D8     		bhi	.L7
 123 0026 DFE803F0 		tbb	[pc, r3]
 124              	.L9:
 125 002a 0C       		.byte	(.L12-.L9)/2
 126 002b 47       		.byte	(.L7-.L9)/2
 127 002c 47       		.byte	(.L7-.L9)/2
 128 002d 47       		.byte	(.L7-.L9)/2
 129 002e 0F       		.byte	(.L11-.L9)/2
 130 002f 47       		.byte	(.L7-.L9)/2
 131 0030 47       		.byte	(.L7-.L9)/2
 132 0031 47       		.byte	(.L7-.L9)/2
 133 0032 13       		.byte	(.L10-.L9)/2
 134 0033 47       		.byte	(.L7-.L9)/2
 135 0034 47       		.byte	(.L7-.L9)/2
 136 0035 47       		.byte	(.L7-.L9)/2
 137 0036 17       		.byte	(.L8-.L9)/2
 138              	.LVL2:
 139 0037 00       		.p2align 1
 140              	.L5:
 282:Core/Src/system_stm32l4xx.c ****   }
 141              		.loc 1 282 5 is_stmt 1 view .LVU30
 282:Core/Src/system_stm32l4xx.c ****   }
 142              		.loc 1 282 20 is_stmt 0 view .LVU31
 143 0038 214B     		ldr	r3, .L19
 144 003a 1B68     		ldr	r3, [r3]
 282:Core/Src/system_stm32l4xx.c ****   }
 145              		.loc 1 282 14 view .LVU32
 146 003c C3F30313 		ubfx	r3, r3, #4, #4
 147              	.LVL3:
 282:Core/Src/system_stm32l4xx.c ****   }
 148              		.loc 1 282 14 view .LVU33
 149 0040 E8E7     		b	.L6
 150              	.LVL4:
 151              	.L12:
 289:Core/Src/system_stm32l4xx.c ****   {
 290:Core/Src/system_stm32l4xx.c ****     case 0x00:  /* MSI used as system clock source */
 291:Core/Src/system_stm32l4xx.c ****       SystemCoreClock = msirange;
 152              		.loc 1 291 7 is_stmt 1 view .LVU34
 153              		.loc 1 291 23 is_stmt 0 view .LVU35
 154 0042 214B     		ldr	r3, .L19+8
 155 0044 1A60     		str	r2, [r3]
 292:Core/Src/system_stm32l4xx.c ****       break;
 156              		.loc 1 292 7 is_stmt 1 view .LVU36
 157 0046 28E0     		b	.L13
 158              	.L11:
 293:Core/Src/system_stm32l4xx.c **** 
 294:Core/Src/system_stm32l4xx.c ****     case 0x04:  /* HSI used as system clock source */
 295:Core/Src/system_stm32l4xx.c ****       SystemCoreClock = HSI_VALUE;
 159              		.loc 1 295 7 view .LVU37
 160              		.loc 1 295 23 is_stmt 0 view .LVU38
ARM GAS  /tmp/ccbnZgp7.s 			page 9


 161 0048 1F4B     		ldr	r3, .L19+8
 162 004a 204A     		ldr	r2, .L19+12
 163              	.LVL5:
 164              		.loc 1 295 23 view .LVU39
 165 004c 1A60     		str	r2, [r3]
 296:Core/Src/system_stm32l4xx.c ****       break;
 166              		.loc 1 296 7 is_stmt 1 view .LVU40
 167 004e 24E0     		b	.L13
 168              	.LVL6:
 169              	.L10:
 297:Core/Src/system_stm32l4xx.c **** 
 298:Core/Src/system_stm32l4xx.c ****     case 0x08:  /* HSE used as system clock source */
 299:Core/Src/system_stm32l4xx.c ****       SystemCoreClock = HSE_VALUE;
 170              		.loc 1 299 7 view .LVU41
 171              		.loc 1 299 23 is_stmt 0 view .LVU42
 172 0050 1D4B     		ldr	r3, .L19+8
 173 0052 1F4A     		ldr	r2, .L19+16
 174              	.LVL7:
 175              		.loc 1 299 23 view .LVU43
 176 0054 1A60     		str	r2, [r3]
 300:Core/Src/system_stm32l4xx.c ****       break;
 177              		.loc 1 300 7 is_stmt 1 view .LVU44
 178 0056 20E0     		b	.L13
 179              	.LVL8:
 180              	.L8:
 301:Core/Src/system_stm32l4xx.c **** 
 302:Core/Src/system_stm32l4xx.c ****     case 0x0C:  /* PLL used as system clock  source */
 303:Core/Src/system_stm32l4xx.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
 304:Core/Src/system_stm32l4xx.c ****          SYSCLK = PLL_VCO / PLLR
 305:Core/Src/system_stm32l4xx.c ****          */
 306:Core/Src/system_stm32l4xx.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 181              		.loc 1 306 7 view .LVU45
 182              		.loc 1 306 23 is_stmt 0 view .LVU46
 183 0058 194B     		ldr	r3, .L19
 184 005a D968     		ldr	r1, [r3, #12]
 185              		.loc 1 306 17 view .LVU47
 186 005c 01F00301 		and	r1, r1, #3
 187              	.LVL9:
 307:Core/Src/system_stm32l4xx.c ****       pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 188              		.loc 1 307 7 is_stmt 1 view .LVU48
 189              		.loc 1 307 19 is_stmt 0 view .LVU49
 190 0060 DB68     		ldr	r3, [r3, #12]
 191              		.loc 1 307 49 view .LVU50
 192 0062 C3F30213 		ubfx	r3, r3, #4, #3
 193              		.loc 1 307 12 view .LVU51
 194 0066 0133     		adds	r3, r3, #1
 195              	.LVL10:
 308:Core/Src/system_stm32l4xx.c **** 
 309:Core/Src/system_stm32l4xx.c ****       switch (pllsource)
 196              		.loc 1 309 7 is_stmt 1 view .LVU52
 197 0068 0229     		cmp	r1, #2
 198 006a 04D0     		beq	.L14
 199 006c 0329     		cmp	r1, #3
 200 006e 1FD0     		beq	.L15
 310:Core/Src/system_stm32l4xx.c ****       {
 311:Core/Src/system_stm32l4xx.c ****         case 0x02:  /* HSI used as PLL clock source */
 312:Core/Src/system_stm32l4xx.c ****           pllvco = (HSI_VALUE / pllm);
ARM GAS  /tmp/ccbnZgp7.s 			page 10


 313:Core/Src/system_stm32l4xx.c ****           break;
 314:Core/Src/system_stm32l4xx.c **** 
 315:Core/Src/system_stm32l4xx.c ****         case 0x03:  /* HSE used as PLL clock source */
 316:Core/Src/system_stm32l4xx.c ****           pllvco = (HSE_VALUE / pllm);
 317:Core/Src/system_stm32l4xx.c ****           break;
 318:Core/Src/system_stm32l4xx.c **** 
 319:Core/Src/system_stm32l4xx.c ****         default:    /* MSI used as PLL clock source */
 320:Core/Src/system_stm32l4xx.c ****           pllvco = (msirange / pllm);
 201              		.loc 1 320 11 view .LVU53
 202              		.loc 1 320 18 is_stmt 0 view .LVU54
 203 0070 B2FBF3F2 		udiv	r2, r2, r3
 204              	.LVL11:
 321:Core/Src/system_stm32l4xx.c ****           break;
 205              		.loc 1 321 11 is_stmt 1 view .LVU55
 206 0074 02E0     		b	.L17
 207              	.LVL12:
 208              	.L14:
 312:Core/Src/system_stm32l4xx.c ****           break;
 209              		.loc 1 312 11 view .LVU56
 312:Core/Src/system_stm32l4xx.c ****           break;
 210              		.loc 1 312 18 is_stmt 0 view .LVU57
 211 0076 154A     		ldr	r2, .L19+12
 212              	.LVL13:
 312:Core/Src/system_stm32l4xx.c ****           break;
 213              		.loc 1 312 18 view .LVU58
 214 0078 B2FBF3F2 		udiv	r2, r2, r3
 215              	.LVL14:
 313:Core/Src/system_stm32l4xx.c **** 
 216              		.loc 1 313 11 is_stmt 1 view .LVU59
 217              	.L17:
 322:Core/Src/system_stm32l4xx.c ****       }
 323:Core/Src/system_stm32l4xx.c ****       pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 218              		.loc 1 323 7 view .LVU60
 219              		.loc 1 323 30 is_stmt 0 view .LVU61
 220 007c 1049     		ldr	r1, .L19
 221              	.LVL15:
 222              		.loc 1 323 30 view .LVU62
 223 007e CB68     		ldr	r3, [r1, #12]
 224              	.LVL16:
 225              		.loc 1 323 60 view .LVU63
 226 0080 C3F30623 		ubfx	r3, r3, #8, #7
 227              		.loc 1 323 14 view .LVU64
 228 0084 02FB03F3 		mul	r3, r2, r3
 229              	.LVL17:
 324:Core/Src/system_stm32l4xx.c ****       pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 230              		.loc 1 324 7 is_stmt 1 view .LVU65
 231              		.loc 1 324 20 is_stmt 0 view .LVU66
 232 0088 CA68     		ldr	r2, [r1, #12]
 233              		.loc 1 324 50 view .LVU67
 234 008a C2F34162 		ubfx	r2, r2, #25, #2
 235              		.loc 1 324 58 view .LVU68
 236 008e 0132     		adds	r2, r2, #1
 237              		.loc 1 324 12 view .LVU69
 238 0090 5200     		lsls	r2, r2, #1
 239              	.LVL18:
 325:Core/Src/system_stm32l4xx.c ****       SystemCoreClock = pllvco/pllr;
 240              		.loc 1 325 7 is_stmt 1 view .LVU70
ARM GAS  /tmp/ccbnZgp7.s 			page 11


 241              		.loc 1 325 31 is_stmt 0 view .LVU71
 242 0092 B3FBF2F3 		udiv	r3, r3, r2
 243              	.LVL19:
 244              		.loc 1 325 23 view .LVU72
 245 0096 0C4A     		ldr	r2, .L19+8
 246              	.LVL20:
 247              		.loc 1 325 23 view .LVU73
 248 0098 1360     		str	r3, [r2]
 326:Core/Src/system_stm32l4xx.c ****       break;
 249              		.loc 1 326 7 is_stmt 1 view .LVU74
 250              	.L13:
 327:Core/Src/system_stm32l4xx.c **** 
 328:Core/Src/system_stm32l4xx.c ****     default:
 329:Core/Src/system_stm32l4xx.c ****       SystemCoreClock = msirange;
 330:Core/Src/system_stm32l4xx.c ****       break;
 331:Core/Src/system_stm32l4xx.c ****   }
 332:Core/Src/system_stm32l4xx.c ****   /* Compute HCLK clock frequency --------------------------------------------*/
 333:Core/Src/system_stm32l4xx.c ****   /* Get HCLK prescaler */
 334:Core/Src/system_stm32l4xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 251              		.loc 1 334 3 view .LVU75
 252              		.loc 1 334 28 is_stmt 0 view .LVU76
 253 009a 094B     		ldr	r3, .L19
 254 009c 9B68     		ldr	r3, [r3, #8]
 255              		.loc 1 334 52 view .LVU77
 256 009e C3F30313 		ubfx	r3, r3, #4, #4
 257              		.loc 1 334 22 view .LVU78
 258 00a2 0C4A     		ldr	r2, .L19+20
 259 00a4 D15C     		ldrb	r1, [r2, r3]	@ zero_extendqisi2
 260              	.LVL21:
 335:Core/Src/system_stm32l4xx.c ****   /* HCLK clock frequency */
 336:Core/Src/system_stm32l4xx.c ****   SystemCoreClock >>= tmp;
 261              		.loc 1 336 3 is_stmt 1 view .LVU79
 262              		.loc 1 336 19 is_stmt 0 view .LVU80
 263 00a6 084A     		ldr	r2, .L19+8
 264 00a8 1368     		ldr	r3, [r2]
 265 00aa CB40     		lsrs	r3, r3, r1
 266 00ac 1360     		str	r3, [r2]
 337:Core/Src/system_stm32l4xx.c **** }
 267              		.loc 1 337 1 view .LVU81
 268 00ae 7047     		bx	lr
 269              	.LVL22:
 270              	.L15:
 316:Core/Src/system_stm32l4xx.c ****           break;
 271              		.loc 1 316 11 is_stmt 1 view .LVU82
 316:Core/Src/system_stm32l4xx.c ****           break;
 272              		.loc 1 316 18 is_stmt 0 view .LVU83
 273 00b0 074A     		ldr	r2, .L19+16
 274              	.LVL23:
 316:Core/Src/system_stm32l4xx.c ****           break;
 275              		.loc 1 316 18 view .LVU84
 276 00b2 B2FBF3F2 		udiv	r2, r2, r3
 277              	.LVL24:
 317:Core/Src/system_stm32l4xx.c **** 
 278              		.loc 1 317 11 is_stmt 1 view .LVU85
 279 00b6 E1E7     		b	.L17
 280              	.LVL25:
 281              	.L7:
ARM GAS  /tmp/ccbnZgp7.s 			page 12


 329:Core/Src/system_stm32l4xx.c ****       break;
 282              		.loc 1 329 7 view .LVU86
 329:Core/Src/system_stm32l4xx.c ****       break;
 283              		.loc 1 329 23 is_stmt 0 view .LVU87
 284 00b8 034B     		ldr	r3, .L19+8
 285 00ba 1A60     		str	r2, [r3]
 330:Core/Src/system_stm32l4xx.c ****   }
 286              		.loc 1 330 7 is_stmt 1 view .LVU88
 287 00bc EDE7     		b	.L13
 288              	.L20:
 289 00be 00BF     		.align	2
 290              	.L19:
 291 00c0 00100240 		.word	1073876992
 292 00c4 00000000 		.word	.LANCHOR0
 293 00c8 00000000 		.word	.LANCHOR1
 294 00cc 0024F400 		.word	16000000
 295 00d0 00127A00 		.word	8000000
 296 00d4 00000000 		.word	.LANCHOR2
 297              		.cfi_endproc
 298              	.LFE133:
 300              		.global	MSIRangeTable
 301              		.global	APBPrescTable
 302              		.global	AHBPrescTable
 303              		.global	SystemCoreClock
 304              		.section	.data.SystemCoreClock,"aw"
 305              		.align	2
 306              		.set	.LANCHOR1,. + 0
 309              	SystemCoreClock:
 310 0000 00093D00 		.word	4000000
 311              		.section	.rodata.AHBPrescTable,"a"
 312              		.align	2
 313              		.set	.LANCHOR2,. + 0
 316              	AHBPrescTable:
 317 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
 317      00000000 
 317      01020304 
 317      06
 318 000d 070809   		.ascii	"\007\010\011"
 319              		.section	.rodata.APBPrescTable,"a"
 320              		.align	2
 323              	APBPrescTable:
 324 0000 00000000 		.ascii	"\000\000\000\000\001\002\003\004"
 324      01020304 
 325              		.section	.rodata.MSIRangeTable,"a"
 326              		.align	2
 327              		.set	.LANCHOR0,. + 0
 330              	MSIRangeTable:
 331 0000 A0860100 		.word	100000
 332 0004 400D0300 		.word	200000
 333 0008 801A0600 		.word	400000
 334 000c 00350C00 		.word	800000
 335 0010 40420F00 		.word	1000000
 336 0014 80841E00 		.word	2000000
 337 0018 00093D00 		.word	4000000
 338 001c 00127A00 		.word	8000000
 339 0020 0024F400 		.word	16000000
 340 0024 00366E01 		.word	24000000
ARM GAS  /tmp/ccbnZgp7.s 			page 13


 341 0028 0048E801 		.word	32000000
 342 002c 006CDC02 		.word	48000000
 343              		.text
 344              	.Letext0:
 345              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 346              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 347              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 348              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h"
 349              		.file 6 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l476xx.h"
ARM GAS  /tmp/ccbnZgp7.s 			page 14


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_stm32l4xx.c
     /tmp/ccbnZgp7.s:18     .text.SystemInit:0000000000000000 $t
     /tmp/ccbnZgp7.s:26     .text.SystemInit:0000000000000000 SystemInit
     /tmp/ccbnZgp7.s:73     .text.SystemInit:000000000000003c $d
     /tmp/ccbnZgp7.s:79     .text.SystemCoreClockUpdate:0000000000000000 $t
     /tmp/ccbnZgp7.s:86     .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
     /tmp/ccbnZgp7.s:125    .text.SystemCoreClockUpdate:000000000000002a $d
     /tmp/ccbnZgp7.s:291    .text.SystemCoreClockUpdate:00000000000000c0 $d
     /tmp/ccbnZgp7.s:330    .rodata.MSIRangeTable:0000000000000000 MSIRangeTable
     /tmp/ccbnZgp7.s:323    .rodata.APBPrescTable:0000000000000000 APBPrescTable
     /tmp/ccbnZgp7.s:316    .rodata.AHBPrescTable:0000000000000000 AHBPrescTable
     /tmp/ccbnZgp7.s:309    .data.SystemCoreClock:0000000000000000 SystemCoreClock
     /tmp/ccbnZgp7.s:305    .data.SystemCoreClock:0000000000000000 $d
     /tmp/ccbnZgp7.s:312    .rodata.AHBPrescTable:0000000000000000 $d
     /tmp/ccbnZgp7.s:320    .rodata.APBPrescTable:0000000000000000 $d
     /tmp/ccbnZgp7.s:326    .rodata.MSIRangeTable:0000000000000000 $d
     /tmp/ccbnZgp7.s:139    .text.SystemCoreClockUpdate:0000000000000037 $d
     /tmp/ccbnZgp7.s:139    .text.SystemCoreClockUpdate:0000000000000038 $t

NO UNDEFINED SYMBOLS
