
*** Running vivado
    with args -log rp_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rp_top.tcl


****** Vivado v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source rp_top.tcl -notrace
Command: synth_design -top rp_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4504 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 891.715 ; gain = 234.801
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rp_top' [D:/Documents/240077/PC_05_template/SOURCES/rp_top.vhd:16]
INFO: [Synth 8-3491] module 'seg_disp_driver' declared at 'D:/Documents/240077/PC_05_template/Stopwatch.runs/synth_1/.Xil/Vivado-11700-PC-089/realtime/seg_disp_driver_stub.v:5' bound to instance 'seg_disp_driver_a' of component 'seg_disp_driver' [D:/Documents/240077/PC_05_template/SOURCES/rp_top.vhd:121]
INFO: [Synth 8-6157] synthesizing module 'seg_disp_driver' [D:/Documents/240077/PC_05_template/Stopwatch.runs/synth_1/.Xil/Vivado-11700-PC-089/realtime/seg_disp_driver_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'seg_disp_driver' (1#1) [D:/Documents/240077/PC_05_template/Stopwatch.runs/synth_1/.Xil/Vivado-11700-PC-089/realtime/seg_disp_driver_stub.v:5]
	Parameter DIV_FACT bound to: 500000 - type: integer 
INFO: [Synth 8-3491] module 'ce_gen' declared at 'D:/Documents/240077/PC_05_template/Stopwatch.srcs/sources_1/new/ce_gen.vhd:6' bound to instance 'ce_gen_a' of component 'ce_gen' [D:/Documents/240077/PC_05_template/SOURCES/rp_top.vhd:136]
INFO: [Synth 8-638] synthesizing module 'ce_gen' [D:/Documents/240077/PC_05_template/Stopwatch.srcs/sources_1/new/ce_gen.vhd:18]
	Parameter DIV_FACT bound to: 500000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ce_gen' (2#1) [D:/Documents/240077/PC_05_template/Stopwatch.srcs/sources_1/new/ce_gen.vhd:18]
	Parameter DEB_PERIOD bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'btn_in' declared at 'D:/Documents/240077/PC_05_template/Stopwatch.srcs/sources_1/new/btn_in.vhd:6' bound to instance 'btn_in_inst_a' of component 'btn_in' [D:/Documents/240077/PC_05_template/SOURCES/rp_top.vhd:151]
INFO: [Synth 8-638] synthesizing module 'btn_in' [D:/Documents/240077/PC_05_template/Stopwatch.srcs/sources_1/new/btn_in.vhd:22]
	Parameter DEB_PERIOD bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'sync_reg' declared at 'D:/Documents/240077/PC_05_template/Stopwatch.srcs/sources_1/new/sync_reg.vhd:34' bound to instance 'sync_reg_a' of component 'sync_reg' [D:/Documents/240077/PC_05_template/Stopwatch.srcs/sources_1/new/btn_in.vhd:72]
INFO: [Synth 8-638] synthesizing module 'sync_reg' [D:/Documents/240077/PC_05_template/Stopwatch.srcs/sources_1/new/sync_reg.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'sync_reg' (3#1) [D:/Documents/240077/PC_05_template/Stopwatch.srcs/sources_1/new/sync_reg.vhd:45]
	Parameter shift_length bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'debouncer' declared at 'D:/Documents/240077/PC_05_template/Stopwatch.srcs/sources_1/new/debouncer.vhd:7' bound to instance 'debouncer_a' of component 'debouncer' [D:/Documents/240077/PC_05_template/Stopwatch.srcs/sources_1/new/btn_in.vhd:79]
INFO: [Synth 8-638] synthesizing module 'debouncer' [D:/Documents/240077/PC_05_template/Stopwatch.srcs/sources_1/new/debouncer.vhd:21]
	Parameter shift_length bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debouncer' (4#1) [D:/Documents/240077/PC_05_template/Stopwatch.srcs/sources_1/new/debouncer.vhd:21]
INFO: [Synth 8-3491] module 'edge_detector' declared at 'D:/Documents/240077/PC_05_template/Stopwatch.srcs/sources_1/new/edge_detector.vhd:6' bound to instance 'edge_detector_a' of component 'edge_detector' [D:/Documents/240077/PC_05_template/Stopwatch.srcs/sources_1/new/btn_in.vhd:90]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [D:/Documents/240077/PC_05_template/Stopwatch.srcs/sources_1/new/edge_detector.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (5#1) [D:/Documents/240077/PC_05_template/Stopwatch.srcs/sources_1/new/edge_detector.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'btn_in' (6#1) [D:/Documents/240077/PC_05_template/Stopwatch.srcs/sources_1/new/btn_in.vhd:22]
	Parameter DEB_PERIOD bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'btn_in' declared at 'D:/Documents/240077/PC_05_template/Stopwatch.srcs/sources_1/new/btn_in.vhd:6' bound to instance 'btn_in_inst_a' of component 'btn_in' [D:/Documents/240077/PC_05_template/SOURCES/rp_top.vhd:151]
	Parameter DEB_PERIOD bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'btn_in' declared at 'D:/Documents/240077/PC_05_template/Stopwatch.srcs/sources_1/new/btn_in.vhd:6' bound to instance 'btn_in_inst_a' of component 'btn_in' [D:/Documents/240077/PC_05_template/SOURCES/rp_top.vhd:151]
	Parameter DEB_PERIOD bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'btn_in' declared at 'D:/Documents/240077/PC_05_template/Stopwatch.srcs/sources_1/new/btn_in.vhd:6' bound to instance 'btn_in_inst_a' of component 'btn_in' [D:/Documents/240077/PC_05_template/SOURCES/rp_top.vhd:151]
INFO: [Synth 8-3491] module 'stopwatch' declared at 'D:/Documents/240077/PC_05_template/Stopwatch.srcs/sources_1/new/stopwatch.vhd:9' bound to instance 'stopwatch_a' of component 'stopwatch' [D:/Documents/240077/PC_05_template/SOURCES/rp_top.vhd:168]
INFO: [Synth 8-638] synthesizing module 'stopwatch' [D:/Documents/240077/PC_05_template/Stopwatch.srcs/sources_1/new/stopwatch.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'stopwatch' (7#1) [D:/Documents/240077/PC_05_template/Stopwatch.srcs/sources_1/new/stopwatch.vhd:25]
INFO: [Synth 8-3491] module 'stopwatch_fsm' declared at 'D:/Documents/240077/PC_05_template/Stopwatch.srcs/sources_1/new/stopwatch_fsm.vhd:7' bound to instance 'stopwatch_fsm_a' of component 'stopwatch_fsm' [D:/Documents/240077/PC_05_template/SOURCES/rp_top.vhd:183]
INFO: [Synth 8-638] synthesizing module 'stopwatch_fsm' [D:/Documents/240077/PC_05_template/Stopwatch.srcs/sources_1/new/stopwatch_fsm.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'stopwatch_fsm' (8#1) [D:/Documents/240077/PC_05_template/Stopwatch.srcs/sources_1/new/stopwatch_fsm.vhd:18]
WARNING: [Synth 8-3848] Net led_o in module/entity rp_top does not have driver. [D:/Documents/240077/PC_05_template/SOURCES/rp_top.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'rp_top' (9#1) [D:/Documents/240077/PC_05_template/SOURCES/rp_top.vhd:16]
WARNING: [Synth 8-3331] design rp_top has unconnected port led_o[7]
WARNING: [Synth 8-3331] design rp_top has unconnected port led_o[6]
WARNING: [Synth 8-3331] design rp_top has unconnected port led_o[5]
WARNING: [Synth 8-3331] design rp_top has unconnected port led_o[4]
WARNING: [Synth 8-3331] design rp_top has unconnected port led_o[3]
WARNING: [Synth 8-3331] design rp_top has unconnected port led_o[2]
WARNING: [Synth 8-3331] design rp_top has unconnected port led_o[1]
WARNING: [Synth 8-3331] design rp_top has unconnected port led_o[0]
WARNING: [Synth 8-3331] design rp_top has unconnected port sw_i[3]
WARNING: [Synth 8-3331] design rp_top has unconnected port sw_i[2]
WARNING: [Synth 8-3331] design rp_top has unconnected port sw_i[1]
WARNING: [Synth 8-3331] design rp_top has unconnected port sw_i[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 965.145 ; gain = 308.230
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 965.145 ; gain = 308.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 965.145 ; gain = 308.230
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 965.145 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/240077/PC_05_template/SOURCES/seg_disp_driver/seg_disp_driver_in_context.xdc] for cell 'seg_disp_driver_a'
Finished Parsing XDC File [D:/Documents/240077/PC_05_template/SOURCES/seg_disp_driver/seg_disp_driver_in_context.xdc] for cell 'seg_disp_driver_a'
Parsing XDC File [D:/Documents/240077/PC_05_template/SOURCES/rp_top.xdc]
Finished Parsing XDC File [D:/Documents/240077/PC_05_template/SOURCES/rp_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Documents/240077/PC_05_template/SOURCES/rp_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rp_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rp_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1063.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1063.426 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1063.426 ; gain = 406.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1063.426 ; gain = 406.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1063.426 ; gain = 406.512
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'pres_state_reg' in module 'stopwatch_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                            00001 |                              000
                  st_run |                            00010 |                              001
                 st_stop |                            00100 |                              100
                  st_lap |                            01000 |                              010
              st_refresh |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pres_state_reg' using encoding 'one-hot' in module 'stopwatch_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1063.426 ; gain = 406.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               19 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ce_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
Module sync_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module edge_detector 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 4     
Module stopwatch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module stopwatch_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design rp_top has unconnected port led_o[7]
WARNING: [Synth 8-3331] design rp_top has unconnected port led_o[6]
WARNING: [Synth 8-3331] design rp_top has unconnected port led_o[5]
WARNING: [Synth 8-3331] design rp_top has unconnected port led_o[4]
WARNING: [Synth 8-3331] design rp_top has unconnected port led_o[3]
WARNING: [Synth 8-3331] design rp_top has unconnected port led_o[2]
WARNING: [Synth 8-3331] design rp_top has unconnected port led_o[1]
WARNING: [Synth 8-3331] design rp_top has unconnected port led_o[0]
WARNING: [Synth 8-3331] design rp_top has unconnected port sw_i[3]
WARNING: [Synth 8-3331] design rp_top has unconnected port sw_i[2]
WARNING: [Synth 8-3331] design rp_top has unconnected port sw_i[1]
WARNING: [Synth 8-3331] design rp_top has unconnected port sw_i[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1063.426 ; gain = 406.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1063.426 ; gain = 406.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1064.691 ; gain = 407.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1064.691 ; gain = 407.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1071.258 ; gain = 414.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1071.258 ; gain = 414.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1071.258 ; gain = 414.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1071.258 ; gain = 414.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1071.258 ; gain = 414.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1071.258 ; gain = 414.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |seg_disp_driver |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |seg_disp_driver |     1|
|2     |BUFG            |     1|
|3     |CARRY4          |     5|
|4     |LUT1            |     4|
|5     |LUT2            |     3|
|6     |LUT3            |     7|
|7     |LUT4            |    16|
|8     |LUT5            |     4|
|9     |LUT6            |     8|
|10    |FDRE            |    82|
|11    |IBUF            |     3|
|12    |OBUF            |    13|
|13    |OBUFT           |     8|
+------+----------------+------+

Report Instance Areas: 
+------+--------------------------------+----------------+------+
|      |Instance                        |Module          |Cells |
+------+--------------------------------+----------------+------+
|1     |top                             |                |   167|
|2     |  ce_gen_a                      |ce_gen          |    31|
|3     |  \gen_btn_in[0].btn_in_inst_a  |btn_in          |    15|
|4     |    debouncer_a                 |debouncer_1     |    11|
|5     |    edge_detector_a             |edge_detector_2 |     2|
|6     |    sync_reg_a                  |sync_reg_3      |     2|
|7     |  \gen_btn_in[2].btn_in_inst_a  |btn_in_0        |    15|
|8     |    debouncer_a                 |debouncer       |    11|
|9     |    edge_detector_a             |edge_detector   |     2|
|10    |    sync_reg_a                  |sync_reg        |     2|
|11    |  stopwatch_a                   |stopwatch       |    52|
|12    |  stopwatch_fsm_a               |stopwatch_fsm   |    16|
+------+--------------------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1071.258 ; gain = 414.344
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 1071.258 ; gain = 316.062
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1071.258 ; gain = 414.344
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1082.328 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1086.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1086.844 ; gain = 724.582
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1086.844 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Documents/240077/PC_05_template/Stopwatch.runs/synth_1/rp_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rp_top_utilization_synth.rpt -pb rp_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 15 13:30:01 2022...
