

================================================================
== Vivado HLS Report for 'mmult_hw'
================================================================
* Date:           Wed Apr 17 14:44:49 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        hls_mmult_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.484|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1333|  1333|  1333|  1333|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- L1_L2   |  1331|  1331|       177|          1|          1|  1156|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    129|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|   15946|  49572|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     75|
|Register         |        0|      -|    5187|    864|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|   21133|  50640|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|      19|     95|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |mmult_hw_fadd_32nbkb_U1   |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U2   |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U3   |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U4   |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U5   |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U6   |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U7   |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U8   |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U9   |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U10  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U11  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U12  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U13  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U14  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U15  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U16  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U17  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U18  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U19  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U20  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U21  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U22  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U23  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U24  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U25  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U26  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U27  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U28  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U29  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U30  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U31  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U32  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U33  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fadd_32nbkb_U34  |mmult_hw_fadd_32nbkb  |        0|      0|  233|  592|
    |mmult_hw_fmul_32ncud_U35  |mmult_hw_fmul_32ncud  |        0|      0|  236|  866|
    |mmult_hw_fmul_32ncud_U36  |mmult_hw_fmul_32ncud  |        0|      0|  236|  866|
    |mmult_hw_fmul_32ncud_U37  |mmult_hw_fmul_32ncud  |        0|      0|  236|  866|
    |mmult_hw_fmul_32ncud_U38  |mmult_hw_fmul_32ncud  |        0|      0|  236|  866|
    |mmult_hw_fmul_32ncud_U39  |mmult_hw_fmul_32ncud  |        0|      0|  236|  866|
    |mmult_hw_fmul_32ncud_U40  |mmult_hw_fmul_32ncud  |        0|      0|  236|  866|
    |mmult_hw_fmul_32ncud_U41  |mmult_hw_fmul_32ncud  |        0|      0|  236|  866|
    |mmult_hw_fmul_32ncud_U42  |mmult_hw_fmul_32ncud  |        0|      0|  236|  866|
    |mmult_hw_fmul_32ncud_U43  |mmult_hw_fmul_32ncud  |        0|      0|  236|  866|
    |mmult_hw_fmul_32ncud_U44  |mmult_hw_fmul_32ncud  |        0|      0|  236|  866|
    |mmult_hw_fmul_32ncud_U45  |mmult_hw_fmul_32ncud  |        0|      0|  236|  866|
    |mmult_hw_fmul_32ncud_U46  |mmult_hw_fmul_32ncud  |        0|      0|  236|  866|
    |mmult_hw_fmul_32ncud_U47  |mmult_hw_fmul_32ncud  |        0|      0|  236|  866|
    |mmult_hw_fmul_32ncud_U48  |mmult_hw_fmul_32ncud  |        0|      0|  236|  866|
    |mmult_hw_fmul_32ncud_U49  |mmult_hw_fmul_32ncud  |        0|      0|  236|  866|
    |mmult_hw_fmul_32ncud_U50  |mmult_hw_fmul_32ncud  |        0|      0|  236|  866|
    |mmult_hw_fmul_32ncud_U51  |mmult_hw_fmul_32ncud  |        0|      0|  236|  866|
    |mmult_hw_fmul_32ncud_U52  |mmult_hw_fmul_32ncud  |        0|      0|  236|  866|
    |mmult_hw_fmul_32ncud_U53  |mmult_hw_fmul_32ncud  |        0|      0|  236|  866|
    |mmult_hw_fmul_32ncud_U54  |mmult_hw_fmul_32ncud  |        0|      0|  236|  866|
    |mmult_hw_fmul_32ncud_U55  |mmult_hw_fmul_32ncud  |        0|      0|  236|  866|
    |mmult_hw_fmul_32ncud_U56  |mmult_hw_fmul_32ncud  |        0|      0|  236|  866|
    |mmult_hw_fmul_32ncud_U57  |mmult_hw_fmul_32ncud  |        0|      0|  236|  866|
    |mmult_hw_fmul_32ncud_U58  |mmult_hw_fmul_32ncud  |        0|      0|  236|  866|
    |mmult_hw_fmul_32ncud_U59  |mmult_hw_fmul_32ncud  |        0|      0|  236|  866|
    |mmult_hw_fmul_32ncud_U60  |mmult_hw_fmul_32ncud  |        0|      0|  236|  866|
    |mmult_hw_fmul_32ncud_U61  |mmult_hw_fmul_32ncud  |        0|      0|  236|  866|
    |mmult_hw_fmul_32ncud_U62  |mmult_hw_fmul_32ncud  |        0|      0|  236|  866|
    |mmult_hw_fmul_32ncud_U63  |mmult_hw_fmul_32ncud  |        0|      0|  236|  866|
    |mmult_hw_fmul_32ncud_U64  |mmult_hw_fmul_32ncud  |        0|      0|  236|  866|
    |mmult_hw_fmul_32ncud_U65  |mmult_hw_fmul_32ncud  |        0|      0|  236|  866|
    |mmult_hw_fmul_32ncud_U66  |mmult_hw_fmul_32ncud  |        0|      0|  236|  866|
    |mmult_hw_fmul_32ncud_U67  |mmult_hw_fmul_32ncud  |        0|      0|  236|  866|
    |mmult_hw_fmul_32ncud_U68  |mmult_hw_fmul_32ncud  |        0|      0|  236|  866|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|      0|15946|49572|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |ia_1_fu_1323_p2                 |     +    |      0|  0|  15|           6|           1|
    |ib_1_fu_1369_p2                 |     +    |      0|  0|  15|           6|           1|
    |indvar_flatten_next_fu_1317_p2  |     +    |      0|  0|  13|          11|           1|
    |tmp_74_fu_1403_p2               |     +    |      0|  0|  12|          12|          12|
    |tmp_75_fu_1415_p2               |     +    |      0|  0|  15|           7|           6|
    |tmp_76_fu_1426_p2               |     +    |      0|  0|  12|          12|          12|
    |exitcond_flatten_fu_1311_p2     |   icmp   |      0|  0|  13|          11|          11|
    |exitcond_fu_1329_p2             |   icmp   |      0|  0|  11|           6|           6|
    |tmp_71_fu_1378_p2               |    or    |      0|  0|   7|           7|           1|
    |ib_mid2_fu_1335_p3              |  select  |      0|  0|   6|           1|           1|
    |tmp_mid2_v_fu_1343_p3           |  select  |      0|  0|   6|           1|           6|
    |ap_enable_pp0                   |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1         |    xor   |      0|  0|   2|           2|           1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 129|          83|          61|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter176     |   9|          2|    1|          2|
    |ap_phi_mux_ia_phi_fu_1020_p4  |   9|          2|    6|         12|
    |ia_reg_1016                   |   9|          2|    6|         12|
    |ib_reg_1027                   |   9|          2|    6|         12|
    |indvar_flatten_reg_1005       |   9|          2|   11|         22|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  75|         16|   32|         66|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+-----+-----+-----------+
    |            Name           | FF | LUT | Bits| Const Bits|
    +---------------------------+----+-----+-----+-----------+
    |a_0_load_1_reg_1588        |  32|    0|   32|          0|
    |a_0_load_reg_1518          |  32|    0|   32|          0|
    |a_10_load_1_reg_2188       |  32|    0|   32|          0|
    |a_10_load_reg_2158         |  32|    0|   32|          0|
    |a_11_load_1_reg_2248       |  32|    0|   32|          0|
    |a_11_load_reg_2218         |  32|    0|   32|          0|
    |a_12_load_1_reg_2308       |  32|    0|   32|          0|
    |a_12_load_reg_2278         |  32|    0|   32|          0|
    |a_13_load_1_reg_2368       |  32|    0|   32|          0|
    |a_13_load_reg_2338         |  32|    0|   32|          0|
    |a_14_load_1_reg_2428       |  32|    0|   32|          0|
    |a_14_load_reg_2398         |  32|    0|   32|          0|
    |a_15_load_1_reg_2488       |  32|    0|   32|          0|
    |a_15_load_reg_2458         |  32|    0|   32|          0|
    |a_16_load_1_reg_2548       |  32|    0|   32|          0|
    |a_16_load_reg_2518         |  32|    0|   32|          0|
    |a_1_load_1_reg_1648        |  32|    0|   32|          0|
    |a_1_load_reg_1618          |  32|    0|   32|          0|
    |a_2_load_1_reg_1708        |  32|    0|   32|          0|
    |a_2_load_reg_1678          |  32|    0|   32|          0|
    |a_3_load_1_reg_1768        |  32|    0|   32|          0|
    |a_3_load_reg_1738          |  32|    0|   32|          0|
    |a_4_load_1_reg_1828        |  32|    0|   32|          0|
    |a_4_load_reg_1798          |  32|    0|   32|          0|
    |a_5_load_1_reg_1888        |  32|    0|   32|          0|
    |a_5_load_reg_1858          |  32|    0|   32|          0|
    |a_6_load_1_reg_1948        |  32|    0|   32|          0|
    |a_6_load_reg_1918          |  32|    0|   32|          0|
    |a_7_load_1_reg_2008        |  32|    0|   32|          0|
    |a_7_load_reg_1978          |  32|    0|   32|          0|
    |a_8_load_1_reg_2068        |  32|    0|   32|          0|
    |a_8_load_reg_2038          |  32|    0|   32|          0|
    |a_9_load_1_reg_2128        |  32|    0|   32|          0|
    |a_9_load_reg_2098          |  32|    0|   32|          0|
    |ap_CS_fsm                  |   3|    0|    3|          0|
    |ap_enable_reg_pp0_iter0    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter10   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter100  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter101  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter102  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter103  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter104  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter105  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter106  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter107  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter108  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter109  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter11   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter110  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter111  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter112  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter113  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter114  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter115  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter116  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter117  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter118  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter119  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter12   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter120  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter121  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter122  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter123  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter124  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter125  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter126  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter127  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter128  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter129  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter13   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter130  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter131  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter132  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter133  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter134  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter135  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter136  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter137  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter138  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter139  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter14   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter140  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter141  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter142  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter143  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter144  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter145  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter146  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter147  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter148  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter149  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter15   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter150  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter151  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter152  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter153  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter154  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter155  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter156  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter157  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter158  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter159  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter16   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter160  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter161  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter162  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter163  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter164  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter165  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter166  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter167  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter168  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter169  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter17   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter170  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter171  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter172  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter173  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter174  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter175  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter176  |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter18   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter19   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter20   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter21   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter22   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter23   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter24   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter25   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter26   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter27   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter28   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter29   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter3    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter30   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter31   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter32   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter33   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter34   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter35   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter36   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter37   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter38   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter39   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter4    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter40   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter41   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter42   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter43   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter44   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter45   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter46   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter47   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter48   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter49   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter5    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter50   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter51   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter52   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter53   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter54   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter55   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter56   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter57   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter58   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter59   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter6    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter60   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter61   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter62   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter63   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter64   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter65   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter66   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter67   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter68   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter69   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter7    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter70   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter71   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter72   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter73   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter74   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter75   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter76   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter77   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter78   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter79   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter8    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter80   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter81   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter82   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter83   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter84   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter85   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter86   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter87   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter88   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter89   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter9    |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter90   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter91   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter92   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter93   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter94   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter95   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter96   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter97   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter98   |   1|    0|    1|          0|
    |ap_enable_reg_pp0_iter99   |   1|    0|    1|          0|
    |b_0_load_1_reg_1593        |  32|    0|   32|          0|
    |b_0_load_reg_1523          |  32|    0|   32|          0|
    |b_10_load_1_reg_2193       |  32|    0|   32|          0|
    |b_10_load_reg_2163         |  32|    0|   32|          0|
    |b_11_load_1_reg_2253       |  32|    0|   32|          0|
    |b_11_load_reg_2223         |  32|    0|   32|          0|
    |b_12_load_1_reg_2313       |  32|    0|   32|          0|
    |b_12_load_reg_2283         |  32|    0|   32|          0|
    |b_13_load_1_reg_2373       |  32|    0|   32|          0|
    |b_13_load_reg_2343         |  32|    0|   32|          0|
    |b_14_load_1_reg_2433       |  32|    0|   32|          0|
    |b_14_load_reg_2403         |  32|    0|   32|          0|
    |b_15_load_1_reg_2493       |  32|    0|   32|          0|
    |b_15_load_reg_2463         |  32|    0|   32|          0|
    |b_16_load_1_reg_2553       |  32|    0|   32|          0|
    |b_16_load_reg_2523         |  32|    0|   32|          0|
    |b_1_load_1_reg_1653        |  32|    0|   32|          0|
    |b_1_load_reg_1623          |  32|    0|   32|          0|
    |b_2_load_1_reg_1713        |  32|    0|   32|          0|
    |b_2_load_reg_1683          |  32|    0|   32|          0|
    |b_3_load_1_reg_1773        |  32|    0|   32|          0|
    |b_3_load_reg_1743          |  32|    0|   32|          0|
    |b_4_load_1_reg_1833        |  32|    0|   32|          0|
    |b_4_load_reg_1803          |  32|    0|   32|          0|
    |b_5_load_1_reg_1893        |  32|    0|   32|          0|
    |b_5_load_reg_1863          |  32|    0|   32|          0|
    |b_6_load_1_reg_1953        |  32|    0|   32|          0|
    |b_6_load_reg_1923          |  32|    0|   32|          0|
    |b_7_load_1_reg_2013        |  32|    0|   32|          0|
    |b_7_load_reg_1983          |  32|    0|   32|          0|
    |b_8_load_1_reg_2073        |  32|    0|   32|          0|
    |b_8_load_reg_2043          |  32|    0|   32|          0|
    |b_9_load_1_reg_2133        |  32|    0|   32|          0|
    |b_9_load_reg_2103          |  32|    0|   32|          0|
    |exitcond_flatten_reg_1436  |   1|    0|    1|          0|
    |ia_reg_1016                |   6|    0|    6|          0|
    |ib_mid2_reg_1445           |   6|    0|    6|          0|
    |ib_reg_1027                |   6|    0|    6|          0|
    |indvar_flatten_reg_1005    |  11|    0|   11|          0|
    |sum_1_10_reg_1938          |  32|    0|   32|          0|
    |sum_1_11_reg_1968          |  32|    0|   32|          0|
    |sum_1_12_reg_1998          |  32|    0|   32|          0|
    |sum_1_13_reg_2028          |  32|    0|   32|          0|
    |sum_1_14_reg_2058          |  32|    0|   32|          0|
    |sum_1_15_reg_2088          |  32|    0|   32|          0|
    |sum_1_16_reg_2118          |  32|    0|   32|          0|
    |sum_1_17_reg_2148          |  32|    0|   32|          0|
    |sum_1_18_reg_2178          |  32|    0|   32|          0|
    |sum_1_19_reg_2208          |  32|    0|   32|          0|
    |sum_1_1_reg_1638           |  32|    0|   32|          0|
    |sum_1_20_reg_2238          |  32|    0|   32|          0|
    |sum_1_21_reg_2268          |  32|    0|   32|          0|
    |sum_1_22_reg_2298          |  32|    0|   32|          0|
    |sum_1_23_reg_2328          |  32|    0|   32|          0|
    |sum_1_24_reg_2358          |  32|    0|   32|          0|
    |sum_1_25_reg_2388          |  32|    0|   32|          0|
    |sum_1_26_reg_2418          |  32|    0|   32|          0|
    |sum_1_27_reg_2448          |  32|    0|   32|          0|
    |sum_1_28_reg_2478          |  32|    0|   32|          0|
    |sum_1_29_reg_2508          |  32|    0|   32|          0|
    |sum_1_2_reg_1668           |  32|    0|   32|          0|
    |sum_1_30_reg_2538          |  32|    0|   32|          0|
    |sum_1_31_reg_2558          |  32|    0|   32|          0|
    |sum_1_32_reg_2568          |  32|    0|   32|          0|
    |sum_1_3_reg_1698           |  32|    0|   32|          0|
    |sum_1_4_reg_1728           |  32|    0|   32|          0|
    |sum_1_5_reg_1758           |  32|    0|   32|          0|
    |sum_1_6_reg_1788           |  32|    0|   32|          0|
    |sum_1_7_reg_1818           |  32|    0|   32|          0|
    |sum_1_8_reg_1848           |  32|    0|   32|          0|
    |sum_1_9_reg_1878           |  32|    0|   32|          0|
    |sum_1_reg_1608             |  32|    0|   32|          0|
    |sum_1_s_reg_1908           |  32|    0|   32|          0|
    |temp_10_reg_1913           |  32|    0|   32|          0|
    |temp_11_reg_1943           |  32|    0|   32|          0|
    |temp_12_reg_1973           |  32|    0|   32|          0|
    |temp_13_reg_2003           |  32|    0|   32|          0|
    |temp_14_reg_2033           |  32|    0|   32|          0|
    |temp_15_reg_2063           |  32|    0|   32|          0|
    |temp_16_reg_2093           |  32|    0|   32|          0|
    |temp_17_reg_2123           |  32|    0|   32|          0|
    |temp_18_reg_2153           |  32|    0|   32|          0|
    |temp_19_reg_2183           |  32|    0|   32|          0|
    |temp_1_reg_1613            |  32|    0|   32|          0|
    |temp_20_reg_2213           |  32|    0|   32|          0|
    |temp_21_reg_2243           |  32|    0|   32|          0|
    |temp_22_reg_2273           |  32|    0|   32|          0|
    |temp_23_reg_2303           |  32|    0|   32|          0|
    |temp_24_reg_2333           |  32|    0|   32|          0|
    |temp_25_reg_2363           |  32|    0|   32|          0|
    |temp_26_reg_2393           |  32|    0|   32|          0|
    |temp_27_reg_2423           |  32|    0|   32|          0|
    |temp_28_reg_2453           |  32|    0|   32|          0|
    |temp_29_reg_2483           |  32|    0|   32|          0|
    |temp_2_reg_1643            |  32|    0|   32|          0|
    |temp_30_reg_2513           |  32|    0|   32|          0|
    |temp_31_reg_2543           |  32|    0|   32|          0|
    |temp_32_reg_2563           |  32|    0|   32|          0|
    |temp_3_reg_1673            |  32|    0|   32|          0|
    |temp_4_reg_1703            |  32|    0|   32|          0|
    |temp_5_reg_1733            |  32|    0|   32|          0|
    |temp_6_reg_1763            |  32|    0|   32|          0|
    |temp_7_reg_1793            |  32|    0|   32|          0|
    |temp_8_reg_1823            |  32|    0|   32|          0|
    |temp_9_reg_1853            |  32|    0|   32|          0|
    |temp_reg_1583              |  32|    0|   32|          0|
    |temp_s_reg_1883            |  32|    0|   32|          0|
    |tmp_1_reg_1463             |   6|    0|   64|         58|
    |tmp_2_reg_1488             |   6|    0|   64|         58|
    |tmp_72_reg_1528            |   6|    0|   64|         58|
    |tmp_76_cast_reg_1553       |   7|    0|   64|         57|
    |tmp_76_reg_1578            |  12|    0|   12|          0|
    |tmp_mid2_v_reg_1451        |   6|    0|    6|          0|
    |tmp_reg_1457               |   6|    0|    7|          1|
    |exitcond_flatten_reg_1436  |  64|  128|    1|          0|
    |ib_mid2_reg_1445           |  64|   32|    6|          0|
    |tmp_1_reg_1463             |  64|  128|   64|         58|
    |tmp_2_reg_1488             |  64|  128|   64|         58|
    |tmp_72_reg_1528            |  64|  128|   64|         58|
    |tmp_76_cast_reg_1553       |  64|  128|   64|         57|
    |tmp_76_reg_1578            |  64|  128|   12|          0|
    |tmp_mid2_v_reg_1451        |  64|   32|    6|          0|
    |tmp_reg_1457               |  64|   32|    7|          1|
    +---------------------------+----+-----+-----+-----------+
    |Total                      |5187|  864| 5131|        464|
    +---------------------------+----+-----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |   mmult_hw   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |   mmult_hw   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |   mmult_hw   | return value |
|ap_done         | out |    1| ap_ctrl_hs |   mmult_hw   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |   mmult_hw   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |   mmult_hw   | return value |
|a_0_address0    | out |    7|  ap_memory |      a_0     |     array    |
|a_0_ce0         | out |    1|  ap_memory |      a_0     |     array    |
|a_0_q0          |  in |   32|  ap_memory |      a_0     |     array    |
|a_0_address1    | out |    7|  ap_memory |      a_0     |     array    |
|a_0_ce1         | out |    1|  ap_memory |      a_0     |     array    |
|a_0_q1          |  in |   32|  ap_memory |      a_0     |     array    |
|a_1_address0    | out |    7|  ap_memory |      a_1     |     array    |
|a_1_ce0         | out |    1|  ap_memory |      a_1     |     array    |
|a_1_q0          |  in |   32|  ap_memory |      a_1     |     array    |
|a_1_address1    | out |    7|  ap_memory |      a_1     |     array    |
|a_1_ce1         | out |    1|  ap_memory |      a_1     |     array    |
|a_1_q1          |  in |   32|  ap_memory |      a_1     |     array    |
|a_2_address0    | out |    7|  ap_memory |      a_2     |     array    |
|a_2_ce0         | out |    1|  ap_memory |      a_2     |     array    |
|a_2_q0          |  in |   32|  ap_memory |      a_2     |     array    |
|a_2_address1    | out |    7|  ap_memory |      a_2     |     array    |
|a_2_ce1         | out |    1|  ap_memory |      a_2     |     array    |
|a_2_q1          |  in |   32|  ap_memory |      a_2     |     array    |
|a_3_address0    | out |    7|  ap_memory |      a_3     |     array    |
|a_3_ce0         | out |    1|  ap_memory |      a_3     |     array    |
|a_3_q0          |  in |   32|  ap_memory |      a_3     |     array    |
|a_3_address1    | out |    7|  ap_memory |      a_3     |     array    |
|a_3_ce1         | out |    1|  ap_memory |      a_3     |     array    |
|a_3_q1          |  in |   32|  ap_memory |      a_3     |     array    |
|a_4_address0    | out |    7|  ap_memory |      a_4     |     array    |
|a_4_ce0         | out |    1|  ap_memory |      a_4     |     array    |
|a_4_q0          |  in |   32|  ap_memory |      a_4     |     array    |
|a_4_address1    | out |    7|  ap_memory |      a_4     |     array    |
|a_4_ce1         | out |    1|  ap_memory |      a_4     |     array    |
|a_4_q1          |  in |   32|  ap_memory |      a_4     |     array    |
|a_5_address0    | out |    7|  ap_memory |      a_5     |     array    |
|a_5_ce0         | out |    1|  ap_memory |      a_5     |     array    |
|a_5_q0          |  in |   32|  ap_memory |      a_5     |     array    |
|a_5_address1    | out |    7|  ap_memory |      a_5     |     array    |
|a_5_ce1         | out |    1|  ap_memory |      a_5     |     array    |
|a_5_q1          |  in |   32|  ap_memory |      a_5     |     array    |
|a_6_address0    | out |    7|  ap_memory |      a_6     |     array    |
|a_6_ce0         | out |    1|  ap_memory |      a_6     |     array    |
|a_6_q0          |  in |   32|  ap_memory |      a_6     |     array    |
|a_6_address1    | out |    7|  ap_memory |      a_6     |     array    |
|a_6_ce1         | out |    1|  ap_memory |      a_6     |     array    |
|a_6_q1          |  in |   32|  ap_memory |      a_6     |     array    |
|a_7_address0    | out |    7|  ap_memory |      a_7     |     array    |
|a_7_ce0         | out |    1|  ap_memory |      a_7     |     array    |
|a_7_q0          |  in |   32|  ap_memory |      a_7     |     array    |
|a_7_address1    | out |    7|  ap_memory |      a_7     |     array    |
|a_7_ce1         | out |    1|  ap_memory |      a_7     |     array    |
|a_7_q1          |  in |   32|  ap_memory |      a_7     |     array    |
|a_8_address0    | out |    7|  ap_memory |      a_8     |     array    |
|a_8_ce0         | out |    1|  ap_memory |      a_8     |     array    |
|a_8_q0          |  in |   32|  ap_memory |      a_8     |     array    |
|a_8_address1    | out |    7|  ap_memory |      a_8     |     array    |
|a_8_ce1         | out |    1|  ap_memory |      a_8     |     array    |
|a_8_q1          |  in |   32|  ap_memory |      a_8     |     array    |
|a_9_address0    | out |    7|  ap_memory |      a_9     |     array    |
|a_9_ce0         | out |    1|  ap_memory |      a_9     |     array    |
|a_9_q0          |  in |   32|  ap_memory |      a_9     |     array    |
|a_9_address1    | out |    7|  ap_memory |      a_9     |     array    |
|a_9_ce1         | out |    1|  ap_memory |      a_9     |     array    |
|a_9_q1          |  in |   32|  ap_memory |      a_9     |     array    |
|a_10_address0   | out |    7|  ap_memory |     a_10     |     array    |
|a_10_ce0        | out |    1|  ap_memory |     a_10     |     array    |
|a_10_q0         |  in |   32|  ap_memory |     a_10     |     array    |
|a_10_address1   | out |    7|  ap_memory |     a_10     |     array    |
|a_10_ce1        | out |    1|  ap_memory |     a_10     |     array    |
|a_10_q1         |  in |   32|  ap_memory |     a_10     |     array    |
|a_11_address0   | out |    7|  ap_memory |     a_11     |     array    |
|a_11_ce0        | out |    1|  ap_memory |     a_11     |     array    |
|a_11_q0         |  in |   32|  ap_memory |     a_11     |     array    |
|a_11_address1   | out |    7|  ap_memory |     a_11     |     array    |
|a_11_ce1        | out |    1|  ap_memory |     a_11     |     array    |
|a_11_q1         |  in |   32|  ap_memory |     a_11     |     array    |
|a_12_address0   | out |    7|  ap_memory |     a_12     |     array    |
|a_12_ce0        | out |    1|  ap_memory |     a_12     |     array    |
|a_12_q0         |  in |   32|  ap_memory |     a_12     |     array    |
|a_12_address1   | out |    7|  ap_memory |     a_12     |     array    |
|a_12_ce1        | out |    1|  ap_memory |     a_12     |     array    |
|a_12_q1         |  in |   32|  ap_memory |     a_12     |     array    |
|a_13_address0   | out |    7|  ap_memory |     a_13     |     array    |
|a_13_ce0        | out |    1|  ap_memory |     a_13     |     array    |
|a_13_q0         |  in |   32|  ap_memory |     a_13     |     array    |
|a_13_address1   | out |    7|  ap_memory |     a_13     |     array    |
|a_13_ce1        | out |    1|  ap_memory |     a_13     |     array    |
|a_13_q1         |  in |   32|  ap_memory |     a_13     |     array    |
|a_14_address0   | out |    7|  ap_memory |     a_14     |     array    |
|a_14_ce0        | out |    1|  ap_memory |     a_14     |     array    |
|a_14_q0         |  in |   32|  ap_memory |     a_14     |     array    |
|a_14_address1   | out |    7|  ap_memory |     a_14     |     array    |
|a_14_ce1        | out |    1|  ap_memory |     a_14     |     array    |
|a_14_q1         |  in |   32|  ap_memory |     a_14     |     array    |
|a_15_address0   | out |    7|  ap_memory |     a_15     |     array    |
|a_15_ce0        | out |    1|  ap_memory |     a_15     |     array    |
|a_15_q0         |  in |   32|  ap_memory |     a_15     |     array    |
|a_15_address1   | out |    7|  ap_memory |     a_15     |     array    |
|a_15_ce1        | out |    1|  ap_memory |     a_15     |     array    |
|a_15_q1         |  in |   32|  ap_memory |     a_15     |     array    |
|a_16_address0   | out |    7|  ap_memory |     a_16     |     array    |
|a_16_ce0        | out |    1|  ap_memory |     a_16     |     array    |
|a_16_q0         |  in |   32|  ap_memory |     a_16     |     array    |
|a_16_address1   | out |    7|  ap_memory |     a_16     |     array    |
|a_16_ce1        | out |    1|  ap_memory |     a_16     |     array    |
|a_16_q1         |  in |   32|  ap_memory |     a_16     |     array    |
|b_0_address0    | out |    7|  ap_memory |      b_0     |     array    |
|b_0_ce0         | out |    1|  ap_memory |      b_0     |     array    |
|b_0_q0          |  in |   32|  ap_memory |      b_0     |     array    |
|b_0_address1    | out |    7|  ap_memory |      b_0     |     array    |
|b_0_ce1         | out |    1|  ap_memory |      b_0     |     array    |
|b_0_q1          |  in |   32|  ap_memory |      b_0     |     array    |
|b_1_address0    | out |    7|  ap_memory |      b_1     |     array    |
|b_1_ce0         | out |    1|  ap_memory |      b_1     |     array    |
|b_1_q0          |  in |   32|  ap_memory |      b_1     |     array    |
|b_1_address1    | out |    7|  ap_memory |      b_1     |     array    |
|b_1_ce1         | out |    1|  ap_memory |      b_1     |     array    |
|b_1_q1          |  in |   32|  ap_memory |      b_1     |     array    |
|b_2_address0    | out |    7|  ap_memory |      b_2     |     array    |
|b_2_ce0         | out |    1|  ap_memory |      b_2     |     array    |
|b_2_q0          |  in |   32|  ap_memory |      b_2     |     array    |
|b_2_address1    | out |    7|  ap_memory |      b_2     |     array    |
|b_2_ce1         | out |    1|  ap_memory |      b_2     |     array    |
|b_2_q1          |  in |   32|  ap_memory |      b_2     |     array    |
|b_3_address0    | out |    7|  ap_memory |      b_3     |     array    |
|b_3_ce0         | out |    1|  ap_memory |      b_3     |     array    |
|b_3_q0          |  in |   32|  ap_memory |      b_3     |     array    |
|b_3_address1    | out |    7|  ap_memory |      b_3     |     array    |
|b_3_ce1         | out |    1|  ap_memory |      b_3     |     array    |
|b_3_q1          |  in |   32|  ap_memory |      b_3     |     array    |
|b_4_address0    | out |    7|  ap_memory |      b_4     |     array    |
|b_4_ce0         | out |    1|  ap_memory |      b_4     |     array    |
|b_4_q0          |  in |   32|  ap_memory |      b_4     |     array    |
|b_4_address1    | out |    7|  ap_memory |      b_4     |     array    |
|b_4_ce1         | out |    1|  ap_memory |      b_4     |     array    |
|b_4_q1          |  in |   32|  ap_memory |      b_4     |     array    |
|b_5_address0    | out |    7|  ap_memory |      b_5     |     array    |
|b_5_ce0         | out |    1|  ap_memory |      b_5     |     array    |
|b_5_q0          |  in |   32|  ap_memory |      b_5     |     array    |
|b_5_address1    | out |    7|  ap_memory |      b_5     |     array    |
|b_5_ce1         | out |    1|  ap_memory |      b_5     |     array    |
|b_5_q1          |  in |   32|  ap_memory |      b_5     |     array    |
|b_6_address0    | out |    7|  ap_memory |      b_6     |     array    |
|b_6_ce0         | out |    1|  ap_memory |      b_6     |     array    |
|b_6_q0          |  in |   32|  ap_memory |      b_6     |     array    |
|b_6_address1    | out |    7|  ap_memory |      b_6     |     array    |
|b_6_ce1         | out |    1|  ap_memory |      b_6     |     array    |
|b_6_q1          |  in |   32|  ap_memory |      b_6     |     array    |
|b_7_address0    | out |    7|  ap_memory |      b_7     |     array    |
|b_7_ce0         | out |    1|  ap_memory |      b_7     |     array    |
|b_7_q0          |  in |   32|  ap_memory |      b_7     |     array    |
|b_7_address1    | out |    7|  ap_memory |      b_7     |     array    |
|b_7_ce1         | out |    1|  ap_memory |      b_7     |     array    |
|b_7_q1          |  in |   32|  ap_memory |      b_7     |     array    |
|b_8_address0    | out |    7|  ap_memory |      b_8     |     array    |
|b_8_ce0         | out |    1|  ap_memory |      b_8     |     array    |
|b_8_q0          |  in |   32|  ap_memory |      b_8     |     array    |
|b_8_address1    | out |    7|  ap_memory |      b_8     |     array    |
|b_8_ce1         | out |    1|  ap_memory |      b_8     |     array    |
|b_8_q1          |  in |   32|  ap_memory |      b_8     |     array    |
|b_9_address0    | out |    7|  ap_memory |      b_9     |     array    |
|b_9_ce0         | out |    1|  ap_memory |      b_9     |     array    |
|b_9_q0          |  in |   32|  ap_memory |      b_9     |     array    |
|b_9_address1    | out |    7|  ap_memory |      b_9     |     array    |
|b_9_ce1         | out |    1|  ap_memory |      b_9     |     array    |
|b_9_q1          |  in |   32|  ap_memory |      b_9     |     array    |
|b_10_address0   | out |    7|  ap_memory |     b_10     |     array    |
|b_10_ce0        | out |    1|  ap_memory |     b_10     |     array    |
|b_10_q0         |  in |   32|  ap_memory |     b_10     |     array    |
|b_10_address1   | out |    7|  ap_memory |     b_10     |     array    |
|b_10_ce1        | out |    1|  ap_memory |     b_10     |     array    |
|b_10_q1         |  in |   32|  ap_memory |     b_10     |     array    |
|b_11_address0   | out |    7|  ap_memory |     b_11     |     array    |
|b_11_ce0        | out |    1|  ap_memory |     b_11     |     array    |
|b_11_q0         |  in |   32|  ap_memory |     b_11     |     array    |
|b_11_address1   | out |    7|  ap_memory |     b_11     |     array    |
|b_11_ce1        | out |    1|  ap_memory |     b_11     |     array    |
|b_11_q1         |  in |   32|  ap_memory |     b_11     |     array    |
|b_12_address0   | out |    7|  ap_memory |     b_12     |     array    |
|b_12_ce0        | out |    1|  ap_memory |     b_12     |     array    |
|b_12_q0         |  in |   32|  ap_memory |     b_12     |     array    |
|b_12_address1   | out |    7|  ap_memory |     b_12     |     array    |
|b_12_ce1        | out |    1|  ap_memory |     b_12     |     array    |
|b_12_q1         |  in |   32|  ap_memory |     b_12     |     array    |
|b_13_address0   | out |    7|  ap_memory |     b_13     |     array    |
|b_13_ce0        | out |    1|  ap_memory |     b_13     |     array    |
|b_13_q0         |  in |   32|  ap_memory |     b_13     |     array    |
|b_13_address1   | out |    7|  ap_memory |     b_13     |     array    |
|b_13_ce1        | out |    1|  ap_memory |     b_13     |     array    |
|b_13_q1         |  in |   32|  ap_memory |     b_13     |     array    |
|b_14_address0   | out |    7|  ap_memory |     b_14     |     array    |
|b_14_ce0        | out |    1|  ap_memory |     b_14     |     array    |
|b_14_q0         |  in |   32|  ap_memory |     b_14     |     array    |
|b_14_address1   | out |    7|  ap_memory |     b_14     |     array    |
|b_14_ce1        | out |    1|  ap_memory |     b_14     |     array    |
|b_14_q1         |  in |   32|  ap_memory |     b_14     |     array    |
|b_15_address0   | out |    7|  ap_memory |     b_15     |     array    |
|b_15_ce0        | out |    1|  ap_memory |     b_15     |     array    |
|b_15_q0         |  in |   32|  ap_memory |     b_15     |     array    |
|b_15_address1   | out |    7|  ap_memory |     b_15     |     array    |
|b_15_ce1        | out |    1|  ap_memory |     b_15     |     array    |
|b_15_q1         |  in |   32|  ap_memory |     b_15     |     array    |
|b_16_address0   | out |    7|  ap_memory |     b_16     |     array    |
|b_16_ce0        | out |    1|  ap_memory |     b_16     |     array    |
|b_16_q0         |  in |   32|  ap_memory |     b_16     |     array    |
|b_16_address1   | out |    7|  ap_memory |     b_16     |     array    |
|b_16_ce1        | out |    1|  ap_memory |     b_16     |     array    |
|b_16_q1         |  in |   32|  ap_memory |     b_16     |     array    |
|out_r_address0  | out |   11|  ap_memory |     out_r    |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0        | out |   32|  ap_memory |     out_r    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

