/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [8:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [11:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [12:0] celloutsig_0_23z;
  reg [8:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [14:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire [14:0] celloutsig_0_39z;
  wire [26:0] celloutsig_0_3z;
  wire [8:0] celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire celloutsig_0_66z;
  wire [5:0] celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_14z;
  reg [12:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_5z;
  wire [11:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~(in_data[128] | in_data[155]);
  assign celloutsig_0_18z = ~(celloutsig_0_13z | celloutsig_0_6z);
  assign celloutsig_0_0z = ~((in_data[74] | in_data[82]) & (in_data[59] | in_data[92]));
  assign celloutsig_1_14z = ~((celloutsig_1_2z | celloutsig_1_5z) & (in_data[96] | celloutsig_1_5z));
  assign celloutsig_1_2z = celloutsig_1_1z | ~(celloutsig_1_1z);
  assign celloutsig_0_17z = celloutsig_0_9z[0] | ~(celloutsig_0_15z);
  assign celloutsig_1_5z = celloutsig_1_2z | celloutsig_1_1z;
  assign celloutsig_0_14z = celloutsig_0_6z ^ celloutsig_0_13z;
  assign celloutsig_0_15z = celloutsig_0_1z ^ celloutsig_0_8z;
  assign celloutsig_0_41z[8:1] = { celloutsig_0_24z[5:1], celloutsig_0_36z, celloutsig_0_1z, celloutsig_0_21z } + { celloutsig_0_19z[5:1], celloutsig_0_7z[3:1] };
  assign celloutsig_1_19z = { celloutsig_1_7z[8:7], celloutsig_1_14z } + celloutsig_1_15z[2:0];
  assign celloutsig_0_9z = in_data[67:64] + { celloutsig_0_7z[2:0], celloutsig_0_8z };
  assign celloutsig_0_23z = { celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_12z } & { in_data[63:55], celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_6z = celloutsig_0_2z[3:1] == in_data[54:52];
  assign celloutsig_0_1z = { in_data[23:11], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } === in_data[15:0];
  assign celloutsig_0_21z = { celloutsig_0_17z, celloutsig_0_7z } === { celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_17z };
  assign celloutsig_0_22z = { celloutsig_0_20z[1], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_19z } === { celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_18z };
  assign celloutsig_0_43z = { celloutsig_0_2z[11:7], celloutsig_0_34z, celloutsig_0_6z, celloutsig_0_26z, celloutsig_0_34z, celloutsig_0_25z, celloutsig_0_18z } > { celloutsig_0_2z[14:5], 1'h0 };
  assign celloutsig_0_25z = { celloutsig_0_9z, celloutsig_0_12z } && celloutsig_0_20z[5:1];
  assign celloutsig_0_27z = { celloutsig_0_16z[6:3], celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_0z } && { celloutsig_0_9z[3:1], celloutsig_0_9z, celloutsig_0_25z };
  assign celloutsig_0_47z = { celloutsig_0_39z[14:5], celloutsig_0_26z } < { celloutsig_0_20z[10:8], celloutsig_0_2z[7], celloutsig_0_20z[6:0] };
  assign celloutsig_0_4z = celloutsig_0_3z[15:0] < { celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_55z = { celloutsig_0_20z[9:8], celloutsig_0_2z[7], celloutsig_0_20z[6:0] } < { celloutsig_0_26z, celloutsig_0_28z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_28z, celloutsig_0_28z, celloutsig_0_21z, celloutsig_0_47z, celloutsig_0_43z, celloutsig_0_13z };
  assign celloutsig_0_31z = celloutsig_0_19z[8:2] < in_data[11:5];
  assign celloutsig_0_67z = { celloutsig_0_3z[5:4], celloutsig_0_55z, celloutsig_0_11z, celloutsig_0_15z, 1'h0 } % { 1'h1, celloutsig_0_41z[4:2], celloutsig_0_17z, celloutsig_0_8z };
  assign celloutsig_1_7z = in_data[138:127] % { 1'h1, in_data[177:167] };
  assign celloutsig_0_2z = { in_data[62:51], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z } % { 1'h1, in_data[72:63], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_39z = - { celloutsig_0_3z[12:0], celloutsig_0_31z, celloutsig_0_29z };
  assign celloutsig_0_7z = - in_data[62:59];
  assign celloutsig_0_66z = { celloutsig_0_2z[7], celloutsig_0_20z[6:4], celloutsig_0_12z, celloutsig_0_6z } !== { celloutsig_0_16z[6:2], celloutsig_0_55z };
  assign celloutsig_0_11z = { in_data[27], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_0z } !== { celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_12z = { celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_11z } !== { celloutsig_0_3z[21:10], celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_0_26z = { celloutsig_0_24z[4:0], celloutsig_0_12z, celloutsig_0_7z } !== { celloutsig_0_20z[3], celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_22z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_34z = | { celloutsig_0_3z[24:21], celloutsig_0_5z };
  assign celloutsig_0_36z = | { celloutsig_0_7z[2:1], celloutsig_0_27z, celloutsig_0_29z, celloutsig_0_8z, celloutsig_0_22z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_29z, celloutsig_0_21z, celloutsig_0_28z };
  assign celloutsig_0_5z = | { celloutsig_0_3z[21:18], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_10z = | { in_data[45:35], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_0_28z = | { celloutsig_0_23z[6:1], celloutsig_0_8z, celloutsig_0_15z };
  assign celloutsig_0_8z = in_data[50] & celloutsig_0_7z[1];
  assign celloutsig_1_18z = celloutsig_1_7z[9] & celloutsig_1_1z;
  assign celloutsig_0_13z = celloutsig_0_4z & celloutsig_0_0z;
  assign celloutsig_0_29z = celloutsig_0_7z[2] & celloutsig_0_28z;
  assign celloutsig_1_9z = celloutsig_1_7z[5:2] >> { celloutsig_1_7z[9:7], celloutsig_1_2z };
  assign celloutsig_0_19z = { celloutsig_0_16z[0], celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_7z } >> { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_9z };
  assign celloutsig_0_3z = { in_data[84:73], celloutsig_0_2z } ~^ in_data[32:6];
  always_latch
    if (clkin_data[96]) celloutsig_1_15z = 13'h0000;
    else if (!clkin_data[32]) celloutsig_1_15z = { in_data[111:103], celloutsig_1_9z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_24z = 9'h000;
    else if (celloutsig_1_19z[0]) celloutsig_0_24z = { celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_22z };
  assign { celloutsig_0_16z[5:4], celloutsig_0_16z[2], celloutsig_0_16z[8:6], celloutsig_0_16z[0], celloutsig_0_16z[3] } = { celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_9z[2:0], celloutsig_0_4z, celloutsig_0_0z } ~^ { celloutsig_0_3z[9:8], celloutsig_0_3z[6], celloutsig_0_3z[12:10], celloutsig_0_14z, celloutsig_0_3z[7] };
  assign { celloutsig_0_20z[0], celloutsig_0_20z[11:8], celloutsig_0_20z[6:1] } = { celloutsig_0_8z, celloutsig_0_2z[11:8], celloutsig_0_2z[6:1] } & { celloutsig_0_12z, celloutsig_0_16z[5:2], celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_17z };
  assign celloutsig_0_16z[1] = 1'h1;
  assign celloutsig_0_20z[7] = celloutsig_0_2z[7];
  assign celloutsig_0_41z[0] = celloutsig_0_7z[0];
  assign { out_data[128], out_data[98:96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_66z, celloutsig_0_67z };
endmodule
