fifo_xlnx_512x36_2clk.v,verilog,xil_defaultlib,../../../../Kintex_FPGA_vivado.gen/sources_1/ip/fifo_xlnx_512x36_2clk/sim/fifo_xlnx_512x36_2clk.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
