-- -------------------------------------------------------------
-- 
-- File Name: hdl_32bits_hmm\hdlsrc\fec_ber_hw_V2\soft_demodulation_src_To_SSR_Q1.vhd
-- Created: 2022-10-27 17:56:31
-- 
-- Generated by MATLAB 9.9 and HDL Coder 3.17
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: soft_demodulation_src_To_SSR_Q1
-- Source Path: fec_ber_hw_V2/Soft Demodulation/To SSR Q1
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.soft_demodulation_src_Soft_Demodulation_pkg.ALL;

ENTITY soft_demodulation_src_To_SSR_Q1 IS
  PORT( data_wide                         :   IN    std_logic_vector(127 DOWNTO 0);  -- ufix128
        data_ssr                          :   OUT   vector_of_std_logic_vector16(0 TO 7)  -- uint16 [8]
        );
END soft_demodulation_src_To_SSR_Q1;


ARCHITECTURE rtl OF soft_demodulation_src_To_SSR_Q1 IS

  -- Signals
  SIGNAL data_wide_unsigned               : unsigned(127 DOWNTO 0);  -- ufix128
  SIGNAL Bit_Slice_0_out1                 : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL Bit_Slice_1_out1                 : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL Bit_Slice_2_out1                 : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL Bit_Slice_3_out1                 : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL Bit_Slice_4_out1                 : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL Bit_Slice_5_out1                 : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL Bit_Slice_6_out1                 : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL Bit_Slice_7_out1                 : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL mux_out1                         : vector_of_unsigned16(0 TO 7);  -- uint16 [8]

BEGIN
  data_wide_unsigned <= unsigned(data_wide);

  Bit_Slice_0_out1 <= data_wide_unsigned(15 DOWNTO 0);

  Bit_Slice_1_out1 <= data_wide_unsigned(31 DOWNTO 16);

  Bit_Slice_2_out1 <= data_wide_unsigned(47 DOWNTO 32);

  Bit_Slice_3_out1 <= data_wide_unsigned(63 DOWNTO 48);

  Bit_Slice_4_out1 <= data_wide_unsigned(79 DOWNTO 64);

  Bit_Slice_5_out1 <= data_wide_unsigned(95 DOWNTO 80);

  Bit_Slice_6_out1 <= data_wide_unsigned(111 DOWNTO 96);

  Bit_Slice_7_out1 <= data_wide_unsigned(127 DOWNTO 112);

  mux_out1(0) <= Bit_Slice_0_out1;
  mux_out1(1) <= Bit_Slice_1_out1;
  mux_out1(2) <= Bit_Slice_2_out1;
  mux_out1(3) <= Bit_Slice_3_out1;
  mux_out1(4) <= Bit_Slice_4_out1;
  mux_out1(5) <= Bit_Slice_5_out1;
  mux_out1(6) <= Bit_Slice_6_out1;
  mux_out1(7) <= Bit_Slice_7_out1;

  outputgen: FOR k IN 0 TO 7 GENERATE
    data_ssr(k) <= std_logic_vector(mux_out1(k));
  END GENERATE;

END rtl;

