Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Aulas/Aula 4/Material - Aula4/RX_RS232/rx_rs232_v2_tb_isim_beh.exe -prj C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Aulas/Aula 4/Material - Aula4/RX_RS232/rx_rs232_v2_tb_beh.prj work.rx_rs232_v2_tb 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Aulas/Aula 4/Material - Aula4/RX_RS232/src/counter_pulse.vhd" into library work
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Aulas/Aula 4/Material - Aula4/RX_RS232/src/rx_counters.vhd" into library work
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Aulas/Aula 4/Material - Aula4/RX_RS232/src/rx_rs232_v2.vhd" into library work
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Aulas/Aula 4/Material - Aula4/RX_RS232/src/rx_rs232_v2_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity counter_pulse [\counter_pulse(14)\]
Compiling architecture behavioral of entity counter_pulse [\counter_pulse(4)\]
Compiling architecture behavioral of entity rx_counters [rx_counters_default]
Compiling architecture behavioral of entity rx_rs232_v2 [\rx_rs232_v2(8)\]
Compiling architecture behavior of entity rx_rs232_v2_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 13 VHDL Units
Built simulation executable C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Aulas/Aula 4/Material - Aula4/RX_RS232/rx_rs232_v2_tb_isim_beh.exe
Fuse Memory Usage: 33516 KB
Fuse CPU Usage: 655 ms
