// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright 2020 NXP.
 */

#include "imx8mq-rom5720-a1.dts"

/ {
	backlight: backlight {
		compatible = "pwm-backlight";
		pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_lcd0>;
        lvds-vcc-enable = <&gpio5 6 1>;
        bklt-vcc-enable = <&gpio1 3 1>;
        lvds-bkl-enable = <&gpio1 15 1>;
        lvds-bkl-delay-time = <500>;
        bklt-pwm-delay-time = <50>;
        bklt-en-delay-time = <200>;
		pwms = <&pwm1 0 5000000 0>;
		brightness-levels = < 0  1  2  3  4  5  6  7  8  9
			     10 11 12 13 14 15 16 17 18 19
			     20 21 22 23 24 25 26 27 28 29
			     30 31 32 33 34 35 36 37 38 39
			     40 41 42 43 44 45 46 47 48 49
			     50 51 52 53 54 55 56 57 58 59
			     60 61 62 63 64 65 66 67 68 69
			     70 71 72 73 74 75 76 77 78 79
			     80 81 82 83 84 85 86 87 88 89
			     90 91 92 93 94 95 96 97 98 99
			    100>;
		default-brightness-level = <80>;
		status = "okay";
	};

	gpio_adv {
		compatible = "misc-adv-gpio";
		status = "okay";
	};
};

&i2c2 {
	dsi_lvds_bridge: sn65dsi84@2c{
		reg = <0x2c>;
		status = "okay";
		compatible = "ti,sn65dsi84";

		sn65dsi84,addresses = <	0x09 0x0A 0x0B 0x0D 0x10 0x11 0x12 0x13
					0x18 0x19 0x1A 0x1B 0x20 0x21 0x22 0x23
					0x24 0x25 0x26 0x27 0x28 0x29 0x2A 0x2B
					0x2C 0x2D 0x2E 0x2F 0x30 0x31 0x32 0x33
					0x34 0x35 0x36 0x37 0x38 0x39 0x3A 0x3B
					0x3C 0x3D 0x3E 0x0D 0x09>;

		sn65dsi84,values =    <	0x01 0x03 0x28 0x00 0x26 0x00 0x40 0x00
					0x6c 0x00 0x03 0x00 0x00 0x05 0x00 0x00
					0x00 0x00 0x00 0x00 0x21 0x00 0x00 0x00
					0x64 0x00 0x00 0x00 0x1e 0x00 0x00 0x00
					0x50 0x00 0x00 0x00 0x00 0x00 0x00 0x00
					0x00 0x00 0x00 0x01 0x00>;
	};
};

&iomuxc {
	pinctrl_lcd0: lcd0grp {
		fsl,pins = <
			MX8MQ_IOMUXC_ECSPI1_SCLK_GPIO5_IO6	0x19		/* LCD0_VDD_EN */
			MX8MQ_IOMUXC_GPIO1_IO03_GPIO1_IO3	0x19		/* LCD0_BKLT_VDD_EN */
			MX8MQ_IOMUXC_GPIO1_IO15_GPIO1_IO15	0x19		/* LCD0_BKLT_EN */
		>;
	};
	pinctrl_pwm1: pwm1grp {
		fsl,pins = <
			MX8MQ_IOMUXC_GPIO1_IO01_PWM1_OUT         0x06
		>;
	};
};

&pwm1 {
 	status = "okay";
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_pwm1>;
};

&irqsteer {
	status = "okay";
};

&dcss {
	status = "okay";
};

&hdmi {
	status = "okay";
};

&lcdif {
    status = "okay";
    max-memory-bandwidth = <314572800>;//<221184000>; /* 1280x1024-32@60 */

    assigned-clocks = <&clk IMX8MQ_CLK_LCDIF_PIXEL>,
                      <&clk IMX8MQ_VIDEO_PLL1_BYPASS>,
                      <&clk IMX8MQ_VIDEO_PLL1_REF_SEL>,
                      <&clk IMX8MQ_VIDEO_PLL1>;
    assigned-clock-parents = <&clk IMX8MQ_VIDEO_PLL1_OUT>,
                             <&clk IMX8MQ_VIDEO_PLL1>,
                             <&clk IMX8MQ_CLK_27M>;
    assigned-clock-rate = <126000000>, <0>, <0>, <1134000000>;

    port@0 {
        lcdif_out: endpoint {
            remote-endpoint = <&mipi_dsi_in>;
        };
    };
};

&mipi_dsi {
	status = "okay";
	fsl,clock-drop-level = <2>;

	panel@0 {
		compatible = "innolux,r190ece";
		reg = <0>;
		backlight = <&backlight>;
		status = "okay";
		port {
			panel_in: endpoint {
				remote-endpoint = <&mipi_dsi_out>;
			};
		};
	};

	ports {
		#address-cells = <1>;
		#size-cells = <0>;

		port@0 {
			reg = <0>;
			mipi_dsi_in: endpoint {
				remote-endpoint = <&lcdif_out>;
			};
		};

		port@1 {
			reg = <1>;
			mipi_dsi_out: endpoint {
				remote-endpoint = <&panel_in>;
			};
		};
	};
};

&dphy {
	status = "okay";
};
