{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694622542713 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694622542713 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 13 13:29:02 2023 " "Processing started: Wed Sep 13 13:29:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694622542713 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694622542713 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694622542713 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694622542849 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694622542849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "patterson_modules/writeback.sv 1 1 " "Found 1 design units, including 1 entities, in source file patterson_modules/writeback.sv" { { "Info" "ISGN_ENTITY_NAME" "1 writeback " "Found entity 1: writeback" {  } { { "patterson_modules/writeback.sv" "" { Text "/home/guille/famaf/arqui/SingleCycleProcessor/patterson_modules/writeback.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694622549392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694622549392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "patterson_modules/sl2.sv 1 1 " "Found 1 design units, including 1 entities, in source file patterson_modules/sl2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sl2 " "Found entity 1: sl2" {  } { { "patterson_modules/sl2.sv" "" { Text "/home/guille/famaf/arqui/SingleCycleProcessor/patterson_modules/sl2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694622549393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694622549393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "patterson_modules/signext.sv 1 1 " "Found 1 design units, including 1 entities, in source file patterson_modules/signext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "patterson_modules/signext.sv" "" { Text "/home/guille/famaf/arqui/SingleCycleProcessor/patterson_modules/signext.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694622549393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694622549393 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "patterson_modules/regfile.sv " "Can't analyze file -- file patterson_modules/regfile.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1694622549394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "patterson_modules/processor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file patterson_modules/processor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_tb " "Found entity 1: processor_tb" {  } { { "patterson_modules/processor_tb.sv" "" { Text "/home/guille/famaf/arqui/SingleCycleProcessor/patterson_modules/processor_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694622549394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694622549394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "patterson_modules/processor_arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file patterson_modules/processor_arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_arm " "Found entity 1: processor_arm" {  } { { "patterson_modules/processor_arm.sv" "" { Text "/home/guille/famaf/arqui/SingleCycleProcessor/patterson_modules/processor_arm.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694622549394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694622549394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "patterson_modules/mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file patterson_modules/mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "patterson_modules/mux4.sv" "" { Text "/home/guille/famaf/arqui/SingleCycleProcessor/patterson_modules/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694622549395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694622549395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "patterson_modules/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file patterson_modules/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "patterson_modules/mux2.sv" "" { Text "/home/guille/famaf/arqui/SingleCycleProcessor/patterson_modules/mux2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694622549396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694622549396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "patterson_modules/memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file patterson_modules/memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "patterson_modules/memory.sv" "" { Text "/home/guille/famaf/arqui/SingleCycleProcessor/patterson_modules/memory.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694622549396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694622549396 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "patterson_modules/imem.sv " "Can't analyze file -- file patterson_modules/imem.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1694622549396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "patterson_modules/flopr_e.sv 1 1 " "Found 1 design units, including 1 entities, in source file patterson_modules/flopr_e.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr_e " "Found entity 1: flopr_e" {  } { { "patterson_modules/flopr_e.sv" "" { Text "/home/guille/famaf/arqui/SingleCycleProcessor/patterson_modules/flopr_e.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694622549397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694622549397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "patterson_modules/flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file patterson_modules/flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "patterson_modules/flopr.sv" "" { Text "/home/guille/famaf/arqui/SingleCycleProcessor/patterson_modules/flopr.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694622549397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694622549397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "patterson_modules/fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file patterson_modules/fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "patterson_modules/fetch.sv" "" { Text "/home/guille/famaf/arqui/SingleCycleProcessor/patterson_modules/fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694622549397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694622549397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "patterson_modules/execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file patterson_modules/execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "patterson_modules/execute.sv" "" { Text "/home/guille/famaf/arqui/SingleCycleProcessor/patterson_modules/execute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694622549398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694622549398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "patterson_modules/exception.sv 1 1 " "Found 1 design units, including 1 entities, in source file patterson_modules/exception.sv" { { "Info" "ISGN_ENTITY_NAME" "1 exception " "Found entity 1: exception" {  } { { "patterson_modules/exception.sv" "" { Text "/home/guille/famaf/arqui/SingleCycleProcessor/patterson_modules/exception.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694622549398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694622549398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "patterson_modules/esync.sv 1 1 " "Found 1 design units, including 1 entities, in source file patterson_modules/esync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 esync " "Found entity 1: esync" {  } { { "patterson_modules/esync.sv" "" { Text "/home/guille/famaf/arqui/SingleCycleProcessor/patterson_modules/esync.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694622549399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694622549399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "patterson_modules/dmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file patterson_modules/dmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmem-behave " "Found design unit 1: dmem-behave" {  } { { "patterson_modules/dmem.vhd" "" { Text "/home/guille/famaf/arqui/SingleCycleProcessor/patterson_modules/dmem.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694622549666 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "patterson_modules/dmem.vhd" "" { Text "/home/guille/famaf/arqui/SingleCycleProcessor/patterson_modules/dmem.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694622549666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694622549666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "patterson_modules/decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file patterson_modules/decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "patterson_modules/decode.sv" "" { Text "/home/guille/famaf/arqui/SingleCycleProcessor/patterson_modules/decode.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694622549667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694622549667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "patterson_modules/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file patterson_modules/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "patterson_modules/datapath.sv" "" { Text "/home/guille/famaf/arqui/SingleCycleProcessor/patterson_modules/datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694622549667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694622549667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "patterson_modules/controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file patterson_modules/controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "patterson_modules/controller.sv" "" { Text "/home/guille/famaf/arqui/SingleCycleProcessor/patterson_modules/controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694622549668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694622549668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "patterson_modules/comp_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file patterson_modules/comp_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comp_n " "Found entity 1: comp_n" {  } { { "patterson_modules/comp_n.sv" "" { Text "/home/guille/famaf/arqui/SingleCycleProcessor/patterson_modules/comp_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694622549669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694622549669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "patterson_modules/aludec.sv 1 1 " "Found 1 design units, including 1 entities, in source file patterson_modules/aludec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "patterson_modules/aludec.sv" "" { Text "/home/guille/famaf/arqui/SingleCycleProcessor/patterson_modules/aludec.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694622549669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694622549669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "patterson_modules/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file patterson_modules/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "patterson_modules/alu.sv" "" { Text "/home/guille/famaf/arqui/SingleCycleProcessor/patterson_modules/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694622549669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694622549669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "patterson_modules/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file patterson_modules/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "patterson_modules/adder.sv" "" { Text "/home/guille/famaf/arqui/SingleCycleProcessor/patterson_modules/adder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694622549670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694622549670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file signext_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signext_tb " "Found entity 1: signext_tb" {  } { { "signext_tb.sv" "" { Text "/home/guille/famaf/arqui/SingleCycleProcessor/signext_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694622549670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694622549670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem_tb " "Found entity 1: imem_tb" {  } { { "imem_tb.sv" "" { Text "/home/guille/famaf/arqui/SingleCycleProcessor/imem_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694622549671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694622549671 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "maindec.sv(17) " "Verilog HDL information at maindec.sv(17): always construct contains both blocking and non-blocking assignments" {  } { { "maindec.sv" "" { Text "/home/guille/famaf/arqui/SingleCycleProcessor/maindec.sv" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1694622549671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindec.sv 1 1 " "Found 1 design units, including 1 entities, in source file maindec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "maindec.sv" "" { Text "/home/guille/famaf/arqui/SingleCycleProcessor/maindec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694622549671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694622549671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute_tb " "Found entity 1: execute_tb" {  } { { "execute_tb.sv" "" { Text "/home/guille/famaf/arqui/SingleCycleProcessor/execute_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694622549672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694622549672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_tb " "Found entity 1: regfile_tb" {  } { { "regfile_tb.sv" "" { Text "/home/guille/famaf/arqui/SingleCycleProcessor/regfile_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694622549672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694622549672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr_tb " "Found entity 1: flopr_tb" {  } { { "flopr_tb.sv" "" { Text "/home/guille/famaf/arqui/SingleCycleProcessor/flopr_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694622549672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694622549672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindec_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file maindec_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maindec_tb " "Found entity 1: maindec_tb" {  } { { "maindec_tb.sv" "" { Text "/home/guille/famaf/arqui/SingleCycleProcessor/maindec_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694622549673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694622549673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "/home/guille/famaf/arqui/SingleCycleProcessor/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694622549674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694622549674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.sv" "" { Text "/home/guille/famaf/arqui/SingleCycleProcessor/alu_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694622549674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694622549674 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "alu.sv " "Can't analyze file -- file alu.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1694622549674 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "flopr.sv " "Can't analyze file -- file flopr.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1694622549675 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux2.sv " "Can't analyze file -- file mux2.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1694622549675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "/home/guille/famaf/arqui/SingleCycleProcessor/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694622549676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694622549676 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "adder.sv " "Can't analyze file -- file adder.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1694622549676 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "signext.sv " "Can't analyze file -- file signext.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1694622549676 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "fetch.sv " "Can't analyze file -- file fetch.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1694622549676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_tb " "Found entity 1: fetch_tb" {  } { { "fetch_tb.sv" "" { Text "/home/guille/famaf/arqui/SingleCycleProcessor/fetch_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694622549677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694622549677 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "execute.sv " "Can't analyze file -- file execute.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1694622549677 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor_arm " "Elaborating entity \"processor_arm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694622549712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:c " "Elaborating entity \"controller\" for hierarchy \"controller:c\"" {  } { { "patterson_modules/processor_arm.sv" "c" { Text "/home/guille/famaf/arqui/SingleCycleProcessor/patterson_modules/processor_arm.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694622549714 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ERet controller.sv(12) " "Output port \"ERet\" at controller.sv(12) has no driver" {  } { { "patterson_modules/controller.sv" "" { Text "/home/guille/famaf/arqui/SingleCycleProcessor/patterson_modules/controller.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1694622549715 "|processor_arm|controller:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec controller:c\|maindec:decPpal " "Elaborating entity \"maindec\" for hierarchy \"controller:c\|maindec:decPpal\"" {  } { { "patterson_modules/controller.sv" "decPpal" { Text "/home/guille/famaf/arqui/SingleCycleProcessor/patterson_modules/controller.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694622549715 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 maindec.sv(95) " "Verilog HDL assignment warning at maindec.sv(95): truncated value with size 2 to match size of target (1)" {  } { { "maindec.sv" "" { Text "/home/guille/famaf/arqui/SingleCycleProcessor/maindec.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694622549716 "|processor_arm|controller:c|maindec:decPpal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 maindec.sv(109) " "Verilog HDL assignment warning at maindec.sv(109): truncated value with size 2 to match size of target (1)" {  } { { "maindec.sv" "" { Text "/home/guille/famaf/arqui/SingleCycleProcessor/maindec.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694622549717 "|processor_arm|controller:c|maindec:decPpal"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ERet maindec.sv(17) " "Verilog HDL Always Construct warning at maindec.sv(17): inferring latch(es) for variable \"ERet\", which holds its previous value in one or more paths through the always construct" {  } { { "maindec.sv" "" { Text "/home/guille/famaf/arqui/SingleCycleProcessor/maindec.sv" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1694622549717 "|processor_arm|controller:c|maindec:decPpal"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "maindec.sv(17) " "SystemVerilog RTL Coding error at maindec.sv(17): always_comb construct does not infer purely combinational logic." {  } { { "maindec.sv" "" { Text "/home/guille/famaf/arqui/SingleCycleProcessor/maindec.sv" 17 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1694622549718 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ERet maindec.sv(17) " "Inferred latch for \"ERet\" at maindec.sv(17)" {  } { { "maindec.sv" "" { Text "/home/guille/famaf/arqui/SingleCycleProcessor/maindec.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694622549718 "|processor_arm|controller:c|maindec:decPpal"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "controller:c\|maindec:decPpal " "Can't elaborate user hierarchy \"controller:c\|maindec:decPpal\"" {  } { { "patterson_modules/controller.sv" "decPpal" { Text "/home/guille/famaf/arqui/SingleCycleProcessor/patterson_modules/controller.sv" 42 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694622549718 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "424 " "Peak virtual memory: 424 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694622549783 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 13 13:29:09 2023 " "Processing ended: Wed Sep 13 13:29:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694622549783 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694622549783 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694622549783 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694622549783 ""}
