

================================================================
== Vivado HLS Report for 'cordic'
================================================================
* Date:           Thu May  5 03:03:19 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        cordic_task_pipeline
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.365 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       31|       31| 0.310 us | 0.310 us |    2|    2| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                          |                       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |         Instance         |         Module        |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |one_stage21_U0            |one_stage21            |        1|        1| 10.000 ns | 10.000 ns |    1|    1|   none  |
        |one_stage22_U0            |one_stage22            |        1|        1| 10.000 ns | 10.000 ns |    1|    1|   none  |
        |one_stage23_U0            |one_stage23            |        1|        1| 10.000 ns | 10.000 ns |    1|    1|   none  |
        |one_stage24_U0            |one_stage24            |        1|        1| 10.000 ns | 10.000 ns |    1|    1|   none  |
        |one_stage25_U0            |one_stage25            |        1|        1| 10.000 ns | 10.000 ns |    1|    1|   none  |
        |one_stage26_U0            |one_stage26            |        1|        1| 10.000 ns | 10.000 ns |    1|    1|   none  |
        |one_stage27_U0            |one_stage27            |        1|        1| 10.000 ns | 10.000 ns |    1|    1|   none  |
        |one_stage28_U0            |one_stage28            |        1|        1| 10.000 ns | 10.000 ns |    1|    1|   none  |
        |one_stage29_U0            |one_stage29            |        1|        1| 10.000 ns | 10.000 ns |    1|    1|   none  |
        |one_stage30_U0            |one_stage30            |        1|        1| 10.000 ns | 10.000 ns |    1|    1|   none  |
        |one_stage31_U0            |one_stage31            |        1|        1| 10.000 ns | 10.000 ns |    1|    1|   none  |
        |one_stage32_U0            |one_stage32            |        1|        1| 10.000 ns | 10.000 ns |    1|    1|   none  |
        |one_stage33_U0            |one_stage33            |        1|        1| 10.000 ns | 10.000 ns |    1|    1|   none  |
        |one_stage34_U0            |one_stage34            |        1|        1| 10.000 ns | 10.000 ns |    1|    1|   none  |
        |one_stage20_U0            |one_stage20            |        1|        1| 10.000 ns | 10.000 ns |    1|    1|   none  |
        |Block_ap_fixed_base_U0    |Block_ap_fixed_base_s  |        0|        0|    0 ns   |    0 ns   |    0|    0|   none  |
        |Block_ap_fixed_base_1_U0  |Block_ap_fixed_base_1  |        0|        0|    0 ns   |    0 ns   |    0|    0|   none  |
        +--------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     34|    -|
|FIFO             |        0|      -|     225|    990|    -|
|Instance         |        -|      -|     809|   3131|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     36|    -|
|Register         |        -|      -|       6|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|    1040|   4191|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      7|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+-------+----+-----+-----+
    |         Instance         |         Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +--------------------------+-----------------------+---------+-------+----+-----+-----+
    |Block_ap_fixed_base_1_U0  |Block_ap_fixed_base_1  |        0|      0|   2|   20|    0|
    |Block_ap_fixed_base_U0    |Block_ap_fixed_base_s  |        0|      0|   2|   29|    0|
    |one_stage20_U0            |one_stage20            |        0|      0|  35|  208|    0|
    |one_stage21_U0            |one_stage21            |        0|      0|  55|  222|    0|
    |one_stage22_U0            |one_stage22            |        0|      0|  55|  222|    0|
    |one_stage23_U0            |one_stage23            |        0|      0|  55|  222|    0|
    |one_stage24_U0            |one_stage24            |        0|      0|  55|  222|    0|
    |one_stage25_U0            |one_stage25            |        0|      0|  55|  222|    0|
    |one_stage26_U0            |one_stage26            |        0|      0|  55|  222|    0|
    |one_stage27_U0            |one_stage27            |        0|      0|  55|  222|    0|
    |one_stage28_U0            |one_stage28            |        0|      0|  55|  222|    0|
    |one_stage29_U0            |one_stage29            |        0|      0|  55|  183|    0|
    |one_stage30_U0            |one_stage30            |        0|      0|  55|  183|    0|
    |one_stage31_U0            |one_stage31            |        0|      0|  55|  183|    0|
    |one_stage32_U0            |one_stage32            |        0|      0|  55|  183|    0|
    |one_stage33_U0            |one_stage33            |        0|      0|  55|  183|    0|
    |one_stage34_U0            |one_stage34            |        0|      0|  55|  183|    0|
    +--------------------------+-----------------------+---------+-------+----+-----+-----+
    |Total                     |                       |        0|      0| 809| 3131|    0|
    +--------------------------+-----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------+---------+---+----+-----+------+-----+---------+
    |        Name       | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------+---------+---+----+-----+------+-----+---------+
    |Stage0_COS_V_V_U   |        0|  5|   0|    -|     2|   10|       20|
    |Stage0_Sin_V_V_U   |        0|  5|   0|    -|     2|   10|       20|
    |Stage10_COS_V_V_U  |        0|  5|   0|    -|     2|   10|       20|
    |Stage10_Sin_V_V_U  |        0|  5|   0|    -|     2|   10|       20|
    |Stage11_COS_V_V_U  |        0|  5|   0|    -|     2|   10|       20|
    |Stage11_Sin_V_V_U  |        0|  5|   0|    -|     2|   10|       20|
    |Stage12_COS_V_V_U  |        0|  5|   0|    -|     2|   10|       20|
    |Stage12_Sin_V_V_U  |        0|  5|   0|    -|     2|   10|       20|
    |Stage13_COS_V_V_U  |        0|  5|   0|    -|     2|   10|       20|
    |Stage13_Sin_V_V_U  |        0|  5|   0|    -|     2|   10|       20|
    |Stage14_COS_V_V_U  |        0|  5|   0|    -|     2|   10|       20|
    |Stage14_Sin_V_V_U  |        0|  5|   0|    -|     2|   10|       20|
    |Stage1_COS_V_V_U   |        0|  5|   0|    -|     2|   10|       20|
    |Stage1_Sin_V_V_U   |        0|  5|   0|    -|     2|   10|       20|
    |Stage2_COS_V_V_U   |        0|  5|   0|    -|     2|   10|       20|
    |Stage2_Sin_V_V_U   |        0|  5|   0|    -|     2|   10|       20|
    |Stage3_COS_V_V_U   |        0|  5|   0|    -|     2|   10|       20|
    |Stage3_Sin_V_V_U   |        0|  5|   0|    -|     2|   10|       20|
    |Stage4_COS_V_V_U   |        0|  5|   0|    -|     2|   10|       20|
    |Stage4_Sin_V_V_U   |        0|  5|   0|    -|     2|   10|       20|
    |Stage5_COS_V_V_U   |        0|  5|   0|    -|     2|   10|       20|
    |Stage5_Sin_V_V_U   |        0|  5|   0|    -|     2|   10|       20|
    |Stage6_COS_V_V_U   |        0|  5|   0|    -|     2|   10|       20|
    |Stage6_Sin_V_V_U   |        0|  5|   0|    -|     2|   10|       20|
    |Stage7_COS_V_V_U   |        0|  5|   0|    -|     2|   10|       20|
    |Stage7_Sin_V_V_U   |        0|  5|   0|    -|     2|   10|       20|
    |Stage8_COS_V_V_U   |        0|  5|   0|    -|     2|   10|       20|
    |Stage8_Sin_V_V_U   |        0|  5|   0|    -|     2|   10|       20|
    |Stage9_COS_V_V_U   |        0|  5|   0|    -|     2|   10|       20|
    |Stage9_Sin_V_V_U   |        0|  5|   0|    -|     2|   10|       20|
    |Theta10_V_V_U      |        0|  5|   0|    -|     2|   10|       20|
    |Theta11_V_V_U      |        0|  5|   0|    -|     2|   10|       20|
    |Theta12_V_V_U      |        0|  5|   0|    -|     2|   10|       20|
    |Theta13_V_V_U      |        0|  5|   0|    -|     2|   10|       20|
    |Theta14_V_V_U      |        0|  5|   0|    -|     2|   10|       20|
    |Theta15_V_V_U      |        0|  5|   0|    -|     2|   10|       20|
    |Theta16_V_V_U      |        0|  5|   0|    -|     2|   10|       20|
    |Theta2_V_V_U       |        0|  5|   0|    -|     2|   10|       20|
    |Theta3_V_V_U       |        0|  5|   0|    -|     2|   10|       20|
    |Theta4_V_V_U       |        0|  5|   0|    -|     2|   10|       20|
    |Theta5_V_V_U       |        0|  5|   0|    -|     2|   10|       20|
    |Theta6_V_V_U       |        0|  5|   0|    -|     2|   10|       20|
    |Theta7_V_V_U       |        0|  5|   0|    -|     2|   10|       20|
    |Theta8_V_V_U       |        0|  5|   0|    -|     2|   10|       20|
    |Theta9_V_V_U       |        0|  5|   0|    -|     2|   10|       20|
    +-------------------+---------+---+----+-----+------+-----+---------+
    |Total              |        0|225|   0|    0|    90|  450|      900|
    +-------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |              Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |Block_ap_fixed_base_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |one_stage20_U0_ap_ready_count            |     +    |      0|  0|  10|           2|           1|
    |Block_ap_fixed_base_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                  |    and   |      0|  0|   2|           1|           1|
    |ap_sync_done                             |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                            |    and   |      0|  0|   2|           1|           1|
    |one_stage20_U0_ap_start                  |    and   |      0|  0|   2|           1|           1|
    |ap_sync_Block_ap_fixed_base_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_one_stage20_U0_ap_ready          |    or    |      0|  0|   2|           1|           1|
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                    |          |      0|  0|  34|          11|           9|
    +-----------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Block_ap_fixed_base_U0_ap_ready_count        |   9|          2|    2|          4|
    |ap_sync_reg_Block_ap_fixed_base_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_one_stage20_U0_ap_ready          |   9|          2|    1|          2|
    |one_stage20_U0_ap_ready_count                |   9|          2|    2|          4|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        |  36|          8|    6|         12|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+---+----+-----+-----------+
    |                     Name                    | FF| LUT| Bits| Const Bits|
    +---------------------------------------------+---+----+-----+-----------+
    |Block_ap_fixed_base_U0_ap_ready_count        |  2|   0|    2|          0|
    |ap_sync_reg_Block_ap_fixed_base_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_one_stage20_U0_ap_ready          |  1|   0|    1|          0|
    |one_stage20_U0_ap_ready_count                |  2|   0|    2|          0|
    +---------------------------------------------+---+----+-----+-----------+
    |Total                                        |  6|   0|    6|          0|
    +---------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|in_theta_V_V_dout     |  in |   10|   ap_fifo  | in_theta_V_V |    pointer   |
|in_theta_V_V_empty_n  |  in |    1|   ap_fifo  | in_theta_V_V |    pointer   |
|in_theta_V_V_read     | out |    1|   ap_fifo  | in_theta_V_V |    pointer   |
|out_s_V_V_din         | out |   10|   ap_fifo  |   out_s_V_V  |    pointer   |
|out_s_V_V_full_n      |  in |    1|   ap_fifo  |   out_s_V_V  |    pointer   |
|out_s_V_V_write       | out |    1|   ap_fifo  |   out_s_V_V  |    pointer   |
|out_c_V_V_din         | out |   10|   ap_fifo  |   out_c_V_V  |    pointer   |
|out_c_V_V_full_n      |  in |    1|   ap_fifo  |   out_c_V_V  |    pointer   |
|out_c_V_V_write       | out |    1|   ap_fifo  |   out_c_V_V  |    pointer   |
|ap_clk                |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_start              |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_done               | out |    1| ap_ctrl_hs |    cordic    | return value |
|ap_ready              | out |    1| ap_ctrl_hs |    cordic    | return value |
|ap_idle               | out |    1| ap_ctrl_hs |    cordic    | return value |
+----------------------+-----+-----+------------+--------------+--------------+

