
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack max 615.96

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u0_o_v_r$_SDFFE_PP0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: u0_o_v_r$_SDFFE_PP0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ u0_o_v_r$_SDFFE_PP0N_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    0.94   13.79   33.23   33.23 ^ u0_o_v_r$_SDFFE_PP0N_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _0007_ (net)
                 13.79    0.00   33.23 ^ _1366_/A2 (OA21x2_ASAP7_75t_R)
     1    0.73    5.80   16.36   49.59 ^ _1366_/Y (OA21x2_ASAP7_75t_R)
                                         _0341_ (net)
                  5.80    0.02   49.61 ^ _1367_/B (NOR2x1_ASAP7_75t_R)
     1    0.57    5.71    6.14   55.75 v _1367_/Y (NOR2x1_ASAP7_75t_R)
                                         _0229_ (net)
                  5.71    0.00   55.76 v u0_o_v_r$_SDFFE_PP0N_/D (DFFHQNx1_ASAP7_75t_R)
                                 55.76   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ u0_o_v_r$_SDFFE_PP0N_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.68    8.68   library hold time
                                  8.68   data required time
-----------------------------------------------------------------------------
                                  8.68   data required time
                                -55.76   data arrival time
-----------------------------------------------------------------------------
                                 47.08   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: l_i[34] (input port clocked by core_clock)
Endpoint: u0_o_r[15]$_SDFFE_PP0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        200.00  200.00 ^ input external delay
     1    0.97    0.00    0.00  200.00 ^ l_i[34] (in)
                                         l_i[34] (net)
                  0.10    0.03  200.03 ^ input28/A (BUFx3_ASAP7_75t_R)
     4    3.67   10.76   12.47  212.50 ^ input28/Y (BUFx3_ASAP7_75t_R)
                                         net28 (net)
                 10.79    0.32  212.82 ^ _0693_/A1 (OA21x2_ASAP7_75t_R)
     5    4.69   18.55   22.73  235.55 ^ _0693_/Y (OA21x2_ASAP7_75t_R)
                                         _0351_ (net)
                 18.55    0.07  235.61 ^ _1197_/B (OAI21x1_ASAP7_75t_R)
    10   12.23   61.01   33.23  268.85 v _1197_/Y (OAI21x1_ASAP7_75t_R)
                                         _0662_ (net)
                 61.06    1.06  269.91 v _1200_/A (NAND2x2_ASAP7_75t_R)
     9    9.91   50.99   41.26  311.17 ^ _1200_/Y (NAND2x2_ASAP7_75t_R)
                                         _0665_ (net)
                 51.01    0.54  311.71 ^ _1201_/A (BUFx6f_ASAP7_75t_R)
    10    7.46   12.31   22.49  334.20 ^ _1201_/Y (BUFx6f_ASAP7_75t_R)
                                         _0666_ (net)
                 12.43    0.64  334.85 ^ _1231_/A2 (AO21x1_ASAP7_75t_R)
     1    1.08    9.80   15.41  350.25 ^ _1231_/Y (AO21x1_ASAP7_75t_R)
                                         _0236_ (net)
                  9.80    0.08  350.33 ^ _1234_/A2 (OA211x2_ASAP7_75t_R)
     1    0.66    7.75   18.51  368.84 ^ _1234_/Y (OA211x2_ASAP7_75t_R)
                                         _0199_ (net)
                  7.75    0.00  368.85 ^ u0_o_r[15]$_SDFFE_PP0N_/D (DFFHQNx1_ASAP7_75t_R)
                                368.85   data arrival time

                  0.00 1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ u0_o_r[15]$_SDFFE_PP0N_/CLK (DFFHQNx1_ASAP7_75t_R)
                        -15.19  984.81   library setup time
                                984.81   data required time
-----------------------------------------------------------------------------
                                984.81   data required time
                               -368.85   data arrival time
-----------------------------------------------------------------------------
                                615.96   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: l_i[34] (input port clocked by core_clock)
Endpoint: u0_o_r[15]$_SDFFE_PP0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        200.00  200.00 ^ input external delay
     1    0.97    0.00    0.00  200.00 ^ l_i[34] (in)
                                         l_i[34] (net)
                  0.10    0.03  200.03 ^ input28/A (BUFx3_ASAP7_75t_R)
     4    3.67   10.76   12.47  212.50 ^ input28/Y (BUFx3_ASAP7_75t_R)
                                         net28 (net)
                 10.79    0.32  212.82 ^ _0693_/A1 (OA21x2_ASAP7_75t_R)
     5    4.69   18.55   22.73  235.55 ^ _0693_/Y (OA21x2_ASAP7_75t_R)
                                         _0351_ (net)
                 18.55    0.07  235.61 ^ _1197_/B (OAI21x1_ASAP7_75t_R)
    10   12.23   61.01   33.23  268.85 v _1197_/Y (OAI21x1_ASAP7_75t_R)
                                         _0662_ (net)
                 61.06    1.06  269.91 v _1200_/A (NAND2x2_ASAP7_75t_R)
     9    9.91   50.99   41.26  311.17 ^ _1200_/Y (NAND2x2_ASAP7_75t_R)
                                         _0665_ (net)
                 51.01    0.54  311.71 ^ _1201_/A (BUFx6f_ASAP7_75t_R)
    10    7.46   12.31   22.49  334.20 ^ _1201_/Y (BUFx6f_ASAP7_75t_R)
                                         _0666_ (net)
                 12.43    0.64  334.85 ^ _1231_/A2 (AO21x1_ASAP7_75t_R)
     1    1.08    9.80   15.41  350.25 ^ _1231_/Y (AO21x1_ASAP7_75t_R)
                                         _0236_ (net)
                  9.80    0.08  350.33 ^ _1234_/A2 (OA211x2_ASAP7_75t_R)
     1    0.66    7.75   18.51  368.84 ^ _1234_/Y (OA211x2_ASAP7_75t_R)
                                         _0199_ (net)
                  7.75    0.00  368.85 ^ u0_o_r[15]$_SDFFE_PP0N_/D (DFFHQNx1_ASAP7_75t_R)
                                368.85   data arrival time

                  0.00 1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ u0_o_r[15]$_SDFFE_PP0N_/CLK (DFFHQNx1_ASAP7_75t_R)
                        -15.19  984.81   library setup time
                                984.81   data required time
-----------------------------------------------------------------------------
                                984.81   data required time
                               -368.85   data arrival time
-----------------------------------------------------------------------------
                                615.96   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
240.8722381591797

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7527

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
21.151060104370117

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9180

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: r.rr[0]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: u0_o_r[15]$_SDFFE_PP0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ r.rr[0]$_DFF_P_/CLK (DFFHQNx3_ASAP7_75t_R)
  52.61   52.61 v r.rr[0]$_DFF_P_/QN (DFFHQNx3_ASAP7_75t_R)
  17.02   69.63 ^ _0722_/Y (INVx1_ASAP7_75t_R)
  31.91  101.54 v _1197_/Y (OAI21x1_ASAP7_75t_R)
  42.32  143.86 ^ _1200_/Y (NAND2x2_ASAP7_75t_R)
  23.03  166.89 ^ _1201_/Y (BUFx6f_ASAP7_75t_R)
  16.05  182.94 ^ _1231_/Y (AO21x1_ASAP7_75t_R)
  18.59  201.53 ^ _1234_/Y (OA211x2_ASAP7_75t_R)
   0.00  201.54 ^ u0_o_r[15]$_SDFFE_PP0N_/D (DFFHQNx1_ASAP7_75t_R)
         201.54   data arrival time

1000.00 1000.00   clock core_clock (rise edge)
   0.00 1000.00   clock network delay (ideal)
   0.00 1000.00   clock reconvergence pessimism
        1000.00 ^ u0_o_r[15]$_SDFFE_PP0N_/CLK (DFFHQNx1_ASAP7_75t_R)
 -15.19  984.81   library setup time
         984.81   data required time
---------------------------------------------------------
         984.81   data required time
        -201.54   data arrival time
---------------------------------------------------------
         783.27   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: u0_o_v_r$_SDFFE_PP0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: u0_o_v_r$_SDFFE_PP0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ u0_o_v_r$_SDFFE_PP0N_/CLK (DFFHQNx1_ASAP7_75t_R)
  33.23   33.23 ^ u0_o_v_r$_SDFFE_PP0N_/QN (DFFHQNx1_ASAP7_75t_R)
  16.37   49.59 ^ _1366_/Y (OA21x2_ASAP7_75t_R)
   6.16   55.75 v _1367_/Y (NOR2x1_ASAP7_75t_R)
   0.00   55.76 v u0_o_v_r$_SDFFE_PP0N_/D (DFFHQNx1_ASAP7_75t_R)
          55.76   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ u0_o_v_r$_SDFFE_PP0N_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.68    8.68   library hold time
           8.68   data required time
---------------------------------------------------------
           8.68   data required time
         -55.76   data arrival time
---------------------------------------------------------
          47.08   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
368.8495

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
615.9639

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
166.995997

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.93e-04   8.46e-06   1.85e-08   2.01e-04  62.5%
Combinational          7.44e-05   4.62e-05   6.72e-08   1.21e-04  37.5%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.67e-04   5.47e-05   8.57e-08   3.22e-04 100.0%
                          83.0%      17.0%       0.0%
