$date
	Thu Feb 15 10:01:01 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Project_5b_tb $end
$var reg 1 ! clk $end
$upscope $end
$scope module Project_5b_tb $end
$var reg 1 " EN $end
$upscope $end
$scope module Project_5b_tb $end
$var reg 1 # D $end
$upscope $end
$scope module Project_5b_tb $end
$var wire 1 $ Q_b $end
$upscope $end
$scope module Project_5b_tb $end
$var wire 1 % Qbar_b $end
$upscope $end
$scope module Project_5b_tb $end
$var wire 1 & QFFb $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
x%
x$
0#
0"
0!
$end
#10
0%
1$
1#
1"
#20
1&
1!
#40
0#
0"
0!
#60
0&
1!
#70
1#
1"
#80
0!
#100
1&
0"
1!
#110
0#
#120
1%
0$
1"
0!
#130
0%
1$
1#
#140
0#
0"
1!
#150
1%
0$
1"
#160
0%
1$
1#
0!
#180
1!
#190
0#
0"
#200
1#
1"
0!
#210
1%
0$
0#
#220
0&
1!
#240
1#
0"
0!
#250
0%
1$
1"
#260
1%
0$
1&
0#
1!
#270
1#
0"
#280
0%
1$
1"
0!
#290
1%
0$
0#
#300
0&
1!
#310
1#
0"
#320
0%
1$
1"
0!
#330
1%
0$
0#
#340
0"
1!
#350
1#
#360
0!
#380
0%
1$
1&
1"
1!
#390
1%
0$
0#
#400
0!
#410
1#
0"
