============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.21 - 15.20-s010_1
  Generated on:           Apr 07 2016  04:54:58 pm
  Module:                 DSP
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin ALUFF/q_reg[13]/CK->D
          Group: C2C
     Startpoint: (R) DECFF/q_reg[53]/CK
          Clock: (R) clk
       Endpoint: (F) ALUFF/q_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     102                  
       Uncertainty:-     200                  
     Required Time:=    4698                  
      Launch Clock:-       0                  
         Data Path:-    4698                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  DECFF/q_reg[53]/CK                  -       -      R     (arrival)    202    -     0     -       0 
  DECFF/q_reg[53]/Q                   -       CK->Q  F     DFFHQX4        8 10.6    84   256     256 
  alu/ialu/mul_112_34/drc_bufs13508/Y -       A->Y   R     INVX2          2  4.4    64    77     333 
  alu/ialu/mul_112_34/drc_bufs/Y      -       A->Y   F     INVX3          4  6.0    69    71     404 
  alu/ialu/mul_112_34/g13376/Y        -       A->Y   R     INVX4          8  8.7    61    65     468 
  alu/ialu/mul_112_34/g14973/Y        -       A1->Y  R     OA22X2         2  3.4    71   244     713 
  alu/ialu/mul_112_34/g12827/Y        -       B->Y   F     NOR2X2         1  2.3    55    66     779 
  alu/ialu/mul_112_34/g14877/Y        -       B0->Y  R     AOI2BB1X2      1  2.4    83    90     869 
  alu/ialu/mul_112_34/g12461/S        -       B->S   F     ADDFX1         1  2.4    87   344    1213 
  alu/ialu/mul_112_34/g12429/S        -       CI->S  R     ADDFHX2        2  2.8    71   345    1558 
  alu/ialu/mul_112_34/g14783/Y        -       B->Y   R     AND2X2         3  6.6    98   218    1776 
  alu/ialu/mul_112_34/g12362/Y        -       A->Y   F     NOR3X6         1  3.0    54    82    1857 
  alu/ialu/mul_112_34/g12353/Y        -       A->Y   R     NOR2X4         1  2.4    59    69    1926 
  alu/ialu/mul_112_34/g12306/CO       -       CI->CO R     ADDFHX2        2  4.2    80   220    2146 
  alu/ialu/mul_112_34/g12294/Y        -       B->Y   F     NOR2X4         1  3.8    49    65    2212 
  alu/ialu/mul_112_34/g12290/Y        -       B->Y   R     NOR2X6         3  5.4    67    63    2274 
  alu/ialu/mul_112_34/g12270/Y        -       B->Y   F     NOR2X4         1  3.8    48    59    2333 
  alu/ialu/mul_112_34/g12256/Y        -       B->Y   R     NOR2X6         3  5.4    67    63    2396 
  alu/ialu/mul_112_34/g12235/Y        -       B->Y   F     NOR2X4         1  3.8    48    59    2455 
  alu/ialu/mul_112_34/g12224/Y        -       B->Y   R     NOR2X6         3  5.4    67    63    2518 
  alu/ialu/mul_112_34/g12221/Y        -       B->Y   F     NOR2X4         1  4.5    58    61    2579 
  alu/ialu/mul_112_34/g12216/Y        -       B->Y   R     NOR2X8         4  9.2    79    73    2652 
  alu/ialu/mul_112_34/g12209/Y        -       A1->Y  F     OAI21X4        2  3.5    99   108    2760 
  alu/ialu/mul_112_34/g12202/Y        -       A1->Y  R     AOI21X2        1  2.0    80   110    2869 
  alu/ialu/mul_112_34/drc_bufs14150/Y -       A->Y   R     BUFX3          1  2.0    29   104    2974 
  alu/ialu/mul_112_34/g12196/Y        -       B->Y   F     XNOR2X1        1  3.1    95   163    3137 
  alu/ialu/g5818/Y                    -       A1->Y  R     AOI21X4        1  2.0    60    90    3227 
  alu/ialu/drc_bufs6537/Y             -       A->Y   R     BUFX3          2  4.0    42   102    3329 
  alu/ialu/g5784/Y                    -       A->Y   F     NAND2X2        1  2.3    98    94    3422 
  alu/ialu/g5770/Y                    -       B->Y   R     NOR2X2         1  3.2   105   110    3532 
  alu/ialu/g5767/Y                    -       B->Y   F     NAND2X4        1  2.3    78    97    3629 
  alu/ialu/g5766/Y                    -       B->Y   R     NOR2X2         1  2.4    86    89    3718 
  alu/ialu/g5763/Y                    -       B->Y   F     NAND2X2        1  1.8    91   100    3818 
  alu/ialu/g5761/Y                    -       B->Y   F     OR2X1          1  2.3    74   155    3973 
  alu/ialu/g5760/Y                    -       B->Y   R     NOR2X2         1  2.4    85    87    4060 
  alu/ialu/g5758/Y                    -       B->Y   R     OR2X6          6 11.1    55   123    4183 
  alu/ialu/g5754/Y                    -       A->Y   F     INVX2          5  5.8    90    80    4263 
  alu/ialu/g6875/Y                    -       B0->Y  F     AO21X1         1  1.8    63   158    4421 
  alu/g3471/Y                         -       A->Y   F     AND2X1         1  3.0    88   117    4538 
  alu/g3416/Y                         -       B->Y   R     NOR2X4         1  2.4    58    74    4612 
  alu/g3398/Y                         -       B->Y   F     NAND2X2        1  1.8    88    86    4698 
  ALUFF/q_reg[13]/D                   -       -      F     DFFTRXL        1    -     -     0    4698 
#----------------------------------------------------------------------------------------------------



Path 2: MET (0 ps) Setup Check with Pin ALUFF/q_reg[11]/CK->D
          Group: C2C
     Startpoint: (R) DECFF/q_reg[53]/CK
          Clock: (R) clk
       Endpoint: (F) ALUFF/q_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     102                  
       Uncertainty:-     200                  
     Required Time:=    4698                  
      Launch Clock:-       0                  
         Data Path:-    4698                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  DECFF/q_reg[53]/CK                  -       -      R     (arrival)    202    -     0     -       0 
  DECFF/q_reg[53]/Q                   -       CK->Q  F     DFFHQX4        8 10.6    84   256     256 
  alu/ialu/mul_112_34/drc_bufs13508/Y -       A->Y   R     INVX2          2  4.4    64    77     333 
  alu/ialu/mul_112_34/drc_bufs/Y      -       A->Y   F     INVX3          4  6.0    69    71     404 
  alu/ialu/mul_112_34/g13376/Y        -       A->Y   R     INVX4          8  8.7    61    65     468 
  alu/ialu/mul_112_34/g14973/Y        -       A1->Y  R     OA22X2         2  3.4    71   244     713 
  alu/ialu/mul_112_34/g12827/Y        -       B->Y   F     NOR2X2         1  2.3    55    66     779 
  alu/ialu/mul_112_34/g14877/Y        -       B0->Y  R     AOI2BB1X2      1  2.4    83    90     869 
  alu/ialu/mul_112_34/g12461/S        -       B->S   F     ADDFX1         1  2.4    87   344    1213 
  alu/ialu/mul_112_34/g12429/S        -       CI->S  R     ADDFHX2        2  2.8    71   345    1558 
  alu/ialu/mul_112_34/g14783/Y        -       B->Y   R     AND2X2         3  6.6    98   218    1776 
  alu/ialu/mul_112_34/g12362/Y        -       A->Y   F     NOR3X6         1  3.0    54    82    1857 
  alu/ialu/mul_112_34/g12353/Y        -       A->Y   R     NOR2X4         1  2.4    59    69    1926 
  alu/ialu/mul_112_34/g12306/CO       -       CI->CO R     ADDFHX2        2  4.2    80   220    2146 
  alu/ialu/mul_112_34/g12294/Y        -       B->Y   F     NOR2X4         1  3.8    49    65    2212 
  alu/ialu/mul_112_34/g12290/Y        -       B->Y   R     NOR2X6         3  5.4    67    63    2274 
  alu/ialu/mul_112_34/g12270/Y        -       B->Y   F     NOR2X4         1  3.8    48    59    2333 
  alu/ialu/mul_112_34/g12256/Y        -       B->Y   R     NOR2X6         3  5.4    67    63    2396 
  alu/ialu/mul_112_34/g12235/Y        -       B->Y   F     NOR2X4         1  3.8    48    59    2455 
  alu/ialu/mul_112_34/g12224/Y        -       B->Y   R     NOR2X6         3  5.4    67    63    2518 
  alu/ialu/mul_112_34/g12221/Y        -       B->Y   F     NOR2X4         1  4.5    58    61    2579 
  alu/ialu/mul_112_34/g12216/Y        -       B->Y   R     NOR2X8         4  9.2    79    73    2652 
  alu/ialu/mul_112_34/g12209/Y        -       A1->Y  F     OAI21X4        2  3.5    99   108    2760 
  alu/ialu/mul_112_34/g12202/Y        -       A1->Y  R     AOI21X2        1  2.0    80   110    2869 
  alu/ialu/mul_112_34/drc_bufs14150/Y -       A->Y   R     BUFX3          1  2.0    29   104    2974 
  alu/ialu/mul_112_34/g12196/Y        -       B->Y   F     XNOR2X1        1  3.1    95   163    3137 
  alu/ialu/g5818/Y                    -       A1->Y  R     AOI21X4        1  2.0    60    90    3227 
  alu/ialu/drc_bufs6537/Y             -       A->Y   R     BUFX3          2  4.0    42   102    3329 
  alu/ialu/g5784/Y                    -       A->Y   F     NAND2X2        1  2.3    98    94    3422 
  alu/ialu/g5770/Y                    -       B->Y   R     NOR2X2         1  3.2   105   110    3532 
  alu/ialu/g5767/Y                    -       B->Y   F     NAND2X4        1  2.3    78    97    3629 
  alu/ialu/g5766/Y                    -       B->Y   R     NOR2X2         1  2.4    86    89    3718 
  alu/ialu/g5763/Y                    -       B->Y   F     NAND2X2        1  1.8    91   100    3818 
  alu/ialu/g5761/Y                    -       B->Y   F     OR2X1          1  2.3    74   155    3973 
  alu/ialu/g5760/Y                    -       B->Y   R     NOR2X2         1  2.4    85    87    4060 
  alu/ialu/g5758/Y                    -       B->Y   R     OR2X6          6 11.1    55   123    4183 
  alu/ialu/g5754/Y                    -       A->Y   F     INVX2          5  5.8    90    80    4263 
  alu/ialu/g6877/Y                    -       B0->Y  F     AO21X1         1  1.8    63   158    4421 
  alu/g3477/Y                         -       A->Y   F     AND2X1         1  3.0    88   117    4538 
  alu/g3412/Y                         -       B->Y   R     NOR2X4         1  2.4    58    74    4612 
  alu/g3406/Y                         -       B->Y   F     NAND2X2        1  1.8    88    86    4698 
  ALUFF/q_reg[11]/D                   -       -      F     DFFTRXL        1    -     -     0    4698 
#----------------------------------------------------------------------------------------------------



Path 3: MET (0 ps) Setup Check with Pin ALUFF/q_reg[9]/CK->D
          Group: C2C
     Startpoint: (R) DECFF/q_reg[53]/CK
          Clock: (R) clk
       Endpoint: (F) ALUFF/q_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     102                  
       Uncertainty:-     200                  
     Required Time:=    4698                  
      Launch Clock:-       0                  
         Data Path:-    4698                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  DECFF/q_reg[53]/CK                  -       -      R     (arrival)    202    -     0     -       0 
  DECFF/q_reg[53]/Q                   -       CK->Q  F     DFFHQX4        8 10.6    84   256     256 
  alu/ialu/mul_112_34/drc_bufs13508/Y -       A->Y   R     INVX2          2  4.4    64    77     333 
  alu/ialu/mul_112_34/drc_bufs/Y      -       A->Y   F     INVX3          4  6.0    69    71     404 
  alu/ialu/mul_112_34/g13376/Y        -       A->Y   R     INVX4          8  8.7    61    65     468 
  alu/ialu/mul_112_34/g14973/Y        -       A1->Y  R     OA22X2         2  3.4    71   244     713 
  alu/ialu/mul_112_34/g12827/Y        -       B->Y   F     NOR2X2         1  2.3    55    66     779 
  alu/ialu/mul_112_34/g14877/Y        -       B0->Y  R     AOI2BB1X2      1  2.4    83    90     869 
  alu/ialu/mul_112_34/g12461/S        -       B->S   F     ADDFX1         1  2.4    87   344    1213 
  alu/ialu/mul_112_34/g12429/S        -       CI->S  R     ADDFHX2        2  2.8    71   345    1558 
  alu/ialu/mul_112_34/g14783/Y        -       B->Y   R     AND2X2         3  6.6    98   218    1776 
  alu/ialu/mul_112_34/g12362/Y        -       A->Y   F     NOR3X6         1  3.0    54    82    1857 
  alu/ialu/mul_112_34/g12353/Y        -       A->Y   R     NOR2X4         1  2.4    59    69    1926 
  alu/ialu/mul_112_34/g12306/CO       -       CI->CO R     ADDFHX2        2  4.2    80   220    2146 
  alu/ialu/mul_112_34/g12294/Y        -       B->Y   F     NOR2X4         1  3.8    49    65    2212 
  alu/ialu/mul_112_34/g12290/Y        -       B->Y   R     NOR2X6         3  5.4    67    63    2274 
  alu/ialu/mul_112_34/g12270/Y        -       B->Y   F     NOR2X4         1  3.8    48    59    2333 
  alu/ialu/mul_112_34/g12256/Y        -       B->Y   R     NOR2X6         3  5.4    67    63    2396 
  alu/ialu/mul_112_34/g12235/Y        -       B->Y   F     NOR2X4         1  3.8    48    59    2455 
  alu/ialu/mul_112_34/g12224/Y        -       B->Y   R     NOR2X6         3  5.4    67    63    2518 
  alu/ialu/mul_112_34/g12221/Y        -       B->Y   F     NOR2X4         1  4.5    58    61    2579 
  alu/ialu/mul_112_34/g12216/Y        -       B->Y   R     NOR2X8         4  9.2    79    73    2652 
  alu/ialu/mul_112_34/g12209/Y        -       A1->Y  F     OAI21X4        2  3.5    99   108    2760 
  alu/ialu/mul_112_34/g12202/Y        -       A1->Y  R     AOI21X2        1  2.0    80   110    2869 
  alu/ialu/mul_112_34/drc_bufs14150/Y -       A->Y   R     BUFX3          1  2.0    29   104    2974 
  alu/ialu/mul_112_34/g12196/Y        -       B->Y   F     XNOR2X1        1  3.1    95   163    3137 
  alu/ialu/g5818/Y                    -       A1->Y  R     AOI21X4        1  2.0    60    90    3227 
  alu/ialu/drc_bufs6537/Y             -       A->Y   R     BUFX3          2  4.0    42   102    3329 
  alu/ialu/g5784/Y                    -       A->Y   F     NAND2X2        1  2.3    98    94    3422 
  alu/ialu/g5770/Y                    -       B->Y   R     NOR2X2         1  3.2   105   110    3532 
  alu/ialu/g5767/Y                    -       B->Y   F     NAND2X4        1  2.3    78    97    3629 
  alu/ialu/g5766/Y                    -       B->Y   R     NOR2X2         1  2.4    86    89    3718 
  alu/ialu/g5763/Y                    -       B->Y   F     NAND2X2        1  1.8    91   100    3818 
  alu/ialu/g5761/Y                    -       B->Y   F     OR2X1          1  2.3    74   155    3973 
  alu/ialu/g5760/Y                    -       B->Y   R     NOR2X2         1  2.4    85    87    4060 
  alu/ialu/g5758/Y                    -       B->Y   R     OR2X6          6 11.1    55   123    4183 
  alu/ialu/g5754/Y                    -       A->Y   F     INVX2          5  5.8    90    80    4263 
  alu/ialu/g6868/Y                    -       B0->Y  F     AO21X1         1  1.8    63   158    4421 
  alu/g3476/Y                         -       A->Y   F     AND2X1         1  3.0    88   117    4538 
  alu/g3413/Y                         -       B->Y   R     NOR2X4         1  2.4    58    74    4612 
  alu/g3399/Y                         -       B->Y   F     NAND2X2        1  1.8    88    86    4698 
  ALUFF/q_reg[9]/D                    -       -      F     DFFTRXL        1    -     -     0    4698 
#----------------------------------------------------------------------------------------------------



Path 4: MET (0 ps) Setup Check with Pin ALUFF/q_reg[0]/CK->D
          Group: C2C
     Startpoint: (R) DECFF/q_reg[53]/CK
          Clock: (R) clk
       Endpoint: (F) ALUFF/q_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      66                  
       Uncertainty:-     200                  
     Required Time:=    4734                  
      Launch Clock:-       0                  
         Data Path:-    4734                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  DECFF/q_reg[53]/CK                  -       -      R     (arrival)    202    -     0     -       0 
  DECFF/q_reg[53]/Q                   -       CK->Q  F     DFFHQX4        8 10.6    84   256     256 
  alu/ialu/mul_112_34/drc_bufs13508/Y -       A->Y   R     INVX2          2  4.4    64    77     333 
  alu/ialu/mul_112_34/drc_bufs/Y      -       A->Y   F     INVX3          4  6.0    69    71     404 
  alu/ialu/mul_112_34/g13376/Y        -       A->Y   R     INVX4          8  8.7    61    65     468 
  alu/ialu/mul_112_34/g14973/Y        -       A1->Y  R     OA22X2         2  3.4    71   244     713 
  alu/ialu/mul_112_34/g12827/Y        -       B->Y   F     NOR2X2         1  2.3    55    66     779 
  alu/ialu/mul_112_34/g14877/Y        -       B0->Y  R     AOI2BB1X2      1  2.4    83    90     869 
  alu/ialu/mul_112_34/g12461/S        -       B->S   F     ADDFX1         1  2.4    87   344    1213 
  alu/ialu/mul_112_34/g12429/S        -       CI->S  R     ADDFHX2        2  2.8    71   345    1558 
  alu/ialu/mul_112_34/g14783/Y        -       B->Y   R     AND2X2         3  6.6    98   218    1776 
  alu/ialu/mul_112_34/g12362/Y        -       A->Y   F     NOR3X6         1  3.0    54    82    1857 
  alu/ialu/mul_112_34/g12353/Y        -       A->Y   R     NOR2X4         1  2.4    59    69    1926 
  alu/ialu/mul_112_34/g12306/CO       -       CI->CO R     ADDFHX2        2  4.2    80   220    2146 
  alu/ialu/mul_112_34/g12294/Y        -       B->Y   F     NOR2X4         1  3.8    49    65    2212 
  alu/ialu/mul_112_34/g12290/Y        -       B->Y   R     NOR2X6         3  5.4    67    63    2274 
  alu/ialu/mul_112_34/g12270/Y        -       B->Y   F     NOR2X4         1  3.8    48    59    2333 
  alu/ialu/mul_112_34/g12256/Y        -       B->Y   R     NOR2X6         3  5.4    67    63    2396 
  alu/ialu/mul_112_34/g12235/Y        -       B->Y   F     NOR2X4         1  3.8    48    59    2455 
  alu/ialu/mul_112_34/g12224/Y        -       B->Y   R     NOR2X6         3  5.4    67    63    2518 
  alu/ialu/mul_112_34/g12221/Y        -       B->Y   F     NOR2X4         1  4.5    58    61    2579 
  alu/ialu/mul_112_34/g12216/Y        -       B->Y   R     NOR2X8         4  9.2    79    73    2652 
  alu/ialu/mul_112_34/g12209/Y        -       A1->Y  F     OAI21X4        2  3.5    99   108    2760 
  alu/ialu/mul_112_34/g12202/Y        -       A1->Y  R     AOI21X2        1  2.0    80   110    2869 
  alu/ialu/mul_112_34/drc_bufs14150/Y -       A->Y   R     BUFX3          1  2.0    29   104    2974 
  alu/ialu/mul_112_34/g12196/Y        -       B->Y   F     XNOR2X1        1  3.1    95   163    3137 
  alu/ialu/g5818/Y                    -       A1->Y  R     AOI21X4        1  2.0    60    90    3227 
  alu/ialu/drc_bufs6537/Y             -       A->Y   R     BUFX3          2  4.0    42   102    3329 
  alu/ialu/g5784/Y                    -       A->Y   F     NAND2X2        1  2.3    98    94    3422 
  alu/ialu/g5770/Y                    -       B->Y   R     NOR2X2         1  3.2   105   110    3532 
  alu/ialu/g5767/Y                    -       B->Y   F     NAND2X4        1  2.3    78    97    3629 
  alu/ialu/g5766/Y                    -       B->Y   R     NOR2X2         1  2.4    86    89    3718 
  alu/ialu/g5763/Y                    -       B->Y   F     NAND2X2        1  1.8    91   100    3818 
  alu/ialu/g5761/Y                    -       B->Y   F     OR2X1          1  2.3    74   155    3973 
  alu/ialu/g5760/Y                    -       B->Y   R     NOR2X2         1  2.4    85    87    4060 
  alu/ialu/g5758/Y                    -       B->Y   R     OR2X6          6 11.1    55   123    4183 
  alu/ialu/g5757/Y                    -       A->Y   F     INVX4          6  6.7    60    61    4245 
  alu/ialu/g6878/Y                    -       B0->Y  F     AO21X1         1  2.3    75   152    4397 
  alu/g3472/Y                         -       A->Y   F     AND2X6         1  3.0    32   106    4503 
  alu/g3424/Y                         -       B->Y   R     NOR2X4         1  3.2    62    54    4557 
  alu/g3401/Y                         -       B->Y   F     NAND2X4        1  2.7    78    80    4637 
  ALUFF/g83/Y                         -       A->Y   R     INVX3          1  3.2    40    58    4695 
  ALUFF/g81/Y                         -       B->Y   F     NOR2X4         1  1.9    30    39    4734 
  ALUFF/q_reg[0]/D                    -       -      F     DFFHQX1        1    -     -     0    4734 
#----------------------------------------------------------------------------------------------------



Path 5: MET (0 ps) Setup Check with Pin regFile/mem_reg[21][4]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[21][4]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     157                  
       Uncertainty:-     200                  
     Required Time:=    2143                  
      Launch Clock:-       0                  
         Data Path:-    2142                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[74]/Q        -       CK->Q F     DFFHQX4        3  5.2    50   238     238 
  dspMemoryLogic/g1494/Y   -       A->Y  R     INVX3          2  4.8    46    51     288 
  dspMemoryLogic/g1490/Y   -       B->Y  F     NOR2X2         1  3.0    65    58     346 
  dspMemoryLogic/g1481/Y   -       B->Y  R     NAND2X4        2  3.6    43    52     398 
  dspMemoryLogic/g1423/Y   -       A->Y  R     AND3X4         1  4.8    83   286     684 
  dspMemoryLogic/g1414/Y   -       A->Y  F     INVX8          8 18.0    84    82     766 
  regFile/g17901/Y         -       A->Y  R     INVX4          7  8.7    64    72     838 
  regFile/g17757/Y         -       B->Y  R     AND2X4         4  6.0    67   190    1028 
  regFile/g17621/Y         -       B->Y  R     AND2X4         7  7.9    77   197    1225 
  regFile/drc_bufs20584/Y  -       A->Y  R     BUFX3          7  7.7    67   124    1349 
  regFile/g10676/Y         -       A->Y  R     AND2X1         1  2.4    65   162    1511 
  regFile/g10402/Y         -       B0->Y F     AOI21X2        1  1.8    99    60    1571 
  regFile/g10227/Y         -       A->Y  F     AND2X1         1  2.3    71   124    1695 
  regFile/g10159/Y         -       A->Y  R     NAND2X2        1  1.8    44    61    1756 
  regFile/g10086/Y         -       A->Y  R     OR2X1          1  1.8    50   103    1859 
  regFile/g20923/Y         -       C->Y  R     OR3X1          1  2.8    72   112    1971 
  regFile/drc_bufs10993/Y  -       A->Y  F     INVX3          4  8.4    90    86    2057 
  regFile/drc_bufs10990/Y  -       A->Y  R     INVX3          8  8.9    80    86    2142 
  regFile/mem_reg[21][4]/D -       -     R     DFFRX2         8    -     -     0    2142 
#----------------------------------------------------------------------------------------



Path 6: MET (0 ps) Setup Check with Pin regFile/mem_reg[30][4]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[30][4]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     157                  
       Uncertainty:-     200                  
     Required Time:=    2143                  
      Launch Clock:-       0                  
         Data Path:-    2142                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[74]/Q        -       CK->Q F     DFFHQX4        3  5.2    50   238     238 
  dspMemoryLogic/g1494/Y   -       A->Y  R     INVX3          2  4.8    46    51     288 
  dspMemoryLogic/g1490/Y   -       B->Y  F     NOR2X2         1  3.0    65    58     346 
  dspMemoryLogic/g1481/Y   -       B->Y  R     NAND2X4        2  3.6    43    52     398 
  dspMemoryLogic/g1423/Y   -       A->Y  R     AND3X4         1  4.8    83   286     684 
  dspMemoryLogic/g1414/Y   -       A->Y  F     INVX8          8 18.0    84    82     766 
  regFile/g17901/Y         -       A->Y  R     INVX4          7  8.7    64    72     838 
  regFile/g17757/Y         -       B->Y  R     AND2X4         4  6.0    67   190    1028 
  regFile/g17621/Y         -       B->Y  R     AND2X4         7  7.9    77   197    1225 
  regFile/drc_bufs20584/Y  -       A->Y  R     BUFX3          7  7.7    67   124    1349 
  regFile/g10676/Y         -       A->Y  R     AND2X1         1  2.4    65   162    1511 
  regFile/g10402/Y         -       B0->Y F     AOI21X2        1  1.8    99    60    1571 
  regFile/g10227/Y         -       A->Y  F     AND2X1         1  2.3    71   124    1695 
  regFile/g10159/Y         -       A->Y  R     NAND2X2        1  1.8    44    61    1756 
  regFile/g10086/Y         -       A->Y  R     OR2X1          1  1.8    50   103    1859 
  regFile/g20923/Y         -       C->Y  R     OR3X1          1  2.8    72   112    1971 
  regFile/drc_bufs10993/Y  -       A->Y  F     INVX3          4  8.4    90    86    2057 
  regFile/drc_bufs10990/Y  -       A->Y  R     INVX3          8  8.9    80    86    2142 
  regFile/mem_reg[30][4]/D -       -     R     DFFRX2         8    -     -     0    2142 
#----------------------------------------------------------------------------------------



Path 7: MET (0 ps) Setup Check with Pin regFile/mem_reg[29][4]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[29][4]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     157                  
       Uncertainty:-     200                  
     Required Time:=    2143                  
      Launch Clock:-       0                  
         Data Path:-    2142                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[74]/Q        -       CK->Q F     DFFHQX4        3  5.2    50   238     238 
  dspMemoryLogic/g1494/Y   -       A->Y  R     INVX3          2  4.8    46    51     288 
  dspMemoryLogic/g1490/Y   -       B->Y  F     NOR2X2         1  3.0    65    58     346 
  dspMemoryLogic/g1481/Y   -       B->Y  R     NAND2X4        2  3.6    43    52     398 
  dspMemoryLogic/g1423/Y   -       A->Y  R     AND3X4         1  4.8    83   286     684 
  dspMemoryLogic/g1414/Y   -       A->Y  F     INVX8          8 18.0    84    82     766 
  regFile/g17901/Y         -       A->Y  R     INVX4          7  8.7    64    72     838 
  regFile/g17757/Y         -       B->Y  R     AND2X4         4  6.0    67   190    1028 
  regFile/g17621/Y         -       B->Y  R     AND2X4         7  7.9    77   197    1225 
  regFile/drc_bufs20584/Y  -       A->Y  R     BUFX3          7  7.7    67   124    1349 
  regFile/g10676/Y         -       A->Y  R     AND2X1         1  2.4    65   162    1511 
  regFile/g10402/Y         -       B0->Y F     AOI21X2        1  1.8    99    60    1571 
  regFile/g10227/Y         -       A->Y  F     AND2X1         1  2.3    71   124    1695 
  regFile/g10159/Y         -       A->Y  R     NAND2X2        1  1.8    44    61    1756 
  regFile/g10086/Y         -       A->Y  R     OR2X1          1  1.8    50   103    1859 
  regFile/g20923/Y         -       C->Y  R     OR3X1          1  2.8    72   112    1971 
  regFile/drc_bufs10993/Y  -       A->Y  F     INVX3          4  8.4    90    86    2057 
  regFile/drc_bufs10990/Y  -       A->Y  R     INVX3          8  8.9    80    86    2142 
  regFile/mem_reg[29][4]/D -       -     R     DFFRX2         8    -     -     0    2142 
#----------------------------------------------------------------------------------------



Path 8: MET (0 ps) Setup Check with Pin regFile/mem_reg[28][4]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[28][4]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     157                  
       Uncertainty:-     200                  
     Required Time:=    2143                  
      Launch Clock:-       0                  
         Data Path:-    2142                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[74]/Q        -       CK->Q F     DFFHQX4        3  5.2    50   238     238 
  dspMemoryLogic/g1494/Y   -       A->Y  R     INVX3          2  4.8    46    51     288 
  dspMemoryLogic/g1490/Y   -       B->Y  F     NOR2X2         1  3.0    65    58     346 
  dspMemoryLogic/g1481/Y   -       B->Y  R     NAND2X4        2  3.6    43    52     398 
  dspMemoryLogic/g1423/Y   -       A->Y  R     AND3X4         1  4.8    83   286     684 
  dspMemoryLogic/g1414/Y   -       A->Y  F     INVX8          8 18.0    84    82     766 
  regFile/g17901/Y         -       A->Y  R     INVX4          7  8.7    64    72     838 
  regFile/g17757/Y         -       B->Y  R     AND2X4         4  6.0    67   190    1028 
  regFile/g17621/Y         -       B->Y  R     AND2X4         7  7.9    77   197    1225 
  regFile/drc_bufs20584/Y  -       A->Y  R     BUFX3          7  7.7    67   124    1349 
  regFile/g10676/Y         -       A->Y  R     AND2X1         1  2.4    65   162    1511 
  regFile/g10402/Y         -       B0->Y F     AOI21X2        1  1.8    99    60    1571 
  regFile/g10227/Y         -       A->Y  F     AND2X1         1  2.3    71   124    1695 
  regFile/g10159/Y         -       A->Y  R     NAND2X2        1  1.8    44    61    1756 
  regFile/g10086/Y         -       A->Y  R     OR2X1          1  1.8    50   103    1859 
  regFile/g20923/Y         -       C->Y  R     OR3X1          1  2.8    72   112    1971 
  regFile/drc_bufs10993/Y  -       A->Y  F     INVX3          4  8.4    90    86    2057 
  regFile/drc_bufs10990/Y  -       A->Y  R     INVX3          8  8.9    80    86    2142 
  regFile/mem_reg[28][4]/D -       -     R     DFFRX2         8    -     -     0    2142 
#----------------------------------------------------------------------------------------



Path 9: MET (0 ps) Setup Check with Pin regFile/mem_reg[25][4]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[25][4]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     157                  
       Uncertainty:-     200                  
     Required Time:=    2143                  
      Launch Clock:-       0                  
         Data Path:-    2142                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[74]/Q        -       CK->Q F     DFFHQX4        3  5.2    50   238     238 
  dspMemoryLogic/g1494/Y   -       A->Y  R     INVX3          2  4.8    46    51     288 
  dspMemoryLogic/g1490/Y   -       B->Y  F     NOR2X2         1  3.0    65    58     346 
  dspMemoryLogic/g1481/Y   -       B->Y  R     NAND2X4        2  3.6    43    52     398 
  dspMemoryLogic/g1423/Y   -       A->Y  R     AND3X4         1  4.8    83   286     684 
  dspMemoryLogic/g1414/Y   -       A->Y  F     INVX8          8 18.0    84    82     766 
  regFile/g17901/Y         -       A->Y  R     INVX4          7  8.7    64    72     838 
  regFile/g17757/Y         -       B->Y  R     AND2X4         4  6.0    67   190    1028 
  regFile/g17621/Y         -       B->Y  R     AND2X4         7  7.9    77   197    1225 
  regFile/drc_bufs20584/Y  -       A->Y  R     BUFX3          7  7.7    67   124    1349 
  regFile/g10676/Y         -       A->Y  R     AND2X1         1  2.4    65   162    1511 
  regFile/g10402/Y         -       B0->Y F     AOI21X2        1  1.8    99    60    1571 
  regFile/g10227/Y         -       A->Y  F     AND2X1         1  2.3    71   124    1695 
  regFile/g10159/Y         -       A->Y  R     NAND2X2        1  1.8    44    61    1756 
  regFile/g10086/Y         -       A->Y  R     OR2X1          1  1.8    50   103    1859 
  regFile/g20923/Y         -       C->Y  R     OR3X1          1  2.8    72   112    1971 
  regFile/drc_bufs10993/Y  -       A->Y  F     INVX3          4  8.4    90    86    2057 
  regFile/drc_bufs10990/Y  -       A->Y  R     INVX3          8  8.9    80    86    2142 
  regFile/mem_reg[25][4]/D -       -     R     DFFRX2         8    -     -     0    2142 
#----------------------------------------------------------------------------------------



Path 10: MET (0 ps) Setup Check with Pin regFile/mem_reg[17][4]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[17][4]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     157                  
       Uncertainty:-     200                  
     Required Time:=    2143                  
      Launch Clock:-       0                  
         Data Path:-    2142                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[74]/Q        -       CK->Q F     DFFHQX4        3  5.2    50   238     238 
  dspMemoryLogic/g1494/Y   -       A->Y  R     INVX3          2  4.8    46    51     288 
  dspMemoryLogic/g1490/Y   -       B->Y  F     NOR2X2         1  3.0    65    58     346 
  dspMemoryLogic/g1481/Y   -       B->Y  R     NAND2X4        2  3.6    43    52     398 
  dspMemoryLogic/g1423/Y   -       A->Y  R     AND3X4         1  4.8    83   286     684 
  dspMemoryLogic/g1414/Y   -       A->Y  F     INVX8          8 18.0    84    82     766 
  regFile/g17901/Y         -       A->Y  R     INVX4          7  8.7    64    72     838 
  regFile/g17757/Y         -       B->Y  R     AND2X4         4  6.0    67   190    1028 
  regFile/g17621/Y         -       B->Y  R     AND2X4         7  7.9    77   197    1225 
  regFile/drc_bufs20584/Y  -       A->Y  R     BUFX3          7  7.7    67   124    1349 
  regFile/g10676/Y         -       A->Y  R     AND2X1         1  2.4    65   162    1511 
  regFile/g10402/Y         -       B0->Y F     AOI21X2        1  1.8    99    60    1571 
  regFile/g10227/Y         -       A->Y  F     AND2X1         1  2.3    71   124    1695 
  regFile/g10159/Y         -       A->Y  R     NAND2X2        1  1.8    44    61    1756 
  regFile/g10086/Y         -       A->Y  R     OR2X1          1  1.8    50   103    1859 
  regFile/g20923/Y         -       C->Y  R     OR3X1          1  2.8    72   112    1971 
  regFile/drc_bufs10993/Y  -       A->Y  F     INVX3          4  8.4    90    86    2057 
  regFile/drc_bufs10990/Y  -       A->Y  R     INVX3          8  8.9    80    86    2142 
  regFile/mem_reg[17][4]/D -       -     R     DFFRX2         8    -     -     0    2142 
#----------------------------------------------------------------------------------------



Path 11: MET (1 ps) Setup Check with Pin ALUFF/q_reg[10]/CK->D
          Group: C2C
     Startpoint: (R) DECFF/q_reg[43]/CK
          Clock: (R) clk
       Endpoint: (R) ALUFF/q_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     194                  
       Uncertainty:-     200                  
     Required Time:=    4606                  
      Launch Clock:-       0                  
         Data Path:-    4606                  
             Slack:=       1                  

#------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                                   (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------
  DECFF/q_reg[43]/CK                          -       -      R     (arrival)    202    -     0     -       0 
  DECFF/q_reg[43]/Q                           -       CK->Q  F     DFFHQX4        6  7.7    66   246     246 
  alu/qmult0/drc_bufs146/Y                    -       A->Y   F     BUFX6          4  5.6    42    97     344 
  alu/qmult0/mul_153_37/g7530/Y               -       A->Y   R     XNOR2X2        2  4.8    82   263     607 
  alu/qmult0/mul_153_37/g7298/Y               -       B->Y   F     NOR2X4         1  4.5    59    69     676 
  alu/qmult0/mul_153_37/g7281/Y               -       A->Y   R     INVX8          6 15.1    56    56     732 
  alu/qmult0/mul_153_37/g7278/Y               -       A->Y   F     INVX4          7 10.3    83    74     806 
  alu/qmult0/mul_153_37/g7279/Y               -       A->Y   R     INVX3          2  5.6    57    70     875 
  alu/qmult0/mul_153_37/g7132/Y               -       A0->Y  F     OAI22X4        1  1.9    97   125    1000 
  alu/qmult0/mul_153_37/drc_bufs9111/Y        -       A->Y   F     BUFX3          1  2.3    36   110    1110 
  alu/qmult0/mul_153_37/cdnfadd_014_2/S       (p)     B->S   R     ADDFX1         1  2.8    87   317    1427 
  alu/qmult0/mul_153_37/cdnfadd_014_4/S       (p)     B->S   F     ADDFHX1        1  2.7    91   321    1748 
  alu/qmult0/mul_153_37/cdnfadd_014_5/S       (p)     B->S   R     ADDFHX2        2  5.6    99   369    2117 
  alu/qmult0/mul_153_37/g6956/Y               -       A1->Y  F     OAI22X4        1  3.8   123   146    2262 
  alu/qmult0/mul_153_37/g6942/Y               -       A->Y   R     NOR2X6         1  4.8    64   104    2367 
  alu/qmult0/mul_153_37/g6929/Y               -       B->Y   F     NOR2X8         3  7.3    55    56    2423 
  alu/qmult0/mul_153_37/g6918/Y               -       A1->Y  R     OAI21X4        1  2.0    61    68    2491 
  alu/qmult0/mul_153_37/g6912/Y               -       B->Y   R     XOR2X1         2  3.0    80   184    2675 
  alu/g5049/Y                                 -       A1->Y  R     AO21X4         3  5.1    65   216    2891 
  alu/qadd0/g2156/S                           -       B->S   R     ADDHX2         3  4.4    79   218    3109 
  alu/qadd0/final_adder_sub_192_28/g466/Y     -       A->Y   F     INVX1          1  2.6    87    92    3201 
  alu/qadd0/final_adder_sub_192_28/g393/CO    -       CI->CO F     ADDFHX4        3  6.3    94   241    3442 
  alu/qadd0/final_adder_sub_192_28/g391/Y     -       B->Y   R     NOR3X4         1  2.4    91   120    3561 
  alu/qadd0/final_adder_sub_192_28/g388/Y     -       A->Y   R     OR2X6          4  8.0    46   130    3691 
  alu/qadd0/final_adder_sub_192_28/g2/Y       -       B->Y   F     NAND2X8        2  5.5    80    73    3764 
  alu/qadd0/final_adder_sub_192_28/g608/Y     -       B->Y   R     NOR2X8         2  7.2    72    76    3840 
  alu/qadd0/final_adder_sub_192_28/g378_dup/Y -       A->Y   F     NOR2X6         3  5.2    51    67    3907 
  alu/qadd0/final_adder_sub_192_28/g614/Y     -       A1N->Y F     AOI2BB1X4      1  2.0    51   160    4067 
  alu/qadd0/final_adder_sub_192_28/g363/Y     -       B->Y   R     XOR2X1         1  2.8    76   167    4234 
  alu/qadd0/g1859/Y                           -       A->Y   F     INVX3          1  3.0    46    63    4297 
  alu/qadd0/g1757/Y                           -       B->Y   R     NOR2X4         1  3.2    61    60    4357 
  alu/qadd0/g2148/Y                           -       B0->Y  F     AOI21X4        1  3.0    94    53    4410 
  alu/qadd0/g1724/Y                           -       B->Y   R     NAND2X4        1  3.2    43    64    4474 
  alu/g3539/Y                                 -       B->Y   F     NAND2X4        1  3.1    81    74    4548 
  alu/g3409/Y                                 -       A->Y   R     NAND2X4        1  1.8    35    58    4606 
  ALUFF/q_reg[10]/D                           -       -      R     DFFTRXL        1    -     -     0    4606 
#------------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 12: MET (1 ps) Setup Check with Pin regFile/mem_reg[4][2]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[4][2]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     157                  
       Uncertainty:-     200                  
     Required Time:=    2143                  
      Launch Clock:-       0                  
         Data Path:-    2142                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/CK      -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[74]/Q       -       CK->Q F     DFFHQX4        3  5.2    50   238     238 
  dspMemoryLogic/g1494/Y  -       A->Y  R     INVX3          2  4.8    46    51     288 
  dspMemoryLogic/g1490/Y  -       B->Y  F     NOR2X2         1  3.0    65    58     346 
  dspMemoryLogic/g1481/Y  -       B->Y  R     NAND2X4        2  3.6    43    52     398 
  dspMemoryLogic/g1423/Y  -       A->Y  R     AND3X4         1  4.8    83   286     684 
  dspMemoryLogic/g1414/Y  -       A->Y  F     INVX8          8 18.0    84    82     766 
  regFile/g17901/Y        -       A->Y  R     INVX4          7  8.7    64    72     838 
  regFile/g17757/Y        -       B->Y  R     AND2X4         4  6.0    67   190    1028 
  regFile/g17621/Y        -       B->Y  R     AND2X4         7  7.9    77   197    1225 
  regFile/drc_bufs20358/Y -       A->Y  R     BUFX2          4  4.8    66   134    1358 
  regFile/g10629/Y        -       A->Y  R     AND2X1         1  2.4    65   162    1520 
  regFile/g10359/Y        -       B0->Y F     AOI21X2        1  1.8   101    60    1580 
  regFile/g10209/Y        -       A->Y  F     AND2X1         1  2.3    71   125    1704 
  regFile/g10114/Y        -       A->Y  R     NAND2X2        1  1.8    44    61    1766 
  regFile/g10083/Y        -       B->Y  R     OR2X1          1  1.8    50    93    1858 
  regFile/g20921/Y        -       C->Y  R     OR3X1          1  2.8    72   112    1971 
  regFile/drc_bufs10913/Y -       A->Y  F     INVX3          4  8.4    90    86    2056 
  regFile/drc_bufs10909/Y -       A->Y  R     INVX3          8  8.9    80    86    2142 
  regFile/mem_reg[4][2]/D -       -     R     DFFRX2         8    -     -     0    2142 
#---------------------------------------------------------------------------------------



Path 13: MET (1 ps) Setup Check with Pin regFile/mem_reg[3][2]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[3][2]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     157                  
       Uncertainty:-     200                  
     Required Time:=    2143                  
      Launch Clock:-       0                  
         Data Path:-    2142                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/CK      -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[74]/Q       -       CK->Q F     DFFHQX4        3  5.2    50   238     238 
  dspMemoryLogic/g1494/Y  -       A->Y  R     INVX3          2  4.8    46    51     288 
  dspMemoryLogic/g1490/Y  -       B->Y  F     NOR2X2         1  3.0    65    58     346 
  dspMemoryLogic/g1481/Y  -       B->Y  R     NAND2X4        2  3.6    43    52     398 
  dspMemoryLogic/g1423/Y  -       A->Y  R     AND3X4         1  4.8    83   286     684 
  dspMemoryLogic/g1414/Y  -       A->Y  F     INVX8          8 18.0    84    82     766 
  regFile/g17901/Y        -       A->Y  R     INVX4          7  8.7    64    72     838 
  regFile/g17757/Y        -       B->Y  R     AND2X4         4  6.0    67   190    1028 
  regFile/g17621/Y        -       B->Y  R     AND2X4         7  7.9    77   197    1225 
  regFile/drc_bufs20358/Y -       A->Y  R     BUFX2          4  4.8    66   134    1358 
  regFile/g10629/Y        -       A->Y  R     AND2X1         1  2.4    65   162    1520 
  regFile/g10359/Y        -       B0->Y F     AOI21X2        1  1.8   101    60    1580 
  regFile/g10209/Y        -       A->Y  F     AND2X1         1  2.3    71   125    1704 
  regFile/g10114/Y        -       A->Y  R     NAND2X2        1  1.8    44    61    1766 
  regFile/g10083/Y        -       B->Y  R     OR2X1          1  1.8    50    93    1858 
  regFile/g20921/Y        -       C->Y  R     OR3X1          1  2.8    72   112    1971 
  regFile/drc_bufs10913/Y -       A->Y  F     INVX3          4  8.4    90    86    2056 
  regFile/drc_bufs10909/Y -       A->Y  R     INVX3          8  8.9    80    86    2142 
  regFile/mem_reg[3][2]/D -       -     R     DFFRX2         8    -     -     0    2142 
#---------------------------------------------------------------------------------------



Path 14: MET (1 ps) Setup Check with Pin regFile/mem_reg[6][2]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[6][2]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     157                  
       Uncertainty:-     200                  
     Required Time:=    2143                  
      Launch Clock:-       0                  
         Data Path:-    2142                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/CK      -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[74]/Q       -       CK->Q F     DFFHQX4        3  5.2    50   238     238 
  dspMemoryLogic/g1494/Y  -       A->Y  R     INVX3          2  4.8    46    51     288 
  dspMemoryLogic/g1490/Y  -       B->Y  F     NOR2X2         1  3.0    65    58     346 
  dspMemoryLogic/g1481/Y  -       B->Y  R     NAND2X4        2  3.6    43    52     398 
  dspMemoryLogic/g1423/Y  -       A->Y  R     AND3X4         1  4.8    83   286     684 
  dspMemoryLogic/g1414/Y  -       A->Y  F     INVX8          8 18.0    84    82     766 
  regFile/g17901/Y        -       A->Y  R     INVX4          7  8.7    64    72     838 
  regFile/g17757/Y        -       B->Y  R     AND2X4         4  6.0    67   190    1028 
  regFile/g17621/Y        -       B->Y  R     AND2X4         7  7.9    77   197    1225 
  regFile/drc_bufs20358/Y -       A->Y  R     BUFX2          4  4.8    66   134    1358 
  regFile/g10629/Y        -       A->Y  R     AND2X1         1  2.4    65   162    1520 
  regFile/g10359/Y        -       B0->Y F     AOI21X2        1  1.8   101    60    1580 
  regFile/g10209/Y        -       A->Y  F     AND2X1         1  2.3    71   125    1704 
  regFile/g10114/Y        -       A->Y  R     NAND2X2        1  1.8    44    61    1766 
  regFile/g10083/Y        -       B->Y  R     OR2X1          1  1.8    50    93    1858 
  regFile/g20921/Y        -       C->Y  R     OR3X1          1  2.8    72   112    1971 
  regFile/drc_bufs10913/Y -       A->Y  F     INVX3          4  8.4    90    86    2056 
  regFile/drc_bufs10909/Y -       A->Y  R     INVX3          8  8.9    80    86    2142 
  regFile/mem_reg[6][2]/D -       -     R     DFFRX2         8    -     -     0    2142 
#---------------------------------------------------------------------------------------



Path 15: MET (1 ps) Setup Check with Pin regFile/mem_reg[13][2]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[13][2]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     157                  
       Uncertainty:-     200                  
     Required Time:=    2143                  
      Launch Clock:-       0                  
         Data Path:-    2142                  
             Slack:=       1                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[74]/Q        -       CK->Q F     DFFHQX4        3  5.2    50   238     238 
  dspMemoryLogic/g1494/Y   -       A->Y  R     INVX3          2  4.8    46    51     288 
  dspMemoryLogic/g1490/Y   -       B->Y  F     NOR2X2         1  3.0    65    58     346 
  dspMemoryLogic/g1481/Y   -       B->Y  R     NAND2X4        2  3.6    43    52     398 
  dspMemoryLogic/g1423/Y   -       A->Y  R     AND3X4         1  4.8    83   286     684 
  dspMemoryLogic/g1414/Y   -       A->Y  F     INVX8          8 18.0    84    82     766 
  regFile/g17901/Y         -       A->Y  R     INVX4          7  8.7    64    72     838 
  regFile/g17757/Y         -       B->Y  R     AND2X4         4  6.0    67   190    1028 
  regFile/g17621/Y         -       B->Y  R     AND2X4         7  7.9    77   197    1225 
  regFile/drc_bufs20358/Y  -       A->Y  R     BUFX2          4  4.8    66   134    1358 
  regFile/g10629/Y         -       A->Y  R     AND2X1         1  2.4    65   162    1520 
  regFile/g10359/Y         -       B0->Y F     AOI21X2        1  1.8   101    60    1580 
  regFile/g10209/Y         -       A->Y  F     AND2X1         1  2.3    71   125    1704 
  regFile/g10114/Y         -       A->Y  R     NAND2X2        1  1.8    44    61    1766 
  regFile/g10083/Y         -       B->Y  R     OR2X1          1  1.8    50    93    1858 
  regFile/g20921/Y         -       C->Y  R     OR3X1          1  2.8    72   112    1971 
  regFile/drc_bufs10913/Y  -       A->Y  F     INVX3          4  8.4    90    86    2056 
  regFile/drc_bufs10909/Y  -       A->Y  R     INVX3          8  8.9    80    86    2142 
  regFile/mem_reg[13][2]/D -       -     R     DFFRX2         8    -     -     0    2142 
#----------------------------------------------------------------------------------------



Path 16: MET (1 ps) Setup Check with Pin regFile/mem_reg[12][2]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[12][2]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     157                  
       Uncertainty:-     200                  
     Required Time:=    2143                  
      Launch Clock:-       0                  
         Data Path:-    2142                  
             Slack:=       1                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[74]/Q        -       CK->Q F     DFFHQX4        3  5.2    50   238     238 
  dspMemoryLogic/g1494/Y   -       A->Y  R     INVX3          2  4.8    46    51     288 
  dspMemoryLogic/g1490/Y   -       B->Y  F     NOR2X2         1  3.0    65    58     346 
  dspMemoryLogic/g1481/Y   -       B->Y  R     NAND2X4        2  3.6    43    52     398 
  dspMemoryLogic/g1423/Y   -       A->Y  R     AND3X4         1  4.8    83   286     684 
  dspMemoryLogic/g1414/Y   -       A->Y  F     INVX8          8 18.0    84    82     766 
  regFile/g17901/Y         -       A->Y  R     INVX4          7  8.7    64    72     838 
  regFile/g17757/Y         -       B->Y  R     AND2X4         4  6.0    67   190    1028 
  regFile/g17621/Y         -       B->Y  R     AND2X4         7  7.9    77   197    1225 
  regFile/drc_bufs20358/Y  -       A->Y  R     BUFX2          4  4.8    66   134    1358 
  regFile/g10629/Y         -       A->Y  R     AND2X1         1  2.4    65   162    1520 
  regFile/g10359/Y         -       B0->Y F     AOI21X2        1  1.8   101    60    1580 
  regFile/g10209/Y         -       A->Y  F     AND2X1         1  2.3    71   125    1704 
  regFile/g10114/Y         -       A->Y  R     NAND2X2        1  1.8    44    61    1766 
  regFile/g10083/Y         -       B->Y  R     OR2X1          1  1.8    50    93    1858 
  regFile/g20921/Y         -       C->Y  R     OR3X1          1  2.8    72   112    1971 
  regFile/drc_bufs10913/Y  -       A->Y  F     INVX3          4  8.4    90    86    2056 
  regFile/drc_bufs10909/Y  -       A->Y  R     INVX3          8  8.9    80    86    2142 
  regFile/mem_reg[12][2]/D -       -     R     DFFRX2         8    -     -     0    2142 
#----------------------------------------------------------------------------------------



Path 17: MET (1 ps) Setup Check with Pin regFile/mem_reg[28][2]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[28][2]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     157                  
       Uncertainty:-     200                  
     Required Time:=    2143                  
      Launch Clock:-       0                  
         Data Path:-    2142                  
             Slack:=       1                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[74]/Q        -       CK->Q F     DFFHQX4        3  5.2    50   238     238 
  dspMemoryLogic/g1494/Y   -       A->Y  R     INVX3          2  4.8    46    51     288 
  dspMemoryLogic/g1490/Y   -       B->Y  F     NOR2X2         1  3.0    65    58     346 
  dspMemoryLogic/g1481/Y   -       B->Y  R     NAND2X4        2  3.6    43    52     398 
  dspMemoryLogic/g1423/Y   -       A->Y  R     AND3X4         1  4.8    83   286     684 
  dspMemoryLogic/g1414/Y   -       A->Y  F     INVX8          8 18.0    84    82     766 
  regFile/g17901/Y         -       A->Y  R     INVX4          7  8.7    64    72     838 
  regFile/g17757/Y         -       B->Y  R     AND2X4         4  6.0    67   190    1028 
  regFile/g17621/Y         -       B->Y  R     AND2X4         7  7.9    77   197    1225 
  regFile/drc_bufs20358/Y  -       A->Y  R     BUFX2          4  4.8    66   134    1358 
  regFile/g10629/Y         -       A->Y  R     AND2X1         1  2.4    65   162    1520 
  regFile/g10359/Y         -       B0->Y F     AOI21X2        1  1.8   101    60    1580 
  regFile/g10209/Y         -       A->Y  F     AND2X1         1  2.3    71   125    1704 
  regFile/g10114/Y         -       A->Y  R     NAND2X2        1  1.8    44    61    1766 
  regFile/g10083/Y         -       B->Y  R     OR2X1          1  1.8    50    93    1858 
  regFile/g20921/Y         -       C->Y  R     OR3X1          1  2.8    72   112    1971 
  regFile/drc_bufs10913/Y  -       A->Y  F     INVX3          4  8.4    90    86    2056 
  regFile/drc_bufs10909/Y  -       A->Y  R     INVX3          8  8.9    80    86    2142 
  regFile/mem_reg[28][2]/D -       -     R     DFFRX2         8    -     -     0    2142 
#----------------------------------------------------------------------------------------



Path 18: MET (1 ps) Setup Check with Pin regFile/mem_reg[22][4]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[22][4]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     157                  
       Uncertainty:-     200                  
     Required Time:=    2143                  
      Launch Clock:-       0                  
         Data Path:-    2142                  
             Slack:=       1                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[74]/Q        -       CK->Q F     DFFHQX4        3  5.2    50   238     238 
  dspMemoryLogic/g1494/Y   -       A->Y  R     INVX3          2  4.8    46    51     288 
  dspMemoryLogic/g1490/Y   -       B->Y  F     NOR2X2         1  3.0    65    58     346 
  dspMemoryLogic/g1481/Y   -       B->Y  R     NAND2X4        2  3.6    43    52     398 
  dspMemoryLogic/g1423/Y   -       A->Y  R     AND3X4         1  4.8    83   286     684 
  dspMemoryLogic/g1414/Y   -       A->Y  F     INVX8          8 18.0    84    82     766 
  regFile/g17901/Y         -       A->Y  R     INVX4          7  8.7    64    72     838 
  regFile/g17757/Y         -       B->Y  R     AND2X4         4  6.0    67   190    1028 
  regFile/g17621/Y         -       B->Y  R     AND2X4         7  7.9    77   197    1225 
  regFile/drc_bufs20584/Y  -       A->Y  R     BUFX3          7  7.7    67   124    1349 
  regFile/g10676/Y         -       A->Y  R     AND2X1         1  2.4    65   162    1511 
  regFile/g10402/Y         -       B0->Y F     AOI21X2        1  1.8    99    60    1571 
  regFile/g10227/Y         -       A->Y  F     AND2X1         1  2.3    71   124    1695 
  regFile/g10159/Y         -       A->Y  R     NAND2X2        1  1.8    44    61    1756 
  regFile/g10086/Y         -       A->Y  R     OR2X1          1  1.8    50   103    1859 
  regFile/g20923/Y         -       C->Y  R     OR3X1          1  2.8    72   112    1971 
  regFile/drc_bufs10993/Y  -       A->Y  F     INVX3          4  8.4    90    86    2057 
  regFile/drc_bufs10992/Y  -       A->Y  R     INVX3          8  8.8    79    85    2142 
  regFile/mem_reg[22][4]/D -       -     R     DFFRX2         8    -     -     0    2142 
#----------------------------------------------------------------------------------------



Path 19: MET (1 ps) Setup Check with Pin regFile/mem_reg[20][4]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[20][4]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     157                  
       Uncertainty:-     200                  
     Required Time:=    2143                  
      Launch Clock:-       0                  
         Data Path:-    2142                  
             Slack:=       1                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[74]/Q        -       CK->Q F     DFFHQX4        3  5.2    50   238     238 
  dspMemoryLogic/g1494/Y   -       A->Y  R     INVX3          2  4.8    46    51     288 
  dspMemoryLogic/g1490/Y   -       B->Y  F     NOR2X2         1  3.0    65    58     346 
  dspMemoryLogic/g1481/Y   -       B->Y  R     NAND2X4        2  3.6    43    52     398 
  dspMemoryLogic/g1423/Y   -       A->Y  R     AND3X4         1  4.8    83   286     684 
  dspMemoryLogic/g1414/Y   -       A->Y  F     INVX8          8 18.0    84    82     766 
  regFile/g17901/Y         -       A->Y  R     INVX4          7  8.7    64    72     838 
  regFile/g17757/Y         -       B->Y  R     AND2X4         4  6.0    67   190    1028 
  regFile/g17621/Y         -       B->Y  R     AND2X4         7  7.9    77   197    1225 
  regFile/drc_bufs20584/Y  -       A->Y  R     BUFX3          7  7.7    67   124    1349 
  regFile/g10676/Y         -       A->Y  R     AND2X1         1  2.4    65   162    1511 
  regFile/g10402/Y         -       B0->Y F     AOI21X2        1  1.8    99    60    1571 
  regFile/g10227/Y         -       A->Y  F     AND2X1         1  2.3    71   124    1695 
  regFile/g10159/Y         -       A->Y  R     NAND2X2        1  1.8    44    61    1756 
  regFile/g10086/Y         -       A->Y  R     OR2X1          1  1.8    50   103    1859 
  regFile/g20923/Y         -       C->Y  R     OR3X1          1  2.8    72   112    1971 
  regFile/drc_bufs10993/Y  -       A->Y  F     INVX3          4  8.4    90    86    2057 
  regFile/drc_bufs10992/Y  -       A->Y  R     INVX3          8  8.8    79    85    2142 
  regFile/mem_reg[20][4]/D -       -     R     DFFRX2         8    -     -     0    2142 
#----------------------------------------------------------------------------------------



Path 20: MET (1 ps) Setup Check with Pin regFile/mem_reg[6][4]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[6][4]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     157                  
       Uncertainty:-     200                  
     Required Time:=    2143                  
      Launch Clock:-       0                  
         Data Path:-    2142                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/CK      -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[74]/Q       -       CK->Q F     DFFHQX4        3  5.2    50   238     238 
  dspMemoryLogic/g1494/Y  -       A->Y  R     INVX3          2  4.8    46    51     288 
  dspMemoryLogic/g1490/Y  -       B->Y  F     NOR2X2         1  3.0    65    58     346 
  dspMemoryLogic/g1481/Y  -       B->Y  R     NAND2X4        2  3.6    43    52     398 
  dspMemoryLogic/g1423/Y  -       A->Y  R     AND3X4         1  4.8    83   286     684 
  dspMemoryLogic/g1414/Y  -       A->Y  F     INVX8          8 18.0    84    82     766 
  regFile/g17901/Y        -       A->Y  R     INVX4          7  8.7    64    72     838 
  regFile/g17757/Y        -       B->Y  R     AND2X4         4  6.0    67   190    1028 
  regFile/g17621/Y        -       B->Y  R     AND2X4         7  7.9    77   197    1225 
  regFile/drc_bufs20584/Y -       A->Y  R     BUFX3          7  7.7    67   124    1349 
  regFile/g10676/Y        -       A->Y  R     AND2X1         1  2.4    65   162    1511 
  regFile/g10402/Y        -       B0->Y F     AOI21X2        1  1.8    99    60    1571 
  regFile/g10227/Y        -       A->Y  F     AND2X1         1  2.3    71   124    1695 
  regFile/g10159/Y        -       A->Y  R     NAND2X2        1  1.8    44    61    1756 
  regFile/g10086/Y        -       A->Y  R     OR2X1          1  1.8    50   103    1859 
  regFile/g20923/Y        -       C->Y  R     OR3X1          1  2.8    72   112    1971 
  regFile/drc_bufs10993/Y -       A->Y  F     INVX3          4  8.4    90    86    2057 
  regFile/drc_bufs10989/Y -       A->Y  R     INVX3          8  8.8    79    85    2142 
  regFile/mem_reg[6][4]/D -       -     R     DFFRX2         8    -     -     0    2142 
#---------------------------------------------------------------------------------------



Path 21: MET (1 ps) Setup Check with Pin regFile/mem_reg[4][4]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[4][4]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     157                  
       Uncertainty:-     200                  
     Required Time:=    2143                  
      Launch Clock:-       0                  
         Data Path:-    2142                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/CK      -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[74]/Q       -       CK->Q F     DFFHQX4        3  5.2    50   238     238 
  dspMemoryLogic/g1494/Y  -       A->Y  R     INVX3          2  4.8    46    51     288 
  dspMemoryLogic/g1490/Y  -       B->Y  F     NOR2X2         1  3.0    65    58     346 
  dspMemoryLogic/g1481/Y  -       B->Y  R     NAND2X4        2  3.6    43    52     398 
  dspMemoryLogic/g1423/Y  -       A->Y  R     AND3X4         1  4.8    83   286     684 
  dspMemoryLogic/g1414/Y  -       A->Y  F     INVX8          8 18.0    84    82     766 
  regFile/g17901/Y        -       A->Y  R     INVX4          7  8.7    64    72     838 
  regFile/g17757/Y        -       B->Y  R     AND2X4         4  6.0    67   190    1028 
  regFile/g17621/Y        -       B->Y  R     AND2X4         7  7.9    77   197    1225 
  regFile/drc_bufs20584/Y -       A->Y  R     BUFX3          7  7.7    67   124    1349 
  regFile/g10676/Y        -       A->Y  R     AND2X1         1  2.4    65   162    1511 
  regFile/g10402/Y        -       B0->Y F     AOI21X2        1  1.8    99    60    1571 
  regFile/g10227/Y        -       A->Y  F     AND2X1         1  2.3    71   124    1695 
  regFile/g10159/Y        -       A->Y  R     NAND2X2        1  1.8    44    61    1756 
  regFile/g10086/Y        -       A->Y  R     OR2X1          1  1.8    50   103    1859 
  regFile/g20923/Y        -       C->Y  R     OR3X1          1  2.8    72   112    1971 
  regFile/drc_bufs10993/Y -       A->Y  F     INVX3          4  8.4    90    86    2057 
  regFile/drc_bufs10989/Y -       A->Y  R     INVX3          8  8.8    79    85    2142 
  regFile/mem_reg[4][4]/D -       -     R     DFFRX2         8    -     -     0    2142 
#---------------------------------------------------------------------------------------



Path 22: MET (1 ps) Setup Check with Pin regFile/mem_reg[3][4]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[3][4]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     157                  
       Uncertainty:-     200                  
     Required Time:=    2143                  
      Launch Clock:-       0                  
         Data Path:-    2142                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/CK      -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[74]/Q       -       CK->Q F     DFFHQX4        3  5.2    50   238     238 
  dspMemoryLogic/g1494/Y  -       A->Y  R     INVX3          2  4.8    46    51     288 
  dspMemoryLogic/g1490/Y  -       B->Y  F     NOR2X2         1  3.0    65    58     346 
  dspMemoryLogic/g1481/Y  -       B->Y  R     NAND2X4        2  3.6    43    52     398 
  dspMemoryLogic/g1423/Y  -       A->Y  R     AND3X4         1  4.8    83   286     684 
  dspMemoryLogic/g1414/Y  -       A->Y  F     INVX8          8 18.0    84    82     766 
  regFile/g17901/Y        -       A->Y  R     INVX4          7  8.7    64    72     838 
  regFile/g17757/Y        -       B->Y  R     AND2X4         4  6.0    67   190    1028 
  regFile/g17621/Y        -       B->Y  R     AND2X4         7  7.9    77   197    1225 
  regFile/drc_bufs20584/Y -       A->Y  R     BUFX3          7  7.7    67   124    1349 
  regFile/g10676/Y        -       A->Y  R     AND2X1         1  2.4    65   162    1511 
  regFile/g10402/Y        -       B0->Y F     AOI21X2        1  1.8    99    60    1571 
  regFile/g10227/Y        -       A->Y  F     AND2X1         1  2.3    71   124    1695 
  regFile/g10159/Y        -       A->Y  R     NAND2X2        1  1.8    44    61    1756 
  regFile/g10086/Y        -       A->Y  R     OR2X1          1  1.8    50   103    1859 
  regFile/g20923/Y        -       C->Y  R     OR3X1          1  2.8    72   112    1971 
  regFile/drc_bufs10993/Y -       A->Y  F     INVX3          4  8.4    90    86    2057 
  regFile/drc_bufs10992/Y -       A->Y  R     INVX3          8  8.8    79    85    2142 
  regFile/mem_reg[3][4]/D -       -     R     DFFRX2         8    -     -     0    2142 
#---------------------------------------------------------------------------------------



Path 23: MET (1 ps) Setup Check with Pin regFile/mem_reg[0][4]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[0][4]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     157                  
       Uncertainty:-     200                  
     Required Time:=    2143                  
      Launch Clock:-       0                  
         Data Path:-    2142                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/CK      -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[74]/Q       -       CK->Q F     DFFHQX4        3  5.2    50   238     238 
  dspMemoryLogic/g1494/Y  -       A->Y  R     INVX3          2  4.8    46    51     288 
  dspMemoryLogic/g1490/Y  -       B->Y  F     NOR2X2         1  3.0    65    58     346 
  dspMemoryLogic/g1481/Y  -       B->Y  R     NAND2X4        2  3.6    43    52     398 
  dspMemoryLogic/g1423/Y  -       A->Y  R     AND3X4         1  4.8    83   286     684 
  dspMemoryLogic/g1414/Y  -       A->Y  F     INVX8          8 18.0    84    82     766 
  regFile/g17901/Y        -       A->Y  R     INVX4          7  8.7    64    72     838 
  regFile/g17757/Y        -       B->Y  R     AND2X4         4  6.0    67   190    1028 
  regFile/g17621/Y        -       B->Y  R     AND2X4         7  7.9    77   197    1225 
  regFile/drc_bufs20584/Y -       A->Y  R     BUFX3          7  7.7    67   124    1349 
  regFile/g10676/Y        -       A->Y  R     AND2X1         1  2.4    65   162    1511 
  regFile/g10402/Y        -       B0->Y F     AOI21X2        1  1.8    99    60    1571 
  regFile/g10227/Y        -       A->Y  F     AND2X1         1  2.3    71   124    1695 
  regFile/g10159/Y        -       A->Y  R     NAND2X2        1  1.8    44    61    1756 
  regFile/g10086/Y        -       A->Y  R     OR2X1          1  1.8    50   103    1859 
  regFile/g20923/Y        -       C->Y  R     OR3X1          1  2.8    72   112    1971 
  regFile/drc_bufs10993/Y -       A->Y  F     INVX3          4  8.4    90    86    2057 
  regFile/drc_bufs10992/Y -       A->Y  R     INVX3          8  8.8    79    85    2142 
  regFile/mem_reg[0][4]/D -       -     R     DFFRX2         8    -     -     0    2142 
#---------------------------------------------------------------------------------------



Path 24: MET (1 ps) Setup Check with Pin regFile/mem_reg[31][4]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[31][4]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     157                  
       Uncertainty:-     200                  
     Required Time:=    2143                  
      Launch Clock:-       0                  
         Data Path:-    2142                  
             Slack:=       1                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[74]/Q        -       CK->Q F     DFFHQX4        3  5.2    50   238     238 
  dspMemoryLogic/g1494/Y   -       A->Y  R     INVX3          2  4.8    46    51     288 
  dspMemoryLogic/g1490/Y   -       B->Y  F     NOR2X2         1  3.0    65    58     346 
  dspMemoryLogic/g1481/Y   -       B->Y  R     NAND2X4        2  3.6    43    52     398 
  dspMemoryLogic/g1423/Y   -       A->Y  R     AND3X4         1  4.8    83   286     684 
  dspMemoryLogic/g1414/Y   -       A->Y  F     INVX8          8 18.0    84    82     766 
  regFile/g17901/Y         -       A->Y  R     INVX4          7  8.7    64    72     838 
  regFile/g17757/Y         -       B->Y  R     AND2X4         4  6.0    67   190    1028 
  regFile/g17621/Y         -       B->Y  R     AND2X4         7  7.9    77   197    1225 
  regFile/drc_bufs20584/Y  -       A->Y  R     BUFX3          7  7.7    67   124    1349 
  regFile/g10676/Y         -       A->Y  R     AND2X1         1  2.4    65   162    1511 
  regFile/g10402/Y         -       B0->Y F     AOI21X2        1  1.8    99    60    1571 
  regFile/g10227/Y         -       A->Y  F     AND2X1         1  2.3    71   124    1695 
  regFile/g10159/Y         -       A->Y  R     NAND2X2        1  1.8    44    61    1756 
  regFile/g10086/Y         -       A->Y  R     OR2X1          1  1.8    50   103    1859 
  regFile/g20923/Y         -       C->Y  R     OR3X1          1  2.8    72   112    1971 
  regFile/drc_bufs10993/Y  -       A->Y  F     INVX3          4  8.4    90    86    2057 
  regFile/drc_bufs10989/Y  -       A->Y  R     INVX3          8  8.8    79    85    2142 
  regFile/mem_reg[31][4]/D -       -     R     DFFRX2         8    -     -     0    2142 
#----------------------------------------------------------------------------------------



Path 25: MET (1 ps) Setup Check with Pin regFile/mem_reg[27][4]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[27][4]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     157                  
       Uncertainty:-     200                  
     Required Time:=    2143                  
      Launch Clock:-       0                  
         Data Path:-    2142                  
             Slack:=       1                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[74]/Q        -       CK->Q F     DFFHQX4        3  5.2    50   238     238 
  dspMemoryLogic/g1494/Y   -       A->Y  R     INVX3          2  4.8    46    51     288 
  dspMemoryLogic/g1490/Y   -       B->Y  F     NOR2X2         1  3.0    65    58     346 
  dspMemoryLogic/g1481/Y   -       B->Y  R     NAND2X4        2  3.6    43    52     398 
  dspMemoryLogic/g1423/Y   -       A->Y  R     AND3X4         1  4.8    83   286     684 
  dspMemoryLogic/g1414/Y   -       A->Y  F     INVX8          8 18.0    84    82     766 
  regFile/g17901/Y         -       A->Y  R     INVX4          7  8.7    64    72     838 
  regFile/g17757/Y         -       B->Y  R     AND2X4         4  6.0    67   190    1028 
  regFile/g17621/Y         -       B->Y  R     AND2X4         7  7.9    77   197    1225 
  regFile/drc_bufs20584/Y  -       A->Y  R     BUFX3          7  7.7    67   124    1349 
  regFile/g10676/Y         -       A->Y  R     AND2X1         1  2.4    65   162    1511 
  regFile/g10402/Y         -       B0->Y F     AOI21X2        1  1.8    99    60    1571 
  regFile/g10227/Y         -       A->Y  F     AND2X1         1  2.3    71   124    1695 
  regFile/g10159/Y         -       A->Y  R     NAND2X2        1  1.8    44    61    1756 
  regFile/g10086/Y         -       A->Y  R     OR2X1          1  1.8    50   103    1859 
  regFile/g20923/Y         -       C->Y  R     OR3X1          1  2.8    72   112    1971 
  regFile/drc_bufs10993/Y  -       A->Y  F     INVX3          4  8.4    90    86    2057 
  regFile/drc_bufs10989/Y  -       A->Y  R     INVX3          8  8.8    79    85    2142 
  regFile/mem_reg[27][4]/D -       -     R     DFFRX2         8    -     -     0    2142 
#----------------------------------------------------------------------------------------



Path 26: MET (1 ps) Setup Check with Pin regFile/mem_reg[14][4]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[14][4]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     157                  
       Uncertainty:-     200                  
     Required Time:=    2143                  
      Launch Clock:-       0                  
         Data Path:-    2142                  
             Slack:=       1                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[74]/Q        -       CK->Q F     DFFHQX4        3  5.2    50   238     238 
  dspMemoryLogic/g1494/Y   -       A->Y  R     INVX3          2  4.8    46    51     288 
  dspMemoryLogic/g1490/Y   -       B->Y  F     NOR2X2         1  3.0    65    58     346 
  dspMemoryLogic/g1481/Y   -       B->Y  R     NAND2X4        2  3.6    43    52     398 
  dspMemoryLogic/g1423/Y   -       A->Y  R     AND3X4         1  4.8    83   286     684 
  dspMemoryLogic/g1414/Y   -       A->Y  F     INVX8          8 18.0    84    82     766 
  regFile/g17901/Y         -       A->Y  R     INVX4          7  8.7    64    72     838 
  regFile/g17757/Y         -       B->Y  R     AND2X4         4  6.0    67   190    1028 
  regFile/g17621/Y         -       B->Y  R     AND2X4         7  7.9    77   197    1225 
  regFile/drc_bufs20584/Y  -       A->Y  R     BUFX3          7  7.7    67   124    1349 
  regFile/g10676/Y         -       A->Y  R     AND2X1         1  2.4    65   162    1511 
  regFile/g10402/Y         -       B0->Y F     AOI21X2        1  1.8    99    60    1571 
  regFile/g10227/Y         -       A->Y  F     AND2X1         1  2.3    71   124    1695 
  regFile/g10159/Y         -       A->Y  R     NAND2X2        1  1.8    44    61    1756 
  regFile/g10086/Y         -       A->Y  R     OR2X1          1  1.8    50   103    1859 
  regFile/g20923/Y         -       C->Y  R     OR3X1          1  2.8    72   112    1971 
  regFile/drc_bufs10993/Y  -       A->Y  F     INVX3          4  8.4    90    86    2057 
  regFile/drc_bufs10992/Y  -       A->Y  R     INVX3          8  8.8    79    85    2142 
  regFile/mem_reg[14][4]/D -       -     R     DFFRX2         8    -     -     0    2142 
#----------------------------------------------------------------------------------------



Path 27: MET (1 ps) Setup Check with Pin regFile/mem_reg[12][4]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[12][4]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     157                  
       Uncertainty:-     200                  
     Required Time:=    2143                  
      Launch Clock:-       0                  
         Data Path:-    2142                  
             Slack:=       1                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[74]/Q        -       CK->Q F     DFFHQX4        3  5.2    50   238     238 
  dspMemoryLogic/g1494/Y   -       A->Y  R     INVX3          2  4.8    46    51     288 
  dspMemoryLogic/g1490/Y   -       B->Y  F     NOR2X2         1  3.0    65    58     346 
  dspMemoryLogic/g1481/Y   -       B->Y  R     NAND2X4        2  3.6    43    52     398 
  dspMemoryLogic/g1423/Y   -       A->Y  R     AND3X4         1  4.8    83   286     684 
  dspMemoryLogic/g1414/Y   -       A->Y  F     INVX8          8 18.0    84    82     766 
  regFile/g17901/Y         -       A->Y  R     INVX4          7  8.7    64    72     838 
  regFile/g17757/Y         -       B->Y  R     AND2X4         4  6.0    67   190    1028 
  regFile/g17621/Y         -       B->Y  R     AND2X4         7  7.9    77   197    1225 
  regFile/drc_bufs20584/Y  -       A->Y  R     BUFX3          7  7.7    67   124    1349 
  regFile/g10676/Y         -       A->Y  R     AND2X1         1  2.4    65   162    1511 
  regFile/g10402/Y         -       B0->Y F     AOI21X2        1  1.8    99    60    1571 
  regFile/g10227/Y         -       A->Y  F     AND2X1         1  2.3    71   124    1695 
  regFile/g10159/Y         -       A->Y  R     NAND2X2        1  1.8    44    61    1756 
  regFile/g10086/Y         -       A->Y  R     OR2X1          1  1.8    50   103    1859 
  regFile/g20923/Y         -       C->Y  R     OR3X1          1  2.8    72   112    1971 
  regFile/drc_bufs10993/Y  -       A->Y  F     INVX3          4  8.4    90    86    2057 
  regFile/drc_bufs10989/Y  -       A->Y  R     INVX3          8  8.8    79    85    2142 
  regFile/mem_reg[12][4]/D -       -     R     DFFRX2         8    -     -     0    2142 
#----------------------------------------------------------------------------------------



Path 28: MET (1 ps) Setup Check with Pin regFile/mem_reg[11][4]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[11][4]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     157                  
       Uncertainty:-     200                  
     Required Time:=    2143                  
      Launch Clock:-       0                  
         Data Path:-    2142                  
             Slack:=       1                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[74]/Q        -       CK->Q F     DFFHQX4        3  5.2    50   238     238 
  dspMemoryLogic/g1494/Y   -       A->Y  R     INVX3          2  4.8    46    51     288 
  dspMemoryLogic/g1490/Y   -       B->Y  F     NOR2X2         1  3.0    65    58     346 
  dspMemoryLogic/g1481/Y   -       B->Y  R     NAND2X4        2  3.6    43    52     398 
  dspMemoryLogic/g1423/Y   -       A->Y  R     AND3X4         1  4.8    83   286     684 
  dspMemoryLogic/g1414/Y   -       A->Y  F     INVX8          8 18.0    84    82     766 
  regFile/g17901/Y         -       A->Y  R     INVX4          7  8.7    64    72     838 
  regFile/g17757/Y         -       B->Y  R     AND2X4         4  6.0    67   190    1028 
  regFile/g17621/Y         -       B->Y  R     AND2X4         7  7.9    77   197    1225 
  regFile/drc_bufs20584/Y  -       A->Y  R     BUFX3          7  7.7    67   124    1349 
  regFile/g10676/Y         -       A->Y  R     AND2X1         1  2.4    65   162    1511 
  regFile/g10402/Y         -       B0->Y F     AOI21X2        1  1.8    99    60    1571 
  regFile/g10227/Y         -       A->Y  F     AND2X1         1  2.3    71   124    1695 
  regFile/g10159/Y         -       A->Y  R     NAND2X2        1  1.8    44    61    1756 
  regFile/g10086/Y         -       A->Y  R     OR2X1          1  1.8    50   103    1859 
  regFile/g20923/Y         -       C->Y  R     OR3X1          1  2.8    72   112    1971 
  regFile/drc_bufs10993/Y  -       A->Y  F     INVX3          4  8.4    90    86    2057 
  regFile/drc_bufs10989/Y  -       A->Y  R     INVX3          8  8.8    79    85    2142 
  regFile/mem_reg[11][4]/D -       -     R     DFFRX2         8    -     -     0    2142 
#----------------------------------------------------------------------------------------



Path 29: MET (1 ps) Setup Check with Pin regFile/mem_reg[10][4]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[10][4]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     157                  
       Uncertainty:-     200                  
     Required Time:=    2143                  
      Launch Clock:-       0                  
         Data Path:-    2142                  
             Slack:=       1                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[74]/Q        -       CK->Q F     DFFHQX4        3  5.2    50   238     238 
  dspMemoryLogic/g1494/Y   -       A->Y  R     INVX3          2  4.8    46    51     288 
  dspMemoryLogic/g1490/Y   -       B->Y  F     NOR2X2         1  3.0    65    58     346 
  dspMemoryLogic/g1481/Y   -       B->Y  R     NAND2X4        2  3.6    43    52     398 
  dspMemoryLogic/g1423/Y   -       A->Y  R     AND3X4         1  4.8    83   286     684 
  dspMemoryLogic/g1414/Y   -       A->Y  F     INVX8          8 18.0    84    82     766 
  regFile/g17901/Y         -       A->Y  R     INVX4          7  8.7    64    72     838 
  regFile/g17757/Y         -       B->Y  R     AND2X4         4  6.0    67   190    1028 
  regFile/g17621/Y         -       B->Y  R     AND2X4         7  7.9    77   197    1225 
  regFile/drc_bufs20584/Y  -       A->Y  R     BUFX3          7  7.7    67   124    1349 
  regFile/g10676/Y         -       A->Y  R     AND2X1         1  2.4    65   162    1511 
  regFile/g10402/Y         -       B0->Y F     AOI21X2        1  1.8    99    60    1571 
  regFile/g10227/Y         -       A->Y  F     AND2X1         1  2.3    71   124    1695 
  regFile/g10159/Y         -       A->Y  R     NAND2X2        1  1.8    44    61    1756 
  regFile/g10086/Y         -       A->Y  R     OR2X1          1  1.8    50   103    1859 
  regFile/g20923/Y         -       C->Y  R     OR3X1          1  2.8    72   112    1971 
  regFile/drc_bufs10993/Y  -       A->Y  F     INVX3          4  8.4    90    86    2057 
  regFile/drc_bufs10992/Y  -       A->Y  R     INVX3          8  8.8    79    85    2142 
  regFile/mem_reg[10][4]/D -       -     R     DFFRX2         8    -     -     0    2142 
#----------------------------------------------------------------------------------------



Path 30: MET (1 ps) Setup Check with Pin regFile/mem_reg[8][4]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[8][4]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     157                  
       Uncertainty:-     200                  
     Required Time:=    2143                  
      Launch Clock:-       0                  
         Data Path:-    2142                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/CK      -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[74]/Q       -       CK->Q F     DFFHQX4        3  5.2    50   238     238 
  dspMemoryLogic/g1494/Y  -       A->Y  R     INVX3          2  4.8    46    51     288 
  dspMemoryLogic/g1490/Y  -       B->Y  F     NOR2X2         1  3.0    65    58     346 
  dspMemoryLogic/g1481/Y  -       B->Y  R     NAND2X4        2  3.6    43    52     398 
  dspMemoryLogic/g1423/Y  -       A->Y  R     AND3X4         1  4.8    83   286     684 
  dspMemoryLogic/g1414/Y  -       A->Y  F     INVX8          8 18.0    84    82     766 
  regFile/g17901/Y        -       A->Y  R     INVX4          7  8.7    64    72     838 
  regFile/g17757/Y        -       B->Y  R     AND2X4         4  6.0    67   190    1028 
  regFile/g17621/Y        -       B->Y  R     AND2X4         7  7.9    77   197    1225 
  regFile/drc_bufs20584/Y -       A->Y  R     BUFX3          7  7.7    67   124    1349 
  regFile/g10676/Y        -       A->Y  R     AND2X1         1  2.4    65   162    1511 
  regFile/g10402/Y        -       B0->Y F     AOI21X2        1  1.8    99    60    1571 
  regFile/g10227/Y        -       A->Y  F     AND2X1         1  2.3    71   124    1695 
  regFile/g10159/Y        -       A->Y  R     NAND2X2        1  1.8    44    61    1756 
  regFile/g10086/Y        -       A->Y  R     OR2X1          1  1.8    50   103    1859 
  regFile/g20923/Y        -       C->Y  R     OR3X1          1  2.8    72   112    1971 
  regFile/drc_bufs10993/Y -       A->Y  F     INVX3          4  8.4    90    86    2057 
  regFile/drc_bufs10989/Y -       A->Y  R     INVX3          8  8.8    79    85    2142 
  regFile/mem_reg[8][4]/D -       -     R     DFFRX2         8    -     -     0    2142 
#---------------------------------------------------------------------------------------



Path 31: MET (1 ps) Setup Check with Pin regFile/mem_reg[20][6]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[20][6]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     157                  
       Uncertainty:-     200                  
     Required Time:=    2143                  
      Launch Clock:-       0                  
         Data Path:-    2142                  
             Slack:=       1                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[74]/Q        -       CK->Q F     DFFHQX4        3  5.2    50   238     238 
  dspMemoryLogic/g1494/Y   -       A->Y  R     INVX3          2  4.8    46    51     288 
  dspMemoryLogic/g1490/Y   -       B->Y  F     NOR2X2         1  3.0    65    58     346 
  dspMemoryLogic/g1481/Y   -       B->Y  R     NAND2X4        2  3.6    43    52     398 
  dspMemoryLogic/g1423/Y   -       A->Y  R     AND3X4         1  4.8    83   286     684 
  dspMemoryLogic/g1414/Y   -       A->Y  F     INVX8          8 18.0    84    82     766 
  regFile/g17901/Y         -       A->Y  R     INVX4          7  8.7    64    72     838 
  regFile/g17757/Y         -       B->Y  R     AND2X4         4  6.0    67   190    1028 
  regFile/g17621/Y         -       B->Y  R     AND2X4         7  7.9    77   197    1225 
  regFile/drc_bufs20584/Y  -       A->Y  R     BUFX3          7  7.7    67   124    1349 
  regFile/g10747/Y         -       A->Y  R     AND2X1         1  2.4    65   162    1511 
  regFile/g10450/Y         -       B0->Y F     AOI21X2        1  1.8    99    60    1571 
  regFile/g10248/Y         -       A->Y  F     AND2X1         1  2.3    71   124    1695 
  regFile/g10168/Y         -       A->Y  R     NAND2X2        1  1.8    44    61    1756 
  regFile/g10089/Y         -       A->Y  R     OR2X1          1  1.8    50   103    1859 
  regFile/g20926/Y         -       C->Y  R     OR3X1          1  2.8    72   112    1971 
  regFile/drc_bufs11017/Y  -       A->Y  F     INVX3          4  8.4    90    86    2057 
  regFile/drc_bufs11016/Y  -       A->Y  R     INVX3          8  8.8    79    85    2142 
  regFile/mem_reg[20][6]/D -       -     R     DFFRX2         8    -     -     0    2142 
#----------------------------------------------------------------------------------------



Path 32: MET (1 ps) Setup Check with Pin regFile/mem_reg[22][6]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[22][6]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     157                  
       Uncertainty:-     200                  
     Required Time:=    2143                  
      Launch Clock:-       0                  
         Data Path:-    2142                  
             Slack:=       1                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[74]/Q        -       CK->Q F     DFFHQX4        3  5.2    50   238     238 
  dspMemoryLogic/g1494/Y   -       A->Y  R     INVX3          2  4.8    46    51     288 
  dspMemoryLogic/g1490/Y   -       B->Y  F     NOR2X2         1  3.0    65    58     346 
  dspMemoryLogic/g1481/Y   -       B->Y  R     NAND2X4        2  3.6    43    52     398 
  dspMemoryLogic/g1423/Y   -       A->Y  R     AND3X4         1  4.8    83   286     684 
  dspMemoryLogic/g1414/Y   -       A->Y  F     INVX8          8 18.0    84    82     766 
  regFile/g17901/Y         -       A->Y  R     INVX4          7  8.7    64    72     838 
  regFile/g17757/Y         -       B->Y  R     AND2X4         4  6.0    67   190    1028 
  regFile/g17621/Y         -       B->Y  R     AND2X4         7  7.9    77   197    1225 
  regFile/drc_bufs20584/Y  -       A->Y  R     BUFX3          7  7.7    67   124    1349 
  regFile/g10747/Y         -       A->Y  R     AND2X1         1  2.4    65   162    1511 
  regFile/g10450/Y         -       B0->Y F     AOI21X2        1  1.8    99    60    1571 
  regFile/g10248/Y         -       A->Y  F     AND2X1         1  2.3    71   124    1695 
  regFile/g10168/Y         -       A->Y  R     NAND2X2        1  1.8    44    61    1756 
  regFile/g10089/Y         -       A->Y  R     OR2X1          1  1.8    50   103    1859 
  regFile/g20926/Y         -       C->Y  R     OR3X1          1  2.8    72   112    1971 
  regFile/drc_bufs11017/Y  -       A->Y  F     INVX3          4  8.4    90    86    2057 
  regFile/drc_bufs11016/Y  -       A->Y  R     INVX3          8  8.8    79    85    2142 
  regFile/mem_reg[22][6]/D -       -     R     DFFRX2         8    -     -     0    2142 
#----------------------------------------------------------------------------------------



Path 33: MET (1 ps) Setup Check with Pin regFile/mem_reg[0][6]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[0][6]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     157                  
       Uncertainty:-     200                  
     Required Time:=    2143                  
      Launch Clock:-       0                  
         Data Path:-    2142                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/CK      -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[74]/Q       -       CK->Q F     DFFHQX4        3  5.2    50   238     238 
  dspMemoryLogic/g1494/Y  -       A->Y  R     INVX3          2  4.8    46    51     288 
  dspMemoryLogic/g1490/Y  -       B->Y  F     NOR2X2         1  3.0    65    58     346 
  dspMemoryLogic/g1481/Y  -       B->Y  R     NAND2X4        2  3.6    43    52     398 
  dspMemoryLogic/g1423/Y  -       A->Y  R     AND3X4         1  4.8    83   286     684 
  dspMemoryLogic/g1414/Y  -       A->Y  F     INVX8          8 18.0    84    82     766 
  regFile/g17901/Y        -       A->Y  R     INVX4          7  8.7    64    72     838 
  regFile/g17757/Y        -       B->Y  R     AND2X4         4  6.0    67   190    1028 
  regFile/g17621/Y        -       B->Y  R     AND2X4         7  7.9    77   197    1225 
  regFile/drc_bufs20584/Y -       A->Y  R     BUFX3          7  7.7    67   124    1349 
  regFile/g10747/Y        -       A->Y  R     AND2X1         1  2.4    65   162    1511 
  regFile/g10450/Y        -       B0->Y F     AOI21X2        1  1.8    99    60    1571 
  regFile/g10248/Y        -       A->Y  F     AND2X1         1  2.3    71   124    1695 
  regFile/g10168/Y        -       A->Y  R     NAND2X2        1  1.8    44    61    1756 
  regFile/g10089/Y        -       A->Y  R     OR2X1          1  1.8    50   103    1859 
  regFile/g20926/Y        -       C->Y  R     OR3X1          1  2.8    72   112    1971 
  regFile/drc_bufs11017/Y -       A->Y  F     INVX3          4  8.4    90    86    2057 
  regFile/drc_bufs11016/Y -       A->Y  R     INVX3          8  8.8    79    85    2142 
  regFile/mem_reg[0][6]/D -       -     R     DFFRX2         8    -     -     0    2142 
#---------------------------------------------------------------------------------------



Path 34: MET (1 ps) Setup Check with Pin regFile/mem_reg[14][6]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[14][6]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     157                  
       Uncertainty:-     200                  
     Required Time:=    2143                  
      Launch Clock:-       0                  
         Data Path:-    2142                  
             Slack:=       1                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[74]/Q        -       CK->Q F     DFFHQX4        3  5.2    50   238     238 
  dspMemoryLogic/g1494/Y   -       A->Y  R     INVX3          2  4.8    46    51     288 
  dspMemoryLogic/g1490/Y   -       B->Y  F     NOR2X2         1  3.0    65    58     346 
  dspMemoryLogic/g1481/Y   -       B->Y  R     NAND2X4        2  3.6    43    52     398 
  dspMemoryLogic/g1423/Y   -       A->Y  R     AND3X4         1  4.8    83   286     684 
  dspMemoryLogic/g1414/Y   -       A->Y  F     INVX8          8 18.0    84    82     766 
  regFile/g17901/Y         -       A->Y  R     INVX4          7  8.7    64    72     838 
  regFile/g17757/Y         -       B->Y  R     AND2X4         4  6.0    67   190    1028 
  regFile/g17621/Y         -       B->Y  R     AND2X4         7  7.9    77   197    1225 
  regFile/drc_bufs20584/Y  -       A->Y  R     BUFX3          7  7.7    67   124    1349 
  regFile/g10747/Y         -       A->Y  R     AND2X1         1  2.4    65   162    1511 
  regFile/g10450/Y         -       B0->Y F     AOI21X2        1  1.8    99    60    1571 
  regFile/g10248/Y         -       A->Y  F     AND2X1         1  2.3    71   124    1695 
  regFile/g10168/Y         -       A->Y  R     NAND2X2        1  1.8    44    61    1756 
  regFile/g10089/Y         -       A->Y  R     OR2X1          1  1.8    50   103    1859 
  regFile/g20926/Y         -       C->Y  R     OR3X1          1  2.8    72   112    1971 
  regFile/drc_bufs11017/Y  -       A->Y  F     INVX3          4  8.4    90    86    2057 
  regFile/drc_bufs11016/Y  -       A->Y  R     INVX3          8  8.8    79    85    2142 
  regFile/mem_reg[14][6]/D -       -     R     DFFRX2         8    -     -     0    2142 
#----------------------------------------------------------------------------------------



Path 35: MET (1 ps) Setup Check with Pin regFile/mem_reg[10][6]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[10][6]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     157                  
       Uncertainty:-     200                  
     Required Time:=    2143                  
      Launch Clock:-       0                  
         Data Path:-    2142                  
             Slack:=       1                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[74]/Q        -       CK->Q F     DFFHQX4        3  5.2    50   238     238 
  dspMemoryLogic/g1494/Y   -       A->Y  R     INVX3          2  4.8    46    51     288 
  dspMemoryLogic/g1490/Y   -       B->Y  F     NOR2X2         1  3.0    65    58     346 
  dspMemoryLogic/g1481/Y   -       B->Y  R     NAND2X4        2  3.6    43    52     398 
  dspMemoryLogic/g1423/Y   -       A->Y  R     AND3X4         1  4.8    83   286     684 
  dspMemoryLogic/g1414/Y   -       A->Y  F     INVX8          8 18.0    84    82     766 
  regFile/g17901/Y         -       A->Y  R     INVX4          7  8.7    64    72     838 
  regFile/g17757/Y         -       B->Y  R     AND2X4         4  6.0    67   190    1028 
  regFile/g17621/Y         -       B->Y  R     AND2X4         7  7.9    77   197    1225 
  regFile/drc_bufs20584/Y  -       A->Y  R     BUFX3          7  7.7    67   124    1349 
  regFile/g10747/Y         -       A->Y  R     AND2X1         1  2.4    65   162    1511 
  regFile/g10450/Y         -       B0->Y F     AOI21X2        1  1.8    99    60    1571 
  regFile/g10248/Y         -       A->Y  F     AND2X1         1  2.3    71   124    1695 
  regFile/g10168/Y         -       A->Y  R     NAND2X2        1  1.8    44    61    1756 
  regFile/g10089/Y         -       A->Y  R     OR2X1          1  1.8    50   103    1859 
  regFile/g20926/Y         -       C->Y  R     OR3X1          1  2.8    72   112    1971 
  regFile/drc_bufs11017/Y  -       A->Y  F     INVX3          4  8.4    90    86    2057 
  regFile/drc_bufs11016/Y  -       A->Y  R     INVX3          8  8.8    79    85    2142 
  regFile/mem_reg[10][6]/D -       -     R     DFFRX2         8    -     -     0    2142 
#----------------------------------------------------------------------------------------



Path 36: MET (1 ps) Setup Check with Pin regFile/mem_reg[9][6]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[9][6]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     157                  
       Uncertainty:-     200                  
     Required Time:=    2143                  
      Launch Clock:-       0                  
         Data Path:-    2142                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/CK      -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[74]/Q       -       CK->Q F     DFFHQX4        3  5.2    50   238     238 
  dspMemoryLogic/g1494/Y  -       A->Y  R     INVX3          2  4.8    46    51     288 
  dspMemoryLogic/g1490/Y  -       B->Y  F     NOR2X2         1  3.0    65    58     346 
  dspMemoryLogic/g1481/Y  -       B->Y  R     NAND2X4        2  3.6    43    52     398 
  dspMemoryLogic/g1423/Y  -       A->Y  R     AND3X4         1  4.8    83   286     684 
  dspMemoryLogic/g1414/Y  -       A->Y  F     INVX8          8 18.0    84    82     766 
  regFile/g17901/Y        -       A->Y  R     INVX4          7  8.7    64    72     838 
  regFile/g17757/Y        -       B->Y  R     AND2X4         4  6.0    67   190    1028 
  regFile/g17621/Y        -       B->Y  R     AND2X4         7  7.9    77   197    1225 
  regFile/drc_bufs20584/Y -       A->Y  R     BUFX3          7  7.7    67   124    1349 
  regFile/g10747/Y        -       A->Y  R     AND2X1         1  2.4    65   162    1511 
  regFile/g10450/Y        -       B0->Y F     AOI21X2        1  1.8    99    60    1571 
  regFile/g10248/Y        -       A->Y  F     AND2X1         1  2.3    71   124    1695 
  regFile/g10168/Y        -       A->Y  R     NAND2X2        1  1.8    44    61    1756 
  regFile/g10089/Y        -       A->Y  R     OR2X1          1  1.8    50   103    1859 
  regFile/g20926/Y        -       C->Y  R     OR3X1          1  2.8    72   112    1971 
  regFile/drc_bufs11017/Y -       A->Y  F     INVX3          4  8.4    90    86    2057 
  regFile/drc_bufs11016/Y -       A->Y  R     INVX3          8  8.8    79    85    2142 
  regFile/mem_reg[9][6]/D -       -     R     DFFRX2         8    -     -     0    2142 
#---------------------------------------------------------------------------------------



Path 37: MET (1 ps) Setup Check with Pin regFile/mem_reg[1][6]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[1][6]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     157                  
       Uncertainty:-     200                  
     Required Time:=    2143                  
      Launch Clock:-       0                  
         Data Path:-    2142                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/CK      -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[74]/Q       -       CK->Q F     DFFHQX4        3  5.2    50   238     238 
  dspMemoryLogic/g1494/Y  -       A->Y  R     INVX3          2  4.8    46    51     288 
  dspMemoryLogic/g1490/Y  -       B->Y  F     NOR2X2         1  3.0    65    58     346 
  dspMemoryLogic/g1481/Y  -       B->Y  R     NAND2X4        2  3.6    43    52     398 
  dspMemoryLogic/g1423/Y  -       A->Y  R     AND3X4         1  4.8    83   286     684 
  dspMemoryLogic/g1414/Y  -       A->Y  F     INVX8          8 18.0    84    82     766 
  regFile/g17901/Y        -       A->Y  R     INVX4          7  8.7    64    72     838 
  regFile/g17757/Y        -       B->Y  R     AND2X4         4  6.0    67   190    1028 
  regFile/g17621/Y        -       B->Y  R     AND2X4         7  7.9    77   197    1225 
  regFile/drc_bufs20584/Y -       A->Y  R     BUFX3          7  7.7    67   124    1349 
  regFile/g10747/Y        -       A->Y  R     AND2X1         1  2.4    65   162    1511 
  regFile/g10450/Y        -       B0->Y F     AOI21X2        1  1.8    99    60    1571 
  regFile/g10248/Y        -       A->Y  F     AND2X1         1  2.3    71   124    1695 
  regFile/g10168/Y        -       A->Y  R     NAND2X2        1  1.8    44    61    1756 
  regFile/g10089/Y        -       A->Y  R     OR2X1          1  1.8    50   103    1859 
  regFile/g20926/Y        -       C->Y  R     OR3X1          1  2.8    72   112    1971 
  regFile/drc_bufs11017/Y -       A->Y  F     INVX3          4  8.4    90    86    2057 
  regFile/drc_bufs11016/Y -       A->Y  R     INVX3          8  8.8    79    85    2142 
  regFile/mem_reg[1][6]/D -       -     R     DFFRX2         8    -     -     0    2142 
#---------------------------------------------------------------------------------------



Path 38: MET (1 ps) Setup Check with Pin regFile/mem_reg[1][4]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[1][4]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     157                  
       Uncertainty:-     200                  
     Required Time:=    2143                  
      Launch Clock:-       0                  
         Data Path:-    2142                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/CK      -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[74]/Q       -       CK->Q F     DFFHQX4        3  5.2    50   238     238 
  dspMemoryLogic/g1494/Y  -       A->Y  R     INVX3          2  4.8    46    51     288 
  dspMemoryLogic/g1490/Y  -       B->Y  F     NOR2X2         1  3.0    65    58     346 
  dspMemoryLogic/g1481/Y  -       B->Y  R     NAND2X4        2  3.6    43    52     398 
  dspMemoryLogic/g1423/Y  -       A->Y  R     AND3X4         1  4.8    83   286     684 
  dspMemoryLogic/g1414/Y  -       A->Y  F     INVX8          8 18.0    84    82     766 
  regFile/g17901/Y        -       A->Y  R     INVX4          7  8.7    64    72     838 
  regFile/g17757/Y        -       B->Y  R     AND2X4         4  6.0    67   190    1028 
  regFile/g17621/Y        -       B->Y  R     AND2X4         7  7.9    77   197    1225 
  regFile/drc_bufs20584/Y -       A->Y  R     BUFX3          7  7.7    67   124    1349 
  regFile/g10676/Y        -       A->Y  R     AND2X1         1  2.4    65   162    1511 
  regFile/g10402/Y        -       B0->Y F     AOI21X2        1  1.8    99    60    1571 
  regFile/g10227/Y        -       A->Y  F     AND2X1         1  2.3    71   124    1695 
  regFile/g10159/Y        -       A->Y  R     NAND2X2        1  1.8    44    61    1756 
  regFile/g10086/Y        -       A->Y  R     OR2X1          1  1.8    50   103    1859 
  regFile/g20923/Y        -       C->Y  R     OR3X1          1  2.8    72   112    1971 
  regFile/drc_bufs10993/Y -       A->Y  F     INVX3          4  8.4    90    86    2057 
  regFile/drc_bufs10992/Y -       A->Y  R     INVX3          8  8.8    79    85    2142 
  regFile/mem_reg[1][4]/D -       -     R     DFFRX2         8    -     -     0    2142 
#---------------------------------------------------------------------------------------



Path 39: MET (1 ps) Setup Check with Pin ALUFF/q_reg[14]/CK->D
          Group: C2C
     Startpoint: (R) DECFF/q_reg[34]/CK
          Clock: (R) clk
       Endpoint: (R) ALUFF/q_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     198                  
       Uncertainty:-     200                  
     Required Time:=    4602                  
      Launch Clock:-       0                  
         Data Path:-    4601                  
             Slack:=       1                  

#-------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                              (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------
  DECFF/q_reg[34]/CK                     -       -      R     (arrival)    202    -     0     -       0 
  DECFF/q_reg[34]/Q                      -       CK->Q  R     DFFHQX8       11 13.7    55   252     252 
  alu/qmult0/mul_153_37/g7662/Y          -       A->Y   F     INVX2          2  4.2    70    68     321 
  alu/qmult0/mul_153_37/g7529/Y          -       A1N->Y F     AOI2BB1X4      1  2.7    56   172     492 
  alu/qmult0/mul_153_37/g7454/Y          -       A->Y   R     INVX3          2  4.0    42    50     543 
  alu/qmult0/mul_153_37/g7296/Y          -       B->Y   R     OR2X6          2  4.0    32    89     632 
  alu/qmult0/mul_153_37/drc_bufs8723/Y   -       A->Y   R     BUFX6          6 12.9    60    96     728 
  alu/qmult0/mul_153_37/g7130/Y          -       A0->Y  F     OAI22X4        1  1.9    98   127     855 
  alu/qmult0/mul_153_37/drc_bufs10117/Y  -       A->Y   F     BUFX3          1  2.1    34   109     964 
  alu/qmult0/mul_153_37/cdnfadd_014_0/CO (p)     CI->CO F     ADDFX1         1  2.1    79   189    1153 
  alu/qmult0/mul_153_37/cdnfadd_015_2/S  (p)     CI->S  R     ADDFX1         1  2.8    87   331    1484 
  alu/qmult0/mul_153_37/cdnfadd_015_4/S  (p)     B->S   F     ADDFHX1        1  2.4    83   317    1801 
  alu/qmult0/mul_153_37/cdnfadd_015_5/S  (p)     CI->S  R     ADDFHX2        2  6.4   107   364    2165 
  alu/qmult0/mul_153_37/g6971/Y          -       A->Y   F     NAND2X6        3  5.1    92   117    2282 
  alu/qmult0/mul_153_37/g8701/Y          -       AN->Y  F     NOR2BX2        1  1.8    51   123    2405 
  alu/qmult0/mul_153_37/g8713/Y          -       A->Y   R     XNOR2X1        2  3.2    84   235    2640 
  alu/g2080/Y                            -       B1->Y  R     AO22X4         6  8.5    92   228    2869 
  alu/qadd0/add_184_27/g401/CO           -       B->CO  R     ADDHX1         1  2.4    65   174    3043 
  alu/qadd0/add_184_27/g394/CO           -       CI->CO R     ADDFHX2        2  3.4    72   219    3262 
  alu/qadd0/add_184_27/g393/Y            -       A->Y   F     INVX2          1  3.0    58    70    3331 
  alu/qadd0/add_184_27/g392/Y            -       B->Y   R     NOR2X4         2  4.8    80    75    3406 
  alu/qadd0/add_184_27/g389/Y            -       B->Y   F     NAND2X4        1  3.0    84    90    3496 
  alu/qadd0/add_184_27/g388/Y            -       B->Y   R     NAND2X4        2  4.2    46    62    3559 
  alu/qadd0/add_184_27/g385/Y            -       B->Y   F     NAND2X4        2  4.5   100    86    3645 
  alu/qadd0/add_184_27/g2/Y              -       B->Y   R     NOR2BX4        1  4.8    86    94    3738 
  alu/qadd0/add_184_27/g379/Y            -       B->Y   F     NOR2X8         7 11.3    66    73    3812 
  alu/qadd0/add_184_27/g373/Y            -       C->Y   R     NOR3BX4        1  3.2   104    91    3903 
  alu/qadd0/add_184_27/g367/Y            -       C0->Y  F     AOI211X4       1  2.0    96    73    3976 
  alu/qadd0/add_184_27/g363/Y            -       B->Y   R     XNOR2X1        1  2.4    68   212    4188 
  alu/qadd0/g1855/Y                      -       A->Y   F     INVX2          1  2.3    48    62    4250 
  alu/qadd0/g1816/Y                      -       B->Y   R     NOR2X2         1  3.2    99    85    4335 
  alu/qadd0/g1751/Y                      -       B0->Y  F     AOI21X4        1  3.0    96    72    4407 
  alu/qadd0/g1730/Y                      -       B->Y   R     NAND2X4        1  3.2    43    65    4472 
  alu/g3532/Y                            -       B->Y   F     NAND2X4        1  2.3    72    68    4539 
  alu/g3403/Y                            -       A->Y   R     NAND2X2        1  1.8    44    62    4601 
  ALUFF/q_reg[14]/D                      -       -      R     DFFTRXL        1    -     -     0    4601 
#-------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 40: MET (1 ps) Setup Check with Pin ALUFF/q_reg[7]/CK->D
          Group: C2C
     Startpoint: (R) DECFF/q_reg[33]/CK
          Clock: (R) clk
       Endpoint: (R) ALUFF/q_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     207                  
       Uncertainty:-     200                  
     Required Time:=    4593                  
      Launch Clock:-       0                  
         Data Path:-    4592                  
             Slack:=       1                  

#-------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                              (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------
  DECFF/q_reg[33]/CK                      -       -     R     (arrival)    202    -     0     -       0 
  DECFF/q_reg[33]/Q                       -       CK->Q F     DFFHQX8        9 12.6    62   275     275 
  alu/qmult0/mul_153_37/g7807/Y           -       A->Y  F     BUFX6          7 11.6    68   110     385 
  alu/qmult0/mul_153_37/g7817/Y           -       A->Y  R     INVX4          7 11.5    75    72     457 
  alu/qmult0/mul_153_37/g9898/Y           -       B0->Y R     OA22X4         2  5.6    70   242     699 
  alu/qmult0/mul_153_37/g7228/Y           -       A1->Y F     OAI22X4        1  1.9    97   116     815 
  alu/qmult0/mul_153_37/drc_bufs8894/Y    -       A->Y  F     BUFX3          1  2.3    36   110     924 
  alu/qmult0/mul_153_37/cdnfadd_006_0/S   (p)     B->S  R     ADDFX1         1  2.4    79   313    1237 
  alu/qmult0/mul_153_37/cdnfadd_006_1/S   (p)     CI->S F     ADDFHX2        2  4.5    96   339    1576 
  alu/qmult0/mul_153_37/g7061/Y           -       A->Y  R     INVX2          2  5.6    78    90    1666 
  alu/qmult0/mul_153_37/g7051/Y           -       A1->Y F     OAI21X4        1  3.1    98   104    1770 
  alu/qmult0/mul_153_37/g7039/Y           -       A->Y  R     NAND2X4        1  3.2    44    70    1840 
  alu/qmult0/mul_153_37/g7033/Y           -       A1->Y F     AOI21X4        1  3.1    92    92    1932 
  alu/qmult0/mul_153_37/g7027/Y           -       A1->Y R     OAI21X4        1  3.2    78    93    2025 
  alu/qmult0/mul_153_37/g7016/Y           -       B->Y  F     NOR2X4         1  3.0    47    62    2086 
  alu/qmult0/mul_153_37/g7005/Y           -       B->Y  R     NOR2X4         1  3.2    62    60    2147 
  alu/qmult0/mul_153_37/g7003/Y           -       B->Y  F     NOR2X4         1  3.0    50    54    2200 
  alu/qmult0/mul_153_37/g6998/Y           -       B->Y  R     NOR2X4         1  4.0    70    67    2267 
  alu/qmult0/mul_153_37/g6942/Y           -       B->Y  F     NOR2X6         1  4.5    52    57    2324 
  alu/qmult0/mul_153_37/g6929/Y           -       B->Y  R     NOR2X8         3  7.6    70    66    2390 
  alu/qmult0/mul_153_37/g6923/Y           -       A->Y  F     NOR2X6         1  4.5    48    64    2454 
  alu/qmult0/mul_153_37/g6920/Y           -       B->Y  R     NOR2X8         4 10.0    83    72    2526 
  alu/qmult0/mul_153_37/g6913/Y           -       B->Y  F     NOR2X6         2  4.6    50    63    2589 
  alu/qmult0/mul_153_37/g8699/Y           -       B->Y  R     NOR2BX2        1  2.2    78    73    2662 
  alu/qmult0/mul_153_37/g8012/S           -       B->S  F     ADDHX2         2  4.1    81   225    2887 
  alu/g2192/Y                             -       B->Y  R     NAND2X4        1  4.0    48    60    2947 
  alu/g2190/Y                             -       B->Y  F     NAND2X6        5  6.3    98    85    3032 
  alu/qadd0/g846/Y                        -       A->Y  R     INVX2          2  3.4    56    78    3111 
  alu/qadd0/g1939/Y                       -       B->Y  F     MXI2X6         5 11.4    70   286    3396 
  alu/qadd0/final_adder_sub_196_28/g457/Y -       B->Y  R     NOR2X4         3  6.6   100    91    3488 
  alu/qadd0/final_adder_sub_196_28/g402/Y -       A1->Y F     OAI21X4        1  2.3    83   109    3596 
  alu/qadd0/final_adder_sub_196_28/g388/Y -       B->Y  F     OR2X6          3  6.3    58   158    3754 
  alu/qadd0/final_adder_sub_196_28/g387/Y -       A->Y  R     INVX2          2  3.0    46    55    3810 
  alu/qadd0/final_adder_sub_196_28/g3/Y   -       A1->Y R     OA21X1         1  1.8    55   160    3970 
  alu/qadd0/final_adder_sub_196_28/g584/Y -       A1->Y R     OA21X1         1  2.0    59   167    4137 
  alu/qadd0/final_adder_sub_196_28/g582/Y -       B->Y  R     XNOR2X1        1  3.2    84   169    4306 
  alu/qadd0/g1762/Y                       -       B->Y  F     NAND2X4        1  3.1    86    93    4399 
  alu/qadd0/g1727/Y                       -       A->Y  R     NAND2X4        1  3.2    43    64    4463 
  alu/g3525/Y                             -       B->Y  F     NAND2X4        1  2.3    72    68    4530 
  alu/g3408/Y                             -       A->Y  R     NAND2X2        1  1.8    44    62    4592 
  ALUFF/q_reg[7]/D                        -       -     R     DFFTRX2        1    -     -     0    4592 
#-------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 41: MET (1 ps) Setup Check with Pin ALUFF/q_reg[1]/CK->D
          Group: C2C
     Startpoint: (R) DECFF/q_reg[41]/CK
          Clock: (R) clk
       Endpoint: (R) ALUFF/q_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     202                  
       Uncertainty:-     200                  
     Required Time:=    4598                  
      Launch Clock:-       0                  
         Data Path:-    4596                  
             Slack:=       1                  

#-------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                              (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------
  DECFF/q_reg[41]/CK                     -       -      R     (arrival)    202    -     0     -       0 
  DECFF/q_reg[41]/Q                      -       CK->Q  R     DFFQX4         5  7.2    52   225     225 
  alu/qmult0/mul_153_37/g7843/Y          -       A->Y   F     INVX2          2  3.3    58    61     286 
  alu/qmult0/mul_153_37/g7842/Y          -       A->Y   F     BUFX6          5  7.8    52    99     385 
  alu/qmult0/mul_153_37/g7841/Y          -       A->Y   F     BUFX6          7  9.9    61   101     486 
  alu/qmult0/mul_153_37/g7832/Y          -       A->Y   R     INVX4          8 11.7    75    69     556 
  alu/qmult0/mul_153_37/g9853/Y          -       A0->Y  R     OA22X4         2  5.6    70   259     814 
  alu/qmult0/mul_153_37/g7139/Y          -       A1->Y  F     OAI22X4        1  2.4   107   119     934 
  alu/qmult0/mul_153_37/cdnfadd_015_1/S  (p)     A->S   R     ADDFX1         1  2.8    87   339    1273 
  alu/qmult0/mul_153_37/cdnfadd_015_3/CO (p)     B->CO  R     ADDFHX1        1  2.8    80   230    1502 
  alu/qmult0/mul_153_37/cdnfadd_016_5/S  (p)     B->S   F     ADDFHX1        1  2.4    83   313    1816 
  alu/qmult0/mul_153_37/cdnfadd_016_6/CO (p)     CI->CO F     ADDFHX2        1  1.9    62   207    2023 
  alu/qmult0/mul_153_37/drc_bufs7973/Y   -       A->Y   R     INVX1          1  2.8    75    76    2099 
  alu/qmult0/mul_153_37/drc_bufs7971/Y   -       A->Y   F     INVX3          2  6.0    70    76    2174 
  alu/qmult0/mul_153_37/g6962/Y          -       B->Y   R     NAND2X4        2  4.2    48    56    2230 
  alu/qmult0/mul_153_37/g6931/Y          -       A1->Y  F     AOI21X4        2  4.0   105   101    2332 
  alu/qmult0/mul_153_37/g6917/Y          -       A0->Y  R     AOI21X4        2  4.4    82   117    2449 
  alu/qmult0/mul_153_37/g6909/Y          -       A0->Y  F     OAI21X4        1  4.5   114   133    2582 
  alu/qmult0/mul_153_37/g6907/Y          -       B->Y   R     NOR2X8         5 11.0    96   102    2684 
  alu/qmult0/mul_153_37/g6903/Y          -       B->Y   F     NOR2X6         1  4.5    48    69    2753 
  alu/qmult0/mul_153_37/g6898/Y          -       B->Y   R     NOR2X8         4  9.2    78    69    2822 
  alu/qmult0/mul_153_37/g6894/Y          -       B->Y   F     XOR2X1         2  3.0    92   203    3026 
  alu/g2185/Y                            -       A1N->Y F     OAI2BB1X4      1  2.3    74   145    3170 
  alu/drc_bufs4070/Y                     -       A->Y   F     BUFX6          5 10.0    62   112    3282 
  alu/qadd0/g844/Y                       -       A->Y   R     INVX6          2  5.6    36    46    3328 
  alu/qadd0/g933/Y                       -       B->Y   F     NOR2BX4        3  6.3    72    53    3380 
  alu/qadd0/drc_bufs2020/Y               -       A->Y   F     BUFX2          1  2.3    46   109    3489 
  alu/qadd0/g2153/Y                      -       C->Y   F     OR3X6          1  3.0    60   188    3678 
  alu/qadd0/g1837/Y                      -       B->Y   R     NOR2X4         1  3.2    63    66    3744 
  alu/qadd0/g1805/Y                      -       A->Y   F     NAND2X4        1  3.0    86    92    3836 
  alu/qadd0/g2149/Y                      -       B0->Y  R     AOI2BB1X4      1  4.0    73    96    3932 
  alu/qadd0/g1786/Y                      -       B->Y   F     NOR2X6         1  4.5    45    58    3990 
  alu/qadd0/g1785/Y                      -       B->Y   R     NAND2X8        3  8.4    53    44    4034 
  alu/qadd0/g1781/Y                      -       B->Y   F     NAND2X6        1  4.5    82    78    4112 
  alu/qadd0/g1780/Y                      -       A->Y   R     INVX8          8 17.1    65    68    4180 
  alu/qadd0/fopt1933/Y                   -       A->Y   F     INVX6          1  4.5    40    52    4232 
  alu/qadd0/fopt1932/Y                   -       A->Y   R     INVX8          8 13.9    50    46    4279 
  alu/qadd0/g2146/Y                      -       A1N->Y R     OAI2BB1X4      1  3.2    57   179    4457 
  alu/g3519/Y                            -       B->Y   F     NAND2X4        1  3.1    83    80    4538 
  alu/g3400/Y                            -       A->Y   R     NAND2X4        1  1.8    35    58    4596 
  ALUFF/q_reg[1]/D                       -       -      R     DFFTRX2        1    -     -     0    4596 
#-------------------------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 42: MET (2 ps) Setup Check with Pin regFile/mem_reg[2][4]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[2][4]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     157                  
       Uncertainty:-     200                  
     Required Time:=    2143                  
      Launch Clock:-       0                  
         Data Path:-    2142                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/CK      -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[74]/Q       -       CK->Q F     DFFHQX4        3  5.2    50   238     238 
  dspMemoryLogic/g1494/Y  -       A->Y  R     INVX3          2  4.8    46    51     288 
  dspMemoryLogic/g1490/Y  -       B->Y  F     NOR2X2         1  3.0    65    58     346 
  dspMemoryLogic/g1481/Y  -       B->Y  R     NAND2X4        2  3.6    43    52     398 
  dspMemoryLogic/g1423/Y  -       A->Y  R     AND3X4         1  4.8    83   286     684 
  dspMemoryLogic/g1414/Y  -       A->Y  F     INVX8          8 18.0    84    82     766 
  regFile/g17901/Y        -       A->Y  R     INVX4          7  8.7    64    72     838 
  regFile/g17757/Y        -       B->Y  R     AND2X4         4  6.0    67   190    1028 
  regFile/g17621/Y        -       B->Y  R     AND2X4         7  7.9    77   197    1225 
  regFile/drc_bufs20584/Y -       A->Y  R     BUFX3          7  7.7    67   124    1349 
  regFile/g10676/Y        -       A->Y  R     AND2X1         1  2.4    65   162    1511 
  regFile/g10402/Y        -       B0->Y F     AOI21X2        1  1.8    99    60    1571 
  regFile/g10227/Y        -       A->Y  F     AND2X1         1  2.3    71   124    1695 
  regFile/g10159/Y        -       A->Y  R     NAND2X2        1  1.8    44    61    1756 
  regFile/g10086/Y        -       A->Y  R     OR2X1          1  1.8    50   103    1859 
  regFile/g20923/Y        -       C->Y  R     OR3X1          1  2.8    72   112    1971 
  regFile/drc_bufs10993/Y -       A->Y  F     INVX3          4  8.4    90    86    2057 
  regFile/drc_bufs10991/Y -       A->Y  R     INVX3          8  8.7    79    85    2142 
  regFile/mem_reg[2][4]/D -       -     R     DFFRX2         8    -     -     0    2142 
#---------------------------------------------------------------------------------------



Path 43: MET (2 ps) Setup Check with Pin regFile/mem_reg[26][4]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[26][4]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     157                  
       Uncertainty:-     200                  
     Required Time:=    2143                  
      Launch Clock:-       0                  
         Data Path:-    2142                  
             Slack:=       2                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[74]/Q        -       CK->Q F     DFFHQX4        3  5.2    50   238     238 
  dspMemoryLogic/g1494/Y   -       A->Y  R     INVX3          2  4.8    46    51     288 
  dspMemoryLogic/g1490/Y   -       B->Y  F     NOR2X2         1  3.0    65    58     346 
  dspMemoryLogic/g1481/Y   -       B->Y  R     NAND2X4        2  3.6    43    52     398 
  dspMemoryLogic/g1423/Y   -       A->Y  R     AND3X4         1  4.8    83   286     684 
  dspMemoryLogic/g1414/Y   -       A->Y  F     INVX8          8 18.0    84    82     766 
  regFile/g17901/Y         -       A->Y  R     INVX4          7  8.7    64    72     838 
  regFile/g17757/Y         -       B->Y  R     AND2X4         4  6.0    67   190    1028 
  regFile/g17621/Y         -       B->Y  R     AND2X4         7  7.9    77   197    1225 
  regFile/drc_bufs20584/Y  -       A->Y  R     BUFX3          7  7.7    67   124    1349 
  regFile/g10676/Y         -       A->Y  R     AND2X1         1  2.4    65   162    1511 
  regFile/g10402/Y         -       B0->Y F     AOI21X2        1  1.8    99    60    1571 
  regFile/g10227/Y         -       A->Y  F     AND2X1         1  2.3    71   124    1695 
  regFile/g10159/Y         -       A->Y  R     NAND2X2        1  1.8    44    61    1756 
  regFile/g10086/Y         -       A->Y  R     OR2X1          1  1.8    50   103    1859 
  regFile/g20923/Y         -       C->Y  R     OR3X1          1  2.8    72   112    1971 
  regFile/drc_bufs10993/Y  -       A->Y  F     INVX3          4  8.4    90    86    2057 
  regFile/drc_bufs10991/Y  -       A->Y  R     INVX3          8  8.7    79    85    2142 
  regFile/mem_reg[26][4]/D -       -     R     DFFRX2         8    -     -     0    2142 
#----------------------------------------------------------------------------------------



Path 44: MET (2 ps) Setup Check with Pin regFile/mem_reg[24][4]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[24][4]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     157                  
       Uncertainty:-     200                  
     Required Time:=    2143                  
      Launch Clock:-       0                  
         Data Path:-    2142                  
             Slack:=       2                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[74]/Q        -       CK->Q F     DFFHQX4        3  5.2    50   238     238 
  dspMemoryLogic/g1494/Y   -       A->Y  R     INVX3          2  4.8    46    51     288 
  dspMemoryLogic/g1490/Y   -       B->Y  F     NOR2X2         1  3.0    65    58     346 
  dspMemoryLogic/g1481/Y   -       B->Y  R     NAND2X4        2  3.6    43    52     398 
  dspMemoryLogic/g1423/Y   -       A->Y  R     AND3X4         1  4.8    83   286     684 
  dspMemoryLogic/g1414/Y   -       A->Y  F     INVX8          8 18.0    84    82     766 
  regFile/g17901/Y         -       A->Y  R     INVX4          7  8.7    64    72     838 
  regFile/g17757/Y         -       B->Y  R     AND2X4         4  6.0    67   190    1028 
  regFile/g17621/Y         -       B->Y  R     AND2X4         7  7.9    77   197    1225 
  regFile/drc_bufs20584/Y  -       A->Y  R     BUFX3          7  7.7    67   124    1349 
  regFile/g10676/Y         -       A->Y  R     AND2X1         1  2.4    65   162    1511 
  regFile/g10402/Y         -       B0->Y F     AOI21X2        1  1.8    99    60    1571 
  regFile/g10227/Y         -       A->Y  F     AND2X1         1  2.3    71   124    1695 
  regFile/g10159/Y         -       A->Y  R     NAND2X2        1  1.8    44    61    1756 
  regFile/g10086/Y         -       A->Y  R     OR2X1          1  1.8    50   103    1859 
  regFile/g20923/Y         -       C->Y  R     OR3X1          1  2.8    72   112    1971 
  regFile/drc_bufs10993/Y  -       A->Y  F     INVX3          4  8.4    90    86    2057 
  regFile/drc_bufs10991/Y  -       A->Y  R     INVX3          8  8.7    79    85    2142 
  regFile/mem_reg[24][4]/D -       -     R     DFFRX2         8    -     -     0    2142 
#----------------------------------------------------------------------------------------



Path 45: MET (2 ps) Setup Check with Pin regFile/mem_reg[13][4]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[13][4]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     157                  
       Uncertainty:-     200                  
     Required Time:=    2143                  
      Launch Clock:-       0                  
         Data Path:-    2142                  
             Slack:=       2                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[74]/Q        -       CK->Q F     DFFHQX4        3  5.2    50   238     238 
  dspMemoryLogic/g1494/Y   -       A->Y  R     INVX3          2  4.8    46    51     288 
  dspMemoryLogic/g1490/Y   -       B->Y  F     NOR2X2         1  3.0    65    58     346 
  dspMemoryLogic/g1481/Y   -       B->Y  R     NAND2X4        2  3.6    43    52     398 
  dspMemoryLogic/g1423/Y   -       A->Y  R     AND3X4         1  4.8    83   286     684 
  dspMemoryLogic/g1414/Y   -       A->Y  F     INVX8          8 18.0    84    82     766 
  regFile/g17901/Y         -       A->Y  R     INVX4          7  8.7    64    72     838 
  regFile/g17757/Y         -       B->Y  R     AND2X4         4  6.0    67   190    1028 
  regFile/g17621/Y         -       B->Y  R     AND2X4         7  7.9    77   197    1225 
  regFile/drc_bufs20584/Y  -       A->Y  R     BUFX3          7  7.7    67   124    1349 
  regFile/g10676/Y         -       A->Y  R     AND2X1         1  2.4    65   162    1511 
  regFile/g10402/Y         -       B0->Y F     AOI21X2        1  1.8    99    60    1571 
  regFile/g10227/Y         -       A->Y  F     AND2X1         1  2.3    71   124    1695 
  regFile/g10159/Y         -       A->Y  R     NAND2X2        1  1.8    44    61    1756 
  regFile/g10086/Y         -       A->Y  R     OR2X1          1  1.8    50   103    1859 
  regFile/g20923/Y         -       C->Y  R     OR3X1          1  2.8    72   112    1971 
  regFile/drc_bufs10993/Y  -       A->Y  F     INVX3          4  8.4    90    86    2057 
  regFile/drc_bufs10991/Y  -       A->Y  R     INVX3          8  8.7    79    85    2142 
  regFile/mem_reg[13][4]/D -       -     R     DFFRX2         8    -     -     0    2142 
#----------------------------------------------------------------------------------------



Path 46: MET (2 ps) Setup Check with Pin regFile/mem_reg[21][6]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[21][6]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     157                  
       Uncertainty:-     200                  
     Required Time:=    2143                  
      Launch Clock:-       0                  
         Data Path:-    2142                  
             Slack:=       2                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[74]/Q        -       CK->Q F     DFFHQX4        3  5.2    50   238     238 
  dspMemoryLogic/g1494/Y   -       A->Y  R     INVX3          2  4.8    46    51     288 
  dspMemoryLogic/g1490/Y   -       B->Y  F     NOR2X2         1  3.0    65    58     346 
  dspMemoryLogic/g1481/Y   -       B->Y  R     NAND2X4        2  3.6    43    52     398 
  dspMemoryLogic/g1423/Y   -       A->Y  R     AND3X4         1  4.8    83   286     684 
  dspMemoryLogic/g1414/Y   -       A->Y  F     INVX8          8 18.0    84    82     766 
  regFile/g17901/Y         -       A->Y  R     INVX4          7  8.7    64    72     838 
  regFile/g17757/Y         -       B->Y  R     AND2X4         4  6.0    67   190    1028 
  regFile/g17621/Y         -       B->Y  R     AND2X4         7  7.9    77   197    1225 
  regFile/drc_bufs20584/Y  -       A->Y  R     BUFX3          7  7.7    67   124    1349 
  regFile/g10747/Y         -       A->Y  R     AND2X1         1  2.4    65   162    1511 
  regFile/g10450/Y         -       B0->Y F     AOI21X2        1  1.8    99    60    1571 
  regFile/g10248/Y         -       A->Y  F     AND2X1         1  2.3    71   124    1695 
  regFile/g10168/Y         -       A->Y  R     NAND2X2        1  1.8    44    61    1756 
  regFile/g10089/Y         -       A->Y  R     OR2X1          1  1.8    50   103    1859 
  regFile/g20926/Y         -       C->Y  R     OR3X1          1  2.8    72   112    1971 
  regFile/drc_bufs11017/Y  -       A->Y  F     INVX3          4  8.4    90    86    2057 
  regFile/drc_bufs11014/Y  -       A->Y  R     INVX3          8  8.7    79    85    2142 
  regFile/mem_reg[21][6]/D -       -     R     DFFRX2         8    -     -     0    2142 
#----------------------------------------------------------------------------------------



Path 47: MET (2 ps) Setup Check with Pin regFile/mem_reg[23][6]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[23][6]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     157                  
       Uncertainty:-     200                  
     Required Time:=    2143                  
      Launch Clock:-       0                  
         Data Path:-    2142                  
             Slack:=       2                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[74]/Q        -       CK->Q F     DFFHQX4        3  5.2    50   238     238 
  dspMemoryLogic/g1494/Y   -       A->Y  R     INVX3          2  4.8    46    51     288 
  dspMemoryLogic/g1490/Y   -       B->Y  F     NOR2X2         1  3.0    65    58     346 
  dspMemoryLogic/g1481/Y   -       B->Y  R     NAND2X4        2  3.6    43    52     398 
  dspMemoryLogic/g1423/Y   -       A->Y  R     AND3X4         1  4.8    83   286     684 
  dspMemoryLogic/g1414/Y   -       A->Y  F     INVX8          8 18.0    84    82     766 
  regFile/g17901/Y         -       A->Y  R     INVX4          7  8.7    64    72     838 
  regFile/g17757/Y         -       B->Y  R     AND2X4         4  6.0    67   190    1028 
  regFile/g17621/Y         -       B->Y  R     AND2X4         7  7.9    77   197    1225 
  regFile/drc_bufs20584/Y  -       A->Y  R     BUFX3          7  7.7    67   124    1349 
  regFile/g10747/Y         -       A->Y  R     AND2X1         1  2.4    65   162    1511 
  regFile/g10450/Y         -       B0->Y F     AOI21X2        1  1.8    99    60    1571 
  regFile/g10248/Y         -       A->Y  F     AND2X1         1  2.3    71   124    1695 
  regFile/g10168/Y         -       A->Y  R     NAND2X2        1  1.8    44    61    1756 
  regFile/g10089/Y         -       A->Y  R     OR2X1          1  1.8    50   103    1859 
  regFile/g20926/Y         -       C->Y  R     OR3X1          1  2.8    72   112    1971 
  regFile/drc_bufs11017/Y  -       A->Y  F     INVX3          4  8.4    90    86    2057 
  regFile/drc_bufs11014/Y  -       A->Y  R     INVX3          8  8.7    79    85    2142 
  regFile/mem_reg[23][6]/D -       -     R     DFFRX2         8    -     -     0    2142 
#----------------------------------------------------------------------------------------



Path 48: MET (2 ps) Setup Check with Pin regFile/mem_reg[6][6]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[6][6]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     157                  
       Uncertainty:-     200                  
     Required Time:=    2143                  
      Launch Clock:-       0                  
         Data Path:-    2142                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/CK      -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[74]/Q       -       CK->Q F     DFFHQX4        3  5.2    50   238     238 
  dspMemoryLogic/g1494/Y  -       A->Y  R     INVX3          2  4.8    46    51     288 
  dspMemoryLogic/g1490/Y  -       B->Y  F     NOR2X2         1  3.0    65    58     346 
  dspMemoryLogic/g1481/Y  -       B->Y  R     NAND2X4        2  3.6    43    52     398 
  dspMemoryLogic/g1423/Y  -       A->Y  R     AND3X4         1  4.8    83   286     684 
  dspMemoryLogic/g1414/Y  -       A->Y  F     INVX8          8 18.0    84    82     766 
  regFile/g17901/Y        -       A->Y  R     INVX4          7  8.7    64    72     838 
  regFile/g17757/Y        -       B->Y  R     AND2X4         4  6.0    67   190    1028 
  regFile/g17621/Y        -       B->Y  R     AND2X4         7  7.9    77   197    1225 
  regFile/drc_bufs20584/Y -       A->Y  R     BUFX3          7  7.7    67   124    1349 
  regFile/g10747/Y        -       A->Y  R     AND2X1         1  2.4    65   162    1511 
  regFile/g10450/Y        -       B0->Y F     AOI21X2        1  1.8    99    60    1571 
  regFile/g10248/Y        -       A->Y  F     AND2X1         1  2.3    71   124    1695 
  regFile/g10168/Y        -       A->Y  R     NAND2X2        1  1.8    44    61    1756 
  regFile/g10089/Y        -       A->Y  R     OR2X1          1  1.8    50   103    1859 
  regFile/g20926/Y        -       C->Y  R     OR3X1          1  2.8    72   112    1971 
  regFile/drc_bufs11017/Y -       A->Y  F     INVX3          4  8.4    90    86    2057 
  regFile/drc_bufs11013/Y -       A->Y  R     INVX3          8  8.7    79    85    2142 
  regFile/mem_reg[6][6]/D -       -     R     DFFRX2         8    -     -     0    2142 
#---------------------------------------------------------------------------------------



Path 49: MET (2 ps) Setup Check with Pin regFile/mem_reg[4][6]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[4][6]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     157                  
       Uncertainty:-     200                  
     Required Time:=    2143                  
      Launch Clock:-       0                  
         Data Path:-    2142                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/CK      -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[74]/Q       -       CK->Q F     DFFHQX4        3  5.2    50   238     238 
  dspMemoryLogic/g1494/Y  -       A->Y  R     INVX3          2  4.8    46    51     288 
  dspMemoryLogic/g1490/Y  -       B->Y  F     NOR2X2         1  3.0    65    58     346 
  dspMemoryLogic/g1481/Y  -       B->Y  R     NAND2X4        2  3.6    43    52     398 
  dspMemoryLogic/g1423/Y  -       A->Y  R     AND3X4         1  4.8    83   286     684 
  dspMemoryLogic/g1414/Y  -       A->Y  F     INVX8          8 18.0    84    82     766 
  regFile/g17901/Y        -       A->Y  R     INVX4          7  8.7    64    72     838 
  regFile/g17757/Y        -       B->Y  R     AND2X4         4  6.0    67   190    1028 
  regFile/g17621/Y        -       B->Y  R     AND2X4         7  7.9    77   197    1225 
  regFile/drc_bufs20584/Y -       A->Y  R     BUFX3          7  7.7    67   124    1349 
  regFile/g10747/Y        -       A->Y  R     AND2X1         1  2.4    65   162    1511 
  regFile/g10450/Y        -       B0->Y F     AOI21X2        1  1.8    99    60    1571 
  regFile/g10248/Y        -       A->Y  F     AND2X1         1  2.3    71   124    1695 
  regFile/g10168/Y        -       A->Y  R     NAND2X2        1  1.8    44    61    1756 
  regFile/g10089/Y        -       A->Y  R     OR2X1          1  1.8    50   103    1859 
  regFile/g20926/Y        -       C->Y  R     OR3X1          1  2.8    72   112    1971 
  regFile/drc_bufs11017/Y -       A->Y  F     INVX3          4  8.4    90    86    2057 
  regFile/drc_bufs11014/Y -       A->Y  R     INVX3          8  8.7    79    85    2142 
  regFile/mem_reg[4][6]/D -       -     R     DFFRX2         8    -     -     0    2142 
#---------------------------------------------------------------------------------------



Path 50: MET (2 ps) Setup Check with Pin regFile/mem_reg[5][6]/CK->D
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[74]/CK
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[5][6]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     157                  
       Uncertainty:-     200                  
     Required Time:=    2143                  
      Launch Clock:-       0                  
         Data Path:-    2142                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  ALUFF/q_reg[74]/CK      -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[74]/Q       -       CK->Q F     DFFHQX4        3  5.2    50   238     238 
  dspMemoryLogic/g1494/Y  -       A->Y  R     INVX3          2  4.8    46    51     288 
  dspMemoryLogic/g1490/Y  -       B->Y  F     NOR2X2         1  3.0    65    58     346 
  dspMemoryLogic/g1481/Y  -       B->Y  R     NAND2X4        2  3.6    43    52     398 
  dspMemoryLogic/g1423/Y  -       A->Y  R     AND3X4         1  4.8    83   286     684 
  dspMemoryLogic/g1414/Y  -       A->Y  F     INVX8          8 18.0    84    82     766 
  regFile/g17901/Y        -       A->Y  R     INVX4          7  8.7    64    72     838 
  regFile/g17757/Y        -       B->Y  R     AND2X4         4  6.0    67   190    1028 
  regFile/g17621/Y        -       B->Y  R     AND2X4         7  7.9    77   197    1225 
  regFile/drc_bufs20584/Y -       A->Y  R     BUFX3          7  7.7    67   124    1349 
  regFile/g10747/Y        -       A->Y  R     AND2X1         1  2.4    65   162    1511 
  regFile/g10450/Y        -       B0->Y F     AOI21X2        1  1.8    99    60    1571 
  regFile/g10248/Y        -       A->Y  F     AND2X1         1  2.3    71   124    1695 
  regFile/g10168/Y        -       A->Y  R     NAND2X2        1  1.8    44    61    1756 
  regFile/g10089/Y        -       A->Y  R     OR2X1          1  1.8    50   103    1859 
  regFile/g20926/Y        -       C->Y  R     OR3X1          1  2.8    72   112    1971 
  regFile/drc_bufs11017/Y -       A->Y  F     INVX3          4  8.4    90    86    2057 
  regFile/drc_bufs11013/Y -       A->Y  R     INVX3          8  8.7    79    85    2142 
  regFile/mem_reg[5][6]/D -       -     R     DFFRX2         8    -     -     0    2142 
#---------------------------------------------------------------------------------------

