<?xml version="1.0" encoding="UTF-8"?>
<database xmlns="http://nouveau.freedesktop.org/"
	xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
	xsi:schemaLocation="http://nouveau.freedesktop.org/ rules-ng.xsd">
<import file="copyright.xml"/>

<import file="nvchipsets.xml" />
<import file="nv_vga.xml" />

<bitset name="nv03_pll" inline="yes">
	<bitfield low="0" high="7" name="M"/>
	<bitfield low="8" high="15" name="N"/>
	<bitfield low="16" high="18" name="P"/>
</bitset>

<bitset name="nv30_pll" inline="yes">
	<bitfield low="0" high="3" name="M1"/>
	<bitfield low="4" high="6" name="M2"/>
	<bitfield pos="7" name="NM2_ENABLE"/>
	<bitfield low="8" high="15" name="N1"/>
	<bitfield low="16" high="18" name="P"/>
	<bitfield low="19" high="21" name="N2_0_2"/>
	<bitfield low="24" high="21" name="N2_3_4"/>
</bitset>

<group name="nv_pramdac">
	<reg32 offset="0x300" name="CURSOR_POS">
		<bitfield low="0" high="15" name="X"/>
		<bitfield low="16" high="31" name="Y"/>
	</reg32>
	<!-- XXX: wtf is that DLL thing? -->
	<reg32 offset="0x500" name="DLL" variants="NV03:NV04" type="nv03_pll"/>
	<reg32 offset="0x500" name="NVPLL" variants="NV04:NV30 NV35:NV40" type="nv03_pll"/>
	<reg32 offset="0x504" name="MPLL" variants="NV03:NV30 NV35:NV40" type="nv03_pll"/>
	<reg32 offset="0x508" name="VPLL" variants="NV03:NV30 NV35:NV40" type="nv03_pll"/>
	<reg32 offset="0x500" name="NVPLL" variants="NV30:NV31" type="nv30_pll"/>
	<reg32 offset="0x504" name="MPLL" variants="NV30:NV31" type="nv30_pll"/>
	<reg32 offset="0x508" name="VPLL" variants="NV30:NV31" type="nv30_pll"/>
	<reg32 offset="0x50c" name="PLL_CONTROL" variants="NV03:NV04">
		<bitfield pos="0" name="DLL_PROG"/>
		<bitfield pos="4" name="DLL_BYPASS"/>
		<bitfield pos="8" name="MPLL_PROG"/>
		<bitfield pos="12" name="MPLL_BYPASS"/>
		<bitfield pos="16" name="VPLL_PROG"/>
		<bitfield pos="20" name="VPLL_BYPASS"/>
		<bitfield low="24" high="25" name="PCLK_SOURCE">
			<value value="0" name="VPLL"/>
			<value value="1" name="VIP"/>
			<value value="2" name="XTAL"/>
		</bitfield>
		<bitfield pos="28" name="VCLK_DB2"/>
	</reg32>
	<reg32 offset="0x50c" name="PLL_CONTROL" variants="NV04:NV50">
		<bitfield pos="0" name="VPLL_SOURCE" variants="NV04:NV50">
			<value value="0" name="XTAL"/>
			<value value="1" name="VIP"/>
		</bitfield>
		<bitfield pos="8" name="MPLL_PROG" variants="NV04:NV1A NV17:NV1F NV20:NV30"/>
		<bitfield pos="9" name="VPLL_PROG" variants="NV04:NV50"/>
		<bitfield pos="10" name="NVPLL_PROG" variants="NV04:NV30"/>
		<bitfield pos="16" name="VS_PCLK_TV_VSCLK"/>
		<bitfield pos="17" name="VS_PCLK_TV_PCLK"/>
		<bitfield pos="20" name="TVCLK_SOURCE">
			<value value="0" name="EXT"/>
			<value value="1" name="VIP"/>
		</bitfield>
		<bitfield pos="24" name="TVCLK_DB2"/>
		<bitfield pos="28" name="VCLK_DB2"/>
	</reg32>
</group>

<domain name="NV_MMIO" bare="yes" prefix="chipset">
	<array name="PRAMDAC" offset="0x680000" stride="0x1000" length="1" variants="NV03:NV50">
		<use-group name="nv_pramdac"/>
	</array>
	<array name="PRMDIO" offset="0x681000" stride="0x1000" length="1" variants="NV03:NV50">
		<use-group name="nv_vga_dio"/>
	</array>
	<array name="PRAMDAC2" offset="0x682000" stride="0x1000" length="1" variants="NV11:NV50">
		<use-group name="nv_pramdac"/>
	</array>
	<array name="PRMDIO2" offset="0x683000" stride="0x1000" length="1" variants="NV11:NV50">
		<use-group name="nv_vga_dio"/>
	</array>
</domain>
</database>
