
*** Running vivado
    with args -log top_block.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_block.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top_block.tcl -notrace
Command: synth_design -top top_block -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23529 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1515.449 ; gain = 120.621 ; free physical = 221 ; free virtual = 4967
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_block' [/home/bjorn/Desktop/Lekekasse/Array_Sorting/insertion_sort_hw/insertion_sort.srcs/sources_1/new/top_block.vhd:56]
	Parameter data_width bound to: 8 - type: integer 
	Parameter addr_width bound to: 5 - type: integer 
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mux_block' declared at '/home/bjorn/Desktop/Lekekasse/Array_Sorting/insertion_sort_hw/insertion_sort.srcs/sources_1/new/mux_block.vhd:34' bound to instance 'mux_index' of component 'mux_block' [/home/bjorn/Desktop/Lekekasse/Array_Sorting/insertion_sort_hw/insertion_sort.srcs/sources_1/new/top_block.vhd:123]
INFO: [Synth 8-638] synthesizing module 'mux_block' [/home/bjorn/Desktop/Lekekasse/Array_Sorting/insertion_sort_hw/insertion_sort.srcs/sources_1/new/mux_block.vhd:44]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux_block' (1#1) [/home/bjorn/Desktop/Lekekasse/Array_Sorting/insertion_sort_hw/insertion_sort.srcs/sources_1/new/mux_block.vhd:44]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mux_block' declared at '/home/bjorn/Desktop/Lekekasse/Array_Sorting/insertion_sort_hw/insertion_sort.srcs/sources_1/new/mux_block.vhd:34' bound to instance 'mux_value' of component 'mux_block' [/home/bjorn/Desktop/Lekekasse/Array_Sorting/insertion_sort_hw/insertion_sort.srcs/sources_1/new/top_block.vhd:130]
INFO: [Synth 8-638] synthesizing module 'mux_block__parameterized1' [/home/bjorn/Desktop/Lekekasse/Array_Sorting/insertion_sort_hw/insertion_sort.srcs/sources_1/new/mux_block.vhd:44]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux_block__parameterized1' (1#1) [/home/bjorn/Desktop/Lekekasse/Array_Sorting/insertion_sort_hw/insertion_sort.srcs/sources_1/new/mux_block.vhd:44]
	Parameter data_width bound to: 8 - type: integer 
	Parameter addr_width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'single_port_ram' declared at '/home/bjorn/Desktop/Lekekasse/Array_Sorting/insertion_sort_hw/insertion_sort.srcs/sources_1/new/ram_block.vhd:24' bound to instance 'ram' of component 'single_port_ram' [/home/bjorn/Desktop/Lekekasse/Array_Sorting/insertion_sort_hw/insertion_sort.srcs/sources_1/new/top_block.vhd:137]
INFO: [Synth 8-638] synthesizing module 'single_port_ram' [/home/bjorn/Desktop/Lekekasse/Array_Sorting/insertion_sort_hw/insertion_sort.srcs/sources_1/new/ram_block.vhd:41]
	Parameter addr_width bound to: 5 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'single_port_ram' (2#1) [/home/bjorn/Desktop/Lekekasse/Array_Sorting/insertion_sort_hw/insertion_sort.srcs/sources_1/new/ram_block.vhd:41]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'counter_block' declared at '/home/bjorn/Desktop/Lekekasse/Array_Sorting/insertion_sort_hw/insertion_sort.srcs/sources_1/new/counter_block.vhd:34' bound to instance 'curr_i' of component 'counter_block' [/home/bjorn/Desktop/Lekekasse/Array_Sorting/insertion_sort_hw/insertion_sort.srcs/sources_1/new/top_block.vhd:146]
INFO: [Synth 8-638] synthesizing module 'counter_block' [/home/bjorn/Desktop/Lekekasse/Array_Sorting/insertion_sort_hw/insertion_sort.srcs/sources_1/new/counter_block.vhd:47]
	Parameter width bound to: 5 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/bjorn/Desktop/Lekekasse/Array_Sorting/insertion_sort_hw/insertion_sort.srcs/sources_1/new/counter_block.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'counter_block' (3#1) [/home/bjorn/Desktop/Lekekasse/Array_Sorting/insertion_sort_hw/insertion_sort.srcs/sources_1/new/counter_block.vhd:47]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'counter_block' declared at '/home/bjorn/Desktop/Lekekasse/Array_Sorting/insertion_sort_hw/insertion_sort.srcs/sources_1/new/counter_block.vhd:34' bound to instance 'prev_i' of component 'counter_block' [/home/bjorn/Desktop/Lekekasse/Array_Sorting/insertion_sort_hw/insertion_sort.srcs/sources_1/new/top_block.vhd:152]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'register_block' declared at '/home/bjorn/Desktop/Lekekasse/Array_Sorting/insertion_sort_hw/insertion_sort.srcs/sources_1/new/register_block.vhd:34' bound to instance 'curr_v' of component 'register_block' [/home/bjorn/Desktop/Lekekasse/Array_Sorting/insertion_sort_hw/insertion_sort.srcs/sources_1/new/top_block.vhd:158]
INFO: [Synth 8-638] synthesizing module 'register_block' [/home/bjorn/Desktop/Lekekasse/Array_Sorting/insertion_sort_hw/insertion_sort.srcs/sources_1/new/register_block.vhd:45]
	Parameter width bound to: 8 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/bjorn/Desktop/Lekekasse/Array_Sorting/insertion_sort_hw/insertion_sort.srcs/sources_1/new/register_block.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'register_block' (4#1) [/home/bjorn/Desktop/Lekekasse/Array_Sorting/insertion_sort_hw/insertion_sort.srcs/sources_1/new/register_block.vhd:45]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'register_block' declared at '/home/bjorn/Desktop/Lekekasse/Array_Sorting/insertion_sort_hw/insertion_sort.srcs/sources_1/new/register_block.vhd:34' bound to instance 'prev_v' of component 'register_block' [/home/bjorn/Desktop/Lekekasse/Array_Sorting/insertion_sort_hw/insertion_sort.srcs/sources_1/new/top_block.vhd:164]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'comparator_block' declared at '/home/bjorn/Desktop/Lekekasse/Array_Sorting/insertion_sort_hw/insertion_sort.srcs/sources_1/new/comparator_block.vhd:33' bound to instance 'comp' of component 'comparator_block' [/home/bjorn/Desktop/Lekekasse/Array_Sorting/insertion_sort_hw/insertion_sort.srcs/sources_1/new/top_block.vhd:169]
INFO: [Synth 8-638] synthesizing module 'comparator_block' [/home/bjorn/Desktop/Lekekasse/Array_Sorting/insertion_sort_hw/insertion_sort.srcs/sources_1/new/comparator_block.vhd:42]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'comparator_block' (5#1) [/home/bjorn/Desktop/Lekekasse/Array_Sorting/insertion_sort_hw/insertion_sort.srcs/sources_1/new/comparator_block.vhd:42]
WARNING: [Synth 8-3848] Net mux_value_dout in module/entity top_block does not have driver. [/home/bjorn/Desktop/Lekekasse/Array_Sorting/insertion_sort_hw/insertion_sort.srcs/sources_1/new/top_block.vhd:119]
WARNING: [Synth 8-3848] Net mux_index_dout in module/entity top_block does not have driver. [/home/bjorn/Desktop/Lekekasse/Array_Sorting/insertion_sort_hw/insertion_sort.srcs/sources_1/new/top_block.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'top_block' (6#1) [/home/bjorn/Desktop/Lekekasse/Array_Sorting/insertion_sort_hw/insertion_sort.srcs/sources_1/new/top_block.vhd:56]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1569.199 ; gain = 174.371 ; free physical = 247 ; free virtual = 4994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1575.137 ; gain = 180.309 ; free physical = 247 ; free virtual = 4994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1583.141 ; gain = 188.312 ; free physical = 247 ; free virtual = 4994
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1600.055 ; gain = 205.227 ; free physical = 219 ; free virtual = 4967
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 34    
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 36    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mux_block 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module mux_block__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module single_port_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module counter_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module register_block 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design top_block has unconnected port mux_value_sel
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/ram_reg[31][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[30][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[29][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[28][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[27][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[26][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[25][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[24][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[23][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[22][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[21][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/ram_reg[20][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[19][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/ram_reg[18][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[17][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/ram_reg[16][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[15][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/ram_reg[14][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[13][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/ram_reg[12][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[11][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/ram_reg[10][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[9][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/ram_reg[8][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[7][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[6][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[5][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[4][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/ram_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/ram_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/ram_reg[31][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/ram_reg[30][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[29][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[28][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[27][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[26][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[25][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[24][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[23][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[22][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[21][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[20][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/ram_reg[19][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/ram_reg[18][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[17][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[16][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/ram_reg[15][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/ram_reg[14][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[13][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[12][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/ram_reg[11][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/ram_reg[10][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[9][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[8][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/ram_reg[7][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/ram_reg[6][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/ram_reg[5][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[4][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/ram_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/ram_reg[31][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/ram_reg[30][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/ram_reg[29][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[28][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[27][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[26][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[25][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[24][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[23][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[22][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[21][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[20][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[19][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[18][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/ram_reg[17][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/ram_reg[16][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/ram_reg[15][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/ram_reg[14][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[13][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[12][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[11][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[10][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/ram_reg[9][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/ram_reg[8][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/ram_reg[7][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[6][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/ram_reg[5][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/ram_reg[4][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[3][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/ram_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/ram_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/ram_reg[31][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/ram_reg[30][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram/ram_reg[29][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[28][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[27][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[26][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ram/ram_reg[25][3] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'ram/addr_reg_reg[0]' (FDE) to 'ram/addr_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ram/addr_reg_reg[1]' (FDE) to 'ram/addr_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ram/addr_reg_reg[2]' (FDE) to 'ram/addr_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ram/addr_reg_reg[3]' (FDE) to 'ram/addr_reg_reg[4]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1707.500 ; gain = 312.672 ; free physical = 137 ; free virtual = 4814
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1707.500 ; gain = 312.672 ; free physical = 137 ; free virtual = 4813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1707.500 ; gain = 312.672 ; free physical = 137 ; free virtual = 4813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1707.500 ; gain = 312.672 ; free physical = 137 ; free virtual = 4814
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1707.500 ; gain = 312.672 ; free physical = 137 ; free virtual = 4814
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1707.500 ; gain = 312.672 ; free physical = 137 ; free virtual = 4814
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1707.500 ; gain = 312.672 ; free physical = 137 ; free virtual = 4814
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1707.500 ; gain = 312.672 ; free physical = 137 ; free virtual = 4814
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1707.500 ; gain = 312.672 ; free physical = 137 ; free virtual = 4814
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     1|
|3     |LUT1   |     1|
|4     |LUT2   |     5|
|5     |LUT3   |     3|
|6     |LUT4   |     1|
|7     |LUT5   |     3|
|8     |LUT6   |     3|
|9     |FDCE   |     7|
|10    |FDPE   |     1|
|11    |FDRE   |     1|
|12    |IBUF   |    12|
|13    |OBUF   |     2|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------------+------+
|      |Instance |Module           |Cells |
+------+---------+-----------------+------+
|1     |top      |                 |    41|
|2     |  comp   |comparator_block |     2|
|3     |  curr_i |counter_block    |    17|
|4     |  curr_v |register_block   |     1|
|5     |  prev_v |register_block_0 |     2|
|6     |  ram    |single_port_ram  |     4|
+------+---------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1707.500 ; gain = 312.672 ; free physical = 137 ; free virtual = 4814
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1707.500 ; gain = 312.672 ; free physical = 140 ; free virtual = 4817
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1707.508 ; gain = 312.672 ; free physical = 140 ; free virtual = 4817
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1813.168 ; gain = 0.000 ; free physical = 134 ; free virtual = 4743
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
136 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1813.168 ; gain = 418.438 ; free physical = 232 ; free virtual = 4842
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1813.168 ; gain = 0.000 ; free physical = 232 ; free virtual = 4842
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/bjorn/Desktop/Lekekasse/Array_Sorting/insertion_sort_hw/insertion_sort.runs/synth_1/top_block.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_block_utilization_synth.rpt -pb top_block_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep  9 13:49:50 2020...
