--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf pin.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_osc
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_osc        |         |         |         |    3.699|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sw<0>          |seg<0>         |    7.441|
sw<0>          |seg<1>         |    8.113|
sw<0>          |seg<2>         |    7.579|
sw<0>          |seg<3>         |    7.364|
sw<0>          |seg<4>         |    7.455|
sw<0>          |seg<5>         |    8.263|
sw<0>          |seg<6>         |    8.424|
sw<1>          |seg<0>         |    7.815|
sw<1>          |seg<1>         |    8.666|
sw<1>          |seg<2>         |    7.811|
sw<1>          |seg<3>         |    7.864|
sw<1>          |seg<4>         |    7.955|
sw<1>          |seg<5>         |    8.587|
sw<1>          |seg<6>         |    8.977|
sw<2>          |seg<0>         |    7.097|
sw<2>          |seg<1>         |    8.125|
sw<2>          |seg<2>         |    7.258|
sw<2>          |seg<3>         |    7.346|
sw<2>          |seg<4>         |    7.437|
sw<2>          |seg<5>         |    8.210|
sw<2>          |seg<6>         |    8.436|
sw<3>          |seg<0>         |    7.185|
sw<3>          |seg<1>         |    8.206|
sw<3>          |seg<2>         |    7.040|
sw<3>          |seg<3>         |    7.447|
sw<3>          |seg<4>         |    7.538|
sw<3>          |seg<5>         |    8.119|
sw<3>          |seg<6>         |    8.517|
---------------+---------------+---------+


Analysis completed Sun Oct 13 08:50:39 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 382 MB



