
csro_general_ctrl_2021_10_31.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000196c8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000032f8  08019858  08019858  00029858  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801cb50  0801cb50  000300c4  2**0
                  CONTENTS
  4 .ARM          00000008  0801cb50  0801cb50  0002cb50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801cb58  0801cb58  000300c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801cb58  0801cb58  0002cb58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801cb5c  0801cb5c  0002cb5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000c4  20000000  0801cb60  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000300c4  2**0
                  CONTENTS
 10 .bss          0000bdbc  200000c4  200000c4  000300c4  2**2
                  ALLOC
 11 ._user_heap_stack 00001000  2000be80  2000be80  000300c4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000300c4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00050a2d  00000000  00000000  000300f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000971d  00000000  00000000  00080b21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000028a0  00000000  00000000  0008a240  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000026b8  00000000  00000000  0008cae0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00035887  00000000  00000000  0008f198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00041468  00000000  00000000  000c4a1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00102e6b  00000000  00000000  00105e87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00208cf2  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000b26c  00000000  00000000  00208d48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000c4 	.word	0x200000c4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08019840 	.word	0x08019840

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000c8 	.word	0x200000c8
 80001cc:	08019840 	.word	0x08019840

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmpun>:
 8000b1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b24:	d102      	bne.n	8000b2c <__aeabi_dcmpun+0x10>
 8000b26:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b2a:	d10a      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x20>
 8000b36:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b3a:	d102      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	f04f 0001 	mov.w	r0, #1
 8000b46:	4770      	bx	lr

08000b48 <__aeabi_d2f>:
 8000b48:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b4c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b50:	bf24      	itt	cs
 8000b52:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b56:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b5a:	d90d      	bls.n	8000b78 <__aeabi_d2f+0x30>
 8000b5c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b60:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b64:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b68:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b6c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b70:	bf08      	it	eq
 8000b72:	f020 0001 	biceq.w	r0, r0, #1
 8000b76:	4770      	bx	lr
 8000b78:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b7c:	d121      	bne.n	8000bc2 <__aeabi_d2f+0x7a>
 8000b7e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b82:	bfbc      	itt	lt
 8000b84:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b88:	4770      	bxlt	lr
 8000b8a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b8e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b92:	f1c2 0218 	rsb	r2, r2, #24
 8000b96:	f1c2 0c20 	rsb	ip, r2, #32
 8000b9a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b9e:	fa20 f002 	lsr.w	r0, r0, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	f040 0001 	orrne.w	r0, r0, #1
 8000ba8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bac:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bb0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bb4:	ea40 000c 	orr.w	r0, r0, ip
 8000bb8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bbc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bc0:	e7cc      	b.n	8000b5c <__aeabi_d2f+0x14>
 8000bc2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bc6:	d107      	bne.n	8000bd8 <__aeabi_d2f+0x90>
 8000bc8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bcc:	bf1e      	ittt	ne
 8000bce:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bd2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bd6:	4770      	bxne	lr
 8000bd8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bdc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000be0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b96e 	b.w	8000edc <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	4604      	mov	r4, r0
 8000c20:	468c      	mov	ip, r1
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	f040 8083 	bne.w	8000d2e <__udivmoddi4+0x116>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d947      	bls.n	8000cbe <__udivmoddi4+0xa6>
 8000c2e:	fab2 f282 	clz	r2, r2
 8000c32:	b142      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c34:	f1c2 0020 	rsb	r0, r2, #32
 8000c38:	fa24 f000 	lsr.w	r0, r4, r0
 8000c3c:	4091      	lsls	r1, r2
 8000c3e:	4097      	lsls	r7, r2
 8000c40:	ea40 0c01 	orr.w	ip, r0, r1
 8000c44:	4094      	lsls	r4, r2
 8000c46:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c4a:	0c23      	lsrs	r3, r4, #16
 8000c4c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c50:	fa1f fe87 	uxth.w	lr, r7
 8000c54:	fb08 c116 	mls	r1, r8, r6, ip
 8000c58:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c60:	4299      	cmp	r1, r3
 8000c62:	d909      	bls.n	8000c78 <__udivmoddi4+0x60>
 8000c64:	18fb      	adds	r3, r7, r3
 8000c66:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c6a:	f080 8119 	bcs.w	8000ea0 <__udivmoddi4+0x288>
 8000c6e:	4299      	cmp	r1, r3
 8000c70:	f240 8116 	bls.w	8000ea0 <__udivmoddi4+0x288>
 8000c74:	3e02      	subs	r6, #2
 8000c76:	443b      	add	r3, r7
 8000c78:	1a5b      	subs	r3, r3, r1
 8000c7a:	b2a4      	uxth	r4, r4
 8000c7c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c80:	fb08 3310 	mls	r3, r8, r0, r3
 8000c84:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c88:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c8c:	45a6      	cmp	lr, r4
 8000c8e:	d909      	bls.n	8000ca4 <__udivmoddi4+0x8c>
 8000c90:	193c      	adds	r4, r7, r4
 8000c92:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c96:	f080 8105 	bcs.w	8000ea4 <__udivmoddi4+0x28c>
 8000c9a:	45a6      	cmp	lr, r4
 8000c9c:	f240 8102 	bls.w	8000ea4 <__udivmoddi4+0x28c>
 8000ca0:	3802      	subs	r0, #2
 8000ca2:	443c      	add	r4, r7
 8000ca4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ca8:	eba4 040e 	sub.w	r4, r4, lr
 8000cac:	2600      	movs	r6, #0
 8000cae:	b11d      	cbz	r5, 8000cb8 <__udivmoddi4+0xa0>
 8000cb0:	40d4      	lsrs	r4, r2
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	e9c5 4300 	strd	r4, r3, [r5]
 8000cb8:	4631      	mov	r1, r6
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	b902      	cbnz	r2, 8000cc2 <__udivmoddi4+0xaa>
 8000cc0:	deff      	udf	#255	; 0xff
 8000cc2:	fab2 f282 	clz	r2, r2
 8000cc6:	2a00      	cmp	r2, #0
 8000cc8:	d150      	bne.n	8000d6c <__udivmoddi4+0x154>
 8000cca:	1bcb      	subs	r3, r1, r7
 8000ccc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cd0:	fa1f f887 	uxth.w	r8, r7
 8000cd4:	2601      	movs	r6, #1
 8000cd6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cda:	0c21      	lsrs	r1, r4, #16
 8000cdc:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ce0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ce4:	fb08 f30c 	mul.w	r3, r8, ip
 8000ce8:	428b      	cmp	r3, r1
 8000cea:	d907      	bls.n	8000cfc <__udivmoddi4+0xe4>
 8000cec:	1879      	adds	r1, r7, r1
 8000cee:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0xe2>
 8000cf4:	428b      	cmp	r3, r1
 8000cf6:	f200 80e9 	bhi.w	8000ecc <__udivmoddi4+0x2b4>
 8000cfa:	4684      	mov	ip, r0
 8000cfc:	1ac9      	subs	r1, r1, r3
 8000cfe:	b2a3      	uxth	r3, r4
 8000d00:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d04:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d08:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d0c:	fb08 f800 	mul.w	r8, r8, r0
 8000d10:	45a0      	cmp	r8, r4
 8000d12:	d907      	bls.n	8000d24 <__udivmoddi4+0x10c>
 8000d14:	193c      	adds	r4, r7, r4
 8000d16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x10a>
 8000d1c:	45a0      	cmp	r8, r4
 8000d1e:	f200 80d9 	bhi.w	8000ed4 <__udivmoddi4+0x2bc>
 8000d22:	4618      	mov	r0, r3
 8000d24:	eba4 0408 	sub.w	r4, r4, r8
 8000d28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d2c:	e7bf      	b.n	8000cae <__udivmoddi4+0x96>
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0x12e>
 8000d32:	2d00      	cmp	r5, #0
 8000d34:	f000 80b1 	beq.w	8000e9a <__udivmoddi4+0x282>
 8000d38:	2600      	movs	r6, #0
 8000d3a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d3e:	4630      	mov	r0, r6
 8000d40:	4631      	mov	r1, r6
 8000d42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d46:	fab3 f683 	clz	r6, r3
 8000d4a:	2e00      	cmp	r6, #0
 8000d4c:	d14a      	bne.n	8000de4 <__udivmoddi4+0x1cc>
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d302      	bcc.n	8000d58 <__udivmoddi4+0x140>
 8000d52:	4282      	cmp	r2, r0
 8000d54:	f200 80b8 	bhi.w	8000ec8 <__udivmoddi4+0x2b0>
 8000d58:	1a84      	subs	r4, r0, r2
 8000d5a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d5e:	2001      	movs	r0, #1
 8000d60:	468c      	mov	ip, r1
 8000d62:	2d00      	cmp	r5, #0
 8000d64:	d0a8      	beq.n	8000cb8 <__udivmoddi4+0xa0>
 8000d66:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d6a:	e7a5      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000d6c:	f1c2 0320 	rsb	r3, r2, #32
 8000d70:	fa20 f603 	lsr.w	r6, r0, r3
 8000d74:	4097      	lsls	r7, r2
 8000d76:	fa01 f002 	lsl.w	r0, r1, r2
 8000d7a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d7e:	40d9      	lsrs	r1, r3
 8000d80:	4330      	orrs	r0, r6
 8000d82:	0c03      	lsrs	r3, r0, #16
 8000d84:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d88:	fa1f f887 	uxth.w	r8, r7
 8000d8c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d90:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d94:	fb06 f108 	mul.w	r1, r6, r8
 8000d98:	4299      	cmp	r1, r3
 8000d9a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d9e:	d909      	bls.n	8000db4 <__udivmoddi4+0x19c>
 8000da0:	18fb      	adds	r3, r7, r3
 8000da2:	f106 3cff 	add.w	ip, r6, #4294967295
 8000da6:	f080 808d 	bcs.w	8000ec4 <__udivmoddi4+0x2ac>
 8000daa:	4299      	cmp	r1, r3
 8000dac:	f240 808a 	bls.w	8000ec4 <__udivmoddi4+0x2ac>
 8000db0:	3e02      	subs	r6, #2
 8000db2:	443b      	add	r3, r7
 8000db4:	1a5b      	subs	r3, r3, r1
 8000db6:	b281      	uxth	r1, r0
 8000db8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dbc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dc0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dc4:	fb00 f308 	mul.w	r3, r0, r8
 8000dc8:	428b      	cmp	r3, r1
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x1c4>
 8000dcc:	1879      	adds	r1, r7, r1
 8000dce:	f100 3cff 	add.w	ip, r0, #4294967295
 8000dd2:	d273      	bcs.n	8000ebc <__udivmoddi4+0x2a4>
 8000dd4:	428b      	cmp	r3, r1
 8000dd6:	d971      	bls.n	8000ebc <__udivmoddi4+0x2a4>
 8000dd8:	3802      	subs	r0, #2
 8000dda:	4439      	add	r1, r7
 8000ddc:	1acb      	subs	r3, r1, r3
 8000dde:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000de2:	e778      	b.n	8000cd6 <__udivmoddi4+0xbe>
 8000de4:	f1c6 0c20 	rsb	ip, r6, #32
 8000de8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dec:	fa22 f30c 	lsr.w	r3, r2, ip
 8000df0:	431c      	orrs	r4, r3
 8000df2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000df6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dfa:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dfe:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e02:	431f      	orrs	r7, r3
 8000e04:	0c3b      	lsrs	r3, r7, #16
 8000e06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e0a:	fa1f f884 	uxth.w	r8, r4
 8000e0e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e12:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e16:	fb09 fa08 	mul.w	sl, r9, r8
 8000e1a:	458a      	cmp	sl, r1
 8000e1c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e20:	fa00 f306 	lsl.w	r3, r0, r6
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x220>
 8000e26:	1861      	adds	r1, r4, r1
 8000e28:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e2c:	d248      	bcs.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e2e:	458a      	cmp	sl, r1
 8000e30:	d946      	bls.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e32:	f1a9 0902 	sub.w	r9, r9, #2
 8000e36:	4421      	add	r1, r4
 8000e38:	eba1 010a 	sub.w	r1, r1, sl
 8000e3c:	b2bf      	uxth	r7, r7
 8000e3e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e42:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e46:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e4a:	fb00 f808 	mul.w	r8, r0, r8
 8000e4e:	45b8      	cmp	r8, r7
 8000e50:	d907      	bls.n	8000e62 <__udivmoddi4+0x24a>
 8000e52:	19e7      	adds	r7, r4, r7
 8000e54:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e58:	d22e      	bcs.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e5a:	45b8      	cmp	r8, r7
 8000e5c:	d92c      	bls.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e5e:	3802      	subs	r0, #2
 8000e60:	4427      	add	r7, r4
 8000e62:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e66:	eba7 0708 	sub.w	r7, r7, r8
 8000e6a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e6e:	454f      	cmp	r7, r9
 8000e70:	46c6      	mov	lr, r8
 8000e72:	4649      	mov	r1, r9
 8000e74:	d31a      	bcc.n	8000eac <__udivmoddi4+0x294>
 8000e76:	d017      	beq.n	8000ea8 <__udivmoddi4+0x290>
 8000e78:	b15d      	cbz	r5, 8000e92 <__udivmoddi4+0x27a>
 8000e7a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e7e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e82:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e86:	40f2      	lsrs	r2, r6
 8000e88:	ea4c 0202 	orr.w	r2, ip, r2
 8000e8c:	40f7      	lsrs	r7, r6
 8000e8e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e92:	2600      	movs	r6, #0
 8000e94:	4631      	mov	r1, r6
 8000e96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e9a:	462e      	mov	r6, r5
 8000e9c:	4628      	mov	r0, r5
 8000e9e:	e70b      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000ea0:	4606      	mov	r6, r0
 8000ea2:	e6e9      	b.n	8000c78 <__udivmoddi4+0x60>
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	e6fd      	b.n	8000ca4 <__udivmoddi4+0x8c>
 8000ea8:	4543      	cmp	r3, r8
 8000eaa:	d2e5      	bcs.n	8000e78 <__udivmoddi4+0x260>
 8000eac:	ebb8 0e02 	subs.w	lr, r8, r2
 8000eb0:	eb69 0104 	sbc.w	r1, r9, r4
 8000eb4:	3801      	subs	r0, #1
 8000eb6:	e7df      	b.n	8000e78 <__udivmoddi4+0x260>
 8000eb8:	4608      	mov	r0, r1
 8000eba:	e7d2      	b.n	8000e62 <__udivmoddi4+0x24a>
 8000ebc:	4660      	mov	r0, ip
 8000ebe:	e78d      	b.n	8000ddc <__udivmoddi4+0x1c4>
 8000ec0:	4681      	mov	r9, r0
 8000ec2:	e7b9      	b.n	8000e38 <__udivmoddi4+0x220>
 8000ec4:	4666      	mov	r6, ip
 8000ec6:	e775      	b.n	8000db4 <__udivmoddi4+0x19c>
 8000ec8:	4630      	mov	r0, r6
 8000eca:	e74a      	b.n	8000d62 <__udivmoddi4+0x14a>
 8000ecc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ed0:	4439      	add	r1, r7
 8000ed2:	e713      	b.n	8000cfc <__udivmoddi4+0xe4>
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	443c      	add	r4, r7
 8000ed8:	e724      	b.n	8000d24 <__udivmoddi4+0x10c>
 8000eda:	bf00      	nop

08000edc <__aeabi_idiv0>:
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop

08000ee0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b084      	sub	sp, #16
 8000ee4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000ee6:	463b      	mov	r3, r7
 8000ee8:	2200      	movs	r2, #0
 8000eea:	601a      	str	r2, [r3, #0]
 8000eec:	605a      	str	r2, [r3, #4]
 8000eee:	609a      	str	r2, [r3, #8]
 8000ef0:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000ef2:	4b75      	ldr	r3, [pc, #468]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 8000ef4:	4a75      	ldr	r2, [pc, #468]	; (80010cc <MX_ADC1_Init+0x1ec>)
 8000ef6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000ef8:	4b73      	ldr	r3, [pc, #460]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 8000efa:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000efe:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f00:	4b71      	ldr	r3, [pc, #452]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000f06:	4b70      	ldr	r3, [pc, #448]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 8000f08:	2201      	movs	r2, #1
 8000f0a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000f0c:	4b6e      	ldr	r3, [pc, #440]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 8000f0e:	2201      	movs	r2, #1
 8000f10:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f12:	4b6d      	ldr	r3, [pc, #436]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f1a:	4b6b      	ldr	r3, [pc, #428]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f20:	4b69      	ldr	r3, [pc, #420]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 8000f22:	4a6b      	ldr	r2, [pc, #428]	; (80010d0 <MX_ADC1_Init+0x1f0>)
 8000f24:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f26:	4b68      	ldr	r3, [pc, #416]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 13;
 8000f2c:	4b66      	ldr	r3, [pc, #408]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 8000f2e:	220d      	movs	r2, #13
 8000f30:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000f32:	4b65      	ldr	r3, [pc, #404]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 8000f34:	2201      	movs	r2, #1
 8000f36:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f3a:	4b63      	ldr	r3, [pc, #396]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 8000f3c:	2201      	movs	r2, #1
 8000f3e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f40:	4861      	ldr	r0, [pc, #388]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 8000f42:	f001 ff7d 	bl	8002e40 <HAL_ADC_Init>
 8000f46:	4603      	mov	r3, r0
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d001      	beq.n	8000f50 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000f4c:	f000 fd52 	bl	80019f4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000f50:	2305      	movs	r3, #5
 8000f52:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000f54:	2301      	movs	r3, #1
 8000f56:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8000f58:	2306      	movs	r3, #6
 8000f5a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f5c:	463b      	mov	r3, r7
 8000f5e:	4619      	mov	r1, r3
 8000f60:	4859      	ldr	r0, [pc, #356]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 8000f62:	f002 f8df 	bl	8003124 <HAL_ADC_ConfigChannel>
 8000f66:	4603      	mov	r3, r0
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d001      	beq.n	8000f70 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000f6c:	f000 fd42 	bl	80019f4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000f70:	2306      	movs	r3, #6
 8000f72:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000f74:	2302      	movs	r3, #2
 8000f76:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f78:	463b      	mov	r3, r7
 8000f7a:	4619      	mov	r1, r3
 8000f7c:	4852      	ldr	r0, [pc, #328]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 8000f7e:	f002 f8d1 	bl	8003124 <HAL_ADC_ConfigChannel>
 8000f82:	4603      	mov	r3, r0
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d001      	beq.n	8000f8c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000f88:	f000 fd34 	bl	80019f4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000f8c:	2308      	movs	r3, #8
 8000f8e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8000f90:	2303      	movs	r3, #3
 8000f92:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f94:	463b      	mov	r3, r7
 8000f96:	4619      	mov	r1, r3
 8000f98:	484b      	ldr	r0, [pc, #300]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 8000f9a:	f002 f8c3 	bl	8003124 <HAL_ADC_ConfigChannel>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d001      	beq.n	8000fa8 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8000fa4:	f000 fd26 	bl	80019f4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000fa8:	230a      	movs	r3, #10
 8000faa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8000fac:	2304      	movs	r3, #4
 8000fae:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fb0:	463b      	mov	r3, r7
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	4844      	ldr	r0, [pc, #272]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 8000fb6:	f002 f8b5 	bl	8003124 <HAL_ADC_ConfigChannel>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d001      	beq.n	8000fc4 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8000fc0:	f000 fd18 	bl	80019f4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000fc4:	230c      	movs	r3, #12
 8000fc6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8000fc8:	2305      	movs	r3, #5
 8000fca:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fcc:	463b      	mov	r3, r7
 8000fce:	4619      	mov	r1, r3
 8000fd0:	483d      	ldr	r0, [pc, #244]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 8000fd2:	f002 f8a7 	bl	8003124 <HAL_ADC_ConfigChannel>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d001      	beq.n	8000fe0 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 8000fdc:	f000 fd0a 	bl	80019f4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8000fe0:	230d      	movs	r3, #13
 8000fe2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8000fe4:	2306      	movs	r3, #6
 8000fe6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fe8:	463b      	mov	r3, r7
 8000fea:	4619      	mov	r1, r3
 8000fec:	4836      	ldr	r0, [pc, #216]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 8000fee:	f002 f899 	bl	8003124 <HAL_ADC_ConfigChannel>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 8000ff8:	f000 fcfc 	bl	80019f4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8001000:	2307      	movs	r3, #7
 8001002:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001004:	463b      	mov	r3, r7
 8001006:	4619      	mov	r1, r3
 8001008:	482f      	ldr	r0, [pc, #188]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 800100a:	f002 f88b 	bl	8003124 <HAL_ADC_ConfigChannel>
 800100e:	4603      	mov	r3, r0
 8001010:	2b00      	cmp	r3, #0
 8001012:	d001      	beq.n	8001018 <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 8001014:	f000 fcee 	bl	80019f4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001018:	2303      	movs	r3, #3
 800101a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 800101c:	2308      	movs	r3, #8
 800101e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001020:	463b      	mov	r3, r7
 8001022:	4619      	mov	r1, r3
 8001024:	4828      	ldr	r0, [pc, #160]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 8001026:	f002 f87d 	bl	8003124 <HAL_ADC_ConfigChannel>
 800102a:	4603      	mov	r3, r0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d001      	beq.n	8001034 <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 8001030:	f000 fce0 	bl	80019f4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001034:	2304      	movs	r3, #4
 8001036:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 8001038:	2309      	movs	r3, #9
 800103a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800103c:	463b      	mov	r3, r7
 800103e:	4619      	mov	r1, r3
 8001040:	4821      	ldr	r0, [pc, #132]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 8001042:	f002 f86f 	bl	8003124 <HAL_ADC_ConfigChannel>
 8001046:	4603      	mov	r3, r0
 8001048:	2b00      	cmp	r3, #0
 800104a:	d001      	beq.n	8001050 <MX_ADC1_Init+0x170>
  {
    Error_Handler();
 800104c:	f000 fcd2 	bl	80019f4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001050:	2309      	movs	r3, #9
 8001052:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 8001054:	230a      	movs	r3, #10
 8001056:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001058:	463b      	mov	r3, r7
 800105a:	4619      	mov	r1, r3
 800105c:	481a      	ldr	r0, [pc, #104]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 800105e:	f002 f861 	bl	8003124 <HAL_ADC_ConfigChannel>
 8001062:	4603      	mov	r3, r0
 8001064:	2b00      	cmp	r3, #0
 8001066:	d001      	beq.n	800106c <MX_ADC1_Init+0x18c>
  {
    Error_Handler();
 8001068:	f000 fcc4 	bl	80019f4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 800106c:	2310      	movs	r3, #16
 800106e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 8001070:	230b      	movs	r3, #11
 8001072:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001074:	463b      	mov	r3, r7
 8001076:	4619      	mov	r1, r3
 8001078:	4813      	ldr	r0, [pc, #76]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 800107a:	f002 f853 	bl	8003124 <HAL_ADC_ConfigChannel>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d001      	beq.n	8001088 <MX_ADC1_Init+0x1a8>
  {
    Error_Handler();
 8001084:	f000 fcb6 	bl	80019f4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8001088:	2311      	movs	r3, #17
 800108a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 800108c:	230c      	movs	r3, #12
 800108e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001090:	463b      	mov	r3, r7
 8001092:	4619      	mov	r1, r3
 8001094:	480c      	ldr	r0, [pc, #48]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 8001096:	f002 f845 	bl	8003124 <HAL_ADC_ConfigChannel>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d001      	beq.n	80010a4 <MX_ADC1_Init+0x1c4>
  {
    Error_Handler();
 80010a0:	f000 fca8 	bl	80019f4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_VBAT;
 80010a4:	2312      	movs	r3, #18
 80010a6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 13;
 80010a8:	230d      	movs	r3, #13
 80010aa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010ac:	463b      	mov	r3, r7
 80010ae:	4619      	mov	r1, r3
 80010b0:	4805      	ldr	r0, [pc, #20]	; (80010c8 <MX_ADC1_Init+0x1e8>)
 80010b2:	f002 f837 	bl	8003124 <HAL_ADC_ConfigChannel>
 80010b6:	4603      	mov	r3, r0
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d001      	beq.n	80010c0 <MX_ADC1_Init+0x1e0>
  {
    Error_Handler();
 80010bc:	f000 fc9a 	bl	80019f4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010c0:	bf00      	nop
 80010c2:	3710      	adds	r7, #16
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	20004c64 	.word	0x20004c64
 80010cc:	40012000 	.word	0x40012000
 80010d0:	0f000001 	.word	0x0f000001

080010d4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b08c      	sub	sp, #48	; 0x30
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010dc:	f107 031c 	add.w	r3, r7, #28
 80010e0:	2200      	movs	r2, #0
 80010e2:	601a      	str	r2, [r3, #0]
 80010e4:	605a      	str	r2, [r3, #4]
 80010e6:	609a      	str	r2, [r3, #8]
 80010e8:	60da      	str	r2, [r3, #12]
 80010ea:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4a49      	ldr	r2, [pc, #292]	; (8001218 <HAL_ADC_MspInit+0x144>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	f040 808c 	bne.w	8001210 <HAL_ADC_MspInit+0x13c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80010f8:	2300      	movs	r3, #0
 80010fa:	61bb      	str	r3, [r7, #24]
 80010fc:	4b47      	ldr	r3, [pc, #284]	; (800121c <HAL_ADC_MspInit+0x148>)
 80010fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001100:	4a46      	ldr	r2, [pc, #280]	; (800121c <HAL_ADC_MspInit+0x148>)
 8001102:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001106:	6453      	str	r3, [r2, #68]	; 0x44
 8001108:	4b44      	ldr	r3, [pc, #272]	; (800121c <HAL_ADC_MspInit+0x148>)
 800110a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800110c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001110:	61bb      	str	r3, [r7, #24]
 8001112:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001114:	2300      	movs	r3, #0
 8001116:	617b      	str	r3, [r7, #20]
 8001118:	4b40      	ldr	r3, [pc, #256]	; (800121c <HAL_ADC_MspInit+0x148>)
 800111a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800111c:	4a3f      	ldr	r2, [pc, #252]	; (800121c <HAL_ADC_MspInit+0x148>)
 800111e:	f043 0304 	orr.w	r3, r3, #4
 8001122:	6313      	str	r3, [r2, #48]	; 0x30
 8001124:	4b3d      	ldr	r3, [pc, #244]	; (800121c <HAL_ADC_MspInit+0x148>)
 8001126:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001128:	f003 0304 	and.w	r3, r3, #4
 800112c:	617b      	str	r3, [r7, #20]
 800112e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001130:	2300      	movs	r3, #0
 8001132:	613b      	str	r3, [r7, #16]
 8001134:	4b39      	ldr	r3, [pc, #228]	; (800121c <HAL_ADC_MspInit+0x148>)
 8001136:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001138:	4a38      	ldr	r2, [pc, #224]	; (800121c <HAL_ADC_MspInit+0x148>)
 800113a:	f043 0301 	orr.w	r3, r3, #1
 800113e:	6313      	str	r3, [r2, #48]	; 0x30
 8001140:	4b36      	ldr	r3, [pc, #216]	; (800121c <HAL_ADC_MspInit+0x148>)
 8001142:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001144:	f003 0301 	and.w	r3, r3, #1
 8001148:	613b      	str	r3, [r7, #16]
 800114a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800114c:	2300      	movs	r3, #0
 800114e:	60fb      	str	r3, [r7, #12]
 8001150:	4b32      	ldr	r3, [pc, #200]	; (800121c <HAL_ADC_MspInit+0x148>)
 8001152:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001154:	4a31      	ldr	r2, [pc, #196]	; (800121c <HAL_ADC_MspInit+0x148>)
 8001156:	f043 0302 	orr.w	r3, r3, #2
 800115a:	6313      	str	r3, [r2, #48]	; 0x30
 800115c:	4b2f      	ldr	r3, [pc, #188]	; (800121c <HAL_ADC_MspInit+0x148>)
 800115e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001160:	f003 0302 	and.w	r3, r3, #2
 8001164:	60fb      	str	r3, [r7, #12]
 8001166:	68fb      	ldr	r3, [r7, #12]
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = NTC_01_Pin|NTC_02_Pin|NTC_03_Pin;
 8001168:	230d      	movs	r3, #13
 800116a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800116c:	2303      	movs	r3, #3
 800116e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001170:	2300      	movs	r3, #0
 8001172:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001174:	f107 031c 	add.w	r3, r7, #28
 8001178:	4619      	mov	r1, r3
 800117a:	4829      	ldr	r0, [pc, #164]	; (8001220 <HAL_ADC_MspInit+0x14c>)
 800117c:	f004 f86a 	bl	8005254 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = NTC_04_Pin|NTC_05_Pin|NTC_06_Pin|DP_01_Pin
 8001180:	2379      	movs	r3, #121	; 0x79
 8001182:	61fb      	str	r3, [r7, #28]
                          |DP_02_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001184:	2303      	movs	r3, #3
 8001186:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001188:	2300      	movs	r3, #0
 800118a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800118c:	f107 031c 	add.w	r3, r7, #28
 8001190:	4619      	mov	r1, r3
 8001192:	4824      	ldr	r0, [pc, #144]	; (8001224 <HAL_ADC_MspInit+0x150>)
 8001194:	f004 f85e 	bl	8005254 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DP_03_Pin|VAL_FB_Pin;
 8001198:	2303      	movs	r3, #3
 800119a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800119c:	2303      	movs	r3, #3
 800119e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a0:	2300      	movs	r3, #0
 80011a2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011a4:	f107 031c 	add.w	r3, r7, #28
 80011a8:	4619      	mov	r1, r3
 80011aa:	481f      	ldr	r0, [pc, #124]	; (8001228 <HAL_ADC_MspInit+0x154>)
 80011ac:	f004 f852 	bl	8005254 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80011b0:	4b1e      	ldr	r3, [pc, #120]	; (800122c <HAL_ADC_MspInit+0x158>)
 80011b2:	4a1f      	ldr	r2, [pc, #124]	; (8001230 <HAL_ADC_MspInit+0x15c>)
 80011b4:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80011b6:	4b1d      	ldr	r3, [pc, #116]	; (800122c <HAL_ADC_MspInit+0x158>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80011bc:	4b1b      	ldr	r3, [pc, #108]	; (800122c <HAL_ADC_MspInit+0x158>)
 80011be:	2200      	movs	r2, #0
 80011c0:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80011c2:	4b1a      	ldr	r3, [pc, #104]	; (800122c <HAL_ADC_MspInit+0x158>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80011c8:	4b18      	ldr	r3, [pc, #96]	; (800122c <HAL_ADC_MspInit+0x158>)
 80011ca:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80011ce:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80011d0:	4b16      	ldr	r3, [pc, #88]	; (800122c <HAL_ADC_MspInit+0x158>)
 80011d2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80011d6:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80011d8:	4b14      	ldr	r3, [pc, #80]	; (800122c <HAL_ADC_MspInit+0x158>)
 80011da:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80011de:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80011e0:	4b12      	ldr	r3, [pc, #72]	; (800122c <HAL_ADC_MspInit+0x158>)
 80011e2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80011e6:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80011e8:	4b10      	ldr	r3, [pc, #64]	; (800122c <HAL_ADC_MspInit+0x158>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80011ee:	4b0f      	ldr	r3, [pc, #60]	; (800122c <HAL_ADC_MspInit+0x158>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80011f4:	480d      	ldr	r0, [pc, #52]	; (800122c <HAL_ADC_MspInit+0x158>)
 80011f6:	f002 fb17 	bl	8003828 <HAL_DMA_Init>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d001      	beq.n	8001204 <HAL_ADC_MspInit+0x130>
    {
      Error_Handler();
 8001200:	f000 fbf8 	bl	80019f4 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	4a09      	ldr	r2, [pc, #36]	; (800122c <HAL_ADC_MspInit+0x158>)
 8001208:	639a      	str	r2, [r3, #56]	; 0x38
 800120a:	4a08      	ldr	r2, [pc, #32]	; (800122c <HAL_ADC_MspInit+0x158>)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001210:	bf00      	nop
 8001212:	3730      	adds	r7, #48	; 0x30
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	40012000 	.word	0x40012000
 800121c:	40023800 	.word	0x40023800
 8001220:	40020800 	.word	0x40020800
 8001224:	40020000 	.word	0x40020000
 8001228:	40020400 	.word	0x40020400
 800122c:	20004cac 	.word	0x20004cac
 8001230:	40026410 	.word	0x40026410

08001234 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b082      	sub	sp, #8
 8001238:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800123a:	2300      	movs	r3, #0
 800123c:	607b      	str	r3, [r7, #4]
 800123e:	4b33      	ldr	r3, [pc, #204]	; (800130c <MX_DMA_Init+0xd8>)
 8001240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001242:	4a32      	ldr	r2, [pc, #200]	; (800130c <MX_DMA_Init+0xd8>)
 8001244:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001248:	6313      	str	r3, [r2, #48]	; 0x30
 800124a:	4b30      	ldr	r3, [pc, #192]	; (800130c <MX_DMA_Init+0xd8>)
 800124c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800124e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001252:	607b      	str	r3, [r7, #4]
 8001254:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001256:	2300      	movs	r3, #0
 8001258:	603b      	str	r3, [r7, #0]
 800125a:	4b2c      	ldr	r3, [pc, #176]	; (800130c <MX_DMA_Init+0xd8>)
 800125c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800125e:	4a2b      	ldr	r2, [pc, #172]	; (800130c <MX_DMA_Init+0xd8>)
 8001260:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001264:	6313      	str	r3, [r2, #48]	; 0x30
 8001266:	4b29      	ldr	r3, [pc, #164]	; (800130c <MX_DMA_Init+0xd8>)
 8001268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800126a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800126e:	603b      	str	r3, [r7, #0]
 8001270:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8001272:	2200      	movs	r2, #0
 8001274:	2105      	movs	r1, #5
 8001276:	200c      	movs	r0, #12
 8001278:	f002 faac 	bl	80037d4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800127c:	200c      	movs	r0, #12
 800127e:	f002 fac5 	bl	800380c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8001282:	2200      	movs	r2, #0
 8001284:	2105      	movs	r1, #5
 8001286:	200e      	movs	r0, #14
 8001288:	f002 faa4 	bl	80037d4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 800128c:	200e      	movs	r0, #14
 800128e:	f002 fabd 	bl	800380c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8001292:	2200      	movs	r2, #0
 8001294:	2105      	movs	r1, #5
 8001296:	2010      	movs	r0, #16
 8001298:	f002 fa9c 	bl	80037d4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800129c:	2010      	movs	r0, #16
 800129e:	f002 fab5 	bl	800380c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 80012a2:	2200      	movs	r2, #0
 80012a4:	2105      	movs	r1, #5
 80012a6:	2011      	movs	r0, #17
 80012a8:	f002 fa94 	bl	80037d4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80012ac:	2011      	movs	r0, #17
 80012ae:	f002 faad 	bl	800380c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 80012b2:	2200      	movs	r2, #0
 80012b4:	2105      	movs	r1, #5
 80012b6:	2038      	movs	r0, #56	; 0x38
 80012b8:	f002 fa8c 	bl	80037d4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80012bc:	2038      	movs	r0, #56	; 0x38
 80012be:	f002 faa5 	bl	800380c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 80012c2:	2200      	movs	r2, #0
 80012c4:	2105      	movs	r1, #5
 80012c6:	2039      	movs	r0, #57	; 0x39
 80012c8:	f002 fa84 	bl	80037d4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80012cc:	2039      	movs	r0, #57	; 0x39
 80012ce:	f002 fa9d 	bl	800380c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 80012d2:	2200      	movs	r2, #0
 80012d4:	2105      	movs	r1, #5
 80012d6:	203a      	movs	r0, #58	; 0x3a
 80012d8:	f002 fa7c 	bl	80037d4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80012dc:	203a      	movs	r0, #58	; 0x3a
 80012de:	f002 fa95 	bl	800380c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 80012e2:	2200      	movs	r2, #0
 80012e4:	2105      	movs	r1, #5
 80012e6:	2045      	movs	r0, #69	; 0x45
 80012e8:	f002 fa74 	bl	80037d4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80012ec:	2045      	movs	r0, #69	; 0x45
 80012ee:	f002 fa8d 	bl	800380c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 80012f2:	2200      	movs	r2, #0
 80012f4:	2105      	movs	r1, #5
 80012f6:	2046      	movs	r0, #70	; 0x46
 80012f8:	f002 fa6c 	bl	80037d4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 80012fc:	2046      	movs	r0, #70	; 0x46
 80012fe:	f002 fa85 	bl	800380c <HAL_NVIC_EnableIRQ>

}
 8001302:	bf00      	nop
 8001304:	3708      	adds	r7, #8
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}
 800130a:	bf00      	nop
 800130c:	40023800 	.word	0x40023800

08001310 <MX_FREERTOS_Init>:
 * @brief  FreeRTOS initialization
 * @param  None
 * @retval None
 */
void MX_FREERTOS_Init(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of myTask01 */
  myTask01Handle = osThreadNew(StartTask01, NULL, &myTask01_attributes);
 8001314:	4a24      	ldr	r2, [pc, #144]	; (80013a8 <MX_FREERTOS_Init+0x98>)
 8001316:	2100      	movs	r1, #0
 8001318:	4824      	ldr	r0, [pc, #144]	; (80013ac <MX_FREERTOS_Init+0x9c>)
 800131a:	f007 f82e 	bl	800837a <osThreadNew>
 800131e:	4603      	mov	r3, r0
 8001320:	4a23      	ldr	r2, [pc, #140]	; (80013b0 <MX_FREERTOS_Init+0xa0>)
 8001322:	6013      	str	r3, [r2, #0]

  /* creation of myTask02 */
  myTask02Handle = osThreadNew(StartTask02, NULL, &myTask02_attributes);
 8001324:	4a23      	ldr	r2, [pc, #140]	; (80013b4 <MX_FREERTOS_Init+0xa4>)
 8001326:	2100      	movs	r1, #0
 8001328:	4823      	ldr	r0, [pc, #140]	; (80013b8 <MX_FREERTOS_Init+0xa8>)
 800132a:	f007 f826 	bl	800837a <osThreadNew>
 800132e:	4603      	mov	r3, r0
 8001330:	4a22      	ldr	r2, [pc, #136]	; (80013bc <MX_FREERTOS_Init+0xac>)
 8001332:	6013      	str	r3, [r2, #0]

  /* creation of myTask03 */
  myTask03Handle = osThreadNew(StartTask03, NULL, &myTask03_attributes);
 8001334:	4a22      	ldr	r2, [pc, #136]	; (80013c0 <MX_FREERTOS_Init+0xb0>)
 8001336:	2100      	movs	r1, #0
 8001338:	4822      	ldr	r0, [pc, #136]	; (80013c4 <MX_FREERTOS_Init+0xb4>)
 800133a:	f007 f81e 	bl	800837a <osThreadNew>
 800133e:	4603      	mov	r3, r0
 8001340:	4a21      	ldr	r2, [pc, #132]	; (80013c8 <MX_FREERTOS_Init+0xb8>)
 8001342:	6013      	str	r3, [r2, #0]

  /* creation of myTask04 */
  myTask04Handle = osThreadNew(StartTask04, NULL, &myTask04_attributes);
 8001344:	4a21      	ldr	r2, [pc, #132]	; (80013cc <MX_FREERTOS_Init+0xbc>)
 8001346:	2100      	movs	r1, #0
 8001348:	4821      	ldr	r0, [pc, #132]	; (80013d0 <MX_FREERTOS_Init+0xc0>)
 800134a:	f007 f816 	bl	800837a <osThreadNew>
 800134e:	4603      	mov	r3, r0
 8001350:	4a20      	ldr	r2, [pc, #128]	; (80013d4 <MX_FREERTOS_Init+0xc4>)
 8001352:	6013      	str	r3, [r2, #0]

  /* creation of myTask05 */
  myTask05Handle = osThreadNew(StartTask05, NULL, &myTask05_attributes);
 8001354:	4a20      	ldr	r2, [pc, #128]	; (80013d8 <MX_FREERTOS_Init+0xc8>)
 8001356:	2100      	movs	r1, #0
 8001358:	4820      	ldr	r0, [pc, #128]	; (80013dc <MX_FREERTOS_Init+0xcc>)
 800135a:	f007 f80e 	bl	800837a <osThreadNew>
 800135e:	4603      	mov	r3, r0
 8001360:	4a1f      	ldr	r2, [pc, #124]	; (80013e0 <MX_FREERTOS_Init+0xd0>)
 8001362:	6013      	str	r3, [r2, #0]

  /* creation of myTask06 */
  myTask06Handle = osThreadNew(StartTask06, NULL, &myTask06_attributes);
 8001364:	4a1f      	ldr	r2, [pc, #124]	; (80013e4 <MX_FREERTOS_Init+0xd4>)
 8001366:	2100      	movs	r1, #0
 8001368:	481f      	ldr	r0, [pc, #124]	; (80013e8 <MX_FREERTOS_Init+0xd8>)
 800136a:	f007 f806 	bl	800837a <osThreadNew>
 800136e:	4603      	mov	r3, r0
 8001370:	4a1e      	ldr	r2, [pc, #120]	; (80013ec <MX_FREERTOS_Init+0xdc>)
 8001372:	6013      	str	r3, [r2, #0]

  /* creation of myTask07 */
  myTask07Handle = osThreadNew(StartTask07, NULL, &myTask07_attributes);
 8001374:	4a1e      	ldr	r2, [pc, #120]	; (80013f0 <MX_FREERTOS_Init+0xe0>)
 8001376:	2100      	movs	r1, #0
 8001378:	481e      	ldr	r0, [pc, #120]	; (80013f4 <MX_FREERTOS_Init+0xe4>)
 800137a:	f006 fffe 	bl	800837a <osThreadNew>
 800137e:	4603      	mov	r3, r0
 8001380:	4a1d      	ldr	r2, [pc, #116]	; (80013f8 <MX_FREERTOS_Init+0xe8>)
 8001382:	6013      	str	r3, [r2, #0]

  /* creation of myTask08 */
  myTask08Handle = osThreadNew(StartTask08, NULL, &myTask08_attributes);
 8001384:	4a1d      	ldr	r2, [pc, #116]	; (80013fc <MX_FREERTOS_Init+0xec>)
 8001386:	2100      	movs	r1, #0
 8001388:	481d      	ldr	r0, [pc, #116]	; (8001400 <MX_FREERTOS_Init+0xf0>)
 800138a:	f006 fff6 	bl	800837a <osThreadNew>
 800138e:	4603      	mov	r3, r0
 8001390:	4a1c      	ldr	r2, [pc, #112]	; (8001404 <MX_FREERTOS_Init+0xf4>)
 8001392:	6013      	str	r3, [r2, #0]

  /* creation of myTask09 */
  myTask09Handle = osThreadNew(StartTask09, NULL, &myTask09_attributes);
 8001394:	4a1c      	ldr	r2, [pc, #112]	; (8001408 <MX_FREERTOS_Init+0xf8>)
 8001396:	2100      	movs	r1, #0
 8001398:	481c      	ldr	r0, [pc, #112]	; (800140c <MX_FREERTOS_Init+0xfc>)
 800139a:	f006 ffee 	bl	800837a <osThreadNew>
 800139e:	4603      	mov	r3, r0
 80013a0:	4a1b      	ldr	r2, [pc, #108]	; (8001410 <MX_FREERTOS_Init+0x100>)
 80013a2:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_THREADS */

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */
}
 80013a4:	bf00      	nop
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	0801c768 	.word	0x0801c768
 80013ac:	08001415 	.word	0x08001415
 80013b0:	20004d60 	.word	0x20004d60
 80013b4:	0801c78c 	.word	0x0801c78c
 80013b8:	08001429 	.word	0x08001429
 80013bc:	20004d54 	.word	0x20004d54
 80013c0:	0801c7b0 	.word	0x0801c7b0
 80013c4:	08001439 	.word	0x08001439
 80013c8:	20004d58 	.word	0x20004d58
 80013cc:	0801c7d4 	.word	0x0801c7d4
 80013d0:	08001449 	.word	0x08001449
 80013d4:	20004d20 	.word	0x20004d20
 80013d8:	0801c7f8 	.word	0x0801c7f8
 80013dc:	08001459 	.word	0x08001459
 80013e0:	20004d1c 	.word	0x20004d1c
 80013e4:	0801c81c 	.word	0x0801c81c
 80013e8:	08001469 	.word	0x08001469
 80013ec:	20004d68 	.word	0x20004d68
 80013f0:	0801c840 	.word	0x0801c840
 80013f4:	08001479 	.word	0x08001479
 80013f8:	20004d5c 	.word	0x20004d5c
 80013fc:	0801c864 	.word	0x0801c864
 8001400:	08001489 	.word	0x08001489
 8001404:	20004d24 	.word	0x20004d24
 8001408:	0801c888 	.word	0x0801c888
 800140c:	080014d5 	.word	0x080014d5
 8001410:	20004d64 	.word	0x20004d64

08001414 <StartTask01>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTask01 */
void StartTask01(void *argument)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b082      	sub	sp, #8
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 800141c:	f006 fa8a 	bl	8007934 <MX_LWIP_Init>
  /* USER CODE BEGIN StartTask01 */
  /* Infinite loop */
  for (;;)
  {
    osDelay(1);
 8001420:	2001      	movs	r0, #1
 8001422:	f007 f83c 	bl	800849e <osDelay>
 8001426:	e7fb      	b.n	8001420 <StartTask01+0xc>

08001428 <StartTask02>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b082      	sub	sp, #8
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for (;;)
  {
    osDelay(1);
 8001430:	2001      	movs	r0, #1
 8001432:	f007 f834 	bl	800849e <osDelay>
 8001436:	e7fb      	b.n	8001430 <StartTask02+0x8>

08001438 <StartTask03>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTask03 */
void StartTask03(void *argument)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b082      	sub	sp, #8
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
  /* Infinite loop */
  for (;;)
  {
    osDelay(1);
 8001440:	2001      	movs	r0, #1
 8001442:	f007 f82c 	bl	800849e <osDelay>
 8001446:	e7fb      	b.n	8001440 <StartTask03+0x8>

08001448 <StartTask04>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTask04 */
void StartTask04(void *argument)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b082      	sub	sp, #8
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask04 */
  /* Infinite loop */
  for (;;)
  {
    osDelay(1);
 8001450:	2001      	movs	r0, #1
 8001452:	f007 f824 	bl	800849e <osDelay>
 8001456:	e7fb      	b.n	8001450 <StartTask04+0x8>

08001458 <StartTask05>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTask05 */
void StartTask05(void *argument)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask05 */
  /* Infinite loop */
  for (;;)
  {
    osDelay(1);
 8001460:	2001      	movs	r0, #1
 8001462:	f007 f81c 	bl	800849e <osDelay>
 8001466:	e7fb      	b.n	8001460 <StartTask05+0x8>

08001468 <StartTask06>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTask06 */
void StartTask06(void *argument)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b082      	sub	sp, #8
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask06 */
  /* Infinite loop */
  for (;;)
  {
    osDelay(1);
 8001470:	2001      	movs	r0, #1
 8001472:	f007 f814 	bl	800849e <osDelay>
 8001476:	e7fb      	b.n	8001470 <StartTask06+0x8>

08001478 <StartTask07>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTask07 */
void StartTask07(void *argument)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b082      	sub	sp, #8
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask07 */
  /* Infinite loop */
  for (;;)
  {
    osDelay(1);
 8001480:	2001      	movs	r0, #1
 8001482:	f007 f80c 	bl	800849e <osDelay>
 8001486:	e7fb      	b.n	8001480 <StartTask07+0x8>

08001488 <StartTask08>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTask08 */
void StartTask08(void *argument)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b082      	sub	sp, #8
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask08 */
  /* Infinite loop */
  for (;;)
  {
    osDelay(100);
 8001490:	2064      	movs	r0, #100	; 0x64
 8001492:	f007 f804 	bl	800849e <osDelay>
    fnd_input_gpio_read_di(di_value);
 8001496:	4809      	ldr	r0, [pc, #36]	; (80014bc <StartTask08+0x34>)
 8001498:	f001 fba8 	bl	8002bec <fnd_input_gpio_read_di>
    fnd_input_gpio_read_id(id_value);
 800149c:	4808      	ldr	r0, [pc, #32]	; (80014c0 <StartTask08+0x38>)
 800149e:	f001 fbd3 	bl	8002c48 <fnd_input_gpio_read_id>
    fnd_output_gpio_write_do(do_value);
 80014a2:	4808      	ldr	r0, [pc, #32]	; (80014c4 <StartTask08+0x3c>)
 80014a4:	f001 fc3c 	bl	8002d20 <fnd_output_gpio_write_do>

    fnd_input_adc_read_dp(&adc_value[0]);
 80014a8:	4807      	ldr	r0, [pc, #28]	; (80014c8 <StartTask08+0x40>)
 80014aa:	f001 fafd 	bl	8002aa8 <fnd_input_adc_read_dp>
    fnd_input_adc_read_ntc(&adc_value[3]);
 80014ae:	4807      	ldr	r0, [pc, #28]	; (80014cc <StartTask08+0x44>)
 80014b0:	f001 fb1a 	bl	8002ae8 <fnd_input_adc_read_ntc>
    fnd_input_adc_read_val_fb(&adc_value[9]);
 80014b4:	4806      	ldr	r0, [pc, #24]	; (80014d0 <StartTask08+0x48>)
 80014b6:	f001 fb77 	bl	8002ba8 <fnd_input_adc_read_val_fb>
    osDelay(100);
 80014ba:	e7e9      	b.n	8001490 <StartTask08+0x8>
 80014bc:	20004d50 	.word	0x20004d50
 80014c0:	20004d0c 	.word	0x20004d0c
 80014c4:	20004d14 	.word	0x20004d14
 80014c8:	20004d28 	.word	0x20004d28
 80014cc:	20004d34 	.word	0x20004d34
 80014d0:	20004d4c 	.word	0x20004d4c

080014d4 <StartTask09>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTask09 */
void StartTask09(void *argument)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b082      	sub	sp, #8
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask09 */
  /* Infinite loop */
  for (;;)
  {
    osDelay(200);
 80014dc:	20c8      	movs	r0, #200	; 0xc8
 80014de:	f006 ffde 	bl	800849e <osDelay>
    HAL_GPIO_TogglePin(LED_01_GPIO_Port, LED_01_Pin);
 80014e2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80014e6:	4802      	ldr	r0, [pc, #8]	; (80014f0 <StartTask09+0x1c>)
 80014e8:	f004 f881 	bl	80055ee <HAL_GPIO_TogglePin>
    osDelay(200);
 80014ec:	e7f6      	b.n	80014dc <StartTask09+0x8>
 80014ee:	bf00      	nop
 80014f0:	40020800 	.word	0x40020800

080014f4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b08a      	sub	sp, #40	; 0x28
 80014f8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014fa:	f107 0314 	add.w	r3, r7, #20
 80014fe:	2200      	movs	r2, #0
 8001500:	601a      	str	r2, [r3, #0]
 8001502:	605a      	str	r2, [r3, #4]
 8001504:	609a      	str	r2, [r3, #8]
 8001506:	60da      	str	r2, [r3, #12]
 8001508:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800150a:	2300      	movs	r3, #0
 800150c:	613b      	str	r3, [r7, #16]
 800150e:	4b64      	ldr	r3, [pc, #400]	; (80016a0 <MX_GPIO_Init+0x1ac>)
 8001510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001512:	4a63      	ldr	r2, [pc, #396]	; (80016a0 <MX_GPIO_Init+0x1ac>)
 8001514:	f043 0310 	orr.w	r3, r3, #16
 8001518:	6313      	str	r3, [r2, #48]	; 0x30
 800151a:	4b61      	ldr	r3, [pc, #388]	; (80016a0 <MX_GPIO_Init+0x1ac>)
 800151c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800151e:	f003 0310 	and.w	r3, r3, #16
 8001522:	613b      	str	r3, [r7, #16]
 8001524:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001526:	2300      	movs	r3, #0
 8001528:	60fb      	str	r3, [r7, #12]
 800152a:	4b5d      	ldr	r3, [pc, #372]	; (80016a0 <MX_GPIO_Init+0x1ac>)
 800152c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800152e:	4a5c      	ldr	r2, [pc, #368]	; (80016a0 <MX_GPIO_Init+0x1ac>)
 8001530:	f043 0304 	orr.w	r3, r3, #4
 8001534:	6313      	str	r3, [r2, #48]	; 0x30
 8001536:	4b5a      	ldr	r3, [pc, #360]	; (80016a0 <MX_GPIO_Init+0x1ac>)
 8001538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800153a:	f003 0304 	and.w	r3, r3, #4
 800153e:	60fb      	str	r3, [r7, #12]
 8001540:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001542:	2300      	movs	r3, #0
 8001544:	60bb      	str	r3, [r7, #8]
 8001546:	4b56      	ldr	r3, [pc, #344]	; (80016a0 <MX_GPIO_Init+0x1ac>)
 8001548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800154a:	4a55      	ldr	r2, [pc, #340]	; (80016a0 <MX_GPIO_Init+0x1ac>)
 800154c:	f043 0301 	orr.w	r3, r3, #1
 8001550:	6313      	str	r3, [r2, #48]	; 0x30
 8001552:	4b53      	ldr	r3, [pc, #332]	; (80016a0 <MX_GPIO_Init+0x1ac>)
 8001554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001556:	f003 0301 	and.w	r3, r3, #1
 800155a:	60bb      	str	r3, [r7, #8]
 800155c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800155e:	2300      	movs	r3, #0
 8001560:	607b      	str	r3, [r7, #4]
 8001562:	4b4f      	ldr	r3, [pc, #316]	; (80016a0 <MX_GPIO_Init+0x1ac>)
 8001564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001566:	4a4e      	ldr	r2, [pc, #312]	; (80016a0 <MX_GPIO_Init+0x1ac>)
 8001568:	f043 0302 	orr.w	r3, r3, #2
 800156c:	6313      	str	r3, [r2, #48]	; 0x30
 800156e:	4b4c      	ldr	r3, [pc, #304]	; (80016a0 <MX_GPIO_Init+0x1ac>)
 8001570:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001572:	f003 0302 	and.w	r3, r3, #2
 8001576:	607b      	str	r3, [r7, #4]
 8001578:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800157a:	2300      	movs	r3, #0
 800157c:	603b      	str	r3, [r7, #0]
 800157e:	4b48      	ldr	r3, [pc, #288]	; (80016a0 <MX_GPIO_Init+0x1ac>)
 8001580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001582:	4a47      	ldr	r2, [pc, #284]	; (80016a0 <MX_GPIO_Init+0x1ac>)
 8001584:	f043 0308 	orr.w	r3, r3, #8
 8001588:	6313      	str	r3, [r2, #48]	; 0x30
 800158a:	4b45      	ldr	r3, [pc, #276]	; (80016a0 <MX_GPIO_Init+0x1ac>)
 800158c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800158e:	f003 0308 	and.w	r3, r3, #8
 8001592:	603b      	str	r3, [r7, #0]
 8001594:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, RLY_05_Pin|RLY_06_Pin|ID_LD_Pin|ID_CLK_Pin
 8001596:	2200      	movs	r2, #0
 8001598:	f24f 51ef 	movw	r1, #62959	; 0xf5ef
 800159c:	4841      	ldr	r0, [pc, #260]	; (80016a4 <MX_GPIO_Init+0x1b0>)
 800159e:	f004 f80d 	bl	80055bc <HAL_GPIO_WritePin>
                          |STEP_B4_Pin|STEP_B3_Pin|STEP_B2_Pin|STEP_B1_Pin
                          |STEP_A8_Pin|STEP_A7_Pin|STEP_A6_Pin|RLY_03_Pin
                          |RLY_04_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, STEP_B8_Pin|STEP_B7_Pin|STEP_B6_Pin|LED_01_Pin
 80015a2:	2200      	movs	r2, #0
 80015a4:	f44f 417d 	mov.w	r1, #64768	; 0xfd00
 80015a8:	483f      	ldr	r0, [pc, #252]	; (80016a8 <MX_GPIO_Init+0x1b4>)
 80015aa:	f004 f807 	bl	80055bc <HAL_GPIO_WritePin>
                          |DS1302_CLK_Pin|DS1302_IO_Pin|DS1302_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, STEP_B5_Pin|ETH_RSTN_Pin|STEP_A5_Pin|RS485_EN3_Pin
 80015ae:	2200      	movs	r2, #0
 80015b0:	f24c 7104 	movw	r1, #50948	; 0xc704
 80015b4:	483d      	ldr	r0, [pc, #244]	; (80016ac <MX_GPIO_Init+0x1b8>)
 80015b6:	f004 f801 	bl	80055bc <HAL_GPIO_WritePin>
                          |RLY_01_Pin|RLY_02_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, STEP_A4_Pin|STEP_A3_Pin|STEP_A2_Pin|STEP_A1_Pin
 80015ba:	2200      	movs	r2, #0
 80015bc:	f64b 4110 	movw	r1, #48144	; 0xbc10
 80015c0:	483b      	ldr	r0, [pc, #236]	; (80016b0 <MX_GPIO_Init+0x1bc>)
 80015c2:	f003 fffb 	bl	80055bc <HAL_GPIO_WritePin>
                          |RS485_EN4_Pin|RS485_EN2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RS485_EN1_GPIO_Port, RS485_EN1_Pin, GPIO_PIN_RESET);
 80015c6:	2200      	movs	r2, #0
 80015c8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80015cc:	4839      	ldr	r0, [pc, #228]	; (80016b4 <MX_GPIO_Init+0x1c0>)
 80015ce:	f003 fff5 	bl	80055bc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin PEPin
                           PEPin */
  GPIO_InitStruct.Pin = RLY_05_Pin|RLY_06_Pin|ID_LD_Pin|ID_CLK_Pin
 80015d2:	f24f 53ef 	movw	r3, #62959	; 0xf5ef
 80015d6:	617b      	str	r3, [r7, #20]
                          |STEP_B4_Pin|STEP_B3_Pin|STEP_B2_Pin|STEP_B1_Pin
                          |STEP_A8_Pin|STEP_A7_Pin|STEP_A6_Pin|RLY_03_Pin
                          |RLY_04_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015d8:	2301      	movs	r3, #1
 80015da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015dc:	2300      	movs	r3, #0
 80015de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015e0:	2300      	movs	r3, #0
 80015e2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80015e4:	f107 0314 	add.w	r3, r7, #20
 80015e8:	4619      	mov	r1, r3
 80015ea:	482e      	ldr	r0, [pc, #184]	; (80016a4 <MX_GPIO_Init+0x1b0>)
 80015ec:	f003 fe32 	bl	8005254 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ID_DATA_Pin;
 80015f0:	2310      	movs	r3, #16
 80015f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015f4:	2300      	movs	r3, #0
 80015f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f8:	2300      	movs	r3, #0
 80015fa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ID_DATA_GPIO_Port, &GPIO_InitStruct);
 80015fc:	f107 0314 	add.w	r3, r7, #20
 8001600:	4619      	mov	r1, r3
 8001602:	4828      	ldr	r0, [pc, #160]	; (80016a4 <MX_GPIO_Init+0x1b0>)
 8001604:	f003 fe26 	bl	8005254 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = STEP_B8_Pin|STEP_B7_Pin|STEP_B6_Pin|LED_01_Pin
 8001608:	f44f 437d 	mov.w	r3, #64768	; 0xfd00
 800160c:	617b      	str	r3, [r7, #20]
                          |DS1302_CLK_Pin|DS1302_IO_Pin|DS1302_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800160e:	2301      	movs	r3, #1
 8001610:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001612:	2300      	movs	r3, #0
 8001614:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001616:	2300      	movs	r3, #0
 8001618:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800161a:	f107 0314 	add.w	r3, r7, #20
 800161e:	4619      	mov	r1, r3
 8001620:	4821      	ldr	r0, [pc, #132]	; (80016a8 <MX_GPIO_Init+0x1b4>)
 8001622:	f003 fe17 	bl	8005254 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin */
  GPIO_InitStruct.Pin = STEP_B5_Pin|ETH_RSTN_Pin|STEP_A5_Pin|RS485_EN3_Pin
 8001626:	f24c 7304 	movw	r3, #50948	; 0xc704
 800162a:	617b      	str	r3, [r7, #20]
                          |RLY_01_Pin|RLY_02_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800162c:	2301      	movs	r3, #1
 800162e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001630:	2300      	movs	r3, #0
 8001632:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001634:	2300      	movs	r3, #0
 8001636:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001638:	f107 0314 	add.w	r3, r7, #20
 800163c:	4619      	mov	r1, r3
 800163e:	481b      	ldr	r0, [pc, #108]	; (80016ac <MX_GPIO_Init+0x1b8>)
 8001640:	f003 fe08 	bl	8005254 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin PDPin */
  GPIO_InitStruct.Pin = STEP_A4_Pin|STEP_A3_Pin|STEP_A2_Pin|STEP_A1_Pin
 8001644:	f64b 4310 	movw	r3, #48144	; 0xbc10
 8001648:	617b      	str	r3, [r7, #20]
                          |RS485_EN4_Pin|RS485_EN2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800164a:	2301      	movs	r3, #1
 800164c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800164e:	2300      	movs	r3, #0
 8001650:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001652:	2300      	movs	r3, #0
 8001654:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001656:	f107 0314 	add.w	r3, r7, #20
 800165a:	4619      	mov	r1, r3
 800165c:	4814      	ldr	r0, [pc, #80]	; (80016b0 <MX_GPIO_Init+0x1bc>)
 800165e:	f003 fdf9 	bl	8005254 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RS485_EN1_Pin;
 8001662:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001666:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001668:	2301      	movs	r3, #1
 800166a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800166c:	2300      	movs	r3, #0
 800166e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001670:	2300      	movs	r3, #0
 8001672:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RS485_EN1_GPIO_Port, &GPIO_InitStruct);
 8001674:	f107 0314 	add.w	r3, r7, #20
 8001678:	4619      	mov	r1, r3
 800167a:	480e      	ldr	r0, [pc, #56]	; (80016b4 <MX_GPIO_Init+0x1c0>)
 800167c:	f003 fdea 	bl	8005254 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = DI_04_Pin|DI_03_Pin|DI_02_Pin|DI_01_Pin;
 8001680:	230f      	movs	r3, #15
 8001682:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001684:	2300      	movs	r3, #0
 8001686:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001688:	2300      	movs	r3, #0
 800168a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800168c:	f107 0314 	add.w	r3, r7, #20
 8001690:	4619      	mov	r1, r3
 8001692:	4807      	ldr	r0, [pc, #28]	; (80016b0 <MX_GPIO_Init+0x1bc>)
 8001694:	f003 fdde 	bl	8005254 <HAL_GPIO_Init>

}
 8001698:	bf00      	nop
 800169a:	3728      	adds	r7, #40	; 0x28
 800169c:	46bd      	mov	sp, r7
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	40023800 	.word	0x40023800
 80016a4:	40021000 	.word	0x40021000
 80016a8:	40020800 	.word	0x40020800
 80016ac:	40020400 	.word	0x40020400
 80016b0:	40020c00 	.word	0x40020c00
 80016b4:	40020000 	.word	0x40020000

080016b8 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80016bc:	4b12      	ldr	r3, [pc, #72]	; (8001708 <MX_I2C1_Init+0x50>)
 80016be:	4a13      	ldr	r2, [pc, #76]	; (800170c <MX_I2C1_Init+0x54>)
 80016c0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80016c2:	4b11      	ldr	r3, [pc, #68]	; (8001708 <MX_I2C1_Init+0x50>)
 80016c4:	4a12      	ldr	r2, [pc, #72]	; (8001710 <MX_I2C1_Init+0x58>)
 80016c6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80016c8:	4b0f      	ldr	r3, [pc, #60]	; (8001708 <MX_I2C1_Init+0x50>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80016ce:	4b0e      	ldr	r3, [pc, #56]	; (8001708 <MX_I2C1_Init+0x50>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016d4:	4b0c      	ldr	r3, [pc, #48]	; (8001708 <MX_I2C1_Init+0x50>)
 80016d6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80016da:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016dc:	4b0a      	ldr	r3, [pc, #40]	; (8001708 <MX_I2C1_Init+0x50>)
 80016de:	2200      	movs	r2, #0
 80016e0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80016e2:	4b09      	ldr	r3, [pc, #36]	; (8001708 <MX_I2C1_Init+0x50>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016e8:	4b07      	ldr	r3, [pc, #28]	; (8001708 <MX_I2C1_Init+0x50>)
 80016ea:	2200      	movs	r2, #0
 80016ec:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016ee:	4b06      	ldr	r3, [pc, #24]	; (8001708 <MX_I2C1_Init+0x50>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80016f4:	4804      	ldr	r0, [pc, #16]	; (8001708 <MX_I2C1_Init+0x50>)
 80016f6:	f003 ff95 	bl	8005624 <HAL_I2C_Init>
 80016fa:	4603      	mov	r3, r0
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d001      	beq.n	8001704 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001700:	f000 f978 	bl	80019f4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001704:	bf00      	nop
 8001706:	bd80      	pop	{r7, pc}
 8001708:	20004dc0 	.word	0x20004dc0
 800170c:	40005400 	.word	0x40005400
 8001710:	000186a0 	.word	0x000186a0

08001714 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001718:	4b12      	ldr	r3, [pc, #72]	; (8001764 <MX_I2C3_Init+0x50>)
 800171a:	4a13      	ldr	r2, [pc, #76]	; (8001768 <MX_I2C3_Init+0x54>)
 800171c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 800171e:	4b11      	ldr	r3, [pc, #68]	; (8001764 <MX_I2C3_Init+0x50>)
 8001720:	4a12      	ldr	r2, [pc, #72]	; (800176c <MX_I2C3_Init+0x58>)
 8001722:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001724:	4b0f      	ldr	r3, [pc, #60]	; (8001764 <MX_I2C3_Init+0x50>)
 8001726:	2200      	movs	r2, #0
 8001728:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800172a:	4b0e      	ldr	r3, [pc, #56]	; (8001764 <MX_I2C3_Init+0x50>)
 800172c:	2200      	movs	r2, #0
 800172e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001730:	4b0c      	ldr	r3, [pc, #48]	; (8001764 <MX_I2C3_Init+0x50>)
 8001732:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001736:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001738:	4b0a      	ldr	r3, [pc, #40]	; (8001764 <MX_I2C3_Init+0x50>)
 800173a:	2200      	movs	r2, #0
 800173c:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 800173e:	4b09      	ldr	r3, [pc, #36]	; (8001764 <MX_I2C3_Init+0x50>)
 8001740:	2200      	movs	r2, #0
 8001742:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001744:	4b07      	ldr	r3, [pc, #28]	; (8001764 <MX_I2C3_Init+0x50>)
 8001746:	2200      	movs	r2, #0
 8001748:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800174a:	4b06      	ldr	r3, [pc, #24]	; (8001764 <MX_I2C3_Init+0x50>)
 800174c:	2200      	movs	r2, #0
 800174e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001750:	4804      	ldr	r0, [pc, #16]	; (8001764 <MX_I2C3_Init+0x50>)
 8001752:	f003 ff67 	bl	8005624 <HAL_I2C_Init>
 8001756:	4603      	mov	r3, r0
 8001758:	2b00      	cmp	r3, #0
 800175a:	d001      	beq.n	8001760 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 800175c:	f000 f94a 	bl	80019f4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001760:	bf00      	nop
 8001762:	bd80      	pop	{r7, pc}
 8001764:	20004d6c 	.word	0x20004d6c
 8001768:	40005c00 	.word	0x40005c00
 800176c:	000186a0 	.word	0x000186a0

08001770 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b08c      	sub	sp, #48	; 0x30
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001778:	f107 031c 	add.w	r3, r7, #28
 800177c:	2200      	movs	r2, #0
 800177e:	601a      	str	r2, [r3, #0]
 8001780:	605a      	str	r2, [r3, #4]
 8001782:	609a      	str	r2, [r3, #8]
 8001784:	60da      	str	r2, [r3, #12]
 8001786:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	4a42      	ldr	r2, [pc, #264]	; (8001898 <HAL_I2C_MspInit+0x128>)
 800178e:	4293      	cmp	r3, r2
 8001790:	d12c      	bne.n	80017ec <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001792:	2300      	movs	r3, #0
 8001794:	61bb      	str	r3, [r7, #24]
 8001796:	4b41      	ldr	r3, [pc, #260]	; (800189c <HAL_I2C_MspInit+0x12c>)
 8001798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800179a:	4a40      	ldr	r2, [pc, #256]	; (800189c <HAL_I2C_MspInit+0x12c>)
 800179c:	f043 0302 	orr.w	r3, r3, #2
 80017a0:	6313      	str	r3, [r2, #48]	; 0x30
 80017a2:	4b3e      	ldr	r3, [pc, #248]	; (800189c <HAL_I2C_MspInit+0x12c>)
 80017a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017a6:	f003 0302 	and.w	r3, r3, #2
 80017aa:	61bb      	str	r3, [r7, #24]
 80017ac:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = TH_SCL1_Pin|TH_SDA1_Pin;
 80017ae:	23c0      	movs	r3, #192	; 0xc0
 80017b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017b2:	2312      	movs	r3, #18
 80017b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b6:	2300      	movs	r3, #0
 80017b8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017ba:	2303      	movs	r3, #3
 80017bc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80017be:	2304      	movs	r3, #4
 80017c0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017c2:	f107 031c 	add.w	r3, r7, #28
 80017c6:	4619      	mov	r1, r3
 80017c8:	4835      	ldr	r0, [pc, #212]	; (80018a0 <HAL_I2C_MspInit+0x130>)
 80017ca:	f003 fd43 	bl	8005254 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80017ce:	2300      	movs	r3, #0
 80017d0:	617b      	str	r3, [r7, #20]
 80017d2:	4b32      	ldr	r3, [pc, #200]	; (800189c <HAL_I2C_MspInit+0x12c>)
 80017d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017d6:	4a31      	ldr	r2, [pc, #196]	; (800189c <HAL_I2C_MspInit+0x12c>)
 80017d8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80017dc:	6413      	str	r3, [r2, #64]	; 0x40
 80017de:	4b2f      	ldr	r3, [pc, #188]	; (800189c <HAL_I2C_MspInit+0x12c>)
 80017e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017e2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80017e6:	617b      	str	r3, [r7, #20]
 80017e8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 80017ea:	e050      	b.n	800188e <HAL_I2C_MspInit+0x11e>
  else if(i2cHandle->Instance==I2C3)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	4a2c      	ldr	r2, [pc, #176]	; (80018a4 <HAL_I2C_MspInit+0x134>)
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d14b      	bne.n	800188e <HAL_I2C_MspInit+0x11e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80017f6:	2300      	movs	r3, #0
 80017f8:	613b      	str	r3, [r7, #16]
 80017fa:	4b28      	ldr	r3, [pc, #160]	; (800189c <HAL_I2C_MspInit+0x12c>)
 80017fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017fe:	4a27      	ldr	r2, [pc, #156]	; (800189c <HAL_I2C_MspInit+0x12c>)
 8001800:	f043 0304 	orr.w	r3, r3, #4
 8001804:	6313      	str	r3, [r2, #48]	; 0x30
 8001806:	4b25      	ldr	r3, [pc, #148]	; (800189c <HAL_I2C_MspInit+0x12c>)
 8001808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800180a:	f003 0304 	and.w	r3, r3, #4
 800180e:	613b      	str	r3, [r7, #16]
 8001810:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001812:	2300      	movs	r3, #0
 8001814:	60fb      	str	r3, [r7, #12]
 8001816:	4b21      	ldr	r3, [pc, #132]	; (800189c <HAL_I2C_MspInit+0x12c>)
 8001818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181a:	4a20      	ldr	r2, [pc, #128]	; (800189c <HAL_I2C_MspInit+0x12c>)
 800181c:	f043 0301 	orr.w	r3, r3, #1
 8001820:	6313      	str	r3, [r2, #48]	; 0x30
 8001822:	4b1e      	ldr	r3, [pc, #120]	; (800189c <HAL_I2C_MspInit+0x12c>)
 8001824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001826:	f003 0301 	and.w	r3, r3, #1
 800182a:	60fb      	str	r3, [r7, #12]
 800182c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TH_SDA2_Pin;
 800182e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001832:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001834:	2312      	movs	r3, #18
 8001836:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001838:	2300      	movs	r3, #0
 800183a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800183c:	2303      	movs	r3, #3
 800183e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001840:	2304      	movs	r3, #4
 8001842:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(TH_SDA2_GPIO_Port, &GPIO_InitStruct);
 8001844:	f107 031c 	add.w	r3, r7, #28
 8001848:	4619      	mov	r1, r3
 800184a:	4817      	ldr	r0, [pc, #92]	; (80018a8 <HAL_I2C_MspInit+0x138>)
 800184c:	f003 fd02 	bl	8005254 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = TH_SCL2_Pin;
 8001850:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001854:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001856:	2312      	movs	r3, #18
 8001858:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800185a:	2300      	movs	r3, #0
 800185c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800185e:	2303      	movs	r3, #3
 8001860:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001862:	2304      	movs	r3, #4
 8001864:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(TH_SCL2_GPIO_Port, &GPIO_InitStruct);
 8001866:	f107 031c 	add.w	r3, r7, #28
 800186a:	4619      	mov	r1, r3
 800186c:	480f      	ldr	r0, [pc, #60]	; (80018ac <HAL_I2C_MspInit+0x13c>)
 800186e:	f003 fcf1 	bl	8005254 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001872:	2300      	movs	r3, #0
 8001874:	60bb      	str	r3, [r7, #8]
 8001876:	4b09      	ldr	r3, [pc, #36]	; (800189c <HAL_I2C_MspInit+0x12c>)
 8001878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800187a:	4a08      	ldr	r2, [pc, #32]	; (800189c <HAL_I2C_MspInit+0x12c>)
 800187c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001880:	6413      	str	r3, [r2, #64]	; 0x40
 8001882:	4b06      	ldr	r3, [pc, #24]	; (800189c <HAL_I2C_MspInit+0x12c>)
 8001884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001886:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800188a:	60bb      	str	r3, [r7, #8]
 800188c:	68bb      	ldr	r3, [r7, #8]
}
 800188e:	bf00      	nop
 8001890:	3730      	adds	r7, #48	; 0x30
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	40005400 	.word	0x40005400
 800189c:	40023800 	.word	0x40023800
 80018a0:	40020400 	.word	0x40020400
 80018a4:	40005c00 	.word	0x40005c00
 80018a8:	40020800 	.word	0x40020800
 80018ac:	40020000 	.word	0x40020000

080018b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018b4:	f001 fa5e 	bl	8002d74 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018b8:	f000 f820 	bl	80018fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018bc:	f7ff fe1a 	bl	80014f4 <MX_GPIO_Init>
  MX_DMA_Init();
 80018c0:	f7ff fcb8 	bl	8001234 <MX_DMA_Init>
  MX_ADC1_Init();
 80018c4:	f7ff fb0c 	bl	8000ee0 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 80018c8:	f000 fcf4 	bl	80022b4 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80018cc:	f000 fd1c 	bl	8002308 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80018d0:	f000 fd44 	bl	800235c <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 80018d4:	f000 fd6c 	bl	80023b0 <MX_USART6_UART_Init>
  MX_I2C1_Init();
 80018d8:	f7ff feee 	bl	80016b8 <MX_I2C1_Init>
  MX_I2C3_Init();
 80018dc:	f7ff ff1a 	bl	8001714 <MX_I2C3_Init>
  MX_TIM1_Init();
 80018e0:	f000 fa74 	bl	8001dcc <MX_TIM1_Init>
  MX_TIM2_Init();
 80018e4:	f000 fb22 	bl	8001f2c <MX_TIM2_Init>
  MX_TIM3_Init();
 80018e8:	f000 fb96 	bl	8002018 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 80018ec:	f006 fce6 	bl	80082bc <osKernelInitialize>
  MX_FREERTOS_Init();
 80018f0:	f7ff fd0e 	bl	8001310 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 80018f4:	f006 fd06 	bl	8008304 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80018f8:	e7fe      	b.n	80018f8 <main+0x48>
	...

080018fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b094      	sub	sp, #80	; 0x50
 8001900:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001902:	f107 0320 	add.w	r3, r7, #32
 8001906:	2230      	movs	r2, #48	; 0x30
 8001908:	2100      	movs	r1, #0
 800190a:	4618      	mov	r0, r3
 800190c:	f016 fdef 	bl	80184ee <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001910:	f107 030c 	add.w	r3, r7, #12
 8001914:	2200      	movs	r2, #0
 8001916:	601a      	str	r2, [r3, #0]
 8001918:	605a      	str	r2, [r3, #4]
 800191a:	609a      	str	r2, [r3, #8]
 800191c:	60da      	str	r2, [r3, #12]
 800191e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001920:	2300      	movs	r3, #0
 8001922:	60bb      	str	r3, [r7, #8]
 8001924:	4b28      	ldr	r3, [pc, #160]	; (80019c8 <SystemClock_Config+0xcc>)
 8001926:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001928:	4a27      	ldr	r2, [pc, #156]	; (80019c8 <SystemClock_Config+0xcc>)
 800192a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800192e:	6413      	str	r3, [r2, #64]	; 0x40
 8001930:	4b25      	ldr	r3, [pc, #148]	; (80019c8 <SystemClock_Config+0xcc>)
 8001932:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001934:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001938:	60bb      	str	r3, [r7, #8]
 800193a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800193c:	2300      	movs	r3, #0
 800193e:	607b      	str	r3, [r7, #4]
 8001940:	4b22      	ldr	r3, [pc, #136]	; (80019cc <SystemClock_Config+0xd0>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4a21      	ldr	r2, [pc, #132]	; (80019cc <SystemClock_Config+0xd0>)
 8001946:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800194a:	6013      	str	r3, [r2, #0]
 800194c:	4b1f      	ldr	r3, [pc, #124]	; (80019cc <SystemClock_Config+0xd0>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001954:	607b      	str	r3, [r7, #4]
 8001956:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001958:	2302      	movs	r3, #2
 800195a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800195c:	2301      	movs	r3, #1
 800195e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001960:	2310      	movs	r3, #16
 8001962:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001964:	2302      	movs	r3, #2
 8001966:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001968:	2300      	movs	r3, #0
 800196a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800196c:	2308      	movs	r3, #8
 800196e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001970:	23a8      	movs	r3, #168	; 0xa8
 8001972:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001974:	2302      	movs	r3, #2
 8001976:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001978:	2304      	movs	r3, #4
 800197a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800197c:	f107 0320 	add.w	r3, r7, #32
 8001980:	4618      	mov	r0, r3
 8001982:	f003 ff93 	bl	80058ac <HAL_RCC_OscConfig>
 8001986:	4603      	mov	r3, r0
 8001988:	2b00      	cmp	r3, #0
 800198a:	d001      	beq.n	8001990 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800198c:	f000 f832 	bl	80019f4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001990:	230f      	movs	r3, #15
 8001992:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001994:	2302      	movs	r3, #2
 8001996:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001998:	2300      	movs	r3, #0
 800199a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800199c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80019a0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80019a2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019a6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80019a8:	f107 030c 	add.w	r3, r7, #12
 80019ac:	2105      	movs	r1, #5
 80019ae:	4618      	mov	r0, r3
 80019b0:	f004 f9f4 	bl	8005d9c <HAL_RCC_ClockConfig>
 80019b4:	4603      	mov	r3, r0
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d001      	beq.n	80019be <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80019ba:	f000 f81b 	bl	80019f4 <Error_Handler>
  }
}
 80019be:	bf00      	nop
 80019c0:	3750      	adds	r7, #80	; 0x50
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}
 80019c6:	bf00      	nop
 80019c8:	40023800 	.word	0x40023800
 80019cc:	40007000 	.word	0x40007000

080019d0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b082      	sub	sp, #8
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM14) {
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	4a04      	ldr	r2, [pc, #16]	; (80019f0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	d101      	bne.n	80019e6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80019e2:	f001 f9e9 	bl	8002db8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80019e6:	bf00      	nop
 80019e8:	3708      	adds	r7, #8
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bd80      	pop	{r7, pc}
 80019ee:	bf00      	nop
 80019f0:	40002000 	.word	0x40002000

080019f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019f8:	b672      	cpsid	i
}
 80019fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019fc:	e7fe      	b.n	80019fc <Error_Handler+0x8>
	...

08001a00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b082      	sub	sp, #8
 8001a04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a06:	2300      	movs	r3, #0
 8001a08:	607b      	str	r3, [r7, #4]
 8001a0a:	4b12      	ldr	r3, [pc, #72]	; (8001a54 <HAL_MspInit+0x54>)
 8001a0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a0e:	4a11      	ldr	r2, [pc, #68]	; (8001a54 <HAL_MspInit+0x54>)
 8001a10:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a14:	6453      	str	r3, [r2, #68]	; 0x44
 8001a16:	4b0f      	ldr	r3, [pc, #60]	; (8001a54 <HAL_MspInit+0x54>)
 8001a18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a1e:	607b      	str	r3, [r7, #4]
 8001a20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a22:	2300      	movs	r3, #0
 8001a24:	603b      	str	r3, [r7, #0]
 8001a26:	4b0b      	ldr	r3, [pc, #44]	; (8001a54 <HAL_MspInit+0x54>)
 8001a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a2a:	4a0a      	ldr	r2, [pc, #40]	; (8001a54 <HAL_MspInit+0x54>)
 8001a2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a30:	6413      	str	r3, [r2, #64]	; 0x40
 8001a32:	4b08      	ldr	r3, [pc, #32]	; (8001a54 <HAL_MspInit+0x54>)
 8001a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a3a:	603b      	str	r3, [r7, #0]
 8001a3c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001a3e:	2200      	movs	r2, #0
 8001a40:	210f      	movs	r1, #15
 8001a42:	f06f 0001 	mvn.w	r0, #1
 8001a46:	f001 fec5 	bl	80037d4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a4a:	bf00      	nop
 8001a4c:	3708      	adds	r7, #8
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	40023800 	.word	0x40023800

08001a58 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b08c      	sub	sp, #48	; 0x30
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001a60:	2300      	movs	r3, #0
 8001a62:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001a64:	2300      	movs	r3, #0
 8001a66:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM14 IRQ priority */
  HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, TickPriority ,0);
 8001a68:	2200      	movs	r2, #0
 8001a6a:	6879      	ldr	r1, [r7, #4]
 8001a6c:	202d      	movs	r0, #45	; 0x2d
 8001a6e:	f001 feb1 	bl	80037d4 <HAL_NVIC_SetPriority>

  /* Enable the TIM14 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8001a72:	202d      	movs	r0, #45	; 0x2d
 8001a74:	f001 feca 	bl	800380c <HAL_NVIC_EnableIRQ>

  /* Enable TIM14 clock */
  __HAL_RCC_TIM14_CLK_ENABLE();
 8001a78:	2300      	movs	r3, #0
 8001a7a:	60fb      	str	r3, [r7, #12]
 8001a7c:	4b1f      	ldr	r3, [pc, #124]	; (8001afc <HAL_InitTick+0xa4>)
 8001a7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a80:	4a1e      	ldr	r2, [pc, #120]	; (8001afc <HAL_InitTick+0xa4>)
 8001a82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a86:	6413      	str	r3, [r2, #64]	; 0x40
 8001a88:	4b1c      	ldr	r3, [pc, #112]	; (8001afc <HAL_InitTick+0xa4>)
 8001a8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a90:	60fb      	str	r3, [r7, #12]
 8001a92:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001a94:	f107 0210 	add.w	r2, r7, #16
 8001a98:	f107 0314 	add.w	r3, r7, #20
 8001a9c:	4611      	mov	r1, r2
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f004 fb4c 	bl	800613c <HAL_RCC_GetClockConfig>

  /* Compute TIM14 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001aa4:	f004 fb22 	bl	80060ec <HAL_RCC_GetPCLK1Freq>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	005b      	lsls	r3, r3, #1
 8001aac:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM14 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001aae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ab0:	4a13      	ldr	r2, [pc, #76]	; (8001b00 <HAL_InitTick+0xa8>)
 8001ab2:	fba2 2303 	umull	r2, r3, r2, r3
 8001ab6:	0c9b      	lsrs	r3, r3, #18
 8001ab8:	3b01      	subs	r3, #1
 8001aba:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM14 */
  htim14.Instance = TIM14;
 8001abc:	4b11      	ldr	r3, [pc, #68]	; (8001b04 <HAL_InitTick+0xac>)
 8001abe:	4a12      	ldr	r2, [pc, #72]	; (8001b08 <HAL_InitTick+0xb0>)
 8001ac0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM14CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim14.Init.Period = (1000000U / 1000U) - 1U;
 8001ac2:	4b10      	ldr	r3, [pc, #64]	; (8001b04 <HAL_InitTick+0xac>)
 8001ac4:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001ac8:	60da      	str	r2, [r3, #12]
  htim14.Init.Prescaler = uwPrescalerValue;
 8001aca:	4a0e      	ldr	r2, [pc, #56]	; (8001b04 <HAL_InitTick+0xac>)
 8001acc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ace:	6053      	str	r3, [r2, #4]
  htim14.Init.ClockDivision = 0;
 8001ad0:	4b0c      	ldr	r3, [pc, #48]	; (8001b04 <HAL_InitTick+0xac>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	611a      	str	r2, [r3, #16]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ad6:	4b0b      	ldr	r3, [pc, #44]	; (8001b04 <HAL_InitTick+0xac>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim14) == HAL_OK)
 8001adc:	4809      	ldr	r0, [pc, #36]	; (8001b04 <HAL_InitTick+0xac>)
 8001ade:	f004 fb5f 	bl	80061a0 <HAL_TIM_Base_Init>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d104      	bne.n	8001af2 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim14);
 8001ae8:	4806      	ldr	r0, [pc, #24]	; (8001b04 <HAL_InitTick+0xac>)
 8001aea:	f004 fba9 	bl	8006240 <HAL_TIM_Base_Start_IT>
 8001aee:	4603      	mov	r3, r0
 8001af0:	e000      	b.n	8001af4 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8001af2:	2301      	movs	r3, #1
}
 8001af4:	4618      	mov	r0, r3
 8001af6:	3730      	adds	r7, #48	; 0x30
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	40023800 	.word	0x40023800
 8001b00:	431bde83 	.word	0x431bde83
 8001b04:	20004e14 	.word	0x20004e14
 8001b08:	40002000 	.word	0x40002000

08001b0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b10:	e7fe      	b.n	8001b10 <NMI_Handler+0x4>

08001b12 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b12:	b480      	push	{r7}
 8001b14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b16:	e7fe      	b.n	8001b16 <HardFault_Handler+0x4>

08001b18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b1c:	e7fe      	b.n	8001b1c <MemManage_Handler+0x4>

08001b1e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b1e:	b480      	push	{r7}
 8001b20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b22:	e7fe      	b.n	8001b22 <BusFault_Handler+0x4>

08001b24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b28:	e7fe      	b.n	8001b28 <UsageFault_Handler+0x4>

08001b2a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b2a:	b480      	push	{r7}
 8001b2c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b2e:	bf00      	nop
 8001b30:	46bd      	mov	sp, r7
 8001b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b36:	4770      	bx	lr

08001b38 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8001b3c:	4802      	ldr	r0, [pc, #8]	; (8001b48 <DMA1_Stream1_IRQHandler+0x10>)
 8001b3e:	f001 ff79 	bl	8003a34 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001b42:	bf00      	nop
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	20004ff4 	.word	0x20004ff4

08001b4c <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8001b50:	4802      	ldr	r0, [pc, #8]	; (8001b5c <DMA1_Stream3_IRQHandler+0x10>)
 8001b52:	f001 ff6f 	bl	8003a34 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001b56:	bf00      	nop
 8001b58:	bd80      	pop	{r7, pc}
 8001b5a:	bf00      	nop
 8001b5c:	20005098 	.word	0x20005098

08001b60 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001b64:	4802      	ldr	r0, [pc, #8]	; (8001b70 <DMA1_Stream5_IRQHandler+0x10>)
 8001b66:	f001 ff65 	bl	8003a34 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001b6a:	bf00      	nop
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	bf00      	nop
 8001b70:	20004f34 	.word	0x20004f34

08001b74 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001b78:	4802      	ldr	r0, [pc, #8]	; (8001b84 <DMA1_Stream6_IRQHandler+0x10>)
 8001b7a:	f001 ff5b 	bl	8003a34 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8001b7e:	bf00      	nop
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	bf00      	nop
 8001b84:	20005218 	.word	0x20005218

08001b88 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8001b8c:	4802      	ldr	r0, [pc, #8]	; (8001b98 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8001b8e:	f004 fc79 	bl	8006484 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8001b92:	bf00      	nop
 8001b94:	bd80      	pop	{r7, pc}
 8001b96:	bf00      	nop
 8001b98:	20004e14 	.word	0x20004e14

08001b9c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001ba0:	4802      	ldr	r0, [pc, #8]	; (8001bac <DMA2_Stream0_IRQHandler+0x10>)
 8001ba2:	f001 ff47 	bl	8003a34 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001ba6:	bf00      	nop
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	20004cac 	.word	0x20004cac

08001bb0 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8001bb4:	4802      	ldr	r0, [pc, #8]	; (8001bc0 <DMA2_Stream1_IRQHandler+0x10>)
 8001bb6:	f001 ff3d 	bl	8003a34 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8001bba:	bf00      	nop
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	20004f94 	.word	0x20004f94

08001bc4 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001bc8:	4802      	ldr	r0, [pc, #8]	; (8001bd4 <DMA2_Stream2_IRQHandler+0x10>)
 8001bca:	f001 ff33 	bl	8003a34 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001bce:	bf00      	nop
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	200051b8 	.word	0x200051b8

08001bd8 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8001bdc:	4802      	ldr	r0, [pc, #8]	; (8001be8 <ETH_IRQHandler+0x10>)
 8001bde:	f002 fd77 	bl	80046d0 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8001be2:	bf00      	nop
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	20006e98 	.word	0x20006e98

08001bec <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 8001bf0:	4802      	ldr	r0, [pc, #8]	; (8001bfc <DMA2_Stream6_IRQHandler+0x10>)
 8001bf2:	f001 ff1f 	bl	8003a34 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8001bf6:	bf00      	nop
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	20005158 	.word	0x20005158

08001c00 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001c04:	4802      	ldr	r0, [pc, #8]	; (8001c10 <DMA2_Stream7_IRQHandler+0x10>)
 8001c06:	f001 ff15 	bl	8003a34 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8001c0a:	bf00      	nop
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	200050f8 	.word	0x200050f8

08001c14 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c14:	b480      	push	{r7}
 8001c16:	af00      	add	r7, sp, #0
	return 1;
 8001c18:	2301      	movs	r3, #1
}
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c22:	4770      	bx	lr

08001c24 <_kill>:

int _kill(int pid, int sig)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b083      	sub	sp, #12
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
 8001c2c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001c2e:	4b05      	ldr	r3, [pc, #20]	; (8001c44 <_kill+0x20>)
 8001c30:	2216      	movs	r2, #22
 8001c32:	601a      	str	r2, [r3, #0]
	return -1;
 8001c34:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	370c      	adds	r7, #12
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c42:	4770      	bx	lr
 8001c44:	2000be6c 	.word	0x2000be6c

08001c48 <_exit>:

void _exit (int status)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b082      	sub	sp, #8
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001c50:	f04f 31ff 	mov.w	r1, #4294967295
 8001c54:	6878      	ldr	r0, [r7, #4]
 8001c56:	f7ff ffe5 	bl	8001c24 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001c5a:	e7fe      	b.n	8001c5a <_exit+0x12>

08001c5c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b086      	sub	sp, #24
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	60f8      	str	r0, [r7, #12]
 8001c64:	60b9      	str	r1, [r7, #8]
 8001c66:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c68:	2300      	movs	r3, #0
 8001c6a:	617b      	str	r3, [r7, #20]
 8001c6c:	e00a      	b.n	8001c84 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001c6e:	f3af 8000 	nop.w
 8001c72:	4601      	mov	r1, r0
 8001c74:	68bb      	ldr	r3, [r7, #8]
 8001c76:	1c5a      	adds	r2, r3, #1
 8001c78:	60ba      	str	r2, [r7, #8]
 8001c7a:	b2ca      	uxtb	r2, r1
 8001c7c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c7e:	697b      	ldr	r3, [r7, #20]
 8001c80:	3301      	adds	r3, #1
 8001c82:	617b      	str	r3, [r7, #20]
 8001c84:	697a      	ldr	r2, [r7, #20]
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	429a      	cmp	r2, r3
 8001c8a:	dbf0      	blt.n	8001c6e <_read+0x12>
	}

return len;
 8001c8c:	687b      	ldr	r3, [r7, #4]
}
 8001c8e:	4618      	mov	r0, r3
 8001c90:	3718      	adds	r7, #24
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}

08001c96 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c96:	b580      	push	{r7, lr}
 8001c98:	b086      	sub	sp, #24
 8001c9a:	af00      	add	r7, sp, #0
 8001c9c:	60f8      	str	r0, [r7, #12]
 8001c9e:	60b9      	str	r1, [r7, #8]
 8001ca0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	617b      	str	r3, [r7, #20]
 8001ca6:	e009      	b.n	8001cbc <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001ca8:	68bb      	ldr	r3, [r7, #8]
 8001caa:	1c5a      	adds	r2, r3, #1
 8001cac:	60ba      	str	r2, [r7, #8]
 8001cae:	781b      	ldrb	r3, [r3, #0]
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cb6:	697b      	ldr	r3, [r7, #20]
 8001cb8:	3301      	adds	r3, #1
 8001cba:	617b      	str	r3, [r7, #20]
 8001cbc:	697a      	ldr	r2, [r7, #20]
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	429a      	cmp	r2, r3
 8001cc2:	dbf1      	blt.n	8001ca8 <_write+0x12>
	}
	return len;
 8001cc4:	687b      	ldr	r3, [r7, #4]
}
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	3718      	adds	r7, #24
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}

08001cce <_close>:

int _close(int file)
{
 8001cce:	b480      	push	{r7}
 8001cd0:	b083      	sub	sp, #12
 8001cd2:	af00      	add	r7, sp, #0
 8001cd4:	6078      	str	r0, [r7, #4]
	return -1;
 8001cd6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	370c      	adds	r7, #12
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr

08001ce6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ce6:	b480      	push	{r7}
 8001ce8:	b083      	sub	sp, #12
 8001cea:	af00      	add	r7, sp, #0
 8001cec:	6078      	str	r0, [r7, #4]
 8001cee:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001cf6:	605a      	str	r2, [r3, #4]
	return 0;
 8001cf8:	2300      	movs	r3, #0
}
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	370c      	adds	r7, #12
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d04:	4770      	bx	lr

08001d06 <_isatty>:

int _isatty(int file)
{
 8001d06:	b480      	push	{r7}
 8001d08:	b083      	sub	sp, #12
 8001d0a:	af00      	add	r7, sp, #0
 8001d0c:	6078      	str	r0, [r7, #4]
	return 1;
 8001d0e:	2301      	movs	r3, #1
}
 8001d10:	4618      	mov	r0, r3
 8001d12:	370c      	adds	r7, #12
 8001d14:	46bd      	mov	sp, r7
 8001d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1a:	4770      	bx	lr

08001d1c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b085      	sub	sp, #20
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	60f8      	str	r0, [r7, #12]
 8001d24:	60b9      	str	r1, [r7, #8]
 8001d26:	607a      	str	r2, [r7, #4]
	return 0;
 8001d28:	2300      	movs	r3, #0
}
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	3714      	adds	r7, #20
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d34:	4770      	bx	lr
	...

08001d38 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b087      	sub	sp, #28
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d40:	4a14      	ldr	r2, [pc, #80]	; (8001d94 <_sbrk+0x5c>)
 8001d42:	4b15      	ldr	r3, [pc, #84]	; (8001d98 <_sbrk+0x60>)
 8001d44:	1ad3      	subs	r3, r2, r3
 8001d46:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d48:	697b      	ldr	r3, [r7, #20]
 8001d4a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d4c:	4b13      	ldr	r3, [pc, #76]	; (8001d9c <_sbrk+0x64>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d102      	bne.n	8001d5a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d54:	4b11      	ldr	r3, [pc, #68]	; (8001d9c <_sbrk+0x64>)
 8001d56:	4a12      	ldr	r2, [pc, #72]	; (8001da0 <_sbrk+0x68>)
 8001d58:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d5a:	4b10      	ldr	r3, [pc, #64]	; (8001d9c <_sbrk+0x64>)
 8001d5c:	681a      	ldr	r2, [r3, #0]
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	4413      	add	r3, r2
 8001d62:	693a      	ldr	r2, [r7, #16]
 8001d64:	429a      	cmp	r2, r3
 8001d66:	d205      	bcs.n	8001d74 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8001d68:	4b0e      	ldr	r3, [pc, #56]	; (8001da4 <_sbrk+0x6c>)
 8001d6a:	220c      	movs	r2, #12
 8001d6c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d6e:	f04f 33ff 	mov.w	r3, #4294967295
 8001d72:	e009      	b.n	8001d88 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d74:	4b09      	ldr	r3, [pc, #36]	; (8001d9c <_sbrk+0x64>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d7a:	4b08      	ldr	r3, [pc, #32]	; (8001d9c <_sbrk+0x64>)
 8001d7c:	681a      	ldr	r2, [r3, #0]
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	4413      	add	r3, r2
 8001d82:	4a06      	ldr	r2, [pc, #24]	; (8001d9c <_sbrk+0x64>)
 8001d84:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d86:	68fb      	ldr	r3, [r7, #12]
}
 8001d88:	4618      	mov	r0, r3
 8001d8a:	371c      	adds	r7, #28
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d92:	4770      	bx	lr
 8001d94:	20020000 	.word	0x20020000
 8001d98:	00000800 	.word	0x00000800
 8001d9c:	200000e0 	.word	0x200000e0
 8001da0:	2000be80 	.word	0x2000be80
 8001da4:	2000be6c 	.word	0x2000be6c

08001da8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001da8:	b480      	push	{r7}
 8001daa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001dac:	4b06      	ldr	r3, [pc, #24]	; (8001dc8 <SystemInit+0x20>)
 8001dae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001db2:	4a05      	ldr	r2, [pc, #20]	; (8001dc8 <SystemInit+0x20>)
 8001db4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001db8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001dbc:	bf00      	nop
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr
 8001dc6:	bf00      	nop
 8001dc8:	e000ed00 	.word	0xe000ed00

08001dcc <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b096      	sub	sp, #88	; 0x58
 8001dd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001dd2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	601a      	str	r2, [r3, #0]
 8001dda:	605a      	str	r2, [r3, #4]
 8001ddc:	609a      	str	r2, [r3, #8]
 8001dde:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001de0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001de4:	2200      	movs	r2, #0
 8001de6:	601a      	str	r2, [r3, #0]
 8001de8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001dea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001dee:	2200      	movs	r2, #0
 8001df0:	601a      	str	r2, [r3, #0]
 8001df2:	605a      	str	r2, [r3, #4]
 8001df4:	609a      	str	r2, [r3, #8]
 8001df6:	60da      	str	r2, [r3, #12]
 8001df8:	611a      	str	r2, [r3, #16]
 8001dfa:	615a      	str	r2, [r3, #20]
 8001dfc:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001dfe:	1d3b      	adds	r3, r7, #4
 8001e00:	2220      	movs	r2, #32
 8001e02:	2100      	movs	r1, #0
 8001e04:	4618      	mov	r0, r3
 8001e06:	f016 fb72 	bl	80184ee <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001e0a:	4b46      	ldr	r3, [pc, #280]	; (8001f24 <MX_TIM1_Init+0x158>)
 8001e0c:	4a46      	ldr	r2, [pc, #280]	; (8001f28 <MX_TIM1_Init+0x15c>)
 8001e0e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 167;
 8001e10:	4b44      	ldr	r3, [pc, #272]	; (8001f24 <MX_TIM1_Init+0x158>)
 8001e12:	22a7      	movs	r2, #167	; 0xa7
 8001e14:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e16:	4b43      	ldr	r3, [pc, #268]	; (8001f24 <MX_TIM1_Init+0x158>)
 8001e18:	2200      	movs	r2, #0
 8001e1a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8001e1c:	4b41      	ldr	r3, [pc, #260]	; (8001f24 <MX_TIM1_Init+0x158>)
 8001e1e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001e22:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e24:	4b3f      	ldr	r3, [pc, #252]	; (8001f24 <MX_TIM1_Init+0x158>)
 8001e26:	2200      	movs	r2, #0
 8001e28:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001e2a:	4b3e      	ldr	r3, [pc, #248]	; (8001f24 <MX_TIM1_Init+0x158>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e30:	4b3c      	ldr	r3, [pc, #240]	; (8001f24 <MX_TIM1_Init+0x158>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001e36:	483b      	ldr	r0, [pc, #236]	; (8001f24 <MX_TIM1_Init+0x158>)
 8001e38:	f004 f9b2 	bl	80061a0 <HAL_TIM_Base_Init>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d001      	beq.n	8001e46 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001e42:	f7ff fdd7 	bl	80019f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e46:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e4a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001e4c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001e50:	4619      	mov	r1, r3
 8001e52:	4834      	ldr	r0, [pc, #208]	; (8001f24 <MX_TIM1_Init+0x158>)
 8001e54:	f004 fd7c 	bl	8006950 <HAL_TIM_ConfigClockSource>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d001      	beq.n	8001e62 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001e5e:	f7ff fdc9 	bl	80019f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001e62:	4830      	ldr	r0, [pc, #192]	; (8001f24 <MX_TIM1_Init+0x158>)
 8001e64:	f004 fa5c 	bl	8006320 <HAL_TIM_PWM_Init>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d001      	beq.n	8001e72 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001e6e:	f7ff fdc1 	bl	80019f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e72:	2300      	movs	r3, #0
 8001e74:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e76:	2300      	movs	r3, #0
 8001e78:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001e7a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001e7e:	4619      	mov	r1, r3
 8001e80:	4828      	ldr	r0, [pc, #160]	; (8001f24 <MX_TIM1_Init+0x158>)
 8001e82:	f005 fa5f 	bl	8007344 <HAL_TIMEx_MasterConfigSynchronization>
 8001e86:	4603      	mov	r3, r0
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d001      	beq.n	8001e90 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001e8c:	f7ff fdb2 	bl	80019f4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e90:	2360      	movs	r3, #96	; 0x60
 8001e92:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 199;
 8001e94:	23c7      	movs	r3, #199	; 0xc7
 8001e96:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001eac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	4619      	mov	r1, r3
 8001eb4:	481b      	ldr	r0, [pc, #108]	; (8001f24 <MX_TIM1_Init+0x158>)
 8001eb6:	f004 fc89 	bl	80067cc <HAL_TIM_PWM_ConfigChannel>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d001      	beq.n	8001ec4 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001ec0:	f7ff fd98 	bl	80019f4 <Error_Handler>
  }
  sConfigOC.Pulse = 399;
 8001ec4:	f240 138f 	movw	r3, #399	; 0x18f
 8001ec8:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001eca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ece:	2204      	movs	r2, #4
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	4814      	ldr	r0, [pc, #80]	; (8001f24 <MX_TIM1_Init+0x158>)
 8001ed4:	f004 fc7a 	bl	80067cc <HAL_TIM_PWM_ConfigChannel>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d001      	beq.n	8001ee2 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 8001ede:	f7ff fd89 	bl	80019f4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001eea:	2300      	movs	r3, #0
 8001eec:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001ef6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001efa:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001efc:	2300      	movs	r3, #0
 8001efe:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001f00:	1d3b      	adds	r3, r7, #4
 8001f02:	4619      	mov	r1, r3
 8001f04:	4807      	ldr	r0, [pc, #28]	; (8001f24 <MX_TIM1_Init+0x158>)
 8001f06:	f005 fa99 	bl	800743c <HAL_TIMEx_ConfigBreakDeadTime>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d001      	beq.n	8001f14 <MX_TIM1_Init+0x148>
  {
    Error_Handler();
 8001f10:	f7ff fd70 	bl	80019f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001f14:	4803      	ldr	r0, [pc, #12]	; (8001f24 <MX_TIM1_Init+0x158>)
 8001f16:	f000 f96d 	bl	80021f4 <HAL_TIM_MspPostInit>

}
 8001f1a:	bf00      	nop
 8001f1c:	3758      	adds	r7, #88	; 0x58
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bd80      	pop	{r7, pc}
 8001f22:	bf00      	nop
 8001f24:	20004ea4 	.word	0x20004ea4
 8001f28:	40010000 	.word	0x40010000

08001f2c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b08e      	sub	sp, #56	; 0x38
 8001f30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f32:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f36:	2200      	movs	r2, #0
 8001f38:	601a      	str	r2, [r3, #0]
 8001f3a:	605a      	str	r2, [r3, #4]
 8001f3c:	609a      	str	r2, [r3, #8]
 8001f3e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f40:	f107 0320 	add.w	r3, r7, #32
 8001f44:	2200      	movs	r2, #0
 8001f46:	601a      	str	r2, [r3, #0]
 8001f48:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f4a:	1d3b      	adds	r3, r7, #4
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	601a      	str	r2, [r3, #0]
 8001f50:	605a      	str	r2, [r3, #4]
 8001f52:	609a      	str	r2, [r3, #8]
 8001f54:	60da      	str	r2, [r3, #12]
 8001f56:	611a      	str	r2, [r3, #16]
 8001f58:	615a      	str	r2, [r3, #20]
 8001f5a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001f5c:	4b2d      	ldr	r3, [pc, #180]	; (8002014 <MX_TIM2_Init+0xe8>)
 8001f5e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001f62:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 167;
 8001f64:	4b2b      	ldr	r3, [pc, #172]	; (8002014 <MX_TIM2_Init+0xe8>)
 8001f66:	22a7      	movs	r2, #167	; 0xa7
 8001f68:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f6a:	4b2a      	ldr	r3, [pc, #168]	; (8002014 <MX_TIM2_Init+0xe8>)
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8001f70:	4b28      	ldr	r3, [pc, #160]	; (8002014 <MX_TIM2_Init+0xe8>)
 8001f72:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001f76:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f78:	4b26      	ldr	r3, [pc, #152]	; (8002014 <MX_TIM2_Init+0xe8>)
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f7e:	4b25      	ldr	r3, [pc, #148]	; (8002014 <MX_TIM2_Init+0xe8>)
 8001f80:	2200      	movs	r2, #0
 8001f82:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001f84:	4823      	ldr	r0, [pc, #140]	; (8002014 <MX_TIM2_Init+0xe8>)
 8001f86:	f004 f90b 	bl	80061a0 <HAL_TIM_Base_Init>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d001      	beq.n	8001f94 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001f90:	f7ff fd30 	bl	80019f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f94:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f98:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001f9a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f9e:	4619      	mov	r1, r3
 8001fa0:	481c      	ldr	r0, [pc, #112]	; (8002014 <MX_TIM2_Init+0xe8>)
 8001fa2:	f004 fcd5 	bl	8006950 <HAL_TIM_ConfigClockSource>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d001      	beq.n	8001fb0 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001fac:	f7ff fd22 	bl	80019f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001fb0:	4818      	ldr	r0, [pc, #96]	; (8002014 <MX_TIM2_Init+0xe8>)
 8001fb2:	f004 f9b5 	bl	8006320 <HAL_TIM_PWM_Init>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d001      	beq.n	8001fc0 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001fbc:	f7ff fd1a 	bl	80019f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001fc8:	f107 0320 	add.w	r3, r7, #32
 8001fcc:	4619      	mov	r1, r3
 8001fce:	4811      	ldr	r0, [pc, #68]	; (8002014 <MX_TIM2_Init+0xe8>)
 8001fd0:	f005 f9b8 	bl	8007344 <HAL_TIMEx_MasterConfigSynchronization>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d001      	beq.n	8001fde <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001fda:	f7ff fd0b 	bl	80019f4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001fde:	2360      	movs	r3, #96	; 0x60
 8001fe0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 599;
 8001fe2:	f240 2357 	movw	r3, #599	; 0x257
 8001fe6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001fec:	2300      	movs	r3, #0
 8001fee:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001ff0:	1d3b      	adds	r3, r7, #4
 8001ff2:	2204      	movs	r2, #4
 8001ff4:	4619      	mov	r1, r3
 8001ff6:	4807      	ldr	r0, [pc, #28]	; (8002014 <MX_TIM2_Init+0xe8>)
 8001ff8:	f004 fbe8 	bl	80067cc <HAL_TIM_PWM_ConfigChannel>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d001      	beq.n	8002006 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8002002:	f7ff fcf7 	bl	80019f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002006:	4803      	ldr	r0, [pc, #12]	; (8002014 <MX_TIM2_Init+0xe8>)
 8002008:	f000 f8f4 	bl	80021f4 <HAL_TIM_MspPostInit>

}
 800200c:	bf00      	nop
 800200e:	3738      	adds	r7, #56	; 0x38
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}
 8002014:	20004eec 	.word	0x20004eec

08002018 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b08a      	sub	sp, #40	; 0x28
 800201c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800201e:	f107 0318 	add.w	r3, r7, #24
 8002022:	2200      	movs	r2, #0
 8002024:	601a      	str	r2, [r3, #0]
 8002026:	605a      	str	r2, [r3, #4]
 8002028:	609a      	str	r2, [r3, #8]
 800202a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800202c:	f107 0310 	add.w	r3, r7, #16
 8002030:	2200      	movs	r2, #0
 8002032:	601a      	str	r2, [r3, #0]
 8002034:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002036:	463b      	mov	r3, r7
 8002038:	2200      	movs	r2, #0
 800203a:	601a      	str	r2, [r3, #0]
 800203c:	605a      	str	r2, [r3, #4]
 800203e:	609a      	str	r2, [r3, #8]
 8002040:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002042:	4b31      	ldr	r3, [pc, #196]	; (8002108 <MX_TIM3_Init+0xf0>)
 8002044:	4a31      	ldr	r2, [pc, #196]	; (800210c <MX_TIM3_Init+0xf4>)
 8002046:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 167;
 8002048:	4b2f      	ldr	r3, [pc, #188]	; (8002108 <MX_TIM3_Init+0xf0>)
 800204a:	22a7      	movs	r2, #167	; 0xa7
 800204c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800204e:	4b2e      	ldr	r3, [pc, #184]	; (8002108 <MX_TIM3_Init+0xf0>)
 8002050:	2200      	movs	r2, #0
 8002052:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002054:	4b2c      	ldr	r3, [pc, #176]	; (8002108 <MX_TIM3_Init+0xf0>)
 8002056:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800205a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800205c:	4b2a      	ldr	r3, [pc, #168]	; (8002108 <MX_TIM3_Init+0xf0>)
 800205e:	2200      	movs	r2, #0
 8002060:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002062:	4b29      	ldr	r3, [pc, #164]	; (8002108 <MX_TIM3_Init+0xf0>)
 8002064:	2200      	movs	r2, #0
 8002066:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002068:	4827      	ldr	r0, [pc, #156]	; (8002108 <MX_TIM3_Init+0xf0>)
 800206a:	f004 f899 	bl	80061a0 <HAL_TIM_Base_Init>
 800206e:	4603      	mov	r3, r0
 8002070:	2b00      	cmp	r3, #0
 8002072:	d001      	beq.n	8002078 <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 8002074:	f7ff fcbe 	bl	80019f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002078:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800207c:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800207e:	f107 0318 	add.w	r3, r7, #24
 8002082:	4619      	mov	r1, r3
 8002084:	4820      	ldr	r0, [pc, #128]	; (8002108 <MX_TIM3_Init+0xf0>)
 8002086:	f004 fc63 	bl	8006950 <HAL_TIM_ConfigClockSource>
 800208a:	4603      	mov	r3, r0
 800208c:	2b00      	cmp	r3, #0
 800208e:	d001      	beq.n	8002094 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8002090:	f7ff fcb0 	bl	80019f4 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8002094:	481c      	ldr	r0, [pc, #112]	; (8002108 <MX_TIM3_Init+0xf0>)
 8002096:	f004 f99c 	bl	80063d2 <HAL_TIM_IC_Init>
 800209a:	4603      	mov	r3, r0
 800209c:	2b00      	cmp	r3, #0
 800209e:	d001      	beq.n	80020a4 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80020a0:	f7ff fca8 	bl	80019f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020a4:	2300      	movs	r3, #0
 80020a6:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020a8:	2300      	movs	r3, #0
 80020aa:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80020ac:	f107 0310 	add.w	r3, r7, #16
 80020b0:	4619      	mov	r1, r3
 80020b2:	4815      	ldr	r0, [pc, #84]	; (8002108 <MX_TIM3_Init+0xf0>)
 80020b4:	f005 f946 	bl	8007344 <HAL_TIMEx_MasterConfigSynchronization>
 80020b8:	4603      	mov	r3, r0
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d001      	beq.n	80020c2 <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 80020be:	f7ff fc99 	bl	80019f4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80020c2:	2300      	movs	r3, #0
 80020c4:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80020c6:	2301      	movs	r3, #1
 80020c8:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80020ca:	2300      	movs	r3, #0
 80020cc:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80020ce:	2300      	movs	r3, #0
 80020d0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80020d2:	463b      	mov	r3, r7
 80020d4:	2200      	movs	r2, #0
 80020d6:	4619      	mov	r1, r3
 80020d8:	480b      	ldr	r0, [pc, #44]	; (8002108 <MX_TIM3_Init+0xf0>)
 80020da:	f004 fadb 	bl	8006694 <HAL_TIM_IC_ConfigChannel>
 80020de:	4603      	mov	r3, r0
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d001      	beq.n	80020e8 <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 80020e4:	f7ff fc86 	bl	80019f4 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80020e8:	463b      	mov	r3, r7
 80020ea:	2204      	movs	r2, #4
 80020ec:	4619      	mov	r1, r3
 80020ee:	4806      	ldr	r0, [pc, #24]	; (8002108 <MX_TIM3_Init+0xf0>)
 80020f0:	f004 fad0 	bl	8006694 <HAL_TIM_IC_ConfigChannel>
 80020f4:	4603      	mov	r3, r0
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d001      	beq.n	80020fe <MX_TIM3_Init+0xe6>
  {
    Error_Handler();
 80020fa:	f7ff fc7b 	bl	80019f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80020fe:	bf00      	nop
 8002100:	3728      	adds	r7, #40	; 0x28
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}
 8002106:	bf00      	nop
 8002108:	20004e5c 	.word	0x20004e5c
 800210c:	40000400 	.word	0x40000400

08002110 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b08c      	sub	sp, #48	; 0x30
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002118:	f107 031c 	add.w	r3, r7, #28
 800211c:	2200      	movs	r2, #0
 800211e:	601a      	str	r2, [r3, #0]
 8002120:	605a      	str	r2, [r3, #4]
 8002122:	609a      	str	r2, [r3, #8]
 8002124:	60da      	str	r2, [r3, #12]
 8002126:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4a2d      	ldr	r2, [pc, #180]	; (80021e4 <HAL_TIM_Base_MspInit+0xd4>)
 800212e:	4293      	cmp	r3, r2
 8002130:	d10e      	bne.n	8002150 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002132:	2300      	movs	r3, #0
 8002134:	61bb      	str	r3, [r7, #24]
 8002136:	4b2c      	ldr	r3, [pc, #176]	; (80021e8 <HAL_TIM_Base_MspInit+0xd8>)
 8002138:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800213a:	4a2b      	ldr	r2, [pc, #172]	; (80021e8 <HAL_TIM_Base_MspInit+0xd8>)
 800213c:	f043 0301 	orr.w	r3, r3, #1
 8002140:	6453      	str	r3, [r2, #68]	; 0x44
 8002142:	4b29      	ldr	r3, [pc, #164]	; (80021e8 <HAL_TIM_Base_MspInit+0xd8>)
 8002144:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002146:	f003 0301 	and.w	r3, r3, #1
 800214a:	61bb      	str	r3, [r7, #24]
 800214c:	69bb      	ldr	r3, [r7, #24]

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800214e:	e044      	b.n	80021da <HAL_TIM_Base_MspInit+0xca>
  else if(tim_baseHandle->Instance==TIM2)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002158:	d10e      	bne.n	8002178 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800215a:	2300      	movs	r3, #0
 800215c:	617b      	str	r3, [r7, #20]
 800215e:	4b22      	ldr	r3, [pc, #136]	; (80021e8 <HAL_TIM_Base_MspInit+0xd8>)
 8002160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002162:	4a21      	ldr	r2, [pc, #132]	; (80021e8 <HAL_TIM_Base_MspInit+0xd8>)
 8002164:	f043 0301 	orr.w	r3, r3, #1
 8002168:	6413      	str	r3, [r2, #64]	; 0x40
 800216a:	4b1f      	ldr	r3, [pc, #124]	; (80021e8 <HAL_TIM_Base_MspInit+0xd8>)
 800216c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800216e:	f003 0301 	and.w	r3, r3, #1
 8002172:	617b      	str	r3, [r7, #20]
 8002174:	697b      	ldr	r3, [r7, #20]
}
 8002176:	e030      	b.n	80021da <HAL_TIM_Base_MspInit+0xca>
  else if(tim_baseHandle->Instance==TIM3)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4a1b      	ldr	r2, [pc, #108]	; (80021ec <HAL_TIM_Base_MspInit+0xdc>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d12b      	bne.n	80021da <HAL_TIM_Base_MspInit+0xca>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002182:	2300      	movs	r3, #0
 8002184:	613b      	str	r3, [r7, #16]
 8002186:	4b18      	ldr	r3, [pc, #96]	; (80021e8 <HAL_TIM_Base_MspInit+0xd8>)
 8002188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800218a:	4a17      	ldr	r2, [pc, #92]	; (80021e8 <HAL_TIM_Base_MspInit+0xd8>)
 800218c:	f043 0302 	orr.w	r3, r3, #2
 8002190:	6413      	str	r3, [r2, #64]	; 0x40
 8002192:	4b15      	ldr	r3, [pc, #84]	; (80021e8 <HAL_TIM_Base_MspInit+0xd8>)
 8002194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002196:	f003 0302 	and.w	r3, r3, #2
 800219a:	613b      	str	r3, [r7, #16]
 800219c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800219e:	2300      	movs	r3, #0
 80021a0:	60fb      	str	r3, [r7, #12]
 80021a2:	4b11      	ldr	r3, [pc, #68]	; (80021e8 <HAL_TIM_Base_MspInit+0xd8>)
 80021a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a6:	4a10      	ldr	r2, [pc, #64]	; (80021e8 <HAL_TIM_Base_MspInit+0xd8>)
 80021a8:	f043 0302 	orr.w	r3, r3, #2
 80021ac:	6313      	str	r3, [r2, #48]	; 0x30
 80021ae:	4b0e      	ldr	r3, [pc, #56]	; (80021e8 <HAL_TIM_Base_MspInit+0xd8>)
 80021b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021b2:	f003 0302 	and.w	r3, r3, #2
 80021b6:	60fb      	str	r3, [r7, #12]
 80021b8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = FAN1_SPD_Pin|FAN2_SPD_Pin;
 80021ba:	2330      	movs	r3, #48	; 0x30
 80021bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021be:	2302      	movs	r3, #2
 80021c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c2:	2300      	movs	r3, #0
 80021c4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021c6:	2300      	movs	r3, #0
 80021c8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80021ca:	2302      	movs	r3, #2
 80021cc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021ce:	f107 031c 	add.w	r3, r7, #28
 80021d2:	4619      	mov	r1, r3
 80021d4:	4806      	ldr	r0, [pc, #24]	; (80021f0 <HAL_TIM_Base_MspInit+0xe0>)
 80021d6:	f003 f83d 	bl	8005254 <HAL_GPIO_Init>
}
 80021da:	bf00      	nop
 80021dc:	3730      	adds	r7, #48	; 0x30
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}
 80021e2:	bf00      	nop
 80021e4:	40010000 	.word	0x40010000
 80021e8:	40023800 	.word	0x40023800
 80021ec:	40000400 	.word	0x40000400
 80021f0:	40020400 	.word	0x40020400

080021f4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b08a      	sub	sp, #40	; 0x28
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021fc:	f107 0314 	add.w	r3, r7, #20
 8002200:	2200      	movs	r2, #0
 8002202:	601a      	str	r2, [r3, #0]
 8002204:	605a      	str	r2, [r3, #4]
 8002206:	609a      	str	r2, [r3, #8]
 8002208:	60da      	str	r2, [r3, #12]
 800220a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4a24      	ldr	r2, [pc, #144]	; (80022a4 <HAL_TIM_MspPostInit+0xb0>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d11f      	bne.n	8002256 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002216:	2300      	movs	r3, #0
 8002218:	613b      	str	r3, [r7, #16]
 800221a:	4b23      	ldr	r3, [pc, #140]	; (80022a8 <HAL_TIM_MspPostInit+0xb4>)
 800221c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800221e:	4a22      	ldr	r2, [pc, #136]	; (80022a8 <HAL_TIM_MspPostInit+0xb4>)
 8002220:	f043 0310 	orr.w	r3, r3, #16
 8002224:	6313      	str	r3, [r2, #48]	; 0x30
 8002226:	4b20      	ldr	r3, [pc, #128]	; (80022a8 <HAL_TIM_MspPostInit+0xb4>)
 8002228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800222a:	f003 0310 	and.w	r3, r3, #16
 800222e:	613b      	str	r3, [r7, #16]
 8002230:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = FAN1_PWM_Pin|FAN2_PWM_Pin;
 8002232:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8002236:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002238:	2302      	movs	r3, #2
 800223a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800223c:	2300      	movs	r3, #0
 800223e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002240:	2300      	movs	r3, #0
 8002242:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002244:	2301      	movs	r3, #1
 8002246:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002248:	f107 0314 	add.w	r3, r7, #20
 800224c:	4619      	mov	r1, r3
 800224e:	4817      	ldr	r0, [pc, #92]	; (80022ac <HAL_TIM_MspPostInit+0xb8>)
 8002250:	f003 f800 	bl	8005254 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002254:	e022      	b.n	800229c <HAL_TIM_MspPostInit+0xa8>
  else if(timHandle->Instance==TIM2)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800225e:	d11d      	bne.n	800229c <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002260:	2300      	movs	r3, #0
 8002262:	60fb      	str	r3, [r7, #12]
 8002264:	4b10      	ldr	r3, [pc, #64]	; (80022a8 <HAL_TIM_MspPostInit+0xb4>)
 8002266:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002268:	4a0f      	ldr	r2, [pc, #60]	; (80022a8 <HAL_TIM_MspPostInit+0xb4>)
 800226a:	f043 0302 	orr.w	r3, r3, #2
 800226e:	6313      	str	r3, [r2, #48]	; 0x30
 8002270:	4b0d      	ldr	r3, [pc, #52]	; (80022a8 <HAL_TIM_MspPostInit+0xb4>)
 8002272:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002274:	f003 0302 	and.w	r3, r3, #2
 8002278:	60fb      	str	r3, [r7, #12]
 800227a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = VAL_PWM_Pin;
 800227c:	2308      	movs	r3, #8
 800227e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002280:	2302      	movs	r3, #2
 8002282:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002284:	2300      	movs	r3, #0
 8002286:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002288:	2300      	movs	r3, #0
 800228a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800228c:	2301      	movs	r3, #1
 800228e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(VAL_PWM_GPIO_Port, &GPIO_InitStruct);
 8002290:	f107 0314 	add.w	r3, r7, #20
 8002294:	4619      	mov	r1, r3
 8002296:	4806      	ldr	r0, [pc, #24]	; (80022b0 <HAL_TIM_MspPostInit+0xbc>)
 8002298:	f002 ffdc 	bl	8005254 <HAL_GPIO_Init>
}
 800229c:	bf00      	nop
 800229e:	3728      	adds	r7, #40	; 0x28
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	40010000 	.word	0x40010000
 80022a8:	40023800 	.word	0x40023800
 80022ac:	40021000 	.word	0x40021000
 80022b0:	40020400 	.word	0x40020400

080022b4 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart6_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80022b8:	4b11      	ldr	r3, [pc, #68]	; (8002300 <MX_USART1_UART_Init+0x4c>)
 80022ba:	4a12      	ldr	r2, [pc, #72]	; (8002304 <MX_USART1_UART_Init+0x50>)
 80022bc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80022be:	4b10      	ldr	r3, [pc, #64]	; (8002300 <MX_USART1_UART_Init+0x4c>)
 80022c0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80022c4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80022c6:	4b0e      	ldr	r3, [pc, #56]	; (8002300 <MX_USART1_UART_Init+0x4c>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80022cc:	4b0c      	ldr	r3, [pc, #48]	; (8002300 <MX_USART1_UART_Init+0x4c>)
 80022ce:	2200      	movs	r2, #0
 80022d0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80022d2:	4b0b      	ldr	r3, [pc, #44]	; (8002300 <MX_USART1_UART_Init+0x4c>)
 80022d4:	2200      	movs	r2, #0
 80022d6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80022d8:	4b09      	ldr	r3, [pc, #36]	; (8002300 <MX_USART1_UART_Init+0x4c>)
 80022da:	220c      	movs	r2, #12
 80022dc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022de:	4b08      	ldr	r3, [pc, #32]	; (8002300 <MX_USART1_UART_Init+0x4c>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80022e4:	4b06      	ldr	r3, [pc, #24]	; (8002300 <MX_USART1_UART_Init+0x4c>)
 80022e6:	2200      	movs	r2, #0
 80022e8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80022ea:	4805      	ldr	r0, [pc, #20]	; (8002300 <MX_USART1_UART_Init+0x4c>)
 80022ec:	f005 f90c 	bl	8007508 <HAL_UART_Init>
 80022f0:	4603      	mov	r3, r0
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d001      	beq.n	80022fa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80022f6:	f7ff fb7d 	bl	80019f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80022fa:	bf00      	nop
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	20005278 	.word	0x20005278
 8002304:	40011000 	.word	0x40011000

08002308 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800230c:	4b11      	ldr	r3, [pc, #68]	; (8002354 <MX_USART2_UART_Init+0x4c>)
 800230e:	4a12      	ldr	r2, [pc, #72]	; (8002358 <MX_USART2_UART_Init+0x50>)
 8002310:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8002312:	4b10      	ldr	r3, [pc, #64]	; (8002354 <MX_USART2_UART_Init+0x4c>)
 8002314:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002318:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800231a:	4b0e      	ldr	r3, [pc, #56]	; (8002354 <MX_USART2_UART_Init+0x4c>)
 800231c:	2200      	movs	r2, #0
 800231e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002320:	4b0c      	ldr	r3, [pc, #48]	; (8002354 <MX_USART2_UART_Init+0x4c>)
 8002322:	2200      	movs	r2, #0
 8002324:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002326:	4b0b      	ldr	r3, [pc, #44]	; (8002354 <MX_USART2_UART_Init+0x4c>)
 8002328:	2200      	movs	r2, #0
 800232a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800232c:	4b09      	ldr	r3, [pc, #36]	; (8002354 <MX_USART2_UART_Init+0x4c>)
 800232e:	220c      	movs	r2, #12
 8002330:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002332:	4b08      	ldr	r3, [pc, #32]	; (8002354 <MX_USART2_UART_Init+0x4c>)
 8002334:	2200      	movs	r2, #0
 8002336:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002338:	4b06      	ldr	r3, [pc, #24]	; (8002354 <MX_USART2_UART_Init+0x4c>)
 800233a:	2200      	movs	r2, #0
 800233c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800233e:	4805      	ldr	r0, [pc, #20]	; (8002354 <MX_USART2_UART_Init+0x4c>)
 8002340:	f005 f8e2 	bl	8007508 <HAL_UART_Init>
 8002344:	4603      	mov	r3, r0
 8002346:	2b00      	cmp	r3, #0
 8002348:	d001      	beq.n	800234e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800234a:	f7ff fb53 	bl	80019f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800234e:	bf00      	nop
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	20005300 	.word	0x20005300
 8002358:	40004400 	.word	0x40004400

0800235c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002360:	4b11      	ldr	r3, [pc, #68]	; (80023a8 <MX_USART3_UART_Init+0x4c>)
 8002362:	4a12      	ldr	r2, [pc, #72]	; (80023ac <MX_USART3_UART_Init+0x50>)
 8002364:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8002366:	4b10      	ldr	r3, [pc, #64]	; (80023a8 <MX_USART3_UART_Init+0x4c>)
 8002368:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800236c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800236e:	4b0e      	ldr	r3, [pc, #56]	; (80023a8 <MX_USART3_UART_Init+0x4c>)
 8002370:	2200      	movs	r2, #0
 8002372:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002374:	4b0c      	ldr	r3, [pc, #48]	; (80023a8 <MX_USART3_UART_Init+0x4c>)
 8002376:	2200      	movs	r2, #0
 8002378:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800237a:	4b0b      	ldr	r3, [pc, #44]	; (80023a8 <MX_USART3_UART_Init+0x4c>)
 800237c:	2200      	movs	r2, #0
 800237e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002380:	4b09      	ldr	r3, [pc, #36]	; (80023a8 <MX_USART3_UART_Init+0x4c>)
 8002382:	220c      	movs	r2, #12
 8002384:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002386:	4b08      	ldr	r3, [pc, #32]	; (80023a8 <MX_USART3_UART_Init+0x4c>)
 8002388:	2200      	movs	r2, #0
 800238a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800238c:	4b06      	ldr	r3, [pc, #24]	; (80023a8 <MX_USART3_UART_Init+0x4c>)
 800238e:	2200      	movs	r2, #0
 8002390:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002392:	4805      	ldr	r0, [pc, #20]	; (80023a8 <MX_USART3_UART_Init+0x4c>)
 8002394:	f005 f8b8 	bl	8007508 <HAL_UART_Init>
 8002398:	4603      	mov	r3, r0
 800239a:	2b00      	cmp	r3, #0
 800239c:	d001      	beq.n	80023a2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800239e:	f7ff fb29 	bl	80019f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80023a2:	bf00      	nop
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	20005054 	.word	0x20005054
 80023ac:	40004800 	.word	0x40004800

080023b0 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80023b4:	4b11      	ldr	r3, [pc, #68]	; (80023fc <MX_USART6_UART_Init+0x4c>)
 80023b6:	4a12      	ldr	r2, [pc, #72]	; (8002400 <MX_USART6_UART_Init+0x50>)
 80023b8:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 80023ba:	4b10      	ldr	r3, [pc, #64]	; (80023fc <MX_USART6_UART_Init+0x4c>)
 80023bc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80023c0:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80023c2:	4b0e      	ldr	r3, [pc, #56]	; (80023fc <MX_USART6_UART_Init+0x4c>)
 80023c4:	2200      	movs	r2, #0
 80023c6:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80023c8:	4b0c      	ldr	r3, [pc, #48]	; (80023fc <MX_USART6_UART_Init+0x4c>)
 80023ca:	2200      	movs	r2, #0
 80023cc:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80023ce:	4b0b      	ldr	r3, [pc, #44]	; (80023fc <MX_USART6_UART_Init+0x4c>)
 80023d0:	2200      	movs	r2, #0
 80023d2:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80023d4:	4b09      	ldr	r3, [pc, #36]	; (80023fc <MX_USART6_UART_Init+0x4c>)
 80023d6:	220c      	movs	r2, #12
 80023d8:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023da:	4b08      	ldr	r3, [pc, #32]	; (80023fc <MX_USART6_UART_Init+0x4c>)
 80023dc:	2200      	movs	r2, #0
 80023de:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80023e0:	4b06      	ldr	r3, [pc, #24]	; (80023fc <MX_USART6_UART_Init+0x4c>)
 80023e2:	2200      	movs	r2, #0
 80023e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80023e6:	4805      	ldr	r0, [pc, #20]	; (80023fc <MX_USART6_UART_Init+0x4c>)
 80023e8:	f005 f88e 	bl	8007508 <HAL_UART_Init>
 80023ec:	4603      	mov	r3, r0
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d001      	beq.n	80023f6 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80023f2:	f7ff faff 	bl	80019f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80023f6:	bf00      	nop
 80023f8:	bd80      	pop	{r7, pc}
 80023fa:	bf00      	nop
 80023fc:	200052bc 	.word	0x200052bc
 8002400:	40011400 	.word	0x40011400

08002404 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b090      	sub	sp, #64	; 0x40
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800240c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002410:	2200      	movs	r2, #0
 8002412:	601a      	str	r2, [r3, #0]
 8002414:	605a      	str	r2, [r3, #4]
 8002416:	609a      	str	r2, [r3, #8]
 8002418:	60da      	str	r2, [r3, #12]
 800241a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a8f      	ldr	r2, [pc, #572]	; (8002660 <HAL_UART_MspInit+0x25c>)
 8002422:	4293      	cmp	r3, r2
 8002424:	f040 808b 	bne.w	800253e <HAL_UART_MspInit+0x13a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002428:	2300      	movs	r3, #0
 800242a:	62bb      	str	r3, [r7, #40]	; 0x28
 800242c:	4b8d      	ldr	r3, [pc, #564]	; (8002664 <HAL_UART_MspInit+0x260>)
 800242e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002430:	4a8c      	ldr	r2, [pc, #560]	; (8002664 <HAL_UART_MspInit+0x260>)
 8002432:	f043 0310 	orr.w	r3, r3, #16
 8002436:	6453      	str	r3, [r2, #68]	; 0x44
 8002438:	4b8a      	ldr	r3, [pc, #552]	; (8002664 <HAL_UART_MspInit+0x260>)
 800243a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800243c:	f003 0310 	and.w	r3, r3, #16
 8002440:	62bb      	str	r3, [r7, #40]	; 0x28
 8002442:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002444:	2300      	movs	r3, #0
 8002446:	627b      	str	r3, [r7, #36]	; 0x24
 8002448:	4b86      	ldr	r3, [pc, #536]	; (8002664 <HAL_UART_MspInit+0x260>)
 800244a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800244c:	4a85      	ldr	r2, [pc, #532]	; (8002664 <HAL_UART_MspInit+0x260>)
 800244e:	f043 0301 	orr.w	r3, r3, #1
 8002452:	6313      	str	r3, [r2, #48]	; 0x30
 8002454:	4b83      	ldr	r3, [pc, #524]	; (8002664 <HAL_UART_MspInit+0x260>)
 8002456:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002458:	f003 0301 	and.w	r3, r3, #1
 800245c:	627b      	str	r3, [r7, #36]	; 0x24
 800245e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002460:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002464:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002466:	2302      	movs	r3, #2
 8002468:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800246a:	2300      	movs	r3, #0
 800246c:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800246e:	2303      	movs	r3, #3
 8002470:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002472:	2307      	movs	r3, #7
 8002474:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002476:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800247a:	4619      	mov	r1, r3
 800247c:	487a      	ldr	r0, [pc, #488]	; (8002668 <HAL_UART_MspInit+0x264>)
 800247e:	f002 fee9 	bl	8005254 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8002482:	4b7a      	ldr	r3, [pc, #488]	; (800266c <HAL_UART_MspInit+0x268>)
 8002484:	4a7a      	ldr	r2, [pc, #488]	; (8002670 <HAL_UART_MspInit+0x26c>)
 8002486:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8002488:	4b78      	ldr	r3, [pc, #480]	; (800266c <HAL_UART_MspInit+0x268>)
 800248a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800248e:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002490:	4b76      	ldr	r3, [pc, #472]	; (800266c <HAL_UART_MspInit+0x268>)
 8002492:	2200      	movs	r2, #0
 8002494:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002496:	4b75      	ldr	r3, [pc, #468]	; (800266c <HAL_UART_MspInit+0x268>)
 8002498:	2200      	movs	r2, #0
 800249a:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800249c:	4b73      	ldr	r3, [pc, #460]	; (800266c <HAL_UART_MspInit+0x268>)
 800249e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80024a2:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80024a4:	4b71      	ldr	r3, [pc, #452]	; (800266c <HAL_UART_MspInit+0x268>)
 80024a6:	2200      	movs	r2, #0
 80024a8:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80024aa:	4b70      	ldr	r3, [pc, #448]	; (800266c <HAL_UART_MspInit+0x268>)
 80024ac:	2200      	movs	r2, #0
 80024ae:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80024b0:	4b6e      	ldr	r3, [pc, #440]	; (800266c <HAL_UART_MspInit+0x268>)
 80024b2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80024b6:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80024b8:	4b6c      	ldr	r3, [pc, #432]	; (800266c <HAL_UART_MspInit+0x268>)
 80024ba:	2200      	movs	r2, #0
 80024bc:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80024be:	4b6b      	ldr	r3, [pc, #428]	; (800266c <HAL_UART_MspInit+0x268>)
 80024c0:	2200      	movs	r2, #0
 80024c2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80024c4:	4869      	ldr	r0, [pc, #420]	; (800266c <HAL_UART_MspInit+0x268>)
 80024c6:	f001 f9af 	bl	8003828 <HAL_DMA_Init>
 80024ca:	4603      	mov	r3, r0
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d001      	beq.n	80024d4 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 80024d0:	f7ff fa90 	bl	80019f4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	4a65      	ldr	r2, [pc, #404]	; (800266c <HAL_UART_MspInit+0x268>)
 80024d8:	639a      	str	r2, [r3, #56]	; 0x38
 80024da:	4a64      	ldr	r2, [pc, #400]	; (800266c <HAL_UART_MspInit+0x268>)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 80024e0:	4b64      	ldr	r3, [pc, #400]	; (8002674 <HAL_UART_MspInit+0x270>)
 80024e2:	4a65      	ldr	r2, [pc, #404]	; (8002678 <HAL_UART_MspInit+0x274>)
 80024e4:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 80024e6:	4b63      	ldr	r3, [pc, #396]	; (8002674 <HAL_UART_MspInit+0x270>)
 80024e8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80024ec:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80024ee:	4b61      	ldr	r3, [pc, #388]	; (8002674 <HAL_UART_MspInit+0x270>)
 80024f0:	2240      	movs	r2, #64	; 0x40
 80024f2:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80024f4:	4b5f      	ldr	r3, [pc, #380]	; (8002674 <HAL_UART_MspInit+0x270>)
 80024f6:	2200      	movs	r2, #0
 80024f8:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80024fa:	4b5e      	ldr	r3, [pc, #376]	; (8002674 <HAL_UART_MspInit+0x270>)
 80024fc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002500:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002502:	4b5c      	ldr	r3, [pc, #368]	; (8002674 <HAL_UART_MspInit+0x270>)
 8002504:	2200      	movs	r2, #0
 8002506:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002508:	4b5a      	ldr	r3, [pc, #360]	; (8002674 <HAL_UART_MspInit+0x270>)
 800250a:	2200      	movs	r2, #0
 800250c:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800250e:	4b59      	ldr	r3, [pc, #356]	; (8002674 <HAL_UART_MspInit+0x270>)
 8002510:	2200      	movs	r2, #0
 8002512:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002514:	4b57      	ldr	r3, [pc, #348]	; (8002674 <HAL_UART_MspInit+0x270>)
 8002516:	2200      	movs	r2, #0
 8002518:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800251a:	4b56      	ldr	r3, [pc, #344]	; (8002674 <HAL_UART_MspInit+0x270>)
 800251c:	2200      	movs	r2, #0
 800251e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002520:	4854      	ldr	r0, [pc, #336]	; (8002674 <HAL_UART_MspInit+0x270>)
 8002522:	f001 f981 	bl	8003828 <HAL_DMA_Init>
 8002526:	4603      	mov	r3, r0
 8002528:	2b00      	cmp	r3, #0
 800252a:	d001      	beq.n	8002530 <HAL_UART_MspInit+0x12c>
    {
      Error_Handler();
 800252c:	f7ff fa62 	bl	80019f4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	4a50      	ldr	r2, [pc, #320]	; (8002674 <HAL_UART_MspInit+0x270>)
 8002534:	635a      	str	r2, [r3, #52]	; 0x34
 8002536:	4a4f      	ldr	r2, [pc, #316]	; (8002674 <HAL_UART_MspInit+0x270>)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 800253c:	e1ca      	b.n	80028d4 <HAL_UART_MspInit+0x4d0>
  else if(uartHandle->Instance==USART2)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4a4e      	ldr	r2, [pc, #312]	; (800267c <HAL_UART_MspInit+0x278>)
 8002544:	4293      	cmp	r3, r2
 8002546:	f040 80a5 	bne.w	8002694 <HAL_UART_MspInit+0x290>
    __HAL_RCC_USART2_CLK_ENABLE();
 800254a:	2300      	movs	r3, #0
 800254c:	623b      	str	r3, [r7, #32]
 800254e:	4b45      	ldr	r3, [pc, #276]	; (8002664 <HAL_UART_MspInit+0x260>)
 8002550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002552:	4a44      	ldr	r2, [pc, #272]	; (8002664 <HAL_UART_MspInit+0x260>)
 8002554:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002558:	6413      	str	r3, [r2, #64]	; 0x40
 800255a:	4b42      	ldr	r3, [pc, #264]	; (8002664 <HAL_UART_MspInit+0x260>)
 800255c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800255e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002562:	623b      	str	r3, [r7, #32]
 8002564:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002566:	2300      	movs	r3, #0
 8002568:	61fb      	str	r3, [r7, #28]
 800256a:	4b3e      	ldr	r3, [pc, #248]	; (8002664 <HAL_UART_MspInit+0x260>)
 800256c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800256e:	4a3d      	ldr	r2, [pc, #244]	; (8002664 <HAL_UART_MspInit+0x260>)
 8002570:	f043 0308 	orr.w	r3, r3, #8
 8002574:	6313      	str	r3, [r2, #48]	; 0x30
 8002576:	4b3b      	ldr	r3, [pc, #236]	; (8002664 <HAL_UART_MspInit+0x260>)
 8002578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800257a:	f003 0308 	and.w	r3, r3, #8
 800257e:	61fb      	str	r3, [r7, #28]
 8002580:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002582:	2360      	movs	r3, #96	; 0x60
 8002584:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002586:	2302      	movs	r3, #2
 8002588:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800258a:	2300      	movs	r3, #0
 800258c:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800258e:	2303      	movs	r3, #3
 8002590:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002592:	2307      	movs	r3, #7
 8002594:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002596:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800259a:	4619      	mov	r1, r3
 800259c:	4838      	ldr	r0, [pc, #224]	; (8002680 <HAL_UART_MspInit+0x27c>)
 800259e:	f002 fe59 	bl	8005254 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80025a2:	4b38      	ldr	r3, [pc, #224]	; (8002684 <HAL_UART_MspInit+0x280>)
 80025a4:	4a38      	ldr	r2, [pc, #224]	; (8002688 <HAL_UART_MspInit+0x284>)
 80025a6:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80025a8:	4b36      	ldr	r3, [pc, #216]	; (8002684 <HAL_UART_MspInit+0x280>)
 80025aa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80025ae:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80025b0:	4b34      	ldr	r3, [pc, #208]	; (8002684 <HAL_UART_MspInit+0x280>)
 80025b2:	2200      	movs	r2, #0
 80025b4:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80025b6:	4b33      	ldr	r3, [pc, #204]	; (8002684 <HAL_UART_MspInit+0x280>)
 80025b8:	2200      	movs	r2, #0
 80025ba:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80025bc:	4b31      	ldr	r3, [pc, #196]	; (8002684 <HAL_UART_MspInit+0x280>)
 80025be:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80025c2:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80025c4:	4b2f      	ldr	r3, [pc, #188]	; (8002684 <HAL_UART_MspInit+0x280>)
 80025c6:	2200      	movs	r2, #0
 80025c8:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80025ca:	4b2e      	ldr	r3, [pc, #184]	; (8002684 <HAL_UART_MspInit+0x280>)
 80025cc:	2200      	movs	r2, #0
 80025ce:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80025d0:	4b2c      	ldr	r3, [pc, #176]	; (8002684 <HAL_UART_MspInit+0x280>)
 80025d2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80025d6:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80025d8:	4b2a      	ldr	r3, [pc, #168]	; (8002684 <HAL_UART_MspInit+0x280>)
 80025da:	2200      	movs	r2, #0
 80025dc:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80025de:	4b29      	ldr	r3, [pc, #164]	; (8002684 <HAL_UART_MspInit+0x280>)
 80025e0:	2200      	movs	r2, #0
 80025e2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80025e4:	4827      	ldr	r0, [pc, #156]	; (8002684 <HAL_UART_MspInit+0x280>)
 80025e6:	f001 f91f 	bl	8003828 <HAL_DMA_Init>
 80025ea:	4603      	mov	r3, r0
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d001      	beq.n	80025f4 <HAL_UART_MspInit+0x1f0>
      Error_Handler();
 80025f0:	f7ff fa00 	bl	80019f4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	4a23      	ldr	r2, [pc, #140]	; (8002684 <HAL_UART_MspInit+0x280>)
 80025f8:	639a      	str	r2, [r3, #56]	; 0x38
 80025fa:	4a22      	ldr	r2, [pc, #136]	; (8002684 <HAL_UART_MspInit+0x280>)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8002600:	4b22      	ldr	r3, [pc, #136]	; (800268c <HAL_UART_MspInit+0x288>)
 8002602:	4a23      	ldr	r2, [pc, #140]	; (8002690 <HAL_UART_MspInit+0x28c>)
 8002604:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8002606:	4b21      	ldr	r3, [pc, #132]	; (800268c <HAL_UART_MspInit+0x288>)
 8002608:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800260c:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800260e:	4b1f      	ldr	r3, [pc, #124]	; (800268c <HAL_UART_MspInit+0x288>)
 8002610:	2240      	movs	r2, #64	; 0x40
 8002612:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002614:	4b1d      	ldr	r3, [pc, #116]	; (800268c <HAL_UART_MspInit+0x288>)
 8002616:	2200      	movs	r2, #0
 8002618:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800261a:	4b1c      	ldr	r3, [pc, #112]	; (800268c <HAL_UART_MspInit+0x288>)
 800261c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002620:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002622:	4b1a      	ldr	r3, [pc, #104]	; (800268c <HAL_UART_MspInit+0x288>)
 8002624:	2200      	movs	r2, #0
 8002626:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002628:	4b18      	ldr	r3, [pc, #96]	; (800268c <HAL_UART_MspInit+0x288>)
 800262a:	2200      	movs	r2, #0
 800262c:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800262e:	4b17      	ldr	r3, [pc, #92]	; (800268c <HAL_UART_MspInit+0x288>)
 8002630:	2200      	movs	r2, #0
 8002632:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002634:	4b15      	ldr	r3, [pc, #84]	; (800268c <HAL_UART_MspInit+0x288>)
 8002636:	2200      	movs	r2, #0
 8002638:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800263a:	4b14      	ldr	r3, [pc, #80]	; (800268c <HAL_UART_MspInit+0x288>)
 800263c:	2200      	movs	r2, #0
 800263e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002640:	4812      	ldr	r0, [pc, #72]	; (800268c <HAL_UART_MspInit+0x288>)
 8002642:	f001 f8f1 	bl	8003828 <HAL_DMA_Init>
 8002646:	4603      	mov	r3, r0
 8002648:	2b00      	cmp	r3, #0
 800264a:	d001      	beq.n	8002650 <HAL_UART_MspInit+0x24c>
      Error_Handler();
 800264c:	f7ff f9d2 	bl	80019f4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	4a0e      	ldr	r2, [pc, #56]	; (800268c <HAL_UART_MspInit+0x288>)
 8002654:	635a      	str	r2, [r3, #52]	; 0x34
 8002656:	4a0d      	ldr	r2, [pc, #52]	; (800268c <HAL_UART_MspInit+0x288>)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6393      	str	r3, [r2, #56]	; 0x38
}
 800265c:	e13a      	b.n	80028d4 <HAL_UART_MspInit+0x4d0>
 800265e:	bf00      	nop
 8002660:	40011000 	.word	0x40011000
 8002664:	40023800 	.word	0x40023800
 8002668:	40020000 	.word	0x40020000
 800266c:	200051b8 	.word	0x200051b8
 8002670:	40026440 	.word	0x40026440
 8002674:	200050f8 	.word	0x200050f8
 8002678:	400264b8 	.word	0x400264b8
 800267c:	40004400 	.word	0x40004400
 8002680:	40020c00 	.word	0x40020c00
 8002684:	20004f34 	.word	0x20004f34
 8002688:	40026088 	.word	0x40026088
 800268c:	20005218 	.word	0x20005218
 8002690:	400260a0 	.word	0x400260a0
  else if(uartHandle->Instance==USART3)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	4a90      	ldr	r2, [pc, #576]	; (80028dc <HAL_UART_MspInit+0x4d8>)
 800269a:	4293      	cmp	r3, r2
 800269c:	f040 808b 	bne.w	80027b6 <HAL_UART_MspInit+0x3b2>
    __HAL_RCC_USART3_CLK_ENABLE();
 80026a0:	2300      	movs	r3, #0
 80026a2:	61bb      	str	r3, [r7, #24]
 80026a4:	4b8e      	ldr	r3, [pc, #568]	; (80028e0 <HAL_UART_MspInit+0x4dc>)
 80026a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026a8:	4a8d      	ldr	r2, [pc, #564]	; (80028e0 <HAL_UART_MspInit+0x4dc>)
 80026aa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80026ae:	6413      	str	r3, [r2, #64]	; 0x40
 80026b0:	4b8b      	ldr	r3, [pc, #556]	; (80028e0 <HAL_UART_MspInit+0x4dc>)
 80026b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026b4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80026b8:	61bb      	str	r3, [r7, #24]
 80026ba:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80026bc:	2300      	movs	r3, #0
 80026be:	617b      	str	r3, [r7, #20]
 80026c0:	4b87      	ldr	r3, [pc, #540]	; (80028e0 <HAL_UART_MspInit+0x4dc>)
 80026c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026c4:	4a86      	ldr	r2, [pc, #536]	; (80028e0 <HAL_UART_MspInit+0x4dc>)
 80026c6:	f043 0308 	orr.w	r3, r3, #8
 80026ca:	6313      	str	r3, [r2, #48]	; 0x30
 80026cc:	4b84      	ldr	r3, [pc, #528]	; (80028e0 <HAL_UART_MspInit+0x4dc>)
 80026ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026d0:	f003 0308 	and.w	r3, r3, #8
 80026d4:	617b      	str	r3, [r7, #20]
 80026d6:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80026d8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80026dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026de:	2302      	movs	r3, #2
 80026e0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026e2:	2300      	movs	r3, #0
 80026e4:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026e6:	2303      	movs	r3, #3
 80026e8:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80026ea:	2307      	movs	r3, #7
 80026ec:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80026ee:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80026f2:	4619      	mov	r1, r3
 80026f4:	487b      	ldr	r0, [pc, #492]	; (80028e4 <HAL_UART_MspInit+0x4e0>)
 80026f6:	f002 fdad 	bl	8005254 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 80026fa:	4b7b      	ldr	r3, [pc, #492]	; (80028e8 <HAL_UART_MspInit+0x4e4>)
 80026fc:	4a7b      	ldr	r2, [pc, #492]	; (80028ec <HAL_UART_MspInit+0x4e8>)
 80026fe:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8002700:	4b79      	ldr	r3, [pc, #484]	; (80028e8 <HAL_UART_MspInit+0x4e4>)
 8002702:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002706:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002708:	4b77      	ldr	r3, [pc, #476]	; (80028e8 <HAL_UART_MspInit+0x4e4>)
 800270a:	2200      	movs	r2, #0
 800270c:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800270e:	4b76      	ldr	r3, [pc, #472]	; (80028e8 <HAL_UART_MspInit+0x4e4>)
 8002710:	2200      	movs	r2, #0
 8002712:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002714:	4b74      	ldr	r3, [pc, #464]	; (80028e8 <HAL_UART_MspInit+0x4e4>)
 8002716:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800271a:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800271c:	4b72      	ldr	r3, [pc, #456]	; (80028e8 <HAL_UART_MspInit+0x4e4>)
 800271e:	2200      	movs	r2, #0
 8002720:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002722:	4b71      	ldr	r3, [pc, #452]	; (80028e8 <HAL_UART_MspInit+0x4e4>)
 8002724:	2200      	movs	r2, #0
 8002726:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8002728:	4b6f      	ldr	r3, [pc, #444]	; (80028e8 <HAL_UART_MspInit+0x4e4>)
 800272a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800272e:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002730:	4b6d      	ldr	r3, [pc, #436]	; (80028e8 <HAL_UART_MspInit+0x4e4>)
 8002732:	2200      	movs	r2, #0
 8002734:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002736:	4b6c      	ldr	r3, [pc, #432]	; (80028e8 <HAL_UART_MspInit+0x4e4>)
 8002738:	2200      	movs	r2, #0
 800273a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 800273c:	486a      	ldr	r0, [pc, #424]	; (80028e8 <HAL_UART_MspInit+0x4e4>)
 800273e:	f001 f873 	bl	8003828 <HAL_DMA_Init>
 8002742:	4603      	mov	r3, r0
 8002744:	2b00      	cmp	r3, #0
 8002746:	d001      	beq.n	800274c <HAL_UART_MspInit+0x348>
      Error_Handler();
 8002748:	f7ff f954 	bl	80019f4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	4a66      	ldr	r2, [pc, #408]	; (80028e8 <HAL_UART_MspInit+0x4e4>)
 8002750:	639a      	str	r2, [r3, #56]	; 0x38
 8002752:	4a65      	ldr	r2, [pc, #404]	; (80028e8 <HAL_UART_MspInit+0x4e4>)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8002758:	4b65      	ldr	r3, [pc, #404]	; (80028f0 <HAL_UART_MspInit+0x4ec>)
 800275a:	4a66      	ldr	r2, [pc, #408]	; (80028f4 <HAL_UART_MspInit+0x4f0>)
 800275c:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 800275e:	4b64      	ldr	r3, [pc, #400]	; (80028f0 <HAL_UART_MspInit+0x4ec>)
 8002760:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002764:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002766:	4b62      	ldr	r3, [pc, #392]	; (80028f0 <HAL_UART_MspInit+0x4ec>)
 8002768:	2240      	movs	r2, #64	; 0x40
 800276a:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800276c:	4b60      	ldr	r3, [pc, #384]	; (80028f0 <HAL_UART_MspInit+0x4ec>)
 800276e:	2200      	movs	r2, #0
 8002770:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002772:	4b5f      	ldr	r3, [pc, #380]	; (80028f0 <HAL_UART_MspInit+0x4ec>)
 8002774:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002778:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800277a:	4b5d      	ldr	r3, [pc, #372]	; (80028f0 <HAL_UART_MspInit+0x4ec>)
 800277c:	2200      	movs	r2, #0
 800277e:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002780:	4b5b      	ldr	r3, [pc, #364]	; (80028f0 <HAL_UART_MspInit+0x4ec>)
 8002782:	2200      	movs	r2, #0
 8002784:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8002786:	4b5a      	ldr	r3, [pc, #360]	; (80028f0 <HAL_UART_MspInit+0x4ec>)
 8002788:	2200      	movs	r2, #0
 800278a:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 800278c:	4b58      	ldr	r3, [pc, #352]	; (80028f0 <HAL_UART_MspInit+0x4ec>)
 800278e:	2200      	movs	r2, #0
 8002790:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002792:	4b57      	ldr	r3, [pc, #348]	; (80028f0 <HAL_UART_MspInit+0x4ec>)
 8002794:	2200      	movs	r2, #0
 8002796:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8002798:	4855      	ldr	r0, [pc, #340]	; (80028f0 <HAL_UART_MspInit+0x4ec>)
 800279a:	f001 f845 	bl	8003828 <HAL_DMA_Init>
 800279e:	4603      	mov	r3, r0
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d001      	beq.n	80027a8 <HAL_UART_MspInit+0x3a4>
      Error_Handler();
 80027a4:	f7ff f926 	bl	80019f4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	4a51      	ldr	r2, [pc, #324]	; (80028f0 <HAL_UART_MspInit+0x4ec>)
 80027ac:	635a      	str	r2, [r3, #52]	; 0x34
 80027ae:	4a50      	ldr	r2, [pc, #320]	; (80028f0 <HAL_UART_MspInit+0x4ec>)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6393      	str	r3, [r2, #56]	; 0x38
}
 80027b4:	e08e      	b.n	80028d4 <HAL_UART_MspInit+0x4d0>
  else if(uartHandle->Instance==USART6)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4a4f      	ldr	r2, [pc, #316]	; (80028f8 <HAL_UART_MspInit+0x4f4>)
 80027bc:	4293      	cmp	r3, r2
 80027be:	f040 8089 	bne.w	80028d4 <HAL_UART_MspInit+0x4d0>
    __HAL_RCC_USART6_CLK_ENABLE();
 80027c2:	2300      	movs	r3, #0
 80027c4:	613b      	str	r3, [r7, #16]
 80027c6:	4b46      	ldr	r3, [pc, #280]	; (80028e0 <HAL_UART_MspInit+0x4dc>)
 80027c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027ca:	4a45      	ldr	r2, [pc, #276]	; (80028e0 <HAL_UART_MspInit+0x4dc>)
 80027cc:	f043 0320 	orr.w	r3, r3, #32
 80027d0:	6453      	str	r3, [r2, #68]	; 0x44
 80027d2:	4b43      	ldr	r3, [pc, #268]	; (80028e0 <HAL_UART_MspInit+0x4dc>)
 80027d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027d6:	f003 0320 	and.w	r3, r3, #32
 80027da:	613b      	str	r3, [r7, #16]
 80027dc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80027de:	2300      	movs	r3, #0
 80027e0:	60fb      	str	r3, [r7, #12]
 80027e2:	4b3f      	ldr	r3, [pc, #252]	; (80028e0 <HAL_UART_MspInit+0x4dc>)
 80027e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027e6:	4a3e      	ldr	r2, [pc, #248]	; (80028e0 <HAL_UART_MspInit+0x4dc>)
 80027e8:	f043 0304 	orr.w	r3, r3, #4
 80027ec:	6313      	str	r3, [r2, #48]	; 0x30
 80027ee:	4b3c      	ldr	r3, [pc, #240]	; (80028e0 <HAL_UART_MspInit+0x4dc>)
 80027f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027f2:	f003 0304 	and.w	r3, r3, #4
 80027f6:	60fb      	str	r3, [r7, #12]
 80027f8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80027fa:	23c0      	movs	r3, #192	; 0xc0
 80027fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027fe:	2302      	movs	r3, #2
 8002800:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002802:	2300      	movs	r3, #0
 8002804:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002806:	2303      	movs	r3, #3
 8002808:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800280a:	2308      	movs	r3, #8
 800280c:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800280e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002812:	4619      	mov	r1, r3
 8002814:	4839      	ldr	r0, [pc, #228]	; (80028fc <HAL_UART_MspInit+0x4f8>)
 8002816:	f002 fd1d 	bl	8005254 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 800281a:	4b39      	ldr	r3, [pc, #228]	; (8002900 <HAL_UART_MspInit+0x4fc>)
 800281c:	4a39      	ldr	r2, [pc, #228]	; (8002904 <HAL_UART_MspInit+0x500>)
 800281e:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8002820:	4b37      	ldr	r3, [pc, #220]	; (8002900 <HAL_UART_MspInit+0x4fc>)
 8002822:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8002826:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002828:	4b35      	ldr	r3, [pc, #212]	; (8002900 <HAL_UART_MspInit+0x4fc>)
 800282a:	2200      	movs	r2, #0
 800282c:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800282e:	4b34      	ldr	r3, [pc, #208]	; (8002900 <HAL_UART_MspInit+0x4fc>)
 8002830:	2200      	movs	r2, #0
 8002832:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002834:	4b32      	ldr	r3, [pc, #200]	; (8002900 <HAL_UART_MspInit+0x4fc>)
 8002836:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800283a:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800283c:	4b30      	ldr	r3, [pc, #192]	; (8002900 <HAL_UART_MspInit+0x4fc>)
 800283e:	2200      	movs	r2, #0
 8002840:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002842:	4b2f      	ldr	r3, [pc, #188]	; (8002900 <HAL_UART_MspInit+0x4fc>)
 8002844:	2200      	movs	r2, #0
 8002846:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8002848:	4b2d      	ldr	r3, [pc, #180]	; (8002900 <HAL_UART_MspInit+0x4fc>)
 800284a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800284e:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002850:	4b2b      	ldr	r3, [pc, #172]	; (8002900 <HAL_UART_MspInit+0x4fc>)
 8002852:	2200      	movs	r2, #0
 8002854:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002856:	4b2a      	ldr	r3, [pc, #168]	; (8002900 <HAL_UART_MspInit+0x4fc>)
 8002858:	2200      	movs	r2, #0
 800285a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 800285c:	4828      	ldr	r0, [pc, #160]	; (8002900 <HAL_UART_MspInit+0x4fc>)
 800285e:	f000 ffe3 	bl	8003828 <HAL_DMA_Init>
 8002862:	4603      	mov	r3, r0
 8002864:	2b00      	cmp	r3, #0
 8002866:	d001      	beq.n	800286c <HAL_UART_MspInit+0x468>
      Error_Handler();
 8002868:	f7ff f8c4 	bl	80019f4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	4a24      	ldr	r2, [pc, #144]	; (8002900 <HAL_UART_MspInit+0x4fc>)
 8002870:	639a      	str	r2, [r3, #56]	; 0x38
 8002872:	4a23      	ldr	r2, [pc, #140]	; (8002900 <HAL_UART_MspInit+0x4fc>)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart6_tx.Instance = DMA2_Stream6;
 8002878:	4b23      	ldr	r3, [pc, #140]	; (8002908 <HAL_UART_MspInit+0x504>)
 800287a:	4a24      	ldr	r2, [pc, #144]	; (800290c <HAL_UART_MspInit+0x508>)
 800287c:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 800287e:	4b22      	ldr	r3, [pc, #136]	; (8002908 <HAL_UART_MspInit+0x504>)
 8002880:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8002884:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002886:	4b20      	ldr	r3, [pc, #128]	; (8002908 <HAL_UART_MspInit+0x504>)
 8002888:	2240      	movs	r2, #64	; 0x40
 800288a:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800288c:	4b1e      	ldr	r3, [pc, #120]	; (8002908 <HAL_UART_MspInit+0x504>)
 800288e:	2200      	movs	r2, #0
 8002890:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002892:	4b1d      	ldr	r3, [pc, #116]	; (8002908 <HAL_UART_MspInit+0x504>)
 8002894:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002898:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800289a:	4b1b      	ldr	r3, [pc, #108]	; (8002908 <HAL_UART_MspInit+0x504>)
 800289c:	2200      	movs	r2, #0
 800289e:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80028a0:	4b19      	ldr	r3, [pc, #100]	; (8002908 <HAL_UART_MspInit+0x504>)
 80028a2:	2200      	movs	r2, #0
 80028a4:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 80028a6:	4b18      	ldr	r3, [pc, #96]	; (8002908 <HAL_UART_MspInit+0x504>)
 80028a8:	2200      	movs	r2, #0
 80028aa:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 80028ac:	4b16      	ldr	r3, [pc, #88]	; (8002908 <HAL_UART_MspInit+0x504>)
 80028ae:	2200      	movs	r2, #0
 80028b0:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80028b2:	4b15      	ldr	r3, [pc, #84]	; (8002908 <HAL_UART_MspInit+0x504>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 80028b8:	4813      	ldr	r0, [pc, #76]	; (8002908 <HAL_UART_MspInit+0x504>)
 80028ba:	f000 ffb5 	bl	8003828 <HAL_DMA_Init>
 80028be:	4603      	mov	r3, r0
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d001      	beq.n	80028c8 <HAL_UART_MspInit+0x4c4>
      Error_Handler();
 80028c4:	f7ff f896 	bl	80019f4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart6_tx);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	4a0f      	ldr	r2, [pc, #60]	; (8002908 <HAL_UART_MspInit+0x504>)
 80028cc:	635a      	str	r2, [r3, #52]	; 0x34
 80028ce:	4a0e      	ldr	r2, [pc, #56]	; (8002908 <HAL_UART_MspInit+0x504>)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6393      	str	r3, [r2, #56]	; 0x38
}
 80028d4:	bf00      	nop
 80028d6:	3740      	adds	r7, #64	; 0x40
 80028d8:	46bd      	mov	sp, r7
 80028da:	bd80      	pop	{r7, pc}
 80028dc:	40004800 	.word	0x40004800
 80028e0:	40023800 	.word	0x40023800
 80028e4:	40020c00 	.word	0x40020c00
 80028e8:	20004ff4 	.word	0x20004ff4
 80028ec:	40026028 	.word	0x40026028
 80028f0:	20005098 	.word	0x20005098
 80028f4:	40026058 	.word	0x40026058
 80028f8:	40011400 	.word	0x40011400
 80028fc:	40020800 	.word	0x40020800
 8002900:	20004f94 	.word	0x20004f94
 8002904:	40026428 	.word	0x40026428
 8002908:	20005158 	.word	0x20005158
 800290c:	400264a0 	.word	0x400264a0

08002910 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002910:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002948 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002914:	480d      	ldr	r0, [pc, #52]	; (800294c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002916:	490e      	ldr	r1, [pc, #56]	; (8002950 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002918:	4a0e      	ldr	r2, [pc, #56]	; (8002954 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800291a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800291c:	e002      	b.n	8002924 <LoopCopyDataInit>

0800291e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800291e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002920:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002922:	3304      	adds	r3, #4

08002924 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002924:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002926:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002928:	d3f9      	bcc.n	800291e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800292a:	4a0b      	ldr	r2, [pc, #44]	; (8002958 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800292c:	4c0b      	ldr	r4, [pc, #44]	; (800295c <LoopFillZerobss+0x26>)
  movs r3, #0
 800292e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002930:	e001      	b.n	8002936 <LoopFillZerobss>

08002932 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002932:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002934:	3204      	adds	r2, #4

08002936 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002936:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002938:	d3fb      	bcc.n	8002932 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800293a:	f7ff fa35 	bl	8001da8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800293e:	f015 fd93 	bl	8018468 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002942:	f7fe ffb5 	bl	80018b0 <main>
  bx  lr    
 8002946:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002948:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800294c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002950:	200000c4 	.word	0x200000c4
  ldr r2, =_sidata
 8002954:	0801cb60 	.word	0x0801cb60
  ldr r2, =_sbss
 8002958:	200000c4 	.word	0x200000c4
  ldr r4, =_ebss
 800295c:	2000be80 	.word	0x2000be80

08002960 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002960:	e7fe      	b.n	8002960 <ADC_IRQHandler>
	...

08002964 <get_channel_average>:
#define VAL_FB_END_CH 9

uint32_t fnd_adc_data[ADC_TOTAL_CH * DATA_PER_CH];

static float get_channel_average(uint8_t ch_idx)
{
 8002964:	b480      	push	{r7}
 8002966:	b085      	sub	sp, #20
 8002968:	af00      	add	r7, sp, #0
 800296a:	4603      	mov	r3, r0
 800296c:	71fb      	strb	r3, [r7, #7]
    float sum = 0;
 800296e:	f04f 0300 	mov.w	r3, #0
 8002972:	60fb      	str	r3, [r7, #12]
    for (uint8_t i = 0; i < DATA_PER_CH; i++)
 8002974:	2300      	movs	r3, #0
 8002976:	72fb      	strb	r3, [r7, #11]
 8002978:	e017      	b.n	80029aa <get_channel_average+0x46>
    {
        sum = sum + fnd_adc_data[ch_idx + i * ADC_TOTAL_CH];
 800297a:	79f9      	ldrb	r1, [r7, #7]
 800297c:	7afa      	ldrb	r2, [r7, #11]
 800297e:	4613      	mov	r3, r2
 8002980:	005b      	lsls	r3, r3, #1
 8002982:	4413      	add	r3, r2
 8002984:	009b      	lsls	r3, r3, #2
 8002986:	4413      	add	r3, r2
 8002988:	440b      	add	r3, r1
 800298a:	4a11      	ldr	r2, [pc, #68]	; (80029d0 <get_channel_average+0x6c>)
 800298c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002990:	ee07 3a90 	vmov	s15, r3
 8002994:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002998:	ed97 7a03 	vldr	s14, [r7, #12]
 800299c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029a0:	edc7 7a03 	vstr	s15, [r7, #12]
    for (uint8_t i = 0; i < DATA_PER_CH; i++)
 80029a4:	7afb      	ldrb	r3, [r7, #11]
 80029a6:	3301      	adds	r3, #1
 80029a8:	72fb      	strb	r3, [r7, #11]
 80029aa:	7afb      	ldrb	r3, [r7, #11]
 80029ac:	2b09      	cmp	r3, #9
 80029ae:	d9e4      	bls.n	800297a <get_channel_average+0x16>
    }
    return sum / DATA_PER_CH;
 80029b0:	edd7 7a03 	vldr	s15, [r7, #12]
 80029b4:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80029b8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80029bc:	eef0 7a66 	vmov.f32	s15, s13
}
 80029c0:	eeb0 0a67 	vmov.f32	s0, s15
 80029c4:	3714      	adds	r7, #20
 80029c6:	46bd      	mov	sp, r7
 80029c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029cc:	4770      	bx	lr
 80029ce:	bf00      	nop
 80029d0:	20005344 	.word	0x20005344
 80029d4:	00000000 	.word	0x00000000

080029d8 <calculate_ntc_temperature>:

static float calculate_ntc_temperature(double res_value, double res_ref, double b_value)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b086      	sub	sp, #24
 80029dc:	af00      	add	r7, sp, #0
 80029de:	ed87 0b04 	vstr	d0, [r7, #16]
 80029e2:	ed87 1b02 	vstr	d1, [r7, #8]
 80029e6:	ed87 2b00 	vstr	d2, [r7]
    return (float)(1 / (((log(res_value / res_ref)) / b_value) + (1 / (273.15 + 25))) - 273.15);
 80029ea:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80029ee:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80029f2:	f7fd ff23 	bl	800083c <__aeabi_ddiv>
 80029f6:	4602      	mov	r2, r0
 80029f8:	460b      	mov	r3, r1
 80029fa:	ec43 2b17 	vmov	d7, r2, r3
 80029fe:	eeb0 0a47 	vmov.f32	s0, s14
 8002a02:	eef0 0a67 	vmov.f32	s1, s15
 8002a06:	f016 fd0f 	bl	8019428 <log>
 8002a0a:	ec51 0b10 	vmov	r0, r1, d0
 8002a0e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002a12:	f7fd ff13 	bl	800083c <__aeabi_ddiv>
 8002a16:	4602      	mov	r2, r0
 8002a18:	460b      	mov	r3, r1
 8002a1a:	4610      	mov	r0, r2
 8002a1c:	4619      	mov	r1, r3
 8002a1e:	a315      	add	r3, pc, #84	; (adr r3, 8002a74 <calculate_ntc_temperature+0x9c>)
 8002a20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a24:	f7fd fc2a 	bl	800027c <__adddf3>
 8002a28:	4602      	mov	r2, r0
 8002a2a:	460b      	mov	r3, r1
 8002a2c:	f04f 0000 	mov.w	r0, #0
 8002a30:	490f      	ldr	r1, [pc, #60]	; (8002a70 <calculate_ntc_temperature+0x98>)
 8002a32:	f7fd ff03 	bl	800083c <__aeabi_ddiv>
 8002a36:	4602      	mov	r2, r0
 8002a38:	460b      	mov	r3, r1
 8002a3a:	4610      	mov	r0, r2
 8002a3c:	4619      	mov	r1, r3
 8002a3e:	a30a      	add	r3, pc, #40	; (adr r3, 8002a68 <calculate_ntc_temperature+0x90>)
 8002a40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a44:	f7fd fc18 	bl	8000278 <__aeabi_dsub>
 8002a48:	4602      	mov	r2, r0
 8002a4a:	460b      	mov	r3, r1
 8002a4c:	4610      	mov	r0, r2
 8002a4e:	4619      	mov	r1, r3
 8002a50:	f7fe f87a 	bl	8000b48 <__aeabi_d2f>
 8002a54:	4603      	mov	r3, r0
 8002a56:	ee07 3a90 	vmov	s15, r3
}
 8002a5a:	eeb0 0a67 	vmov.f32	s0, s15
 8002a5e:	3718      	adds	r7, #24
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bd80      	pop	{r7, pc}
 8002a64:	f3af 8000 	nop.w
 8002a68:	66666666 	.word	0x66666666
 8002a6c:	40711266 	.word	0x40711266
 8002a70:	3ff00000 	.word	0x3ff00000
 8002a74:	dcb5db83 	.word	0xdcb5db83
 8002a78:	3f6b79e1 	.word	0x3f6b79e1

08002a7c <fnd_input_adc_init_check>:

static void fnd_input_adc_init_check(void)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	af00      	add	r7, sp, #0
    static uint8_t init_flag = 0;
    if (init_flag == 0)
 8002a80:	4b06      	ldr	r3, [pc, #24]	; (8002a9c <fnd_input_adc_init_check+0x20>)
 8002a82:	781b      	ldrb	r3, [r3, #0]
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d107      	bne.n	8002a98 <fnd_input_adc_init_check+0x1c>
    {
        HAL_ADC_Start_DMA(&hadc1, fnd_adc_data, ADC_TOTAL_CH * DATA_PER_CH);
 8002a88:	2282      	movs	r2, #130	; 0x82
 8002a8a:	4905      	ldr	r1, [pc, #20]	; (8002aa0 <fnd_input_adc_init_check+0x24>)
 8002a8c:	4805      	ldr	r0, [pc, #20]	; (8002aa4 <fnd_input_adc_init_check+0x28>)
 8002a8e:	f000 fa1b 	bl	8002ec8 <HAL_ADC_Start_DMA>
        init_flag = 1;
 8002a92:	4b02      	ldr	r3, [pc, #8]	; (8002a9c <fnd_input_adc_init_check+0x20>)
 8002a94:	2201      	movs	r2, #1
 8002a96:	701a      	strb	r2, [r3, #0]
    }
}
 8002a98:	bf00      	nop
 8002a9a:	bd80      	pop	{r7, pc}
 8002a9c:	200000e4 	.word	0x200000e4
 8002aa0:	20005344 	.word	0x20005344
 8002aa4:	20004c64 	.word	0x20004c64

08002aa8 <fnd_input_adc_read_dp>:

void fnd_input_adc_read_dp(float *values)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b084      	sub	sp, #16
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
    fnd_input_adc_init_check();
 8002ab0:	f7ff ffe4 	bl	8002a7c <fnd_input_adc_init_check>
    for (uint8_t i = 0; i < (DP_END_CH - DP_START_CH + 1); i++)
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	73fb      	strb	r3, [r7, #15]
 8002ab8:	e00e      	b.n	8002ad8 <fnd_input_adc_read_dp+0x30>
    {
        float dp_adc_value = get_channel_average(i + DP_START_CH);
 8002aba:	7bfb      	ldrb	r3, [r7, #15]
 8002abc:	4618      	mov	r0, r3
 8002abe:	f7ff ff51 	bl	8002964 <get_channel_average>
 8002ac2:	ed87 0a02 	vstr	s0, [r7, #8]
        values[i] = dp_adc_value;
 8002ac6:	7bfb      	ldrb	r3, [r7, #15]
 8002ac8:	009b      	lsls	r3, r3, #2
 8002aca:	687a      	ldr	r2, [r7, #4]
 8002acc:	4413      	add	r3, r2
 8002ace:	68ba      	ldr	r2, [r7, #8]
 8002ad0:	601a      	str	r2, [r3, #0]
    for (uint8_t i = 0; i < (DP_END_CH - DP_START_CH + 1); i++)
 8002ad2:	7bfb      	ldrb	r3, [r7, #15]
 8002ad4:	3301      	adds	r3, #1
 8002ad6:	73fb      	strb	r3, [r7, #15]
 8002ad8:	7bfb      	ldrb	r3, [r7, #15]
 8002ada:	2b02      	cmp	r3, #2
 8002adc:	d9ed      	bls.n	8002aba <fnd_input_adc_read_dp+0x12>
    }
}
 8002ade:	bf00      	nop
 8002ae0:	bf00      	nop
 8002ae2:	3710      	adds	r7, #16
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	bd80      	pop	{r7, pc}

08002ae8 <fnd_input_adc_read_ntc>:

void fnd_input_adc_read_ntc(float *values)
{
 8002ae8:	b5b0      	push	{r4, r5, r7, lr}
 8002aea:	b086      	sub	sp, #24
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
    fnd_input_adc_init_check();
 8002af0:	f7ff ffc4 	bl	8002a7c <fnd_input_adc_init_check>
    for (uint8_t i = 0; i < (NTC_END_CH - NTC_START_CH + 1); i++)
 8002af4:	2300      	movs	r3, #0
 8002af6:	75fb      	strb	r3, [r7, #23]
 8002af8:	e041      	b.n	8002b7e <fnd_input_adc_read_ntc+0x96>
    {
        float ntc_adc_value = get_channel_average(i + NTC_START_CH);
 8002afa:	7dfb      	ldrb	r3, [r7, #23]
 8002afc:	3303      	adds	r3, #3
 8002afe:	b2db      	uxtb	r3, r3
 8002b00:	4618      	mov	r0, r3
 8002b02:	f7ff ff2f 	bl	8002964 <get_channel_average>
 8002b06:	ed87 0a04 	vstr	s0, [r7, #16]
        float ntc_resister_value = (float)10.0 * ntc_adc_value / (4095.1 - ntc_adc_value);
 8002b0a:	edd7 7a04 	vldr	s15, [r7, #16]
 8002b0e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002b12:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b16:	ee17 0a90 	vmov	r0, s15
 8002b1a:	f7fd fd0d 	bl	8000538 <__aeabi_f2d>
 8002b1e:	4604      	mov	r4, r0
 8002b20:	460d      	mov	r5, r1
 8002b22:	6938      	ldr	r0, [r7, #16]
 8002b24:	f7fd fd08 	bl	8000538 <__aeabi_f2d>
 8002b28:	4602      	mov	r2, r0
 8002b2a:	460b      	mov	r3, r1
 8002b2c:	a11c      	add	r1, pc, #112	; (adr r1, 8002ba0 <fnd_input_adc_read_ntc+0xb8>)
 8002b2e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002b32:	f7fd fba1 	bl	8000278 <__aeabi_dsub>
 8002b36:	4602      	mov	r2, r0
 8002b38:	460b      	mov	r3, r1
 8002b3a:	4620      	mov	r0, r4
 8002b3c:	4629      	mov	r1, r5
 8002b3e:	f7fd fe7d 	bl	800083c <__aeabi_ddiv>
 8002b42:	4602      	mov	r2, r0
 8002b44:	460b      	mov	r3, r1
 8002b46:	4610      	mov	r0, r2
 8002b48:	4619      	mov	r1, r3
 8002b4a:	f7fd fffd 	bl	8000b48 <__aeabi_d2f>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	60fb      	str	r3, [r7, #12]
        values[i] = calculate_ntc_temperature(ntc_resister_value, 10.0, 3950);
 8002b52:	68f8      	ldr	r0, [r7, #12]
 8002b54:	f7fd fcf0 	bl	8000538 <__aeabi_f2d>
 8002b58:	7dfb      	ldrb	r3, [r7, #23]
 8002b5a:	009b      	lsls	r3, r3, #2
 8002b5c:	687a      	ldr	r2, [r7, #4]
 8002b5e:	18d4      	adds	r4, r2, r3
 8002b60:	ed9f 2b0b 	vldr	d2, [pc, #44]	; 8002b90 <fnd_input_adc_read_ntc+0xa8>
 8002b64:	ed9f 1b0c 	vldr	d1, [pc, #48]	; 8002b98 <fnd_input_adc_read_ntc+0xb0>
 8002b68:	ec41 0b10 	vmov	d0, r0, r1
 8002b6c:	f7ff ff34 	bl	80029d8 <calculate_ntc_temperature>
 8002b70:	eef0 7a40 	vmov.f32	s15, s0
 8002b74:	edc4 7a00 	vstr	s15, [r4]
    for (uint8_t i = 0; i < (NTC_END_CH - NTC_START_CH + 1); i++)
 8002b78:	7dfb      	ldrb	r3, [r7, #23]
 8002b7a:	3301      	adds	r3, #1
 8002b7c:	75fb      	strb	r3, [r7, #23]
 8002b7e:	7dfb      	ldrb	r3, [r7, #23]
 8002b80:	2b05      	cmp	r3, #5
 8002b82:	d9ba      	bls.n	8002afa <fnd_input_adc_read_ntc+0x12>
    }
}
 8002b84:	bf00      	nop
 8002b86:	bf00      	nop
 8002b88:	3718      	adds	r7, #24
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bdb0      	pop	{r4, r5, r7, pc}
 8002b8e:	bf00      	nop
 8002b90:	00000000 	.word	0x00000000
 8002b94:	40aedc00 	.word	0x40aedc00
 8002b98:	00000000 	.word	0x00000000
 8002b9c:	40240000 	.word	0x40240000
 8002ba0:	33333333 	.word	0x33333333
 8002ba4:	40affe33 	.word	0x40affe33

08002ba8 <fnd_input_adc_read_val_fb>:

void fnd_input_adc_read_val_fb(float *values)
{
 8002ba8:	b590      	push	{r4, r7, lr}
 8002baa:	b085      	sub	sp, #20
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
    fnd_input_adc_init_check();
 8002bb0:	f7ff ff64 	bl	8002a7c <fnd_input_adc_init_check>
    for (uint8_t i = 0; i < (VAL_FB_END_CH - VAL_FB_START_CH + 1); i++)
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	73fb      	strb	r3, [r7, #15]
 8002bb8:	e010      	b.n	8002bdc <fnd_input_adc_read_val_fb+0x34>
    {
        values[i] = get_channel_average(i + VAL_FB_START_CH);
 8002bba:	7bfb      	ldrb	r3, [r7, #15]
 8002bbc:	3309      	adds	r3, #9
 8002bbe:	b2d9      	uxtb	r1, r3
 8002bc0:	7bfb      	ldrb	r3, [r7, #15]
 8002bc2:	009b      	lsls	r3, r3, #2
 8002bc4:	687a      	ldr	r2, [r7, #4]
 8002bc6:	18d4      	adds	r4, r2, r3
 8002bc8:	4608      	mov	r0, r1
 8002bca:	f7ff fecb 	bl	8002964 <get_channel_average>
 8002bce:	eef0 7a40 	vmov.f32	s15, s0
 8002bd2:	edc4 7a00 	vstr	s15, [r4]
    for (uint8_t i = 0; i < (VAL_FB_END_CH - VAL_FB_START_CH + 1); i++)
 8002bd6:	7bfb      	ldrb	r3, [r7, #15]
 8002bd8:	3301      	adds	r3, #1
 8002bda:	73fb      	strb	r3, [r7, #15]
 8002bdc:	7bfb      	ldrb	r3, [r7, #15]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d0eb      	beq.n	8002bba <fnd_input_adc_read_val_fb+0x12>
    }
}
 8002be2:	bf00      	nop
 8002be4:	bf00      	nop
 8002be6:	3714      	adds	r7, #20
 8002be8:	46bd      	mov	sp, r7
 8002bea:	bd90      	pop	{r4, r7, pc}

08002bec <fnd_input_gpio_read_di>:

GPIO_TypeDef *gpio_input_port[4] = {DI_01_GPIO_Port, DI_02_GPIO_Port, DI_03_GPIO_Port, DI_04_GPIO_Port};
uint16_t gpio_input_pin[4] = {DI_01_Pin, DI_02_Pin, DI_03_Pin, DI_04_Pin};

void fnd_input_gpio_read_di(uint8_t *values)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b084      	sub	sp, #16
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < 4; i++)
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	73fb      	strb	r3, [r7, #15]
 8002bf8:	e019      	b.n	8002c2e <fnd_input_gpio_read_di+0x42>
    {
        values[i] = (HAL_GPIO_ReadPin(gpio_input_port[i], gpio_input_pin[i]) == GPIO_PIN_SET) ? 1 : 0;
 8002bfa:	7bfb      	ldrb	r3, [r7, #15]
 8002bfc:	4a10      	ldr	r2, [pc, #64]	; (8002c40 <fnd_input_gpio_read_di+0x54>)
 8002bfe:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002c02:	7bfb      	ldrb	r3, [r7, #15]
 8002c04:	490f      	ldr	r1, [pc, #60]	; (8002c44 <fnd_input_gpio_read_di+0x58>)
 8002c06:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8002c0a:	4619      	mov	r1, r3
 8002c0c:	4610      	mov	r0, r2
 8002c0e:	f002 fcbd 	bl	800558c <HAL_GPIO_ReadPin>
 8002c12:	4603      	mov	r3, r0
 8002c14:	2b01      	cmp	r3, #1
 8002c16:	bf0c      	ite	eq
 8002c18:	2301      	moveq	r3, #1
 8002c1a:	2300      	movne	r3, #0
 8002c1c:	b2d9      	uxtb	r1, r3
 8002c1e:	7bfb      	ldrb	r3, [r7, #15]
 8002c20:	687a      	ldr	r2, [r7, #4]
 8002c22:	4413      	add	r3, r2
 8002c24:	460a      	mov	r2, r1
 8002c26:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < 4; i++)
 8002c28:	7bfb      	ldrb	r3, [r7, #15]
 8002c2a:	3301      	adds	r3, #1
 8002c2c:	73fb      	strb	r3, [r7, #15]
 8002c2e:	7bfb      	ldrb	r3, [r7, #15]
 8002c30:	2b03      	cmp	r3, #3
 8002c32:	d9e2      	bls.n	8002bfa <fnd_input_gpio_read_di+0xe>
    }
}
 8002c34:	bf00      	nop
 8002c36:	bf00      	nop
 8002c38:	3710      	adds	r7, #16
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bd80      	pop	{r7, pc}
 8002c3e:	bf00      	nop
 8002c40:	20000004 	.word	0x20000004
 8002c44:	20000014 	.word	0x20000014

08002c48 <fnd_input_gpio_read_id>:

void fnd_input_gpio_read_id(uint8_t *values)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b084      	sub	sp, #16
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(ID_LD_GPIO_Port, ID_LD_Pin, GPIO_PIN_RESET);
 8002c50:	2200      	movs	r2, #0
 8002c52:	2120      	movs	r1, #32
 8002c54:	4821      	ldr	r0, [pc, #132]	; (8002cdc <fnd_input_gpio_read_id+0x94>)
 8002c56:	f002 fcb1 	bl	80055bc <HAL_GPIO_WritePin>
    osDelay(1);
 8002c5a:	2001      	movs	r0, #1
 8002c5c:	f005 fc1f 	bl	800849e <osDelay>
    HAL_GPIO_WritePin(ID_LD_GPIO_Port, ID_LD_Pin, GPIO_PIN_SET);
 8002c60:	2201      	movs	r2, #1
 8002c62:	2120      	movs	r1, #32
 8002c64:	481d      	ldr	r0, [pc, #116]	; (8002cdc <fnd_input_gpio_read_id+0x94>)
 8002c66:	f002 fca9 	bl	80055bc <HAL_GPIO_WritePin>
    values[7] = HAL_GPIO_ReadPin(ID_DATA_GPIO_Port, ID_DATA_Pin) == GPIO_PIN_SET ? 1 : 0;
 8002c6a:	2110      	movs	r1, #16
 8002c6c:	481b      	ldr	r0, [pc, #108]	; (8002cdc <fnd_input_gpio_read_id+0x94>)
 8002c6e:	f002 fc8d 	bl	800558c <HAL_GPIO_ReadPin>
 8002c72:	4603      	mov	r3, r0
 8002c74:	2b01      	cmp	r3, #1
 8002c76:	bf0c      	ite	eq
 8002c78:	2301      	moveq	r3, #1
 8002c7a:	2300      	movne	r3, #0
 8002c7c:	b2da      	uxtb	r2, r3
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	3307      	adds	r3, #7
 8002c82:	701a      	strb	r2, [r3, #0]

    for (uint8_t i = 0; i < 7; i++)
 8002c84:	2300      	movs	r3, #0
 8002c86:	73fb      	strb	r3, [r7, #15]
 8002c88:	e020      	b.n	8002ccc <fnd_input_gpio_read_id+0x84>
    {
        HAL_GPIO_WritePin(ID_CLK_GPIO_Port, ID_CLK_Pin, GPIO_PIN_RESET);
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	2140      	movs	r1, #64	; 0x40
 8002c8e:	4813      	ldr	r0, [pc, #76]	; (8002cdc <fnd_input_gpio_read_id+0x94>)
 8002c90:	f002 fc94 	bl	80055bc <HAL_GPIO_WritePin>
        osDelay(1);
 8002c94:	2001      	movs	r0, #1
 8002c96:	f005 fc02 	bl	800849e <osDelay>
        HAL_GPIO_WritePin(ID_CLK_GPIO_Port, ID_CLK_Pin, GPIO_PIN_SET);
 8002c9a:	2201      	movs	r2, #1
 8002c9c:	2140      	movs	r1, #64	; 0x40
 8002c9e:	480f      	ldr	r0, [pc, #60]	; (8002cdc <fnd_input_gpio_read_id+0x94>)
 8002ca0:	f002 fc8c 	bl	80055bc <HAL_GPIO_WritePin>
        values[6 - i] = HAL_GPIO_ReadPin(ID_DATA_GPIO_Port, ID_DATA_Pin) == GPIO_PIN_SET ? 1 : 0;
 8002ca4:	2110      	movs	r1, #16
 8002ca6:	480d      	ldr	r0, [pc, #52]	; (8002cdc <fnd_input_gpio_read_id+0x94>)
 8002ca8:	f002 fc70 	bl	800558c <HAL_GPIO_ReadPin>
 8002cac:	4603      	mov	r3, r0
 8002cae:	2b01      	cmp	r3, #1
 8002cb0:	bf0c      	ite	eq
 8002cb2:	2301      	moveq	r3, #1
 8002cb4:	2300      	movne	r3, #0
 8002cb6:	b2da      	uxtb	r2, r3
 8002cb8:	7bfb      	ldrb	r3, [r7, #15]
 8002cba:	f1c3 0306 	rsb	r3, r3, #6
 8002cbe:	4619      	mov	r1, r3
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	440b      	add	r3, r1
 8002cc4:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < 7; i++)
 8002cc6:	7bfb      	ldrb	r3, [r7, #15]
 8002cc8:	3301      	adds	r3, #1
 8002cca:	73fb      	strb	r3, [r7, #15]
 8002ccc:	7bfb      	ldrb	r3, [r7, #15]
 8002cce:	2b06      	cmp	r3, #6
 8002cd0:	d9db      	bls.n	8002c8a <fnd_input_gpio_read_id+0x42>
    }
 8002cd2:	bf00      	nop
 8002cd4:	bf00      	nop
 8002cd6:	3710      	adds	r7, #16
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}
 8002cdc:	40021000 	.word	0x40021000

08002ce0 <HAL_TIM_IC_CaptureCallback>:
        init_flag = 1;
    }
}

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002ce0:	b480      	push	{r7}
 8002ce2:	b083      	sub	sp, #12
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
    if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	7f1b      	ldrb	r3, [r3, #28]
 8002cec:	2b01      	cmp	r3, #1
 8002cee:	d105      	bne.n	8002cfc <HAL_TIM_IC_CaptureCallback+0x1c>
    {
        spd_pulse[0]++;
 8002cf0:	4b0a      	ldr	r3, [pc, #40]	; (8002d1c <HAL_TIM_IC_CaptureCallback+0x3c>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	3301      	adds	r3, #1
 8002cf6:	4a09      	ldr	r2, [pc, #36]	; (8002d1c <HAL_TIM_IC_CaptureCallback+0x3c>)
 8002cf8:	6013      	str	r3, [r2, #0]
    }
    else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
    {
        spd_pulse[1]++;
    }
}
 8002cfa:	e008      	b.n	8002d0e <HAL_TIM_IC_CaptureCallback+0x2e>
    else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	7f1b      	ldrb	r3, [r3, #28]
 8002d00:	2b02      	cmp	r3, #2
 8002d02:	d104      	bne.n	8002d0e <HAL_TIM_IC_CaptureCallback+0x2e>
        spd_pulse[1]++;
 8002d04:	4b05      	ldr	r3, [pc, #20]	; (8002d1c <HAL_TIM_IC_CaptureCallback+0x3c>)
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	3301      	adds	r3, #1
 8002d0a:	4a04      	ldr	r2, [pc, #16]	; (8002d1c <HAL_TIM_IC_CaptureCallback+0x3c>)
 8002d0c:	6053      	str	r3, [r2, #4]
}
 8002d0e:	bf00      	nop
 8002d10:	370c      	adds	r7, #12
 8002d12:	46bd      	mov	sp, r7
 8002d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d18:	4770      	bx	lr
 8002d1a:	bf00      	nop
 8002d1c:	2000554c 	.word	0x2000554c

08002d20 <fnd_output_gpio_write_do>:

GPIO_TypeDef *relay_port[6] = {RLY_01_GPIO_Port, RLY_02_GPIO_Port, RLY_03_GPIO_Port, RLY_04_GPIO_Port, RLY_05_GPIO_Port, RLY_06_GPIO_Port};
uint16_t relay_pin[6] = {RLY_01_Pin, RLY_02_Pin, RLY_03_Pin, RLY_04_Pin, RLY_05_Pin, RLY_06_Pin};

void fnd_output_gpio_write_do(uint8_t *values)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b084      	sub	sp, #16
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < 6; i++)
 8002d28:	2300      	movs	r3, #0
 8002d2a:	73fb      	strb	r3, [r7, #15]
 8002d2c:	e016      	b.n	8002d5c <fnd_output_gpio_write_do+0x3c>
    {
        HAL_GPIO_WritePin(relay_port[i], relay_pin[i], (values[i] == 0) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8002d2e:	7bfb      	ldrb	r3, [r7, #15]
 8002d30:	4a0e      	ldr	r2, [pc, #56]	; (8002d6c <fnd_output_gpio_write_do+0x4c>)
 8002d32:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002d36:	7bfb      	ldrb	r3, [r7, #15]
 8002d38:	4a0d      	ldr	r2, [pc, #52]	; (8002d70 <fnd_output_gpio_write_do+0x50>)
 8002d3a:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8002d3e:	7bfb      	ldrb	r3, [r7, #15]
 8002d40:	687a      	ldr	r2, [r7, #4]
 8002d42:	4413      	add	r3, r2
 8002d44:	781b      	ldrb	r3, [r3, #0]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	bf14      	ite	ne
 8002d4a:	2301      	movne	r3, #1
 8002d4c:	2300      	moveq	r3, #0
 8002d4e:	b2db      	uxtb	r3, r3
 8002d50:	461a      	mov	r2, r3
 8002d52:	f002 fc33 	bl	80055bc <HAL_GPIO_WritePin>
    for (uint8_t i = 0; i < 6; i++)
 8002d56:	7bfb      	ldrb	r3, [r7, #15]
 8002d58:	3301      	adds	r3, #1
 8002d5a:	73fb      	strb	r3, [r7, #15]
 8002d5c:	7bfb      	ldrb	r3, [r7, #15]
 8002d5e:	2b05      	cmp	r3, #5
 8002d60:	d9e5      	bls.n	8002d2e <fnd_output_gpio_write_do+0xe>
    }
}
 8002d62:	bf00      	nop
 8002d64:	bf00      	nop
 8002d66:	3710      	adds	r7, #16
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bd80      	pop	{r7, pc}
 8002d6c:	2000001c 	.word	0x2000001c
 8002d70:	20000034 	.word	0x20000034

08002d74 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002d78:	4b0e      	ldr	r3, [pc, #56]	; (8002db4 <HAL_Init+0x40>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4a0d      	ldr	r2, [pc, #52]	; (8002db4 <HAL_Init+0x40>)
 8002d7e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002d82:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002d84:	4b0b      	ldr	r3, [pc, #44]	; (8002db4 <HAL_Init+0x40>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4a0a      	ldr	r2, [pc, #40]	; (8002db4 <HAL_Init+0x40>)
 8002d8a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002d8e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d90:	4b08      	ldr	r3, [pc, #32]	; (8002db4 <HAL_Init+0x40>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a07      	ldr	r2, [pc, #28]	; (8002db4 <HAL_Init+0x40>)
 8002d96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d9a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d9c:	2003      	movs	r0, #3
 8002d9e:	f000 fd0e 	bl	80037be <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002da2:	200f      	movs	r0, #15
 8002da4:	f7fe fe58 	bl	8001a58 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002da8:	f7fe fe2a 	bl	8001a00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002dac:	2300      	movs	r3, #0
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	bd80      	pop	{r7, pc}
 8002db2:	bf00      	nop
 8002db4:	40023c00 	.word	0x40023c00

08002db8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002db8:	b480      	push	{r7}
 8002dba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002dbc:	4b06      	ldr	r3, [pc, #24]	; (8002dd8 <HAL_IncTick+0x20>)
 8002dbe:	781b      	ldrb	r3, [r3, #0]
 8002dc0:	461a      	mov	r2, r3
 8002dc2:	4b06      	ldr	r3, [pc, #24]	; (8002ddc <HAL_IncTick+0x24>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4413      	add	r3, r2
 8002dc8:	4a04      	ldr	r2, [pc, #16]	; (8002ddc <HAL_IncTick+0x24>)
 8002dca:	6013      	str	r3, [r2, #0]
}
 8002dcc:	bf00      	nop
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd4:	4770      	bx	lr
 8002dd6:	bf00      	nop
 8002dd8:	20000044 	.word	0x20000044
 8002ddc:	20005554 	.word	0x20005554

08002de0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002de0:	b480      	push	{r7}
 8002de2:	af00      	add	r7, sp, #0
  return uwTick;
 8002de4:	4b03      	ldr	r3, [pc, #12]	; (8002df4 <HAL_GetTick+0x14>)
 8002de6:	681b      	ldr	r3, [r3, #0]
}
 8002de8:	4618      	mov	r0, r3
 8002dea:	46bd      	mov	sp, r7
 8002dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df0:	4770      	bx	lr
 8002df2:	bf00      	nop
 8002df4:	20005554 	.word	0x20005554

08002df8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b084      	sub	sp, #16
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e00:	f7ff ffee 	bl	8002de0 <HAL_GetTick>
 8002e04:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e10:	d005      	beq.n	8002e1e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e12:	4b0a      	ldr	r3, [pc, #40]	; (8002e3c <HAL_Delay+0x44>)
 8002e14:	781b      	ldrb	r3, [r3, #0]
 8002e16:	461a      	mov	r2, r3
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	4413      	add	r3, r2
 8002e1c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002e1e:	bf00      	nop
 8002e20:	f7ff ffde 	bl	8002de0 <HAL_GetTick>
 8002e24:	4602      	mov	r2, r0
 8002e26:	68bb      	ldr	r3, [r7, #8]
 8002e28:	1ad3      	subs	r3, r2, r3
 8002e2a:	68fa      	ldr	r2, [r7, #12]
 8002e2c:	429a      	cmp	r2, r3
 8002e2e:	d8f7      	bhi.n	8002e20 <HAL_Delay+0x28>
  {
  }
}
 8002e30:	bf00      	nop
 8002e32:	bf00      	nop
 8002e34:	3710      	adds	r7, #16
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bd80      	pop	{r7, pc}
 8002e3a:	bf00      	nop
 8002e3c:	20000044 	.word	0x20000044

08002e40 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b084      	sub	sp, #16
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d101      	bne.n	8002e56 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002e52:	2301      	movs	r3, #1
 8002e54:	e033      	b.n	8002ebe <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d109      	bne.n	8002e72 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002e5e:	6878      	ldr	r0, [r7, #4]
 8002e60:	f7fe f938 	bl	80010d4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2200      	movs	r2, #0
 8002e68:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e76:	f003 0310 	and.w	r3, r3, #16
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d118      	bne.n	8002eb0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e82:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002e86:	f023 0302 	bic.w	r3, r3, #2
 8002e8a:	f043 0202 	orr.w	r2, r3, #2
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002e92:	6878      	ldr	r0, [r7, #4]
 8002e94:	f000 fa68 	bl	8003368 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ea2:	f023 0303 	bic.w	r3, r3, #3
 8002ea6:	f043 0201 	orr.w	r2, r3, #1
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	641a      	str	r2, [r3, #64]	; 0x40
 8002eae:	e001      	b.n	8002eb4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002ebc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	3710      	adds	r7, #16
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}
	...

08002ec8 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b086      	sub	sp, #24
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	60f8      	str	r0, [r7, #12]
 8002ed0:	60b9      	str	r1, [r7, #8]
 8002ed2:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ede:	2b01      	cmp	r3, #1
 8002ee0:	d101      	bne.n	8002ee6 <HAL_ADC_Start_DMA+0x1e>
 8002ee2:	2302      	movs	r3, #2
 8002ee4:	e0e9      	b.n	80030ba <HAL_ADC_Start_DMA+0x1f2>
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	2201      	movs	r2, #1
 8002eea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	689b      	ldr	r3, [r3, #8]
 8002ef4:	f003 0301 	and.w	r3, r3, #1
 8002ef8:	2b01      	cmp	r3, #1
 8002efa:	d018      	beq.n	8002f2e <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	689a      	ldr	r2, [r3, #8]
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f042 0201 	orr.w	r2, r2, #1
 8002f0a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002f0c:	4b6d      	ldr	r3, [pc, #436]	; (80030c4 <HAL_ADC_Start_DMA+0x1fc>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a6d      	ldr	r2, [pc, #436]	; (80030c8 <HAL_ADC_Start_DMA+0x200>)
 8002f12:	fba2 2303 	umull	r2, r3, r2, r3
 8002f16:	0c9a      	lsrs	r2, r3, #18
 8002f18:	4613      	mov	r3, r2
 8002f1a:	005b      	lsls	r3, r3, #1
 8002f1c:	4413      	add	r3, r2
 8002f1e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002f20:	e002      	b.n	8002f28 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002f22:	693b      	ldr	r3, [r7, #16]
 8002f24:	3b01      	subs	r3, #1
 8002f26:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002f28:	693b      	ldr	r3, [r7, #16]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d1f9      	bne.n	8002f22 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	689b      	ldr	r3, [r3, #8]
 8002f34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f38:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f3c:	d107      	bne.n	8002f4e <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	689a      	ldr	r2, [r3, #8]
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002f4c:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	689b      	ldr	r3, [r3, #8]
 8002f54:	f003 0301 	and.w	r3, r3, #1
 8002f58:	2b01      	cmp	r3, #1
 8002f5a:	f040 80a1 	bne.w	80030a0 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f62:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002f66:	f023 0301 	bic.w	r3, r3, #1
 8002f6a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d007      	beq.n	8002f90 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f84:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002f88:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f94:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002f98:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f9c:	d106      	bne.n	8002fac <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fa2:	f023 0206 	bic.w	r2, r3, #6
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	645a      	str	r2, [r3, #68]	; 0x44
 8002faa:	e002      	b.n	8002fb2 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	2200      	movs	r2, #0
 8002fb0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002fba:	4b44      	ldr	r3, [pc, #272]	; (80030cc <HAL_ADC_Start_DMA+0x204>)
 8002fbc:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fc2:	4a43      	ldr	r2, [pc, #268]	; (80030d0 <HAL_ADC_Start_DMA+0x208>)
 8002fc4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fca:	4a42      	ldr	r2, [pc, #264]	; (80030d4 <HAL_ADC_Start_DMA+0x20c>)
 8002fcc:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fd2:	4a41      	ldr	r2, [pc, #260]	; (80030d8 <HAL_ADC_Start_DMA+0x210>)
 8002fd4:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002fde:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	685a      	ldr	r2, [r3, #4]
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002fee:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	689a      	ldr	r2, [r3, #8]
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002ffe:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	334c      	adds	r3, #76	; 0x4c
 800300a:	4619      	mov	r1, r3
 800300c:	68ba      	ldr	r2, [r7, #8]
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	f000 fcb8 	bl	8003984 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003014:	697b      	ldr	r3, [r7, #20]
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	f003 031f 	and.w	r3, r3, #31
 800301c:	2b00      	cmp	r3, #0
 800301e:	d12a      	bne.n	8003076 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4a2d      	ldr	r2, [pc, #180]	; (80030dc <HAL_ADC_Start_DMA+0x214>)
 8003026:	4293      	cmp	r3, r2
 8003028:	d015      	beq.n	8003056 <HAL_ADC_Start_DMA+0x18e>
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	4a2c      	ldr	r2, [pc, #176]	; (80030e0 <HAL_ADC_Start_DMA+0x218>)
 8003030:	4293      	cmp	r3, r2
 8003032:	d105      	bne.n	8003040 <HAL_ADC_Start_DMA+0x178>
 8003034:	4b25      	ldr	r3, [pc, #148]	; (80030cc <HAL_ADC_Start_DMA+0x204>)
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	f003 031f 	and.w	r3, r3, #31
 800303c:	2b00      	cmp	r3, #0
 800303e:	d00a      	beq.n	8003056 <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	4a27      	ldr	r2, [pc, #156]	; (80030e4 <HAL_ADC_Start_DMA+0x21c>)
 8003046:	4293      	cmp	r3, r2
 8003048:	d136      	bne.n	80030b8 <HAL_ADC_Start_DMA+0x1f0>
 800304a:	4b20      	ldr	r3, [pc, #128]	; (80030cc <HAL_ADC_Start_DMA+0x204>)
 800304c:	685b      	ldr	r3, [r3, #4]
 800304e:	f003 0310 	and.w	r3, r3, #16
 8003052:	2b00      	cmp	r3, #0
 8003054:	d130      	bne.n	80030b8 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	689b      	ldr	r3, [r3, #8]
 800305c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003060:	2b00      	cmp	r3, #0
 8003062:	d129      	bne.n	80030b8 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	689a      	ldr	r2, [r3, #8]
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003072:	609a      	str	r2, [r3, #8]
 8003074:	e020      	b.n	80030b8 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	4a18      	ldr	r2, [pc, #96]	; (80030dc <HAL_ADC_Start_DMA+0x214>)
 800307c:	4293      	cmp	r3, r2
 800307e:	d11b      	bne.n	80030b8 <HAL_ADC_Start_DMA+0x1f0>
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	689b      	ldr	r3, [r3, #8]
 8003086:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800308a:	2b00      	cmp	r3, #0
 800308c:	d114      	bne.n	80030b8 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	689a      	ldr	r2, [r3, #8]
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800309c:	609a      	str	r2, [r3, #8]
 800309e:	e00b      	b.n	80030b8 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030a4:	f043 0210 	orr.w	r2, r3, #16
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030b0:	f043 0201 	orr.w	r2, r3, #1
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80030b8:	2300      	movs	r3, #0
}
 80030ba:	4618      	mov	r0, r3
 80030bc:	3718      	adds	r7, #24
 80030be:	46bd      	mov	sp, r7
 80030c0:	bd80      	pop	{r7, pc}
 80030c2:	bf00      	nop
 80030c4:	20000000 	.word	0x20000000
 80030c8:	431bde83 	.word	0x431bde83
 80030cc:	40012300 	.word	0x40012300
 80030d0:	08003561 	.word	0x08003561
 80030d4:	0800361b 	.word	0x0800361b
 80030d8:	08003637 	.word	0x08003637
 80030dc:	40012000 	.word	0x40012000
 80030e0:	40012100 	.word	0x40012100
 80030e4:	40012200 	.word	0x40012200

080030e8 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80030e8:	b480      	push	{r7}
 80030ea:	b083      	sub	sp, #12
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80030f0:	bf00      	nop
 80030f2:	370c      	adds	r7, #12
 80030f4:	46bd      	mov	sp, r7
 80030f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fa:	4770      	bx	lr

080030fc <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80030fc:	b480      	push	{r7}
 80030fe:	b083      	sub	sp, #12
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003104:	bf00      	nop
 8003106:	370c      	adds	r7, #12
 8003108:	46bd      	mov	sp, r7
 800310a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310e:	4770      	bx	lr

08003110 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003110:	b480      	push	{r7}
 8003112:	b083      	sub	sp, #12
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003118:	bf00      	nop
 800311a:	370c      	adds	r7, #12
 800311c:	46bd      	mov	sp, r7
 800311e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003122:	4770      	bx	lr

08003124 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003124:	b480      	push	{r7}
 8003126:	b085      	sub	sp, #20
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
 800312c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800312e:	2300      	movs	r3, #0
 8003130:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003138:	2b01      	cmp	r3, #1
 800313a:	d101      	bne.n	8003140 <HAL_ADC_ConfigChannel+0x1c>
 800313c:	2302      	movs	r3, #2
 800313e:	e105      	b.n	800334c <HAL_ADC_ConfigChannel+0x228>
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2201      	movs	r2, #1
 8003144:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	2b09      	cmp	r3, #9
 800314e:	d925      	bls.n	800319c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	68d9      	ldr	r1, [r3, #12]
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	b29b      	uxth	r3, r3
 800315c:	461a      	mov	r2, r3
 800315e:	4613      	mov	r3, r2
 8003160:	005b      	lsls	r3, r3, #1
 8003162:	4413      	add	r3, r2
 8003164:	3b1e      	subs	r3, #30
 8003166:	2207      	movs	r2, #7
 8003168:	fa02 f303 	lsl.w	r3, r2, r3
 800316c:	43da      	mvns	r2, r3
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	400a      	ands	r2, r1
 8003174:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	68d9      	ldr	r1, [r3, #12]
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	689a      	ldr	r2, [r3, #8]
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	b29b      	uxth	r3, r3
 8003186:	4618      	mov	r0, r3
 8003188:	4603      	mov	r3, r0
 800318a:	005b      	lsls	r3, r3, #1
 800318c:	4403      	add	r3, r0
 800318e:	3b1e      	subs	r3, #30
 8003190:	409a      	lsls	r2, r3
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	430a      	orrs	r2, r1
 8003198:	60da      	str	r2, [r3, #12]
 800319a:	e022      	b.n	80031e2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	6919      	ldr	r1, [r3, #16]
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	b29b      	uxth	r3, r3
 80031a8:	461a      	mov	r2, r3
 80031aa:	4613      	mov	r3, r2
 80031ac:	005b      	lsls	r3, r3, #1
 80031ae:	4413      	add	r3, r2
 80031b0:	2207      	movs	r2, #7
 80031b2:	fa02 f303 	lsl.w	r3, r2, r3
 80031b6:	43da      	mvns	r2, r3
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	400a      	ands	r2, r1
 80031be:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	6919      	ldr	r1, [r3, #16]
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	689a      	ldr	r2, [r3, #8]
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	b29b      	uxth	r3, r3
 80031d0:	4618      	mov	r0, r3
 80031d2:	4603      	mov	r3, r0
 80031d4:	005b      	lsls	r3, r3, #1
 80031d6:	4403      	add	r3, r0
 80031d8:	409a      	lsls	r2, r3
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	430a      	orrs	r2, r1
 80031e0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	685b      	ldr	r3, [r3, #4]
 80031e6:	2b06      	cmp	r3, #6
 80031e8:	d824      	bhi.n	8003234 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	685a      	ldr	r2, [r3, #4]
 80031f4:	4613      	mov	r3, r2
 80031f6:	009b      	lsls	r3, r3, #2
 80031f8:	4413      	add	r3, r2
 80031fa:	3b05      	subs	r3, #5
 80031fc:	221f      	movs	r2, #31
 80031fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003202:	43da      	mvns	r2, r3
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	400a      	ands	r2, r1
 800320a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	b29b      	uxth	r3, r3
 8003218:	4618      	mov	r0, r3
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	685a      	ldr	r2, [r3, #4]
 800321e:	4613      	mov	r3, r2
 8003220:	009b      	lsls	r3, r3, #2
 8003222:	4413      	add	r3, r2
 8003224:	3b05      	subs	r3, #5
 8003226:	fa00 f203 	lsl.w	r2, r0, r3
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	430a      	orrs	r2, r1
 8003230:	635a      	str	r2, [r3, #52]	; 0x34
 8003232:	e04c      	b.n	80032ce <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	2b0c      	cmp	r3, #12
 800323a:	d824      	bhi.n	8003286 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	685a      	ldr	r2, [r3, #4]
 8003246:	4613      	mov	r3, r2
 8003248:	009b      	lsls	r3, r3, #2
 800324a:	4413      	add	r3, r2
 800324c:	3b23      	subs	r3, #35	; 0x23
 800324e:	221f      	movs	r2, #31
 8003250:	fa02 f303 	lsl.w	r3, r2, r3
 8003254:	43da      	mvns	r2, r3
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	400a      	ands	r2, r1
 800325c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	b29b      	uxth	r3, r3
 800326a:	4618      	mov	r0, r3
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	685a      	ldr	r2, [r3, #4]
 8003270:	4613      	mov	r3, r2
 8003272:	009b      	lsls	r3, r3, #2
 8003274:	4413      	add	r3, r2
 8003276:	3b23      	subs	r3, #35	; 0x23
 8003278:	fa00 f203 	lsl.w	r2, r0, r3
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	430a      	orrs	r2, r1
 8003282:	631a      	str	r2, [r3, #48]	; 0x30
 8003284:	e023      	b.n	80032ce <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	685a      	ldr	r2, [r3, #4]
 8003290:	4613      	mov	r3, r2
 8003292:	009b      	lsls	r3, r3, #2
 8003294:	4413      	add	r3, r2
 8003296:	3b41      	subs	r3, #65	; 0x41
 8003298:	221f      	movs	r2, #31
 800329a:	fa02 f303 	lsl.w	r3, r2, r3
 800329e:	43da      	mvns	r2, r3
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	400a      	ands	r2, r1
 80032a6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	b29b      	uxth	r3, r3
 80032b4:	4618      	mov	r0, r3
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	685a      	ldr	r2, [r3, #4]
 80032ba:	4613      	mov	r3, r2
 80032bc:	009b      	lsls	r3, r3, #2
 80032be:	4413      	add	r3, r2
 80032c0:	3b41      	subs	r3, #65	; 0x41
 80032c2:	fa00 f203 	lsl.w	r2, r0, r3
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	430a      	orrs	r2, r1
 80032cc:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80032ce:	4b22      	ldr	r3, [pc, #136]	; (8003358 <HAL_ADC_ConfigChannel+0x234>)
 80032d0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	4a21      	ldr	r2, [pc, #132]	; (800335c <HAL_ADC_ConfigChannel+0x238>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d109      	bne.n	80032f0 <HAL_ADC_ConfigChannel+0x1cc>
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	2b12      	cmp	r3, #18
 80032e2:	d105      	bne.n	80032f0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4a19      	ldr	r2, [pc, #100]	; (800335c <HAL_ADC_ConfigChannel+0x238>)
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d123      	bne.n	8003342 <HAL_ADC_ConfigChannel+0x21e>
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	2b10      	cmp	r3, #16
 8003300:	d003      	beq.n	800330a <HAL_ADC_ConfigChannel+0x1e6>
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	2b11      	cmp	r3, #17
 8003308:	d11b      	bne.n	8003342 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	2b10      	cmp	r3, #16
 800331c:	d111      	bne.n	8003342 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800331e:	4b10      	ldr	r3, [pc, #64]	; (8003360 <HAL_ADC_ConfigChannel+0x23c>)
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	4a10      	ldr	r2, [pc, #64]	; (8003364 <HAL_ADC_ConfigChannel+0x240>)
 8003324:	fba2 2303 	umull	r2, r3, r2, r3
 8003328:	0c9a      	lsrs	r2, r3, #18
 800332a:	4613      	mov	r3, r2
 800332c:	009b      	lsls	r3, r3, #2
 800332e:	4413      	add	r3, r2
 8003330:	005b      	lsls	r3, r3, #1
 8003332:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003334:	e002      	b.n	800333c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003336:	68bb      	ldr	r3, [r7, #8]
 8003338:	3b01      	subs	r3, #1
 800333a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800333c:	68bb      	ldr	r3, [r7, #8]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d1f9      	bne.n	8003336 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2200      	movs	r2, #0
 8003346:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800334a:	2300      	movs	r3, #0
}
 800334c:	4618      	mov	r0, r3
 800334e:	3714      	adds	r7, #20
 8003350:	46bd      	mov	sp, r7
 8003352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003356:	4770      	bx	lr
 8003358:	40012300 	.word	0x40012300
 800335c:	40012000 	.word	0x40012000
 8003360:	20000000 	.word	0x20000000
 8003364:	431bde83 	.word	0x431bde83

08003368 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003368:	b480      	push	{r7}
 800336a:	b085      	sub	sp, #20
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003370:	4b79      	ldr	r3, [pc, #484]	; (8003558 <ADC_Init+0x1f0>)
 8003372:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	685a      	ldr	r2, [r3, #4]
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	431a      	orrs	r2, r3
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	685a      	ldr	r2, [r3, #4]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800339c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	6859      	ldr	r1, [r3, #4]
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	691b      	ldr	r3, [r3, #16]
 80033a8:	021a      	lsls	r2, r3, #8
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	430a      	orrs	r2, r1
 80033b0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	685a      	ldr	r2, [r3, #4]
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80033c0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	6859      	ldr	r1, [r3, #4]
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	689a      	ldr	r2, [r3, #8]
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	430a      	orrs	r2, r1
 80033d2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	689a      	ldr	r2, [r3, #8]
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80033e2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	6899      	ldr	r1, [r3, #8]
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	68da      	ldr	r2, [r3, #12]
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	430a      	orrs	r2, r1
 80033f4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033fa:	4a58      	ldr	r2, [pc, #352]	; (800355c <ADC_Init+0x1f4>)
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d022      	beq.n	8003446 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	689a      	ldr	r2, [r3, #8]
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800340e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	6899      	ldr	r1, [r3, #8]
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	430a      	orrs	r2, r1
 8003420:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	689a      	ldr	r2, [r3, #8]
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003430:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	6899      	ldr	r1, [r3, #8]
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	430a      	orrs	r2, r1
 8003442:	609a      	str	r2, [r3, #8]
 8003444:	e00f      	b.n	8003466 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	689a      	ldr	r2, [r3, #8]
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003454:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	689a      	ldr	r2, [r3, #8]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003464:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	689a      	ldr	r2, [r3, #8]
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f022 0202 	bic.w	r2, r2, #2
 8003474:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	6899      	ldr	r1, [r3, #8]
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	7e1b      	ldrb	r3, [r3, #24]
 8003480:	005a      	lsls	r2, r3, #1
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	430a      	orrs	r2, r1
 8003488:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d01b      	beq.n	80034cc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	685a      	ldr	r2, [r3, #4]
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80034a2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	685a      	ldr	r2, [r3, #4]
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80034b2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	6859      	ldr	r1, [r3, #4]
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034be:	3b01      	subs	r3, #1
 80034c0:	035a      	lsls	r2, r3, #13
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	430a      	orrs	r2, r1
 80034c8:	605a      	str	r2, [r3, #4]
 80034ca:	e007      	b.n	80034dc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	685a      	ldr	r2, [r3, #4]
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80034da:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80034ea:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	69db      	ldr	r3, [r3, #28]
 80034f6:	3b01      	subs	r3, #1
 80034f8:	051a      	lsls	r2, r3, #20
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	430a      	orrs	r2, r1
 8003500:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	689a      	ldr	r2, [r3, #8]
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003510:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	6899      	ldr	r1, [r3, #8]
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800351e:	025a      	lsls	r2, r3, #9
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	430a      	orrs	r2, r1
 8003526:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	689a      	ldr	r2, [r3, #8]
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003536:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	6899      	ldr	r1, [r3, #8]
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	695b      	ldr	r3, [r3, #20]
 8003542:	029a      	lsls	r2, r3, #10
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	430a      	orrs	r2, r1
 800354a:	609a      	str	r2, [r3, #8]
}
 800354c:	bf00      	nop
 800354e:	3714      	adds	r7, #20
 8003550:	46bd      	mov	sp, r7
 8003552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003556:	4770      	bx	lr
 8003558:	40012300 	.word	0x40012300
 800355c:	0f000001 	.word	0x0f000001

08003560 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b084      	sub	sp, #16
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800356c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003572:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003576:	2b00      	cmp	r3, #0
 8003578:	d13c      	bne.n	80035f4 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800357e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	689b      	ldr	r3, [r3, #8]
 800358c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003590:	2b00      	cmp	r3, #0
 8003592:	d12b      	bne.n	80035ec <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003598:	2b00      	cmp	r3, #0
 800359a:	d127      	bne.n	80035ec <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035a2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d006      	beq.n	80035b8 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	689b      	ldr	r3, [r3, #8]
 80035b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d119      	bne.n	80035ec <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	685a      	ldr	r2, [r3, #4]
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f022 0220 	bic.w	r2, r2, #32
 80035c6:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035cc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035d8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d105      	bne.n	80035ec <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035e4:	f043 0201 	orr.w	r2, r3, #1
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80035ec:	68f8      	ldr	r0, [r7, #12]
 80035ee:	f7ff fd7b 	bl	80030e8 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80035f2:	e00e      	b.n	8003612 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035f8:	f003 0310 	and.w	r3, r3, #16
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d003      	beq.n	8003608 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003600:	68f8      	ldr	r0, [r7, #12]
 8003602:	f7ff fd85 	bl	8003110 <HAL_ADC_ErrorCallback>
}
 8003606:	e004      	b.n	8003612 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800360c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800360e:	6878      	ldr	r0, [r7, #4]
 8003610:	4798      	blx	r3
}
 8003612:	bf00      	nop
 8003614:	3710      	adds	r7, #16
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}

0800361a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800361a:	b580      	push	{r7, lr}
 800361c:	b084      	sub	sp, #16
 800361e:	af00      	add	r7, sp, #0
 8003620:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003626:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003628:	68f8      	ldr	r0, [r7, #12]
 800362a:	f7ff fd67 	bl	80030fc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800362e:	bf00      	nop
 8003630:	3710      	adds	r7, #16
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}

08003636 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003636:	b580      	push	{r7, lr}
 8003638:	b084      	sub	sp, #16
 800363a:	af00      	add	r7, sp, #0
 800363c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003642:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	2240      	movs	r2, #64	; 0x40
 8003648:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800364e:	f043 0204 	orr.w	r2, r3, #4
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003656:	68f8      	ldr	r0, [r7, #12]
 8003658:	f7ff fd5a 	bl	8003110 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800365c:	bf00      	nop
 800365e:	3710      	adds	r7, #16
 8003660:	46bd      	mov	sp, r7
 8003662:	bd80      	pop	{r7, pc}

08003664 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003664:	b480      	push	{r7}
 8003666:	b085      	sub	sp, #20
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	f003 0307 	and.w	r3, r3, #7
 8003672:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003674:	4b0c      	ldr	r3, [pc, #48]	; (80036a8 <__NVIC_SetPriorityGrouping+0x44>)
 8003676:	68db      	ldr	r3, [r3, #12]
 8003678:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800367a:	68ba      	ldr	r2, [r7, #8]
 800367c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003680:	4013      	ands	r3, r2
 8003682:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003688:	68bb      	ldr	r3, [r7, #8]
 800368a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800368c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003690:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003694:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003696:	4a04      	ldr	r2, [pc, #16]	; (80036a8 <__NVIC_SetPriorityGrouping+0x44>)
 8003698:	68bb      	ldr	r3, [r7, #8]
 800369a:	60d3      	str	r3, [r2, #12]
}
 800369c:	bf00      	nop
 800369e:	3714      	adds	r7, #20
 80036a0:	46bd      	mov	sp, r7
 80036a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a6:	4770      	bx	lr
 80036a8:	e000ed00 	.word	0xe000ed00

080036ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80036ac:	b480      	push	{r7}
 80036ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80036b0:	4b04      	ldr	r3, [pc, #16]	; (80036c4 <__NVIC_GetPriorityGrouping+0x18>)
 80036b2:	68db      	ldr	r3, [r3, #12]
 80036b4:	0a1b      	lsrs	r3, r3, #8
 80036b6:	f003 0307 	and.w	r3, r3, #7
}
 80036ba:	4618      	mov	r0, r3
 80036bc:	46bd      	mov	sp, r7
 80036be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c2:	4770      	bx	lr
 80036c4:	e000ed00 	.word	0xe000ed00

080036c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036c8:	b480      	push	{r7}
 80036ca:	b083      	sub	sp, #12
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	4603      	mov	r3, r0
 80036d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	db0b      	blt.n	80036f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80036da:	79fb      	ldrb	r3, [r7, #7]
 80036dc:	f003 021f 	and.w	r2, r3, #31
 80036e0:	4907      	ldr	r1, [pc, #28]	; (8003700 <__NVIC_EnableIRQ+0x38>)
 80036e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036e6:	095b      	lsrs	r3, r3, #5
 80036e8:	2001      	movs	r0, #1
 80036ea:	fa00 f202 	lsl.w	r2, r0, r2
 80036ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80036f2:	bf00      	nop
 80036f4:	370c      	adds	r7, #12
 80036f6:	46bd      	mov	sp, r7
 80036f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fc:	4770      	bx	lr
 80036fe:	bf00      	nop
 8003700:	e000e100 	.word	0xe000e100

08003704 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003704:	b480      	push	{r7}
 8003706:	b083      	sub	sp, #12
 8003708:	af00      	add	r7, sp, #0
 800370a:	4603      	mov	r3, r0
 800370c:	6039      	str	r1, [r7, #0]
 800370e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003710:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003714:	2b00      	cmp	r3, #0
 8003716:	db0a      	blt.n	800372e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	b2da      	uxtb	r2, r3
 800371c:	490c      	ldr	r1, [pc, #48]	; (8003750 <__NVIC_SetPriority+0x4c>)
 800371e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003722:	0112      	lsls	r2, r2, #4
 8003724:	b2d2      	uxtb	r2, r2
 8003726:	440b      	add	r3, r1
 8003728:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800372c:	e00a      	b.n	8003744 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	b2da      	uxtb	r2, r3
 8003732:	4908      	ldr	r1, [pc, #32]	; (8003754 <__NVIC_SetPriority+0x50>)
 8003734:	79fb      	ldrb	r3, [r7, #7]
 8003736:	f003 030f 	and.w	r3, r3, #15
 800373a:	3b04      	subs	r3, #4
 800373c:	0112      	lsls	r2, r2, #4
 800373e:	b2d2      	uxtb	r2, r2
 8003740:	440b      	add	r3, r1
 8003742:	761a      	strb	r2, [r3, #24]
}
 8003744:	bf00      	nop
 8003746:	370c      	adds	r7, #12
 8003748:	46bd      	mov	sp, r7
 800374a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374e:	4770      	bx	lr
 8003750:	e000e100 	.word	0xe000e100
 8003754:	e000ed00 	.word	0xe000ed00

08003758 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003758:	b480      	push	{r7}
 800375a:	b089      	sub	sp, #36	; 0x24
 800375c:	af00      	add	r7, sp, #0
 800375e:	60f8      	str	r0, [r7, #12]
 8003760:	60b9      	str	r1, [r7, #8]
 8003762:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	f003 0307 	and.w	r3, r3, #7
 800376a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800376c:	69fb      	ldr	r3, [r7, #28]
 800376e:	f1c3 0307 	rsb	r3, r3, #7
 8003772:	2b04      	cmp	r3, #4
 8003774:	bf28      	it	cs
 8003776:	2304      	movcs	r3, #4
 8003778:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800377a:	69fb      	ldr	r3, [r7, #28]
 800377c:	3304      	adds	r3, #4
 800377e:	2b06      	cmp	r3, #6
 8003780:	d902      	bls.n	8003788 <NVIC_EncodePriority+0x30>
 8003782:	69fb      	ldr	r3, [r7, #28]
 8003784:	3b03      	subs	r3, #3
 8003786:	e000      	b.n	800378a <NVIC_EncodePriority+0x32>
 8003788:	2300      	movs	r3, #0
 800378a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800378c:	f04f 32ff 	mov.w	r2, #4294967295
 8003790:	69bb      	ldr	r3, [r7, #24]
 8003792:	fa02 f303 	lsl.w	r3, r2, r3
 8003796:	43da      	mvns	r2, r3
 8003798:	68bb      	ldr	r3, [r7, #8]
 800379a:	401a      	ands	r2, r3
 800379c:	697b      	ldr	r3, [r7, #20]
 800379e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80037a0:	f04f 31ff 	mov.w	r1, #4294967295
 80037a4:	697b      	ldr	r3, [r7, #20]
 80037a6:	fa01 f303 	lsl.w	r3, r1, r3
 80037aa:	43d9      	mvns	r1, r3
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037b0:	4313      	orrs	r3, r2
         );
}
 80037b2:	4618      	mov	r0, r3
 80037b4:	3724      	adds	r7, #36	; 0x24
 80037b6:	46bd      	mov	sp, r7
 80037b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037bc:	4770      	bx	lr

080037be <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037be:	b580      	push	{r7, lr}
 80037c0:	b082      	sub	sp, #8
 80037c2:	af00      	add	r7, sp, #0
 80037c4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80037c6:	6878      	ldr	r0, [r7, #4]
 80037c8:	f7ff ff4c 	bl	8003664 <__NVIC_SetPriorityGrouping>
}
 80037cc:	bf00      	nop
 80037ce:	3708      	adds	r7, #8
 80037d0:	46bd      	mov	sp, r7
 80037d2:	bd80      	pop	{r7, pc}

080037d4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b086      	sub	sp, #24
 80037d8:	af00      	add	r7, sp, #0
 80037da:	4603      	mov	r3, r0
 80037dc:	60b9      	str	r1, [r7, #8]
 80037de:	607a      	str	r2, [r7, #4]
 80037e0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80037e2:	2300      	movs	r3, #0
 80037e4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80037e6:	f7ff ff61 	bl	80036ac <__NVIC_GetPriorityGrouping>
 80037ea:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80037ec:	687a      	ldr	r2, [r7, #4]
 80037ee:	68b9      	ldr	r1, [r7, #8]
 80037f0:	6978      	ldr	r0, [r7, #20]
 80037f2:	f7ff ffb1 	bl	8003758 <NVIC_EncodePriority>
 80037f6:	4602      	mov	r2, r0
 80037f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037fc:	4611      	mov	r1, r2
 80037fe:	4618      	mov	r0, r3
 8003800:	f7ff ff80 	bl	8003704 <__NVIC_SetPriority>
}
 8003804:	bf00      	nop
 8003806:	3718      	adds	r7, #24
 8003808:	46bd      	mov	sp, r7
 800380a:	bd80      	pop	{r7, pc}

0800380c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	b082      	sub	sp, #8
 8003810:	af00      	add	r7, sp, #0
 8003812:	4603      	mov	r3, r0
 8003814:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003816:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800381a:	4618      	mov	r0, r3
 800381c:	f7ff ff54 	bl	80036c8 <__NVIC_EnableIRQ>
}
 8003820:	bf00      	nop
 8003822:	3708      	adds	r7, #8
 8003824:	46bd      	mov	sp, r7
 8003826:	bd80      	pop	{r7, pc}

08003828 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b086      	sub	sp, #24
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003830:	2300      	movs	r3, #0
 8003832:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003834:	f7ff fad4 	bl	8002de0 <HAL_GetTick>
 8003838:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	2b00      	cmp	r3, #0
 800383e:	d101      	bne.n	8003844 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003840:	2301      	movs	r3, #1
 8003842:	e099      	b.n	8003978 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2202      	movs	r2, #2
 8003848:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2200      	movs	r2, #0
 8003850:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	681a      	ldr	r2, [r3, #0]
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f022 0201 	bic.w	r2, r2, #1
 8003862:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003864:	e00f      	b.n	8003886 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003866:	f7ff fabb 	bl	8002de0 <HAL_GetTick>
 800386a:	4602      	mov	r2, r0
 800386c:	693b      	ldr	r3, [r7, #16]
 800386e:	1ad3      	subs	r3, r2, r3
 8003870:	2b05      	cmp	r3, #5
 8003872:	d908      	bls.n	8003886 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2220      	movs	r2, #32
 8003878:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	2203      	movs	r2, #3
 800387e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003882:	2303      	movs	r3, #3
 8003884:	e078      	b.n	8003978 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f003 0301 	and.w	r3, r3, #1
 8003890:	2b00      	cmp	r3, #0
 8003892:	d1e8      	bne.n	8003866 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800389c:	697a      	ldr	r2, [r7, #20]
 800389e:	4b38      	ldr	r3, [pc, #224]	; (8003980 <HAL_DMA_Init+0x158>)
 80038a0:	4013      	ands	r3, r2
 80038a2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	685a      	ldr	r2, [r3, #4]
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	689b      	ldr	r3, [r3, #8]
 80038ac:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80038b2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	691b      	ldr	r3, [r3, #16]
 80038b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038be:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	699b      	ldr	r3, [r3, #24]
 80038c4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038ca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6a1b      	ldr	r3, [r3, #32]
 80038d0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80038d2:	697a      	ldr	r2, [r7, #20]
 80038d4:	4313      	orrs	r3, r2
 80038d6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038dc:	2b04      	cmp	r3, #4
 80038de:	d107      	bne.n	80038f0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038e8:	4313      	orrs	r3, r2
 80038ea:	697a      	ldr	r2, [r7, #20]
 80038ec:	4313      	orrs	r3, r2
 80038ee:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	697a      	ldr	r2, [r7, #20]
 80038f6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	695b      	ldr	r3, [r3, #20]
 80038fe:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003900:	697b      	ldr	r3, [r7, #20]
 8003902:	f023 0307 	bic.w	r3, r3, #7
 8003906:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800390c:	697a      	ldr	r2, [r7, #20]
 800390e:	4313      	orrs	r3, r2
 8003910:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003916:	2b04      	cmp	r3, #4
 8003918:	d117      	bne.n	800394a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800391e:	697a      	ldr	r2, [r7, #20]
 8003920:	4313      	orrs	r3, r2
 8003922:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003928:	2b00      	cmp	r3, #0
 800392a:	d00e      	beq.n	800394a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800392c:	6878      	ldr	r0, [r7, #4]
 800392e:	f000 fa6f 	bl	8003e10 <DMA_CheckFifoParam>
 8003932:	4603      	mov	r3, r0
 8003934:	2b00      	cmp	r3, #0
 8003936:	d008      	beq.n	800394a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2240      	movs	r2, #64	; 0x40
 800393c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2201      	movs	r2, #1
 8003942:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003946:	2301      	movs	r3, #1
 8003948:	e016      	b.n	8003978 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	697a      	ldr	r2, [r7, #20]
 8003950:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003952:	6878      	ldr	r0, [r7, #4]
 8003954:	f000 fa26 	bl	8003da4 <DMA_CalcBaseAndBitshift>
 8003958:	4603      	mov	r3, r0
 800395a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003960:	223f      	movs	r2, #63	; 0x3f
 8003962:	409a      	lsls	r2, r3
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2200      	movs	r2, #0
 800396c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2201      	movs	r2, #1
 8003972:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003976:	2300      	movs	r3, #0
}
 8003978:	4618      	mov	r0, r3
 800397a:	3718      	adds	r7, #24
 800397c:	46bd      	mov	sp, r7
 800397e:	bd80      	pop	{r7, pc}
 8003980:	f010803f 	.word	0xf010803f

08003984 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b086      	sub	sp, #24
 8003988:	af00      	add	r7, sp, #0
 800398a:	60f8      	str	r0, [r7, #12]
 800398c:	60b9      	str	r1, [r7, #8]
 800398e:	607a      	str	r2, [r7, #4]
 8003990:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003992:	2300      	movs	r3, #0
 8003994:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800399a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80039a2:	2b01      	cmp	r3, #1
 80039a4:	d101      	bne.n	80039aa <HAL_DMA_Start_IT+0x26>
 80039a6:	2302      	movs	r3, #2
 80039a8:	e040      	b.n	8003a2c <HAL_DMA_Start_IT+0xa8>
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	2201      	movs	r2, #1
 80039ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80039b8:	b2db      	uxtb	r3, r3
 80039ba:	2b01      	cmp	r3, #1
 80039bc:	d12f      	bne.n	8003a1e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	2202      	movs	r2, #2
 80039c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	2200      	movs	r2, #0
 80039ca:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	687a      	ldr	r2, [r7, #4]
 80039d0:	68b9      	ldr	r1, [r7, #8]
 80039d2:	68f8      	ldr	r0, [r7, #12]
 80039d4:	f000 f9b8 	bl	8003d48 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039dc:	223f      	movs	r2, #63	; 0x3f
 80039de:	409a      	lsls	r2, r3
 80039e0:	693b      	ldr	r3, [r7, #16]
 80039e2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	681a      	ldr	r2, [r3, #0]
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f042 0216 	orr.w	r2, r2, #22
 80039f2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d007      	beq.n	8003a0c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	681a      	ldr	r2, [r3, #0]
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f042 0208 	orr.w	r2, r2, #8
 8003a0a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	681a      	ldr	r2, [r3, #0]
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f042 0201 	orr.w	r2, r2, #1
 8003a1a:	601a      	str	r2, [r3, #0]
 8003a1c:	e005      	b.n	8003a2a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	2200      	movs	r2, #0
 8003a22:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003a26:	2302      	movs	r3, #2
 8003a28:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003a2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	3718      	adds	r7, #24
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bd80      	pop	{r7, pc}

08003a34 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b086      	sub	sp, #24
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003a40:	4b92      	ldr	r3, [pc, #584]	; (8003c8c <HAL_DMA_IRQHandler+0x258>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	4a92      	ldr	r2, [pc, #584]	; (8003c90 <HAL_DMA_IRQHandler+0x25c>)
 8003a46:	fba2 2303 	umull	r2, r3, r2, r3
 8003a4a:	0a9b      	lsrs	r3, r3, #10
 8003a4c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a52:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003a54:	693b      	ldr	r3, [r7, #16]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a5e:	2208      	movs	r2, #8
 8003a60:	409a      	lsls	r2, r3
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	4013      	ands	r3, r2
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d01a      	beq.n	8003aa0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f003 0304 	and.w	r3, r3, #4
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d013      	beq.n	8003aa0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	681a      	ldr	r2, [r3, #0]
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f022 0204 	bic.w	r2, r2, #4
 8003a86:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a8c:	2208      	movs	r2, #8
 8003a8e:	409a      	lsls	r2, r3
 8003a90:	693b      	ldr	r3, [r7, #16]
 8003a92:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a98:	f043 0201 	orr.w	r2, r3, #1
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003aa4:	2201      	movs	r2, #1
 8003aa6:	409a      	lsls	r2, r3
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	4013      	ands	r3, r2
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d012      	beq.n	8003ad6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	695b      	ldr	r3, [r3, #20]
 8003ab6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d00b      	beq.n	8003ad6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ac2:	2201      	movs	r2, #1
 8003ac4:	409a      	lsls	r2, r3
 8003ac6:	693b      	ldr	r3, [r7, #16]
 8003ac8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ace:	f043 0202 	orr.w	r2, r3, #2
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ada:	2204      	movs	r2, #4
 8003adc:	409a      	lsls	r2, r3
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	4013      	ands	r3, r2
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d012      	beq.n	8003b0c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f003 0302 	and.w	r3, r3, #2
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d00b      	beq.n	8003b0c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003af8:	2204      	movs	r2, #4
 8003afa:	409a      	lsls	r2, r3
 8003afc:	693b      	ldr	r3, [r7, #16]
 8003afe:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b04:	f043 0204 	orr.w	r2, r3, #4
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b10:	2210      	movs	r2, #16
 8003b12:	409a      	lsls	r2, r3
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	4013      	ands	r3, r2
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d043      	beq.n	8003ba4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f003 0308 	and.w	r3, r3, #8
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d03c      	beq.n	8003ba4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b2e:	2210      	movs	r2, #16
 8003b30:	409a      	lsls	r2, r3
 8003b32:	693b      	ldr	r3, [r7, #16]
 8003b34:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d018      	beq.n	8003b76 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d108      	bne.n	8003b64 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d024      	beq.n	8003ba4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b5e:	6878      	ldr	r0, [r7, #4]
 8003b60:	4798      	blx	r3
 8003b62:	e01f      	b.n	8003ba4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d01b      	beq.n	8003ba4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b70:	6878      	ldr	r0, [r7, #4]
 8003b72:	4798      	blx	r3
 8003b74:	e016      	b.n	8003ba4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d107      	bne.n	8003b94 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	681a      	ldr	r2, [r3, #0]
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f022 0208 	bic.w	r2, r2, #8
 8003b92:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d003      	beq.n	8003ba4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ba0:	6878      	ldr	r0, [r7, #4]
 8003ba2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ba8:	2220      	movs	r2, #32
 8003baa:	409a      	lsls	r2, r3
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	4013      	ands	r3, r2
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	f000 808e 	beq.w	8003cd2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f003 0310 	and.w	r3, r3, #16
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	f000 8086 	beq.w	8003cd2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bca:	2220      	movs	r2, #32
 8003bcc:	409a      	lsls	r2, r3
 8003bce:	693b      	ldr	r3, [r7, #16]
 8003bd0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003bd8:	b2db      	uxtb	r3, r3
 8003bda:	2b05      	cmp	r3, #5
 8003bdc:	d136      	bne.n	8003c4c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	681a      	ldr	r2, [r3, #0]
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f022 0216 	bic.w	r2, r2, #22
 8003bec:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	695a      	ldr	r2, [r3, #20]
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003bfc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d103      	bne.n	8003c0e <HAL_DMA_IRQHandler+0x1da>
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d007      	beq.n	8003c1e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	681a      	ldr	r2, [r3, #0]
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f022 0208 	bic.w	r2, r2, #8
 8003c1c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c22:	223f      	movs	r2, #63	; 0x3f
 8003c24:	409a      	lsls	r2, r3
 8003c26:	693b      	ldr	r3, [r7, #16]
 8003c28:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	2201      	movs	r2, #1
 8003c2e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2200      	movs	r2, #0
 8003c36:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d07d      	beq.n	8003d3e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c46:	6878      	ldr	r0, [r7, #4]
 8003c48:	4798      	blx	r3
        }
        return;
 8003c4a:	e078      	b.n	8003d3e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d01c      	beq.n	8003c94 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d108      	bne.n	8003c7a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d030      	beq.n	8003cd2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c74:	6878      	ldr	r0, [r7, #4]
 8003c76:	4798      	blx	r3
 8003c78:	e02b      	b.n	8003cd2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d027      	beq.n	8003cd2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c86:	6878      	ldr	r0, [r7, #4]
 8003c88:	4798      	blx	r3
 8003c8a:	e022      	b.n	8003cd2 <HAL_DMA_IRQHandler+0x29e>
 8003c8c:	20000000 	.word	0x20000000
 8003c90:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d10f      	bne.n	8003cc2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	681a      	ldr	r2, [r3, #0]
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f022 0210 	bic.w	r2, r2, #16
 8003cb0:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	2201      	movs	r2, #1
 8003cb6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d003      	beq.n	8003cd2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cce:	6878      	ldr	r0, [r7, #4]
 8003cd0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d032      	beq.n	8003d40 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cde:	f003 0301 	and.w	r3, r3, #1
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d022      	beq.n	8003d2c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	2205      	movs	r2, #5
 8003cea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	681a      	ldr	r2, [r3, #0]
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f022 0201 	bic.w	r2, r2, #1
 8003cfc:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003cfe:	68bb      	ldr	r3, [r7, #8]
 8003d00:	3301      	adds	r3, #1
 8003d02:	60bb      	str	r3, [r7, #8]
 8003d04:	697a      	ldr	r2, [r7, #20]
 8003d06:	429a      	cmp	r2, r3
 8003d08:	d307      	bcc.n	8003d1a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f003 0301 	and.w	r3, r3, #1
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d1f2      	bne.n	8003cfe <HAL_DMA_IRQHandler+0x2ca>
 8003d18:	e000      	b.n	8003d1c <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003d1a:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2201      	movs	r2, #1
 8003d20:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2200      	movs	r2, #0
 8003d28:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d005      	beq.n	8003d40 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d38:	6878      	ldr	r0, [r7, #4]
 8003d3a:	4798      	blx	r3
 8003d3c:	e000      	b.n	8003d40 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003d3e:	bf00      	nop
    }
  }
}
 8003d40:	3718      	adds	r7, #24
 8003d42:	46bd      	mov	sp, r7
 8003d44:	bd80      	pop	{r7, pc}
 8003d46:	bf00      	nop

08003d48 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	b085      	sub	sp, #20
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	60f8      	str	r0, [r7, #12]
 8003d50:	60b9      	str	r1, [r7, #8]
 8003d52:	607a      	str	r2, [r7, #4]
 8003d54:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	681a      	ldr	r2, [r3, #0]
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003d64:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	683a      	ldr	r2, [r7, #0]
 8003d6c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	689b      	ldr	r3, [r3, #8]
 8003d72:	2b40      	cmp	r3, #64	; 0x40
 8003d74:	d108      	bne.n	8003d88 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	687a      	ldr	r2, [r7, #4]
 8003d7c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	68ba      	ldr	r2, [r7, #8]
 8003d84:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003d86:	e007      	b.n	8003d98 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	68ba      	ldr	r2, [r7, #8]
 8003d8e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	687a      	ldr	r2, [r7, #4]
 8003d96:	60da      	str	r2, [r3, #12]
}
 8003d98:	bf00      	nop
 8003d9a:	3714      	adds	r7, #20
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da2:	4770      	bx	lr

08003da4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003da4:	b480      	push	{r7}
 8003da6:	b085      	sub	sp, #20
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	b2db      	uxtb	r3, r3
 8003db2:	3b10      	subs	r3, #16
 8003db4:	4a14      	ldr	r2, [pc, #80]	; (8003e08 <DMA_CalcBaseAndBitshift+0x64>)
 8003db6:	fba2 2303 	umull	r2, r3, r2, r3
 8003dba:	091b      	lsrs	r3, r3, #4
 8003dbc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003dbe:	4a13      	ldr	r2, [pc, #76]	; (8003e0c <DMA_CalcBaseAndBitshift+0x68>)
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	4413      	add	r3, r2
 8003dc4:	781b      	ldrb	r3, [r3, #0]
 8003dc6:	461a      	mov	r2, r3
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	2b03      	cmp	r3, #3
 8003dd0:	d909      	bls.n	8003de6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003dda:	f023 0303 	bic.w	r3, r3, #3
 8003dde:	1d1a      	adds	r2, r3, #4
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	659a      	str	r2, [r3, #88]	; 0x58
 8003de4:	e007      	b.n	8003df6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003dee:	f023 0303 	bic.w	r3, r3, #3
 8003df2:	687a      	ldr	r2, [r7, #4]
 8003df4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	3714      	adds	r7, #20
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e04:	4770      	bx	lr
 8003e06:	bf00      	nop
 8003e08:	aaaaaaab 	.word	0xaaaaaaab
 8003e0c:	0801c8c4 	.word	0x0801c8c4

08003e10 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003e10:	b480      	push	{r7}
 8003e12:	b085      	sub	sp, #20
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e18:	2300      	movs	r3, #0
 8003e1a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e20:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	699b      	ldr	r3, [r3, #24]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d11f      	bne.n	8003e6a <DMA_CheckFifoParam+0x5a>
 8003e2a:	68bb      	ldr	r3, [r7, #8]
 8003e2c:	2b03      	cmp	r3, #3
 8003e2e:	d856      	bhi.n	8003ede <DMA_CheckFifoParam+0xce>
 8003e30:	a201      	add	r2, pc, #4	; (adr r2, 8003e38 <DMA_CheckFifoParam+0x28>)
 8003e32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e36:	bf00      	nop
 8003e38:	08003e49 	.word	0x08003e49
 8003e3c:	08003e5b 	.word	0x08003e5b
 8003e40:	08003e49 	.word	0x08003e49
 8003e44:	08003edf 	.word	0x08003edf
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e4c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d046      	beq.n	8003ee2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003e54:	2301      	movs	r3, #1
 8003e56:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e58:	e043      	b.n	8003ee2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e5e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003e62:	d140      	bne.n	8003ee6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003e64:	2301      	movs	r3, #1
 8003e66:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e68:	e03d      	b.n	8003ee6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	699b      	ldr	r3, [r3, #24]
 8003e6e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e72:	d121      	bne.n	8003eb8 <DMA_CheckFifoParam+0xa8>
 8003e74:	68bb      	ldr	r3, [r7, #8]
 8003e76:	2b03      	cmp	r3, #3
 8003e78:	d837      	bhi.n	8003eea <DMA_CheckFifoParam+0xda>
 8003e7a:	a201      	add	r2, pc, #4	; (adr r2, 8003e80 <DMA_CheckFifoParam+0x70>)
 8003e7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e80:	08003e91 	.word	0x08003e91
 8003e84:	08003e97 	.word	0x08003e97
 8003e88:	08003e91 	.word	0x08003e91
 8003e8c:	08003ea9 	.word	0x08003ea9
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003e90:	2301      	movs	r3, #1
 8003e92:	73fb      	strb	r3, [r7, #15]
      break;
 8003e94:	e030      	b.n	8003ef8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e9a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d025      	beq.n	8003eee <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ea6:	e022      	b.n	8003eee <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eac:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003eb0:	d11f      	bne.n	8003ef2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003eb2:	2301      	movs	r3, #1
 8003eb4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003eb6:	e01c      	b.n	8003ef2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003eb8:	68bb      	ldr	r3, [r7, #8]
 8003eba:	2b02      	cmp	r3, #2
 8003ebc:	d903      	bls.n	8003ec6 <DMA_CheckFifoParam+0xb6>
 8003ebe:	68bb      	ldr	r3, [r7, #8]
 8003ec0:	2b03      	cmp	r3, #3
 8003ec2:	d003      	beq.n	8003ecc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003ec4:	e018      	b.n	8003ef8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	73fb      	strb	r3, [r7, #15]
      break;
 8003eca:	e015      	b.n	8003ef8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ed0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d00e      	beq.n	8003ef6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003ed8:	2301      	movs	r3, #1
 8003eda:	73fb      	strb	r3, [r7, #15]
      break;
 8003edc:	e00b      	b.n	8003ef6 <DMA_CheckFifoParam+0xe6>
      break;
 8003ede:	bf00      	nop
 8003ee0:	e00a      	b.n	8003ef8 <DMA_CheckFifoParam+0xe8>
      break;
 8003ee2:	bf00      	nop
 8003ee4:	e008      	b.n	8003ef8 <DMA_CheckFifoParam+0xe8>
      break;
 8003ee6:	bf00      	nop
 8003ee8:	e006      	b.n	8003ef8 <DMA_CheckFifoParam+0xe8>
      break;
 8003eea:	bf00      	nop
 8003eec:	e004      	b.n	8003ef8 <DMA_CheckFifoParam+0xe8>
      break;
 8003eee:	bf00      	nop
 8003ef0:	e002      	b.n	8003ef8 <DMA_CheckFifoParam+0xe8>
      break;   
 8003ef2:	bf00      	nop
 8003ef4:	e000      	b.n	8003ef8 <DMA_CheckFifoParam+0xe8>
      break;
 8003ef6:	bf00      	nop
    }
  } 
  
  return status; 
 8003ef8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003efa:	4618      	mov	r0, r3
 8003efc:	3714      	adds	r7, #20
 8003efe:	46bd      	mov	sp, r7
 8003f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f04:	4770      	bx	lr
 8003f06:	bf00      	nop

08003f08 <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b088      	sub	sp, #32
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U, phyreg = 0U;
 8003f10:	2300      	movs	r3, #0
 8003f12:	61fb      	str	r3, [r7, #28]
 8003f14:	2300      	movs	r3, #0
 8003f16:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000U;
 8003f18:	4baa      	ldr	r3, [pc, #680]	; (80041c4 <HAL_ETH_Init+0x2bc>)
 8003f1a:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0U;
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 8003f20:	2300      	movs	r3, #0
 8003f22:	613b      	str	r3, [r7, #16]
  
  /* Check the ETH peripheral state */
  if(heth == NULL)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d101      	bne.n	8003f2e <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	e183      	b.n	8004236 <HAL_ETH_Init+0x32e>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
  
  if(heth->State == HAL_ETH_STATE_RESET)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003f34:	b2db      	uxtb	r3, r3
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d106      	bne.n	8003f48 <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8003f42:	6878      	ldr	r0, [r7, #4]
 8003f44:	f003 fd6a 	bl	8007a1c <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
  
  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f48:	2300      	movs	r3, #0
 8003f4a:	60bb      	str	r3, [r7, #8]
 8003f4c:	4b9e      	ldr	r3, [pc, #632]	; (80041c8 <HAL_ETH_Init+0x2c0>)
 8003f4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f50:	4a9d      	ldr	r2, [pc, #628]	; (80041c8 <HAL_ETH_Init+0x2c0>)
 8003f52:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003f56:	6453      	str	r3, [r2, #68]	; 0x44
 8003f58:	4b9b      	ldr	r3, [pc, #620]	; (80041c8 <HAL_ETH_Init+0x2c0>)
 8003f5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f5c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f60:	60bb      	str	r3, [r7, #8]
 8003f62:	68bb      	ldr	r3, [r7, #8]
  
  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8003f64:	4b99      	ldr	r3, [pc, #612]	; (80041cc <HAL_ETH_Init+0x2c4>)
 8003f66:	685b      	ldr	r3, [r3, #4]
 8003f68:	4a98      	ldr	r2, [pc, #608]	; (80041cc <HAL_ETH_Init+0x2c4>)
 8003f6a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003f6e:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8003f70:	4b96      	ldr	r3, [pc, #600]	; (80041cc <HAL_ETH_Init+0x2c4>)
 8003f72:	685a      	ldr	r2, [r3, #4]
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6a1b      	ldr	r3, [r3, #32]
 8003f78:	4994      	ldr	r1, [pc, #592]	; (80041cc <HAL_ETH_Init+0x2c4>)
 8003f7a:	4313      	orrs	r3, r2
 8003f7c:	604b      	str	r3, [r1, #4]
  
  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003f86:	681a      	ldr	r2, [r3, #0]
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f042 0201 	orr.w	r2, r2, #1
 8003f90:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003f94:	601a      	str	r2, [r3, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8003f96:	f7fe ff23 	bl	8002de0 <HAL_GetTick>
 8003f9a:	6178      	str	r0, [r7, #20]
  
  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8003f9c:	e011      	b.n	8003fc2 <HAL_ETH_Init+0xba>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 8003f9e:	f7fe ff1f 	bl	8002de0 <HAL_GetTick>
 8003fa2:	4602      	mov	r2, r0
 8003fa4:	697b      	ldr	r3, [r7, #20]
 8003fa6:	1ad3      	subs	r3, r2, r3
 8003fa8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003fac:	d909      	bls.n	8003fc2 <HAL_ETH_Init+0xba>
    {     
      heth->State= HAL_ETH_STATE_TIMEOUT;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	2203      	movs	r2, #3
 8003fb2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2200      	movs	r2, #0
 8003fba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
         not available, please check your external PHY or the IO configuration */
      return HAL_TIMEOUT;
 8003fbe:	2303      	movs	r3, #3
 8003fc0:	e139      	b.n	8004236 <HAL_ETH_Init+0x32e>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f003 0301 	and.w	r3, r3, #1
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d1e4      	bne.n	8003f9e <HAL_ETH_Init+0x96>
    }
  }
  
  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = (heth->Instance)->MACMIIAR;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	691b      	ldr	r3, [r3, #16]
 8003fda:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg1 &= ETH_MACMIIAR_CR_MASK;
 8003fdc:	69fb      	ldr	r3, [r7, #28]
 8003fde:	f023 031c 	bic.w	r3, r3, #28
 8003fe2:	61fb      	str	r3, [r7, #28]
  
  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8003fe4:	f002 f876 	bl	80060d4 <HAL_RCC_GetHCLKFreq>
 8003fe8:	61b8      	str	r0, [r7, #24]
  
  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 8003fea:	69bb      	ldr	r3, [r7, #24]
 8003fec:	4a78      	ldr	r2, [pc, #480]	; (80041d0 <HAL_ETH_Init+0x2c8>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d908      	bls.n	8004004 <HAL_ETH_Init+0xfc>
 8003ff2:	69bb      	ldr	r3, [r7, #24]
 8003ff4:	4a77      	ldr	r2, [pc, #476]	; (80041d4 <HAL_ETH_Init+0x2cc>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d804      	bhi.n	8004004 <HAL_ETH_Init+0xfc>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8003ffa:	69fb      	ldr	r3, [r7, #28]
 8003ffc:	f043 0308 	orr.w	r3, r3, #8
 8004000:	61fb      	str	r3, [r7, #28]
 8004002:	e027      	b.n	8004054 <HAL_ETH_Init+0x14c>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 8004004:	69bb      	ldr	r3, [r7, #24]
 8004006:	4a73      	ldr	r2, [pc, #460]	; (80041d4 <HAL_ETH_Init+0x2cc>)
 8004008:	4293      	cmp	r3, r2
 800400a:	d908      	bls.n	800401e <HAL_ETH_Init+0x116>
 800400c:	69bb      	ldr	r3, [r7, #24]
 800400e:	4a6d      	ldr	r2, [pc, #436]	; (80041c4 <HAL_ETH_Init+0x2bc>)
 8004010:	4293      	cmp	r3, r2
 8004012:	d204      	bcs.n	800401e <HAL_ETH_Init+0x116>
  {
    /* CSR Clock Range between 35-60 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8004014:	69fb      	ldr	r3, [r7, #28]
 8004016:	f043 030c 	orr.w	r3, r3, #12
 800401a:	61fb      	str	r3, [r7, #28]
 800401c:	e01a      	b.n	8004054 <HAL_ETH_Init+0x14c>
  }  
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 800401e:	69bb      	ldr	r3, [r7, #24]
 8004020:	4a68      	ldr	r2, [pc, #416]	; (80041c4 <HAL_ETH_Init+0x2bc>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d303      	bcc.n	800402e <HAL_ETH_Init+0x126>
 8004026:	69bb      	ldr	r3, [r7, #24]
 8004028:	4a6b      	ldr	r2, [pc, #428]	; (80041d8 <HAL_ETH_Init+0x2d0>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d911      	bls.n	8004052 <HAL_ETH_Init+0x14a>
  {
    /* CSR Clock Range between 60-100 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }  
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 800402e:	69bb      	ldr	r3, [r7, #24]
 8004030:	4a69      	ldr	r2, [pc, #420]	; (80041d8 <HAL_ETH_Init+0x2d0>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d908      	bls.n	8004048 <HAL_ETH_Init+0x140>
 8004036:	69bb      	ldr	r3, [r7, #24]
 8004038:	4a68      	ldr	r2, [pc, #416]	; (80041dc <HAL_ETH_Init+0x2d4>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d804      	bhi.n	8004048 <HAL_ETH_Init+0x140>
  {
    /* CSR Clock Range between 100-150 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 800403e:	69fb      	ldr	r3, [r7, #28]
 8004040:	f043 0304 	orr.w	r3, r3, #4
 8004044:	61fb      	str	r3, [r7, #28]
 8004046:	e005      	b.n	8004054 <HAL_ETH_Init+0x14c>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 183000000)) */
  {
    /* CSR Clock Range between 150-183 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 8004048:	69fb      	ldr	r3, [r7, #28]
 800404a:	f043 0310 	orr.w	r3, r3, #16
 800404e:	61fb      	str	r3, [r7, #28]
 8004050:	e000      	b.n	8004054 <HAL_ETH_Init+0x14c>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 8004052:	bf00      	nop
  }
  
  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	69fa      	ldr	r2, [r7, #28]
 800405a:	611a      	str	r2, [r3, #16]
  
  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 800405c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004060:	2100      	movs	r1, #0
 8004062:	6878      	ldr	r0, [r7, #4]
 8004064:	f000 fc17 	bl	8004896 <HAL_ETH_WritePHYRegister>
 8004068:	4603      	mov	r3, r0
 800406a:	2b00      	cmp	r3, #0
 800406c:	d00b      	beq.n	8004086 <HAL_ETH_Init+0x17e>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 800406e:	2301      	movs	r3, #1
 8004070:	613b      	str	r3, [r7, #16]
    
    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 8004072:	6939      	ldr	r1, [r7, #16]
 8004074:	6878      	ldr	r0, [r7, #4]
 8004076:	f000 fdcd 	bl	8004c14 <ETH_MACDMAConfig>
    
    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2201      	movs	r2, #1
 800407e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Return HAL_ERROR */
    return HAL_ERROR;
 8004082:	2301      	movs	r3, #1
 8004084:	e0d7      	b.n	8004236 <HAL_ETH_Init+0x32e>
  }
  
  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 8004086:	20ff      	movs	r0, #255	; 0xff
 8004088:	f7fe feb6 	bl	8002df8 <HAL_Delay>
  
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	2b00      	cmp	r3, #0
 8004092:	f000 80a5 	beq.w	80041e0 <HAL_ETH_Init+0x2d8>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8004096:	f7fe fea3 	bl	8002de0 <HAL_GetTick>
 800409a:	6178      	str	r0, [r7, #20]
    
    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 800409c:	f107 030c 	add.w	r3, r7, #12
 80040a0:	461a      	mov	r2, r3
 80040a2:	2101      	movs	r1, #1
 80040a4:	6878      	ldr	r0, [r7, #4]
 80040a6:	f000 fb8e 	bl	80047c6 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 80040aa:	f7fe fe99 	bl	8002de0 <HAL_GetTick>
 80040ae:	4602      	mov	r2, r0
 80040b0:	697b      	ldr	r3, [r7, #20]
 80040b2:	1ad3      	subs	r3, r2, r3
 80040b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80040b8:	4293      	cmp	r3, r2
 80040ba:	d90f      	bls.n	80040dc <HAL_ETH_Init+0x1d4>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 80040bc:	2301      	movs	r3, #1
 80040be:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 80040c0:	6939      	ldr	r1, [r7, #16]
 80040c2:	6878      	ldr	r0, [r7, #4]
 80040c4:	f000 fda6 	bl	8004c14 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2201      	movs	r2, #1
 80040cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2200      	movs	r2, #0
 80040d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 80040d8:	2303      	movs	r3, #3
 80040da:	e0ac      	b.n	8004236 <HAL_ETH_Init+0x32e>
      }
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	f003 0304 	and.w	r3, r3, #4
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d0da      	beq.n	800409c <HAL_ETH_Init+0x194>

    
    /* Enable Auto-Negotiation */
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 80040e6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80040ea:	2100      	movs	r1, #0
 80040ec:	6878      	ldr	r0, [r7, #4]
 80040ee:	f000 fbd2 	bl	8004896 <HAL_ETH_WritePHYRegister>
 80040f2:	4603      	mov	r3, r0
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d00b      	beq.n	8004110 <HAL_ETH_Init+0x208>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 80040f8:	2301      	movs	r3, #1
 80040fa:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 80040fc:	6939      	ldr	r1, [r7, #16]
 80040fe:	6878      	ldr	r0, [r7, #4]
 8004100:	f000 fd88 	bl	8004c14 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2201      	movs	r2, #1
 8004108:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 800410c:	2301      	movs	r3, #1
 800410e:	e092      	b.n	8004236 <HAL_ETH_Init+0x32e>
    }
    
    /* Get tick */
    tickstart = HAL_GetTick();
 8004110:	f7fe fe66 	bl	8002de0 <HAL_GetTick>
 8004114:	6178      	str	r0, [r7, #20]
    
    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8004116:	f107 030c 	add.w	r3, r7, #12
 800411a:	461a      	mov	r2, r3
 800411c:	2101      	movs	r1, #1
 800411e:	6878      	ldr	r0, [r7, #4]
 8004120:	f000 fb51 	bl	80047c6 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8004124:	f7fe fe5c 	bl	8002de0 <HAL_GetTick>
 8004128:	4602      	mov	r2, r0
 800412a:	697b      	ldr	r3, [r7, #20]
 800412c:	1ad3      	subs	r3, r2, r3
 800412e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004132:	4293      	cmp	r3, r2
 8004134:	d90f      	bls.n	8004156 <HAL_ETH_Init+0x24e>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8004136:	2301      	movs	r3, #1
 8004138:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 800413a:	6939      	ldr	r1, [r7, #16]
 800413c:	6878      	ldr	r0, [r7, #4]
 800413e:	f000 fd69 	bl	8004c14 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2201      	movs	r2, #1
 8004146:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2200      	movs	r2, #0
 800414e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8004152:	2303      	movs	r3, #3
 8004154:	e06f      	b.n	8004236 <HAL_ETH_Init+0x32e>
      }
      
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	f003 0320 	and.w	r3, r3, #32
 800415c:	2b00      	cmp	r3, #0
 800415e:	d0da      	beq.n	8004116 <HAL_ETH_Init+0x20e>
    
    /* Read the result of the auto-negotiation */
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8004160:	f107 030c 	add.w	r3, r7, #12
 8004164:	461a      	mov	r2, r3
 8004166:	2110      	movs	r1, #16
 8004168:	6878      	ldr	r0, [r7, #4]
 800416a:	f000 fb2c 	bl	80047c6 <HAL_ETH_ReadPHYRegister>
 800416e:	4603      	mov	r3, r0
 8004170:	2b00      	cmp	r3, #0
 8004172:	d00b      	beq.n	800418c <HAL_ETH_Init+0x284>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8004174:	2301      	movs	r3, #1
 8004176:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8004178:	6939      	ldr	r1, [r7, #16]
 800417a:	6878      	ldr	r0, [r7, #4]
 800417c:	f000 fd4a 	bl	8004c14 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2201      	movs	r2, #1
 8004184:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8004188:	2301      	movs	r3, #1
 800418a:	e054      	b.n	8004236 <HAL_ETH_Init+0x32e>
    }
    
    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	f003 0304 	and.w	r3, r3, #4
 8004192:	2b00      	cmp	r3, #0
 8004194:	d004      	beq.n	80041a0 <HAL_ETH_Init+0x298>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800419c:	60da      	str	r2, [r3, #12]
 800419e:	e002      	b.n	80041a6 <HAL_ETH_Init+0x29e>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2200      	movs	r2, #0
 80041a4:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	f003 0302 	and.w	r3, r3, #2
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d003      	beq.n	80041b8 <HAL_ETH_Init+0x2b0>
    {  
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M; 
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2200      	movs	r2, #0
 80041b4:	609a      	str	r2, [r3, #8]
 80041b6:	e035      	b.n	8004224 <HAL_ETH_Init+0x31c>
    }
    else
    {   
      /* Set Ethernet speed to 100M following the auto-negotiation */ 
      (heth->Init).Speed = ETH_SPEED_100M;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80041be:	609a      	str	r2, [r3, #8]
 80041c0:	e030      	b.n	8004224 <HAL_ETH_Init+0x31c>
 80041c2:	bf00      	nop
 80041c4:	03938700 	.word	0x03938700
 80041c8:	40023800 	.word	0x40023800
 80041cc:	40013800 	.word	0x40013800
 80041d0:	01312cff 	.word	0x01312cff
 80041d4:	02160ebf 	.word	0x02160ebf
 80041d8:	05f5e0ff 	.word	0x05f5e0ff
 80041dc:	08f0d17f 	.word	0x08f0d17f
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
    
    /* Set MAC Speed and Duplex Mode */
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	68db      	ldr	r3, [r3, #12]
 80041e4:	08db      	lsrs	r3, r3, #3
 80041e6:	b29a      	uxth	r2, r3
                                                (uint16_t)((heth->Init).Speed >> 1U))) != HAL_OK)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	689b      	ldr	r3, [r3, #8]
 80041ec:	085b      	lsrs	r3, r3, #1
 80041ee:	b29b      	uxth	r3, r3
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 80041f0:	4313      	orrs	r3, r2
 80041f2:	b29b      	uxth	r3, r3
 80041f4:	461a      	mov	r2, r3
 80041f6:	2100      	movs	r1, #0
 80041f8:	6878      	ldr	r0, [r7, #4]
 80041fa:	f000 fb4c 	bl	8004896 <HAL_ETH_WritePHYRegister>
 80041fe:	4603      	mov	r3, r0
 8004200:	2b00      	cmp	r3, #0
 8004202:	d00b      	beq.n	800421c <HAL_ETH_Init+0x314>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8004204:	2301      	movs	r3, #1
 8004206:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8004208:	6939      	ldr	r1, [r7, #16]
 800420a:	6878      	ldr	r0, [r7, #4]
 800420c:	f000 fd02 	bl	8004c14 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2201      	movs	r2, #1
 8004214:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;
 8004218:	2301      	movs	r3, #1
 800421a:	e00c      	b.n	8004236 <HAL_ETH_Init+0x32e>
    }  
    
    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 800421c:	f640 70ff 	movw	r0, #4095	; 0xfff
 8004220:	f7fe fdea 	bl	8002df8 <HAL_Delay>
  }
  
  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 8004224:	6939      	ldr	r1, [r7, #16]
 8004226:	6878      	ldr	r0, [r7, #4]
 8004228:	f000 fcf4 	bl	8004c14 <ETH_MACDMAConfig>
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2201      	movs	r2, #1
 8004230:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8004234:	2300      	movs	r3, #0
}
 8004236:	4618      	mov	r0, r3
 8004238:	3720      	adds	r7, #32
 800423a:	46bd      	mov	sp, r7
 800423c:	bd80      	pop	{r7, pc}
 800423e:	bf00      	nop

08004240 <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff Pointer to the first TxBuffer list
  * @param  TxBuffCount Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 8004240:	b480      	push	{r7}
 8004242:	b087      	sub	sp, #28
 8004244:	af00      	add	r7, sp, #0
 8004246:	60f8      	str	r0, [r7, #12]
 8004248:	60b9      	str	r1, [r7, #8]
 800424a:	607a      	str	r2, [r7, #4]
 800424c:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 800424e:	2300      	movs	r3, #0
 8004250:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004258:	2b01      	cmp	r3, #1
 800425a:	d101      	bne.n	8004260 <HAL_ETH_DMATxDescListInit+0x20>
 800425c:	2302      	movs	r3, #2
 800425e:	e052      	b.n	8004306 <HAL_ETH_DMATxDescListInit+0xc6>
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	2201      	movs	r2, #1
 8004264:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	2202      	movs	r2, #2
 800426c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	68ba      	ldr	r2, [r7, #8]
 8004274:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Fill each DMATxDesc descriptor with the right values */   
  for(i=0U; i < TxBuffCount; i++)
 8004276:	2300      	movs	r3, #0
 8004278:	617b      	str	r3, [r7, #20]
 800427a:	e030      	b.n	80042de <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the ith member of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 800427c:	697b      	ldr	r3, [r7, #20]
 800427e:	015b      	lsls	r3, r3, #5
 8004280:	68ba      	ldr	r2, [r7, #8]
 8004282:	4413      	add	r3, r2
 8004284:	613b      	str	r3, [r7, #16]
    
    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 8004286:	693b      	ldr	r3, [r7, #16]
 8004288:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800428c:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 800428e:	697b      	ldr	r3, [r7, #20]
 8004290:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8004294:	fb02 f303 	mul.w	r3, r2, r3
 8004298:	687a      	ldr	r2, [r7, #4]
 800429a:	4413      	add	r3, r2
 800429c:	461a      	mov	r2, r3
 800429e:	693b      	ldr	r3, [r7, #16]
 80042a0:	609a      	str	r2, [r3, #8]
    
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	69db      	ldr	r3, [r3, #28]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d105      	bne.n	80042b6 <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 80042aa:	693b      	ldr	r3, [r7, #16]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 80042b2:	693b      	ldr	r3, [r7, #16]
 80042b4:	601a      	str	r2, [r3, #0]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (TxBuffCount-1U))
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	3b01      	subs	r3, #1
 80042ba:	697a      	ldr	r2, [r7, #20]
 80042bc:	429a      	cmp	r2, r3
 80042be:	d208      	bcs.n	80042d2 <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1U);
 80042c0:	697b      	ldr	r3, [r7, #20]
 80042c2:	3301      	adds	r3, #1
 80042c4:	015b      	lsls	r3, r3, #5
 80042c6:	68ba      	ldr	r2, [r7, #8]
 80042c8:	4413      	add	r3, r2
 80042ca:	461a      	mov	r2, r3
 80042cc:	693b      	ldr	r3, [r7, #16]
 80042ce:	60da      	str	r2, [r3, #12]
 80042d0:	e002      	b.n	80042d8 <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 80042d2:	68ba      	ldr	r2, [r7, #8]
 80042d4:	693b      	ldr	r3, [r7, #16]
 80042d6:	60da      	str	r2, [r3, #12]
  for(i=0U; i < TxBuffCount; i++)
 80042d8:	697b      	ldr	r3, [r7, #20]
 80042da:	3301      	adds	r3, #1
 80042dc:	617b      	str	r3, [r7, #20]
 80042de:	697a      	ldr	r2, [r7, #20]
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	429a      	cmp	r2, r3
 80042e4:	d3ca      	bcc.n	800427c <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }
  
  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	68ba      	ldr	r2, [r7, #8]
 80042ec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80042f0:	3310      	adds	r3, #16
 80042f2:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	2201      	movs	r2, #1
 80042f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	2200      	movs	r2, #0
 8004300:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8004304:	2300      	movs	r3, #0
}
 8004306:	4618      	mov	r0, r3
 8004308:	371c      	adds	r7, #28
 800430a:	46bd      	mov	sp, r7
 800430c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004310:	4770      	bx	lr

08004312 <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff Pointer to the first RxBuffer list
  * @param  RxBuffCount Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 8004312:	b480      	push	{r7}
 8004314:	b087      	sub	sp, #28
 8004316:	af00      	add	r7, sp, #0
 8004318:	60f8      	str	r0, [r7, #12]
 800431a:	60b9      	str	r1, [r7, #8]
 800431c:	607a      	str	r2, [r7, #4]
 800431e:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8004320:	2300      	movs	r3, #0
 8004322:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800432a:	2b01      	cmp	r3, #1
 800432c:	d101      	bne.n	8004332 <HAL_ETH_DMARxDescListInit+0x20>
 800432e:	2302      	movs	r3, #2
 8004330:	e056      	b.n	80043e0 <HAL_ETH_DMARxDescListInit+0xce>
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	2201      	movs	r2, #1
 8004336:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	2202      	movs	r2, #2
 800433e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab; 
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	68ba      	ldr	r2, [r7, #8]
 8004346:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Fill each DMARxDesc descriptor with the right values */
  for(i=0U; i < RxBuffCount; i++)
 8004348:	2300      	movs	r3, #0
 800434a:	617b      	str	r3, [r7, #20]
 800434c:	e034      	b.n	80043b8 <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the ith member of the Rx Desc list */
    DMARxDesc = DMARxDescTab+i;
 800434e:	697b      	ldr	r3, [r7, #20]
 8004350:	015b      	lsls	r3, r3, #5
 8004352:	68ba      	ldr	r2, [r7, #8]
 8004354:	4413      	add	r3, r2
 8004356:	613b      	str	r3, [r7, #16]
    
    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 8004358:	693b      	ldr	r3, [r7, #16]
 800435a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800435e:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 8004360:	693b      	ldr	r3, [r7, #16]
 8004362:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8004366:	605a      	str	r2, [r3, #4]
    
    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 8004368:	697b      	ldr	r3, [r7, #20]
 800436a:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800436e:	fb02 f303 	mul.w	r3, r2, r3
 8004372:	687a      	ldr	r2, [r7, #4]
 8004374:	4413      	add	r3, r2
 8004376:	461a      	mov	r2, r3
 8004378:	693b      	ldr	r3, [r7, #16]
 800437a:	609a      	str	r2, [r3, #8]
    
    if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	699b      	ldr	r3, [r3, #24]
 8004380:	2b01      	cmp	r3, #1
 8004382:	d105      	bne.n	8004390 <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 8004384:	693b      	ldr	r3, [r7, #16]
 8004386:	685b      	ldr	r3, [r3, #4]
 8004388:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800438c:	693b      	ldr	r3, [r7, #16]
 800438e:	605a      	str	r2, [r3, #4]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (RxBuffCount-1U))
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	3b01      	subs	r3, #1
 8004394:	697a      	ldr	r2, [r7, #20]
 8004396:	429a      	cmp	r2, r3
 8004398:	d208      	bcs.n	80043ac <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1U); 
 800439a:	697b      	ldr	r3, [r7, #20]
 800439c:	3301      	adds	r3, #1
 800439e:	015b      	lsls	r3, r3, #5
 80043a0:	68ba      	ldr	r2, [r7, #8]
 80043a2:	4413      	add	r3, r2
 80043a4:	461a      	mov	r2, r3
 80043a6:	693b      	ldr	r3, [r7, #16]
 80043a8:	60da      	str	r2, [r3, #12]
 80043aa:	e002      	b.n	80043b2 <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 80043ac:	68ba      	ldr	r2, [r7, #8]
 80043ae:	693b      	ldr	r3, [r7, #16]
 80043b0:	60da      	str	r2, [r3, #12]
  for(i=0U; i < RxBuffCount; i++)
 80043b2:	697b      	ldr	r3, [r7, #20]
 80043b4:	3301      	adds	r3, #1
 80043b6:	617b      	str	r3, [r7, #20]
 80043b8:	697a      	ldr	r2, [r7, #20]
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	429a      	cmp	r2, r3
 80043be:	d3c6      	bcc.n	800434e <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }
  
  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	68ba      	ldr	r2, [r7, #8]
 80043c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80043ca:	330c      	adds	r3, #12
 80043cc:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	2201      	movs	r2, #1
 80043d2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	2200      	movs	r2, #0
 80043da:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 80043de:	2300      	movs	r3, #0
}
 80043e0:	4618      	mov	r0, r3
 80043e2:	371c      	adds	r7, #28
 80043e4:	46bd      	mov	sp, r7
 80043e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ea:	4770      	bx	lr

080043ec <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 80043ec:	b480      	push	{r7}
 80043ee:	b087      	sub	sp, #28
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
 80043f4:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0U, size = 0U, i = 0U;
 80043f6:	2300      	movs	r3, #0
 80043f8:	617b      	str	r3, [r7, #20]
 80043fa:	2300      	movs	r3, #0
 80043fc:	60fb      	str	r3, [r7, #12]
 80043fe:	2300      	movs	r3, #0
 8004400:	613b      	str	r3, [r7, #16]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004408:	2b01      	cmp	r3, #1
 800440a:	d101      	bne.n	8004410 <HAL_ETH_TransmitFrame+0x24>
 800440c:	2302      	movs	r3, #2
 800440e:	e0cd      	b.n	80045ac <HAL_ETH_TransmitFrame+0x1c0>
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2201      	movs	r2, #1
 8004414:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2202      	movs	r2, #2
 800441c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  if (FrameLength == 0U) 
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d109      	bne.n	800443a <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2201      	movs	r2, #1
 800442a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2200      	movs	r2, #0
 8004432:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return  HAL_ERROR;                                    
 8004436:	2301      	movs	r3, #1
 8004438:	e0b8      	b.n	80045ac <HAL_ETH_TransmitFrame+0x1c0>
  }  
  
  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	2b00      	cmp	r3, #0
 8004442:	da09      	bge.n	8004458 <HAL_ETH_TransmitFrame+0x6c>
  {  
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2212      	movs	r2, #18
 8004448:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2200      	movs	r2, #0
 8004450:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return HAL_ERROR;
 8004454:	2301      	movs	r3, #1
 8004456:	e0a9      	b.n	80045ac <HAL_ETH_TransmitFrame+0x1c0>
  }
  
  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800445e:	4293      	cmp	r3, r2
 8004460:	d915      	bls.n	800448e <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength/ETH_TX_BUF_SIZE;
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	4a54      	ldr	r2, [pc, #336]	; (80045b8 <HAL_ETH_TransmitFrame+0x1cc>)
 8004466:	fba2 2303 	umull	r2, r3, r2, r3
 800446a:	0a9b      	lsrs	r3, r3, #10
 800446c:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE) 
 800446e:	683a      	ldr	r2, [r7, #0]
 8004470:	4b51      	ldr	r3, [pc, #324]	; (80045b8 <HAL_ETH_TransmitFrame+0x1cc>)
 8004472:	fba3 1302 	umull	r1, r3, r3, r2
 8004476:	0a9b      	lsrs	r3, r3, #10
 8004478:	f240 51f4 	movw	r1, #1524	; 0x5f4
 800447c:	fb01 f303 	mul.w	r3, r1, r3
 8004480:	1ad3      	subs	r3, r2, r3
 8004482:	2b00      	cmp	r3, #0
 8004484:	d005      	beq.n	8004492 <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 8004486:	697b      	ldr	r3, [r7, #20]
 8004488:	3301      	adds	r3, #1
 800448a:	617b      	str	r3, [r7, #20]
 800448c:	e001      	b.n	8004492 <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else 
  {  
    bufcount = 1U;
 800448e:	2301      	movs	r3, #1
 8004490:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1U)
 8004492:	697b      	ldr	r3, [r7, #20]
 8004494:	2b01      	cmp	r3, #1
 8004496:	d11c      	bne.n	80044d2 <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800449c:	681a      	ldr	r2, [r3, #0]
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044a2:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 80044a6:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044ac:	683a      	ldr	r2, [r7, #0]
 80044ae:	f3c2 020c 	ubfx	r2, r2, #0, #13
 80044b2:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044b8:	681a      	ldr	r2, [r3, #0]
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044be:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80044c2:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044c8:	68db      	ldr	r3, [r3, #12]
 80044ca:	461a      	mov	r2, r3
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	62da      	str	r2, [r3, #44]	; 0x2c
 80044d0:	e04b      	b.n	800456a <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i=0U; i< bufcount; i++)
 80044d2:	2300      	movs	r3, #0
 80044d4:	613b      	str	r3, [r7, #16]
 80044d6:	e044      	b.n	8004562 <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044dc:	681a      	ldr	r2, [r3, #0]
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044e2:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80044e6:	601a      	str	r2, [r3, #0]
      
      if (i == 0U) 
 80044e8:	693b      	ldr	r3, [r7, #16]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d107      	bne.n	80044fe <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044f2:	681a      	ldr	r2, [r3, #0]
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044f8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80044fc:	601a      	str	r2, [r3, #0]
      }
      
      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004502:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8004506:	605a      	str	r2, [r3, #4]
      
      if (i == (bufcount-1U))
 8004508:	697b      	ldr	r3, [r7, #20]
 800450a:	3b01      	subs	r3, #1
 800450c:	693a      	ldr	r2, [r7, #16]
 800450e:	429a      	cmp	r2, r3
 8004510:	d116      	bne.n	8004540 <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004516:	681a      	ldr	r2, [r3, #0]
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800451c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8004520:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount-1U)*ETH_TX_BUF_SIZE;
 8004522:	697b      	ldr	r3, [r7, #20]
 8004524:	4a25      	ldr	r2, [pc, #148]	; (80045bc <HAL_ETH_TransmitFrame+0x1d0>)
 8004526:	fb02 f203 	mul.w	r2, r2, r3
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	4413      	add	r3, r2
 800452e:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8004532:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004538:	68fa      	ldr	r2, [r7, #12]
 800453a:	f3c2 020c 	ubfx	r2, r2, #0, #13
 800453e:	605a      	str	r2, [r3, #4]
      }
      
      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004544:	681a      	ldr	r2, [r3, #0]
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800454a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800454e:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004554:	68db      	ldr	r3, [r3, #12]
 8004556:	461a      	mov	r2, r3
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	62da      	str	r2, [r3, #44]	; 0x2c
    for (i=0U; i< bufcount; i++)
 800455c:	693b      	ldr	r3, [r7, #16]
 800455e:	3301      	adds	r3, #1
 8004560:	613b      	str	r3, [r7, #16]
 8004562:	693a      	ldr	r2, [r7, #16]
 8004564:	697b      	ldr	r3, [r7, #20]
 8004566:	429a      	cmp	r2, r3
 8004568:	d3b6      	bcc.n	80044d8 <HAL_ETH_TransmitFrame+0xec>
    }
  }
  
  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004572:	3314      	adds	r3, #20
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f003 0304 	and.w	r3, r3, #4
 800457a:	2b00      	cmp	r3, #0
 800457c:	d00d      	beq.n	800459a <HAL_ETH_TransmitFrame+0x1ae>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004586:	3314      	adds	r3, #20
 8004588:	2204      	movs	r2, #4
 800458a:	601a      	str	r2, [r3, #0]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0U;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004594:	3304      	adds	r3, #4
 8004596:	2200      	movs	r2, #0
 8004598:	601a      	str	r2, [r3, #0]
  }
  
  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2201      	movs	r2, #1
 800459e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2200      	movs	r2, #0
 80045a6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 80045aa:	2300      	movs	r3, #0
}
 80045ac:	4618      	mov	r0, r3
 80045ae:	371c      	adds	r7, #28
 80045b0:	46bd      	mov	sp, r7
 80045b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b6:	4770      	bx	lr
 80045b8:	ac02b00b 	.word	0xac02b00b
 80045bc:	fffffa0c 	.word	0xfffffa0c

080045c0 <HAL_ETH_GetReceivedFrame_IT>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetReceivedFrame_IT(ETH_HandleTypeDef *heth)
{
 80045c0:	b480      	push	{r7}
 80045c2:	b085      	sub	sp, #20
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
  uint32_t descriptorscancounter = 0U;
 80045c8:	2300      	movs	r3, #0
 80045ca:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80045d2:	2b01      	cmp	r3, #1
 80045d4:	d101      	bne.n	80045da <HAL_ETH_GetReceivedFrame_IT+0x1a>
 80045d6:	2302      	movs	r3, #2
 80045d8:	e074      	b.n	80046c4 <HAL_ETH_GetReceivedFrame_IT+0x104>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2201      	movs	r2, #1
 80045de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set ETH HAL State to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2202      	movs	r2, #2
 80045e6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Scan descriptors owned by CPU */
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 80045ea:	e05a      	b.n	80046a2 <HAL_ETH_GetReceivedFrame_IT+0xe2>
  {
    /* Just for security */
    descriptorscancounter++;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	3301      	adds	r3, #1
 80045f0:	60fb      	str	r3, [r7, #12]
    
    /* Check if first segment in frame */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET) && ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)) */  
    if((heth->RxDesc->Status & (ETH_DMARXDESC_FS | ETH_DMARXDESC_LS)) == (uint32_t)ETH_DMARXDESC_FS)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80045fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004600:	d10d      	bne.n	800461e <HAL_ETH_GetReceivedFrame_IT+0x5e>
    { 
      heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	631a      	str	r2, [r3, #48]	; 0x30
      heth->RxFrameInfos.SegCount = 1U;   
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	2201      	movs	r2, #1
 800460e:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004614:	68db      	ldr	r3, [r3, #12]
 8004616:	461a      	mov	r2, r3
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	629a      	str	r2, [r3, #40]	; 0x28
 800461c:	e041      	b.n	80046a2 <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Check if intermediate segment */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)&& ((heth->RxDesc->Status & ETH_DMARXDESC_FS) == (uint32_t)RESET)) */
    else if ((heth->RxDesc->Status & (ETH_DMARXDESC_LS | ETH_DMARXDESC_FS)) == (uint32_t)RESET)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004628:	2b00      	cmp	r3, #0
 800462a:	d10b      	bne.n	8004644 <HAL_ETH_GetReceivedFrame_IT+0x84>
    {
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004630:	1c5a      	adds	r2, r3, #1
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*)(heth->RxDesc->Buffer2NextDescAddr);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800463a:	68db      	ldr	r3, [r3, #12]
 800463c:	461a      	mov	r2, r3
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	629a      	str	r2, [r3, #40]	; 0x28
 8004642:	e02e      	b.n	80046a2 <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Should be last segment */
    else
    { 
      /* Last segment */
      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	635a      	str	r2, [r3, #52]	; 0x34
      
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004650:	1c5a      	adds	r2, r3, #1
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Check if last segment is first segment: one segment contains the frame */
      if ((heth->RxFrameInfos.SegCount) == 1U)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800465a:	2b01      	cmp	r3, #1
 800465c:	d103      	bne.n	8004666 <HAL_ETH_GetReceivedFrame_IT+0xa6>
      {
        heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	631a      	str	r2, [r3, #48]	; 0x30
      }
      
      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4U;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	0c1b      	lsrs	r3, r3, #16
 800466e:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8004672:	1f1a      	subs	r2, r3, #4
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Get the address of the buffer start address */ 
      heth->RxFrameInfos.buffer =((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800467c:	689a      	ldr	r2, [r3, #8]
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Point to next descriptor */      
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004686:	68db      	ldr	r3, [r3, #12]
 8004688:	461a      	mov	r2, r3
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Set HAL State to Ready */
      heth->State = HAL_ETH_STATE_READY;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2201      	movs	r2, #1
 8004692:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2200      	movs	r2, #0
 800469a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
      /* Return function status */
      return HAL_OK;
 800469e:	2300      	movs	r3, #0
 80046a0:	e010      	b.n	80046c4 <HAL_ETH_GetReceivedFrame_IT+0x104>
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	db02      	blt.n	80046b2 <HAL_ETH_GetReceivedFrame_IT+0xf2>
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	2b03      	cmp	r3, #3
 80046b0:	d99c      	bls.n	80045ec <HAL_ETH_GetReceivedFrame_IT+0x2c>
    }
  }

  /* Set HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	2201      	movs	r2, #1
 80046b6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2200      	movs	r2, #0
 80046be:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_ERROR;
 80046c2:	2301      	movs	r3, #1
}
 80046c4:	4618      	mov	r0, r3
 80046c6:	3714      	adds	r7, #20
 80046c8:	46bd      	mov	sp, r7
 80046ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ce:	4770      	bx	lr

080046d0 <HAL_ETH_IRQHandler>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b082      	sub	sp, #8
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
  /* Frame received */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80046e0:	3314      	adds	r3, #20
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046e8:	2b40      	cmp	r3, #64	; 0x40
 80046ea:	d112      	bne.n	8004712 <HAL_ETH_IRQHandler+0x42>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 80046ec:	6878      	ldr	r0, [r7, #4]
 80046ee:	f003 fa43 	bl	8007b78 <HAL_ETH_RxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

     /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80046fa:	3314      	adds	r3, #20
 80046fc:	2240      	movs	r2, #64	; 0x40
 80046fe:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2201      	movs	r2, #1
 8004704:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2200      	movs	r2, #0
 800470c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004710:	e01b      	b.n	800474a <HAL_ETH_IRQHandler+0x7a>

  }
  /* Frame transmitted */
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T)) 
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800471a:	3314      	adds	r3, #20
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f003 0301 	and.w	r3, r3, #1
 8004722:	2b01      	cmp	r3, #1
 8004724:	d111      	bne.n	800474a <HAL_ETH_IRQHandler+0x7a>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*  Call resgistered Transfer complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8004726:	6878      	ldr	r0, [r7, #4]
 8004728:	f000 f839 	bl	800479e <HAL_ETH_TxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004734:	3314      	adds	r3, #20
 8004736:	2201      	movs	r2, #1
 8004738:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	2201      	movs	r2, #1
 800473e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2200      	movs	r2, #0
 8004746:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
  
  /* Clear the interrupt flags */
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004752:	3314      	adds	r3, #20
 8004754:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004758:	601a      	str	r2, [r3, #0]
  
  /* ETH DMA Error */
  if(__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004762:	3314      	adds	r3, #20
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800476a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800476e:	d112      	bne.n	8004796 <HAL_ETH_IRQHandler+0xc6>
  {
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 8004770:	6878      	ldr	r0, [r7, #4]
 8004772:	f000 f81e 	bl	80047b2 <HAL_ETH_ErrorCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the interrupt flags */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800477e:	3314      	adds	r3, #20
 8004780:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004784:	601a      	str	r2, [r3, #0]
  
    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2201      	movs	r2, #1
 800478a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2200      	movs	r2, #0
 8004792:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
}
 8004796:	bf00      	nop
 8004798:	3708      	adds	r7, #8
 800479a:	46bd      	mov	sp, r7
 800479c:	bd80      	pop	{r7, pc}

0800479e <HAL_ETH_TxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 800479e:	b480      	push	{r7}
 80047a0:	b083      	sub	sp, #12
 80047a2:	af00      	add	r7, sp, #0
 80047a4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 80047a6:	bf00      	nop
 80047a8:	370c      	adds	r7, #12
 80047aa:	46bd      	mov	sp, r7
 80047ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b0:	4770      	bx	lr

080047b2 <HAL_ETH_ErrorCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 80047b2:	b480      	push	{r7}
 80047b4:	b083      	sub	sp, #12
 80047b6:	af00      	add	r7, sp, #0
 80047b8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 80047ba:	bf00      	nop
 80047bc:	370c      	adds	r7, #12
 80047be:	46bd      	mov	sp, r7
 80047c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c4:	4770      	bx	lr

080047c6 <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue PHY register value                  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 80047c6:	b580      	push	{r7, lr}
 80047c8:	b086      	sub	sp, #24
 80047ca:	af00      	add	r7, sp, #0
 80047cc:	60f8      	str	r0, [r7, #12]
 80047ce:	460b      	mov	r3, r1
 80047d0:	607a      	str	r2, [r7, #4]
 80047d2:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;     
 80047d4:	2300      	movs	r3, #0
 80047d6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 80047d8:	2300      	movs	r3, #0
 80047da:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80047e2:	b2db      	uxtb	r3, r3
 80047e4:	2b82      	cmp	r3, #130	; 0x82
 80047e6:	d101      	bne.n	80047ec <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 80047e8:	2302      	movs	r3, #2
 80047ea:	e050      	b.n	800488e <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	2282      	movs	r2, #130	; 0x82
 80047f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	691b      	ldr	r3, [r3, #16]
 80047fa:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 80047fc:	697b      	ldr	r3, [r7, #20]
 80047fe:	f003 031c 	and.w	r3, r3, #28
 8004802:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII address register value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	8a1b      	ldrh	r3, [r3, #16]
 8004808:	02db      	lsls	r3, r3, #11
 800480a:	b29b      	uxth	r3, r3
 800480c:	697a      	ldr	r2, [r7, #20]
 800480e:	4313      	orrs	r3, r2
 8004810:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 8004812:	897b      	ldrh	r3, [r7, #10]
 8004814:	019b      	lsls	r3, r3, #6
 8004816:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 800481a:	697a      	ldr	r2, [r7, #20]
 800481c:	4313      	orrs	r3, r2
 800481e:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8004820:	697b      	ldr	r3, [r7, #20]
 8004822:	f023 0302 	bic.w	r3, r3, #2
 8004826:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8004828:	697b      	ldr	r3, [r7, #20]
 800482a:	f043 0301 	orr.w	r3, r3, #1
 800482e:	617b      	str	r3, [r7, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	697a      	ldr	r2, [r7, #20]
 8004836:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8004838:	f7fe fad2 	bl	8002de0 <HAL_GetTick>
 800483c:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800483e:	e015      	b.n	800486c <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 8004840:	f7fe face 	bl	8002de0 <HAL_GetTick>
 8004844:	4602      	mov	r2, r0
 8004846:	693b      	ldr	r3, [r7, #16]
 8004848:	1ad3      	subs	r3, r2, r3
 800484a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800484e:	d309      	bcc.n	8004864 <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State= HAL_ETH_STATE_READY;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	2201      	movs	r2, #1
 8004854:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	2200      	movs	r2, #0
 800485c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8004860:	2303      	movs	r3, #3
 8004862:	e014      	b.n	800488e <HAL_ETH_ReadPHYRegister+0xc8>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	691b      	ldr	r3, [r3, #16]
 800486a:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800486c:	697b      	ldr	r3, [r7, #20]
 800486e:	f003 0301 	and.w	r3, r3, #1
 8004872:	2b00      	cmp	r3, #0
 8004874:	d1e4      	bne.n	8004840 <HAL_ETH_ReadPHYRegister+0x7a>
  }
  
  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	695b      	ldr	r3, [r3, #20]
 800487c:	b29b      	uxth	r3, r3
 800487e:	461a      	mov	r2, r3
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	2201      	movs	r2, #1
 8004888:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 800488c:	2300      	movs	r3, #0
}
 800488e:	4618      	mov	r0, r3
 8004890:	3718      	adds	r7, #24
 8004892:	46bd      	mov	sp, r7
 8004894:	bd80      	pop	{r7, pc}

08004896 <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 8004896:	b580      	push	{r7, lr}
 8004898:	b086      	sub	sp, #24
 800489a:	af00      	add	r7, sp, #0
 800489c:	60f8      	str	r0, [r7, #12]
 800489e:	460b      	mov	r3, r1
 80048a0:	607a      	str	r2, [r7, #4]
 80048a2:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 80048a4:	2300      	movs	r3, #0
 80048a6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 80048a8:	2300      	movs	r3, #0
 80048aa:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80048b2:	b2db      	uxtb	r3, r3
 80048b4:	2b42      	cmp	r3, #66	; 0x42
 80048b6:	d101      	bne.n	80048bc <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 80048b8:	2302      	movs	r3, #2
 80048ba:	e04e      	b.n	800495a <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	2242      	movs	r2, #66	; 0x42
 80048c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	691b      	ldr	r3, [r3, #16]
 80048ca:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 80048cc:	697b      	ldr	r3, [r7, #20]
 80048ce:	f003 031c 	and.w	r3, r3, #28
 80048d2:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII register address value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress<<11U) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	8a1b      	ldrh	r3, [r3, #16]
 80048d8:	02db      	lsls	r3, r3, #11
 80048da:	b29b      	uxth	r3, r3
 80048dc:	697a      	ldr	r2, [r7, #20]
 80048de:	4313      	orrs	r3, r2
 80048e0:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 80048e2:	897b      	ldrh	r3, [r7, #10]
 80048e4:	019b      	lsls	r3, r3, #6
 80048e6:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 80048ea:	697a      	ldr	r2, [r7, #20]
 80048ec:	4313      	orrs	r3, r2
 80048ee:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 80048f0:	697b      	ldr	r3, [r7, #20]
 80048f2:	f043 0302 	orr.w	r3, r3, #2
 80048f6:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 80048f8:	697b      	ldr	r3, [r7, #20]
 80048fa:	f043 0301 	orr.w	r3, r3, #1
 80048fe:	617b      	str	r3, [r7, #20]
  
  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	b29a      	uxth	r2, r3
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	615a      	str	r2, [r3, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	697a      	ldr	r2, [r7, #20]
 8004910:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8004912:	f7fe fa65 	bl	8002de0 <HAL_GetTick>
 8004916:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004918:	e015      	b.n	8004946 <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 800491a:	f7fe fa61 	bl	8002de0 <HAL_GetTick>
 800491e:	4602      	mov	r2, r0
 8004920:	693b      	ldr	r3, [r7, #16]
 8004922:	1ad3      	subs	r3, r2, r3
 8004924:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004928:	d309      	bcc.n	800493e <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State= HAL_ETH_STATE_READY;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	2201      	movs	r2, #1
 800492e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	2200      	movs	r2, #0
 8004936:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 800493a:	2303      	movs	r3, #3
 800493c:	e00d      	b.n	800495a <HAL_ETH_WritePHYRegister+0xc4>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	691b      	ldr	r3, [r3, #16]
 8004944:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004946:	697b      	ldr	r3, [r7, #20]
 8004948:	f003 0301 	and.w	r3, r3, #1
 800494c:	2b00      	cmp	r3, #0
 800494e:	d1e4      	bne.n	800491a <HAL_ETH_WritePHYRegister+0x84>
  }
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	2201      	movs	r2, #1
 8004954:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK; 
 8004958:	2300      	movs	r3, #0
}
 800495a:	4618      	mov	r0, r3
 800495c:	3718      	adds	r7, #24
 800495e:	46bd      	mov	sp, r7
 8004960:	bd80      	pop	{r7, pc}

08004962 <HAL_ETH_Start>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{  
 8004962:	b580      	push	{r7, lr}
 8004964:	b082      	sub	sp, #8
 8004966:	af00      	add	r7, sp, #0
 8004968:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004970:	2b01      	cmp	r3, #1
 8004972:	d101      	bne.n	8004978 <HAL_ETH_Start+0x16>
 8004974:	2302      	movs	r3, #2
 8004976:	e01f      	b.n	80049b8 <HAL_ETH_Start+0x56>
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2201      	movs	r2, #1
 800497c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2202      	movs	r2, #2
 8004984:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 8004988:	6878      	ldr	r0, [r7, #4]
 800498a:	f000 fb45 	bl	8005018 <ETH_MACTransmissionEnable>
  
  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 800498e:	6878      	ldr	r0, [r7, #4]
 8004990:	f000 fb7c 	bl	800508c <ETH_MACReceptionEnable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8004994:	6878      	ldr	r0, [r7, #4]
 8004996:	f000 fc13 	bl	80051c0 <ETH_FlushTransmitFIFO>
  
  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 800499a:	6878      	ldr	r0, [r7, #4]
 800499c:	f000 fbb0 	bl	8005100 <ETH_DMATransmissionEnable>
  
  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 80049a0:	6878      	ldr	r0, [r7, #4]
 80049a2:	f000 fbdd 	bl	8005160 <ETH_DMAReceptionEnable>
  
  /* Set the ETH state to READY*/
  heth->State= HAL_ETH_STATE_READY;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2201      	movs	r2, #1
 80049aa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2200      	movs	r2, #0
 80049b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 80049b6:	2300      	movs	r3, #0
}
 80049b8:	4618      	mov	r0, r3
 80049ba:	3708      	adds	r7, #8
 80049bc:	46bd      	mov	sp, r7
 80049be:	bd80      	pop	{r7, pc}

080049c0 <HAL_ETH_Stop>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{  
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b082      	sub	sp, #8
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80049ce:	2b01      	cmp	r3, #1
 80049d0:	d101      	bne.n	80049d6 <HAL_ETH_Stop+0x16>
 80049d2:	2302      	movs	r3, #2
 80049d4:	e01f      	b.n	8004a16 <HAL_ETH_Stop+0x56>
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2201      	movs	r2, #1
 80049da:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2202      	movs	r2, #2
 80049e2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Stop DMA transmission */
  ETH_DMATransmissionDisable(heth);
 80049e6:	6878      	ldr	r0, [r7, #4]
 80049e8:	f000 fba2 	bl	8005130 <ETH_DMATransmissionDisable>
  
  /* Stop DMA reception */
  ETH_DMAReceptionDisable(heth);
 80049ec:	6878      	ldr	r0, [r7, #4]
 80049ee:	f000 fbcf 	bl	8005190 <ETH_DMAReceptionDisable>
  
  /* Disable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionDisable(heth);
 80049f2:	6878      	ldr	r0, [r7, #4]
 80049f4:	f000 fb67 	bl	80050c6 <ETH_MACReceptionDisable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 80049f8:	6878      	ldr	r0, [r7, #4]
 80049fa:	f000 fbe1 	bl	80051c0 <ETH_FlushTransmitFIFO>
  
  /* Disable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionDisable(heth);
 80049fe:	6878      	ldr	r0, [r7, #4]
 8004a00:	f000 fb27 	bl	8005052 <ETH_MACTransmissionDisable>
  
  /* Set the ETH state*/
  heth->State = HAL_ETH_STATE_READY;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2201      	movs	r2, #1
 8004a08:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2200      	movs	r2, #0
 8004a10:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8004a14:	2300      	movs	r3, #0
}
 8004a16:	4618      	mov	r0, r3
 8004a18:	3708      	adds	r7, #8
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	bd80      	pop	{r7, pc}
	...

08004a20 <HAL_ETH_ConfigMAC>:
  *         the configuration information for ETHERNET module
  * @param  macconf MAC Configuration structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b084      	sub	sp, #16
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
 8004a28:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0U;
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004a34:	2b01      	cmp	r3, #1
 8004a36:	d101      	bne.n	8004a3c <HAL_ETH_ConfigMAC+0x1c>
 8004a38:	2302      	movs	r3, #2
 8004a3a:	e0e4      	b.n	8004c06 <HAL_ETH_ConfigMAC+0x1e6>
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2201      	movs	r2, #1
 8004a40:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State= HAL_ETH_STATE_BUSY;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2202      	movs	r2, #2
 8004a48:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode)); 
  
  if (macconf != NULL)
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	f000 80b1 	beq.w	8004bb6 <HAL_ETH_ConfigMAC+0x196>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
    
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	60fb      	str	r3, [r7, #12]
    /* Clear WD, PCE, PS, TE and RE bits */
    tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8004a5c:	68fa      	ldr	r2, [r7, #12]
 8004a5e:	4b6c      	ldr	r3, [pc, #432]	; (8004c10 <HAL_ETH_ConfigMAC+0x1f0>)
 8004a60:	4013      	ands	r3, r2
 8004a62:	60fb      	str	r3, [r7, #12]
    
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	681a      	ldr	r2, [r3, #0]
                         macconf->Jabber | 
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	685b      	ldr	r3, [r3, #4]
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 8004a6c:	431a      	orrs	r2, r3
                         macconf->InterFrameGap |
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	689b      	ldr	r3, [r3, #8]
                         macconf->Jabber | 
 8004a72:	431a      	orrs	r2, r3
                         macconf->CarrierSense |
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	68db      	ldr	r3, [r3, #12]
                         macconf->InterFrameGap |
 8004a78:	431a      	orrs	r2, r3
                         (heth->Init).Speed | 
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	689b      	ldr	r3, [r3, #8]
                         macconf->CarrierSense |
 8004a7e:	431a      	orrs	r2, r3
                         macconf->ReceiveOwn |
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	691b      	ldr	r3, [r3, #16]
                         (heth->Init).Speed | 
 8004a84:	431a      	orrs	r2, r3
                         macconf->LoopbackMode |
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	695b      	ldr	r3, [r3, #20]
                         macconf->ReceiveOwn |
 8004a8a:	431a      	orrs	r2, r3
                         (heth->Init).DuplexMode | 
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	68db      	ldr	r3, [r3, #12]
                         macconf->LoopbackMode |
 8004a90:	431a      	orrs	r2, r3
                         macconf->ChecksumOffload |    
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	699b      	ldr	r3, [r3, #24]
                         (heth->Init).DuplexMode | 
 8004a96:	431a      	orrs	r2, r3
                         macconf->RetryTransmission | 
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	69db      	ldr	r3, [r3, #28]
                         macconf->ChecksumOffload |    
 8004a9c:	431a      	orrs	r2, r3
                         macconf->AutomaticPadCRCStrip | 
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	6a1b      	ldr	r3, [r3, #32]
                         macconf->RetryTransmission | 
 8004aa2:	431a      	orrs	r2, r3
                         macconf->BackOffLimit | 
 8004aa4:	683b      	ldr	r3, [r7, #0]
 8004aa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                         macconf->AutomaticPadCRCStrip | 
 8004aa8:	431a      	orrs	r2, r3
                         macconf->DeferralCheck);
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                         macconf->BackOffLimit | 
 8004aae:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 8004ab0:	68fa      	ldr	r2, [r7, #12]
 8004ab2:	4313      	orrs	r3, r2
 8004ab4:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	68fa      	ldr	r2, [r7, #12]
 8004abc:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8004ac6:	2001      	movs	r0, #1
 8004ac8:	f7fe f996 	bl	8002df8 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1; 
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	68fa      	ldr	r2, [r7, #12]
 8004ad2:	601a      	str	r2, [r3, #0]
    
    /*----------------------- ETHERNET MACFFR Configuration --------------------*/ 
    /* Write to ETHERNET MACFFR */  
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
                                          macconf->SourceAddrFilter |
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8004adc:	431a      	orrs	r2, r3
                                          macconf->PassControlFrames |
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                                          macconf->SourceAddrFilter |
 8004ae2:	431a      	orrs	r2, r3
                                          macconf->BroadcastFramesReception | 
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                          macconf->PassControlFrames |
 8004ae8:	431a      	orrs	r2, r3
                                          macconf->DestinationAddrFilter |
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                                          macconf->BroadcastFramesReception | 
 8004aee:	431a      	orrs	r2, r3
                                          macconf->PromiscuousMode |
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                                          macconf->DestinationAddrFilter |
 8004af4:	431a      	orrs	r2, r3
                                          macconf->MulticastFramesFilter |
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                                          macconf->PromiscuousMode |
 8004afa:	ea42 0103 	orr.w	r1, r2, r3
                                          macconf->UnicastFramesFilter);
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
                                          macconf->MulticastFramesFilter |
 8004b06:	430a      	orrs	r2, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8004b08:	605a      	str	r2, [r3, #4]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->MACFFR;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	685b      	ldr	r3, [r3, #4]
 8004b10:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8004b12:	2001      	movs	r0, #1
 8004b14:	f7fe f970 	bl	8002df8 <HAL_Delay>
     (heth->Instance)->MACFFR = tmpreg1;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	68fa      	ldr	r2, [r7, #12]
 8004b1e:	605a      	str	r2, [r3, #4]
     
     /*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*/
     /* Write to ETHERNET MACHTHR */
     (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	683a      	ldr	r2, [r7, #0]
 8004b26:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004b28:	609a      	str	r2, [r3, #8]
     
     /* Write to ETHERNET MACHTLR */
     (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	683a      	ldr	r2, [r7, #0]
 8004b30:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004b32:	60da      	str	r2, [r3, #12]
     /*----------------------- ETHERNET MACFCR Configuration --------------------*/
     
     /* Get the ETHERNET MACFCR value */  
     tmpreg1 = (heth->Instance)->MACFCR;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	699b      	ldr	r3, [r3, #24]
 8004b3a:	60fb      	str	r3, [r7, #12]
     /* Clear xx bits */
     tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8004b3c:	68fa      	ldr	r2, [r7, #12]
 8004b3e:	f64f 7341 	movw	r3, #65345	; 0xff41
 8004b42:	4013      	ands	r3, r2
 8004b44:	60fb      	str	r3, [r7, #12]
     
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b4a:	041a      	lsls	r2, r3, #16
                          macconf->ZeroQuantaPause |
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 8004b50:	431a      	orrs	r2, r3
                          macconf->PauseLowThreshold |
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                          macconf->ZeroQuantaPause |
 8004b56:	431a      	orrs	r2, r3
                          macconf->UnicastPauseFrameDetect | 
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                          macconf->PauseLowThreshold |
 8004b5c:	431a      	orrs	r2, r3
                          macconf->ReceiveFlowControl |
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	6e5b      	ldr	r3, [r3, #100]	; 0x64
                          macconf->UnicastPauseFrameDetect | 
 8004b62:	431a      	orrs	r2, r3
                          macconf->TransmitFlowControl); 
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                          macconf->ReceiveFlowControl |
 8004b68:	4313      	orrs	r3, r2
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 8004b6a:	68fa      	ldr	r2, [r7, #12]
 8004b6c:	4313      	orrs	r3, r2
 8004b6e:	60fb      	str	r3, [r7, #12]
     
     /* Write to ETHERNET MACFCR */
     (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	68fa      	ldr	r2, [r7, #12]
 8004b76:	619a      	str	r2, [r3, #24]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->MACFCR;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	699b      	ldr	r3, [r3, #24]
 8004b7e:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8004b80:	2001      	movs	r0, #1
 8004b82:	f7fe f939 	bl	8002df8 <HAL_Delay>
     (heth->Instance)->MACFCR = tmpreg1;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	68fa      	ldr	r2, [r7, #12]
 8004b8c:	619a      	str	r2, [r3, #24]
     
     /*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
                                              macconf->VLANTagIdentifier);
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	6f1a      	ldr	r2, [r3, #112]	; 0x70
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	430a      	orrs	r2, r1
 8004b9c:	61da      	str	r2, [r3, #28]
      
      /* Wait until the write operation will be taken into account :
      at least four TX_CLK/RX_CLK clock cycles */
      tmpreg1 = (heth->Instance)->MACVLANTR;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	69db      	ldr	r3, [r3, #28]
 8004ba4:	60fb      	str	r3, [r7, #12]
      HAL_Delay(ETH_REG_WRITE_DELAY);
 8004ba6:	2001      	movs	r0, #1
 8004ba8:	f7fe f926 	bl	8002df8 <HAL_Delay>
      (heth->Instance)->MACVLANTR = tmpreg1;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	68fa      	ldr	r2, [r7, #12]
 8004bb2:	61da      	str	r2, [r3, #28]
 8004bb4:	e01e      	b.n	8004bf4 <HAL_ETH_ConfigMAC+0x1d4>
  }
  else /* macconf == NULL : here we just configure Speed and Duplex mode */
  {
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	60fb      	str	r3, [r7, #12]
    
    /* Clear FES and DM bits */
    tmpreg1 &= ~(0x00004800U);
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8004bc4:	60fb      	str	r3, [r7, #12]
    
    tmpreg1 |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	689a      	ldr	r2, [r3, #8]
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	68db      	ldr	r3, [r3, #12]
 8004bce:	4313      	orrs	r3, r2
 8004bd0:	68fa      	ldr	r2, [r7, #12]
 8004bd2:	4313      	orrs	r3, r2
 8004bd4:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	68fa      	ldr	r2, [r7, #12]
 8004bdc:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8004be6:	2001      	movs	r0, #1
 8004be8:	f7fe f906 	bl	8002df8 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	68fa      	ldr	r2, [r7, #12]
 8004bf2:	601a      	str	r2, [r3, #0]
  }
  
  /* Set the ETH state to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2201      	movs	r2, #1
 8004bf8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;  
 8004c04:	2300      	movs	r3, #0
}
 8004c06:	4618      	mov	r0, r3
 8004c08:	3710      	adds	r7, #16
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	bd80      	pop	{r7, pc}
 8004c0e:	bf00      	nop
 8004c10:	ff20810f 	.word	0xff20810f

08004c14 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b0b0      	sub	sp, #192	; 0xc0
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	6078      	str	r0, [r7, #4]
 8004c1c:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg1 = 0U;
 8004c1e:	2300      	movs	r3, #0
 8004c20:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d007      	beq.n	8004c3a <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004c30:	60da      	str	r2, [r3, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004c38:	609a      	str	r2, [r3, #8]
  }
  
  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 8004c3e:	2300      	movs	r3, #0
 8004c40:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 8004c42:	2300      	movs	r3, #0
 8004c44:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 8004c46:	2300      	movs	r3, #0
 8004c48:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 8004c4e:	2300      	movs	r3, #0
 8004c50:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	69db      	ldr	r3, [r3, #28]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d103      	bne.n	8004c62 <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 8004c5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004c5e:	663b      	str	r3, [r7, #96]	; 0x60
 8004c60:	e001      	b.n	8004c66 <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 8004c62:	2300      	movs	r3, #0
 8004c64:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 8004c66:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004c6a:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8004c70:	2300      	movs	r3, #0
 8004c72:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 8004c74:	2300      	movs	r3, #0
 8004c76:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 8004c78:	2300      	movs	r3, #0
 8004c7a:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 8004c80:	2340      	movs	r3, #64	; 0x40
 8004c82:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 8004c84:	2300      	movs	r3, #0
 8004c86:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 8004c90:	2300      	movs	r3, #0
 8004c92:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 8004c96:	2300      	movs	r3, #0
 8004c98:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 8004c9c:	2300      	movs	r3, #0
 8004c9e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0U;
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0U;
 8004ca8:	2300      	movs	r3, #0
 8004caa:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0U;
 8004cae:	2300      	movs	r3, #0
 8004cb0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 8004cb4:	2380      	movs	r3, #128	; 0x80
 8004cb6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8004cba:	2300      	movs	r3, #0
 8004cbc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 8004ccc:	2300      	movs	r3, #0
 8004cce:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0U;
 8004cd8:	2300      	movs	r3, #0
 8004cda:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8004ce8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8004cec:	4bac      	ldr	r3, [pc, #688]	; (8004fa0 <ETH_MACDMAConfig+0x38c>)
 8004cee:	4013      	ands	r3, r2
 8004cf0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 8004cf4:	6cba      	ldr	r2, [r7, #72]	; 0x48
                       macinit.Jabber | 
 8004cf6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 8004cf8:	431a      	orrs	r2, r3
                       macinit.InterFrameGap |
 8004cfa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                       macinit.Jabber | 
 8004cfc:	431a      	orrs	r2, r3
                       macinit.CarrierSense |
 8004cfe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                       macinit.InterFrameGap |
 8004d00:	431a      	orrs	r2, r3
                       (heth->Init).Speed | 
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	689b      	ldr	r3, [r3, #8]
                       macinit.CarrierSense |
 8004d06:	431a      	orrs	r2, r3
                       macinit.ReceiveOwn |
 8004d08:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                       (heth->Init).Speed | 
 8004d0a:	431a      	orrs	r2, r3
                       macinit.LoopbackMode |
 8004d0c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                       macinit.ReceiveOwn |
 8004d0e:	431a      	orrs	r2, r3
                       (heth->Init).DuplexMode | 
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	68db      	ldr	r3, [r3, #12]
                       macinit.LoopbackMode |
 8004d14:	431a      	orrs	r2, r3
                       macinit.ChecksumOffload |    
 8004d16:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                       (heth->Init).DuplexMode | 
 8004d18:	431a      	orrs	r2, r3
                       macinit.RetryTransmission | 
 8004d1a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                       macinit.ChecksumOffload |    
 8004d1c:	431a      	orrs	r2, r3
                       macinit.AutomaticPadCRCStrip | 
 8004d1e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                       macinit.RetryTransmission | 
 8004d20:	431a      	orrs	r2, r3
                       macinit.BackOffLimit | 
 8004d22:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                       macinit.AutomaticPadCRCStrip | 
 8004d24:	431a      	orrs	r2, r3
                       macinit.DeferralCheck);
 8004d26:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                       macinit.BackOffLimit | 
 8004d28:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 8004d2a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8004d2e:	4313      	orrs	r3, r2
 8004d30:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8004d3c:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004d48:	2001      	movs	r0, #1
 8004d4a:	f7fe f855 	bl	8002df8 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1; 
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8004d56:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8004d58:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 8004d5a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8004d5c:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 8004d5e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 8004d60:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception | 
 8004d62:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 8004d66:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 8004d68:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception | 
 8004d6c:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 8004d6e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 8004d72:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 8004d74:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 8004d78:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 8004d7c:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 8004d84:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8004d86:	605a      	str	r2, [r3, #4]
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFFR;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	685b      	ldr	r3, [r3, #4]
 8004d8e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8004d92:	2001      	movs	r0, #1
 8004d94:	f7fe f830 	bl	8002df8 <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg1;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8004da0:	605a      	str	r2, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004daa:	609a      	str	r2, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8004db4:	60da      	str	r2, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg1 = (heth->Instance)->MACFCR;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	699b      	ldr	r3, [r3, #24]
 8004dbc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Clear xx bits */
   tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8004dc0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8004dc4:	f64f 7341 	movw	r3, #65345	; 0xff41
 8004dc8:	4013      	ands	r3, r2
 8004dca:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 8004dce:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004dd2:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 8004dd4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 8004dd8:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 8004dda:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 8004dde:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect | 
 8004de0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 8004de4:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 8004de6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect | 
 8004dea:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl); 
 8004dec:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 8004df0:	4313      	orrs	r3, r2
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 8004df2:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8004df6:	4313      	orrs	r3, r2
 8004df8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8004e04:	619a      	str	r2, [r3, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFCR;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	699b      	ldr	r3, [r3, #24]
 8004e0c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8004e10:	2001      	movs	r0, #1
 8004e12:	f7fd fff1 	bl	8002df8 <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg1;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8004e1e:	619a      	str	r2, [r3, #24]
   
   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */  
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8004e20:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                            macinit.VLANTagIdentifier);
 8004e24:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	430a      	orrs	r2, r1
 8004e2e:	61da      	str	r2, [r3, #28]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACVLANTR;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	69db      	ldr	r3, [r3, #28]
 8004e36:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8004e3a:	2001      	movs	r0, #1
 8004e3c:	f7fd ffdc 	bl	8002df8 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg1;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8004e48:	61da      	str	r2, [r3, #28]
    
    /* Ethernet DMA default initialization ************************************/
    dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 8004e4a:	2300      	movs	r3, #0
 8004e4c:	60bb      	str	r3, [r7, #8]
    dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 8004e4e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004e52:	60fb      	str	r3, [r7, #12]
    dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 8004e54:	2300      	movs	r3, #0
 8004e56:	613b      	str	r3, [r7, #16]
    dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
 8004e58:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004e5c:	617b      	str	r3, [r7, #20]
    dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8004e5e:	2300      	movs	r3, #0
 8004e60:	61bb      	str	r3, [r7, #24]
    dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 8004e62:	2300      	movs	r3, #0
 8004e64:	61fb      	str	r3, [r7, #28]
    dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 8004e66:	2300      	movs	r3, #0
 8004e68:	623b      	str	r3, [r7, #32]
    dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	627b      	str	r3, [r7, #36]	; 0x24
    dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 8004e6e:	2304      	movs	r3, #4
 8004e70:	62bb      	str	r3, [r7, #40]	; 0x28
    dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 8004e72:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004e76:	62fb      	str	r3, [r7, #44]	; 0x2c
    dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 8004e78:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004e7c:	633b      	str	r3, [r7, #48]	; 0x30
    dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8004e7e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004e82:	637b      	str	r3, [r7, #52]	; 0x34
    dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8004e84:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004e88:	63bb      	str	r3, [r7, #56]	; 0x38
    dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 8004e8a:	2380      	movs	r3, #128	; 0x80
 8004e8c:	63fb      	str	r3, [r7, #60]	; 0x3c
    dmainit.DescriptorSkipLength = 0x0U;
 8004e8e:	2300      	movs	r3, #0
 8004e90:	643b      	str	r3, [r7, #64]	; 0x40
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8004e92:	2300      	movs	r3, #0
 8004e94:	647b      	str	r3, [r7, #68]	; 0x44
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg1 = (heth->Instance)->DMAOMR;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004e9e:	3318      	adds	r3, #24
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Clear xx bits */
    tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8004ea6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8004eaa:	4b3e      	ldr	r3, [pc, #248]	; (8004fa4 <ETH_MACDMAConfig+0x390>)
 8004eac:	4013      	ands	r3, r2
 8004eae:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8004eb2:	68ba      	ldr	r2, [r7, #8]
                         dmainit.ReceiveStoreForward |
 8004eb4:	68fb      	ldr	r3, [r7, #12]
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8004eb6:	431a      	orrs	r2, r3
                         dmainit.FlushReceivedFrame |
 8004eb8:	693b      	ldr	r3, [r7, #16]
                         dmainit.ReceiveStoreForward |
 8004eba:	431a      	orrs	r2, r3
                         dmainit.TransmitStoreForward | 
 8004ebc:	697b      	ldr	r3, [r7, #20]
                         dmainit.FlushReceivedFrame |
 8004ebe:	431a      	orrs	r2, r3
                         dmainit.TransmitThresholdControl |
 8004ec0:	69bb      	ldr	r3, [r7, #24]
                         dmainit.TransmitStoreForward | 
 8004ec2:	431a      	orrs	r2, r3
                         dmainit.ForwardErrorFrames |
 8004ec4:	69fb      	ldr	r3, [r7, #28]
                         dmainit.TransmitThresholdControl |
 8004ec6:	431a      	orrs	r2, r3
                         dmainit.ForwardUndersizedGoodFrames |
 8004ec8:	6a3b      	ldr	r3, [r7, #32]
                         dmainit.ForwardErrorFrames |
 8004eca:	431a      	orrs	r2, r3
                         dmainit.ReceiveThresholdControl |
 8004ecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                         dmainit.ForwardUndersizedGoodFrames |
 8004ece:	431a      	orrs	r2, r3
                         dmainit.SecondFrameOperate);
 8004ed0:	6abb      	ldr	r3, [r7, #40]	; 0x28
                         dmainit.ReceiveThresholdControl |
 8004ed2:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8004ed4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8004ed8:	4313      	orrs	r3, r2
 8004eda:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    
    /* Write to ETHERNET DMAOMR */
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004ee6:	3318      	adds	r3, #24
 8004ee8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8004eec:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->DMAOMR;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004ef6:	3318      	adds	r3, #24
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8004efe:	2001      	movs	r0, #1
 8004f00:	f7fd ff7a 	bl	8002df8 <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg1;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004f0c:	3318      	adds	r3, #24
 8004f0e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8004f12:	601a      	str	r2, [r3, #0]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8004f14:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                          dmainit.FixedBurst |
 8004f16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8004f18:	431a      	orrs	r2, r3
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8004f1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                          dmainit.FixedBurst |
 8004f1c:	431a      	orrs	r2, r3
                                          dmainit.TxDMABurstLength |
 8004f1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8004f20:	431a      	orrs	r2, r3
                                          dmainit.EnhancedDescriptorFormat |
 8004f22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                          dmainit.TxDMABurstLength |
 8004f24:	431a      	orrs	r2, r3
                                          (dmainit.DescriptorSkipLength << 2U) |
 8004f26:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004f28:	009b      	lsls	r3, r3, #2
                                          dmainit.EnhancedDescriptorFormat |
 8004f2a:	431a      	orrs	r2, r3
                                          dmainit.DMAArbitration |
 8004f2c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                          (dmainit.DescriptorSkipLength << 2U) |
 8004f2e:	431a      	orrs	r2, r3
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8004f38:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004f3c:	601a      	str	r2, [r3, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->DMABMR;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8004f4c:	2001      	movs	r0, #1
 8004f4e:	f7fd ff53 	bl	8002df8 <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg1;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004f5a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8004f5e:	601a      	str	r2, [r3, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	699b      	ldr	r3, [r3, #24]
 8004f64:	2b01      	cmp	r3, #1
 8004f66:	d10f      	bne.n	8004f88 <ETH_MACDMAConfig+0x374>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004f70:	331c      	adds	r3, #28
 8004f72:	681a      	ldr	r2, [r3, #0]
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8004f7c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004f80:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004f84:	331c      	adds	r3, #28
 8004f86:	601a      	str	r2, [r3, #0]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	695b      	ldr	r3, [r3, #20]
 8004f8c:	461a      	mov	r2, r3
 8004f8e:	2100      	movs	r1, #0
 8004f90:	6878      	ldr	r0, [r7, #4]
 8004f92:	f000 f809 	bl	8004fa8 <ETH_MACAddressConfig>
}
 8004f96:	bf00      	nop
 8004f98:	37c0      	adds	r7, #192	; 0xc0
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	bd80      	pop	{r7, pc}
 8004f9e:	bf00      	nop
 8004fa0:	ff20810f 	.word	0xff20810f
 8004fa4:	f8de3f23 	.word	0xf8de3f23

08004fa8 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8004fa8:	b480      	push	{r7}
 8004faa:	b087      	sub	sp, #28
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	60f8      	str	r0, [r7, #12]
 8004fb0:	60b9      	str	r1, [r7, #8]
 8004fb2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	3305      	adds	r3, #5
 8004fb8:	781b      	ldrb	r3, [r3, #0]
 8004fba:	021b      	lsls	r3, r3, #8
 8004fbc:	687a      	ldr	r2, [r7, #4]
 8004fbe:	3204      	adds	r2, #4
 8004fc0:	7812      	ldrb	r2, [r2, #0]
 8004fc2:	4313      	orrs	r3, r2
 8004fc4:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8004fc6:	68ba      	ldr	r2, [r7, #8]
 8004fc8:	4b11      	ldr	r3, [pc, #68]	; (8005010 <ETH_MACAddressConfig+0x68>)
 8004fca:	4413      	add	r3, r2
 8004fcc:	461a      	mov	r2, r3
 8004fce:	697b      	ldr	r3, [r7, #20]
 8004fd0:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	3303      	adds	r3, #3
 8004fd6:	781b      	ldrb	r3, [r3, #0]
 8004fd8:	061a      	lsls	r2, r3, #24
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	3302      	adds	r3, #2
 8004fde:	781b      	ldrb	r3, [r3, #0]
 8004fe0:	041b      	lsls	r3, r3, #16
 8004fe2:	431a      	orrs	r2, r3
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	3301      	adds	r3, #1
 8004fe8:	781b      	ldrb	r3, [r3, #0]
 8004fea:	021b      	lsls	r3, r3, #8
 8004fec:	4313      	orrs	r3, r2
 8004fee:	687a      	ldr	r2, [r7, #4]
 8004ff0:	7812      	ldrb	r2, [r2, #0]
 8004ff2:	4313      	orrs	r3, r2
 8004ff4:	617b      	str	r3, [r7, #20]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8004ff6:	68ba      	ldr	r2, [r7, #8]
 8004ff8:	4b06      	ldr	r3, [pc, #24]	; (8005014 <ETH_MACAddressConfig+0x6c>)
 8004ffa:	4413      	add	r3, r2
 8004ffc:	461a      	mov	r2, r3
 8004ffe:	697b      	ldr	r3, [r7, #20]
 8005000:	6013      	str	r3, [r2, #0]
}
 8005002:	bf00      	nop
 8005004:	371c      	adds	r7, #28
 8005006:	46bd      	mov	sp, r7
 8005008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500c:	4770      	bx	lr
 800500e:	bf00      	nop
 8005010:	40028040 	.word	0x40028040
 8005014:	40028044 	.word	0x40028044

08005018 <ETH_MACTransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{ 
 8005018:	b580      	push	{r7, lr}
 800501a:	b084      	sub	sp, #16
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8005020:	2300      	movs	r3, #0
 8005022:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	681a      	ldr	r2, [r3, #0]
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f042 0208 	orr.w	r2, r2, #8
 8005032:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 800503c:	2001      	movs	r0, #1
 800503e:	f000 f8e9 	bl	8005214 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	68fa      	ldr	r2, [r7, #12]
 8005048:	601a      	str	r2, [r3, #0]
}
 800504a:	bf00      	nop
 800504c:	3710      	adds	r7, #16
 800504e:	46bd      	mov	sp, r7
 8005050:	bd80      	pop	{r7, pc}

08005052 <ETH_MACTransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 8005052:	b580      	push	{r7, lr}
 8005054:	b084      	sub	sp, #16
 8005056:	af00      	add	r7, sp, #0
 8005058:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 800505a:	2300      	movs	r3, #0
 800505c:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC transmission */
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	681a      	ldr	r2, [r3, #0]
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f022 0208 	bic.w	r2, r2, #8
 800506c:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005076:	2001      	movs	r0, #1
 8005078:	f000 f8cc 	bl	8005214 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	68fa      	ldr	r2, [r7, #12]
 8005082:	601a      	str	r2, [r3, #0]
}
 8005084:	bf00      	nop
 8005086:	3710      	adds	r7, #16
 8005088:	46bd      	mov	sp, r7
 800508a:	bd80      	pop	{r7, pc}

0800508c <ETH_MACReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{ 
 800508c:	b580      	push	{r7, lr}
 800508e:	b084      	sub	sp, #16
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8005094:	2300      	movs	r3, #0
 8005096:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	681a      	ldr	r2, [r3, #0]
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f042 0204 	orr.w	r2, r2, #4
 80050a6:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 80050b0:	2001      	movs	r0, #1
 80050b2:	f000 f8af 	bl	8005214 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	68fa      	ldr	r2, [r7, #12]
 80050bc:	601a      	str	r2, [r3, #0]
}
 80050be:	bf00      	nop
 80050c0:	3710      	adds	r7, #16
 80050c2:	46bd      	mov	sp, r7
 80050c4:	bd80      	pop	{r7, pc}

080050c6 <ETH_MACReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 80050c6:	b580      	push	{r7, lr}
 80050c8:	b084      	sub	sp, #16
 80050ca:	af00      	add	r7, sp, #0
 80050cc:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 80050ce:	2300      	movs	r3, #0
 80050d0:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC reception */
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE; 
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	681a      	ldr	r2, [r3, #0]
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f022 0204 	bic.w	r2, r2, #4
 80050e0:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 80050ea:	2001      	movs	r0, #1
 80050ec:	f000 f892 	bl	8005214 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	68fa      	ldr	r2, [r7, #12]
 80050f6:	601a      	str	r2, [r3, #0]
}
 80050f8:	bf00      	nop
 80050fa:	3710      	adds	r7, #16
 80050fc:	46bd      	mov	sp, r7
 80050fe:	bd80      	pop	{r7, pc}

08005100 <ETH_DMATransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 8005100:	b480      	push	{r7}
 8005102:	b083      	sub	sp, #12
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005110:	3318      	adds	r3, #24
 8005112:	681a      	ldr	r2, [r3, #0]
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800511c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005120:	3318      	adds	r3, #24
 8005122:	601a      	str	r2, [r3, #0]
}
 8005124:	bf00      	nop
 8005126:	370c      	adds	r7, #12
 8005128:	46bd      	mov	sp, r7
 800512a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512e:	4770      	bx	lr

08005130 <ETH_DMATransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 8005130:	b480      	push	{r7}
 8005132:	b083      	sub	sp, #12
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
  /* Disable the DMA transmission */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005140:	3318      	adds	r3, #24
 8005142:	681a      	ldr	r2, [r3, #0]
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800514c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005150:	3318      	adds	r3, #24
 8005152:	601a      	str	r2, [r3, #0]
}
 8005154:	bf00      	nop
 8005156:	370c      	adds	r7, #12
 8005158:	46bd      	mov	sp, r7
 800515a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515e:	4770      	bx	lr

08005160 <ETH_DMAReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{  
 8005160:	b480      	push	{r7}
 8005162:	b083      	sub	sp, #12
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005170:	3318      	adds	r3, #24
 8005172:	681a      	ldr	r2, [r3, #0]
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f042 0202 	orr.w	r2, r2, #2
 800517c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005180:	3318      	adds	r3, #24
 8005182:	601a      	str	r2, [r3, #0]
}
 8005184:	bf00      	nop
 8005186:	370c      	adds	r7, #12
 8005188:	46bd      	mov	sp, r7
 800518a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518e:	4770      	bx	lr

08005190 <ETH_DMAReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 8005190:	b480      	push	{r7}
 8005192:	b083      	sub	sp, #12
 8005194:	af00      	add	r7, sp, #0
 8005196:	6078      	str	r0, [r7, #4]
  /* Disable the DMA reception */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80051a0:	3318      	adds	r3, #24
 80051a2:	681a      	ldr	r2, [r3, #0]
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f022 0202 	bic.w	r2, r2, #2
 80051ac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80051b0:	3318      	adds	r3, #24
 80051b2:	601a      	str	r2, [r3, #0]
}
 80051b4:	bf00      	nop
 80051b6:	370c      	adds	r7, #12
 80051b8:	46bd      	mov	sp, r7
 80051ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051be:	4770      	bx	lr

080051c0 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b084      	sub	sp, #16
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 80051c8:	2300      	movs	r3, #0
 80051ca:	60fb      	str	r3, [r7, #12]
  
  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80051d4:	3318      	adds	r3, #24
 80051d6:	681a      	ldr	r2, [r3, #0]
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80051e0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80051e4:	3318      	adds	r3, #24
 80051e6:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80051f0:	3318      	adds	r3, #24
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 80051f6:	2001      	movs	r0, #1
 80051f8:	f000 f80c 	bl	8005214 <ETH_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	68fa      	ldr	r2, [r7, #12]
 8005202:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005206:	3318      	adds	r3, #24
 8005208:	601a      	str	r2, [r3, #0]
}
 800520a:	bf00      	nop
 800520c:	3710      	adds	r7, #16
 800520e:	46bd      	mov	sp, r7
 8005210:	bd80      	pop	{r7, pc}
	...

08005214 <ETH_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay specifies the delay time length, in milliseconds.
  * @retval None
  */
static void ETH_Delay(uint32_t mdelay)
{
 8005214:	b480      	push	{r7}
 8005216:	b085      	sub	sp, #20
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800521c:	4b0b      	ldr	r3, [pc, #44]	; (800524c <ETH_Delay+0x38>)
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	4a0b      	ldr	r2, [pc, #44]	; (8005250 <ETH_Delay+0x3c>)
 8005222:	fba2 2303 	umull	r2, r3, r2, r3
 8005226:	0a5b      	lsrs	r3, r3, #9
 8005228:	687a      	ldr	r2, [r7, #4]
 800522a:	fb02 f303 	mul.w	r3, r2, r3
 800522e:	60fb      	str	r3, [r7, #12]
  do 
  {
    __NOP();
 8005230:	bf00      	nop
  } 
  while (Delay --);
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	1e5a      	subs	r2, r3, #1
 8005236:	60fa      	str	r2, [r7, #12]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d1f9      	bne.n	8005230 <ETH_Delay+0x1c>
}
 800523c:	bf00      	nop
 800523e:	bf00      	nop
 8005240:	3714      	adds	r7, #20
 8005242:	46bd      	mov	sp, r7
 8005244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005248:	4770      	bx	lr
 800524a:	bf00      	nop
 800524c:	20000000 	.word	0x20000000
 8005250:	10624dd3 	.word	0x10624dd3

08005254 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005254:	b480      	push	{r7}
 8005256:	b089      	sub	sp, #36	; 0x24
 8005258:	af00      	add	r7, sp, #0
 800525a:	6078      	str	r0, [r7, #4]
 800525c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800525e:	2300      	movs	r3, #0
 8005260:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005262:	2300      	movs	r3, #0
 8005264:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005266:	2300      	movs	r3, #0
 8005268:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800526a:	2300      	movs	r3, #0
 800526c:	61fb      	str	r3, [r7, #28]
 800526e:	e16b      	b.n	8005548 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005270:	2201      	movs	r2, #1
 8005272:	69fb      	ldr	r3, [r7, #28]
 8005274:	fa02 f303 	lsl.w	r3, r2, r3
 8005278:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	697a      	ldr	r2, [r7, #20]
 8005280:	4013      	ands	r3, r2
 8005282:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005284:	693a      	ldr	r2, [r7, #16]
 8005286:	697b      	ldr	r3, [r7, #20]
 8005288:	429a      	cmp	r2, r3
 800528a:	f040 815a 	bne.w	8005542 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	685b      	ldr	r3, [r3, #4]
 8005292:	f003 0303 	and.w	r3, r3, #3
 8005296:	2b01      	cmp	r3, #1
 8005298:	d005      	beq.n	80052a6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	685b      	ldr	r3, [r3, #4]
 800529e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80052a2:	2b02      	cmp	r3, #2
 80052a4:	d130      	bne.n	8005308 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	689b      	ldr	r3, [r3, #8]
 80052aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80052ac:	69fb      	ldr	r3, [r7, #28]
 80052ae:	005b      	lsls	r3, r3, #1
 80052b0:	2203      	movs	r2, #3
 80052b2:	fa02 f303 	lsl.w	r3, r2, r3
 80052b6:	43db      	mvns	r3, r3
 80052b8:	69ba      	ldr	r2, [r7, #24]
 80052ba:	4013      	ands	r3, r2
 80052bc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	68da      	ldr	r2, [r3, #12]
 80052c2:	69fb      	ldr	r3, [r7, #28]
 80052c4:	005b      	lsls	r3, r3, #1
 80052c6:	fa02 f303 	lsl.w	r3, r2, r3
 80052ca:	69ba      	ldr	r2, [r7, #24]
 80052cc:	4313      	orrs	r3, r2
 80052ce:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	69ba      	ldr	r2, [r7, #24]
 80052d4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	685b      	ldr	r3, [r3, #4]
 80052da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80052dc:	2201      	movs	r2, #1
 80052de:	69fb      	ldr	r3, [r7, #28]
 80052e0:	fa02 f303 	lsl.w	r3, r2, r3
 80052e4:	43db      	mvns	r3, r3
 80052e6:	69ba      	ldr	r2, [r7, #24]
 80052e8:	4013      	ands	r3, r2
 80052ea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	685b      	ldr	r3, [r3, #4]
 80052f0:	091b      	lsrs	r3, r3, #4
 80052f2:	f003 0201 	and.w	r2, r3, #1
 80052f6:	69fb      	ldr	r3, [r7, #28]
 80052f8:	fa02 f303 	lsl.w	r3, r2, r3
 80052fc:	69ba      	ldr	r2, [r7, #24]
 80052fe:	4313      	orrs	r3, r2
 8005300:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	69ba      	ldr	r2, [r7, #24]
 8005306:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005308:	683b      	ldr	r3, [r7, #0]
 800530a:	685b      	ldr	r3, [r3, #4]
 800530c:	f003 0303 	and.w	r3, r3, #3
 8005310:	2b03      	cmp	r3, #3
 8005312:	d017      	beq.n	8005344 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	68db      	ldr	r3, [r3, #12]
 8005318:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800531a:	69fb      	ldr	r3, [r7, #28]
 800531c:	005b      	lsls	r3, r3, #1
 800531e:	2203      	movs	r2, #3
 8005320:	fa02 f303 	lsl.w	r3, r2, r3
 8005324:	43db      	mvns	r3, r3
 8005326:	69ba      	ldr	r2, [r7, #24]
 8005328:	4013      	ands	r3, r2
 800532a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800532c:	683b      	ldr	r3, [r7, #0]
 800532e:	689a      	ldr	r2, [r3, #8]
 8005330:	69fb      	ldr	r3, [r7, #28]
 8005332:	005b      	lsls	r3, r3, #1
 8005334:	fa02 f303 	lsl.w	r3, r2, r3
 8005338:	69ba      	ldr	r2, [r7, #24]
 800533a:	4313      	orrs	r3, r2
 800533c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	69ba      	ldr	r2, [r7, #24]
 8005342:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	685b      	ldr	r3, [r3, #4]
 8005348:	f003 0303 	and.w	r3, r3, #3
 800534c:	2b02      	cmp	r3, #2
 800534e:	d123      	bne.n	8005398 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005350:	69fb      	ldr	r3, [r7, #28]
 8005352:	08da      	lsrs	r2, r3, #3
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	3208      	adds	r2, #8
 8005358:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800535c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800535e:	69fb      	ldr	r3, [r7, #28]
 8005360:	f003 0307 	and.w	r3, r3, #7
 8005364:	009b      	lsls	r3, r3, #2
 8005366:	220f      	movs	r2, #15
 8005368:	fa02 f303 	lsl.w	r3, r2, r3
 800536c:	43db      	mvns	r3, r3
 800536e:	69ba      	ldr	r2, [r7, #24]
 8005370:	4013      	ands	r3, r2
 8005372:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	691a      	ldr	r2, [r3, #16]
 8005378:	69fb      	ldr	r3, [r7, #28]
 800537a:	f003 0307 	and.w	r3, r3, #7
 800537e:	009b      	lsls	r3, r3, #2
 8005380:	fa02 f303 	lsl.w	r3, r2, r3
 8005384:	69ba      	ldr	r2, [r7, #24]
 8005386:	4313      	orrs	r3, r2
 8005388:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800538a:	69fb      	ldr	r3, [r7, #28]
 800538c:	08da      	lsrs	r2, r3, #3
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	3208      	adds	r2, #8
 8005392:	69b9      	ldr	r1, [r7, #24]
 8005394:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800539e:	69fb      	ldr	r3, [r7, #28]
 80053a0:	005b      	lsls	r3, r3, #1
 80053a2:	2203      	movs	r2, #3
 80053a4:	fa02 f303 	lsl.w	r3, r2, r3
 80053a8:	43db      	mvns	r3, r3
 80053aa:	69ba      	ldr	r2, [r7, #24]
 80053ac:	4013      	ands	r3, r2
 80053ae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	685b      	ldr	r3, [r3, #4]
 80053b4:	f003 0203 	and.w	r2, r3, #3
 80053b8:	69fb      	ldr	r3, [r7, #28]
 80053ba:	005b      	lsls	r3, r3, #1
 80053bc:	fa02 f303 	lsl.w	r3, r2, r3
 80053c0:	69ba      	ldr	r2, [r7, #24]
 80053c2:	4313      	orrs	r3, r2
 80053c4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	69ba      	ldr	r2, [r7, #24]
 80053ca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	685b      	ldr	r3, [r3, #4]
 80053d0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	f000 80b4 	beq.w	8005542 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80053da:	2300      	movs	r3, #0
 80053dc:	60fb      	str	r3, [r7, #12]
 80053de:	4b60      	ldr	r3, [pc, #384]	; (8005560 <HAL_GPIO_Init+0x30c>)
 80053e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053e2:	4a5f      	ldr	r2, [pc, #380]	; (8005560 <HAL_GPIO_Init+0x30c>)
 80053e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80053e8:	6453      	str	r3, [r2, #68]	; 0x44
 80053ea:	4b5d      	ldr	r3, [pc, #372]	; (8005560 <HAL_GPIO_Init+0x30c>)
 80053ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80053f2:	60fb      	str	r3, [r7, #12]
 80053f4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80053f6:	4a5b      	ldr	r2, [pc, #364]	; (8005564 <HAL_GPIO_Init+0x310>)
 80053f8:	69fb      	ldr	r3, [r7, #28]
 80053fa:	089b      	lsrs	r3, r3, #2
 80053fc:	3302      	adds	r3, #2
 80053fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005402:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005404:	69fb      	ldr	r3, [r7, #28]
 8005406:	f003 0303 	and.w	r3, r3, #3
 800540a:	009b      	lsls	r3, r3, #2
 800540c:	220f      	movs	r2, #15
 800540e:	fa02 f303 	lsl.w	r3, r2, r3
 8005412:	43db      	mvns	r3, r3
 8005414:	69ba      	ldr	r2, [r7, #24]
 8005416:	4013      	ands	r3, r2
 8005418:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	4a52      	ldr	r2, [pc, #328]	; (8005568 <HAL_GPIO_Init+0x314>)
 800541e:	4293      	cmp	r3, r2
 8005420:	d02b      	beq.n	800547a <HAL_GPIO_Init+0x226>
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	4a51      	ldr	r2, [pc, #324]	; (800556c <HAL_GPIO_Init+0x318>)
 8005426:	4293      	cmp	r3, r2
 8005428:	d025      	beq.n	8005476 <HAL_GPIO_Init+0x222>
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	4a50      	ldr	r2, [pc, #320]	; (8005570 <HAL_GPIO_Init+0x31c>)
 800542e:	4293      	cmp	r3, r2
 8005430:	d01f      	beq.n	8005472 <HAL_GPIO_Init+0x21e>
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	4a4f      	ldr	r2, [pc, #316]	; (8005574 <HAL_GPIO_Init+0x320>)
 8005436:	4293      	cmp	r3, r2
 8005438:	d019      	beq.n	800546e <HAL_GPIO_Init+0x21a>
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	4a4e      	ldr	r2, [pc, #312]	; (8005578 <HAL_GPIO_Init+0x324>)
 800543e:	4293      	cmp	r3, r2
 8005440:	d013      	beq.n	800546a <HAL_GPIO_Init+0x216>
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	4a4d      	ldr	r2, [pc, #308]	; (800557c <HAL_GPIO_Init+0x328>)
 8005446:	4293      	cmp	r3, r2
 8005448:	d00d      	beq.n	8005466 <HAL_GPIO_Init+0x212>
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	4a4c      	ldr	r2, [pc, #304]	; (8005580 <HAL_GPIO_Init+0x32c>)
 800544e:	4293      	cmp	r3, r2
 8005450:	d007      	beq.n	8005462 <HAL_GPIO_Init+0x20e>
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	4a4b      	ldr	r2, [pc, #300]	; (8005584 <HAL_GPIO_Init+0x330>)
 8005456:	4293      	cmp	r3, r2
 8005458:	d101      	bne.n	800545e <HAL_GPIO_Init+0x20a>
 800545a:	2307      	movs	r3, #7
 800545c:	e00e      	b.n	800547c <HAL_GPIO_Init+0x228>
 800545e:	2308      	movs	r3, #8
 8005460:	e00c      	b.n	800547c <HAL_GPIO_Init+0x228>
 8005462:	2306      	movs	r3, #6
 8005464:	e00a      	b.n	800547c <HAL_GPIO_Init+0x228>
 8005466:	2305      	movs	r3, #5
 8005468:	e008      	b.n	800547c <HAL_GPIO_Init+0x228>
 800546a:	2304      	movs	r3, #4
 800546c:	e006      	b.n	800547c <HAL_GPIO_Init+0x228>
 800546e:	2303      	movs	r3, #3
 8005470:	e004      	b.n	800547c <HAL_GPIO_Init+0x228>
 8005472:	2302      	movs	r3, #2
 8005474:	e002      	b.n	800547c <HAL_GPIO_Init+0x228>
 8005476:	2301      	movs	r3, #1
 8005478:	e000      	b.n	800547c <HAL_GPIO_Init+0x228>
 800547a:	2300      	movs	r3, #0
 800547c:	69fa      	ldr	r2, [r7, #28]
 800547e:	f002 0203 	and.w	r2, r2, #3
 8005482:	0092      	lsls	r2, r2, #2
 8005484:	4093      	lsls	r3, r2
 8005486:	69ba      	ldr	r2, [r7, #24]
 8005488:	4313      	orrs	r3, r2
 800548a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800548c:	4935      	ldr	r1, [pc, #212]	; (8005564 <HAL_GPIO_Init+0x310>)
 800548e:	69fb      	ldr	r3, [r7, #28]
 8005490:	089b      	lsrs	r3, r3, #2
 8005492:	3302      	adds	r3, #2
 8005494:	69ba      	ldr	r2, [r7, #24]
 8005496:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800549a:	4b3b      	ldr	r3, [pc, #236]	; (8005588 <HAL_GPIO_Init+0x334>)
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80054a0:	693b      	ldr	r3, [r7, #16]
 80054a2:	43db      	mvns	r3, r3
 80054a4:	69ba      	ldr	r2, [r7, #24]
 80054a6:	4013      	ands	r3, r2
 80054a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	685b      	ldr	r3, [r3, #4]
 80054ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d003      	beq.n	80054be <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80054b6:	69ba      	ldr	r2, [r7, #24]
 80054b8:	693b      	ldr	r3, [r7, #16]
 80054ba:	4313      	orrs	r3, r2
 80054bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80054be:	4a32      	ldr	r2, [pc, #200]	; (8005588 <HAL_GPIO_Init+0x334>)
 80054c0:	69bb      	ldr	r3, [r7, #24]
 80054c2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80054c4:	4b30      	ldr	r3, [pc, #192]	; (8005588 <HAL_GPIO_Init+0x334>)
 80054c6:	685b      	ldr	r3, [r3, #4]
 80054c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80054ca:	693b      	ldr	r3, [r7, #16]
 80054cc:	43db      	mvns	r3, r3
 80054ce:	69ba      	ldr	r2, [r7, #24]
 80054d0:	4013      	ands	r3, r2
 80054d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	685b      	ldr	r3, [r3, #4]
 80054d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d003      	beq.n	80054e8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80054e0:	69ba      	ldr	r2, [r7, #24]
 80054e2:	693b      	ldr	r3, [r7, #16]
 80054e4:	4313      	orrs	r3, r2
 80054e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80054e8:	4a27      	ldr	r2, [pc, #156]	; (8005588 <HAL_GPIO_Init+0x334>)
 80054ea:	69bb      	ldr	r3, [r7, #24]
 80054ec:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80054ee:	4b26      	ldr	r3, [pc, #152]	; (8005588 <HAL_GPIO_Init+0x334>)
 80054f0:	689b      	ldr	r3, [r3, #8]
 80054f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80054f4:	693b      	ldr	r3, [r7, #16]
 80054f6:	43db      	mvns	r3, r3
 80054f8:	69ba      	ldr	r2, [r7, #24]
 80054fa:	4013      	ands	r3, r2
 80054fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80054fe:	683b      	ldr	r3, [r7, #0]
 8005500:	685b      	ldr	r3, [r3, #4]
 8005502:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005506:	2b00      	cmp	r3, #0
 8005508:	d003      	beq.n	8005512 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800550a:	69ba      	ldr	r2, [r7, #24]
 800550c:	693b      	ldr	r3, [r7, #16]
 800550e:	4313      	orrs	r3, r2
 8005510:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005512:	4a1d      	ldr	r2, [pc, #116]	; (8005588 <HAL_GPIO_Init+0x334>)
 8005514:	69bb      	ldr	r3, [r7, #24]
 8005516:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005518:	4b1b      	ldr	r3, [pc, #108]	; (8005588 <HAL_GPIO_Init+0x334>)
 800551a:	68db      	ldr	r3, [r3, #12]
 800551c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800551e:	693b      	ldr	r3, [r7, #16]
 8005520:	43db      	mvns	r3, r3
 8005522:	69ba      	ldr	r2, [r7, #24]
 8005524:	4013      	ands	r3, r2
 8005526:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005528:	683b      	ldr	r3, [r7, #0]
 800552a:	685b      	ldr	r3, [r3, #4]
 800552c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005530:	2b00      	cmp	r3, #0
 8005532:	d003      	beq.n	800553c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005534:	69ba      	ldr	r2, [r7, #24]
 8005536:	693b      	ldr	r3, [r7, #16]
 8005538:	4313      	orrs	r3, r2
 800553a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800553c:	4a12      	ldr	r2, [pc, #72]	; (8005588 <HAL_GPIO_Init+0x334>)
 800553e:	69bb      	ldr	r3, [r7, #24]
 8005540:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005542:	69fb      	ldr	r3, [r7, #28]
 8005544:	3301      	adds	r3, #1
 8005546:	61fb      	str	r3, [r7, #28]
 8005548:	69fb      	ldr	r3, [r7, #28]
 800554a:	2b0f      	cmp	r3, #15
 800554c:	f67f ae90 	bls.w	8005270 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005550:	bf00      	nop
 8005552:	bf00      	nop
 8005554:	3724      	adds	r7, #36	; 0x24
 8005556:	46bd      	mov	sp, r7
 8005558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555c:	4770      	bx	lr
 800555e:	bf00      	nop
 8005560:	40023800 	.word	0x40023800
 8005564:	40013800 	.word	0x40013800
 8005568:	40020000 	.word	0x40020000
 800556c:	40020400 	.word	0x40020400
 8005570:	40020800 	.word	0x40020800
 8005574:	40020c00 	.word	0x40020c00
 8005578:	40021000 	.word	0x40021000
 800557c:	40021400 	.word	0x40021400
 8005580:	40021800 	.word	0x40021800
 8005584:	40021c00 	.word	0x40021c00
 8005588:	40013c00 	.word	0x40013c00

0800558c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800558c:	b480      	push	{r7}
 800558e:	b085      	sub	sp, #20
 8005590:	af00      	add	r7, sp, #0
 8005592:	6078      	str	r0, [r7, #4]
 8005594:	460b      	mov	r3, r1
 8005596:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	691a      	ldr	r2, [r3, #16]
 800559c:	887b      	ldrh	r3, [r7, #2]
 800559e:	4013      	ands	r3, r2
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d002      	beq.n	80055aa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80055a4:	2301      	movs	r3, #1
 80055a6:	73fb      	strb	r3, [r7, #15]
 80055a8:	e001      	b.n	80055ae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80055aa:	2300      	movs	r3, #0
 80055ac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80055ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80055b0:	4618      	mov	r0, r3
 80055b2:	3714      	adds	r7, #20
 80055b4:	46bd      	mov	sp, r7
 80055b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ba:	4770      	bx	lr

080055bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80055bc:	b480      	push	{r7}
 80055be:	b083      	sub	sp, #12
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
 80055c4:	460b      	mov	r3, r1
 80055c6:	807b      	strh	r3, [r7, #2]
 80055c8:	4613      	mov	r3, r2
 80055ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80055cc:	787b      	ldrb	r3, [r7, #1]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d003      	beq.n	80055da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80055d2:	887a      	ldrh	r2, [r7, #2]
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80055d8:	e003      	b.n	80055e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80055da:	887b      	ldrh	r3, [r7, #2]
 80055dc:	041a      	lsls	r2, r3, #16
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	619a      	str	r2, [r3, #24]
}
 80055e2:	bf00      	nop
 80055e4:	370c      	adds	r7, #12
 80055e6:	46bd      	mov	sp, r7
 80055e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ec:	4770      	bx	lr

080055ee <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80055ee:	b480      	push	{r7}
 80055f0:	b085      	sub	sp, #20
 80055f2:	af00      	add	r7, sp, #0
 80055f4:	6078      	str	r0, [r7, #4]
 80055f6:	460b      	mov	r3, r1
 80055f8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	695b      	ldr	r3, [r3, #20]
 80055fe:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005600:	887a      	ldrh	r2, [r7, #2]
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	4013      	ands	r3, r2
 8005606:	041a      	lsls	r2, r3, #16
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	43d9      	mvns	r1, r3
 800560c:	887b      	ldrh	r3, [r7, #2]
 800560e:	400b      	ands	r3, r1
 8005610:	431a      	orrs	r2, r3
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	619a      	str	r2, [r3, #24]
}
 8005616:	bf00      	nop
 8005618:	3714      	adds	r7, #20
 800561a:	46bd      	mov	sp, r7
 800561c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005620:	4770      	bx	lr
	...

08005624 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005624:	b580      	push	{r7, lr}
 8005626:	b084      	sub	sp, #16
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d101      	bne.n	8005636 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005632:	2301      	movs	r3, #1
 8005634:	e12b      	b.n	800588e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800563c:	b2db      	uxtb	r3, r3
 800563e:	2b00      	cmp	r3, #0
 8005640:	d106      	bne.n	8005650 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2200      	movs	r2, #0
 8005646:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800564a:	6878      	ldr	r0, [r7, #4]
 800564c:	f7fc f890 	bl	8001770 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2224      	movs	r2, #36	; 0x24
 8005654:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	681a      	ldr	r2, [r3, #0]
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f022 0201 	bic.w	r2, r2, #1
 8005666:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	681a      	ldr	r2, [r3, #0]
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005676:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	681a      	ldr	r2, [r3, #0]
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005686:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005688:	f000 fd30 	bl	80060ec <HAL_RCC_GetPCLK1Freq>
 800568c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	685b      	ldr	r3, [r3, #4]
 8005692:	4a81      	ldr	r2, [pc, #516]	; (8005898 <HAL_I2C_Init+0x274>)
 8005694:	4293      	cmp	r3, r2
 8005696:	d807      	bhi.n	80056a8 <HAL_I2C_Init+0x84>
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	4a80      	ldr	r2, [pc, #512]	; (800589c <HAL_I2C_Init+0x278>)
 800569c:	4293      	cmp	r3, r2
 800569e:	bf94      	ite	ls
 80056a0:	2301      	movls	r3, #1
 80056a2:	2300      	movhi	r3, #0
 80056a4:	b2db      	uxtb	r3, r3
 80056a6:	e006      	b.n	80056b6 <HAL_I2C_Init+0x92>
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	4a7d      	ldr	r2, [pc, #500]	; (80058a0 <HAL_I2C_Init+0x27c>)
 80056ac:	4293      	cmp	r3, r2
 80056ae:	bf94      	ite	ls
 80056b0:	2301      	movls	r3, #1
 80056b2:	2300      	movhi	r3, #0
 80056b4:	b2db      	uxtb	r3, r3
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d001      	beq.n	80056be <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80056ba:	2301      	movs	r3, #1
 80056bc:	e0e7      	b.n	800588e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	4a78      	ldr	r2, [pc, #480]	; (80058a4 <HAL_I2C_Init+0x280>)
 80056c2:	fba2 2303 	umull	r2, r3, r2, r3
 80056c6:	0c9b      	lsrs	r3, r3, #18
 80056c8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	685b      	ldr	r3, [r3, #4]
 80056d0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	68ba      	ldr	r2, [r7, #8]
 80056da:	430a      	orrs	r2, r1
 80056dc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	6a1b      	ldr	r3, [r3, #32]
 80056e4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	685b      	ldr	r3, [r3, #4]
 80056ec:	4a6a      	ldr	r2, [pc, #424]	; (8005898 <HAL_I2C_Init+0x274>)
 80056ee:	4293      	cmp	r3, r2
 80056f0:	d802      	bhi.n	80056f8 <HAL_I2C_Init+0xd4>
 80056f2:	68bb      	ldr	r3, [r7, #8]
 80056f4:	3301      	adds	r3, #1
 80056f6:	e009      	b.n	800570c <HAL_I2C_Init+0xe8>
 80056f8:	68bb      	ldr	r3, [r7, #8]
 80056fa:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80056fe:	fb02 f303 	mul.w	r3, r2, r3
 8005702:	4a69      	ldr	r2, [pc, #420]	; (80058a8 <HAL_I2C_Init+0x284>)
 8005704:	fba2 2303 	umull	r2, r3, r2, r3
 8005708:	099b      	lsrs	r3, r3, #6
 800570a:	3301      	adds	r3, #1
 800570c:	687a      	ldr	r2, [r7, #4]
 800570e:	6812      	ldr	r2, [r2, #0]
 8005710:	430b      	orrs	r3, r1
 8005712:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	69db      	ldr	r3, [r3, #28]
 800571a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800571e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	685b      	ldr	r3, [r3, #4]
 8005726:	495c      	ldr	r1, [pc, #368]	; (8005898 <HAL_I2C_Init+0x274>)
 8005728:	428b      	cmp	r3, r1
 800572a:	d819      	bhi.n	8005760 <HAL_I2C_Init+0x13c>
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	1e59      	subs	r1, r3, #1
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	685b      	ldr	r3, [r3, #4]
 8005734:	005b      	lsls	r3, r3, #1
 8005736:	fbb1 f3f3 	udiv	r3, r1, r3
 800573a:	1c59      	adds	r1, r3, #1
 800573c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005740:	400b      	ands	r3, r1
 8005742:	2b00      	cmp	r3, #0
 8005744:	d00a      	beq.n	800575c <HAL_I2C_Init+0x138>
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	1e59      	subs	r1, r3, #1
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	685b      	ldr	r3, [r3, #4]
 800574e:	005b      	lsls	r3, r3, #1
 8005750:	fbb1 f3f3 	udiv	r3, r1, r3
 8005754:	3301      	adds	r3, #1
 8005756:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800575a:	e051      	b.n	8005800 <HAL_I2C_Init+0x1dc>
 800575c:	2304      	movs	r3, #4
 800575e:	e04f      	b.n	8005800 <HAL_I2C_Init+0x1dc>
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	689b      	ldr	r3, [r3, #8]
 8005764:	2b00      	cmp	r3, #0
 8005766:	d111      	bne.n	800578c <HAL_I2C_Init+0x168>
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	1e58      	subs	r0, r3, #1
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	6859      	ldr	r1, [r3, #4]
 8005770:	460b      	mov	r3, r1
 8005772:	005b      	lsls	r3, r3, #1
 8005774:	440b      	add	r3, r1
 8005776:	fbb0 f3f3 	udiv	r3, r0, r3
 800577a:	3301      	adds	r3, #1
 800577c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005780:	2b00      	cmp	r3, #0
 8005782:	bf0c      	ite	eq
 8005784:	2301      	moveq	r3, #1
 8005786:	2300      	movne	r3, #0
 8005788:	b2db      	uxtb	r3, r3
 800578a:	e012      	b.n	80057b2 <HAL_I2C_Init+0x18e>
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	1e58      	subs	r0, r3, #1
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	6859      	ldr	r1, [r3, #4]
 8005794:	460b      	mov	r3, r1
 8005796:	009b      	lsls	r3, r3, #2
 8005798:	440b      	add	r3, r1
 800579a:	0099      	lsls	r1, r3, #2
 800579c:	440b      	add	r3, r1
 800579e:	fbb0 f3f3 	udiv	r3, r0, r3
 80057a2:	3301      	adds	r3, #1
 80057a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	bf0c      	ite	eq
 80057ac:	2301      	moveq	r3, #1
 80057ae:	2300      	movne	r3, #0
 80057b0:	b2db      	uxtb	r3, r3
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d001      	beq.n	80057ba <HAL_I2C_Init+0x196>
 80057b6:	2301      	movs	r3, #1
 80057b8:	e022      	b.n	8005800 <HAL_I2C_Init+0x1dc>
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	689b      	ldr	r3, [r3, #8]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d10e      	bne.n	80057e0 <HAL_I2C_Init+0x1bc>
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	1e58      	subs	r0, r3, #1
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	6859      	ldr	r1, [r3, #4]
 80057ca:	460b      	mov	r3, r1
 80057cc:	005b      	lsls	r3, r3, #1
 80057ce:	440b      	add	r3, r1
 80057d0:	fbb0 f3f3 	udiv	r3, r0, r3
 80057d4:	3301      	adds	r3, #1
 80057d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80057da:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80057de:	e00f      	b.n	8005800 <HAL_I2C_Init+0x1dc>
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	1e58      	subs	r0, r3, #1
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	6859      	ldr	r1, [r3, #4]
 80057e8:	460b      	mov	r3, r1
 80057ea:	009b      	lsls	r3, r3, #2
 80057ec:	440b      	add	r3, r1
 80057ee:	0099      	lsls	r1, r3, #2
 80057f0:	440b      	add	r3, r1
 80057f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80057f6:	3301      	adds	r3, #1
 80057f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80057fc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005800:	6879      	ldr	r1, [r7, #4]
 8005802:	6809      	ldr	r1, [r1, #0]
 8005804:	4313      	orrs	r3, r2
 8005806:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	69da      	ldr	r2, [r3, #28]
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	6a1b      	ldr	r3, [r3, #32]
 800581a:	431a      	orrs	r2, r3
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	430a      	orrs	r2, r1
 8005822:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	689b      	ldr	r3, [r3, #8]
 800582a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800582e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005832:	687a      	ldr	r2, [r7, #4]
 8005834:	6911      	ldr	r1, [r2, #16]
 8005836:	687a      	ldr	r2, [r7, #4]
 8005838:	68d2      	ldr	r2, [r2, #12]
 800583a:	4311      	orrs	r1, r2
 800583c:	687a      	ldr	r2, [r7, #4]
 800583e:	6812      	ldr	r2, [r2, #0]
 8005840:	430b      	orrs	r3, r1
 8005842:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	68db      	ldr	r3, [r3, #12]
 800584a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	695a      	ldr	r2, [r3, #20]
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	699b      	ldr	r3, [r3, #24]
 8005856:	431a      	orrs	r2, r3
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	430a      	orrs	r2, r1
 800585e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	681a      	ldr	r2, [r3, #0]
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f042 0201 	orr.w	r2, r2, #1
 800586e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2200      	movs	r2, #0
 8005874:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2220      	movs	r2, #32
 800587a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	2200      	movs	r2, #0
 8005882:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2200      	movs	r2, #0
 8005888:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800588c:	2300      	movs	r3, #0
}
 800588e:	4618      	mov	r0, r3
 8005890:	3710      	adds	r7, #16
 8005892:	46bd      	mov	sp, r7
 8005894:	bd80      	pop	{r7, pc}
 8005896:	bf00      	nop
 8005898:	000186a0 	.word	0x000186a0
 800589c:	001e847f 	.word	0x001e847f
 80058a0:	003d08ff 	.word	0x003d08ff
 80058a4:	431bde83 	.word	0x431bde83
 80058a8:	10624dd3 	.word	0x10624dd3

080058ac <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b086      	sub	sp, #24
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d101      	bne.n	80058be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80058ba:	2301      	movs	r3, #1
 80058bc:	e264      	b.n	8005d88 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f003 0301 	and.w	r3, r3, #1
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d075      	beq.n	80059b6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80058ca:	4ba3      	ldr	r3, [pc, #652]	; (8005b58 <HAL_RCC_OscConfig+0x2ac>)
 80058cc:	689b      	ldr	r3, [r3, #8]
 80058ce:	f003 030c 	and.w	r3, r3, #12
 80058d2:	2b04      	cmp	r3, #4
 80058d4:	d00c      	beq.n	80058f0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80058d6:	4ba0      	ldr	r3, [pc, #640]	; (8005b58 <HAL_RCC_OscConfig+0x2ac>)
 80058d8:	689b      	ldr	r3, [r3, #8]
 80058da:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80058de:	2b08      	cmp	r3, #8
 80058e0:	d112      	bne.n	8005908 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80058e2:	4b9d      	ldr	r3, [pc, #628]	; (8005b58 <HAL_RCC_OscConfig+0x2ac>)
 80058e4:	685b      	ldr	r3, [r3, #4]
 80058e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80058ea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80058ee:	d10b      	bne.n	8005908 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80058f0:	4b99      	ldr	r3, [pc, #612]	; (8005b58 <HAL_RCC_OscConfig+0x2ac>)
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d05b      	beq.n	80059b4 <HAL_RCC_OscConfig+0x108>
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	685b      	ldr	r3, [r3, #4]
 8005900:	2b00      	cmp	r3, #0
 8005902:	d157      	bne.n	80059b4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005904:	2301      	movs	r3, #1
 8005906:	e23f      	b.n	8005d88 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	685b      	ldr	r3, [r3, #4]
 800590c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005910:	d106      	bne.n	8005920 <HAL_RCC_OscConfig+0x74>
 8005912:	4b91      	ldr	r3, [pc, #580]	; (8005b58 <HAL_RCC_OscConfig+0x2ac>)
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	4a90      	ldr	r2, [pc, #576]	; (8005b58 <HAL_RCC_OscConfig+0x2ac>)
 8005918:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800591c:	6013      	str	r3, [r2, #0]
 800591e:	e01d      	b.n	800595c <HAL_RCC_OscConfig+0xb0>
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	685b      	ldr	r3, [r3, #4]
 8005924:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005928:	d10c      	bne.n	8005944 <HAL_RCC_OscConfig+0x98>
 800592a:	4b8b      	ldr	r3, [pc, #556]	; (8005b58 <HAL_RCC_OscConfig+0x2ac>)
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	4a8a      	ldr	r2, [pc, #552]	; (8005b58 <HAL_RCC_OscConfig+0x2ac>)
 8005930:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005934:	6013      	str	r3, [r2, #0]
 8005936:	4b88      	ldr	r3, [pc, #544]	; (8005b58 <HAL_RCC_OscConfig+0x2ac>)
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	4a87      	ldr	r2, [pc, #540]	; (8005b58 <HAL_RCC_OscConfig+0x2ac>)
 800593c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005940:	6013      	str	r3, [r2, #0]
 8005942:	e00b      	b.n	800595c <HAL_RCC_OscConfig+0xb0>
 8005944:	4b84      	ldr	r3, [pc, #528]	; (8005b58 <HAL_RCC_OscConfig+0x2ac>)
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	4a83      	ldr	r2, [pc, #524]	; (8005b58 <HAL_RCC_OscConfig+0x2ac>)
 800594a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800594e:	6013      	str	r3, [r2, #0]
 8005950:	4b81      	ldr	r3, [pc, #516]	; (8005b58 <HAL_RCC_OscConfig+0x2ac>)
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	4a80      	ldr	r2, [pc, #512]	; (8005b58 <HAL_RCC_OscConfig+0x2ac>)
 8005956:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800595a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	685b      	ldr	r3, [r3, #4]
 8005960:	2b00      	cmp	r3, #0
 8005962:	d013      	beq.n	800598c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005964:	f7fd fa3c 	bl	8002de0 <HAL_GetTick>
 8005968:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800596a:	e008      	b.n	800597e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800596c:	f7fd fa38 	bl	8002de0 <HAL_GetTick>
 8005970:	4602      	mov	r2, r0
 8005972:	693b      	ldr	r3, [r7, #16]
 8005974:	1ad3      	subs	r3, r2, r3
 8005976:	2b64      	cmp	r3, #100	; 0x64
 8005978:	d901      	bls.n	800597e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800597a:	2303      	movs	r3, #3
 800597c:	e204      	b.n	8005d88 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800597e:	4b76      	ldr	r3, [pc, #472]	; (8005b58 <HAL_RCC_OscConfig+0x2ac>)
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005986:	2b00      	cmp	r3, #0
 8005988:	d0f0      	beq.n	800596c <HAL_RCC_OscConfig+0xc0>
 800598a:	e014      	b.n	80059b6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800598c:	f7fd fa28 	bl	8002de0 <HAL_GetTick>
 8005990:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005992:	e008      	b.n	80059a6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005994:	f7fd fa24 	bl	8002de0 <HAL_GetTick>
 8005998:	4602      	mov	r2, r0
 800599a:	693b      	ldr	r3, [r7, #16]
 800599c:	1ad3      	subs	r3, r2, r3
 800599e:	2b64      	cmp	r3, #100	; 0x64
 80059a0:	d901      	bls.n	80059a6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80059a2:	2303      	movs	r3, #3
 80059a4:	e1f0      	b.n	8005d88 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80059a6:	4b6c      	ldr	r3, [pc, #432]	; (8005b58 <HAL_RCC_OscConfig+0x2ac>)
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d1f0      	bne.n	8005994 <HAL_RCC_OscConfig+0xe8>
 80059b2:	e000      	b.n	80059b6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80059b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f003 0302 	and.w	r3, r3, #2
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d063      	beq.n	8005a8a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80059c2:	4b65      	ldr	r3, [pc, #404]	; (8005b58 <HAL_RCC_OscConfig+0x2ac>)
 80059c4:	689b      	ldr	r3, [r3, #8]
 80059c6:	f003 030c 	and.w	r3, r3, #12
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d00b      	beq.n	80059e6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80059ce:	4b62      	ldr	r3, [pc, #392]	; (8005b58 <HAL_RCC_OscConfig+0x2ac>)
 80059d0:	689b      	ldr	r3, [r3, #8]
 80059d2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80059d6:	2b08      	cmp	r3, #8
 80059d8:	d11c      	bne.n	8005a14 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80059da:	4b5f      	ldr	r3, [pc, #380]	; (8005b58 <HAL_RCC_OscConfig+0x2ac>)
 80059dc:	685b      	ldr	r3, [r3, #4]
 80059de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d116      	bne.n	8005a14 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80059e6:	4b5c      	ldr	r3, [pc, #368]	; (8005b58 <HAL_RCC_OscConfig+0x2ac>)
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f003 0302 	and.w	r3, r3, #2
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d005      	beq.n	80059fe <HAL_RCC_OscConfig+0x152>
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	68db      	ldr	r3, [r3, #12]
 80059f6:	2b01      	cmp	r3, #1
 80059f8:	d001      	beq.n	80059fe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80059fa:	2301      	movs	r3, #1
 80059fc:	e1c4      	b.n	8005d88 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059fe:	4b56      	ldr	r3, [pc, #344]	; (8005b58 <HAL_RCC_OscConfig+0x2ac>)
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	691b      	ldr	r3, [r3, #16]
 8005a0a:	00db      	lsls	r3, r3, #3
 8005a0c:	4952      	ldr	r1, [pc, #328]	; (8005b58 <HAL_RCC_OscConfig+0x2ac>)
 8005a0e:	4313      	orrs	r3, r2
 8005a10:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005a12:	e03a      	b.n	8005a8a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	68db      	ldr	r3, [r3, #12]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d020      	beq.n	8005a5e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005a1c:	4b4f      	ldr	r3, [pc, #316]	; (8005b5c <HAL_RCC_OscConfig+0x2b0>)
 8005a1e:	2201      	movs	r2, #1
 8005a20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a22:	f7fd f9dd 	bl	8002de0 <HAL_GetTick>
 8005a26:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a28:	e008      	b.n	8005a3c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005a2a:	f7fd f9d9 	bl	8002de0 <HAL_GetTick>
 8005a2e:	4602      	mov	r2, r0
 8005a30:	693b      	ldr	r3, [r7, #16]
 8005a32:	1ad3      	subs	r3, r2, r3
 8005a34:	2b02      	cmp	r3, #2
 8005a36:	d901      	bls.n	8005a3c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005a38:	2303      	movs	r3, #3
 8005a3a:	e1a5      	b.n	8005d88 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a3c:	4b46      	ldr	r3, [pc, #280]	; (8005b58 <HAL_RCC_OscConfig+0x2ac>)
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f003 0302 	and.w	r3, r3, #2
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d0f0      	beq.n	8005a2a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a48:	4b43      	ldr	r3, [pc, #268]	; (8005b58 <HAL_RCC_OscConfig+0x2ac>)
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	691b      	ldr	r3, [r3, #16]
 8005a54:	00db      	lsls	r3, r3, #3
 8005a56:	4940      	ldr	r1, [pc, #256]	; (8005b58 <HAL_RCC_OscConfig+0x2ac>)
 8005a58:	4313      	orrs	r3, r2
 8005a5a:	600b      	str	r3, [r1, #0]
 8005a5c:	e015      	b.n	8005a8a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005a5e:	4b3f      	ldr	r3, [pc, #252]	; (8005b5c <HAL_RCC_OscConfig+0x2b0>)
 8005a60:	2200      	movs	r2, #0
 8005a62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a64:	f7fd f9bc 	bl	8002de0 <HAL_GetTick>
 8005a68:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a6a:	e008      	b.n	8005a7e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005a6c:	f7fd f9b8 	bl	8002de0 <HAL_GetTick>
 8005a70:	4602      	mov	r2, r0
 8005a72:	693b      	ldr	r3, [r7, #16]
 8005a74:	1ad3      	subs	r3, r2, r3
 8005a76:	2b02      	cmp	r3, #2
 8005a78:	d901      	bls.n	8005a7e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005a7a:	2303      	movs	r3, #3
 8005a7c:	e184      	b.n	8005d88 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a7e:	4b36      	ldr	r3, [pc, #216]	; (8005b58 <HAL_RCC_OscConfig+0x2ac>)
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f003 0302 	and.w	r3, r3, #2
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d1f0      	bne.n	8005a6c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f003 0308 	and.w	r3, r3, #8
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d030      	beq.n	8005af8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	695b      	ldr	r3, [r3, #20]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d016      	beq.n	8005acc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005a9e:	4b30      	ldr	r3, [pc, #192]	; (8005b60 <HAL_RCC_OscConfig+0x2b4>)
 8005aa0:	2201      	movs	r2, #1
 8005aa2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005aa4:	f7fd f99c 	bl	8002de0 <HAL_GetTick>
 8005aa8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005aaa:	e008      	b.n	8005abe <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005aac:	f7fd f998 	bl	8002de0 <HAL_GetTick>
 8005ab0:	4602      	mov	r2, r0
 8005ab2:	693b      	ldr	r3, [r7, #16]
 8005ab4:	1ad3      	subs	r3, r2, r3
 8005ab6:	2b02      	cmp	r3, #2
 8005ab8:	d901      	bls.n	8005abe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005aba:	2303      	movs	r3, #3
 8005abc:	e164      	b.n	8005d88 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005abe:	4b26      	ldr	r3, [pc, #152]	; (8005b58 <HAL_RCC_OscConfig+0x2ac>)
 8005ac0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ac2:	f003 0302 	and.w	r3, r3, #2
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d0f0      	beq.n	8005aac <HAL_RCC_OscConfig+0x200>
 8005aca:	e015      	b.n	8005af8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005acc:	4b24      	ldr	r3, [pc, #144]	; (8005b60 <HAL_RCC_OscConfig+0x2b4>)
 8005ace:	2200      	movs	r2, #0
 8005ad0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005ad2:	f7fd f985 	bl	8002de0 <HAL_GetTick>
 8005ad6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005ad8:	e008      	b.n	8005aec <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005ada:	f7fd f981 	bl	8002de0 <HAL_GetTick>
 8005ade:	4602      	mov	r2, r0
 8005ae0:	693b      	ldr	r3, [r7, #16]
 8005ae2:	1ad3      	subs	r3, r2, r3
 8005ae4:	2b02      	cmp	r3, #2
 8005ae6:	d901      	bls.n	8005aec <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005ae8:	2303      	movs	r3, #3
 8005aea:	e14d      	b.n	8005d88 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005aec:	4b1a      	ldr	r3, [pc, #104]	; (8005b58 <HAL_RCC_OscConfig+0x2ac>)
 8005aee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005af0:	f003 0302 	and.w	r3, r3, #2
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d1f0      	bne.n	8005ada <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f003 0304 	and.w	r3, r3, #4
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	f000 80a0 	beq.w	8005c46 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005b06:	2300      	movs	r3, #0
 8005b08:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005b0a:	4b13      	ldr	r3, [pc, #76]	; (8005b58 <HAL_RCC_OscConfig+0x2ac>)
 8005b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d10f      	bne.n	8005b36 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005b16:	2300      	movs	r3, #0
 8005b18:	60bb      	str	r3, [r7, #8]
 8005b1a:	4b0f      	ldr	r3, [pc, #60]	; (8005b58 <HAL_RCC_OscConfig+0x2ac>)
 8005b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b1e:	4a0e      	ldr	r2, [pc, #56]	; (8005b58 <HAL_RCC_OscConfig+0x2ac>)
 8005b20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005b24:	6413      	str	r3, [r2, #64]	; 0x40
 8005b26:	4b0c      	ldr	r3, [pc, #48]	; (8005b58 <HAL_RCC_OscConfig+0x2ac>)
 8005b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b2e:	60bb      	str	r3, [r7, #8]
 8005b30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005b32:	2301      	movs	r3, #1
 8005b34:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b36:	4b0b      	ldr	r3, [pc, #44]	; (8005b64 <HAL_RCC_OscConfig+0x2b8>)
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d121      	bne.n	8005b86 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005b42:	4b08      	ldr	r3, [pc, #32]	; (8005b64 <HAL_RCC_OscConfig+0x2b8>)
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	4a07      	ldr	r2, [pc, #28]	; (8005b64 <HAL_RCC_OscConfig+0x2b8>)
 8005b48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005b4c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005b4e:	f7fd f947 	bl	8002de0 <HAL_GetTick>
 8005b52:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b54:	e011      	b.n	8005b7a <HAL_RCC_OscConfig+0x2ce>
 8005b56:	bf00      	nop
 8005b58:	40023800 	.word	0x40023800
 8005b5c:	42470000 	.word	0x42470000
 8005b60:	42470e80 	.word	0x42470e80
 8005b64:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b68:	f7fd f93a 	bl	8002de0 <HAL_GetTick>
 8005b6c:	4602      	mov	r2, r0
 8005b6e:	693b      	ldr	r3, [r7, #16]
 8005b70:	1ad3      	subs	r3, r2, r3
 8005b72:	2b02      	cmp	r3, #2
 8005b74:	d901      	bls.n	8005b7a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8005b76:	2303      	movs	r3, #3
 8005b78:	e106      	b.n	8005d88 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b7a:	4b85      	ldr	r3, [pc, #532]	; (8005d90 <HAL_RCC_OscConfig+0x4e4>)
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d0f0      	beq.n	8005b68 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	689b      	ldr	r3, [r3, #8]
 8005b8a:	2b01      	cmp	r3, #1
 8005b8c:	d106      	bne.n	8005b9c <HAL_RCC_OscConfig+0x2f0>
 8005b8e:	4b81      	ldr	r3, [pc, #516]	; (8005d94 <HAL_RCC_OscConfig+0x4e8>)
 8005b90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b92:	4a80      	ldr	r2, [pc, #512]	; (8005d94 <HAL_RCC_OscConfig+0x4e8>)
 8005b94:	f043 0301 	orr.w	r3, r3, #1
 8005b98:	6713      	str	r3, [r2, #112]	; 0x70
 8005b9a:	e01c      	b.n	8005bd6 <HAL_RCC_OscConfig+0x32a>
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	689b      	ldr	r3, [r3, #8]
 8005ba0:	2b05      	cmp	r3, #5
 8005ba2:	d10c      	bne.n	8005bbe <HAL_RCC_OscConfig+0x312>
 8005ba4:	4b7b      	ldr	r3, [pc, #492]	; (8005d94 <HAL_RCC_OscConfig+0x4e8>)
 8005ba6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ba8:	4a7a      	ldr	r2, [pc, #488]	; (8005d94 <HAL_RCC_OscConfig+0x4e8>)
 8005baa:	f043 0304 	orr.w	r3, r3, #4
 8005bae:	6713      	str	r3, [r2, #112]	; 0x70
 8005bb0:	4b78      	ldr	r3, [pc, #480]	; (8005d94 <HAL_RCC_OscConfig+0x4e8>)
 8005bb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bb4:	4a77      	ldr	r2, [pc, #476]	; (8005d94 <HAL_RCC_OscConfig+0x4e8>)
 8005bb6:	f043 0301 	orr.w	r3, r3, #1
 8005bba:	6713      	str	r3, [r2, #112]	; 0x70
 8005bbc:	e00b      	b.n	8005bd6 <HAL_RCC_OscConfig+0x32a>
 8005bbe:	4b75      	ldr	r3, [pc, #468]	; (8005d94 <HAL_RCC_OscConfig+0x4e8>)
 8005bc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bc2:	4a74      	ldr	r2, [pc, #464]	; (8005d94 <HAL_RCC_OscConfig+0x4e8>)
 8005bc4:	f023 0301 	bic.w	r3, r3, #1
 8005bc8:	6713      	str	r3, [r2, #112]	; 0x70
 8005bca:	4b72      	ldr	r3, [pc, #456]	; (8005d94 <HAL_RCC_OscConfig+0x4e8>)
 8005bcc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bce:	4a71      	ldr	r2, [pc, #452]	; (8005d94 <HAL_RCC_OscConfig+0x4e8>)
 8005bd0:	f023 0304 	bic.w	r3, r3, #4
 8005bd4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	689b      	ldr	r3, [r3, #8]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d015      	beq.n	8005c0a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bde:	f7fd f8ff 	bl	8002de0 <HAL_GetTick>
 8005be2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005be4:	e00a      	b.n	8005bfc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005be6:	f7fd f8fb 	bl	8002de0 <HAL_GetTick>
 8005bea:	4602      	mov	r2, r0
 8005bec:	693b      	ldr	r3, [r7, #16]
 8005bee:	1ad3      	subs	r3, r2, r3
 8005bf0:	f241 3288 	movw	r2, #5000	; 0x1388
 8005bf4:	4293      	cmp	r3, r2
 8005bf6:	d901      	bls.n	8005bfc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8005bf8:	2303      	movs	r3, #3
 8005bfa:	e0c5      	b.n	8005d88 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005bfc:	4b65      	ldr	r3, [pc, #404]	; (8005d94 <HAL_RCC_OscConfig+0x4e8>)
 8005bfe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c00:	f003 0302 	and.w	r3, r3, #2
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d0ee      	beq.n	8005be6 <HAL_RCC_OscConfig+0x33a>
 8005c08:	e014      	b.n	8005c34 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c0a:	f7fd f8e9 	bl	8002de0 <HAL_GetTick>
 8005c0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005c10:	e00a      	b.n	8005c28 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005c12:	f7fd f8e5 	bl	8002de0 <HAL_GetTick>
 8005c16:	4602      	mov	r2, r0
 8005c18:	693b      	ldr	r3, [r7, #16]
 8005c1a:	1ad3      	subs	r3, r2, r3
 8005c1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c20:	4293      	cmp	r3, r2
 8005c22:	d901      	bls.n	8005c28 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005c24:	2303      	movs	r3, #3
 8005c26:	e0af      	b.n	8005d88 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005c28:	4b5a      	ldr	r3, [pc, #360]	; (8005d94 <HAL_RCC_OscConfig+0x4e8>)
 8005c2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c2c:	f003 0302 	and.w	r3, r3, #2
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d1ee      	bne.n	8005c12 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005c34:	7dfb      	ldrb	r3, [r7, #23]
 8005c36:	2b01      	cmp	r3, #1
 8005c38:	d105      	bne.n	8005c46 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005c3a:	4b56      	ldr	r3, [pc, #344]	; (8005d94 <HAL_RCC_OscConfig+0x4e8>)
 8005c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c3e:	4a55      	ldr	r2, [pc, #340]	; (8005d94 <HAL_RCC_OscConfig+0x4e8>)
 8005c40:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005c44:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	699b      	ldr	r3, [r3, #24]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	f000 809b 	beq.w	8005d86 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005c50:	4b50      	ldr	r3, [pc, #320]	; (8005d94 <HAL_RCC_OscConfig+0x4e8>)
 8005c52:	689b      	ldr	r3, [r3, #8]
 8005c54:	f003 030c 	and.w	r3, r3, #12
 8005c58:	2b08      	cmp	r3, #8
 8005c5a:	d05c      	beq.n	8005d16 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	699b      	ldr	r3, [r3, #24]
 8005c60:	2b02      	cmp	r3, #2
 8005c62:	d141      	bne.n	8005ce8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c64:	4b4c      	ldr	r3, [pc, #304]	; (8005d98 <HAL_RCC_OscConfig+0x4ec>)
 8005c66:	2200      	movs	r2, #0
 8005c68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c6a:	f7fd f8b9 	bl	8002de0 <HAL_GetTick>
 8005c6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c70:	e008      	b.n	8005c84 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005c72:	f7fd f8b5 	bl	8002de0 <HAL_GetTick>
 8005c76:	4602      	mov	r2, r0
 8005c78:	693b      	ldr	r3, [r7, #16]
 8005c7a:	1ad3      	subs	r3, r2, r3
 8005c7c:	2b02      	cmp	r3, #2
 8005c7e:	d901      	bls.n	8005c84 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8005c80:	2303      	movs	r3, #3
 8005c82:	e081      	b.n	8005d88 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c84:	4b43      	ldr	r3, [pc, #268]	; (8005d94 <HAL_RCC_OscConfig+0x4e8>)
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d1f0      	bne.n	8005c72 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	69da      	ldr	r2, [r3, #28]
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	6a1b      	ldr	r3, [r3, #32]
 8005c98:	431a      	orrs	r2, r3
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c9e:	019b      	lsls	r3, r3, #6
 8005ca0:	431a      	orrs	r2, r3
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ca6:	085b      	lsrs	r3, r3, #1
 8005ca8:	3b01      	subs	r3, #1
 8005caa:	041b      	lsls	r3, r3, #16
 8005cac:	431a      	orrs	r2, r3
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cb2:	061b      	lsls	r3, r3, #24
 8005cb4:	4937      	ldr	r1, [pc, #220]	; (8005d94 <HAL_RCC_OscConfig+0x4e8>)
 8005cb6:	4313      	orrs	r3, r2
 8005cb8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005cba:	4b37      	ldr	r3, [pc, #220]	; (8005d98 <HAL_RCC_OscConfig+0x4ec>)
 8005cbc:	2201      	movs	r2, #1
 8005cbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cc0:	f7fd f88e 	bl	8002de0 <HAL_GetTick>
 8005cc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005cc6:	e008      	b.n	8005cda <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005cc8:	f7fd f88a 	bl	8002de0 <HAL_GetTick>
 8005ccc:	4602      	mov	r2, r0
 8005cce:	693b      	ldr	r3, [r7, #16]
 8005cd0:	1ad3      	subs	r3, r2, r3
 8005cd2:	2b02      	cmp	r3, #2
 8005cd4:	d901      	bls.n	8005cda <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8005cd6:	2303      	movs	r3, #3
 8005cd8:	e056      	b.n	8005d88 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005cda:	4b2e      	ldr	r3, [pc, #184]	; (8005d94 <HAL_RCC_OscConfig+0x4e8>)
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d0f0      	beq.n	8005cc8 <HAL_RCC_OscConfig+0x41c>
 8005ce6:	e04e      	b.n	8005d86 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ce8:	4b2b      	ldr	r3, [pc, #172]	; (8005d98 <HAL_RCC_OscConfig+0x4ec>)
 8005cea:	2200      	movs	r2, #0
 8005cec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cee:	f7fd f877 	bl	8002de0 <HAL_GetTick>
 8005cf2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005cf4:	e008      	b.n	8005d08 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005cf6:	f7fd f873 	bl	8002de0 <HAL_GetTick>
 8005cfa:	4602      	mov	r2, r0
 8005cfc:	693b      	ldr	r3, [r7, #16]
 8005cfe:	1ad3      	subs	r3, r2, r3
 8005d00:	2b02      	cmp	r3, #2
 8005d02:	d901      	bls.n	8005d08 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005d04:	2303      	movs	r3, #3
 8005d06:	e03f      	b.n	8005d88 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d08:	4b22      	ldr	r3, [pc, #136]	; (8005d94 <HAL_RCC_OscConfig+0x4e8>)
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d1f0      	bne.n	8005cf6 <HAL_RCC_OscConfig+0x44a>
 8005d14:	e037      	b.n	8005d86 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	699b      	ldr	r3, [r3, #24]
 8005d1a:	2b01      	cmp	r3, #1
 8005d1c:	d101      	bne.n	8005d22 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8005d1e:	2301      	movs	r3, #1
 8005d20:	e032      	b.n	8005d88 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005d22:	4b1c      	ldr	r3, [pc, #112]	; (8005d94 <HAL_RCC_OscConfig+0x4e8>)
 8005d24:	685b      	ldr	r3, [r3, #4]
 8005d26:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	699b      	ldr	r3, [r3, #24]
 8005d2c:	2b01      	cmp	r3, #1
 8005d2e:	d028      	beq.n	8005d82 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005d3a:	429a      	cmp	r2, r3
 8005d3c:	d121      	bne.n	8005d82 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d48:	429a      	cmp	r2, r3
 8005d4a:	d11a      	bne.n	8005d82 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005d4c:	68fa      	ldr	r2, [r7, #12]
 8005d4e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005d52:	4013      	ands	r3, r2
 8005d54:	687a      	ldr	r2, [r7, #4]
 8005d56:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005d58:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005d5a:	4293      	cmp	r3, r2
 8005d5c:	d111      	bne.n	8005d82 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d68:	085b      	lsrs	r3, r3, #1
 8005d6a:	3b01      	subs	r3, #1
 8005d6c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005d6e:	429a      	cmp	r2, r3
 8005d70:	d107      	bne.n	8005d82 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d7c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005d7e:	429a      	cmp	r2, r3
 8005d80:	d001      	beq.n	8005d86 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8005d82:	2301      	movs	r3, #1
 8005d84:	e000      	b.n	8005d88 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8005d86:	2300      	movs	r3, #0
}
 8005d88:	4618      	mov	r0, r3
 8005d8a:	3718      	adds	r7, #24
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	bd80      	pop	{r7, pc}
 8005d90:	40007000 	.word	0x40007000
 8005d94:	40023800 	.word	0x40023800
 8005d98:	42470060 	.word	0x42470060

08005d9c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005d9c:	b580      	push	{r7, lr}
 8005d9e:	b084      	sub	sp, #16
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
 8005da4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d101      	bne.n	8005db0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005dac:	2301      	movs	r3, #1
 8005dae:	e0cc      	b.n	8005f4a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005db0:	4b68      	ldr	r3, [pc, #416]	; (8005f54 <HAL_RCC_ClockConfig+0x1b8>)
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f003 0307 	and.w	r3, r3, #7
 8005db8:	683a      	ldr	r2, [r7, #0]
 8005dba:	429a      	cmp	r2, r3
 8005dbc:	d90c      	bls.n	8005dd8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005dbe:	4b65      	ldr	r3, [pc, #404]	; (8005f54 <HAL_RCC_ClockConfig+0x1b8>)
 8005dc0:	683a      	ldr	r2, [r7, #0]
 8005dc2:	b2d2      	uxtb	r2, r2
 8005dc4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005dc6:	4b63      	ldr	r3, [pc, #396]	; (8005f54 <HAL_RCC_ClockConfig+0x1b8>)
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f003 0307 	and.w	r3, r3, #7
 8005dce:	683a      	ldr	r2, [r7, #0]
 8005dd0:	429a      	cmp	r2, r3
 8005dd2:	d001      	beq.n	8005dd8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005dd4:	2301      	movs	r3, #1
 8005dd6:	e0b8      	b.n	8005f4a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f003 0302 	and.w	r3, r3, #2
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d020      	beq.n	8005e26 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f003 0304 	and.w	r3, r3, #4
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d005      	beq.n	8005dfc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005df0:	4b59      	ldr	r3, [pc, #356]	; (8005f58 <HAL_RCC_ClockConfig+0x1bc>)
 8005df2:	689b      	ldr	r3, [r3, #8]
 8005df4:	4a58      	ldr	r2, [pc, #352]	; (8005f58 <HAL_RCC_ClockConfig+0x1bc>)
 8005df6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005dfa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f003 0308 	and.w	r3, r3, #8
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d005      	beq.n	8005e14 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005e08:	4b53      	ldr	r3, [pc, #332]	; (8005f58 <HAL_RCC_ClockConfig+0x1bc>)
 8005e0a:	689b      	ldr	r3, [r3, #8]
 8005e0c:	4a52      	ldr	r2, [pc, #328]	; (8005f58 <HAL_RCC_ClockConfig+0x1bc>)
 8005e0e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005e12:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005e14:	4b50      	ldr	r3, [pc, #320]	; (8005f58 <HAL_RCC_ClockConfig+0x1bc>)
 8005e16:	689b      	ldr	r3, [r3, #8]
 8005e18:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	689b      	ldr	r3, [r3, #8]
 8005e20:	494d      	ldr	r1, [pc, #308]	; (8005f58 <HAL_RCC_ClockConfig+0x1bc>)
 8005e22:	4313      	orrs	r3, r2
 8005e24:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	f003 0301 	and.w	r3, r3, #1
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d044      	beq.n	8005ebc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	685b      	ldr	r3, [r3, #4]
 8005e36:	2b01      	cmp	r3, #1
 8005e38:	d107      	bne.n	8005e4a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e3a:	4b47      	ldr	r3, [pc, #284]	; (8005f58 <HAL_RCC_ClockConfig+0x1bc>)
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d119      	bne.n	8005e7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e46:	2301      	movs	r3, #1
 8005e48:	e07f      	b.n	8005f4a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	685b      	ldr	r3, [r3, #4]
 8005e4e:	2b02      	cmp	r3, #2
 8005e50:	d003      	beq.n	8005e5a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005e56:	2b03      	cmp	r3, #3
 8005e58:	d107      	bne.n	8005e6a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e5a:	4b3f      	ldr	r3, [pc, #252]	; (8005f58 <HAL_RCC_ClockConfig+0x1bc>)
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d109      	bne.n	8005e7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e66:	2301      	movs	r3, #1
 8005e68:	e06f      	b.n	8005f4a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e6a:	4b3b      	ldr	r3, [pc, #236]	; (8005f58 <HAL_RCC_ClockConfig+0x1bc>)
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	f003 0302 	and.w	r3, r3, #2
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d101      	bne.n	8005e7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e76:	2301      	movs	r3, #1
 8005e78:	e067      	b.n	8005f4a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005e7a:	4b37      	ldr	r3, [pc, #220]	; (8005f58 <HAL_RCC_ClockConfig+0x1bc>)
 8005e7c:	689b      	ldr	r3, [r3, #8]
 8005e7e:	f023 0203 	bic.w	r2, r3, #3
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	685b      	ldr	r3, [r3, #4]
 8005e86:	4934      	ldr	r1, [pc, #208]	; (8005f58 <HAL_RCC_ClockConfig+0x1bc>)
 8005e88:	4313      	orrs	r3, r2
 8005e8a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005e8c:	f7fc ffa8 	bl	8002de0 <HAL_GetTick>
 8005e90:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e92:	e00a      	b.n	8005eaa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e94:	f7fc ffa4 	bl	8002de0 <HAL_GetTick>
 8005e98:	4602      	mov	r2, r0
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	1ad3      	subs	r3, r2, r3
 8005e9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ea2:	4293      	cmp	r3, r2
 8005ea4:	d901      	bls.n	8005eaa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005ea6:	2303      	movs	r3, #3
 8005ea8:	e04f      	b.n	8005f4a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005eaa:	4b2b      	ldr	r3, [pc, #172]	; (8005f58 <HAL_RCC_ClockConfig+0x1bc>)
 8005eac:	689b      	ldr	r3, [r3, #8]
 8005eae:	f003 020c 	and.w	r2, r3, #12
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	685b      	ldr	r3, [r3, #4]
 8005eb6:	009b      	lsls	r3, r3, #2
 8005eb8:	429a      	cmp	r2, r3
 8005eba:	d1eb      	bne.n	8005e94 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005ebc:	4b25      	ldr	r3, [pc, #148]	; (8005f54 <HAL_RCC_ClockConfig+0x1b8>)
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f003 0307 	and.w	r3, r3, #7
 8005ec4:	683a      	ldr	r2, [r7, #0]
 8005ec6:	429a      	cmp	r2, r3
 8005ec8:	d20c      	bcs.n	8005ee4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005eca:	4b22      	ldr	r3, [pc, #136]	; (8005f54 <HAL_RCC_ClockConfig+0x1b8>)
 8005ecc:	683a      	ldr	r2, [r7, #0]
 8005ece:	b2d2      	uxtb	r2, r2
 8005ed0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ed2:	4b20      	ldr	r3, [pc, #128]	; (8005f54 <HAL_RCC_ClockConfig+0x1b8>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f003 0307 	and.w	r3, r3, #7
 8005eda:	683a      	ldr	r2, [r7, #0]
 8005edc:	429a      	cmp	r2, r3
 8005ede:	d001      	beq.n	8005ee4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005ee0:	2301      	movs	r3, #1
 8005ee2:	e032      	b.n	8005f4a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	f003 0304 	and.w	r3, r3, #4
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d008      	beq.n	8005f02 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005ef0:	4b19      	ldr	r3, [pc, #100]	; (8005f58 <HAL_RCC_ClockConfig+0x1bc>)
 8005ef2:	689b      	ldr	r3, [r3, #8]
 8005ef4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	68db      	ldr	r3, [r3, #12]
 8005efc:	4916      	ldr	r1, [pc, #88]	; (8005f58 <HAL_RCC_ClockConfig+0x1bc>)
 8005efe:	4313      	orrs	r3, r2
 8005f00:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f003 0308 	and.w	r3, r3, #8
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d009      	beq.n	8005f22 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005f0e:	4b12      	ldr	r3, [pc, #72]	; (8005f58 <HAL_RCC_ClockConfig+0x1bc>)
 8005f10:	689b      	ldr	r3, [r3, #8]
 8005f12:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	691b      	ldr	r3, [r3, #16]
 8005f1a:	00db      	lsls	r3, r3, #3
 8005f1c:	490e      	ldr	r1, [pc, #56]	; (8005f58 <HAL_RCC_ClockConfig+0x1bc>)
 8005f1e:	4313      	orrs	r3, r2
 8005f20:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005f22:	f000 f821 	bl	8005f68 <HAL_RCC_GetSysClockFreq>
 8005f26:	4602      	mov	r2, r0
 8005f28:	4b0b      	ldr	r3, [pc, #44]	; (8005f58 <HAL_RCC_ClockConfig+0x1bc>)
 8005f2a:	689b      	ldr	r3, [r3, #8]
 8005f2c:	091b      	lsrs	r3, r3, #4
 8005f2e:	f003 030f 	and.w	r3, r3, #15
 8005f32:	490a      	ldr	r1, [pc, #40]	; (8005f5c <HAL_RCC_ClockConfig+0x1c0>)
 8005f34:	5ccb      	ldrb	r3, [r1, r3]
 8005f36:	fa22 f303 	lsr.w	r3, r2, r3
 8005f3a:	4a09      	ldr	r2, [pc, #36]	; (8005f60 <HAL_RCC_ClockConfig+0x1c4>)
 8005f3c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005f3e:	4b09      	ldr	r3, [pc, #36]	; (8005f64 <HAL_RCC_ClockConfig+0x1c8>)
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	4618      	mov	r0, r3
 8005f44:	f7fb fd88 	bl	8001a58 <HAL_InitTick>

  return HAL_OK;
 8005f48:	2300      	movs	r3, #0
}
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	3710      	adds	r7, #16
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	bd80      	pop	{r7, pc}
 8005f52:	bf00      	nop
 8005f54:	40023c00 	.word	0x40023c00
 8005f58:	40023800 	.word	0x40023800
 8005f5c:	0801c8ac 	.word	0x0801c8ac
 8005f60:	20000000 	.word	0x20000000
 8005f64:	20000040 	.word	0x20000040

08005f68 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005f68:	b5b0      	push	{r4, r5, r7, lr}
 8005f6a:	b084      	sub	sp, #16
 8005f6c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005f6e:	2100      	movs	r1, #0
 8005f70:	6079      	str	r1, [r7, #4]
 8005f72:	2100      	movs	r1, #0
 8005f74:	60f9      	str	r1, [r7, #12]
 8005f76:	2100      	movs	r1, #0
 8005f78:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005f7a:	2100      	movs	r1, #0
 8005f7c:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005f7e:	4952      	ldr	r1, [pc, #328]	; (80060c8 <HAL_RCC_GetSysClockFreq+0x160>)
 8005f80:	6889      	ldr	r1, [r1, #8]
 8005f82:	f001 010c 	and.w	r1, r1, #12
 8005f86:	2908      	cmp	r1, #8
 8005f88:	d00d      	beq.n	8005fa6 <HAL_RCC_GetSysClockFreq+0x3e>
 8005f8a:	2908      	cmp	r1, #8
 8005f8c:	f200 8094 	bhi.w	80060b8 <HAL_RCC_GetSysClockFreq+0x150>
 8005f90:	2900      	cmp	r1, #0
 8005f92:	d002      	beq.n	8005f9a <HAL_RCC_GetSysClockFreq+0x32>
 8005f94:	2904      	cmp	r1, #4
 8005f96:	d003      	beq.n	8005fa0 <HAL_RCC_GetSysClockFreq+0x38>
 8005f98:	e08e      	b.n	80060b8 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005f9a:	4b4c      	ldr	r3, [pc, #304]	; (80060cc <HAL_RCC_GetSysClockFreq+0x164>)
 8005f9c:	60bb      	str	r3, [r7, #8]
       break;
 8005f9e:	e08e      	b.n	80060be <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005fa0:	4b4b      	ldr	r3, [pc, #300]	; (80060d0 <HAL_RCC_GetSysClockFreq+0x168>)
 8005fa2:	60bb      	str	r3, [r7, #8]
      break;
 8005fa4:	e08b      	b.n	80060be <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005fa6:	4948      	ldr	r1, [pc, #288]	; (80060c8 <HAL_RCC_GetSysClockFreq+0x160>)
 8005fa8:	6849      	ldr	r1, [r1, #4]
 8005faa:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8005fae:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005fb0:	4945      	ldr	r1, [pc, #276]	; (80060c8 <HAL_RCC_GetSysClockFreq+0x160>)
 8005fb2:	6849      	ldr	r1, [r1, #4]
 8005fb4:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8005fb8:	2900      	cmp	r1, #0
 8005fba:	d024      	beq.n	8006006 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005fbc:	4942      	ldr	r1, [pc, #264]	; (80060c8 <HAL_RCC_GetSysClockFreq+0x160>)
 8005fbe:	6849      	ldr	r1, [r1, #4]
 8005fc0:	0989      	lsrs	r1, r1, #6
 8005fc2:	4608      	mov	r0, r1
 8005fc4:	f04f 0100 	mov.w	r1, #0
 8005fc8:	f240 14ff 	movw	r4, #511	; 0x1ff
 8005fcc:	f04f 0500 	mov.w	r5, #0
 8005fd0:	ea00 0204 	and.w	r2, r0, r4
 8005fd4:	ea01 0305 	and.w	r3, r1, r5
 8005fd8:	493d      	ldr	r1, [pc, #244]	; (80060d0 <HAL_RCC_GetSysClockFreq+0x168>)
 8005fda:	fb01 f003 	mul.w	r0, r1, r3
 8005fde:	2100      	movs	r1, #0
 8005fe0:	fb01 f102 	mul.w	r1, r1, r2
 8005fe4:	1844      	adds	r4, r0, r1
 8005fe6:	493a      	ldr	r1, [pc, #232]	; (80060d0 <HAL_RCC_GetSysClockFreq+0x168>)
 8005fe8:	fba2 0101 	umull	r0, r1, r2, r1
 8005fec:	1863      	adds	r3, r4, r1
 8005fee:	4619      	mov	r1, r3
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	461a      	mov	r2, r3
 8005ff4:	f04f 0300 	mov.w	r3, #0
 8005ff8:	f7fa fdf6 	bl	8000be8 <__aeabi_uldivmod>
 8005ffc:	4602      	mov	r2, r0
 8005ffe:	460b      	mov	r3, r1
 8006000:	4613      	mov	r3, r2
 8006002:	60fb      	str	r3, [r7, #12]
 8006004:	e04a      	b.n	800609c <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006006:	4b30      	ldr	r3, [pc, #192]	; (80060c8 <HAL_RCC_GetSysClockFreq+0x160>)
 8006008:	685b      	ldr	r3, [r3, #4]
 800600a:	099b      	lsrs	r3, r3, #6
 800600c:	461a      	mov	r2, r3
 800600e:	f04f 0300 	mov.w	r3, #0
 8006012:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006016:	f04f 0100 	mov.w	r1, #0
 800601a:	ea02 0400 	and.w	r4, r2, r0
 800601e:	ea03 0501 	and.w	r5, r3, r1
 8006022:	4620      	mov	r0, r4
 8006024:	4629      	mov	r1, r5
 8006026:	f04f 0200 	mov.w	r2, #0
 800602a:	f04f 0300 	mov.w	r3, #0
 800602e:	014b      	lsls	r3, r1, #5
 8006030:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006034:	0142      	lsls	r2, r0, #5
 8006036:	4610      	mov	r0, r2
 8006038:	4619      	mov	r1, r3
 800603a:	1b00      	subs	r0, r0, r4
 800603c:	eb61 0105 	sbc.w	r1, r1, r5
 8006040:	f04f 0200 	mov.w	r2, #0
 8006044:	f04f 0300 	mov.w	r3, #0
 8006048:	018b      	lsls	r3, r1, #6
 800604a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800604e:	0182      	lsls	r2, r0, #6
 8006050:	1a12      	subs	r2, r2, r0
 8006052:	eb63 0301 	sbc.w	r3, r3, r1
 8006056:	f04f 0000 	mov.w	r0, #0
 800605a:	f04f 0100 	mov.w	r1, #0
 800605e:	00d9      	lsls	r1, r3, #3
 8006060:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006064:	00d0      	lsls	r0, r2, #3
 8006066:	4602      	mov	r2, r0
 8006068:	460b      	mov	r3, r1
 800606a:	1912      	adds	r2, r2, r4
 800606c:	eb45 0303 	adc.w	r3, r5, r3
 8006070:	f04f 0000 	mov.w	r0, #0
 8006074:	f04f 0100 	mov.w	r1, #0
 8006078:	0299      	lsls	r1, r3, #10
 800607a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800607e:	0290      	lsls	r0, r2, #10
 8006080:	4602      	mov	r2, r0
 8006082:	460b      	mov	r3, r1
 8006084:	4610      	mov	r0, r2
 8006086:	4619      	mov	r1, r3
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	461a      	mov	r2, r3
 800608c:	f04f 0300 	mov.w	r3, #0
 8006090:	f7fa fdaa 	bl	8000be8 <__aeabi_uldivmod>
 8006094:	4602      	mov	r2, r0
 8006096:	460b      	mov	r3, r1
 8006098:	4613      	mov	r3, r2
 800609a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800609c:	4b0a      	ldr	r3, [pc, #40]	; (80060c8 <HAL_RCC_GetSysClockFreq+0x160>)
 800609e:	685b      	ldr	r3, [r3, #4]
 80060a0:	0c1b      	lsrs	r3, r3, #16
 80060a2:	f003 0303 	and.w	r3, r3, #3
 80060a6:	3301      	adds	r3, #1
 80060a8:	005b      	lsls	r3, r3, #1
 80060aa:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80060ac:	68fa      	ldr	r2, [r7, #12]
 80060ae:	683b      	ldr	r3, [r7, #0]
 80060b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80060b4:	60bb      	str	r3, [r7, #8]
      break;
 80060b6:	e002      	b.n	80060be <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80060b8:	4b04      	ldr	r3, [pc, #16]	; (80060cc <HAL_RCC_GetSysClockFreq+0x164>)
 80060ba:	60bb      	str	r3, [r7, #8]
      break;
 80060bc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80060be:	68bb      	ldr	r3, [r7, #8]
}
 80060c0:	4618      	mov	r0, r3
 80060c2:	3710      	adds	r7, #16
 80060c4:	46bd      	mov	sp, r7
 80060c6:	bdb0      	pop	{r4, r5, r7, pc}
 80060c8:	40023800 	.word	0x40023800
 80060cc:	00f42400 	.word	0x00f42400
 80060d0:	017d7840 	.word	0x017d7840

080060d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80060d4:	b480      	push	{r7}
 80060d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80060d8:	4b03      	ldr	r3, [pc, #12]	; (80060e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80060da:	681b      	ldr	r3, [r3, #0]
}
 80060dc:	4618      	mov	r0, r3
 80060de:	46bd      	mov	sp, r7
 80060e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e4:	4770      	bx	lr
 80060e6:	bf00      	nop
 80060e8:	20000000 	.word	0x20000000

080060ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80060ec:	b580      	push	{r7, lr}
 80060ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80060f0:	f7ff fff0 	bl	80060d4 <HAL_RCC_GetHCLKFreq>
 80060f4:	4602      	mov	r2, r0
 80060f6:	4b05      	ldr	r3, [pc, #20]	; (800610c <HAL_RCC_GetPCLK1Freq+0x20>)
 80060f8:	689b      	ldr	r3, [r3, #8]
 80060fa:	0a9b      	lsrs	r3, r3, #10
 80060fc:	f003 0307 	and.w	r3, r3, #7
 8006100:	4903      	ldr	r1, [pc, #12]	; (8006110 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006102:	5ccb      	ldrb	r3, [r1, r3]
 8006104:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006108:	4618      	mov	r0, r3
 800610a:	bd80      	pop	{r7, pc}
 800610c:	40023800 	.word	0x40023800
 8006110:	0801c8bc 	.word	0x0801c8bc

08006114 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006114:	b580      	push	{r7, lr}
 8006116:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006118:	f7ff ffdc 	bl	80060d4 <HAL_RCC_GetHCLKFreq>
 800611c:	4602      	mov	r2, r0
 800611e:	4b05      	ldr	r3, [pc, #20]	; (8006134 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006120:	689b      	ldr	r3, [r3, #8]
 8006122:	0b5b      	lsrs	r3, r3, #13
 8006124:	f003 0307 	and.w	r3, r3, #7
 8006128:	4903      	ldr	r1, [pc, #12]	; (8006138 <HAL_RCC_GetPCLK2Freq+0x24>)
 800612a:	5ccb      	ldrb	r3, [r1, r3]
 800612c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006130:	4618      	mov	r0, r3
 8006132:	bd80      	pop	{r7, pc}
 8006134:	40023800 	.word	0x40023800
 8006138:	0801c8bc 	.word	0x0801c8bc

0800613c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800613c:	b480      	push	{r7}
 800613e:	b083      	sub	sp, #12
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
 8006144:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	220f      	movs	r2, #15
 800614a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800614c:	4b12      	ldr	r3, [pc, #72]	; (8006198 <HAL_RCC_GetClockConfig+0x5c>)
 800614e:	689b      	ldr	r3, [r3, #8]
 8006150:	f003 0203 	and.w	r2, r3, #3
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006158:	4b0f      	ldr	r3, [pc, #60]	; (8006198 <HAL_RCC_GetClockConfig+0x5c>)
 800615a:	689b      	ldr	r3, [r3, #8]
 800615c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006164:	4b0c      	ldr	r3, [pc, #48]	; (8006198 <HAL_RCC_GetClockConfig+0x5c>)
 8006166:	689b      	ldr	r3, [r3, #8]
 8006168:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006170:	4b09      	ldr	r3, [pc, #36]	; (8006198 <HAL_RCC_GetClockConfig+0x5c>)
 8006172:	689b      	ldr	r3, [r3, #8]
 8006174:	08db      	lsrs	r3, r3, #3
 8006176:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800617e:	4b07      	ldr	r3, [pc, #28]	; (800619c <HAL_RCC_GetClockConfig+0x60>)
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	f003 0207 	and.w	r2, r3, #7
 8006186:	683b      	ldr	r3, [r7, #0]
 8006188:	601a      	str	r2, [r3, #0]
}
 800618a:	bf00      	nop
 800618c:	370c      	adds	r7, #12
 800618e:	46bd      	mov	sp, r7
 8006190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006194:	4770      	bx	lr
 8006196:	bf00      	nop
 8006198:	40023800 	.word	0x40023800
 800619c:	40023c00 	.word	0x40023c00

080061a0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80061a0:	b580      	push	{r7, lr}
 80061a2:	b082      	sub	sp, #8
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d101      	bne.n	80061b2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80061ae:	2301      	movs	r3, #1
 80061b0:	e041      	b.n	8006236 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80061b8:	b2db      	uxtb	r3, r3
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d106      	bne.n	80061cc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	2200      	movs	r2, #0
 80061c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80061c6:	6878      	ldr	r0, [r7, #4]
 80061c8:	f7fb ffa2 	bl	8002110 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2202      	movs	r2, #2
 80061d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681a      	ldr	r2, [r3, #0]
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	3304      	adds	r3, #4
 80061dc:	4619      	mov	r1, r3
 80061de:	4610      	mov	r0, r2
 80061e0:	f000 fc9c 	bl	8006b1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2201      	movs	r2, #1
 80061e8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2201      	movs	r2, #1
 80061f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2201      	movs	r2, #1
 80061f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2201      	movs	r2, #1
 8006200:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2201      	movs	r2, #1
 8006208:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2201      	movs	r2, #1
 8006210:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2201      	movs	r2, #1
 8006218:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2201      	movs	r2, #1
 8006220:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2201      	movs	r2, #1
 8006228:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2201      	movs	r2, #1
 8006230:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006234:	2300      	movs	r3, #0
}
 8006236:	4618      	mov	r0, r3
 8006238:	3708      	adds	r7, #8
 800623a:	46bd      	mov	sp, r7
 800623c:	bd80      	pop	{r7, pc}
	...

08006240 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006240:	b480      	push	{r7}
 8006242:	b085      	sub	sp, #20
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800624e:	b2db      	uxtb	r3, r3
 8006250:	2b01      	cmp	r3, #1
 8006252:	d001      	beq.n	8006258 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006254:	2301      	movs	r3, #1
 8006256:	e04e      	b.n	80062f6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2202      	movs	r2, #2
 800625c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	68da      	ldr	r2, [r3, #12]
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f042 0201 	orr.w	r2, r2, #1
 800626e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	4a23      	ldr	r2, [pc, #140]	; (8006304 <HAL_TIM_Base_Start_IT+0xc4>)
 8006276:	4293      	cmp	r3, r2
 8006278:	d022      	beq.n	80062c0 <HAL_TIM_Base_Start_IT+0x80>
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006282:	d01d      	beq.n	80062c0 <HAL_TIM_Base_Start_IT+0x80>
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	4a1f      	ldr	r2, [pc, #124]	; (8006308 <HAL_TIM_Base_Start_IT+0xc8>)
 800628a:	4293      	cmp	r3, r2
 800628c:	d018      	beq.n	80062c0 <HAL_TIM_Base_Start_IT+0x80>
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	4a1e      	ldr	r2, [pc, #120]	; (800630c <HAL_TIM_Base_Start_IT+0xcc>)
 8006294:	4293      	cmp	r3, r2
 8006296:	d013      	beq.n	80062c0 <HAL_TIM_Base_Start_IT+0x80>
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	4a1c      	ldr	r2, [pc, #112]	; (8006310 <HAL_TIM_Base_Start_IT+0xd0>)
 800629e:	4293      	cmp	r3, r2
 80062a0:	d00e      	beq.n	80062c0 <HAL_TIM_Base_Start_IT+0x80>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	4a1b      	ldr	r2, [pc, #108]	; (8006314 <HAL_TIM_Base_Start_IT+0xd4>)
 80062a8:	4293      	cmp	r3, r2
 80062aa:	d009      	beq.n	80062c0 <HAL_TIM_Base_Start_IT+0x80>
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	4a19      	ldr	r2, [pc, #100]	; (8006318 <HAL_TIM_Base_Start_IT+0xd8>)
 80062b2:	4293      	cmp	r3, r2
 80062b4:	d004      	beq.n	80062c0 <HAL_TIM_Base_Start_IT+0x80>
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	4a18      	ldr	r2, [pc, #96]	; (800631c <HAL_TIM_Base_Start_IT+0xdc>)
 80062bc:	4293      	cmp	r3, r2
 80062be:	d111      	bne.n	80062e4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	689b      	ldr	r3, [r3, #8]
 80062c6:	f003 0307 	and.w	r3, r3, #7
 80062ca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	2b06      	cmp	r3, #6
 80062d0:	d010      	beq.n	80062f4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	681a      	ldr	r2, [r3, #0]
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f042 0201 	orr.w	r2, r2, #1
 80062e0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062e2:	e007      	b.n	80062f4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	681a      	ldr	r2, [r3, #0]
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	f042 0201 	orr.w	r2, r2, #1
 80062f2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80062f4:	2300      	movs	r3, #0
}
 80062f6:	4618      	mov	r0, r3
 80062f8:	3714      	adds	r7, #20
 80062fa:	46bd      	mov	sp, r7
 80062fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006300:	4770      	bx	lr
 8006302:	bf00      	nop
 8006304:	40010000 	.word	0x40010000
 8006308:	40000400 	.word	0x40000400
 800630c:	40000800 	.word	0x40000800
 8006310:	40000c00 	.word	0x40000c00
 8006314:	40010400 	.word	0x40010400
 8006318:	40014000 	.word	0x40014000
 800631c:	40001800 	.word	0x40001800

08006320 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006320:	b580      	push	{r7, lr}
 8006322:	b082      	sub	sp, #8
 8006324:	af00      	add	r7, sp, #0
 8006326:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2b00      	cmp	r3, #0
 800632c:	d101      	bne.n	8006332 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800632e:	2301      	movs	r3, #1
 8006330:	e041      	b.n	80063b6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006338:	b2db      	uxtb	r3, r3
 800633a:	2b00      	cmp	r3, #0
 800633c:	d106      	bne.n	800634c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2200      	movs	r2, #0
 8006342:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006346:	6878      	ldr	r0, [r7, #4]
 8006348:	f000 f839 	bl	80063be <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2202      	movs	r2, #2
 8006350:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681a      	ldr	r2, [r3, #0]
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	3304      	adds	r3, #4
 800635c:	4619      	mov	r1, r3
 800635e:	4610      	mov	r0, r2
 8006360:	f000 fbdc 	bl	8006b1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2201      	movs	r2, #1
 8006368:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2201      	movs	r2, #1
 8006370:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2201      	movs	r2, #1
 8006378:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2201      	movs	r2, #1
 8006380:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2201      	movs	r2, #1
 8006388:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2201      	movs	r2, #1
 8006390:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2201      	movs	r2, #1
 8006398:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2201      	movs	r2, #1
 80063a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2201      	movs	r2, #1
 80063a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	2201      	movs	r2, #1
 80063b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80063b4:	2300      	movs	r3, #0
}
 80063b6:	4618      	mov	r0, r3
 80063b8:	3708      	adds	r7, #8
 80063ba:	46bd      	mov	sp, r7
 80063bc:	bd80      	pop	{r7, pc}

080063be <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80063be:	b480      	push	{r7}
 80063c0:	b083      	sub	sp, #12
 80063c2:	af00      	add	r7, sp, #0
 80063c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80063c6:	bf00      	nop
 80063c8:	370c      	adds	r7, #12
 80063ca:	46bd      	mov	sp, r7
 80063cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d0:	4770      	bx	lr

080063d2 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80063d2:	b580      	push	{r7, lr}
 80063d4:	b082      	sub	sp, #8
 80063d6:	af00      	add	r7, sp, #0
 80063d8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d101      	bne.n	80063e4 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80063e0:	2301      	movs	r3, #1
 80063e2:	e041      	b.n	8006468 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80063ea:	b2db      	uxtb	r3, r3
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d106      	bne.n	80063fe <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2200      	movs	r2, #0
 80063f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80063f8:	6878      	ldr	r0, [r7, #4]
 80063fa:	f000 f839 	bl	8006470 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2202      	movs	r2, #2
 8006402:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681a      	ldr	r2, [r3, #0]
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	3304      	adds	r3, #4
 800640e:	4619      	mov	r1, r3
 8006410:	4610      	mov	r0, r2
 8006412:	f000 fb83 	bl	8006b1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2201      	movs	r2, #1
 800641a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	2201      	movs	r2, #1
 8006422:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	2201      	movs	r2, #1
 800642a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2201      	movs	r2, #1
 8006432:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	2201      	movs	r2, #1
 800643a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	2201      	movs	r2, #1
 8006442:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	2201      	movs	r2, #1
 800644a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	2201      	movs	r2, #1
 8006452:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	2201      	movs	r2, #1
 800645a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	2201      	movs	r2, #1
 8006462:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006466:	2300      	movs	r3, #0
}
 8006468:	4618      	mov	r0, r3
 800646a:	3708      	adds	r7, #8
 800646c:	46bd      	mov	sp, r7
 800646e:	bd80      	pop	{r7, pc}

08006470 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8006470:	b480      	push	{r7}
 8006472:	b083      	sub	sp, #12
 8006474:	af00      	add	r7, sp, #0
 8006476:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8006478:	bf00      	nop
 800647a:	370c      	adds	r7, #12
 800647c:	46bd      	mov	sp, r7
 800647e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006482:	4770      	bx	lr

08006484 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006484:	b580      	push	{r7, lr}
 8006486:	b082      	sub	sp, #8
 8006488:	af00      	add	r7, sp, #0
 800648a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	691b      	ldr	r3, [r3, #16]
 8006492:	f003 0302 	and.w	r3, r3, #2
 8006496:	2b02      	cmp	r3, #2
 8006498:	d122      	bne.n	80064e0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	68db      	ldr	r3, [r3, #12]
 80064a0:	f003 0302 	and.w	r3, r3, #2
 80064a4:	2b02      	cmp	r3, #2
 80064a6:	d11b      	bne.n	80064e0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	f06f 0202 	mvn.w	r2, #2
 80064b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	2201      	movs	r2, #1
 80064b6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	699b      	ldr	r3, [r3, #24]
 80064be:	f003 0303 	and.w	r3, r3, #3
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d003      	beq.n	80064ce <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80064c6:	6878      	ldr	r0, [r7, #4]
 80064c8:	f7fc fc0a 	bl	8002ce0 <HAL_TIM_IC_CaptureCallback>
 80064cc:	e005      	b.n	80064da <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80064ce:	6878      	ldr	r0, [r7, #4]
 80064d0:	f000 fb05 	bl	8006ade <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064d4:	6878      	ldr	r0, [r7, #4]
 80064d6:	f000 fb0c 	bl	8006af2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	2200      	movs	r2, #0
 80064de:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	691b      	ldr	r3, [r3, #16]
 80064e6:	f003 0304 	and.w	r3, r3, #4
 80064ea:	2b04      	cmp	r3, #4
 80064ec:	d122      	bne.n	8006534 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	68db      	ldr	r3, [r3, #12]
 80064f4:	f003 0304 	and.w	r3, r3, #4
 80064f8:	2b04      	cmp	r3, #4
 80064fa:	d11b      	bne.n	8006534 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f06f 0204 	mvn.w	r2, #4
 8006504:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	2202      	movs	r2, #2
 800650a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	699b      	ldr	r3, [r3, #24]
 8006512:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006516:	2b00      	cmp	r3, #0
 8006518:	d003      	beq.n	8006522 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800651a:	6878      	ldr	r0, [r7, #4]
 800651c:	f7fc fbe0 	bl	8002ce0 <HAL_TIM_IC_CaptureCallback>
 8006520:	e005      	b.n	800652e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006522:	6878      	ldr	r0, [r7, #4]
 8006524:	f000 fadb 	bl	8006ade <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006528:	6878      	ldr	r0, [r7, #4]
 800652a:	f000 fae2 	bl	8006af2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	2200      	movs	r2, #0
 8006532:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	691b      	ldr	r3, [r3, #16]
 800653a:	f003 0308 	and.w	r3, r3, #8
 800653e:	2b08      	cmp	r3, #8
 8006540:	d122      	bne.n	8006588 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	68db      	ldr	r3, [r3, #12]
 8006548:	f003 0308 	and.w	r3, r3, #8
 800654c:	2b08      	cmp	r3, #8
 800654e:	d11b      	bne.n	8006588 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f06f 0208 	mvn.w	r2, #8
 8006558:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	2204      	movs	r2, #4
 800655e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	69db      	ldr	r3, [r3, #28]
 8006566:	f003 0303 	and.w	r3, r3, #3
 800656a:	2b00      	cmp	r3, #0
 800656c:	d003      	beq.n	8006576 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800656e:	6878      	ldr	r0, [r7, #4]
 8006570:	f7fc fbb6 	bl	8002ce0 <HAL_TIM_IC_CaptureCallback>
 8006574:	e005      	b.n	8006582 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006576:	6878      	ldr	r0, [r7, #4]
 8006578:	f000 fab1 	bl	8006ade <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800657c:	6878      	ldr	r0, [r7, #4]
 800657e:	f000 fab8 	bl	8006af2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	2200      	movs	r2, #0
 8006586:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	691b      	ldr	r3, [r3, #16]
 800658e:	f003 0310 	and.w	r3, r3, #16
 8006592:	2b10      	cmp	r3, #16
 8006594:	d122      	bne.n	80065dc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	68db      	ldr	r3, [r3, #12]
 800659c:	f003 0310 	and.w	r3, r3, #16
 80065a0:	2b10      	cmp	r3, #16
 80065a2:	d11b      	bne.n	80065dc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f06f 0210 	mvn.w	r2, #16
 80065ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	2208      	movs	r2, #8
 80065b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	69db      	ldr	r3, [r3, #28]
 80065ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d003      	beq.n	80065ca <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80065c2:	6878      	ldr	r0, [r7, #4]
 80065c4:	f7fc fb8c 	bl	8002ce0 <HAL_TIM_IC_CaptureCallback>
 80065c8:	e005      	b.n	80065d6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80065ca:	6878      	ldr	r0, [r7, #4]
 80065cc:	f000 fa87 	bl	8006ade <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065d0:	6878      	ldr	r0, [r7, #4]
 80065d2:	f000 fa8e 	bl	8006af2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	2200      	movs	r2, #0
 80065da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	691b      	ldr	r3, [r3, #16]
 80065e2:	f003 0301 	and.w	r3, r3, #1
 80065e6:	2b01      	cmp	r3, #1
 80065e8:	d10e      	bne.n	8006608 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	68db      	ldr	r3, [r3, #12]
 80065f0:	f003 0301 	and.w	r3, r3, #1
 80065f4:	2b01      	cmp	r3, #1
 80065f6:	d107      	bne.n	8006608 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f06f 0201 	mvn.w	r2, #1
 8006600:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006602:	6878      	ldr	r0, [r7, #4]
 8006604:	f7fb f9e4 	bl	80019d0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	691b      	ldr	r3, [r3, #16]
 800660e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006612:	2b80      	cmp	r3, #128	; 0x80
 8006614:	d10e      	bne.n	8006634 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	68db      	ldr	r3, [r3, #12]
 800661c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006620:	2b80      	cmp	r3, #128	; 0x80
 8006622:	d107      	bne.n	8006634 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800662c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800662e:	6878      	ldr	r0, [r7, #4]
 8006630:	f000 ff60 	bl	80074f4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	691b      	ldr	r3, [r3, #16]
 800663a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800663e:	2b40      	cmp	r3, #64	; 0x40
 8006640:	d10e      	bne.n	8006660 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	68db      	ldr	r3, [r3, #12]
 8006648:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800664c:	2b40      	cmp	r3, #64	; 0x40
 800664e:	d107      	bne.n	8006660 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006658:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800665a:	6878      	ldr	r0, [r7, #4]
 800665c:	f000 fa53 	bl	8006b06 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	691b      	ldr	r3, [r3, #16]
 8006666:	f003 0320 	and.w	r3, r3, #32
 800666a:	2b20      	cmp	r3, #32
 800666c:	d10e      	bne.n	800668c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	68db      	ldr	r3, [r3, #12]
 8006674:	f003 0320 	and.w	r3, r3, #32
 8006678:	2b20      	cmp	r3, #32
 800667a:	d107      	bne.n	800668c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	f06f 0220 	mvn.w	r2, #32
 8006684:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006686:	6878      	ldr	r0, [r7, #4]
 8006688:	f000 ff2a 	bl	80074e0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800668c:	bf00      	nop
 800668e:	3708      	adds	r7, #8
 8006690:	46bd      	mov	sp, r7
 8006692:	bd80      	pop	{r7, pc}

08006694 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006694:	b580      	push	{r7, lr}
 8006696:	b086      	sub	sp, #24
 8006698:	af00      	add	r7, sp, #0
 800669a:	60f8      	str	r0, [r7, #12]
 800669c:	60b9      	str	r1, [r7, #8]
 800669e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80066a0:	2300      	movs	r3, #0
 80066a2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80066aa:	2b01      	cmp	r3, #1
 80066ac:	d101      	bne.n	80066b2 <HAL_TIM_IC_ConfigChannel+0x1e>
 80066ae:	2302      	movs	r3, #2
 80066b0:	e088      	b.n	80067c4 <HAL_TIM_IC_ConfigChannel+0x130>
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	2201      	movs	r2, #1
 80066b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d11b      	bne.n	80066f8 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	6818      	ldr	r0, [r3, #0]
 80066c4:	68bb      	ldr	r3, [r7, #8]
 80066c6:	6819      	ldr	r1, [r3, #0]
 80066c8:	68bb      	ldr	r3, [r7, #8]
 80066ca:	685a      	ldr	r2, [r3, #4]
 80066cc:	68bb      	ldr	r3, [r7, #8]
 80066ce:	68db      	ldr	r3, [r3, #12]
 80066d0:	f000 fc74 	bl	8006fbc <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	699a      	ldr	r2, [r3, #24]
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	f022 020c 	bic.w	r2, r2, #12
 80066e2:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	6999      	ldr	r1, [r3, #24]
 80066ea:	68bb      	ldr	r3, [r7, #8]
 80066ec:	689a      	ldr	r2, [r3, #8]
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	430a      	orrs	r2, r1
 80066f4:	619a      	str	r2, [r3, #24]
 80066f6:	e060      	b.n	80067ba <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2b04      	cmp	r3, #4
 80066fc:	d11c      	bne.n	8006738 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	6818      	ldr	r0, [r3, #0]
 8006702:	68bb      	ldr	r3, [r7, #8]
 8006704:	6819      	ldr	r1, [r3, #0]
 8006706:	68bb      	ldr	r3, [r7, #8]
 8006708:	685a      	ldr	r2, [r3, #4]
 800670a:	68bb      	ldr	r3, [r7, #8]
 800670c:	68db      	ldr	r3, [r3, #12]
 800670e:	f000 fcf8 	bl	8007102 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	699a      	ldr	r2, [r3, #24]
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006720:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	6999      	ldr	r1, [r3, #24]
 8006728:	68bb      	ldr	r3, [r7, #8]
 800672a:	689b      	ldr	r3, [r3, #8]
 800672c:	021a      	lsls	r2, r3, #8
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	430a      	orrs	r2, r1
 8006734:	619a      	str	r2, [r3, #24]
 8006736:	e040      	b.n	80067ba <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2b08      	cmp	r3, #8
 800673c:	d11b      	bne.n	8006776 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	6818      	ldr	r0, [r3, #0]
 8006742:	68bb      	ldr	r3, [r7, #8]
 8006744:	6819      	ldr	r1, [r3, #0]
 8006746:	68bb      	ldr	r3, [r7, #8]
 8006748:	685a      	ldr	r2, [r3, #4]
 800674a:	68bb      	ldr	r3, [r7, #8]
 800674c:	68db      	ldr	r3, [r3, #12]
 800674e:	f000 fd45 	bl	80071dc <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	69da      	ldr	r2, [r3, #28]
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	f022 020c 	bic.w	r2, r2, #12
 8006760:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	69d9      	ldr	r1, [r3, #28]
 8006768:	68bb      	ldr	r3, [r7, #8]
 800676a:	689a      	ldr	r2, [r3, #8]
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	430a      	orrs	r2, r1
 8006772:	61da      	str	r2, [r3, #28]
 8006774:	e021      	b.n	80067ba <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2b0c      	cmp	r3, #12
 800677a:	d11c      	bne.n	80067b6 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	6818      	ldr	r0, [r3, #0]
 8006780:	68bb      	ldr	r3, [r7, #8]
 8006782:	6819      	ldr	r1, [r3, #0]
 8006784:	68bb      	ldr	r3, [r7, #8]
 8006786:	685a      	ldr	r2, [r3, #4]
 8006788:	68bb      	ldr	r3, [r7, #8]
 800678a:	68db      	ldr	r3, [r3, #12]
 800678c:	f000 fd62 	bl	8007254 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	69da      	ldr	r2, [r3, #28]
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800679e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	69d9      	ldr	r1, [r3, #28]
 80067a6:	68bb      	ldr	r3, [r7, #8]
 80067a8:	689b      	ldr	r3, [r3, #8]
 80067aa:	021a      	lsls	r2, r3, #8
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	430a      	orrs	r2, r1
 80067b2:	61da      	str	r2, [r3, #28]
 80067b4:	e001      	b.n	80067ba <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80067b6:	2301      	movs	r3, #1
 80067b8:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	2200      	movs	r2, #0
 80067be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80067c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80067c4:	4618      	mov	r0, r3
 80067c6:	3718      	adds	r7, #24
 80067c8:	46bd      	mov	sp, r7
 80067ca:	bd80      	pop	{r7, pc}

080067cc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80067cc:	b580      	push	{r7, lr}
 80067ce:	b086      	sub	sp, #24
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	60f8      	str	r0, [r7, #12]
 80067d4:	60b9      	str	r1, [r7, #8]
 80067d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80067d8:	2300      	movs	r3, #0
 80067da:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80067e2:	2b01      	cmp	r3, #1
 80067e4:	d101      	bne.n	80067ea <HAL_TIM_PWM_ConfigChannel+0x1e>
 80067e6:	2302      	movs	r3, #2
 80067e8:	e0ae      	b.n	8006948 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	2201      	movs	r2, #1
 80067ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	2b0c      	cmp	r3, #12
 80067f6:	f200 809f 	bhi.w	8006938 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80067fa:	a201      	add	r2, pc, #4	; (adr r2, 8006800 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80067fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006800:	08006835 	.word	0x08006835
 8006804:	08006939 	.word	0x08006939
 8006808:	08006939 	.word	0x08006939
 800680c:	08006939 	.word	0x08006939
 8006810:	08006875 	.word	0x08006875
 8006814:	08006939 	.word	0x08006939
 8006818:	08006939 	.word	0x08006939
 800681c:	08006939 	.word	0x08006939
 8006820:	080068b7 	.word	0x080068b7
 8006824:	08006939 	.word	0x08006939
 8006828:	08006939 	.word	0x08006939
 800682c:	08006939 	.word	0x08006939
 8006830:	080068f7 	.word	0x080068f7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	68b9      	ldr	r1, [r7, #8]
 800683a:	4618      	mov	r0, r3
 800683c:	f000 fa0e 	bl	8006c5c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	699a      	ldr	r2, [r3, #24]
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f042 0208 	orr.w	r2, r2, #8
 800684e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	699a      	ldr	r2, [r3, #24]
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	f022 0204 	bic.w	r2, r2, #4
 800685e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	6999      	ldr	r1, [r3, #24]
 8006866:	68bb      	ldr	r3, [r7, #8]
 8006868:	691a      	ldr	r2, [r3, #16]
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	430a      	orrs	r2, r1
 8006870:	619a      	str	r2, [r3, #24]
      break;
 8006872:	e064      	b.n	800693e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	68b9      	ldr	r1, [r7, #8]
 800687a:	4618      	mov	r0, r3
 800687c:	f000 fa5e 	bl	8006d3c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	699a      	ldr	r2, [r3, #24]
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800688e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	699a      	ldr	r2, [r3, #24]
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800689e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	6999      	ldr	r1, [r3, #24]
 80068a6:	68bb      	ldr	r3, [r7, #8]
 80068a8:	691b      	ldr	r3, [r3, #16]
 80068aa:	021a      	lsls	r2, r3, #8
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	430a      	orrs	r2, r1
 80068b2:	619a      	str	r2, [r3, #24]
      break;
 80068b4:	e043      	b.n	800693e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	68b9      	ldr	r1, [r7, #8]
 80068bc:	4618      	mov	r0, r3
 80068be:	f000 fab3 	bl	8006e28 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	69da      	ldr	r2, [r3, #28]
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	f042 0208 	orr.w	r2, r2, #8
 80068d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	69da      	ldr	r2, [r3, #28]
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	f022 0204 	bic.w	r2, r2, #4
 80068e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	69d9      	ldr	r1, [r3, #28]
 80068e8:	68bb      	ldr	r3, [r7, #8]
 80068ea:	691a      	ldr	r2, [r3, #16]
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	430a      	orrs	r2, r1
 80068f2:	61da      	str	r2, [r3, #28]
      break;
 80068f4:	e023      	b.n	800693e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	68b9      	ldr	r1, [r7, #8]
 80068fc:	4618      	mov	r0, r3
 80068fe:	f000 fb07 	bl	8006f10 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	69da      	ldr	r2, [r3, #28]
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006910:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	69da      	ldr	r2, [r3, #28]
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006920:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	69d9      	ldr	r1, [r3, #28]
 8006928:	68bb      	ldr	r3, [r7, #8]
 800692a:	691b      	ldr	r3, [r3, #16]
 800692c:	021a      	lsls	r2, r3, #8
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	430a      	orrs	r2, r1
 8006934:	61da      	str	r2, [r3, #28]
      break;
 8006936:	e002      	b.n	800693e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006938:	2301      	movs	r3, #1
 800693a:	75fb      	strb	r3, [r7, #23]
      break;
 800693c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	2200      	movs	r2, #0
 8006942:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006946:	7dfb      	ldrb	r3, [r7, #23]
}
 8006948:	4618      	mov	r0, r3
 800694a:	3718      	adds	r7, #24
 800694c:	46bd      	mov	sp, r7
 800694e:	bd80      	pop	{r7, pc}

08006950 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006950:	b580      	push	{r7, lr}
 8006952:	b084      	sub	sp, #16
 8006954:	af00      	add	r7, sp, #0
 8006956:	6078      	str	r0, [r7, #4]
 8006958:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800695a:	2300      	movs	r3, #0
 800695c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006964:	2b01      	cmp	r3, #1
 8006966:	d101      	bne.n	800696c <HAL_TIM_ConfigClockSource+0x1c>
 8006968:	2302      	movs	r3, #2
 800696a:	e0b4      	b.n	8006ad6 <HAL_TIM_ConfigClockSource+0x186>
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	2201      	movs	r2, #1
 8006970:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	2202      	movs	r2, #2
 8006978:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	689b      	ldr	r3, [r3, #8]
 8006982:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006984:	68bb      	ldr	r3, [r7, #8]
 8006986:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800698a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800698c:	68bb      	ldr	r3, [r7, #8]
 800698e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006992:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	68ba      	ldr	r2, [r7, #8]
 800699a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800699c:	683b      	ldr	r3, [r7, #0]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80069a4:	d03e      	beq.n	8006a24 <HAL_TIM_ConfigClockSource+0xd4>
 80069a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80069aa:	f200 8087 	bhi.w	8006abc <HAL_TIM_ConfigClockSource+0x16c>
 80069ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069b2:	f000 8086 	beq.w	8006ac2 <HAL_TIM_ConfigClockSource+0x172>
 80069b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069ba:	d87f      	bhi.n	8006abc <HAL_TIM_ConfigClockSource+0x16c>
 80069bc:	2b70      	cmp	r3, #112	; 0x70
 80069be:	d01a      	beq.n	80069f6 <HAL_TIM_ConfigClockSource+0xa6>
 80069c0:	2b70      	cmp	r3, #112	; 0x70
 80069c2:	d87b      	bhi.n	8006abc <HAL_TIM_ConfigClockSource+0x16c>
 80069c4:	2b60      	cmp	r3, #96	; 0x60
 80069c6:	d050      	beq.n	8006a6a <HAL_TIM_ConfigClockSource+0x11a>
 80069c8:	2b60      	cmp	r3, #96	; 0x60
 80069ca:	d877      	bhi.n	8006abc <HAL_TIM_ConfigClockSource+0x16c>
 80069cc:	2b50      	cmp	r3, #80	; 0x50
 80069ce:	d03c      	beq.n	8006a4a <HAL_TIM_ConfigClockSource+0xfa>
 80069d0:	2b50      	cmp	r3, #80	; 0x50
 80069d2:	d873      	bhi.n	8006abc <HAL_TIM_ConfigClockSource+0x16c>
 80069d4:	2b40      	cmp	r3, #64	; 0x40
 80069d6:	d058      	beq.n	8006a8a <HAL_TIM_ConfigClockSource+0x13a>
 80069d8:	2b40      	cmp	r3, #64	; 0x40
 80069da:	d86f      	bhi.n	8006abc <HAL_TIM_ConfigClockSource+0x16c>
 80069dc:	2b30      	cmp	r3, #48	; 0x30
 80069de:	d064      	beq.n	8006aaa <HAL_TIM_ConfigClockSource+0x15a>
 80069e0:	2b30      	cmp	r3, #48	; 0x30
 80069e2:	d86b      	bhi.n	8006abc <HAL_TIM_ConfigClockSource+0x16c>
 80069e4:	2b20      	cmp	r3, #32
 80069e6:	d060      	beq.n	8006aaa <HAL_TIM_ConfigClockSource+0x15a>
 80069e8:	2b20      	cmp	r3, #32
 80069ea:	d867      	bhi.n	8006abc <HAL_TIM_ConfigClockSource+0x16c>
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d05c      	beq.n	8006aaa <HAL_TIM_ConfigClockSource+0x15a>
 80069f0:	2b10      	cmp	r3, #16
 80069f2:	d05a      	beq.n	8006aaa <HAL_TIM_ConfigClockSource+0x15a>
 80069f4:	e062      	b.n	8006abc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	6818      	ldr	r0, [r3, #0]
 80069fa:	683b      	ldr	r3, [r7, #0]
 80069fc:	6899      	ldr	r1, [r3, #8]
 80069fe:	683b      	ldr	r3, [r7, #0]
 8006a00:	685a      	ldr	r2, [r3, #4]
 8006a02:	683b      	ldr	r3, [r7, #0]
 8006a04:	68db      	ldr	r3, [r3, #12]
 8006a06:	f000 fc7d 	bl	8007304 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	689b      	ldr	r3, [r3, #8]
 8006a10:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006a12:	68bb      	ldr	r3, [r7, #8]
 8006a14:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006a18:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	68ba      	ldr	r2, [r7, #8]
 8006a20:	609a      	str	r2, [r3, #8]
      break;
 8006a22:	e04f      	b.n	8006ac4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	6818      	ldr	r0, [r3, #0]
 8006a28:	683b      	ldr	r3, [r7, #0]
 8006a2a:	6899      	ldr	r1, [r3, #8]
 8006a2c:	683b      	ldr	r3, [r7, #0]
 8006a2e:	685a      	ldr	r2, [r3, #4]
 8006a30:	683b      	ldr	r3, [r7, #0]
 8006a32:	68db      	ldr	r3, [r3, #12]
 8006a34:	f000 fc66 	bl	8007304 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	689a      	ldr	r2, [r3, #8]
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006a46:	609a      	str	r2, [r3, #8]
      break;
 8006a48:	e03c      	b.n	8006ac4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	6818      	ldr	r0, [r3, #0]
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	6859      	ldr	r1, [r3, #4]
 8006a52:	683b      	ldr	r3, [r7, #0]
 8006a54:	68db      	ldr	r3, [r3, #12]
 8006a56:	461a      	mov	r2, r3
 8006a58:	f000 fb24 	bl	80070a4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	2150      	movs	r1, #80	; 0x50
 8006a62:	4618      	mov	r0, r3
 8006a64:	f000 fc33 	bl	80072ce <TIM_ITRx_SetConfig>
      break;
 8006a68:	e02c      	b.n	8006ac4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	6818      	ldr	r0, [r3, #0]
 8006a6e:	683b      	ldr	r3, [r7, #0]
 8006a70:	6859      	ldr	r1, [r3, #4]
 8006a72:	683b      	ldr	r3, [r7, #0]
 8006a74:	68db      	ldr	r3, [r3, #12]
 8006a76:	461a      	mov	r2, r3
 8006a78:	f000 fb80 	bl	800717c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	2160      	movs	r1, #96	; 0x60
 8006a82:	4618      	mov	r0, r3
 8006a84:	f000 fc23 	bl	80072ce <TIM_ITRx_SetConfig>
      break;
 8006a88:	e01c      	b.n	8006ac4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	6818      	ldr	r0, [r3, #0]
 8006a8e:	683b      	ldr	r3, [r7, #0]
 8006a90:	6859      	ldr	r1, [r3, #4]
 8006a92:	683b      	ldr	r3, [r7, #0]
 8006a94:	68db      	ldr	r3, [r3, #12]
 8006a96:	461a      	mov	r2, r3
 8006a98:	f000 fb04 	bl	80070a4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	2140      	movs	r1, #64	; 0x40
 8006aa2:	4618      	mov	r0, r3
 8006aa4:	f000 fc13 	bl	80072ce <TIM_ITRx_SetConfig>
      break;
 8006aa8:	e00c      	b.n	8006ac4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681a      	ldr	r2, [r3, #0]
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	4619      	mov	r1, r3
 8006ab4:	4610      	mov	r0, r2
 8006ab6:	f000 fc0a 	bl	80072ce <TIM_ITRx_SetConfig>
      break;
 8006aba:	e003      	b.n	8006ac4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006abc:	2301      	movs	r3, #1
 8006abe:	73fb      	strb	r3, [r7, #15]
      break;
 8006ac0:	e000      	b.n	8006ac4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006ac2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	2201      	movs	r2, #1
 8006ac8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	2200      	movs	r2, #0
 8006ad0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006ad4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ad6:	4618      	mov	r0, r3
 8006ad8:	3710      	adds	r7, #16
 8006ada:	46bd      	mov	sp, r7
 8006adc:	bd80      	pop	{r7, pc}

08006ade <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006ade:	b480      	push	{r7}
 8006ae0:	b083      	sub	sp, #12
 8006ae2:	af00      	add	r7, sp, #0
 8006ae4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006ae6:	bf00      	nop
 8006ae8:	370c      	adds	r7, #12
 8006aea:	46bd      	mov	sp, r7
 8006aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af0:	4770      	bx	lr

08006af2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006af2:	b480      	push	{r7}
 8006af4:	b083      	sub	sp, #12
 8006af6:	af00      	add	r7, sp, #0
 8006af8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006afa:	bf00      	nop
 8006afc:	370c      	adds	r7, #12
 8006afe:	46bd      	mov	sp, r7
 8006b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b04:	4770      	bx	lr

08006b06 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006b06:	b480      	push	{r7}
 8006b08:	b083      	sub	sp, #12
 8006b0a:	af00      	add	r7, sp, #0
 8006b0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006b0e:	bf00      	nop
 8006b10:	370c      	adds	r7, #12
 8006b12:	46bd      	mov	sp, r7
 8006b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b18:	4770      	bx	lr
	...

08006b1c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006b1c:	b480      	push	{r7}
 8006b1e:	b085      	sub	sp, #20
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	6078      	str	r0, [r7, #4]
 8006b24:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	4a40      	ldr	r2, [pc, #256]	; (8006c30 <TIM_Base_SetConfig+0x114>)
 8006b30:	4293      	cmp	r3, r2
 8006b32:	d013      	beq.n	8006b5c <TIM_Base_SetConfig+0x40>
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b3a:	d00f      	beq.n	8006b5c <TIM_Base_SetConfig+0x40>
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	4a3d      	ldr	r2, [pc, #244]	; (8006c34 <TIM_Base_SetConfig+0x118>)
 8006b40:	4293      	cmp	r3, r2
 8006b42:	d00b      	beq.n	8006b5c <TIM_Base_SetConfig+0x40>
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	4a3c      	ldr	r2, [pc, #240]	; (8006c38 <TIM_Base_SetConfig+0x11c>)
 8006b48:	4293      	cmp	r3, r2
 8006b4a:	d007      	beq.n	8006b5c <TIM_Base_SetConfig+0x40>
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	4a3b      	ldr	r2, [pc, #236]	; (8006c3c <TIM_Base_SetConfig+0x120>)
 8006b50:	4293      	cmp	r3, r2
 8006b52:	d003      	beq.n	8006b5c <TIM_Base_SetConfig+0x40>
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	4a3a      	ldr	r2, [pc, #232]	; (8006c40 <TIM_Base_SetConfig+0x124>)
 8006b58:	4293      	cmp	r3, r2
 8006b5a:	d108      	bne.n	8006b6e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b62:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006b64:	683b      	ldr	r3, [r7, #0]
 8006b66:	685b      	ldr	r3, [r3, #4]
 8006b68:	68fa      	ldr	r2, [r7, #12]
 8006b6a:	4313      	orrs	r3, r2
 8006b6c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	4a2f      	ldr	r2, [pc, #188]	; (8006c30 <TIM_Base_SetConfig+0x114>)
 8006b72:	4293      	cmp	r3, r2
 8006b74:	d02b      	beq.n	8006bce <TIM_Base_SetConfig+0xb2>
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b7c:	d027      	beq.n	8006bce <TIM_Base_SetConfig+0xb2>
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	4a2c      	ldr	r2, [pc, #176]	; (8006c34 <TIM_Base_SetConfig+0x118>)
 8006b82:	4293      	cmp	r3, r2
 8006b84:	d023      	beq.n	8006bce <TIM_Base_SetConfig+0xb2>
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	4a2b      	ldr	r2, [pc, #172]	; (8006c38 <TIM_Base_SetConfig+0x11c>)
 8006b8a:	4293      	cmp	r3, r2
 8006b8c:	d01f      	beq.n	8006bce <TIM_Base_SetConfig+0xb2>
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	4a2a      	ldr	r2, [pc, #168]	; (8006c3c <TIM_Base_SetConfig+0x120>)
 8006b92:	4293      	cmp	r3, r2
 8006b94:	d01b      	beq.n	8006bce <TIM_Base_SetConfig+0xb2>
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	4a29      	ldr	r2, [pc, #164]	; (8006c40 <TIM_Base_SetConfig+0x124>)
 8006b9a:	4293      	cmp	r3, r2
 8006b9c:	d017      	beq.n	8006bce <TIM_Base_SetConfig+0xb2>
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	4a28      	ldr	r2, [pc, #160]	; (8006c44 <TIM_Base_SetConfig+0x128>)
 8006ba2:	4293      	cmp	r3, r2
 8006ba4:	d013      	beq.n	8006bce <TIM_Base_SetConfig+0xb2>
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	4a27      	ldr	r2, [pc, #156]	; (8006c48 <TIM_Base_SetConfig+0x12c>)
 8006baa:	4293      	cmp	r3, r2
 8006bac:	d00f      	beq.n	8006bce <TIM_Base_SetConfig+0xb2>
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	4a26      	ldr	r2, [pc, #152]	; (8006c4c <TIM_Base_SetConfig+0x130>)
 8006bb2:	4293      	cmp	r3, r2
 8006bb4:	d00b      	beq.n	8006bce <TIM_Base_SetConfig+0xb2>
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	4a25      	ldr	r2, [pc, #148]	; (8006c50 <TIM_Base_SetConfig+0x134>)
 8006bba:	4293      	cmp	r3, r2
 8006bbc:	d007      	beq.n	8006bce <TIM_Base_SetConfig+0xb2>
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	4a24      	ldr	r2, [pc, #144]	; (8006c54 <TIM_Base_SetConfig+0x138>)
 8006bc2:	4293      	cmp	r3, r2
 8006bc4:	d003      	beq.n	8006bce <TIM_Base_SetConfig+0xb2>
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	4a23      	ldr	r2, [pc, #140]	; (8006c58 <TIM_Base_SetConfig+0x13c>)
 8006bca:	4293      	cmp	r3, r2
 8006bcc:	d108      	bne.n	8006be0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006bd4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006bd6:	683b      	ldr	r3, [r7, #0]
 8006bd8:	68db      	ldr	r3, [r3, #12]
 8006bda:	68fa      	ldr	r2, [r7, #12]
 8006bdc:	4313      	orrs	r3, r2
 8006bde:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006be6:	683b      	ldr	r3, [r7, #0]
 8006be8:	695b      	ldr	r3, [r3, #20]
 8006bea:	4313      	orrs	r3, r2
 8006bec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	68fa      	ldr	r2, [r7, #12]
 8006bf2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006bf4:	683b      	ldr	r3, [r7, #0]
 8006bf6:	689a      	ldr	r2, [r3, #8]
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	681a      	ldr	r2, [r3, #0]
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	4a0a      	ldr	r2, [pc, #40]	; (8006c30 <TIM_Base_SetConfig+0x114>)
 8006c08:	4293      	cmp	r3, r2
 8006c0a:	d003      	beq.n	8006c14 <TIM_Base_SetConfig+0xf8>
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	4a0c      	ldr	r2, [pc, #48]	; (8006c40 <TIM_Base_SetConfig+0x124>)
 8006c10:	4293      	cmp	r3, r2
 8006c12:	d103      	bne.n	8006c1c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006c14:	683b      	ldr	r3, [r7, #0]
 8006c16:	691a      	ldr	r2, [r3, #16]
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2201      	movs	r2, #1
 8006c20:	615a      	str	r2, [r3, #20]
}
 8006c22:	bf00      	nop
 8006c24:	3714      	adds	r7, #20
 8006c26:	46bd      	mov	sp, r7
 8006c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2c:	4770      	bx	lr
 8006c2e:	bf00      	nop
 8006c30:	40010000 	.word	0x40010000
 8006c34:	40000400 	.word	0x40000400
 8006c38:	40000800 	.word	0x40000800
 8006c3c:	40000c00 	.word	0x40000c00
 8006c40:	40010400 	.word	0x40010400
 8006c44:	40014000 	.word	0x40014000
 8006c48:	40014400 	.word	0x40014400
 8006c4c:	40014800 	.word	0x40014800
 8006c50:	40001800 	.word	0x40001800
 8006c54:	40001c00 	.word	0x40001c00
 8006c58:	40002000 	.word	0x40002000

08006c5c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006c5c:	b480      	push	{r7}
 8006c5e:	b087      	sub	sp, #28
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	6078      	str	r0, [r7, #4]
 8006c64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	6a1b      	ldr	r3, [r3, #32]
 8006c6a:	f023 0201 	bic.w	r2, r3, #1
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	6a1b      	ldr	r3, [r3, #32]
 8006c76:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	685b      	ldr	r3, [r3, #4]
 8006c7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	699b      	ldr	r3, [r3, #24]
 8006c82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	f023 0303 	bic.w	r3, r3, #3
 8006c92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006c94:	683b      	ldr	r3, [r7, #0]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	68fa      	ldr	r2, [r7, #12]
 8006c9a:	4313      	orrs	r3, r2
 8006c9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006c9e:	697b      	ldr	r3, [r7, #20]
 8006ca0:	f023 0302 	bic.w	r3, r3, #2
 8006ca4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006ca6:	683b      	ldr	r3, [r7, #0]
 8006ca8:	689b      	ldr	r3, [r3, #8]
 8006caa:	697a      	ldr	r2, [r7, #20]
 8006cac:	4313      	orrs	r3, r2
 8006cae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	4a20      	ldr	r2, [pc, #128]	; (8006d34 <TIM_OC1_SetConfig+0xd8>)
 8006cb4:	4293      	cmp	r3, r2
 8006cb6:	d003      	beq.n	8006cc0 <TIM_OC1_SetConfig+0x64>
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	4a1f      	ldr	r2, [pc, #124]	; (8006d38 <TIM_OC1_SetConfig+0xdc>)
 8006cbc:	4293      	cmp	r3, r2
 8006cbe:	d10c      	bne.n	8006cda <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006cc0:	697b      	ldr	r3, [r7, #20]
 8006cc2:	f023 0308 	bic.w	r3, r3, #8
 8006cc6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	68db      	ldr	r3, [r3, #12]
 8006ccc:	697a      	ldr	r2, [r7, #20]
 8006cce:	4313      	orrs	r3, r2
 8006cd0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006cd2:	697b      	ldr	r3, [r7, #20]
 8006cd4:	f023 0304 	bic.w	r3, r3, #4
 8006cd8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	4a15      	ldr	r2, [pc, #84]	; (8006d34 <TIM_OC1_SetConfig+0xd8>)
 8006cde:	4293      	cmp	r3, r2
 8006ce0:	d003      	beq.n	8006cea <TIM_OC1_SetConfig+0x8e>
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	4a14      	ldr	r2, [pc, #80]	; (8006d38 <TIM_OC1_SetConfig+0xdc>)
 8006ce6:	4293      	cmp	r3, r2
 8006ce8:	d111      	bne.n	8006d0e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006cea:	693b      	ldr	r3, [r7, #16]
 8006cec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006cf0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006cf2:	693b      	ldr	r3, [r7, #16]
 8006cf4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006cf8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006cfa:	683b      	ldr	r3, [r7, #0]
 8006cfc:	695b      	ldr	r3, [r3, #20]
 8006cfe:	693a      	ldr	r2, [r7, #16]
 8006d00:	4313      	orrs	r3, r2
 8006d02:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006d04:	683b      	ldr	r3, [r7, #0]
 8006d06:	699b      	ldr	r3, [r3, #24]
 8006d08:	693a      	ldr	r2, [r7, #16]
 8006d0a:	4313      	orrs	r3, r2
 8006d0c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	693a      	ldr	r2, [r7, #16]
 8006d12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	68fa      	ldr	r2, [r7, #12]
 8006d18:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006d1a:	683b      	ldr	r3, [r7, #0]
 8006d1c:	685a      	ldr	r2, [r3, #4]
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	697a      	ldr	r2, [r7, #20]
 8006d26:	621a      	str	r2, [r3, #32]
}
 8006d28:	bf00      	nop
 8006d2a:	371c      	adds	r7, #28
 8006d2c:	46bd      	mov	sp, r7
 8006d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d32:	4770      	bx	lr
 8006d34:	40010000 	.word	0x40010000
 8006d38:	40010400 	.word	0x40010400

08006d3c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006d3c:	b480      	push	{r7}
 8006d3e:	b087      	sub	sp, #28
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	6078      	str	r0, [r7, #4]
 8006d44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	6a1b      	ldr	r3, [r3, #32]
 8006d4a:	f023 0210 	bic.w	r2, r3, #16
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	6a1b      	ldr	r3, [r3, #32]
 8006d56:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	685b      	ldr	r3, [r3, #4]
 8006d5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	699b      	ldr	r3, [r3, #24]
 8006d62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d72:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006d74:	683b      	ldr	r3, [r7, #0]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	021b      	lsls	r3, r3, #8
 8006d7a:	68fa      	ldr	r2, [r7, #12]
 8006d7c:	4313      	orrs	r3, r2
 8006d7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006d80:	697b      	ldr	r3, [r7, #20]
 8006d82:	f023 0320 	bic.w	r3, r3, #32
 8006d86:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006d88:	683b      	ldr	r3, [r7, #0]
 8006d8a:	689b      	ldr	r3, [r3, #8]
 8006d8c:	011b      	lsls	r3, r3, #4
 8006d8e:	697a      	ldr	r2, [r7, #20]
 8006d90:	4313      	orrs	r3, r2
 8006d92:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	4a22      	ldr	r2, [pc, #136]	; (8006e20 <TIM_OC2_SetConfig+0xe4>)
 8006d98:	4293      	cmp	r3, r2
 8006d9a:	d003      	beq.n	8006da4 <TIM_OC2_SetConfig+0x68>
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	4a21      	ldr	r2, [pc, #132]	; (8006e24 <TIM_OC2_SetConfig+0xe8>)
 8006da0:	4293      	cmp	r3, r2
 8006da2:	d10d      	bne.n	8006dc0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006da4:	697b      	ldr	r3, [r7, #20]
 8006da6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006daa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006dac:	683b      	ldr	r3, [r7, #0]
 8006dae:	68db      	ldr	r3, [r3, #12]
 8006db0:	011b      	lsls	r3, r3, #4
 8006db2:	697a      	ldr	r2, [r7, #20]
 8006db4:	4313      	orrs	r3, r2
 8006db6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006db8:	697b      	ldr	r3, [r7, #20]
 8006dba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006dbe:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	4a17      	ldr	r2, [pc, #92]	; (8006e20 <TIM_OC2_SetConfig+0xe4>)
 8006dc4:	4293      	cmp	r3, r2
 8006dc6:	d003      	beq.n	8006dd0 <TIM_OC2_SetConfig+0x94>
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	4a16      	ldr	r2, [pc, #88]	; (8006e24 <TIM_OC2_SetConfig+0xe8>)
 8006dcc:	4293      	cmp	r3, r2
 8006dce:	d113      	bne.n	8006df8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006dd0:	693b      	ldr	r3, [r7, #16]
 8006dd2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006dd6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006dd8:	693b      	ldr	r3, [r7, #16]
 8006dda:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006dde:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006de0:	683b      	ldr	r3, [r7, #0]
 8006de2:	695b      	ldr	r3, [r3, #20]
 8006de4:	009b      	lsls	r3, r3, #2
 8006de6:	693a      	ldr	r2, [r7, #16]
 8006de8:	4313      	orrs	r3, r2
 8006dea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006dec:	683b      	ldr	r3, [r7, #0]
 8006dee:	699b      	ldr	r3, [r3, #24]
 8006df0:	009b      	lsls	r3, r3, #2
 8006df2:	693a      	ldr	r2, [r7, #16]
 8006df4:	4313      	orrs	r3, r2
 8006df6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	693a      	ldr	r2, [r7, #16]
 8006dfc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	68fa      	ldr	r2, [r7, #12]
 8006e02:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006e04:	683b      	ldr	r3, [r7, #0]
 8006e06:	685a      	ldr	r2, [r3, #4]
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	697a      	ldr	r2, [r7, #20]
 8006e10:	621a      	str	r2, [r3, #32]
}
 8006e12:	bf00      	nop
 8006e14:	371c      	adds	r7, #28
 8006e16:	46bd      	mov	sp, r7
 8006e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1c:	4770      	bx	lr
 8006e1e:	bf00      	nop
 8006e20:	40010000 	.word	0x40010000
 8006e24:	40010400 	.word	0x40010400

08006e28 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006e28:	b480      	push	{r7}
 8006e2a:	b087      	sub	sp, #28
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	6078      	str	r0, [r7, #4]
 8006e30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	6a1b      	ldr	r3, [r3, #32]
 8006e36:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	6a1b      	ldr	r3, [r3, #32]
 8006e42:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	685b      	ldr	r3, [r3, #4]
 8006e48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	69db      	ldr	r3, [r3, #28]
 8006e4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	f023 0303 	bic.w	r3, r3, #3
 8006e5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006e60:	683b      	ldr	r3, [r7, #0]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	68fa      	ldr	r2, [r7, #12]
 8006e66:	4313      	orrs	r3, r2
 8006e68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006e6a:	697b      	ldr	r3, [r7, #20]
 8006e6c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006e70:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006e72:	683b      	ldr	r3, [r7, #0]
 8006e74:	689b      	ldr	r3, [r3, #8]
 8006e76:	021b      	lsls	r3, r3, #8
 8006e78:	697a      	ldr	r2, [r7, #20]
 8006e7a:	4313      	orrs	r3, r2
 8006e7c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	4a21      	ldr	r2, [pc, #132]	; (8006f08 <TIM_OC3_SetConfig+0xe0>)
 8006e82:	4293      	cmp	r3, r2
 8006e84:	d003      	beq.n	8006e8e <TIM_OC3_SetConfig+0x66>
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	4a20      	ldr	r2, [pc, #128]	; (8006f0c <TIM_OC3_SetConfig+0xe4>)
 8006e8a:	4293      	cmp	r3, r2
 8006e8c:	d10d      	bne.n	8006eaa <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006e8e:	697b      	ldr	r3, [r7, #20]
 8006e90:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006e94:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006e96:	683b      	ldr	r3, [r7, #0]
 8006e98:	68db      	ldr	r3, [r3, #12]
 8006e9a:	021b      	lsls	r3, r3, #8
 8006e9c:	697a      	ldr	r2, [r7, #20]
 8006e9e:	4313      	orrs	r3, r2
 8006ea0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006ea2:	697b      	ldr	r3, [r7, #20]
 8006ea4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006ea8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	4a16      	ldr	r2, [pc, #88]	; (8006f08 <TIM_OC3_SetConfig+0xe0>)
 8006eae:	4293      	cmp	r3, r2
 8006eb0:	d003      	beq.n	8006eba <TIM_OC3_SetConfig+0x92>
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	4a15      	ldr	r2, [pc, #84]	; (8006f0c <TIM_OC3_SetConfig+0xe4>)
 8006eb6:	4293      	cmp	r3, r2
 8006eb8:	d113      	bne.n	8006ee2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006eba:	693b      	ldr	r3, [r7, #16]
 8006ebc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006ec0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006ec2:	693b      	ldr	r3, [r7, #16]
 8006ec4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006ec8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006eca:	683b      	ldr	r3, [r7, #0]
 8006ecc:	695b      	ldr	r3, [r3, #20]
 8006ece:	011b      	lsls	r3, r3, #4
 8006ed0:	693a      	ldr	r2, [r7, #16]
 8006ed2:	4313      	orrs	r3, r2
 8006ed4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006ed6:	683b      	ldr	r3, [r7, #0]
 8006ed8:	699b      	ldr	r3, [r3, #24]
 8006eda:	011b      	lsls	r3, r3, #4
 8006edc:	693a      	ldr	r2, [r7, #16]
 8006ede:	4313      	orrs	r3, r2
 8006ee0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	693a      	ldr	r2, [r7, #16]
 8006ee6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	68fa      	ldr	r2, [r7, #12]
 8006eec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006eee:	683b      	ldr	r3, [r7, #0]
 8006ef0:	685a      	ldr	r2, [r3, #4]
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	697a      	ldr	r2, [r7, #20]
 8006efa:	621a      	str	r2, [r3, #32]
}
 8006efc:	bf00      	nop
 8006efe:	371c      	adds	r7, #28
 8006f00:	46bd      	mov	sp, r7
 8006f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f06:	4770      	bx	lr
 8006f08:	40010000 	.word	0x40010000
 8006f0c:	40010400 	.word	0x40010400

08006f10 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006f10:	b480      	push	{r7}
 8006f12:	b087      	sub	sp, #28
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	6078      	str	r0, [r7, #4]
 8006f18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	6a1b      	ldr	r3, [r3, #32]
 8006f1e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	6a1b      	ldr	r3, [r3, #32]
 8006f2a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	685b      	ldr	r3, [r3, #4]
 8006f30:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	69db      	ldr	r3, [r3, #28]
 8006f36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006f3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f46:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006f48:	683b      	ldr	r3, [r7, #0]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	021b      	lsls	r3, r3, #8
 8006f4e:	68fa      	ldr	r2, [r7, #12]
 8006f50:	4313      	orrs	r3, r2
 8006f52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006f54:	693b      	ldr	r3, [r7, #16]
 8006f56:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006f5a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006f5c:	683b      	ldr	r3, [r7, #0]
 8006f5e:	689b      	ldr	r3, [r3, #8]
 8006f60:	031b      	lsls	r3, r3, #12
 8006f62:	693a      	ldr	r2, [r7, #16]
 8006f64:	4313      	orrs	r3, r2
 8006f66:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	4a12      	ldr	r2, [pc, #72]	; (8006fb4 <TIM_OC4_SetConfig+0xa4>)
 8006f6c:	4293      	cmp	r3, r2
 8006f6e:	d003      	beq.n	8006f78 <TIM_OC4_SetConfig+0x68>
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	4a11      	ldr	r2, [pc, #68]	; (8006fb8 <TIM_OC4_SetConfig+0xa8>)
 8006f74:	4293      	cmp	r3, r2
 8006f76:	d109      	bne.n	8006f8c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006f78:	697b      	ldr	r3, [r7, #20]
 8006f7a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006f7e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006f80:	683b      	ldr	r3, [r7, #0]
 8006f82:	695b      	ldr	r3, [r3, #20]
 8006f84:	019b      	lsls	r3, r3, #6
 8006f86:	697a      	ldr	r2, [r7, #20]
 8006f88:	4313      	orrs	r3, r2
 8006f8a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	697a      	ldr	r2, [r7, #20]
 8006f90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	68fa      	ldr	r2, [r7, #12]
 8006f96:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	685a      	ldr	r2, [r3, #4]
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	693a      	ldr	r2, [r7, #16]
 8006fa4:	621a      	str	r2, [r3, #32]
}
 8006fa6:	bf00      	nop
 8006fa8:	371c      	adds	r7, #28
 8006faa:	46bd      	mov	sp, r7
 8006fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb0:	4770      	bx	lr
 8006fb2:	bf00      	nop
 8006fb4:	40010000 	.word	0x40010000
 8006fb8:	40010400 	.word	0x40010400

08006fbc <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006fbc:	b480      	push	{r7}
 8006fbe:	b087      	sub	sp, #28
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	60f8      	str	r0, [r7, #12]
 8006fc4:	60b9      	str	r1, [r7, #8]
 8006fc6:	607a      	str	r2, [r7, #4]
 8006fc8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	6a1b      	ldr	r3, [r3, #32]
 8006fce:	f023 0201 	bic.w	r2, r3, #1
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	699b      	ldr	r3, [r3, #24]
 8006fda:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	6a1b      	ldr	r3, [r3, #32]
 8006fe0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	4a28      	ldr	r2, [pc, #160]	; (8007088 <TIM_TI1_SetConfig+0xcc>)
 8006fe6:	4293      	cmp	r3, r2
 8006fe8:	d01b      	beq.n	8007022 <TIM_TI1_SetConfig+0x66>
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ff0:	d017      	beq.n	8007022 <TIM_TI1_SetConfig+0x66>
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	4a25      	ldr	r2, [pc, #148]	; (800708c <TIM_TI1_SetConfig+0xd0>)
 8006ff6:	4293      	cmp	r3, r2
 8006ff8:	d013      	beq.n	8007022 <TIM_TI1_SetConfig+0x66>
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	4a24      	ldr	r2, [pc, #144]	; (8007090 <TIM_TI1_SetConfig+0xd4>)
 8006ffe:	4293      	cmp	r3, r2
 8007000:	d00f      	beq.n	8007022 <TIM_TI1_SetConfig+0x66>
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	4a23      	ldr	r2, [pc, #140]	; (8007094 <TIM_TI1_SetConfig+0xd8>)
 8007006:	4293      	cmp	r3, r2
 8007008:	d00b      	beq.n	8007022 <TIM_TI1_SetConfig+0x66>
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	4a22      	ldr	r2, [pc, #136]	; (8007098 <TIM_TI1_SetConfig+0xdc>)
 800700e:	4293      	cmp	r3, r2
 8007010:	d007      	beq.n	8007022 <TIM_TI1_SetConfig+0x66>
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	4a21      	ldr	r2, [pc, #132]	; (800709c <TIM_TI1_SetConfig+0xe0>)
 8007016:	4293      	cmp	r3, r2
 8007018:	d003      	beq.n	8007022 <TIM_TI1_SetConfig+0x66>
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	4a20      	ldr	r2, [pc, #128]	; (80070a0 <TIM_TI1_SetConfig+0xe4>)
 800701e:	4293      	cmp	r3, r2
 8007020:	d101      	bne.n	8007026 <TIM_TI1_SetConfig+0x6a>
 8007022:	2301      	movs	r3, #1
 8007024:	e000      	b.n	8007028 <TIM_TI1_SetConfig+0x6c>
 8007026:	2300      	movs	r3, #0
 8007028:	2b00      	cmp	r3, #0
 800702a:	d008      	beq.n	800703e <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800702c:	697b      	ldr	r3, [r7, #20]
 800702e:	f023 0303 	bic.w	r3, r3, #3
 8007032:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007034:	697a      	ldr	r2, [r7, #20]
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	4313      	orrs	r3, r2
 800703a:	617b      	str	r3, [r7, #20]
 800703c:	e003      	b.n	8007046 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800703e:	697b      	ldr	r3, [r7, #20]
 8007040:	f043 0301 	orr.w	r3, r3, #1
 8007044:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007046:	697b      	ldr	r3, [r7, #20]
 8007048:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800704c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800704e:	683b      	ldr	r3, [r7, #0]
 8007050:	011b      	lsls	r3, r3, #4
 8007052:	b2db      	uxtb	r3, r3
 8007054:	697a      	ldr	r2, [r7, #20]
 8007056:	4313      	orrs	r3, r2
 8007058:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800705a:	693b      	ldr	r3, [r7, #16]
 800705c:	f023 030a 	bic.w	r3, r3, #10
 8007060:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007062:	68bb      	ldr	r3, [r7, #8]
 8007064:	f003 030a 	and.w	r3, r3, #10
 8007068:	693a      	ldr	r2, [r7, #16]
 800706a:	4313      	orrs	r3, r2
 800706c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	697a      	ldr	r2, [r7, #20]
 8007072:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	693a      	ldr	r2, [r7, #16]
 8007078:	621a      	str	r2, [r3, #32]
}
 800707a:	bf00      	nop
 800707c:	371c      	adds	r7, #28
 800707e:	46bd      	mov	sp, r7
 8007080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007084:	4770      	bx	lr
 8007086:	bf00      	nop
 8007088:	40010000 	.word	0x40010000
 800708c:	40000400 	.word	0x40000400
 8007090:	40000800 	.word	0x40000800
 8007094:	40000c00 	.word	0x40000c00
 8007098:	40010400 	.word	0x40010400
 800709c:	40014000 	.word	0x40014000
 80070a0:	40001800 	.word	0x40001800

080070a4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80070a4:	b480      	push	{r7}
 80070a6:	b087      	sub	sp, #28
 80070a8:	af00      	add	r7, sp, #0
 80070aa:	60f8      	str	r0, [r7, #12]
 80070ac:	60b9      	str	r1, [r7, #8]
 80070ae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	6a1b      	ldr	r3, [r3, #32]
 80070b4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	6a1b      	ldr	r3, [r3, #32]
 80070ba:	f023 0201 	bic.w	r2, r3, #1
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	699b      	ldr	r3, [r3, #24]
 80070c6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80070c8:	693b      	ldr	r3, [r7, #16]
 80070ca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80070ce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	011b      	lsls	r3, r3, #4
 80070d4:	693a      	ldr	r2, [r7, #16]
 80070d6:	4313      	orrs	r3, r2
 80070d8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80070da:	697b      	ldr	r3, [r7, #20]
 80070dc:	f023 030a 	bic.w	r3, r3, #10
 80070e0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80070e2:	697a      	ldr	r2, [r7, #20]
 80070e4:	68bb      	ldr	r3, [r7, #8]
 80070e6:	4313      	orrs	r3, r2
 80070e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	693a      	ldr	r2, [r7, #16]
 80070ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	697a      	ldr	r2, [r7, #20]
 80070f4:	621a      	str	r2, [r3, #32]
}
 80070f6:	bf00      	nop
 80070f8:	371c      	adds	r7, #28
 80070fa:	46bd      	mov	sp, r7
 80070fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007100:	4770      	bx	lr

08007102 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007102:	b480      	push	{r7}
 8007104:	b087      	sub	sp, #28
 8007106:	af00      	add	r7, sp, #0
 8007108:	60f8      	str	r0, [r7, #12]
 800710a:	60b9      	str	r1, [r7, #8]
 800710c:	607a      	str	r2, [r7, #4]
 800710e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	6a1b      	ldr	r3, [r3, #32]
 8007114:	f023 0210 	bic.w	r2, r3, #16
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	699b      	ldr	r3, [r3, #24]
 8007120:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	6a1b      	ldr	r3, [r3, #32]
 8007126:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007128:	697b      	ldr	r3, [r7, #20]
 800712a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800712e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	021b      	lsls	r3, r3, #8
 8007134:	697a      	ldr	r2, [r7, #20]
 8007136:	4313      	orrs	r3, r2
 8007138:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800713a:	697b      	ldr	r3, [r7, #20]
 800713c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007140:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007142:	683b      	ldr	r3, [r7, #0]
 8007144:	031b      	lsls	r3, r3, #12
 8007146:	b29b      	uxth	r3, r3
 8007148:	697a      	ldr	r2, [r7, #20]
 800714a:	4313      	orrs	r3, r2
 800714c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800714e:	693b      	ldr	r3, [r7, #16]
 8007150:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007154:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007156:	68bb      	ldr	r3, [r7, #8]
 8007158:	011b      	lsls	r3, r3, #4
 800715a:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800715e:	693a      	ldr	r2, [r7, #16]
 8007160:	4313      	orrs	r3, r2
 8007162:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	697a      	ldr	r2, [r7, #20]
 8007168:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	693a      	ldr	r2, [r7, #16]
 800716e:	621a      	str	r2, [r3, #32]
}
 8007170:	bf00      	nop
 8007172:	371c      	adds	r7, #28
 8007174:	46bd      	mov	sp, r7
 8007176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717a:	4770      	bx	lr

0800717c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800717c:	b480      	push	{r7}
 800717e:	b087      	sub	sp, #28
 8007180:	af00      	add	r7, sp, #0
 8007182:	60f8      	str	r0, [r7, #12]
 8007184:	60b9      	str	r1, [r7, #8]
 8007186:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	6a1b      	ldr	r3, [r3, #32]
 800718c:	f023 0210 	bic.w	r2, r3, #16
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	699b      	ldr	r3, [r3, #24]
 8007198:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	6a1b      	ldr	r3, [r3, #32]
 800719e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80071a0:	697b      	ldr	r3, [r7, #20]
 80071a2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80071a6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	031b      	lsls	r3, r3, #12
 80071ac:	697a      	ldr	r2, [r7, #20]
 80071ae:	4313      	orrs	r3, r2
 80071b0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80071b2:	693b      	ldr	r3, [r7, #16]
 80071b4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80071b8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80071ba:	68bb      	ldr	r3, [r7, #8]
 80071bc:	011b      	lsls	r3, r3, #4
 80071be:	693a      	ldr	r2, [r7, #16]
 80071c0:	4313      	orrs	r3, r2
 80071c2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	697a      	ldr	r2, [r7, #20]
 80071c8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	693a      	ldr	r2, [r7, #16]
 80071ce:	621a      	str	r2, [r3, #32]
}
 80071d0:	bf00      	nop
 80071d2:	371c      	adds	r7, #28
 80071d4:	46bd      	mov	sp, r7
 80071d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071da:	4770      	bx	lr

080071dc <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80071dc:	b480      	push	{r7}
 80071de:	b087      	sub	sp, #28
 80071e0:	af00      	add	r7, sp, #0
 80071e2:	60f8      	str	r0, [r7, #12]
 80071e4:	60b9      	str	r1, [r7, #8]
 80071e6:	607a      	str	r2, [r7, #4]
 80071e8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	6a1b      	ldr	r3, [r3, #32]
 80071ee:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	69db      	ldr	r3, [r3, #28]
 80071fa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	6a1b      	ldr	r3, [r3, #32]
 8007200:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007202:	697b      	ldr	r3, [r7, #20]
 8007204:	f023 0303 	bic.w	r3, r3, #3
 8007208:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800720a:	697a      	ldr	r2, [r7, #20]
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	4313      	orrs	r3, r2
 8007210:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007212:	697b      	ldr	r3, [r7, #20]
 8007214:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007218:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800721a:	683b      	ldr	r3, [r7, #0]
 800721c:	011b      	lsls	r3, r3, #4
 800721e:	b2db      	uxtb	r3, r3
 8007220:	697a      	ldr	r2, [r7, #20]
 8007222:	4313      	orrs	r3, r2
 8007224:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007226:	693b      	ldr	r3, [r7, #16]
 8007228:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800722c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800722e:	68bb      	ldr	r3, [r7, #8]
 8007230:	021b      	lsls	r3, r3, #8
 8007232:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8007236:	693a      	ldr	r2, [r7, #16]
 8007238:	4313      	orrs	r3, r2
 800723a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	697a      	ldr	r2, [r7, #20]
 8007240:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	693a      	ldr	r2, [r7, #16]
 8007246:	621a      	str	r2, [r3, #32]
}
 8007248:	bf00      	nop
 800724a:	371c      	adds	r7, #28
 800724c:	46bd      	mov	sp, r7
 800724e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007252:	4770      	bx	lr

08007254 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007254:	b480      	push	{r7}
 8007256:	b087      	sub	sp, #28
 8007258:	af00      	add	r7, sp, #0
 800725a:	60f8      	str	r0, [r7, #12]
 800725c:	60b9      	str	r1, [r7, #8]
 800725e:	607a      	str	r2, [r7, #4]
 8007260:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	6a1b      	ldr	r3, [r3, #32]
 8007266:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	69db      	ldr	r3, [r3, #28]
 8007272:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	6a1b      	ldr	r3, [r3, #32]
 8007278:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800727a:	697b      	ldr	r3, [r7, #20]
 800727c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007280:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	021b      	lsls	r3, r3, #8
 8007286:	697a      	ldr	r2, [r7, #20]
 8007288:	4313      	orrs	r3, r2
 800728a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800728c:	697b      	ldr	r3, [r7, #20]
 800728e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007292:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007294:	683b      	ldr	r3, [r7, #0]
 8007296:	031b      	lsls	r3, r3, #12
 8007298:	b29b      	uxth	r3, r3
 800729a:	697a      	ldr	r2, [r7, #20]
 800729c:	4313      	orrs	r3, r2
 800729e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80072a0:	693b      	ldr	r3, [r7, #16]
 80072a2:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80072a6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80072a8:	68bb      	ldr	r3, [r7, #8]
 80072aa:	031b      	lsls	r3, r3, #12
 80072ac:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80072b0:	693a      	ldr	r2, [r7, #16]
 80072b2:	4313      	orrs	r3, r2
 80072b4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	697a      	ldr	r2, [r7, #20]
 80072ba:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	693a      	ldr	r2, [r7, #16]
 80072c0:	621a      	str	r2, [r3, #32]
}
 80072c2:	bf00      	nop
 80072c4:	371c      	adds	r7, #28
 80072c6:	46bd      	mov	sp, r7
 80072c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072cc:	4770      	bx	lr

080072ce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80072ce:	b480      	push	{r7}
 80072d0:	b085      	sub	sp, #20
 80072d2:	af00      	add	r7, sp, #0
 80072d4:	6078      	str	r0, [r7, #4]
 80072d6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	689b      	ldr	r3, [r3, #8]
 80072dc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80072e4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80072e6:	683a      	ldr	r2, [r7, #0]
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	4313      	orrs	r3, r2
 80072ec:	f043 0307 	orr.w	r3, r3, #7
 80072f0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	68fa      	ldr	r2, [r7, #12]
 80072f6:	609a      	str	r2, [r3, #8]
}
 80072f8:	bf00      	nop
 80072fa:	3714      	adds	r7, #20
 80072fc:	46bd      	mov	sp, r7
 80072fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007302:	4770      	bx	lr

08007304 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007304:	b480      	push	{r7}
 8007306:	b087      	sub	sp, #28
 8007308:	af00      	add	r7, sp, #0
 800730a:	60f8      	str	r0, [r7, #12]
 800730c:	60b9      	str	r1, [r7, #8]
 800730e:	607a      	str	r2, [r7, #4]
 8007310:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	689b      	ldr	r3, [r3, #8]
 8007316:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007318:	697b      	ldr	r3, [r7, #20]
 800731a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800731e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007320:	683b      	ldr	r3, [r7, #0]
 8007322:	021a      	lsls	r2, r3, #8
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	431a      	orrs	r2, r3
 8007328:	68bb      	ldr	r3, [r7, #8]
 800732a:	4313      	orrs	r3, r2
 800732c:	697a      	ldr	r2, [r7, #20]
 800732e:	4313      	orrs	r3, r2
 8007330:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	697a      	ldr	r2, [r7, #20]
 8007336:	609a      	str	r2, [r3, #8]
}
 8007338:	bf00      	nop
 800733a:	371c      	adds	r7, #28
 800733c:	46bd      	mov	sp, r7
 800733e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007342:	4770      	bx	lr

08007344 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007344:	b480      	push	{r7}
 8007346:	b085      	sub	sp, #20
 8007348:	af00      	add	r7, sp, #0
 800734a:	6078      	str	r0, [r7, #4]
 800734c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007354:	2b01      	cmp	r3, #1
 8007356:	d101      	bne.n	800735c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007358:	2302      	movs	r3, #2
 800735a:	e05a      	b.n	8007412 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	2201      	movs	r2, #1
 8007360:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	2202      	movs	r2, #2
 8007368:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	685b      	ldr	r3, [r3, #4]
 8007372:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	689b      	ldr	r3, [r3, #8]
 800737a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007382:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	68fa      	ldr	r2, [r7, #12]
 800738a:	4313      	orrs	r3, r2
 800738c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	68fa      	ldr	r2, [r7, #12]
 8007394:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	4a21      	ldr	r2, [pc, #132]	; (8007420 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800739c:	4293      	cmp	r3, r2
 800739e:	d022      	beq.n	80073e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80073a8:	d01d      	beq.n	80073e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	4a1d      	ldr	r2, [pc, #116]	; (8007424 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80073b0:	4293      	cmp	r3, r2
 80073b2:	d018      	beq.n	80073e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	4a1b      	ldr	r2, [pc, #108]	; (8007428 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80073ba:	4293      	cmp	r3, r2
 80073bc:	d013      	beq.n	80073e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	4a1a      	ldr	r2, [pc, #104]	; (800742c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80073c4:	4293      	cmp	r3, r2
 80073c6:	d00e      	beq.n	80073e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	4a18      	ldr	r2, [pc, #96]	; (8007430 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80073ce:	4293      	cmp	r3, r2
 80073d0:	d009      	beq.n	80073e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	4a17      	ldr	r2, [pc, #92]	; (8007434 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80073d8:	4293      	cmp	r3, r2
 80073da:	d004      	beq.n	80073e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	4a15      	ldr	r2, [pc, #84]	; (8007438 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80073e2:	4293      	cmp	r3, r2
 80073e4:	d10c      	bne.n	8007400 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80073e6:	68bb      	ldr	r3, [r7, #8]
 80073e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80073ec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80073ee:	683b      	ldr	r3, [r7, #0]
 80073f0:	685b      	ldr	r3, [r3, #4]
 80073f2:	68ba      	ldr	r2, [r7, #8]
 80073f4:	4313      	orrs	r3, r2
 80073f6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	68ba      	ldr	r2, [r7, #8]
 80073fe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	2201      	movs	r2, #1
 8007404:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	2200      	movs	r2, #0
 800740c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007410:	2300      	movs	r3, #0
}
 8007412:	4618      	mov	r0, r3
 8007414:	3714      	adds	r7, #20
 8007416:	46bd      	mov	sp, r7
 8007418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741c:	4770      	bx	lr
 800741e:	bf00      	nop
 8007420:	40010000 	.word	0x40010000
 8007424:	40000400 	.word	0x40000400
 8007428:	40000800 	.word	0x40000800
 800742c:	40000c00 	.word	0x40000c00
 8007430:	40010400 	.word	0x40010400
 8007434:	40014000 	.word	0x40014000
 8007438:	40001800 	.word	0x40001800

0800743c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800743c:	b480      	push	{r7}
 800743e:	b085      	sub	sp, #20
 8007440:	af00      	add	r7, sp, #0
 8007442:	6078      	str	r0, [r7, #4]
 8007444:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007446:	2300      	movs	r3, #0
 8007448:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007450:	2b01      	cmp	r3, #1
 8007452:	d101      	bne.n	8007458 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007454:	2302      	movs	r3, #2
 8007456:	e03d      	b.n	80074d4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	2201      	movs	r2, #1
 800745c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007466:	683b      	ldr	r3, [r7, #0]
 8007468:	68db      	ldr	r3, [r3, #12]
 800746a:	4313      	orrs	r3, r2
 800746c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007474:	683b      	ldr	r3, [r7, #0]
 8007476:	689b      	ldr	r3, [r3, #8]
 8007478:	4313      	orrs	r3, r2
 800747a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007482:	683b      	ldr	r3, [r7, #0]
 8007484:	685b      	ldr	r3, [r3, #4]
 8007486:	4313      	orrs	r3, r2
 8007488:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007490:	683b      	ldr	r3, [r7, #0]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	4313      	orrs	r3, r2
 8007496:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800749e:	683b      	ldr	r3, [r7, #0]
 80074a0:	691b      	ldr	r3, [r3, #16]
 80074a2:	4313      	orrs	r3, r2
 80074a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80074ac:	683b      	ldr	r3, [r7, #0]
 80074ae:	695b      	ldr	r3, [r3, #20]
 80074b0:	4313      	orrs	r3, r2
 80074b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80074ba:	683b      	ldr	r3, [r7, #0]
 80074bc:	69db      	ldr	r3, [r3, #28]
 80074be:	4313      	orrs	r3, r2
 80074c0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	68fa      	ldr	r2, [r7, #12]
 80074c8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	2200      	movs	r2, #0
 80074ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80074d2:	2300      	movs	r3, #0
}
 80074d4:	4618      	mov	r0, r3
 80074d6:	3714      	adds	r7, #20
 80074d8:	46bd      	mov	sp, r7
 80074da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074de:	4770      	bx	lr

080074e0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80074e0:	b480      	push	{r7}
 80074e2:	b083      	sub	sp, #12
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80074e8:	bf00      	nop
 80074ea:	370c      	adds	r7, #12
 80074ec:	46bd      	mov	sp, r7
 80074ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f2:	4770      	bx	lr

080074f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80074f4:	b480      	push	{r7}
 80074f6:	b083      	sub	sp, #12
 80074f8:	af00      	add	r7, sp, #0
 80074fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80074fc:	bf00      	nop
 80074fe:	370c      	adds	r7, #12
 8007500:	46bd      	mov	sp, r7
 8007502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007506:	4770      	bx	lr

08007508 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007508:	b580      	push	{r7, lr}
 800750a:	b082      	sub	sp, #8
 800750c:	af00      	add	r7, sp, #0
 800750e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	2b00      	cmp	r3, #0
 8007514:	d101      	bne.n	800751a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007516:	2301      	movs	r3, #1
 8007518:	e03f      	b.n	800759a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007520:	b2db      	uxtb	r3, r3
 8007522:	2b00      	cmp	r3, #0
 8007524:	d106      	bne.n	8007534 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2200      	movs	r2, #0
 800752a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800752e:	6878      	ldr	r0, [r7, #4]
 8007530:	f7fa ff68 	bl	8002404 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	2224      	movs	r2, #36	; 0x24
 8007538:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	68da      	ldr	r2, [r3, #12]
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800754a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800754c:	6878      	ldr	r0, [r7, #4]
 800754e:	f000 f829 	bl	80075a4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	691a      	ldr	r2, [r3, #16]
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007560:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	695a      	ldr	r2, [r3, #20]
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007570:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	68da      	ldr	r2, [r3, #12]
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007580:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	2200      	movs	r2, #0
 8007586:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	2220      	movs	r2, #32
 800758c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2220      	movs	r2, #32
 8007594:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007598:	2300      	movs	r3, #0
}
 800759a:	4618      	mov	r0, r3
 800759c:	3708      	adds	r7, #8
 800759e:	46bd      	mov	sp, r7
 80075a0:	bd80      	pop	{r7, pc}
	...

080075a4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80075a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075a8:	b09f      	sub	sp, #124	; 0x7c
 80075aa:	af00      	add	r7, sp, #0
 80075ac:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80075ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	691b      	ldr	r3, [r3, #16]
 80075b4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80075b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075ba:	68d9      	ldr	r1, [r3, #12]
 80075bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075be:	681a      	ldr	r2, [r3, #0]
 80075c0:	ea40 0301 	orr.w	r3, r0, r1
 80075c4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80075c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075c8:	689a      	ldr	r2, [r3, #8]
 80075ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075cc:	691b      	ldr	r3, [r3, #16]
 80075ce:	431a      	orrs	r2, r3
 80075d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075d2:	695b      	ldr	r3, [r3, #20]
 80075d4:	431a      	orrs	r2, r3
 80075d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075d8:	69db      	ldr	r3, [r3, #28]
 80075da:	4313      	orrs	r3, r2
 80075dc:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80075de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	68db      	ldr	r3, [r3, #12]
 80075e4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80075e8:	f021 010c 	bic.w	r1, r1, #12
 80075ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075ee:	681a      	ldr	r2, [r3, #0]
 80075f0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80075f2:	430b      	orrs	r3, r1
 80075f4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80075f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	695b      	ldr	r3, [r3, #20]
 80075fc:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007600:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007602:	6999      	ldr	r1, [r3, #24]
 8007604:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007606:	681a      	ldr	r2, [r3, #0]
 8007608:	ea40 0301 	orr.w	r3, r0, r1
 800760c:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800760e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007610:	681a      	ldr	r2, [r3, #0]
 8007612:	4bc5      	ldr	r3, [pc, #788]	; (8007928 <UART_SetConfig+0x384>)
 8007614:	429a      	cmp	r2, r3
 8007616:	d004      	beq.n	8007622 <UART_SetConfig+0x7e>
 8007618:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800761a:	681a      	ldr	r2, [r3, #0]
 800761c:	4bc3      	ldr	r3, [pc, #780]	; (800792c <UART_SetConfig+0x388>)
 800761e:	429a      	cmp	r2, r3
 8007620:	d103      	bne.n	800762a <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007622:	f7fe fd77 	bl	8006114 <HAL_RCC_GetPCLK2Freq>
 8007626:	6778      	str	r0, [r7, #116]	; 0x74
 8007628:	e002      	b.n	8007630 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800762a:	f7fe fd5f 	bl	80060ec <HAL_RCC_GetPCLK1Freq>
 800762e:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007630:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007632:	69db      	ldr	r3, [r3, #28]
 8007634:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007638:	f040 80b6 	bne.w	80077a8 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800763c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800763e:	461c      	mov	r4, r3
 8007640:	f04f 0500 	mov.w	r5, #0
 8007644:	4622      	mov	r2, r4
 8007646:	462b      	mov	r3, r5
 8007648:	1891      	adds	r1, r2, r2
 800764a:	6439      	str	r1, [r7, #64]	; 0x40
 800764c:	415b      	adcs	r3, r3
 800764e:	647b      	str	r3, [r7, #68]	; 0x44
 8007650:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007654:	1912      	adds	r2, r2, r4
 8007656:	eb45 0303 	adc.w	r3, r5, r3
 800765a:	f04f 0000 	mov.w	r0, #0
 800765e:	f04f 0100 	mov.w	r1, #0
 8007662:	00d9      	lsls	r1, r3, #3
 8007664:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007668:	00d0      	lsls	r0, r2, #3
 800766a:	4602      	mov	r2, r0
 800766c:	460b      	mov	r3, r1
 800766e:	1911      	adds	r1, r2, r4
 8007670:	6639      	str	r1, [r7, #96]	; 0x60
 8007672:	416b      	adcs	r3, r5
 8007674:	667b      	str	r3, [r7, #100]	; 0x64
 8007676:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007678:	685b      	ldr	r3, [r3, #4]
 800767a:	461a      	mov	r2, r3
 800767c:	f04f 0300 	mov.w	r3, #0
 8007680:	1891      	adds	r1, r2, r2
 8007682:	63b9      	str	r1, [r7, #56]	; 0x38
 8007684:	415b      	adcs	r3, r3
 8007686:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007688:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800768c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8007690:	f7f9 faaa 	bl	8000be8 <__aeabi_uldivmod>
 8007694:	4602      	mov	r2, r0
 8007696:	460b      	mov	r3, r1
 8007698:	4ba5      	ldr	r3, [pc, #660]	; (8007930 <UART_SetConfig+0x38c>)
 800769a:	fba3 2302 	umull	r2, r3, r3, r2
 800769e:	095b      	lsrs	r3, r3, #5
 80076a0:	011e      	lsls	r6, r3, #4
 80076a2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80076a4:	461c      	mov	r4, r3
 80076a6:	f04f 0500 	mov.w	r5, #0
 80076aa:	4622      	mov	r2, r4
 80076ac:	462b      	mov	r3, r5
 80076ae:	1891      	adds	r1, r2, r2
 80076b0:	6339      	str	r1, [r7, #48]	; 0x30
 80076b2:	415b      	adcs	r3, r3
 80076b4:	637b      	str	r3, [r7, #52]	; 0x34
 80076b6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80076ba:	1912      	adds	r2, r2, r4
 80076bc:	eb45 0303 	adc.w	r3, r5, r3
 80076c0:	f04f 0000 	mov.w	r0, #0
 80076c4:	f04f 0100 	mov.w	r1, #0
 80076c8:	00d9      	lsls	r1, r3, #3
 80076ca:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80076ce:	00d0      	lsls	r0, r2, #3
 80076d0:	4602      	mov	r2, r0
 80076d2:	460b      	mov	r3, r1
 80076d4:	1911      	adds	r1, r2, r4
 80076d6:	65b9      	str	r1, [r7, #88]	; 0x58
 80076d8:	416b      	adcs	r3, r5
 80076da:	65fb      	str	r3, [r7, #92]	; 0x5c
 80076dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80076de:	685b      	ldr	r3, [r3, #4]
 80076e0:	461a      	mov	r2, r3
 80076e2:	f04f 0300 	mov.w	r3, #0
 80076e6:	1891      	adds	r1, r2, r2
 80076e8:	62b9      	str	r1, [r7, #40]	; 0x28
 80076ea:	415b      	adcs	r3, r3
 80076ec:	62fb      	str	r3, [r7, #44]	; 0x2c
 80076ee:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80076f2:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80076f6:	f7f9 fa77 	bl	8000be8 <__aeabi_uldivmod>
 80076fa:	4602      	mov	r2, r0
 80076fc:	460b      	mov	r3, r1
 80076fe:	4b8c      	ldr	r3, [pc, #560]	; (8007930 <UART_SetConfig+0x38c>)
 8007700:	fba3 1302 	umull	r1, r3, r3, r2
 8007704:	095b      	lsrs	r3, r3, #5
 8007706:	2164      	movs	r1, #100	; 0x64
 8007708:	fb01 f303 	mul.w	r3, r1, r3
 800770c:	1ad3      	subs	r3, r2, r3
 800770e:	00db      	lsls	r3, r3, #3
 8007710:	3332      	adds	r3, #50	; 0x32
 8007712:	4a87      	ldr	r2, [pc, #540]	; (8007930 <UART_SetConfig+0x38c>)
 8007714:	fba2 2303 	umull	r2, r3, r2, r3
 8007718:	095b      	lsrs	r3, r3, #5
 800771a:	005b      	lsls	r3, r3, #1
 800771c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007720:	441e      	add	r6, r3
 8007722:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007724:	4618      	mov	r0, r3
 8007726:	f04f 0100 	mov.w	r1, #0
 800772a:	4602      	mov	r2, r0
 800772c:	460b      	mov	r3, r1
 800772e:	1894      	adds	r4, r2, r2
 8007730:	623c      	str	r4, [r7, #32]
 8007732:	415b      	adcs	r3, r3
 8007734:	627b      	str	r3, [r7, #36]	; 0x24
 8007736:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800773a:	1812      	adds	r2, r2, r0
 800773c:	eb41 0303 	adc.w	r3, r1, r3
 8007740:	f04f 0400 	mov.w	r4, #0
 8007744:	f04f 0500 	mov.w	r5, #0
 8007748:	00dd      	lsls	r5, r3, #3
 800774a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800774e:	00d4      	lsls	r4, r2, #3
 8007750:	4622      	mov	r2, r4
 8007752:	462b      	mov	r3, r5
 8007754:	1814      	adds	r4, r2, r0
 8007756:	653c      	str	r4, [r7, #80]	; 0x50
 8007758:	414b      	adcs	r3, r1
 800775a:	657b      	str	r3, [r7, #84]	; 0x54
 800775c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800775e:	685b      	ldr	r3, [r3, #4]
 8007760:	461a      	mov	r2, r3
 8007762:	f04f 0300 	mov.w	r3, #0
 8007766:	1891      	adds	r1, r2, r2
 8007768:	61b9      	str	r1, [r7, #24]
 800776a:	415b      	adcs	r3, r3
 800776c:	61fb      	str	r3, [r7, #28]
 800776e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007772:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8007776:	f7f9 fa37 	bl	8000be8 <__aeabi_uldivmod>
 800777a:	4602      	mov	r2, r0
 800777c:	460b      	mov	r3, r1
 800777e:	4b6c      	ldr	r3, [pc, #432]	; (8007930 <UART_SetConfig+0x38c>)
 8007780:	fba3 1302 	umull	r1, r3, r3, r2
 8007784:	095b      	lsrs	r3, r3, #5
 8007786:	2164      	movs	r1, #100	; 0x64
 8007788:	fb01 f303 	mul.w	r3, r1, r3
 800778c:	1ad3      	subs	r3, r2, r3
 800778e:	00db      	lsls	r3, r3, #3
 8007790:	3332      	adds	r3, #50	; 0x32
 8007792:	4a67      	ldr	r2, [pc, #412]	; (8007930 <UART_SetConfig+0x38c>)
 8007794:	fba2 2303 	umull	r2, r3, r2, r3
 8007798:	095b      	lsrs	r3, r3, #5
 800779a:	f003 0207 	and.w	r2, r3, #7
 800779e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	4432      	add	r2, r6
 80077a4:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80077a6:	e0b9      	b.n	800791c <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80077a8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80077aa:	461c      	mov	r4, r3
 80077ac:	f04f 0500 	mov.w	r5, #0
 80077b0:	4622      	mov	r2, r4
 80077b2:	462b      	mov	r3, r5
 80077b4:	1891      	adds	r1, r2, r2
 80077b6:	6139      	str	r1, [r7, #16]
 80077b8:	415b      	adcs	r3, r3
 80077ba:	617b      	str	r3, [r7, #20]
 80077bc:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80077c0:	1912      	adds	r2, r2, r4
 80077c2:	eb45 0303 	adc.w	r3, r5, r3
 80077c6:	f04f 0000 	mov.w	r0, #0
 80077ca:	f04f 0100 	mov.w	r1, #0
 80077ce:	00d9      	lsls	r1, r3, #3
 80077d0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80077d4:	00d0      	lsls	r0, r2, #3
 80077d6:	4602      	mov	r2, r0
 80077d8:	460b      	mov	r3, r1
 80077da:	eb12 0804 	adds.w	r8, r2, r4
 80077de:	eb43 0905 	adc.w	r9, r3, r5
 80077e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80077e4:	685b      	ldr	r3, [r3, #4]
 80077e6:	4618      	mov	r0, r3
 80077e8:	f04f 0100 	mov.w	r1, #0
 80077ec:	f04f 0200 	mov.w	r2, #0
 80077f0:	f04f 0300 	mov.w	r3, #0
 80077f4:	008b      	lsls	r3, r1, #2
 80077f6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80077fa:	0082      	lsls	r2, r0, #2
 80077fc:	4640      	mov	r0, r8
 80077fe:	4649      	mov	r1, r9
 8007800:	f7f9 f9f2 	bl	8000be8 <__aeabi_uldivmod>
 8007804:	4602      	mov	r2, r0
 8007806:	460b      	mov	r3, r1
 8007808:	4b49      	ldr	r3, [pc, #292]	; (8007930 <UART_SetConfig+0x38c>)
 800780a:	fba3 2302 	umull	r2, r3, r3, r2
 800780e:	095b      	lsrs	r3, r3, #5
 8007810:	011e      	lsls	r6, r3, #4
 8007812:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007814:	4618      	mov	r0, r3
 8007816:	f04f 0100 	mov.w	r1, #0
 800781a:	4602      	mov	r2, r0
 800781c:	460b      	mov	r3, r1
 800781e:	1894      	adds	r4, r2, r2
 8007820:	60bc      	str	r4, [r7, #8]
 8007822:	415b      	adcs	r3, r3
 8007824:	60fb      	str	r3, [r7, #12]
 8007826:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800782a:	1812      	adds	r2, r2, r0
 800782c:	eb41 0303 	adc.w	r3, r1, r3
 8007830:	f04f 0400 	mov.w	r4, #0
 8007834:	f04f 0500 	mov.w	r5, #0
 8007838:	00dd      	lsls	r5, r3, #3
 800783a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800783e:	00d4      	lsls	r4, r2, #3
 8007840:	4622      	mov	r2, r4
 8007842:	462b      	mov	r3, r5
 8007844:	1814      	adds	r4, r2, r0
 8007846:	64bc      	str	r4, [r7, #72]	; 0x48
 8007848:	414b      	adcs	r3, r1
 800784a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800784c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800784e:	685b      	ldr	r3, [r3, #4]
 8007850:	4618      	mov	r0, r3
 8007852:	f04f 0100 	mov.w	r1, #0
 8007856:	f04f 0200 	mov.w	r2, #0
 800785a:	f04f 0300 	mov.w	r3, #0
 800785e:	008b      	lsls	r3, r1, #2
 8007860:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007864:	0082      	lsls	r2, r0, #2
 8007866:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800786a:	f7f9 f9bd 	bl	8000be8 <__aeabi_uldivmod>
 800786e:	4602      	mov	r2, r0
 8007870:	460b      	mov	r3, r1
 8007872:	4b2f      	ldr	r3, [pc, #188]	; (8007930 <UART_SetConfig+0x38c>)
 8007874:	fba3 1302 	umull	r1, r3, r3, r2
 8007878:	095b      	lsrs	r3, r3, #5
 800787a:	2164      	movs	r1, #100	; 0x64
 800787c:	fb01 f303 	mul.w	r3, r1, r3
 8007880:	1ad3      	subs	r3, r2, r3
 8007882:	011b      	lsls	r3, r3, #4
 8007884:	3332      	adds	r3, #50	; 0x32
 8007886:	4a2a      	ldr	r2, [pc, #168]	; (8007930 <UART_SetConfig+0x38c>)
 8007888:	fba2 2303 	umull	r2, r3, r2, r3
 800788c:	095b      	lsrs	r3, r3, #5
 800788e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007892:	441e      	add	r6, r3
 8007894:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007896:	4618      	mov	r0, r3
 8007898:	f04f 0100 	mov.w	r1, #0
 800789c:	4602      	mov	r2, r0
 800789e:	460b      	mov	r3, r1
 80078a0:	1894      	adds	r4, r2, r2
 80078a2:	603c      	str	r4, [r7, #0]
 80078a4:	415b      	adcs	r3, r3
 80078a6:	607b      	str	r3, [r7, #4]
 80078a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80078ac:	1812      	adds	r2, r2, r0
 80078ae:	eb41 0303 	adc.w	r3, r1, r3
 80078b2:	f04f 0400 	mov.w	r4, #0
 80078b6:	f04f 0500 	mov.w	r5, #0
 80078ba:	00dd      	lsls	r5, r3, #3
 80078bc:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80078c0:	00d4      	lsls	r4, r2, #3
 80078c2:	4622      	mov	r2, r4
 80078c4:	462b      	mov	r3, r5
 80078c6:	eb12 0a00 	adds.w	sl, r2, r0
 80078ca:	eb43 0b01 	adc.w	fp, r3, r1
 80078ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80078d0:	685b      	ldr	r3, [r3, #4]
 80078d2:	4618      	mov	r0, r3
 80078d4:	f04f 0100 	mov.w	r1, #0
 80078d8:	f04f 0200 	mov.w	r2, #0
 80078dc:	f04f 0300 	mov.w	r3, #0
 80078e0:	008b      	lsls	r3, r1, #2
 80078e2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80078e6:	0082      	lsls	r2, r0, #2
 80078e8:	4650      	mov	r0, sl
 80078ea:	4659      	mov	r1, fp
 80078ec:	f7f9 f97c 	bl	8000be8 <__aeabi_uldivmod>
 80078f0:	4602      	mov	r2, r0
 80078f2:	460b      	mov	r3, r1
 80078f4:	4b0e      	ldr	r3, [pc, #56]	; (8007930 <UART_SetConfig+0x38c>)
 80078f6:	fba3 1302 	umull	r1, r3, r3, r2
 80078fa:	095b      	lsrs	r3, r3, #5
 80078fc:	2164      	movs	r1, #100	; 0x64
 80078fe:	fb01 f303 	mul.w	r3, r1, r3
 8007902:	1ad3      	subs	r3, r2, r3
 8007904:	011b      	lsls	r3, r3, #4
 8007906:	3332      	adds	r3, #50	; 0x32
 8007908:	4a09      	ldr	r2, [pc, #36]	; (8007930 <UART_SetConfig+0x38c>)
 800790a:	fba2 2303 	umull	r2, r3, r2, r3
 800790e:	095b      	lsrs	r3, r3, #5
 8007910:	f003 020f 	and.w	r2, r3, #15
 8007914:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	4432      	add	r2, r6
 800791a:	609a      	str	r2, [r3, #8]
}
 800791c:	bf00      	nop
 800791e:	377c      	adds	r7, #124	; 0x7c
 8007920:	46bd      	mov	sp, r7
 8007922:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007926:	bf00      	nop
 8007928:	40011000 	.word	0x40011000
 800792c:	40011400 	.word	0x40011400
 8007930:	51eb851f 	.word	0x51eb851f

08007934 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 8007934:	b580      	push	{r7, lr}
 8007936:	b084      	sub	sp, #16
 8007938:	af04      	add	r7, sp, #16
  /* Initilialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 800793a:	2100      	movs	r1, #0
 800793c:	2000      	movs	r0, #0
 800793e:	f004 fbfd 	bl	800c13c <tcpip_init>

  /* IP addresses initialization with DHCP (IPv4) */
  ipaddr.addr = 0;
 8007942:	4b2a      	ldr	r3, [pc, #168]	; (80079ec <MX_LWIP_Init+0xb8>)
 8007944:	2200      	movs	r2, #0
 8007946:	601a      	str	r2, [r3, #0]
  netmask.addr = 0;
 8007948:	4b29      	ldr	r3, [pc, #164]	; (80079f0 <MX_LWIP_Init+0xbc>)
 800794a:	2200      	movs	r2, #0
 800794c:	601a      	str	r2, [r3, #0]
  gw.addr = 0;
 800794e:	4b29      	ldr	r3, [pc, #164]	; (80079f4 <MX_LWIP_Init+0xc0>)
 8007950:	2200      	movs	r2, #0
 8007952:	601a      	str	r2, [r3, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 8007954:	4b28      	ldr	r3, [pc, #160]	; (80079f8 <MX_LWIP_Init+0xc4>)
 8007956:	9302      	str	r3, [sp, #8]
 8007958:	4b28      	ldr	r3, [pc, #160]	; (80079fc <MX_LWIP_Init+0xc8>)
 800795a:	9301      	str	r3, [sp, #4]
 800795c:	2300      	movs	r3, #0
 800795e:	9300      	str	r3, [sp, #0]
 8007960:	4b24      	ldr	r3, [pc, #144]	; (80079f4 <MX_LWIP_Init+0xc0>)
 8007962:	4a23      	ldr	r2, [pc, #140]	; (80079f0 <MX_LWIP_Init+0xbc>)
 8007964:	4921      	ldr	r1, [pc, #132]	; (80079ec <MX_LWIP_Init+0xb8>)
 8007966:	4826      	ldr	r0, [pc, #152]	; (8007a00 <MX_LWIP_Init+0xcc>)
 8007968:	f005 f96c 	bl	800cc44 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800796c:	4824      	ldr	r0, [pc, #144]	; (8007a00 <MX_LWIP_Init+0xcc>)
 800796e:	f005 fb23 	bl	800cfb8 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 8007972:	4b23      	ldr	r3, [pc, #140]	; (8007a00 <MX_LWIP_Init+0xcc>)
 8007974:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8007978:	089b      	lsrs	r3, r3, #2
 800797a:	f003 0301 	and.w	r3, r3, #1
 800797e:	b2db      	uxtb	r3, r3
 8007980:	2b00      	cmp	r3, #0
 8007982:	d003      	beq.n	800798c <MX_LWIP_Init+0x58>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 8007984:	481e      	ldr	r0, [pc, #120]	; (8007a00 <MX_LWIP_Init+0xcc>)
 8007986:	f005 fb27 	bl	800cfd8 <netif_set_up>
 800798a:	e002      	b.n	8007992 <MX_LWIP_Init+0x5e>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 800798c:	481c      	ldr	r0, [pc, #112]	; (8007a00 <MX_LWIP_Init+0xcc>)
 800798e:	f005 fb8f 	bl	800d0b0 <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 8007992:	491c      	ldr	r1, [pc, #112]	; (8007a04 <MX_LWIP_Init+0xd0>)
 8007994:	481a      	ldr	r0, [pc, #104]	; (8007a00 <MX_LWIP_Init+0xcc>)
 8007996:	f005 fc25 	bl	800d1e4 <netif_set_link_callback>

  /* create a binary semaphore used for informing ethernetif of frame reception */
  Netif_LinkSemaphore = osSemaphoreNew(1, 1, NULL);
 800799a:	2200      	movs	r2, #0
 800799c:	2101      	movs	r1, #1
 800799e:	2001      	movs	r0, #1
 80079a0:	f000 fea6 	bl	80086f0 <osSemaphoreNew>
 80079a4:	4603      	mov	r3, r0
 80079a6:	4a18      	ldr	r2, [pc, #96]	; (8007a08 <MX_LWIP_Init+0xd4>)
 80079a8:	6013      	str	r3, [r2, #0]

  link_arg.netif = &gnetif;
 80079aa:	4b18      	ldr	r3, [pc, #96]	; (8007a0c <MX_LWIP_Init+0xd8>)
 80079ac:	4a14      	ldr	r2, [pc, #80]	; (8007a00 <MX_LWIP_Init+0xcc>)
 80079ae:	601a      	str	r2, [r3, #0]
  link_arg.semaphore = Netif_LinkSemaphore;
 80079b0:	4b15      	ldr	r3, [pc, #84]	; (8007a08 <MX_LWIP_Init+0xd4>)
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	4a15      	ldr	r2, [pc, #84]	; (8007a0c <MX_LWIP_Init+0xd8>)
 80079b6:	6053      	str	r3, [r2, #4]
  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 80079b8:	2224      	movs	r2, #36	; 0x24
 80079ba:	2100      	movs	r1, #0
 80079bc:	4814      	ldr	r0, [pc, #80]	; (8007a10 <MX_LWIP_Init+0xdc>)
 80079be:	f010 fd96 	bl	80184ee <memset>
  attributes.name = "LinkThr";
 80079c2:	4b13      	ldr	r3, [pc, #76]	; (8007a10 <MX_LWIP_Init+0xdc>)
 80079c4:	4a13      	ldr	r2, [pc, #76]	; (8007a14 <MX_LWIP_Init+0xe0>)
 80079c6:	601a      	str	r2, [r3, #0]
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 80079c8:	4b11      	ldr	r3, [pc, #68]	; (8007a10 <MX_LWIP_Init+0xdc>)
 80079ca:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80079ce:	615a      	str	r2, [r3, #20]
  attributes.priority = osPriorityBelowNormal;
 80079d0:	4b0f      	ldr	r3, [pc, #60]	; (8007a10 <MX_LWIP_Init+0xdc>)
 80079d2:	2210      	movs	r2, #16
 80079d4:	619a      	str	r2, [r3, #24]
  osThreadNew(ethernetif_set_link, &link_arg, &attributes);
 80079d6:	4a0e      	ldr	r2, [pc, #56]	; (8007a10 <MX_LWIP_Init+0xdc>)
 80079d8:	490c      	ldr	r1, [pc, #48]	; (8007a0c <MX_LWIP_Init+0xd8>)
 80079da:	480f      	ldr	r0, [pc, #60]	; (8007a18 <MX_LWIP_Init+0xe4>)
 80079dc:	f000 fccd 	bl	800837a <osThreadNew>
/* USER CODE END OS_THREAD_NEW_CMSIS_RTOS_V2 */

  /* Start DHCP negotiation for a network interface (IPv4) */
  dhcp_start(&gnetif);
 80079e0:	4807      	ldr	r0, [pc, #28]	; (8007a00 <MX_LWIP_Init+0xcc>)
 80079e2:	f00c fd61 	bl	80144a8 <dhcp_start>

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 80079e6:	bf00      	nop
 80079e8:	46bd      	mov	sp, r7
 80079ea:	bd80      	pop	{r7, pc}
 80079ec:	200055bc 	.word	0x200055bc
 80079f0:	200055c0 	.word	0x200055c0
 80079f4:	200055c4 	.word	0x200055c4
 80079f8:	0800c079 	.word	0x0800c079
 80079fc:	08008045 	.word	0x08008045
 8007a00:	20005584 	.word	0x20005584
 8007a04:	08008129 	.word	0x08008129
 8007a08:	200000e8 	.word	0x200000e8
 8007a0c:	20005558 	.word	0x20005558
 8007a10:	20005560 	.word	0x20005560
 8007a14:	080198c4 	.word	0x080198c4
 8007a18:	080080b1 	.word	0x080080b1

08007a1c <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8007a1c:	b580      	push	{r7, lr}
 8007a1e:	b08e      	sub	sp, #56	; 0x38
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007a24:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007a28:	2200      	movs	r2, #0
 8007a2a:	601a      	str	r2, [r3, #0]
 8007a2c:	605a      	str	r2, [r3, #4]
 8007a2e:	609a      	str	r2, [r3, #8]
 8007a30:	60da      	str	r2, [r3, #12]
 8007a32:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	4a4a      	ldr	r2, [pc, #296]	; (8007b64 <HAL_ETH_MspInit+0x148>)
 8007a3a:	4293      	cmp	r3, r2
 8007a3c:	f040 808d 	bne.w	8007b5a <HAL_ETH_MspInit+0x13e>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 8007a40:	2300      	movs	r3, #0
 8007a42:	623b      	str	r3, [r7, #32]
 8007a44:	4b48      	ldr	r3, [pc, #288]	; (8007b68 <HAL_ETH_MspInit+0x14c>)
 8007a46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a48:	4a47      	ldr	r2, [pc, #284]	; (8007b68 <HAL_ETH_MspInit+0x14c>)
 8007a4a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8007a4e:	6313      	str	r3, [r2, #48]	; 0x30
 8007a50:	4b45      	ldr	r3, [pc, #276]	; (8007b68 <HAL_ETH_MspInit+0x14c>)
 8007a52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007a58:	623b      	str	r3, [r7, #32]
 8007a5a:	6a3b      	ldr	r3, [r7, #32]
 8007a5c:	2300      	movs	r3, #0
 8007a5e:	61fb      	str	r3, [r7, #28]
 8007a60:	4b41      	ldr	r3, [pc, #260]	; (8007b68 <HAL_ETH_MspInit+0x14c>)
 8007a62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a64:	4a40      	ldr	r2, [pc, #256]	; (8007b68 <HAL_ETH_MspInit+0x14c>)
 8007a66:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007a6a:	6313      	str	r3, [r2, #48]	; 0x30
 8007a6c:	4b3e      	ldr	r3, [pc, #248]	; (8007b68 <HAL_ETH_MspInit+0x14c>)
 8007a6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a70:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007a74:	61fb      	str	r3, [r7, #28]
 8007a76:	69fb      	ldr	r3, [r7, #28]
 8007a78:	2300      	movs	r3, #0
 8007a7a:	61bb      	str	r3, [r7, #24]
 8007a7c:	4b3a      	ldr	r3, [pc, #232]	; (8007b68 <HAL_ETH_MspInit+0x14c>)
 8007a7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a80:	4a39      	ldr	r2, [pc, #228]	; (8007b68 <HAL_ETH_MspInit+0x14c>)
 8007a82:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007a86:	6313      	str	r3, [r2, #48]	; 0x30
 8007a88:	4b37      	ldr	r3, [pc, #220]	; (8007b68 <HAL_ETH_MspInit+0x14c>)
 8007a8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a8c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007a90:	61bb      	str	r3, [r7, #24]
 8007a92:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007a94:	2300      	movs	r3, #0
 8007a96:	617b      	str	r3, [r7, #20]
 8007a98:	4b33      	ldr	r3, [pc, #204]	; (8007b68 <HAL_ETH_MspInit+0x14c>)
 8007a9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a9c:	4a32      	ldr	r2, [pc, #200]	; (8007b68 <HAL_ETH_MspInit+0x14c>)
 8007a9e:	f043 0304 	orr.w	r3, r3, #4
 8007aa2:	6313      	str	r3, [r2, #48]	; 0x30
 8007aa4:	4b30      	ldr	r3, [pc, #192]	; (8007b68 <HAL_ETH_MspInit+0x14c>)
 8007aa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007aa8:	f003 0304 	and.w	r3, r3, #4
 8007aac:	617b      	str	r3, [r7, #20]
 8007aae:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	613b      	str	r3, [r7, #16]
 8007ab4:	4b2c      	ldr	r3, [pc, #176]	; (8007b68 <HAL_ETH_MspInit+0x14c>)
 8007ab6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ab8:	4a2b      	ldr	r2, [pc, #172]	; (8007b68 <HAL_ETH_MspInit+0x14c>)
 8007aba:	f043 0301 	orr.w	r3, r3, #1
 8007abe:	6313      	str	r3, [r2, #48]	; 0x30
 8007ac0:	4b29      	ldr	r3, [pc, #164]	; (8007b68 <HAL_ETH_MspInit+0x14c>)
 8007ac2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ac4:	f003 0301 	and.w	r3, r3, #1
 8007ac8:	613b      	str	r3, [r7, #16]
 8007aca:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007acc:	2300      	movs	r3, #0
 8007ace:	60fb      	str	r3, [r7, #12]
 8007ad0:	4b25      	ldr	r3, [pc, #148]	; (8007b68 <HAL_ETH_MspInit+0x14c>)
 8007ad2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ad4:	4a24      	ldr	r2, [pc, #144]	; (8007b68 <HAL_ETH_MspInit+0x14c>)
 8007ad6:	f043 0302 	orr.w	r3, r3, #2
 8007ada:	6313      	str	r3, [r2, #48]	; 0x30
 8007adc:	4b22      	ldr	r3, [pc, #136]	; (8007b68 <HAL_ETH_MspInit+0x14c>)
 8007ade:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ae0:	f003 0302 	and.w	r3, r3, #2
 8007ae4:	60fb      	str	r3, [r7, #12]
 8007ae6:	68fb      	ldr	r3, [r7, #12]
    PC5     ------> ETH_RXD1
    PB11     ------> ETH_TX_EN
    PB12     ------> ETH_TXD0
    PB13     ------> ETH_TXD1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8007ae8:	2332      	movs	r3, #50	; 0x32
 8007aea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007aec:	2302      	movs	r3, #2
 8007aee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007af0:	2300      	movs	r3, #0
 8007af2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007af4:	2303      	movs	r3, #3
 8007af6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8007af8:	230b      	movs	r3, #11
 8007afa:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007afc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007b00:	4619      	mov	r1, r3
 8007b02:	481a      	ldr	r0, [pc, #104]	; (8007b6c <HAL_ETH_MspInit+0x150>)
 8007b04:	f7fd fba6 	bl	8005254 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8007b08:	2386      	movs	r3, #134	; 0x86
 8007b0a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007b0c:	2302      	movs	r3, #2
 8007b0e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007b10:	2300      	movs	r3, #0
 8007b12:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007b14:	2303      	movs	r3, #3
 8007b16:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8007b18:	230b      	movs	r3, #11
 8007b1a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007b1c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007b20:	4619      	mov	r1, r3
 8007b22:	4813      	ldr	r0, [pc, #76]	; (8007b70 <HAL_ETH_MspInit+0x154>)
 8007b24:	f7fd fb96 	bl	8005254 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 8007b28:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8007b2c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007b2e:	2302      	movs	r3, #2
 8007b30:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007b32:	2300      	movs	r3, #0
 8007b34:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007b36:	2303      	movs	r3, #3
 8007b38:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8007b3a:	230b      	movs	r3, #11
 8007b3c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007b3e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007b42:	4619      	mov	r1, r3
 8007b44:	480b      	ldr	r0, [pc, #44]	; (8007b74 <HAL_ETH_MspInit+0x158>)
 8007b46:	f7fd fb85 	bl	8005254 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 8007b4a:	2200      	movs	r2, #0
 8007b4c:	2105      	movs	r1, #5
 8007b4e:	203d      	movs	r0, #61	; 0x3d
 8007b50:	f7fb fe40 	bl	80037d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 8007b54:	203d      	movs	r0, #61	; 0x3d
 8007b56:	f7fb fe59 	bl	800380c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 8007b5a:	bf00      	nop
 8007b5c:	3738      	adds	r7, #56	; 0x38
 8007b5e:	46bd      	mov	sp, r7
 8007b60:	bd80      	pop	{r7, pc}
 8007b62:	bf00      	nop
 8007b64:	40028000 	.word	0x40028000
 8007b68:	40023800 	.word	0x40023800
 8007b6c:	40020800 	.word	0x40020800
 8007b70:	40020000 	.word	0x40020000
 8007b74:	40020400 	.word	0x40020400

08007b78 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  heth: ETH handle
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 8007b78:	b580      	push	{r7, lr}
 8007b7a:	b082      	sub	sp, #8
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(s_xSemaphore);
 8007b80:	4b04      	ldr	r3, [pc, #16]	; (8007b94 <HAL_ETH_RxCpltCallback+0x1c>)
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	4618      	mov	r0, r3
 8007b86:	f000 fe8f 	bl	80088a8 <osSemaphoreRelease>
}
 8007b8a:	bf00      	nop
 8007b8c:	3708      	adds	r7, #8
 8007b8e:	46bd      	mov	sp, r7
 8007b90:	bd80      	pop	{r7, pc}
 8007b92:	bf00      	nop
 8007b94:	200000ec 	.word	0x200000ec

08007b98 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 8007b98:	b580      	push	{r7, lr}
 8007b9a:	b090      	sub	sp, #64	; 0x40
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	63bb      	str	r3, [r7, #56]	; 0x38
/* USER CODE END OS_THREAD_ATTR_CMSIS_RTOS_V2 */

/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 8007ba4:	4b5d      	ldr	r3, [pc, #372]	; (8007d1c <low_level_init+0x184>)
 8007ba6:	4a5e      	ldr	r2, [pc, #376]	; (8007d20 <low_level_init+0x188>)
 8007ba8:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 8007baa:	4b5c      	ldr	r3, [pc, #368]	; (8007d1c <low_level_init+0x184>)
 8007bac:	2201      	movs	r2, #1
 8007bae:	605a      	str	r2, [r3, #4]
  heth.Init.Speed = ETH_SPEED_100M;
 8007bb0:	4b5a      	ldr	r3, [pc, #360]	; (8007d1c <low_level_init+0x184>)
 8007bb2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8007bb6:	609a      	str	r2, [r3, #8]
  heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 8007bb8:	4b58      	ldr	r3, [pc, #352]	; (8007d1c <low_level_init+0x184>)
 8007bba:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007bbe:	60da      	str	r2, [r3, #12]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 8007bc0:	4b56      	ldr	r3, [pc, #344]	; (8007d1c <low_level_init+0x184>)
 8007bc2:	2201      	movs	r2, #1
 8007bc4:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 8007bc6:	2300      	movs	r3, #0
 8007bc8:	733b      	strb	r3, [r7, #12]
  MACAddr[1] = 0x80;
 8007bca:	2380      	movs	r3, #128	; 0x80
 8007bcc:	737b      	strb	r3, [r7, #13]
  MACAddr[2] = 0xE1;
 8007bce:	23e1      	movs	r3, #225	; 0xe1
 8007bd0:	73bb      	strb	r3, [r7, #14]
  MACAddr[3] = 0x00;
 8007bd2:	2300      	movs	r3, #0
 8007bd4:	73fb      	strb	r3, [r7, #15]
  MACAddr[4] = 0x00;
 8007bd6:	2300      	movs	r3, #0
 8007bd8:	743b      	strb	r3, [r7, #16]
  MACAddr[5] = 0x00;
 8007bda:	2300      	movs	r3, #0
 8007bdc:	747b      	strb	r3, [r7, #17]
  heth.Init.MACAddr = &MACAddr[0];
 8007bde:	4a4f      	ldr	r2, [pc, #316]	; (8007d1c <low_level_init+0x184>)
 8007be0:	f107 030c 	add.w	r3, r7, #12
 8007be4:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXINTERRUPT_MODE;
 8007be6:	4b4d      	ldr	r3, [pc, #308]	; (8007d1c <low_level_init+0x184>)
 8007be8:	2201      	movs	r2, #1
 8007bea:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 8007bec:	4b4b      	ldr	r3, [pc, #300]	; (8007d1c <low_level_init+0x184>)
 8007bee:	2200      	movs	r2, #0
 8007bf0:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 8007bf2:	4b4a      	ldr	r3, [pc, #296]	; (8007d1c <low_level_init+0x184>)
 8007bf4:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8007bf8:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 8007bfa:	4848      	ldr	r0, [pc, #288]	; (8007d1c <low_level_init+0x184>)
 8007bfc:	f7fc f984 	bl	8003f08 <HAL_ETH_Init>
 8007c00:	4603      	mov	r3, r0
 8007c02:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

  if (hal_eth_init_status == HAL_OK)
 8007c06:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d108      	bne.n	8007c20 <low_level_init+0x88>
  {
    /* Set netif link flag */
    netif->flags |= NETIF_FLAG_LINK_UP;
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8007c14:	f043 0304 	orr.w	r3, r3, #4
 8007c18:	b2da      	uxtb	r2, r3
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 8007c20:	2304      	movs	r3, #4
 8007c22:	4a40      	ldr	r2, [pc, #256]	; (8007d24 <low_level_init+0x18c>)
 8007c24:	4940      	ldr	r1, [pc, #256]	; (8007d28 <low_level_init+0x190>)
 8007c26:	483d      	ldr	r0, [pc, #244]	; (8007d1c <low_level_init+0x184>)
 8007c28:	f7fc fb0a 	bl	8004240 <HAL_ETH_DMATxDescListInit>

  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 8007c2c:	2304      	movs	r3, #4
 8007c2e:	4a3f      	ldr	r2, [pc, #252]	; (8007d2c <low_level_init+0x194>)
 8007c30:	493f      	ldr	r1, [pc, #252]	; (8007d30 <low_level_init+0x198>)
 8007c32:	483a      	ldr	r0, [pc, #232]	; (8007d1c <low_level_init+0x184>)
 8007c34:	f7fc fb6d 	bl	8004312 <HAL_ETH_DMARxDescListInit>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	2206      	movs	r2, #6
 8007c3c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8007c40:	4b36      	ldr	r3, [pc, #216]	; (8007d1c <low_level_init+0x184>)
 8007c42:	695b      	ldr	r3, [r3, #20]
 8007c44:	781a      	ldrb	r2, [r3, #0]
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 8007c4c:	4b33      	ldr	r3, [pc, #204]	; (8007d1c <low_level_init+0x184>)
 8007c4e:	695b      	ldr	r3, [r3, #20]
 8007c50:	785a      	ldrb	r2, [r3, #1]
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 8007c58:	4b30      	ldr	r3, [pc, #192]	; (8007d1c <low_level_init+0x184>)
 8007c5a:	695b      	ldr	r3, [r3, #20]
 8007c5c:	789a      	ldrb	r2, [r3, #2]
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 8007c64:	4b2d      	ldr	r3, [pc, #180]	; (8007d1c <low_level_init+0x184>)
 8007c66:	695b      	ldr	r3, [r3, #20]
 8007c68:	78da      	ldrb	r2, [r3, #3]
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 8007c70:	4b2a      	ldr	r3, [pc, #168]	; (8007d1c <low_level_init+0x184>)
 8007c72:	695b      	ldr	r3, [r3, #20]
 8007c74:	791a      	ldrb	r2, [r3, #4]
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 8007c7c:	4b27      	ldr	r3, [pc, #156]	; (8007d1c <low_level_init+0x184>)
 8007c7e:	695b      	ldr	r3, [r3, #20]
 8007c80:	795a      	ldrb	r2, [r3, #5]
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

  /* maximum transfer unit */
  netif->mtu = 1500;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8007c8e:	851a      	strh	r2, [r3, #40]	; 0x28

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8007c96:	f043 030a 	orr.w	r3, r3, #10
 8007c9a:	b2da      	uxtb	r2, r3
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

/* create a binary semaphore used for informing ethernetif of frame reception */
  s_xSemaphore = osSemaphoreNew(1, 1, NULL);
 8007ca2:	2200      	movs	r2, #0
 8007ca4:	2101      	movs	r1, #1
 8007ca6:	2001      	movs	r0, #1
 8007ca8:	f000 fd22 	bl	80086f0 <osSemaphoreNew>
 8007cac:	4603      	mov	r3, r0
 8007cae:	4a21      	ldr	r2, [pc, #132]	; (8007d34 <low_level_init+0x19c>)
 8007cb0:	6013      	str	r3, [r2, #0]

/* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 8007cb2:	f107 0314 	add.w	r3, r7, #20
 8007cb6:	2224      	movs	r2, #36	; 0x24
 8007cb8:	2100      	movs	r1, #0
 8007cba:	4618      	mov	r0, r3
 8007cbc:	f010 fc17 	bl	80184ee <memset>
  attributes.name = "EthIf";
 8007cc0:	4b1d      	ldr	r3, [pc, #116]	; (8007d38 <low_level_init+0x1a0>)
 8007cc2:	617b      	str	r3, [r7, #20]
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 8007cc4:	f44f 73af 	mov.w	r3, #350	; 0x15e
 8007cc8:	62bb      	str	r3, [r7, #40]	; 0x28
  attributes.priority = osPriorityRealtime;
 8007cca:	2330      	movs	r3, #48	; 0x30
 8007ccc:	62fb      	str	r3, [r7, #44]	; 0x2c
  osThreadNew(ethernetif_input, netif, &attributes);
 8007cce:	f107 0314 	add.w	r3, r7, #20
 8007cd2:	461a      	mov	r2, r3
 8007cd4:	6879      	ldr	r1, [r7, #4]
 8007cd6:	4819      	ldr	r0, [pc, #100]	; (8007d3c <low_level_init+0x1a4>)
 8007cd8:	f000 fb4f 	bl	800837a <osThreadNew>
/* USER CODE END OS_THREAD_NEW_CMSIS_RTOS_V2 */
  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 8007cdc:	480f      	ldr	r0, [pc, #60]	; (8007d1c <low_level_init+0x184>)
 8007cde:	f7fc fe40 	bl	8004962 <HAL_ETH_Start>
/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR, &regvalue);
 8007ce2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8007ce6:	461a      	mov	r2, r3
 8007ce8:	211d      	movs	r1, #29
 8007cea:	480c      	ldr	r0, [pc, #48]	; (8007d1c <low_level_init+0x184>)
 8007cec:	f7fc fd6b 	bl	80047c6 <HAL_ETH_ReadPHYRegister>
  regvalue |= (PHY_ISFR_INT4);
 8007cf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cf2:	f043 030b 	orr.w	r3, r3, #11
 8007cf6:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Enable Interrupt on change of link status */
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 8007cf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cfa:	461a      	mov	r2, r3
 8007cfc:	211d      	movs	r1, #29
 8007cfe:	4807      	ldr	r0, [pc, #28]	; (8007d1c <low_level_init+0x184>)
 8007d00:	f7fc fdc9 	bl	8004896 <HAL_ETH_WritePHYRegister>

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR , &regvalue);
 8007d04:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8007d08:	461a      	mov	r2, r3
 8007d0a:	211d      	movs	r1, #29
 8007d0c:	4803      	ldr	r0, [pc, #12]	; (8007d1c <low_level_init+0x184>)
 8007d0e:	f7fc fd5a 	bl	80047c6 <HAL_ETH_ReadPHYRegister>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 8007d12:	bf00      	nop
 8007d14:	3740      	adds	r7, #64	; 0x40
 8007d16:	46bd      	mov	sp, r7
 8007d18:	bd80      	pop	{r7, pc}
 8007d1a:	bf00      	nop
 8007d1c:	20006e98 	.word	0x20006e98
 8007d20:	40028000 	.word	0x40028000
 8007d24:	20006ee0 	.word	0x20006ee0
 8007d28:	200055c8 	.word	0x200055c8
 8007d2c:	20005648 	.word	0x20005648
 8007d30:	20006e18 	.word	0x20006e18
 8007d34:	200000ec 	.word	0x200000ec
 8007d38:	080198cc 	.word	0x080198cc
 8007d3c:	08007fe5 	.word	0x08007fe5

08007d40 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 8007d40:	b580      	push	{r7, lr}
 8007d42:	b08a      	sub	sp, #40	; 0x28
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	6078      	str	r0, [r7, #4]
 8007d48:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 8007d4a:	4b4b      	ldr	r3, [pc, #300]	; (8007e78 <low_level_output+0x138>)
 8007d4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d4e:	689b      	ldr	r3, [r3, #8]
 8007d50:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 8007d52:	2300      	movs	r3, #0
 8007d54:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 8007d56:	2300      	movs	r3, #0
 8007d58:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 8007d5a:	2300      	movs	r3, #0
 8007d5c:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 8007d5e:	2300      	movs	r3, #0
 8007d60:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 8007d62:	4b45      	ldr	r3, [pc, #276]	; (8007e78 <low_level_output+0x138>)
 8007d64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d66:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 8007d68:	2300      	movs	r3, #0
 8007d6a:	613b      	str	r3, [r7, #16]

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 8007d6c:	683b      	ldr	r3, [r7, #0]
 8007d6e:	623b      	str	r3, [r7, #32]
 8007d70:	e05a      	b.n	8007e28 <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8007d72:	69bb      	ldr	r3, [r7, #24]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	da03      	bge.n	8007d82 <low_level_output+0x42>
      {
        errval = ERR_USE;
 8007d7a:	23f8      	movs	r3, #248	; 0xf8
 8007d7c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        goto error;
 8007d80:	e05c      	b.n	8007e3c <low_level_output+0xfc>
      }

      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 8007d82:	6a3b      	ldr	r3, [r7, #32]
 8007d84:	895b      	ldrh	r3, [r3, #10]
 8007d86:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 8007d88:	2300      	movs	r3, #0
 8007d8a:	60bb      	str	r3, [r7, #8]

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 8007d8c:	e02f      	b.n	8007dee <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 8007d8e:	69fa      	ldr	r2, [r7, #28]
 8007d90:	693b      	ldr	r3, [r7, #16]
 8007d92:	18d0      	adds	r0, r2, r3
 8007d94:	6a3b      	ldr	r3, [r7, #32]
 8007d96:	685a      	ldr	r2, [r3, #4]
 8007d98:	68bb      	ldr	r3, [r7, #8]
 8007d9a:	18d1      	adds	r1, r2, r3
 8007d9c:	693b      	ldr	r3, [r7, #16]
 8007d9e:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 8007da2:	3304      	adds	r3, #4
 8007da4:	461a      	mov	r2, r3
 8007da6:	f010 fb94 	bl	80184d2 <memcpy>

        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 8007daa:	69bb      	ldr	r3, [r7, #24]
 8007dac:	68db      	ldr	r3, [r3, #12]
 8007dae:	61bb      	str	r3, [r7, #24]

        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8007db0:	69bb      	ldr	r3, [r7, #24]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	da03      	bge.n	8007dc0 <low_level_output+0x80>
        {
          errval = ERR_USE;
 8007db8:	23f8      	movs	r3, #248	; 0xf8
 8007dba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto error;
 8007dbe:	e03d      	b.n	8007e3c <low_level_output+0xfc>
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 8007dc0:	69bb      	ldr	r3, [r7, #24]
 8007dc2:	689b      	ldr	r3, [r3, #8]
 8007dc4:	61fb      	str	r3, [r7, #28]

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 8007dc6:	693a      	ldr	r2, [r7, #16]
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	4413      	add	r3, r2
 8007dcc:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 8007dd0:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 8007dd2:	68ba      	ldr	r2, [r7, #8]
 8007dd4:	693b      	ldr	r3, [r7, #16]
 8007dd6:	1ad3      	subs	r3, r2, r3
 8007dd8:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8007ddc:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 8007dde:	697a      	ldr	r2, [r7, #20]
 8007de0:	693b      	ldr	r3, [r7, #16]
 8007de2:	1ad3      	subs	r3, r2, r3
 8007de4:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8007de8:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 8007dea:	2300      	movs	r3, #0
 8007dec:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 8007dee:	68fa      	ldr	r2, [r7, #12]
 8007df0:	693b      	ldr	r3, [r7, #16]
 8007df2:	4413      	add	r3, r2
 8007df4:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8007df8:	4293      	cmp	r3, r2
 8007dfa:	d8c8      	bhi.n	8007d8e <low_level_output+0x4e>
      }

      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 8007dfc:	69fa      	ldr	r2, [r7, #28]
 8007dfe:	693b      	ldr	r3, [r7, #16]
 8007e00:	18d0      	adds	r0, r2, r3
 8007e02:	6a3b      	ldr	r3, [r7, #32]
 8007e04:	685a      	ldr	r2, [r3, #4]
 8007e06:	68bb      	ldr	r3, [r7, #8]
 8007e08:	4413      	add	r3, r2
 8007e0a:	68fa      	ldr	r2, [r7, #12]
 8007e0c:	4619      	mov	r1, r3
 8007e0e:	f010 fb60 	bl	80184d2 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 8007e12:	693a      	ldr	r2, [r7, #16]
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	4413      	add	r3, r2
 8007e18:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 8007e1a:	697a      	ldr	r2, [r7, #20]
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	4413      	add	r3, r2
 8007e20:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 8007e22:	6a3b      	ldr	r3, [r7, #32]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	623b      	str	r3, [r7, #32]
 8007e28:	6a3b      	ldr	r3, [r7, #32]
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d1a1      	bne.n	8007d72 <low_level_output+0x32>
    }

  /* Prepare transmit descriptors to give to DMA */
  HAL_ETH_TransmitFrame(&heth, framelength);
 8007e2e:	6979      	ldr	r1, [r7, #20]
 8007e30:	4811      	ldr	r0, [pc, #68]	; (8007e78 <low_level_output+0x138>)
 8007e32:	f7fc fadb 	bl	80043ec <HAL_ETH_TransmitFrame>

  errval = ERR_OK;
 8007e36:	2300      	movs	r3, #0
 8007e38:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 8007e3c:	4b0e      	ldr	r3, [pc, #56]	; (8007e78 <low_level_output+0x138>)
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007e44:	3314      	adds	r3, #20
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	f003 0320 	and.w	r3, r3, #32
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d00d      	beq.n	8007e6c <low_level_output+0x12c>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 8007e50:	4b09      	ldr	r3, [pc, #36]	; (8007e78 <low_level_output+0x138>)
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007e58:	3314      	adds	r3, #20
 8007e5a:	2220      	movs	r2, #32
 8007e5c:	601a      	str	r2, [r3, #0]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 8007e5e:	4b06      	ldr	r3, [pc, #24]	; (8007e78 <low_level_output+0x138>)
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007e66:	3304      	adds	r3, #4
 8007e68:	2200      	movs	r2, #0
 8007e6a:	601a      	str	r2, [r3, #0]
  }
  return errval;
 8007e6c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8007e70:	4618      	mov	r0, r3
 8007e72:	3728      	adds	r7, #40	; 0x28
 8007e74:	46bd      	mov	sp, r7
 8007e76:	bd80      	pop	{r7, pc}
 8007e78:	20006e98 	.word	0x20006e98

08007e7c <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 8007e7c:	b580      	push	{r7, lr}
 8007e7e:	b08c      	sub	sp, #48	; 0x30
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 8007e84:	2300      	movs	r3, #0
 8007e86:	62fb      	str	r3, [r7, #44]	; 0x2c
  struct pbuf *q = NULL;
 8007e88:	2300      	movs	r3, #0
 8007e8a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t len = 0;
 8007e8c:	2300      	movs	r3, #0
 8007e8e:	81fb      	strh	r3, [r7, #14]
  uint8_t *buffer;
  __IO ETH_DMADescTypeDef *dmarxdesc;
  uint32_t bufferoffset = 0;
 8007e90:	2300      	movs	r3, #0
 8007e92:	61fb      	str	r3, [r7, #28]
  uint32_t payloadoffset = 0;
 8007e94:	2300      	movs	r3, #0
 8007e96:	61bb      	str	r3, [r7, #24]
  uint32_t byteslefttocopy = 0;
 8007e98:	2300      	movs	r3, #0
 8007e9a:	617b      	str	r3, [r7, #20]
  uint32_t i=0;
 8007e9c:	2300      	movs	r3, #0
 8007e9e:	613b      	str	r3, [r7, #16]

  /* get received frame */
  if (HAL_ETH_GetReceivedFrame_IT(&heth) != HAL_OK)
 8007ea0:	484f      	ldr	r0, [pc, #316]	; (8007fe0 <low_level_input+0x164>)
 8007ea2:	f7fc fb8d 	bl	80045c0 <HAL_ETH_GetReceivedFrame_IT>
 8007ea6:	4603      	mov	r3, r0
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d001      	beq.n	8007eb0 <low_level_input+0x34>

    return NULL;
 8007eac:	2300      	movs	r3, #0
 8007eae:	e092      	b.n	8007fd6 <low_level_input+0x15a>

  /* Obtain the size of the packet and put it into the "len" variable. */
  len = heth.RxFrameInfos.length;
 8007eb0:	4b4b      	ldr	r3, [pc, #300]	; (8007fe0 <low_level_input+0x164>)
 8007eb2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007eb4:	81fb      	strh	r3, [r7, #14]
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 8007eb6:	4b4a      	ldr	r3, [pc, #296]	; (8007fe0 <low_level_input+0x164>)
 8007eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eba:	627b      	str	r3, [r7, #36]	; 0x24

  if (len > 0)
 8007ebc:	89fb      	ldrh	r3, [r7, #14]
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d007      	beq.n	8007ed2 <low_level_input+0x56>
  {
    /* We allocate a pbuf chain of pbufs from the Lwip buffer pool */
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 8007ec2:	89fb      	ldrh	r3, [r7, #14]
 8007ec4:	f44f 72c1 	mov.w	r2, #386	; 0x182
 8007ec8:	4619      	mov	r1, r3
 8007eca:	2000      	movs	r0, #0
 8007ecc:	f005 fa54 	bl	800d378 <pbuf_alloc>
 8007ed0:	62f8      	str	r0, [r7, #44]	; 0x2c
  }

  if (p != NULL)
 8007ed2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d04b      	beq.n	8007f70 <low_level_input+0xf4>
  {
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 8007ed8:	4b41      	ldr	r3, [pc, #260]	; (8007fe0 <low_level_input+0x164>)
 8007eda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007edc:	623b      	str	r3, [r7, #32]
    bufferoffset = 0;
 8007ede:	2300      	movs	r3, #0
 8007ee0:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 8007ee2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ee4:	62bb      	str	r3, [r7, #40]	; 0x28
 8007ee6:	e040      	b.n	8007f6a <low_level_input+0xee>
    {
      byteslefttocopy = q->len;
 8007ee8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007eea:	895b      	ldrh	r3, [r3, #10]
 8007eec:	617b      	str	r3, [r7, #20]
      payloadoffset = 0;
 8007eee:	2300      	movs	r3, #0
 8007ef0:	61bb      	str	r3, [r7, #24]

      /* Check if the length of bytes to copy in current pbuf is bigger than Rx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 8007ef2:	e021      	b.n	8007f38 <low_level_input+0xbc>
      {
        /* Copy data to pbuf */
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 8007ef4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ef6:	685a      	ldr	r2, [r3, #4]
 8007ef8:	69bb      	ldr	r3, [r7, #24]
 8007efa:	18d0      	adds	r0, r2, r3
 8007efc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007efe:	69fb      	ldr	r3, [r7, #28]
 8007f00:	18d1      	adds	r1, r2, r3
 8007f02:	69fb      	ldr	r3, [r7, #28]
 8007f04:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 8007f08:	3304      	adds	r3, #4
 8007f0a:	461a      	mov	r2, r3
 8007f0c:	f010 fae1 	bl	80184d2 <memcpy>

        /* Point to next descriptor */
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 8007f10:	6a3b      	ldr	r3, [r7, #32]
 8007f12:	68db      	ldr	r3, [r3, #12]
 8007f14:	623b      	str	r3, [r7, #32]
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 8007f16:	6a3b      	ldr	r3, [r7, #32]
 8007f18:	689b      	ldr	r3, [r3, #8]
 8007f1a:	627b      	str	r3, [r7, #36]	; 0x24

        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 8007f1c:	69fa      	ldr	r2, [r7, #28]
 8007f1e:	697b      	ldr	r3, [r7, #20]
 8007f20:	4413      	add	r3, r2
 8007f22:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 8007f26:	617b      	str	r3, [r7, #20]
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 8007f28:	69ba      	ldr	r2, [r7, #24]
 8007f2a:	69fb      	ldr	r3, [r7, #28]
 8007f2c:	1ad3      	subs	r3, r2, r3
 8007f2e:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8007f32:	61bb      	str	r3, [r7, #24]
        bufferoffset = 0;
 8007f34:	2300      	movs	r3, #0
 8007f36:	61fb      	str	r3, [r7, #28]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 8007f38:	697a      	ldr	r2, [r7, #20]
 8007f3a:	69fb      	ldr	r3, [r7, #28]
 8007f3c:	4413      	add	r3, r2
 8007f3e:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8007f42:	4293      	cmp	r3, r2
 8007f44:	d8d6      	bhi.n	8007ef4 <low_level_input+0x78>
      }
      /* Copy remaining data in pbuf */
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 8007f46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f48:	685a      	ldr	r2, [r3, #4]
 8007f4a:	69bb      	ldr	r3, [r7, #24]
 8007f4c:	18d0      	adds	r0, r2, r3
 8007f4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007f50:	69fb      	ldr	r3, [r7, #28]
 8007f52:	4413      	add	r3, r2
 8007f54:	697a      	ldr	r2, [r7, #20]
 8007f56:	4619      	mov	r1, r3
 8007f58:	f010 fabb 	bl	80184d2 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 8007f5c:	69fa      	ldr	r2, [r7, #28]
 8007f5e:	697b      	ldr	r3, [r7, #20]
 8007f60:	4413      	add	r3, r2
 8007f62:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 8007f64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	62bb      	str	r3, [r7, #40]	; 0x28
 8007f6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d1bb      	bne.n	8007ee8 <low_level_input+0x6c>
    }
  }

    /* Release descriptors to DMA */
    /* Point to first descriptor */
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 8007f70:	4b1b      	ldr	r3, [pc, #108]	; (8007fe0 <low_level_input+0x164>)
 8007f72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f74:	623b      	str	r3, [r7, #32]
    /* Set Own bit in Rx descriptors: gives the buffers back to DMA */
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 8007f76:	2300      	movs	r3, #0
 8007f78:	613b      	str	r3, [r7, #16]
 8007f7a:	e00b      	b.n	8007f94 <low_level_input+0x118>
    {
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 8007f7c:	6a3b      	ldr	r3, [r7, #32]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8007f84:	6a3b      	ldr	r3, [r7, #32]
 8007f86:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 8007f88:	6a3b      	ldr	r3, [r7, #32]
 8007f8a:	68db      	ldr	r3, [r3, #12]
 8007f8c:	623b      	str	r3, [r7, #32]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 8007f8e:	693b      	ldr	r3, [r7, #16]
 8007f90:	3301      	adds	r3, #1
 8007f92:	613b      	str	r3, [r7, #16]
 8007f94:	4b12      	ldr	r3, [pc, #72]	; (8007fe0 <low_level_input+0x164>)
 8007f96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f98:	693a      	ldr	r2, [r7, #16]
 8007f9a:	429a      	cmp	r2, r3
 8007f9c:	d3ee      	bcc.n	8007f7c <low_level_input+0x100>
    }

    /* Clear Segment_Count */
    heth.RxFrameInfos.SegCount =0;
 8007f9e:	4b10      	ldr	r3, [pc, #64]	; (8007fe0 <low_level_input+0x164>)
 8007fa0:	2200      	movs	r2, #0
 8007fa2:	639a      	str	r2, [r3, #56]	; 0x38

  /* When Rx Buffer unavailable flag is set: clear it and resume reception */
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 8007fa4:	4b0e      	ldr	r3, [pc, #56]	; (8007fe0 <low_level_input+0x164>)
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007fac:	3314      	adds	r3, #20
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d00d      	beq.n	8007fd4 <low_level_input+0x158>
  {
    /* Clear RBUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 8007fb8:	4b09      	ldr	r3, [pc, #36]	; (8007fe0 <low_level_input+0x164>)
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007fc0:	3314      	adds	r3, #20
 8007fc2:	2280      	movs	r2, #128	; 0x80
 8007fc4:	601a      	str	r2, [r3, #0]
    /* Resume DMA reception */
    heth.Instance->DMARPDR = 0;
 8007fc6:	4b06      	ldr	r3, [pc, #24]	; (8007fe0 <low_level_input+0x164>)
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007fce:	3308      	adds	r3, #8
 8007fd0:	2200      	movs	r2, #0
 8007fd2:	601a      	str	r2, [r3, #0]
  }
  return p;
 8007fd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8007fd6:	4618      	mov	r0, r3
 8007fd8:	3730      	adds	r7, #48	; 0x30
 8007fda:	46bd      	mov	sp, r7
 8007fdc:	bd80      	pop	{r7, pc}
 8007fde:	bf00      	nop
 8007fe0:	20006e98 	.word	0x20006e98

08007fe4 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void* argument)
{
 8007fe4:	b580      	push	{r7, lr}
 8007fe6:	b084      	sub	sp, #16
 8007fe8:	af00      	add	r7, sp, #0
 8007fea:	6078      	str	r0, [r7, #4]
  struct pbuf *p;
  struct netif *netif = (struct netif *) argument;
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	60fb      	str	r3, [r7, #12]

  for( ;; )
  {
    if (osSemaphoreAcquire(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 8007ff0:	4b12      	ldr	r3, [pc, #72]	; (800803c <ethernetif_input+0x58>)
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	f04f 31ff 	mov.w	r1, #4294967295
 8007ff8:	4618      	mov	r0, r3
 8007ffa:	f000 fc03 	bl	8008804 <osSemaphoreAcquire>
 8007ffe:	4603      	mov	r3, r0
 8008000:	2b00      	cmp	r3, #0
 8008002:	d1f5      	bne.n	8007ff0 <ethernetif_input+0xc>
    {
      do
      {
        LOCK_TCPIP_CORE();
 8008004:	480e      	ldr	r0, [pc, #56]	; (8008040 <ethernetif_input+0x5c>)
 8008006:	f010 f8df 	bl	80181c8 <sys_mutex_lock>
        p = low_level_input( netif );
 800800a:	68f8      	ldr	r0, [r7, #12]
 800800c:	f7ff ff36 	bl	8007e7c <low_level_input>
 8008010:	60b8      	str	r0, [r7, #8]
        if   (p != NULL)
 8008012:	68bb      	ldr	r3, [r7, #8]
 8008014:	2b00      	cmp	r3, #0
 8008016:	d00a      	beq.n	800802e <ethernetif_input+0x4a>
        {
          if (netif->input( p, netif) != ERR_OK )
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	691b      	ldr	r3, [r3, #16]
 800801c:	68f9      	ldr	r1, [r7, #12]
 800801e:	68b8      	ldr	r0, [r7, #8]
 8008020:	4798      	blx	r3
 8008022:	4603      	mov	r3, r0
 8008024:	2b00      	cmp	r3, #0
 8008026:	d002      	beq.n	800802e <ethernetif_input+0x4a>
          {
            pbuf_free(p);
 8008028:	68b8      	ldr	r0, [r7, #8]
 800802a:	f005 fc89 	bl	800d940 <pbuf_free>
          }
        }
        UNLOCK_TCPIP_CORE();
 800802e:	4804      	ldr	r0, [pc, #16]	; (8008040 <ethernetif_input+0x5c>)
 8008030:	f010 f8d9 	bl	80181e6 <sys_mutex_unlock>
      } while(p!=NULL);
 8008034:	68bb      	ldr	r3, [r7, #8]
 8008036:	2b00      	cmp	r3, #0
 8008038:	d1e4      	bne.n	8008004 <ethernetif_input+0x20>
    if (osSemaphoreAcquire(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800803a:	e7d9      	b.n	8007ff0 <ethernetif_input+0xc>
 800803c:	200000ec 	.word	0x200000ec
 8008040:	200086f0 	.word	0x200086f0

08008044 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 8008044:	b580      	push	{r7, lr}
 8008046:	b082      	sub	sp, #8
 8008048:	af00      	add	r7, sp, #0
 800804a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	2b00      	cmp	r3, #0
 8008050:	d106      	bne.n	8008060 <ethernetif_init+0x1c>
 8008052:	4b0e      	ldr	r3, [pc, #56]	; (800808c <ethernetif_init+0x48>)
 8008054:	f44f 720c 	mov.w	r2, #560	; 0x230
 8008058:	490d      	ldr	r1, [pc, #52]	; (8008090 <ethernetif_init+0x4c>)
 800805a:	480e      	ldr	r0, [pc, #56]	; (8008094 <ethernetif_init+0x50>)
 800805c:	f010 faaa 	bl	80185b4 <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	2273      	movs	r2, #115	; 0x73
 8008064:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  netif->name[1] = IFNAME1;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	2274      	movs	r2, #116	; 0x74
 800806c:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	4a09      	ldr	r2, [pc, #36]	; (8008098 <ethernetif_init+0x54>)
 8008074:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	4a08      	ldr	r2, [pc, #32]	; (800809c <ethernetif_init+0x58>)
 800807a:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800807c:	6878      	ldr	r0, [r7, #4]
 800807e:	f7ff fd8b 	bl	8007b98 <low_level_init>

  return ERR_OK;
 8008082:	2300      	movs	r3, #0
}
 8008084:	4618      	mov	r0, r3
 8008086:	3708      	adds	r7, #8
 8008088:	46bd      	mov	sp, r7
 800808a:	bd80      	pop	{r7, pc}
 800808c:	080198d4 	.word	0x080198d4
 8008090:	080198f0 	.word	0x080198f0
 8008094:	08019900 	.word	0x08019900
 8008098:	08016375 	.word	0x08016375
 800809c:	08007d41 	.word	0x08007d41

080080a0 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 80080a0:	b580      	push	{r7, lr}
 80080a2:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80080a4:	f7fa fe9c 	bl	8002de0 <HAL_GetTick>
 80080a8:	4603      	mov	r3, r0
}
 80080aa:	4618      	mov	r0, r3
 80080ac:	bd80      	pop	{r7, pc}
	...

080080b0 <ethernetif_set_link>:
  * @param  netif: the network interface
  * @retval None
  */
void ethernetif_set_link(void* argument)

{
 80080b0:	b580      	push	{r7, lr}
 80080b2:	b084      	sub	sp, #16
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 80080b8:	2300      	movs	r3, #0
 80080ba:	60bb      	str	r3, [r7, #8]
  struct link_str *link_arg = (struct link_str *)argument;
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	60fb      	str	r3, [r7, #12]

  for(;;)
  {
    /* Read PHY_BSR*/
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 80080c0:	f107 0308 	add.w	r3, r7, #8
 80080c4:	461a      	mov	r2, r3
 80080c6:	2101      	movs	r1, #1
 80080c8:	4816      	ldr	r0, [pc, #88]	; (8008124 <ethernetif_set_link+0x74>)
 80080ca:	f7fc fb7c 	bl	80047c6 <HAL_ETH_ReadPHYRegister>

    regvalue &= PHY_LINKED_STATUS;
 80080ce:	68bb      	ldr	r3, [r7, #8]
 80080d0:	f003 0304 	and.w	r3, r3, #4
 80080d4:	60bb      	str	r3, [r7, #8]

    /* Check whether the netif link down and the PHY link is up */
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80080de:	f003 0304 	and.w	r3, r3, #4
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d108      	bne.n	80080f8 <ethernetif_set_link+0x48>
 80080e6:	68bb      	ldr	r3, [r7, #8]
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d005      	beq.n	80080f8 <ethernetif_set_link+0x48>
    {
      /* network cable is connected */
      netif_set_link_up(link_arg->netif);
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	4618      	mov	r0, r3
 80080f2:	f005 f80f 	bl	800d114 <netif_set_link_up>
 80080f6:	e011      	b.n	800811c <ethernetif_set_link+0x6c>
    }
    else if(netif_is_link_up(link_arg->netif) && (!regvalue))
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8008100:	089b      	lsrs	r3, r3, #2
 8008102:	f003 0301 	and.w	r3, r3, #1
 8008106:	b2db      	uxtb	r3, r3
 8008108:	2b00      	cmp	r3, #0
 800810a:	d007      	beq.n	800811c <ethernetif_set_link+0x6c>
 800810c:	68bb      	ldr	r3, [r7, #8]
 800810e:	2b00      	cmp	r3, #0
 8008110:	d104      	bne.n	800811c <ethernetif_set_link+0x6c>
    {
      /* network cable is dis-connected */
      netif_set_link_down(link_arg->netif);
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	4618      	mov	r0, r3
 8008118:	f005 f834 	bl	800d184 <netif_set_link_down>
    }

    /* Suspend thread for 200 ms */
    osDelay(200);
 800811c:	20c8      	movs	r0, #200	; 0xc8
 800811e:	f000 f9be 	bl	800849e <osDelay>
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 8008122:	e7cd      	b.n	80080c0 <ethernetif_set_link+0x10>
 8008124:	20006e98 	.word	0x20006e98

08008128 <ethernetif_update_config>:
  *         to update low level driver configuration.
* @param  netif: The network interface
  * @retval None
  */
void ethernetif_update_config(struct netif *netif)
{
 8008128:	b580      	push	{r7, lr}
 800812a:	b084      	sub	sp, #16
 800812c:	af00      	add	r7, sp, #0
 800812e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tickstart = 0;
 8008130:	2300      	movs	r3, #0
 8008132:	60fb      	str	r3, [r7, #12]
  uint32_t regvalue = 0;
 8008134:	2300      	movs	r3, #0
 8008136:	60bb      	str	r3, [r7, #8]

  if(netif_is_link_up(netif))
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800813e:	089b      	lsrs	r3, r3, #2
 8008140:	f003 0301 	and.w	r3, r3, #1
 8008144:	b2db      	uxtb	r3, r3
 8008146:	2b00      	cmp	r3, #0
 8008148:	d05d      	beq.n	8008206 <ethernetif_update_config+0xde>
  {
    /* Restart the auto-negotiation */
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800814a:	4b34      	ldr	r3, [pc, #208]	; (800821c <ethernetif_update_config+0xf4>)
 800814c:	685b      	ldr	r3, [r3, #4]
 800814e:	2b00      	cmp	r3, #0
 8008150:	d03f      	beq.n	80081d2 <ethernetif_update_config+0xaa>
    {
      /* Enable Auto-Negotiation */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 8008152:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008156:	2100      	movs	r1, #0
 8008158:	4830      	ldr	r0, [pc, #192]	; (800821c <ethernetif_update_config+0xf4>)
 800815a:	f7fc fb9c 	bl	8004896 <HAL_ETH_WritePHYRegister>

      /* Get tick */
      tickstart = HAL_GetTick();
 800815e:	f7fa fe3f 	bl	8002de0 <HAL_GetTick>
 8008162:	4603      	mov	r3, r0
 8008164:	60fb      	str	r3, [r7, #12]

      /* Wait until the auto-negotiation will be completed */
      do
      {
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 8008166:	f107 0308 	add.w	r3, r7, #8
 800816a:	461a      	mov	r2, r3
 800816c:	2101      	movs	r1, #1
 800816e:	482b      	ldr	r0, [pc, #172]	; (800821c <ethernetif_update_config+0xf4>)
 8008170:	f7fc fb29 	bl	80047c6 <HAL_ETH_ReadPHYRegister>

        /* Check for the Timeout ( 1s ) */
        if((HAL_GetTick() - tickstart ) > 1000)
 8008174:	f7fa fe34 	bl	8002de0 <HAL_GetTick>
 8008178:	4602      	mov	r2, r0
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	1ad3      	subs	r3, r2, r3
 800817e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008182:	d828      	bhi.n	80081d6 <ethernetif_update_config+0xae>
        {
          /* In case of timeout */
          goto error;
        }
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8008184:	68bb      	ldr	r3, [r7, #8]
 8008186:	f003 0320 	and.w	r3, r3, #32
 800818a:	2b00      	cmp	r3, #0
 800818c:	d0eb      	beq.n	8008166 <ethernetif_update_config+0x3e>

      /* Read the result of the auto-negotiation */
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 800818e:	f107 0308 	add.w	r3, r7, #8
 8008192:	461a      	mov	r2, r3
 8008194:	2110      	movs	r1, #16
 8008196:	4821      	ldr	r0, [pc, #132]	; (800821c <ethernetif_update_config+0xf4>)
 8008198:	f7fc fb15 	bl	80047c6 <HAL_ETH_ReadPHYRegister>

      /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 800819c:	68bb      	ldr	r3, [r7, #8]
 800819e:	f003 0304 	and.w	r3, r3, #4
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d004      	beq.n	80081b0 <ethernetif_update_config+0x88>
      {
        /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 80081a6:	4b1d      	ldr	r3, [pc, #116]	; (800821c <ethernetif_update_config+0xf4>)
 80081a8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80081ac:	60da      	str	r2, [r3, #12]
 80081ae:	e002      	b.n	80081b6 <ethernetif_update_config+0x8e>
      }
      else
      {
        /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 80081b0:	4b1a      	ldr	r3, [pc, #104]	; (800821c <ethernetif_update_config+0xf4>)
 80081b2:	2200      	movs	r2, #0
 80081b4:	60da      	str	r2, [r3, #12]
      }
      /* Configure the MAC with the speed fixed by the auto-negotiation process */
      if(regvalue & PHY_SPEED_STATUS)
 80081b6:	68bb      	ldr	r3, [r7, #8]
 80081b8:	f003 0302 	and.w	r3, r3, #2
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d003      	beq.n	80081c8 <ethernetif_update_config+0xa0>
      {
        /* Set Ethernet speed to 10M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_10M;
 80081c0:	4b16      	ldr	r3, [pc, #88]	; (800821c <ethernetif_update_config+0xf4>)
 80081c2:	2200      	movs	r2, #0
 80081c4:	609a      	str	r2, [r3, #8]
 80081c6:	e016      	b.n	80081f6 <ethernetif_update_config+0xce>
      }
      else
      {
        /* Set Ethernet speed to 100M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_100M;
 80081c8:	4b14      	ldr	r3, [pc, #80]	; (800821c <ethernetif_update_config+0xf4>)
 80081ca:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80081ce:	609a      	str	r2, [r3, #8]
 80081d0:	e011      	b.n	80081f6 <ethernetif_update_config+0xce>
      }
    }
    else /* AutoNegotiation Disable */
    {
    error :
 80081d2:	bf00      	nop
 80081d4:	e000      	b.n	80081d8 <ethernetif_update_config+0xb0>
          goto error;
 80081d6:	bf00      	nop
      /* Check parameters */
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));

      /* Set MAC Speed and Duplex Mode to PHY */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 80081d8:	4b10      	ldr	r3, [pc, #64]	; (800821c <ethernetif_update_config+0xf4>)
 80081da:	68db      	ldr	r3, [r3, #12]
 80081dc:	08db      	lsrs	r3, r3, #3
 80081de:	b29a      	uxth	r2, r3
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 80081e0:	4b0e      	ldr	r3, [pc, #56]	; (800821c <ethernetif_update_config+0xf4>)
 80081e2:	689b      	ldr	r3, [r3, #8]
 80081e4:	085b      	lsrs	r3, r3, #1
 80081e6:	b29b      	uxth	r3, r3
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 80081e8:	4313      	orrs	r3, r2
 80081ea:	b29b      	uxth	r3, r3
 80081ec:	461a      	mov	r2, r3
 80081ee:	2100      	movs	r1, #0
 80081f0:	480a      	ldr	r0, [pc, #40]	; (800821c <ethernetif_update_config+0xf4>)
 80081f2:	f7fc fb50 	bl	8004896 <HAL_ETH_WritePHYRegister>
    }

    /* ETHERNET MAC Re-Configuration */
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 80081f6:	2100      	movs	r1, #0
 80081f8:	4808      	ldr	r0, [pc, #32]	; (800821c <ethernetif_update_config+0xf4>)
 80081fa:	f7fc fc11 	bl	8004a20 <HAL_ETH_ConfigMAC>

    /* Restart MAC interface */
    HAL_ETH_Start(&heth);
 80081fe:	4807      	ldr	r0, [pc, #28]	; (800821c <ethernetif_update_config+0xf4>)
 8008200:	f7fc fbaf 	bl	8004962 <HAL_ETH_Start>
 8008204:	e002      	b.n	800820c <ethernetif_update_config+0xe4>
  }
  else
  {
    /* Stop MAC interface */
    HAL_ETH_Stop(&heth);
 8008206:	4805      	ldr	r0, [pc, #20]	; (800821c <ethernetif_update_config+0xf4>)
 8008208:	f7fc fbda 	bl	80049c0 <HAL_ETH_Stop>
  }

  ethernetif_notify_conn_changed(netif);
 800820c:	6878      	ldr	r0, [r7, #4]
 800820e:	f000 f807 	bl	8008220 <ethernetif_notify_conn_changed>
}
 8008212:	bf00      	nop
 8008214:	3710      	adds	r7, #16
 8008216:	46bd      	mov	sp, r7
 8008218:	bd80      	pop	{r7, pc}
 800821a:	bf00      	nop
 800821c:	20006e98 	.word	0x20006e98

08008220 <ethernetif_notify_conn_changed>:
  * @brief  This function notify user about link status changement.
  * @param  netif: the network interface
  * @retval None
  */
__weak void ethernetif_notify_conn_changed(struct netif *netif)
{
 8008220:	b480      	push	{r7}
 8008222:	b083      	sub	sp, #12
 8008224:	af00      	add	r7, sp, #0
 8008226:	6078      	str	r0, [r7, #4]
  /* NOTE : This is function could be implemented in user file
            when the callback is needed,
  */

}
 8008228:	bf00      	nop
 800822a:	370c      	adds	r7, #12
 800822c:	46bd      	mov	sp, r7
 800822e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008232:	4770      	bx	lr

08008234 <__NVIC_SetPriority>:
{
 8008234:	b480      	push	{r7}
 8008236:	b083      	sub	sp, #12
 8008238:	af00      	add	r7, sp, #0
 800823a:	4603      	mov	r3, r0
 800823c:	6039      	str	r1, [r7, #0]
 800823e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008240:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008244:	2b00      	cmp	r3, #0
 8008246:	db0a      	blt.n	800825e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008248:	683b      	ldr	r3, [r7, #0]
 800824a:	b2da      	uxtb	r2, r3
 800824c:	490c      	ldr	r1, [pc, #48]	; (8008280 <__NVIC_SetPriority+0x4c>)
 800824e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008252:	0112      	lsls	r2, r2, #4
 8008254:	b2d2      	uxtb	r2, r2
 8008256:	440b      	add	r3, r1
 8008258:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800825c:	e00a      	b.n	8008274 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800825e:	683b      	ldr	r3, [r7, #0]
 8008260:	b2da      	uxtb	r2, r3
 8008262:	4908      	ldr	r1, [pc, #32]	; (8008284 <__NVIC_SetPriority+0x50>)
 8008264:	79fb      	ldrb	r3, [r7, #7]
 8008266:	f003 030f 	and.w	r3, r3, #15
 800826a:	3b04      	subs	r3, #4
 800826c:	0112      	lsls	r2, r2, #4
 800826e:	b2d2      	uxtb	r2, r2
 8008270:	440b      	add	r3, r1
 8008272:	761a      	strb	r2, [r3, #24]
}
 8008274:	bf00      	nop
 8008276:	370c      	adds	r7, #12
 8008278:	46bd      	mov	sp, r7
 800827a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800827e:	4770      	bx	lr
 8008280:	e000e100 	.word	0xe000e100
 8008284:	e000ed00 	.word	0xe000ed00

08008288 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8008288:	b580      	push	{r7, lr}
 800828a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800828c:	4b05      	ldr	r3, [pc, #20]	; (80082a4 <SysTick_Handler+0x1c>)
 800828e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8008290:	f002 fc96 	bl	800abc0 <xTaskGetSchedulerState>
 8008294:	4603      	mov	r3, r0
 8008296:	2b01      	cmp	r3, #1
 8008298:	d001      	beq.n	800829e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800829a:	f003 fb7d 	bl	800b998 <xPortSysTickHandler>
  }
}
 800829e:	bf00      	nop
 80082a0:	bd80      	pop	{r7, pc}
 80082a2:	bf00      	nop
 80082a4:	e000e010 	.word	0xe000e010

080082a8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80082a8:	b580      	push	{r7, lr}
 80082aa:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80082ac:	2100      	movs	r1, #0
 80082ae:	f06f 0004 	mvn.w	r0, #4
 80082b2:	f7ff ffbf 	bl	8008234 <__NVIC_SetPriority>
#endif
}
 80082b6:	bf00      	nop
 80082b8:	bd80      	pop	{r7, pc}
	...

080082bc <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80082bc:	b480      	push	{r7}
 80082be:	b083      	sub	sp, #12
 80082c0:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80082c2:	f3ef 8305 	mrs	r3, IPSR
 80082c6:	603b      	str	r3, [r7, #0]
  return(result);
 80082c8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d003      	beq.n	80082d6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80082ce:	f06f 0305 	mvn.w	r3, #5
 80082d2:	607b      	str	r3, [r7, #4]
 80082d4:	e00c      	b.n	80082f0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80082d6:	4b0a      	ldr	r3, [pc, #40]	; (8008300 <osKernelInitialize+0x44>)
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d105      	bne.n	80082ea <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80082de:	4b08      	ldr	r3, [pc, #32]	; (8008300 <osKernelInitialize+0x44>)
 80082e0:	2201      	movs	r2, #1
 80082e2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80082e4:	2300      	movs	r3, #0
 80082e6:	607b      	str	r3, [r7, #4]
 80082e8:	e002      	b.n	80082f0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80082ea:	f04f 33ff 	mov.w	r3, #4294967295
 80082ee:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80082f0:	687b      	ldr	r3, [r7, #4]
}
 80082f2:	4618      	mov	r0, r3
 80082f4:	370c      	adds	r7, #12
 80082f6:	46bd      	mov	sp, r7
 80082f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082fc:	4770      	bx	lr
 80082fe:	bf00      	nop
 8008300:	200000f0 	.word	0x200000f0

08008304 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008304:	b580      	push	{r7, lr}
 8008306:	b082      	sub	sp, #8
 8008308:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800830a:	f3ef 8305 	mrs	r3, IPSR
 800830e:	603b      	str	r3, [r7, #0]
  return(result);
 8008310:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008312:	2b00      	cmp	r3, #0
 8008314:	d003      	beq.n	800831e <osKernelStart+0x1a>
    stat = osErrorISR;
 8008316:	f06f 0305 	mvn.w	r3, #5
 800831a:	607b      	str	r3, [r7, #4]
 800831c:	e010      	b.n	8008340 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800831e:	4b0b      	ldr	r3, [pc, #44]	; (800834c <osKernelStart+0x48>)
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	2b01      	cmp	r3, #1
 8008324:	d109      	bne.n	800833a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8008326:	f7ff ffbf 	bl	80082a8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800832a:	4b08      	ldr	r3, [pc, #32]	; (800834c <osKernelStart+0x48>)
 800832c:	2202      	movs	r2, #2
 800832e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008330:	f001 ffc8 	bl	800a2c4 <vTaskStartScheduler>
      stat = osOK;
 8008334:	2300      	movs	r3, #0
 8008336:	607b      	str	r3, [r7, #4]
 8008338:	e002      	b.n	8008340 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800833a:	f04f 33ff 	mov.w	r3, #4294967295
 800833e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008340:	687b      	ldr	r3, [r7, #4]
}
 8008342:	4618      	mov	r0, r3
 8008344:	3708      	adds	r7, #8
 8008346:	46bd      	mov	sp, r7
 8008348:	bd80      	pop	{r7, pc}
 800834a:	bf00      	nop
 800834c:	200000f0 	.word	0x200000f0

08008350 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8008350:	b580      	push	{r7, lr}
 8008352:	b082      	sub	sp, #8
 8008354:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008356:	f3ef 8305 	mrs	r3, IPSR
 800835a:	603b      	str	r3, [r7, #0]
  return(result);
 800835c:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 800835e:	2b00      	cmp	r3, #0
 8008360:	d003      	beq.n	800836a <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 8008362:	f002 f8db 	bl	800a51c <xTaskGetTickCountFromISR>
 8008366:	6078      	str	r0, [r7, #4]
 8008368:	e002      	b.n	8008370 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 800836a:	f002 f8c7 	bl	800a4fc <xTaskGetTickCount>
 800836e:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 8008370:	687b      	ldr	r3, [r7, #4]
}
 8008372:	4618      	mov	r0, r3
 8008374:	3708      	adds	r7, #8
 8008376:	46bd      	mov	sp, r7
 8008378:	bd80      	pop	{r7, pc}

0800837a <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800837a:	b580      	push	{r7, lr}
 800837c:	b08e      	sub	sp, #56	; 0x38
 800837e:	af04      	add	r7, sp, #16
 8008380:	60f8      	str	r0, [r7, #12]
 8008382:	60b9      	str	r1, [r7, #8]
 8008384:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008386:	2300      	movs	r3, #0
 8008388:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800838a:	f3ef 8305 	mrs	r3, IPSR
 800838e:	617b      	str	r3, [r7, #20]
  return(result);
 8008390:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8008392:	2b00      	cmp	r3, #0
 8008394:	d17e      	bne.n	8008494 <osThreadNew+0x11a>
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	2b00      	cmp	r3, #0
 800839a:	d07b      	beq.n	8008494 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800839c:	2380      	movs	r3, #128	; 0x80
 800839e:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80083a0:	2318      	movs	r3, #24
 80083a2:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80083a4:	2300      	movs	r3, #0
 80083a6:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 80083a8:	f04f 33ff 	mov.w	r3, #4294967295
 80083ac:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d045      	beq.n	8008440 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d002      	beq.n	80083c2 <osThreadNew+0x48>
        name = attr->name;
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	699b      	ldr	r3, [r3, #24]
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d002      	beq.n	80083d0 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	699b      	ldr	r3, [r3, #24]
 80083ce:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80083d0:	69fb      	ldr	r3, [r7, #28]
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d008      	beq.n	80083e8 <osThreadNew+0x6e>
 80083d6:	69fb      	ldr	r3, [r7, #28]
 80083d8:	2b38      	cmp	r3, #56	; 0x38
 80083da:	d805      	bhi.n	80083e8 <osThreadNew+0x6e>
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	685b      	ldr	r3, [r3, #4]
 80083e0:	f003 0301 	and.w	r3, r3, #1
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d001      	beq.n	80083ec <osThreadNew+0x72>
        return (NULL);
 80083e8:	2300      	movs	r3, #0
 80083ea:	e054      	b.n	8008496 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	695b      	ldr	r3, [r3, #20]
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d003      	beq.n	80083fc <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	695b      	ldr	r3, [r3, #20]
 80083f8:	089b      	lsrs	r3, r3, #2
 80083fa:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	689b      	ldr	r3, [r3, #8]
 8008400:	2b00      	cmp	r3, #0
 8008402:	d00e      	beq.n	8008422 <osThreadNew+0xa8>
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	68db      	ldr	r3, [r3, #12]
 8008408:	2bbb      	cmp	r3, #187	; 0xbb
 800840a:	d90a      	bls.n	8008422 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008410:	2b00      	cmp	r3, #0
 8008412:	d006      	beq.n	8008422 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	695b      	ldr	r3, [r3, #20]
 8008418:	2b00      	cmp	r3, #0
 800841a:	d002      	beq.n	8008422 <osThreadNew+0xa8>
        mem = 1;
 800841c:	2301      	movs	r3, #1
 800841e:	61bb      	str	r3, [r7, #24]
 8008420:	e010      	b.n	8008444 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	689b      	ldr	r3, [r3, #8]
 8008426:	2b00      	cmp	r3, #0
 8008428:	d10c      	bne.n	8008444 <osThreadNew+0xca>
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	68db      	ldr	r3, [r3, #12]
 800842e:	2b00      	cmp	r3, #0
 8008430:	d108      	bne.n	8008444 <osThreadNew+0xca>
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	691b      	ldr	r3, [r3, #16]
 8008436:	2b00      	cmp	r3, #0
 8008438:	d104      	bne.n	8008444 <osThreadNew+0xca>
          mem = 0;
 800843a:	2300      	movs	r3, #0
 800843c:	61bb      	str	r3, [r7, #24]
 800843e:	e001      	b.n	8008444 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8008440:	2300      	movs	r3, #0
 8008442:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008444:	69bb      	ldr	r3, [r7, #24]
 8008446:	2b01      	cmp	r3, #1
 8008448:	d110      	bne.n	800846c <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800844e:	687a      	ldr	r2, [r7, #4]
 8008450:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008452:	9202      	str	r2, [sp, #8]
 8008454:	9301      	str	r3, [sp, #4]
 8008456:	69fb      	ldr	r3, [r7, #28]
 8008458:	9300      	str	r3, [sp, #0]
 800845a:	68bb      	ldr	r3, [r7, #8]
 800845c:	6a3a      	ldr	r2, [r7, #32]
 800845e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008460:	68f8      	ldr	r0, [r7, #12]
 8008462:	f001 fd43 	bl	8009eec <xTaskCreateStatic>
 8008466:	4603      	mov	r3, r0
 8008468:	613b      	str	r3, [r7, #16]
 800846a:	e013      	b.n	8008494 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800846c:	69bb      	ldr	r3, [r7, #24]
 800846e:	2b00      	cmp	r3, #0
 8008470:	d110      	bne.n	8008494 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008472:	6a3b      	ldr	r3, [r7, #32]
 8008474:	b29a      	uxth	r2, r3
 8008476:	f107 0310 	add.w	r3, r7, #16
 800847a:	9301      	str	r3, [sp, #4]
 800847c:	69fb      	ldr	r3, [r7, #28]
 800847e:	9300      	str	r3, [sp, #0]
 8008480:	68bb      	ldr	r3, [r7, #8]
 8008482:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008484:	68f8      	ldr	r0, [r7, #12]
 8008486:	f001 fd8e 	bl	8009fa6 <xTaskCreate>
 800848a:	4603      	mov	r3, r0
 800848c:	2b01      	cmp	r3, #1
 800848e:	d001      	beq.n	8008494 <osThreadNew+0x11a>
            hTask = NULL;
 8008490:	2300      	movs	r3, #0
 8008492:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8008494:	693b      	ldr	r3, [r7, #16]
}
 8008496:	4618      	mov	r0, r3
 8008498:	3728      	adds	r7, #40	; 0x28
 800849a:	46bd      	mov	sp, r7
 800849c:	bd80      	pop	{r7, pc}

0800849e <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800849e:	b580      	push	{r7, lr}
 80084a0:	b084      	sub	sp, #16
 80084a2:	af00      	add	r7, sp, #0
 80084a4:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80084a6:	f3ef 8305 	mrs	r3, IPSR
 80084aa:	60bb      	str	r3, [r7, #8]
  return(result);
 80084ac:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d003      	beq.n	80084ba <osDelay+0x1c>
    stat = osErrorISR;
 80084b2:	f06f 0305 	mvn.w	r3, #5
 80084b6:	60fb      	str	r3, [r7, #12]
 80084b8:	e007      	b.n	80084ca <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80084ba:	2300      	movs	r3, #0
 80084bc:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d002      	beq.n	80084ca <osDelay+0x2c>
      vTaskDelay(ticks);
 80084c4:	6878      	ldr	r0, [r7, #4]
 80084c6:	f001 fec9 	bl	800a25c <vTaskDelay>
    }
  }

  return (stat);
 80084ca:	68fb      	ldr	r3, [r7, #12]
}
 80084cc:	4618      	mov	r0, r3
 80084ce:	3710      	adds	r7, #16
 80084d0:	46bd      	mov	sp, r7
 80084d2:	bd80      	pop	{r7, pc}

080084d4 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 80084d4:	b580      	push	{r7, lr}
 80084d6:	b088      	sub	sp, #32
 80084d8:	af00      	add	r7, sp, #0
 80084da:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 80084dc:	2300      	movs	r3, #0
 80084de:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80084e0:	f3ef 8305 	mrs	r3, IPSR
 80084e4:	60bb      	str	r3, [r7, #8]
  return(result);
 80084e6:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d174      	bne.n	80085d6 <osMutexNew+0x102>
    if (attr != NULL) {
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d003      	beq.n	80084fa <osMutexNew+0x26>
      type = attr->attr_bits;
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	685b      	ldr	r3, [r3, #4]
 80084f6:	61bb      	str	r3, [r7, #24]
 80084f8:	e001      	b.n	80084fe <osMutexNew+0x2a>
    } else {
      type = 0U;
 80084fa:	2300      	movs	r3, #0
 80084fc:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 80084fe:	69bb      	ldr	r3, [r7, #24]
 8008500:	f003 0301 	and.w	r3, r3, #1
 8008504:	2b00      	cmp	r3, #0
 8008506:	d002      	beq.n	800850e <osMutexNew+0x3a>
      rmtx = 1U;
 8008508:	2301      	movs	r3, #1
 800850a:	617b      	str	r3, [r7, #20]
 800850c:	e001      	b.n	8008512 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 800850e:	2300      	movs	r3, #0
 8008510:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8008512:	69bb      	ldr	r3, [r7, #24]
 8008514:	f003 0308 	and.w	r3, r3, #8
 8008518:	2b00      	cmp	r3, #0
 800851a:	d15c      	bne.n	80085d6 <osMutexNew+0x102>
      mem = -1;
 800851c:	f04f 33ff 	mov.w	r3, #4294967295
 8008520:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	2b00      	cmp	r3, #0
 8008526:	d015      	beq.n	8008554 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	689b      	ldr	r3, [r3, #8]
 800852c:	2b00      	cmp	r3, #0
 800852e:	d006      	beq.n	800853e <osMutexNew+0x6a>
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	68db      	ldr	r3, [r3, #12]
 8008534:	2b4f      	cmp	r3, #79	; 0x4f
 8008536:	d902      	bls.n	800853e <osMutexNew+0x6a>
          mem = 1;
 8008538:	2301      	movs	r3, #1
 800853a:	613b      	str	r3, [r7, #16]
 800853c:	e00c      	b.n	8008558 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	689b      	ldr	r3, [r3, #8]
 8008542:	2b00      	cmp	r3, #0
 8008544:	d108      	bne.n	8008558 <osMutexNew+0x84>
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	68db      	ldr	r3, [r3, #12]
 800854a:	2b00      	cmp	r3, #0
 800854c:	d104      	bne.n	8008558 <osMutexNew+0x84>
            mem = 0;
 800854e:	2300      	movs	r3, #0
 8008550:	613b      	str	r3, [r7, #16]
 8008552:	e001      	b.n	8008558 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8008554:	2300      	movs	r3, #0
 8008556:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8008558:	693b      	ldr	r3, [r7, #16]
 800855a:	2b01      	cmp	r3, #1
 800855c:	d112      	bne.n	8008584 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 800855e:	697b      	ldr	r3, [r7, #20]
 8008560:	2b00      	cmp	r3, #0
 8008562:	d007      	beq.n	8008574 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	689b      	ldr	r3, [r3, #8]
 8008568:	4619      	mov	r1, r3
 800856a:	2004      	movs	r0, #4
 800856c:	f000 fd69 	bl	8009042 <xQueueCreateMutexStatic>
 8008570:	61f8      	str	r0, [r7, #28]
 8008572:	e016      	b.n	80085a2 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	689b      	ldr	r3, [r3, #8]
 8008578:	4619      	mov	r1, r3
 800857a:	2001      	movs	r0, #1
 800857c:	f000 fd61 	bl	8009042 <xQueueCreateMutexStatic>
 8008580:	61f8      	str	r0, [r7, #28]
 8008582:	e00e      	b.n	80085a2 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8008584:	693b      	ldr	r3, [r7, #16]
 8008586:	2b00      	cmp	r3, #0
 8008588:	d10b      	bne.n	80085a2 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800858a:	697b      	ldr	r3, [r7, #20]
 800858c:	2b00      	cmp	r3, #0
 800858e:	d004      	beq.n	800859a <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8008590:	2004      	movs	r0, #4
 8008592:	f000 fd3e 	bl	8009012 <xQueueCreateMutex>
 8008596:	61f8      	str	r0, [r7, #28]
 8008598:	e003      	b.n	80085a2 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 800859a:	2001      	movs	r0, #1
 800859c:	f000 fd39 	bl	8009012 <xQueueCreateMutex>
 80085a0:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 80085a2:	69fb      	ldr	r3, [r7, #28]
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d00c      	beq.n	80085c2 <osMutexNew+0xee>
        if (attr != NULL) {
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d003      	beq.n	80085b6 <osMutexNew+0xe2>
          name = attr->name;
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	60fb      	str	r3, [r7, #12]
 80085b4:	e001      	b.n	80085ba <osMutexNew+0xe6>
        } else {
          name = NULL;
 80085b6:	2300      	movs	r3, #0
 80085b8:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 80085ba:	68f9      	ldr	r1, [r7, #12]
 80085bc:	69f8      	ldr	r0, [r7, #28]
 80085be:	f001 fc0d 	bl	8009ddc <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 80085c2:	69fb      	ldr	r3, [r7, #28]
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d006      	beq.n	80085d6 <osMutexNew+0x102>
 80085c8:	697b      	ldr	r3, [r7, #20]
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d003      	beq.n	80085d6 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 80085ce:	69fb      	ldr	r3, [r7, #28]
 80085d0:	f043 0301 	orr.w	r3, r3, #1
 80085d4:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 80085d6:	69fb      	ldr	r3, [r7, #28]
}
 80085d8:	4618      	mov	r0, r3
 80085da:	3720      	adds	r7, #32
 80085dc:	46bd      	mov	sp, r7
 80085de:	bd80      	pop	{r7, pc}

080085e0 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 80085e0:	b580      	push	{r7, lr}
 80085e2:	b086      	sub	sp, #24
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	6078      	str	r0, [r7, #4]
 80085e8:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	f023 0301 	bic.w	r3, r3, #1
 80085f0:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	f003 0301 	and.w	r3, r3, #1
 80085f8:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 80085fa:	2300      	movs	r3, #0
 80085fc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80085fe:	f3ef 8305 	mrs	r3, IPSR
 8008602:	60bb      	str	r3, [r7, #8]
  return(result);
 8008604:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8008606:	2b00      	cmp	r3, #0
 8008608:	d003      	beq.n	8008612 <osMutexAcquire+0x32>
    stat = osErrorISR;
 800860a:	f06f 0305 	mvn.w	r3, #5
 800860e:	617b      	str	r3, [r7, #20]
 8008610:	e02c      	b.n	800866c <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8008612:	693b      	ldr	r3, [r7, #16]
 8008614:	2b00      	cmp	r3, #0
 8008616:	d103      	bne.n	8008620 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8008618:	f06f 0303 	mvn.w	r3, #3
 800861c:	617b      	str	r3, [r7, #20]
 800861e:	e025      	b.n	800866c <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	2b00      	cmp	r3, #0
 8008624:	d011      	beq.n	800864a <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8008626:	6839      	ldr	r1, [r7, #0]
 8008628:	6938      	ldr	r0, [r7, #16]
 800862a:	f000 fd59 	bl	80090e0 <xQueueTakeMutexRecursive>
 800862e:	4603      	mov	r3, r0
 8008630:	2b01      	cmp	r3, #1
 8008632:	d01b      	beq.n	800866c <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8008634:	683b      	ldr	r3, [r7, #0]
 8008636:	2b00      	cmp	r3, #0
 8008638:	d003      	beq.n	8008642 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 800863a:	f06f 0301 	mvn.w	r3, #1
 800863e:	617b      	str	r3, [r7, #20]
 8008640:	e014      	b.n	800866c <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8008642:	f06f 0302 	mvn.w	r3, #2
 8008646:	617b      	str	r3, [r7, #20]
 8008648:	e010      	b.n	800866c <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800864a:	6839      	ldr	r1, [r7, #0]
 800864c:	6938      	ldr	r0, [r7, #16]
 800864e:	f001 f8ed 	bl	800982c <xQueueSemaphoreTake>
 8008652:	4603      	mov	r3, r0
 8008654:	2b01      	cmp	r3, #1
 8008656:	d009      	beq.n	800866c <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8008658:	683b      	ldr	r3, [r7, #0]
 800865a:	2b00      	cmp	r3, #0
 800865c:	d003      	beq.n	8008666 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 800865e:	f06f 0301 	mvn.w	r3, #1
 8008662:	617b      	str	r3, [r7, #20]
 8008664:	e002      	b.n	800866c <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8008666:	f06f 0302 	mvn.w	r3, #2
 800866a:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 800866c:	697b      	ldr	r3, [r7, #20]
}
 800866e:	4618      	mov	r0, r3
 8008670:	3718      	adds	r7, #24
 8008672:	46bd      	mov	sp, r7
 8008674:	bd80      	pop	{r7, pc}

08008676 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8008676:	b580      	push	{r7, lr}
 8008678:	b086      	sub	sp, #24
 800867a:	af00      	add	r7, sp, #0
 800867c:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	f023 0301 	bic.w	r3, r3, #1
 8008684:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	f003 0301 	and.w	r3, r3, #1
 800868c:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800868e:	2300      	movs	r3, #0
 8008690:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008692:	f3ef 8305 	mrs	r3, IPSR
 8008696:	60bb      	str	r3, [r7, #8]
  return(result);
 8008698:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800869a:	2b00      	cmp	r3, #0
 800869c:	d003      	beq.n	80086a6 <osMutexRelease+0x30>
    stat = osErrorISR;
 800869e:	f06f 0305 	mvn.w	r3, #5
 80086a2:	617b      	str	r3, [r7, #20]
 80086a4:	e01f      	b.n	80086e6 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 80086a6:	693b      	ldr	r3, [r7, #16]
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d103      	bne.n	80086b4 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 80086ac:	f06f 0303 	mvn.w	r3, #3
 80086b0:	617b      	str	r3, [r7, #20]
 80086b2:	e018      	b.n	80086e6 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d009      	beq.n	80086ce <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 80086ba:	6938      	ldr	r0, [r7, #16]
 80086bc:	f000 fcdc 	bl	8009078 <xQueueGiveMutexRecursive>
 80086c0:	4603      	mov	r3, r0
 80086c2:	2b01      	cmp	r3, #1
 80086c4:	d00f      	beq.n	80086e6 <osMutexRelease+0x70>
        stat = osErrorResource;
 80086c6:	f06f 0302 	mvn.w	r3, #2
 80086ca:	617b      	str	r3, [r7, #20]
 80086cc:	e00b      	b.n	80086e6 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 80086ce:	2300      	movs	r3, #0
 80086d0:	2200      	movs	r2, #0
 80086d2:	2100      	movs	r1, #0
 80086d4:	6938      	ldr	r0, [r7, #16]
 80086d6:	f000 fda3 	bl	8009220 <xQueueGenericSend>
 80086da:	4603      	mov	r3, r0
 80086dc:	2b01      	cmp	r3, #1
 80086de:	d002      	beq.n	80086e6 <osMutexRelease+0x70>
        stat = osErrorResource;
 80086e0:	f06f 0302 	mvn.w	r3, #2
 80086e4:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80086e6:	697b      	ldr	r3, [r7, #20]
}
 80086e8:	4618      	mov	r0, r3
 80086ea:	3718      	adds	r7, #24
 80086ec:	46bd      	mov	sp, r7
 80086ee:	bd80      	pop	{r7, pc}

080086f0 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 80086f0:	b580      	push	{r7, lr}
 80086f2:	b08a      	sub	sp, #40	; 0x28
 80086f4:	af02      	add	r7, sp, #8
 80086f6:	60f8      	str	r0, [r7, #12]
 80086f8:	60b9      	str	r1, [r7, #8]
 80086fa:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 80086fc:	2300      	movs	r3, #0
 80086fe:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008700:	f3ef 8305 	mrs	r3, IPSR
 8008704:	613b      	str	r3, [r7, #16]
  return(result);
 8008706:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8008708:	2b00      	cmp	r3, #0
 800870a:	d175      	bne.n	80087f8 <osSemaphoreNew+0x108>
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	2b00      	cmp	r3, #0
 8008710:	d072      	beq.n	80087f8 <osSemaphoreNew+0x108>
 8008712:	68ba      	ldr	r2, [r7, #8]
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	429a      	cmp	r2, r3
 8008718:	d86e      	bhi.n	80087f8 <osSemaphoreNew+0x108>
    mem = -1;
 800871a:	f04f 33ff 	mov.w	r3, #4294967295
 800871e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	2b00      	cmp	r3, #0
 8008724:	d015      	beq.n	8008752 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	689b      	ldr	r3, [r3, #8]
 800872a:	2b00      	cmp	r3, #0
 800872c:	d006      	beq.n	800873c <osSemaphoreNew+0x4c>
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	68db      	ldr	r3, [r3, #12]
 8008732:	2b4f      	cmp	r3, #79	; 0x4f
 8008734:	d902      	bls.n	800873c <osSemaphoreNew+0x4c>
        mem = 1;
 8008736:	2301      	movs	r3, #1
 8008738:	61bb      	str	r3, [r7, #24]
 800873a:	e00c      	b.n	8008756 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	689b      	ldr	r3, [r3, #8]
 8008740:	2b00      	cmp	r3, #0
 8008742:	d108      	bne.n	8008756 <osSemaphoreNew+0x66>
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	68db      	ldr	r3, [r3, #12]
 8008748:	2b00      	cmp	r3, #0
 800874a:	d104      	bne.n	8008756 <osSemaphoreNew+0x66>
          mem = 0;
 800874c:	2300      	movs	r3, #0
 800874e:	61bb      	str	r3, [r7, #24]
 8008750:	e001      	b.n	8008756 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8008752:	2300      	movs	r3, #0
 8008754:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8008756:	69bb      	ldr	r3, [r7, #24]
 8008758:	f1b3 3fff 	cmp.w	r3, #4294967295
 800875c:	d04c      	beq.n	80087f8 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	2b01      	cmp	r3, #1
 8008762:	d128      	bne.n	80087b6 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8008764:	69bb      	ldr	r3, [r7, #24]
 8008766:	2b01      	cmp	r3, #1
 8008768:	d10a      	bne.n	8008780 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	689b      	ldr	r3, [r3, #8]
 800876e:	2203      	movs	r2, #3
 8008770:	9200      	str	r2, [sp, #0]
 8008772:	2200      	movs	r2, #0
 8008774:	2100      	movs	r1, #0
 8008776:	2001      	movs	r0, #1
 8008778:	f000 fb5c 	bl	8008e34 <xQueueGenericCreateStatic>
 800877c:	61f8      	str	r0, [r7, #28]
 800877e:	e005      	b.n	800878c <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8008780:	2203      	movs	r2, #3
 8008782:	2100      	movs	r1, #0
 8008784:	2001      	movs	r0, #1
 8008786:	f000 fbcd 	bl	8008f24 <xQueueGenericCreate>
 800878a:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800878c:	69fb      	ldr	r3, [r7, #28]
 800878e:	2b00      	cmp	r3, #0
 8008790:	d022      	beq.n	80087d8 <osSemaphoreNew+0xe8>
 8008792:	68bb      	ldr	r3, [r7, #8]
 8008794:	2b00      	cmp	r3, #0
 8008796:	d01f      	beq.n	80087d8 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8008798:	2300      	movs	r3, #0
 800879a:	2200      	movs	r2, #0
 800879c:	2100      	movs	r1, #0
 800879e:	69f8      	ldr	r0, [r7, #28]
 80087a0:	f000 fd3e 	bl	8009220 <xQueueGenericSend>
 80087a4:	4603      	mov	r3, r0
 80087a6:	2b01      	cmp	r3, #1
 80087a8:	d016      	beq.n	80087d8 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 80087aa:	69f8      	ldr	r0, [r7, #28]
 80087ac:	f001 f9ca 	bl	8009b44 <vQueueDelete>
            hSemaphore = NULL;
 80087b0:	2300      	movs	r3, #0
 80087b2:	61fb      	str	r3, [r7, #28]
 80087b4:	e010      	b.n	80087d8 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 80087b6:	69bb      	ldr	r3, [r7, #24]
 80087b8:	2b01      	cmp	r3, #1
 80087ba:	d108      	bne.n	80087ce <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	689b      	ldr	r3, [r3, #8]
 80087c0:	461a      	mov	r2, r3
 80087c2:	68b9      	ldr	r1, [r7, #8]
 80087c4:	68f8      	ldr	r0, [r7, #12]
 80087c6:	f000 fcc1 	bl	800914c <xQueueCreateCountingSemaphoreStatic>
 80087ca:	61f8      	str	r0, [r7, #28]
 80087cc:	e004      	b.n	80087d8 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80087ce:	68b9      	ldr	r1, [r7, #8]
 80087d0:	68f8      	ldr	r0, [r7, #12]
 80087d2:	f000 fcf2 	bl	80091ba <xQueueCreateCountingSemaphore>
 80087d6:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80087d8:	69fb      	ldr	r3, [r7, #28]
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d00c      	beq.n	80087f8 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d003      	beq.n	80087ec <osSemaphoreNew+0xfc>
          name = attr->name;
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	617b      	str	r3, [r7, #20]
 80087ea:	e001      	b.n	80087f0 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 80087ec:	2300      	movs	r3, #0
 80087ee:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 80087f0:	6979      	ldr	r1, [r7, #20]
 80087f2:	69f8      	ldr	r0, [r7, #28]
 80087f4:	f001 faf2 	bl	8009ddc <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 80087f8:	69fb      	ldr	r3, [r7, #28]
}
 80087fa:	4618      	mov	r0, r3
 80087fc:	3720      	adds	r7, #32
 80087fe:	46bd      	mov	sp, r7
 8008800:	bd80      	pop	{r7, pc}
	...

08008804 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8008804:	b580      	push	{r7, lr}
 8008806:	b086      	sub	sp, #24
 8008808:	af00      	add	r7, sp, #0
 800880a:	6078      	str	r0, [r7, #4]
 800880c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8008812:	2300      	movs	r3, #0
 8008814:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8008816:	693b      	ldr	r3, [r7, #16]
 8008818:	2b00      	cmp	r3, #0
 800881a:	d103      	bne.n	8008824 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800881c:	f06f 0303 	mvn.w	r3, #3
 8008820:	617b      	str	r3, [r7, #20]
 8008822:	e039      	b.n	8008898 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008824:	f3ef 8305 	mrs	r3, IPSR
 8008828:	60fb      	str	r3, [r7, #12]
  return(result);
 800882a:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800882c:	2b00      	cmp	r3, #0
 800882e:	d022      	beq.n	8008876 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8008830:	683b      	ldr	r3, [r7, #0]
 8008832:	2b00      	cmp	r3, #0
 8008834:	d003      	beq.n	800883e <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8008836:	f06f 0303 	mvn.w	r3, #3
 800883a:	617b      	str	r3, [r7, #20]
 800883c:	e02c      	b.n	8008898 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800883e:	2300      	movs	r3, #0
 8008840:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8008842:	f107 0308 	add.w	r3, r7, #8
 8008846:	461a      	mov	r2, r3
 8008848:	2100      	movs	r1, #0
 800884a:	6938      	ldr	r0, [r7, #16]
 800884c:	f001 f8fa 	bl	8009a44 <xQueueReceiveFromISR>
 8008850:	4603      	mov	r3, r0
 8008852:	2b01      	cmp	r3, #1
 8008854:	d003      	beq.n	800885e <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8008856:	f06f 0302 	mvn.w	r3, #2
 800885a:	617b      	str	r3, [r7, #20]
 800885c:	e01c      	b.n	8008898 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800885e:	68bb      	ldr	r3, [r7, #8]
 8008860:	2b00      	cmp	r3, #0
 8008862:	d019      	beq.n	8008898 <osSemaphoreAcquire+0x94>
 8008864:	4b0f      	ldr	r3, [pc, #60]	; (80088a4 <osSemaphoreAcquire+0xa0>)
 8008866:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800886a:	601a      	str	r2, [r3, #0]
 800886c:	f3bf 8f4f 	dsb	sy
 8008870:	f3bf 8f6f 	isb	sy
 8008874:	e010      	b.n	8008898 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8008876:	6839      	ldr	r1, [r7, #0]
 8008878:	6938      	ldr	r0, [r7, #16]
 800887a:	f000 ffd7 	bl	800982c <xQueueSemaphoreTake>
 800887e:	4603      	mov	r3, r0
 8008880:	2b01      	cmp	r3, #1
 8008882:	d009      	beq.n	8008898 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8008884:	683b      	ldr	r3, [r7, #0]
 8008886:	2b00      	cmp	r3, #0
 8008888:	d003      	beq.n	8008892 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800888a:	f06f 0301 	mvn.w	r3, #1
 800888e:	617b      	str	r3, [r7, #20]
 8008890:	e002      	b.n	8008898 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8008892:	f06f 0302 	mvn.w	r3, #2
 8008896:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8008898:	697b      	ldr	r3, [r7, #20]
}
 800889a:	4618      	mov	r0, r3
 800889c:	3718      	adds	r7, #24
 800889e:	46bd      	mov	sp, r7
 80088a0:	bd80      	pop	{r7, pc}
 80088a2:	bf00      	nop
 80088a4:	e000ed04 	.word	0xe000ed04

080088a8 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 80088a8:	b580      	push	{r7, lr}
 80088aa:	b086      	sub	sp, #24
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80088b4:	2300      	movs	r3, #0
 80088b6:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80088b8:	693b      	ldr	r3, [r7, #16]
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d103      	bne.n	80088c6 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 80088be:	f06f 0303 	mvn.w	r3, #3
 80088c2:	617b      	str	r3, [r7, #20]
 80088c4:	e02c      	b.n	8008920 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80088c6:	f3ef 8305 	mrs	r3, IPSR
 80088ca:	60fb      	str	r3, [r7, #12]
  return(result);
 80088cc:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d01a      	beq.n	8008908 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 80088d2:	2300      	movs	r3, #0
 80088d4:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80088d6:	f107 0308 	add.w	r3, r7, #8
 80088da:	4619      	mov	r1, r3
 80088dc:	6938      	ldr	r0, [r7, #16]
 80088de:	f000 fe38 	bl	8009552 <xQueueGiveFromISR>
 80088e2:	4603      	mov	r3, r0
 80088e4:	2b01      	cmp	r3, #1
 80088e6:	d003      	beq.n	80088f0 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 80088e8:	f06f 0302 	mvn.w	r3, #2
 80088ec:	617b      	str	r3, [r7, #20]
 80088ee:	e017      	b.n	8008920 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 80088f0:	68bb      	ldr	r3, [r7, #8]
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d014      	beq.n	8008920 <osSemaphoreRelease+0x78>
 80088f6:	4b0d      	ldr	r3, [pc, #52]	; (800892c <osSemaphoreRelease+0x84>)
 80088f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80088fc:	601a      	str	r2, [r3, #0]
 80088fe:	f3bf 8f4f 	dsb	sy
 8008902:	f3bf 8f6f 	isb	sy
 8008906:	e00b      	b.n	8008920 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8008908:	2300      	movs	r3, #0
 800890a:	2200      	movs	r2, #0
 800890c:	2100      	movs	r1, #0
 800890e:	6938      	ldr	r0, [r7, #16]
 8008910:	f000 fc86 	bl	8009220 <xQueueGenericSend>
 8008914:	4603      	mov	r3, r0
 8008916:	2b01      	cmp	r3, #1
 8008918:	d002      	beq.n	8008920 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800891a:	f06f 0302 	mvn.w	r3, #2
 800891e:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8008920:	697b      	ldr	r3, [r7, #20]
}
 8008922:	4618      	mov	r0, r3
 8008924:	3718      	adds	r7, #24
 8008926:	46bd      	mov	sp, r7
 8008928:	bd80      	pop	{r7, pc}
 800892a:	bf00      	nop
 800892c:	e000ed04 	.word	0xe000ed04

08008930 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8008930:	b580      	push	{r7, lr}
 8008932:	b08a      	sub	sp, #40	; 0x28
 8008934:	af02      	add	r7, sp, #8
 8008936:	60f8      	str	r0, [r7, #12]
 8008938:	60b9      	str	r1, [r7, #8]
 800893a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800893c:	2300      	movs	r3, #0
 800893e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008940:	f3ef 8305 	mrs	r3, IPSR
 8008944:	613b      	str	r3, [r7, #16]
  return(result);
 8008946:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8008948:	2b00      	cmp	r3, #0
 800894a:	d15f      	bne.n	8008a0c <osMessageQueueNew+0xdc>
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	2b00      	cmp	r3, #0
 8008950:	d05c      	beq.n	8008a0c <osMessageQueueNew+0xdc>
 8008952:	68bb      	ldr	r3, [r7, #8]
 8008954:	2b00      	cmp	r3, #0
 8008956:	d059      	beq.n	8008a0c <osMessageQueueNew+0xdc>
    mem = -1;
 8008958:	f04f 33ff 	mov.w	r3, #4294967295
 800895c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	2b00      	cmp	r3, #0
 8008962:	d029      	beq.n	80089b8 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	689b      	ldr	r3, [r3, #8]
 8008968:	2b00      	cmp	r3, #0
 800896a:	d012      	beq.n	8008992 <osMessageQueueNew+0x62>
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	68db      	ldr	r3, [r3, #12]
 8008970:	2b4f      	cmp	r3, #79	; 0x4f
 8008972:	d90e      	bls.n	8008992 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8008978:	2b00      	cmp	r3, #0
 800897a:	d00a      	beq.n	8008992 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	695a      	ldr	r2, [r3, #20]
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	68b9      	ldr	r1, [r7, #8]
 8008984:	fb01 f303 	mul.w	r3, r1, r3
 8008988:	429a      	cmp	r2, r3
 800898a:	d302      	bcc.n	8008992 <osMessageQueueNew+0x62>
        mem = 1;
 800898c:	2301      	movs	r3, #1
 800898e:	61bb      	str	r3, [r7, #24]
 8008990:	e014      	b.n	80089bc <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	689b      	ldr	r3, [r3, #8]
 8008996:	2b00      	cmp	r3, #0
 8008998:	d110      	bne.n	80089bc <osMessageQueueNew+0x8c>
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	68db      	ldr	r3, [r3, #12]
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d10c      	bne.n	80089bc <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d108      	bne.n	80089bc <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	695b      	ldr	r3, [r3, #20]
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d104      	bne.n	80089bc <osMessageQueueNew+0x8c>
          mem = 0;
 80089b2:	2300      	movs	r3, #0
 80089b4:	61bb      	str	r3, [r7, #24]
 80089b6:	e001      	b.n	80089bc <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 80089b8:	2300      	movs	r3, #0
 80089ba:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80089bc:	69bb      	ldr	r3, [r7, #24]
 80089be:	2b01      	cmp	r3, #1
 80089c0:	d10b      	bne.n	80089da <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	691a      	ldr	r2, [r3, #16]
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	689b      	ldr	r3, [r3, #8]
 80089ca:	2100      	movs	r1, #0
 80089cc:	9100      	str	r1, [sp, #0]
 80089ce:	68b9      	ldr	r1, [r7, #8]
 80089d0:	68f8      	ldr	r0, [r7, #12]
 80089d2:	f000 fa2f 	bl	8008e34 <xQueueGenericCreateStatic>
 80089d6:	61f8      	str	r0, [r7, #28]
 80089d8:	e008      	b.n	80089ec <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 80089da:	69bb      	ldr	r3, [r7, #24]
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d105      	bne.n	80089ec <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 80089e0:	2200      	movs	r2, #0
 80089e2:	68b9      	ldr	r1, [r7, #8]
 80089e4:	68f8      	ldr	r0, [r7, #12]
 80089e6:	f000 fa9d 	bl	8008f24 <xQueueGenericCreate>
 80089ea:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80089ec:	69fb      	ldr	r3, [r7, #28]
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d00c      	beq.n	8008a0c <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d003      	beq.n	8008a00 <osMessageQueueNew+0xd0>
        name = attr->name;
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	617b      	str	r3, [r7, #20]
 80089fe:	e001      	b.n	8008a04 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8008a00:	2300      	movs	r3, #0
 8008a02:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8008a04:	6979      	ldr	r1, [r7, #20]
 8008a06:	69f8      	ldr	r0, [r7, #28]
 8008a08:	f001 f9e8 	bl	8009ddc <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8008a0c:	69fb      	ldr	r3, [r7, #28]
}
 8008a0e:	4618      	mov	r0, r3
 8008a10:	3720      	adds	r7, #32
 8008a12:	46bd      	mov	sp, r7
 8008a14:	bd80      	pop	{r7, pc}
	...

08008a18 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8008a18:	b580      	push	{r7, lr}
 8008a1a:	b088      	sub	sp, #32
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	60f8      	str	r0, [r7, #12]
 8008a20:	60b9      	str	r1, [r7, #8]
 8008a22:	603b      	str	r3, [r7, #0]
 8008a24:	4613      	mov	r3, r2
 8008a26:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8008a2c:	2300      	movs	r3, #0
 8008a2e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008a30:	f3ef 8305 	mrs	r3, IPSR
 8008a34:	617b      	str	r3, [r7, #20]
  return(result);
 8008a36:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d028      	beq.n	8008a8e <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8008a3c:	69bb      	ldr	r3, [r7, #24]
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d005      	beq.n	8008a4e <osMessageQueuePut+0x36>
 8008a42:	68bb      	ldr	r3, [r7, #8]
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d002      	beq.n	8008a4e <osMessageQueuePut+0x36>
 8008a48:	683b      	ldr	r3, [r7, #0]
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d003      	beq.n	8008a56 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8008a4e:	f06f 0303 	mvn.w	r3, #3
 8008a52:	61fb      	str	r3, [r7, #28]
 8008a54:	e038      	b.n	8008ac8 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8008a56:	2300      	movs	r3, #0
 8008a58:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8008a5a:	f107 0210 	add.w	r2, r7, #16
 8008a5e:	2300      	movs	r3, #0
 8008a60:	68b9      	ldr	r1, [r7, #8]
 8008a62:	69b8      	ldr	r0, [r7, #24]
 8008a64:	f000 fcda 	bl	800941c <xQueueGenericSendFromISR>
 8008a68:	4603      	mov	r3, r0
 8008a6a:	2b01      	cmp	r3, #1
 8008a6c:	d003      	beq.n	8008a76 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8008a6e:	f06f 0302 	mvn.w	r3, #2
 8008a72:	61fb      	str	r3, [r7, #28]
 8008a74:	e028      	b.n	8008ac8 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8008a76:	693b      	ldr	r3, [r7, #16]
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d025      	beq.n	8008ac8 <osMessageQueuePut+0xb0>
 8008a7c:	4b15      	ldr	r3, [pc, #84]	; (8008ad4 <osMessageQueuePut+0xbc>)
 8008a7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008a82:	601a      	str	r2, [r3, #0]
 8008a84:	f3bf 8f4f 	dsb	sy
 8008a88:	f3bf 8f6f 	isb	sy
 8008a8c:	e01c      	b.n	8008ac8 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8008a8e:	69bb      	ldr	r3, [r7, #24]
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d002      	beq.n	8008a9a <osMessageQueuePut+0x82>
 8008a94:	68bb      	ldr	r3, [r7, #8]
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d103      	bne.n	8008aa2 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8008a9a:	f06f 0303 	mvn.w	r3, #3
 8008a9e:	61fb      	str	r3, [r7, #28]
 8008aa0:	e012      	b.n	8008ac8 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8008aa2:	2300      	movs	r3, #0
 8008aa4:	683a      	ldr	r2, [r7, #0]
 8008aa6:	68b9      	ldr	r1, [r7, #8]
 8008aa8:	69b8      	ldr	r0, [r7, #24]
 8008aaa:	f000 fbb9 	bl	8009220 <xQueueGenericSend>
 8008aae:	4603      	mov	r3, r0
 8008ab0:	2b01      	cmp	r3, #1
 8008ab2:	d009      	beq.n	8008ac8 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8008ab4:	683b      	ldr	r3, [r7, #0]
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d003      	beq.n	8008ac2 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8008aba:	f06f 0301 	mvn.w	r3, #1
 8008abe:	61fb      	str	r3, [r7, #28]
 8008ac0:	e002      	b.n	8008ac8 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8008ac2:	f06f 0302 	mvn.w	r3, #2
 8008ac6:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8008ac8:	69fb      	ldr	r3, [r7, #28]
}
 8008aca:	4618      	mov	r0, r3
 8008acc:	3720      	adds	r7, #32
 8008ace:	46bd      	mov	sp, r7
 8008ad0:	bd80      	pop	{r7, pc}
 8008ad2:	bf00      	nop
 8008ad4:	e000ed04 	.word	0xe000ed04

08008ad8 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8008ad8:	b580      	push	{r7, lr}
 8008ada:	b088      	sub	sp, #32
 8008adc:	af00      	add	r7, sp, #0
 8008ade:	60f8      	str	r0, [r7, #12]
 8008ae0:	60b9      	str	r1, [r7, #8]
 8008ae2:	607a      	str	r2, [r7, #4]
 8008ae4:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8008aea:	2300      	movs	r3, #0
 8008aec:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008aee:	f3ef 8305 	mrs	r3, IPSR
 8008af2:	617b      	str	r3, [r7, #20]
  return(result);
 8008af4:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d028      	beq.n	8008b4c <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8008afa:	69bb      	ldr	r3, [r7, #24]
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d005      	beq.n	8008b0c <osMessageQueueGet+0x34>
 8008b00:	68bb      	ldr	r3, [r7, #8]
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d002      	beq.n	8008b0c <osMessageQueueGet+0x34>
 8008b06:	683b      	ldr	r3, [r7, #0]
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d003      	beq.n	8008b14 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8008b0c:	f06f 0303 	mvn.w	r3, #3
 8008b10:	61fb      	str	r3, [r7, #28]
 8008b12:	e037      	b.n	8008b84 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8008b14:	2300      	movs	r3, #0
 8008b16:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8008b18:	f107 0310 	add.w	r3, r7, #16
 8008b1c:	461a      	mov	r2, r3
 8008b1e:	68b9      	ldr	r1, [r7, #8]
 8008b20:	69b8      	ldr	r0, [r7, #24]
 8008b22:	f000 ff8f 	bl	8009a44 <xQueueReceiveFromISR>
 8008b26:	4603      	mov	r3, r0
 8008b28:	2b01      	cmp	r3, #1
 8008b2a:	d003      	beq.n	8008b34 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8008b2c:	f06f 0302 	mvn.w	r3, #2
 8008b30:	61fb      	str	r3, [r7, #28]
 8008b32:	e027      	b.n	8008b84 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8008b34:	693b      	ldr	r3, [r7, #16]
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d024      	beq.n	8008b84 <osMessageQueueGet+0xac>
 8008b3a:	4b15      	ldr	r3, [pc, #84]	; (8008b90 <osMessageQueueGet+0xb8>)
 8008b3c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008b40:	601a      	str	r2, [r3, #0]
 8008b42:	f3bf 8f4f 	dsb	sy
 8008b46:	f3bf 8f6f 	isb	sy
 8008b4a:	e01b      	b.n	8008b84 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8008b4c:	69bb      	ldr	r3, [r7, #24]
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d002      	beq.n	8008b58 <osMessageQueueGet+0x80>
 8008b52:	68bb      	ldr	r3, [r7, #8]
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d103      	bne.n	8008b60 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8008b58:	f06f 0303 	mvn.w	r3, #3
 8008b5c:	61fb      	str	r3, [r7, #28]
 8008b5e:	e011      	b.n	8008b84 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8008b60:	683a      	ldr	r2, [r7, #0]
 8008b62:	68b9      	ldr	r1, [r7, #8]
 8008b64:	69b8      	ldr	r0, [r7, #24]
 8008b66:	f000 fd81 	bl	800966c <xQueueReceive>
 8008b6a:	4603      	mov	r3, r0
 8008b6c:	2b01      	cmp	r3, #1
 8008b6e:	d009      	beq.n	8008b84 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8008b70:	683b      	ldr	r3, [r7, #0]
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d003      	beq.n	8008b7e <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8008b76:	f06f 0301 	mvn.w	r3, #1
 8008b7a:	61fb      	str	r3, [r7, #28]
 8008b7c:	e002      	b.n	8008b84 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8008b7e:	f06f 0302 	mvn.w	r3, #2
 8008b82:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8008b84:	69fb      	ldr	r3, [r7, #28]
}
 8008b86:	4618      	mov	r0, r3
 8008b88:	3720      	adds	r7, #32
 8008b8a:	46bd      	mov	sp, r7
 8008b8c:	bd80      	pop	{r7, pc}
 8008b8e:	bf00      	nop
 8008b90:	e000ed04 	.word	0xe000ed04

08008b94 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8008b94:	b480      	push	{r7}
 8008b96:	b085      	sub	sp, #20
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	60f8      	str	r0, [r7, #12]
 8008b9c:	60b9      	str	r1, [r7, #8]
 8008b9e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	4a07      	ldr	r2, [pc, #28]	; (8008bc0 <vApplicationGetIdleTaskMemory+0x2c>)
 8008ba4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8008ba6:	68bb      	ldr	r3, [r7, #8]
 8008ba8:	4a06      	ldr	r2, [pc, #24]	; (8008bc4 <vApplicationGetIdleTaskMemory+0x30>)
 8008baa:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	2280      	movs	r2, #128	; 0x80
 8008bb0:	601a      	str	r2, [r3, #0]
}
 8008bb2:	bf00      	nop
 8008bb4:	3714      	adds	r7, #20
 8008bb6:	46bd      	mov	sp, r7
 8008bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bbc:	4770      	bx	lr
 8008bbe:	bf00      	nop
 8008bc0:	200000f4 	.word	0x200000f4
 8008bc4:	200001b0 	.word	0x200001b0

08008bc8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008bc8:	b480      	push	{r7}
 8008bca:	b085      	sub	sp, #20
 8008bcc:	af00      	add	r7, sp, #0
 8008bce:	60f8      	str	r0, [r7, #12]
 8008bd0:	60b9      	str	r1, [r7, #8]
 8008bd2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	4a07      	ldr	r2, [pc, #28]	; (8008bf4 <vApplicationGetTimerTaskMemory+0x2c>)
 8008bd8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008bda:	68bb      	ldr	r3, [r7, #8]
 8008bdc:	4a06      	ldr	r2, [pc, #24]	; (8008bf8 <vApplicationGetTimerTaskMemory+0x30>)
 8008bde:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008be6:	601a      	str	r2, [r3, #0]
}
 8008be8:	bf00      	nop
 8008bea:	3714      	adds	r7, #20
 8008bec:	46bd      	mov	sp, r7
 8008bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf2:	4770      	bx	lr
 8008bf4:	200003b0 	.word	0x200003b0
 8008bf8:	2000046c 	.word	0x2000046c

08008bfc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008bfc:	b480      	push	{r7}
 8008bfe:	b083      	sub	sp, #12
 8008c00:	af00      	add	r7, sp, #0
 8008c02:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	f103 0208 	add.w	r2, r3, #8
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	f04f 32ff 	mov.w	r2, #4294967295
 8008c14:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	f103 0208 	add.w	r2, r3, #8
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	f103 0208 	add.w	r2, r3, #8
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	2200      	movs	r2, #0
 8008c2e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008c30:	bf00      	nop
 8008c32:	370c      	adds	r7, #12
 8008c34:	46bd      	mov	sp, r7
 8008c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c3a:	4770      	bx	lr

08008c3c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008c3c:	b480      	push	{r7}
 8008c3e:	b083      	sub	sp, #12
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	2200      	movs	r2, #0
 8008c48:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008c4a:	bf00      	nop
 8008c4c:	370c      	adds	r7, #12
 8008c4e:	46bd      	mov	sp, r7
 8008c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c54:	4770      	bx	lr

08008c56 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008c56:	b480      	push	{r7}
 8008c58:	b085      	sub	sp, #20
 8008c5a:	af00      	add	r7, sp, #0
 8008c5c:	6078      	str	r0, [r7, #4]
 8008c5e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	685b      	ldr	r3, [r3, #4]
 8008c64:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008c66:	683b      	ldr	r3, [r7, #0]
 8008c68:	68fa      	ldr	r2, [r7, #12]
 8008c6a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	689a      	ldr	r2, [r3, #8]
 8008c70:	683b      	ldr	r3, [r7, #0]
 8008c72:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	689b      	ldr	r3, [r3, #8]
 8008c78:	683a      	ldr	r2, [r7, #0]
 8008c7a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	683a      	ldr	r2, [r7, #0]
 8008c80:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008c82:	683b      	ldr	r3, [r7, #0]
 8008c84:	687a      	ldr	r2, [r7, #4]
 8008c86:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	1c5a      	adds	r2, r3, #1
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	601a      	str	r2, [r3, #0]
}
 8008c92:	bf00      	nop
 8008c94:	3714      	adds	r7, #20
 8008c96:	46bd      	mov	sp, r7
 8008c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c9c:	4770      	bx	lr

08008c9e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008c9e:	b480      	push	{r7}
 8008ca0:	b085      	sub	sp, #20
 8008ca2:	af00      	add	r7, sp, #0
 8008ca4:	6078      	str	r0, [r7, #4]
 8008ca6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008ca8:	683b      	ldr	r3, [r7, #0]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008cae:	68bb      	ldr	r3, [r7, #8]
 8008cb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cb4:	d103      	bne.n	8008cbe <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	691b      	ldr	r3, [r3, #16]
 8008cba:	60fb      	str	r3, [r7, #12]
 8008cbc:	e00c      	b.n	8008cd8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	3308      	adds	r3, #8
 8008cc2:	60fb      	str	r3, [r7, #12]
 8008cc4:	e002      	b.n	8008ccc <vListInsert+0x2e>
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	685b      	ldr	r3, [r3, #4]
 8008cca:	60fb      	str	r3, [r7, #12]
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	685b      	ldr	r3, [r3, #4]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	68ba      	ldr	r2, [r7, #8]
 8008cd4:	429a      	cmp	r2, r3
 8008cd6:	d2f6      	bcs.n	8008cc6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	685a      	ldr	r2, [r3, #4]
 8008cdc:	683b      	ldr	r3, [r7, #0]
 8008cde:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008ce0:	683b      	ldr	r3, [r7, #0]
 8008ce2:	685b      	ldr	r3, [r3, #4]
 8008ce4:	683a      	ldr	r2, [r7, #0]
 8008ce6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008ce8:	683b      	ldr	r3, [r7, #0]
 8008cea:	68fa      	ldr	r2, [r7, #12]
 8008cec:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	683a      	ldr	r2, [r7, #0]
 8008cf2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008cf4:	683b      	ldr	r3, [r7, #0]
 8008cf6:	687a      	ldr	r2, [r7, #4]
 8008cf8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	1c5a      	adds	r2, r3, #1
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	601a      	str	r2, [r3, #0]
}
 8008d04:	bf00      	nop
 8008d06:	3714      	adds	r7, #20
 8008d08:	46bd      	mov	sp, r7
 8008d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d0e:	4770      	bx	lr

08008d10 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008d10:	b480      	push	{r7}
 8008d12:	b085      	sub	sp, #20
 8008d14:	af00      	add	r7, sp, #0
 8008d16:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	691b      	ldr	r3, [r3, #16]
 8008d1c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	685b      	ldr	r3, [r3, #4]
 8008d22:	687a      	ldr	r2, [r7, #4]
 8008d24:	6892      	ldr	r2, [r2, #8]
 8008d26:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	689b      	ldr	r3, [r3, #8]
 8008d2c:	687a      	ldr	r2, [r7, #4]
 8008d2e:	6852      	ldr	r2, [r2, #4]
 8008d30:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	685b      	ldr	r3, [r3, #4]
 8008d36:	687a      	ldr	r2, [r7, #4]
 8008d38:	429a      	cmp	r2, r3
 8008d3a:	d103      	bne.n	8008d44 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	689a      	ldr	r2, [r3, #8]
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	2200      	movs	r2, #0
 8008d48:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	1e5a      	subs	r2, r3, #1
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	681b      	ldr	r3, [r3, #0]
}
 8008d58:	4618      	mov	r0, r3
 8008d5a:	3714      	adds	r7, #20
 8008d5c:	46bd      	mov	sp, r7
 8008d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d62:	4770      	bx	lr

08008d64 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008d64:	b580      	push	{r7, lr}
 8008d66:	b084      	sub	sp, #16
 8008d68:	af00      	add	r7, sp, #0
 8008d6a:	6078      	str	r0, [r7, #4]
 8008d6c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d10a      	bne.n	8008d8e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008d78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d7c:	f383 8811 	msr	BASEPRI, r3
 8008d80:	f3bf 8f6f 	isb	sy
 8008d84:	f3bf 8f4f 	dsb	sy
 8008d88:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008d8a:	bf00      	nop
 8008d8c:	e7fe      	b.n	8008d8c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008d8e:	f002 fd71 	bl	800b874 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	681a      	ldr	r2, [r3, #0]
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008d9a:	68f9      	ldr	r1, [r7, #12]
 8008d9c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008d9e:	fb01 f303 	mul.w	r3, r1, r3
 8008da2:	441a      	add	r2, r3
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	2200      	movs	r2, #0
 8008dac:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	681a      	ldr	r2, [r3, #0]
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	681a      	ldr	r2, [r3, #0]
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008dbe:	3b01      	subs	r3, #1
 8008dc0:	68f9      	ldr	r1, [r7, #12]
 8008dc2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008dc4:	fb01 f303 	mul.w	r3, r1, r3
 8008dc8:	441a      	add	r2, r3
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	22ff      	movs	r2, #255	; 0xff
 8008dd2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	22ff      	movs	r2, #255	; 0xff
 8008dda:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8008dde:	683b      	ldr	r3, [r7, #0]
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d114      	bne.n	8008e0e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	691b      	ldr	r3, [r3, #16]
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d01a      	beq.n	8008e22 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	3310      	adds	r3, #16
 8008df0:	4618      	mov	r0, r3
 8008df2:	f001 fd13 	bl	800a81c <xTaskRemoveFromEventList>
 8008df6:	4603      	mov	r3, r0
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d012      	beq.n	8008e22 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008dfc:	4b0c      	ldr	r3, [pc, #48]	; (8008e30 <xQueueGenericReset+0xcc>)
 8008dfe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008e02:	601a      	str	r2, [r3, #0]
 8008e04:	f3bf 8f4f 	dsb	sy
 8008e08:	f3bf 8f6f 	isb	sy
 8008e0c:	e009      	b.n	8008e22 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	3310      	adds	r3, #16
 8008e12:	4618      	mov	r0, r3
 8008e14:	f7ff fef2 	bl	8008bfc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	3324      	adds	r3, #36	; 0x24
 8008e1c:	4618      	mov	r0, r3
 8008e1e:	f7ff feed 	bl	8008bfc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008e22:	f002 fd57 	bl	800b8d4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008e26:	2301      	movs	r3, #1
}
 8008e28:	4618      	mov	r0, r3
 8008e2a:	3710      	adds	r7, #16
 8008e2c:	46bd      	mov	sp, r7
 8008e2e:	bd80      	pop	{r7, pc}
 8008e30:	e000ed04 	.word	0xe000ed04

08008e34 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008e34:	b580      	push	{r7, lr}
 8008e36:	b08e      	sub	sp, #56	; 0x38
 8008e38:	af02      	add	r7, sp, #8
 8008e3a:	60f8      	str	r0, [r7, #12]
 8008e3c:	60b9      	str	r1, [r7, #8]
 8008e3e:	607a      	str	r2, [r7, #4]
 8008e40:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d10a      	bne.n	8008e5e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8008e48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e4c:	f383 8811 	msr	BASEPRI, r3
 8008e50:	f3bf 8f6f 	isb	sy
 8008e54:	f3bf 8f4f 	dsb	sy
 8008e58:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008e5a:	bf00      	nop
 8008e5c:	e7fe      	b.n	8008e5c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008e5e:	683b      	ldr	r3, [r7, #0]
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d10a      	bne.n	8008e7a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8008e64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e68:	f383 8811 	msr	BASEPRI, r3
 8008e6c:	f3bf 8f6f 	isb	sy
 8008e70:	f3bf 8f4f 	dsb	sy
 8008e74:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008e76:	bf00      	nop
 8008e78:	e7fe      	b.n	8008e78 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d002      	beq.n	8008e86 <xQueueGenericCreateStatic+0x52>
 8008e80:	68bb      	ldr	r3, [r7, #8]
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d001      	beq.n	8008e8a <xQueueGenericCreateStatic+0x56>
 8008e86:	2301      	movs	r3, #1
 8008e88:	e000      	b.n	8008e8c <xQueueGenericCreateStatic+0x58>
 8008e8a:	2300      	movs	r3, #0
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d10a      	bne.n	8008ea6 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8008e90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e94:	f383 8811 	msr	BASEPRI, r3
 8008e98:	f3bf 8f6f 	isb	sy
 8008e9c:	f3bf 8f4f 	dsb	sy
 8008ea0:	623b      	str	r3, [r7, #32]
}
 8008ea2:	bf00      	nop
 8008ea4:	e7fe      	b.n	8008ea4 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d102      	bne.n	8008eb2 <xQueueGenericCreateStatic+0x7e>
 8008eac:	68bb      	ldr	r3, [r7, #8]
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d101      	bne.n	8008eb6 <xQueueGenericCreateStatic+0x82>
 8008eb2:	2301      	movs	r3, #1
 8008eb4:	e000      	b.n	8008eb8 <xQueueGenericCreateStatic+0x84>
 8008eb6:	2300      	movs	r3, #0
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d10a      	bne.n	8008ed2 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8008ebc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ec0:	f383 8811 	msr	BASEPRI, r3
 8008ec4:	f3bf 8f6f 	isb	sy
 8008ec8:	f3bf 8f4f 	dsb	sy
 8008ecc:	61fb      	str	r3, [r7, #28]
}
 8008ece:	bf00      	nop
 8008ed0:	e7fe      	b.n	8008ed0 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008ed2:	2350      	movs	r3, #80	; 0x50
 8008ed4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008ed6:	697b      	ldr	r3, [r7, #20]
 8008ed8:	2b50      	cmp	r3, #80	; 0x50
 8008eda:	d00a      	beq.n	8008ef2 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8008edc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ee0:	f383 8811 	msr	BASEPRI, r3
 8008ee4:	f3bf 8f6f 	isb	sy
 8008ee8:	f3bf 8f4f 	dsb	sy
 8008eec:	61bb      	str	r3, [r7, #24]
}
 8008eee:	bf00      	nop
 8008ef0:	e7fe      	b.n	8008ef0 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008ef2:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008ef4:	683b      	ldr	r3, [r7, #0]
 8008ef6:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8008ef8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d00d      	beq.n	8008f1a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008efe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f00:	2201      	movs	r2, #1
 8008f02:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008f06:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8008f0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f0c:	9300      	str	r3, [sp, #0]
 8008f0e:	4613      	mov	r3, r2
 8008f10:	687a      	ldr	r2, [r7, #4]
 8008f12:	68b9      	ldr	r1, [r7, #8]
 8008f14:	68f8      	ldr	r0, [r7, #12]
 8008f16:	f000 f83f 	bl	8008f98 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008f1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8008f1c:	4618      	mov	r0, r3
 8008f1e:	3730      	adds	r7, #48	; 0x30
 8008f20:	46bd      	mov	sp, r7
 8008f22:	bd80      	pop	{r7, pc}

08008f24 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008f24:	b580      	push	{r7, lr}
 8008f26:	b08a      	sub	sp, #40	; 0x28
 8008f28:	af02      	add	r7, sp, #8
 8008f2a:	60f8      	str	r0, [r7, #12]
 8008f2c:	60b9      	str	r1, [r7, #8]
 8008f2e:	4613      	mov	r3, r2
 8008f30:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d10a      	bne.n	8008f4e <xQueueGenericCreate+0x2a>
	__asm volatile
 8008f38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f3c:	f383 8811 	msr	BASEPRI, r3
 8008f40:	f3bf 8f6f 	isb	sy
 8008f44:	f3bf 8f4f 	dsb	sy
 8008f48:	613b      	str	r3, [r7, #16]
}
 8008f4a:	bf00      	nop
 8008f4c:	e7fe      	b.n	8008f4c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	68ba      	ldr	r2, [r7, #8]
 8008f52:	fb02 f303 	mul.w	r3, r2, r3
 8008f56:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008f58:	69fb      	ldr	r3, [r7, #28]
 8008f5a:	3350      	adds	r3, #80	; 0x50
 8008f5c:	4618      	mov	r0, r3
 8008f5e:	f002 fdab 	bl	800bab8 <pvPortMalloc>
 8008f62:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8008f64:	69bb      	ldr	r3, [r7, #24]
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d011      	beq.n	8008f8e <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8008f6a:	69bb      	ldr	r3, [r7, #24]
 8008f6c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008f6e:	697b      	ldr	r3, [r7, #20]
 8008f70:	3350      	adds	r3, #80	; 0x50
 8008f72:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008f74:	69bb      	ldr	r3, [r7, #24]
 8008f76:	2200      	movs	r2, #0
 8008f78:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008f7c:	79fa      	ldrb	r2, [r7, #7]
 8008f7e:	69bb      	ldr	r3, [r7, #24]
 8008f80:	9300      	str	r3, [sp, #0]
 8008f82:	4613      	mov	r3, r2
 8008f84:	697a      	ldr	r2, [r7, #20]
 8008f86:	68b9      	ldr	r1, [r7, #8]
 8008f88:	68f8      	ldr	r0, [r7, #12]
 8008f8a:	f000 f805 	bl	8008f98 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008f8e:	69bb      	ldr	r3, [r7, #24]
	}
 8008f90:	4618      	mov	r0, r3
 8008f92:	3720      	adds	r7, #32
 8008f94:	46bd      	mov	sp, r7
 8008f96:	bd80      	pop	{r7, pc}

08008f98 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008f98:	b580      	push	{r7, lr}
 8008f9a:	b084      	sub	sp, #16
 8008f9c:	af00      	add	r7, sp, #0
 8008f9e:	60f8      	str	r0, [r7, #12]
 8008fa0:	60b9      	str	r1, [r7, #8]
 8008fa2:	607a      	str	r2, [r7, #4]
 8008fa4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008fa6:	68bb      	ldr	r3, [r7, #8]
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d103      	bne.n	8008fb4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008fac:	69bb      	ldr	r3, [r7, #24]
 8008fae:	69ba      	ldr	r2, [r7, #24]
 8008fb0:	601a      	str	r2, [r3, #0]
 8008fb2:	e002      	b.n	8008fba <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008fb4:	69bb      	ldr	r3, [r7, #24]
 8008fb6:	687a      	ldr	r2, [r7, #4]
 8008fb8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008fba:	69bb      	ldr	r3, [r7, #24]
 8008fbc:	68fa      	ldr	r2, [r7, #12]
 8008fbe:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008fc0:	69bb      	ldr	r3, [r7, #24]
 8008fc2:	68ba      	ldr	r2, [r7, #8]
 8008fc4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008fc6:	2101      	movs	r1, #1
 8008fc8:	69b8      	ldr	r0, [r7, #24]
 8008fca:	f7ff fecb 	bl	8008d64 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8008fce:	69bb      	ldr	r3, [r7, #24]
 8008fd0:	78fa      	ldrb	r2, [r7, #3]
 8008fd2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008fd6:	bf00      	nop
 8008fd8:	3710      	adds	r7, #16
 8008fda:	46bd      	mov	sp, r7
 8008fdc:	bd80      	pop	{r7, pc}

08008fde <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8008fde:	b580      	push	{r7, lr}
 8008fe0:	b082      	sub	sp, #8
 8008fe2:	af00      	add	r7, sp, #0
 8008fe4:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d00e      	beq.n	800900a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	2200      	movs	r2, #0
 8008ff0:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	2200      	movs	r2, #0
 8008ff6:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	2200      	movs	r2, #0
 8008ffc:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8008ffe:	2300      	movs	r3, #0
 8009000:	2200      	movs	r2, #0
 8009002:	2100      	movs	r1, #0
 8009004:	6878      	ldr	r0, [r7, #4]
 8009006:	f000 f90b 	bl	8009220 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800900a:	bf00      	nop
 800900c:	3708      	adds	r7, #8
 800900e:	46bd      	mov	sp, r7
 8009010:	bd80      	pop	{r7, pc}

08009012 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8009012:	b580      	push	{r7, lr}
 8009014:	b086      	sub	sp, #24
 8009016:	af00      	add	r7, sp, #0
 8009018:	4603      	mov	r3, r0
 800901a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800901c:	2301      	movs	r3, #1
 800901e:	617b      	str	r3, [r7, #20]
 8009020:	2300      	movs	r3, #0
 8009022:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8009024:	79fb      	ldrb	r3, [r7, #7]
 8009026:	461a      	mov	r2, r3
 8009028:	6939      	ldr	r1, [r7, #16]
 800902a:	6978      	ldr	r0, [r7, #20]
 800902c:	f7ff ff7a 	bl	8008f24 <xQueueGenericCreate>
 8009030:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8009032:	68f8      	ldr	r0, [r7, #12]
 8009034:	f7ff ffd3 	bl	8008fde <prvInitialiseMutex>

		return xNewQueue;
 8009038:	68fb      	ldr	r3, [r7, #12]
	}
 800903a:	4618      	mov	r0, r3
 800903c:	3718      	adds	r7, #24
 800903e:	46bd      	mov	sp, r7
 8009040:	bd80      	pop	{r7, pc}

08009042 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8009042:	b580      	push	{r7, lr}
 8009044:	b088      	sub	sp, #32
 8009046:	af02      	add	r7, sp, #8
 8009048:	4603      	mov	r3, r0
 800904a:	6039      	str	r1, [r7, #0]
 800904c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800904e:	2301      	movs	r3, #1
 8009050:	617b      	str	r3, [r7, #20]
 8009052:	2300      	movs	r3, #0
 8009054:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8009056:	79fb      	ldrb	r3, [r7, #7]
 8009058:	9300      	str	r3, [sp, #0]
 800905a:	683b      	ldr	r3, [r7, #0]
 800905c:	2200      	movs	r2, #0
 800905e:	6939      	ldr	r1, [r7, #16]
 8009060:	6978      	ldr	r0, [r7, #20]
 8009062:	f7ff fee7 	bl	8008e34 <xQueueGenericCreateStatic>
 8009066:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8009068:	68f8      	ldr	r0, [r7, #12]
 800906a:	f7ff ffb8 	bl	8008fde <prvInitialiseMutex>

		return xNewQueue;
 800906e:	68fb      	ldr	r3, [r7, #12]
	}
 8009070:	4618      	mov	r0, r3
 8009072:	3718      	adds	r7, #24
 8009074:	46bd      	mov	sp, r7
 8009076:	bd80      	pop	{r7, pc}

08009078 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8009078:	b590      	push	{r4, r7, lr}
 800907a:	b087      	sub	sp, #28
 800907c:	af00      	add	r7, sp, #0
 800907e:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8009084:	693b      	ldr	r3, [r7, #16]
 8009086:	2b00      	cmp	r3, #0
 8009088:	d10a      	bne.n	80090a0 <xQueueGiveMutexRecursive+0x28>
	__asm volatile
 800908a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800908e:	f383 8811 	msr	BASEPRI, r3
 8009092:	f3bf 8f6f 	isb	sy
 8009096:	f3bf 8f4f 	dsb	sy
 800909a:	60fb      	str	r3, [r7, #12]
}
 800909c:	bf00      	nop
 800909e:	e7fe      	b.n	800909e <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80090a0:	693b      	ldr	r3, [r7, #16]
 80090a2:	689c      	ldr	r4, [r3, #8]
 80090a4:	f001 fd7c 	bl	800aba0 <xTaskGetCurrentTaskHandle>
 80090a8:	4603      	mov	r3, r0
 80090aa:	429c      	cmp	r4, r3
 80090ac:	d111      	bne.n	80090d2 <xQueueGiveMutexRecursive+0x5a>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 80090ae:	693b      	ldr	r3, [r7, #16]
 80090b0:	68db      	ldr	r3, [r3, #12]
 80090b2:	1e5a      	subs	r2, r3, #1
 80090b4:	693b      	ldr	r3, [r7, #16]
 80090b6:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 80090b8:	693b      	ldr	r3, [r7, #16]
 80090ba:	68db      	ldr	r3, [r3, #12]
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d105      	bne.n	80090cc <xQueueGiveMutexRecursive+0x54>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 80090c0:	2300      	movs	r3, #0
 80090c2:	2200      	movs	r2, #0
 80090c4:	2100      	movs	r1, #0
 80090c6:	6938      	ldr	r0, [r7, #16]
 80090c8:	f000 f8aa 	bl	8009220 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 80090cc:	2301      	movs	r3, #1
 80090ce:	617b      	str	r3, [r7, #20]
 80090d0:	e001      	b.n	80090d6 <xQueueGiveMutexRecursive+0x5e>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 80090d2:	2300      	movs	r3, #0
 80090d4:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 80090d6:	697b      	ldr	r3, [r7, #20]
	}
 80090d8:	4618      	mov	r0, r3
 80090da:	371c      	adds	r7, #28
 80090dc:	46bd      	mov	sp, r7
 80090de:	bd90      	pop	{r4, r7, pc}

080090e0 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 80090e0:	b590      	push	{r4, r7, lr}
 80090e2:	b087      	sub	sp, #28
 80090e4:	af00      	add	r7, sp, #0
 80090e6:	6078      	str	r0, [r7, #4]
 80090e8:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80090ee:	693b      	ldr	r3, [r7, #16]
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d10a      	bne.n	800910a <xQueueTakeMutexRecursive+0x2a>
	__asm volatile
 80090f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090f8:	f383 8811 	msr	BASEPRI, r3
 80090fc:	f3bf 8f6f 	isb	sy
 8009100:	f3bf 8f4f 	dsb	sy
 8009104:	60fb      	str	r3, [r7, #12]
}
 8009106:	bf00      	nop
 8009108:	e7fe      	b.n	8009108 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800910a:	693b      	ldr	r3, [r7, #16]
 800910c:	689c      	ldr	r4, [r3, #8]
 800910e:	f001 fd47 	bl	800aba0 <xTaskGetCurrentTaskHandle>
 8009112:	4603      	mov	r3, r0
 8009114:	429c      	cmp	r4, r3
 8009116:	d107      	bne.n	8009128 <xQueueTakeMutexRecursive+0x48>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8009118:	693b      	ldr	r3, [r7, #16]
 800911a:	68db      	ldr	r3, [r3, #12]
 800911c:	1c5a      	adds	r2, r3, #1
 800911e:	693b      	ldr	r3, [r7, #16]
 8009120:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8009122:	2301      	movs	r3, #1
 8009124:	617b      	str	r3, [r7, #20]
 8009126:	e00c      	b.n	8009142 <xQueueTakeMutexRecursive+0x62>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8009128:	6839      	ldr	r1, [r7, #0]
 800912a:	6938      	ldr	r0, [r7, #16]
 800912c:	f000 fb7e 	bl	800982c <xQueueSemaphoreTake>
 8009130:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8009132:	697b      	ldr	r3, [r7, #20]
 8009134:	2b00      	cmp	r3, #0
 8009136:	d004      	beq.n	8009142 <xQueueTakeMutexRecursive+0x62>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8009138:	693b      	ldr	r3, [r7, #16]
 800913a:	68db      	ldr	r3, [r3, #12]
 800913c:	1c5a      	adds	r2, r3, #1
 800913e:	693b      	ldr	r3, [r7, #16]
 8009140:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8009142:	697b      	ldr	r3, [r7, #20]
	}
 8009144:	4618      	mov	r0, r3
 8009146:	371c      	adds	r7, #28
 8009148:	46bd      	mov	sp, r7
 800914a:	bd90      	pop	{r4, r7, pc}

0800914c <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800914c:	b580      	push	{r7, lr}
 800914e:	b08a      	sub	sp, #40	; 0x28
 8009150:	af02      	add	r7, sp, #8
 8009152:	60f8      	str	r0, [r7, #12]
 8009154:	60b9      	str	r1, [r7, #8]
 8009156:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	2b00      	cmp	r3, #0
 800915c:	d10a      	bne.n	8009174 <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 800915e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009162:	f383 8811 	msr	BASEPRI, r3
 8009166:	f3bf 8f6f 	isb	sy
 800916a:	f3bf 8f4f 	dsb	sy
 800916e:	61bb      	str	r3, [r7, #24]
}
 8009170:	bf00      	nop
 8009172:	e7fe      	b.n	8009172 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8009174:	68ba      	ldr	r2, [r7, #8]
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	429a      	cmp	r2, r3
 800917a:	d90a      	bls.n	8009192 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 800917c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009180:	f383 8811 	msr	BASEPRI, r3
 8009184:	f3bf 8f6f 	isb	sy
 8009188:	f3bf 8f4f 	dsb	sy
 800918c:	617b      	str	r3, [r7, #20]
}
 800918e:	bf00      	nop
 8009190:	e7fe      	b.n	8009190 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8009192:	2302      	movs	r3, #2
 8009194:	9300      	str	r3, [sp, #0]
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	2200      	movs	r2, #0
 800919a:	2100      	movs	r1, #0
 800919c:	68f8      	ldr	r0, [r7, #12]
 800919e:	f7ff fe49 	bl	8008e34 <xQueueGenericCreateStatic>
 80091a2:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 80091a4:	69fb      	ldr	r3, [r7, #28]
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d002      	beq.n	80091b0 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80091aa:	69fb      	ldr	r3, [r7, #28]
 80091ac:	68ba      	ldr	r2, [r7, #8]
 80091ae:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80091b0:	69fb      	ldr	r3, [r7, #28]
	}
 80091b2:	4618      	mov	r0, r3
 80091b4:	3720      	adds	r7, #32
 80091b6:	46bd      	mov	sp, r7
 80091b8:	bd80      	pop	{r7, pc}

080091ba <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80091ba:	b580      	push	{r7, lr}
 80091bc:	b086      	sub	sp, #24
 80091be:	af00      	add	r7, sp, #0
 80091c0:	6078      	str	r0, [r7, #4]
 80091c2:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d10a      	bne.n	80091e0 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 80091ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091ce:	f383 8811 	msr	BASEPRI, r3
 80091d2:	f3bf 8f6f 	isb	sy
 80091d6:	f3bf 8f4f 	dsb	sy
 80091da:	613b      	str	r3, [r7, #16]
}
 80091dc:	bf00      	nop
 80091de:	e7fe      	b.n	80091de <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 80091e0:	683a      	ldr	r2, [r7, #0]
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	429a      	cmp	r2, r3
 80091e6:	d90a      	bls.n	80091fe <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 80091e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091ec:	f383 8811 	msr	BASEPRI, r3
 80091f0:	f3bf 8f6f 	isb	sy
 80091f4:	f3bf 8f4f 	dsb	sy
 80091f8:	60fb      	str	r3, [r7, #12]
}
 80091fa:	bf00      	nop
 80091fc:	e7fe      	b.n	80091fc <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80091fe:	2202      	movs	r2, #2
 8009200:	2100      	movs	r1, #0
 8009202:	6878      	ldr	r0, [r7, #4]
 8009204:	f7ff fe8e 	bl	8008f24 <xQueueGenericCreate>
 8009208:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800920a:	697b      	ldr	r3, [r7, #20]
 800920c:	2b00      	cmp	r3, #0
 800920e:	d002      	beq.n	8009216 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8009210:	697b      	ldr	r3, [r7, #20]
 8009212:	683a      	ldr	r2, [r7, #0]
 8009214:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8009216:	697b      	ldr	r3, [r7, #20]
	}
 8009218:	4618      	mov	r0, r3
 800921a:	3718      	adds	r7, #24
 800921c:	46bd      	mov	sp, r7
 800921e:	bd80      	pop	{r7, pc}

08009220 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009220:	b580      	push	{r7, lr}
 8009222:	b08e      	sub	sp, #56	; 0x38
 8009224:	af00      	add	r7, sp, #0
 8009226:	60f8      	str	r0, [r7, #12]
 8009228:	60b9      	str	r1, [r7, #8]
 800922a:	607a      	str	r2, [r7, #4]
 800922c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800922e:	2300      	movs	r3, #0
 8009230:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8009236:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009238:	2b00      	cmp	r3, #0
 800923a:	d10a      	bne.n	8009252 <xQueueGenericSend+0x32>
	__asm volatile
 800923c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009240:	f383 8811 	msr	BASEPRI, r3
 8009244:	f3bf 8f6f 	isb	sy
 8009248:	f3bf 8f4f 	dsb	sy
 800924c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800924e:	bf00      	nop
 8009250:	e7fe      	b.n	8009250 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009252:	68bb      	ldr	r3, [r7, #8]
 8009254:	2b00      	cmp	r3, #0
 8009256:	d103      	bne.n	8009260 <xQueueGenericSend+0x40>
 8009258:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800925a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800925c:	2b00      	cmp	r3, #0
 800925e:	d101      	bne.n	8009264 <xQueueGenericSend+0x44>
 8009260:	2301      	movs	r3, #1
 8009262:	e000      	b.n	8009266 <xQueueGenericSend+0x46>
 8009264:	2300      	movs	r3, #0
 8009266:	2b00      	cmp	r3, #0
 8009268:	d10a      	bne.n	8009280 <xQueueGenericSend+0x60>
	__asm volatile
 800926a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800926e:	f383 8811 	msr	BASEPRI, r3
 8009272:	f3bf 8f6f 	isb	sy
 8009276:	f3bf 8f4f 	dsb	sy
 800927a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800927c:	bf00      	nop
 800927e:	e7fe      	b.n	800927e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009280:	683b      	ldr	r3, [r7, #0]
 8009282:	2b02      	cmp	r3, #2
 8009284:	d103      	bne.n	800928e <xQueueGenericSend+0x6e>
 8009286:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009288:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800928a:	2b01      	cmp	r3, #1
 800928c:	d101      	bne.n	8009292 <xQueueGenericSend+0x72>
 800928e:	2301      	movs	r3, #1
 8009290:	e000      	b.n	8009294 <xQueueGenericSend+0x74>
 8009292:	2300      	movs	r3, #0
 8009294:	2b00      	cmp	r3, #0
 8009296:	d10a      	bne.n	80092ae <xQueueGenericSend+0x8e>
	__asm volatile
 8009298:	f04f 0350 	mov.w	r3, #80	; 0x50
 800929c:	f383 8811 	msr	BASEPRI, r3
 80092a0:	f3bf 8f6f 	isb	sy
 80092a4:	f3bf 8f4f 	dsb	sy
 80092a8:	623b      	str	r3, [r7, #32]
}
 80092aa:	bf00      	nop
 80092ac:	e7fe      	b.n	80092ac <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80092ae:	f001 fc87 	bl	800abc0 <xTaskGetSchedulerState>
 80092b2:	4603      	mov	r3, r0
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d102      	bne.n	80092be <xQueueGenericSend+0x9e>
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d101      	bne.n	80092c2 <xQueueGenericSend+0xa2>
 80092be:	2301      	movs	r3, #1
 80092c0:	e000      	b.n	80092c4 <xQueueGenericSend+0xa4>
 80092c2:	2300      	movs	r3, #0
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d10a      	bne.n	80092de <xQueueGenericSend+0xbe>
	__asm volatile
 80092c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092cc:	f383 8811 	msr	BASEPRI, r3
 80092d0:	f3bf 8f6f 	isb	sy
 80092d4:	f3bf 8f4f 	dsb	sy
 80092d8:	61fb      	str	r3, [r7, #28]
}
 80092da:	bf00      	nop
 80092dc:	e7fe      	b.n	80092dc <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80092de:	f002 fac9 	bl	800b874 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80092e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80092e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80092ea:	429a      	cmp	r2, r3
 80092ec:	d302      	bcc.n	80092f4 <xQueueGenericSend+0xd4>
 80092ee:	683b      	ldr	r3, [r7, #0]
 80092f0:	2b02      	cmp	r3, #2
 80092f2:	d129      	bne.n	8009348 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80092f4:	683a      	ldr	r2, [r7, #0]
 80092f6:	68b9      	ldr	r1, [r7, #8]
 80092f8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80092fa:	f000 fc5e 	bl	8009bba <prvCopyDataToQueue>
 80092fe:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009300:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009302:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009304:	2b00      	cmp	r3, #0
 8009306:	d010      	beq.n	800932a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009308:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800930a:	3324      	adds	r3, #36	; 0x24
 800930c:	4618      	mov	r0, r3
 800930e:	f001 fa85 	bl	800a81c <xTaskRemoveFromEventList>
 8009312:	4603      	mov	r3, r0
 8009314:	2b00      	cmp	r3, #0
 8009316:	d013      	beq.n	8009340 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009318:	4b3f      	ldr	r3, [pc, #252]	; (8009418 <xQueueGenericSend+0x1f8>)
 800931a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800931e:	601a      	str	r2, [r3, #0]
 8009320:	f3bf 8f4f 	dsb	sy
 8009324:	f3bf 8f6f 	isb	sy
 8009328:	e00a      	b.n	8009340 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800932a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800932c:	2b00      	cmp	r3, #0
 800932e:	d007      	beq.n	8009340 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009330:	4b39      	ldr	r3, [pc, #228]	; (8009418 <xQueueGenericSend+0x1f8>)
 8009332:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009336:	601a      	str	r2, [r3, #0]
 8009338:	f3bf 8f4f 	dsb	sy
 800933c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009340:	f002 fac8 	bl	800b8d4 <vPortExitCritical>
				return pdPASS;
 8009344:	2301      	movs	r3, #1
 8009346:	e063      	b.n	8009410 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	2b00      	cmp	r3, #0
 800934c:	d103      	bne.n	8009356 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800934e:	f002 fac1 	bl	800b8d4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009352:	2300      	movs	r3, #0
 8009354:	e05c      	b.n	8009410 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009356:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009358:	2b00      	cmp	r3, #0
 800935a:	d106      	bne.n	800936a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800935c:	f107 0314 	add.w	r3, r7, #20
 8009360:	4618      	mov	r0, r3
 8009362:	f001 fabf 	bl	800a8e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009366:	2301      	movs	r3, #1
 8009368:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800936a:	f002 fab3 	bl	800b8d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800936e:	f001 f819 	bl	800a3a4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009372:	f002 fa7f 	bl	800b874 <vPortEnterCritical>
 8009376:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009378:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800937c:	b25b      	sxtb	r3, r3
 800937e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009382:	d103      	bne.n	800938c <xQueueGenericSend+0x16c>
 8009384:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009386:	2200      	movs	r2, #0
 8009388:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800938c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800938e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009392:	b25b      	sxtb	r3, r3
 8009394:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009398:	d103      	bne.n	80093a2 <xQueueGenericSend+0x182>
 800939a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800939c:	2200      	movs	r2, #0
 800939e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80093a2:	f002 fa97 	bl	800b8d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80093a6:	1d3a      	adds	r2, r7, #4
 80093a8:	f107 0314 	add.w	r3, r7, #20
 80093ac:	4611      	mov	r1, r2
 80093ae:	4618      	mov	r0, r3
 80093b0:	f001 faae 	bl	800a910 <xTaskCheckForTimeOut>
 80093b4:	4603      	mov	r3, r0
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d124      	bne.n	8009404 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80093ba:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80093bc:	f000 fcf5 	bl	8009daa <prvIsQueueFull>
 80093c0:	4603      	mov	r3, r0
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d018      	beq.n	80093f8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80093c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093c8:	3310      	adds	r3, #16
 80093ca:	687a      	ldr	r2, [r7, #4]
 80093cc:	4611      	mov	r1, r2
 80093ce:	4618      	mov	r0, r3
 80093d0:	f001 f9d4 	bl	800a77c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80093d4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80093d6:	f000 fc80 	bl	8009cda <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80093da:	f000 fff1 	bl	800a3c0 <xTaskResumeAll>
 80093de:	4603      	mov	r3, r0
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	f47f af7c 	bne.w	80092de <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80093e6:	4b0c      	ldr	r3, [pc, #48]	; (8009418 <xQueueGenericSend+0x1f8>)
 80093e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80093ec:	601a      	str	r2, [r3, #0]
 80093ee:	f3bf 8f4f 	dsb	sy
 80093f2:	f3bf 8f6f 	isb	sy
 80093f6:	e772      	b.n	80092de <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80093f8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80093fa:	f000 fc6e 	bl	8009cda <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80093fe:	f000 ffdf 	bl	800a3c0 <xTaskResumeAll>
 8009402:	e76c      	b.n	80092de <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009404:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009406:	f000 fc68 	bl	8009cda <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800940a:	f000 ffd9 	bl	800a3c0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800940e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009410:	4618      	mov	r0, r3
 8009412:	3738      	adds	r7, #56	; 0x38
 8009414:	46bd      	mov	sp, r7
 8009416:	bd80      	pop	{r7, pc}
 8009418:	e000ed04 	.word	0xe000ed04

0800941c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800941c:	b580      	push	{r7, lr}
 800941e:	b090      	sub	sp, #64	; 0x40
 8009420:	af00      	add	r7, sp, #0
 8009422:	60f8      	str	r0, [r7, #12]
 8009424:	60b9      	str	r1, [r7, #8]
 8009426:	607a      	str	r2, [r7, #4]
 8009428:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800942e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009430:	2b00      	cmp	r3, #0
 8009432:	d10a      	bne.n	800944a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8009434:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009438:	f383 8811 	msr	BASEPRI, r3
 800943c:	f3bf 8f6f 	isb	sy
 8009440:	f3bf 8f4f 	dsb	sy
 8009444:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009446:	bf00      	nop
 8009448:	e7fe      	b.n	8009448 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800944a:	68bb      	ldr	r3, [r7, #8]
 800944c:	2b00      	cmp	r3, #0
 800944e:	d103      	bne.n	8009458 <xQueueGenericSendFromISR+0x3c>
 8009450:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009452:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009454:	2b00      	cmp	r3, #0
 8009456:	d101      	bne.n	800945c <xQueueGenericSendFromISR+0x40>
 8009458:	2301      	movs	r3, #1
 800945a:	e000      	b.n	800945e <xQueueGenericSendFromISR+0x42>
 800945c:	2300      	movs	r3, #0
 800945e:	2b00      	cmp	r3, #0
 8009460:	d10a      	bne.n	8009478 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8009462:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009466:	f383 8811 	msr	BASEPRI, r3
 800946a:	f3bf 8f6f 	isb	sy
 800946e:	f3bf 8f4f 	dsb	sy
 8009472:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009474:	bf00      	nop
 8009476:	e7fe      	b.n	8009476 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009478:	683b      	ldr	r3, [r7, #0]
 800947a:	2b02      	cmp	r3, #2
 800947c:	d103      	bne.n	8009486 <xQueueGenericSendFromISR+0x6a>
 800947e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009480:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009482:	2b01      	cmp	r3, #1
 8009484:	d101      	bne.n	800948a <xQueueGenericSendFromISR+0x6e>
 8009486:	2301      	movs	r3, #1
 8009488:	e000      	b.n	800948c <xQueueGenericSendFromISR+0x70>
 800948a:	2300      	movs	r3, #0
 800948c:	2b00      	cmp	r3, #0
 800948e:	d10a      	bne.n	80094a6 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8009490:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009494:	f383 8811 	msr	BASEPRI, r3
 8009498:	f3bf 8f6f 	isb	sy
 800949c:	f3bf 8f4f 	dsb	sy
 80094a0:	623b      	str	r3, [r7, #32]
}
 80094a2:	bf00      	nop
 80094a4:	e7fe      	b.n	80094a4 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80094a6:	f002 fac7 	bl	800ba38 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80094aa:	f3ef 8211 	mrs	r2, BASEPRI
 80094ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094b2:	f383 8811 	msr	BASEPRI, r3
 80094b6:	f3bf 8f6f 	isb	sy
 80094ba:	f3bf 8f4f 	dsb	sy
 80094be:	61fa      	str	r2, [r7, #28]
 80094c0:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80094c2:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80094c4:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80094c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80094ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80094ce:	429a      	cmp	r2, r3
 80094d0:	d302      	bcc.n	80094d8 <xQueueGenericSendFromISR+0xbc>
 80094d2:	683b      	ldr	r3, [r7, #0]
 80094d4:	2b02      	cmp	r3, #2
 80094d6:	d12f      	bne.n	8009538 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80094d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094da:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80094de:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80094e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094e6:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80094e8:	683a      	ldr	r2, [r7, #0]
 80094ea:	68b9      	ldr	r1, [r7, #8]
 80094ec:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80094ee:	f000 fb64 	bl	8009bba <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80094f2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80094f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094fa:	d112      	bne.n	8009522 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80094fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009500:	2b00      	cmp	r3, #0
 8009502:	d016      	beq.n	8009532 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009504:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009506:	3324      	adds	r3, #36	; 0x24
 8009508:	4618      	mov	r0, r3
 800950a:	f001 f987 	bl	800a81c <xTaskRemoveFromEventList>
 800950e:	4603      	mov	r3, r0
 8009510:	2b00      	cmp	r3, #0
 8009512:	d00e      	beq.n	8009532 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	2b00      	cmp	r3, #0
 8009518:	d00b      	beq.n	8009532 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	2201      	movs	r2, #1
 800951e:	601a      	str	r2, [r3, #0]
 8009520:	e007      	b.n	8009532 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009522:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8009526:	3301      	adds	r3, #1
 8009528:	b2db      	uxtb	r3, r3
 800952a:	b25a      	sxtb	r2, r3
 800952c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800952e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8009532:	2301      	movs	r3, #1
 8009534:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8009536:	e001      	b.n	800953c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009538:	2300      	movs	r3, #0
 800953a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800953c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800953e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009540:	697b      	ldr	r3, [r7, #20]
 8009542:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009546:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009548:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800954a:	4618      	mov	r0, r3
 800954c:	3740      	adds	r7, #64	; 0x40
 800954e:	46bd      	mov	sp, r7
 8009550:	bd80      	pop	{r7, pc}

08009552 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009552:	b580      	push	{r7, lr}
 8009554:	b08e      	sub	sp, #56	; 0x38
 8009556:	af00      	add	r7, sp, #0
 8009558:	6078      	str	r0, [r7, #4]
 800955a:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8009560:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009562:	2b00      	cmp	r3, #0
 8009564:	d10a      	bne.n	800957c <xQueueGiveFromISR+0x2a>
	__asm volatile
 8009566:	f04f 0350 	mov.w	r3, #80	; 0x50
 800956a:	f383 8811 	msr	BASEPRI, r3
 800956e:	f3bf 8f6f 	isb	sy
 8009572:	f3bf 8f4f 	dsb	sy
 8009576:	623b      	str	r3, [r7, #32]
}
 8009578:	bf00      	nop
 800957a:	e7fe      	b.n	800957a <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800957c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800957e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009580:	2b00      	cmp	r3, #0
 8009582:	d00a      	beq.n	800959a <xQueueGiveFromISR+0x48>
	__asm volatile
 8009584:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009588:	f383 8811 	msr	BASEPRI, r3
 800958c:	f3bf 8f6f 	isb	sy
 8009590:	f3bf 8f4f 	dsb	sy
 8009594:	61fb      	str	r3, [r7, #28]
}
 8009596:	bf00      	nop
 8009598:	e7fe      	b.n	8009598 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800959a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d103      	bne.n	80095aa <xQueueGiveFromISR+0x58>
 80095a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095a4:	689b      	ldr	r3, [r3, #8]
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d101      	bne.n	80095ae <xQueueGiveFromISR+0x5c>
 80095aa:	2301      	movs	r3, #1
 80095ac:	e000      	b.n	80095b0 <xQueueGiveFromISR+0x5e>
 80095ae:	2300      	movs	r3, #0
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d10a      	bne.n	80095ca <xQueueGiveFromISR+0x78>
	__asm volatile
 80095b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095b8:	f383 8811 	msr	BASEPRI, r3
 80095bc:	f3bf 8f6f 	isb	sy
 80095c0:	f3bf 8f4f 	dsb	sy
 80095c4:	61bb      	str	r3, [r7, #24]
}
 80095c6:	bf00      	nop
 80095c8:	e7fe      	b.n	80095c8 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80095ca:	f002 fa35 	bl	800ba38 <vPortValidateInterruptPriority>
	__asm volatile
 80095ce:	f3ef 8211 	mrs	r2, BASEPRI
 80095d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095d6:	f383 8811 	msr	BASEPRI, r3
 80095da:	f3bf 8f6f 	isb	sy
 80095de:	f3bf 8f4f 	dsb	sy
 80095e2:	617a      	str	r2, [r7, #20]
 80095e4:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80095e6:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80095e8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80095ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095ee:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80095f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80095f4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80095f6:	429a      	cmp	r2, r3
 80095f8:	d22b      	bcs.n	8009652 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80095fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095fc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009600:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009604:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009606:	1c5a      	adds	r2, r3, #1
 8009608:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800960a:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800960c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009610:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009614:	d112      	bne.n	800963c <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009616:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800961a:	2b00      	cmp	r3, #0
 800961c:	d016      	beq.n	800964c <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800961e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009620:	3324      	adds	r3, #36	; 0x24
 8009622:	4618      	mov	r0, r3
 8009624:	f001 f8fa 	bl	800a81c <xTaskRemoveFromEventList>
 8009628:	4603      	mov	r3, r0
 800962a:	2b00      	cmp	r3, #0
 800962c:	d00e      	beq.n	800964c <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800962e:	683b      	ldr	r3, [r7, #0]
 8009630:	2b00      	cmp	r3, #0
 8009632:	d00b      	beq.n	800964c <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009634:	683b      	ldr	r3, [r7, #0]
 8009636:	2201      	movs	r2, #1
 8009638:	601a      	str	r2, [r3, #0]
 800963a:	e007      	b.n	800964c <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800963c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009640:	3301      	adds	r3, #1
 8009642:	b2db      	uxtb	r3, r3
 8009644:	b25a      	sxtb	r2, r3
 8009646:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009648:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800964c:	2301      	movs	r3, #1
 800964e:	637b      	str	r3, [r7, #52]	; 0x34
 8009650:	e001      	b.n	8009656 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009652:	2300      	movs	r3, #0
 8009654:	637b      	str	r3, [r7, #52]	; 0x34
 8009656:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009658:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	f383 8811 	msr	BASEPRI, r3
}
 8009660:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009662:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8009664:	4618      	mov	r0, r3
 8009666:	3738      	adds	r7, #56	; 0x38
 8009668:	46bd      	mov	sp, r7
 800966a:	bd80      	pop	{r7, pc}

0800966c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800966c:	b580      	push	{r7, lr}
 800966e:	b08c      	sub	sp, #48	; 0x30
 8009670:	af00      	add	r7, sp, #0
 8009672:	60f8      	str	r0, [r7, #12]
 8009674:	60b9      	str	r1, [r7, #8]
 8009676:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009678:	2300      	movs	r3, #0
 800967a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009680:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009682:	2b00      	cmp	r3, #0
 8009684:	d10a      	bne.n	800969c <xQueueReceive+0x30>
	__asm volatile
 8009686:	f04f 0350 	mov.w	r3, #80	; 0x50
 800968a:	f383 8811 	msr	BASEPRI, r3
 800968e:	f3bf 8f6f 	isb	sy
 8009692:	f3bf 8f4f 	dsb	sy
 8009696:	623b      	str	r3, [r7, #32]
}
 8009698:	bf00      	nop
 800969a:	e7fe      	b.n	800969a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800969c:	68bb      	ldr	r3, [r7, #8]
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d103      	bne.n	80096aa <xQueueReceive+0x3e>
 80096a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d101      	bne.n	80096ae <xQueueReceive+0x42>
 80096aa:	2301      	movs	r3, #1
 80096ac:	e000      	b.n	80096b0 <xQueueReceive+0x44>
 80096ae:	2300      	movs	r3, #0
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d10a      	bne.n	80096ca <xQueueReceive+0x5e>
	__asm volatile
 80096b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096b8:	f383 8811 	msr	BASEPRI, r3
 80096bc:	f3bf 8f6f 	isb	sy
 80096c0:	f3bf 8f4f 	dsb	sy
 80096c4:	61fb      	str	r3, [r7, #28]
}
 80096c6:	bf00      	nop
 80096c8:	e7fe      	b.n	80096c8 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80096ca:	f001 fa79 	bl	800abc0 <xTaskGetSchedulerState>
 80096ce:	4603      	mov	r3, r0
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d102      	bne.n	80096da <xQueueReceive+0x6e>
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d101      	bne.n	80096de <xQueueReceive+0x72>
 80096da:	2301      	movs	r3, #1
 80096dc:	e000      	b.n	80096e0 <xQueueReceive+0x74>
 80096de:	2300      	movs	r3, #0
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d10a      	bne.n	80096fa <xQueueReceive+0x8e>
	__asm volatile
 80096e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096e8:	f383 8811 	msr	BASEPRI, r3
 80096ec:	f3bf 8f6f 	isb	sy
 80096f0:	f3bf 8f4f 	dsb	sy
 80096f4:	61bb      	str	r3, [r7, #24]
}
 80096f6:	bf00      	nop
 80096f8:	e7fe      	b.n	80096f8 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80096fa:	f002 f8bb 	bl	800b874 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80096fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009700:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009702:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009704:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009706:	2b00      	cmp	r3, #0
 8009708:	d01f      	beq.n	800974a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800970a:	68b9      	ldr	r1, [r7, #8]
 800970c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800970e:	f000 fabe 	bl	8009c8e <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009714:	1e5a      	subs	r2, r3, #1
 8009716:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009718:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800971a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800971c:	691b      	ldr	r3, [r3, #16]
 800971e:	2b00      	cmp	r3, #0
 8009720:	d00f      	beq.n	8009742 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009722:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009724:	3310      	adds	r3, #16
 8009726:	4618      	mov	r0, r3
 8009728:	f001 f878 	bl	800a81c <xTaskRemoveFromEventList>
 800972c:	4603      	mov	r3, r0
 800972e:	2b00      	cmp	r3, #0
 8009730:	d007      	beq.n	8009742 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009732:	4b3d      	ldr	r3, [pc, #244]	; (8009828 <xQueueReceive+0x1bc>)
 8009734:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009738:	601a      	str	r2, [r3, #0]
 800973a:	f3bf 8f4f 	dsb	sy
 800973e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009742:	f002 f8c7 	bl	800b8d4 <vPortExitCritical>
				return pdPASS;
 8009746:	2301      	movs	r3, #1
 8009748:	e069      	b.n	800981e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	2b00      	cmp	r3, #0
 800974e:	d103      	bne.n	8009758 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009750:	f002 f8c0 	bl	800b8d4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009754:	2300      	movs	r3, #0
 8009756:	e062      	b.n	800981e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009758:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800975a:	2b00      	cmp	r3, #0
 800975c:	d106      	bne.n	800976c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800975e:	f107 0310 	add.w	r3, r7, #16
 8009762:	4618      	mov	r0, r3
 8009764:	f001 f8be 	bl	800a8e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009768:	2301      	movs	r3, #1
 800976a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800976c:	f002 f8b2 	bl	800b8d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009770:	f000 fe18 	bl	800a3a4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009774:	f002 f87e 	bl	800b874 <vPortEnterCritical>
 8009778:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800977a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800977e:	b25b      	sxtb	r3, r3
 8009780:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009784:	d103      	bne.n	800978e <xQueueReceive+0x122>
 8009786:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009788:	2200      	movs	r2, #0
 800978a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800978e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009790:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009794:	b25b      	sxtb	r3, r3
 8009796:	f1b3 3fff 	cmp.w	r3, #4294967295
 800979a:	d103      	bne.n	80097a4 <xQueueReceive+0x138>
 800979c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800979e:	2200      	movs	r2, #0
 80097a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80097a4:	f002 f896 	bl	800b8d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80097a8:	1d3a      	adds	r2, r7, #4
 80097aa:	f107 0310 	add.w	r3, r7, #16
 80097ae:	4611      	mov	r1, r2
 80097b0:	4618      	mov	r0, r3
 80097b2:	f001 f8ad 	bl	800a910 <xTaskCheckForTimeOut>
 80097b6:	4603      	mov	r3, r0
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d123      	bne.n	8009804 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80097bc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80097be:	f000 fade 	bl	8009d7e <prvIsQueueEmpty>
 80097c2:	4603      	mov	r3, r0
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d017      	beq.n	80097f8 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80097c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097ca:	3324      	adds	r3, #36	; 0x24
 80097cc:	687a      	ldr	r2, [r7, #4]
 80097ce:	4611      	mov	r1, r2
 80097d0:	4618      	mov	r0, r3
 80097d2:	f000 ffd3 	bl	800a77c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80097d6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80097d8:	f000 fa7f 	bl	8009cda <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80097dc:	f000 fdf0 	bl	800a3c0 <xTaskResumeAll>
 80097e0:	4603      	mov	r3, r0
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d189      	bne.n	80096fa <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80097e6:	4b10      	ldr	r3, [pc, #64]	; (8009828 <xQueueReceive+0x1bc>)
 80097e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80097ec:	601a      	str	r2, [r3, #0]
 80097ee:	f3bf 8f4f 	dsb	sy
 80097f2:	f3bf 8f6f 	isb	sy
 80097f6:	e780      	b.n	80096fa <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80097f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80097fa:	f000 fa6e 	bl	8009cda <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80097fe:	f000 fddf 	bl	800a3c0 <xTaskResumeAll>
 8009802:	e77a      	b.n	80096fa <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009804:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009806:	f000 fa68 	bl	8009cda <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800980a:	f000 fdd9 	bl	800a3c0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800980e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009810:	f000 fab5 	bl	8009d7e <prvIsQueueEmpty>
 8009814:	4603      	mov	r3, r0
 8009816:	2b00      	cmp	r3, #0
 8009818:	f43f af6f 	beq.w	80096fa <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800981c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800981e:	4618      	mov	r0, r3
 8009820:	3730      	adds	r7, #48	; 0x30
 8009822:	46bd      	mov	sp, r7
 8009824:	bd80      	pop	{r7, pc}
 8009826:	bf00      	nop
 8009828:	e000ed04 	.word	0xe000ed04

0800982c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800982c:	b580      	push	{r7, lr}
 800982e:	b08e      	sub	sp, #56	; 0x38
 8009830:	af00      	add	r7, sp, #0
 8009832:	6078      	str	r0, [r7, #4]
 8009834:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8009836:	2300      	movs	r3, #0
 8009838:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800983e:	2300      	movs	r3, #0
 8009840:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009842:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009844:	2b00      	cmp	r3, #0
 8009846:	d10a      	bne.n	800985e <xQueueSemaphoreTake+0x32>
	__asm volatile
 8009848:	f04f 0350 	mov.w	r3, #80	; 0x50
 800984c:	f383 8811 	msr	BASEPRI, r3
 8009850:	f3bf 8f6f 	isb	sy
 8009854:	f3bf 8f4f 	dsb	sy
 8009858:	623b      	str	r3, [r7, #32]
}
 800985a:	bf00      	nop
 800985c:	e7fe      	b.n	800985c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800985e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009862:	2b00      	cmp	r3, #0
 8009864:	d00a      	beq.n	800987c <xQueueSemaphoreTake+0x50>
	__asm volatile
 8009866:	f04f 0350 	mov.w	r3, #80	; 0x50
 800986a:	f383 8811 	msr	BASEPRI, r3
 800986e:	f3bf 8f6f 	isb	sy
 8009872:	f3bf 8f4f 	dsb	sy
 8009876:	61fb      	str	r3, [r7, #28]
}
 8009878:	bf00      	nop
 800987a:	e7fe      	b.n	800987a <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800987c:	f001 f9a0 	bl	800abc0 <xTaskGetSchedulerState>
 8009880:	4603      	mov	r3, r0
 8009882:	2b00      	cmp	r3, #0
 8009884:	d102      	bne.n	800988c <xQueueSemaphoreTake+0x60>
 8009886:	683b      	ldr	r3, [r7, #0]
 8009888:	2b00      	cmp	r3, #0
 800988a:	d101      	bne.n	8009890 <xQueueSemaphoreTake+0x64>
 800988c:	2301      	movs	r3, #1
 800988e:	e000      	b.n	8009892 <xQueueSemaphoreTake+0x66>
 8009890:	2300      	movs	r3, #0
 8009892:	2b00      	cmp	r3, #0
 8009894:	d10a      	bne.n	80098ac <xQueueSemaphoreTake+0x80>
	__asm volatile
 8009896:	f04f 0350 	mov.w	r3, #80	; 0x50
 800989a:	f383 8811 	msr	BASEPRI, r3
 800989e:	f3bf 8f6f 	isb	sy
 80098a2:	f3bf 8f4f 	dsb	sy
 80098a6:	61bb      	str	r3, [r7, #24]
}
 80098a8:	bf00      	nop
 80098aa:	e7fe      	b.n	80098aa <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80098ac:	f001 ffe2 	bl	800b874 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80098b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80098b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80098b4:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80098b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d024      	beq.n	8009906 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80098bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098be:	1e5a      	subs	r2, r3, #1
 80098c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80098c2:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80098c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d104      	bne.n	80098d6 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80098cc:	f001 faee 	bl	800aeac <pvTaskIncrementMutexHeldCount>
 80098d0:	4602      	mov	r2, r0
 80098d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80098d4:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80098d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80098d8:	691b      	ldr	r3, [r3, #16]
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d00f      	beq.n	80098fe <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80098de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80098e0:	3310      	adds	r3, #16
 80098e2:	4618      	mov	r0, r3
 80098e4:	f000 ff9a 	bl	800a81c <xTaskRemoveFromEventList>
 80098e8:	4603      	mov	r3, r0
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d007      	beq.n	80098fe <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80098ee:	4b54      	ldr	r3, [pc, #336]	; (8009a40 <xQueueSemaphoreTake+0x214>)
 80098f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80098f4:	601a      	str	r2, [r3, #0]
 80098f6:	f3bf 8f4f 	dsb	sy
 80098fa:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80098fe:	f001 ffe9 	bl	800b8d4 <vPortExitCritical>
				return pdPASS;
 8009902:	2301      	movs	r3, #1
 8009904:	e097      	b.n	8009a36 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009906:	683b      	ldr	r3, [r7, #0]
 8009908:	2b00      	cmp	r3, #0
 800990a:	d111      	bne.n	8009930 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800990c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800990e:	2b00      	cmp	r3, #0
 8009910:	d00a      	beq.n	8009928 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8009912:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009916:	f383 8811 	msr	BASEPRI, r3
 800991a:	f3bf 8f6f 	isb	sy
 800991e:	f3bf 8f4f 	dsb	sy
 8009922:	617b      	str	r3, [r7, #20]
}
 8009924:	bf00      	nop
 8009926:	e7fe      	b.n	8009926 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8009928:	f001 ffd4 	bl	800b8d4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800992c:	2300      	movs	r3, #0
 800992e:	e082      	b.n	8009a36 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009930:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009932:	2b00      	cmp	r3, #0
 8009934:	d106      	bne.n	8009944 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009936:	f107 030c 	add.w	r3, r7, #12
 800993a:	4618      	mov	r0, r3
 800993c:	f000 ffd2 	bl	800a8e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009940:	2301      	movs	r3, #1
 8009942:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009944:	f001 ffc6 	bl	800b8d4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009948:	f000 fd2c 	bl	800a3a4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800994c:	f001 ff92 	bl	800b874 <vPortEnterCritical>
 8009950:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009952:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009956:	b25b      	sxtb	r3, r3
 8009958:	f1b3 3fff 	cmp.w	r3, #4294967295
 800995c:	d103      	bne.n	8009966 <xQueueSemaphoreTake+0x13a>
 800995e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009960:	2200      	movs	r2, #0
 8009962:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009966:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009968:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800996c:	b25b      	sxtb	r3, r3
 800996e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009972:	d103      	bne.n	800997c <xQueueSemaphoreTake+0x150>
 8009974:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009976:	2200      	movs	r2, #0
 8009978:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800997c:	f001 ffaa 	bl	800b8d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009980:	463a      	mov	r2, r7
 8009982:	f107 030c 	add.w	r3, r7, #12
 8009986:	4611      	mov	r1, r2
 8009988:	4618      	mov	r0, r3
 800998a:	f000 ffc1 	bl	800a910 <xTaskCheckForTimeOut>
 800998e:	4603      	mov	r3, r0
 8009990:	2b00      	cmp	r3, #0
 8009992:	d132      	bne.n	80099fa <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009994:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009996:	f000 f9f2 	bl	8009d7e <prvIsQueueEmpty>
 800999a:	4603      	mov	r3, r0
 800999c:	2b00      	cmp	r3, #0
 800999e:	d026      	beq.n	80099ee <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80099a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d109      	bne.n	80099bc <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 80099a8:	f001 ff64 	bl	800b874 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80099ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099ae:	689b      	ldr	r3, [r3, #8]
 80099b0:	4618      	mov	r0, r3
 80099b2:	f001 f923 	bl	800abfc <xTaskPriorityInherit>
 80099b6:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80099b8:	f001 ff8c 	bl	800b8d4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80099bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099be:	3324      	adds	r3, #36	; 0x24
 80099c0:	683a      	ldr	r2, [r7, #0]
 80099c2:	4611      	mov	r1, r2
 80099c4:	4618      	mov	r0, r3
 80099c6:	f000 fed9 	bl	800a77c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80099ca:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80099cc:	f000 f985 	bl	8009cda <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80099d0:	f000 fcf6 	bl	800a3c0 <xTaskResumeAll>
 80099d4:	4603      	mov	r3, r0
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	f47f af68 	bne.w	80098ac <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 80099dc:	4b18      	ldr	r3, [pc, #96]	; (8009a40 <xQueueSemaphoreTake+0x214>)
 80099de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80099e2:	601a      	str	r2, [r3, #0]
 80099e4:	f3bf 8f4f 	dsb	sy
 80099e8:	f3bf 8f6f 	isb	sy
 80099ec:	e75e      	b.n	80098ac <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80099ee:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80099f0:	f000 f973 	bl	8009cda <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80099f4:	f000 fce4 	bl	800a3c0 <xTaskResumeAll>
 80099f8:	e758      	b.n	80098ac <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80099fa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80099fc:	f000 f96d 	bl	8009cda <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009a00:	f000 fcde 	bl	800a3c0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009a04:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009a06:	f000 f9ba 	bl	8009d7e <prvIsQueueEmpty>
 8009a0a:	4603      	mov	r3, r0
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	f43f af4d 	beq.w	80098ac <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8009a12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d00d      	beq.n	8009a34 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8009a18:	f001 ff2c 	bl	800b874 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8009a1c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009a1e:	f000 f8b4 	bl	8009b8a <prvGetDisinheritPriorityAfterTimeout>
 8009a22:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8009a24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a26:	689b      	ldr	r3, [r3, #8]
 8009a28:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009a2a:	4618      	mov	r0, r3
 8009a2c:	f001 f9bc 	bl	800ada8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8009a30:	f001 ff50 	bl	800b8d4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009a34:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009a36:	4618      	mov	r0, r3
 8009a38:	3738      	adds	r7, #56	; 0x38
 8009a3a:	46bd      	mov	sp, r7
 8009a3c:	bd80      	pop	{r7, pc}
 8009a3e:	bf00      	nop
 8009a40:	e000ed04 	.word	0xe000ed04

08009a44 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009a44:	b580      	push	{r7, lr}
 8009a46:	b08e      	sub	sp, #56	; 0x38
 8009a48:	af00      	add	r7, sp, #0
 8009a4a:	60f8      	str	r0, [r7, #12]
 8009a4c:	60b9      	str	r1, [r7, #8]
 8009a4e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8009a54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d10a      	bne.n	8009a70 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8009a5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a5e:	f383 8811 	msr	BASEPRI, r3
 8009a62:	f3bf 8f6f 	isb	sy
 8009a66:	f3bf 8f4f 	dsb	sy
 8009a6a:	623b      	str	r3, [r7, #32]
}
 8009a6c:	bf00      	nop
 8009a6e:	e7fe      	b.n	8009a6e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009a70:	68bb      	ldr	r3, [r7, #8]
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d103      	bne.n	8009a7e <xQueueReceiveFromISR+0x3a>
 8009a76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d101      	bne.n	8009a82 <xQueueReceiveFromISR+0x3e>
 8009a7e:	2301      	movs	r3, #1
 8009a80:	e000      	b.n	8009a84 <xQueueReceiveFromISR+0x40>
 8009a82:	2300      	movs	r3, #0
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d10a      	bne.n	8009a9e <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8009a88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a8c:	f383 8811 	msr	BASEPRI, r3
 8009a90:	f3bf 8f6f 	isb	sy
 8009a94:	f3bf 8f4f 	dsb	sy
 8009a98:	61fb      	str	r3, [r7, #28]
}
 8009a9a:	bf00      	nop
 8009a9c:	e7fe      	b.n	8009a9c <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009a9e:	f001 ffcb 	bl	800ba38 <vPortValidateInterruptPriority>
	__asm volatile
 8009aa2:	f3ef 8211 	mrs	r2, BASEPRI
 8009aa6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009aaa:	f383 8811 	msr	BASEPRI, r3
 8009aae:	f3bf 8f6f 	isb	sy
 8009ab2:	f3bf 8f4f 	dsb	sy
 8009ab6:	61ba      	str	r2, [r7, #24]
 8009ab8:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8009aba:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009abc:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009abe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ac0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ac2:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009ac4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d02f      	beq.n	8009b2a <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8009aca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009acc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009ad0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009ad4:	68b9      	ldr	r1, [r7, #8]
 8009ad6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009ad8:	f000 f8d9 	bl	8009c8e <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009adc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ade:	1e5a      	subs	r2, r3, #1
 8009ae0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ae2:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8009ae4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009ae8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009aec:	d112      	bne.n	8009b14 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009aee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009af0:	691b      	ldr	r3, [r3, #16]
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d016      	beq.n	8009b24 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009af6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009af8:	3310      	adds	r3, #16
 8009afa:	4618      	mov	r0, r3
 8009afc:	f000 fe8e 	bl	800a81c <xTaskRemoveFromEventList>
 8009b00:	4603      	mov	r3, r0
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d00e      	beq.n	8009b24 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d00b      	beq.n	8009b24 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	2201      	movs	r2, #1
 8009b10:	601a      	str	r2, [r3, #0]
 8009b12:	e007      	b.n	8009b24 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8009b14:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009b18:	3301      	adds	r3, #1
 8009b1a:	b2db      	uxtb	r3, r3
 8009b1c:	b25a      	sxtb	r2, r3
 8009b1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b20:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8009b24:	2301      	movs	r3, #1
 8009b26:	637b      	str	r3, [r7, #52]	; 0x34
 8009b28:	e001      	b.n	8009b2e <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8009b2a:	2300      	movs	r3, #0
 8009b2c:	637b      	str	r3, [r7, #52]	; 0x34
 8009b2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b30:	613b      	str	r3, [r7, #16]
	__asm volatile
 8009b32:	693b      	ldr	r3, [r7, #16]
 8009b34:	f383 8811 	msr	BASEPRI, r3
}
 8009b38:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009b3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8009b3c:	4618      	mov	r0, r3
 8009b3e:	3738      	adds	r7, #56	; 0x38
 8009b40:	46bd      	mov	sp, r7
 8009b42:	bd80      	pop	{r7, pc}

08009b44 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8009b44:	b580      	push	{r7, lr}
 8009b46:	b084      	sub	sp, #16
 8009b48:	af00      	add	r7, sp, #0
 8009b4a:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d10a      	bne.n	8009b6c <vQueueDelete+0x28>
	__asm volatile
 8009b56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b5a:	f383 8811 	msr	BASEPRI, r3
 8009b5e:	f3bf 8f6f 	isb	sy
 8009b62:	f3bf 8f4f 	dsb	sy
 8009b66:	60bb      	str	r3, [r7, #8]
}
 8009b68:	bf00      	nop
 8009b6a:	e7fe      	b.n	8009b6a <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8009b6c:	68f8      	ldr	r0, [r7, #12]
 8009b6e:	f000 f95f 	bl	8009e30 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d102      	bne.n	8009b82 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 8009b7c:	68f8      	ldr	r0, [r7, #12]
 8009b7e:	f002 f867 	bl	800bc50 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8009b82:	bf00      	nop
 8009b84:	3710      	adds	r7, #16
 8009b86:	46bd      	mov	sp, r7
 8009b88:	bd80      	pop	{r7, pc}

08009b8a <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8009b8a:	b480      	push	{r7}
 8009b8c:	b085      	sub	sp, #20
 8009b8e:	af00      	add	r7, sp, #0
 8009b90:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d006      	beq.n	8009ba8 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8009ba4:	60fb      	str	r3, [r7, #12]
 8009ba6:	e001      	b.n	8009bac <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8009ba8:	2300      	movs	r3, #0
 8009baa:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8009bac:	68fb      	ldr	r3, [r7, #12]
	}
 8009bae:	4618      	mov	r0, r3
 8009bb0:	3714      	adds	r7, #20
 8009bb2:	46bd      	mov	sp, r7
 8009bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bb8:	4770      	bx	lr

08009bba <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009bba:	b580      	push	{r7, lr}
 8009bbc:	b086      	sub	sp, #24
 8009bbe:	af00      	add	r7, sp, #0
 8009bc0:	60f8      	str	r0, [r7, #12]
 8009bc2:	60b9      	str	r1, [r7, #8]
 8009bc4:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009bc6:	2300      	movs	r3, #0
 8009bc8:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bce:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d10d      	bne.n	8009bf4 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d14d      	bne.n	8009c7c <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	689b      	ldr	r3, [r3, #8]
 8009be4:	4618      	mov	r0, r3
 8009be6:	f001 f871 	bl	800accc <xTaskPriorityDisinherit>
 8009bea:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	2200      	movs	r2, #0
 8009bf0:	609a      	str	r2, [r3, #8]
 8009bf2:	e043      	b.n	8009c7c <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	d119      	bne.n	8009c2e <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	6858      	ldr	r0, [r3, #4]
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c02:	461a      	mov	r2, r3
 8009c04:	68b9      	ldr	r1, [r7, #8]
 8009c06:	f00e fc64 	bl	80184d2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	685a      	ldr	r2, [r3, #4]
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c12:	441a      	add	r2, r3
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	685a      	ldr	r2, [r3, #4]
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	689b      	ldr	r3, [r3, #8]
 8009c20:	429a      	cmp	r2, r3
 8009c22:	d32b      	bcc.n	8009c7c <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	681a      	ldr	r2, [r3, #0]
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	605a      	str	r2, [r3, #4]
 8009c2c:	e026      	b.n	8009c7c <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	68d8      	ldr	r0, [r3, #12]
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c36:	461a      	mov	r2, r3
 8009c38:	68b9      	ldr	r1, [r7, #8]
 8009c3a:	f00e fc4a 	bl	80184d2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	68da      	ldr	r2, [r3, #12]
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c46:	425b      	negs	r3, r3
 8009c48:	441a      	add	r2, r3
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	68da      	ldr	r2, [r3, #12]
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	429a      	cmp	r2, r3
 8009c58:	d207      	bcs.n	8009c6a <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	689a      	ldr	r2, [r3, #8]
 8009c5e:	68fb      	ldr	r3, [r7, #12]
 8009c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c62:	425b      	negs	r3, r3
 8009c64:	441a      	add	r2, r3
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	2b02      	cmp	r3, #2
 8009c6e:	d105      	bne.n	8009c7c <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009c70:	693b      	ldr	r3, [r7, #16]
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d002      	beq.n	8009c7c <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009c76:	693b      	ldr	r3, [r7, #16]
 8009c78:	3b01      	subs	r3, #1
 8009c7a:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009c7c:	693b      	ldr	r3, [r7, #16]
 8009c7e:	1c5a      	adds	r2, r3, #1
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8009c84:	697b      	ldr	r3, [r7, #20]
}
 8009c86:	4618      	mov	r0, r3
 8009c88:	3718      	adds	r7, #24
 8009c8a:	46bd      	mov	sp, r7
 8009c8c:	bd80      	pop	{r7, pc}

08009c8e <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009c8e:	b580      	push	{r7, lr}
 8009c90:	b082      	sub	sp, #8
 8009c92:	af00      	add	r7, sp, #0
 8009c94:	6078      	str	r0, [r7, #4]
 8009c96:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d018      	beq.n	8009cd2 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	68da      	ldr	r2, [r3, #12]
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ca8:	441a      	add	r2, r3
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	68da      	ldr	r2, [r3, #12]
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	689b      	ldr	r3, [r3, #8]
 8009cb6:	429a      	cmp	r2, r3
 8009cb8:	d303      	bcc.n	8009cc2 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	681a      	ldr	r2, [r3, #0]
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	68d9      	ldr	r1, [r3, #12]
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009cca:	461a      	mov	r2, r3
 8009ccc:	6838      	ldr	r0, [r7, #0]
 8009cce:	f00e fc00 	bl	80184d2 <memcpy>
	}
}
 8009cd2:	bf00      	nop
 8009cd4:	3708      	adds	r7, #8
 8009cd6:	46bd      	mov	sp, r7
 8009cd8:	bd80      	pop	{r7, pc}

08009cda <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009cda:	b580      	push	{r7, lr}
 8009cdc:	b084      	sub	sp, #16
 8009cde:	af00      	add	r7, sp, #0
 8009ce0:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009ce2:	f001 fdc7 	bl	800b874 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009cec:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009cee:	e011      	b.n	8009d14 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d012      	beq.n	8009d1e <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	3324      	adds	r3, #36	; 0x24
 8009cfc:	4618      	mov	r0, r3
 8009cfe:	f000 fd8d 	bl	800a81c <xTaskRemoveFromEventList>
 8009d02:	4603      	mov	r3, r0
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d001      	beq.n	8009d0c <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009d08:	f000 fe64 	bl	800a9d4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009d0c:	7bfb      	ldrb	r3, [r7, #15]
 8009d0e:	3b01      	subs	r3, #1
 8009d10:	b2db      	uxtb	r3, r3
 8009d12:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009d14:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	dce9      	bgt.n	8009cf0 <prvUnlockQueue+0x16>
 8009d1c:	e000      	b.n	8009d20 <prvUnlockQueue+0x46>
					break;
 8009d1e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	22ff      	movs	r2, #255	; 0xff
 8009d24:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8009d28:	f001 fdd4 	bl	800b8d4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009d2c:	f001 fda2 	bl	800b874 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009d36:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009d38:	e011      	b.n	8009d5e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	691b      	ldr	r3, [r3, #16]
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d012      	beq.n	8009d68 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	3310      	adds	r3, #16
 8009d46:	4618      	mov	r0, r3
 8009d48:	f000 fd68 	bl	800a81c <xTaskRemoveFromEventList>
 8009d4c:	4603      	mov	r3, r0
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d001      	beq.n	8009d56 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009d52:	f000 fe3f 	bl	800a9d4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009d56:	7bbb      	ldrb	r3, [r7, #14]
 8009d58:	3b01      	subs	r3, #1
 8009d5a:	b2db      	uxtb	r3, r3
 8009d5c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009d5e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	dce9      	bgt.n	8009d3a <prvUnlockQueue+0x60>
 8009d66:	e000      	b.n	8009d6a <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009d68:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	22ff      	movs	r2, #255	; 0xff
 8009d6e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8009d72:	f001 fdaf 	bl	800b8d4 <vPortExitCritical>
}
 8009d76:	bf00      	nop
 8009d78:	3710      	adds	r7, #16
 8009d7a:	46bd      	mov	sp, r7
 8009d7c:	bd80      	pop	{r7, pc}

08009d7e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009d7e:	b580      	push	{r7, lr}
 8009d80:	b084      	sub	sp, #16
 8009d82:	af00      	add	r7, sp, #0
 8009d84:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009d86:	f001 fd75 	bl	800b874 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d102      	bne.n	8009d98 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009d92:	2301      	movs	r3, #1
 8009d94:	60fb      	str	r3, [r7, #12]
 8009d96:	e001      	b.n	8009d9c <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009d98:	2300      	movs	r3, #0
 8009d9a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009d9c:	f001 fd9a 	bl	800b8d4 <vPortExitCritical>

	return xReturn;
 8009da0:	68fb      	ldr	r3, [r7, #12]
}
 8009da2:	4618      	mov	r0, r3
 8009da4:	3710      	adds	r7, #16
 8009da6:	46bd      	mov	sp, r7
 8009da8:	bd80      	pop	{r7, pc}

08009daa <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009daa:	b580      	push	{r7, lr}
 8009dac:	b084      	sub	sp, #16
 8009dae:	af00      	add	r7, sp, #0
 8009db0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009db2:	f001 fd5f 	bl	800b874 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009dbe:	429a      	cmp	r2, r3
 8009dc0:	d102      	bne.n	8009dc8 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009dc2:	2301      	movs	r3, #1
 8009dc4:	60fb      	str	r3, [r7, #12]
 8009dc6:	e001      	b.n	8009dcc <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009dc8:	2300      	movs	r3, #0
 8009dca:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009dcc:	f001 fd82 	bl	800b8d4 <vPortExitCritical>

	return xReturn;
 8009dd0:	68fb      	ldr	r3, [r7, #12]
}
 8009dd2:	4618      	mov	r0, r3
 8009dd4:	3710      	adds	r7, #16
 8009dd6:	46bd      	mov	sp, r7
 8009dd8:	bd80      	pop	{r7, pc}
	...

08009ddc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009ddc:	b480      	push	{r7}
 8009dde:	b085      	sub	sp, #20
 8009de0:	af00      	add	r7, sp, #0
 8009de2:	6078      	str	r0, [r7, #4]
 8009de4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009de6:	2300      	movs	r3, #0
 8009de8:	60fb      	str	r3, [r7, #12]
 8009dea:	e014      	b.n	8009e16 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009dec:	4a0f      	ldr	r2, [pc, #60]	; (8009e2c <vQueueAddToRegistry+0x50>)
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d10b      	bne.n	8009e10 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009df8:	490c      	ldr	r1, [pc, #48]	; (8009e2c <vQueueAddToRegistry+0x50>)
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	683a      	ldr	r2, [r7, #0]
 8009dfe:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8009e02:	4a0a      	ldr	r2, [pc, #40]	; (8009e2c <vQueueAddToRegistry+0x50>)
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	00db      	lsls	r3, r3, #3
 8009e08:	4413      	add	r3, r2
 8009e0a:	687a      	ldr	r2, [r7, #4]
 8009e0c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8009e0e:	e006      	b.n	8009e1e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	3301      	adds	r3, #1
 8009e14:	60fb      	str	r3, [r7, #12]
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	2b07      	cmp	r3, #7
 8009e1a:	d9e7      	bls.n	8009dec <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009e1c:	bf00      	nop
 8009e1e:	bf00      	nop
 8009e20:	3714      	adds	r7, #20
 8009e22:	46bd      	mov	sp, r7
 8009e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e28:	4770      	bx	lr
 8009e2a:	bf00      	nop
 8009e2c:	200086b0 	.word	0x200086b0

08009e30 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8009e30:	b480      	push	{r7}
 8009e32:	b085      	sub	sp, #20
 8009e34:	af00      	add	r7, sp, #0
 8009e36:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009e38:	2300      	movs	r3, #0
 8009e3a:	60fb      	str	r3, [r7, #12]
 8009e3c:	e016      	b.n	8009e6c <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8009e3e:	4a10      	ldr	r2, [pc, #64]	; (8009e80 <vQueueUnregisterQueue+0x50>)
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	00db      	lsls	r3, r3, #3
 8009e44:	4413      	add	r3, r2
 8009e46:	685b      	ldr	r3, [r3, #4]
 8009e48:	687a      	ldr	r2, [r7, #4]
 8009e4a:	429a      	cmp	r2, r3
 8009e4c:	d10b      	bne.n	8009e66 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8009e4e:	4a0c      	ldr	r2, [pc, #48]	; (8009e80 <vQueueUnregisterQueue+0x50>)
 8009e50:	68fb      	ldr	r3, [r7, #12]
 8009e52:	2100      	movs	r1, #0
 8009e54:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8009e58:	4a09      	ldr	r2, [pc, #36]	; (8009e80 <vQueueUnregisterQueue+0x50>)
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	00db      	lsls	r3, r3, #3
 8009e5e:	4413      	add	r3, r2
 8009e60:	2200      	movs	r2, #0
 8009e62:	605a      	str	r2, [r3, #4]
				break;
 8009e64:	e006      	b.n	8009e74 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	3301      	adds	r3, #1
 8009e6a:	60fb      	str	r3, [r7, #12]
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	2b07      	cmp	r3, #7
 8009e70:	d9e5      	bls.n	8009e3e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8009e72:	bf00      	nop
 8009e74:	bf00      	nop
 8009e76:	3714      	adds	r7, #20
 8009e78:	46bd      	mov	sp, r7
 8009e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e7e:	4770      	bx	lr
 8009e80:	200086b0 	.word	0x200086b0

08009e84 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009e84:	b580      	push	{r7, lr}
 8009e86:	b086      	sub	sp, #24
 8009e88:	af00      	add	r7, sp, #0
 8009e8a:	60f8      	str	r0, [r7, #12]
 8009e8c:	60b9      	str	r1, [r7, #8]
 8009e8e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009e94:	f001 fcee 	bl	800b874 <vPortEnterCritical>
 8009e98:	697b      	ldr	r3, [r7, #20]
 8009e9a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009e9e:	b25b      	sxtb	r3, r3
 8009ea0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ea4:	d103      	bne.n	8009eae <vQueueWaitForMessageRestricted+0x2a>
 8009ea6:	697b      	ldr	r3, [r7, #20]
 8009ea8:	2200      	movs	r2, #0
 8009eaa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009eae:	697b      	ldr	r3, [r7, #20]
 8009eb0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009eb4:	b25b      	sxtb	r3, r3
 8009eb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009eba:	d103      	bne.n	8009ec4 <vQueueWaitForMessageRestricted+0x40>
 8009ebc:	697b      	ldr	r3, [r7, #20]
 8009ebe:	2200      	movs	r2, #0
 8009ec0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009ec4:	f001 fd06 	bl	800b8d4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009ec8:	697b      	ldr	r3, [r7, #20]
 8009eca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d106      	bne.n	8009ede <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009ed0:	697b      	ldr	r3, [r7, #20]
 8009ed2:	3324      	adds	r3, #36	; 0x24
 8009ed4:	687a      	ldr	r2, [r7, #4]
 8009ed6:	68b9      	ldr	r1, [r7, #8]
 8009ed8:	4618      	mov	r0, r3
 8009eda:	f000 fc73 	bl	800a7c4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8009ede:	6978      	ldr	r0, [r7, #20]
 8009ee0:	f7ff fefb 	bl	8009cda <prvUnlockQueue>
	}
 8009ee4:	bf00      	nop
 8009ee6:	3718      	adds	r7, #24
 8009ee8:	46bd      	mov	sp, r7
 8009eea:	bd80      	pop	{r7, pc}

08009eec <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009eec:	b580      	push	{r7, lr}
 8009eee:	b08e      	sub	sp, #56	; 0x38
 8009ef0:	af04      	add	r7, sp, #16
 8009ef2:	60f8      	str	r0, [r7, #12]
 8009ef4:	60b9      	str	r1, [r7, #8]
 8009ef6:	607a      	str	r2, [r7, #4]
 8009ef8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009efa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d10a      	bne.n	8009f16 <xTaskCreateStatic+0x2a>
	__asm volatile
 8009f00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f04:	f383 8811 	msr	BASEPRI, r3
 8009f08:	f3bf 8f6f 	isb	sy
 8009f0c:	f3bf 8f4f 	dsb	sy
 8009f10:	623b      	str	r3, [r7, #32]
}
 8009f12:	bf00      	nop
 8009f14:	e7fe      	b.n	8009f14 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009f16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d10a      	bne.n	8009f32 <xTaskCreateStatic+0x46>
	__asm volatile
 8009f1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f20:	f383 8811 	msr	BASEPRI, r3
 8009f24:	f3bf 8f6f 	isb	sy
 8009f28:	f3bf 8f4f 	dsb	sy
 8009f2c:	61fb      	str	r3, [r7, #28]
}
 8009f2e:	bf00      	nop
 8009f30:	e7fe      	b.n	8009f30 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009f32:	23bc      	movs	r3, #188	; 0xbc
 8009f34:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009f36:	693b      	ldr	r3, [r7, #16]
 8009f38:	2bbc      	cmp	r3, #188	; 0xbc
 8009f3a:	d00a      	beq.n	8009f52 <xTaskCreateStatic+0x66>
	__asm volatile
 8009f3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f40:	f383 8811 	msr	BASEPRI, r3
 8009f44:	f3bf 8f6f 	isb	sy
 8009f48:	f3bf 8f4f 	dsb	sy
 8009f4c:	61bb      	str	r3, [r7, #24]
}
 8009f4e:	bf00      	nop
 8009f50:	e7fe      	b.n	8009f50 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009f52:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009f54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d01e      	beq.n	8009f98 <xTaskCreateStatic+0xac>
 8009f5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d01b      	beq.n	8009f98 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009f60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f62:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f66:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009f68:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f6c:	2202      	movs	r2, #2
 8009f6e:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009f72:	2300      	movs	r3, #0
 8009f74:	9303      	str	r3, [sp, #12]
 8009f76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f78:	9302      	str	r3, [sp, #8]
 8009f7a:	f107 0314 	add.w	r3, r7, #20
 8009f7e:	9301      	str	r3, [sp, #4]
 8009f80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f82:	9300      	str	r3, [sp, #0]
 8009f84:	683b      	ldr	r3, [r7, #0]
 8009f86:	687a      	ldr	r2, [r7, #4]
 8009f88:	68b9      	ldr	r1, [r7, #8]
 8009f8a:	68f8      	ldr	r0, [r7, #12]
 8009f8c:	f000 f850 	bl	800a030 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009f90:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009f92:	f000 f8f3 	bl	800a17c <prvAddNewTaskToReadyList>
 8009f96:	e001      	b.n	8009f9c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8009f98:	2300      	movs	r3, #0
 8009f9a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009f9c:	697b      	ldr	r3, [r7, #20]
	}
 8009f9e:	4618      	mov	r0, r3
 8009fa0:	3728      	adds	r7, #40	; 0x28
 8009fa2:	46bd      	mov	sp, r7
 8009fa4:	bd80      	pop	{r7, pc}

08009fa6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009fa6:	b580      	push	{r7, lr}
 8009fa8:	b08c      	sub	sp, #48	; 0x30
 8009faa:	af04      	add	r7, sp, #16
 8009fac:	60f8      	str	r0, [r7, #12]
 8009fae:	60b9      	str	r1, [r7, #8]
 8009fb0:	603b      	str	r3, [r7, #0]
 8009fb2:	4613      	mov	r3, r2
 8009fb4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009fb6:	88fb      	ldrh	r3, [r7, #6]
 8009fb8:	009b      	lsls	r3, r3, #2
 8009fba:	4618      	mov	r0, r3
 8009fbc:	f001 fd7c 	bl	800bab8 <pvPortMalloc>
 8009fc0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009fc2:	697b      	ldr	r3, [r7, #20]
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d00e      	beq.n	8009fe6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009fc8:	20bc      	movs	r0, #188	; 0xbc
 8009fca:	f001 fd75 	bl	800bab8 <pvPortMalloc>
 8009fce:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009fd0:	69fb      	ldr	r3, [r7, #28]
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d003      	beq.n	8009fde <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009fd6:	69fb      	ldr	r3, [r7, #28]
 8009fd8:	697a      	ldr	r2, [r7, #20]
 8009fda:	631a      	str	r2, [r3, #48]	; 0x30
 8009fdc:	e005      	b.n	8009fea <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009fde:	6978      	ldr	r0, [r7, #20]
 8009fe0:	f001 fe36 	bl	800bc50 <vPortFree>
 8009fe4:	e001      	b.n	8009fea <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009fe6:	2300      	movs	r3, #0
 8009fe8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009fea:	69fb      	ldr	r3, [r7, #28]
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d017      	beq.n	800a020 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009ff0:	69fb      	ldr	r3, [r7, #28]
 8009ff2:	2200      	movs	r2, #0
 8009ff4:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009ff8:	88fa      	ldrh	r2, [r7, #6]
 8009ffa:	2300      	movs	r3, #0
 8009ffc:	9303      	str	r3, [sp, #12]
 8009ffe:	69fb      	ldr	r3, [r7, #28]
 800a000:	9302      	str	r3, [sp, #8]
 800a002:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a004:	9301      	str	r3, [sp, #4]
 800a006:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a008:	9300      	str	r3, [sp, #0]
 800a00a:	683b      	ldr	r3, [r7, #0]
 800a00c:	68b9      	ldr	r1, [r7, #8]
 800a00e:	68f8      	ldr	r0, [r7, #12]
 800a010:	f000 f80e 	bl	800a030 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a014:	69f8      	ldr	r0, [r7, #28]
 800a016:	f000 f8b1 	bl	800a17c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a01a:	2301      	movs	r3, #1
 800a01c:	61bb      	str	r3, [r7, #24]
 800a01e:	e002      	b.n	800a026 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a020:	f04f 33ff 	mov.w	r3, #4294967295
 800a024:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a026:	69bb      	ldr	r3, [r7, #24]
	}
 800a028:	4618      	mov	r0, r3
 800a02a:	3720      	adds	r7, #32
 800a02c:	46bd      	mov	sp, r7
 800a02e:	bd80      	pop	{r7, pc}

0800a030 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a030:	b580      	push	{r7, lr}
 800a032:	b088      	sub	sp, #32
 800a034:	af00      	add	r7, sp, #0
 800a036:	60f8      	str	r0, [r7, #12]
 800a038:	60b9      	str	r1, [r7, #8]
 800a03a:	607a      	str	r2, [r7, #4]
 800a03c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a03e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a040:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	009b      	lsls	r3, r3, #2
 800a046:	461a      	mov	r2, r3
 800a048:	21a5      	movs	r1, #165	; 0xa5
 800a04a:	f00e fa50 	bl	80184ee <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a04e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a050:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800a058:	3b01      	subs	r3, #1
 800a05a:	009b      	lsls	r3, r3, #2
 800a05c:	4413      	add	r3, r2
 800a05e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a060:	69bb      	ldr	r3, [r7, #24]
 800a062:	f023 0307 	bic.w	r3, r3, #7
 800a066:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a068:	69bb      	ldr	r3, [r7, #24]
 800a06a:	f003 0307 	and.w	r3, r3, #7
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d00a      	beq.n	800a088 <prvInitialiseNewTask+0x58>
	__asm volatile
 800a072:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a076:	f383 8811 	msr	BASEPRI, r3
 800a07a:	f3bf 8f6f 	isb	sy
 800a07e:	f3bf 8f4f 	dsb	sy
 800a082:	617b      	str	r3, [r7, #20]
}
 800a084:	bf00      	nop
 800a086:	e7fe      	b.n	800a086 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a088:	68bb      	ldr	r3, [r7, #8]
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d01f      	beq.n	800a0ce <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a08e:	2300      	movs	r3, #0
 800a090:	61fb      	str	r3, [r7, #28]
 800a092:	e012      	b.n	800a0ba <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a094:	68ba      	ldr	r2, [r7, #8]
 800a096:	69fb      	ldr	r3, [r7, #28]
 800a098:	4413      	add	r3, r2
 800a09a:	7819      	ldrb	r1, [r3, #0]
 800a09c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a09e:	69fb      	ldr	r3, [r7, #28]
 800a0a0:	4413      	add	r3, r2
 800a0a2:	3334      	adds	r3, #52	; 0x34
 800a0a4:	460a      	mov	r2, r1
 800a0a6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a0a8:	68ba      	ldr	r2, [r7, #8]
 800a0aa:	69fb      	ldr	r3, [r7, #28]
 800a0ac:	4413      	add	r3, r2
 800a0ae:	781b      	ldrb	r3, [r3, #0]
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d006      	beq.n	800a0c2 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a0b4:	69fb      	ldr	r3, [r7, #28]
 800a0b6:	3301      	adds	r3, #1
 800a0b8:	61fb      	str	r3, [r7, #28]
 800a0ba:	69fb      	ldr	r3, [r7, #28]
 800a0bc:	2b0f      	cmp	r3, #15
 800a0be:	d9e9      	bls.n	800a094 <prvInitialiseNewTask+0x64>
 800a0c0:	e000      	b.n	800a0c4 <prvInitialiseNewTask+0x94>
			{
				break;
 800a0c2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a0c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0c6:	2200      	movs	r2, #0
 800a0c8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a0cc:	e003      	b.n	800a0d6 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a0ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0d0:	2200      	movs	r2, #0
 800a0d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a0d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0d8:	2b37      	cmp	r3, #55	; 0x37
 800a0da:	d901      	bls.n	800a0e0 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a0dc:	2337      	movs	r3, #55	; 0x37
 800a0de:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a0e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0e2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a0e4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a0e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0e8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a0ea:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a0ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0ee:	2200      	movs	r2, #0
 800a0f0:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a0f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0f4:	3304      	adds	r3, #4
 800a0f6:	4618      	mov	r0, r3
 800a0f8:	f7fe fda0 	bl	8008c3c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a0fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0fe:	3318      	adds	r3, #24
 800a100:	4618      	mov	r0, r3
 800a102:	f7fe fd9b 	bl	8008c3c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a106:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a108:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a10a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a10c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a10e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a112:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a114:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a116:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a118:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a11a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a11c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a11e:	2200      	movs	r2, #0
 800a120:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a124:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a126:	2200      	movs	r2, #0
 800a128:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800a12c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a12e:	3354      	adds	r3, #84	; 0x54
 800a130:	2260      	movs	r2, #96	; 0x60
 800a132:	2100      	movs	r1, #0
 800a134:	4618      	mov	r0, r3
 800a136:	f00e f9da 	bl	80184ee <memset>
 800a13a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a13c:	4a0c      	ldr	r2, [pc, #48]	; (800a170 <prvInitialiseNewTask+0x140>)
 800a13e:	659a      	str	r2, [r3, #88]	; 0x58
 800a140:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a142:	4a0c      	ldr	r2, [pc, #48]	; (800a174 <prvInitialiseNewTask+0x144>)
 800a144:	65da      	str	r2, [r3, #92]	; 0x5c
 800a146:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a148:	4a0b      	ldr	r2, [pc, #44]	; (800a178 <prvInitialiseNewTask+0x148>)
 800a14a:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a14c:	683a      	ldr	r2, [r7, #0]
 800a14e:	68f9      	ldr	r1, [r7, #12]
 800a150:	69b8      	ldr	r0, [r7, #24]
 800a152:	f001 fa61 	bl	800b618 <pxPortInitialiseStack>
 800a156:	4602      	mov	r2, r0
 800a158:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a15a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a15c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d002      	beq.n	800a168 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a162:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a164:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a166:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a168:	bf00      	nop
 800a16a:	3720      	adds	r7, #32
 800a16c:	46bd      	mov	sp, r7
 800a16e:	bd80      	pop	{r7, pc}
 800a170:	0801ca24 	.word	0x0801ca24
 800a174:	0801ca44 	.word	0x0801ca44
 800a178:	0801ca04 	.word	0x0801ca04

0800a17c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a17c:	b580      	push	{r7, lr}
 800a17e:	b082      	sub	sp, #8
 800a180:	af00      	add	r7, sp, #0
 800a182:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a184:	f001 fb76 	bl	800b874 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a188:	4b2d      	ldr	r3, [pc, #180]	; (800a240 <prvAddNewTaskToReadyList+0xc4>)
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	3301      	adds	r3, #1
 800a18e:	4a2c      	ldr	r2, [pc, #176]	; (800a240 <prvAddNewTaskToReadyList+0xc4>)
 800a190:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a192:	4b2c      	ldr	r3, [pc, #176]	; (800a244 <prvAddNewTaskToReadyList+0xc8>)
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	2b00      	cmp	r3, #0
 800a198:	d109      	bne.n	800a1ae <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a19a:	4a2a      	ldr	r2, [pc, #168]	; (800a244 <prvAddNewTaskToReadyList+0xc8>)
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a1a0:	4b27      	ldr	r3, [pc, #156]	; (800a240 <prvAddNewTaskToReadyList+0xc4>)
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	2b01      	cmp	r3, #1
 800a1a6:	d110      	bne.n	800a1ca <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a1a8:	f000 fc38 	bl	800aa1c <prvInitialiseTaskLists>
 800a1ac:	e00d      	b.n	800a1ca <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a1ae:	4b26      	ldr	r3, [pc, #152]	; (800a248 <prvAddNewTaskToReadyList+0xcc>)
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d109      	bne.n	800a1ca <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a1b6:	4b23      	ldr	r3, [pc, #140]	; (800a244 <prvAddNewTaskToReadyList+0xc8>)
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a1c0:	429a      	cmp	r2, r3
 800a1c2:	d802      	bhi.n	800a1ca <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a1c4:	4a1f      	ldr	r2, [pc, #124]	; (800a244 <prvAddNewTaskToReadyList+0xc8>)
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a1ca:	4b20      	ldr	r3, [pc, #128]	; (800a24c <prvAddNewTaskToReadyList+0xd0>)
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	3301      	adds	r3, #1
 800a1d0:	4a1e      	ldr	r2, [pc, #120]	; (800a24c <prvAddNewTaskToReadyList+0xd0>)
 800a1d2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a1d4:	4b1d      	ldr	r3, [pc, #116]	; (800a24c <prvAddNewTaskToReadyList+0xd0>)
 800a1d6:	681a      	ldr	r2, [r3, #0]
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a1e0:	4b1b      	ldr	r3, [pc, #108]	; (800a250 <prvAddNewTaskToReadyList+0xd4>)
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	429a      	cmp	r2, r3
 800a1e6:	d903      	bls.n	800a1f0 <prvAddNewTaskToReadyList+0x74>
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a1ec:	4a18      	ldr	r2, [pc, #96]	; (800a250 <prvAddNewTaskToReadyList+0xd4>)
 800a1ee:	6013      	str	r3, [r2, #0]
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a1f4:	4613      	mov	r3, r2
 800a1f6:	009b      	lsls	r3, r3, #2
 800a1f8:	4413      	add	r3, r2
 800a1fa:	009b      	lsls	r3, r3, #2
 800a1fc:	4a15      	ldr	r2, [pc, #84]	; (800a254 <prvAddNewTaskToReadyList+0xd8>)
 800a1fe:	441a      	add	r2, r3
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	3304      	adds	r3, #4
 800a204:	4619      	mov	r1, r3
 800a206:	4610      	mov	r0, r2
 800a208:	f7fe fd25 	bl	8008c56 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a20c:	f001 fb62 	bl	800b8d4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a210:	4b0d      	ldr	r3, [pc, #52]	; (800a248 <prvAddNewTaskToReadyList+0xcc>)
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	2b00      	cmp	r3, #0
 800a216:	d00e      	beq.n	800a236 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a218:	4b0a      	ldr	r3, [pc, #40]	; (800a244 <prvAddNewTaskToReadyList+0xc8>)
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a222:	429a      	cmp	r2, r3
 800a224:	d207      	bcs.n	800a236 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a226:	4b0c      	ldr	r3, [pc, #48]	; (800a258 <prvAddNewTaskToReadyList+0xdc>)
 800a228:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a22c:	601a      	str	r2, [r3, #0]
 800a22e:	f3bf 8f4f 	dsb	sy
 800a232:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a236:	bf00      	nop
 800a238:	3708      	adds	r7, #8
 800a23a:	46bd      	mov	sp, r7
 800a23c:	bd80      	pop	{r7, pc}
 800a23e:	bf00      	nop
 800a240:	20000d40 	.word	0x20000d40
 800a244:	2000086c 	.word	0x2000086c
 800a248:	20000d4c 	.word	0x20000d4c
 800a24c:	20000d5c 	.word	0x20000d5c
 800a250:	20000d48 	.word	0x20000d48
 800a254:	20000870 	.word	0x20000870
 800a258:	e000ed04 	.word	0xe000ed04

0800a25c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a25c:	b580      	push	{r7, lr}
 800a25e:	b084      	sub	sp, #16
 800a260:	af00      	add	r7, sp, #0
 800a262:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a264:	2300      	movs	r3, #0
 800a266:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d017      	beq.n	800a29e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a26e:	4b13      	ldr	r3, [pc, #76]	; (800a2bc <vTaskDelay+0x60>)
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	2b00      	cmp	r3, #0
 800a274:	d00a      	beq.n	800a28c <vTaskDelay+0x30>
	__asm volatile
 800a276:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a27a:	f383 8811 	msr	BASEPRI, r3
 800a27e:	f3bf 8f6f 	isb	sy
 800a282:	f3bf 8f4f 	dsb	sy
 800a286:	60bb      	str	r3, [r7, #8]
}
 800a288:	bf00      	nop
 800a28a:	e7fe      	b.n	800a28a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a28c:	f000 f88a 	bl	800a3a4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a290:	2100      	movs	r1, #0
 800a292:	6878      	ldr	r0, [r7, #4]
 800a294:	f000 fe1e 	bl	800aed4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a298:	f000 f892 	bl	800a3c0 <xTaskResumeAll>
 800a29c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d107      	bne.n	800a2b4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800a2a4:	4b06      	ldr	r3, [pc, #24]	; (800a2c0 <vTaskDelay+0x64>)
 800a2a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a2aa:	601a      	str	r2, [r3, #0]
 800a2ac:	f3bf 8f4f 	dsb	sy
 800a2b0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a2b4:	bf00      	nop
 800a2b6:	3710      	adds	r7, #16
 800a2b8:	46bd      	mov	sp, r7
 800a2ba:	bd80      	pop	{r7, pc}
 800a2bc:	20000d68 	.word	0x20000d68
 800a2c0:	e000ed04 	.word	0xe000ed04

0800a2c4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a2c4:	b580      	push	{r7, lr}
 800a2c6:	b08a      	sub	sp, #40	; 0x28
 800a2c8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a2ca:	2300      	movs	r3, #0
 800a2cc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a2ce:	2300      	movs	r3, #0
 800a2d0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a2d2:	463a      	mov	r2, r7
 800a2d4:	1d39      	adds	r1, r7, #4
 800a2d6:	f107 0308 	add.w	r3, r7, #8
 800a2da:	4618      	mov	r0, r3
 800a2dc:	f7fe fc5a 	bl	8008b94 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a2e0:	6839      	ldr	r1, [r7, #0]
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	68ba      	ldr	r2, [r7, #8]
 800a2e6:	9202      	str	r2, [sp, #8]
 800a2e8:	9301      	str	r3, [sp, #4]
 800a2ea:	2300      	movs	r3, #0
 800a2ec:	9300      	str	r3, [sp, #0]
 800a2ee:	2300      	movs	r3, #0
 800a2f0:	460a      	mov	r2, r1
 800a2f2:	4924      	ldr	r1, [pc, #144]	; (800a384 <vTaskStartScheduler+0xc0>)
 800a2f4:	4824      	ldr	r0, [pc, #144]	; (800a388 <vTaskStartScheduler+0xc4>)
 800a2f6:	f7ff fdf9 	bl	8009eec <xTaskCreateStatic>
 800a2fa:	4603      	mov	r3, r0
 800a2fc:	4a23      	ldr	r2, [pc, #140]	; (800a38c <vTaskStartScheduler+0xc8>)
 800a2fe:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a300:	4b22      	ldr	r3, [pc, #136]	; (800a38c <vTaskStartScheduler+0xc8>)
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	2b00      	cmp	r3, #0
 800a306:	d002      	beq.n	800a30e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a308:	2301      	movs	r3, #1
 800a30a:	617b      	str	r3, [r7, #20]
 800a30c:	e001      	b.n	800a312 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a30e:	2300      	movs	r3, #0
 800a310:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800a312:	697b      	ldr	r3, [r7, #20]
 800a314:	2b01      	cmp	r3, #1
 800a316:	d102      	bne.n	800a31e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800a318:	f000 fe30 	bl	800af7c <xTimerCreateTimerTask>
 800a31c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a31e:	697b      	ldr	r3, [r7, #20]
 800a320:	2b01      	cmp	r3, #1
 800a322:	d11b      	bne.n	800a35c <vTaskStartScheduler+0x98>
	__asm volatile
 800a324:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a328:	f383 8811 	msr	BASEPRI, r3
 800a32c:	f3bf 8f6f 	isb	sy
 800a330:	f3bf 8f4f 	dsb	sy
 800a334:	613b      	str	r3, [r7, #16]
}
 800a336:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a338:	4b15      	ldr	r3, [pc, #84]	; (800a390 <vTaskStartScheduler+0xcc>)
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	3354      	adds	r3, #84	; 0x54
 800a33e:	4a15      	ldr	r2, [pc, #84]	; (800a394 <vTaskStartScheduler+0xd0>)
 800a340:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a342:	4b15      	ldr	r3, [pc, #84]	; (800a398 <vTaskStartScheduler+0xd4>)
 800a344:	f04f 32ff 	mov.w	r2, #4294967295
 800a348:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a34a:	4b14      	ldr	r3, [pc, #80]	; (800a39c <vTaskStartScheduler+0xd8>)
 800a34c:	2201      	movs	r2, #1
 800a34e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a350:	4b13      	ldr	r3, [pc, #76]	; (800a3a0 <vTaskStartScheduler+0xdc>)
 800a352:	2200      	movs	r2, #0
 800a354:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a356:	f001 f9eb 	bl	800b730 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a35a:	e00e      	b.n	800a37a <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a35c:	697b      	ldr	r3, [r7, #20]
 800a35e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a362:	d10a      	bne.n	800a37a <vTaskStartScheduler+0xb6>
	__asm volatile
 800a364:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a368:	f383 8811 	msr	BASEPRI, r3
 800a36c:	f3bf 8f6f 	isb	sy
 800a370:	f3bf 8f4f 	dsb	sy
 800a374:	60fb      	str	r3, [r7, #12]
}
 800a376:	bf00      	nop
 800a378:	e7fe      	b.n	800a378 <vTaskStartScheduler+0xb4>
}
 800a37a:	bf00      	nop
 800a37c:	3718      	adds	r7, #24
 800a37e:	46bd      	mov	sp, r7
 800a380:	bd80      	pop	{r7, pc}
 800a382:	bf00      	nop
 800a384:	08019928 	.word	0x08019928
 800a388:	0800a9ed 	.word	0x0800a9ed
 800a38c:	20000d64 	.word	0x20000d64
 800a390:	2000086c 	.word	0x2000086c
 800a394:	2000005c 	.word	0x2000005c
 800a398:	20000d60 	.word	0x20000d60
 800a39c:	20000d4c 	.word	0x20000d4c
 800a3a0:	20000d44 	.word	0x20000d44

0800a3a4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a3a4:	b480      	push	{r7}
 800a3a6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a3a8:	4b04      	ldr	r3, [pc, #16]	; (800a3bc <vTaskSuspendAll+0x18>)
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	3301      	adds	r3, #1
 800a3ae:	4a03      	ldr	r2, [pc, #12]	; (800a3bc <vTaskSuspendAll+0x18>)
 800a3b0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a3b2:	bf00      	nop
 800a3b4:	46bd      	mov	sp, r7
 800a3b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ba:	4770      	bx	lr
 800a3bc:	20000d68 	.word	0x20000d68

0800a3c0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a3c0:	b580      	push	{r7, lr}
 800a3c2:	b084      	sub	sp, #16
 800a3c4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a3c6:	2300      	movs	r3, #0
 800a3c8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a3ca:	2300      	movs	r3, #0
 800a3cc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a3ce:	4b42      	ldr	r3, [pc, #264]	; (800a4d8 <xTaskResumeAll+0x118>)
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	d10a      	bne.n	800a3ec <xTaskResumeAll+0x2c>
	__asm volatile
 800a3d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3da:	f383 8811 	msr	BASEPRI, r3
 800a3de:	f3bf 8f6f 	isb	sy
 800a3e2:	f3bf 8f4f 	dsb	sy
 800a3e6:	603b      	str	r3, [r7, #0]
}
 800a3e8:	bf00      	nop
 800a3ea:	e7fe      	b.n	800a3ea <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a3ec:	f001 fa42 	bl	800b874 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a3f0:	4b39      	ldr	r3, [pc, #228]	; (800a4d8 <xTaskResumeAll+0x118>)
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	3b01      	subs	r3, #1
 800a3f6:	4a38      	ldr	r2, [pc, #224]	; (800a4d8 <xTaskResumeAll+0x118>)
 800a3f8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a3fa:	4b37      	ldr	r3, [pc, #220]	; (800a4d8 <xTaskResumeAll+0x118>)
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d162      	bne.n	800a4c8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a402:	4b36      	ldr	r3, [pc, #216]	; (800a4dc <xTaskResumeAll+0x11c>)
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	2b00      	cmp	r3, #0
 800a408:	d05e      	beq.n	800a4c8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a40a:	e02f      	b.n	800a46c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a40c:	4b34      	ldr	r3, [pc, #208]	; (800a4e0 <xTaskResumeAll+0x120>)
 800a40e:	68db      	ldr	r3, [r3, #12]
 800a410:	68db      	ldr	r3, [r3, #12]
 800a412:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	3318      	adds	r3, #24
 800a418:	4618      	mov	r0, r3
 800a41a:	f7fe fc79 	bl	8008d10 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	3304      	adds	r3, #4
 800a422:	4618      	mov	r0, r3
 800a424:	f7fe fc74 	bl	8008d10 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a42c:	4b2d      	ldr	r3, [pc, #180]	; (800a4e4 <xTaskResumeAll+0x124>)
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	429a      	cmp	r2, r3
 800a432:	d903      	bls.n	800a43c <xTaskResumeAll+0x7c>
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a438:	4a2a      	ldr	r2, [pc, #168]	; (800a4e4 <xTaskResumeAll+0x124>)
 800a43a:	6013      	str	r3, [r2, #0]
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a440:	4613      	mov	r3, r2
 800a442:	009b      	lsls	r3, r3, #2
 800a444:	4413      	add	r3, r2
 800a446:	009b      	lsls	r3, r3, #2
 800a448:	4a27      	ldr	r2, [pc, #156]	; (800a4e8 <xTaskResumeAll+0x128>)
 800a44a:	441a      	add	r2, r3
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	3304      	adds	r3, #4
 800a450:	4619      	mov	r1, r3
 800a452:	4610      	mov	r0, r2
 800a454:	f7fe fbff 	bl	8008c56 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a45c:	4b23      	ldr	r3, [pc, #140]	; (800a4ec <xTaskResumeAll+0x12c>)
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a462:	429a      	cmp	r2, r3
 800a464:	d302      	bcc.n	800a46c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800a466:	4b22      	ldr	r3, [pc, #136]	; (800a4f0 <xTaskResumeAll+0x130>)
 800a468:	2201      	movs	r2, #1
 800a46a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a46c:	4b1c      	ldr	r3, [pc, #112]	; (800a4e0 <xTaskResumeAll+0x120>)
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	2b00      	cmp	r3, #0
 800a472:	d1cb      	bne.n	800a40c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	2b00      	cmp	r3, #0
 800a478:	d001      	beq.n	800a47e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a47a:	f000 fb71 	bl	800ab60 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a47e:	4b1d      	ldr	r3, [pc, #116]	; (800a4f4 <xTaskResumeAll+0x134>)
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	2b00      	cmp	r3, #0
 800a488:	d010      	beq.n	800a4ac <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a48a:	f000 f859 	bl	800a540 <xTaskIncrementTick>
 800a48e:	4603      	mov	r3, r0
 800a490:	2b00      	cmp	r3, #0
 800a492:	d002      	beq.n	800a49a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800a494:	4b16      	ldr	r3, [pc, #88]	; (800a4f0 <xTaskResumeAll+0x130>)
 800a496:	2201      	movs	r2, #1
 800a498:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	3b01      	subs	r3, #1
 800a49e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d1f1      	bne.n	800a48a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800a4a6:	4b13      	ldr	r3, [pc, #76]	; (800a4f4 <xTaskResumeAll+0x134>)
 800a4a8:	2200      	movs	r2, #0
 800a4aa:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a4ac:	4b10      	ldr	r3, [pc, #64]	; (800a4f0 <xTaskResumeAll+0x130>)
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d009      	beq.n	800a4c8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a4b4:	2301      	movs	r3, #1
 800a4b6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a4b8:	4b0f      	ldr	r3, [pc, #60]	; (800a4f8 <xTaskResumeAll+0x138>)
 800a4ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a4be:	601a      	str	r2, [r3, #0]
 800a4c0:	f3bf 8f4f 	dsb	sy
 800a4c4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a4c8:	f001 fa04 	bl	800b8d4 <vPortExitCritical>

	return xAlreadyYielded;
 800a4cc:	68bb      	ldr	r3, [r7, #8]
}
 800a4ce:	4618      	mov	r0, r3
 800a4d0:	3710      	adds	r7, #16
 800a4d2:	46bd      	mov	sp, r7
 800a4d4:	bd80      	pop	{r7, pc}
 800a4d6:	bf00      	nop
 800a4d8:	20000d68 	.word	0x20000d68
 800a4dc:	20000d40 	.word	0x20000d40
 800a4e0:	20000d00 	.word	0x20000d00
 800a4e4:	20000d48 	.word	0x20000d48
 800a4e8:	20000870 	.word	0x20000870
 800a4ec:	2000086c 	.word	0x2000086c
 800a4f0:	20000d54 	.word	0x20000d54
 800a4f4:	20000d50 	.word	0x20000d50
 800a4f8:	e000ed04 	.word	0xe000ed04

0800a4fc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a4fc:	b480      	push	{r7}
 800a4fe:	b083      	sub	sp, #12
 800a500:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a502:	4b05      	ldr	r3, [pc, #20]	; (800a518 <xTaskGetTickCount+0x1c>)
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a508:	687b      	ldr	r3, [r7, #4]
}
 800a50a:	4618      	mov	r0, r3
 800a50c:	370c      	adds	r7, #12
 800a50e:	46bd      	mov	sp, r7
 800a510:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a514:	4770      	bx	lr
 800a516:	bf00      	nop
 800a518:	20000d44 	.word	0x20000d44

0800a51c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800a51c:	b580      	push	{r7, lr}
 800a51e:	b082      	sub	sp, #8
 800a520:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a522:	f001 fa89 	bl	800ba38 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800a526:	2300      	movs	r3, #0
 800a528:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800a52a:	4b04      	ldr	r3, [pc, #16]	; (800a53c <xTaskGetTickCountFromISR+0x20>)
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a530:	683b      	ldr	r3, [r7, #0]
}
 800a532:	4618      	mov	r0, r3
 800a534:	3708      	adds	r7, #8
 800a536:	46bd      	mov	sp, r7
 800a538:	bd80      	pop	{r7, pc}
 800a53a:	bf00      	nop
 800a53c:	20000d44 	.word	0x20000d44

0800a540 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a540:	b580      	push	{r7, lr}
 800a542:	b086      	sub	sp, #24
 800a544:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a546:	2300      	movs	r3, #0
 800a548:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a54a:	4b4f      	ldr	r3, [pc, #316]	; (800a688 <xTaskIncrementTick+0x148>)
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	2b00      	cmp	r3, #0
 800a550:	f040 808f 	bne.w	800a672 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a554:	4b4d      	ldr	r3, [pc, #308]	; (800a68c <xTaskIncrementTick+0x14c>)
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	3301      	adds	r3, #1
 800a55a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a55c:	4a4b      	ldr	r2, [pc, #300]	; (800a68c <xTaskIncrementTick+0x14c>)
 800a55e:	693b      	ldr	r3, [r7, #16]
 800a560:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a562:	693b      	ldr	r3, [r7, #16]
 800a564:	2b00      	cmp	r3, #0
 800a566:	d120      	bne.n	800a5aa <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800a568:	4b49      	ldr	r3, [pc, #292]	; (800a690 <xTaskIncrementTick+0x150>)
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d00a      	beq.n	800a588 <xTaskIncrementTick+0x48>
	__asm volatile
 800a572:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a576:	f383 8811 	msr	BASEPRI, r3
 800a57a:	f3bf 8f6f 	isb	sy
 800a57e:	f3bf 8f4f 	dsb	sy
 800a582:	603b      	str	r3, [r7, #0]
}
 800a584:	bf00      	nop
 800a586:	e7fe      	b.n	800a586 <xTaskIncrementTick+0x46>
 800a588:	4b41      	ldr	r3, [pc, #260]	; (800a690 <xTaskIncrementTick+0x150>)
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	60fb      	str	r3, [r7, #12]
 800a58e:	4b41      	ldr	r3, [pc, #260]	; (800a694 <xTaskIncrementTick+0x154>)
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	4a3f      	ldr	r2, [pc, #252]	; (800a690 <xTaskIncrementTick+0x150>)
 800a594:	6013      	str	r3, [r2, #0]
 800a596:	4a3f      	ldr	r2, [pc, #252]	; (800a694 <xTaskIncrementTick+0x154>)
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	6013      	str	r3, [r2, #0]
 800a59c:	4b3e      	ldr	r3, [pc, #248]	; (800a698 <xTaskIncrementTick+0x158>)
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	3301      	adds	r3, #1
 800a5a2:	4a3d      	ldr	r2, [pc, #244]	; (800a698 <xTaskIncrementTick+0x158>)
 800a5a4:	6013      	str	r3, [r2, #0]
 800a5a6:	f000 fadb 	bl	800ab60 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a5aa:	4b3c      	ldr	r3, [pc, #240]	; (800a69c <xTaskIncrementTick+0x15c>)
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	693a      	ldr	r2, [r7, #16]
 800a5b0:	429a      	cmp	r2, r3
 800a5b2:	d349      	bcc.n	800a648 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a5b4:	4b36      	ldr	r3, [pc, #216]	; (800a690 <xTaskIncrementTick+0x150>)
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d104      	bne.n	800a5c8 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a5be:	4b37      	ldr	r3, [pc, #220]	; (800a69c <xTaskIncrementTick+0x15c>)
 800a5c0:	f04f 32ff 	mov.w	r2, #4294967295
 800a5c4:	601a      	str	r2, [r3, #0]
					break;
 800a5c6:	e03f      	b.n	800a648 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a5c8:	4b31      	ldr	r3, [pc, #196]	; (800a690 <xTaskIncrementTick+0x150>)
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	68db      	ldr	r3, [r3, #12]
 800a5ce:	68db      	ldr	r3, [r3, #12]
 800a5d0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a5d2:	68bb      	ldr	r3, [r7, #8]
 800a5d4:	685b      	ldr	r3, [r3, #4]
 800a5d6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a5d8:	693a      	ldr	r2, [r7, #16]
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	429a      	cmp	r2, r3
 800a5de:	d203      	bcs.n	800a5e8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a5e0:	4a2e      	ldr	r2, [pc, #184]	; (800a69c <xTaskIncrementTick+0x15c>)
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a5e6:	e02f      	b.n	800a648 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a5e8:	68bb      	ldr	r3, [r7, #8]
 800a5ea:	3304      	adds	r3, #4
 800a5ec:	4618      	mov	r0, r3
 800a5ee:	f7fe fb8f 	bl	8008d10 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a5f2:	68bb      	ldr	r3, [r7, #8]
 800a5f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	d004      	beq.n	800a604 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a5fa:	68bb      	ldr	r3, [r7, #8]
 800a5fc:	3318      	adds	r3, #24
 800a5fe:	4618      	mov	r0, r3
 800a600:	f7fe fb86 	bl	8008d10 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a604:	68bb      	ldr	r3, [r7, #8]
 800a606:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a608:	4b25      	ldr	r3, [pc, #148]	; (800a6a0 <xTaskIncrementTick+0x160>)
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	429a      	cmp	r2, r3
 800a60e:	d903      	bls.n	800a618 <xTaskIncrementTick+0xd8>
 800a610:	68bb      	ldr	r3, [r7, #8]
 800a612:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a614:	4a22      	ldr	r2, [pc, #136]	; (800a6a0 <xTaskIncrementTick+0x160>)
 800a616:	6013      	str	r3, [r2, #0]
 800a618:	68bb      	ldr	r3, [r7, #8]
 800a61a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a61c:	4613      	mov	r3, r2
 800a61e:	009b      	lsls	r3, r3, #2
 800a620:	4413      	add	r3, r2
 800a622:	009b      	lsls	r3, r3, #2
 800a624:	4a1f      	ldr	r2, [pc, #124]	; (800a6a4 <xTaskIncrementTick+0x164>)
 800a626:	441a      	add	r2, r3
 800a628:	68bb      	ldr	r3, [r7, #8]
 800a62a:	3304      	adds	r3, #4
 800a62c:	4619      	mov	r1, r3
 800a62e:	4610      	mov	r0, r2
 800a630:	f7fe fb11 	bl	8008c56 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a634:	68bb      	ldr	r3, [r7, #8]
 800a636:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a638:	4b1b      	ldr	r3, [pc, #108]	; (800a6a8 <xTaskIncrementTick+0x168>)
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a63e:	429a      	cmp	r2, r3
 800a640:	d3b8      	bcc.n	800a5b4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800a642:	2301      	movs	r3, #1
 800a644:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a646:	e7b5      	b.n	800a5b4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a648:	4b17      	ldr	r3, [pc, #92]	; (800a6a8 <xTaskIncrementTick+0x168>)
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a64e:	4915      	ldr	r1, [pc, #84]	; (800a6a4 <xTaskIncrementTick+0x164>)
 800a650:	4613      	mov	r3, r2
 800a652:	009b      	lsls	r3, r3, #2
 800a654:	4413      	add	r3, r2
 800a656:	009b      	lsls	r3, r3, #2
 800a658:	440b      	add	r3, r1
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	2b01      	cmp	r3, #1
 800a65e:	d901      	bls.n	800a664 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800a660:	2301      	movs	r3, #1
 800a662:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a664:	4b11      	ldr	r3, [pc, #68]	; (800a6ac <xTaskIncrementTick+0x16c>)
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d007      	beq.n	800a67c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800a66c:	2301      	movs	r3, #1
 800a66e:	617b      	str	r3, [r7, #20]
 800a670:	e004      	b.n	800a67c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a672:	4b0f      	ldr	r3, [pc, #60]	; (800a6b0 <xTaskIncrementTick+0x170>)
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	3301      	adds	r3, #1
 800a678:	4a0d      	ldr	r2, [pc, #52]	; (800a6b0 <xTaskIncrementTick+0x170>)
 800a67a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a67c:	697b      	ldr	r3, [r7, #20]
}
 800a67e:	4618      	mov	r0, r3
 800a680:	3718      	adds	r7, #24
 800a682:	46bd      	mov	sp, r7
 800a684:	bd80      	pop	{r7, pc}
 800a686:	bf00      	nop
 800a688:	20000d68 	.word	0x20000d68
 800a68c:	20000d44 	.word	0x20000d44
 800a690:	20000cf8 	.word	0x20000cf8
 800a694:	20000cfc 	.word	0x20000cfc
 800a698:	20000d58 	.word	0x20000d58
 800a69c:	20000d60 	.word	0x20000d60
 800a6a0:	20000d48 	.word	0x20000d48
 800a6a4:	20000870 	.word	0x20000870
 800a6a8:	2000086c 	.word	0x2000086c
 800a6ac:	20000d54 	.word	0x20000d54
 800a6b0:	20000d50 	.word	0x20000d50

0800a6b4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a6b4:	b480      	push	{r7}
 800a6b6:	b085      	sub	sp, #20
 800a6b8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a6ba:	4b2a      	ldr	r3, [pc, #168]	; (800a764 <vTaskSwitchContext+0xb0>)
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d003      	beq.n	800a6ca <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a6c2:	4b29      	ldr	r3, [pc, #164]	; (800a768 <vTaskSwitchContext+0xb4>)
 800a6c4:	2201      	movs	r2, #1
 800a6c6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a6c8:	e046      	b.n	800a758 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800a6ca:	4b27      	ldr	r3, [pc, #156]	; (800a768 <vTaskSwitchContext+0xb4>)
 800a6cc:	2200      	movs	r2, #0
 800a6ce:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a6d0:	4b26      	ldr	r3, [pc, #152]	; (800a76c <vTaskSwitchContext+0xb8>)
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	60fb      	str	r3, [r7, #12]
 800a6d6:	e010      	b.n	800a6fa <vTaskSwitchContext+0x46>
 800a6d8:	68fb      	ldr	r3, [r7, #12]
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d10a      	bne.n	800a6f4 <vTaskSwitchContext+0x40>
	__asm volatile
 800a6de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6e2:	f383 8811 	msr	BASEPRI, r3
 800a6e6:	f3bf 8f6f 	isb	sy
 800a6ea:	f3bf 8f4f 	dsb	sy
 800a6ee:	607b      	str	r3, [r7, #4]
}
 800a6f0:	bf00      	nop
 800a6f2:	e7fe      	b.n	800a6f2 <vTaskSwitchContext+0x3e>
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	3b01      	subs	r3, #1
 800a6f8:	60fb      	str	r3, [r7, #12]
 800a6fa:	491d      	ldr	r1, [pc, #116]	; (800a770 <vTaskSwitchContext+0xbc>)
 800a6fc:	68fa      	ldr	r2, [r7, #12]
 800a6fe:	4613      	mov	r3, r2
 800a700:	009b      	lsls	r3, r3, #2
 800a702:	4413      	add	r3, r2
 800a704:	009b      	lsls	r3, r3, #2
 800a706:	440b      	add	r3, r1
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d0e4      	beq.n	800a6d8 <vTaskSwitchContext+0x24>
 800a70e:	68fa      	ldr	r2, [r7, #12]
 800a710:	4613      	mov	r3, r2
 800a712:	009b      	lsls	r3, r3, #2
 800a714:	4413      	add	r3, r2
 800a716:	009b      	lsls	r3, r3, #2
 800a718:	4a15      	ldr	r2, [pc, #84]	; (800a770 <vTaskSwitchContext+0xbc>)
 800a71a:	4413      	add	r3, r2
 800a71c:	60bb      	str	r3, [r7, #8]
 800a71e:	68bb      	ldr	r3, [r7, #8]
 800a720:	685b      	ldr	r3, [r3, #4]
 800a722:	685a      	ldr	r2, [r3, #4]
 800a724:	68bb      	ldr	r3, [r7, #8]
 800a726:	605a      	str	r2, [r3, #4]
 800a728:	68bb      	ldr	r3, [r7, #8]
 800a72a:	685a      	ldr	r2, [r3, #4]
 800a72c:	68bb      	ldr	r3, [r7, #8]
 800a72e:	3308      	adds	r3, #8
 800a730:	429a      	cmp	r2, r3
 800a732:	d104      	bne.n	800a73e <vTaskSwitchContext+0x8a>
 800a734:	68bb      	ldr	r3, [r7, #8]
 800a736:	685b      	ldr	r3, [r3, #4]
 800a738:	685a      	ldr	r2, [r3, #4]
 800a73a:	68bb      	ldr	r3, [r7, #8]
 800a73c:	605a      	str	r2, [r3, #4]
 800a73e:	68bb      	ldr	r3, [r7, #8]
 800a740:	685b      	ldr	r3, [r3, #4]
 800a742:	68db      	ldr	r3, [r3, #12]
 800a744:	4a0b      	ldr	r2, [pc, #44]	; (800a774 <vTaskSwitchContext+0xc0>)
 800a746:	6013      	str	r3, [r2, #0]
 800a748:	4a08      	ldr	r2, [pc, #32]	; (800a76c <vTaskSwitchContext+0xb8>)
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a74e:	4b09      	ldr	r3, [pc, #36]	; (800a774 <vTaskSwitchContext+0xc0>)
 800a750:	681b      	ldr	r3, [r3, #0]
 800a752:	3354      	adds	r3, #84	; 0x54
 800a754:	4a08      	ldr	r2, [pc, #32]	; (800a778 <vTaskSwitchContext+0xc4>)
 800a756:	6013      	str	r3, [r2, #0]
}
 800a758:	bf00      	nop
 800a75a:	3714      	adds	r7, #20
 800a75c:	46bd      	mov	sp, r7
 800a75e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a762:	4770      	bx	lr
 800a764:	20000d68 	.word	0x20000d68
 800a768:	20000d54 	.word	0x20000d54
 800a76c:	20000d48 	.word	0x20000d48
 800a770:	20000870 	.word	0x20000870
 800a774:	2000086c 	.word	0x2000086c
 800a778:	2000005c 	.word	0x2000005c

0800a77c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a77c:	b580      	push	{r7, lr}
 800a77e:	b084      	sub	sp, #16
 800a780:	af00      	add	r7, sp, #0
 800a782:	6078      	str	r0, [r7, #4]
 800a784:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	2b00      	cmp	r3, #0
 800a78a:	d10a      	bne.n	800a7a2 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800a78c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a790:	f383 8811 	msr	BASEPRI, r3
 800a794:	f3bf 8f6f 	isb	sy
 800a798:	f3bf 8f4f 	dsb	sy
 800a79c:	60fb      	str	r3, [r7, #12]
}
 800a79e:	bf00      	nop
 800a7a0:	e7fe      	b.n	800a7a0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a7a2:	4b07      	ldr	r3, [pc, #28]	; (800a7c0 <vTaskPlaceOnEventList+0x44>)
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	3318      	adds	r3, #24
 800a7a8:	4619      	mov	r1, r3
 800a7aa:	6878      	ldr	r0, [r7, #4]
 800a7ac:	f7fe fa77 	bl	8008c9e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a7b0:	2101      	movs	r1, #1
 800a7b2:	6838      	ldr	r0, [r7, #0]
 800a7b4:	f000 fb8e 	bl	800aed4 <prvAddCurrentTaskToDelayedList>
}
 800a7b8:	bf00      	nop
 800a7ba:	3710      	adds	r7, #16
 800a7bc:	46bd      	mov	sp, r7
 800a7be:	bd80      	pop	{r7, pc}
 800a7c0:	2000086c 	.word	0x2000086c

0800a7c4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a7c4:	b580      	push	{r7, lr}
 800a7c6:	b086      	sub	sp, #24
 800a7c8:	af00      	add	r7, sp, #0
 800a7ca:	60f8      	str	r0, [r7, #12]
 800a7cc:	60b9      	str	r1, [r7, #8]
 800a7ce:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d10a      	bne.n	800a7ec <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800a7d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7da:	f383 8811 	msr	BASEPRI, r3
 800a7de:	f3bf 8f6f 	isb	sy
 800a7e2:	f3bf 8f4f 	dsb	sy
 800a7e6:	617b      	str	r3, [r7, #20]
}
 800a7e8:	bf00      	nop
 800a7ea:	e7fe      	b.n	800a7ea <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a7ec:	4b0a      	ldr	r3, [pc, #40]	; (800a818 <vTaskPlaceOnEventListRestricted+0x54>)
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	3318      	adds	r3, #24
 800a7f2:	4619      	mov	r1, r3
 800a7f4:	68f8      	ldr	r0, [r7, #12]
 800a7f6:	f7fe fa2e 	bl	8008c56 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d002      	beq.n	800a806 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800a800:	f04f 33ff 	mov.w	r3, #4294967295
 800a804:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a806:	6879      	ldr	r1, [r7, #4]
 800a808:	68b8      	ldr	r0, [r7, #8]
 800a80a:	f000 fb63 	bl	800aed4 <prvAddCurrentTaskToDelayedList>
	}
 800a80e:	bf00      	nop
 800a810:	3718      	adds	r7, #24
 800a812:	46bd      	mov	sp, r7
 800a814:	bd80      	pop	{r7, pc}
 800a816:	bf00      	nop
 800a818:	2000086c 	.word	0x2000086c

0800a81c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a81c:	b580      	push	{r7, lr}
 800a81e:	b086      	sub	sp, #24
 800a820:	af00      	add	r7, sp, #0
 800a822:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	68db      	ldr	r3, [r3, #12]
 800a828:	68db      	ldr	r3, [r3, #12]
 800a82a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a82c:	693b      	ldr	r3, [r7, #16]
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d10a      	bne.n	800a848 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800a832:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a836:	f383 8811 	msr	BASEPRI, r3
 800a83a:	f3bf 8f6f 	isb	sy
 800a83e:	f3bf 8f4f 	dsb	sy
 800a842:	60fb      	str	r3, [r7, #12]
}
 800a844:	bf00      	nop
 800a846:	e7fe      	b.n	800a846 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a848:	693b      	ldr	r3, [r7, #16]
 800a84a:	3318      	adds	r3, #24
 800a84c:	4618      	mov	r0, r3
 800a84e:	f7fe fa5f 	bl	8008d10 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a852:	4b1e      	ldr	r3, [pc, #120]	; (800a8cc <xTaskRemoveFromEventList+0xb0>)
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	2b00      	cmp	r3, #0
 800a858:	d11d      	bne.n	800a896 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a85a:	693b      	ldr	r3, [r7, #16]
 800a85c:	3304      	adds	r3, #4
 800a85e:	4618      	mov	r0, r3
 800a860:	f7fe fa56 	bl	8008d10 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a864:	693b      	ldr	r3, [r7, #16]
 800a866:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a868:	4b19      	ldr	r3, [pc, #100]	; (800a8d0 <xTaskRemoveFromEventList+0xb4>)
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	429a      	cmp	r2, r3
 800a86e:	d903      	bls.n	800a878 <xTaskRemoveFromEventList+0x5c>
 800a870:	693b      	ldr	r3, [r7, #16]
 800a872:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a874:	4a16      	ldr	r2, [pc, #88]	; (800a8d0 <xTaskRemoveFromEventList+0xb4>)
 800a876:	6013      	str	r3, [r2, #0]
 800a878:	693b      	ldr	r3, [r7, #16]
 800a87a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a87c:	4613      	mov	r3, r2
 800a87e:	009b      	lsls	r3, r3, #2
 800a880:	4413      	add	r3, r2
 800a882:	009b      	lsls	r3, r3, #2
 800a884:	4a13      	ldr	r2, [pc, #76]	; (800a8d4 <xTaskRemoveFromEventList+0xb8>)
 800a886:	441a      	add	r2, r3
 800a888:	693b      	ldr	r3, [r7, #16]
 800a88a:	3304      	adds	r3, #4
 800a88c:	4619      	mov	r1, r3
 800a88e:	4610      	mov	r0, r2
 800a890:	f7fe f9e1 	bl	8008c56 <vListInsertEnd>
 800a894:	e005      	b.n	800a8a2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a896:	693b      	ldr	r3, [r7, #16]
 800a898:	3318      	adds	r3, #24
 800a89a:	4619      	mov	r1, r3
 800a89c:	480e      	ldr	r0, [pc, #56]	; (800a8d8 <xTaskRemoveFromEventList+0xbc>)
 800a89e:	f7fe f9da 	bl	8008c56 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a8a2:	693b      	ldr	r3, [r7, #16]
 800a8a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a8a6:	4b0d      	ldr	r3, [pc, #52]	; (800a8dc <xTaskRemoveFromEventList+0xc0>)
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a8ac:	429a      	cmp	r2, r3
 800a8ae:	d905      	bls.n	800a8bc <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a8b0:	2301      	movs	r3, #1
 800a8b2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a8b4:	4b0a      	ldr	r3, [pc, #40]	; (800a8e0 <xTaskRemoveFromEventList+0xc4>)
 800a8b6:	2201      	movs	r2, #1
 800a8b8:	601a      	str	r2, [r3, #0]
 800a8ba:	e001      	b.n	800a8c0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800a8bc:	2300      	movs	r3, #0
 800a8be:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a8c0:	697b      	ldr	r3, [r7, #20]
}
 800a8c2:	4618      	mov	r0, r3
 800a8c4:	3718      	adds	r7, #24
 800a8c6:	46bd      	mov	sp, r7
 800a8c8:	bd80      	pop	{r7, pc}
 800a8ca:	bf00      	nop
 800a8cc:	20000d68 	.word	0x20000d68
 800a8d0:	20000d48 	.word	0x20000d48
 800a8d4:	20000870 	.word	0x20000870
 800a8d8:	20000d00 	.word	0x20000d00
 800a8dc:	2000086c 	.word	0x2000086c
 800a8e0:	20000d54 	.word	0x20000d54

0800a8e4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a8e4:	b480      	push	{r7}
 800a8e6:	b083      	sub	sp, #12
 800a8e8:	af00      	add	r7, sp, #0
 800a8ea:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a8ec:	4b06      	ldr	r3, [pc, #24]	; (800a908 <vTaskInternalSetTimeOutState+0x24>)
 800a8ee:	681a      	ldr	r2, [r3, #0]
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a8f4:	4b05      	ldr	r3, [pc, #20]	; (800a90c <vTaskInternalSetTimeOutState+0x28>)
 800a8f6:	681a      	ldr	r2, [r3, #0]
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	605a      	str	r2, [r3, #4]
}
 800a8fc:	bf00      	nop
 800a8fe:	370c      	adds	r7, #12
 800a900:	46bd      	mov	sp, r7
 800a902:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a906:	4770      	bx	lr
 800a908:	20000d58 	.word	0x20000d58
 800a90c:	20000d44 	.word	0x20000d44

0800a910 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a910:	b580      	push	{r7, lr}
 800a912:	b088      	sub	sp, #32
 800a914:	af00      	add	r7, sp, #0
 800a916:	6078      	str	r0, [r7, #4]
 800a918:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d10a      	bne.n	800a936 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800a920:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a924:	f383 8811 	msr	BASEPRI, r3
 800a928:	f3bf 8f6f 	isb	sy
 800a92c:	f3bf 8f4f 	dsb	sy
 800a930:	613b      	str	r3, [r7, #16]
}
 800a932:	bf00      	nop
 800a934:	e7fe      	b.n	800a934 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a936:	683b      	ldr	r3, [r7, #0]
 800a938:	2b00      	cmp	r3, #0
 800a93a:	d10a      	bne.n	800a952 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800a93c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a940:	f383 8811 	msr	BASEPRI, r3
 800a944:	f3bf 8f6f 	isb	sy
 800a948:	f3bf 8f4f 	dsb	sy
 800a94c:	60fb      	str	r3, [r7, #12]
}
 800a94e:	bf00      	nop
 800a950:	e7fe      	b.n	800a950 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800a952:	f000 ff8f 	bl	800b874 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a956:	4b1d      	ldr	r3, [pc, #116]	; (800a9cc <xTaskCheckForTimeOut+0xbc>)
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	685b      	ldr	r3, [r3, #4]
 800a960:	69ba      	ldr	r2, [r7, #24]
 800a962:	1ad3      	subs	r3, r2, r3
 800a964:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a966:	683b      	ldr	r3, [r7, #0]
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a96e:	d102      	bne.n	800a976 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a970:	2300      	movs	r3, #0
 800a972:	61fb      	str	r3, [r7, #28]
 800a974:	e023      	b.n	800a9be <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	681a      	ldr	r2, [r3, #0]
 800a97a:	4b15      	ldr	r3, [pc, #84]	; (800a9d0 <xTaskCheckForTimeOut+0xc0>)
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	429a      	cmp	r2, r3
 800a980:	d007      	beq.n	800a992 <xTaskCheckForTimeOut+0x82>
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	685b      	ldr	r3, [r3, #4]
 800a986:	69ba      	ldr	r2, [r7, #24]
 800a988:	429a      	cmp	r2, r3
 800a98a:	d302      	bcc.n	800a992 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a98c:	2301      	movs	r3, #1
 800a98e:	61fb      	str	r3, [r7, #28]
 800a990:	e015      	b.n	800a9be <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a992:	683b      	ldr	r3, [r7, #0]
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	697a      	ldr	r2, [r7, #20]
 800a998:	429a      	cmp	r2, r3
 800a99a:	d20b      	bcs.n	800a9b4 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a99c:	683b      	ldr	r3, [r7, #0]
 800a99e:	681a      	ldr	r2, [r3, #0]
 800a9a0:	697b      	ldr	r3, [r7, #20]
 800a9a2:	1ad2      	subs	r2, r2, r3
 800a9a4:	683b      	ldr	r3, [r7, #0]
 800a9a6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a9a8:	6878      	ldr	r0, [r7, #4]
 800a9aa:	f7ff ff9b 	bl	800a8e4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a9ae:	2300      	movs	r3, #0
 800a9b0:	61fb      	str	r3, [r7, #28]
 800a9b2:	e004      	b.n	800a9be <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800a9b4:	683b      	ldr	r3, [r7, #0]
 800a9b6:	2200      	movs	r2, #0
 800a9b8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a9ba:	2301      	movs	r3, #1
 800a9bc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a9be:	f000 ff89 	bl	800b8d4 <vPortExitCritical>

	return xReturn;
 800a9c2:	69fb      	ldr	r3, [r7, #28]
}
 800a9c4:	4618      	mov	r0, r3
 800a9c6:	3720      	adds	r7, #32
 800a9c8:	46bd      	mov	sp, r7
 800a9ca:	bd80      	pop	{r7, pc}
 800a9cc:	20000d44 	.word	0x20000d44
 800a9d0:	20000d58 	.word	0x20000d58

0800a9d4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a9d4:	b480      	push	{r7}
 800a9d6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a9d8:	4b03      	ldr	r3, [pc, #12]	; (800a9e8 <vTaskMissedYield+0x14>)
 800a9da:	2201      	movs	r2, #1
 800a9dc:	601a      	str	r2, [r3, #0]
}
 800a9de:	bf00      	nop
 800a9e0:	46bd      	mov	sp, r7
 800a9e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e6:	4770      	bx	lr
 800a9e8:	20000d54 	.word	0x20000d54

0800a9ec <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a9ec:	b580      	push	{r7, lr}
 800a9ee:	b082      	sub	sp, #8
 800a9f0:	af00      	add	r7, sp, #0
 800a9f2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a9f4:	f000 f852 	bl	800aa9c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a9f8:	4b06      	ldr	r3, [pc, #24]	; (800aa14 <prvIdleTask+0x28>)
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	2b01      	cmp	r3, #1
 800a9fe:	d9f9      	bls.n	800a9f4 <prvIdleTask+0x8>
			{
				taskYIELD();
 800aa00:	4b05      	ldr	r3, [pc, #20]	; (800aa18 <prvIdleTask+0x2c>)
 800aa02:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aa06:	601a      	str	r2, [r3, #0]
 800aa08:	f3bf 8f4f 	dsb	sy
 800aa0c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800aa10:	e7f0      	b.n	800a9f4 <prvIdleTask+0x8>
 800aa12:	bf00      	nop
 800aa14:	20000870 	.word	0x20000870
 800aa18:	e000ed04 	.word	0xe000ed04

0800aa1c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800aa1c:	b580      	push	{r7, lr}
 800aa1e:	b082      	sub	sp, #8
 800aa20:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800aa22:	2300      	movs	r3, #0
 800aa24:	607b      	str	r3, [r7, #4]
 800aa26:	e00c      	b.n	800aa42 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800aa28:	687a      	ldr	r2, [r7, #4]
 800aa2a:	4613      	mov	r3, r2
 800aa2c:	009b      	lsls	r3, r3, #2
 800aa2e:	4413      	add	r3, r2
 800aa30:	009b      	lsls	r3, r3, #2
 800aa32:	4a12      	ldr	r2, [pc, #72]	; (800aa7c <prvInitialiseTaskLists+0x60>)
 800aa34:	4413      	add	r3, r2
 800aa36:	4618      	mov	r0, r3
 800aa38:	f7fe f8e0 	bl	8008bfc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	3301      	adds	r3, #1
 800aa40:	607b      	str	r3, [r7, #4]
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	2b37      	cmp	r3, #55	; 0x37
 800aa46:	d9ef      	bls.n	800aa28 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800aa48:	480d      	ldr	r0, [pc, #52]	; (800aa80 <prvInitialiseTaskLists+0x64>)
 800aa4a:	f7fe f8d7 	bl	8008bfc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800aa4e:	480d      	ldr	r0, [pc, #52]	; (800aa84 <prvInitialiseTaskLists+0x68>)
 800aa50:	f7fe f8d4 	bl	8008bfc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800aa54:	480c      	ldr	r0, [pc, #48]	; (800aa88 <prvInitialiseTaskLists+0x6c>)
 800aa56:	f7fe f8d1 	bl	8008bfc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800aa5a:	480c      	ldr	r0, [pc, #48]	; (800aa8c <prvInitialiseTaskLists+0x70>)
 800aa5c:	f7fe f8ce 	bl	8008bfc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800aa60:	480b      	ldr	r0, [pc, #44]	; (800aa90 <prvInitialiseTaskLists+0x74>)
 800aa62:	f7fe f8cb 	bl	8008bfc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800aa66:	4b0b      	ldr	r3, [pc, #44]	; (800aa94 <prvInitialiseTaskLists+0x78>)
 800aa68:	4a05      	ldr	r2, [pc, #20]	; (800aa80 <prvInitialiseTaskLists+0x64>)
 800aa6a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800aa6c:	4b0a      	ldr	r3, [pc, #40]	; (800aa98 <prvInitialiseTaskLists+0x7c>)
 800aa6e:	4a05      	ldr	r2, [pc, #20]	; (800aa84 <prvInitialiseTaskLists+0x68>)
 800aa70:	601a      	str	r2, [r3, #0]
}
 800aa72:	bf00      	nop
 800aa74:	3708      	adds	r7, #8
 800aa76:	46bd      	mov	sp, r7
 800aa78:	bd80      	pop	{r7, pc}
 800aa7a:	bf00      	nop
 800aa7c:	20000870 	.word	0x20000870
 800aa80:	20000cd0 	.word	0x20000cd0
 800aa84:	20000ce4 	.word	0x20000ce4
 800aa88:	20000d00 	.word	0x20000d00
 800aa8c:	20000d14 	.word	0x20000d14
 800aa90:	20000d2c 	.word	0x20000d2c
 800aa94:	20000cf8 	.word	0x20000cf8
 800aa98:	20000cfc 	.word	0x20000cfc

0800aa9c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800aa9c:	b580      	push	{r7, lr}
 800aa9e:	b082      	sub	sp, #8
 800aaa0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800aaa2:	e019      	b.n	800aad8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800aaa4:	f000 fee6 	bl	800b874 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aaa8:	4b10      	ldr	r3, [pc, #64]	; (800aaec <prvCheckTasksWaitingTermination+0x50>)
 800aaaa:	68db      	ldr	r3, [r3, #12]
 800aaac:	68db      	ldr	r3, [r3, #12]
 800aaae:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	3304      	adds	r3, #4
 800aab4:	4618      	mov	r0, r3
 800aab6:	f7fe f92b 	bl	8008d10 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800aaba:	4b0d      	ldr	r3, [pc, #52]	; (800aaf0 <prvCheckTasksWaitingTermination+0x54>)
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	3b01      	subs	r3, #1
 800aac0:	4a0b      	ldr	r2, [pc, #44]	; (800aaf0 <prvCheckTasksWaitingTermination+0x54>)
 800aac2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800aac4:	4b0b      	ldr	r3, [pc, #44]	; (800aaf4 <prvCheckTasksWaitingTermination+0x58>)
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	3b01      	subs	r3, #1
 800aaca:	4a0a      	ldr	r2, [pc, #40]	; (800aaf4 <prvCheckTasksWaitingTermination+0x58>)
 800aacc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800aace:	f000 ff01 	bl	800b8d4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800aad2:	6878      	ldr	r0, [r7, #4]
 800aad4:	f000 f810 	bl	800aaf8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800aad8:	4b06      	ldr	r3, [pc, #24]	; (800aaf4 <prvCheckTasksWaitingTermination+0x58>)
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d1e1      	bne.n	800aaa4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800aae0:	bf00      	nop
 800aae2:	bf00      	nop
 800aae4:	3708      	adds	r7, #8
 800aae6:	46bd      	mov	sp, r7
 800aae8:	bd80      	pop	{r7, pc}
 800aaea:	bf00      	nop
 800aaec:	20000d14 	.word	0x20000d14
 800aaf0:	20000d40 	.word	0x20000d40
 800aaf4:	20000d28 	.word	0x20000d28

0800aaf8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800aaf8:	b580      	push	{r7, lr}
 800aafa:	b084      	sub	sp, #16
 800aafc:	af00      	add	r7, sp, #0
 800aafe:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	3354      	adds	r3, #84	; 0x54
 800ab04:	4618      	mov	r0, r3
 800ab06:	f00d fdbb 	bl	8018680 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d108      	bne.n	800ab26 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab18:	4618      	mov	r0, r3
 800ab1a:	f001 f899 	bl	800bc50 <vPortFree>
				vPortFree( pxTCB );
 800ab1e:	6878      	ldr	r0, [r7, #4]
 800ab20:	f001 f896 	bl	800bc50 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800ab24:	e018      	b.n	800ab58 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800ab2c:	2b01      	cmp	r3, #1
 800ab2e:	d103      	bne.n	800ab38 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800ab30:	6878      	ldr	r0, [r7, #4]
 800ab32:	f001 f88d 	bl	800bc50 <vPortFree>
	}
 800ab36:	e00f      	b.n	800ab58 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800ab3e:	2b02      	cmp	r3, #2
 800ab40:	d00a      	beq.n	800ab58 <prvDeleteTCB+0x60>
	__asm volatile
 800ab42:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab46:	f383 8811 	msr	BASEPRI, r3
 800ab4a:	f3bf 8f6f 	isb	sy
 800ab4e:	f3bf 8f4f 	dsb	sy
 800ab52:	60fb      	str	r3, [r7, #12]
}
 800ab54:	bf00      	nop
 800ab56:	e7fe      	b.n	800ab56 <prvDeleteTCB+0x5e>
	}
 800ab58:	bf00      	nop
 800ab5a:	3710      	adds	r7, #16
 800ab5c:	46bd      	mov	sp, r7
 800ab5e:	bd80      	pop	{r7, pc}

0800ab60 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800ab60:	b480      	push	{r7}
 800ab62:	b083      	sub	sp, #12
 800ab64:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ab66:	4b0c      	ldr	r3, [pc, #48]	; (800ab98 <prvResetNextTaskUnblockTime+0x38>)
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	d104      	bne.n	800ab7a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800ab70:	4b0a      	ldr	r3, [pc, #40]	; (800ab9c <prvResetNextTaskUnblockTime+0x3c>)
 800ab72:	f04f 32ff 	mov.w	r2, #4294967295
 800ab76:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800ab78:	e008      	b.n	800ab8c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ab7a:	4b07      	ldr	r3, [pc, #28]	; (800ab98 <prvResetNextTaskUnblockTime+0x38>)
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	68db      	ldr	r3, [r3, #12]
 800ab80:	68db      	ldr	r3, [r3, #12]
 800ab82:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	685b      	ldr	r3, [r3, #4]
 800ab88:	4a04      	ldr	r2, [pc, #16]	; (800ab9c <prvResetNextTaskUnblockTime+0x3c>)
 800ab8a:	6013      	str	r3, [r2, #0]
}
 800ab8c:	bf00      	nop
 800ab8e:	370c      	adds	r7, #12
 800ab90:	46bd      	mov	sp, r7
 800ab92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab96:	4770      	bx	lr
 800ab98:	20000cf8 	.word	0x20000cf8
 800ab9c:	20000d60 	.word	0x20000d60

0800aba0 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800aba0:	b480      	push	{r7}
 800aba2:	b083      	sub	sp, #12
 800aba4:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800aba6:	4b05      	ldr	r3, [pc, #20]	; (800abbc <xTaskGetCurrentTaskHandle+0x1c>)
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	607b      	str	r3, [r7, #4]

		return xReturn;
 800abac:	687b      	ldr	r3, [r7, #4]
	}
 800abae:	4618      	mov	r0, r3
 800abb0:	370c      	adds	r7, #12
 800abb2:	46bd      	mov	sp, r7
 800abb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abb8:	4770      	bx	lr
 800abba:	bf00      	nop
 800abbc:	2000086c 	.word	0x2000086c

0800abc0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800abc0:	b480      	push	{r7}
 800abc2:	b083      	sub	sp, #12
 800abc4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800abc6:	4b0b      	ldr	r3, [pc, #44]	; (800abf4 <xTaskGetSchedulerState+0x34>)
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d102      	bne.n	800abd4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800abce:	2301      	movs	r3, #1
 800abd0:	607b      	str	r3, [r7, #4]
 800abd2:	e008      	b.n	800abe6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800abd4:	4b08      	ldr	r3, [pc, #32]	; (800abf8 <xTaskGetSchedulerState+0x38>)
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	2b00      	cmp	r3, #0
 800abda:	d102      	bne.n	800abe2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800abdc:	2302      	movs	r3, #2
 800abde:	607b      	str	r3, [r7, #4]
 800abe0:	e001      	b.n	800abe6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800abe2:	2300      	movs	r3, #0
 800abe4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800abe6:	687b      	ldr	r3, [r7, #4]
	}
 800abe8:	4618      	mov	r0, r3
 800abea:	370c      	adds	r7, #12
 800abec:	46bd      	mov	sp, r7
 800abee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abf2:	4770      	bx	lr
 800abf4:	20000d4c 	.word	0x20000d4c
 800abf8:	20000d68 	.word	0x20000d68

0800abfc <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800abfc:	b580      	push	{r7, lr}
 800abfe:	b084      	sub	sp, #16
 800ac00:	af00      	add	r7, sp, #0
 800ac02:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800ac08:	2300      	movs	r3, #0
 800ac0a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	d051      	beq.n	800acb6 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800ac12:	68bb      	ldr	r3, [r7, #8]
 800ac14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac16:	4b2a      	ldr	r3, [pc, #168]	; (800acc0 <xTaskPriorityInherit+0xc4>)
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac1c:	429a      	cmp	r2, r3
 800ac1e:	d241      	bcs.n	800aca4 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800ac20:	68bb      	ldr	r3, [r7, #8]
 800ac22:	699b      	ldr	r3, [r3, #24]
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	db06      	blt.n	800ac36 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ac28:	4b25      	ldr	r3, [pc, #148]	; (800acc0 <xTaskPriorityInherit+0xc4>)
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac2e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800ac32:	68bb      	ldr	r3, [r7, #8]
 800ac34:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800ac36:	68bb      	ldr	r3, [r7, #8]
 800ac38:	6959      	ldr	r1, [r3, #20]
 800ac3a:	68bb      	ldr	r3, [r7, #8]
 800ac3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac3e:	4613      	mov	r3, r2
 800ac40:	009b      	lsls	r3, r3, #2
 800ac42:	4413      	add	r3, r2
 800ac44:	009b      	lsls	r3, r3, #2
 800ac46:	4a1f      	ldr	r2, [pc, #124]	; (800acc4 <xTaskPriorityInherit+0xc8>)
 800ac48:	4413      	add	r3, r2
 800ac4a:	4299      	cmp	r1, r3
 800ac4c:	d122      	bne.n	800ac94 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ac4e:	68bb      	ldr	r3, [r7, #8]
 800ac50:	3304      	adds	r3, #4
 800ac52:	4618      	mov	r0, r3
 800ac54:	f7fe f85c 	bl	8008d10 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800ac58:	4b19      	ldr	r3, [pc, #100]	; (800acc0 <xTaskPriorityInherit+0xc4>)
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac5e:	68bb      	ldr	r3, [r7, #8]
 800ac60:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800ac62:	68bb      	ldr	r3, [r7, #8]
 800ac64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac66:	4b18      	ldr	r3, [pc, #96]	; (800acc8 <xTaskPriorityInherit+0xcc>)
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	429a      	cmp	r2, r3
 800ac6c:	d903      	bls.n	800ac76 <xTaskPriorityInherit+0x7a>
 800ac6e:	68bb      	ldr	r3, [r7, #8]
 800ac70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac72:	4a15      	ldr	r2, [pc, #84]	; (800acc8 <xTaskPriorityInherit+0xcc>)
 800ac74:	6013      	str	r3, [r2, #0]
 800ac76:	68bb      	ldr	r3, [r7, #8]
 800ac78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac7a:	4613      	mov	r3, r2
 800ac7c:	009b      	lsls	r3, r3, #2
 800ac7e:	4413      	add	r3, r2
 800ac80:	009b      	lsls	r3, r3, #2
 800ac82:	4a10      	ldr	r2, [pc, #64]	; (800acc4 <xTaskPriorityInherit+0xc8>)
 800ac84:	441a      	add	r2, r3
 800ac86:	68bb      	ldr	r3, [r7, #8]
 800ac88:	3304      	adds	r3, #4
 800ac8a:	4619      	mov	r1, r3
 800ac8c:	4610      	mov	r0, r2
 800ac8e:	f7fd ffe2 	bl	8008c56 <vListInsertEnd>
 800ac92:	e004      	b.n	800ac9e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800ac94:	4b0a      	ldr	r3, [pc, #40]	; (800acc0 <xTaskPriorityInherit+0xc4>)
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac9a:	68bb      	ldr	r3, [r7, #8]
 800ac9c:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800ac9e:	2301      	movs	r3, #1
 800aca0:	60fb      	str	r3, [r7, #12]
 800aca2:	e008      	b.n	800acb6 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800aca4:	68bb      	ldr	r3, [r7, #8]
 800aca6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800aca8:	4b05      	ldr	r3, [pc, #20]	; (800acc0 <xTaskPriorityInherit+0xc4>)
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800acae:	429a      	cmp	r2, r3
 800acb0:	d201      	bcs.n	800acb6 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800acb2:	2301      	movs	r3, #1
 800acb4:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800acb6:	68fb      	ldr	r3, [r7, #12]
	}
 800acb8:	4618      	mov	r0, r3
 800acba:	3710      	adds	r7, #16
 800acbc:	46bd      	mov	sp, r7
 800acbe:	bd80      	pop	{r7, pc}
 800acc0:	2000086c 	.word	0x2000086c
 800acc4:	20000870 	.word	0x20000870
 800acc8:	20000d48 	.word	0x20000d48

0800accc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800accc:	b580      	push	{r7, lr}
 800acce:	b086      	sub	sp, #24
 800acd0:	af00      	add	r7, sp, #0
 800acd2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800acd8:	2300      	movs	r3, #0
 800acda:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d056      	beq.n	800ad90 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800ace2:	4b2e      	ldr	r3, [pc, #184]	; (800ad9c <xTaskPriorityDisinherit+0xd0>)
 800ace4:	681b      	ldr	r3, [r3, #0]
 800ace6:	693a      	ldr	r2, [r7, #16]
 800ace8:	429a      	cmp	r2, r3
 800acea:	d00a      	beq.n	800ad02 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800acec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acf0:	f383 8811 	msr	BASEPRI, r3
 800acf4:	f3bf 8f6f 	isb	sy
 800acf8:	f3bf 8f4f 	dsb	sy
 800acfc:	60fb      	str	r3, [r7, #12]
}
 800acfe:	bf00      	nop
 800ad00:	e7fe      	b.n	800ad00 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800ad02:	693b      	ldr	r3, [r7, #16]
 800ad04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d10a      	bne.n	800ad20 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800ad0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad0e:	f383 8811 	msr	BASEPRI, r3
 800ad12:	f3bf 8f6f 	isb	sy
 800ad16:	f3bf 8f4f 	dsb	sy
 800ad1a:	60bb      	str	r3, [r7, #8]
}
 800ad1c:	bf00      	nop
 800ad1e:	e7fe      	b.n	800ad1e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800ad20:	693b      	ldr	r3, [r7, #16]
 800ad22:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ad24:	1e5a      	subs	r2, r3, #1
 800ad26:	693b      	ldr	r3, [r7, #16]
 800ad28:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800ad2a:	693b      	ldr	r3, [r7, #16]
 800ad2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ad2e:	693b      	ldr	r3, [r7, #16]
 800ad30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ad32:	429a      	cmp	r2, r3
 800ad34:	d02c      	beq.n	800ad90 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ad36:	693b      	ldr	r3, [r7, #16]
 800ad38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d128      	bne.n	800ad90 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ad3e:	693b      	ldr	r3, [r7, #16]
 800ad40:	3304      	adds	r3, #4
 800ad42:	4618      	mov	r0, r3
 800ad44:	f7fd ffe4 	bl	8008d10 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800ad48:	693b      	ldr	r3, [r7, #16]
 800ad4a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800ad4c:	693b      	ldr	r3, [r7, #16]
 800ad4e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ad50:	693b      	ldr	r3, [r7, #16]
 800ad52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad54:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800ad58:	693b      	ldr	r3, [r7, #16]
 800ad5a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800ad5c:	693b      	ldr	r3, [r7, #16]
 800ad5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ad60:	4b0f      	ldr	r3, [pc, #60]	; (800ada0 <xTaskPriorityDisinherit+0xd4>)
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	429a      	cmp	r2, r3
 800ad66:	d903      	bls.n	800ad70 <xTaskPriorityDisinherit+0xa4>
 800ad68:	693b      	ldr	r3, [r7, #16]
 800ad6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad6c:	4a0c      	ldr	r2, [pc, #48]	; (800ada0 <xTaskPriorityDisinherit+0xd4>)
 800ad6e:	6013      	str	r3, [r2, #0]
 800ad70:	693b      	ldr	r3, [r7, #16]
 800ad72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ad74:	4613      	mov	r3, r2
 800ad76:	009b      	lsls	r3, r3, #2
 800ad78:	4413      	add	r3, r2
 800ad7a:	009b      	lsls	r3, r3, #2
 800ad7c:	4a09      	ldr	r2, [pc, #36]	; (800ada4 <xTaskPriorityDisinherit+0xd8>)
 800ad7e:	441a      	add	r2, r3
 800ad80:	693b      	ldr	r3, [r7, #16]
 800ad82:	3304      	adds	r3, #4
 800ad84:	4619      	mov	r1, r3
 800ad86:	4610      	mov	r0, r2
 800ad88:	f7fd ff65 	bl	8008c56 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800ad8c:	2301      	movs	r3, #1
 800ad8e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ad90:	697b      	ldr	r3, [r7, #20]
	}
 800ad92:	4618      	mov	r0, r3
 800ad94:	3718      	adds	r7, #24
 800ad96:	46bd      	mov	sp, r7
 800ad98:	bd80      	pop	{r7, pc}
 800ad9a:	bf00      	nop
 800ad9c:	2000086c 	.word	0x2000086c
 800ada0:	20000d48 	.word	0x20000d48
 800ada4:	20000870 	.word	0x20000870

0800ada8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800ada8:	b580      	push	{r7, lr}
 800adaa:	b088      	sub	sp, #32
 800adac:	af00      	add	r7, sp, #0
 800adae:	6078      	str	r0, [r7, #4]
 800adb0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800adb6:	2301      	movs	r3, #1
 800adb8:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	d06a      	beq.n	800ae96 <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800adc0:	69bb      	ldr	r3, [r7, #24]
 800adc2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d10a      	bne.n	800adde <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800adc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800adcc:	f383 8811 	msr	BASEPRI, r3
 800add0:	f3bf 8f6f 	isb	sy
 800add4:	f3bf 8f4f 	dsb	sy
 800add8:	60fb      	str	r3, [r7, #12]
}
 800adda:	bf00      	nop
 800addc:	e7fe      	b.n	800addc <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800adde:	69bb      	ldr	r3, [r7, #24]
 800ade0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ade2:	683a      	ldr	r2, [r7, #0]
 800ade4:	429a      	cmp	r2, r3
 800ade6:	d902      	bls.n	800adee <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800ade8:	683b      	ldr	r3, [r7, #0]
 800adea:	61fb      	str	r3, [r7, #28]
 800adec:	e002      	b.n	800adf4 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800adee:	69bb      	ldr	r3, [r7, #24]
 800adf0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800adf2:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800adf4:	69bb      	ldr	r3, [r7, #24]
 800adf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800adf8:	69fa      	ldr	r2, [r7, #28]
 800adfa:	429a      	cmp	r2, r3
 800adfc:	d04b      	beq.n	800ae96 <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800adfe:	69bb      	ldr	r3, [r7, #24]
 800ae00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ae02:	697a      	ldr	r2, [r7, #20]
 800ae04:	429a      	cmp	r2, r3
 800ae06:	d146      	bne.n	800ae96 <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800ae08:	4b25      	ldr	r3, [pc, #148]	; (800aea0 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	69ba      	ldr	r2, [r7, #24]
 800ae0e:	429a      	cmp	r2, r3
 800ae10:	d10a      	bne.n	800ae28 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800ae12:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae16:	f383 8811 	msr	BASEPRI, r3
 800ae1a:	f3bf 8f6f 	isb	sy
 800ae1e:	f3bf 8f4f 	dsb	sy
 800ae22:	60bb      	str	r3, [r7, #8]
}
 800ae24:	bf00      	nop
 800ae26:	e7fe      	b.n	800ae26 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800ae28:	69bb      	ldr	r3, [r7, #24]
 800ae2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae2c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800ae2e:	69bb      	ldr	r3, [r7, #24]
 800ae30:	69fa      	ldr	r2, [r7, #28]
 800ae32:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800ae34:	69bb      	ldr	r3, [r7, #24]
 800ae36:	699b      	ldr	r3, [r3, #24]
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	db04      	blt.n	800ae46 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ae3c:	69fb      	ldr	r3, [r7, #28]
 800ae3e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800ae42:	69bb      	ldr	r3, [r7, #24]
 800ae44:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800ae46:	69bb      	ldr	r3, [r7, #24]
 800ae48:	6959      	ldr	r1, [r3, #20]
 800ae4a:	693a      	ldr	r2, [r7, #16]
 800ae4c:	4613      	mov	r3, r2
 800ae4e:	009b      	lsls	r3, r3, #2
 800ae50:	4413      	add	r3, r2
 800ae52:	009b      	lsls	r3, r3, #2
 800ae54:	4a13      	ldr	r2, [pc, #76]	; (800aea4 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800ae56:	4413      	add	r3, r2
 800ae58:	4299      	cmp	r1, r3
 800ae5a:	d11c      	bne.n	800ae96 <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ae5c:	69bb      	ldr	r3, [r7, #24]
 800ae5e:	3304      	adds	r3, #4
 800ae60:	4618      	mov	r0, r3
 800ae62:	f7fd ff55 	bl	8008d10 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800ae66:	69bb      	ldr	r3, [r7, #24]
 800ae68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ae6a:	4b0f      	ldr	r3, [pc, #60]	; (800aea8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	429a      	cmp	r2, r3
 800ae70:	d903      	bls.n	800ae7a <vTaskPriorityDisinheritAfterTimeout+0xd2>
 800ae72:	69bb      	ldr	r3, [r7, #24]
 800ae74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae76:	4a0c      	ldr	r2, [pc, #48]	; (800aea8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800ae78:	6013      	str	r3, [r2, #0]
 800ae7a:	69bb      	ldr	r3, [r7, #24]
 800ae7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ae7e:	4613      	mov	r3, r2
 800ae80:	009b      	lsls	r3, r3, #2
 800ae82:	4413      	add	r3, r2
 800ae84:	009b      	lsls	r3, r3, #2
 800ae86:	4a07      	ldr	r2, [pc, #28]	; (800aea4 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800ae88:	441a      	add	r2, r3
 800ae8a:	69bb      	ldr	r3, [r7, #24]
 800ae8c:	3304      	adds	r3, #4
 800ae8e:	4619      	mov	r1, r3
 800ae90:	4610      	mov	r0, r2
 800ae92:	f7fd fee0 	bl	8008c56 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ae96:	bf00      	nop
 800ae98:	3720      	adds	r7, #32
 800ae9a:	46bd      	mov	sp, r7
 800ae9c:	bd80      	pop	{r7, pc}
 800ae9e:	bf00      	nop
 800aea0:	2000086c 	.word	0x2000086c
 800aea4:	20000870 	.word	0x20000870
 800aea8:	20000d48 	.word	0x20000d48

0800aeac <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800aeac:	b480      	push	{r7}
 800aeae:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800aeb0:	4b07      	ldr	r3, [pc, #28]	; (800aed0 <pvTaskIncrementMutexHeldCount+0x24>)
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d004      	beq.n	800aec2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800aeb8:	4b05      	ldr	r3, [pc, #20]	; (800aed0 <pvTaskIncrementMutexHeldCount+0x24>)
 800aeba:	681b      	ldr	r3, [r3, #0]
 800aebc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800aebe:	3201      	adds	r2, #1
 800aec0:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800aec2:	4b03      	ldr	r3, [pc, #12]	; (800aed0 <pvTaskIncrementMutexHeldCount+0x24>)
 800aec4:	681b      	ldr	r3, [r3, #0]
	}
 800aec6:	4618      	mov	r0, r3
 800aec8:	46bd      	mov	sp, r7
 800aeca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aece:	4770      	bx	lr
 800aed0:	2000086c 	.word	0x2000086c

0800aed4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800aed4:	b580      	push	{r7, lr}
 800aed6:	b084      	sub	sp, #16
 800aed8:	af00      	add	r7, sp, #0
 800aeda:	6078      	str	r0, [r7, #4]
 800aedc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800aede:	4b21      	ldr	r3, [pc, #132]	; (800af64 <prvAddCurrentTaskToDelayedList+0x90>)
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800aee4:	4b20      	ldr	r3, [pc, #128]	; (800af68 <prvAddCurrentTaskToDelayedList+0x94>)
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	3304      	adds	r3, #4
 800aeea:	4618      	mov	r0, r3
 800aeec:	f7fd ff10 	bl	8008d10 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aef6:	d10a      	bne.n	800af0e <prvAddCurrentTaskToDelayedList+0x3a>
 800aef8:	683b      	ldr	r3, [r7, #0]
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d007      	beq.n	800af0e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800aefe:	4b1a      	ldr	r3, [pc, #104]	; (800af68 <prvAddCurrentTaskToDelayedList+0x94>)
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	3304      	adds	r3, #4
 800af04:	4619      	mov	r1, r3
 800af06:	4819      	ldr	r0, [pc, #100]	; (800af6c <prvAddCurrentTaskToDelayedList+0x98>)
 800af08:	f7fd fea5 	bl	8008c56 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800af0c:	e026      	b.n	800af5c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800af0e:	68fa      	ldr	r2, [r7, #12]
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	4413      	add	r3, r2
 800af14:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800af16:	4b14      	ldr	r3, [pc, #80]	; (800af68 <prvAddCurrentTaskToDelayedList+0x94>)
 800af18:	681b      	ldr	r3, [r3, #0]
 800af1a:	68ba      	ldr	r2, [r7, #8]
 800af1c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800af1e:	68ba      	ldr	r2, [r7, #8]
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	429a      	cmp	r2, r3
 800af24:	d209      	bcs.n	800af3a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800af26:	4b12      	ldr	r3, [pc, #72]	; (800af70 <prvAddCurrentTaskToDelayedList+0x9c>)
 800af28:	681a      	ldr	r2, [r3, #0]
 800af2a:	4b0f      	ldr	r3, [pc, #60]	; (800af68 <prvAddCurrentTaskToDelayedList+0x94>)
 800af2c:	681b      	ldr	r3, [r3, #0]
 800af2e:	3304      	adds	r3, #4
 800af30:	4619      	mov	r1, r3
 800af32:	4610      	mov	r0, r2
 800af34:	f7fd feb3 	bl	8008c9e <vListInsert>
}
 800af38:	e010      	b.n	800af5c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800af3a:	4b0e      	ldr	r3, [pc, #56]	; (800af74 <prvAddCurrentTaskToDelayedList+0xa0>)
 800af3c:	681a      	ldr	r2, [r3, #0]
 800af3e:	4b0a      	ldr	r3, [pc, #40]	; (800af68 <prvAddCurrentTaskToDelayedList+0x94>)
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	3304      	adds	r3, #4
 800af44:	4619      	mov	r1, r3
 800af46:	4610      	mov	r0, r2
 800af48:	f7fd fea9 	bl	8008c9e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800af4c:	4b0a      	ldr	r3, [pc, #40]	; (800af78 <prvAddCurrentTaskToDelayedList+0xa4>)
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	68ba      	ldr	r2, [r7, #8]
 800af52:	429a      	cmp	r2, r3
 800af54:	d202      	bcs.n	800af5c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800af56:	4a08      	ldr	r2, [pc, #32]	; (800af78 <prvAddCurrentTaskToDelayedList+0xa4>)
 800af58:	68bb      	ldr	r3, [r7, #8]
 800af5a:	6013      	str	r3, [r2, #0]
}
 800af5c:	bf00      	nop
 800af5e:	3710      	adds	r7, #16
 800af60:	46bd      	mov	sp, r7
 800af62:	bd80      	pop	{r7, pc}
 800af64:	20000d44 	.word	0x20000d44
 800af68:	2000086c 	.word	0x2000086c
 800af6c:	20000d2c 	.word	0x20000d2c
 800af70:	20000cfc 	.word	0x20000cfc
 800af74:	20000cf8 	.word	0x20000cf8
 800af78:	20000d60 	.word	0x20000d60

0800af7c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800af7c:	b580      	push	{r7, lr}
 800af7e:	b08a      	sub	sp, #40	; 0x28
 800af80:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800af82:	2300      	movs	r3, #0
 800af84:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800af86:	f000 fb07 	bl	800b598 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800af8a:	4b1c      	ldr	r3, [pc, #112]	; (800affc <xTimerCreateTimerTask+0x80>)
 800af8c:	681b      	ldr	r3, [r3, #0]
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d021      	beq.n	800afd6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800af92:	2300      	movs	r3, #0
 800af94:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800af96:	2300      	movs	r3, #0
 800af98:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800af9a:	1d3a      	adds	r2, r7, #4
 800af9c:	f107 0108 	add.w	r1, r7, #8
 800afa0:	f107 030c 	add.w	r3, r7, #12
 800afa4:	4618      	mov	r0, r3
 800afa6:	f7fd fe0f 	bl	8008bc8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800afaa:	6879      	ldr	r1, [r7, #4]
 800afac:	68bb      	ldr	r3, [r7, #8]
 800afae:	68fa      	ldr	r2, [r7, #12]
 800afb0:	9202      	str	r2, [sp, #8]
 800afb2:	9301      	str	r3, [sp, #4]
 800afb4:	2302      	movs	r3, #2
 800afb6:	9300      	str	r3, [sp, #0]
 800afb8:	2300      	movs	r3, #0
 800afba:	460a      	mov	r2, r1
 800afbc:	4910      	ldr	r1, [pc, #64]	; (800b000 <xTimerCreateTimerTask+0x84>)
 800afbe:	4811      	ldr	r0, [pc, #68]	; (800b004 <xTimerCreateTimerTask+0x88>)
 800afc0:	f7fe ff94 	bl	8009eec <xTaskCreateStatic>
 800afc4:	4603      	mov	r3, r0
 800afc6:	4a10      	ldr	r2, [pc, #64]	; (800b008 <xTimerCreateTimerTask+0x8c>)
 800afc8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800afca:	4b0f      	ldr	r3, [pc, #60]	; (800b008 <xTimerCreateTimerTask+0x8c>)
 800afcc:	681b      	ldr	r3, [r3, #0]
 800afce:	2b00      	cmp	r3, #0
 800afd0:	d001      	beq.n	800afd6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800afd2:	2301      	movs	r3, #1
 800afd4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800afd6:	697b      	ldr	r3, [r7, #20]
 800afd8:	2b00      	cmp	r3, #0
 800afda:	d10a      	bne.n	800aff2 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800afdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afe0:	f383 8811 	msr	BASEPRI, r3
 800afe4:	f3bf 8f6f 	isb	sy
 800afe8:	f3bf 8f4f 	dsb	sy
 800afec:	613b      	str	r3, [r7, #16]
}
 800afee:	bf00      	nop
 800aff0:	e7fe      	b.n	800aff0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800aff2:	697b      	ldr	r3, [r7, #20]
}
 800aff4:	4618      	mov	r0, r3
 800aff6:	3718      	adds	r7, #24
 800aff8:	46bd      	mov	sp, r7
 800affa:	bd80      	pop	{r7, pc}
 800affc:	20000d9c 	.word	0x20000d9c
 800b000:	08019930 	.word	0x08019930
 800b004:	0800b141 	.word	0x0800b141
 800b008:	20000da0 	.word	0x20000da0

0800b00c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800b00c:	b580      	push	{r7, lr}
 800b00e:	b08a      	sub	sp, #40	; 0x28
 800b010:	af00      	add	r7, sp, #0
 800b012:	60f8      	str	r0, [r7, #12]
 800b014:	60b9      	str	r1, [r7, #8]
 800b016:	607a      	str	r2, [r7, #4]
 800b018:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800b01a:	2300      	movs	r3, #0
 800b01c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	2b00      	cmp	r3, #0
 800b022:	d10a      	bne.n	800b03a <xTimerGenericCommand+0x2e>
	__asm volatile
 800b024:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b028:	f383 8811 	msr	BASEPRI, r3
 800b02c:	f3bf 8f6f 	isb	sy
 800b030:	f3bf 8f4f 	dsb	sy
 800b034:	623b      	str	r3, [r7, #32]
}
 800b036:	bf00      	nop
 800b038:	e7fe      	b.n	800b038 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800b03a:	4b1a      	ldr	r3, [pc, #104]	; (800b0a4 <xTimerGenericCommand+0x98>)
 800b03c:	681b      	ldr	r3, [r3, #0]
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d02a      	beq.n	800b098 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800b042:	68bb      	ldr	r3, [r7, #8]
 800b044:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800b04a:	68fb      	ldr	r3, [r7, #12]
 800b04c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800b04e:	68bb      	ldr	r3, [r7, #8]
 800b050:	2b05      	cmp	r3, #5
 800b052:	dc18      	bgt.n	800b086 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800b054:	f7ff fdb4 	bl	800abc0 <xTaskGetSchedulerState>
 800b058:	4603      	mov	r3, r0
 800b05a:	2b02      	cmp	r3, #2
 800b05c:	d109      	bne.n	800b072 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800b05e:	4b11      	ldr	r3, [pc, #68]	; (800b0a4 <xTimerGenericCommand+0x98>)
 800b060:	6818      	ldr	r0, [r3, #0]
 800b062:	f107 0110 	add.w	r1, r7, #16
 800b066:	2300      	movs	r3, #0
 800b068:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b06a:	f7fe f8d9 	bl	8009220 <xQueueGenericSend>
 800b06e:	6278      	str	r0, [r7, #36]	; 0x24
 800b070:	e012      	b.n	800b098 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800b072:	4b0c      	ldr	r3, [pc, #48]	; (800b0a4 <xTimerGenericCommand+0x98>)
 800b074:	6818      	ldr	r0, [r3, #0]
 800b076:	f107 0110 	add.w	r1, r7, #16
 800b07a:	2300      	movs	r3, #0
 800b07c:	2200      	movs	r2, #0
 800b07e:	f7fe f8cf 	bl	8009220 <xQueueGenericSend>
 800b082:	6278      	str	r0, [r7, #36]	; 0x24
 800b084:	e008      	b.n	800b098 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800b086:	4b07      	ldr	r3, [pc, #28]	; (800b0a4 <xTimerGenericCommand+0x98>)
 800b088:	6818      	ldr	r0, [r3, #0]
 800b08a:	f107 0110 	add.w	r1, r7, #16
 800b08e:	2300      	movs	r3, #0
 800b090:	683a      	ldr	r2, [r7, #0]
 800b092:	f7fe f9c3 	bl	800941c <xQueueGenericSendFromISR>
 800b096:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800b098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b09a:	4618      	mov	r0, r3
 800b09c:	3728      	adds	r7, #40	; 0x28
 800b09e:	46bd      	mov	sp, r7
 800b0a0:	bd80      	pop	{r7, pc}
 800b0a2:	bf00      	nop
 800b0a4:	20000d9c 	.word	0x20000d9c

0800b0a8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800b0a8:	b580      	push	{r7, lr}
 800b0aa:	b088      	sub	sp, #32
 800b0ac:	af02      	add	r7, sp, #8
 800b0ae:	6078      	str	r0, [r7, #4]
 800b0b0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b0b2:	4b22      	ldr	r3, [pc, #136]	; (800b13c <prvProcessExpiredTimer+0x94>)
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	68db      	ldr	r3, [r3, #12]
 800b0b8:	68db      	ldr	r3, [r3, #12]
 800b0ba:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b0bc:	697b      	ldr	r3, [r7, #20]
 800b0be:	3304      	adds	r3, #4
 800b0c0:	4618      	mov	r0, r3
 800b0c2:	f7fd fe25 	bl	8008d10 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b0c6:	697b      	ldr	r3, [r7, #20]
 800b0c8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b0cc:	f003 0304 	and.w	r3, r3, #4
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	d022      	beq.n	800b11a <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800b0d4:	697b      	ldr	r3, [r7, #20]
 800b0d6:	699a      	ldr	r2, [r3, #24]
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	18d1      	adds	r1, r2, r3
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	683a      	ldr	r2, [r7, #0]
 800b0e0:	6978      	ldr	r0, [r7, #20]
 800b0e2:	f000 f8d1 	bl	800b288 <prvInsertTimerInActiveList>
 800b0e6:	4603      	mov	r3, r0
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d01f      	beq.n	800b12c <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b0ec:	2300      	movs	r3, #0
 800b0ee:	9300      	str	r3, [sp, #0]
 800b0f0:	2300      	movs	r3, #0
 800b0f2:	687a      	ldr	r2, [r7, #4]
 800b0f4:	2100      	movs	r1, #0
 800b0f6:	6978      	ldr	r0, [r7, #20]
 800b0f8:	f7ff ff88 	bl	800b00c <xTimerGenericCommand>
 800b0fc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800b0fe:	693b      	ldr	r3, [r7, #16]
 800b100:	2b00      	cmp	r3, #0
 800b102:	d113      	bne.n	800b12c <prvProcessExpiredTimer+0x84>
	__asm volatile
 800b104:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b108:	f383 8811 	msr	BASEPRI, r3
 800b10c:	f3bf 8f6f 	isb	sy
 800b110:	f3bf 8f4f 	dsb	sy
 800b114:	60fb      	str	r3, [r7, #12]
}
 800b116:	bf00      	nop
 800b118:	e7fe      	b.n	800b118 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b11a:	697b      	ldr	r3, [r7, #20]
 800b11c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b120:	f023 0301 	bic.w	r3, r3, #1
 800b124:	b2da      	uxtb	r2, r3
 800b126:	697b      	ldr	r3, [r7, #20]
 800b128:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b12c:	697b      	ldr	r3, [r7, #20]
 800b12e:	6a1b      	ldr	r3, [r3, #32]
 800b130:	6978      	ldr	r0, [r7, #20]
 800b132:	4798      	blx	r3
}
 800b134:	bf00      	nop
 800b136:	3718      	adds	r7, #24
 800b138:	46bd      	mov	sp, r7
 800b13a:	bd80      	pop	{r7, pc}
 800b13c:	20000d94 	.word	0x20000d94

0800b140 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800b140:	b580      	push	{r7, lr}
 800b142:	b084      	sub	sp, #16
 800b144:	af00      	add	r7, sp, #0
 800b146:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b148:	f107 0308 	add.w	r3, r7, #8
 800b14c:	4618      	mov	r0, r3
 800b14e:	f000 f857 	bl	800b200 <prvGetNextExpireTime>
 800b152:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800b154:	68bb      	ldr	r3, [r7, #8]
 800b156:	4619      	mov	r1, r3
 800b158:	68f8      	ldr	r0, [r7, #12]
 800b15a:	f000 f803 	bl	800b164 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800b15e:	f000 f8d5 	bl	800b30c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b162:	e7f1      	b.n	800b148 <prvTimerTask+0x8>

0800b164 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800b164:	b580      	push	{r7, lr}
 800b166:	b084      	sub	sp, #16
 800b168:	af00      	add	r7, sp, #0
 800b16a:	6078      	str	r0, [r7, #4]
 800b16c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800b16e:	f7ff f919 	bl	800a3a4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b172:	f107 0308 	add.w	r3, r7, #8
 800b176:	4618      	mov	r0, r3
 800b178:	f000 f866 	bl	800b248 <prvSampleTimeNow>
 800b17c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800b17e:	68bb      	ldr	r3, [r7, #8]
 800b180:	2b00      	cmp	r3, #0
 800b182:	d130      	bne.n	800b1e6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800b184:	683b      	ldr	r3, [r7, #0]
 800b186:	2b00      	cmp	r3, #0
 800b188:	d10a      	bne.n	800b1a0 <prvProcessTimerOrBlockTask+0x3c>
 800b18a:	687a      	ldr	r2, [r7, #4]
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	429a      	cmp	r2, r3
 800b190:	d806      	bhi.n	800b1a0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800b192:	f7ff f915 	bl	800a3c0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800b196:	68f9      	ldr	r1, [r7, #12]
 800b198:	6878      	ldr	r0, [r7, #4]
 800b19a:	f7ff ff85 	bl	800b0a8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800b19e:	e024      	b.n	800b1ea <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800b1a0:	683b      	ldr	r3, [r7, #0]
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	d008      	beq.n	800b1b8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800b1a6:	4b13      	ldr	r3, [pc, #76]	; (800b1f4 <prvProcessTimerOrBlockTask+0x90>)
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	681b      	ldr	r3, [r3, #0]
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	d101      	bne.n	800b1b4 <prvProcessTimerOrBlockTask+0x50>
 800b1b0:	2301      	movs	r3, #1
 800b1b2:	e000      	b.n	800b1b6 <prvProcessTimerOrBlockTask+0x52>
 800b1b4:	2300      	movs	r3, #0
 800b1b6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800b1b8:	4b0f      	ldr	r3, [pc, #60]	; (800b1f8 <prvProcessTimerOrBlockTask+0x94>)
 800b1ba:	6818      	ldr	r0, [r3, #0]
 800b1bc:	687a      	ldr	r2, [r7, #4]
 800b1be:	68fb      	ldr	r3, [r7, #12]
 800b1c0:	1ad3      	subs	r3, r2, r3
 800b1c2:	683a      	ldr	r2, [r7, #0]
 800b1c4:	4619      	mov	r1, r3
 800b1c6:	f7fe fe5d 	bl	8009e84 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800b1ca:	f7ff f8f9 	bl	800a3c0 <xTaskResumeAll>
 800b1ce:	4603      	mov	r3, r0
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	d10a      	bne.n	800b1ea <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800b1d4:	4b09      	ldr	r3, [pc, #36]	; (800b1fc <prvProcessTimerOrBlockTask+0x98>)
 800b1d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b1da:	601a      	str	r2, [r3, #0]
 800b1dc:	f3bf 8f4f 	dsb	sy
 800b1e0:	f3bf 8f6f 	isb	sy
}
 800b1e4:	e001      	b.n	800b1ea <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800b1e6:	f7ff f8eb 	bl	800a3c0 <xTaskResumeAll>
}
 800b1ea:	bf00      	nop
 800b1ec:	3710      	adds	r7, #16
 800b1ee:	46bd      	mov	sp, r7
 800b1f0:	bd80      	pop	{r7, pc}
 800b1f2:	bf00      	nop
 800b1f4:	20000d98 	.word	0x20000d98
 800b1f8:	20000d9c 	.word	0x20000d9c
 800b1fc:	e000ed04 	.word	0xe000ed04

0800b200 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800b200:	b480      	push	{r7}
 800b202:	b085      	sub	sp, #20
 800b204:	af00      	add	r7, sp, #0
 800b206:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800b208:	4b0e      	ldr	r3, [pc, #56]	; (800b244 <prvGetNextExpireTime+0x44>)
 800b20a:	681b      	ldr	r3, [r3, #0]
 800b20c:	681b      	ldr	r3, [r3, #0]
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d101      	bne.n	800b216 <prvGetNextExpireTime+0x16>
 800b212:	2201      	movs	r2, #1
 800b214:	e000      	b.n	800b218 <prvGetNextExpireTime+0x18>
 800b216:	2200      	movs	r2, #0
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	2b00      	cmp	r3, #0
 800b222:	d105      	bne.n	800b230 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b224:	4b07      	ldr	r3, [pc, #28]	; (800b244 <prvGetNextExpireTime+0x44>)
 800b226:	681b      	ldr	r3, [r3, #0]
 800b228:	68db      	ldr	r3, [r3, #12]
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	60fb      	str	r3, [r7, #12]
 800b22e:	e001      	b.n	800b234 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800b230:	2300      	movs	r3, #0
 800b232:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800b234:	68fb      	ldr	r3, [r7, #12]
}
 800b236:	4618      	mov	r0, r3
 800b238:	3714      	adds	r7, #20
 800b23a:	46bd      	mov	sp, r7
 800b23c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b240:	4770      	bx	lr
 800b242:	bf00      	nop
 800b244:	20000d94 	.word	0x20000d94

0800b248 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800b248:	b580      	push	{r7, lr}
 800b24a:	b084      	sub	sp, #16
 800b24c:	af00      	add	r7, sp, #0
 800b24e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800b250:	f7ff f954 	bl	800a4fc <xTaskGetTickCount>
 800b254:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800b256:	4b0b      	ldr	r3, [pc, #44]	; (800b284 <prvSampleTimeNow+0x3c>)
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	68fa      	ldr	r2, [r7, #12]
 800b25c:	429a      	cmp	r2, r3
 800b25e:	d205      	bcs.n	800b26c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800b260:	f000 f936 	bl	800b4d0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	2201      	movs	r2, #1
 800b268:	601a      	str	r2, [r3, #0]
 800b26a:	e002      	b.n	800b272 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	2200      	movs	r2, #0
 800b270:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800b272:	4a04      	ldr	r2, [pc, #16]	; (800b284 <prvSampleTimeNow+0x3c>)
 800b274:	68fb      	ldr	r3, [r7, #12]
 800b276:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800b278:	68fb      	ldr	r3, [r7, #12]
}
 800b27a:	4618      	mov	r0, r3
 800b27c:	3710      	adds	r7, #16
 800b27e:	46bd      	mov	sp, r7
 800b280:	bd80      	pop	{r7, pc}
 800b282:	bf00      	nop
 800b284:	20000da4 	.word	0x20000da4

0800b288 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800b288:	b580      	push	{r7, lr}
 800b28a:	b086      	sub	sp, #24
 800b28c:	af00      	add	r7, sp, #0
 800b28e:	60f8      	str	r0, [r7, #12]
 800b290:	60b9      	str	r1, [r7, #8]
 800b292:	607a      	str	r2, [r7, #4]
 800b294:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800b296:	2300      	movs	r3, #0
 800b298:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800b29a:	68fb      	ldr	r3, [r7, #12]
 800b29c:	68ba      	ldr	r2, [r7, #8]
 800b29e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	68fa      	ldr	r2, [r7, #12]
 800b2a4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800b2a6:	68ba      	ldr	r2, [r7, #8]
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	429a      	cmp	r2, r3
 800b2ac:	d812      	bhi.n	800b2d4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b2ae:	687a      	ldr	r2, [r7, #4]
 800b2b0:	683b      	ldr	r3, [r7, #0]
 800b2b2:	1ad2      	subs	r2, r2, r3
 800b2b4:	68fb      	ldr	r3, [r7, #12]
 800b2b6:	699b      	ldr	r3, [r3, #24]
 800b2b8:	429a      	cmp	r2, r3
 800b2ba:	d302      	bcc.n	800b2c2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800b2bc:	2301      	movs	r3, #1
 800b2be:	617b      	str	r3, [r7, #20]
 800b2c0:	e01b      	b.n	800b2fa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800b2c2:	4b10      	ldr	r3, [pc, #64]	; (800b304 <prvInsertTimerInActiveList+0x7c>)
 800b2c4:	681a      	ldr	r2, [r3, #0]
 800b2c6:	68fb      	ldr	r3, [r7, #12]
 800b2c8:	3304      	adds	r3, #4
 800b2ca:	4619      	mov	r1, r3
 800b2cc:	4610      	mov	r0, r2
 800b2ce:	f7fd fce6 	bl	8008c9e <vListInsert>
 800b2d2:	e012      	b.n	800b2fa <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800b2d4:	687a      	ldr	r2, [r7, #4]
 800b2d6:	683b      	ldr	r3, [r7, #0]
 800b2d8:	429a      	cmp	r2, r3
 800b2da:	d206      	bcs.n	800b2ea <prvInsertTimerInActiveList+0x62>
 800b2dc:	68ba      	ldr	r2, [r7, #8]
 800b2de:	683b      	ldr	r3, [r7, #0]
 800b2e0:	429a      	cmp	r2, r3
 800b2e2:	d302      	bcc.n	800b2ea <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800b2e4:	2301      	movs	r3, #1
 800b2e6:	617b      	str	r3, [r7, #20]
 800b2e8:	e007      	b.n	800b2fa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b2ea:	4b07      	ldr	r3, [pc, #28]	; (800b308 <prvInsertTimerInActiveList+0x80>)
 800b2ec:	681a      	ldr	r2, [r3, #0]
 800b2ee:	68fb      	ldr	r3, [r7, #12]
 800b2f0:	3304      	adds	r3, #4
 800b2f2:	4619      	mov	r1, r3
 800b2f4:	4610      	mov	r0, r2
 800b2f6:	f7fd fcd2 	bl	8008c9e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800b2fa:	697b      	ldr	r3, [r7, #20]
}
 800b2fc:	4618      	mov	r0, r3
 800b2fe:	3718      	adds	r7, #24
 800b300:	46bd      	mov	sp, r7
 800b302:	bd80      	pop	{r7, pc}
 800b304:	20000d98 	.word	0x20000d98
 800b308:	20000d94 	.word	0x20000d94

0800b30c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800b30c:	b580      	push	{r7, lr}
 800b30e:	b08e      	sub	sp, #56	; 0x38
 800b310:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b312:	e0ca      	b.n	800b4aa <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	2b00      	cmp	r3, #0
 800b318:	da18      	bge.n	800b34c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800b31a:	1d3b      	adds	r3, r7, #4
 800b31c:	3304      	adds	r3, #4
 800b31e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800b320:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b322:	2b00      	cmp	r3, #0
 800b324:	d10a      	bne.n	800b33c <prvProcessReceivedCommands+0x30>
	__asm volatile
 800b326:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b32a:	f383 8811 	msr	BASEPRI, r3
 800b32e:	f3bf 8f6f 	isb	sy
 800b332:	f3bf 8f4f 	dsb	sy
 800b336:	61fb      	str	r3, [r7, #28]
}
 800b338:	bf00      	nop
 800b33a:	e7fe      	b.n	800b33a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800b33c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b33e:	681b      	ldr	r3, [r3, #0]
 800b340:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b342:	6850      	ldr	r0, [r2, #4]
 800b344:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b346:	6892      	ldr	r2, [r2, #8]
 800b348:	4611      	mov	r1, r2
 800b34a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	2b00      	cmp	r3, #0
 800b350:	f2c0 80aa 	blt.w	800b4a8 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800b354:	68fb      	ldr	r3, [r7, #12]
 800b356:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800b358:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b35a:	695b      	ldr	r3, [r3, #20]
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	d004      	beq.n	800b36a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b360:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b362:	3304      	adds	r3, #4
 800b364:	4618      	mov	r0, r3
 800b366:	f7fd fcd3 	bl	8008d10 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b36a:	463b      	mov	r3, r7
 800b36c:	4618      	mov	r0, r3
 800b36e:	f7ff ff6b 	bl	800b248 <prvSampleTimeNow>
 800b372:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	2b09      	cmp	r3, #9
 800b378:	f200 8097 	bhi.w	800b4aa <prvProcessReceivedCommands+0x19e>
 800b37c:	a201      	add	r2, pc, #4	; (adr r2, 800b384 <prvProcessReceivedCommands+0x78>)
 800b37e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b382:	bf00      	nop
 800b384:	0800b3ad 	.word	0x0800b3ad
 800b388:	0800b3ad 	.word	0x0800b3ad
 800b38c:	0800b3ad 	.word	0x0800b3ad
 800b390:	0800b421 	.word	0x0800b421
 800b394:	0800b435 	.word	0x0800b435
 800b398:	0800b47f 	.word	0x0800b47f
 800b39c:	0800b3ad 	.word	0x0800b3ad
 800b3a0:	0800b3ad 	.word	0x0800b3ad
 800b3a4:	0800b421 	.word	0x0800b421
 800b3a8:	0800b435 	.word	0x0800b435
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b3ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3ae:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b3b2:	f043 0301 	orr.w	r3, r3, #1
 800b3b6:	b2da      	uxtb	r2, r3
 800b3b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3ba:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b3be:	68ba      	ldr	r2, [r7, #8]
 800b3c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3c2:	699b      	ldr	r3, [r3, #24]
 800b3c4:	18d1      	adds	r1, r2, r3
 800b3c6:	68bb      	ldr	r3, [r7, #8]
 800b3c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b3ca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b3cc:	f7ff ff5c 	bl	800b288 <prvInsertTimerInActiveList>
 800b3d0:	4603      	mov	r3, r0
 800b3d2:	2b00      	cmp	r3, #0
 800b3d4:	d069      	beq.n	800b4aa <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b3d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3d8:	6a1b      	ldr	r3, [r3, #32]
 800b3da:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b3dc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b3de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3e0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b3e4:	f003 0304 	and.w	r3, r3, #4
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	d05e      	beq.n	800b4aa <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800b3ec:	68ba      	ldr	r2, [r7, #8]
 800b3ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3f0:	699b      	ldr	r3, [r3, #24]
 800b3f2:	441a      	add	r2, r3
 800b3f4:	2300      	movs	r3, #0
 800b3f6:	9300      	str	r3, [sp, #0]
 800b3f8:	2300      	movs	r3, #0
 800b3fa:	2100      	movs	r1, #0
 800b3fc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b3fe:	f7ff fe05 	bl	800b00c <xTimerGenericCommand>
 800b402:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800b404:	6a3b      	ldr	r3, [r7, #32]
 800b406:	2b00      	cmp	r3, #0
 800b408:	d14f      	bne.n	800b4aa <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800b40a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b40e:	f383 8811 	msr	BASEPRI, r3
 800b412:	f3bf 8f6f 	isb	sy
 800b416:	f3bf 8f4f 	dsb	sy
 800b41a:	61bb      	str	r3, [r7, #24]
}
 800b41c:	bf00      	nop
 800b41e:	e7fe      	b.n	800b41e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b420:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b422:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b426:	f023 0301 	bic.w	r3, r3, #1
 800b42a:	b2da      	uxtb	r2, r3
 800b42c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b42e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800b432:	e03a      	b.n	800b4aa <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b434:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b436:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b43a:	f043 0301 	orr.w	r3, r3, #1
 800b43e:	b2da      	uxtb	r2, r3
 800b440:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b442:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b446:	68ba      	ldr	r2, [r7, #8]
 800b448:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b44a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b44c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b44e:	699b      	ldr	r3, [r3, #24]
 800b450:	2b00      	cmp	r3, #0
 800b452:	d10a      	bne.n	800b46a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800b454:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b458:	f383 8811 	msr	BASEPRI, r3
 800b45c:	f3bf 8f6f 	isb	sy
 800b460:	f3bf 8f4f 	dsb	sy
 800b464:	617b      	str	r3, [r7, #20]
}
 800b466:	bf00      	nop
 800b468:	e7fe      	b.n	800b468 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800b46a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b46c:	699a      	ldr	r2, [r3, #24]
 800b46e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b470:	18d1      	adds	r1, r2, r3
 800b472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b474:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b476:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b478:	f7ff ff06 	bl	800b288 <prvInsertTimerInActiveList>
					break;
 800b47c:	e015      	b.n	800b4aa <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800b47e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b480:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b484:	f003 0302 	and.w	r3, r3, #2
 800b488:	2b00      	cmp	r3, #0
 800b48a:	d103      	bne.n	800b494 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800b48c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b48e:	f000 fbdf 	bl	800bc50 <vPortFree>
 800b492:	e00a      	b.n	800b4aa <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b494:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b496:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b49a:	f023 0301 	bic.w	r3, r3, #1
 800b49e:	b2da      	uxtb	r2, r3
 800b4a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b4a2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800b4a6:	e000      	b.n	800b4aa <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800b4a8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b4aa:	4b08      	ldr	r3, [pc, #32]	; (800b4cc <prvProcessReceivedCommands+0x1c0>)
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	1d39      	adds	r1, r7, #4
 800b4b0:	2200      	movs	r2, #0
 800b4b2:	4618      	mov	r0, r3
 800b4b4:	f7fe f8da 	bl	800966c <xQueueReceive>
 800b4b8:	4603      	mov	r3, r0
 800b4ba:	2b00      	cmp	r3, #0
 800b4bc:	f47f af2a 	bne.w	800b314 <prvProcessReceivedCommands+0x8>
	}
}
 800b4c0:	bf00      	nop
 800b4c2:	bf00      	nop
 800b4c4:	3730      	adds	r7, #48	; 0x30
 800b4c6:	46bd      	mov	sp, r7
 800b4c8:	bd80      	pop	{r7, pc}
 800b4ca:	bf00      	nop
 800b4cc:	20000d9c 	.word	0x20000d9c

0800b4d0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800b4d0:	b580      	push	{r7, lr}
 800b4d2:	b088      	sub	sp, #32
 800b4d4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b4d6:	e048      	b.n	800b56a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b4d8:	4b2d      	ldr	r3, [pc, #180]	; (800b590 <prvSwitchTimerLists+0xc0>)
 800b4da:	681b      	ldr	r3, [r3, #0]
 800b4dc:	68db      	ldr	r3, [r3, #12]
 800b4de:	681b      	ldr	r3, [r3, #0]
 800b4e0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b4e2:	4b2b      	ldr	r3, [pc, #172]	; (800b590 <prvSwitchTimerLists+0xc0>)
 800b4e4:	681b      	ldr	r3, [r3, #0]
 800b4e6:	68db      	ldr	r3, [r3, #12]
 800b4e8:	68db      	ldr	r3, [r3, #12]
 800b4ea:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b4ec:	68fb      	ldr	r3, [r7, #12]
 800b4ee:	3304      	adds	r3, #4
 800b4f0:	4618      	mov	r0, r3
 800b4f2:	f7fd fc0d 	bl	8008d10 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b4f6:	68fb      	ldr	r3, [r7, #12]
 800b4f8:	6a1b      	ldr	r3, [r3, #32]
 800b4fa:	68f8      	ldr	r0, [r7, #12]
 800b4fc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b504:	f003 0304 	and.w	r3, r3, #4
 800b508:	2b00      	cmp	r3, #0
 800b50a:	d02e      	beq.n	800b56a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800b50c:	68fb      	ldr	r3, [r7, #12]
 800b50e:	699b      	ldr	r3, [r3, #24]
 800b510:	693a      	ldr	r2, [r7, #16]
 800b512:	4413      	add	r3, r2
 800b514:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800b516:	68ba      	ldr	r2, [r7, #8]
 800b518:	693b      	ldr	r3, [r7, #16]
 800b51a:	429a      	cmp	r2, r3
 800b51c:	d90e      	bls.n	800b53c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800b51e:	68fb      	ldr	r3, [r7, #12]
 800b520:	68ba      	ldr	r2, [r7, #8]
 800b522:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b524:	68fb      	ldr	r3, [r7, #12]
 800b526:	68fa      	ldr	r2, [r7, #12]
 800b528:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b52a:	4b19      	ldr	r3, [pc, #100]	; (800b590 <prvSwitchTimerLists+0xc0>)
 800b52c:	681a      	ldr	r2, [r3, #0]
 800b52e:	68fb      	ldr	r3, [r7, #12]
 800b530:	3304      	adds	r3, #4
 800b532:	4619      	mov	r1, r3
 800b534:	4610      	mov	r0, r2
 800b536:	f7fd fbb2 	bl	8008c9e <vListInsert>
 800b53a:	e016      	b.n	800b56a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b53c:	2300      	movs	r3, #0
 800b53e:	9300      	str	r3, [sp, #0]
 800b540:	2300      	movs	r3, #0
 800b542:	693a      	ldr	r2, [r7, #16]
 800b544:	2100      	movs	r1, #0
 800b546:	68f8      	ldr	r0, [r7, #12]
 800b548:	f7ff fd60 	bl	800b00c <xTimerGenericCommand>
 800b54c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	2b00      	cmp	r3, #0
 800b552:	d10a      	bne.n	800b56a <prvSwitchTimerLists+0x9a>
	__asm volatile
 800b554:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b558:	f383 8811 	msr	BASEPRI, r3
 800b55c:	f3bf 8f6f 	isb	sy
 800b560:	f3bf 8f4f 	dsb	sy
 800b564:	603b      	str	r3, [r7, #0]
}
 800b566:	bf00      	nop
 800b568:	e7fe      	b.n	800b568 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b56a:	4b09      	ldr	r3, [pc, #36]	; (800b590 <prvSwitchTimerLists+0xc0>)
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	681b      	ldr	r3, [r3, #0]
 800b570:	2b00      	cmp	r3, #0
 800b572:	d1b1      	bne.n	800b4d8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800b574:	4b06      	ldr	r3, [pc, #24]	; (800b590 <prvSwitchTimerLists+0xc0>)
 800b576:	681b      	ldr	r3, [r3, #0]
 800b578:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800b57a:	4b06      	ldr	r3, [pc, #24]	; (800b594 <prvSwitchTimerLists+0xc4>)
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	4a04      	ldr	r2, [pc, #16]	; (800b590 <prvSwitchTimerLists+0xc0>)
 800b580:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800b582:	4a04      	ldr	r2, [pc, #16]	; (800b594 <prvSwitchTimerLists+0xc4>)
 800b584:	697b      	ldr	r3, [r7, #20]
 800b586:	6013      	str	r3, [r2, #0]
}
 800b588:	bf00      	nop
 800b58a:	3718      	adds	r7, #24
 800b58c:	46bd      	mov	sp, r7
 800b58e:	bd80      	pop	{r7, pc}
 800b590:	20000d94 	.word	0x20000d94
 800b594:	20000d98 	.word	0x20000d98

0800b598 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800b598:	b580      	push	{r7, lr}
 800b59a:	b082      	sub	sp, #8
 800b59c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800b59e:	f000 f969 	bl	800b874 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800b5a2:	4b15      	ldr	r3, [pc, #84]	; (800b5f8 <prvCheckForValidListAndQueue+0x60>)
 800b5a4:	681b      	ldr	r3, [r3, #0]
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	d120      	bne.n	800b5ec <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800b5aa:	4814      	ldr	r0, [pc, #80]	; (800b5fc <prvCheckForValidListAndQueue+0x64>)
 800b5ac:	f7fd fb26 	bl	8008bfc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800b5b0:	4813      	ldr	r0, [pc, #76]	; (800b600 <prvCheckForValidListAndQueue+0x68>)
 800b5b2:	f7fd fb23 	bl	8008bfc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800b5b6:	4b13      	ldr	r3, [pc, #76]	; (800b604 <prvCheckForValidListAndQueue+0x6c>)
 800b5b8:	4a10      	ldr	r2, [pc, #64]	; (800b5fc <prvCheckForValidListAndQueue+0x64>)
 800b5ba:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800b5bc:	4b12      	ldr	r3, [pc, #72]	; (800b608 <prvCheckForValidListAndQueue+0x70>)
 800b5be:	4a10      	ldr	r2, [pc, #64]	; (800b600 <prvCheckForValidListAndQueue+0x68>)
 800b5c0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800b5c2:	2300      	movs	r3, #0
 800b5c4:	9300      	str	r3, [sp, #0]
 800b5c6:	4b11      	ldr	r3, [pc, #68]	; (800b60c <prvCheckForValidListAndQueue+0x74>)
 800b5c8:	4a11      	ldr	r2, [pc, #68]	; (800b610 <prvCheckForValidListAndQueue+0x78>)
 800b5ca:	2110      	movs	r1, #16
 800b5cc:	200a      	movs	r0, #10
 800b5ce:	f7fd fc31 	bl	8008e34 <xQueueGenericCreateStatic>
 800b5d2:	4603      	mov	r3, r0
 800b5d4:	4a08      	ldr	r2, [pc, #32]	; (800b5f8 <prvCheckForValidListAndQueue+0x60>)
 800b5d6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800b5d8:	4b07      	ldr	r3, [pc, #28]	; (800b5f8 <prvCheckForValidListAndQueue+0x60>)
 800b5da:	681b      	ldr	r3, [r3, #0]
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	d005      	beq.n	800b5ec <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800b5e0:	4b05      	ldr	r3, [pc, #20]	; (800b5f8 <prvCheckForValidListAndQueue+0x60>)
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	490b      	ldr	r1, [pc, #44]	; (800b614 <prvCheckForValidListAndQueue+0x7c>)
 800b5e6:	4618      	mov	r0, r3
 800b5e8:	f7fe fbf8 	bl	8009ddc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b5ec:	f000 f972 	bl	800b8d4 <vPortExitCritical>
}
 800b5f0:	bf00      	nop
 800b5f2:	46bd      	mov	sp, r7
 800b5f4:	bd80      	pop	{r7, pc}
 800b5f6:	bf00      	nop
 800b5f8:	20000d9c 	.word	0x20000d9c
 800b5fc:	20000d6c 	.word	0x20000d6c
 800b600:	20000d80 	.word	0x20000d80
 800b604:	20000d94 	.word	0x20000d94
 800b608:	20000d98 	.word	0x20000d98
 800b60c:	20000e48 	.word	0x20000e48
 800b610:	20000da8 	.word	0x20000da8
 800b614:	08019938 	.word	0x08019938

0800b618 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b618:	b480      	push	{r7}
 800b61a:	b085      	sub	sp, #20
 800b61c:	af00      	add	r7, sp, #0
 800b61e:	60f8      	str	r0, [r7, #12]
 800b620:	60b9      	str	r1, [r7, #8]
 800b622:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b624:	68fb      	ldr	r3, [r7, #12]
 800b626:	3b04      	subs	r3, #4
 800b628:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800b630:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b632:	68fb      	ldr	r3, [r7, #12]
 800b634:	3b04      	subs	r3, #4
 800b636:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b638:	68bb      	ldr	r3, [r7, #8]
 800b63a:	f023 0201 	bic.w	r2, r3, #1
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b642:	68fb      	ldr	r3, [r7, #12]
 800b644:	3b04      	subs	r3, #4
 800b646:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b648:	4a0c      	ldr	r2, [pc, #48]	; (800b67c <pxPortInitialiseStack+0x64>)
 800b64a:	68fb      	ldr	r3, [r7, #12]
 800b64c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b64e:	68fb      	ldr	r3, [r7, #12]
 800b650:	3b14      	subs	r3, #20
 800b652:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b654:	687a      	ldr	r2, [r7, #4]
 800b656:	68fb      	ldr	r3, [r7, #12]
 800b658:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b65a:	68fb      	ldr	r3, [r7, #12]
 800b65c:	3b04      	subs	r3, #4
 800b65e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b660:	68fb      	ldr	r3, [r7, #12]
 800b662:	f06f 0202 	mvn.w	r2, #2
 800b666:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b668:	68fb      	ldr	r3, [r7, #12]
 800b66a:	3b20      	subs	r3, #32
 800b66c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b66e:	68fb      	ldr	r3, [r7, #12]
}
 800b670:	4618      	mov	r0, r3
 800b672:	3714      	adds	r7, #20
 800b674:	46bd      	mov	sp, r7
 800b676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b67a:	4770      	bx	lr
 800b67c:	0800b681 	.word	0x0800b681

0800b680 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b680:	b480      	push	{r7}
 800b682:	b085      	sub	sp, #20
 800b684:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b686:	2300      	movs	r3, #0
 800b688:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b68a:	4b12      	ldr	r3, [pc, #72]	; (800b6d4 <prvTaskExitError+0x54>)
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b692:	d00a      	beq.n	800b6aa <prvTaskExitError+0x2a>
	__asm volatile
 800b694:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b698:	f383 8811 	msr	BASEPRI, r3
 800b69c:	f3bf 8f6f 	isb	sy
 800b6a0:	f3bf 8f4f 	dsb	sy
 800b6a4:	60fb      	str	r3, [r7, #12]
}
 800b6a6:	bf00      	nop
 800b6a8:	e7fe      	b.n	800b6a8 <prvTaskExitError+0x28>
	__asm volatile
 800b6aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6ae:	f383 8811 	msr	BASEPRI, r3
 800b6b2:	f3bf 8f6f 	isb	sy
 800b6b6:	f3bf 8f4f 	dsb	sy
 800b6ba:	60bb      	str	r3, [r7, #8]
}
 800b6bc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b6be:	bf00      	nop
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	2b00      	cmp	r3, #0
 800b6c4:	d0fc      	beq.n	800b6c0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b6c6:	bf00      	nop
 800b6c8:	bf00      	nop
 800b6ca:	3714      	adds	r7, #20
 800b6cc:	46bd      	mov	sp, r7
 800b6ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6d2:	4770      	bx	lr
 800b6d4:	20000048 	.word	0x20000048
	...

0800b6e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b6e0:	4b07      	ldr	r3, [pc, #28]	; (800b700 <pxCurrentTCBConst2>)
 800b6e2:	6819      	ldr	r1, [r3, #0]
 800b6e4:	6808      	ldr	r0, [r1, #0]
 800b6e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6ea:	f380 8809 	msr	PSP, r0
 800b6ee:	f3bf 8f6f 	isb	sy
 800b6f2:	f04f 0000 	mov.w	r0, #0
 800b6f6:	f380 8811 	msr	BASEPRI, r0
 800b6fa:	4770      	bx	lr
 800b6fc:	f3af 8000 	nop.w

0800b700 <pxCurrentTCBConst2>:
 800b700:	2000086c 	.word	0x2000086c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b704:	bf00      	nop
 800b706:	bf00      	nop

0800b708 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b708:	4808      	ldr	r0, [pc, #32]	; (800b72c <prvPortStartFirstTask+0x24>)
 800b70a:	6800      	ldr	r0, [r0, #0]
 800b70c:	6800      	ldr	r0, [r0, #0]
 800b70e:	f380 8808 	msr	MSP, r0
 800b712:	f04f 0000 	mov.w	r0, #0
 800b716:	f380 8814 	msr	CONTROL, r0
 800b71a:	b662      	cpsie	i
 800b71c:	b661      	cpsie	f
 800b71e:	f3bf 8f4f 	dsb	sy
 800b722:	f3bf 8f6f 	isb	sy
 800b726:	df00      	svc	0
 800b728:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b72a:	bf00      	nop
 800b72c:	e000ed08 	.word	0xe000ed08

0800b730 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b730:	b580      	push	{r7, lr}
 800b732:	b086      	sub	sp, #24
 800b734:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b736:	4b46      	ldr	r3, [pc, #280]	; (800b850 <xPortStartScheduler+0x120>)
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	4a46      	ldr	r2, [pc, #280]	; (800b854 <xPortStartScheduler+0x124>)
 800b73c:	4293      	cmp	r3, r2
 800b73e:	d10a      	bne.n	800b756 <xPortStartScheduler+0x26>
	__asm volatile
 800b740:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b744:	f383 8811 	msr	BASEPRI, r3
 800b748:	f3bf 8f6f 	isb	sy
 800b74c:	f3bf 8f4f 	dsb	sy
 800b750:	613b      	str	r3, [r7, #16]
}
 800b752:	bf00      	nop
 800b754:	e7fe      	b.n	800b754 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b756:	4b3e      	ldr	r3, [pc, #248]	; (800b850 <xPortStartScheduler+0x120>)
 800b758:	681b      	ldr	r3, [r3, #0]
 800b75a:	4a3f      	ldr	r2, [pc, #252]	; (800b858 <xPortStartScheduler+0x128>)
 800b75c:	4293      	cmp	r3, r2
 800b75e:	d10a      	bne.n	800b776 <xPortStartScheduler+0x46>
	__asm volatile
 800b760:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b764:	f383 8811 	msr	BASEPRI, r3
 800b768:	f3bf 8f6f 	isb	sy
 800b76c:	f3bf 8f4f 	dsb	sy
 800b770:	60fb      	str	r3, [r7, #12]
}
 800b772:	bf00      	nop
 800b774:	e7fe      	b.n	800b774 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b776:	4b39      	ldr	r3, [pc, #228]	; (800b85c <xPortStartScheduler+0x12c>)
 800b778:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b77a:	697b      	ldr	r3, [r7, #20]
 800b77c:	781b      	ldrb	r3, [r3, #0]
 800b77e:	b2db      	uxtb	r3, r3
 800b780:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b782:	697b      	ldr	r3, [r7, #20]
 800b784:	22ff      	movs	r2, #255	; 0xff
 800b786:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b788:	697b      	ldr	r3, [r7, #20]
 800b78a:	781b      	ldrb	r3, [r3, #0]
 800b78c:	b2db      	uxtb	r3, r3
 800b78e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b790:	78fb      	ldrb	r3, [r7, #3]
 800b792:	b2db      	uxtb	r3, r3
 800b794:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800b798:	b2da      	uxtb	r2, r3
 800b79a:	4b31      	ldr	r3, [pc, #196]	; (800b860 <xPortStartScheduler+0x130>)
 800b79c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b79e:	4b31      	ldr	r3, [pc, #196]	; (800b864 <xPortStartScheduler+0x134>)
 800b7a0:	2207      	movs	r2, #7
 800b7a2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b7a4:	e009      	b.n	800b7ba <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800b7a6:	4b2f      	ldr	r3, [pc, #188]	; (800b864 <xPortStartScheduler+0x134>)
 800b7a8:	681b      	ldr	r3, [r3, #0]
 800b7aa:	3b01      	subs	r3, #1
 800b7ac:	4a2d      	ldr	r2, [pc, #180]	; (800b864 <xPortStartScheduler+0x134>)
 800b7ae:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b7b0:	78fb      	ldrb	r3, [r7, #3]
 800b7b2:	b2db      	uxtb	r3, r3
 800b7b4:	005b      	lsls	r3, r3, #1
 800b7b6:	b2db      	uxtb	r3, r3
 800b7b8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b7ba:	78fb      	ldrb	r3, [r7, #3]
 800b7bc:	b2db      	uxtb	r3, r3
 800b7be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b7c2:	2b80      	cmp	r3, #128	; 0x80
 800b7c4:	d0ef      	beq.n	800b7a6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b7c6:	4b27      	ldr	r3, [pc, #156]	; (800b864 <xPortStartScheduler+0x134>)
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	f1c3 0307 	rsb	r3, r3, #7
 800b7ce:	2b04      	cmp	r3, #4
 800b7d0:	d00a      	beq.n	800b7e8 <xPortStartScheduler+0xb8>
	__asm volatile
 800b7d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7d6:	f383 8811 	msr	BASEPRI, r3
 800b7da:	f3bf 8f6f 	isb	sy
 800b7de:	f3bf 8f4f 	dsb	sy
 800b7e2:	60bb      	str	r3, [r7, #8]
}
 800b7e4:	bf00      	nop
 800b7e6:	e7fe      	b.n	800b7e6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b7e8:	4b1e      	ldr	r3, [pc, #120]	; (800b864 <xPortStartScheduler+0x134>)
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	021b      	lsls	r3, r3, #8
 800b7ee:	4a1d      	ldr	r2, [pc, #116]	; (800b864 <xPortStartScheduler+0x134>)
 800b7f0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b7f2:	4b1c      	ldr	r3, [pc, #112]	; (800b864 <xPortStartScheduler+0x134>)
 800b7f4:	681b      	ldr	r3, [r3, #0]
 800b7f6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b7fa:	4a1a      	ldr	r2, [pc, #104]	; (800b864 <xPortStartScheduler+0x134>)
 800b7fc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	b2da      	uxtb	r2, r3
 800b802:	697b      	ldr	r3, [r7, #20]
 800b804:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b806:	4b18      	ldr	r3, [pc, #96]	; (800b868 <xPortStartScheduler+0x138>)
 800b808:	681b      	ldr	r3, [r3, #0]
 800b80a:	4a17      	ldr	r2, [pc, #92]	; (800b868 <xPortStartScheduler+0x138>)
 800b80c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b810:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b812:	4b15      	ldr	r3, [pc, #84]	; (800b868 <xPortStartScheduler+0x138>)
 800b814:	681b      	ldr	r3, [r3, #0]
 800b816:	4a14      	ldr	r2, [pc, #80]	; (800b868 <xPortStartScheduler+0x138>)
 800b818:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800b81c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b81e:	f000 f8dd 	bl	800b9dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b822:	4b12      	ldr	r3, [pc, #72]	; (800b86c <xPortStartScheduler+0x13c>)
 800b824:	2200      	movs	r2, #0
 800b826:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b828:	f000 f8fc 	bl	800ba24 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b82c:	4b10      	ldr	r3, [pc, #64]	; (800b870 <xPortStartScheduler+0x140>)
 800b82e:	681b      	ldr	r3, [r3, #0]
 800b830:	4a0f      	ldr	r2, [pc, #60]	; (800b870 <xPortStartScheduler+0x140>)
 800b832:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800b836:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b838:	f7ff ff66 	bl	800b708 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b83c:	f7fe ff3a 	bl	800a6b4 <vTaskSwitchContext>
	prvTaskExitError();
 800b840:	f7ff ff1e 	bl	800b680 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b844:	2300      	movs	r3, #0
}
 800b846:	4618      	mov	r0, r3
 800b848:	3718      	adds	r7, #24
 800b84a:	46bd      	mov	sp, r7
 800b84c:	bd80      	pop	{r7, pc}
 800b84e:	bf00      	nop
 800b850:	e000ed00 	.word	0xe000ed00
 800b854:	410fc271 	.word	0x410fc271
 800b858:	410fc270 	.word	0x410fc270
 800b85c:	e000e400 	.word	0xe000e400
 800b860:	20000e98 	.word	0x20000e98
 800b864:	20000e9c 	.word	0x20000e9c
 800b868:	e000ed20 	.word	0xe000ed20
 800b86c:	20000048 	.word	0x20000048
 800b870:	e000ef34 	.word	0xe000ef34

0800b874 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b874:	b480      	push	{r7}
 800b876:	b083      	sub	sp, #12
 800b878:	af00      	add	r7, sp, #0
	__asm volatile
 800b87a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b87e:	f383 8811 	msr	BASEPRI, r3
 800b882:	f3bf 8f6f 	isb	sy
 800b886:	f3bf 8f4f 	dsb	sy
 800b88a:	607b      	str	r3, [r7, #4]
}
 800b88c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b88e:	4b0f      	ldr	r3, [pc, #60]	; (800b8cc <vPortEnterCritical+0x58>)
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	3301      	adds	r3, #1
 800b894:	4a0d      	ldr	r2, [pc, #52]	; (800b8cc <vPortEnterCritical+0x58>)
 800b896:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b898:	4b0c      	ldr	r3, [pc, #48]	; (800b8cc <vPortEnterCritical+0x58>)
 800b89a:	681b      	ldr	r3, [r3, #0]
 800b89c:	2b01      	cmp	r3, #1
 800b89e:	d10f      	bne.n	800b8c0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b8a0:	4b0b      	ldr	r3, [pc, #44]	; (800b8d0 <vPortEnterCritical+0x5c>)
 800b8a2:	681b      	ldr	r3, [r3, #0]
 800b8a4:	b2db      	uxtb	r3, r3
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d00a      	beq.n	800b8c0 <vPortEnterCritical+0x4c>
	__asm volatile
 800b8aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8ae:	f383 8811 	msr	BASEPRI, r3
 800b8b2:	f3bf 8f6f 	isb	sy
 800b8b6:	f3bf 8f4f 	dsb	sy
 800b8ba:	603b      	str	r3, [r7, #0]
}
 800b8bc:	bf00      	nop
 800b8be:	e7fe      	b.n	800b8be <vPortEnterCritical+0x4a>
	}
}
 800b8c0:	bf00      	nop
 800b8c2:	370c      	adds	r7, #12
 800b8c4:	46bd      	mov	sp, r7
 800b8c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ca:	4770      	bx	lr
 800b8cc:	20000048 	.word	0x20000048
 800b8d0:	e000ed04 	.word	0xe000ed04

0800b8d4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b8d4:	b480      	push	{r7}
 800b8d6:	b083      	sub	sp, #12
 800b8d8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b8da:	4b12      	ldr	r3, [pc, #72]	; (800b924 <vPortExitCritical+0x50>)
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	d10a      	bne.n	800b8f8 <vPortExitCritical+0x24>
	__asm volatile
 800b8e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8e6:	f383 8811 	msr	BASEPRI, r3
 800b8ea:	f3bf 8f6f 	isb	sy
 800b8ee:	f3bf 8f4f 	dsb	sy
 800b8f2:	607b      	str	r3, [r7, #4]
}
 800b8f4:	bf00      	nop
 800b8f6:	e7fe      	b.n	800b8f6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800b8f8:	4b0a      	ldr	r3, [pc, #40]	; (800b924 <vPortExitCritical+0x50>)
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	3b01      	subs	r3, #1
 800b8fe:	4a09      	ldr	r2, [pc, #36]	; (800b924 <vPortExitCritical+0x50>)
 800b900:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b902:	4b08      	ldr	r3, [pc, #32]	; (800b924 <vPortExitCritical+0x50>)
 800b904:	681b      	ldr	r3, [r3, #0]
 800b906:	2b00      	cmp	r3, #0
 800b908:	d105      	bne.n	800b916 <vPortExitCritical+0x42>
 800b90a:	2300      	movs	r3, #0
 800b90c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b90e:	683b      	ldr	r3, [r7, #0]
 800b910:	f383 8811 	msr	BASEPRI, r3
}
 800b914:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b916:	bf00      	nop
 800b918:	370c      	adds	r7, #12
 800b91a:	46bd      	mov	sp, r7
 800b91c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b920:	4770      	bx	lr
 800b922:	bf00      	nop
 800b924:	20000048 	.word	0x20000048
	...

0800b930 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b930:	f3ef 8009 	mrs	r0, PSP
 800b934:	f3bf 8f6f 	isb	sy
 800b938:	4b15      	ldr	r3, [pc, #84]	; (800b990 <pxCurrentTCBConst>)
 800b93a:	681a      	ldr	r2, [r3, #0]
 800b93c:	f01e 0f10 	tst.w	lr, #16
 800b940:	bf08      	it	eq
 800b942:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b946:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b94a:	6010      	str	r0, [r2, #0]
 800b94c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b950:	f04f 0050 	mov.w	r0, #80	; 0x50
 800b954:	f380 8811 	msr	BASEPRI, r0
 800b958:	f3bf 8f4f 	dsb	sy
 800b95c:	f3bf 8f6f 	isb	sy
 800b960:	f7fe fea8 	bl	800a6b4 <vTaskSwitchContext>
 800b964:	f04f 0000 	mov.w	r0, #0
 800b968:	f380 8811 	msr	BASEPRI, r0
 800b96c:	bc09      	pop	{r0, r3}
 800b96e:	6819      	ldr	r1, [r3, #0]
 800b970:	6808      	ldr	r0, [r1, #0]
 800b972:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b976:	f01e 0f10 	tst.w	lr, #16
 800b97a:	bf08      	it	eq
 800b97c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b980:	f380 8809 	msr	PSP, r0
 800b984:	f3bf 8f6f 	isb	sy
 800b988:	4770      	bx	lr
 800b98a:	bf00      	nop
 800b98c:	f3af 8000 	nop.w

0800b990 <pxCurrentTCBConst>:
 800b990:	2000086c 	.word	0x2000086c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b994:	bf00      	nop
 800b996:	bf00      	nop

0800b998 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b998:	b580      	push	{r7, lr}
 800b99a:	b082      	sub	sp, #8
 800b99c:	af00      	add	r7, sp, #0
	__asm volatile
 800b99e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9a2:	f383 8811 	msr	BASEPRI, r3
 800b9a6:	f3bf 8f6f 	isb	sy
 800b9aa:	f3bf 8f4f 	dsb	sy
 800b9ae:	607b      	str	r3, [r7, #4]
}
 800b9b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b9b2:	f7fe fdc5 	bl	800a540 <xTaskIncrementTick>
 800b9b6:	4603      	mov	r3, r0
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d003      	beq.n	800b9c4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b9bc:	4b06      	ldr	r3, [pc, #24]	; (800b9d8 <xPortSysTickHandler+0x40>)
 800b9be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b9c2:	601a      	str	r2, [r3, #0]
 800b9c4:	2300      	movs	r3, #0
 800b9c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b9c8:	683b      	ldr	r3, [r7, #0]
 800b9ca:	f383 8811 	msr	BASEPRI, r3
}
 800b9ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b9d0:	bf00      	nop
 800b9d2:	3708      	adds	r7, #8
 800b9d4:	46bd      	mov	sp, r7
 800b9d6:	bd80      	pop	{r7, pc}
 800b9d8:	e000ed04 	.word	0xe000ed04

0800b9dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b9dc:	b480      	push	{r7}
 800b9de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b9e0:	4b0b      	ldr	r3, [pc, #44]	; (800ba10 <vPortSetupTimerInterrupt+0x34>)
 800b9e2:	2200      	movs	r2, #0
 800b9e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b9e6:	4b0b      	ldr	r3, [pc, #44]	; (800ba14 <vPortSetupTimerInterrupt+0x38>)
 800b9e8:	2200      	movs	r2, #0
 800b9ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b9ec:	4b0a      	ldr	r3, [pc, #40]	; (800ba18 <vPortSetupTimerInterrupt+0x3c>)
 800b9ee:	681b      	ldr	r3, [r3, #0]
 800b9f0:	4a0a      	ldr	r2, [pc, #40]	; (800ba1c <vPortSetupTimerInterrupt+0x40>)
 800b9f2:	fba2 2303 	umull	r2, r3, r2, r3
 800b9f6:	099b      	lsrs	r3, r3, #6
 800b9f8:	4a09      	ldr	r2, [pc, #36]	; (800ba20 <vPortSetupTimerInterrupt+0x44>)
 800b9fa:	3b01      	subs	r3, #1
 800b9fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b9fe:	4b04      	ldr	r3, [pc, #16]	; (800ba10 <vPortSetupTimerInterrupt+0x34>)
 800ba00:	2207      	movs	r2, #7
 800ba02:	601a      	str	r2, [r3, #0]
}
 800ba04:	bf00      	nop
 800ba06:	46bd      	mov	sp, r7
 800ba08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba0c:	4770      	bx	lr
 800ba0e:	bf00      	nop
 800ba10:	e000e010 	.word	0xe000e010
 800ba14:	e000e018 	.word	0xe000e018
 800ba18:	20000000 	.word	0x20000000
 800ba1c:	10624dd3 	.word	0x10624dd3
 800ba20:	e000e014 	.word	0xe000e014

0800ba24 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800ba24:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800ba34 <vPortEnableVFP+0x10>
 800ba28:	6801      	ldr	r1, [r0, #0]
 800ba2a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800ba2e:	6001      	str	r1, [r0, #0]
 800ba30:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800ba32:	bf00      	nop
 800ba34:	e000ed88 	.word	0xe000ed88

0800ba38 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800ba38:	b480      	push	{r7}
 800ba3a:	b085      	sub	sp, #20
 800ba3c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800ba3e:	f3ef 8305 	mrs	r3, IPSR
 800ba42:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800ba44:	68fb      	ldr	r3, [r7, #12]
 800ba46:	2b0f      	cmp	r3, #15
 800ba48:	d914      	bls.n	800ba74 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800ba4a:	4a17      	ldr	r2, [pc, #92]	; (800baa8 <vPortValidateInterruptPriority+0x70>)
 800ba4c:	68fb      	ldr	r3, [r7, #12]
 800ba4e:	4413      	add	r3, r2
 800ba50:	781b      	ldrb	r3, [r3, #0]
 800ba52:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800ba54:	4b15      	ldr	r3, [pc, #84]	; (800baac <vPortValidateInterruptPriority+0x74>)
 800ba56:	781b      	ldrb	r3, [r3, #0]
 800ba58:	7afa      	ldrb	r2, [r7, #11]
 800ba5a:	429a      	cmp	r2, r3
 800ba5c:	d20a      	bcs.n	800ba74 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800ba5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba62:	f383 8811 	msr	BASEPRI, r3
 800ba66:	f3bf 8f6f 	isb	sy
 800ba6a:	f3bf 8f4f 	dsb	sy
 800ba6e:	607b      	str	r3, [r7, #4]
}
 800ba70:	bf00      	nop
 800ba72:	e7fe      	b.n	800ba72 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800ba74:	4b0e      	ldr	r3, [pc, #56]	; (800bab0 <vPortValidateInterruptPriority+0x78>)
 800ba76:	681b      	ldr	r3, [r3, #0]
 800ba78:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800ba7c:	4b0d      	ldr	r3, [pc, #52]	; (800bab4 <vPortValidateInterruptPriority+0x7c>)
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	429a      	cmp	r2, r3
 800ba82:	d90a      	bls.n	800ba9a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800ba84:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba88:	f383 8811 	msr	BASEPRI, r3
 800ba8c:	f3bf 8f6f 	isb	sy
 800ba90:	f3bf 8f4f 	dsb	sy
 800ba94:	603b      	str	r3, [r7, #0]
}
 800ba96:	bf00      	nop
 800ba98:	e7fe      	b.n	800ba98 <vPortValidateInterruptPriority+0x60>
	}
 800ba9a:	bf00      	nop
 800ba9c:	3714      	adds	r7, #20
 800ba9e:	46bd      	mov	sp, r7
 800baa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baa4:	4770      	bx	lr
 800baa6:	bf00      	nop
 800baa8:	e000e3f0 	.word	0xe000e3f0
 800baac:	20000e98 	.word	0x20000e98
 800bab0:	e000ed0c 	.word	0xe000ed0c
 800bab4:	20000e9c 	.word	0x20000e9c

0800bab8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800bab8:	b580      	push	{r7, lr}
 800baba:	b08a      	sub	sp, #40	; 0x28
 800babc:	af00      	add	r7, sp, #0
 800babe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800bac0:	2300      	movs	r3, #0
 800bac2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800bac4:	f7fe fc6e 	bl	800a3a4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800bac8:	4b5b      	ldr	r3, [pc, #364]	; (800bc38 <pvPortMalloc+0x180>)
 800baca:	681b      	ldr	r3, [r3, #0]
 800bacc:	2b00      	cmp	r3, #0
 800bace:	d101      	bne.n	800bad4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800bad0:	f000 f920 	bl	800bd14 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800bad4:	4b59      	ldr	r3, [pc, #356]	; (800bc3c <pvPortMalloc+0x184>)
 800bad6:	681a      	ldr	r2, [r3, #0]
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	4013      	ands	r3, r2
 800badc:	2b00      	cmp	r3, #0
 800bade:	f040 8093 	bne.w	800bc08 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	2b00      	cmp	r3, #0
 800bae6:	d01d      	beq.n	800bb24 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800bae8:	2208      	movs	r2, #8
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	4413      	add	r3, r2
 800baee:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	f003 0307 	and.w	r3, r3, #7
 800baf6:	2b00      	cmp	r3, #0
 800baf8:	d014      	beq.n	800bb24 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	f023 0307 	bic.w	r3, r3, #7
 800bb00:	3308      	adds	r3, #8
 800bb02:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	f003 0307 	and.w	r3, r3, #7
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	d00a      	beq.n	800bb24 <pvPortMalloc+0x6c>
	__asm volatile
 800bb0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb12:	f383 8811 	msr	BASEPRI, r3
 800bb16:	f3bf 8f6f 	isb	sy
 800bb1a:	f3bf 8f4f 	dsb	sy
 800bb1e:	617b      	str	r3, [r7, #20]
}
 800bb20:	bf00      	nop
 800bb22:	e7fe      	b.n	800bb22 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	2b00      	cmp	r3, #0
 800bb28:	d06e      	beq.n	800bc08 <pvPortMalloc+0x150>
 800bb2a:	4b45      	ldr	r3, [pc, #276]	; (800bc40 <pvPortMalloc+0x188>)
 800bb2c:	681b      	ldr	r3, [r3, #0]
 800bb2e:	687a      	ldr	r2, [r7, #4]
 800bb30:	429a      	cmp	r2, r3
 800bb32:	d869      	bhi.n	800bc08 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800bb34:	4b43      	ldr	r3, [pc, #268]	; (800bc44 <pvPortMalloc+0x18c>)
 800bb36:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800bb38:	4b42      	ldr	r3, [pc, #264]	; (800bc44 <pvPortMalloc+0x18c>)
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800bb3e:	e004      	b.n	800bb4a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800bb40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb42:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800bb44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb46:	681b      	ldr	r3, [r3, #0]
 800bb48:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800bb4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb4c:	685b      	ldr	r3, [r3, #4]
 800bb4e:	687a      	ldr	r2, [r7, #4]
 800bb50:	429a      	cmp	r2, r3
 800bb52:	d903      	bls.n	800bb5c <pvPortMalloc+0xa4>
 800bb54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	2b00      	cmp	r3, #0
 800bb5a:	d1f1      	bne.n	800bb40 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800bb5c:	4b36      	ldr	r3, [pc, #216]	; (800bc38 <pvPortMalloc+0x180>)
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bb62:	429a      	cmp	r2, r3
 800bb64:	d050      	beq.n	800bc08 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800bb66:	6a3b      	ldr	r3, [r7, #32]
 800bb68:	681b      	ldr	r3, [r3, #0]
 800bb6a:	2208      	movs	r2, #8
 800bb6c:	4413      	add	r3, r2
 800bb6e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800bb70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb72:	681a      	ldr	r2, [r3, #0]
 800bb74:	6a3b      	ldr	r3, [r7, #32]
 800bb76:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800bb78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb7a:	685a      	ldr	r2, [r3, #4]
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	1ad2      	subs	r2, r2, r3
 800bb80:	2308      	movs	r3, #8
 800bb82:	005b      	lsls	r3, r3, #1
 800bb84:	429a      	cmp	r2, r3
 800bb86:	d91f      	bls.n	800bbc8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800bb88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	4413      	add	r3, r2
 800bb8e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800bb90:	69bb      	ldr	r3, [r7, #24]
 800bb92:	f003 0307 	and.w	r3, r3, #7
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d00a      	beq.n	800bbb0 <pvPortMalloc+0xf8>
	__asm volatile
 800bb9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb9e:	f383 8811 	msr	BASEPRI, r3
 800bba2:	f3bf 8f6f 	isb	sy
 800bba6:	f3bf 8f4f 	dsb	sy
 800bbaa:	613b      	str	r3, [r7, #16]
}
 800bbac:	bf00      	nop
 800bbae:	e7fe      	b.n	800bbae <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800bbb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbb2:	685a      	ldr	r2, [r3, #4]
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	1ad2      	subs	r2, r2, r3
 800bbb8:	69bb      	ldr	r3, [r7, #24]
 800bbba:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800bbbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbbe:	687a      	ldr	r2, [r7, #4]
 800bbc0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800bbc2:	69b8      	ldr	r0, [r7, #24]
 800bbc4:	f000 f908 	bl	800bdd8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800bbc8:	4b1d      	ldr	r3, [pc, #116]	; (800bc40 <pvPortMalloc+0x188>)
 800bbca:	681a      	ldr	r2, [r3, #0]
 800bbcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbce:	685b      	ldr	r3, [r3, #4]
 800bbd0:	1ad3      	subs	r3, r2, r3
 800bbd2:	4a1b      	ldr	r2, [pc, #108]	; (800bc40 <pvPortMalloc+0x188>)
 800bbd4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800bbd6:	4b1a      	ldr	r3, [pc, #104]	; (800bc40 <pvPortMalloc+0x188>)
 800bbd8:	681a      	ldr	r2, [r3, #0]
 800bbda:	4b1b      	ldr	r3, [pc, #108]	; (800bc48 <pvPortMalloc+0x190>)
 800bbdc:	681b      	ldr	r3, [r3, #0]
 800bbde:	429a      	cmp	r2, r3
 800bbe0:	d203      	bcs.n	800bbea <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800bbe2:	4b17      	ldr	r3, [pc, #92]	; (800bc40 <pvPortMalloc+0x188>)
 800bbe4:	681b      	ldr	r3, [r3, #0]
 800bbe6:	4a18      	ldr	r2, [pc, #96]	; (800bc48 <pvPortMalloc+0x190>)
 800bbe8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800bbea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbec:	685a      	ldr	r2, [r3, #4]
 800bbee:	4b13      	ldr	r3, [pc, #76]	; (800bc3c <pvPortMalloc+0x184>)
 800bbf0:	681b      	ldr	r3, [r3, #0]
 800bbf2:	431a      	orrs	r2, r3
 800bbf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbf6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800bbf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbfa:	2200      	movs	r2, #0
 800bbfc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800bbfe:	4b13      	ldr	r3, [pc, #76]	; (800bc4c <pvPortMalloc+0x194>)
 800bc00:	681b      	ldr	r3, [r3, #0]
 800bc02:	3301      	adds	r3, #1
 800bc04:	4a11      	ldr	r2, [pc, #68]	; (800bc4c <pvPortMalloc+0x194>)
 800bc06:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800bc08:	f7fe fbda 	bl	800a3c0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800bc0c:	69fb      	ldr	r3, [r7, #28]
 800bc0e:	f003 0307 	and.w	r3, r3, #7
 800bc12:	2b00      	cmp	r3, #0
 800bc14:	d00a      	beq.n	800bc2c <pvPortMalloc+0x174>
	__asm volatile
 800bc16:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc1a:	f383 8811 	msr	BASEPRI, r3
 800bc1e:	f3bf 8f6f 	isb	sy
 800bc22:	f3bf 8f4f 	dsb	sy
 800bc26:	60fb      	str	r3, [r7, #12]
}
 800bc28:	bf00      	nop
 800bc2a:	e7fe      	b.n	800bc2a <pvPortMalloc+0x172>
	return pvReturn;
 800bc2c:	69fb      	ldr	r3, [r7, #28]
}
 800bc2e:	4618      	mov	r0, r3
 800bc30:	3728      	adds	r7, #40	; 0x28
 800bc32:	46bd      	mov	sp, r7
 800bc34:	bd80      	pop	{r7, pc}
 800bc36:	bf00      	nop
 800bc38:	20004aa8 	.word	0x20004aa8
 800bc3c:	20004abc 	.word	0x20004abc
 800bc40:	20004aac 	.word	0x20004aac
 800bc44:	20004aa0 	.word	0x20004aa0
 800bc48:	20004ab0 	.word	0x20004ab0
 800bc4c:	20004ab4 	.word	0x20004ab4

0800bc50 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800bc50:	b580      	push	{r7, lr}
 800bc52:	b086      	sub	sp, #24
 800bc54:	af00      	add	r7, sp, #0
 800bc56:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	d04d      	beq.n	800bcfe <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800bc62:	2308      	movs	r3, #8
 800bc64:	425b      	negs	r3, r3
 800bc66:	697a      	ldr	r2, [r7, #20]
 800bc68:	4413      	add	r3, r2
 800bc6a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800bc6c:	697b      	ldr	r3, [r7, #20]
 800bc6e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800bc70:	693b      	ldr	r3, [r7, #16]
 800bc72:	685a      	ldr	r2, [r3, #4]
 800bc74:	4b24      	ldr	r3, [pc, #144]	; (800bd08 <vPortFree+0xb8>)
 800bc76:	681b      	ldr	r3, [r3, #0]
 800bc78:	4013      	ands	r3, r2
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d10a      	bne.n	800bc94 <vPortFree+0x44>
	__asm volatile
 800bc7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc82:	f383 8811 	msr	BASEPRI, r3
 800bc86:	f3bf 8f6f 	isb	sy
 800bc8a:	f3bf 8f4f 	dsb	sy
 800bc8e:	60fb      	str	r3, [r7, #12]
}
 800bc90:	bf00      	nop
 800bc92:	e7fe      	b.n	800bc92 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800bc94:	693b      	ldr	r3, [r7, #16]
 800bc96:	681b      	ldr	r3, [r3, #0]
 800bc98:	2b00      	cmp	r3, #0
 800bc9a:	d00a      	beq.n	800bcb2 <vPortFree+0x62>
	__asm volatile
 800bc9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bca0:	f383 8811 	msr	BASEPRI, r3
 800bca4:	f3bf 8f6f 	isb	sy
 800bca8:	f3bf 8f4f 	dsb	sy
 800bcac:	60bb      	str	r3, [r7, #8]
}
 800bcae:	bf00      	nop
 800bcb0:	e7fe      	b.n	800bcb0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800bcb2:	693b      	ldr	r3, [r7, #16]
 800bcb4:	685a      	ldr	r2, [r3, #4]
 800bcb6:	4b14      	ldr	r3, [pc, #80]	; (800bd08 <vPortFree+0xb8>)
 800bcb8:	681b      	ldr	r3, [r3, #0]
 800bcba:	4013      	ands	r3, r2
 800bcbc:	2b00      	cmp	r3, #0
 800bcbe:	d01e      	beq.n	800bcfe <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800bcc0:	693b      	ldr	r3, [r7, #16]
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	2b00      	cmp	r3, #0
 800bcc6:	d11a      	bne.n	800bcfe <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800bcc8:	693b      	ldr	r3, [r7, #16]
 800bcca:	685a      	ldr	r2, [r3, #4]
 800bccc:	4b0e      	ldr	r3, [pc, #56]	; (800bd08 <vPortFree+0xb8>)
 800bcce:	681b      	ldr	r3, [r3, #0]
 800bcd0:	43db      	mvns	r3, r3
 800bcd2:	401a      	ands	r2, r3
 800bcd4:	693b      	ldr	r3, [r7, #16]
 800bcd6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800bcd8:	f7fe fb64 	bl	800a3a4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800bcdc:	693b      	ldr	r3, [r7, #16]
 800bcde:	685a      	ldr	r2, [r3, #4]
 800bce0:	4b0a      	ldr	r3, [pc, #40]	; (800bd0c <vPortFree+0xbc>)
 800bce2:	681b      	ldr	r3, [r3, #0]
 800bce4:	4413      	add	r3, r2
 800bce6:	4a09      	ldr	r2, [pc, #36]	; (800bd0c <vPortFree+0xbc>)
 800bce8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800bcea:	6938      	ldr	r0, [r7, #16]
 800bcec:	f000 f874 	bl	800bdd8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800bcf0:	4b07      	ldr	r3, [pc, #28]	; (800bd10 <vPortFree+0xc0>)
 800bcf2:	681b      	ldr	r3, [r3, #0]
 800bcf4:	3301      	adds	r3, #1
 800bcf6:	4a06      	ldr	r2, [pc, #24]	; (800bd10 <vPortFree+0xc0>)
 800bcf8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800bcfa:	f7fe fb61 	bl	800a3c0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800bcfe:	bf00      	nop
 800bd00:	3718      	adds	r7, #24
 800bd02:	46bd      	mov	sp, r7
 800bd04:	bd80      	pop	{r7, pc}
 800bd06:	bf00      	nop
 800bd08:	20004abc 	.word	0x20004abc
 800bd0c:	20004aac 	.word	0x20004aac
 800bd10:	20004ab8 	.word	0x20004ab8

0800bd14 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800bd14:	b480      	push	{r7}
 800bd16:	b085      	sub	sp, #20
 800bd18:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800bd1a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800bd1e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800bd20:	4b27      	ldr	r3, [pc, #156]	; (800bdc0 <prvHeapInit+0xac>)
 800bd22:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800bd24:	68fb      	ldr	r3, [r7, #12]
 800bd26:	f003 0307 	and.w	r3, r3, #7
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d00c      	beq.n	800bd48 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800bd2e:	68fb      	ldr	r3, [r7, #12]
 800bd30:	3307      	adds	r3, #7
 800bd32:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800bd34:	68fb      	ldr	r3, [r7, #12]
 800bd36:	f023 0307 	bic.w	r3, r3, #7
 800bd3a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800bd3c:	68ba      	ldr	r2, [r7, #8]
 800bd3e:	68fb      	ldr	r3, [r7, #12]
 800bd40:	1ad3      	subs	r3, r2, r3
 800bd42:	4a1f      	ldr	r2, [pc, #124]	; (800bdc0 <prvHeapInit+0xac>)
 800bd44:	4413      	add	r3, r2
 800bd46:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800bd48:	68fb      	ldr	r3, [r7, #12]
 800bd4a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800bd4c:	4a1d      	ldr	r2, [pc, #116]	; (800bdc4 <prvHeapInit+0xb0>)
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800bd52:	4b1c      	ldr	r3, [pc, #112]	; (800bdc4 <prvHeapInit+0xb0>)
 800bd54:	2200      	movs	r2, #0
 800bd56:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	68ba      	ldr	r2, [r7, #8]
 800bd5c:	4413      	add	r3, r2
 800bd5e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800bd60:	2208      	movs	r2, #8
 800bd62:	68fb      	ldr	r3, [r7, #12]
 800bd64:	1a9b      	subs	r3, r3, r2
 800bd66:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800bd68:	68fb      	ldr	r3, [r7, #12]
 800bd6a:	f023 0307 	bic.w	r3, r3, #7
 800bd6e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800bd70:	68fb      	ldr	r3, [r7, #12]
 800bd72:	4a15      	ldr	r2, [pc, #84]	; (800bdc8 <prvHeapInit+0xb4>)
 800bd74:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800bd76:	4b14      	ldr	r3, [pc, #80]	; (800bdc8 <prvHeapInit+0xb4>)
 800bd78:	681b      	ldr	r3, [r3, #0]
 800bd7a:	2200      	movs	r2, #0
 800bd7c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800bd7e:	4b12      	ldr	r3, [pc, #72]	; (800bdc8 <prvHeapInit+0xb4>)
 800bd80:	681b      	ldr	r3, [r3, #0]
 800bd82:	2200      	movs	r2, #0
 800bd84:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800bd8a:	683b      	ldr	r3, [r7, #0]
 800bd8c:	68fa      	ldr	r2, [r7, #12]
 800bd8e:	1ad2      	subs	r2, r2, r3
 800bd90:	683b      	ldr	r3, [r7, #0]
 800bd92:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800bd94:	4b0c      	ldr	r3, [pc, #48]	; (800bdc8 <prvHeapInit+0xb4>)
 800bd96:	681a      	ldr	r2, [r3, #0]
 800bd98:	683b      	ldr	r3, [r7, #0]
 800bd9a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800bd9c:	683b      	ldr	r3, [r7, #0]
 800bd9e:	685b      	ldr	r3, [r3, #4]
 800bda0:	4a0a      	ldr	r2, [pc, #40]	; (800bdcc <prvHeapInit+0xb8>)
 800bda2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800bda4:	683b      	ldr	r3, [r7, #0]
 800bda6:	685b      	ldr	r3, [r3, #4]
 800bda8:	4a09      	ldr	r2, [pc, #36]	; (800bdd0 <prvHeapInit+0xbc>)
 800bdaa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800bdac:	4b09      	ldr	r3, [pc, #36]	; (800bdd4 <prvHeapInit+0xc0>)
 800bdae:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800bdb2:	601a      	str	r2, [r3, #0]
}
 800bdb4:	bf00      	nop
 800bdb6:	3714      	adds	r7, #20
 800bdb8:	46bd      	mov	sp, r7
 800bdba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdbe:	4770      	bx	lr
 800bdc0:	20000ea0 	.word	0x20000ea0
 800bdc4:	20004aa0 	.word	0x20004aa0
 800bdc8:	20004aa8 	.word	0x20004aa8
 800bdcc:	20004ab0 	.word	0x20004ab0
 800bdd0:	20004aac 	.word	0x20004aac
 800bdd4:	20004abc 	.word	0x20004abc

0800bdd8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800bdd8:	b480      	push	{r7}
 800bdda:	b085      	sub	sp, #20
 800bddc:	af00      	add	r7, sp, #0
 800bdde:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800bde0:	4b28      	ldr	r3, [pc, #160]	; (800be84 <prvInsertBlockIntoFreeList+0xac>)
 800bde2:	60fb      	str	r3, [r7, #12]
 800bde4:	e002      	b.n	800bdec <prvInsertBlockIntoFreeList+0x14>
 800bde6:	68fb      	ldr	r3, [r7, #12]
 800bde8:	681b      	ldr	r3, [r3, #0]
 800bdea:	60fb      	str	r3, [r7, #12]
 800bdec:	68fb      	ldr	r3, [r7, #12]
 800bdee:	681b      	ldr	r3, [r3, #0]
 800bdf0:	687a      	ldr	r2, [r7, #4]
 800bdf2:	429a      	cmp	r2, r3
 800bdf4:	d8f7      	bhi.n	800bde6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800bdf6:	68fb      	ldr	r3, [r7, #12]
 800bdf8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800bdfa:	68fb      	ldr	r3, [r7, #12]
 800bdfc:	685b      	ldr	r3, [r3, #4]
 800bdfe:	68ba      	ldr	r2, [r7, #8]
 800be00:	4413      	add	r3, r2
 800be02:	687a      	ldr	r2, [r7, #4]
 800be04:	429a      	cmp	r2, r3
 800be06:	d108      	bne.n	800be1a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800be08:	68fb      	ldr	r3, [r7, #12]
 800be0a:	685a      	ldr	r2, [r3, #4]
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	685b      	ldr	r3, [r3, #4]
 800be10:	441a      	add	r2, r3
 800be12:	68fb      	ldr	r3, [r7, #12]
 800be14:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800be16:	68fb      	ldr	r3, [r7, #12]
 800be18:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	685b      	ldr	r3, [r3, #4]
 800be22:	68ba      	ldr	r2, [r7, #8]
 800be24:	441a      	add	r2, r3
 800be26:	68fb      	ldr	r3, [r7, #12]
 800be28:	681b      	ldr	r3, [r3, #0]
 800be2a:	429a      	cmp	r2, r3
 800be2c:	d118      	bne.n	800be60 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800be2e:	68fb      	ldr	r3, [r7, #12]
 800be30:	681a      	ldr	r2, [r3, #0]
 800be32:	4b15      	ldr	r3, [pc, #84]	; (800be88 <prvInsertBlockIntoFreeList+0xb0>)
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	429a      	cmp	r2, r3
 800be38:	d00d      	beq.n	800be56 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	685a      	ldr	r2, [r3, #4]
 800be3e:	68fb      	ldr	r3, [r7, #12]
 800be40:	681b      	ldr	r3, [r3, #0]
 800be42:	685b      	ldr	r3, [r3, #4]
 800be44:	441a      	add	r2, r3
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800be4a:	68fb      	ldr	r3, [r7, #12]
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	681a      	ldr	r2, [r3, #0]
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	601a      	str	r2, [r3, #0]
 800be54:	e008      	b.n	800be68 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800be56:	4b0c      	ldr	r3, [pc, #48]	; (800be88 <prvInsertBlockIntoFreeList+0xb0>)
 800be58:	681a      	ldr	r2, [r3, #0]
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	601a      	str	r2, [r3, #0]
 800be5e:	e003      	b.n	800be68 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800be60:	68fb      	ldr	r3, [r7, #12]
 800be62:	681a      	ldr	r2, [r3, #0]
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800be68:	68fa      	ldr	r2, [r7, #12]
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	429a      	cmp	r2, r3
 800be6e:	d002      	beq.n	800be76 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800be70:	68fb      	ldr	r3, [r7, #12]
 800be72:	687a      	ldr	r2, [r7, #4]
 800be74:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800be76:	bf00      	nop
 800be78:	3714      	adds	r7, #20
 800be7a:	46bd      	mov	sp, r7
 800be7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be80:	4770      	bx	lr
 800be82:	bf00      	nop
 800be84:	20004aa0 	.word	0x20004aa0
 800be88:	20004aa8 	.word	0x20004aa8

0800be8c <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 800be8c:	b580      	push	{r7, lr}
 800be8e:	b084      	sub	sp, #16
 800be90:	af00      	add	r7, sp, #0
 800be92:	6078      	str	r0, [r7, #4]
 800be94:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 800be96:	f007 fa97 	bl	80133c8 <sys_timeouts_sleeptime>
 800be9a:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 800be9c:	68fb      	ldr	r3, [r7, #12]
 800be9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bea2:	d10b      	bne.n	800bebc <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 800bea4:	4813      	ldr	r0, [pc, #76]	; (800bef4 <tcpip_timeouts_mbox_fetch+0x68>)
 800bea6:	f00c f99e 	bl	80181e6 <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 800beaa:	2200      	movs	r2, #0
 800beac:	6839      	ldr	r1, [r7, #0]
 800beae:	6878      	ldr	r0, [r7, #4]
 800beb0:	f00c f926 	bl	8018100 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 800beb4:	480f      	ldr	r0, [pc, #60]	; (800bef4 <tcpip_timeouts_mbox_fetch+0x68>)
 800beb6:	f00c f987 	bl	80181c8 <sys_mutex_lock>
    return;
 800beba:	e018      	b.n	800beee <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 800bebc:	68fb      	ldr	r3, [r7, #12]
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	d102      	bne.n	800bec8 <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 800bec2:	f007 fa47 	bl	8013354 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 800bec6:	e7e6      	b.n	800be96 <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 800bec8:	480a      	ldr	r0, [pc, #40]	; (800bef4 <tcpip_timeouts_mbox_fetch+0x68>)
 800beca:	f00c f98c 	bl	80181e6 <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 800bece:	68fa      	ldr	r2, [r7, #12]
 800bed0:	6839      	ldr	r1, [r7, #0]
 800bed2:	6878      	ldr	r0, [r7, #4]
 800bed4:	f00c f914 	bl	8018100 <sys_arch_mbox_fetch>
 800bed8:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 800beda:	4806      	ldr	r0, [pc, #24]	; (800bef4 <tcpip_timeouts_mbox_fetch+0x68>)
 800bedc:	f00c f974 	bl	80181c8 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 800bee0:	68bb      	ldr	r3, [r7, #8]
 800bee2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bee6:	d102      	bne.n	800beee <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 800bee8:	f007 fa34 	bl	8013354 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 800beec:	e7d3      	b.n	800be96 <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 800beee:	3710      	adds	r7, #16
 800bef0:	46bd      	mov	sp, r7
 800bef2:	bd80      	pop	{r7, pc}
 800bef4:	200086f0 	.word	0x200086f0

0800bef8 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 800bef8:	b580      	push	{r7, lr}
 800befa:	b084      	sub	sp, #16
 800befc:	af00      	add	r7, sp, #0
 800befe:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 800bf00:	4810      	ldr	r0, [pc, #64]	; (800bf44 <tcpip_thread+0x4c>)
 800bf02:	f00c f961 	bl	80181c8 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 800bf06:	4b10      	ldr	r3, [pc, #64]	; (800bf48 <tcpip_thread+0x50>)
 800bf08:	681b      	ldr	r3, [r3, #0]
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	d005      	beq.n	800bf1a <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 800bf0e:	4b0e      	ldr	r3, [pc, #56]	; (800bf48 <tcpip_thread+0x50>)
 800bf10:	681b      	ldr	r3, [r3, #0]
 800bf12:	4a0e      	ldr	r2, [pc, #56]	; (800bf4c <tcpip_thread+0x54>)
 800bf14:	6812      	ldr	r2, [r2, #0]
 800bf16:	4610      	mov	r0, r2
 800bf18:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 800bf1a:	f107 030c 	add.w	r3, r7, #12
 800bf1e:	4619      	mov	r1, r3
 800bf20:	480b      	ldr	r0, [pc, #44]	; (800bf50 <tcpip_thread+0x58>)
 800bf22:	f7ff ffb3 	bl	800be8c <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 800bf26:	68fb      	ldr	r3, [r7, #12]
 800bf28:	2b00      	cmp	r3, #0
 800bf2a:	d106      	bne.n	800bf3a <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800bf2c:	4b09      	ldr	r3, [pc, #36]	; (800bf54 <tcpip_thread+0x5c>)
 800bf2e:	2291      	movs	r2, #145	; 0x91
 800bf30:	4909      	ldr	r1, [pc, #36]	; (800bf58 <tcpip_thread+0x60>)
 800bf32:	480a      	ldr	r0, [pc, #40]	; (800bf5c <tcpip_thread+0x64>)
 800bf34:	f00c fb3e 	bl	80185b4 <iprintf>
      continue;
 800bf38:	e003      	b.n	800bf42 <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 800bf3a:	68fb      	ldr	r3, [r7, #12]
 800bf3c:	4618      	mov	r0, r3
 800bf3e:	f000 f80f 	bl	800bf60 <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 800bf42:	e7ea      	b.n	800bf1a <tcpip_thread+0x22>
 800bf44:	200086f0 	.word	0x200086f0
 800bf48:	20004ac0 	.word	0x20004ac0
 800bf4c:	20004ac4 	.word	0x20004ac4
 800bf50:	20004ac8 	.word	0x20004ac8
 800bf54:	08019940 	.word	0x08019940
 800bf58:	08019970 	.word	0x08019970
 800bf5c:	08019990 	.word	0x08019990

0800bf60 <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 800bf60:	b580      	push	{r7, lr}
 800bf62:	b082      	sub	sp, #8
 800bf64:	af00      	add	r7, sp, #0
 800bf66:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	781b      	ldrb	r3, [r3, #0]
 800bf6c:	2b02      	cmp	r3, #2
 800bf6e:	d026      	beq.n	800bfbe <tcpip_thread_handle_msg+0x5e>
 800bf70:	2b02      	cmp	r3, #2
 800bf72:	dc2b      	bgt.n	800bfcc <tcpip_thread_handle_msg+0x6c>
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	d002      	beq.n	800bf7e <tcpip_thread_handle_msg+0x1e>
 800bf78:	2b01      	cmp	r3, #1
 800bf7a:	d015      	beq.n	800bfa8 <tcpip_thread_handle_msg+0x48>
 800bf7c:	e026      	b.n	800bfcc <tcpip_thread_handle_msg+0x6c>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	68db      	ldr	r3, [r3, #12]
 800bf82:	687a      	ldr	r2, [r7, #4]
 800bf84:	6850      	ldr	r0, [r2, #4]
 800bf86:	687a      	ldr	r2, [r7, #4]
 800bf88:	6892      	ldr	r2, [r2, #8]
 800bf8a:	4611      	mov	r1, r2
 800bf8c:	4798      	blx	r3
 800bf8e:	4603      	mov	r3, r0
 800bf90:	2b00      	cmp	r3, #0
 800bf92:	d004      	beq.n	800bf9e <tcpip_thread_handle_msg+0x3e>
        pbuf_free(msg->msg.inp.p);
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	685b      	ldr	r3, [r3, #4]
 800bf98:	4618      	mov	r0, r3
 800bf9a:	f001 fcd1 	bl	800d940 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800bf9e:	6879      	ldr	r1, [r7, #4]
 800bfa0:	2009      	movs	r0, #9
 800bfa2:	f000 fe1d 	bl	800cbe0 <memp_free>
      break;
 800bfa6:	e018      	b.n	800bfda <tcpip_thread_handle_msg+0x7a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	685b      	ldr	r3, [r3, #4]
 800bfac:	687a      	ldr	r2, [r7, #4]
 800bfae:	6892      	ldr	r2, [r2, #8]
 800bfb0:	4610      	mov	r0, r2
 800bfb2:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 800bfb4:	6879      	ldr	r1, [r7, #4]
 800bfb6:	2008      	movs	r0, #8
 800bfb8:	f000 fe12 	bl	800cbe0 <memp_free>
      break;
 800bfbc:	e00d      	b.n	800bfda <tcpip_thread_handle_msg+0x7a>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	685b      	ldr	r3, [r3, #4]
 800bfc2:	687a      	ldr	r2, [r7, #4]
 800bfc4:	6892      	ldr	r2, [r2, #8]
 800bfc6:	4610      	mov	r0, r2
 800bfc8:	4798      	blx	r3
      break;
 800bfca:	e006      	b.n	800bfda <tcpip_thread_handle_msg+0x7a>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800bfcc:	4b05      	ldr	r3, [pc, #20]	; (800bfe4 <tcpip_thread_handle_msg+0x84>)
 800bfce:	22cf      	movs	r2, #207	; 0xcf
 800bfd0:	4905      	ldr	r1, [pc, #20]	; (800bfe8 <tcpip_thread_handle_msg+0x88>)
 800bfd2:	4806      	ldr	r0, [pc, #24]	; (800bfec <tcpip_thread_handle_msg+0x8c>)
 800bfd4:	f00c faee 	bl	80185b4 <iprintf>
      break;
 800bfd8:	bf00      	nop
  }
}
 800bfda:	bf00      	nop
 800bfdc:	3708      	adds	r7, #8
 800bfde:	46bd      	mov	sp, r7
 800bfe0:	bd80      	pop	{r7, pc}
 800bfe2:	bf00      	nop
 800bfe4:	08019940 	.word	0x08019940
 800bfe8:	08019970 	.word	0x08019970
 800bfec:	08019990 	.word	0x08019990

0800bff0 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 800bff0:	b580      	push	{r7, lr}
 800bff2:	b086      	sub	sp, #24
 800bff4:	af00      	add	r7, sp, #0
 800bff6:	60f8      	str	r0, [r7, #12]
 800bff8:	60b9      	str	r1, [r7, #8]
 800bffa:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800bffc:	481a      	ldr	r0, [pc, #104]	; (800c068 <tcpip_inpkt+0x78>)
 800bffe:	f00c f8b0 	bl	8018162 <sys_mbox_valid>
 800c002:	4603      	mov	r3, r0
 800c004:	2b00      	cmp	r3, #0
 800c006:	d105      	bne.n	800c014 <tcpip_inpkt+0x24>
 800c008:	4b18      	ldr	r3, [pc, #96]	; (800c06c <tcpip_inpkt+0x7c>)
 800c00a:	22fc      	movs	r2, #252	; 0xfc
 800c00c:	4918      	ldr	r1, [pc, #96]	; (800c070 <tcpip_inpkt+0x80>)
 800c00e:	4819      	ldr	r0, [pc, #100]	; (800c074 <tcpip_inpkt+0x84>)
 800c010:	f00c fad0 	bl	80185b4 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 800c014:	2009      	movs	r0, #9
 800c016:	f000 fd91 	bl	800cb3c <memp_malloc>
 800c01a:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 800c01c:	697b      	ldr	r3, [r7, #20]
 800c01e:	2b00      	cmp	r3, #0
 800c020:	d102      	bne.n	800c028 <tcpip_inpkt+0x38>
    return ERR_MEM;
 800c022:	f04f 33ff 	mov.w	r3, #4294967295
 800c026:	e01a      	b.n	800c05e <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 800c028:	697b      	ldr	r3, [r7, #20]
 800c02a:	2200      	movs	r2, #0
 800c02c:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 800c02e:	697b      	ldr	r3, [r7, #20]
 800c030:	68fa      	ldr	r2, [r7, #12]
 800c032:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 800c034:	697b      	ldr	r3, [r7, #20]
 800c036:	68ba      	ldr	r2, [r7, #8]
 800c038:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 800c03a:	697b      	ldr	r3, [r7, #20]
 800c03c:	687a      	ldr	r2, [r7, #4]
 800c03e:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800c040:	6979      	ldr	r1, [r7, #20]
 800c042:	4809      	ldr	r0, [pc, #36]	; (800c068 <tcpip_inpkt+0x78>)
 800c044:	f00c f842 	bl	80180cc <sys_mbox_trypost>
 800c048:	4603      	mov	r3, r0
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	d006      	beq.n	800c05c <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800c04e:	6979      	ldr	r1, [r7, #20]
 800c050:	2009      	movs	r0, #9
 800c052:	f000 fdc5 	bl	800cbe0 <memp_free>
    return ERR_MEM;
 800c056:	f04f 33ff 	mov.w	r3, #4294967295
 800c05a:	e000      	b.n	800c05e <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 800c05c:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 800c05e:	4618      	mov	r0, r3
 800c060:	3718      	adds	r7, #24
 800c062:	46bd      	mov	sp, r7
 800c064:	bd80      	pop	{r7, pc}
 800c066:	bf00      	nop
 800c068:	20004ac8 	.word	0x20004ac8
 800c06c:	08019940 	.word	0x08019940
 800c070:	080199b8 	.word	0x080199b8
 800c074:	08019990 	.word	0x08019990

0800c078 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 800c078:	b580      	push	{r7, lr}
 800c07a:	b082      	sub	sp, #8
 800c07c:	af00      	add	r7, sp, #0
 800c07e:	6078      	str	r0, [r7, #4]
 800c080:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 800c082:	683b      	ldr	r3, [r7, #0]
 800c084:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800c088:	f003 0318 	and.w	r3, r3, #24
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	d006      	beq.n	800c09e <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 800c090:	4a08      	ldr	r2, [pc, #32]	; (800c0b4 <tcpip_input+0x3c>)
 800c092:	6839      	ldr	r1, [r7, #0]
 800c094:	6878      	ldr	r0, [r7, #4]
 800c096:	f7ff ffab 	bl	800bff0 <tcpip_inpkt>
 800c09a:	4603      	mov	r3, r0
 800c09c:	e005      	b.n	800c0aa <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 800c09e:	4a06      	ldr	r2, [pc, #24]	; (800c0b8 <tcpip_input+0x40>)
 800c0a0:	6839      	ldr	r1, [r7, #0]
 800c0a2:	6878      	ldr	r0, [r7, #4]
 800c0a4:	f7ff ffa4 	bl	800bff0 <tcpip_inpkt>
 800c0a8:	4603      	mov	r3, r0
}
 800c0aa:	4618      	mov	r0, r3
 800c0ac:	3708      	adds	r7, #8
 800c0ae:	46bd      	mov	sp, r7
 800c0b0:	bd80      	pop	{r7, pc}
 800c0b2:	bf00      	nop
 800c0b4:	08017eed 	.word	0x08017eed
 800c0b8:	08016dc5 	.word	0x08016dc5

0800c0bc <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 800c0bc:	b580      	push	{r7, lr}
 800c0be:	b084      	sub	sp, #16
 800c0c0:	af00      	add	r7, sp, #0
 800c0c2:	6078      	str	r0, [r7, #4]
 800c0c4:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800c0c6:	4819      	ldr	r0, [pc, #100]	; (800c12c <tcpip_try_callback+0x70>)
 800c0c8:	f00c f84b 	bl	8018162 <sys_mbox_valid>
 800c0cc:	4603      	mov	r3, r0
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d106      	bne.n	800c0e0 <tcpip_try_callback+0x24>
 800c0d2:	4b17      	ldr	r3, [pc, #92]	; (800c130 <tcpip_try_callback+0x74>)
 800c0d4:	f240 125d 	movw	r2, #349	; 0x15d
 800c0d8:	4916      	ldr	r1, [pc, #88]	; (800c134 <tcpip_try_callback+0x78>)
 800c0da:	4817      	ldr	r0, [pc, #92]	; (800c138 <tcpip_try_callback+0x7c>)
 800c0dc:	f00c fa6a 	bl	80185b4 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 800c0e0:	2008      	movs	r0, #8
 800c0e2:	f000 fd2b 	bl	800cb3c <memp_malloc>
 800c0e6:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 800c0e8:	68fb      	ldr	r3, [r7, #12]
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	d102      	bne.n	800c0f4 <tcpip_try_callback+0x38>
    return ERR_MEM;
 800c0ee:	f04f 33ff 	mov.w	r3, #4294967295
 800c0f2:	e017      	b.n	800c124 <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 800c0f4:	68fb      	ldr	r3, [r7, #12]
 800c0f6:	2201      	movs	r2, #1
 800c0f8:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 800c0fa:	68fb      	ldr	r3, [r7, #12]
 800c0fc:	687a      	ldr	r2, [r7, #4]
 800c0fe:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	683a      	ldr	r2, [r7, #0]
 800c104:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800c106:	68f9      	ldr	r1, [r7, #12]
 800c108:	4808      	ldr	r0, [pc, #32]	; (800c12c <tcpip_try_callback+0x70>)
 800c10a:	f00b ffdf 	bl	80180cc <sys_mbox_trypost>
 800c10e:	4603      	mov	r3, r0
 800c110:	2b00      	cmp	r3, #0
 800c112:	d006      	beq.n	800c122 <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 800c114:	68f9      	ldr	r1, [r7, #12]
 800c116:	2008      	movs	r0, #8
 800c118:	f000 fd62 	bl	800cbe0 <memp_free>
    return ERR_MEM;
 800c11c:	f04f 33ff 	mov.w	r3, #4294967295
 800c120:	e000      	b.n	800c124 <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 800c122:	2300      	movs	r3, #0
}
 800c124:	4618      	mov	r0, r3
 800c126:	3710      	adds	r7, #16
 800c128:	46bd      	mov	sp, r7
 800c12a:	bd80      	pop	{r7, pc}
 800c12c:	20004ac8 	.word	0x20004ac8
 800c130:	08019940 	.word	0x08019940
 800c134:	080199b8 	.word	0x080199b8
 800c138:	08019990 	.word	0x08019990

0800c13c <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 800c13c:	b580      	push	{r7, lr}
 800c13e:	b084      	sub	sp, #16
 800c140:	af02      	add	r7, sp, #8
 800c142:	6078      	str	r0, [r7, #4]
 800c144:	6039      	str	r1, [r7, #0]
  lwip_init();
 800c146:	f000 f871 	bl	800c22c <lwip_init>

  tcpip_init_done = initfunc;
 800c14a:	4a17      	ldr	r2, [pc, #92]	; (800c1a8 <tcpip_init+0x6c>)
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 800c150:	4a16      	ldr	r2, [pc, #88]	; (800c1ac <tcpip_init+0x70>)
 800c152:	683b      	ldr	r3, [r7, #0]
 800c154:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 800c156:	2106      	movs	r1, #6
 800c158:	4815      	ldr	r0, [pc, #84]	; (800c1b0 <tcpip_init+0x74>)
 800c15a:	f00b ff9d 	bl	8018098 <sys_mbox_new>
 800c15e:	4603      	mov	r3, r0
 800c160:	2b00      	cmp	r3, #0
 800c162:	d006      	beq.n	800c172 <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 800c164:	4b13      	ldr	r3, [pc, #76]	; (800c1b4 <tcpip_init+0x78>)
 800c166:	f240 2261 	movw	r2, #609	; 0x261
 800c16a:	4913      	ldr	r1, [pc, #76]	; (800c1b8 <tcpip_init+0x7c>)
 800c16c:	4813      	ldr	r0, [pc, #76]	; (800c1bc <tcpip_init+0x80>)
 800c16e:	f00c fa21 	bl	80185b4 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 800c172:	4813      	ldr	r0, [pc, #76]	; (800c1c0 <tcpip_init+0x84>)
 800c174:	f00c f812 	bl	801819c <sys_mutex_new>
 800c178:	4603      	mov	r3, r0
 800c17a:	2b00      	cmp	r3, #0
 800c17c:	d006      	beq.n	800c18c <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 800c17e:	4b0d      	ldr	r3, [pc, #52]	; (800c1b4 <tcpip_init+0x78>)
 800c180:	f240 2265 	movw	r2, #613	; 0x265
 800c184:	490f      	ldr	r1, [pc, #60]	; (800c1c4 <tcpip_init+0x88>)
 800c186:	480d      	ldr	r0, [pc, #52]	; (800c1bc <tcpip_init+0x80>)
 800c188:	f00c fa14 	bl	80185b4 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 800c18c:	2318      	movs	r3, #24
 800c18e:	9300      	str	r3, [sp, #0]
 800c190:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c194:	2200      	movs	r2, #0
 800c196:	490c      	ldr	r1, [pc, #48]	; (800c1c8 <tcpip_init+0x8c>)
 800c198:	480c      	ldr	r0, [pc, #48]	; (800c1cc <tcpip_init+0x90>)
 800c19a:	f00c f831 	bl	8018200 <sys_thread_new>
}
 800c19e:	bf00      	nop
 800c1a0:	3708      	adds	r7, #8
 800c1a2:	46bd      	mov	sp, r7
 800c1a4:	bd80      	pop	{r7, pc}
 800c1a6:	bf00      	nop
 800c1a8:	20004ac0 	.word	0x20004ac0
 800c1ac:	20004ac4 	.word	0x20004ac4
 800c1b0:	20004ac8 	.word	0x20004ac8
 800c1b4:	08019940 	.word	0x08019940
 800c1b8:	080199c8 	.word	0x080199c8
 800c1bc:	08019990 	.word	0x08019990
 800c1c0:	200086f0 	.word	0x200086f0
 800c1c4:	080199ec 	.word	0x080199ec
 800c1c8:	0800bef9 	.word	0x0800bef9
 800c1cc:	08019a10 	.word	0x08019a10

0800c1d0 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800c1d0:	b480      	push	{r7}
 800c1d2:	b083      	sub	sp, #12
 800c1d4:	af00      	add	r7, sp, #0
 800c1d6:	4603      	mov	r3, r0
 800c1d8:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800c1da:	88fb      	ldrh	r3, [r7, #6]
 800c1dc:	021b      	lsls	r3, r3, #8
 800c1de:	b21a      	sxth	r2, r3
 800c1e0:	88fb      	ldrh	r3, [r7, #6]
 800c1e2:	0a1b      	lsrs	r3, r3, #8
 800c1e4:	b29b      	uxth	r3, r3
 800c1e6:	b21b      	sxth	r3, r3
 800c1e8:	4313      	orrs	r3, r2
 800c1ea:	b21b      	sxth	r3, r3
 800c1ec:	b29b      	uxth	r3, r3
}
 800c1ee:	4618      	mov	r0, r3
 800c1f0:	370c      	adds	r7, #12
 800c1f2:	46bd      	mov	sp, r7
 800c1f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1f8:	4770      	bx	lr

0800c1fa <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800c1fa:	b480      	push	{r7}
 800c1fc:	b083      	sub	sp, #12
 800c1fe:	af00      	add	r7, sp, #0
 800c200:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	061a      	lsls	r2, r3, #24
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	021b      	lsls	r3, r3, #8
 800c20a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800c20e:	431a      	orrs	r2, r3
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	0a1b      	lsrs	r3, r3, #8
 800c214:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800c218:	431a      	orrs	r2, r3
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	0e1b      	lsrs	r3, r3, #24
 800c21e:	4313      	orrs	r3, r2
}
 800c220:	4618      	mov	r0, r3
 800c222:	370c      	adds	r7, #12
 800c224:	46bd      	mov	sp, r7
 800c226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c22a:	4770      	bx	lr

0800c22c <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800c22c:	b580      	push	{r7, lr}
 800c22e:	b082      	sub	sp, #8
 800c230:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800c232:	2300      	movs	r3, #0
 800c234:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 800c236:	f00b ffa5 	bl	8018184 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 800c23a:	f000 f8d5 	bl	800c3e8 <mem_init>
  memp_init();
 800c23e:	f000 fc31 	bl	800caa4 <memp_init>
  pbuf_init();
  netif_init();
 800c242:	f000 fcf7 	bl	800cc34 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800c246:	f007 f8f7 	bl	8013438 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800c24a:	f001 fe23 	bl	800de94 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 800c24e:	f007 f839 	bl	80132c4 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800c252:	bf00      	nop
 800c254:	3708      	adds	r7, #8
 800c256:	46bd      	mov	sp, r7
 800c258:	bd80      	pop	{r7, pc}
	...

0800c25c <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 800c25c:	b480      	push	{r7}
 800c25e:	b083      	sub	sp, #12
 800c260:	af00      	add	r7, sp, #0
 800c262:	4603      	mov	r3, r0
 800c264:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 800c266:	4b05      	ldr	r3, [pc, #20]	; (800c27c <ptr_to_mem+0x20>)
 800c268:	681a      	ldr	r2, [r3, #0]
 800c26a:	88fb      	ldrh	r3, [r7, #6]
 800c26c:	4413      	add	r3, r2
}
 800c26e:	4618      	mov	r0, r3
 800c270:	370c      	adds	r7, #12
 800c272:	46bd      	mov	sp, r7
 800c274:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c278:	4770      	bx	lr
 800c27a:	bf00      	nop
 800c27c:	20004acc 	.word	0x20004acc

0800c280 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 800c280:	b480      	push	{r7}
 800c282:	b083      	sub	sp, #12
 800c284:	af00      	add	r7, sp, #0
 800c286:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 800c288:	4b05      	ldr	r3, [pc, #20]	; (800c2a0 <mem_to_ptr+0x20>)
 800c28a:	681b      	ldr	r3, [r3, #0]
 800c28c:	687a      	ldr	r2, [r7, #4]
 800c28e:	1ad3      	subs	r3, r2, r3
 800c290:	b29b      	uxth	r3, r3
}
 800c292:	4618      	mov	r0, r3
 800c294:	370c      	adds	r7, #12
 800c296:	46bd      	mov	sp, r7
 800c298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c29c:	4770      	bx	lr
 800c29e:	bf00      	nop
 800c2a0:	20004acc 	.word	0x20004acc

0800c2a4 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800c2a4:	b590      	push	{r4, r7, lr}
 800c2a6:	b085      	sub	sp, #20
 800c2a8:	af00      	add	r7, sp, #0
 800c2aa:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800c2ac:	4b45      	ldr	r3, [pc, #276]	; (800c3c4 <plug_holes+0x120>)
 800c2ae:	681b      	ldr	r3, [r3, #0]
 800c2b0:	687a      	ldr	r2, [r7, #4]
 800c2b2:	429a      	cmp	r2, r3
 800c2b4:	d206      	bcs.n	800c2c4 <plug_holes+0x20>
 800c2b6:	4b44      	ldr	r3, [pc, #272]	; (800c3c8 <plug_holes+0x124>)
 800c2b8:	f240 12df 	movw	r2, #479	; 0x1df
 800c2bc:	4943      	ldr	r1, [pc, #268]	; (800c3cc <plug_holes+0x128>)
 800c2be:	4844      	ldr	r0, [pc, #272]	; (800c3d0 <plug_holes+0x12c>)
 800c2c0:	f00c f978 	bl	80185b4 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800c2c4:	4b43      	ldr	r3, [pc, #268]	; (800c3d4 <plug_holes+0x130>)
 800c2c6:	681b      	ldr	r3, [r3, #0]
 800c2c8:	687a      	ldr	r2, [r7, #4]
 800c2ca:	429a      	cmp	r2, r3
 800c2cc:	d306      	bcc.n	800c2dc <plug_holes+0x38>
 800c2ce:	4b3e      	ldr	r3, [pc, #248]	; (800c3c8 <plug_holes+0x124>)
 800c2d0:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800c2d4:	4940      	ldr	r1, [pc, #256]	; (800c3d8 <plug_holes+0x134>)
 800c2d6:	483e      	ldr	r0, [pc, #248]	; (800c3d0 <plug_holes+0x12c>)
 800c2d8:	f00c f96c 	bl	80185b4 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	791b      	ldrb	r3, [r3, #4]
 800c2e0:	2b00      	cmp	r3, #0
 800c2e2:	d006      	beq.n	800c2f2 <plug_holes+0x4e>
 800c2e4:	4b38      	ldr	r3, [pc, #224]	; (800c3c8 <plug_holes+0x124>)
 800c2e6:	f240 12e1 	movw	r2, #481	; 0x1e1
 800c2ea:	493c      	ldr	r1, [pc, #240]	; (800c3dc <plug_holes+0x138>)
 800c2ec:	4838      	ldr	r0, [pc, #224]	; (800c3d0 <plug_holes+0x12c>)
 800c2ee:	f00c f961 	bl	80185b4 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	881b      	ldrh	r3, [r3, #0]
 800c2f6:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800c2fa:	d906      	bls.n	800c30a <plug_holes+0x66>
 800c2fc:	4b32      	ldr	r3, [pc, #200]	; (800c3c8 <plug_holes+0x124>)
 800c2fe:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 800c302:	4937      	ldr	r1, [pc, #220]	; (800c3e0 <plug_holes+0x13c>)
 800c304:	4832      	ldr	r0, [pc, #200]	; (800c3d0 <plug_holes+0x12c>)
 800c306:	f00c f955 	bl	80185b4 <iprintf>

  nmem = ptr_to_mem(mem->next);
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	881b      	ldrh	r3, [r3, #0]
 800c30e:	4618      	mov	r0, r3
 800c310:	f7ff ffa4 	bl	800c25c <ptr_to_mem>
 800c314:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800c316:	687a      	ldr	r2, [r7, #4]
 800c318:	68fb      	ldr	r3, [r7, #12]
 800c31a:	429a      	cmp	r2, r3
 800c31c:	d024      	beq.n	800c368 <plug_holes+0xc4>
 800c31e:	68fb      	ldr	r3, [r7, #12]
 800c320:	791b      	ldrb	r3, [r3, #4]
 800c322:	2b00      	cmp	r3, #0
 800c324:	d120      	bne.n	800c368 <plug_holes+0xc4>
 800c326:	4b2b      	ldr	r3, [pc, #172]	; (800c3d4 <plug_holes+0x130>)
 800c328:	681b      	ldr	r3, [r3, #0]
 800c32a:	68fa      	ldr	r2, [r7, #12]
 800c32c:	429a      	cmp	r2, r3
 800c32e:	d01b      	beq.n	800c368 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800c330:	4b2c      	ldr	r3, [pc, #176]	; (800c3e4 <plug_holes+0x140>)
 800c332:	681b      	ldr	r3, [r3, #0]
 800c334:	68fa      	ldr	r2, [r7, #12]
 800c336:	429a      	cmp	r2, r3
 800c338:	d102      	bne.n	800c340 <plug_holes+0x9c>
      lfree = mem;
 800c33a:	4a2a      	ldr	r2, [pc, #168]	; (800c3e4 <plug_holes+0x140>)
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800c340:	68fb      	ldr	r3, [r7, #12]
 800c342:	881a      	ldrh	r2, [r3, #0]
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800c348:	68fb      	ldr	r3, [r7, #12]
 800c34a:	881b      	ldrh	r3, [r3, #0]
 800c34c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800c350:	d00a      	beq.n	800c368 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800c352:	68fb      	ldr	r3, [r7, #12]
 800c354:	881b      	ldrh	r3, [r3, #0]
 800c356:	4618      	mov	r0, r3
 800c358:	f7ff ff80 	bl	800c25c <ptr_to_mem>
 800c35c:	4604      	mov	r4, r0
 800c35e:	6878      	ldr	r0, [r7, #4]
 800c360:	f7ff ff8e 	bl	800c280 <mem_to_ptr>
 800c364:	4603      	mov	r3, r0
 800c366:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	885b      	ldrh	r3, [r3, #2]
 800c36c:	4618      	mov	r0, r3
 800c36e:	f7ff ff75 	bl	800c25c <ptr_to_mem>
 800c372:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800c374:	68ba      	ldr	r2, [r7, #8]
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	429a      	cmp	r2, r3
 800c37a:	d01f      	beq.n	800c3bc <plug_holes+0x118>
 800c37c:	68bb      	ldr	r3, [r7, #8]
 800c37e:	791b      	ldrb	r3, [r3, #4]
 800c380:	2b00      	cmp	r3, #0
 800c382:	d11b      	bne.n	800c3bc <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800c384:	4b17      	ldr	r3, [pc, #92]	; (800c3e4 <plug_holes+0x140>)
 800c386:	681b      	ldr	r3, [r3, #0]
 800c388:	687a      	ldr	r2, [r7, #4]
 800c38a:	429a      	cmp	r2, r3
 800c38c:	d102      	bne.n	800c394 <plug_holes+0xf0>
      lfree = pmem;
 800c38e:	4a15      	ldr	r2, [pc, #84]	; (800c3e4 <plug_holes+0x140>)
 800c390:	68bb      	ldr	r3, [r7, #8]
 800c392:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	881a      	ldrh	r2, [r3, #0]
 800c398:	68bb      	ldr	r3, [r7, #8]
 800c39a:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	881b      	ldrh	r3, [r3, #0]
 800c3a0:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800c3a4:	d00a      	beq.n	800c3bc <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	881b      	ldrh	r3, [r3, #0]
 800c3aa:	4618      	mov	r0, r3
 800c3ac:	f7ff ff56 	bl	800c25c <ptr_to_mem>
 800c3b0:	4604      	mov	r4, r0
 800c3b2:	68b8      	ldr	r0, [r7, #8]
 800c3b4:	f7ff ff64 	bl	800c280 <mem_to_ptr>
 800c3b8:	4603      	mov	r3, r0
 800c3ba:	8063      	strh	r3, [r4, #2]
    }
  }
}
 800c3bc:	bf00      	nop
 800c3be:	3714      	adds	r7, #20
 800c3c0:	46bd      	mov	sp, r7
 800c3c2:	bd90      	pop	{r4, r7, pc}
 800c3c4:	20004acc 	.word	0x20004acc
 800c3c8:	08019a20 	.word	0x08019a20
 800c3cc:	08019a50 	.word	0x08019a50
 800c3d0:	08019a68 	.word	0x08019a68
 800c3d4:	20004ad0 	.word	0x20004ad0
 800c3d8:	08019a90 	.word	0x08019a90
 800c3dc:	08019aac 	.word	0x08019aac
 800c3e0:	08019ac8 	.word	0x08019ac8
 800c3e4:	20004ad8 	.word	0x20004ad8

0800c3e8 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800c3e8:	b580      	push	{r7, lr}
 800c3ea:	b082      	sub	sp, #8
 800c3ec:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800c3ee:	4b1f      	ldr	r3, [pc, #124]	; (800c46c <mem_init+0x84>)
 800c3f0:	3303      	adds	r3, #3
 800c3f2:	f023 0303 	bic.w	r3, r3, #3
 800c3f6:	461a      	mov	r2, r3
 800c3f8:	4b1d      	ldr	r3, [pc, #116]	; (800c470 <mem_init+0x88>)
 800c3fa:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800c3fc:	4b1c      	ldr	r3, [pc, #112]	; (800c470 <mem_init+0x88>)
 800c3fe:	681b      	ldr	r3, [r3, #0]
 800c400:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800c408:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	2200      	movs	r2, #0
 800c40e:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	2200      	movs	r2, #0
 800c414:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800c416:	f44f 60c8 	mov.w	r0, #1600	; 0x640
 800c41a:	f7ff ff1f 	bl	800c25c <ptr_to_mem>
 800c41e:	4603      	mov	r3, r0
 800c420:	4a14      	ldr	r2, [pc, #80]	; (800c474 <mem_init+0x8c>)
 800c422:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800c424:	4b13      	ldr	r3, [pc, #76]	; (800c474 <mem_init+0x8c>)
 800c426:	681b      	ldr	r3, [r3, #0]
 800c428:	2201      	movs	r2, #1
 800c42a:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800c42c:	4b11      	ldr	r3, [pc, #68]	; (800c474 <mem_init+0x8c>)
 800c42e:	681b      	ldr	r3, [r3, #0]
 800c430:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800c434:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800c436:	4b0f      	ldr	r3, [pc, #60]	; (800c474 <mem_init+0x8c>)
 800c438:	681b      	ldr	r3, [r3, #0]
 800c43a:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800c43e:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800c440:	4b0b      	ldr	r3, [pc, #44]	; (800c470 <mem_init+0x88>)
 800c442:	681b      	ldr	r3, [r3, #0]
 800c444:	4a0c      	ldr	r2, [pc, #48]	; (800c478 <mem_init+0x90>)
 800c446:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 800c448:	480c      	ldr	r0, [pc, #48]	; (800c47c <mem_init+0x94>)
 800c44a:	f00b fea7 	bl	801819c <sys_mutex_new>
 800c44e:	4603      	mov	r3, r0
 800c450:	2b00      	cmp	r3, #0
 800c452:	d006      	beq.n	800c462 <mem_init+0x7a>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 800c454:	4b0a      	ldr	r3, [pc, #40]	; (800c480 <mem_init+0x98>)
 800c456:	f240 221f 	movw	r2, #543	; 0x21f
 800c45a:	490a      	ldr	r1, [pc, #40]	; (800c484 <mem_init+0x9c>)
 800c45c:	480a      	ldr	r0, [pc, #40]	; (800c488 <mem_init+0xa0>)
 800c45e:	f00c f8a9 	bl	80185b4 <iprintf>
  }
}
 800c462:	bf00      	nop
 800c464:	3708      	adds	r7, #8
 800c466:	46bd      	mov	sp, r7
 800c468:	bd80      	pop	{r7, pc}
 800c46a:	bf00      	nop
 800c46c:	2000870c 	.word	0x2000870c
 800c470:	20004acc 	.word	0x20004acc
 800c474:	20004ad0 	.word	0x20004ad0
 800c478:	20004ad8 	.word	0x20004ad8
 800c47c:	20004ad4 	.word	0x20004ad4
 800c480:	08019a20 	.word	0x08019a20
 800c484:	08019af4 	.word	0x08019af4
 800c488:	08019a68 	.word	0x08019a68

0800c48c <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 800c48c:	b580      	push	{r7, lr}
 800c48e:	b086      	sub	sp, #24
 800c490:	af00      	add	r7, sp, #0
 800c492:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 800c494:	6878      	ldr	r0, [r7, #4]
 800c496:	f7ff fef3 	bl	800c280 <mem_to_ptr>
 800c49a:	4603      	mov	r3, r0
 800c49c:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	881b      	ldrh	r3, [r3, #0]
 800c4a2:	4618      	mov	r0, r3
 800c4a4:	f7ff feda 	bl	800c25c <ptr_to_mem>
 800c4a8:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	885b      	ldrh	r3, [r3, #2]
 800c4ae:	4618      	mov	r0, r3
 800c4b0:	f7ff fed4 	bl	800c25c <ptr_to_mem>
 800c4b4:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	881b      	ldrh	r3, [r3, #0]
 800c4ba:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800c4be:	d818      	bhi.n	800c4f2 <mem_link_valid+0x66>
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	885b      	ldrh	r3, [r3, #2]
 800c4c4:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800c4c8:	d813      	bhi.n	800c4f2 <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800c4ce:	8afa      	ldrh	r2, [r7, #22]
 800c4d0:	429a      	cmp	r2, r3
 800c4d2:	d004      	beq.n	800c4de <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800c4d4:	68fb      	ldr	r3, [r7, #12]
 800c4d6:	881b      	ldrh	r3, [r3, #0]
 800c4d8:	8afa      	ldrh	r2, [r7, #22]
 800c4da:	429a      	cmp	r2, r3
 800c4dc:	d109      	bne.n	800c4f2 <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800c4de:	4b08      	ldr	r3, [pc, #32]	; (800c500 <mem_link_valid+0x74>)
 800c4e0:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800c4e2:	693a      	ldr	r2, [r7, #16]
 800c4e4:	429a      	cmp	r2, r3
 800c4e6:	d006      	beq.n	800c4f6 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800c4e8:	693b      	ldr	r3, [r7, #16]
 800c4ea:	885b      	ldrh	r3, [r3, #2]
 800c4ec:	8afa      	ldrh	r2, [r7, #22]
 800c4ee:	429a      	cmp	r2, r3
 800c4f0:	d001      	beq.n	800c4f6 <mem_link_valid+0x6a>
    return 0;
 800c4f2:	2300      	movs	r3, #0
 800c4f4:	e000      	b.n	800c4f8 <mem_link_valid+0x6c>
  }
  return 1;
 800c4f6:	2301      	movs	r3, #1
}
 800c4f8:	4618      	mov	r0, r3
 800c4fa:	3718      	adds	r7, #24
 800c4fc:	46bd      	mov	sp, r7
 800c4fe:	bd80      	pop	{r7, pc}
 800c500:	20004ad0 	.word	0x20004ad0

0800c504 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800c504:	b580      	push	{r7, lr}
 800c506:	b088      	sub	sp, #32
 800c508:	af00      	add	r7, sp, #0
 800c50a:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	2b00      	cmp	r3, #0
 800c510:	d070      	beq.n	800c5f4 <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	f003 0303 	and.w	r3, r3, #3
 800c518:	2b00      	cmp	r3, #0
 800c51a:	d00d      	beq.n	800c538 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 800c51c:	4b37      	ldr	r3, [pc, #220]	; (800c5fc <mem_free+0xf8>)
 800c51e:	f240 2273 	movw	r2, #627	; 0x273
 800c522:	4937      	ldr	r1, [pc, #220]	; (800c600 <mem_free+0xfc>)
 800c524:	4837      	ldr	r0, [pc, #220]	; (800c604 <mem_free+0x100>)
 800c526:	f00c f845 	bl	80185b4 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800c52a:	f00b fe89 	bl	8018240 <sys_arch_protect>
 800c52e:	60f8      	str	r0, [r7, #12]
 800c530:	68f8      	ldr	r0, [r7, #12]
 800c532:	f00b fe93 	bl	801825c <sys_arch_unprotect>
    return;
 800c536:	e05e      	b.n	800c5f6 <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	3b08      	subs	r3, #8
 800c53c:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800c53e:	4b32      	ldr	r3, [pc, #200]	; (800c608 <mem_free+0x104>)
 800c540:	681b      	ldr	r3, [r3, #0]
 800c542:	69fa      	ldr	r2, [r7, #28]
 800c544:	429a      	cmp	r2, r3
 800c546:	d306      	bcc.n	800c556 <mem_free+0x52>
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	f103 020c 	add.w	r2, r3, #12
 800c54e:	4b2f      	ldr	r3, [pc, #188]	; (800c60c <mem_free+0x108>)
 800c550:	681b      	ldr	r3, [r3, #0]
 800c552:	429a      	cmp	r2, r3
 800c554:	d90d      	bls.n	800c572 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 800c556:	4b29      	ldr	r3, [pc, #164]	; (800c5fc <mem_free+0xf8>)
 800c558:	f240 227f 	movw	r2, #639	; 0x27f
 800c55c:	492c      	ldr	r1, [pc, #176]	; (800c610 <mem_free+0x10c>)
 800c55e:	4829      	ldr	r0, [pc, #164]	; (800c604 <mem_free+0x100>)
 800c560:	f00c f828 	bl	80185b4 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800c564:	f00b fe6c 	bl	8018240 <sys_arch_protect>
 800c568:	6138      	str	r0, [r7, #16]
 800c56a:	6938      	ldr	r0, [r7, #16]
 800c56c:	f00b fe76 	bl	801825c <sys_arch_unprotect>
    return;
 800c570:	e041      	b.n	800c5f6 <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800c572:	4828      	ldr	r0, [pc, #160]	; (800c614 <mem_free+0x110>)
 800c574:	f00b fe28 	bl	80181c8 <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 800c578:	69fb      	ldr	r3, [r7, #28]
 800c57a:	791b      	ldrb	r3, [r3, #4]
 800c57c:	2b00      	cmp	r3, #0
 800c57e:	d110      	bne.n	800c5a2 <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 800c580:	4b1e      	ldr	r3, [pc, #120]	; (800c5fc <mem_free+0xf8>)
 800c582:	f44f 7223 	mov.w	r2, #652	; 0x28c
 800c586:	4924      	ldr	r1, [pc, #144]	; (800c618 <mem_free+0x114>)
 800c588:	481e      	ldr	r0, [pc, #120]	; (800c604 <mem_free+0x100>)
 800c58a:	f00c f813 	bl	80185b4 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800c58e:	4821      	ldr	r0, [pc, #132]	; (800c614 <mem_free+0x110>)
 800c590:	f00b fe29 	bl	80181e6 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800c594:	f00b fe54 	bl	8018240 <sys_arch_protect>
 800c598:	6178      	str	r0, [r7, #20]
 800c59a:	6978      	ldr	r0, [r7, #20]
 800c59c:	f00b fe5e 	bl	801825c <sys_arch_unprotect>
    return;
 800c5a0:	e029      	b.n	800c5f6 <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 800c5a2:	69f8      	ldr	r0, [r7, #28]
 800c5a4:	f7ff ff72 	bl	800c48c <mem_link_valid>
 800c5a8:	4603      	mov	r3, r0
 800c5aa:	2b00      	cmp	r3, #0
 800c5ac:	d110      	bne.n	800c5d0 <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 800c5ae:	4b13      	ldr	r3, [pc, #76]	; (800c5fc <mem_free+0xf8>)
 800c5b0:	f240 2295 	movw	r2, #661	; 0x295
 800c5b4:	4919      	ldr	r1, [pc, #100]	; (800c61c <mem_free+0x118>)
 800c5b6:	4813      	ldr	r0, [pc, #76]	; (800c604 <mem_free+0x100>)
 800c5b8:	f00b fffc 	bl	80185b4 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800c5bc:	4815      	ldr	r0, [pc, #84]	; (800c614 <mem_free+0x110>)
 800c5be:	f00b fe12 	bl	80181e6 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800c5c2:	f00b fe3d 	bl	8018240 <sys_arch_protect>
 800c5c6:	61b8      	str	r0, [r7, #24]
 800c5c8:	69b8      	ldr	r0, [r7, #24]
 800c5ca:	f00b fe47 	bl	801825c <sys_arch_unprotect>
    return;
 800c5ce:	e012      	b.n	800c5f6 <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 800c5d0:	69fb      	ldr	r3, [r7, #28]
 800c5d2:	2200      	movs	r2, #0
 800c5d4:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800c5d6:	4b12      	ldr	r3, [pc, #72]	; (800c620 <mem_free+0x11c>)
 800c5d8:	681b      	ldr	r3, [r3, #0]
 800c5da:	69fa      	ldr	r2, [r7, #28]
 800c5dc:	429a      	cmp	r2, r3
 800c5de:	d202      	bcs.n	800c5e6 <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800c5e0:	4a0f      	ldr	r2, [pc, #60]	; (800c620 <mem_free+0x11c>)
 800c5e2:	69fb      	ldr	r3, [r7, #28]
 800c5e4:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800c5e6:	69f8      	ldr	r0, [r7, #28]
 800c5e8:	f7ff fe5c 	bl	800c2a4 <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800c5ec:	4809      	ldr	r0, [pc, #36]	; (800c614 <mem_free+0x110>)
 800c5ee:	f00b fdfa 	bl	80181e6 <sys_mutex_unlock>
 800c5f2:	e000      	b.n	800c5f6 <mem_free+0xf2>
    return;
 800c5f4:	bf00      	nop
}
 800c5f6:	3720      	adds	r7, #32
 800c5f8:	46bd      	mov	sp, r7
 800c5fa:	bd80      	pop	{r7, pc}
 800c5fc:	08019a20 	.word	0x08019a20
 800c600:	08019b10 	.word	0x08019b10
 800c604:	08019a68 	.word	0x08019a68
 800c608:	20004acc 	.word	0x20004acc
 800c60c:	20004ad0 	.word	0x20004ad0
 800c610:	08019b34 	.word	0x08019b34
 800c614:	20004ad4 	.word	0x20004ad4
 800c618:	08019b50 	.word	0x08019b50
 800c61c:	08019b78 	.word	0x08019b78
 800c620:	20004ad8 	.word	0x20004ad8

0800c624 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 800c624:	b580      	push	{r7, lr}
 800c626:	b088      	sub	sp, #32
 800c628:	af00      	add	r7, sp, #0
 800c62a:	6078      	str	r0, [r7, #4]
 800c62c:	460b      	mov	r3, r1
 800c62e:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 800c630:	887b      	ldrh	r3, [r7, #2]
 800c632:	3303      	adds	r3, #3
 800c634:	b29b      	uxth	r3, r3
 800c636:	f023 0303 	bic.w	r3, r3, #3
 800c63a:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 800c63c:	8bfb      	ldrh	r3, [r7, #30]
 800c63e:	2b0b      	cmp	r3, #11
 800c640:	d801      	bhi.n	800c646 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800c642:	230c      	movs	r3, #12
 800c644:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 800c646:	8bfb      	ldrh	r3, [r7, #30]
 800c648:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800c64c:	d803      	bhi.n	800c656 <mem_trim+0x32>
 800c64e:	8bfa      	ldrh	r2, [r7, #30]
 800c650:	887b      	ldrh	r3, [r7, #2]
 800c652:	429a      	cmp	r2, r3
 800c654:	d201      	bcs.n	800c65a <mem_trim+0x36>
    return NULL;
 800c656:	2300      	movs	r3, #0
 800c658:	e0d8      	b.n	800c80c <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800c65a:	4b6e      	ldr	r3, [pc, #440]	; (800c814 <mem_trim+0x1f0>)
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	687a      	ldr	r2, [r7, #4]
 800c660:	429a      	cmp	r2, r3
 800c662:	d304      	bcc.n	800c66e <mem_trim+0x4a>
 800c664:	4b6c      	ldr	r3, [pc, #432]	; (800c818 <mem_trim+0x1f4>)
 800c666:	681b      	ldr	r3, [r3, #0]
 800c668:	687a      	ldr	r2, [r7, #4]
 800c66a:	429a      	cmp	r2, r3
 800c66c:	d306      	bcc.n	800c67c <mem_trim+0x58>
 800c66e:	4b6b      	ldr	r3, [pc, #428]	; (800c81c <mem_trim+0x1f8>)
 800c670:	f240 22d1 	movw	r2, #721	; 0x2d1
 800c674:	496a      	ldr	r1, [pc, #424]	; (800c820 <mem_trim+0x1fc>)
 800c676:	486b      	ldr	r0, [pc, #428]	; (800c824 <mem_trim+0x200>)
 800c678:	f00b ff9c 	bl	80185b4 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800c67c:	4b65      	ldr	r3, [pc, #404]	; (800c814 <mem_trim+0x1f0>)
 800c67e:	681b      	ldr	r3, [r3, #0]
 800c680:	687a      	ldr	r2, [r7, #4]
 800c682:	429a      	cmp	r2, r3
 800c684:	d304      	bcc.n	800c690 <mem_trim+0x6c>
 800c686:	4b64      	ldr	r3, [pc, #400]	; (800c818 <mem_trim+0x1f4>)
 800c688:	681b      	ldr	r3, [r3, #0]
 800c68a:	687a      	ldr	r2, [r7, #4]
 800c68c:	429a      	cmp	r2, r3
 800c68e:	d307      	bcc.n	800c6a0 <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800c690:	f00b fdd6 	bl	8018240 <sys_arch_protect>
 800c694:	60b8      	str	r0, [r7, #8]
 800c696:	68b8      	ldr	r0, [r7, #8]
 800c698:	f00b fde0 	bl	801825c <sys_arch_unprotect>
    return rmem;
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	e0b5      	b.n	800c80c <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	3b08      	subs	r3, #8
 800c6a4:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 800c6a6:	69b8      	ldr	r0, [r7, #24]
 800c6a8:	f7ff fdea 	bl	800c280 <mem_to_ptr>
 800c6ac:	4603      	mov	r3, r0
 800c6ae:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800c6b0:	69bb      	ldr	r3, [r7, #24]
 800c6b2:	881a      	ldrh	r2, [r3, #0]
 800c6b4:	8afb      	ldrh	r3, [r7, #22]
 800c6b6:	1ad3      	subs	r3, r2, r3
 800c6b8:	b29b      	uxth	r3, r3
 800c6ba:	3b08      	subs	r3, #8
 800c6bc:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800c6be:	8bfa      	ldrh	r2, [r7, #30]
 800c6c0:	8abb      	ldrh	r3, [r7, #20]
 800c6c2:	429a      	cmp	r2, r3
 800c6c4:	d906      	bls.n	800c6d4 <mem_trim+0xb0>
 800c6c6:	4b55      	ldr	r3, [pc, #340]	; (800c81c <mem_trim+0x1f8>)
 800c6c8:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 800c6cc:	4956      	ldr	r1, [pc, #344]	; (800c828 <mem_trim+0x204>)
 800c6ce:	4855      	ldr	r0, [pc, #340]	; (800c824 <mem_trim+0x200>)
 800c6d0:	f00b ff70 	bl	80185b4 <iprintf>
  if (newsize > size) {
 800c6d4:	8bfa      	ldrh	r2, [r7, #30]
 800c6d6:	8abb      	ldrh	r3, [r7, #20]
 800c6d8:	429a      	cmp	r2, r3
 800c6da:	d901      	bls.n	800c6e0 <mem_trim+0xbc>
    /* not supported */
    return NULL;
 800c6dc:	2300      	movs	r3, #0
 800c6de:	e095      	b.n	800c80c <mem_trim+0x1e8>
  }
  if (newsize == size) {
 800c6e0:	8bfa      	ldrh	r2, [r7, #30]
 800c6e2:	8abb      	ldrh	r3, [r7, #20]
 800c6e4:	429a      	cmp	r2, r3
 800c6e6:	d101      	bne.n	800c6ec <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	e08f      	b.n	800c80c <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800c6ec:	484f      	ldr	r0, [pc, #316]	; (800c82c <mem_trim+0x208>)
 800c6ee:	f00b fd6b 	bl	80181c8 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 800c6f2:	69bb      	ldr	r3, [r7, #24]
 800c6f4:	881b      	ldrh	r3, [r3, #0]
 800c6f6:	4618      	mov	r0, r3
 800c6f8:	f7ff fdb0 	bl	800c25c <ptr_to_mem>
 800c6fc:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 800c6fe:	693b      	ldr	r3, [r7, #16]
 800c700:	791b      	ldrb	r3, [r3, #4]
 800c702:	2b00      	cmp	r3, #0
 800c704:	d13f      	bne.n	800c786 <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800c706:	69bb      	ldr	r3, [r7, #24]
 800c708:	881b      	ldrh	r3, [r3, #0]
 800c70a:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800c70e:	d106      	bne.n	800c71e <mem_trim+0xfa>
 800c710:	4b42      	ldr	r3, [pc, #264]	; (800c81c <mem_trim+0x1f8>)
 800c712:	f240 22f5 	movw	r2, #757	; 0x2f5
 800c716:	4946      	ldr	r1, [pc, #280]	; (800c830 <mem_trim+0x20c>)
 800c718:	4842      	ldr	r0, [pc, #264]	; (800c824 <mem_trim+0x200>)
 800c71a:	f00b ff4b 	bl	80185b4 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 800c71e:	693b      	ldr	r3, [r7, #16]
 800c720:	881b      	ldrh	r3, [r3, #0]
 800c722:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800c724:	8afa      	ldrh	r2, [r7, #22]
 800c726:	8bfb      	ldrh	r3, [r7, #30]
 800c728:	4413      	add	r3, r2
 800c72a:	b29b      	uxth	r3, r3
 800c72c:	3308      	adds	r3, #8
 800c72e:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 800c730:	4b40      	ldr	r3, [pc, #256]	; (800c834 <mem_trim+0x210>)
 800c732:	681b      	ldr	r3, [r3, #0]
 800c734:	693a      	ldr	r2, [r7, #16]
 800c736:	429a      	cmp	r2, r3
 800c738:	d106      	bne.n	800c748 <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 800c73a:	89fb      	ldrh	r3, [r7, #14]
 800c73c:	4618      	mov	r0, r3
 800c73e:	f7ff fd8d 	bl	800c25c <ptr_to_mem>
 800c742:	4603      	mov	r3, r0
 800c744:	4a3b      	ldr	r2, [pc, #236]	; (800c834 <mem_trim+0x210>)
 800c746:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 800c748:	89fb      	ldrh	r3, [r7, #14]
 800c74a:	4618      	mov	r0, r3
 800c74c:	f7ff fd86 	bl	800c25c <ptr_to_mem>
 800c750:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 800c752:	693b      	ldr	r3, [r7, #16]
 800c754:	2200      	movs	r2, #0
 800c756:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800c758:	693b      	ldr	r3, [r7, #16]
 800c75a:	89ba      	ldrh	r2, [r7, #12]
 800c75c:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800c75e:	693b      	ldr	r3, [r7, #16]
 800c760:	8afa      	ldrh	r2, [r7, #22]
 800c762:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800c764:	69bb      	ldr	r3, [r7, #24]
 800c766:	89fa      	ldrh	r2, [r7, #14]
 800c768:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800c76a:	693b      	ldr	r3, [r7, #16]
 800c76c:	881b      	ldrh	r3, [r3, #0]
 800c76e:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800c772:	d047      	beq.n	800c804 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800c774:	693b      	ldr	r3, [r7, #16]
 800c776:	881b      	ldrh	r3, [r3, #0]
 800c778:	4618      	mov	r0, r3
 800c77a:	f7ff fd6f 	bl	800c25c <ptr_to_mem>
 800c77e:	4602      	mov	r2, r0
 800c780:	89fb      	ldrh	r3, [r7, #14]
 800c782:	8053      	strh	r3, [r2, #2]
 800c784:	e03e      	b.n	800c804 <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800c786:	8bfb      	ldrh	r3, [r7, #30]
 800c788:	f103 0214 	add.w	r2, r3, #20
 800c78c:	8abb      	ldrh	r3, [r7, #20]
 800c78e:	429a      	cmp	r2, r3
 800c790:	d838      	bhi.n	800c804 <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800c792:	8afa      	ldrh	r2, [r7, #22]
 800c794:	8bfb      	ldrh	r3, [r7, #30]
 800c796:	4413      	add	r3, r2
 800c798:	b29b      	uxth	r3, r3
 800c79a:	3308      	adds	r3, #8
 800c79c:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800c79e:	69bb      	ldr	r3, [r7, #24]
 800c7a0:	881b      	ldrh	r3, [r3, #0]
 800c7a2:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800c7a6:	d106      	bne.n	800c7b6 <mem_trim+0x192>
 800c7a8:	4b1c      	ldr	r3, [pc, #112]	; (800c81c <mem_trim+0x1f8>)
 800c7aa:	f240 3216 	movw	r2, #790	; 0x316
 800c7ae:	4920      	ldr	r1, [pc, #128]	; (800c830 <mem_trim+0x20c>)
 800c7b0:	481c      	ldr	r0, [pc, #112]	; (800c824 <mem_trim+0x200>)
 800c7b2:	f00b feff 	bl	80185b4 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 800c7b6:	89fb      	ldrh	r3, [r7, #14]
 800c7b8:	4618      	mov	r0, r3
 800c7ba:	f7ff fd4f 	bl	800c25c <ptr_to_mem>
 800c7be:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 800c7c0:	4b1c      	ldr	r3, [pc, #112]	; (800c834 <mem_trim+0x210>)
 800c7c2:	681b      	ldr	r3, [r3, #0]
 800c7c4:	693a      	ldr	r2, [r7, #16]
 800c7c6:	429a      	cmp	r2, r3
 800c7c8:	d202      	bcs.n	800c7d0 <mem_trim+0x1ac>
      lfree = mem2;
 800c7ca:	4a1a      	ldr	r2, [pc, #104]	; (800c834 <mem_trim+0x210>)
 800c7cc:	693b      	ldr	r3, [r7, #16]
 800c7ce:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800c7d0:	693b      	ldr	r3, [r7, #16]
 800c7d2:	2200      	movs	r2, #0
 800c7d4:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 800c7d6:	69bb      	ldr	r3, [r7, #24]
 800c7d8:	881a      	ldrh	r2, [r3, #0]
 800c7da:	693b      	ldr	r3, [r7, #16]
 800c7dc:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 800c7de:	693b      	ldr	r3, [r7, #16]
 800c7e0:	8afa      	ldrh	r2, [r7, #22]
 800c7e2:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800c7e4:	69bb      	ldr	r3, [r7, #24]
 800c7e6:	89fa      	ldrh	r2, [r7, #14]
 800c7e8:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800c7ea:	693b      	ldr	r3, [r7, #16]
 800c7ec:	881b      	ldrh	r3, [r3, #0]
 800c7ee:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800c7f2:	d007      	beq.n	800c804 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800c7f4:	693b      	ldr	r3, [r7, #16]
 800c7f6:	881b      	ldrh	r3, [r3, #0]
 800c7f8:	4618      	mov	r0, r3
 800c7fa:	f7ff fd2f 	bl	800c25c <ptr_to_mem>
 800c7fe:	4602      	mov	r2, r0
 800c800:	89fb      	ldrh	r3, [r7, #14]
 800c802:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800c804:	4809      	ldr	r0, [pc, #36]	; (800c82c <mem_trim+0x208>)
 800c806:	f00b fcee 	bl	80181e6 <sys_mutex_unlock>
  return rmem;
 800c80a:	687b      	ldr	r3, [r7, #4]
}
 800c80c:	4618      	mov	r0, r3
 800c80e:	3720      	adds	r7, #32
 800c810:	46bd      	mov	sp, r7
 800c812:	bd80      	pop	{r7, pc}
 800c814:	20004acc 	.word	0x20004acc
 800c818:	20004ad0 	.word	0x20004ad0
 800c81c:	08019a20 	.word	0x08019a20
 800c820:	08019bac 	.word	0x08019bac
 800c824:	08019a68 	.word	0x08019a68
 800c828:	08019bc4 	.word	0x08019bc4
 800c82c:	20004ad4 	.word	0x20004ad4
 800c830:	08019be4 	.word	0x08019be4
 800c834:	20004ad8 	.word	0x20004ad8

0800c838 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 800c838:	b580      	push	{r7, lr}
 800c83a:	b088      	sub	sp, #32
 800c83c:	af00      	add	r7, sp, #0
 800c83e:	4603      	mov	r3, r0
 800c840:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 800c842:	88fb      	ldrh	r3, [r7, #6]
 800c844:	2b00      	cmp	r3, #0
 800c846:	d101      	bne.n	800c84c <mem_malloc+0x14>
    return NULL;
 800c848:	2300      	movs	r3, #0
 800c84a:	e0e2      	b.n	800ca12 <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 800c84c:	88fb      	ldrh	r3, [r7, #6]
 800c84e:	3303      	adds	r3, #3
 800c850:	b29b      	uxth	r3, r3
 800c852:	f023 0303 	bic.w	r3, r3, #3
 800c856:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 800c858:	8bbb      	ldrh	r3, [r7, #28]
 800c85a:	2b0b      	cmp	r3, #11
 800c85c:	d801      	bhi.n	800c862 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800c85e:	230c      	movs	r3, #12
 800c860:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 800c862:	8bbb      	ldrh	r3, [r7, #28]
 800c864:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800c868:	d803      	bhi.n	800c872 <mem_malloc+0x3a>
 800c86a:	8bba      	ldrh	r2, [r7, #28]
 800c86c:	88fb      	ldrh	r3, [r7, #6]
 800c86e:	429a      	cmp	r2, r3
 800c870:	d201      	bcs.n	800c876 <mem_malloc+0x3e>
    return NULL;
 800c872:	2300      	movs	r3, #0
 800c874:	e0cd      	b.n	800ca12 <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 800c876:	4869      	ldr	r0, [pc, #420]	; (800ca1c <mem_malloc+0x1e4>)
 800c878:	f00b fca6 	bl	80181c8 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800c87c:	4b68      	ldr	r3, [pc, #416]	; (800ca20 <mem_malloc+0x1e8>)
 800c87e:	681b      	ldr	r3, [r3, #0]
 800c880:	4618      	mov	r0, r3
 800c882:	f7ff fcfd 	bl	800c280 <mem_to_ptr>
 800c886:	4603      	mov	r3, r0
 800c888:	83fb      	strh	r3, [r7, #30]
 800c88a:	e0b7      	b.n	800c9fc <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 800c88c:	8bfb      	ldrh	r3, [r7, #30]
 800c88e:	4618      	mov	r0, r3
 800c890:	f7ff fce4 	bl	800c25c <ptr_to_mem>
 800c894:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800c896:	697b      	ldr	r3, [r7, #20]
 800c898:	791b      	ldrb	r3, [r3, #4]
 800c89a:	2b00      	cmp	r3, #0
 800c89c:	f040 80a7 	bne.w	800c9ee <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800c8a0:	697b      	ldr	r3, [r7, #20]
 800c8a2:	881b      	ldrh	r3, [r3, #0]
 800c8a4:	461a      	mov	r2, r3
 800c8a6:	8bfb      	ldrh	r3, [r7, #30]
 800c8a8:	1ad3      	subs	r3, r2, r3
 800c8aa:	f1a3 0208 	sub.w	r2, r3, #8
 800c8ae:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 800c8b0:	429a      	cmp	r2, r3
 800c8b2:	f0c0 809c 	bcc.w	800c9ee <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800c8b6:	697b      	ldr	r3, [r7, #20]
 800c8b8:	881b      	ldrh	r3, [r3, #0]
 800c8ba:	461a      	mov	r2, r3
 800c8bc:	8bfb      	ldrh	r3, [r7, #30]
 800c8be:	1ad3      	subs	r3, r2, r3
 800c8c0:	f1a3 0208 	sub.w	r2, r3, #8
 800c8c4:	8bbb      	ldrh	r3, [r7, #28]
 800c8c6:	3314      	adds	r3, #20
 800c8c8:	429a      	cmp	r2, r3
 800c8ca:	d333      	bcc.n	800c934 <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 800c8cc:	8bfa      	ldrh	r2, [r7, #30]
 800c8ce:	8bbb      	ldrh	r3, [r7, #28]
 800c8d0:	4413      	add	r3, r2
 800c8d2:	b29b      	uxth	r3, r3
 800c8d4:	3308      	adds	r3, #8
 800c8d6:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800c8d8:	8a7b      	ldrh	r3, [r7, #18]
 800c8da:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800c8de:	d106      	bne.n	800c8ee <mem_malloc+0xb6>
 800c8e0:	4b50      	ldr	r3, [pc, #320]	; (800ca24 <mem_malloc+0x1ec>)
 800c8e2:	f240 3287 	movw	r2, #903	; 0x387
 800c8e6:	4950      	ldr	r1, [pc, #320]	; (800ca28 <mem_malloc+0x1f0>)
 800c8e8:	4850      	ldr	r0, [pc, #320]	; (800ca2c <mem_malloc+0x1f4>)
 800c8ea:	f00b fe63 	bl	80185b4 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 800c8ee:	8a7b      	ldrh	r3, [r7, #18]
 800c8f0:	4618      	mov	r0, r3
 800c8f2:	f7ff fcb3 	bl	800c25c <ptr_to_mem>
 800c8f6:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 800c8f8:	68fb      	ldr	r3, [r7, #12]
 800c8fa:	2200      	movs	r2, #0
 800c8fc:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 800c8fe:	697b      	ldr	r3, [r7, #20]
 800c900:	881a      	ldrh	r2, [r3, #0]
 800c902:	68fb      	ldr	r3, [r7, #12]
 800c904:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 800c906:	68fb      	ldr	r3, [r7, #12]
 800c908:	8bfa      	ldrh	r2, [r7, #30]
 800c90a:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800c90c:	697b      	ldr	r3, [r7, #20]
 800c90e:	8a7a      	ldrh	r2, [r7, #18]
 800c910:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 800c912:	697b      	ldr	r3, [r7, #20]
 800c914:	2201      	movs	r2, #1
 800c916:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800c918:	68fb      	ldr	r3, [r7, #12]
 800c91a:	881b      	ldrh	r3, [r3, #0]
 800c91c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800c920:	d00b      	beq.n	800c93a <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 800c922:	68fb      	ldr	r3, [r7, #12]
 800c924:	881b      	ldrh	r3, [r3, #0]
 800c926:	4618      	mov	r0, r3
 800c928:	f7ff fc98 	bl	800c25c <ptr_to_mem>
 800c92c:	4602      	mov	r2, r0
 800c92e:	8a7b      	ldrh	r3, [r7, #18]
 800c930:	8053      	strh	r3, [r2, #2]
 800c932:	e002      	b.n	800c93a <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800c934:	697b      	ldr	r3, [r7, #20]
 800c936:	2201      	movs	r2, #1
 800c938:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800c93a:	4b39      	ldr	r3, [pc, #228]	; (800ca20 <mem_malloc+0x1e8>)
 800c93c:	681b      	ldr	r3, [r3, #0]
 800c93e:	697a      	ldr	r2, [r7, #20]
 800c940:	429a      	cmp	r2, r3
 800c942:	d127      	bne.n	800c994 <mem_malloc+0x15c>
          struct mem *cur = lfree;
 800c944:	4b36      	ldr	r3, [pc, #216]	; (800ca20 <mem_malloc+0x1e8>)
 800c946:	681b      	ldr	r3, [r3, #0]
 800c948:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800c94a:	e005      	b.n	800c958 <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 800c94c:	69bb      	ldr	r3, [r7, #24]
 800c94e:	881b      	ldrh	r3, [r3, #0]
 800c950:	4618      	mov	r0, r3
 800c952:	f7ff fc83 	bl	800c25c <ptr_to_mem>
 800c956:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 800c958:	69bb      	ldr	r3, [r7, #24]
 800c95a:	791b      	ldrb	r3, [r3, #4]
 800c95c:	2b00      	cmp	r3, #0
 800c95e:	d004      	beq.n	800c96a <mem_malloc+0x132>
 800c960:	4b33      	ldr	r3, [pc, #204]	; (800ca30 <mem_malloc+0x1f8>)
 800c962:	681b      	ldr	r3, [r3, #0]
 800c964:	69ba      	ldr	r2, [r7, #24]
 800c966:	429a      	cmp	r2, r3
 800c968:	d1f0      	bne.n	800c94c <mem_malloc+0x114>
          }
          lfree = cur;
 800c96a:	4a2d      	ldr	r2, [pc, #180]	; (800ca20 <mem_malloc+0x1e8>)
 800c96c:	69bb      	ldr	r3, [r7, #24]
 800c96e:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800c970:	4b2b      	ldr	r3, [pc, #172]	; (800ca20 <mem_malloc+0x1e8>)
 800c972:	681a      	ldr	r2, [r3, #0]
 800c974:	4b2e      	ldr	r3, [pc, #184]	; (800ca30 <mem_malloc+0x1f8>)
 800c976:	681b      	ldr	r3, [r3, #0]
 800c978:	429a      	cmp	r2, r3
 800c97a:	d00b      	beq.n	800c994 <mem_malloc+0x15c>
 800c97c:	4b28      	ldr	r3, [pc, #160]	; (800ca20 <mem_malloc+0x1e8>)
 800c97e:	681b      	ldr	r3, [r3, #0]
 800c980:	791b      	ldrb	r3, [r3, #4]
 800c982:	2b00      	cmp	r3, #0
 800c984:	d006      	beq.n	800c994 <mem_malloc+0x15c>
 800c986:	4b27      	ldr	r3, [pc, #156]	; (800ca24 <mem_malloc+0x1ec>)
 800c988:	f240 32b5 	movw	r2, #949	; 0x3b5
 800c98c:	4929      	ldr	r1, [pc, #164]	; (800ca34 <mem_malloc+0x1fc>)
 800c98e:	4827      	ldr	r0, [pc, #156]	; (800ca2c <mem_malloc+0x1f4>)
 800c990:	f00b fe10 	bl	80185b4 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 800c994:	4821      	ldr	r0, [pc, #132]	; (800ca1c <mem_malloc+0x1e4>)
 800c996:	f00b fc26 	bl	80181e6 <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800c99a:	8bba      	ldrh	r2, [r7, #28]
 800c99c:	697b      	ldr	r3, [r7, #20]
 800c99e:	4413      	add	r3, r2
 800c9a0:	3308      	adds	r3, #8
 800c9a2:	4a23      	ldr	r2, [pc, #140]	; (800ca30 <mem_malloc+0x1f8>)
 800c9a4:	6812      	ldr	r2, [r2, #0]
 800c9a6:	4293      	cmp	r3, r2
 800c9a8:	d906      	bls.n	800c9b8 <mem_malloc+0x180>
 800c9aa:	4b1e      	ldr	r3, [pc, #120]	; (800ca24 <mem_malloc+0x1ec>)
 800c9ac:	f240 32b9 	movw	r2, #953	; 0x3b9
 800c9b0:	4921      	ldr	r1, [pc, #132]	; (800ca38 <mem_malloc+0x200>)
 800c9b2:	481e      	ldr	r0, [pc, #120]	; (800ca2c <mem_malloc+0x1f4>)
 800c9b4:	f00b fdfe 	bl	80185b4 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800c9b8:	697b      	ldr	r3, [r7, #20]
 800c9ba:	f003 0303 	and.w	r3, r3, #3
 800c9be:	2b00      	cmp	r3, #0
 800c9c0:	d006      	beq.n	800c9d0 <mem_malloc+0x198>
 800c9c2:	4b18      	ldr	r3, [pc, #96]	; (800ca24 <mem_malloc+0x1ec>)
 800c9c4:	f240 32bb 	movw	r2, #955	; 0x3bb
 800c9c8:	491c      	ldr	r1, [pc, #112]	; (800ca3c <mem_malloc+0x204>)
 800c9ca:	4818      	ldr	r0, [pc, #96]	; (800ca2c <mem_malloc+0x1f4>)
 800c9cc:	f00b fdf2 	bl	80185b4 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800c9d0:	697b      	ldr	r3, [r7, #20]
 800c9d2:	f003 0303 	and.w	r3, r3, #3
 800c9d6:	2b00      	cmp	r3, #0
 800c9d8:	d006      	beq.n	800c9e8 <mem_malloc+0x1b0>
 800c9da:	4b12      	ldr	r3, [pc, #72]	; (800ca24 <mem_malloc+0x1ec>)
 800c9dc:	f240 32bd 	movw	r2, #957	; 0x3bd
 800c9e0:	4917      	ldr	r1, [pc, #92]	; (800ca40 <mem_malloc+0x208>)
 800c9e2:	4812      	ldr	r0, [pc, #72]	; (800ca2c <mem_malloc+0x1f4>)
 800c9e4:	f00b fde6 	bl	80185b4 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 800c9e8:	697b      	ldr	r3, [r7, #20]
 800c9ea:	3308      	adds	r3, #8
 800c9ec:	e011      	b.n	800ca12 <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 800c9ee:	8bfb      	ldrh	r3, [r7, #30]
 800c9f0:	4618      	mov	r0, r3
 800c9f2:	f7ff fc33 	bl	800c25c <ptr_to_mem>
 800c9f6:	4603      	mov	r3, r0
 800c9f8:	881b      	ldrh	r3, [r3, #0]
 800c9fa:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800c9fc:	8bfa      	ldrh	r2, [r7, #30]
 800c9fe:	8bbb      	ldrh	r3, [r7, #28]
 800ca00:	f5c3 63c8 	rsb	r3, r3, #1600	; 0x640
 800ca04:	429a      	cmp	r2, r3
 800ca06:	f4ff af41 	bcc.w	800c88c <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 800ca0a:	4804      	ldr	r0, [pc, #16]	; (800ca1c <mem_malloc+0x1e4>)
 800ca0c:	f00b fbeb 	bl	80181e6 <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 800ca10:	2300      	movs	r3, #0
}
 800ca12:	4618      	mov	r0, r3
 800ca14:	3720      	adds	r7, #32
 800ca16:	46bd      	mov	sp, r7
 800ca18:	bd80      	pop	{r7, pc}
 800ca1a:	bf00      	nop
 800ca1c:	20004ad4 	.word	0x20004ad4
 800ca20:	20004ad8 	.word	0x20004ad8
 800ca24:	08019a20 	.word	0x08019a20
 800ca28:	08019be4 	.word	0x08019be4
 800ca2c:	08019a68 	.word	0x08019a68
 800ca30:	20004ad0 	.word	0x20004ad0
 800ca34:	08019bf8 	.word	0x08019bf8
 800ca38:	08019c14 	.word	0x08019c14
 800ca3c:	08019c44 	.word	0x08019c44
 800ca40:	08019c74 	.word	0x08019c74

0800ca44 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800ca44:	b480      	push	{r7}
 800ca46:	b085      	sub	sp, #20
 800ca48:	af00      	add	r7, sp, #0
 800ca4a:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	689b      	ldr	r3, [r3, #8]
 800ca50:	2200      	movs	r2, #0
 800ca52:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	685b      	ldr	r3, [r3, #4]
 800ca58:	3303      	adds	r3, #3
 800ca5a:	f023 0303 	bic.w	r3, r3, #3
 800ca5e:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800ca60:	2300      	movs	r3, #0
 800ca62:	60fb      	str	r3, [r7, #12]
 800ca64:	e011      	b.n	800ca8a <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	689b      	ldr	r3, [r3, #8]
 800ca6a:	681a      	ldr	r2, [r3, #0]
 800ca6c:	68bb      	ldr	r3, [r7, #8]
 800ca6e:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	689b      	ldr	r3, [r3, #8]
 800ca74:	68ba      	ldr	r2, [r7, #8]
 800ca76:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	881b      	ldrh	r3, [r3, #0]
 800ca7c:	461a      	mov	r2, r3
 800ca7e:	68bb      	ldr	r3, [r7, #8]
 800ca80:	4413      	add	r3, r2
 800ca82:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800ca84:	68fb      	ldr	r3, [r7, #12]
 800ca86:	3301      	adds	r3, #1
 800ca88:	60fb      	str	r3, [r7, #12]
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	885b      	ldrh	r3, [r3, #2]
 800ca8e:	461a      	mov	r2, r3
 800ca90:	68fb      	ldr	r3, [r7, #12]
 800ca92:	4293      	cmp	r3, r2
 800ca94:	dbe7      	blt.n	800ca66 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800ca96:	bf00      	nop
 800ca98:	bf00      	nop
 800ca9a:	3714      	adds	r7, #20
 800ca9c:	46bd      	mov	sp, r7
 800ca9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caa2:	4770      	bx	lr

0800caa4 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800caa4:	b580      	push	{r7, lr}
 800caa6:	b082      	sub	sp, #8
 800caa8:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800caaa:	2300      	movs	r3, #0
 800caac:	80fb      	strh	r3, [r7, #6]
 800caae:	e009      	b.n	800cac4 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800cab0:	88fb      	ldrh	r3, [r7, #6]
 800cab2:	4a08      	ldr	r2, [pc, #32]	; (800cad4 <memp_init+0x30>)
 800cab4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cab8:	4618      	mov	r0, r3
 800caba:	f7ff ffc3 	bl	800ca44 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800cabe:	88fb      	ldrh	r3, [r7, #6]
 800cac0:	3301      	adds	r3, #1
 800cac2:	80fb      	strh	r3, [r7, #6]
 800cac4:	88fb      	ldrh	r3, [r7, #6]
 800cac6:	2b0c      	cmp	r3, #12
 800cac8:	d9f2      	bls.n	800cab0 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800caca:	bf00      	nop
 800cacc:	bf00      	nop
 800cace:	3708      	adds	r7, #8
 800cad0:	46bd      	mov	sp, r7
 800cad2:	bd80      	pop	{r7, pc}
 800cad4:	0801c968 	.word	0x0801c968

0800cad8 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800cad8:	b580      	push	{r7, lr}
 800cada:	b084      	sub	sp, #16
 800cadc:	af00      	add	r7, sp, #0
 800cade:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 800cae0:	f00b fbae 	bl	8018240 <sys_arch_protect>
 800cae4:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 800cae6:	687b      	ldr	r3, [r7, #4]
 800cae8:	689b      	ldr	r3, [r3, #8]
 800caea:	681b      	ldr	r3, [r3, #0]
 800caec:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800caee:	68bb      	ldr	r3, [r7, #8]
 800caf0:	2b00      	cmp	r3, #0
 800caf2:	d015      	beq.n	800cb20 <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	689b      	ldr	r3, [r3, #8]
 800caf8:	68ba      	ldr	r2, [r7, #8]
 800cafa:	6812      	ldr	r2, [r2, #0]
 800cafc:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800cafe:	68bb      	ldr	r3, [r7, #8]
 800cb00:	f003 0303 	and.w	r3, r3, #3
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	d006      	beq.n	800cb16 <do_memp_malloc_pool+0x3e>
 800cb08:	4b09      	ldr	r3, [pc, #36]	; (800cb30 <do_memp_malloc_pool+0x58>)
 800cb0a:	f44f 728c 	mov.w	r2, #280	; 0x118
 800cb0e:	4909      	ldr	r1, [pc, #36]	; (800cb34 <do_memp_malloc_pool+0x5c>)
 800cb10:	4809      	ldr	r0, [pc, #36]	; (800cb38 <do_memp_malloc_pool+0x60>)
 800cb12:	f00b fd4f 	bl	80185b4 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800cb16:	68f8      	ldr	r0, [r7, #12]
 800cb18:	f00b fba0 	bl	801825c <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 800cb1c:	68bb      	ldr	r3, [r7, #8]
 800cb1e:	e003      	b.n	800cb28 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800cb20:	68f8      	ldr	r0, [r7, #12]
 800cb22:	f00b fb9b 	bl	801825c <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 800cb26:	2300      	movs	r3, #0
}
 800cb28:	4618      	mov	r0, r3
 800cb2a:	3710      	adds	r7, #16
 800cb2c:	46bd      	mov	sp, r7
 800cb2e:	bd80      	pop	{r7, pc}
 800cb30:	08019c98 	.word	0x08019c98
 800cb34:	08019cc8 	.word	0x08019cc8
 800cb38:	08019cec 	.word	0x08019cec

0800cb3c <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 800cb3c:	b580      	push	{r7, lr}
 800cb3e:	b084      	sub	sp, #16
 800cb40:	af00      	add	r7, sp, #0
 800cb42:	4603      	mov	r3, r0
 800cb44:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800cb46:	79fb      	ldrb	r3, [r7, #7]
 800cb48:	2b0c      	cmp	r3, #12
 800cb4a:	d908      	bls.n	800cb5e <memp_malloc+0x22>
 800cb4c:	4b0a      	ldr	r3, [pc, #40]	; (800cb78 <memp_malloc+0x3c>)
 800cb4e:	f240 1257 	movw	r2, #343	; 0x157
 800cb52:	490a      	ldr	r1, [pc, #40]	; (800cb7c <memp_malloc+0x40>)
 800cb54:	480a      	ldr	r0, [pc, #40]	; (800cb80 <memp_malloc+0x44>)
 800cb56:	f00b fd2d 	bl	80185b4 <iprintf>
 800cb5a:	2300      	movs	r3, #0
 800cb5c:	e008      	b.n	800cb70 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800cb5e:	79fb      	ldrb	r3, [r7, #7]
 800cb60:	4a08      	ldr	r2, [pc, #32]	; (800cb84 <memp_malloc+0x48>)
 800cb62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cb66:	4618      	mov	r0, r3
 800cb68:	f7ff ffb6 	bl	800cad8 <do_memp_malloc_pool>
 800cb6c:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800cb6e:	68fb      	ldr	r3, [r7, #12]
}
 800cb70:	4618      	mov	r0, r3
 800cb72:	3710      	adds	r7, #16
 800cb74:	46bd      	mov	sp, r7
 800cb76:	bd80      	pop	{r7, pc}
 800cb78:	08019c98 	.word	0x08019c98
 800cb7c:	08019d28 	.word	0x08019d28
 800cb80:	08019cec 	.word	0x08019cec
 800cb84:	0801c968 	.word	0x0801c968

0800cb88 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800cb88:	b580      	push	{r7, lr}
 800cb8a:	b084      	sub	sp, #16
 800cb8c:	af00      	add	r7, sp, #0
 800cb8e:	6078      	str	r0, [r7, #4]
 800cb90:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800cb92:	683b      	ldr	r3, [r7, #0]
 800cb94:	f003 0303 	and.w	r3, r3, #3
 800cb98:	2b00      	cmp	r3, #0
 800cb9a:	d006      	beq.n	800cbaa <do_memp_free_pool+0x22>
 800cb9c:	4b0d      	ldr	r3, [pc, #52]	; (800cbd4 <do_memp_free_pool+0x4c>)
 800cb9e:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 800cba2:	490d      	ldr	r1, [pc, #52]	; (800cbd8 <do_memp_free_pool+0x50>)
 800cba4:	480d      	ldr	r0, [pc, #52]	; (800cbdc <do_memp_free_pool+0x54>)
 800cba6:	f00b fd05 	bl	80185b4 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 800cbaa:	683b      	ldr	r3, [r7, #0]
 800cbac:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 800cbae:	f00b fb47 	bl	8018240 <sys_arch_protect>
 800cbb2:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	689b      	ldr	r3, [r3, #8]
 800cbb8:	681a      	ldr	r2, [r3, #0]
 800cbba:	68fb      	ldr	r3, [r7, #12]
 800cbbc:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	689b      	ldr	r3, [r3, #8]
 800cbc2:	68fa      	ldr	r2, [r7, #12]
 800cbc4:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 800cbc6:	68b8      	ldr	r0, [r7, #8]
 800cbc8:	f00b fb48 	bl	801825c <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 800cbcc:	bf00      	nop
 800cbce:	3710      	adds	r7, #16
 800cbd0:	46bd      	mov	sp, r7
 800cbd2:	bd80      	pop	{r7, pc}
 800cbd4:	08019c98 	.word	0x08019c98
 800cbd8:	08019d48 	.word	0x08019d48
 800cbdc:	08019cec 	.word	0x08019cec

0800cbe0 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800cbe0:	b580      	push	{r7, lr}
 800cbe2:	b082      	sub	sp, #8
 800cbe4:	af00      	add	r7, sp, #0
 800cbe6:	4603      	mov	r3, r0
 800cbe8:	6039      	str	r1, [r7, #0]
 800cbea:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800cbec:	79fb      	ldrb	r3, [r7, #7]
 800cbee:	2b0c      	cmp	r3, #12
 800cbf0:	d907      	bls.n	800cc02 <memp_free+0x22>
 800cbf2:	4b0c      	ldr	r3, [pc, #48]	; (800cc24 <memp_free+0x44>)
 800cbf4:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 800cbf8:	490b      	ldr	r1, [pc, #44]	; (800cc28 <memp_free+0x48>)
 800cbfa:	480c      	ldr	r0, [pc, #48]	; (800cc2c <memp_free+0x4c>)
 800cbfc:	f00b fcda 	bl	80185b4 <iprintf>
 800cc00:	e00c      	b.n	800cc1c <memp_free+0x3c>

  if (mem == NULL) {
 800cc02:	683b      	ldr	r3, [r7, #0]
 800cc04:	2b00      	cmp	r3, #0
 800cc06:	d008      	beq.n	800cc1a <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800cc08:	79fb      	ldrb	r3, [r7, #7]
 800cc0a:	4a09      	ldr	r2, [pc, #36]	; (800cc30 <memp_free+0x50>)
 800cc0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cc10:	6839      	ldr	r1, [r7, #0]
 800cc12:	4618      	mov	r0, r3
 800cc14:	f7ff ffb8 	bl	800cb88 <do_memp_free_pool>
 800cc18:	e000      	b.n	800cc1c <memp_free+0x3c>
    return;
 800cc1a:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800cc1c:	3708      	adds	r7, #8
 800cc1e:	46bd      	mov	sp, r7
 800cc20:	bd80      	pop	{r7, pc}
 800cc22:	bf00      	nop
 800cc24:	08019c98 	.word	0x08019c98
 800cc28:	08019d68 	.word	0x08019d68
 800cc2c:	08019cec 	.word	0x08019cec
 800cc30:	0801c968 	.word	0x0801c968

0800cc34 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800cc34:	b480      	push	{r7}
 800cc36:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800cc38:	bf00      	nop
 800cc3a:	46bd      	mov	sp, r7
 800cc3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc40:	4770      	bx	lr
	...

0800cc44 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800cc44:	b580      	push	{r7, lr}
 800cc46:	b086      	sub	sp, #24
 800cc48:	af00      	add	r7, sp, #0
 800cc4a:	60f8      	str	r0, [r7, #12]
 800cc4c:	60b9      	str	r1, [r7, #8]
 800cc4e:	607a      	str	r2, [r7, #4]
 800cc50:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 800cc52:	68fb      	ldr	r3, [r7, #12]
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	d108      	bne.n	800cc6a <netif_add+0x26>
 800cc58:	4b5b      	ldr	r3, [pc, #364]	; (800cdc8 <netif_add+0x184>)
 800cc5a:	f240 1227 	movw	r2, #295	; 0x127
 800cc5e:	495b      	ldr	r1, [pc, #364]	; (800cdcc <netif_add+0x188>)
 800cc60:	485b      	ldr	r0, [pc, #364]	; (800cdd0 <netif_add+0x18c>)
 800cc62:	f00b fca7 	bl	80185b4 <iprintf>
 800cc66:	2300      	movs	r3, #0
 800cc68:	e0a9      	b.n	800cdbe <netif_add+0x17a>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800cc6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc6c:	2b00      	cmp	r3, #0
 800cc6e:	d108      	bne.n	800cc82 <netif_add+0x3e>
 800cc70:	4b55      	ldr	r3, [pc, #340]	; (800cdc8 <netif_add+0x184>)
 800cc72:	f44f 7294 	mov.w	r2, #296	; 0x128
 800cc76:	4957      	ldr	r1, [pc, #348]	; (800cdd4 <netif_add+0x190>)
 800cc78:	4855      	ldr	r0, [pc, #340]	; (800cdd0 <netif_add+0x18c>)
 800cc7a:	f00b fc9b 	bl	80185b4 <iprintf>
 800cc7e:	2300      	movs	r3, #0
 800cc80:	e09d      	b.n	800cdbe <netif_add+0x17a>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 800cc82:	68bb      	ldr	r3, [r7, #8]
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	d101      	bne.n	800cc8c <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 800cc88:	4b53      	ldr	r3, [pc, #332]	; (800cdd8 <netif_add+0x194>)
 800cc8a:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	2b00      	cmp	r3, #0
 800cc90:	d101      	bne.n	800cc96 <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 800cc92:	4b51      	ldr	r3, [pc, #324]	; (800cdd8 <netif_add+0x194>)
 800cc94:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800cc96:	683b      	ldr	r3, [r7, #0]
 800cc98:	2b00      	cmp	r3, #0
 800cc9a:	d101      	bne.n	800cca0 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 800cc9c:	4b4e      	ldr	r3, [pc, #312]	; (800cdd8 <netif_add+0x194>)
 800cc9e:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800cca0:	68fb      	ldr	r3, [r7, #12]
 800cca2:	2200      	movs	r2, #0
 800cca4:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800cca6:	68fb      	ldr	r3, [r7, #12]
 800cca8:	2200      	movs	r2, #0
 800ccaa:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800ccac:	68fb      	ldr	r3, [r7, #12]
 800ccae:	2200      	movs	r2, #0
 800ccb0:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 800ccb2:	68fb      	ldr	r3, [r7, #12]
 800ccb4:	4a49      	ldr	r2, [pc, #292]	; (800cddc <netif_add+0x198>)
 800ccb6:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 800ccb8:	68fb      	ldr	r3, [r7, #12]
 800ccba:	2200      	movs	r2, #0
 800ccbc:	851a      	strh	r2, [r3, #40]	; 0x28
  netif->flags = 0;
 800ccbe:	68fb      	ldr	r3, [r7, #12]
 800ccc0:	2200      	movs	r2, #0
 800ccc2:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
#ifdef netif_get_client_data
  memset(netif->client_data, 0, sizeof(netif->client_data));
 800ccc6:	68fb      	ldr	r3, [r7, #12]
 800ccc8:	3324      	adds	r3, #36	; 0x24
 800ccca:	2204      	movs	r2, #4
 800cccc:	2100      	movs	r1, #0
 800ccce:	4618      	mov	r0, r3
 800ccd0:	f00b fc0d 	bl	80184ee <memset>
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 800ccd4:	68fb      	ldr	r3, [r7, #12]
 800ccd6:	2200      	movs	r2, #0
 800ccd8:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800ccda:	68fb      	ldr	r3, [r7, #12]
 800ccdc:	6a3a      	ldr	r2, [r7, #32]
 800ccde:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 800cce0:	4b3f      	ldr	r3, [pc, #252]	; (800cde0 <netif_add+0x19c>)
 800cce2:	781a      	ldrb	r2, [r3, #0]
 800cce4:	68fb      	ldr	r3, [r7, #12]
 800cce6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  netif->input = input;
 800ccea:	68fb      	ldr	r3, [r7, #12]
 800ccec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ccee:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800ccf0:	683b      	ldr	r3, [r7, #0]
 800ccf2:	687a      	ldr	r2, [r7, #4]
 800ccf4:	68b9      	ldr	r1, [r7, #8]
 800ccf6:	68f8      	ldr	r0, [r7, #12]
 800ccf8:	f000 f914 	bl	800cf24 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800ccfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ccfe:	68f8      	ldr	r0, [r7, #12]
 800cd00:	4798      	blx	r3
 800cd02:	4603      	mov	r3, r0
 800cd04:	2b00      	cmp	r3, #0
 800cd06:	d001      	beq.n	800cd0c <netif_add+0xc8>
    return NULL;
 800cd08:	2300      	movs	r3, #0
 800cd0a:	e058      	b.n	800cdbe <netif_add+0x17a>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 800cd0c:	68fb      	ldr	r3, [r7, #12]
 800cd0e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800cd12:	2bff      	cmp	r3, #255	; 0xff
 800cd14:	d103      	bne.n	800cd1e <netif_add+0xda>
        netif->num = 0;
 800cd16:	68fb      	ldr	r3, [r7, #12]
 800cd18:	2200      	movs	r2, #0
 800cd1a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }
      num_netifs = 0;
 800cd1e:	2300      	movs	r3, #0
 800cd20:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800cd22:	4b30      	ldr	r3, [pc, #192]	; (800cde4 <netif_add+0x1a0>)
 800cd24:	681b      	ldr	r3, [r3, #0]
 800cd26:	617b      	str	r3, [r7, #20]
 800cd28:	e02b      	b.n	800cd82 <netif_add+0x13e>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800cd2a:	697a      	ldr	r2, [r7, #20]
 800cd2c:	68fb      	ldr	r3, [r7, #12]
 800cd2e:	429a      	cmp	r2, r3
 800cd30:	d106      	bne.n	800cd40 <netif_add+0xfc>
 800cd32:	4b25      	ldr	r3, [pc, #148]	; (800cdc8 <netif_add+0x184>)
 800cd34:	f240 128b 	movw	r2, #395	; 0x18b
 800cd38:	492b      	ldr	r1, [pc, #172]	; (800cde8 <netif_add+0x1a4>)
 800cd3a:	4825      	ldr	r0, [pc, #148]	; (800cdd0 <netif_add+0x18c>)
 800cd3c:	f00b fc3a 	bl	80185b4 <iprintf>
        num_netifs++;
 800cd40:	693b      	ldr	r3, [r7, #16]
 800cd42:	3301      	adds	r3, #1
 800cd44:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 800cd46:	693b      	ldr	r3, [r7, #16]
 800cd48:	2bff      	cmp	r3, #255	; 0xff
 800cd4a:	dd06      	ble.n	800cd5a <netif_add+0x116>
 800cd4c:	4b1e      	ldr	r3, [pc, #120]	; (800cdc8 <netif_add+0x184>)
 800cd4e:	f240 128d 	movw	r2, #397	; 0x18d
 800cd52:	4926      	ldr	r1, [pc, #152]	; (800cdec <netif_add+0x1a8>)
 800cd54:	481e      	ldr	r0, [pc, #120]	; (800cdd0 <netif_add+0x18c>)
 800cd56:	f00b fc2d 	bl	80185b4 <iprintf>
        if (netif2->num == netif->num) {
 800cd5a:	697b      	ldr	r3, [r7, #20]
 800cd5c:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 800cd60:	68fb      	ldr	r3, [r7, #12]
 800cd62:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800cd66:	429a      	cmp	r2, r3
 800cd68:	d108      	bne.n	800cd7c <netif_add+0x138>
          netif->num++;
 800cd6a:	68fb      	ldr	r3, [r7, #12]
 800cd6c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800cd70:	3301      	adds	r3, #1
 800cd72:	b2da      	uxtb	r2, r3
 800cd74:	68fb      	ldr	r3, [r7, #12]
 800cd76:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          break;
 800cd7a:	e005      	b.n	800cd88 <netif_add+0x144>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800cd7c:	697b      	ldr	r3, [r7, #20]
 800cd7e:	681b      	ldr	r3, [r3, #0]
 800cd80:	617b      	str	r3, [r7, #20]
 800cd82:	697b      	ldr	r3, [r7, #20]
 800cd84:	2b00      	cmp	r3, #0
 800cd86:	d1d0      	bne.n	800cd2a <netif_add+0xe6>
        }
      }
    } while (netif2 != NULL);
 800cd88:	697b      	ldr	r3, [r7, #20]
 800cd8a:	2b00      	cmp	r3, #0
 800cd8c:	d1be      	bne.n	800cd0c <netif_add+0xc8>
  }
  if (netif->num == 254) {
 800cd8e:	68fb      	ldr	r3, [r7, #12]
 800cd90:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800cd94:	2bfe      	cmp	r3, #254	; 0xfe
 800cd96:	d103      	bne.n	800cda0 <netif_add+0x15c>
    netif_num = 0;
 800cd98:	4b11      	ldr	r3, [pc, #68]	; (800cde0 <netif_add+0x19c>)
 800cd9a:	2200      	movs	r2, #0
 800cd9c:	701a      	strb	r2, [r3, #0]
 800cd9e:	e006      	b.n	800cdae <netif_add+0x16a>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 800cda0:	68fb      	ldr	r3, [r7, #12]
 800cda2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800cda6:	3301      	adds	r3, #1
 800cda8:	b2da      	uxtb	r2, r3
 800cdaa:	4b0d      	ldr	r3, [pc, #52]	; (800cde0 <netif_add+0x19c>)
 800cdac:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800cdae:	4b0d      	ldr	r3, [pc, #52]	; (800cde4 <netif_add+0x1a0>)
 800cdb0:	681a      	ldr	r2, [r3, #0]
 800cdb2:	68fb      	ldr	r3, [r7, #12]
 800cdb4:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800cdb6:	4a0b      	ldr	r2, [pc, #44]	; (800cde4 <netif_add+0x1a0>)
 800cdb8:	68fb      	ldr	r3, [r7, #12]
 800cdba:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 800cdbc:	68fb      	ldr	r3, [r7, #12]
}
 800cdbe:	4618      	mov	r0, r3
 800cdc0:	3718      	adds	r7, #24
 800cdc2:	46bd      	mov	sp, r7
 800cdc4:	bd80      	pop	{r7, pc}
 800cdc6:	bf00      	nop
 800cdc8:	08019d84 	.word	0x08019d84
 800cdcc:	08019e18 	.word	0x08019e18
 800cdd0:	08019dd4 	.word	0x08019dd4
 800cdd4:	08019e34 	.word	0x08019e34
 800cdd8:	0801c9ec 	.word	0x0801c9ec
 800cddc:	0800d207 	.word	0x0800d207
 800cde0:	20004b10 	.word	0x20004b10
 800cde4:	2000be18 	.word	0x2000be18
 800cde8:	08019e58 	.word	0x08019e58
 800cdec:	08019e6c 	.word	0x08019e6c

0800cdf0 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800cdf0:	b580      	push	{r7, lr}
 800cdf2:	b082      	sub	sp, #8
 800cdf4:	af00      	add	r7, sp, #0
 800cdf6:	6078      	str	r0, [r7, #4]
 800cdf8:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 800cdfa:	6839      	ldr	r1, [r7, #0]
 800cdfc:	6878      	ldr	r0, [r7, #4]
 800cdfe:	f002 fb91 	bl	800f524 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 800ce02:	6839      	ldr	r1, [r7, #0]
 800ce04:	6878      	ldr	r0, [r7, #4]
 800ce06:	f006 ffa3 	bl	8013d50 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 800ce0a:	bf00      	nop
 800ce0c:	3708      	adds	r7, #8
 800ce0e:	46bd      	mov	sp, r7
 800ce10:	bd80      	pop	{r7, pc}
	...

0800ce14 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 800ce14:	b580      	push	{r7, lr}
 800ce16:	b086      	sub	sp, #24
 800ce18:	af00      	add	r7, sp, #0
 800ce1a:	60f8      	str	r0, [r7, #12]
 800ce1c:	60b9      	str	r1, [r7, #8]
 800ce1e:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 800ce20:	68bb      	ldr	r3, [r7, #8]
 800ce22:	2b00      	cmp	r3, #0
 800ce24:	d106      	bne.n	800ce34 <netif_do_set_ipaddr+0x20>
 800ce26:	4b1d      	ldr	r3, [pc, #116]	; (800ce9c <netif_do_set_ipaddr+0x88>)
 800ce28:	f240 12cb 	movw	r2, #459	; 0x1cb
 800ce2c:	491c      	ldr	r1, [pc, #112]	; (800cea0 <netif_do_set_ipaddr+0x8c>)
 800ce2e:	481d      	ldr	r0, [pc, #116]	; (800cea4 <netif_do_set_ipaddr+0x90>)
 800ce30:	f00b fbc0 	bl	80185b4 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	2b00      	cmp	r3, #0
 800ce38:	d106      	bne.n	800ce48 <netif_do_set_ipaddr+0x34>
 800ce3a:	4b18      	ldr	r3, [pc, #96]	; (800ce9c <netif_do_set_ipaddr+0x88>)
 800ce3c:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 800ce40:	4917      	ldr	r1, [pc, #92]	; (800cea0 <netif_do_set_ipaddr+0x8c>)
 800ce42:	4818      	ldr	r0, [pc, #96]	; (800cea4 <netif_do_set_ipaddr+0x90>)
 800ce44:	f00b fbb6 	bl	80185b4 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 800ce48:	68bb      	ldr	r3, [r7, #8]
 800ce4a:	681a      	ldr	r2, [r3, #0]
 800ce4c:	68fb      	ldr	r3, [r7, #12]
 800ce4e:	3304      	adds	r3, #4
 800ce50:	681b      	ldr	r3, [r3, #0]
 800ce52:	429a      	cmp	r2, r3
 800ce54:	d01c      	beq.n	800ce90 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 800ce56:	68bb      	ldr	r3, [r7, #8]
 800ce58:	681b      	ldr	r3, [r3, #0]
 800ce5a:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 800ce5c:	68fb      	ldr	r3, [r7, #12]
 800ce5e:	3304      	adds	r3, #4
 800ce60:	681a      	ldr	r2, [r3, #0]
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 800ce66:	f107 0314 	add.w	r3, r7, #20
 800ce6a:	4619      	mov	r1, r3
 800ce6c:	6878      	ldr	r0, [r7, #4]
 800ce6e:	f7ff ffbf 	bl	800cdf0 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800ce72:	68bb      	ldr	r3, [r7, #8]
 800ce74:	2b00      	cmp	r3, #0
 800ce76:	d002      	beq.n	800ce7e <netif_do_set_ipaddr+0x6a>
 800ce78:	68bb      	ldr	r3, [r7, #8]
 800ce7a:	681b      	ldr	r3, [r3, #0]
 800ce7c:	e000      	b.n	800ce80 <netif_do_set_ipaddr+0x6c>
 800ce7e:	2300      	movs	r3, #0
 800ce80:	68fa      	ldr	r2, [r7, #12]
 800ce82:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800ce84:	2101      	movs	r1, #1
 800ce86:	68f8      	ldr	r0, [r7, #12]
 800ce88:	f000 f8d2 	bl	800d030 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 800ce8c:	2301      	movs	r3, #1
 800ce8e:	e000      	b.n	800ce92 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 800ce90:	2300      	movs	r3, #0
}
 800ce92:	4618      	mov	r0, r3
 800ce94:	3718      	adds	r7, #24
 800ce96:	46bd      	mov	sp, r7
 800ce98:	bd80      	pop	{r7, pc}
 800ce9a:	bf00      	nop
 800ce9c:	08019d84 	.word	0x08019d84
 800cea0:	08019e9c 	.word	0x08019e9c
 800cea4:	08019dd4 	.word	0x08019dd4

0800cea8 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 800cea8:	b480      	push	{r7}
 800ceaa:	b085      	sub	sp, #20
 800ceac:	af00      	add	r7, sp, #0
 800ceae:	60f8      	str	r0, [r7, #12]
 800ceb0:	60b9      	str	r1, [r7, #8]
 800ceb2:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 800ceb4:	68bb      	ldr	r3, [r7, #8]
 800ceb6:	681a      	ldr	r2, [r3, #0]
 800ceb8:	68fb      	ldr	r3, [r7, #12]
 800ceba:	3308      	adds	r3, #8
 800cebc:	681b      	ldr	r3, [r3, #0]
 800cebe:	429a      	cmp	r2, r3
 800cec0:	d00a      	beq.n	800ced8 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800cec2:	68bb      	ldr	r3, [r7, #8]
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	d002      	beq.n	800cece <netif_do_set_netmask+0x26>
 800cec8:	68bb      	ldr	r3, [r7, #8]
 800ceca:	681b      	ldr	r3, [r3, #0]
 800cecc:	e000      	b.n	800ced0 <netif_do_set_netmask+0x28>
 800cece:	2300      	movs	r3, #0
 800ced0:	68fa      	ldr	r2, [r7, #12]
 800ced2:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 800ced4:	2301      	movs	r3, #1
 800ced6:	e000      	b.n	800ceda <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 800ced8:	2300      	movs	r3, #0
}
 800ceda:	4618      	mov	r0, r3
 800cedc:	3714      	adds	r7, #20
 800cede:	46bd      	mov	sp, r7
 800cee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cee4:	4770      	bx	lr

0800cee6 <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 800cee6:	b480      	push	{r7}
 800cee8:	b085      	sub	sp, #20
 800ceea:	af00      	add	r7, sp, #0
 800ceec:	60f8      	str	r0, [r7, #12]
 800ceee:	60b9      	str	r1, [r7, #8]
 800cef0:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 800cef2:	68bb      	ldr	r3, [r7, #8]
 800cef4:	681a      	ldr	r2, [r3, #0]
 800cef6:	68fb      	ldr	r3, [r7, #12]
 800cef8:	330c      	adds	r3, #12
 800cefa:	681b      	ldr	r3, [r3, #0]
 800cefc:	429a      	cmp	r2, r3
 800cefe:	d00a      	beq.n	800cf16 <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800cf00:	68bb      	ldr	r3, [r7, #8]
 800cf02:	2b00      	cmp	r3, #0
 800cf04:	d002      	beq.n	800cf0c <netif_do_set_gw+0x26>
 800cf06:	68bb      	ldr	r3, [r7, #8]
 800cf08:	681b      	ldr	r3, [r3, #0]
 800cf0a:	e000      	b.n	800cf0e <netif_do_set_gw+0x28>
 800cf0c:	2300      	movs	r3, #0
 800cf0e:	68fa      	ldr	r2, [r7, #12]
 800cf10:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 800cf12:	2301      	movs	r3, #1
 800cf14:	e000      	b.n	800cf18 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 800cf16:	2300      	movs	r3, #0
}
 800cf18:	4618      	mov	r0, r3
 800cf1a:	3714      	adds	r7, #20
 800cf1c:	46bd      	mov	sp, r7
 800cf1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf22:	4770      	bx	lr

0800cf24 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 800cf24:	b580      	push	{r7, lr}
 800cf26:	b088      	sub	sp, #32
 800cf28:	af00      	add	r7, sp, #0
 800cf2a:	60f8      	str	r0, [r7, #12]
 800cf2c:	60b9      	str	r1, [r7, #8]
 800cf2e:	607a      	str	r2, [r7, #4]
 800cf30:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 800cf32:	2300      	movs	r3, #0
 800cf34:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 800cf36:	2300      	movs	r3, #0
 800cf38:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800cf3a:	68bb      	ldr	r3, [r7, #8]
 800cf3c:	2b00      	cmp	r3, #0
 800cf3e:	d101      	bne.n	800cf44 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 800cf40:	4b1c      	ldr	r3, [pc, #112]	; (800cfb4 <netif_set_addr+0x90>)
 800cf42:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800cf44:	687b      	ldr	r3, [r7, #4]
 800cf46:	2b00      	cmp	r3, #0
 800cf48:	d101      	bne.n	800cf4e <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 800cf4a:	4b1a      	ldr	r3, [pc, #104]	; (800cfb4 <netif_set_addr+0x90>)
 800cf4c:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800cf4e:	683b      	ldr	r3, [r7, #0]
 800cf50:	2b00      	cmp	r3, #0
 800cf52:	d101      	bne.n	800cf58 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 800cf54:	4b17      	ldr	r3, [pc, #92]	; (800cfb4 <netif_set_addr+0x90>)
 800cf56:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 800cf58:	68bb      	ldr	r3, [r7, #8]
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	d003      	beq.n	800cf66 <netif_set_addr+0x42>
 800cf5e:	68bb      	ldr	r3, [r7, #8]
 800cf60:	681b      	ldr	r3, [r3, #0]
 800cf62:	2b00      	cmp	r3, #0
 800cf64:	d101      	bne.n	800cf6a <netif_set_addr+0x46>
 800cf66:	2301      	movs	r3, #1
 800cf68:	e000      	b.n	800cf6c <netif_set_addr+0x48>
 800cf6a:	2300      	movs	r3, #0
 800cf6c:	617b      	str	r3, [r7, #20]
  if (remove) {
 800cf6e:	697b      	ldr	r3, [r7, #20]
 800cf70:	2b00      	cmp	r3, #0
 800cf72:	d006      	beq.n	800cf82 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800cf74:	f107 0310 	add.w	r3, r7, #16
 800cf78:	461a      	mov	r2, r3
 800cf7a:	68b9      	ldr	r1, [r7, #8]
 800cf7c:	68f8      	ldr	r0, [r7, #12]
 800cf7e:	f7ff ff49 	bl	800ce14 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 800cf82:	69fa      	ldr	r2, [r7, #28]
 800cf84:	6879      	ldr	r1, [r7, #4]
 800cf86:	68f8      	ldr	r0, [r7, #12]
 800cf88:	f7ff ff8e 	bl	800cea8 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 800cf8c:	69ba      	ldr	r2, [r7, #24]
 800cf8e:	6839      	ldr	r1, [r7, #0]
 800cf90:	68f8      	ldr	r0, [r7, #12]
 800cf92:	f7ff ffa8 	bl	800cee6 <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 800cf96:	697b      	ldr	r3, [r7, #20]
 800cf98:	2b00      	cmp	r3, #0
 800cf9a:	d106      	bne.n	800cfaa <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800cf9c:	f107 0310 	add.w	r3, r7, #16
 800cfa0:	461a      	mov	r2, r3
 800cfa2:	68b9      	ldr	r1, [r7, #8]
 800cfa4:	68f8      	ldr	r0, [r7, #12]
 800cfa6:	f7ff ff35 	bl	800ce14 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 800cfaa:	bf00      	nop
 800cfac:	3720      	adds	r7, #32
 800cfae:	46bd      	mov	sp, r7
 800cfb0:	bd80      	pop	{r7, pc}
 800cfb2:	bf00      	nop
 800cfb4:	0801c9ec 	.word	0x0801c9ec

0800cfb8 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 800cfb8:	b480      	push	{r7}
 800cfba:	b083      	sub	sp, #12
 800cfbc:	af00      	add	r7, sp, #0
 800cfbe:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 800cfc0:	4a04      	ldr	r2, [pc, #16]	; (800cfd4 <netif_set_default+0x1c>)
 800cfc2:	687b      	ldr	r3, [r7, #4]
 800cfc4:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 800cfc6:	bf00      	nop
 800cfc8:	370c      	adds	r7, #12
 800cfca:	46bd      	mov	sp, r7
 800cfcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfd0:	4770      	bx	lr
 800cfd2:	bf00      	nop
 800cfd4:	2000be1c 	.word	0x2000be1c

0800cfd8 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 800cfd8:	b580      	push	{r7, lr}
 800cfda:	b082      	sub	sp, #8
 800cfdc:	af00      	add	r7, sp, #0
 800cfde:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800cfe0:	687b      	ldr	r3, [r7, #4]
 800cfe2:	2b00      	cmp	r3, #0
 800cfe4:	d107      	bne.n	800cff6 <netif_set_up+0x1e>
 800cfe6:	4b0f      	ldr	r3, [pc, #60]	; (800d024 <netif_set_up+0x4c>)
 800cfe8:	f44f 7254 	mov.w	r2, #848	; 0x350
 800cfec:	490e      	ldr	r1, [pc, #56]	; (800d028 <netif_set_up+0x50>)
 800cfee:	480f      	ldr	r0, [pc, #60]	; (800d02c <netif_set_up+0x54>)
 800cff0:	f00b fae0 	bl	80185b4 <iprintf>
 800cff4:	e013      	b.n	800d01e <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800cffc:	f003 0301 	and.w	r3, r3, #1
 800d000:	2b00      	cmp	r3, #0
 800d002:	d10c      	bne.n	800d01e <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800d00a:	f043 0301 	orr.w	r3, r3, #1
 800d00e:	b2da      	uxtb	r2, r3
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800d016:	2103      	movs	r1, #3
 800d018:	6878      	ldr	r0, [r7, #4]
 800d01a:	f000 f809 	bl	800d030 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 800d01e:	3708      	adds	r7, #8
 800d020:	46bd      	mov	sp, r7
 800d022:	bd80      	pop	{r7, pc}
 800d024:	08019d84 	.word	0x08019d84
 800d028:	08019f0c 	.word	0x08019f0c
 800d02c:	08019dd4 	.word	0x08019dd4

0800d030 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 800d030:	b580      	push	{r7, lr}
 800d032:	b082      	sub	sp, #8
 800d034:	af00      	add	r7, sp, #0
 800d036:	6078      	str	r0, [r7, #4]
 800d038:	460b      	mov	r3, r1
 800d03a:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	2b00      	cmp	r3, #0
 800d040:	d106      	bne.n	800d050 <netif_issue_reports+0x20>
 800d042:	4b18      	ldr	r3, [pc, #96]	; (800d0a4 <netif_issue_reports+0x74>)
 800d044:	f240 326d 	movw	r2, #877	; 0x36d
 800d048:	4917      	ldr	r1, [pc, #92]	; (800d0a8 <netif_issue_reports+0x78>)
 800d04a:	4818      	ldr	r0, [pc, #96]	; (800d0ac <netif_issue_reports+0x7c>)
 800d04c:	f00b fab2 	bl	80185b4 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800d056:	f003 0304 	and.w	r3, r3, #4
 800d05a:	2b00      	cmp	r3, #0
 800d05c:	d01e      	beq.n	800d09c <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800d064:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800d068:	2b00      	cmp	r3, #0
 800d06a:	d017      	beq.n	800d09c <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800d06c:	78fb      	ldrb	r3, [r7, #3]
 800d06e:	f003 0301 	and.w	r3, r3, #1
 800d072:	2b00      	cmp	r3, #0
 800d074:	d013      	beq.n	800d09e <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	3304      	adds	r3, #4
 800d07a:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800d07c:	2b00      	cmp	r3, #0
 800d07e:	d00e      	beq.n	800d09e <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800d086:	f003 0308 	and.w	r3, r3, #8
 800d08a:	2b00      	cmp	r3, #0
 800d08c:	d007      	beq.n	800d09e <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	3304      	adds	r3, #4
 800d092:	4619      	mov	r1, r3
 800d094:	6878      	ldr	r0, [r7, #4]
 800d096:	f009 fc5b 	bl	8016950 <etharp_request>
 800d09a:	e000      	b.n	800d09e <netif_issue_reports+0x6e>
    return;
 800d09c:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 800d09e:	3708      	adds	r7, #8
 800d0a0:	46bd      	mov	sp, r7
 800d0a2:	bd80      	pop	{r7, pc}
 800d0a4:	08019d84 	.word	0x08019d84
 800d0a8:	08019f28 	.word	0x08019f28
 800d0ac:	08019dd4 	.word	0x08019dd4

0800d0b0 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 800d0b0:	b580      	push	{r7, lr}
 800d0b2:	b082      	sub	sp, #8
 800d0b4:	af00      	add	r7, sp, #0
 800d0b6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	2b00      	cmp	r3, #0
 800d0bc:	d107      	bne.n	800d0ce <netif_set_down+0x1e>
 800d0be:	4b12      	ldr	r3, [pc, #72]	; (800d108 <netif_set_down+0x58>)
 800d0c0:	f240 329b 	movw	r2, #923	; 0x39b
 800d0c4:	4911      	ldr	r1, [pc, #68]	; (800d10c <netif_set_down+0x5c>)
 800d0c6:	4812      	ldr	r0, [pc, #72]	; (800d110 <netif_set_down+0x60>)
 800d0c8:	f00b fa74 	bl	80185b4 <iprintf>
 800d0cc:	e019      	b.n	800d102 <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800d0d4:	f003 0301 	and.w	r3, r3, #1
 800d0d8:	2b00      	cmp	r3, #0
 800d0da:	d012      	beq.n	800d102 <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800d0e2:	f023 0301 	bic.w	r3, r3, #1
 800d0e6:	b2da      	uxtb	r2, r3
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800d0f4:	f003 0308 	and.w	r3, r3, #8
 800d0f8:	2b00      	cmp	r3, #0
 800d0fa:	d002      	beq.n	800d102 <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 800d0fc:	6878      	ldr	r0, [r7, #4]
 800d0fe:	f008 ffe1 	bl	80160c4 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 800d102:	3708      	adds	r7, #8
 800d104:	46bd      	mov	sp, r7
 800d106:	bd80      	pop	{r7, pc}
 800d108:	08019d84 	.word	0x08019d84
 800d10c:	08019f4c 	.word	0x08019f4c
 800d110:	08019dd4 	.word	0x08019dd4

0800d114 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 800d114:	b580      	push	{r7, lr}
 800d116:	b082      	sub	sp, #8
 800d118:	af00      	add	r7, sp, #0
 800d11a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	2b00      	cmp	r3, #0
 800d120:	d107      	bne.n	800d132 <netif_set_link_up+0x1e>
 800d122:	4b15      	ldr	r3, [pc, #84]	; (800d178 <netif_set_link_up+0x64>)
 800d124:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 800d128:	4914      	ldr	r1, [pc, #80]	; (800d17c <netif_set_link_up+0x68>)
 800d12a:	4815      	ldr	r0, [pc, #84]	; (800d180 <netif_set_link_up+0x6c>)
 800d12c:	f00b fa42 	bl	80185b4 <iprintf>
 800d130:	e01e      	b.n	800d170 <netif_set_link_up+0x5c>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 800d132:	687b      	ldr	r3, [r7, #4]
 800d134:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800d138:	f003 0304 	and.w	r3, r3, #4
 800d13c:	2b00      	cmp	r3, #0
 800d13e:	d117      	bne.n	800d170 <netif_set_link_up+0x5c>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800d146:	f043 0304 	orr.w	r3, r3, #4
 800d14a:	b2da      	uxtb	r2, r3
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

#if LWIP_DHCP
    dhcp_network_changed(netif);
 800d152:	6878      	ldr	r0, [r7, #4]
 800d154:	f007 fa26 	bl	80145a4 <dhcp_network_changed>

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800d158:	2103      	movs	r1, #3
 800d15a:	6878      	ldr	r0, [r7, #4]
 800d15c:	f7ff ff68 	bl	800d030 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	69db      	ldr	r3, [r3, #28]
 800d164:	2b00      	cmp	r3, #0
 800d166:	d003      	beq.n	800d170 <netif_set_link_up+0x5c>
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	69db      	ldr	r3, [r3, #28]
 800d16c:	6878      	ldr	r0, [r7, #4]
 800d16e:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 800d170:	3708      	adds	r7, #8
 800d172:	46bd      	mov	sp, r7
 800d174:	bd80      	pop	{r7, pc}
 800d176:	bf00      	nop
 800d178:	08019d84 	.word	0x08019d84
 800d17c:	08019f6c 	.word	0x08019f6c
 800d180:	08019dd4 	.word	0x08019dd4

0800d184 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 800d184:	b580      	push	{r7, lr}
 800d186:	b082      	sub	sp, #8
 800d188:	af00      	add	r7, sp, #0
 800d18a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	2b00      	cmp	r3, #0
 800d190:	d107      	bne.n	800d1a2 <netif_set_link_down+0x1e>
 800d192:	4b11      	ldr	r3, [pc, #68]	; (800d1d8 <netif_set_link_down+0x54>)
 800d194:	f240 4206 	movw	r2, #1030	; 0x406
 800d198:	4910      	ldr	r1, [pc, #64]	; (800d1dc <netif_set_link_down+0x58>)
 800d19a:	4811      	ldr	r0, [pc, #68]	; (800d1e0 <netif_set_link_down+0x5c>)
 800d19c:	f00b fa0a 	bl	80185b4 <iprintf>
 800d1a0:	e017      	b.n	800d1d2 <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 800d1a2:	687b      	ldr	r3, [r7, #4]
 800d1a4:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800d1a8:	f003 0304 	and.w	r3, r3, #4
 800d1ac:	2b00      	cmp	r3, #0
 800d1ae:	d010      	beq.n	800d1d2 <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800d1b6:	f023 0304 	bic.w	r3, r3, #4
 800d1ba:	b2da      	uxtb	r2, r3
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
    NETIF_LINK_CALLBACK(netif);
 800d1c2:	687b      	ldr	r3, [r7, #4]
 800d1c4:	69db      	ldr	r3, [r3, #28]
 800d1c6:	2b00      	cmp	r3, #0
 800d1c8:	d003      	beq.n	800d1d2 <netif_set_link_down+0x4e>
 800d1ca:	687b      	ldr	r3, [r7, #4]
 800d1cc:	69db      	ldr	r3, [r3, #28]
 800d1ce:	6878      	ldr	r0, [r7, #4]
 800d1d0:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 800d1d2:	3708      	adds	r7, #8
 800d1d4:	46bd      	mov	sp, r7
 800d1d6:	bd80      	pop	{r7, pc}
 800d1d8:	08019d84 	.word	0x08019d84
 800d1dc:	08019f90 	.word	0x08019f90
 800d1e0:	08019dd4 	.word	0x08019dd4

0800d1e4 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 800d1e4:	b480      	push	{r7}
 800d1e6:	b083      	sub	sp, #12
 800d1e8:	af00      	add	r7, sp, #0
 800d1ea:	6078      	str	r0, [r7, #4]
 800d1ec:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	2b00      	cmp	r3, #0
 800d1f2:	d002      	beq.n	800d1fa <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	683a      	ldr	r2, [r7, #0]
 800d1f8:	61da      	str	r2, [r3, #28]
  }
}
 800d1fa:	bf00      	nop
 800d1fc:	370c      	adds	r7, #12
 800d1fe:	46bd      	mov	sp, r7
 800d200:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d204:	4770      	bx	lr

0800d206 <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 800d206:	b480      	push	{r7}
 800d208:	b085      	sub	sp, #20
 800d20a:	af00      	add	r7, sp, #0
 800d20c:	60f8      	str	r0, [r7, #12]
 800d20e:	60b9      	str	r1, [r7, #8]
 800d210:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 800d212:	f06f 030b 	mvn.w	r3, #11
}
 800d216:	4618      	mov	r0, r3
 800d218:	3714      	adds	r7, #20
 800d21a:	46bd      	mov	sp, r7
 800d21c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d220:	4770      	bx	lr
	...

0800d224 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 800d224:	b480      	push	{r7}
 800d226:	b085      	sub	sp, #20
 800d228:	af00      	add	r7, sp, #0
 800d22a:	4603      	mov	r3, r0
 800d22c:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 800d22e:	79fb      	ldrb	r3, [r7, #7]
 800d230:	2b00      	cmp	r3, #0
 800d232:	d013      	beq.n	800d25c <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 800d234:	4b0d      	ldr	r3, [pc, #52]	; (800d26c <netif_get_by_index+0x48>)
 800d236:	681b      	ldr	r3, [r3, #0]
 800d238:	60fb      	str	r3, [r7, #12]
 800d23a:	e00c      	b.n	800d256 <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 800d23c:	68fb      	ldr	r3, [r7, #12]
 800d23e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800d242:	3301      	adds	r3, #1
 800d244:	b2db      	uxtb	r3, r3
 800d246:	79fa      	ldrb	r2, [r7, #7]
 800d248:	429a      	cmp	r2, r3
 800d24a:	d101      	bne.n	800d250 <netif_get_by_index+0x2c>
        return netif; /* found! */
 800d24c:	68fb      	ldr	r3, [r7, #12]
 800d24e:	e006      	b.n	800d25e <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 800d250:	68fb      	ldr	r3, [r7, #12]
 800d252:	681b      	ldr	r3, [r3, #0]
 800d254:	60fb      	str	r3, [r7, #12]
 800d256:	68fb      	ldr	r3, [r7, #12]
 800d258:	2b00      	cmp	r3, #0
 800d25a:	d1ef      	bne.n	800d23c <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 800d25c:	2300      	movs	r3, #0
}
 800d25e:	4618      	mov	r0, r3
 800d260:	3714      	adds	r7, #20
 800d262:	46bd      	mov	sp, r7
 800d264:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d268:	4770      	bx	lr
 800d26a:	bf00      	nop
 800d26c:	2000be18 	.word	0x2000be18

0800d270 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 800d270:	b580      	push	{r7, lr}
 800d272:	b082      	sub	sp, #8
 800d274:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 800d276:	f00a ffe3 	bl	8018240 <sys_arch_protect>
 800d27a:	6038      	str	r0, [r7, #0]
 800d27c:	4b0d      	ldr	r3, [pc, #52]	; (800d2b4 <pbuf_free_ooseq+0x44>)
 800d27e:	2200      	movs	r2, #0
 800d280:	701a      	strb	r2, [r3, #0]
 800d282:	6838      	ldr	r0, [r7, #0]
 800d284:	f00a ffea 	bl	801825c <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800d288:	4b0b      	ldr	r3, [pc, #44]	; (800d2b8 <pbuf_free_ooseq+0x48>)
 800d28a:	681b      	ldr	r3, [r3, #0]
 800d28c:	607b      	str	r3, [r7, #4]
 800d28e:	e00a      	b.n	800d2a6 <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d294:	2b00      	cmp	r3, #0
 800d296:	d003      	beq.n	800d2a0 <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 800d298:	6878      	ldr	r0, [r7, #4]
 800d29a:	f002 f981 	bl	800f5a0 <tcp_free_ooseq>
      return;
 800d29e:	e005      	b.n	800d2ac <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	68db      	ldr	r3, [r3, #12]
 800d2a4:	607b      	str	r3, [r7, #4]
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	2b00      	cmp	r3, #0
 800d2aa:	d1f1      	bne.n	800d290 <pbuf_free_ooseq+0x20>
    }
  }
}
 800d2ac:	3708      	adds	r7, #8
 800d2ae:	46bd      	mov	sp, r7
 800d2b0:	bd80      	pop	{r7, pc}
 800d2b2:	bf00      	nop
 800d2b4:	2000be20 	.word	0x2000be20
 800d2b8:	2000be28 	.word	0x2000be28

0800d2bc <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 800d2bc:	b580      	push	{r7, lr}
 800d2be:	b082      	sub	sp, #8
 800d2c0:	af00      	add	r7, sp, #0
 800d2c2:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 800d2c4:	f7ff ffd4 	bl	800d270 <pbuf_free_ooseq>
}
 800d2c8:	bf00      	nop
 800d2ca:	3708      	adds	r7, #8
 800d2cc:	46bd      	mov	sp, r7
 800d2ce:	bd80      	pop	{r7, pc}

0800d2d0 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 800d2d0:	b580      	push	{r7, lr}
 800d2d2:	b082      	sub	sp, #8
 800d2d4:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 800d2d6:	f00a ffb3 	bl	8018240 <sys_arch_protect>
 800d2da:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 800d2dc:	4b0f      	ldr	r3, [pc, #60]	; (800d31c <pbuf_pool_is_empty+0x4c>)
 800d2de:	781b      	ldrb	r3, [r3, #0]
 800d2e0:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 800d2e2:	4b0e      	ldr	r3, [pc, #56]	; (800d31c <pbuf_pool_is_empty+0x4c>)
 800d2e4:	2201      	movs	r2, #1
 800d2e6:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 800d2e8:	6878      	ldr	r0, [r7, #4]
 800d2ea:	f00a ffb7 	bl	801825c <sys_arch_unprotect>

  if (!queued) {
 800d2ee:	78fb      	ldrb	r3, [r7, #3]
 800d2f0:	2b00      	cmp	r3, #0
 800d2f2:	d10f      	bne.n	800d314 <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 800d2f4:	2100      	movs	r1, #0
 800d2f6:	480a      	ldr	r0, [pc, #40]	; (800d320 <pbuf_pool_is_empty+0x50>)
 800d2f8:	f7fe fee0 	bl	800c0bc <tcpip_try_callback>
 800d2fc:	4603      	mov	r3, r0
 800d2fe:	2b00      	cmp	r3, #0
 800d300:	d008      	beq.n	800d314 <pbuf_pool_is_empty+0x44>
 800d302:	f00a ff9d 	bl	8018240 <sys_arch_protect>
 800d306:	6078      	str	r0, [r7, #4]
 800d308:	4b04      	ldr	r3, [pc, #16]	; (800d31c <pbuf_pool_is_empty+0x4c>)
 800d30a:	2200      	movs	r2, #0
 800d30c:	701a      	strb	r2, [r3, #0]
 800d30e:	6878      	ldr	r0, [r7, #4]
 800d310:	f00a ffa4 	bl	801825c <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 800d314:	bf00      	nop
 800d316:	3708      	adds	r7, #8
 800d318:	46bd      	mov	sp, r7
 800d31a:	bd80      	pop	{r7, pc}
 800d31c:	2000be20 	.word	0x2000be20
 800d320:	0800d2bd 	.word	0x0800d2bd

0800d324 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 800d324:	b480      	push	{r7}
 800d326:	b085      	sub	sp, #20
 800d328:	af00      	add	r7, sp, #0
 800d32a:	60f8      	str	r0, [r7, #12]
 800d32c:	60b9      	str	r1, [r7, #8]
 800d32e:	4611      	mov	r1, r2
 800d330:	461a      	mov	r2, r3
 800d332:	460b      	mov	r3, r1
 800d334:	80fb      	strh	r3, [r7, #6]
 800d336:	4613      	mov	r3, r2
 800d338:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 800d33a:	68fb      	ldr	r3, [r7, #12]
 800d33c:	2200      	movs	r2, #0
 800d33e:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 800d340:	68fb      	ldr	r3, [r7, #12]
 800d342:	68ba      	ldr	r2, [r7, #8]
 800d344:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 800d346:	68fb      	ldr	r3, [r7, #12]
 800d348:	88fa      	ldrh	r2, [r7, #6]
 800d34a:	811a      	strh	r2, [r3, #8]
  p->len = len;
 800d34c:	68fb      	ldr	r3, [r7, #12]
 800d34e:	88ba      	ldrh	r2, [r7, #4]
 800d350:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 800d352:	8b3b      	ldrh	r3, [r7, #24]
 800d354:	b2da      	uxtb	r2, r3
 800d356:	68fb      	ldr	r3, [r7, #12]
 800d358:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 800d35a:	68fb      	ldr	r3, [r7, #12]
 800d35c:	7f3a      	ldrb	r2, [r7, #28]
 800d35e:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 800d360:	68fb      	ldr	r3, [r7, #12]
 800d362:	2201      	movs	r2, #1
 800d364:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 800d366:	68fb      	ldr	r3, [r7, #12]
 800d368:	2200      	movs	r2, #0
 800d36a:	73da      	strb	r2, [r3, #15]
}
 800d36c:	bf00      	nop
 800d36e:	3714      	adds	r7, #20
 800d370:	46bd      	mov	sp, r7
 800d372:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d376:	4770      	bx	lr

0800d378 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 800d378:	b580      	push	{r7, lr}
 800d37a:	b08c      	sub	sp, #48	; 0x30
 800d37c:	af02      	add	r7, sp, #8
 800d37e:	4603      	mov	r3, r0
 800d380:	71fb      	strb	r3, [r7, #7]
 800d382:	460b      	mov	r3, r1
 800d384:	80bb      	strh	r3, [r7, #4]
 800d386:	4613      	mov	r3, r2
 800d388:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 800d38a:	79fb      	ldrb	r3, [r7, #7]
 800d38c:	847b      	strh	r3, [r7, #34]	; 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 800d38e:	887b      	ldrh	r3, [r7, #2]
 800d390:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 800d394:	d07f      	beq.n	800d496 <pbuf_alloc+0x11e>
 800d396:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 800d39a:	f300 80c8 	bgt.w	800d52e <pbuf_alloc+0x1b6>
 800d39e:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 800d3a2:	d010      	beq.n	800d3c6 <pbuf_alloc+0x4e>
 800d3a4:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 800d3a8:	f300 80c1 	bgt.w	800d52e <pbuf_alloc+0x1b6>
 800d3ac:	2b01      	cmp	r3, #1
 800d3ae:	d002      	beq.n	800d3b6 <pbuf_alloc+0x3e>
 800d3b0:	2b41      	cmp	r3, #65	; 0x41
 800d3b2:	f040 80bc 	bne.w	800d52e <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 800d3b6:	887a      	ldrh	r2, [r7, #2]
 800d3b8:	88bb      	ldrh	r3, [r7, #4]
 800d3ba:	4619      	mov	r1, r3
 800d3bc:	2000      	movs	r0, #0
 800d3be:	f000 f8d1 	bl	800d564 <pbuf_alloc_reference>
 800d3c2:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 800d3c4:	e0bd      	b.n	800d542 <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 800d3c6:	2300      	movs	r3, #0
 800d3c8:	627b      	str	r3, [r7, #36]	; 0x24
      last = NULL;
 800d3ca:	2300      	movs	r3, #0
 800d3cc:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 800d3ce:	88bb      	ldrh	r3, [r7, #4]
 800d3d0:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800d3d2:	200c      	movs	r0, #12
 800d3d4:	f7ff fbb2 	bl	800cb3c <memp_malloc>
 800d3d8:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 800d3da:	693b      	ldr	r3, [r7, #16]
 800d3dc:	2b00      	cmp	r3, #0
 800d3de:	d109      	bne.n	800d3f4 <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 800d3e0:	f7ff ff76 	bl	800d2d0 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 800d3e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d3e6:	2b00      	cmp	r3, #0
 800d3e8:	d002      	beq.n	800d3f0 <pbuf_alloc+0x78>
            pbuf_free(p);
 800d3ea:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d3ec:	f000 faa8 	bl	800d940 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 800d3f0:	2300      	movs	r3, #0
 800d3f2:	e0a7      	b.n	800d544 <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800d3f4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800d3f6:	3303      	adds	r3, #3
 800d3f8:	b29b      	uxth	r3, r3
 800d3fa:	f023 0303 	bic.w	r3, r3, #3
 800d3fe:	b29b      	uxth	r3, r3
 800d400:	f5c3 7314 	rsb	r3, r3, #592	; 0x250
 800d404:	b29b      	uxth	r3, r3
 800d406:	8b7a      	ldrh	r2, [r7, #26]
 800d408:	4293      	cmp	r3, r2
 800d40a:	bf28      	it	cs
 800d40c:	4613      	movcs	r3, r2
 800d40e:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 800d410:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800d412:	3310      	adds	r3, #16
 800d414:	693a      	ldr	r2, [r7, #16]
 800d416:	4413      	add	r3, r2
 800d418:	3303      	adds	r3, #3
 800d41a:	f023 0303 	bic.w	r3, r3, #3
 800d41e:	4618      	mov	r0, r3
 800d420:	89f9      	ldrh	r1, [r7, #14]
 800d422:	8b7a      	ldrh	r2, [r7, #26]
 800d424:	2300      	movs	r3, #0
 800d426:	9301      	str	r3, [sp, #4]
 800d428:	887b      	ldrh	r3, [r7, #2]
 800d42a:	9300      	str	r3, [sp, #0]
 800d42c:	460b      	mov	r3, r1
 800d42e:	4601      	mov	r1, r0
 800d430:	6938      	ldr	r0, [r7, #16]
 800d432:	f7ff ff77 	bl	800d324 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 800d436:	693b      	ldr	r3, [r7, #16]
 800d438:	685b      	ldr	r3, [r3, #4]
 800d43a:	f003 0303 	and.w	r3, r3, #3
 800d43e:	2b00      	cmp	r3, #0
 800d440:	d006      	beq.n	800d450 <pbuf_alloc+0xd8>
 800d442:	4b42      	ldr	r3, [pc, #264]	; (800d54c <pbuf_alloc+0x1d4>)
 800d444:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d448:	4941      	ldr	r1, [pc, #260]	; (800d550 <pbuf_alloc+0x1d8>)
 800d44a:	4842      	ldr	r0, [pc, #264]	; (800d554 <pbuf_alloc+0x1dc>)
 800d44c:	f00b f8b2 	bl	80185b4 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 800d450:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800d452:	3303      	adds	r3, #3
 800d454:	f023 0303 	bic.w	r3, r3, #3
 800d458:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 800d45c:	d106      	bne.n	800d46c <pbuf_alloc+0xf4>
 800d45e:	4b3b      	ldr	r3, [pc, #236]	; (800d54c <pbuf_alloc+0x1d4>)
 800d460:	f44f 7281 	mov.w	r2, #258	; 0x102
 800d464:	493c      	ldr	r1, [pc, #240]	; (800d558 <pbuf_alloc+0x1e0>)
 800d466:	483b      	ldr	r0, [pc, #236]	; (800d554 <pbuf_alloc+0x1dc>)
 800d468:	f00b f8a4 	bl	80185b4 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 800d46c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d46e:	2b00      	cmp	r3, #0
 800d470:	d102      	bne.n	800d478 <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 800d472:	693b      	ldr	r3, [r7, #16]
 800d474:	627b      	str	r3, [r7, #36]	; 0x24
 800d476:	e002      	b.n	800d47e <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 800d478:	69fb      	ldr	r3, [r7, #28]
 800d47a:	693a      	ldr	r2, [r7, #16]
 800d47c:	601a      	str	r2, [r3, #0]
        }
        last = q;
 800d47e:	693b      	ldr	r3, [r7, #16]
 800d480:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 800d482:	8b7a      	ldrh	r2, [r7, #26]
 800d484:	89fb      	ldrh	r3, [r7, #14]
 800d486:	1ad3      	subs	r3, r2, r3
 800d488:	837b      	strh	r3, [r7, #26]
        offset = 0;
 800d48a:	2300      	movs	r3, #0
 800d48c:	847b      	strh	r3, [r7, #34]	; 0x22
      } while (rem_len > 0);
 800d48e:	8b7b      	ldrh	r3, [r7, #26]
 800d490:	2b00      	cmp	r3, #0
 800d492:	d19e      	bne.n	800d3d2 <pbuf_alloc+0x5a>
      break;
 800d494:	e055      	b.n	800d542 <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 800d496:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800d498:	3303      	adds	r3, #3
 800d49a:	b29b      	uxth	r3, r3
 800d49c:	f023 0303 	bic.w	r3, r3, #3
 800d4a0:	b29a      	uxth	r2, r3
 800d4a2:	88bb      	ldrh	r3, [r7, #4]
 800d4a4:	3303      	adds	r3, #3
 800d4a6:	b29b      	uxth	r3, r3
 800d4a8:	f023 0303 	bic.w	r3, r3, #3
 800d4ac:	b29b      	uxth	r3, r3
 800d4ae:	4413      	add	r3, r2
 800d4b0:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 800d4b2:	8b3b      	ldrh	r3, [r7, #24]
 800d4b4:	3310      	adds	r3, #16
 800d4b6:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800d4b8:	8b3a      	ldrh	r2, [r7, #24]
 800d4ba:	88bb      	ldrh	r3, [r7, #4]
 800d4bc:	3303      	adds	r3, #3
 800d4be:	f023 0303 	bic.w	r3, r3, #3
 800d4c2:	429a      	cmp	r2, r3
 800d4c4:	d306      	bcc.n	800d4d4 <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 800d4c6:	8afa      	ldrh	r2, [r7, #22]
 800d4c8:	88bb      	ldrh	r3, [r7, #4]
 800d4ca:	3303      	adds	r3, #3
 800d4cc:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800d4d0:	429a      	cmp	r2, r3
 800d4d2:	d201      	bcs.n	800d4d8 <pbuf_alloc+0x160>
        return NULL;
 800d4d4:	2300      	movs	r3, #0
 800d4d6:	e035      	b.n	800d544 <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 800d4d8:	8afb      	ldrh	r3, [r7, #22]
 800d4da:	4618      	mov	r0, r3
 800d4dc:	f7ff f9ac 	bl	800c838 <mem_malloc>
 800d4e0:	6278      	str	r0, [r7, #36]	; 0x24
      if (p == NULL) {
 800d4e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d4e4:	2b00      	cmp	r3, #0
 800d4e6:	d101      	bne.n	800d4ec <pbuf_alloc+0x174>
        return NULL;
 800d4e8:	2300      	movs	r3, #0
 800d4ea:	e02b      	b.n	800d544 <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 800d4ec:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800d4ee:	3310      	adds	r3, #16
 800d4f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d4f2:	4413      	add	r3, r2
 800d4f4:	3303      	adds	r3, #3
 800d4f6:	f023 0303 	bic.w	r3, r3, #3
 800d4fa:	4618      	mov	r0, r3
 800d4fc:	88b9      	ldrh	r1, [r7, #4]
 800d4fe:	88ba      	ldrh	r2, [r7, #4]
 800d500:	2300      	movs	r3, #0
 800d502:	9301      	str	r3, [sp, #4]
 800d504:	887b      	ldrh	r3, [r7, #2]
 800d506:	9300      	str	r3, [sp, #0]
 800d508:	460b      	mov	r3, r1
 800d50a:	4601      	mov	r1, r0
 800d50c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d50e:	f7ff ff09 	bl	800d324 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 800d512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d514:	685b      	ldr	r3, [r3, #4]
 800d516:	f003 0303 	and.w	r3, r3, #3
 800d51a:	2b00      	cmp	r3, #0
 800d51c:	d010      	beq.n	800d540 <pbuf_alloc+0x1c8>
 800d51e:	4b0b      	ldr	r3, [pc, #44]	; (800d54c <pbuf_alloc+0x1d4>)
 800d520:	f44f 7291 	mov.w	r2, #290	; 0x122
 800d524:	490d      	ldr	r1, [pc, #52]	; (800d55c <pbuf_alloc+0x1e4>)
 800d526:	480b      	ldr	r0, [pc, #44]	; (800d554 <pbuf_alloc+0x1dc>)
 800d528:	f00b f844 	bl	80185b4 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 800d52c:	e008      	b.n	800d540 <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800d52e:	4b07      	ldr	r3, [pc, #28]	; (800d54c <pbuf_alloc+0x1d4>)
 800d530:	f240 1227 	movw	r2, #295	; 0x127
 800d534:	490a      	ldr	r1, [pc, #40]	; (800d560 <pbuf_alloc+0x1e8>)
 800d536:	4807      	ldr	r0, [pc, #28]	; (800d554 <pbuf_alloc+0x1dc>)
 800d538:	f00b f83c 	bl	80185b4 <iprintf>
      return NULL;
 800d53c:	2300      	movs	r3, #0
 800d53e:	e001      	b.n	800d544 <pbuf_alloc+0x1cc>
      break;
 800d540:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 800d542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800d544:	4618      	mov	r0, r3
 800d546:	3728      	adds	r7, #40	; 0x28
 800d548:	46bd      	mov	sp, r7
 800d54a:	bd80      	pop	{r7, pc}
 800d54c:	08019fb4 	.word	0x08019fb4
 800d550:	08019fe4 	.word	0x08019fe4
 800d554:	0801a014 	.word	0x0801a014
 800d558:	0801a03c 	.word	0x0801a03c
 800d55c:	0801a070 	.word	0x0801a070
 800d560:	0801a09c 	.word	0x0801a09c

0800d564 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 800d564:	b580      	push	{r7, lr}
 800d566:	b086      	sub	sp, #24
 800d568:	af02      	add	r7, sp, #8
 800d56a:	6078      	str	r0, [r7, #4]
 800d56c:	460b      	mov	r3, r1
 800d56e:	807b      	strh	r3, [r7, #2]
 800d570:	4613      	mov	r3, r2
 800d572:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 800d574:	883b      	ldrh	r3, [r7, #0]
 800d576:	2b41      	cmp	r3, #65	; 0x41
 800d578:	d009      	beq.n	800d58e <pbuf_alloc_reference+0x2a>
 800d57a:	883b      	ldrh	r3, [r7, #0]
 800d57c:	2b01      	cmp	r3, #1
 800d57e:	d006      	beq.n	800d58e <pbuf_alloc_reference+0x2a>
 800d580:	4b0f      	ldr	r3, [pc, #60]	; (800d5c0 <pbuf_alloc_reference+0x5c>)
 800d582:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 800d586:	490f      	ldr	r1, [pc, #60]	; (800d5c4 <pbuf_alloc_reference+0x60>)
 800d588:	480f      	ldr	r0, [pc, #60]	; (800d5c8 <pbuf_alloc_reference+0x64>)
 800d58a:	f00b f813 	bl	80185b4 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800d58e:	200b      	movs	r0, #11
 800d590:	f7ff fad4 	bl	800cb3c <memp_malloc>
 800d594:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 800d596:	68fb      	ldr	r3, [r7, #12]
 800d598:	2b00      	cmp	r3, #0
 800d59a:	d101      	bne.n	800d5a0 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 800d59c:	2300      	movs	r3, #0
 800d59e:	e00b      	b.n	800d5b8 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 800d5a0:	8879      	ldrh	r1, [r7, #2]
 800d5a2:	887a      	ldrh	r2, [r7, #2]
 800d5a4:	2300      	movs	r3, #0
 800d5a6:	9301      	str	r3, [sp, #4]
 800d5a8:	883b      	ldrh	r3, [r7, #0]
 800d5aa:	9300      	str	r3, [sp, #0]
 800d5ac:	460b      	mov	r3, r1
 800d5ae:	6879      	ldr	r1, [r7, #4]
 800d5b0:	68f8      	ldr	r0, [r7, #12]
 800d5b2:	f7ff feb7 	bl	800d324 <pbuf_init_alloced_pbuf>
  return p;
 800d5b6:	68fb      	ldr	r3, [r7, #12]
}
 800d5b8:	4618      	mov	r0, r3
 800d5ba:	3710      	adds	r7, #16
 800d5bc:	46bd      	mov	sp, r7
 800d5be:	bd80      	pop	{r7, pc}
 800d5c0:	08019fb4 	.word	0x08019fb4
 800d5c4:	0801a0b8 	.word	0x0801a0b8
 800d5c8:	0801a014 	.word	0x0801a014

0800d5cc <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 800d5cc:	b580      	push	{r7, lr}
 800d5ce:	b088      	sub	sp, #32
 800d5d0:	af02      	add	r7, sp, #8
 800d5d2:	607b      	str	r3, [r7, #4]
 800d5d4:	4603      	mov	r3, r0
 800d5d6:	73fb      	strb	r3, [r7, #15]
 800d5d8:	460b      	mov	r3, r1
 800d5da:	81bb      	strh	r3, [r7, #12]
 800d5dc:	4613      	mov	r3, r2
 800d5de:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 800d5e0:	7bfb      	ldrb	r3, [r7, #15]
 800d5e2:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800d5e4:	8a7b      	ldrh	r3, [r7, #18]
 800d5e6:	3303      	adds	r3, #3
 800d5e8:	f023 0203 	bic.w	r2, r3, #3
 800d5ec:	89bb      	ldrh	r3, [r7, #12]
 800d5ee:	441a      	add	r2, r3
 800d5f0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d5f2:	429a      	cmp	r2, r3
 800d5f4:	d901      	bls.n	800d5fa <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 800d5f6:	2300      	movs	r3, #0
 800d5f8:	e018      	b.n	800d62c <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 800d5fa:	6a3b      	ldr	r3, [r7, #32]
 800d5fc:	2b00      	cmp	r3, #0
 800d5fe:	d007      	beq.n	800d610 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800d600:	8a7b      	ldrh	r3, [r7, #18]
 800d602:	3303      	adds	r3, #3
 800d604:	f023 0303 	bic.w	r3, r3, #3
 800d608:	6a3a      	ldr	r2, [r7, #32]
 800d60a:	4413      	add	r3, r2
 800d60c:	617b      	str	r3, [r7, #20]
 800d60e:	e001      	b.n	800d614 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 800d610:	2300      	movs	r3, #0
 800d612:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 800d614:	6878      	ldr	r0, [r7, #4]
 800d616:	89b9      	ldrh	r1, [r7, #12]
 800d618:	89ba      	ldrh	r2, [r7, #12]
 800d61a:	2302      	movs	r3, #2
 800d61c:	9301      	str	r3, [sp, #4]
 800d61e:	897b      	ldrh	r3, [r7, #10]
 800d620:	9300      	str	r3, [sp, #0]
 800d622:	460b      	mov	r3, r1
 800d624:	6979      	ldr	r1, [r7, #20]
 800d626:	f7ff fe7d 	bl	800d324 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 800d62a:	687b      	ldr	r3, [r7, #4]
}
 800d62c:	4618      	mov	r0, r3
 800d62e:	3718      	adds	r7, #24
 800d630:	46bd      	mov	sp, r7
 800d632:	bd80      	pop	{r7, pc}

0800d634 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 800d634:	b580      	push	{r7, lr}
 800d636:	b084      	sub	sp, #16
 800d638:	af00      	add	r7, sp, #0
 800d63a:	6078      	str	r0, [r7, #4]
 800d63c:	460b      	mov	r3, r1
 800d63e:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	2b00      	cmp	r3, #0
 800d644:	d106      	bne.n	800d654 <pbuf_realloc+0x20>
 800d646:	4b3a      	ldr	r3, [pc, #232]	; (800d730 <pbuf_realloc+0xfc>)
 800d648:	f44f 72cc 	mov.w	r2, #408	; 0x198
 800d64c:	4939      	ldr	r1, [pc, #228]	; (800d734 <pbuf_realloc+0x100>)
 800d64e:	483a      	ldr	r0, [pc, #232]	; (800d738 <pbuf_realloc+0x104>)
 800d650:	f00a ffb0 	bl	80185b4 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 800d654:	687b      	ldr	r3, [r7, #4]
 800d656:	891b      	ldrh	r3, [r3, #8]
 800d658:	887a      	ldrh	r2, [r7, #2]
 800d65a:	429a      	cmp	r2, r3
 800d65c:	d263      	bcs.n	800d726 <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	891a      	ldrh	r2, [r3, #8]
 800d662:	887b      	ldrh	r3, [r7, #2]
 800d664:	1ad3      	subs	r3, r2, r3
 800d666:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 800d668:	887b      	ldrh	r3, [r7, #2]
 800d66a:	817b      	strh	r3, [r7, #10]
  q = p;
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 800d670:	e018      	b.n	800d6a4 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 800d672:	68fb      	ldr	r3, [r7, #12]
 800d674:	895b      	ldrh	r3, [r3, #10]
 800d676:	897a      	ldrh	r2, [r7, #10]
 800d678:	1ad3      	subs	r3, r2, r3
 800d67a:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 800d67c:	68fb      	ldr	r3, [r7, #12]
 800d67e:	891a      	ldrh	r2, [r3, #8]
 800d680:	893b      	ldrh	r3, [r7, #8]
 800d682:	1ad3      	subs	r3, r2, r3
 800d684:	b29a      	uxth	r2, r3
 800d686:	68fb      	ldr	r3, [r7, #12]
 800d688:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 800d68a:	68fb      	ldr	r3, [r7, #12]
 800d68c:	681b      	ldr	r3, [r3, #0]
 800d68e:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800d690:	68fb      	ldr	r3, [r7, #12]
 800d692:	2b00      	cmp	r3, #0
 800d694:	d106      	bne.n	800d6a4 <pbuf_realloc+0x70>
 800d696:	4b26      	ldr	r3, [pc, #152]	; (800d730 <pbuf_realloc+0xfc>)
 800d698:	f240 12af 	movw	r2, #431	; 0x1af
 800d69c:	4927      	ldr	r1, [pc, #156]	; (800d73c <pbuf_realloc+0x108>)
 800d69e:	4826      	ldr	r0, [pc, #152]	; (800d738 <pbuf_realloc+0x104>)
 800d6a0:	f00a ff88 	bl	80185b4 <iprintf>
  while (rem_len > q->len) {
 800d6a4:	68fb      	ldr	r3, [r7, #12]
 800d6a6:	895b      	ldrh	r3, [r3, #10]
 800d6a8:	897a      	ldrh	r2, [r7, #10]
 800d6aa:	429a      	cmp	r2, r3
 800d6ac:	d8e1      	bhi.n	800d672 <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 800d6ae:	68fb      	ldr	r3, [r7, #12]
 800d6b0:	7b1b      	ldrb	r3, [r3, #12]
 800d6b2:	f003 030f 	and.w	r3, r3, #15
 800d6b6:	2b00      	cmp	r3, #0
 800d6b8:	d121      	bne.n	800d6fe <pbuf_realloc+0xca>
 800d6ba:	68fb      	ldr	r3, [r7, #12]
 800d6bc:	895b      	ldrh	r3, [r3, #10]
 800d6be:	897a      	ldrh	r2, [r7, #10]
 800d6c0:	429a      	cmp	r2, r3
 800d6c2:	d01c      	beq.n	800d6fe <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800d6c4:	68fb      	ldr	r3, [r7, #12]
 800d6c6:	7b5b      	ldrb	r3, [r3, #13]
 800d6c8:	f003 0302 	and.w	r3, r3, #2
 800d6cc:	2b00      	cmp	r3, #0
 800d6ce:	d116      	bne.n	800d6fe <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 800d6d0:	68fb      	ldr	r3, [r7, #12]
 800d6d2:	685a      	ldr	r2, [r3, #4]
 800d6d4:	68fb      	ldr	r3, [r7, #12]
 800d6d6:	1ad3      	subs	r3, r2, r3
 800d6d8:	b29a      	uxth	r2, r3
 800d6da:	897b      	ldrh	r3, [r7, #10]
 800d6dc:	4413      	add	r3, r2
 800d6de:	b29b      	uxth	r3, r3
 800d6e0:	4619      	mov	r1, r3
 800d6e2:	68f8      	ldr	r0, [r7, #12]
 800d6e4:	f7fe ff9e 	bl	800c624 <mem_trim>
 800d6e8:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800d6ea:	68fb      	ldr	r3, [r7, #12]
 800d6ec:	2b00      	cmp	r3, #0
 800d6ee:	d106      	bne.n	800d6fe <pbuf_realloc+0xca>
 800d6f0:	4b0f      	ldr	r3, [pc, #60]	; (800d730 <pbuf_realloc+0xfc>)
 800d6f2:	f240 12bd 	movw	r2, #445	; 0x1bd
 800d6f6:	4912      	ldr	r1, [pc, #72]	; (800d740 <pbuf_realloc+0x10c>)
 800d6f8:	480f      	ldr	r0, [pc, #60]	; (800d738 <pbuf_realloc+0x104>)
 800d6fa:	f00a ff5b 	bl	80185b4 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 800d6fe:	68fb      	ldr	r3, [r7, #12]
 800d700:	897a      	ldrh	r2, [r7, #10]
 800d702:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 800d704:	68fb      	ldr	r3, [r7, #12]
 800d706:	895a      	ldrh	r2, [r3, #10]
 800d708:	68fb      	ldr	r3, [r7, #12]
 800d70a:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 800d70c:	68fb      	ldr	r3, [r7, #12]
 800d70e:	681b      	ldr	r3, [r3, #0]
 800d710:	2b00      	cmp	r3, #0
 800d712:	d004      	beq.n	800d71e <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 800d714:	68fb      	ldr	r3, [r7, #12]
 800d716:	681b      	ldr	r3, [r3, #0]
 800d718:	4618      	mov	r0, r3
 800d71a:	f000 f911 	bl	800d940 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 800d71e:	68fb      	ldr	r3, [r7, #12]
 800d720:	2200      	movs	r2, #0
 800d722:	601a      	str	r2, [r3, #0]
 800d724:	e000      	b.n	800d728 <pbuf_realloc+0xf4>
    return;
 800d726:	bf00      	nop

}
 800d728:	3710      	adds	r7, #16
 800d72a:	46bd      	mov	sp, r7
 800d72c:	bd80      	pop	{r7, pc}
 800d72e:	bf00      	nop
 800d730:	08019fb4 	.word	0x08019fb4
 800d734:	0801a0cc 	.word	0x0801a0cc
 800d738:	0801a014 	.word	0x0801a014
 800d73c:	0801a0e4 	.word	0x0801a0e4
 800d740:	0801a0fc 	.word	0x0801a0fc

0800d744 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 800d744:	b580      	push	{r7, lr}
 800d746:	b086      	sub	sp, #24
 800d748:	af00      	add	r7, sp, #0
 800d74a:	60f8      	str	r0, [r7, #12]
 800d74c:	60b9      	str	r1, [r7, #8]
 800d74e:	4613      	mov	r3, r2
 800d750:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800d752:	68fb      	ldr	r3, [r7, #12]
 800d754:	2b00      	cmp	r3, #0
 800d756:	d106      	bne.n	800d766 <pbuf_add_header_impl+0x22>
 800d758:	4b2b      	ldr	r3, [pc, #172]	; (800d808 <pbuf_add_header_impl+0xc4>)
 800d75a:	f240 12df 	movw	r2, #479	; 0x1df
 800d75e:	492b      	ldr	r1, [pc, #172]	; (800d80c <pbuf_add_header_impl+0xc8>)
 800d760:	482b      	ldr	r0, [pc, #172]	; (800d810 <pbuf_add_header_impl+0xcc>)
 800d762:	f00a ff27 	bl	80185b4 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 800d766:	68fb      	ldr	r3, [r7, #12]
 800d768:	2b00      	cmp	r3, #0
 800d76a:	d003      	beq.n	800d774 <pbuf_add_header_impl+0x30>
 800d76c:	68bb      	ldr	r3, [r7, #8]
 800d76e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d772:	d301      	bcc.n	800d778 <pbuf_add_header_impl+0x34>
    return 1;
 800d774:	2301      	movs	r3, #1
 800d776:	e043      	b.n	800d800 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 800d778:	68bb      	ldr	r3, [r7, #8]
 800d77a:	2b00      	cmp	r3, #0
 800d77c:	d101      	bne.n	800d782 <pbuf_add_header_impl+0x3e>
    return 0;
 800d77e:	2300      	movs	r3, #0
 800d780:	e03e      	b.n	800d800 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 800d782:	68bb      	ldr	r3, [r7, #8]
 800d784:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 800d786:	68fb      	ldr	r3, [r7, #12]
 800d788:	891a      	ldrh	r2, [r3, #8]
 800d78a:	8a7b      	ldrh	r3, [r7, #18]
 800d78c:	4413      	add	r3, r2
 800d78e:	b29b      	uxth	r3, r3
 800d790:	8a7a      	ldrh	r2, [r7, #18]
 800d792:	429a      	cmp	r2, r3
 800d794:	d901      	bls.n	800d79a <pbuf_add_header_impl+0x56>
    return 1;
 800d796:	2301      	movs	r3, #1
 800d798:	e032      	b.n	800d800 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 800d79a:	68fb      	ldr	r3, [r7, #12]
 800d79c:	7b1b      	ldrb	r3, [r3, #12]
 800d79e:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 800d7a0:	8a3b      	ldrh	r3, [r7, #16]
 800d7a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d7a6:	2b00      	cmp	r3, #0
 800d7a8:	d00c      	beq.n	800d7c4 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 800d7aa:	68fb      	ldr	r3, [r7, #12]
 800d7ac:	685a      	ldr	r2, [r3, #4]
 800d7ae:	68bb      	ldr	r3, [r7, #8]
 800d7b0:	425b      	negs	r3, r3
 800d7b2:	4413      	add	r3, r2
 800d7b4:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800d7b6:	68fb      	ldr	r3, [r7, #12]
 800d7b8:	3310      	adds	r3, #16
 800d7ba:	697a      	ldr	r2, [r7, #20]
 800d7bc:	429a      	cmp	r2, r3
 800d7be:	d20d      	bcs.n	800d7dc <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 800d7c0:	2301      	movs	r3, #1
 800d7c2:	e01d      	b.n	800d800 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 800d7c4:	79fb      	ldrb	r3, [r7, #7]
 800d7c6:	2b00      	cmp	r3, #0
 800d7c8:	d006      	beq.n	800d7d8 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 800d7ca:	68fb      	ldr	r3, [r7, #12]
 800d7cc:	685a      	ldr	r2, [r3, #4]
 800d7ce:	68bb      	ldr	r3, [r7, #8]
 800d7d0:	425b      	negs	r3, r3
 800d7d2:	4413      	add	r3, r2
 800d7d4:	617b      	str	r3, [r7, #20]
 800d7d6:	e001      	b.n	800d7dc <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 800d7d8:	2301      	movs	r3, #1
 800d7da:	e011      	b.n	800d800 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 800d7dc:	68fb      	ldr	r3, [r7, #12]
 800d7de:	697a      	ldr	r2, [r7, #20]
 800d7e0:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 800d7e2:	68fb      	ldr	r3, [r7, #12]
 800d7e4:	895a      	ldrh	r2, [r3, #10]
 800d7e6:	8a7b      	ldrh	r3, [r7, #18]
 800d7e8:	4413      	add	r3, r2
 800d7ea:	b29a      	uxth	r2, r3
 800d7ec:	68fb      	ldr	r3, [r7, #12]
 800d7ee:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 800d7f0:	68fb      	ldr	r3, [r7, #12]
 800d7f2:	891a      	ldrh	r2, [r3, #8]
 800d7f4:	8a7b      	ldrh	r3, [r7, #18]
 800d7f6:	4413      	add	r3, r2
 800d7f8:	b29a      	uxth	r2, r3
 800d7fa:	68fb      	ldr	r3, [r7, #12]
 800d7fc:	811a      	strh	r2, [r3, #8]


  return 0;
 800d7fe:	2300      	movs	r3, #0
}
 800d800:	4618      	mov	r0, r3
 800d802:	3718      	adds	r7, #24
 800d804:	46bd      	mov	sp, r7
 800d806:	bd80      	pop	{r7, pc}
 800d808:	08019fb4 	.word	0x08019fb4
 800d80c:	0801a118 	.word	0x0801a118
 800d810:	0801a014 	.word	0x0801a014

0800d814 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 800d814:	b580      	push	{r7, lr}
 800d816:	b082      	sub	sp, #8
 800d818:	af00      	add	r7, sp, #0
 800d81a:	6078      	str	r0, [r7, #4]
 800d81c:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 800d81e:	2200      	movs	r2, #0
 800d820:	6839      	ldr	r1, [r7, #0]
 800d822:	6878      	ldr	r0, [r7, #4]
 800d824:	f7ff ff8e 	bl	800d744 <pbuf_add_header_impl>
 800d828:	4603      	mov	r3, r0
}
 800d82a:	4618      	mov	r0, r3
 800d82c:	3708      	adds	r7, #8
 800d82e:	46bd      	mov	sp, r7
 800d830:	bd80      	pop	{r7, pc}
	...

0800d834 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 800d834:	b580      	push	{r7, lr}
 800d836:	b084      	sub	sp, #16
 800d838:	af00      	add	r7, sp, #0
 800d83a:	6078      	str	r0, [r7, #4]
 800d83c:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	2b00      	cmp	r3, #0
 800d842:	d106      	bne.n	800d852 <pbuf_remove_header+0x1e>
 800d844:	4b20      	ldr	r3, [pc, #128]	; (800d8c8 <pbuf_remove_header+0x94>)
 800d846:	f240 224b 	movw	r2, #587	; 0x24b
 800d84a:	4920      	ldr	r1, [pc, #128]	; (800d8cc <pbuf_remove_header+0x98>)
 800d84c:	4820      	ldr	r0, [pc, #128]	; (800d8d0 <pbuf_remove_header+0x9c>)
 800d84e:	f00a feb1 	bl	80185b4 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	2b00      	cmp	r3, #0
 800d856:	d003      	beq.n	800d860 <pbuf_remove_header+0x2c>
 800d858:	683b      	ldr	r3, [r7, #0]
 800d85a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d85e:	d301      	bcc.n	800d864 <pbuf_remove_header+0x30>
    return 1;
 800d860:	2301      	movs	r3, #1
 800d862:	e02c      	b.n	800d8be <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 800d864:	683b      	ldr	r3, [r7, #0]
 800d866:	2b00      	cmp	r3, #0
 800d868:	d101      	bne.n	800d86e <pbuf_remove_header+0x3a>
    return 0;
 800d86a:	2300      	movs	r3, #0
 800d86c:	e027      	b.n	800d8be <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 800d86e:	683b      	ldr	r3, [r7, #0]
 800d870:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800d872:	687b      	ldr	r3, [r7, #4]
 800d874:	895b      	ldrh	r3, [r3, #10]
 800d876:	89fa      	ldrh	r2, [r7, #14]
 800d878:	429a      	cmp	r2, r3
 800d87a:	d908      	bls.n	800d88e <pbuf_remove_header+0x5a>
 800d87c:	4b12      	ldr	r3, [pc, #72]	; (800d8c8 <pbuf_remove_header+0x94>)
 800d87e:	f240 2255 	movw	r2, #597	; 0x255
 800d882:	4914      	ldr	r1, [pc, #80]	; (800d8d4 <pbuf_remove_header+0xa0>)
 800d884:	4812      	ldr	r0, [pc, #72]	; (800d8d0 <pbuf_remove_header+0x9c>)
 800d886:	f00a fe95 	bl	80185b4 <iprintf>
 800d88a:	2301      	movs	r3, #1
 800d88c:	e017      	b.n	800d8be <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 800d88e:	687b      	ldr	r3, [r7, #4]
 800d890:	685b      	ldr	r3, [r3, #4]
 800d892:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	685a      	ldr	r2, [r3, #4]
 800d898:	683b      	ldr	r3, [r7, #0]
 800d89a:	441a      	add	r2, r3
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 800d8a0:	687b      	ldr	r3, [r7, #4]
 800d8a2:	895a      	ldrh	r2, [r3, #10]
 800d8a4:	89fb      	ldrh	r3, [r7, #14]
 800d8a6:	1ad3      	subs	r3, r2, r3
 800d8a8:	b29a      	uxth	r2, r3
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	891a      	ldrh	r2, [r3, #8]
 800d8b2:	89fb      	ldrh	r3, [r7, #14]
 800d8b4:	1ad3      	subs	r3, r2, r3
 800d8b6:	b29a      	uxth	r2, r3
 800d8b8:	687b      	ldr	r3, [r7, #4]
 800d8ba:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 800d8bc:	2300      	movs	r3, #0
}
 800d8be:	4618      	mov	r0, r3
 800d8c0:	3710      	adds	r7, #16
 800d8c2:	46bd      	mov	sp, r7
 800d8c4:	bd80      	pop	{r7, pc}
 800d8c6:	bf00      	nop
 800d8c8:	08019fb4 	.word	0x08019fb4
 800d8cc:	0801a118 	.word	0x0801a118
 800d8d0:	0801a014 	.word	0x0801a014
 800d8d4:	0801a124 	.word	0x0801a124

0800d8d8 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 800d8d8:	b580      	push	{r7, lr}
 800d8da:	b082      	sub	sp, #8
 800d8dc:	af00      	add	r7, sp, #0
 800d8de:	6078      	str	r0, [r7, #4]
 800d8e0:	460b      	mov	r3, r1
 800d8e2:	807b      	strh	r3, [r7, #2]
 800d8e4:	4613      	mov	r3, r2
 800d8e6:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 800d8e8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d8ec:	2b00      	cmp	r3, #0
 800d8ee:	da08      	bge.n	800d902 <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 800d8f0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d8f4:	425b      	negs	r3, r3
 800d8f6:	4619      	mov	r1, r3
 800d8f8:	6878      	ldr	r0, [r7, #4]
 800d8fa:	f7ff ff9b 	bl	800d834 <pbuf_remove_header>
 800d8fe:	4603      	mov	r3, r0
 800d900:	e007      	b.n	800d912 <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 800d902:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d906:	787a      	ldrb	r2, [r7, #1]
 800d908:	4619      	mov	r1, r3
 800d90a:	6878      	ldr	r0, [r7, #4]
 800d90c:	f7ff ff1a 	bl	800d744 <pbuf_add_header_impl>
 800d910:	4603      	mov	r3, r0
  }
}
 800d912:	4618      	mov	r0, r3
 800d914:	3708      	adds	r7, #8
 800d916:	46bd      	mov	sp, r7
 800d918:	bd80      	pop	{r7, pc}

0800d91a <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 800d91a:	b580      	push	{r7, lr}
 800d91c:	b082      	sub	sp, #8
 800d91e:	af00      	add	r7, sp, #0
 800d920:	6078      	str	r0, [r7, #4]
 800d922:	460b      	mov	r3, r1
 800d924:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 800d926:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d92a:	2201      	movs	r2, #1
 800d92c:	4619      	mov	r1, r3
 800d92e:	6878      	ldr	r0, [r7, #4]
 800d930:	f7ff ffd2 	bl	800d8d8 <pbuf_header_impl>
 800d934:	4603      	mov	r3, r0
}
 800d936:	4618      	mov	r0, r3
 800d938:	3708      	adds	r7, #8
 800d93a:	46bd      	mov	sp, r7
 800d93c:	bd80      	pop	{r7, pc}
	...

0800d940 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 800d940:	b580      	push	{r7, lr}
 800d942:	b088      	sub	sp, #32
 800d944:	af00      	add	r7, sp, #0
 800d946:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 800d948:	687b      	ldr	r3, [r7, #4]
 800d94a:	2b00      	cmp	r3, #0
 800d94c:	d10b      	bne.n	800d966 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 800d94e:	687b      	ldr	r3, [r7, #4]
 800d950:	2b00      	cmp	r3, #0
 800d952:	d106      	bne.n	800d962 <pbuf_free+0x22>
 800d954:	4b3b      	ldr	r3, [pc, #236]	; (800da44 <pbuf_free+0x104>)
 800d956:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 800d95a:	493b      	ldr	r1, [pc, #236]	; (800da48 <pbuf_free+0x108>)
 800d95c:	483b      	ldr	r0, [pc, #236]	; (800da4c <pbuf_free+0x10c>)
 800d95e:	f00a fe29 	bl	80185b4 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 800d962:	2300      	movs	r3, #0
 800d964:	e069      	b.n	800da3a <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 800d966:	2300      	movs	r3, #0
 800d968:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 800d96a:	e062      	b.n	800da32 <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 800d96c:	f00a fc68 	bl	8018240 <sys_arch_protect>
 800d970:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800d972:	687b      	ldr	r3, [r7, #4]
 800d974:	7b9b      	ldrb	r3, [r3, #14]
 800d976:	2b00      	cmp	r3, #0
 800d978:	d106      	bne.n	800d988 <pbuf_free+0x48>
 800d97a:	4b32      	ldr	r3, [pc, #200]	; (800da44 <pbuf_free+0x104>)
 800d97c:	f240 22f1 	movw	r2, #753	; 0x2f1
 800d980:	4933      	ldr	r1, [pc, #204]	; (800da50 <pbuf_free+0x110>)
 800d982:	4832      	ldr	r0, [pc, #200]	; (800da4c <pbuf_free+0x10c>)
 800d984:	f00a fe16 	bl	80185b4 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	7b9b      	ldrb	r3, [r3, #14]
 800d98c:	3b01      	subs	r3, #1
 800d98e:	b2da      	uxtb	r2, r3
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	739a      	strb	r2, [r3, #14]
 800d994:	687b      	ldr	r3, [r7, #4]
 800d996:	7b9b      	ldrb	r3, [r3, #14]
 800d998:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 800d99a:	69b8      	ldr	r0, [r7, #24]
 800d99c:	f00a fc5e 	bl	801825c <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 800d9a0:	7dfb      	ldrb	r3, [r7, #23]
 800d9a2:	2b00      	cmp	r3, #0
 800d9a4:	d143      	bne.n	800da2e <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 800d9a6:	687b      	ldr	r3, [r7, #4]
 800d9a8:	681b      	ldr	r3, [r3, #0]
 800d9aa:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 800d9ac:	687b      	ldr	r3, [r7, #4]
 800d9ae:	7b1b      	ldrb	r3, [r3, #12]
 800d9b0:	f003 030f 	and.w	r3, r3, #15
 800d9b4:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	7b5b      	ldrb	r3, [r3, #13]
 800d9ba:	f003 0302 	and.w	r3, r3, #2
 800d9be:	2b00      	cmp	r3, #0
 800d9c0:	d011      	beq.n	800d9e6 <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800d9c6:	68bb      	ldr	r3, [r7, #8]
 800d9c8:	691b      	ldr	r3, [r3, #16]
 800d9ca:	2b00      	cmp	r3, #0
 800d9cc:	d106      	bne.n	800d9dc <pbuf_free+0x9c>
 800d9ce:	4b1d      	ldr	r3, [pc, #116]	; (800da44 <pbuf_free+0x104>)
 800d9d0:	f240 22ff 	movw	r2, #767	; 0x2ff
 800d9d4:	491f      	ldr	r1, [pc, #124]	; (800da54 <pbuf_free+0x114>)
 800d9d6:	481d      	ldr	r0, [pc, #116]	; (800da4c <pbuf_free+0x10c>)
 800d9d8:	f00a fdec 	bl	80185b4 <iprintf>
        pc->custom_free_function(p);
 800d9dc:	68bb      	ldr	r3, [r7, #8]
 800d9de:	691b      	ldr	r3, [r3, #16]
 800d9e0:	6878      	ldr	r0, [r7, #4]
 800d9e2:	4798      	blx	r3
 800d9e4:	e01d      	b.n	800da22 <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 800d9e6:	7bfb      	ldrb	r3, [r7, #15]
 800d9e8:	2b02      	cmp	r3, #2
 800d9ea:	d104      	bne.n	800d9f6 <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 800d9ec:	6879      	ldr	r1, [r7, #4]
 800d9ee:	200c      	movs	r0, #12
 800d9f0:	f7ff f8f6 	bl	800cbe0 <memp_free>
 800d9f4:	e015      	b.n	800da22 <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 800d9f6:	7bfb      	ldrb	r3, [r7, #15]
 800d9f8:	2b01      	cmp	r3, #1
 800d9fa:	d104      	bne.n	800da06 <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 800d9fc:	6879      	ldr	r1, [r7, #4]
 800d9fe:	200b      	movs	r0, #11
 800da00:	f7ff f8ee 	bl	800cbe0 <memp_free>
 800da04:	e00d      	b.n	800da22 <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 800da06:	7bfb      	ldrb	r3, [r7, #15]
 800da08:	2b00      	cmp	r3, #0
 800da0a:	d103      	bne.n	800da14 <pbuf_free+0xd4>
          mem_free(p);
 800da0c:	6878      	ldr	r0, [r7, #4]
 800da0e:	f7fe fd79 	bl	800c504 <mem_free>
 800da12:	e006      	b.n	800da22 <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 800da14:	4b0b      	ldr	r3, [pc, #44]	; (800da44 <pbuf_free+0x104>)
 800da16:	f240 320f 	movw	r2, #783	; 0x30f
 800da1a:	490f      	ldr	r1, [pc, #60]	; (800da58 <pbuf_free+0x118>)
 800da1c:	480b      	ldr	r0, [pc, #44]	; (800da4c <pbuf_free+0x10c>)
 800da1e:	f00a fdc9 	bl	80185b4 <iprintf>
        }
      }
      count++;
 800da22:	7ffb      	ldrb	r3, [r7, #31]
 800da24:	3301      	adds	r3, #1
 800da26:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 800da28:	693b      	ldr	r3, [r7, #16]
 800da2a:	607b      	str	r3, [r7, #4]
 800da2c:	e001      	b.n	800da32 <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 800da2e:	2300      	movs	r3, #0
 800da30:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	2b00      	cmp	r3, #0
 800da36:	d199      	bne.n	800d96c <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 800da38:	7ffb      	ldrb	r3, [r7, #31]
}
 800da3a:	4618      	mov	r0, r3
 800da3c:	3720      	adds	r7, #32
 800da3e:	46bd      	mov	sp, r7
 800da40:	bd80      	pop	{r7, pc}
 800da42:	bf00      	nop
 800da44:	08019fb4 	.word	0x08019fb4
 800da48:	0801a118 	.word	0x0801a118
 800da4c:	0801a014 	.word	0x0801a014
 800da50:	0801a144 	.word	0x0801a144
 800da54:	0801a15c 	.word	0x0801a15c
 800da58:	0801a180 	.word	0x0801a180

0800da5c <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 800da5c:	b480      	push	{r7}
 800da5e:	b085      	sub	sp, #20
 800da60:	af00      	add	r7, sp, #0
 800da62:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 800da64:	2300      	movs	r3, #0
 800da66:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 800da68:	e005      	b.n	800da76 <pbuf_clen+0x1a>
    ++len;
 800da6a:	89fb      	ldrh	r3, [r7, #14]
 800da6c:	3301      	adds	r3, #1
 800da6e:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 800da70:	687b      	ldr	r3, [r7, #4]
 800da72:	681b      	ldr	r3, [r3, #0]
 800da74:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800da76:	687b      	ldr	r3, [r7, #4]
 800da78:	2b00      	cmp	r3, #0
 800da7a:	d1f6      	bne.n	800da6a <pbuf_clen+0xe>
  }
  return len;
 800da7c:	89fb      	ldrh	r3, [r7, #14]
}
 800da7e:	4618      	mov	r0, r3
 800da80:	3714      	adds	r7, #20
 800da82:	46bd      	mov	sp, r7
 800da84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da88:	4770      	bx	lr
	...

0800da8c <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 800da8c:	b580      	push	{r7, lr}
 800da8e:	b084      	sub	sp, #16
 800da90:	af00      	add	r7, sp, #0
 800da92:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	2b00      	cmp	r3, #0
 800da98:	d016      	beq.n	800dac8 <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 800da9a:	f00a fbd1 	bl	8018240 <sys_arch_protect>
 800da9e:	60f8      	str	r0, [r7, #12]
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	7b9b      	ldrb	r3, [r3, #14]
 800daa4:	3301      	adds	r3, #1
 800daa6:	b2da      	uxtb	r2, r3
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	739a      	strb	r2, [r3, #14]
 800daac:	68f8      	ldr	r0, [r7, #12]
 800daae:	f00a fbd5 	bl	801825c <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	7b9b      	ldrb	r3, [r3, #14]
 800dab6:	2b00      	cmp	r3, #0
 800dab8:	d106      	bne.n	800dac8 <pbuf_ref+0x3c>
 800daba:	4b05      	ldr	r3, [pc, #20]	; (800dad0 <pbuf_ref+0x44>)
 800dabc:	f240 3242 	movw	r2, #834	; 0x342
 800dac0:	4904      	ldr	r1, [pc, #16]	; (800dad4 <pbuf_ref+0x48>)
 800dac2:	4805      	ldr	r0, [pc, #20]	; (800dad8 <pbuf_ref+0x4c>)
 800dac4:	f00a fd76 	bl	80185b4 <iprintf>
  }
}
 800dac8:	bf00      	nop
 800daca:	3710      	adds	r7, #16
 800dacc:	46bd      	mov	sp, r7
 800dace:	bd80      	pop	{r7, pc}
 800dad0:	08019fb4 	.word	0x08019fb4
 800dad4:	0801a194 	.word	0x0801a194
 800dad8:	0801a014 	.word	0x0801a014

0800dadc <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 800dadc:	b580      	push	{r7, lr}
 800dade:	b084      	sub	sp, #16
 800dae0:	af00      	add	r7, sp, #0
 800dae2:	6078      	str	r0, [r7, #4]
 800dae4:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800dae6:	687b      	ldr	r3, [r7, #4]
 800dae8:	2b00      	cmp	r3, #0
 800daea:	d002      	beq.n	800daf2 <pbuf_cat+0x16>
 800daec:	683b      	ldr	r3, [r7, #0]
 800daee:	2b00      	cmp	r3, #0
 800daf0:	d107      	bne.n	800db02 <pbuf_cat+0x26>
 800daf2:	4b20      	ldr	r3, [pc, #128]	; (800db74 <pbuf_cat+0x98>)
 800daf4:	f240 3259 	movw	r2, #857	; 0x359
 800daf8:	491f      	ldr	r1, [pc, #124]	; (800db78 <pbuf_cat+0x9c>)
 800dafa:	4820      	ldr	r0, [pc, #128]	; (800db7c <pbuf_cat+0xa0>)
 800dafc:	f00a fd5a 	bl	80185b4 <iprintf>
 800db00:	e034      	b.n	800db6c <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 800db02:	687b      	ldr	r3, [r7, #4]
 800db04:	60fb      	str	r3, [r7, #12]
 800db06:	e00a      	b.n	800db1e <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800db08:	68fb      	ldr	r3, [r7, #12]
 800db0a:	891a      	ldrh	r2, [r3, #8]
 800db0c:	683b      	ldr	r3, [r7, #0]
 800db0e:	891b      	ldrh	r3, [r3, #8]
 800db10:	4413      	add	r3, r2
 800db12:	b29a      	uxth	r2, r3
 800db14:	68fb      	ldr	r3, [r7, #12]
 800db16:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 800db18:	68fb      	ldr	r3, [r7, #12]
 800db1a:	681b      	ldr	r3, [r3, #0]
 800db1c:	60fb      	str	r3, [r7, #12]
 800db1e:	68fb      	ldr	r3, [r7, #12]
 800db20:	681b      	ldr	r3, [r3, #0]
 800db22:	2b00      	cmp	r3, #0
 800db24:	d1f0      	bne.n	800db08 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800db26:	68fb      	ldr	r3, [r7, #12]
 800db28:	891a      	ldrh	r2, [r3, #8]
 800db2a:	68fb      	ldr	r3, [r7, #12]
 800db2c:	895b      	ldrh	r3, [r3, #10]
 800db2e:	429a      	cmp	r2, r3
 800db30:	d006      	beq.n	800db40 <pbuf_cat+0x64>
 800db32:	4b10      	ldr	r3, [pc, #64]	; (800db74 <pbuf_cat+0x98>)
 800db34:	f240 3262 	movw	r2, #866	; 0x362
 800db38:	4911      	ldr	r1, [pc, #68]	; (800db80 <pbuf_cat+0xa4>)
 800db3a:	4810      	ldr	r0, [pc, #64]	; (800db7c <pbuf_cat+0xa0>)
 800db3c:	f00a fd3a 	bl	80185b4 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 800db40:	68fb      	ldr	r3, [r7, #12]
 800db42:	681b      	ldr	r3, [r3, #0]
 800db44:	2b00      	cmp	r3, #0
 800db46:	d006      	beq.n	800db56 <pbuf_cat+0x7a>
 800db48:	4b0a      	ldr	r3, [pc, #40]	; (800db74 <pbuf_cat+0x98>)
 800db4a:	f240 3263 	movw	r2, #867	; 0x363
 800db4e:	490d      	ldr	r1, [pc, #52]	; (800db84 <pbuf_cat+0xa8>)
 800db50:	480a      	ldr	r0, [pc, #40]	; (800db7c <pbuf_cat+0xa0>)
 800db52:	f00a fd2f 	bl	80185b4 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800db56:	68fb      	ldr	r3, [r7, #12]
 800db58:	891a      	ldrh	r2, [r3, #8]
 800db5a:	683b      	ldr	r3, [r7, #0]
 800db5c:	891b      	ldrh	r3, [r3, #8]
 800db5e:	4413      	add	r3, r2
 800db60:	b29a      	uxth	r2, r3
 800db62:	68fb      	ldr	r3, [r7, #12]
 800db64:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 800db66:	68fb      	ldr	r3, [r7, #12]
 800db68:	683a      	ldr	r2, [r7, #0]
 800db6a:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 800db6c:	3710      	adds	r7, #16
 800db6e:	46bd      	mov	sp, r7
 800db70:	bd80      	pop	{r7, pc}
 800db72:	bf00      	nop
 800db74:	08019fb4 	.word	0x08019fb4
 800db78:	0801a1a8 	.word	0x0801a1a8
 800db7c:	0801a014 	.word	0x0801a014
 800db80:	0801a1e0 	.word	0x0801a1e0
 800db84:	0801a210 	.word	0x0801a210

0800db88 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 800db88:	b580      	push	{r7, lr}
 800db8a:	b082      	sub	sp, #8
 800db8c:	af00      	add	r7, sp, #0
 800db8e:	6078      	str	r0, [r7, #4]
 800db90:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 800db92:	6839      	ldr	r1, [r7, #0]
 800db94:	6878      	ldr	r0, [r7, #4]
 800db96:	f7ff ffa1 	bl	800dadc <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 800db9a:	6838      	ldr	r0, [r7, #0]
 800db9c:	f7ff ff76 	bl	800da8c <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 800dba0:	bf00      	nop
 800dba2:	3708      	adds	r7, #8
 800dba4:	46bd      	mov	sp, r7
 800dba6:	bd80      	pop	{r7, pc}

0800dba8 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 800dba8:	b580      	push	{r7, lr}
 800dbaa:	b086      	sub	sp, #24
 800dbac:	af00      	add	r7, sp, #0
 800dbae:	6078      	str	r0, [r7, #4]
 800dbb0:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 800dbb2:	2300      	movs	r3, #0
 800dbb4:	617b      	str	r3, [r7, #20]
 800dbb6:	2300      	movs	r3, #0
 800dbb8:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	2b00      	cmp	r3, #0
 800dbbe:	d008      	beq.n	800dbd2 <pbuf_copy+0x2a>
 800dbc0:	683b      	ldr	r3, [r7, #0]
 800dbc2:	2b00      	cmp	r3, #0
 800dbc4:	d005      	beq.n	800dbd2 <pbuf_copy+0x2a>
 800dbc6:	687b      	ldr	r3, [r7, #4]
 800dbc8:	891a      	ldrh	r2, [r3, #8]
 800dbca:	683b      	ldr	r3, [r7, #0]
 800dbcc:	891b      	ldrh	r3, [r3, #8]
 800dbce:	429a      	cmp	r2, r3
 800dbd0:	d209      	bcs.n	800dbe6 <pbuf_copy+0x3e>
 800dbd2:	4b57      	ldr	r3, [pc, #348]	; (800dd30 <pbuf_copy+0x188>)
 800dbd4:	f240 32c9 	movw	r2, #969	; 0x3c9
 800dbd8:	4956      	ldr	r1, [pc, #344]	; (800dd34 <pbuf_copy+0x18c>)
 800dbda:	4857      	ldr	r0, [pc, #348]	; (800dd38 <pbuf_copy+0x190>)
 800dbdc:	f00a fcea 	bl	80185b4 <iprintf>
 800dbe0:	f06f 030f 	mvn.w	r3, #15
 800dbe4:	e09f      	b.n	800dd26 <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800dbe6:	687b      	ldr	r3, [r7, #4]
 800dbe8:	895b      	ldrh	r3, [r3, #10]
 800dbea:	461a      	mov	r2, r3
 800dbec:	697b      	ldr	r3, [r7, #20]
 800dbee:	1ad2      	subs	r2, r2, r3
 800dbf0:	683b      	ldr	r3, [r7, #0]
 800dbf2:	895b      	ldrh	r3, [r3, #10]
 800dbf4:	4619      	mov	r1, r3
 800dbf6:	693b      	ldr	r3, [r7, #16]
 800dbf8:	1acb      	subs	r3, r1, r3
 800dbfa:	429a      	cmp	r2, r3
 800dbfc:	d306      	bcc.n	800dc0c <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 800dbfe:	683b      	ldr	r3, [r7, #0]
 800dc00:	895b      	ldrh	r3, [r3, #10]
 800dc02:	461a      	mov	r2, r3
 800dc04:	693b      	ldr	r3, [r7, #16]
 800dc06:	1ad3      	subs	r3, r2, r3
 800dc08:	60fb      	str	r3, [r7, #12]
 800dc0a:	e005      	b.n	800dc18 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	895b      	ldrh	r3, [r3, #10]
 800dc10:	461a      	mov	r2, r3
 800dc12:	697b      	ldr	r3, [r7, #20]
 800dc14:	1ad3      	subs	r3, r2, r3
 800dc16:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	685a      	ldr	r2, [r3, #4]
 800dc1c:	697b      	ldr	r3, [r7, #20]
 800dc1e:	18d0      	adds	r0, r2, r3
 800dc20:	683b      	ldr	r3, [r7, #0]
 800dc22:	685a      	ldr	r2, [r3, #4]
 800dc24:	693b      	ldr	r3, [r7, #16]
 800dc26:	4413      	add	r3, r2
 800dc28:	68fa      	ldr	r2, [r7, #12]
 800dc2a:	4619      	mov	r1, r3
 800dc2c:	f00a fc51 	bl	80184d2 <memcpy>
    offset_to += len;
 800dc30:	697a      	ldr	r2, [r7, #20]
 800dc32:	68fb      	ldr	r3, [r7, #12]
 800dc34:	4413      	add	r3, r2
 800dc36:	617b      	str	r3, [r7, #20]
    offset_from += len;
 800dc38:	693a      	ldr	r2, [r7, #16]
 800dc3a:	68fb      	ldr	r3, [r7, #12]
 800dc3c:	4413      	add	r3, r2
 800dc3e:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	895b      	ldrh	r3, [r3, #10]
 800dc44:	461a      	mov	r2, r3
 800dc46:	697b      	ldr	r3, [r7, #20]
 800dc48:	4293      	cmp	r3, r2
 800dc4a:	d906      	bls.n	800dc5a <pbuf_copy+0xb2>
 800dc4c:	4b38      	ldr	r3, [pc, #224]	; (800dd30 <pbuf_copy+0x188>)
 800dc4e:	f240 32d9 	movw	r2, #985	; 0x3d9
 800dc52:	493a      	ldr	r1, [pc, #232]	; (800dd3c <pbuf_copy+0x194>)
 800dc54:	4838      	ldr	r0, [pc, #224]	; (800dd38 <pbuf_copy+0x190>)
 800dc56:	f00a fcad 	bl	80185b4 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800dc5a:	683b      	ldr	r3, [r7, #0]
 800dc5c:	895b      	ldrh	r3, [r3, #10]
 800dc5e:	461a      	mov	r2, r3
 800dc60:	693b      	ldr	r3, [r7, #16]
 800dc62:	4293      	cmp	r3, r2
 800dc64:	d906      	bls.n	800dc74 <pbuf_copy+0xcc>
 800dc66:	4b32      	ldr	r3, [pc, #200]	; (800dd30 <pbuf_copy+0x188>)
 800dc68:	f240 32da 	movw	r2, #986	; 0x3da
 800dc6c:	4934      	ldr	r1, [pc, #208]	; (800dd40 <pbuf_copy+0x198>)
 800dc6e:	4832      	ldr	r0, [pc, #200]	; (800dd38 <pbuf_copy+0x190>)
 800dc70:	f00a fca0 	bl	80185b4 <iprintf>
    if (offset_from >= p_from->len) {
 800dc74:	683b      	ldr	r3, [r7, #0]
 800dc76:	895b      	ldrh	r3, [r3, #10]
 800dc78:	461a      	mov	r2, r3
 800dc7a:	693b      	ldr	r3, [r7, #16]
 800dc7c:	4293      	cmp	r3, r2
 800dc7e:	d304      	bcc.n	800dc8a <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 800dc80:	2300      	movs	r3, #0
 800dc82:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 800dc84:	683b      	ldr	r3, [r7, #0]
 800dc86:	681b      	ldr	r3, [r3, #0]
 800dc88:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 800dc8a:	687b      	ldr	r3, [r7, #4]
 800dc8c:	895b      	ldrh	r3, [r3, #10]
 800dc8e:	461a      	mov	r2, r3
 800dc90:	697b      	ldr	r3, [r7, #20]
 800dc92:	4293      	cmp	r3, r2
 800dc94:	d114      	bne.n	800dcc0 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 800dc96:	2300      	movs	r3, #0
 800dc98:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	681b      	ldr	r3, [r3, #0]
 800dc9e:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 800dca0:	687b      	ldr	r3, [r7, #4]
 800dca2:	2b00      	cmp	r3, #0
 800dca4:	d10c      	bne.n	800dcc0 <pbuf_copy+0x118>
 800dca6:	683b      	ldr	r3, [r7, #0]
 800dca8:	2b00      	cmp	r3, #0
 800dcaa:	d009      	beq.n	800dcc0 <pbuf_copy+0x118>
 800dcac:	4b20      	ldr	r3, [pc, #128]	; (800dd30 <pbuf_copy+0x188>)
 800dcae:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 800dcb2:	4924      	ldr	r1, [pc, #144]	; (800dd44 <pbuf_copy+0x19c>)
 800dcb4:	4820      	ldr	r0, [pc, #128]	; (800dd38 <pbuf_copy+0x190>)
 800dcb6:	f00a fc7d 	bl	80185b4 <iprintf>
 800dcba:	f06f 030f 	mvn.w	r3, #15
 800dcbe:	e032      	b.n	800dd26 <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800dcc0:	683b      	ldr	r3, [r7, #0]
 800dcc2:	2b00      	cmp	r3, #0
 800dcc4:	d013      	beq.n	800dcee <pbuf_copy+0x146>
 800dcc6:	683b      	ldr	r3, [r7, #0]
 800dcc8:	895a      	ldrh	r2, [r3, #10]
 800dcca:	683b      	ldr	r3, [r7, #0]
 800dccc:	891b      	ldrh	r3, [r3, #8]
 800dcce:	429a      	cmp	r2, r3
 800dcd0:	d10d      	bne.n	800dcee <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800dcd2:	683b      	ldr	r3, [r7, #0]
 800dcd4:	681b      	ldr	r3, [r3, #0]
 800dcd6:	2b00      	cmp	r3, #0
 800dcd8:	d009      	beq.n	800dcee <pbuf_copy+0x146>
 800dcda:	4b15      	ldr	r3, [pc, #84]	; (800dd30 <pbuf_copy+0x188>)
 800dcdc:	f240 32e9 	movw	r2, #1001	; 0x3e9
 800dce0:	4919      	ldr	r1, [pc, #100]	; (800dd48 <pbuf_copy+0x1a0>)
 800dce2:	4815      	ldr	r0, [pc, #84]	; (800dd38 <pbuf_copy+0x190>)
 800dce4:	f00a fc66 	bl	80185b4 <iprintf>
 800dce8:	f06f 0305 	mvn.w	r3, #5
 800dcec:	e01b      	b.n	800dd26 <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800dcee:	687b      	ldr	r3, [r7, #4]
 800dcf0:	2b00      	cmp	r3, #0
 800dcf2:	d013      	beq.n	800dd1c <pbuf_copy+0x174>
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	895a      	ldrh	r2, [r3, #10]
 800dcf8:	687b      	ldr	r3, [r7, #4]
 800dcfa:	891b      	ldrh	r3, [r3, #8]
 800dcfc:	429a      	cmp	r2, r3
 800dcfe:	d10d      	bne.n	800dd1c <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	681b      	ldr	r3, [r3, #0]
 800dd04:	2b00      	cmp	r3, #0
 800dd06:	d009      	beq.n	800dd1c <pbuf_copy+0x174>
 800dd08:	4b09      	ldr	r3, [pc, #36]	; (800dd30 <pbuf_copy+0x188>)
 800dd0a:	f240 32ee 	movw	r2, #1006	; 0x3ee
 800dd0e:	490e      	ldr	r1, [pc, #56]	; (800dd48 <pbuf_copy+0x1a0>)
 800dd10:	4809      	ldr	r0, [pc, #36]	; (800dd38 <pbuf_copy+0x190>)
 800dd12:	f00a fc4f 	bl	80185b4 <iprintf>
 800dd16:	f06f 0305 	mvn.w	r3, #5
 800dd1a:	e004      	b.n	800dd26 <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 800dd1c:	683b      	ldr	r3, [r7, #0]
 800dd1e:	2b00      	cmp	r3, #0
 800dd20:	f47f af61 	bne.w	800dbe6 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 800dd24:	2300      	movs	r3, #0
}
 800dd26:	4618      	mov	r0, r3
 800dd28:	3718      	adds	r7, #24
 800dd2a:	46bd      	mov	sp, r7
 800dd2c:	bd80      	pop	{r7, pc}
 800dd2e:	bf00      	nop
 800dd30:	08019fb4 	.word	0x08019fb4
 800dd34:	0801a25c 	.word	0x0801a25c
 800dd38:	0801a014 	.word	0x0801a014
 800dd3c:	0801a28c 	.word	0x0801a28c
 800dd40:	0801a2a4 	.word	0x0801a2a4
 800dd44:	0801a2c0 	.word	0x0801a2c0
 800dd48:	0801a2d0 	.word	0x0801a2d0

0800dd4c <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 800dd4c:	b580      	push	{r7, lr}
 800dd4e:	b088      	sub	sp, #32
 800dd50:	af00      	add	r7, sp, #0
 800dd52:	60f8      	str	r0, [r7, #12]
 800dd54:	60b9      	str	r1, [r7, #8]
 800dd56:	4611      	mov	r1, r2
 800dd58:	461a      	mov	r2, r3
 800dd5a:	460b      	mov	r3, r1
 800dd5c:	80fb      	strh	r3, [r7, #6]
 800dd5e:	4613      	mov	r3, r2
 800dd60:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 800dd62:	2300      	movs	r3, #0
 800dd64:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 800dd66:	2300      	movs	r3, #0
 800dd68:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 800dd6a:	68fb      	ldr	r3, [r7, #12]
 800dd6c:	2b00      	cmp	r3, #0
 800dd6e:	d108      	bne.n	800dd82 <pbuf_copy_partial+0x36>
 800dd70:	4b2b      	ldr	r3, [pc, #172]	; (800de20 <pbuf_copy_partial+0xd4>)
 800dd72:	f240 420a 	movw	r2, #1034	; 0x40a
 800dd76:	492b      	ldr	r1, [pc, #172]	; (800de24 <pbuf_copy_partial+0xd8>)
 800dd78:	482b      	ldr	r0, [pc, #172]	; (800de28 <pbuf_copy_partial+0xdc>)
 800dd7a:	f00a fc1b 	bl	80185b4 <iprintf>
 800dd7e:	2300      	movs	r3, #0
 800dd80:	e04a      	b.n	800de18 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 800dd82:	68bb      	ldr	r3, [r7, #8]
 800dd84:	2b00      	cmp	r3, #0
 800dd86:	d108      	bne.n	800dd9a <pbuf_copy_partial+0x4e>
 800dd88:	4b25      	ldr	r3, [pc, #148]	; (800de20 <pbuf_copy_partial+0xd4>)
 800dd8a:	f240 420b 	movw	r2, #1035	; 0x40b
 800dd8e:	4927      	ldr	r1, [pc, #156]	; (800de2c <pbuf_copy_partial+0xe0>)
 800dd90:	4825      	ldr	r0, [pc, #148]	; (800de28 <pbuf_copy_partial+0xdc>)
 800dd92:	f00a fc0f 	bl	80185b4 <iprintf>
 800dd96:	2300      	movs	r3, #0
 800dd98:	e03e      	b.n	800de18 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800dd9a:	68fb      	ldr	r3, [r7, #12]
 800dd9c:	61fb      	str	r3, [r7, #28]
 800dd9e:	e034      	b.n	800de0a <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 800dda0:	88bb      	ldrh	r3, [r7, #4]
 800dda2:	2b00      	cmp	r3, #0
 800dda4:	d00a      	beq.n	800ddbc <pbuf_copy_partial+0x70>
 800dda6:	69fb      	ldr	r3, [r7, #28]
 800dda8:	895b      	ldrh	r3, [r3, #10]
 800ddaa:	88ba      	ldrh	r2, [r7, #4]
 800ddac:	429a      	cmp	r2, r3
 800ddae:	d305      	bcc.n	800ddbc <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 800ddb0:	69fb      	ldr	r3, [r7, #28]
 800ddb2:	895b      	ldrh	r3, [r3, #10]
 800ddb4:	88ba      	ldrh	r2, [r7, #4]
 800ddb6:	1ad3      	subs	r3, r2, r3
 800ddb8:	80bb      	strh	r3, [r7, #4]
 800ddba:	e023      	b.n	800de04 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 800ddbc:	69fb      	ldr	r3, [r7, #28]
 800ddbe:	895a      	ldrh	r2, [r3, #10]
 800ddc0:	88bb      	ldrh	r3, [r7, #4]
 800ddc2:	1ad3      	subs	r3, r2, r3
 800ddc4:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 800ddc6:	8b3a      	ldrh	r2, [r7, #24]
 800ddc8:	88fb      	ldrh	r3, [r7, #6]
 800ddca:	429a      	cmp	r2, r3
 800ddcc:	d901      	bls.n	800ddd2 <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 800ddce:	88fb      	ldrh	r3, [r7, #6]
 800ddd0:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 800ddd2:	8b7b      	ldrh	r3, [r7, #26]
 800ddd4:	68ba      	ldr	r2, [r7, #8]
 800ddd6:	18d0      	adds	r0, r2, r3
 800ddd8:	69fb      	ldr	r3, [r7, #28]
 800ddda:	685a      	ldr	r2, [r3, #4]
 800dddc:	88bb      	ldrh	r3, [r7, #4]
 800ddde:	4413      	add	r3, r2
 800dde0:	8b3a      	ldrh	r2, [r7, #24]
 800dde2:	4619      	mov	r1, r3
 800dde4:	f00a fb75 	bl	80184d2 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 800dde8:	8afa      	ldrh	r2, [r7, #22]
 800ddea:	8b3b      	ldrh	r3, [r7, #24]
 800ddec:	4413      	add	r3, r2
 800ddee:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 800ddf0:	8b7a      	ldrh	r2, [r7, #26]
 800ddf2:	8b3b      	ldrh	r3, [r7, #24]
 800ddf4:	4413      	add	r3, r2
 800ddf6:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 800ddf8:	88fa      	ldrh	r2, [r7, #6]
 800ddfa:	8b3b      	ldrh	r3, [r7, #24]
 800ddfc:	1ad3      	subs	r3, r2, r3
 800ddfe:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 800de00:	2300      	movs	r3, #0
 800de02:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800de04:	69fb      	ldr	r3, [r7, #28]
 800de06:	681b      	ldr	r3, [r3, #0]
 800de08:	61fb      	str	r3, [r7, #28]
 800de0a:	88fb      	ldrh	r3, [r7, #6]
 800de0c:	2b00      	cmp	r3, #0
 800de0e:	d002      	beq.n	800de16 <pbuf_copy_partial+0xca>
 800de10:	69fb      	ldr	r3, [r7, #28]
 800de12:	2b00      	cmp	r3, #0
 800de14:	d1c4      	bne.n	800dda0 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 800de16:	8afb      	ldrh	r3, [r7, #22]
}
 800de18:	4618      	mov	r0, r3
 800de1a:	3720      	adds	r7, #32
 800de1c:	46bd      	mov	sp, r7
 800de1e:	bd80      	pop	{r7, pc}
 800de20:	08019fb4 	.word	0x08019fb4
 800de24:	0801a2fc 	.word	0x0801a2fc
 800de28:	0801a014 	.word	0x0801a014
 800de2c:	0801a31c 	.word	0x0801a31c

0800de30 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 800de30:	b580      	push	{r7, lr}
 800de32:	b084      	sub	sp, #16
 800de34:	af00      	add	r7, sp, #0
 800de36:	4603      	mov	r3, r0
 800de38:	603a      	str	r2, [r7, #0]
 800de3a:	71fb      	strb	r3, [r7, #7]
 800de3c:	460b      	mov	r3, r1
 800de3e:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 800de40:	683b      	ldr	r3, [r7, #0]
 800de42:	8919      	ldrh	r1, [r3, #8]
 800de44:	88ba      	ldrh	r2, [r7, #4]
 800de46:	79fb      	ldrb	r3, [r7, #7]
 800de48:	4618      	mov	r0, r3
 800de4a:	f7ff fa95 	bl	800d378 <pbuf_alloc>
 800de4e:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 800de50:	68fb      	ldr	r3, [r7, #12]
 800de52:	2b00      	cmp	r3, #0
 800de54:	d101      	bne.n	800de5a <pbuf_clone+0x2a>
    return NULL;
 800de56:	2300      	movs	r3, #0
 800de58:	e011      	b.n	800de7e <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 800de5a:	6839      	ldr	r1, [r7, #0]
 800de5c:	68f8      	ldr	r0, [r7, #12]
 800de5e:	f7ff fea3 	bl	800dba8 <pbuf_copy>
 800de62:	4603      	mov	r3, r0
 800de64:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 800de66:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800de6a:	2b00      	cmp	r3, #0
 800de6c:	d006      	beq.n	800de7c <pbuf_clone+0x4c>
 800de6e:	4b06      	ldr	r3, [pc, #24]	; (800de88 <pbuf_clone+0x58>)
 800de70:	f240 5224 	movw	r2, #1316	; 0x524
 800de74:	4905      	ldr	r1, [pc, #20]	; (800de8c <pbuf_clone+0x5c>)
 800de76:	4806      	ldr	r0, [pc, #24]	; (800de90 <pbuf_clone+0x60>)
 800de78:	f00a fb9c 	bl	80185b4 <iprintf>
  return q;
 800de7c:	68fb      	ldr	r3, [r7, #12]
}
 800de7e:	4618      	mov	r0, r3
 800de80:	3710      	adds	r7, #16
 800de82:	46bd      	mov	sp, r7
 800de84:	bd80      	pop	{r7, pc}
 800de86:	bf00      	nop
 800de88:	08019fb4 	.word	0x08019fb4
 800de8c:	0801a428 	.word	0x0801a428
 800de90:	0801a014 	.word	0x0801a014

0800de94 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 800de94:	b580      	push	{r7, lr}
 800de96:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 800de98:	f00a fba4 	bl	80185e4 <rand>
 800de9c:	4603      	mov	r3, r0
 800de9e:	b29b      	uxth	r3, r3
 800dea0:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800dea4:	b29b      	uxth	r3, r3
 800dea6:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 800deaa:	b29a      	uxth	r2, r3
 800deac:	4b01      	ldr	r3, [pc, #4]	; (800deb4 <tcp_init+0x20>)
 800deae:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 800deb0:	bf00      	nop
 800deb2:	bd80      	pop	{r7, pc}
 800deb4:	2000004c 	.word	0x2000004c

0800deb8 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 800deb8:	b580      	push	{r7, lr}
 800deba:	b082      	sub	sp, #8
 800debc:	af00      	add	r7, sp, #0
 800debe:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	7d1b      	ldrb	r3, [r3, #20]
 800dec4:	2b01      	cmp	r3, #1
 800dec6:	d105      	bne.n	800ded4 <tcp_free+0x1c>
 800dec8:	4b06      	ldr	r3, [pc, #24]	; (800dee4 <tcp_free+0x2c>)
 800deca:	22d4      	movs	r2, #212	; 0xd4
 800decc:	4906      	ldr	r1, [pc, #24]	; (800dee8 <tcp_free+0x30>)
 800dece:	4807      	ldr	r0, [pc, #28]	; (800deec <tcp_free+0x34>)
 800ded0:	f00a fb70 	bl	80185b4 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 800ded4:	6879      	ldr	r1, [r7, #4]
 800ded6:	2001      	movs	r0, #1
 800ded8:	f7fe fe82 	bl	800cbe0 <memp_free>
}
 800dedc:	bf00      	nop
 800dede:	3708      	adds	r7, #8
 800dee0:	46bd      	mov	sp, r7
 800dee2:	bd80      	pop	{r7, pc}
 800dee4:	0801a4b4 	.word	0x0801a4b4
 800dee8:	0801a4e4 	.word	0x0801a4e4
 800deec:	0801a4f8 	.word	0x0801a4f8

0800def0 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 800def0:	b580      	push	{r7, lr}
 800def2:	b082      	sub	sp, #8
 800def4:	af00      	add	r7, sp, #0
 800def6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 800def8:	687b      	ldr	r3, [r7, #4]
 800defa:	7d1b      	ldrb	r3, [r3, #20]
 800defc:	2b01      	cmp	r3, #1
 800defe:	d105      	bne.n	800df0c <tcp_free_listen+0x1c>
 800df00:	4b06      	ldr	r3, [pc, #24]	; (800df1c <tcp_free_listen+0x2c>)
 800df02:	22df      	movs	r2, #223	; 0xdf
 800df04:	4906      	ldr	r1, [pc, #24]	; (800df20 <tcp_free_listen+0x30>)
 800df06:	4807      	ldr	r0, [pc, #28]	; (800df24 <tcp_free_listen+0x34>)
 800df08:	f00a fb54 	bl	80185b4 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 800df0c:	6879      	ldr	r1, [r7, #4]
 800df0e:	2002      	movs	r0, #2
 800df10:	f7fe fe66 	bl	800cbe0 <memp_free>
}
 800df14:	bf00      	nop
 800df16:	3708      	adds	r7, #8
 800df18:	46bd      	mov	sp, r7
 800df1a:	bd80      	pop	{r7, pc}
 800df1c:	0801a4b4 	.word	0x0801a4b4
 800df20:	0801a520 	.word	0x0801a520
 800df24:	0801a4f8 	.word	0x0801a4f8

0800df28 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 800df28:	b580      	push	{r7, lr}
 800df2a:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 800df2c:	f000 fea2 	bl	800ec74 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 800df30:	4b07      	ldr	r3, [pc, #28]	; (800df50 <tcp_tmr+0x28>)
 800df32:	781b      	ldrb	r3, [r3, #0]
 800df34:	3301      	adds	r3, #1
 800df36:	b2da      	uxtb	r2, r3
 800df38:	4b05      	ldr	r3, [pc, #20]	; (800df50 <tcp_tmr+0x28>)
 800df3a:	701a      	strb	r2, [r3, #0]
 800df3c:	4b04      	ldr	r3, [pc, #16]	; (800df50 <tcp_tmr+0x28>)
 800df3e:	781b      	ldrb	r3, [r3, #0]
 800df40:	f003 0301 	and.w	r3, r3, #1
 800df44:	2b00      	cmp	r3, #0
 800df46:	d001      	beq.n	800df4c <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 800df48:	f000 fb54 	bl	800e5f4 <tcp_slowtmr>
  }
}
 800df4c:	bf00      	nop
 800df4e:	bd80      	pop	{r7, pc}
 800df50:	20004b11 	.word	0x20004b11

0800df54 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 800df54:	b580      	push	{r7, lr}
 800df56:	b084      	sub	sp, #16
 800df58:	af00      	add	r7, sp, #0
 800df5a:	6078      	str	r0, [r7, #4]
 800df5c:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 800df5e:	683b      	ldr	r3, [r7, #0]
 800df60:	2b00      	cmp	r3, #0
 800df62:	d105      	bne.n	800df70 <tcp_remove_listener+0x1c>
 800df64:	4b0d      	ldr	r3, [pc, #52]	; (800df9c <tcp_remove_listener+0x48>)
 800df66:	22ff      	movs	r2, #255	; 0xff
 800df68:	490d      	ldr	r1, [pc, #52]	; (800dfa0 <tcp_remove_listener+0x4c>)
 800df6a:	480e      	ldr	r0, [pc, #56]	; (800dfa4 <tcp_remove_listener+0x50>)
 800df6c:	f00a fb22 	bl	80185b4 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800df70:	687b      	ldr	r3, [r7, #4]
 800df72:	60fb      	str	r3, [r7, #12]
 800df74:	e00a      	b.n	800df8c <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 800df76:	68fb      	ldr	r3, [r7, #12]
 800df78:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800df7a:	683a      	ldr	r2, [r7, #0]
 800df7c:	429a      	cmp	r2, r3
 800df7e:	d102      	bne.n	800df86 <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 800df80:	68fb      	ldr	r3, [r7, #12]
 800df82:	2200      	movs	r2, #0
 800df84:	67da      	str	r2, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800df86:	68fb      	ldr	r3, [r7, #12]
 800df88:	68db      	ldr	r3, [r3, #12]
 800df8a:	60fb      	str	r3, [r7, #12]
 800df8c:	68fb      	ldr	r3, [r7, #12]
 800df8e:	2b00      	cmp	r3, #0
 800df90:	d1f1      	bne.n	800df76 <tcp_remove_listener+0x22>
    }
  }
}
 800df92:	bf00      	nop
 800df94:	bf00      	nop
 800df96:	3710      	adds	r7, #16
 800df98:	46bd      	mov	sp, r7
 800df9a:	bd80      	pop	{r7, pc}
 800df9c:	0801a4b4 	.word	0x0801a4b4
 800dfa0:	0801a53c 	.word	0x0801a53c
 800dfa4:	0801a4f8 	.word	0x0801a4f8

0800dfa8 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 800dfa8:	b580      	push	{r7, lr}
 800dfaa:	b084      	sub	sp, #16
 800dfac:	af00      	add	r7, sp, #0
 800dfae:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800dfb0:	687b      	ldr	r3, [r7, #4]
 800dfb2:	2b00      	cmp	r3, #0
 800dfb4:	d106      	bne.n	800dfc4 <tcp_listen_closed+0x1c>
 800dfb6:	4b14      	ldr	r3, [pc, #80]	; (800e008 <tcp_listen_closed+0x60>)
 800dfb8:	f240 1211 	movw	r2, #273	; 0x111
 800dfbc:	4913      	ldr	r1, [pc, #76]	; (800e00c <tcp_listen_closed+0x64>)
 800dfbe:	4814      	ldr	r0, [pc, #80]	; (800e010 <tcp_listen_closed+0x68>)
 800dfc0:	f00a faf8 	bl	80185b4 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	7d1b      	ldrb	r3, [r3, #20]
 800dfc8:	2b01      	cmp	r3, #1
 800dfca:	d006      	beq.n	800dfda <tcp_listen_closed+0x32>
 800dfcc:	4b0e      	ldr	r3, [pc, #56]	; (800e008 <tcp_listen_closed+0x60>)
 800dfce:	f44f 7289 	mov.w	r2, #274	; 0x112
 800dfd2:	4910      	ldr	r1, [pc, #64]	; (800e014 <tcp_listen_closed+0x6c>)
 800dfd4:	480e      	ldr	r0, [pc, #56]	; (800e010 <tcp_listen_closed+0x68>)
 800dfd6:	f00a faed 	bl	80185b4 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800dfda:	2301      	movs	r3, #1
 800dfdc:	60fb      	str	r3, [r7, #12]
 800dfde:	e00b      	b.n	800dff8 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 800dfe0:	4a0d      	ldr	r2, [pc, #52]	; (800e018 <tcp_listen_closed+0x70>)
 800dfe2:	68fb      	ldr	r3, [r7, #12]
 800dfe4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dfe8:	681b      	ldr	r3, [r3, #0]
 800dfea:	6879      	ldr	r1, [r7, #4]
 800dfec:	4618      	mov	r0, r3
 800dfee:	f7ff ffb1 	bl	800df54 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800dff2:	68fb      	ldr	r3, [r7, #12]
 800dff4:	3301      	adds	r3, #1
 800dff6:	60fb      	str	r3, [r7, #12]
 800dff8:	68fb      	ldr	r3, [r7, #12]
 800dffa:	2b03      	cmp	r3, #3
 800dffc:	d9f0      	bls.n	800dfe0 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 800dffe:	bf00      	nop
 800e000:	bf00      	nop
 800e002:	3710      	adds	r7, #16
 800e004:	46bd      	mov	sp, r7
 800e006:	bd80      	pop	{r7, pc}
 800e008:	0801a4b4 	.word	0x0801a4b4
 800e00c:	0801a564 	.word	0x0801a564
 800e010:	0801a4f8 	.word	0x0801a4f8
 800e014:	0801a570 	.word	0x0801a570
 800e018:	0801c9b4 	.word	0x0801c9b4

0800e01c <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 800e01c:	b5b0      	push	{r4, r5, r7, lr}
 800e01e:	b088      	sub	sp, #32
 800e020:	af04      	add	r7, sp, #16
 800e022:	6078      	str	r0, [r7, #4]
 800e024:	460b      	mov	r3, r1
 800e026:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	2b00      	cmp	r3, #0
 800e02c:	d106      	bne.n	800e03c <tcp_close_shutdown+0x20>
 800e02e:	4b63      	ldr	r3, [pc, #396]	; (800e1bc <tcp_close_shutdown+0x1a0>)
 800e030:	f44f 72af 	mov.w	r2, #350	; 0x15e
 800e034:	4962      	ldr	r1, [pc, #392]	; (800e1c0 <tcp_close_shutdown+0x1a4>)
 800e036:	4863      	ldr	r0, [pc, #396]	; (800e1c4 <tcp_close_shutdown+0x1a8>)
 800e038:	f00a fabc 	bl	80185b4 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 800e03c:	78fb      	ldrb	r3, [r7, #3]
 800e03e:	2b00      	cmp	r3, #0
 800e040:	d066      	beq.n	800e110 <tcp_close_shutdown+0xf4>
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	7d1b      	ldrb	r3, [r3, #20]
 800e046:	2b04      	cmp	r3, #4
 800e048:	d003      	beq.n	800e052 <tcp_close_shutdown+0x36>
 800e04a:	687b      	ldr	r3, [r7, #4]
 800e04c:	7d1b      	ldrb	r3, [r3, #20]
 800e04e:	2b07      	cmp	r3, #7
 800e050:	d15e      	bne.n	800e110 <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e056:	2b00      	cmp	r3, #0
 800e058:	d104      	bne.n	800e064 <tcp_close_shutdown+0x48>
 800e05a:	687b      	ldr	r3, [r7, #4]
 800e05c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800e05e:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 800e062:	d055      	beq.n	800e110 <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	8b5b      	ldrh	r3, [r3, #26]
 800e068:	f003 0310 	and.w	r3, r3, #16
 800e06c:	2b00      	cmp	r3, #0
 800e06e:	d106      	bne.n	800e07e <tcp_close_shutdown+0x62>
 800e070:	4b52      	ldr	r3, [pc, #328]	; (800e1bc <tcp_close_shutdown+0x1a0>)
 800e072:	f44f 72b2 	mov.w	r2, #356	; 0x164
 800e076:	4954      	ldr	r1, [pc, #336]	; (800e1c8 <tcp_close_shutdown+0x1ac>)
 800e078:	4852      	ldr	r0, [pc, #328]	; (800e1c4 <tcp_close_shutdown+0x1a8>)
 800e07a:	f00a fa9b 	bl	80185b4 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800e07e:	687b      	ldr	r3, [r7, #4]
 800e080:	6d18      	ldr	r0, [r3, #80]	; 0x50
 800e082:	687b      	ldr	r3, [r7, #4]
 800e084:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800e086:	687d      	ldr	r5, [r7, #4]
 800e088:	687b      	ldr	r3, [r7, #4]
 800e08a:	3304      	adds	r3, #4
 800e08c:	687a      	ldr	r2, [r7, #4]
 800e08e:	8ad2      	ldrh	r2, [r2, #22]
 800e090:	6879      	ldr	r1, [r7, #4]
 800e092:	8b09      	ldrh	r1, [r1, #24]
 800e094:	9102      	str	r1, [sp, #8]
 800e096:	9201      	str	r2, [sp, #4]
 800e098:	9300      	str	r3, [sp, #0]
 800e09a:	462b      	mov	r3, r5
 800e09c:	4622      	mov	r2, r4
 800e09e:	4601      	mov	r1, r0
 800e0a0:	6878      	ldr	r0, [r7, #4]
 800e0a2:	f004 fe8d 	bl	8012dc0 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 800e0a6:	6878      	ldr	r0, [r7, #4]
 800e0a8:	f001 f8c6 	bl	800f238 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 800e0ac:	4b47      	ldr	r3, [pc, #284]	; (800e1cc <tcp_close_shutdown+0x1b0>)
 800e0ae:	681b      	ldr	r3, [r3, #0]
 800e0b0:	687a      	ldr	r2, [r7, #4]
 800e0b2:	429a      	cmp	r2, r3
 800e0b4:	d105      	bne.n	800e0c2 <tcp_close_shutdown+0xa6>
 800e0b6:	4b45      	ldr	r3, [pc, #276]	; (800e1cc <tcp_close_shutdown+0x1b0>)
 800e0b8:	681b      	ldr	r3, [r3, #0]
 800e0ba:	68db      	ldr	r3, [r3, #12]
 800e0bc:	4a43      	ldr	r2, [pc, #268]	; (800e1cc <tcp_close_shutdown+0x1b0>)
 800e0be:	6013      	str	r3, [r2, #0]
 800e0c0:	e013      	b.n	800e0ea <tcp_close_shutdown+0xce>
 800e0c2:	4b42      	ldr	r3, [pc, #264]	; (800e1cc <tcp_close_shutdown+0x1b0>)
 800e0c4:	681b      	ldr	r3, [r3, #0]
 800e0c6:	60fb      	str	r3, [r7, #12]
 800e0c8:	e00c      	b.n	800e0e4 <tcp_close_shutdown+0xc8>
 800e0ca:	68fb      	ldr	r3, [r7, #12]
 800e0cc:	68db      	ldr	r3, [r3, #12]
 800e0ce:	687a      	ldr	r2, [r7, #4]
 800e0d0:	429a      	cmp	r2, r3
 800e0d2:	d104      	bne.n	800e0de <tcp_close_shutdown+0xc2>
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	68da      	ldr	r2, [r3, #12]
 800e0d8:	68fb      	ldr	r3, [r7, #12]
 800e0da:	60da      	str	r2, [r3, #12]
 800e0dc:	e005      	b.n	800e0ea <tcp_close_shutdown+0xce>
 800e0de:	68fb      	ldr	r3, [r7, #12]
 800e0e0:	68db      	ldr	r3, [r3, #12]
 800e0e2:	60fb      	str	r3, [r7, #12]
 800e0e4:	68fb      	ldr	r3, [r7, #12]
 800e0e6:	2b00      	cmp	r3, #0
 800e0e8:	d1ef      	bne.n	800e0ca <tcp_close_shutdown+0xae>
 800e0ea:	687b      	ldr	r3, [r7, #4]
 800e0ec:	2200      	movs	r2, #0
 800e0ee:	60da      	str	r2, [r3, #12]
 800e0f0:	4b37      	ldr	r3, [pc, #220]	; (800e1d0 <tcp_close_shutdown+0x1b4>)
 800e0f2:	2201      	movs	r2, #1
 800e0f4:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 800e0f6:	4b37      	ldr	r3, [pc, #220]	; (800e1d4 <tcp_close_shutdown+0x1b8>)
 800e0f8:	681b      	ldr	r3, [r3, #0]
 800e0fa:	687a      	ldr	r2, [r7, #4]
 800e0fc:	429a      	cmp	r2, r3
 800e0fe:	d102      	bne.n	800e106 <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 800e100:	f003 fd5a 	bl	8011bb8 <tcp_trigger_input_pcb_close>
 800e104:	e002      	b.n	800e10c <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 800e106:	6878      	ldr	r0, [r7, #4]
 800e108:	f7ff fed6 	bl	800deb8 <tcp_free>
      }
      return ERR_OK;
 800e10c:	2300      	movs	r3, #0
 800e10e:	e050      	b.n	800e1b2 <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	7d1b      	ldrb	r3, [r3, #20]
 800e114:	2b02      	cmp	r3, #2
 800e116:	d03b      	beq.n	800e190 <tcp_close_shutdown+0x174>
 800e118:	2b02      	cmp	r3, #2
 800e11a:	dc44      	bgt.n	800e1a6 <tcp_close_shutdown+0x18a>
 800e11c:	2b00      	cmp	r3, #0
 800e11e:	d002      	beq.n	800e126 <tcp_close_shutdown+0x10a>
 800e120:	2b01      	cmp	r3, #1
 800e122:	d02a      	beq.n	800e17a <tcp_close_shutdown+0x15e>
 800e124:	e03f      	b.n	800e1a6 <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 800e126:	687b      	ldr	r3, [r7, #4]
 800e128:	8adb      	ldrh	r3, [r3, #22]
 800e12a:	2b00      	cmp	r3, #0
 800e12c:	d021      	beq.n	800e172 <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800e12e:	4b2a      	ldr	r3, [pc, #168]	; (800e1d8 <tcp_close_shutdown+0x1bc>)
 800e130:	681b      	ldr	r3, [r3, #0]
 800e132:	687a      	ldr	r2, [r7, #4]
 800e134:	429a      	cmp	r2, r3
 800e136:	d105      	bne.n	800e144 <tcp_close_shutdown+0x128>
 800e138:	4b27      	ldr	r3, [pc, #156]	; (800e1d8 <tcp_close_shutdown+0x1bc>)
 800e13a:	681b      	ldr	r3, [r3, #0]
 800e13c:	68db      	ldr	r3, [r3, #12]
 800e13e:	4a26      	ldr	r2, [pc, #152]	; (800e1d8 <tcp_close_shutdown+0x1bc>)
 800e140:	6013      	str	r3, [r2, #0]
 800e142:	e013      	b.n	800e16c <tcp_close_shutdown+0x150>
 800e144:	4b24      	ldr	r3, [pc, #144]	; (800e1d8 <tcp_close_shutdown+0x1bc>)
 800e146:	681b      	ldr	r3, [r3, #0]
 800e148:	60bb      	str	r3, [r7, #8]
 800e14a:	e00c      	b.n	800e166 <tcp_close_shutdown+0x14a>
 800e14c:	68bb      	ldr	r3, [r7, #8]
 800e14e:	68db      	ldr	r3, [r3, #12]
 800e150:	687a      	ldr	r2, [r7, #4]
 800e152:	429a      	cmp	r2, r3
 800e154:	d104      	bne.n	800e160 <tcp_close_shutdown+0x144>
 800e156:	687b      	ldr	r3, [r7, #4]
 800e158:	68da      	ldr	r2, [r3, #12]
 800e15a:	68bb      	ldr	r3, [r7, #8]
 800e15c:	60da      	str	r2, [r3, #12]
 800e15e:	e005      	b.n	800e16c <tcp_close_shutdown+0x150>
 800e160:	68bb      	ldr	r3, [r7, #8]
 800e162:	68db      	ldr	r3, [r3, #12]
 800e164:	60bb      	str	r3, [r7, #8]
 800e166:	68bb      	ldr	r3, [r7, #8]
 800e168:	2b00      	cmp	r3, #0
 800e16a:	d1ef      	bne.n	800e14c <tcp_close_shutdown+0x130>
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	2200      	movs	r2, #0
 800e170:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 800e172:	6878      	ldr	r0, [r7, #4]
 800e174:	f7ff fea0 	bl	800deb8 <tcp_free>
      break;
 800e178:	e01a      	b.n	800e1b0 <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 800e17a:	6878      	ldr	r0, [r7, #4]
 800e17c:	f7ff ff14 	bl	800dfa8 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 800e180:	6879      	ldr	r1, [r7, #4]
 800e182:	4816      	ldr	r0, [pc, #88]	; (800e1dc <tcp_close_shutdown+0x1c0>)
 800e184:	f001 f8a8 	bl	800f2d8 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 800e188:	6878      	ldr	r0, [r7, #4]
 800e18a:	f7ff feb1 	bl	800def0 <tcp_free_listen>
      break;
 800e18e:	e00f      	b.n	800e1b0 <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800e190:	6879      	ldr	r1, [r7, #4]
 800e192:	480e      	ldr	r0, [pc, #56]	; (800e1cc <tcp_close_shutdown+0x1b0>)
 800e194:	f001 f8a0 	bl	800f2d8 <tcp_pcb_remove>
 800e198:	4b0d      	ldr	r3, [pc, #52]	; (800e1d0 <tcp_close_shutdown+0x1b4>)
 800e19a:	2201      	movs	r2, #1
 800e19c:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 800e19e:	6878      	ldr	r0, [r7, #4]
 800e1a0:	f7ff fe8a 	bl	800deb8 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 800e1a4:	e004      	b.n	800e1b0 <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 800e1a6:	6878      	ldr	r0, [r7, #4]
 800e1a8:	f000 f81a 	bl	800e1e0 <tcp_close_shutdown_fin>
 800e1ac:	4603      	mov	r3, r0
 800e1ae:	e000      	b.n	800e1b2 <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 800e1b0:	2300      	movs	r3, #0
}
 800e1b2:	4618      	mov	r0, r3
 800e1b4:	3710      	adds	r7, #16
 800e1b6:	46bd      	mov	sp, r7
 800e1b8:	bdb0      	pop	{r4, r5, r7, pc}
 800e1ba:	bf00      	nop
 800e1bc:	0801a4b4 	.word	0x0801a4b4
 800e1c0:	0801a588 	.word	0x0801a588
 800e1c4:	0801a4f8 	.word	0x0801a4f8
 800e1c8:	0801a5a8 	.word	0x0801a5a8
 800e1cc:	2000be28 	.word	0x2000be28
 800e1d0:	2000be24 	.word	0x2000be24
 800e1d4:	2000be3c 	.word	0x2000be3c
 800e1d8:	2000be34 	.word	0x2000be34
 800e1dc:	2000be30 	.word	0x2000be30

0800e1e0 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 800e1e0:	b580      	push	{r7, lr}
 800e1e2:	b084      	sub	sp, #16
 800e1e4:	af00      	add	r7, sp, #0
 800e1e6:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800e1e8:	687b      	ldr	r3, [r7, #4]
 800e1ea:	2b00      	cmp	r3, #0
 800e1ec:	d106      	bne.n	800e1fc <tcp_close_shutdown_fin+0x1c>
 800e1ee:	4b2e      	ldr	r3, [pc, #184]	; (800e2a8 <tcp_close_shutdown_fin+0xc8>)
 800e1f0:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 800e1f4:	492d      	ldr	r1, [pc, #180]	; (800e2ac <tcp_close_shutdown_fin+0xcc>)
 800e1f6:	482e      	ldr	r0, [pc, #184]	; (800e2b0 <tcp_close_shutdown_fin+0xd0>)
 800e1f8:	f00a f9dc 	bl	80185b4 <iprintf>

  switch (pcb->state) {
 800e1fc:	687b      	ldr	r3, [r7, #4]
 800e1fe:	7d1b      	ldrb	r3, [r3, #20]
 800e200:	2b07      	cmp	r3, #7
 800e202:	d020      	beq.n	800e246 <tcp_close_shutdown_fin+0x66>
 800e204:	2b07      	cmp	r3, #7
 800e206:	dc2b      	bgt.n	800e260 <tcp_close_shutdown_fin+0x80>
 800e208:	2b03      	cmp	r3, #3
 800e20a:	d002      	beq.n	800e212 <tcp_close_shutdown_fin+0x32>
 800e20c:	2b04      	cmp	r3, #4
 800e20e:	d00d      	beq.n	800e22c <tcp_close_shutdown_fin+0x4c>
 800e210:	e026      	b.n	800e260 <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 800e212:	6878      	ldr	r0, [r7, #4]
 800e214:	f003 fee2 	bl	8011fdc <tcp_send_fin>
 800e218:	4603      	mov	r3, r0
 800e21a:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800e21c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e220:	2b00      	cmp	r3, #0
 800e222:	d11f      	bne.n	800e264 <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 800e224:	687b      	ldr	r3, [r7, #4]
 800e226:	2205      	movs	r2, #5
 800e228:	751a      	strb	r2, [r3, #20]
      }
      break;
 800e22a:	e01b      	b.n	800e264 <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 800e22c:	6878      	ldr	r0, [r7, #4]
 800e22e:	f003 fed5 	bl	8011fdc <tcp_send_fin>
 800e232:	4603      	mov	r3, r0
 800e234:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800e236:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e23a:	2b00      	cmp	r3, #0
 800e23c:	d114      	bne.n	800e268 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 800e23e:	687b      	ldr	r3, [r7, #4]
 800e240:	2205      	movs	r2, #5
 800e242:	751a      	strb	r2, [r3, #20]
      }
      break;
 800e244:	e010      	b.n	800e268 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 800e246:	6878      	ldr	r0, [r7, #4]
 800e248:	f003 fec8 	bl	8011fdc <tcp_send_fin>
 800e24c:	4603      	mov	r3, r0
 800e24e:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800e250:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e254:	2b00      	cmp	r3, #0
 800e256:	d109      	bne.n	800e26c <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 800e258:	687b      	ldr	r3, [r7, #4]
 800e25a:	2209      	movs	r2, #9
 800e25c:	751a      	strb	r2, [r3, #20]
      }
      break;
 800e25e:	e005      	b.n	800e26c <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 800e260:	2300      	movs	r3, #0
 800e262:	e01c      	b.n	800e29e <tcp_close_shutdown_fin+0xbe>
      break;
 800e264:	bf00      	nop
 800e266:	e002      	b.n	800e26e <tcp_close_shutdown_fin+0x8e>
      break;
 800e268:	bf00      	nop
 800e26a:	e000      	b.n	800e26e <tcp_close_shutdown_fin+0x8e>
      break;
 800e26c:	bf00      	nop
  }

  if (err == ERR_OK) {
 800e26e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e272:	2b00      	cmp	r3, #0
 800e274:	d103      	bne.n	800e27e <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 800e276:	6878      	ldr	r0, [r7, #4]
 800e278:	f003 ffee 	bl	8012258 <tcp_output>
 800e27c:	e00d      	b.n	800e29a <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 800e27e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e282:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e286:	d108      	bne.n	800e29a <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 800e288:	687b      	ldr	r3, [r7, #4]
 800e28a:	8b5b      	ldrh	r3, [r3, #26]
 800e28c:	f043 0308 	orr.w	r3, r3, #8
 800e290:	b29a      	uxth	r2, r3
 800e292:	687b      	ldr	r3, [r7, #4]
 800e294:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 800e296:	2300      	movs	r3, #0
 800e298:	e001      	b.n	800e29e <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 800e29a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800e29e:	4618      	mov	r0, r3
 800e2a0:	3710      	adds	r7, #16
 800e2a2:	46bd      	mov	sp, r7
 800e2a4:	bd80      	pop	{r7, pc}
 800e2a6:	bf00      	nop
 800e2a8:	0801a4b4 	.word	0x0801a4b4
 800e2ac:	0801a564 	.word	0x0801a564
 800e2b0:	0801a4f8 	.word	0x0801a4f8

0800e2b4 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 800e2b4:	b580      	push	{r7, lr}
 800e2b6:	b082      	sub	sp, #8
 800e2b8:	af00      	add	r7, sp, #0
 800e2ba:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 800e2bc:	687b      	ldr	r3, [r7, #4]
 800e2be:	2b00      	cmp	r3, #0
 800e2c0:	d109      	bne.n	800e2d6 <tcp_close+0x22>
 800e2c2:	4b0f      	ldr	r3, [pc, #60]	; (800e300 <tcp_close+0x4c>)
 800e2c4:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 800e2c8:	490e      	ldr	r1, [pc, #56]	; (800e304 <tcp_close+0x50>)
 800e2ca:	480f      	ldr	r0, [pc, #60]	; (800e308 <tcp_close+0x54>)
 800e2cc:	f00a f972 	bl	80185b4 <iprintf>
 800e2d0:	f06f 030f 	mvn.w	r3, #15
 800e2d4:	e00f      	b.n	800e2f6 <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 800e2d6:	687b      	ldr	r3, [r7, #4]
 800e2d8:	7d1b      	ldrb	r3, [r3, #20]
 800e2da:	2b01      	cmp	r3, #1
 800e2dc:	d006      	beq.n	800e2ec <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 800e2de:	687b      	ldr	r3, [r7, #4]
 800e2e0:	8b5b      	ldrh	r3, [r3, #26]
 800e2e2:	f043 0310 	orr.w	r3, r3, #16
 800e2e6:	b29a      	uxth	r2, r3
 800e2e8:	687b      	ldr	r3, [r7, #4]
 800e2ea:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 800e2ec:	2101      	movs	r1, #1
 800e2ee:	6878      	ldr	r0, [r7, #4]
 800e2f0:	f7ff fe94 	bl	800e01c <tcp_close_shutdown>
 800e2f4:	4603      	mov	r3, r0
}
 800e2f6:	4618      	mov	r0, r3
 800e2f8:	3708      	adds	r7, #8
 800e2fa:	46bd      	mov	sp, r7
 800e2fc:	bd80      	pop	{r7, pc}
 800e2fe:	bf00      	nop
 800e300:	0801a4b4 	.word	0x0801a4b4
 800e304:	0801a5c4 	.word	0x0801a5c4
 800e308:	0801a4f8 	.word	0x0801a4f8

0800e30c <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 800e30c:	b580      	push	{r7, lr}
 800e30e:	b08e      	sub	sp, #56	; 0x38
 800e310:	af04      	add	r7, sp, #16
 800e312:	6078      	str	r0, [r7, #4]
 800e314:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 800e316:	687b      	ldr	r3, [r7, #4]
 800e318:	2b00      	cmp	r3, #0
 800e31a:	d107      	bne.n	800e32c <tcp_abandon+0x20>
 800e31c:	4b52      	ldr	r3, [pc, #328]	; (800e468 <tcp_abandon+0x15c>)
 800e31e:	f240 223d 	movw	r2, #573	; 0x23d
 800e322:	4952      	ldr	r1, [pc, #328]	; (800e46c <tcp_abandon+0x160>)
 800e324:	4852      	ldr	r0, [pc, #328]	; (800e470 <tcp_abandon+0x164>)
 800e326:	f00a f945 	bl	80185b4 <iprintf>
 800e32a:	e099      	b.n	800e460 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 800e32c:	687b      	ldr	r3, [r7, #4]
 800e32e:	7d1b      	ldrb	r3, [r3, #20]
 800e330:	2b01      	cmp	r3, #1
 800e332:	d106      	bne.n	800e342 <tcp_abandon+0x36>
 800e334:	4b4c      	ldr	r3, [pc, #304]	; (800e468 <tcp_abandon+0x15c>)
 800e336:	f44f 7210 	mov.w	r2, #576	; 0x240
 800e33a:	494e      	ldr	r1, [pc, #312]	; (800e474 <tcp_abandon+0x168>)
 800e33c:	484c      	ldr	r0, [pc, #304]	; (800e470 <tcp_abandon+0x164>)
 800e33e:	f00a f939 	bl	80185b4 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 800e342:	687b      	ldr	r3, [r7, #4]
 800e344:	7d1b      	ldrb	r3, [r3, #20]
 800e346:	2b0a      	cmp	r3, #10
 800e348:	d107      	bne.n	800e35a <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 800e34a:	6879      	ldr	r1, [r7, #4]
 800e34c:	484a      	ldr	r0, [pc, #296]	; (800e478 <tcp_abandon+0x16c>)
 800e34e:	f000 ffc3 	bl	800f2d8 <tcp_pcb_remove>
    tcp_free(pcb);
 800e352:	6878      	ldr	r0, [r7, #4]
 800e354:	f7ff fdb0 	bl	800deb8 <tcp_free>
 800e358:	e082      	b.n	800e460 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 800e35a:	2300      	movs	r3, #0
 800e35c:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 800e35e:	2300      	movs	r3, #0
 800e360:	847b      	strh	r3, [r7, #34]	; 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 800e362:	687b      	ldr	r3, [r7, #4]
 800e364:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e366:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 800e368:	687b      	ldr	r3, [r7, #4]
 800e36a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e36c:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 800e36e:	687b      	ldr	r3, [r7, #4]
 800e370:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e374:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 800e376:	687b      	ldr	r3, [r7, #4]
 800e378:	691b      	ldr	r3, [r3, #16]
 800e37a:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 800e37c:	687b      	ldr	r3, [r7, #4]
 800e37e:	7d1b      	ldrb	r3, [r3, #20]
 800e380:	2b00      	cmp	r3, #0
 800e382:	d126      	bne.n	800e3d2 <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 800e384:	687b      	ldr	r3, [r7, #4]
 800e386:	8adb      	ldrh	r3, [r3, #22]
 800e388:	2b00      	cmp	r3, #0
 800e38a:	d02e      	beq.n	800e3ea <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800e38c:	4b3b      	ldr	r3, [pc, #236]	; (800e47c <tcp_abandon+0x170>)
 800e38e:	681b      	ldr	r3, [r3, #0]
 800e390:	687a      	ldr	r2, [r7, #4]
 800e392:	429a      	cmp	r2, r3
 800e394:	d105      	bne.n	800e3a2 <tcp_abandon+0x96>
 800e396:	4b39      	ldr	r3, [pc, #228]	; (800e47c <tcp_abandon+0x170>)
 800e398:	681b      	ldr	r3, [r3, #0]
 800e39a:	68db      	ldr	r3, [r3, #12]
 800e39c:	4a37      	ldr	r2, [pc, #220]	; (800e47c <tcp_abandon+0x170>)
 800e39e:	6013      	str	r3, [r2, #0]
 800e3a0:	e013      	b.n	800e3ca <tcp_abandon+0xbe>
 800e3a2:	4b36      	ldr	r3, [pc, #216]	; (800e47c <tcp_abandon+0x170>)
 800e3a4:	681b      	ldr	r3, [r3, #0]
 800e3a6:	61fb      	str	r3, [r7, #28]
 800e3a8:	e00c      	b.n	800e3c4 <tcp_abandon+0xb8>
 800e3aa:	69fb      	ldr	r3, [r7, #28]
 800e3ac:	68db      	ldr	r3, [r3, #12]
 800e3ae:	687a      	ldr	r2, [r7, #4]
 800e3b0:	429a      	cmp	r2, r3
 800e3b2:	d104      	bne.n	800e3be <tcp_abandon+0xb2>
 800e3b4:	687b      	ldr	r3, [r7, #4]
 800e3b6:	68da      	ldr	r2, [r3, #12]
 800e3b8:	69fb      	ldr	r3, [r7, #28]
 800e3ba:	60da      	str	r2, [r3, #12]
 800e3bc:	e005      	b.n	800e3ca <tcp_abandon+0xbe>
 800e3be:	69fb      	ldr	r3, [r7, #28]
 800e3c0:	68db      	ldr	r3, [r3, #12]
 800e3c2:	61fb      	str	r3, [r7, #28]
 800e3c4:	69fb      	ldr	r3, [r7, #28]
 800e3c6:	2b00      	cmp	r3, #0
 800e3c8:	d1ef      	bne.n	800e3aa <tcp_abandon+0x9e>
 800e3ca:	687b      	ldr	r3, [r7, #4]
 800e3cc:	2200      	movs	r2, #0
 800e3ce:	60da      	str	r2, [r3, #12]
 800e3d0:	e00b      	b.n	800e3ea <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 800e3d2:	683b      	ldr	r3, [r7, #0]
 800e3d4:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	8adb      	ldrh	r3, [r3, #22]
 800e3da:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800e3dc:	6879      	ldr	r1, [r7, #4]
 800e3de:	4828      	ldr	r0, [pc, #160]	; (800e480 <tcp_abandon+0x174>)
 800e3e0:	f000 ff7a 	bl	800f2d8 <tcp_pcb_remove>
 800e3e4:	4b27      	ldr	r3, [pc, #156]	; (800e484 <tcp_abandon+0x178>)
 800e3e6:	2201      	movs	r2, #1
 800e3e8:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 800e3ea:	687b      	ldr	r3, [r7, #4]
 800e3ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e3ee:	2b00      	cmp	r3, #0
 800e3f0:	d004      	beq.n	800e3fc <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 800e3f2:	687b      	ldr	r3, [r7, #4]
 800e3f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e3f6:	4618      	mov	r0, r3
 800e3f8:	f000 fd1c 	bl	800ee34 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e400:	2b00      	cmp	r3, #0
 800e402:	d004      	beq.n	800e40e <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e408:	4618      	mov	r0, r3
 800e40a:	f000 fd13 	bl	800ee34 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800e40e:	687b      	ldr	r3, [r7, #4]
 800e410:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e412:	2b00      	cmp	r3, #0
 800e414:	d004      	beq.n	800e420 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 800e416:	687b      	ldr	r3, [r7, #4]
 800e418:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e41a:	4618      	mov	r0, r3
 800e41c:	f000 fd0a 	bl	800ee34 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 800e420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e422:	2b00      	cmp	r3, #0
 800e424:	d00e      	beq.n	800e444 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 800e426:	6879      	ldr	r1, [r7, #4]
 800e428:	687b      	ldr	r3, [r7, #4]
 800e42a:	3304      	adds	r3, #4
 800e42c:	687a      	ldr	r2, [r7, #4]
 800e42e:	8b12      	ldrh	r2, [r2, #24]
 800e430:	9202      	str	r2, [sp, #8]
 800e432:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800e434:	9201      	str	r2, [sp, #4]
 800e436:	9300      	str	r3, [sp, #0]
 800e438:	460b      	mov	r3, r1
 800e43a:	697a      	ldr	r2, [r7, #20]
 800e43c:	69b9      	ldr	r1, [r7, #24]
 800e43e:	6878      	ldr	r0, [r7, #4]
 800e440:	f004 fcbe 	bl	8012dc0 <tcp_rst>
    }
    last_state = pcb->state;
 800e444:	687b      	ldr	r3, [r7, #4]
 800e446:	7d1b      	ldrb	r3, [r3, #20]
 800e448:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 800e44a:	6878      	ldr	r0, [r7, #4]
 800e44c:	f7ff fd34 	bl	800deb8 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 800e450:	693b      	ldr	r3, [r7, #16]
 800e452:	2b00      	cmp	r3, #0
 800e454:	d004      	beq.n	800e460 <tcp_abandon+0x154>
 800e456:	693b      	ldr	r3, [r7, #16]
 800e458:	f06f 010c 	mvn.w	r1, #12
 800e45c:	68f8      	ldr	r0, [r7, #12]
 800e45e:	4798      	blx	r3
  }
}
 800e460:	3728      	adds	r7, #40	; 0x28
 800e462:	46bd      	mov	sp, r7
 800e464:	bd80      	pop	{r7, pc}
 800e466:	bf00      	nop
 800e468:	0801a4b4 	.word	0x0801a4b4
 800e46c:	0801a5f8 	.word	0x0801a5f8
 800e470:	0801a4f8 	.word	0x0801a4f8
 800e474:	0801a614 	.word	0x0801a614
 800e478:	2000be38 	.word	0x2000be38
 800e47c:	2000be34 	.word	0x2000be34
 800e480:	2000be28 	.word	0x2000be28
 800e484:	2000be24 	.word	0x2000be24

0800e488 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 800e488:	b580      	push	{r7, lr}
 800e48a:	b082      	sub	sp, #8
 800e48c:	af00      	add	r7, sp, #0
 800e48e:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 800e490:	2101      	movs	r1, #1
 800e492:	6878      	ldr	r0, [r7, #4]
 800e494:	f7ff ff3a 	bl	800e30c <tcp_abandon>
}
 800e498:	bf00      	nop
 800e49a:	3708      	adds	r7, #8
 800e49c:	46bd      	mov	sp, r7
 800e49e:	bd80      	pop	{r7, pc}

0800e4a0 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 800e4a0:	b580      	push	{r7, lr}
 800e4a2:	b084      	sub	sp, #16
 800e4a4:	af00      	add	r7, sp, #0
 800e4a6:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 800e4a8:	687b      	ldr	r3, [r7, #4]
 800e4aa:	2b00      	cmp	r3, #0
 800e4ac:	d106      	bne.n	800e4bc <tcp_update_rcv_ann_wnd+0x1c>
 800e4ae:	4b25      	ldr	r3, [pc, #148]	; (800e544 <tcp_update_rcv_ann_wnd+0xa4>)
 800e4b0:	f240 32a6 	movw	r2, #934	; 0x3a6
 800e4b4:	4924      	ldr	r1, [pc, #144]	; (800e548 <tcp_update_rcv_ann_wnd+0xa8>)
 800e4b6:	4825      	ldr	r0, [pc, #148]	; (800e54c <tcp_update_rcv_ann_wnd+0xac>)
 800e4b8:	f00a f87c 	bl	80185b4 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 800e4bc:	687b      	ldr	r3, [r7, #4]
 800e4be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e4c0:	687a      	ldr	r2, [r7, #4]
 800e4c2:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 800e4c4:	4413      	add	r3, r2
 800e4c6:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 800e4c8:	687b      	ldr	r3, [r7, #4]
 800e4ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e4cc:	687a      	ldr	r2, [r7, #4]
 800e4ce:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 800e4d0:	f5b2 6f86 	cmp.w	r2, #1072	; 0x430
 800e4d4:	bf28      	it	cs
 800e4d6:	f44f 6286 	movcs.w	r2, #1072	; 0x430
 800e4da:	b292      	uxth	r2, r2
 800e4dc:	4413      	add	r3, r2
 800e4de:	68fa      	ldr	r2, [r7, #12]
 800e4e0:	1ad3      	subs	r3, r2, r3
 800e4e2:	2b00      	cmp	r3, #0
 800e4e4:	db08      	blt.n	800e4f8 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 800e4e6:	687b      	ldr	r3, [r7, #4]
 800e4e8:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800e4ea:	687b      	ldr	r3, [r7, #4]
 800e4ec:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 800e4ee:	687b      	ldr	r3, [r7, #4]
 800e4f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e4f2:	68fa      	ldr	r2, [r7, #12]
 800e4f4:	1ad3      	subs	r3, r2, r3
 800e4f6:	e020      	b.n	800e53a <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 800e4f8:	687b      	ldr	r3, [r7, #4]
 800e4fa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e4fc:	687b      	ldr	r3, [r7, #4]
 800e4fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e500:	1ad3      	subs	r3, r2, r3
 800e502:	2b00      	cmp	r3, #0
 800e504:	dd03      	ble.n	800e50e <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 800e506:	687b      	ldr	r3, [r7, #4]
 800e508:	2200      	movs	r2, #0
 800e50a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800e50c:	e014      	b.n	800e538 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 800e50e:	687b      	ldr	r3, [r7, #4]
 800e510:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e512:	687b      	ldr	r3, [r7, #4]
 800e514:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e516:	1ad3      	subs	r3, r2, r3
 800e518:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 800e51a:	68bb      	ldr	r3, [r7, #8]
 800e51c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e520:	d306      	bcc.n	800e530 <tcp_update_rcv_ann_wnd+0x90>
 800e522:	4b08      	ldr	r3, [pc, #32]	; (800e544 <tcp_update_rcv_ann_wnd+0xa4>)
 800e524:	f240 32b6 	movw	r2, #950	; 0x3b6
 800e528:	4909      	ldr	r1, [pc, #36]	; (800e550 <tcp_update_rcv_ann_wnd+0xb0>)
 800e52a:	4808      	ldr	r0, [pc, #32]	; (800e54c <tcp_update_rcv_ann_wnd+0xac>)
 800e52c:	f00a f842 	bl	80185b4 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 800e530:	68bb      	ldr	r3, [r7, #8]
 800e532:	b29a      	uxth	r2, r3
 800e534:	687b      	ldr	r3, [r7, #4]
 800e536:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 800e538:	2300      	movs	r3, #0
  }
}
 800e53a:	4618      	mov	r0, r3
 800e53c:	3710      	adds	r7, #16
 800e53e:	46bd      	mov	sp, r7
 800e540:	bd80      	pop	{r7, pc}
 800e542:	bf00      	nop
 800e544:	0801a4b4 	.word	0x0801a4b4
 800e548:	0801a710 	.word	0x0801a710
 800e54c:	0801a4f8 	.word	0x0801a4f8
 800e550:	0801a734 	.word	0x0801a734

0800e554 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 800e554:	b580      	push	{r7, lr}
 800e556:	b084      	sub	sp, #16
 800e558:	af00      	add	r7, sp, #0
 800e55a:	6078      	str	r0, [r7, #4]
 800e55c:	460b      	mov	r3, r1
 800e55e:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	2b00      	cmp	r3, #0
 800e564:	d107      	bne.n	800e576 <tcp_recved+0x22>
 800e566:	4b1f      	ldr	r3, [pc, #124]	; (800e5e4 <tcp_recved+0x90>)
 800e568:	f240 32cf 	movw	r2, #975	; 0x3cf
 800e56c:	491e      	ldr	r1, [pc, #120]	; (800e5e8 <tcp_recved+0x94>)
 800e56e:	481f      	ldr	r0, [pc, #124]	; (800e5ec <tcp_recved+0x98>)
 800e570:	f00a f820 	bl	80185b4 <iprintf>
 800e574:	e032      	b.n	800e5dc <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 800e576:	687b      	ldr	r3, [r7, #4]
 800e578:	7d1b      	ldrb	r3, [r3, #20]
 800e57a:	2b01      	cmp	r3, #1
 800e57c:	d106      	bne.n	800e58c <tcp_recved+0x38>
 800e57e:	4b19      	ldr	r3, [pc, #100]	; (800e5e4 <tcp_recved+0x90>)
 800e580:	f240 32d2 	movw	r2, #978	; 0x3d2
 800e584:	491a      	ldr	r1, [pc, #104]	; (800e5f0 <tcp_recved+0x9c>)
 800e586:	4819      	ldr	r0, [pc, #100]	; (800e5ec <tcp_recved+0x98>)
 800e588:	f00a f814 	bl	80185b4 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 800e58c:	687b      	ldr	r3, [r7, #4]
 800e58e:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800e590:	887b      	ldrh	r3, [r7, #2]
 800e592:	4413      	add	r3, r2
 800e594:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 800e596:	89fb      	ldrh	r3, [r7, #14]
 800e598:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 800e59c:	d804      	bhi.n	800e5a8 <tcp_recved+0x54>
 800e59e:	687b      	ldr	r3, [r7, #4]
 800e5a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800e5a2:	89fa      	ldrh	r2, [r7, #14]
 800e5a4:	429a      	cmp	r2, r3
 800e5a6:	d204      	bcs.n	800e5b2 <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 800e5a8:	687b      	ldr	r3, [r7, #4]
 800e5aa:	f44f 6206 	mov.w	r2, #2144	; 0x860
 800e5ae:	851a      	strh	r2, [r3, #40]	; 0x28
 800e5b0:	e002      	b.n	800e5b8 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 800e5b2:	687b      	ldr	r3, [r7, #4]
 800e5b4:	89fa      	ldrh	r2, [r7, #14]
 800e5b6:	851a      	strh	r2, [r3, #40]	; 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 800e5b8:	6878      	ldr	r0, [r7, #4]
 800e5ba:	f7ff ff71 	bl	800e4a0 <tcp_update_rcv_ann_wnd>
 800e5be:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 800e5c0:	68bb      	ldr	r3, [r7, #8]
 800e5c2:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 800e5c6:	d309      	bcc.n	800e5dc <tcp_recved+0x88>
    tcp_ack_now(pcb);
 800e5c8:	687b      	ldr	r3, [r7, #4]
 800e5ca:	8b5b      	ldrh	r3, [r3, #26]
 800e5cc:	f043 0302 	orr.w	r3, r3, #2
 800e5d0:	b29a      	uxth	r2, r3
 800e5d2:	687b      	ldr	r3, [r7, #4]
 800e5d4:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800e5d6:	6878      	ldr	r0, [r7, #4]
 800e5d8:	f003 fe3e 	bl	8012258 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 800e5dc:	3710      	adds	r7, #16
 800e5de:	46bd      	mov	sp, r7
 800e5e0:	bd80      	pop	{r7, pc}
 800e5e2:	bf00      	nop
 800e5e4:	0801a4b4 	.word	0x0801a4b4
 800e5e8:	0801a750 	.word	0x0801a750
 800e5ec:	0801a4f8 	.word	0x0801a4f8
 800e5f0:	0801a768 	.word	0x0801a768

0800e5f4 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 800e5f4:	b5b0      	push	{r4, r5, r7, lr}
 800e5f6:	b090      	sub	sp, #64	; 0x40
 800e5f8:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 800e5fa:	2300      	movs	r3, #0
 800e5fc:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  ++tcp_ticks;
 800e600:	4b94      	ldr	r3, [pc, #592]	; (800e854 <tcp_slowtmr+0x260>)
 800e602:	681b      	ldr	r3, [r3, #0]
 800e604:	3301      	adds	r3, #1
 800e606:	4a93      	ldr	r2, [pc, #588]	; (800e854 <tcp_slowtmr+0x260>)
 800e608:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 800e60a:	4b93      	ldr	r3, [pc, #588]	; (800e858 <tcp_slowtmr+0x264>)
 800e60c:	781b      	ldrb	r3, [r3, #0]
 800e60e:	3301      	adds	r3, #1
 800e610:	b2da      	uxtb	r2, r3
 800e612:	4b91      	ldr	r3, [pc, #580]	; (800e858 <tcp_slowtmr+0x264>)
 800e614:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 800e616:	2300      	movs	r3, #0
 800e618:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_active_pcbs;
 800e61a:	4b90      	ldr	r3, [pc, #576]	; (800e85c <tcp_slowtmr+0x268>)
 800e61c:	681b      	ldr	r3, [r3, #0]
 800e61e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 800e620:	e29f      	b.n	800eb62 <tcp_slowtmr+0x56e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 800e622:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e624:	7d1b      	ldrb	r3, [r3, #20]
 800e626:	2b00      	cmp	r3, #0
 800e628:	d106      	bne.n	800e638 <tcp_slowtmr+0x44>
 800e62a:	4b8d      	ldr	r3, [pc, #564]	; (800e860 <tcp_slowtmr+0x26c>)
 800e62c:	f240 42be 	movw	r2, #1214	; 0x4be
 800e630:	498c      	ldr	r1, [pc, #560]	; (800e864 <tcp_slowtmr+0x270>)
 800e632:	488d      	ldr	r0, [pc, #564]	; (800e868 <tcp_slowtmr+0x274>)
 800e634:	f009 ffbe 	bl	80185b4 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 800e638:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e63a:	7d1b      	ldrb	r3, [r3, #20]
 800e63c:	2b01      	cmp	r3, #1
 800e63e:	d106      	bne.n	800e64e <tcp_slowtmr+0x5a>
 800e640:	4b87      	ldr	r3, [pc, #540]	; (800e860 <tcp_slowtmr+0x26c>)
 800e642:	f240 42bf 	movw	r2, #1215	; 0x4bf
 800e646:	4989      	ldr	r1, [pc, #548]	; (800e86c <tcp_slowtmr+0x278>)
 800e648:	4887      	ldr	r0, [pc, #540]	; (800e868 <tcp_slowtmr+0x274>)
 800e64a:	f009 ffb3 	bl	80185b4 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 800e64e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e650:	7d1b      	ldrb	r3, [r3, #20]
 800e652:	2b0a      	cmp	r3, #10
 800e654:	d106      	bne.n	800e664 <tcp_slowtmr+0x70>
 800e656:	4b82      	ldr	r3, [pc, #520]	; (800e860 <tcp_slowtmr+0x26c>)
 800e658:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 800e65c:	4984      	ldr	r1, [pc, #528]	; (800e870 <tcp_slowtmr+0x27c>)
 800e65e:	4882      	ldr	r0, [pc, #520]	; (800e868 <tcp_slowtmr+0x274>)
 800e660:	f009 ffa8 	bl	80185b4 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 800e664:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e666:	7f9a      	ldrb	r2, [r3, #30]
 800e668:	4b7b      	ldr	r3, [pc, #492]	; (800e858 <tcp_slowtmr+0x264>)
 800e66a:	781b      	ldrb	r3, [r3, #0]
 800e66c:	429a      	cmp	r2, r3
 800e66e:	d105      	bne.n	800e67c <tcp_slowtmr+0x88>
      /* skip this pcb, we have already processed it */
      prev = pcb;
 800e670:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e672:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 800e674:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e676:	68db      	ldr	r3, [r3, #12]
 800e678:	62fb      	str	r3, [r7, #44]	; 0x2c
      continue;
 800e67a:	e272      	b.n	800eb62 <tcp_slowtmr+0x56e>
    }
    pcb->last_timer = tcp_timer_ctr;
 800e67c:	4b76      	ldr	r3, [pc, #472]	; (800e858 <tcp_slowtmr+0x264>)
 800e67e:	781a      	ldrb	r2, [r3, #0]
 800e680:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e682:	779a      	strb	r2, [r3, #30]

    pcb_remove = 0;
 800e684:	2300      	movs	r3, #0
 800e686:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    pcb_reset = 0;
 800e68a:	2300      	movs	r3, #0
 800e68c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 800e690:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e692:	7d1b      	ldrb	r3, [r3, #20]
 800e694:	2b02      	cmp	r3, #2
 800e696:	d10a      	bne.n	800e6ae <tcp_slowtmr+0xba>
 800e698:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e69a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800e69e:	2b05      	cmp	r3, #5
 800e6a0:	d905      	bls.n	800e6ae <tcp_slowtmr+0xba>
      ++pcb_remove;
 800e6a2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e6a6:	3301      	adds	r3, #1
 800e6a8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800e6ac:	e11e      	b.n	800e8ec <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 800e6ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e6b0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800e6b4:	2b0b      	cmp	r3, #11
 800e6b6:	d905      	bls.n	800e6c4 <tcp_slowtmr+0xd0>
      ++pcb_remove;
 800e6b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e6bc:	3301      	adds	r3, #1
 800e6be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800e6c2:	e113      	b.n	800e8ec <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 800e6c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e6c6:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800e6ca:	2b00      	cmp	r3, #0
 800e6cc:	d075      	beq.n	800e7ba <tcp_slowtmr+0x1c6>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 800e6ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e6d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e6d2:	2b00      	cmp	r3, #0
 800e6d4:	d006      	beq.n	800e6e4 <tcp_slowtmr+0xf0>
 800e6d6:	4b62      	ldr	r3, [pc, #392]	; (800e860 <tcp_slowtmr+0x26c>)
 800e6d8:	f240 42d4 	movw	r2, #1236	; 0x4d4
 800e6dc:	4965      	ldr	r1, [pc, #404]	; (800e874 <tcp_slowtmr+0x280>)
 800e6de:	4862      	ldr	r0, [pc, #392]	; (800e868 <tcp_slowtmr+0x274>)
 800e6e0:	f009 ff68 	bl	80185b4 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 800e6e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e6e6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e6e8:	2b00      	cmp	r3, #0
 800e6ea:	d106      	bne.n	800e6fa <tcp_slowtmr+0x106>
 800e6ec:	4b5c      	ldr	r3, [pc, #368]	; (800e860 <tcp_slowtmr+0x26c>)
 800e6ee:	f240 42d5 	movw	r2, #1237	; 0x4d5
 800e6f2:	4961      	ldr	r1, [pc, #388]	; (800e878 <tcp_slowtmr+0x284>)
 800e6f4:	485c      	ldr	r0, [pc, #368]	; (800e868 <tcp_slowtmr+0x274>)
 800e6f6:	f009 ff5d 	bl	80185b4 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 800e6fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e6fc:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 800e700:	2b0b      	cmp	r3, #11
 800e702:	d905      	bls.n	800e710 <tcp_slowtmr+0x11c>
          ++pcb_remove; /* max probes reached */
 800e704:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e708:	3301      	adds	r3, #1
 800e70a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800e70e:	e0ed      	b.n	800e8ec <tcp_slowtmr+0x2f8>
        } else {
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 800e710:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e712:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800e716:	3b01      	subs	r3, #1
 800e718:	4a58      	ldr	r2, [pc, #352]	; (800e87c <tcp_slowtmr+0x288>)
 800e71a:	5cd3      	ldrb	r3, [r2, r3]
 800e71c:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 800e71e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e720:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800e724:	7c7a      	ldrb	r2, [r7, #17]
 800e726:	429a      	cmp	r2, r3
 800e728:	d907      	bls.n	800e73a <tcp_slowtmr+0x146>
            pcb->persist_cnt++;
 800e72a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e72c:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800e730:	3301      	adds	r3, #1
 800e732:	b2da      	uxtb	r2, r3
 800e734:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e736:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
          }
          if (pcb->persist_cnt >= backoff_cnt) {
 800e73a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e73c:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800e740:	7c7a      	ldrb	r2, [r7, #17]
 800e742:	429a      	cmp	r2, r3
 800e744:	f200 80d2 	bhi.w	800e8ec <tcp_slowtmr+0x2f8>
            int next_slot = 1; /* increment timer to next slot */
 800e748:	2301      	movs	r3, #1
 800e74a:	623b      	str	r3, [r7, #32]
            /* If snd_wnd is zero, send 1 byte probes */
            if (pcb->snd_wnd == 0) {
 800e74c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e74e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800e752:	2b00      	cmp	r3, #0
 800e754:	d108      	bne.n	800e768 <tcp_slowtmr+0x174>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 800e756:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e758:	f004 fc26 	bl	8012fa8 <tcp_zero_window_probe>
 800e75c:	4603      	mov	r3, r0
 800e75e:	2b00      	cmp	r3, #0
 800e760:	d014      	beq.n	800e78c <tcp_slowtmr+0x198>
                next_slot = 0; /* try probe again with current slot */
 800e762:	2300      	movs	r3, #0
 800e764:	623b      	str	r3, [r7, #32]
 800e766:	e011      	b.n	800e78c <tcp_slowtmr+0x198>
              }
              /* snd_wnd not fully closed, split unsent head and fill window */
            } else {
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 800e768:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e76a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800e76e:	4619      	mov	r1, r3
 800e770:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e772:	f003 faeb 	bl	8011d4c <tcp_split_unsent_seg>
 800e776:	4603      	mov	r3, r0
 800e778:	2b00      	cmp	r3, #0
 800e77a:	d107      	bne.n	800e78c <tcp_slowtmr+0x198>
                if (tcp_output(pcb) == ERR_OK) {
 800e77c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e77e:	f003 fd6b 	bl	8012258 <tcp_output>
 800e782:	4603      	mov	r3, r0
 800e784:	2b00      	cmp	r3, #0
 800e786:	d101      	bne.n	800e78c <tcp_slowtmr+0x198>
                  /* sending will cancel persist timer, else retry with current slot */
                  next_slot = 0;
 800e788:	2300      	movs	r3, #0
 800e78a:	623b      	str	r3, [r7, #32]
                }
              }
            }
            if (next_slot) {
 800e78c:	6a3b      	ldr	r3, [r7, #32]
 800e78e:	2b00      	cmp	r3, #0
 800e790:	f000 80ac 	beq.w	800e8ec <tcp_slowtmr+0x2f8>
              pcb->persist_cnt = 0;
 800e794:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e796:	2200      	movs	r2, #0
 800e798:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 800e79c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e79e:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800e7a2:	2b06      	cmp	r3, #6
 800e7a4:	f200 80a2 	bhi.w	800e8ec <tcp_slowtmr+0x2f8>
                pcb->persist_backoff++;
 800e7a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e7aa:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800e7ae:	3301      	adds	r3, #1
 800e7b0:	b2da      	uxtb	r2, r3
 800e7b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e7b4:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 800e7b8:	e098      	b.n	800e8ec <tcp_slowtmr+0x2f8>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 800e7ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e7bc:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800e7c0:	2b00      	cmp	r3, #0
 800e7c2:	db0f      	blt.n	800e7e4 <tcp_slowtmr+0x1f0>
 800e7c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e7c6:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800e7ca:	f647 72ff 	movw	r2, #32767	; 0x7fff
 800e7ce:	4293      	cmp	r3, r2
 800e7d0:	d008      	beq.n	800e7e4 <tcp_slowtmr+0x1f0>
          ++pcb->rtime;
 800e7d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e7d4:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800e7d8:	b29b      	uxth	r3, r3
 800e7da:	3301      	adds	r3, #1
 800e7dc:	b29b      	uxth	r3, r3
 800e7de:	b21a      	sxth	r2, r3
 800e7e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e7e2:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->rtime >= pcb->rto) {
 800e7e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e7e6:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 800e7ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e7ec:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 800e7f0:	429a      	cmp	r2, r3
 800e7f2:	db7b      	blt.n	800e8ec <tcp_slowtmr+0x2f8>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));
          /* If prepare phase fails but we have unsent data but no unacked data,
             still execute the backoff calculations below, as this means we somehow
             failed to send segment. */
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 800e7f4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e7f6:	f004 f821 	bl	801283c <tcp_rexmit_rto_prepare>
 800e7fa:	4603      	mov	r3, r0
 800e7fc:	2b00      	cmp	r3, #0
 800e7fe:	d007      	beq.n	800e810 <tcp_slowtmr+0x21c>
 800e800:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e802:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e804:	2b00      	cmp	r3, #0
 800e806:	d171      	bne.n	800e8ec <tcp_slowtmr+0x2f8>
 800e808:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e80a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e80c:	2b00      	cmp	r3, #0
 800e80e:	d06d      	beq.n	800e8ec <tcp_slowtmr+0x2f8>
            /* Double retransmission time-out unless we are trying to
             * connect to somebody (i.e., we are in SYN_SENT). */
            if (pcb->state != SYN_SENT) {
 800e810:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e812:	7d1b      	ldrb	r3, [r3, #20]
 800e814:	2b02      	cmp	r3, #2
 800e816:	d03a      	beq.n	800e88e <tcp_slowtmr+0x29a>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 800e818:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e81a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800e81e:	2b0c      	cmp	r3, #12
 800e820:	bf28      	it	cs
 800e822:	230c      	movcs	r3, #12
 800e824:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 800e826:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e828:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800e82c:	10db      	asrs	r3, r3, #3
 800e82e:	b21b      	sxth	r3, r3
 800e830:	461a      	mov	r2, r3
 800e832:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e834:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800e838:	4413      	add	r3, r2
 800e83a:	7efa      	ldrb	r2, [r7, #27]
 800e83c:	4910      	ldr	r1, [pc, #64]	; (800e880 <tcp_slowtmr+0x28c>)
 800e83e:	5c8a      	ldrb	r2, [r1, r2]
 800e840:	4093      	lsls	r3, r2
 800e842:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 800e844:	697b      	ldr	r3, [r7, #20]
 800e846:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 800e84a:	4293      	cmp	r3, r2
 800e84c:	dc1a      	bgt.n	800e884 <tcp_slowtmr+0x290>
 800e84e:	697b      	ldr	r3, [r7, #20]
 800e850:	b21a      	sxth	r2, r3
 800e852:	e019      	b.n	800e888 <tcp_slowtmr+0x294>
 800e854:	2000be2c 	.word	0x2000be2c
 800e858:	20004b12 	.word	0x20004b12
 800e85c:	2000be28 	.word	0x2000be28
 800e860:	0801a4b4 	.word	0x0801a4b4
 800e864:	0801a7f8 	.word	0x0801a7f8
 800e868:	0801a4f8 	.word	0x0801a4f8
 800e86c:	0801a824 	.word	0x0801a824
 800e870:	0801a850 	.word	0x0801a850
 800e874:	0801a880 	.word	0x0801a880
 800e878:	0801a8b4 	.word	0x0801a8b4
 800e87c:	0801c9ac 	.word	0x0801c9ac
 800e880:	0801c99c 	.word	0x0801c99c
 800e884:	f647 72ff 	movw	r2, #32767	; 0x7fff
 800e888:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e88a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
            }

            /* Reset the retransmission timer. */
            pcb->rtime = 0;
 800e88e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e890:	2200      	movs	r2, #0
 800e892:	861a      	strh	r2, [r3, #48]	; 0x30

            /* Reduce congestion window and ssthresh. */
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 800e894:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e896:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 800e89a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e89c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800e8a0:	4293      	cmp	r3, r2
 800e8a2:	bf28      	it	cs
 800e8a4:	4613      	movcs	r3, r2
 800e8a6:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 800e8a8:	8a7b      	ldrh	r3, [r7, #18]
 800e8aa:	085b      	lsrs	r3, r3, #1
 800e8ac:	b29a      	uxth	r2, r3
 800e8ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e8b0:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 800e8b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e8b6:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 800e8ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e8bc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800e8be:	005b      	lsls	r3, r3, #1
 800e8c0:	b29b      	uxth	r3, r3
 800e8c2:	429a      	cmp	r2, r3
 800e8c4:	d206      	bcs.n	800e8d4 <tcp_slowtmr+0x2e0>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 800e8c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e8c8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800e8ca:	005b      	lsls	r3, r3, #1
 800e8cc:	b29a      	uxth	r2, r3
 800e8ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e8d0:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            }
            pcb->cwnd = pcb->mss;
 800e8d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e8d6:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 800e8d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e8da:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
            LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: cwnd %"TCPWNDSIZE_F
                                         " ssthresh %"TCPWNDSIZE_F"\n",
                                         pcb->cwnd, pcb->ssthresh));
            pcb->bytes_acked = 0;
 800e8de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e8e0:	2200      	movs	r2, #0
 800e8e2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

            /* The following needs to be called AFTER cwnd is set to one
               mss - STJ */
            tcp_rexmit_rto_commit(pcb);
 800e8e6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e8e8:	f004 f818 	bl	801291c <tcp_rexmit_rto_commit>
          }
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 800e8ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e8ee:	7d1b      	ldrb	r3, [r3, #20]
 800e8f0:	2b06      	cmp	r3, #6
 800e8f2:	d111      	bne.n	800e918 <tcp_slowtmr+0x324>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 800e8f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e8f6:	8b5b      	ldrh	r3, [r3, #26]
 800e8f8:	f003 0310 	and.w	r3, r3, #16
 800e8fc:	2b00      	cmp	r3, #0
 800e8fe:	d00b      	beq.n	800e918 <tcp_slowtmr+0x324>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e900:	4b9d      	ldr	r3, [pc, #628]	; (800eb78 <tcp_slowtmr+0x584>)
 800e902:	681a      	ldr	r2, [r3, #0]
 800e904:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e906:	6a1b      	ldr	r3, [r3, #32]
 800e908:	1ad3      	subs	r3, r2, r3
 800e90a:	2b28      	cmp	r3, #40	; 0x28
 800e90c:	d904      	bls.n	800e918 <tcp_slowtmr+0x324>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 800e90e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e912:	3301      	adds	r3, #1
 800e914:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800e918:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e91a:	7a5b      	ldrb	r3, [r3, #9]
 800e91c:	f003 0308 	and.w	r3, r3, #8
 800e920:	2b00      	cmp	r3, #0
 800e922:	d04c      	beq.n	800e9be <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 800e924:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e926:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800e928:	2b04      	cmp	r3, #4
 800e92a:	d003      	beq.n	800e934 <tcp_slowtmr+0x340>
         (pcb->state == CLOSE_WAIT))) {
 800e92c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e92e:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 800e930:	2b07      	cmp	r3, #7
 800e932:	d144      	bne.n	800e9be <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e934:	4b90      	ldr	r3, [pc, #576]	; (800eb78 <tcp_slowtmr+0x584>)
 800e936:	681a      	ldr	r2, [r3, #0]
 800e938:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e93a:	6a1b      	ldr	r3, [r3, #32]
 800e93c:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 800e93e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e940:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800e944:	f503 2324 	add.w	r3, r3, #671744	; 0xa4000
 800e948:	f603 43b8 	addw	r3, r3, #3256	; 0xcb8
 800e94c:	498b      	ldr	r1, [pc, #556]	; (800eb7c <tcp_slowtmr+0x588>)
 800e94e:	fba1 1303 	umull	r1, r3, r1, r3
 800e952:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e954:	429a      	cmp	r2, r3
 800e956:	d90a      	bls.n	800e96e <tcp_slowtmr+0x37a>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print_val(TCP_DEBUG, pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 800e958:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e95c:	3301      	adds	r3, #1
 800e95e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        ++pcb_reset;
 800e962:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800e966:	3301      	adds	r3, #1
 800e968:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800e96c:	e027      	b.n	800e9be <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e96e:	4b82      	ldr	r3, [pc, #520]	; (800eb78 <tcp_slowtmr+0x584>)
 800e970:	681a      	ldr	r2, [r3, #0]
 800e972:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e974:	6a1b      	ldr	r3, [r3, #32]
 800e976:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 800e978:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e97a:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 800e97e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e980:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 800e984:	4618      	mov	r0, r3
 800e986:	4b7e      	ldr	r3, [pc, #504]	; (800eb80 <tcp_slowtmr+0x58c>)
 800e988:	fb03 f300 	mul.w	r3, r3, r0
 800e98c:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 800e98e:	497b      	ldr	r1, [pc, #492]	; (800eb7c <tcp_slowtmr+0x588>)
 800e990:	fba1 1303 	umull	r1, r3, r1, r3
 800e994:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e996:	429a      	cmp	r2, r3
 800e998:	d911      	bls.n	800e9be <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 800e99a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e99c:	f004 fac4 	bl	8012f28 <tcp_keepalive>
 800e9a0:	4603      	mov	r3, r0
 800e9a2:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (err == ERR_OK) {
 800e9a6:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 800e9aa:	2b00      	cmp	r3, #0
 800e9ac:	d107      	bne.n	800e9be <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 800e9ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e9b0:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 800e9b4:	3301      	adds	r3, #1
 800e9b6:	b2da      	uxtb	r2, r3
 800e9b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e9ba:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 800e9be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e9c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e9c2:	2b00      	cmp	r3, #0
 800e9c4:	d011      	beq.n	800e9ea <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 800e9c6:	4b6c      	ldr	r3, [pc, #432]	; (800eb78 <tcp_slowtmr+0x584>)
 800e9c8:	681a      	ldr	r2, [r3, #0]
 800e9ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e9cc:	6a1b      	ldr	r3, [r3, #32]
 800e9ce:	1ad2      	subs	r2, r2, r3
 800e9d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e9d2:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 800e9d6:	4619      	mov	r1, r3
 800e9d8:	460b      	mov	r3, r1
 800e9da:	005b      	lsls	r3, r3, #1
 800e9dc:	440b      	add	r3, r1
 800e9de:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 800e9e0:	429a      	cmp	r2, r3
 800e9e2:	d302      	bcc.n	800e9ea <tcp_slowtmr+0x3f6>
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
      tcp_free_ooseq(pcb);
 800e9e4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e9e6:	f000 fddb 	bl	800f5a0 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 800e9ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e9ec:	7d1b      	ldrb	r3, [r3, #20]
 800e9ee:	2b03      	cmp	r3, #3
 800e9f0:	d10b      	bne.n	800ea0a <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e9f2:	4b61      	ldr	r3, [pc, #388]	; (800eb78 <tcp_slowtmr+0x584>)
 800e9f4:	681a      	ldr	r2, [r3, #0]
 800e9f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e9f8:	6a1b      	ldr	r3, [r3, #32]
 800e9fa:	1ad3      	subs	r3, r2, r3
 800e9fc:	2b28      	cmp	r3, #40	; 0x28
 800e9fe:	d904      	bls.n	800ea0a <tcp_slowtmr+0x416>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 800ea00:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ea04:	3301      	adds	r3, #1
 800ea06:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 800ea0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ea0c:	7d1b      	ldrb	r3, [r3, #20]
 800ea0e:	2b09      	cmp	r3, #9
 800ea10:	d10b      	bne.n	800ea2a <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800ea12:	4b59      	ldr	r3, [pc, #356]	; (800eb78 <tcp_slowtmr+0x584>)
 800ea14:	681a      	ldr	r2, [r3, #0]
 800ea16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ea18:	6a1b      	ldr	r3, [r3, #32]
 800ea1a:	1ad3      	subs	r3, r2, r3
 800ea1c:	2bf0      	cmp	r3, #240	; 0xf0
 800ea1e:	d904      	bls.n	800ea2a <tcp_slowtmr+0x436>
        ++pcb_remove;
 800ea20:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ea24:	3301      	adds	r3, #1
 800ea26:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 800ea2a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ea2e:	2b00      	cmp	r3, #0
 800ea30:	d060      	beq.n	800eaf4 <tcp_slowtmr+0x500>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 800ea32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ea34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ea38:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 800ea3a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ea3c:	f000 fbfc 	bl	800f238 <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 800ea40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ea42:	2b00      	cmp	r3, #0
 800ea44:	d010      	beq.n	800ea68 <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 800ea46:	4b4f      	ldr	r3, [pc, #316]	; (800eb84 <tcp_slowtmr+0x590>)
 800ea48:	681b      	ldr	r3, [r3, #0]
 800ea4a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ea4c:	429a      	cmp	r2, r3
 800ea4e:	d106      	bne.n	800ea5e <tcp_slowtmr+0x46a>
 800ea50:	4b4d      	ldr	r3, [pc, #308]	; (800eb88 <tcp_slowtmr+0x594>)
 800ea52:	f240 526d 	movw	r2, #1389	; 0x56d
 800ea56:	494d      	ldr	r1, [pc, #308]	; (800eb8c <tcp_slowtmr+0x598>)
 800ea58:	484d      	ldr	r0, [pc, #308]	; (800eb90 <tcp_slowtmr+0x59c>)
 800ea5a:	f009 fdab 	bl	80185b4 <iprintf>
        prev->next = pcb->next;
 800ea5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ea60:	68da      	ldr	r2, [r3, #12]
 800ea62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ea64:	60da      	str	r2, [r3, #12]
 800ea66:	e00f      	b.n	800ea88 <tcp_slowtmr+0x494>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 800ea68:	4b46      	ldr	r3, [pc, #280]	; (800eb84 <tcp_slowtmr+0x590>)
 800ea6a:	681b      	ldr	r3, [r3, #0]
 800ea6c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ea6e:	429a      	cmp	r2, r3
 800ea70:	d006      	beq.n	800ea80 <tcp_slowtmr+0x48c>
 800ea72:	4b45      	ldr	r3, [pc, #276]	; (800eb88 <tcp_slowtmr+0x594>)
 800ea74:	f240 5271 	movw	r2, #1393	; 0x571
 800ea78:	4946      	ldr	r1, [pc, #280]	; (800eb94 <tcp_slowtmr+0x5a0>)
 800ea7a:	4845      	ldr	r0, [pc, #276]	; (800eb90 <tcp_slowtmr+0x59c>)
 800ea7c:	f009 fd9a 	bl	80185b4 <iprintf>
        tcp_active_pcbs = pcb->next;
 800ea80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ea82:	68db      	ldr	r3, [r3, #12]
 800ea84:	4a3f      	ldr	r2, [pc, #252]	; (800eb84 <tcp_slowtmr+0x590>)
 800ea86:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 800ea88:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ea8c:	2b00      	cmp	r3, #0
 800ea8e:	d013      	beq.n	800eab8 <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800ea90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ea92:	6d18      	ldr	r0, [r3, #80]	; 0x50
 800ea94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ea96:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800ea98:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 800ea9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ea9c:	3304      	adds	r3, #4
 800ea9e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800eaa0:	8ad2      	ldrh	r2, [r2, #22]
 800eaa2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800eaa4:	8b09      	ldrh	r1, [r1, #24]
 800eaa6:	9102      	str	r1, [sp, #8]
 800eaa8:	9201      	str	r2, [sp, #4]
 800eaaa:	9300      	str	r3, [sp, #0]
 800eaac:	462b      	mov	r3, r5
 800eaae:	4622      	mov	r2, r4
 800eab0:	4601      	mov	r1, r0
 800eab2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800eab4:	f004 f984 	bl	8012dc0 <tcp_rst>
                pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 800eab8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eaba:	691b      	ldr	r3, [r3, #16]
 800eabc:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 800eabe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eac0:	7d1b      	ldrb	r3, [r3, #20]
 800eac2:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 800eac4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eac6:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 800eac8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eaca:	68db      	ldr	r3, [r3, #12]
 800eacc:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 800eace:	6838      	ldr	r0, [r7, #0]
 800ead0:	f7ff f9f2 	bl	800deb8 <tcp_free>

      tcp_active_pcbs_changed = 0;
 800ead4:	4b30      	ldr	r3, [pc, #192]	; (800eb98 <tcp_slowtmr+0x5a4>)
 800ead6:	2200      	movs	r2, #0
 800ead8:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 800eada:	68fb      	ldr	r3, [r7, #12]
 800eadc:	2b00      	cmp	r3, #0
 800eade:	d004      	beq.n	800eaea <tcp_slowtmr+0x4f6>
 800eae0:	68fb      	ldr	r3, [r7, #12]
 800eae2:	f06f 010c 	mvn.w	r1, #12
 800eae6:	68b8      	ldr	r0, [r7, #8]
 800eae8:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 800eaea:	4b2b      	ldr	r3, [pc, #172]	; (800eb98 <tcp_slowtmr+0x5a4>)
 800eaec:	781b      	ldrb	r3, [r3, #0]
 800eaee:	2b00      	cmp	r3, #0
 800eaf0:	d037      	beq.n	800eb62 <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 800eaf2:	e590      	b.n	800e616 <tcp_slowtmr+0x22>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 800eaf4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eaf6:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 800eaf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eafa:	68db      	ldr	r3, [r3, #12]
 800eafc:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 800eafe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb00:	7f1b      	ldrb	r3, [r3, #28]
 800eb02:	3301      	adds	r3, #1
 800eb04:	b2da      	uxtb	r2, r3
 800eb06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb08:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 800eb0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb0c:	7f1a      	ldrb	r2, [r3, #28]
 800eb0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb10:	7f5b      	ldrb	r3, [r3, #29]
 800eb12:	429a      	cmp	r2, r3
 800eb14:	d325      	bcc.n	800eb62 <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 800eb16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb18:	2200      	movs	r2, #0
 800eb1a:	771a      	strb	r2, [r3, #28]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 800eb1c:	4b1e      	ldr	r3, [pc, #120]	; (800eb98 <tcp_slowtmr+0x5a4>)
 800eb1e:	2200      	movs	r2, #0
 800eb20:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 800eb22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb24:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800eb28:	2b00      	cmp	r3, #0
 800eb2a:	d00b      	beq.n	800eb44 <tcp_slowtmr+0x550>
 800eb2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb2e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800eb32:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800eb34:	6912      	ldr	r2, [r2, #16]
 800eb36:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800eb38:	4610      	mov	r0, r2
 800eb3a:	4798      	blx	r3
 800eb3c:	4603      	mov	r3, r0
 800eb3e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800eb42:	e002      	b.n	800eb4a <tcp_slowtmr+0x556>
 800eb44:	2300      	movs	r3, #0
 800eb46:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (tcp_active_pcbs_changed) {
 800eb4a:	4b13      	ldr	r3, [pc, #76]	; (800eb98 <tcp_slowtmr+0x5a4>)
 800eb4c:	781b      	ldrb	r3, [r3, #0]
 800eb4e:	2b00      	cmp	r3, #0
 800eb50:	d000      	beq.n	800eb54 <tcp_slowtmr+0x560>
          goto tcp_slowtmr_start;
 800eb52:	e560      	b.n	800e616 <tcp_slowtmr+0x22>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 800eb54:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 800eb58:	2b00      	cmp	r3, #0
 800eb5a:	d102      	bne.n	800eb62 <tcp_slowtmr+0x56e>
          tcp_output(prev);
 800eb5c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800eb5e:	f003 fb7b 	bl	8012258 <tcp_output>
  while (pcb != NULL) {
 800eb62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eb64:	2b00      	cmp	r3, #0
 800eb66:	f47f ad5c 	bne.w	800e622 <tcp_slowtmr+0x2e>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 800eb6a:	2300      	movs	r3, #0
 800eb6c:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_tw_pcbs;
 800eb6e:	4b0b      	ldr	r3, [pc, #44]	; (800eb9c <tcp_slowtmr+0x5a8>)
 800eb70:	681b      	ldr	r3, [r3, #0]
 800eb72:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 800eb74:	e067      	b.n	800ec46 <tcp_slowtmr+0x652>
 800eb76:	bf00      	nop
 800eb78:	2000be2c 	.word	0x2000be2c
 800eb7c:	10624dd3 	.word	0x10624dd3
 800eb80:	000124f8 	.word	0x000124f8
 800eb84:	2000be28 	.word	0x2000be28
 800eb88:	0801a4b4 	.word	0x0801a4b4
 800eb8c:	0801a8ec 	.word	0x0801a8ec
 800eb90:	0801a4f8 	.word	0x0801a4f8
 800eb94:	0801a918 	.word	0x0801a918
 800eb98:	2000be24 	.word	0x2000be24
 800eb9c:	2000be38 	.word	0x2000be38
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800eba0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eba2:	7d1b      	ldrb	r3, [r3, #20]
 800eba4:	2b0a      	cmp	r3, #10
 800eba6:	d006      	beq.n	800ebb6 <tcp_slowtmr+0x5c2>
 800eba8:	4b2b      	ldr	r3, [pc, #172]	; (800ec58 <tcp_slowtmr+0x664>)
 800ebaa:	f240 52a1 	movw	r2, #1441	; 0x5a1
 800ebae:	492b      	ldr	r1, [pc, #172]	; (800ec5c <tcp_slowtmr+0x668>)
 800ebb0:	482b      	ldr	r0, [pc, #172]	; (800ec60 <tcp_slowtmr+0x66c>)
 800ebb2:	f009 fcff 	bl	80185b4 <iprintf>
    pcb_remove = 0;
 800ebb6:	2300      	movs	r3, #0
 800ebb8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800ebbc:	4b29      	ldr	r3, [pc, #164]	; (800ec64 <tcp_slowtmr+0x670>)
 800ebbe:	681a      	ldr	r2, [r3, #0]
 800ebc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ebc2:	6a1b      	ldr	r3, [r3, #32]
 800ebc4:	1ad3      	subs	r3, r2, r3
 800ebc6:	2bf0      	cmp	r3, #240	; 0xf0
 800ebc8:	d904      	bls.n	800ebd4 <tcp_slowtmr+0x5e0>
      ++pcb_remove;
 800ebca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ebce:	3301      	adds	r3, #1
 800ebd0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 800ebd4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ebd8:	2b00      	cmp	r3, #0
 800ebda:	d02f      	beq.n	800ec3c <tcp_slowtmr+0x648>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 800ebdc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ebde:	f000 fb2b 	bl	800f238 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 800ebe2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ebe4:	2b00      	cmp	r3, #0
 800ebe6:	d010      	beq.n	800ec0a <tcp_slowtmr+0x616>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 800ebe8:	4b1f      	ldr	r3, [pc, #124]	; (800ec68 <tcp_slowtmr+0x674>)
 800ebea:	681b      	ldr	r3, [r3, #0]
 800ebec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ebee:	429a      	cmp	r2, r3
 800ebf0:	d106      	bne.n	800ec00 <tcp_slowtmr+0x60c>
 800ebf2:	4b19      	ldr	r3, [pc, #100]	; (800ec58 <tcp_slowtmr+0x664>)
 800ebf4:	f240 52af 	movw	r2, #1455	; 0x5af
 800ebf8:	491c      	ldr	r1, [pc, #112]	; (800ec6c <tcp_slowtmr+0x678>)
 800ebfa:	4819      	ldr	r0, [pc, #100]	; (800ec60 <tcp_slowtmr+0x66c>)
 800ebfc:	f009 fcda 	bl	80185b4 <iprintf>
        prev->next = pcb->next;
 800ec00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ec02:	68da      	ldr	r2, [r3, #12]
 800ec04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec06:	60da      	str	r2, [r3, #12]
 800ec08:	e00f      	b.n	800ec2a <tcp_slowtmr+0x636>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 800ec0a:	4b17      	ldr	r3, [pc, #92]	; (800ec68 <tcp_slowtmr+0x674>)
 800ec0c:	681b      	ldr	r3, [r3, #0]
 800ec0e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ec10:	429a      	cmp	r2, r3
 800ec12:	d006      	beq.n	800ec22 <tcp_slowtmr+0x62e>
 800ec14:	4b10      	ldr	r3, [pc, #64]	; (800ec58 <tcp_slowtmr+0x664>)
 800ec16:	f240 52b3 	movw	r2, #1459	; 0x5b3
 800ec1a:	4915      	ldr	r1, [pc, #84]	; (800ec70 <tcp_slowtmr+0x67c>)
 800ec1c:	4810      	ldr	r0, [pc, #64]	; (800ec60 <tcp_slowtmr+0x66c>)
 800ec1e:	f009 fcc9 	bl	80185b4 <iprintf>
        tcp_tw_pcbs = pcb->next;
 800ec22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ec24:	68db      	ldr	r3, [r3, #12]
 800ec26:	4a10      	ldr	r2, [pc, #64]	; (800ec68 <tcp_slowtmr+0x674>)
 800ec28:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 800ec2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ec2c:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 800ec2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ec30:	68db      	ldr	r3, [r3, #12]
 800ec32:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 800ec34:	69f8      	ldr	r0, [r7, #28]
 800ec36:	f7ff f93f 	bl	800deb8 <tcp_free>
 800ec3a:	e004      	b.n	800ec46 <tcp_slowtmr+0x652>
    } else {
      prev = pcb;
 800ec3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ec3e:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 800ec40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ec42:	68db      	ldr	r3, [r3, #12]
 800ec44:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 800ec46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ec48:	2b00      	cmp	r3, #0
 800ec4a:	d1a9      	bne.n	800eba0 <tcp_slowtmr+0x5ac>
    }
  }
}
 800ec4c:	bf00      	nop
 800ec4e:	bf00      	nop
 800ec50:	3730      	adds	r7, #48	; 0x30
 800ec52:	46bd      	mov	sp, r7
 800ec54:	bdb0      	pop	{r4, r5, r7, pc}
 800ec56:	bf00      	nop
 800ec58:	0801a4b4 	.word	0x0801a4b4
 800ec5c:	0801a944 	.word	0x0801a944
 800ec60:	0801a4f8 	.word	0x0801a4f8
 800ec64:	2000be2c 	.word	0x2000be2c
 800ec68:	2000be38 	.word	0x2000be38
 800ec6c:	0801a974 	.word	0x0801a974
 800ec70:	0801a99c 	.word	0x0801a99c

0800ec74 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 800ec74:	b580      	push	{r7, lr}
 800ec76:	b082      	sub	sp, #8
 800ec78:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 800ec7a:	4b2d      	ldr	r3, [pc, #180]	; (800ed30 <tcp_fasttmr+0xbc>)
 800ec7c:	781b      	ldrb	r3, [r3, #0]
 800ec7e:	3301      	adds	r3, #1
 800ec80:	b2da      	uxtb	r2, r3
 800ec82:	4b2b      	ldr	r3, [pc, #172]	; (800ed30 <tcp_fasttmr+0xbc>)
 800ec84:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 800ec86:	4b2b      	ldr	r3, [pc, #172]	; (800ed34 <tcp_fasttmr+0xc0>)
 800ec88:	681b      	ldr	r3, [r3, #0]
 800ec8a:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800ec8c:	e048      	b.n	800ed20 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 800ec8e:	687b      	ldr	r3, [r7, #4]
 800ec90:	7f9a      	ldrb	r2, [r3, #30]
 800ec92:	4b27      	ldr	r3, [pc, #156]	; (800ed30 <tcp_fasttmr+0xbc>)
 800ec94:	781b      	ldrb	r3, [r3, #0]
 800ec96:	429a      	cmp	r2, r3
 800ec98:	d03f      	beq.n	800ed1a <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 800ec9a:	4b25      	ldr	r3, [pc, #148]	; (800ed30 <tcp_fasttmr+0xbc>)
 800ec9c:	781a      	ldrb	r2, [r3, #0]
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 800eca2:	687b      	ldr	r3, [r7, #4]
 800eca4:	8b5b      	ldrh	r3, [r3, #26]
 800eca6:	f003 0301 	and.w	r3, r3, #1
 800ecaa:	2b00      	cmp	r3, #0
 800ecac:	d010      	beq.n	800ecd0 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 800ecae:	687b      	ldr	r3, [r7, #4]
 800ecb0:	8b5b      	ldrh	r3, [r3, #26]
 800ecb2:	f043 0302 	orr.w	r3, r3, #2
 800ecb6:	b29a      	uxth	r2, r3
 800ecb8:	687b      	ldr	r3, [r7, #4]
 800ecba:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 800ecbc:	6878      	ldr	r0, [r7, #4]
 800ecbe:	f003 facb 	bl	8012258 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800ecc2:	687b      	ldr	r3, [r7, #4]
 800ecc4:	8b5b      	ldrh	r3, [r3, #26]
 800ecc6:	f023 0303 	bic.w	r3, r3, #3
 800ecca:	b29a      	uxth	r2, r3
 800eccc:	687b      	ldr	r3, [r7, #4]
 800ecce:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 800ecd0:	687b      	ldr	r3, [r7, #4]
 800ecd2:	8b5b      	ldrh	r3, [r3, #26]
 800ecd4:	f003 0308 	and.w	r3, r3, #8
 800ecd8:	2b00      	cmp	r3, #0
 800ecda:	d009      	beq.n	800ecf0 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 800ecdc:	687b      	ldr	r3, [r7, #4]
 800ecde:	8b5b      	ldrh	r3, [r3, #26]
 800ece0:	f023 0308 	bic.w	r3, r3, #8
 800ece4:	b29a      	uxth	r2, r3
 800ece6:	687b      	ldr	r3, [r7, #4]
 800ece8:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 800ecea:	6878      	ldr	r0, [r7, #4]
 800ecec:	f7ff fa78 	bl	800e1e0 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 800ecf0:	687b      	ldr	r3, [r7, #4]
 800ecf2:	68db      	ldr	r3, [r3, #12]
 800ecf4:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 800ecf6:	687b      	ldr	r3, [r7, #4]
 800ecf8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ecfa:	2b00      	cmp	r3, #0
 800ecfc:	d00a      	beq.n	800ed14 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 800ecfe:	4b0e      	ldr	r3, [pc, #56]	; (800ed38 <tcp_fasttmr+0xc4>)
 800ed00:	2200      	movs	r2, #0
 800ed02:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 800ed04:	6878      	ldr	r0, [r7, #4]
 800ed06:	f000 f819 	bl	800ed3c <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 800ed0a:	4b0b      	ldr	r3, [pc, #44]	; (800ed38 <tcp_fasttmr+0xc4>)
 800ed0c:	781b      	ldrb	r3, [r3, #0]
 800ed0e:	2b00      	cmp	r3, #0
 800ed10:	d000      	beq.n	800ed14 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 800ed12:	e7b8      	b.n	800ec86 <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 800ed14:	683b      	ldr	r3, [r7, #0]
 800ed16:	607b      	str	r3, [r7, #4]
 800ed18:	e002      	b.n	800ed20 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 800ed1a:	687b      	ldr	r3, [r7, #4]
 800ed1c:	68db      	ldr	r3, [r3, #12]
 800ed1e:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800ed20:	687b      	ldr	r3, [r7, #4]
 800ed22:	2b00      	cmp	r3, #0
 800ed24:	d1b3      	bne.n	800ec8e <tcp_fasttmr+0x1a>
    }
  }
}
 800ed26:	bf00      	nop
 800ed28:	bf00      	nop
 800ed2a:	3708      	adds	r7, #8
 800ed2c:	46bd      	mov	sp, r7
 800ed2e:	bd80      	pop	{r7, pc}
 800ed30:	20004b12 	.word	0x20004b12
 800ed34:	2000be28 	.word	0x2000be28
 800ed38:	2000be24 	.word	0x2000be24

0800ed3c <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 800ed3c:	b590      	push	{r4, r7, lr}
 800ed3e:	b085      	sub	sp, #20
 800ed40:	af00      	add	r7, sp, #0
 800ed42:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 800ed44:	687b      	ldr	r3, [r7, #4]
 800ed46:	2b00      	cmp	r3, #0
 800ed48:	d109      	bne.n	800ed5e <tcp_process_refused_data+0x22>
 800ed4a:	4b37      	ldr	r3, [pc, #220]	; (800ee28 <tcp_process_refused_data+0xec>)
 800ed4c:	f240 6209 	movw	r2, #1545	; 0x609
 800ed50:	4936      	ldr	r1, [pc, #216]	; (800ee2c <tcp_process_refused_data+0xf0>)
 800ed52:	4837      	ldr	r0, [pc, #220]	; (800ee30 <tcp_process_refused_data+0xf4>)
 800ed54:	f009 fc2e 	bl	80185b4 <iprintf>
 800ed58:	f06f 030f 	mvn.w	r3, #15
 800ed5c:	e060      	b.n	800ee20 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 800ed5e:	687b      	ldr	r3, [r7, #4]
 800ed60:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ed62:	7b5b      	ldrb	r3, [r3, #13]
 800ed64:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 800ed66:	687b      	ldr	r3, [r7, #4]
 800ed68:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ed6a:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 800ed6c:	687b      	ldr	r3, [r7, #4]
 800ed6e:	2200      	movs	r2, #0
 800ed70:	679a      	str	r2, [r3, #120]	; 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 800ed72:	687b      	ldr	r3, [r7, #4]
 800ed74:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ed78:	2b00      	cmp	r3, #0
 800ed7a:	d00b      	beq.n	800ed94 <tcp_process_refused_data+0x58>
 800ed7c:	687b      	ldr	r3, [r7, #4]
 800ed7e:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800ed82:	687b      	ldr	r3, [r7, #4]
 800ed84:	6918      	ldr	r0, [r3, #16]
 800ed86:	2300      	movs	r3, #0
 800ed88:	68ba      	ldr	r2, [r7, #8]
 800ed8a:	6879      	ldr	r1, [r7, #4]
 800ed8c:	47a0      	blx	r4
 800ed8e:	4603      	mov	r3, r0
 800ed90:	73fb      	strb	r3, [r7, #15]
 800ed92:	e007      	b.n	800eda4 <tcp_process_refused_data+0x68>
 800ed94:	2300      	movs	r3, #0
 800ed96:	68ba      	ldr	r2, [r7, #8]
 800ed98:	6879      	ldr	r1, [r7, #4]
 800ed9a:	2000      	movs	r0, #0
 800ed9c:	f000 f8a4 	bl	800eee8 <tcp_recv_null>
 800eda0:	4603      	mov	r3, r0
 800eda2:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 800eda4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800eda8:	2b00      	cmp	r3, #0
 800edaa:	d12a      	bne.n	800ee02 <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 800edac:	7bbb      	ldrb	r3, [r7, #14]
 800edae:	f003 0320 	and.w	r3, r3, #32
 800edb2:	2b00      	cmp	r3, #0
 800edb4:	d033      	beq.n	800ee1e <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800edb6:	687b      	ldr	r3, [r7, #4]
 800edb8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800edba:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 800edbe:	d005      	beq.n	800edcc <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 800edc0:	687b      	ldr	r3, [r7, #4]
 800edc2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800edc4:	3301      	adds	r3, #1
 800edc6:	b29a      	uxth	r2, r3
 800edc8:	687b      	ldr	r3, [r7, #4]
 800edca:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 800edcc:	687b      	ldr	r3, [r7, #4]
 800edce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800edd2:	2b00      	cmp	r3, #0
 800edd4:	d00b      	beq.n	800edee <tcp_process_refused_data+0xb2>
 800edd6:	687b      	ldr	r3, [r7, #4]
 800edd8:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800eddc:	687b      	ldr	r3, [r7, #4]
 800edde:	6918      	ldr	r0, [r3, #16]
 800ede0:	2300      	movs	r3, #0
 800ede2:	2200      	movs	r2, #0
 800ede4:	6879      	ldr	r1, [r7, #4]
 800ede6:	47a0      	blx	r4
 800ede8:	4603      	mov	r3, r0
 800edea:	73fb      	strb	r3, [r7, #15]
 800edec:	e001      	b.n	800edf2 <tcp_process_refused_data+0xb6>
 800edee:	2300      	movs	r3, #0
 800edf0:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 800edf2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800edf6:	f113 0f0d 	cmn.w	r3, #13
 800edfa:	d110      	bne.n	800ee1e <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 800edfc:	f06f 030c 	mvn.w	r3, #12
 800ee00:	e00e      	b.n	800ee20 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 800ee02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ee06:	f113 0f0d 	cmn.w	r3, #13
 800ee0a:	d102      	bne.n	800ee12 <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 800ee0c:	f06f 030c 	mvn.w	r3, #12
 800ee10:	e006      	b.n	800ee20 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 800ee12:	687b      	ldr	r3, [r7, #4]
 800ee14:	68ba      	ldr	r2, [r7, #8]
 800ee16:	679a      	str	r2, [r3, #120]	; 0x78
      return ERR_INPROGRESS;
 800ee18:	f06f 0304 	mvn.w	r3, #4
 800ee1c:	e000      	b.n	800ee20 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 800ee1e:	2300      	movs	r3, #0
}
 800ee20:	4618      	mov	r0, r3
 800ee22:	3714      	adds	r7, #20
 800ee24:	46bd      	mov	sp, r7
 800ee26:	bd90      	pop	{r4, r7, pc}
 800ee28:	0801a4b4 	.word	0x0801a4b4
 800ee2c:	0801a9c4 	.word	0x0801a9c4
 800ee30:	0801a4f8 	.word	0x0801a4f8

0800ee34 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 800ee34:	b580      	push	{r7, lr}
 800ee36:	b084      	sub	sp, #16
 800ee38:	af00      	add	r7, sp, #0
 800ee3a:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 800ee3c:	e007      	b.n	800ee4e <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 800ee3e:	687b      	ldr	r3, [r7, #4]
 800ee40:	681b      	ldr	r3, [r3, #0]
 800ee42:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 800ee44:	6878      	ldr	r0, [r7, #4]
 800ee46:	f000 f80a 	bl	800ee5e <tcp_seg_free>
    seg = next;
 800ee4a:	68fb      	ldr	r3, [r7, #12]
 800ee4c:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 800ee4e:	687b      	ldr	r3, [r7, #4]
 800ee50:	2b00      	cmp	r3, #0
 800ee52:	d1f4      	bne.n	800ee3e <tcp_segs_free+0xa>
  }
}
 800ee54:	bf00      	nop
 800ee56:	bf00      	nop
 800ee58:	3710      	adds	r7, #16
 800ee5a:	46bd      	mov	sp, r7
 800ee5c:	bd80      	pop	{r7, pc}

0800ee5e <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 800ee5e:	b580      	push	{r7, lr}
 800ee60:	b082      	sub	sp, #8
 800ee62:	af00      	add	r7, sp, #0
 800ee64:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 800ee66:	687b      	ldr	r3, [r7, #4]
 800ee68:	2b00      	cmp	r3, #0
 800ee6a:	d00c      	beq.n	800ee86 <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 800ee6c:	687b      	ldr	r3, [r7, #4]
 800ee6e:	685b      	ldr	r3, [r3, #4]
 800ee70:	2b00      	cmp	r3, #0
 800ee72:	d004      	beq.n	800ee7e <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 800ee74:	687b      	ldr	r3, [r7, #4]
 800ee76:	685b      	ldr	r3, [r3, #4]
 800ee78:	4618      	mov	r0, r3
 800ee7a:	f7fe fd61 	bl	800d940 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 800ee7e:	6879      	ldr	r1, [r7, #4]
 800ee80:	2003      	movs	r0, #3
 800ee82:	f7fd fead 	bl	800cbe0 <memp_free>
  }
}
 800ee86:	bf00      	nop
 800ee88:	3708      	adds	r7, #8
 800ee8a:	46bd      	mov	sp, r7
 800ee8c:	bd80      	pop	{r7, pc}
	...

0800ee90 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 800ee90:	b580      	push	{r7, lr}
 800ee92:	b084      	sub	sp, #16
 800ee94:	af00      	add	r7, sp, #0
 800ee96:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 800ee98:	687b      	ldr	r3, [r7, #4]
 800ee9a:	2b00      	cmp	r3, #0
 800ee9c:	d106      	bne.n	800eeac <tcp_seg_copy+0x1c>
 800ee9e:	4b0f      	ldr	r3, [pc, #60]	; (800eedc <tcp_seg_copy+0x4c>)
 800eea0:	f240 6282 	movw	r2, #1666	; 0x682
 800eea4:	490e      	ldr	r1, [pc, #56]	; (800eee0 <tcp_seg_copy+0x50>)
 800eea6:	480f      	ldr	r0, [pc, #60]	; (800eee4 <tcp_seg_copy+0x54>)
 800eea8:	f009 fb84 	bl	80185b4 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 800eeac:	2003      	movs	r0, #3
 800eeae:	f7fd fe45 	bl	800cb3c <memp_malloc>
 800eeb2:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 800eeb4:	68fb      	ldr	r3, [r7, #12]
 800eeb6:	2b00      	cmp	r3, #0
 800eeb8:	d101      	bne.n	800eebe <tcp_seg_copy+0x2e>
    return NULL;
 800eeba:	2300      	movs	r3, #0
 800eebc:	e00a      	b.n	800eed4 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 800eebe:	2210      	movs	r2, #16
 800eec0:	6879      	ldr	r1, [r7, #4]
 800eec2:	68f8      	ldr	r0, [r7, #12]
 800eec4:	f009 fb05 	bl	80184d2 <memcpy>
  pbuf_ref(cseg->p);
 800eec8:	68fb      	ldr	r3, [r7, #12]
 800eeca:	685b      	ldr	r3, [r3, #4]
 800eecc:	4618      	mov	r0, r3
 800eece:	f7fe fddd 	bl	800da8c <pbuf_ref>
  return cseg;
 800eed2:	68fb      	ldr	r3, [r7, #12]
}
 800eed4:	4618      	mov	r0, r3
 800eed6:	3710      	adds	r7, #16
 800eed8:	46bd      	mov	sp, r7
 800eeda:	bd80      	pop	{r7, pc}
 800eedc:	0801a4b4 	.word	0x0801a4b4
 800eee0:	0801aa08 	.word	0x0801aa08
 800eee4:	0801a4f8 	.word	0x0801a4f8

0800eee8 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 800eee8:	b580      	push	{r7, lr}
 800eeea:	b084      	sub	sp, #16
 800eeec:	af00      	add	r7, sp, #0
 800eeee:	60f8      	str	r0, [r7, #12]
 800eef0:	60b9      	str	r1, [r7, #8]
 800eef2:	607a      	str	r2, [r7, #4]
 800eef4:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 800eef6:	68bb      	ldr	r3, [r7, #8]
 800eef8:	2b00      	cmp	r3, #0
 800eefa:	d109      	bne.n	800ef10 <tcp_recv_null+0x28>
 800eefc:	4b12      	ldr	r3, [pc, #72]	; (800ef48 <tcp_recv_null+0x60>)
 800eefe:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 800ef02:	4912      	ldr	r1, [pc, #72]	; (800ef4c <tcp_recv_null+0x64>)
 800ef04:	4812      	ldr	r0, [pc, #72]	; (800ef50 <tcp_recv_null+0x68>)
 800ef06:	f009 fb55 	bl	80185b4 <iprintf>
 800ef0a:	f06f 030f 	mvn.w	r3, #15
 800ef0e:	e016      	b.n	800ef3e <tcp_recv_null+0x56>

  if (p != NULL) {
 800ef10:	687b      	ldr	r3, [r7, #4]
 800ef12:	2b00      	cmp	r3, #0
 800ef14:	d009      	beq.n	800ef2a <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 800ef16:	687b      	ldr	r3, [r7, #4]
 800ef18:	891b      	ldrh	r3, [r3, #8]
 800ef1a:	4619      	mov	r1, r3
 800ef1c:	68b8      	ldr	r0, [r7, #8]
 800ef1e:	f7ff fb19 	bl	800e554 <tcp_recved>
    pbuf_free(p);
 800ef22:	6878      	ldr	r0, [r7, #4]
 800ef24:	f7fe fd0c 	bl	800d940 <pbuf_free>
 800ef28:	e008      	b.n	800ef3c <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 800ef2a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ef2e:	2b00      	cmp	r3, #0
 800ef30:	d104      	bne.n	800ef3c <tcp_recv_null+0x54>
    return tcp_close(pcb);
 800ef32:	68b8      	ldr	r0, [r7, #8]
 800ef34:	f7ff f9be 	bl	800e2b4 <tcp_close>
 800ef38:	4603      	mov	r3, r0
 800ef3a:	e000      	b.n	800ef3e <tcp_recv_null+0x56>
  }
  return ERR_OK;
 800ef3c:	2300      	movs	r3, #0
}
 800ef3e:	4618      	mov	r0, r3
 800ef40:	3710      	adds	r7, #16
 800ef42:	46bd      	mov	sp, r7
 800ef44:	bd80      	pop	{r7, pc}
 800ef46:	bf00      	nop
 800ef48:	0801a4b4 	.word	0x0801a4b4
 800ef4c:	0801aa24 	.word	0x0801aa24
 800ef50:	0801a4f8 	.word	0x0801a4f8

0800ef54 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 800ef54:	b580      	push	{r7, lr}
 800ef56:	b086      	sub	sp, #24
 800ef58:	af00      	add	r7, sp, #0
 800ef5a:	4603      	mov	r3, r0
 800ef5c:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 800ef5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ef62:	2b00      	cmp	r3, #0
 800ef64:	db01      	blt.n	800ef6a <tcp_kill_prio+0x16>
 800ef66:	79fb      	ldrb	r3, [r7, #7]
 800ef68:	e000      	b.n	800ef6c <tcp_kill_prio+0x18>
 800ef6a:	237f      	movs	r3, #127	; 0x7f
 800ef6c:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 800ef6e:	7afb      	ldrb	r3, [r7, #11]
 800ef70:	2b00      	cmp	r3, #0
 800ef72:	d034      	beq.n	800efde <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 800ef74:	7afb      	ldrb	r3, [r7, #11]
 800ef76:	3b01      	subs	r3, #1
 800ef78:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 800ef7a:	2300      	movs	r3, #0
 800ef7c:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800ef7e:	2300      	movs	r3, #0
 800ef80:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800ef82:	4b19      	ldr	r3, [pc, #100]	; (800efe8 <tcp_kill_prio+0x94>)
 800ef84:	681b      	ldr	r3, [r3, #0]
 800ef86:	617b      	str	r3, [r7, #20]
 800ef88:	e01f      	b.n	800efca <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 800ef8a:	697b      	ldr	r3, [r7, #20]
 800ef8c:	7d5b      	ldrb	r3, [r3, #21]
 800ef8e:	7afa      	ldrb	r2, [r7, #11]
 800ef90:	429a      	cmp	r2, r3
 800ef92:	d80c      	bhi.n	800efae <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800ef94:	697b      	ldr	r3, [r7, #20]
 800ef96:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 800ef98:	7afa      	ldrb	r2, [r7, #11]
 800ef9a:	429a      	cmp	r2, r3
 800ef9c:	d112      	bne.n	800efc4 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800ef9e:	4b13      	ldr	r3, [pc, #76]	; (800efec <tcp_kill_prio+0x98>)
 800efa0:	681a      	ldr	r2, [r3, #0]
 800efa2:	697b      	ldr	r3, [r7, #20]
 800efa4:	6a1b      	ldr	r3, [r3, #32]
 800efa6:	1ad3      	subs	r3, r2, r3
 800efa8:	68fa      	ldr	r2, [r7, #12]
 800efaa:	429a      	cmp	r2, r3
 800efac:	d80a      	bhi.n	800efc4 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 800efae:	4b0f      	ldr	r3, [pc, #60]	; (800efec <tcp_kill_prio+0x98>)
 800efb0:	681a      	ldr	r2, [r3, #0]
 800efb2:	697b      	ldr	r3, [r7, #20]
 800efb4:	6a1b      	ldr	r3, [r3, #32]
 800efb6:	1ad3      	subs	r3, r2, r3
 800efb8:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 800efba:	697b      	ldr	r3, [r7, #20]
 800efbc:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 800efbe:	697b      	ldr	r3, [r7, #20]
 800efc0:	7d5b      	ldrb	r3, [r3, #21]
 800efc2:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800efc4:	697b      	ldr	r3, [r7, #20]
 800efc6:	68db      	ldr	r3, [r3, #12]
 800efc8:	617b      	str	r3, [r7, #20]
 800efca:	697b      	ldr	r3, [r7, #20]
 800efcc:	2b00      	cmp	r3, #0
 800efce:	d1dc      	bne.n	800ef8a <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 800efd0:	693b      	ldr	r3, [r7, #16]
 800efd2:	2b00      	cmp	r3, #0
 800efd4:	d004      	beq.n	800efe0 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800efd6:	6938      	ldr	r0, [r7, #16]
 800efd8:	f7ff fa56 	bl	800e488 <tcp_abort>
 800efdc:	e000      	b.n	800efe0 <tcp_kill_prio+0x8c>
    return;
 800efde:	bf00      	nop
  }
}
 800efe0:	3718      	adds	r7, #24
 800efe2:	46bd      	mov	sp, r7
 800efe4:	bd80      	pop	{r7, pc}
 800efe6:	bf00      	nop
 800efe8:	2000be28 	.word	0x2000be28
 800efec:	2000be2c 	.word	0x2000be2c

0800eff0 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 800eff0:	b580      	push	{r7, lr}
 800eff2:	b086      	sub	sp, #24
 800eff4:	af00      	add	r7, sp, #0
 800eff6:	4603      	mov	r3, r0
 800eff8:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 800effa:	79fb      	ldrb	r3, [r7, #7]
 800effc:	2b08      	cmp	r3, #8
 800effe:	d009      	beq.n	800f014 <tcp_kill_state+0x24>
 800f000:	79fb      	ldrb	r3, [r7, #7]
 800f002:	2b09      	cmp	r3, #9
 800f004:	d006      	beq.n	800f014 <tcp_kill_state+0x24>
 800f006:	4b1a      	ldr	r3, [pc, #104]	; (800f070 <tcp_kill_state+0x80>)
 800f008:	f240 62dd 	movw	r2, #1757	; 0x6dd
 800f00c:	4919      	ldr	r1, [pc, #100]	; (800f074 <tcp_kill_state+0x84>)
 800f00e:	481a      	ldr	r0, [pc, #104]	; (800f078 <tcp_kill_state+0x88>)
 800f010:	f009 fad0 	bl	80185b4 <iprintf>

  inactivity = 0;
 800f014:	2300      	movs	r3, #0
 800f016:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800f018:	2300      	movs	r3, #0
 800f01a:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800f01c:	4b17      	ldr	r3, [pc, #92]	; (800f07c <tcp_kill_state+0x8c>)
 800f01e:	681b      	ldr	r3, [r3, #0]
 800f020:	617b      	str	r3, [r7, #20]
 800f022:	e017      	b.n	800f054 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 800f024:	697b      	ldr	r3, [r7, #20]
 800f026:	7d1b      	ldrb	r3, [r3, #20]
 800f028:	79fa      	ldrb	r2, [r7, #7]
 800f02a:	429a      	cmp	r2, r3
 800f02c:	d10f      	bne.n	800f04e <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800f02e:	4b14      	ldr	r3, [pc, #80]	; (800f080 <tcp_kill_state+0x90>)
 800f030:	681a      	ldr	r2, [r3, #0]
 800f032:	697b      	ldr	r3, [r7, #20]
 800f034:	6a1b      	ldr	r3, [r3, #32]
 800f036:	1ad3      	subs	r3, r2, r3
 800f038:	68fa      	ldr	r2, [r7, #12]
 800f03a:	429a      	cmp	r2, r3
 800f03c:	d807      	bhi.n	800f04e <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 800f03e:	4b10      	ldr	r3, [pc, #64]	; (800f080 <tcp_kill_state+0x90>)
 800f040:	681a      	ldr	r2, [r3, #0]
 800f042:	697b      	ldr	r3, [r7, #20]
 800f044:	6a1b      	ldr	r3, [r3, #32]
 800f046:	1ad3      	subs	r3, r2, r3
 800f048:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 800f04a:	697b      	ldr	r3, [r7, #20]
 800f04c:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800f04e:	697b      	ldr	r3, [r7, #20]
 800f050:	68db      	ldr	r3, [r3, #12]
 800f052:	617b      	str	r3, [r7, #20]
 800f054:	697b      	ldr	r3, [r7, #20]
 800f056:	2b00      	cmp	r3, #0
 800f058:	d1e4      	bne.n	800f024 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 800f05a:	693b      	ldr	r3, [r7, #16]
 800f05c:	2b00      	cmp	r3, #0
 800f05e:	d003      	beq.n	800f068 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 800f060:	2100      	movs	r1, #0
 800f062:	6938      	ldr	r0, [r7, #16]
 800f064:	f7ff f952 	bl	800e30c <tcp_abandon>
  }
}
 800f068:	bf00      	nop
 800f06a:	3718      	adds	r7, #24
 800f06c:	46bd      	mov	sp, r7
 800f06e:	bd80      	pop	{r7, pc}
 800f070:	0801a4b4 	.word	0x0801a4b4
 800f074:	0801aa40 	.word	0x0801aa40
 800f078:	0801a4f8 	.word	0x0801a4f8
 800f07c:	2000be28 	.word	0x2000be28
 800f080:	2000be2c 	.word	0x2000be2c

0800f084 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 800f084:	b580      	push	{r7, lr}
 800f086:	b084      	sub	sp, #16
 800f088:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 800f08a:	2300      	movs	r3, #0
 800f08c:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 800f08e:	2300      	movs	r3, #0
 800f090:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800f092:	4b12      	ldr	r3, [pc, #72]	; (800f0dc <tcp_kill_timewait+0x58>)
 800f094:	681b      	ldr	r3, [r3, #0]
 800f096:	60fb      	str	r3, [r7, #12]
 800f098:	e012      	b.n	800f0c0 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800f09a:	4b11      	ldr	r3, [pc, #68]	; (800f0e0 <tcp_kill_timewait+0x5c>)
 800f09c:	681a      	ldr	r2, [r3, #0]
 800f09e:	68fb      	ldr	r3, [r7, #12]
 800f0a0:	6a1b      	ldr	r3, [r3, #32]
 800f0a2:	1ad3      	subs	r3, r2, r3
 800f0a4:	687a      	ldr	r2, [r7, #4]
 800f0a6:	429a      	cmp	r2, r3
 800f0a8:	d807      	bhi.n	800f0ba <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 800f0aa:	4b0d      	ldr	r3, [pc, #52]	; (800f0e0 <tcp_kill_timewait+0x5c>)
 800f0ac:	681a      	ldr	r2, [r3, #0]
 800f0ae:	68fb      	ldr	r3, [r7, #12]
 800f0b0:	6a1b      	ldr	r3, [r3, #32]
 800f0b2:	1ad3      	subs	r3, r2, r3
 800f0b4:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 800f0b6:	68fb      	ldr	r3, [r7, #12]
 800f0b8:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800f0ba:	68fb      	ldr	r3, [r7, #12]
 800f0bc:	68db      	ldr	r3, [r3, #12]
 800f0be:	60fb      	str	r3, [r7, #12]
 800f0c0:	68fb      	ldr	r3, [r7, #12]
 800f0c2:	2b00      	cmp	r3, #0
 800f0c4:	d1e9      	bne.n	800f09a <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 800f0c6:	68bb      	ldr	r3, [r7, #8]
 800f0c8:	2b00      	cmp	r3, #0
 800f0ca:	d002      	beq.n	800f0d2 <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800f0cc:	68b8      	ldr	r0, [r7, #8]
 800f0ce:	f7ff f9db 	bl	800e488 <tcp_abort>
  }
}
 800f0d2:	bf00      	nop
 800f0d4:	3710      	adds	r7, #16
 800f0d6:	46bd      	mov	sp, r7
 800f0d8:	bd80      	pop	{r7, pc}
 800f0da:	bf00      	nop
 800f0dc:	2000be38 	.word	0x2000be38
 800f0e0:	2000be2c 	.word	0x2000be2c

0800f0e4 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 800f0e4:	b580      	push	{r7, lr}
 800f0e6:	b082      	sub	sp, #8
 800f0e8:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 800f0ea:	4b10      	ldr	r3, [pc, #64]	; (800f12c <tcp_handle_closepend+0x48>)
 800f0ec:	681b      	ldr	r3, [r3, #0]
 800f0ee:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800f0f0:	e014      	b.n	800f11c <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 800f0f2:	687b      	ldr	r3, [r7, #4]
 800f0f4:	68db      	ldr	r3, [r3, #12]
 800f0f6:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 800f0f8:	687b      	ldr	r3, [r7, #4]
 800f0fa:	8b5b      	ldrh	r3, [r3, #26]
 800f0fc:	f003 0308 	and.w	r3, r3, #8
 800f100:	2b00      	cmp	r3, #0
 800f102:	d009      	beq.n	800f118 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 800f104:	687b      	ldr	r3, [r7, #4]
 800f106:	8b5b      	ldrh	r3, [r3, #26]
 800f108:	f023 0308 	bic.w	r3, r3, #8
 800f10c:	b29a      	uxth	r2, r3
 800f10e:	687b      	ldr	r3, [r7, #4]
 800f110:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 800f112:	6878      	ldr	r0, [r7, #4]
 800f114:	f7ff f864 	bl	800e1e0 <tcp_close_shutdown_fin>
    }
    pcb = next;
 800f118:	683b      	ldr	r3, [r7, #0]
 800f11a:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800f11c:	687b      	ldr	r3, [r7, #4]
 800f11e:	2b00      	cmp	r3, #0
 800f120:	d1e7      	bne.n	800f0f2 <tcp_handle_closepend+0xe>
  }
}
 800f122:	bf00      	nop
 800f124:	bf00      	nop
 800f126:	3708      	adds	r7, #8
 800f128:	46bd      	mov	sp, r7
 800f12a:	bd80      	pop	{r7, pc}
 800f12c:	2000be28 	.word	0x2000be28

0800f130 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 800f130:	b580      	push	{r7, lr}
 800f132:	b084      	sub	sp, #16
 800f134:	af00      	add	r7, sp, #0
 800f136:	4603      	mov	r3, r0
 800f138:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800f13a:	2001      	movs	r0, #1
 800f13c:	f7fd fcfe 	bl	800cb3c <memp_malloc>
 800f140:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 800f142:	68fb      	ldr	r3, [r7, #12]
 800f144:	2b00      	cmp	r3, #0
 800f146:	d126      	bne.n	800f196 <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 800f148:	f7ff ffcc 	bl	800f0e4 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 800f14c:	f7ff ff9a 	bl	800f084 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800f150:	2001      	movs	r0, #1
 800f152:	f7fd fcf3 	bl	800cb3c <memp_malloc>
 800f156:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 800f158:	68fb      	ldr	r3, [r7, #12]
 800f15a:	2b00      	cmp	r3, #0
 800f15c:	d11b      	bne.n	800f196 <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 800f15e:	2009      	movs	r0, #9
 800f160:	f7ff ff46 	bl	800eff0 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800f164:	2001      	movs	r0, #1
 800f166:	f7fd fce9 	bl	800cb3c <memp_malloc>
 800f16a:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 800f16c:	68fb      	ldr	r3, [r7, #12]
 800f16e:	2b00      	cmp	r3, #0
 800f170:	d111      	bne.n	800f196 <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 800f172:	2008      	movs	r0, #8
 800f174:	f7ff ff3c 	bl	800eff0 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800f178:	2001      	movs	r0, #1
 800f17a:	f7fd fcdf 	bl	800cb3c <memp_malloc>
 800f17e:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 800f180:	68fb      	ldr	r3, [r7, #12]
 800f182:	2b00      	cmp	r3, #0
 800f184:	d107      	bne.n	800f196 <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 800f186:	79fb      	ldrb	r3, [r7, #7]
 800f188:	4618      	mov	r0, r3
 800f18a:	f7ff fee3 	bl	800ef54 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800f18e:	2001      	movs	r0, #1
 800f190:	f7fd fcd4 	bl	800cb3c <memp_malloc>
 800f194:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 800f196:	68fb      	ldr	r3, [r7, #12]
 800f198:	2b00      	cmp	r3, #0
 800f19a:	d03f      	beq.n	800f21c <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 800f19c:	229c      	movs	r2, #156	; 0x9c
 800f19e:	2100      	movs	r1, #0
 800f1a0:	68f8      	ldr	r0, [r7, #12]
 800f1a2:	f009 f9a4 	bl	80184ee <memset>
    pcb->prio = prio;
 800f1a6:	68fb      	ldr	r3, [r7, #12]
 800f1a8:	79fa      	ldrb	r2, [r7, #7]
 800f1aa:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 800f1ac:	68fb      	ldr	r3, [r7, #12]
 800f1ae:	f44f 6286 	mov.w	r2, #1072	; 0x430
 800f1b2:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 800f1b6:	68fb      	ldr	r3, [r7, #12]
 800f1b8:	f44f 6206 	mov.w	r2, #2144	; 0x860
 800f1bc:	855a      	strh	r2, [r3, #42]	; 0x2a
 800f1be:	68fb      	ldr	r3, [r7, #12]
 800f1c0:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800f1c2:	68fb      	ldr	r3, [r7, #12]
 800f1c4:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 800f1c6:	68fb      	ldr	r3, [r7, #12]
 800f1c8:	22ff      	movs	r2, #255	; 0xff
 800f1ca:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 800f1cc:	68fb      	ldr	r3, [r7, #12]
 800f1ce:	f44f 7206 	mov.w	r2, #536	; 0x218
 800f1d2:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 800f1d4:	68fb      	ldr	r3, [r7, #12]
 800f1d6:	2206      	movs	r2, #6
 800f1d8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 800f1dc:	68fb      	ldr	r3, [r7, #12]
 800f1de:	2206      	movs	r2, #6
 800f1e0:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 800f1e2:	68fb      	ldr	r3, [r7, #12]
 800f1e4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800f1e8:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 800f1ea:	68fb      	ldr	r3, [r7, #12]
 800f1ec:	2201      	movs	r2, #1
 800f1ee:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 800f1f2:	4b0d      	ldr	r3, [pc, #52]	; (800f228 <tcp_alloc+0xf8>)
 800f1f4:	681a      	ldr	r2, [r3, #0]
 800f1f6:	68fb      	ldr	r3, [r7, #12]
 800f1f8:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 800f1fa:	4b0c      	ldr	r3, [pc, #48]	; (800f22c <tcp_alloc+0xfc>)
 800f1fc:	781a      	ldrb	r2, [r3, #0]
 800f1fe:	68fb      	ldr	r3, [r7, #12]
 800f200:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 800f202:	68fb      	ldr	r3, [r7, #12]
 800f204:	f44f 6286 	mov.w	r2, #1072	; 0x430
 800f208:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 800f20c:	68fb      	ldr	r3, [r7, #12]
 800f20e:	4a08      	ldr	r2, [pc, #32]	; (800f230 <tcp_alloc+0x100>)
 800f210:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 800f214:	68fb      	ldr	r3, [r7, #12]
 800f216:	4a07      	ldr	r2, [pc, #28]	; (800f234 <tcp_alloc+0x104>)
 800f218:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 800f21c:	68fb      	ldr	r3, [r7, #12]
}
 800f21e:	4618      	mov	r0, r3
 800f220:	3710      	adds	r7, #16
 800f222:	46bd      	mov	sp, r7
 800f224:	bd80      	pop	{r7, pc}
 800f226:	bf00      	nop
 800f228:	2000be2c 	.word	0x2000be2c
 800f22c:	20004b12 	.word	0x20004b12
 800f230:	0800eee9 	.word	0x0800eee9
 800f234:	006ddd00 	.word	0x006ddd00

0800f238 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 800f238:	b580      	push	{r7, lr}
 800f23a:	b082      	sub	sp, #8
 800f23c:	af00      	add	r7, sp, #0
 800f23e:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 800f240:	687b      	ldr	r3, [r7, #4]
 800f242:	2b00      	cmp	r3, #0
 800f244:	d107      	bne.n	800f256 <tcp_pcb_purge+0x1e>
 800f246:	4b21      	ldr	r3, [pc, #132]	; (800f2cc <tcp_pcb_purge+0x94>)
 800f248:	f640 0251 	movw	r2, #2129	; 0x851
 800f24c:	4920      	ldr	r1, [pc, #128]	; (800f2d0 <tcp_pcb_purge+0x98>)
 800f24e:	4821      	ldr	r0, [pc, #132]	; (800f2d4 <tcp_pcb_purge+0x9c>)
 800f250:	f009 f9b0 	bl	80185b4 <iprintf>
 800f254:	e037      	b.n	800f2c6 <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 800f256:	687b      	ldr	r3, [r7, #4]
 800f258:	7d1b      	ldrb	r3, [r3, #20]
 800f25a:	2b00      	cmp	r3, #0
 800f25c:	d033      	beq.n	800f2c6 <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 800f25e:	687b      	ldr	r3, [r7, #4]
 800f260:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 800f262:	2b0a      	cmp	r3, #10
 800f264:	d02f      	beq.n	800f2c6 <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 800f266:	687b      	ldr	r3, [r7, #4]
 800f268:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 800f26a:	2b01      	cmp	r3, #1
 800f26c:	d02b      	beq.n	800f2c6 <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 800f26e:	687b      	ldr	r3, [r7, #4]
 800f270:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f272:	2b00      	cmp	r3, #0
 800f274:	d007      	beq.n	800f286 <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 800f276:	687b      	ldr	r3, [r7, #4]
 800f278:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f27a:	4618      	mov	r0, r3
 800f27c:	f7fe fb60 	bl	800d940 <pbuf_free>
      pcb->refused_data = NULL;
 800f280:	687b      	ldr	r3, [r7, #4]
 800f282:	2200      	movs	r2, #0
 800f284:	679a      	str	r2, [r3, #120]	; 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800f286:	687b      	ldr	r3, [r7, #4]
 800f288:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800f28a:	2b00      	cmp	r3, #0
 800f28c:	d002      	beq.n	800f294 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 800f28e:	6878      	ldr	r0, [r7, #4]
 800f290:	f000 f986 	bl	800f5a0 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 800f294:	687b      	ldr	r3, [r7, #4]
 800f296:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800f29a:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 800f29c:	687b      	ldr	r3, [r7, #4]
 800f29e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f2a0:	4618      	mov	r0, r3
 800f2a2:	f7ff fdc7 	bl	800ee34 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 800f2a6:	687b      	ldr	r3, [r7, #4]
 800f2a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f2aa:	4618      	mov	r0, r3
 800f2ac:	f7ff fdc2 	bl	800ee34 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 800f2b0:	687b      	ldr	r3, [r7, #4]
 800f2b2:	2200      	movs	r2, #0
 800f2b4:	66da      	str	r2, [r3, #108]	; 0x6c
 800f2b6:	687b      	ldr	r3, [r7, #4]
 800f2b8:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800f2ba:	687b      	ldr	r3, [r7, #4]
 800f2bc:	671a      	str	r2, [r3, #112]	; 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	2200      	movs	r2, #0
 800f2c2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */
  }
}
 800f2c6:	3708      	adds	r7, #8
 800f2c8:	46bd      	mov	sp, r7
 800f2ca:	bd80      	pop	{r7, pc}
 800f2cc:	0801a4b4 	.word	0x0801a4b4
 800f2d0:	0801ab00 	.word	0x0801ab00
 800f2d4:	0801a4f8 	.word	0x0801a4f8

0800f2d8 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 800f2d8:	b580      	push	{r7, lr}
 800f2da:	b084      	sub	sp, #16
 800f2dc:	af00      	add	r7, sp, #0
 800f2de:	6078      	str	r0, [r7, #4]
 800f2e0:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 800f2e2:	683b      	ldr	r3, [r7, #0]
 800f2e4:	2b00      	cmp	r3, #0
 800f2e6:	d106      	bne.n	800f2f6 <tcp_pcb_remove+0x1e>
 800f2e8:	4b3e      	ldr	r3, [pc, #248]	; (800f3e4 <tcp_pcb_remove+0x10c>)
 800f2ea:	f640 0283 	movw	r2, #2179	; 0x883
 800f2ee:	493e      	ldr	r1, [pc, #248]	; (800f3e8 <tcp_pcb_remove+0x110>)
 800f2f0:	483e      	ldr	r0, [pc, #248]	; (800f3ec <tcp_pcb_remove+0x114>)
 800f2f2:	f009 f95f 	bl	80185b4 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 800f2f6:	687b      	ldr	r3, [r7, #4]
 800f2f8:	2b00      	cmp	r3, #0
 800f2fa:	d106      	bne.n	800f30a <tcp_pcb_remove+0x32>
 800f2fc:	4b39      	ldr	r3, [pc, #228]	; (800f3e4 <tcp_pcb_remove+0x10c>)
 800f2fe:	f640 0284 	movw	r2, #2180	; 0x884
 800f302:	493b      	ldr	r1, [pc, #236]	; (800f3f0 <tcp_pcb_remove+0x118>)
 800f304:	4839      	ldr	r0, [pc, #228]	; (800f3ec <tcp_pcb_remove+0x114>)
 800f306:	f009 f955 	bl	80185b4 <iprintf>

  TCP_RMV(pcblist, pcb);
 800f30a:	687b      	ldr	r3, [r7, #4]
 800f30c:	681b      	ldr	r3, [r3, #0]
 800f30e:	683a      	ldr	r2, [r7, #0]
 800f310:	429a      	cmp	r2, r3
 800f312:	d105      	bne.n	800f320 <tcp_pcb_remove+0x48>
 800f314:	687b      	ldr	r3, [r7, #4]
 800f316:	681b      	ldr	r3, [r3, #0]
 800f318:	68da      	ldr	r2, [r3, #12]
 800f31a:	687b      	ldr	r3, [r7, #4]
 800f31c:	601a      	str	r2, [r3, #0]
 800f31e:	e013      	b.n	800f348 <tcp_pcb_remove+0x70>
 800f320:	687b      	ldr	r3, [r7, #4]
 800f322:	681b      	ldr	r3, [r3, #0]
 800f324:	60fb      	str	r3, [r7, #12]
 800f326:	e00c      	b.n	800f342 <tcp_pcb_remove+0x6a>
 800f328:	68fb      	ldr	r3, [r7, #12]
 800f32a:	68db      	ldr	r3, [r3, #12]
 800f32c:	683a      	ldr	r2, [r7, #0]
 800f32e:	429a      	cmp	r2, r3
 800f330:	d104      	bne.n	800f33c <tcp_pcb_remove+0x64>
 800f332:	683b      	ldr	r3, [r7, #0]
 800f334:	68da      	ldr	r2, [r3, #12]
 800f336:	68fb      	ldr	r3, [r7, #12]
 800f338:	60da      	str	r2, [r3, #12]
 800f33a:	e005      	b.n	800f348 <tcp_pcb_remove+0x70>
 800f33c:	68fb      	ldr	r3, [r7, #12]
 800f33e:	68db      	ldr	r3, [r3, #12]
 800f340:	60fb      	str	r3, [r7, #12]
 800f342:	68fb      	ldr	r3, [r7, #12]
 800f344:	2b00      	cmp	r3, #0
 800f346:	d1ef      	bne.n	800f328 <tcp_pcb_remove+0x50>
 800f348:	683b      	ldr	r3, [r7, #0]
 800f34a:	2200      	movs	r2, #0
 800f34c:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 800f34e:	6838      	ldr	r0, [r7, #0]
 800f350:	f7ff ff72 	bl	800f238 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 800f354:	683b      	ldr	r3, [r7, #0]
 800f356:	7d1b      	ldrb	r3, [r3, #20]
 800f358:	2b0a      	cmp	r3, #10
 800f35a:	d013      	beq.n	800f384 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 800f35c:	683b      	ldr	r3, [r7, #0]
 800f35e:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 800f360:	2b01      	cmp	r3, #1
 800f362:	d00f      	beq.n	800f384 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 800f364:	683b      	ldr	r3, [r7, #0]
 800f366:	8b5b      	ldrh	r3, [r3, #26]
 800f368:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 800f36c:	2b00      	cmp	r3, #0
 800f36e:	d009      	beq.n	800f384 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 800f370:	683b      	ldr	r3, [r7, #0]
 800f372:	8b5b      	ldrh	r3, [r3, #26]
 800f374:	f043 0302 	orr.w	r3, r3, #2
 800f378:	b29a      	uxth	r2, r3
 800f37a:	683b      	ldr	r3, [r7, #0]
 800f37c:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800f37e:	6838      	ldr	r0, [r7, #0]
 800f380:	f002 ff6a 	bl	8012258 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 800f384:	683b      	ldr	r3, [r7, #0]
 800f386:	7d1b      	ldrb	r3, [r3, #20]
 800f388:	2b01      	cmp	r3, #1
 800f38a:	d020      	beq.n	800f3ce <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 800f38c:	683b      	ldr	r3, [r7, #0]
 800f38e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f390:	2b00      	cmp	r3, #0
 800f392:	d006      	beq.n	800f3a2 <tcp_pcb_remove+0xca>
 800f394:	4b13      	ldr	r3, [pc, #76]	; (800f3e4 <tcp_pcb_remove+0x10c>)
 800f396:	f640 0293 	movw	r2, #2195	; 0x893
 800f39a:	4916      	ldr	r1, [pc, #88]	; (800f3f4 <tcp_pcb_remove+0x11c>)
 800f39c:	4813      	ldr	r0, [pc, #76]	; (800f3ec <tcp_pcb_remove+0x114>)
 800f39e:	f009 f909 	bl	80185b4 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 800f3a2:	683b      	ldr	r3, [r7, #0]
 800f3a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f3a6:	2b00      	cmp	r3, #0
 800f3a8:	d006      	beq.n	800f3b8 <tcp_pcb_remove+0xe0>
 800f3aa:	4b0e      	ldr	r3, [pc, #56]	; (800f3e4 <tcp_pcb_remove+0x10c>)
 800f3ac:	f640 0294 	movw	r2, #2196	; 0x894
 800f3b0:	4911      	ldr	r1, [pc, #68]	; (800f3f8 <tcp_pcb_remove+0x120>)
 800f3b2:	480e      	ldr	r0, [pc, #56]	; (800f3ec <tcp_pcb_remove+0x114>)
 800f3b4:	f009 f8fe 	bl	80185b4 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 800f3b8:	683b      	ldr	r3, [r7, #0]
 800f3ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800f3bc:	2b00      	cmp	r3, #0
 800f3be:	d006      	beq.n	800f3ce <tcp_pcb_remove+0xf6>
 800f3c0:	4b08      	ldr	r3, [pc, #32]	; (800f3e4 <tcp_pcb_remove+0x10c>)
 800f3c2:	f640 0296 	movw	r2, #2198	; 0x896
 800f3c6:	490d      	ldr	r1, [pc, #52]	; (800f3fc <tcp_pcb_remove+0x124>)
 800f3c8:	4808      	ldr	r0, [pc, #32]	; (800f3ec <tcp_pcb_remove+0x114>)
 800f3ca:	f009 f8f3 	bl	80185b4 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 800f3ce:	683b      	ldr	r3, [r7, #0]
 800f3d0:	2200      	movs	r2, #0
 800f3d2:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 800f3d4:	683b      	ldr	r3, [r7, #0]
 800f3d6:	2200      	movs	r2, #0
 800f3d8:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 800f3da:	bf00      	nop
 800f3dc:	3710      	adds	r7, #16
 800f3de:	46bd      	mov	sp, r7
 800f3e0:	bd80      	pop	{r7, pc}
 800f3e2:	bf00      	nop
 800f3e4:	0801a4b4 	.word	0x0801a4b4
 800f3e8:	0801ab1c 	.word	0x0801ab1c
 800f3ec:	0801a4f8 	.word	0x0801a4f8
 800f3f0:	0801ab38 	.word	0x0801ab38
 800f3f4:	0801ab58 	.word	0x0801ab58
 800f3f8:	0801ab70 	.word	0x0801ab70
 800f3fc:	0801ab8c 	.word	0x0801ab8c

0800f400 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 800f400:	b580      	push	{r7, lr}
 800f402:	b082      	sub	sp, #8
 800f404:	af00      	add	r7, sp, #0
 800f406:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 800f408:	687b      	ldr	r3, [r7, #4]
 800f40a:	2b00      	cmp	r3, #0
 800f40c:	d106      	bne.n	800f41c <tcp_next_iss+0x1c>
 800f40e:	4b0a      	ldr	r3, [pc, #40]	; (800f438 <tcp_next_iss+0x38>)
 800f410:	f640 02af 	movw	r2, #2223	; 0x8af
 800f414:	4909      	ldr	r1, [pc, #36]	; (800f43c <tcp_next_iss+0x3c>)
 800f416:	480a      	ldr	r0, [pc, #40]	; (800f440 <tcp_next_iss+0x40>)
 800f418:	f009 f8cc 	bl	80185b4 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 800f41c:	4b09      	ldr	r3, [pc, #36]	; (800f444 <tcp_next_iss+0x44>)
 800f41e:	681a      	ldr	r2, [r3, #0]
 800f420:	4b09      	ldr	r3, [pc, #36]	; (800f448 <tcp_next_iss+0x48>)
 800f422:	681b      	ldr	r3, [r3, #0]
 800f424:	4413      	add	r3, r2
 800f426:	4a07      	ldr	r2, [pc, #28]	; (800f444 <tcp_next_iss+0x44>)
 800f428:	6013      	str	r3, [r2, #0]
  return iss;
 800f42a:	4b06      	ldr	r3, [pc, #24]	; (800f444 <tcp_next_iss+0x44>)
 800f42c:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 800f42e:	4618      	mov	r0, r3
 800f430:	3708      	adds	r7, #8
 800f432:	46bd      	mov	sp, r7
 800f434:	bd80      	pop	{r7, pc}
 800f436:	bf00      	nop
 800f438:	0801a4b4 	.word	0x0801a4b4
 800f43c:	0801aba4 	.word	0x0801aba4
 800f440:	0801a4f8 	.word	0x0801a4f8
 800f444:	20000050 	.word	0x20000050
 800f448:	2000be2c 	.word	0x2000be2c

0800f44c <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 800f44c:	b580      	push	{r7, lr}
 800f44e:	b086      	sub	sp, #24
 800f450:	af00      	add	r7, sp, #0
 800f452:	4603      	mov	r3, r0
 800f454:	60b9      	str	r1, [r7, #8]
 800f456:	607a      	str	r2, [r7, #4]
 800f458:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 800f45a:	687b      	ldr	r3, [r7, #4]
 800f45c:	2b00      	cmp	r3, #0
 800f45e:	d106      	bne.n	800f46e <tcp_eff_send_mss_netif+0x22>
 800f460:	4b14      	ldr	r3, [pc, #80]	; (800f4b4 <tcp_eff_send_mss_netif+0x68>)
 800f462:	f640 02c5 	movw	r2, #2245	; 0x8c5
 800f466:	4914      	ldr	r1, [pc, #80]	; (800f4b8 <tcp_eff_send_mss_netif+0x6c>)
 800f468:	4814      	ldr	r0, [pc, #80]	; (800f4bc <tcp_eff_send_mss_netif+0x70>)
 800f46a:	f009 f8a3 	bl	80185b4 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 800f46e:	68bb      	ldr	r3, [r7, #8]
 800f470:	2b00      	cmp	r3, #0
 800f472:	d101      	bne.n	800f478 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 800f474:	89fb      	ldrh	r3, [r7, #14]
 800f476:	e019      	b.n	800f4ac <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 800f478:	68bb      	ldr	r3, [r7, #8]
 800f47a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800f47c:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 800f47e:	8afb      	ldrh	r3, [r7, #22]
 800f480:	2b00      	cmp	r3, #0
 800f482:	d012      	beq.n	800f4aa <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 800f484:	2328      	movs	r3, #40	; 0x28
 800f486:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 800f488:	8afa      	ldrh	r2, [r7, #22]
 800f48a:	8abb      	ldrh	r3, [r7, #20]
 800f48c:	429a      	cmp	r2, r3
 800f48e:	d904      	bls.n	800f49a <tcp_eff_send_mss_netif+0x4e>
 800f490:	8afa      	ldrh	r2, [r7, #22]
 800f492:	8abb      	ldrh	r3, [r7, #20]
 800f494:	1ad3      	subs	r3, r2, r3
 800f496:	b29b      	uxth	r3, r3
 800f498:	e000      	b.n	800f49c <tcp_eff_send_mss_netif+0x50>
 800f49a:	2300      	movs	r3, #0
 800f49c:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 800f49e:	8a7a      	ldrh	r2, [r7, #18]
 800f4a0:	89fb      	ldrh	r3, [r7, #14]
 800f4a2:	4293      	cmp	r3, r2
 800f4a4:	bf28      	it	cs
 800f4a6:	4613      	movcs	r3, r2
 800f4a8:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 800f4aa:	89fb      	ldrh	r3, [r7, #14]
}
 800f4ac:	4618      	mov	r0, r3
 800f4ae:	3718      	adds	r7, #24
 800f4b0:	46bd      	mov	sp, r7
 800f4b2:	bd80      	pop	{r7, pc}
 800f4b4:	0801a4b4 	.word	0x0801a4b4
 800f4b8:	0801abc0 	.word	0x0801abc0
 800f4bc:	0801a4f8 	.word	0x0801a4f8

0800f4c0 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 800f4c0:	b580      	push	{r7, lr}
 800f4c2:	b084      	sub	sp, #16
 800f4c4:	af00      	add	r7, sp, #0
 800f4c6:	6078      	str	r0, [r7, #4]
 800f4c8:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 800f4ca:	683b      	ldr	r3, [r7, #0]
 800f4cc:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 800f4ce:	687b      	ldr	r3, [r7, #4]
 800f4d0:	2b00      	cmp	r3, #0
 800f4d2:	d119      	bne.n	800f508 <tcp_netif_ip_addr_changed_pcblist+0x48>
 800f4d4:	4b10      	ldr	r3, [pc, #64]	; (800f518 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 800f4d6:	f44f 6210 	mov.w	r2, #2304	; 0x900
 800f4da:	4910      	ldr	r1, [pc, #64]	; (800f51c <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 800f4dc:	4810      	ldr	r0, [pc, #64]	; (800f520 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 800f4de:	f009 f869 	bl	80185b4 <iprintf>

  while (pcb != NULL) {
 800f4e2:	e011      	b.n	800f508 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 800f4e4:	68fb      	ldr	r3, [r7, #12]
 800f4e6:	681a      	ldr	r2, [r3, #0]
 800f4e8:	687b      	ldr	r3, [r7, #4]
 800f4ea:	681b      	ldr	r3, [r3, #0]
 800f4ec:	429a      	cmp	r2, r3
 800f4ee:	d108      	bne.n	800f502 <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 800f4f0:	68fb      	ldr	r3, [r7, #12]
 800f4f2:	68db      	ldr	r3, [r3, #12]
 800f4f4:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 800f4f6:	68f8      	ldr	r0, [r7, #12]
 800f4f8:	f7fe ffc6 	bl	800e488 <tcp_abort>
      pcb = next;
 800f4fc:	68bb      	ldr	r3, [r7, #8]
 800f4fe:	60fb      	str	r3, [r7, #12]
 800f500:	e002      	b.n	800f508 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 800f502:	68fb      	ldr	r3, [r7, #12]
 800f504:	68db      	ldr	r3, [r3, #12]
 800f506:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 800f508:	68fb      	ldr	r3, [r7, #12]
 800f50a:	2b00      	cmp	r3, #0
 800f50c:	d1ea      	bne.n	800f4e4 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 800f50e:	bf00      	nop
 800f510:	bf00      	nop
 800f512:	3710      	adds	r7, #16
 800f514:	46bd      	mov	sp, r7
 800f516:	bd80      	pop	{r7, pc}
 800f518:	0801a4b4 	.word	0x0801a4b4
 800f51c:	0801abe8 	.word	0x0801abe8
 800f520:	0801a4f8 	.word	0x0801a4f8

0800f524 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800f524:	b580      	push	{r7, lr}
 800f526:	b084      	sub	sp, #16
 800f528:	af00      	add	r7, sp, #0
 800f52a:	6078      	str	r0, [r7, #4]
 800f52c:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 800f52e:	687b      	ldr	r3, [r7, #4]
 800f530:	2b00      	cmp	r3, #0
 800f532:	d02a      	beq.n	800f58a <tcp_netif_ip_addr_changed+0x66>
 800f534:	687b      	ldr	r3, [r7, #4]
 800f536:	681b      	ldr	r3, [r3, #0]
 800f538:	2b00      	cmp	r3, #0
 800f53a:	d026      	beq.n	800f58a <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 800f53c:	4b15      	ldr	r3, [pc, #84]	; (800f594 <tcp_netif_ip_addr_changed+0x70>)
 800f53e:	681b      	ldr	r3, [r3, #0]
 800f540:	4619      	mov	r1, r3
 800f542:	6878      	ldr	r0, [r7, #4]
 800f544:	f7ff ffbc 	bl	800f4c0 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 800f548:	4b13      	ldr	r3, [pc, #76]	; (800f598 <tcp_netif_ip_addr_changed+0x74>)
 800f54a:	681b      	ldr	r3, [r3, #0]
 800f54c:	4619      	mov	r1, r3
 800f54e:	6878      	ldr	r0, [r7, #4]
 800f550:	f7ff ffb6 	bl	800f4c0 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 800f554:	683b      	ldr	r3, [r7, #0]
 800f556:	2b00      	cmp	r3, #0
 800f558:	d017      	beq.n	800f58a <tcp_netif_ip_addr_changed+0x66>
 800f55a:	683b      	ldr	r3, [r7, #0]
 800f55c:	681b      	ldr	r3, [r3, #0]
 800f55e:	2b00      	cmp	r3, #0
 800f560:	d013      	beq.n	800f58a <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800f562:	4b0e      	ldr	r3, [pc, #56]	; (800f59c <tcp_netif_ip_addr_changed+0x78>)
 800f564:	681b      	ldr	r3, [r3, #0]
 800f566:	60fb      	str	r3, [r7, #12]
 800f568:	e00c      	b.n	800f584 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 800f56a:	68fb      	ldr	r3, [r7, #12]
 800f56c:	681a      	ldr	r2, [r3, #0]
 800f56e:	687b      	ldr	r3, [r7, #4]
 800f570:	681b      	ldr	r3, [r3, #0]
 800f572:	429a      	cmp	r2, r3
 800f574:	d103      	bne.n	800f57e <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 800f576:	683b      	ldr	r3, [r7, #0]
 800f578:	681a      	ldr	r2, [r3, #0]
 800f57a:	68fb      	ldr	r3, [r7, #12]
 800f57c:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800f57e:	68fb      	ldr	r3, [r7, #12]
 800f580:	68db      	ldr	r3, [r3, #12]
 800f582:	60fb      	str	r3, [r7, #12]
 800f584:	68fb      	ldr	r3, [r7, #12]
 800f586:	2b00      	cmp	r3, #0
 800f588:	d1ef      	bne.n	800f56a <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 800f58a:	bf00      	nop
 800f58c:	3710      	adds	r7, #16
 800f58e:	46bd      	mov	sp, r7
 800f590:	bd80      	pop	{r7, pc}
 800f592:	bf00      	nop
 800f594:	2000be28 	.word	0x2000be28
 800f598:	2000be34 	.word	0x2000be34
 800f59c:	2000be30 	.word	0x2000be30

0800f5a0 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 800f5a0:	b580      	push	{r7, lr}
 800f5a2:	b082      	sub	sp, #8
 800f5a4:	af00      	add	r7, sp, #0
 800f5a6:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 800f5a8:	687b      	ldr	r3, [r7, #4]
 800f5aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800f5ac:	2b00      	cmp	r3, #0
 800f5ae:	d007      	beq.n	800f5c0 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 800f5b0:	687b      	ldr	r3, [r7, #4]
 800f5b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800f5b4:	4618      	mov	r0, r3
 800f5b6:	f7ff fc3d 	bl	800ee34 <tcp_segs_free>
    pcb->ooseq = NULL;
 800f5ba:	687b      	ldr	r3, [r7, #4]
 800f5bc:	2200      	movs	r2, #0
 800f5be:	675a      	str	r2, [r3, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 800f5c0:	bf00      	nop
 800f5c2:	3708      	adds	r7, #8
 800f5c4:	46bd      	mov	sp, r7
 800f5c6:	bd80      	pop	{r7, pc}

0800f5c8 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 800f5c8:	b590      	push	{r4, r7, lr}
 800f5ca:	b08d      	sub	sp, #52	; 0x34
 800f5cc:	af04      	add	r7, sp, #16
 800f5ce:	6078      	str	r0, [r7, #4]
 800f5d0:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 800f5d2:	687b      	ldr	r3, [r7, #4]
 800f5d4:	2b00      	cmp	r3, #0
 800f5d6:	d105      	bne.n	800f5e4 <tcp_input+0x1c>
 800f5d8:	4b9b      	ldr	r3, [pc, #620]	; (800f848 <tcp_input+0x280>)
 800f5da:	2283      	movs	r2, #131	; 0x83
 800f5dc:	499b      	ldr	r1, [pc, #620]	; (800f84c <tcp_input+0x284>)
 800f5de:	489c      	ldr	r0, [pc, #624]	; (800f850 <tcp_input+0x288>)
 800f5e0:	f008 ffe8 	bl	80185b4 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 800f5e4:	687b      	ldr	r3, [r7, #4]
 800f5e6:	685b      	ldr	r3, [r3, #4]
 800f5e8:	4a9a      	ldr	r2, [pc, #616]	; (800f854 <tcp_input+0x28c>)
 800f5ea:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 800f5ec:	687b      	ldr	r3, [r7, #4]
 800f5ee:	895b      	ldrh	r3, [r3, #10]
 800f5f0:	2b13      	cmp	r3, #19
 800f5f2:	f240 83c4 	bls.w	800fd7e <tcp_input+0x7b6>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800f5f6:	4b98      	ldr	r3, [pc, #608]	; (800f858 <tcp_input+0x290>)
 800f5f8:	695b      	ldr	r3, [r3, #20]
 800f5fa:	4a97      	ldr	r2, [pc, #604]	; (800f858 <tcp_input+0x290>)
 800f5fc:	6812      	ldr	r2, [r2, #0]
 800f5fe:	4611      	mov	r1, r2
 800f600:	4618      	mov	r0, r3
 800f602:	f007 fdf9 	bl	80171f8 <ip4_addr_isbroadcast_u32>
 800f606:	4603      	mov	r3, r0
 800f608:	2b00      	cmp	r3, #0
 800f60a:	f040 83ba 	bne.w	800fd82 <tcp_input+0x7ba>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 800f60e:	4b92      	ldr	r3, [pc, #584]	; (800f858 <tcp_input+0x290>)
 800f610:	695b      	ldr	r3, [r3, #20]
 800f612:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800f616:	2be0      	cmp	r3, #224	; 0xe0
 800f618:	f000 83b3 	beq.w	800fd82 <tcp_input+0x7ba>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 800f61c:	4b8d      	ldr	r3, [pc, #564]	; (800f854 <tcp_input+0x28c>)
 800f61e:	681b      	ldr	r3, [r3, #0]
 800f620:	899b      	ldrh	r3, [r3, #12]
 800f622:	b29b      	uxth	r3, r3
 800f624:	4618      	mov	r0, r3
 800f626:	f7fc fdd3 	bl	800c1d0 <lwip_htons>
 800f62a:	4603      	mov	r3, r0
 800f62c:	0b1b      	lsrs	r3, r3, #12
 800f62e:	b29b      	uxth	r3, r3
 800f630:	b2db      	uxtb	r3, r3
 800f632:	009b      	lsls	r3, r3, #2
 800f634:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 800f636:	7cbb      	ldrb	r3, [r7, #18]
 800f638:	2b13      	cmp	r3, #19
 800f63a:	f240 83a4 	bls.w	800fd86 <tcp_input+0x7be>
 800f63e:	7cbb      	ldrb	r3, [r7, #18]
 800f640:	b29a      	uxth	r2, r3
 800f642:	687b      	ldr	r3, [r7, #4]
 800f644:	891b      	ldrh	r3, [r3, #8]
 800f646:	429a      	cmp	r2, r3
 800f648:	f200 839d 	bhi.w	800fd86 <tcp_input+0x7be>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 800f64c:	7cbb      	ldrb	r3, [r7, #18]
 800f64e:	b29b      	uxth	r3, r3
 800f650:	3b14      	subs	r3, #20
 800f652:	b29a      	uxth	r2, r3
 800f654:	4b81      	ldr	r3, [pc, #516]	; (800f85c <tcp_input+0x294>)
 800f656:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 800f658:	4b81      	ldr	r3, [pc, #516]	; (800f860 <tcp_input+0x298>)
 800f65a:	2200      	movs	r2, #0
 800f65c:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 800f65e:	687b      	ldr	r3, [r7, #4]
 800f660:	895a      	ldrh	r2, [r3, #10]
 800f662:	7cbb      	ldrb	r3, [r7, #18]
 800f664:	b29b      	uxth	r3, r3
 800f666:	429a      	cmp	r2, r3
 800f668:	d309      	bcc.n	800f67e <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 800f66a:	4b7c      	ldr	r3, [pc, #496]	; (800f85c <tcp_input+0x294>)
 800f66c:	881a      	ldrh	r2, [r3, #0]
 800f66e:	4b7d      	ldr	r3, [pc, #500]	; (800f864 <tcp_input+0x29c>)
 800f670:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 800f672:	7cbb      	ldrb	r3, [r7, #18]
 800f674:	4619      	mov	r1, r3
 800f676:	6878      	ldr	r0, [r7, #4]
 800f678:	f7fe f8dc 	bl	800d834 <pbuf_remove_header>
 800f67c:	e04e      	b.n	800f71c <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 800f67e:	687b      	ldr	r3, [r7, #4]
 800f680:	681b      	ldr	r3, [r3, #0]
 800f682:	2b00      	cmp	r3, #0
 800f684:	d105      	bne.n	800f692 <tcp_input+0xca>
 800f686:	4b70      	ldr	r3, [pc, #448]	; (800f848 <tcp_input+0x280>)
 800f688:	22c2      	movs	r2, #194	; 0xc2
 800f68a:	4977      	ldr	r1, [pc, #476]	; (800f868 <tcp_input+0x2a0>)
 800f68c:	4870      	ldr	r0, [pc, #448]	; (800f850 <tcp_input+0x288>)
 800f68e:	f008 ff91 	bl	80185b4 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 800f692:	2114      	movs	r1, #20
 800f694:	6878      	ldr	r0, [r7, #4]
 800f696:	f7fe f8cd 	bl	800d834 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 800f69a:	687b      	ldr	r3, [r7, #4]
 800f69c:	895a      	ldrh	r2, [r3, #10]
 800f69e:	4b71      	ldr	r3, [pc, #452]	; (800f864 <tcp_input+0x29c>)
 800f6a0:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 800f6a2:	4b6e      	ldr	r3, [pc, #440]	; (800f85c <tcp_input+0x294>)
 800f6a4:	881a      	ldrh	r2, [r3, #0]
 800f6a6:	4b6f      	ldr	r3, [pc, #444]	; (800f864 <tcp_input+0x29c>)
 800f6a8:	881b      	ldrh	r3, [r3, #0]
 800f6aa:	1ad3      	subs	r3, r2, r3
 800f6ac:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 800f6ae:	4b6d      	ldr	r3, [pc, #436]	; (800f864 <tcp_input+0x29c>)
 800f6b0:	881b      	ldrh	r3, [r3, #0]
 800f6b2:	4619      	mov	r1, r3
 800f6b4:	6878      	ldr	r0, [r7, #4]
 800f6b6:	f7fe f8bd 	bl	800d834 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 800f6ba:	687b      	ldr	r3, [r7, #4]
 800f6bc:	681b      	ldr	r3, [r3, #0]
 800f6be:	895b      	ldrh	r3, [r3, #10]
 800f6c0:	8a3a      	ldrh	r2, [r7, #16]
 800f6c2:	429a      	cmp	r2, r3
 800f6c4:	f200 8361 	bhi.w	800fd8a <tcp_input+0x7c2>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 800f6c8:	687b      	ldr	r3, [r7, #4]
 800f6ca:	681b      	ldr	r3, [r3, #0]
 800f6cc:	685b      	ldr	r3, [r3, #4]
 800f6ce:	4a64      	ldr	r2, [pc, #400]	; (800f860 <tcp_input+0x298>)
 800f6d0:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 800f6d2:	687b      	ldr	r3, [r7, #4]
 800f6d4:	681b      	ldr	r3, [r3, #0]
 800f6d6:	8a3a      	ldrh	r2, [r7, #16]
 800f6d8:	4611      	mov	r1, r2
 800f6da:	4618      	mov	r0, r3
 800f6dc:	f7fe f8aa 	bl	800d834 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 800f6e0:	687b      	ldr	r3, [r7, #4]
 800f6e2:	891a      	ldrh	r2, [r3, #8]
 800f6e4:	8a3b      	ldrh	r3, [r7, #16]
 800f6e6:	1ad3      	subs	r3, r2, r3
 800f6e8:	b29a      	uxth	r2, r3
 800f6ea:	687b      	ldr	r3, [r7, #4]
 800f6ec:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 800f6ee:	687b      	ldr	r3, [r7, #4]
 800f6f0:	895b      	ldrh	r3, [r3, #10]
 800f6f2:	2b00      	cmp	r3, #0
 800f6f4:	d005      	beq.n	800f702 <tcp_input+0x13a>
 800f6f6:	4b54      	ldr	r3, [pc, #336]	; (800f848 <tcp_input+0x280>)
 800f6f8:	22df      	movs	r2, #223	; 0xdf
 800f6fa:	495c      	ldr	r1, [pc, #368]	; (800f86c <tcp_input+0x2a4>)
 800f6fc:	4854      	ldr	r0, [pc, #336]	; (800f850 <tcp_input+0x288>)
 800f6fe:	f008 ff59 	bl	80185b4 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 800f702:	687b      	ldr	r3, [r7, #4]
 800f704:	891a      	ldrh	r2, [r3, #8]
 800f706:	687b      	ldr	r3, [r7, #4]
 800f708:	681b      	ldr	r3, [r3, #0]
 800f70a:	891b      	ldrh	r3, [r3, #8]
 800f70c:	429a      	cmp	r2, r3
 800f70e:	d005      	beq.n	800f71c <tcp_input+0x154>
 800f710:	4b4d      	ldr	r3, [pc, #308]	; (800f848 <tcp_input+0x280>)
 800f712:	22e0      	movs	r2, #224	; 0xe0
 800f714:	4956      	ldr	r1, [pc, #344]	; (800f870 <tcp_input+0x2a8>)
 800f716:	484e      	ldr	r0, [pc, #312]	; (800f850 <tcp_input+0x288>)
 800f718:	f008 ff4c 	bl	80185b4 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 800f71c:	4b4d      	ldr	r3, [pc, #308]	; (800f854 <tcp_input+0x28c>)
 800f71e:	681b      	ldr	r3, [r3, #0]
 800f720:	881b      	ldrh	r3, [r3, #0]
 800f722:	b29b      	uxth	r3, r3
 800f724:	4a4b      	ldr	r2, [pc, #300]	; (800f854 <tcp_input+0x28c>)
 800f726:	6814      	ldr	r4, [r2, #0]
 800f728:	4618      	mov	r0, r3
 800f72a:	f7fc fd51 	bl	800c1d0 <lwip_htons>
 800f72e:	4603      	mov	r3, r0
 800f730:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 800f732:	4b48      	ldr	r3, [pc, #288]	; (800f854 <tcp_input+0x28c>)
 800f734:	681b      	ldr	r3, [r3, #0]
 800f736:	885b      	ldrh	r3, [r3, #2]
 800f738:	b29b      	uxth	r3, r3
 800f73a:	4a46      	ldr	r2, [pc, #280]	; (800f854 <tcp_input+0x28c>)
 800f73c:	6814      	ldr	r4, [r2, #0]
 800f73e:	4618      	mov	r0, r3
 800f740:	f7fc fd46 	bl	800c1d0 <lwip_htons>
 800f744:	4603      	mov	r3, r0
 800f746:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 800f748:	4b42      	ldr	r3, [pc, #264]	; (800f854 <tcp_input+0x28c>)
 800f74a:	681b      	ldr	r3, [r3, #0]
 800f74c:	685b      	ldr	r3, [r3, #4]
 800f74e:	4a41      	ldr	r2, [pc, #260]	; (800f854 <tcp_input+0x28c>)
 800f750:	6814      	ldr	r4, [r2, #0]
 800f752:	4618      	mov	r0, r3
 800f754:	f7fc fd51 	bl	800c1fa <lwip_htonl>
 800f758:	4603      	mov	r3, r0
 800f75a:	6063      	str	r3, [r4, #4]
 800f75c:	6863      	ldr	r3, [r4, #4]
 800f75e:	4a45      	ldr	r2, [pc, #276]	; (800f874 <tcp_input+0x2ac>)
 800f760:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 800f762:	4b3c      	ldr	r3, [pc, #240]	; (800f854 <tcp_input+0x28c>)
 800f764:	681b      	ldr	r3, [r3, #0]
 800f766:	689b      	ldr	r3, [r3, #8]
 800f768:	4a3a      	ldr	r2, [pc, #232]	; (800f854 <tcp_input+0x28c>)
 800f76a:	6814      	ldr	r4, [r2, #0]
 800f76c:	4618      	mov	r0, r3
 800f76e:	f7fc fd44 	bl	800c1fa <lwip_htonl>
 800f772:	4603      	mov	r3, r0
 800f774:	60a3      	str	r3, [r4, #8]
 800f776:	68a3      	ldr	r3, [r4, #8]
 800f778:	4a3f      	ldr	r2, [pc, #252]	; (800f878 <tcp_input+0x2b0>)
 800f77a:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 800f77c:	4b35      	ldr	r3, [pc, #212]	; (800f854 <tcp_input+0x28c>)
 800f77e:	681b      	ldr	r3, [r3, #0]
 800f780:	89db      	ldrh	r3, [r3, #14]
 800f782:	b29b      	uxth	r3, r3
 800f784:	4a33      	ldr	r2, [pc, #204]	; (800f854 <tcp_input+0x28c>)
 800f786:	6814      	ldr	r4, [r2, #0]
 800f788:	4618      	mov	r0, r3
 800f78a:	f7fc fd21 	bl	800c1d0 <lwip_htons>
 800f78e:	4603      	mov	r3, r0
 800f790:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 800f792:	4b30      	ldr	r3, [pc, #192]	; (800f854 <tcp_input+0x28c>)
 800f794:	681b      	ldr	r3, [r3, #0]
 800f796:	899b      	ldrh	r3, [r3, #12]
 800f798:	b29b      	uxth	r3, r3
 800f79a:	4618      	mov	r0, r3
 800f79c:	f7fc fd18 	bl	800c1d0 <lwip_htons>
 800f7a0:	4603      	mov	r3, r0
 800f7a2:	b2db      	uxtb	r3, r3
 800f7a4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800f7a8:	b2da      	uxtb	r2, r3
 800f7aa:	4b34      	ldr	r3, [pc, #208]	; (800f87c <tcp_input+0x2b4>)
 800f7ac:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 800f7ae:	687b      	ldr	r3, [r7, #4]
 800f7b0:	891a      	ldrh	r2, [r3, #8]
 800f7b2:	4b33      	ldr	r3, [pc, #204]	; (800f880 <tcp_input+0x2b8>)
 800f7b4:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 800f7b6:	4b31      	ldr	r3, [pc, #196]	; (800f87c <tcp_input+0x2b4>)
 800f7b8:	781b      	ldrb	r3, [r3, #0]
 800f7ba:	f003 0303 	and.w	r3, r3, #3
 800f7be:	2b00      	cmp	r3, #0
 800f7c0:	d00c      	beq.n	800f7dc <tcp_input+0x214>
    tcplen++;
 800f7c2:	4b2f      	ldr	r3, [pc, #188]	; (800f880 <tcp_input+0x2b8>)
 800f7c4:	881b      	ldrh	r3, [r3, #0]
 800f7c6:	3301      	adds	r3, #1
 800f7c8:	b29a      	uxth	r2, r3
 800f7ca:	4b2d      	ldr	r3, [pc, #180]	; (800f880 <tcp_input+0x2b8>)
 800f7cc:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 800f7ce:	687b      	ldr	r3, [r7, #4]
 800f7d0:	891a      	ldrh	r2, [r3, #8]
 800f7d2:	4b2b      	ldr	r3, [pc, #172]	; (800f880 <tcp_input+0x2b8>)
 800f7d4:	881b      	ldrh	r3, [r3, #0]
 800f7d6:	429a      	cmp	r2, r3
 800f7d8:	f200 82d9 	bhi.w	800fd8e <tcp_input+0x7c6>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 800f7dc:	2300      	movs	r3, #0
 800f7de:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800f7e0:	4b28      	ldr	r3, [pc, #160]	; (800f884 <tcp_input+0x2bc>)
 800f7e2:	681b      	ldr	r3, [r3, #0]
 800f7e4:	61fb      	str	r3, [r7, #28]
 800f7e6:	e09d      	b.n	800f924 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 800f7e8:	69fb      	ldr	r3, [r7, #28]
 800f7ea:	7d1b      	ldrb	r3, [r3, #20]
 800f7ec:	2b00      	cmp	r3, #0
 800f7ee:	d105      	bne.n	800f7fc <tcp_input+0x234>
 800f7f0:	4b15      	ldr	r3, [pc, #84]	; (800f848 <tcp_input+0x280>)
 800f7f2:	22fb      	movs	r2, #251	; 0xfb
 800f7f4:	4924      	ldr	r1, [pc, #144]	; (800f888 <tcp_input+0x2c0>)
 800f7f6:	4816      	ldr	r0, [pc, #88]	; (800f850 <tcp_input+0x288>)
 800f7f8:	f008 fedc 	bl	80185b4 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 800f7fc:	69fb      	ldr	r3, [r7, #28]
 800f7fe:	7d1b      	ldrb	r3, [r3, #20]
 800f800:	2b0a      	cmp	r3, #10
 800f802:	d105      	bne.n	800f810 <tcp_input+0x248>
 800f804:	4b10      	ldr	r3, [pc, #64]	; (800f848 <tcp_input+0x280>)
 800f806:	22fc      	movs	r2, #252	; 0xfc
 800f808:	4920      	ldr	r1, [pc, #128]	; (800f88c <tcp_input+0x2c4>)
 800f80a:	4811      	ldr	r0, [pc, #68]	; (800f850 <tcp_input+0x288>)
 800f80c:	f008 fed2 	bl	80185b4 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 800f810:	69fb      	ldr	r3, [r7, #28]
 800f812:	7d1b      	ldrb	r3, [r3, #20]
 800f814:	2b01      	cmp	r3, #1
 800f816:	d105      	bne.n	800f824 <tcp_input+0x25c>
 800f818:	4b0b      	ldr	r3, [pc, #44]	; (800f848 <tcp_input+0x280>)
 800f81a:	22fd      	movs	r2, #253	; 0xfd
 800f81c:	491c      	ldr	r1, [pc, #112]	; (800f890 <tcp_input+0x2c8>)
 800f81e:	480c      	ldr	r0, [pc, #48]	; (800f850 <tcp_input+0x288>)
 800f820:	f008 fec8 	bl	80185b4 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800f824:	69fb      	ldr	r3, [r7, #28]
 800f826:	7a1b      	ldrb	r3, [r3, #8]
 800f828:	2b00      	cmp	r3, #0
 800f82a:	d033      	beq.n	800f894 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800f82c:	69fb      	ldr	r3, [r7, #28]
 800f82e:	7a1a      	ldrb	r2, [r3, #8]
 800f830:	4b09      	ldr	r3, [pc, #36]	; (800f858 <tcp_input+0x290>)
 800f832:	685b      	ldr	r3, [r3, #4]
 800f834:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800f838:	3301      	adds	r3, #1
 800f83a:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800f83c:	429a      	cmp	r2, r3
 800f83e:	d029      	beq.n	800f894 <tcp_input+0x2cc>
      prev = pcb;
 800f840:	69fb      	ldr	r3, [r7, #28]
 800f842:	61bb      	str	r3, [r7, #24]
      continue;
 800f844:	e06b      	b.n	800f91e <tcp_input+0x356>
 800f846:	bf00      	nop
 800f848:	0801ac1c 	.word	0x0801ac1c
 800f84c:	0801ac50 	.word	0x0801ac50
 800f850:	0801ac68 	.word	0x0801ac68
 800f854:	20004b24 	.word	0x20004b24
 800f858:	200086f4 	.word	0x200086f4
 800f85c:	20004b28 	.word	0x20004b28
 800f860:	20004b2c 	.word	0x20004b2c
 800f864:	20004b2a 	.word	0x20004b2a
 800f868:	0801ac90 	.word	0x0801ac90
 800f86c:	0801aca0 	.word	0x0801aca0
 800f870:	0801acac 	.word	0x0801acac
 800f874:	20004b34 	.word	0x20004b34
 800f878:	20004b38 	.word	0x20004b38
 800f87c:	20004b40 	.word	0x20004b40
 800f880:	20004b3e 	.word	0x20004b3e
 800f884:	2000be28 	.word	0x2000be28
 800f888:	0801accc 	.word	0x0801accc
 800f88c:	0801acf4 	.word	0x0801acf4
 800f890:	0801ad20 	.word	0x0801ad20
    }

    if (pcb->remote_port == tcphdr->src &&
 800f894:	69fb      	ldr	r3, [r7, #28]
 800f896:	8b1a      	ldrh	r2, [r3, #24]
 800f898:	4b94      	ldr	r3, [pc, #592]	; (800faec <tcp_input+0x524>)
 800f89a:	681b      	ldr	r3, [r3, #0]
 800f89c:	881b      	ldrh	r3, [r3, #0]
 800f89e:	b29b      	uxth	r3, r3
 800f8a0:	429a      	cmp	r2, r3
 800f8a2:	d13a      	bne.n	800f91a <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 800f8a4:	69fb      	ldr	r3, [r7, #28]
 800f8a6:	8ada      	ldrh	r2, [r3, #22]
 800f8a8:	4b90      	ldr	r3, [pc, #576]	; (800faec <tcp_input+0x524>)
 800f8aa:	681b      	ldr	r3, [r3, #0]
 800f8ac:	885b      	ldrh	r3, [r3, #2]
 800f8ae:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 800f8b0:	429a      	cmp	r2, r3
 800f8b2:	d132      	bne.n	800f91a <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800f8b4:	69fb      	ldr	r3, [r7, #28]
 800f8b6:	685a      	ldr	r2, [r3, #4]
 800f8b8:	4b8d      	ldr	r3, [pc, #564]	; (800faf0 <tcp_input+0x528>)
 800f8ba:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 800f8bc:	429a      	cmp	r2, r3
 800f8be:	d12c      	bne.n	800f91a <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800f8c0:	69fb      	ldr	r3, [r7, #28]
 800f8c2:	681a      	ldr	r2, [r3, #0]
 800f8c4:	4b8a      	ldr	r3, [pc, #552]	; (800faf0 <tcp_input+0x528>)
 800f8c6:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800f8c8:	429a      	cmp	r2, r3
 800f8ca:	d126      	bne.n	800f91a <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 800f8cc:	69fb      	ldr	r3, [r7, #28]
 800f8ce:	68db      	ldr	r3, [r3, #12]
 800f8d0:	69fa      	ldr	r2, [r7, #28]
 800f8d2:	429a      	cmp	r2, r3
 800f8d4:	d106      	bne.n	800f8e4 <tcp_input+0x31c>
 800f8d6:	4b87      	ldr	r3, [pc, #540]	; (800faf4 <tcp_input+0x52c>)
 800f8d8:	f240 120d 	movw	r2, #269	; 0x10d
 800f8dc:	4986      	ldr	r1, [pc, #536]	; (800faf8 <tcp_input+0x530>)
 800f8de:	4887      	ldr	r0, [pc, #540]	; (800fafc <tcp_input+0x534>)
 800f8e0:	f008 fe68 	bl	80185b4 <iprintf>
      if (prev != NULL) {
 800f8e4:	69bb      	ldr	r3, [r7, #24]
 800f8e6:	2b00      	cmp	r3, #0
 800f8e8:	d00a      	beq.n	800f900 <tcp_input+0x338>
        prev->next = pcb->next;
 800f8ea:	69fb      	ldr	r3, [r7, #28]
 800f8ec:	68da      	ldr	r2, [r3, #12]
 800f8ee:	69bb      	ldr	r3, [r7, #24]
 800f8f0:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 800f8f2:	4b83      	ldr	r3, [pc, #524]	; (800fb00 <tcp_input+0x538>)
 800f8f4:	681a      	ldr	r2, [r3, #0]
 800f8f6:	69fb      	ldr	r3, [r7, #28]
 800f8f8:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 800f8fa:	4a81      	ldr	r2, [pc, #516]	; (800fb00 <tcp_input+0x538>)
 800f8fc:	69fb      	ldr	r3, [r7, #28]
 800f8fe:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 800f900:	69fb      	ldr	r3, [r7, #28]
 800f902:	68db      	ldr	r3, [r3, #12]
 800f904:	69fa      	ldr	r2, [r7, #28]
 800f906:	429a      	cmp	r2, r3
 800f908:	d111      	bne.n	800f92e <tcp_input+0x366>
 800f90a:	4b7a      	ldr	r3, [pc, #488]	; (800faf4 <tcp_input+0x52c>)
 800f90c:	f240 1215 	movw	r2, #277	; 0x115
 800f910:	497c      	ldr	r1, [pc, #496]	; (800fb04 <tcp_input+0x53c>)
 800f912:	487a      	ldr	r0, [pc, #488]	; (800fafc <tcp_input+0x534>)
 800f914:	f008 fe4e 	bl	80185b4 <iprintf>
      break;
 800f918:	e009      	b.n	800f92e <tcp_input+0x366>
    }
    prev = pcb;
 800f91a:	69fb      	ldr	r3, [r7, #28]
 800f91c:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800f91e:	69fb      	ldr	r3, [r7, #28]
 800f920:	68db      	ldr	r3, [r3, #12]
 800f922:	61fb      	str	r3, [r7, #28]
 800f924:	69fb      	ldr	r3, [r7, #28]
 800f926:	2b00      	cmp	r3, #0
 800f928:	f47f af5e 	bne.w	800f7e8 <tcp_input+0x220>
 800f92c:	e000      	b.n	800f930 <tcp_input+0x368>
      break;
 800f92e:	bf00      	nop
  }

  if (pcb == NULL) {
 800f930:	69fb      	ldr	r3, [r7, #28]
 800f932:	2b00      	cmp	r3, #0
 800f934:	f040 8095 	bne.w	800fa62 <tcp_input+0x49a>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800f938:	4b73      	ldr	r3, [pc, #460]	; (800fb08 <tcp_input+0x540>)
 800f93a:	681b      	ldr	r3, [r3, #0]
 800f93c:	61fb      	str	r3, [r7, #28]
 800f93e:	e03f      	b.n	800f9c0 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800f940:	69fb      	ldr	r3, [r7, #28]
 800f942:	7d1b      	ldrb	r3, [r3, #20]
 800f944:	2b0a      	cmp	r3, #10
 800f946:	d006      	beq.n	800f956 <tcp_input+0x38e>
 800f948:	4b6a      	ldr	r3, [pc, #424]	; (800faf4 <tcp_input+0x52c>)
 800f94a:	f240 121f 	movw	r2, #287	; 0x11f
 800f94e:	496f      	ldr	r1, [pc, #444]	; (800fb0c <tcp_input+0x544>)
 800f950:	486a      	ldr	r0, [pc, #424]	; (800fafc <tcp_input+0x534>)
 800f952:	f008 fe2f 	bl	80185b4 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800f956:	69fb      	ldr	r3, [r7, #28]
 800f958:	7a1b      	ldrb	r3, [r3, #8]
 800f95a:	2b00      	cmp	r3, #0
 800f95c:	d009      	beq.n	800f972 <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800f95e:	69fb      	ldr	r3, [r7, #28]
 800f960:	7a1a      	ldrb	r2, [r3, #8]
 800f962:	4b63      	ldr	r3, [pc, #396]	; (800faf0 <tcp_input+0x528>)
 800f964:	685b      	ldr	r3, [r3, #4]
 800f966:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800f96a:	3301      	adds	r3, #1
 800f96c:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800f96e:	429a      	cmp	r2, r3
 800f970:	d122      	bne.n	800f9b8 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 800f972:	69fb      	ldr	r3, [r7, #28]
 800f974:	8b1a      	ldrh	r2, [r3, #24]
 800f976:	4b5d      	ldr	r3, [pc, #372]	; (800faec <tcp_input+0x524>)
 800f978:	681b      	ldr	r3, [r3, #0]
 800f97a:	881b      	ldrh	r3, [r3, #0]
 800f97c:	b29b      	uxth	r3, r3
 800f97e:	429a      	cmp	r2, r3
 800f980:	d11b      	bne.n	800f9ba <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 800f982:	69fb      	ldr	r3, [r7, #28]
 800f984:	8ada      	ldrh	r2, [r3, #22]
 800f986:	4b59      	ldr	r3, [pc, #356]	; (800faec <tcp_input+0x524>)
 800f988:	681b      	ldr	r3, [r3, #0]
 800f98a:	885b      	ldrh	r3, [r3, #2]
 800f98c:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 800f98e:	429a      	cmp	r2, r3
 800f990:	d113      	bne.n	800f9ba <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800f992:	69fb      	ldr	r3, [r7, #28]
 800f994:	685a      	ldr	r2, [r3, #4]
 800f996:	4b56      	ldr	r3, [pc, #344]	; (800faf0 <tcp_input+0x528>)
 800f998:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 800f99a:	429a      	cmp	r2, r3
 800f99c:	d10d      	bne.n	800f9ba <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800f99e:	69fb      	ldr	r3, [r7, #28]
 800f9a0:	681a      	ldr	r2, [r3, #0]
 800f9a2:	4b53      	ldr	r3, [pc, #332]	; (800faf0 <tcp_input+0x528>)
 800f9a4:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800f9a6:	429a      	cmp	r2, r3
 800f9a8:	d107      	bne.n	800f9ba <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 800f9aa:	69f8      	ldr	r0, [r7, #28]
 800f9ac:	f000 fb54 	bl	8010058 <tcp_timewait_input>
        }
        pbuf_free(p);
 800f9b0:	6878      	ldr	r0, [r7, #4]
 800f9b2:	f7fd ffc5 	bl	800d940 <pbuf_free>
        return;
 800f9b6:	e1f0      	b.n	800fd9a <tcp_input+0x7d2>
        continue;
 800f9b8:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800f9ba:	69fb      	ldr	r3, [r7, #28]
 800f9bc:	68db      	ldr	r3, [r3, #12]
 800f9be:	61fb      	str	r3, [r7, #28]
 800f9c0:	69fb      	ldr	r3, [r7, #28]
 800f9c2:	2b00      	cmp	r3, #0
 800f9c4:	d1bc      	bne.n	800f940 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 800f9c6:	2300      	movs	r3, #0
 800f9c8:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800f9ca:	4b51      	ldr	r3, [pc, #324]	; (800fb10 <tcp_input+0x548>)
 800f9cc:	681b      	ldr	r3, [r3, #0]
 800f9ce:	617b      	str	r3, [r7, #20]
 800f9d0:	e02a      	b.n	800fa28 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800f9d2:	697b      	ldr	r3, [r7, #20]
 800f9d4:	7a1b      	ldrb	r3, [r3, #8]
 800f9d6:	2b00      	cmp	r3, #0
 800f9d8:	d00c      	beq.n	800f9f4 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800f9da:	697b      	ldr	r3, [r7, #20]
 800f9dc:	7a1a      	ldrb	r2, [r3, #8]
 800f9de:	4b44      	ldr	r3, [pc, #272]	; (800faf0 <tcp_input+0x528>)
 800f9e0:	685b      	ldr	r3, [r3, #4]
 800f9e2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800f9e6:	3301      	adds	r3, #1
 800f9e8:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800f9ea:	429a      	cmp	r2, r3
 800f9ec:	d002      	beq.n	800f9f4 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 800f9ee:	697b      	ldr	r3, [r7, #20]
 800f9f0:	61bb      	str	r3, [r7, #24]
        continue;
 800f9f2:	e016      	b.n	800fa22 <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 800f9f4:	697b      	ldr	r3, [r7, #20]
 800f9f6:	8ada      	ldrh	r2, [r3, #22]
 800f9f8:	4b3c      	ldr	r3, [pc, #240]	; (800faec <tcp_input+0x524>)
 800f9fa:	681b      	ldr	r3, [r3, #0]
 800f9fc:	885b      	ldrh	r3, [r3, #2]
 800f9fe:	b29b      	uxth	r3, r3
 800fa00:	429a      	cmp	r2, r3
 800fa02:	d10c      	bne.n	800fa1e <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 800fa04:	697b      	ldr	r3, [r7, #20]
 800fa06:	681a      	ldr	r2, [r3, #0]
 800fa08:	4b39      	ldr	r3, [pc, #228]	; (800faf0 <tcp_input+0x528>)
 800fa0a:	695b      	ldr	r3, [r3, #20]
 800fa0c:	429a      	cmp	r2, r3
 800fa0e:	d00f      	beq.n	800fa30 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 800fa10:	697b      	ldr	r3, [r7, #20]
 800fa12:	2b00      	cmp	r3, #0
 800fa14:	d00d      	beq.n	800fa32 <tcp_input+0x46a>
 800fa16:	697b      	ldr	r3, [r7, #20]
 800fa18:	681b      	ldr	r3, [r3, #0]
 800fa1a:	2b00      	cmp	r3, #0
 800fa1c:	d009      	beq.n	800fa32 <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 800fa1e:	697b      	ldr	r3, [r7, #20]
 800fa20:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800fa22:	697b      	ldr	r3, [r7, #20]
 800fa24:	68db      	ldr	r3, [r3, #12]
 800fa26:	617b      	str	r3, [r7, #20]
 800fa28:	697b      	ldr	r3, [r7, #20]
 800fa2a:	2b00      	cmp	r3, #0
 800fa2c:	d1d1      	bne.n	800f9d2 <tcp_input+0x40a>
 800fa2e:	e000      	b.n	800fa32 <tcp_input+0x46a>
            break;
 800fa30:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 800fa32:	697b      	ldr	r3, [r7, #20]
 800fa34:	2b00      	cmp	r3, #0
 800fa36:	d014      	beq.n	800fa62 <tcp_input+0x49a>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 800fa38:	69bb      	ldr	r3, [r7, #24]
 800fa3a:	2b00      	cmp	r3, #0
 800fa3c:	d00a      	beq.n	800fa54 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 800fa3e:	697b      	ldr	r3, [r7, #20]
 800fa40:	68da      	ldr	r2, [r3, #12]
 800fa42:	69bb      	ldr	r3, [r7, #24]
 800fa44:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 800fa46:	4b32      	ldr	r3, [pc, #200]	; (800fb10 <tcp_input+0x548>)
 800fa48:	681a      	ldr	r2, [r3, #0]
 800fa4a:	697b      	ldr	r3, [r7, #20]
 800fa4c:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 800fa4e:	4a30      	ldr	r2, [pc, #192]	; (800fb10 <tcp_input+0x548>)
 800fa50:	697b      	ldr	r3, [r7, #20]
 800fa52:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 800fa54:	6978      	ldr	r0, [r7, #20]
 800fa56:	f000 fa01 	bl	800fe5c <tcp_listen_input>
      }
      pbuf_free(p);
 800fa5a:	6878      	ldr	r0, [r7, #4]
 800fa5c:	f7fd ff70 	bl	800d940 <pbuf_free>
      return;
 800fa60:	e19b      	b.n	800fd9a <tcp_input+0x7d2>
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 800fa62:	69fb      	ldr	r3, [r7, #28]
 800fa64:	2b00      	cmp	r3, #0
 800fa66:	f000 8160 	beq.w	800fd2a <tcp_input+0x762>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 800fa6a:	4b2a      	ldr	r3, [pc, #168]	; (800fb14 <tcp_input+0x54c>)
 800fa6c:	2200      	movs	r2, #0
 800fa6e:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 800fa70:	687b      	ldr	r3, [r7, #4]
 800fa72:	891a      	ldrh	r2, [r3, #8]
 800fa74:	4b27      	ldr	r3, [pc, #156]	; (800fb14 <tcp_input+0x54c>)
 800fa76:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 800fa78:	4a26      	ldr	r2, [pc, #152]	; (800fb14 <tcp_input+0x54c>)
 800fa7a:	687b      	ldr	r3, [r7, #4]
 800fa7c:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 800fa7e:	4b1b      	ldr	r3, [pc, #108]	; (800faec <tcp_input+0x524>)
 800fa80:	681b      	ldr	r3, [r3, #0]
 800fa82:	4a24      	ldr	r2, [pc, #144]	; (800fb14 <tcp_input+0x54c>)
 800fa84:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 800fa86:	4b24      	ldr	r3, [pc, #144]	; (800fb18 <tcp_input+0x550>)
 800fa88:	2200      	movs	r2, #0
 800fa8a:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 800fa8c:	4b23      	ldr	r3, [pc, #140]	; (800fb1c <tcp_input+0x554>)
 800fa8e:	2200      	movs	r2, #0
 800fa90:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 800fa92:	4b23      	ldr	r3, [pc, #140]	; (800fb20 <tcp_input+0x558>)
 800fa94:	2200      	movs	r2, #0
 800fa96:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 800fa98:	4b22      	ldr	r3, [pc, #136]	; (800fb24 <tcp_input+0x55c>)
 800fa9a:	781b      	ldrb	r3, [r3, #0]
 800fa9c:	f003 0308 	and.w	r3, r3, #8
 800faa0:	2b00      	cmp	r3, #0
 800faa2:	d006      	beq.n	800fab2 <tcp_input+0x4ea>
      p->flags |= PBUF_FLAG_PUSH;
 800faa4:	687b      	ldr	r3, [r7, #4]
 800faa6:	7b5b      	ldrb	r3, [r3, #13]
 800faa8:	f043 0301 	orr.w	r3, r3, #1
 800faac:	b2da      	uxtb	r2, r3
 800faae:	687b      	ldr	r3, [r7, #4]
 800fab0:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 800fab2:	69fb      	ldr	r3, [r7, #28]
 800fab4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800fab6:	2b00      	cmp	r3, #0
 800fab8:	d038      	beq.n	800fb2c <tcp_input+0x564>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800faba:	69f8      	ldr	r0, [r7, #28]
 800fabc:	f7ff f93e 	bl	800ed3c <tcp_process_refused_data>
 800fac0:	4603      	mov	r3, r0
 800fac2:	f113 0f0d 	cmn.w	r3, #13
 800fac6:	d007      	beq.n	800fad8 <tcp_input+0x510>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800fac8:	69fb      	ldr	r3, [r7, #28]
 800faca:	6f9b      	ldr	r3, [r3, #120]	; 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800facc:	2b00      	cmp	r3, #0
 800face:	d02d      	beq.n	800fb2c <tcp_input+0x564>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800fad0:	4b15      	ldr	r3, [pc, #84]	; (800fb28 <tcp_input+0x560>)
 800fad2:	881b      	ldrh	r3, [r3, #0]
 800fad4:	2b00      	cmp	r3, #0
 800fad6:	d029      	beq.n	800fb2c <tcp_input+0x564>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 800fad8:	69fb      	ldr	r3, [r7, #28]
 800fada:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800fadc:	2b00      	cmp	r3, #0
 800fade:	f040 8104 	bne.w	800fcea <tcp_input+0x722>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 800fae2:	69f8      	ldr	r0, [r7, #28]
 800fae4:	f003 f9be 	bl	8012e64 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 800fae8:	e0ff      	b.n	800fcea <tcp_input+0x722>
 800faea:	bf00      	nop
 800faec:	20004b24 	.word	0x20004b24
 800faf0:	200086f4 	.word	0x200086f4
 800faf4:	0801ac1c 	.word	0x0801ac1c
 800faf8:	0801ad48 	.word	0x0801ad48
 800fafc:	0801ac68 	.word	0x0801ac68
 800fb00:	2000be28 	.word	0x2000be28
 800fb04:	0801ad74 	.word	0x0801ad74
 800fb08:	2000be38 	.word	0x2000be38
 800fb0c:	0801ada0 	.word	0x0801ada0
 800fb10:	2000be30 	.word	0x2000be30
 800fb14:	20004b14 	.word	0x20004b14
 800fb18:	20004b44 	.word	0x20004b44
 800fb1c:	20004b41 	.word	0x20004b41
 800fb20:	20004b3c 	.word	0x20004b3c
 800fb24:	20004b40 	.word	0x20004b40
 800fb28:	20004b3e 	.word	0x20004b3e
      }
    }
    tcp_input_pcb = pcb;
 800fb2c:	4a9c      	ldr	r2, [pc, #624]	; (800fda0 <tcp_input+0x7d8>)
 800fb2e:	69fb      	ldr	r3, [r7, #28]
 800fb30:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 800fb32:	69f8      	ldr	r0, [r7, #28]
 800fb34:	f000 fb0a 	bl	801014c <tcp_process>
 800fb38:	4603      	mov	r3, r0
 800fb3a:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 800fb3c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800fb40:	f113 0f0d 	cmn.w	r3, #13
 800fb44:	f000 80d3 	beq.w	800fcee <tcp_input+0x726>
      if (recv_flags & TF_RESET) {
 800fb48:	4b96      	ldr	r3, [pc, #600]	; (800fda4 <tcp_input+0x7dc>)
 800fb4a:	781b      	ldrb	r3, [r3, #0]
 800fb4c:	f003 0308 	and.w	r3, r3, #8
 800fb50:	2b00      	cmp	r3, #0
 800fb52:	d015      	beq.n	800fb80 <tcp_input+0x5b8>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 800fb54:	69fb      	ldr	r3, [r7, #28]
 800fb56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800fb5a:	2b00      	cmp	r3, #0
 800fb5c:	d008      	beq.n	800fb70 <tcp_input+0x5a8>
 800fb5e:	69fb      	ldr	r3, [r7, #28]
 800fb60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800fb64:	69fa      	ldr	r2, [r7, #28]
 800fb66:	6912      	ldr	r2, [r2, #16]
 800fb68:	f06f 010d 	mvn.w	r1, #13
 800fb6c:	4610      	mov	r0, r2
 800fb6e:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800fb70:	69f9      	ldr	r1, [r7, #28]
 800fb72:	488d      	ldr	r0, [pc, #564]	; (800fda8 <tcp_input+0x7e0>)
 800fb74:	f7ff fbb0 	bl	800f2d8 <tcp_pcb_remove>
        tcp_free(pcb);
 800fb78:	69f8      	ldr	r0, [r7, #28]
 800fb7a:	f7fe f99d 	bl	800deb8 <tcp_free>
 800fb7e:	e0c1      	b.n	800fd04 <tcp_input+0x73c>
      } else {
        err = ERR_OK;
 800fb80:	2300      	movs	r3, #0
 800fb82:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 800fb84:	4b89      	ldr	r3, [pc, #548]	; (800fdac <tcp_input+0x7e4>)
 800fb86:	881b      	ldrh	r3, [r3, #0]
 800fb88:	2b00      	cmp	r3, #0
 800fb8a:	d01d      	beq.n	800fbc8 <tcp_input+0x600>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 800fb8c:	4b87      	ldr	r3, [pc, #540]	; (800fdac <tcp_input+0x7e4>)
 800fb8e:	881b      	ldrh	r3, [r3, #0]
 800fb90:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 800fb92:	69fb      	ldr	r3, [r7, #28]
 800fb94:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800fb98:	2b00      	cmp	r3, #0
 800fb9a:	d00a      	beq.n	800fbb2 <tcp_input+0x5ea>
 800fb9c:	69fb      	ldr	r3, [r7, #28]
 800fb9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800fba2:	69fa      	ldr	r2, [r7, #28]
 800fba4:	6910      	ldr	r0, [r2, #16]
 800fba6:	89fa      	ldrh	r2, [r7, #14]
 800fba8:	69f9      	ldr	r1, [r7, #28]
 800fbaa:	4798      	blx	r3
 800fbac:	4603      	mov	r3, r0
 800fbae:	74fb      	strb	r3, [r7, #19]
 800fbb0:	e001      	b.n	800fbb6 <tcp_input+0x5ee>
 800fbb2:	2300      	movs	r3, #0
 800fbb4:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800fbb6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800fbba:	f113 0f0d 	cmn.w	r3, #13
 800fbbe:	f000 8098 	beq.w	800fcf2 <tcp_input+0x72a>
              goto aborted;
            }
          }
          recv_acked = 0;
 800fbc2:	4b7a      	ldr	r3, [pc, #488]	; (800fdac <tcp_input+0x7e4>)
 800fbc4:	2200      	movs	r2, #0
 800fbc6:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 800fbc8:	69f8      	ldr	r0, [r7, #28]
 800fbca:	f000 f907 	bl	800fddc <tcp_input_delayed_close>
 800fbce:	4603      	mov	r3, r0
 800fbd0:	2b00      	cmp	r3, #0
 800fbd2:	f040 8090 	bne.w	800fcf6 <tcp_input+0x72e>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 800fbd6:	4b76      	ldr	r3, [pc, #472]	; (800fdb0 <tcp_input+0x7e8>)
 800fbd8:	681b      	ldr	r3, [r3, #0]
 800fbda:	2b00      	cmp	r3, #0
 800fbdc:	d041      	beq.n	800fc62 <tcp_input+0x69a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 800fbde:	69fb      	ldr	r3, [r7, #28]
 800fbe0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800fbe2:	2b00      	cmp	r3, #0
 800fbe4:	d006      	beq.n	800fbf4 <tcp_input+0x62c>
 800fbe6:	4b73      	ldr	r3, [pc, #460]	; (800fdb4 <tcp_input+0x7ec>)
 800fbe8:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 800fbec:	4972      	ldr	r1, [pc, #456]	; (800fdb8 <tcp_input+0x7f0>)
 800fbee:	4873      	ldr	r0, [pc, #460]	; (800fdbc <tcp_input+0x7f4>)
 800fbf0:	f008 fce0 	bl	80185b4 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 800fbf4:	69fb      	ldr	r3, [r7, #28]
 800fbf6:	8b5b      	ldrh	r3, [r3, #26]
 800fbf8:	f003 0310 	and.w	r3, r3, #16
 800fbfc:	2b00      	cmp	r3, #0
 800fbfe:	d008      	beq.n	800fc12 <tcp_input+0x64a>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 800fc00:	4b6b      	ldr	r3, [pc, #428]	; (800fdb0 <tcp_input+0x7e8>)
 800fc02:	681b      	ldr	r3, [r3, #0]
 800fc04:	4618      	mov	r0, r3
 800fc06:	f7fd fe9b 	bl	800d940 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 800fc0a:	69f8      	ldr	r0, [r7, #28]
 800fc0c:	f7fe fc3c 	bl	800e488 <tcp_abort>
            goto aborted;
 800fc10:	e078      	b.n	800fd04 <tcp_input+0x73c>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 800fc12:	69fb      	ldr	r3, [r7, #28]
 800fc14:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800fc18:	2b00      	cmp	r3, #0
 800fc1a:	d00c      	beq.n	800fc36 <tcp_input+0x66e>
 800fc1c:	69fb      	ldr	r3, [r7, #28]
 800fc1e:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800fc22:	69fb      	ldr	r3, [r7, #28]
 800fc24:	6918      	ldr	r0, [r3, #16]
 800fc26:	4b62      	ldr	r3, [pc, #392]	; (800fdb0 <tcp_input+0x7e8>)
 800fc28:	681a      	ldr	r2, [r3, #0]
 800fc2a:	2300      	movs	r3, #0
 800fc2c:	69f9      	ldr	r1, [r7, #28]
 800fc2e:	47a0      	blx	r4
 800fc30:	4603      	mov	r3, r0
 800fc32:	74fb      	strb	r3, [r7, #19]
 800fc34:	e008      	b.n	800fc48 <tcp_input+0x680>
 800fc36:	4b5e      	ldr	r3, [pc, #376]	; (800fdb0 <tcp_input+0x7e8>)
 800fc38:	681a      	ldr	r2, [r3, #0]
 800fc3a:	2300      	movs	r3, #0
 800fc3c:	69f9      	ldr	r1, [r7, #28]
 800fc3e:	2000      	movs	r0, #0
 800fc40:	f7ff f952 	bl	800eee8 <tcp_recv_null>
 800fc44:	4603      	mov	r3, r0
 800fc46:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 800fc48:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800fc4c:	f113 0f0d 	cmn.w	r3, #13
 800fc50:	d053      	beq.n	800fcfa <tcp_input+0x732>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 800fc52:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800fc56:	2b00      	cmp	r3, #0
 800fc58:	d003      	beq.n	800fc62 <tcp_input+0x69a>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 800fc5a:	4b55      	ldr	r3, [pc, #340]	; (800fdb0 <tcp_input+0x7e8>)
 800fc5c:	681a      	ldr	r2, [r3, #0]
 800fc5e:	69fb      	ldr	r3, [r7, #28]
 800fc60:	679a      	str	r2, [r3, #120]	; 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 800fc62:	4b50      	ldr	r3, [pc, #320]	; (800fda4 <tcp_input+0x7dc>)
 800fc64:	781b      	ldrb	r3, [r3, #0]
 800fc66:	f003 0320 	and.w	r3, r3, #32
 800fc6a:	2b00      	cmp	r3, #0
 800fc6c:	d030      	beq.n	800fcd0 <tcp_input+0x708>
          if (pcb->refused_data != NULL) {
 800fc6e:	69fb      	ldr	r3, [r7, #28]
 800fc70:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800fc72:	2b00      	cmp	r3, #0
 800fc74:	d009      	beq.n	800fc8a <tcp_input+0x6c2>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 800fc76:	69fb      	ldr	r3, [r7, #28]
 800fc78:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800fc7a:	7b5a      	ldrb	r2, [r3, #13]
 800fc7c:	69fb      	ldr	r3, [r7, #28]
 800fc7e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800fc80:	f042 0220 	orr.w	r2, r2, #32
 800fc84:	b2d2      	uxtb	r2, r2
 800fc86:	735a      	strb	r2, [r3, #13]
 800fc88:	e022      	b.n	800fcd0 <tcp_input+0x708>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800fc8a:	69fb      	ldr	r3, [r7, #28]
 800fc8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800fc8e:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 800fc92:	d005      	beq.n	800fca0 <tcp_input+0x6d8>
              pcb->rcv_wnd++;
 800fc94:	69fb      	ldr	r3, [r7, #28]
 800fc96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800fc98:	3301      	adds	r3, #1
 800fc9a:	b29a      	uxth	r2, r3
 800fc9c:	69fb      	ldr	r3, [r7, #28]
 800fc9e:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 800fca0:	69fb      	ldr	r3, [r7, #28]
 800fca2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800fca6:	2b00      	cmp	r3, #0
 800fca8:	d00b      	beq.n	800fcc2 <tcp_input+0x6fa>
 800fcaa:	69fb      	ldr	r3, [r7, #28]
 800fcac:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800fcb0:	69fb      	ldr	r3, [r7, #28]
 800fcb2:	6918      	ldr	r0, [r3, #16]
 800fcb4:	2300      	movs	r3, #0
 800fcb6:	2200      	movs	r2, #0
 800fcb8:	69f9      	ldr	r1, [r7, #28]
 800fcba:	47a0      	blx	r4
 800fcbc:	4603      	mov	r3, r0
 800fcbe:	74fb      	strb	r3, [r7, #19]
 800fcc0:	e001      	b.n	800fcc6 <tcp_input+0x6fe>
 800fcc2:	2300      	movs	r3, #0
 800fcc4:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800fcc6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800fcca:	f113 0f0d 	cmn.w	r3, #13
 800fcce:	d016      	beq.n	800fcfe <tcp_input+0x736>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 800fcd0:	4b33      	ldr	r3, [pc, #204]	; (800fda0 <tcp_input+0x7d8>)
 800fcd2:	2200      	movs	r2, #0
 800fcd4:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 800fcd6:	69f8      	ldr	r0, [r7, #28]
 800fcd8:	f000 f880 	bl	800fddc <tcp_input_delayed_close>
 800fcdc:	4603      	mov	r3, r0
 800fcde:	2b00      	cmp	r3, #0
 800fce0:	d10f      	bne.n	800fd02 <tcp_input+0x73a>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 800fce2:	69f8      	ldr	r0, [r7, #28]
 800fce4:	f002 fab8 	bl	8012258 <tcp_output>
 800fce8:	e00c      	b.n	800fd04 <tcp_input+0x73c>
        goto aborted;
 800fcea:	bf00      	nop
 800fcec:	e00a      	b.n	800fd04 <tcp_input+0x73c>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 800fcee:	bf00      	nop
 800fcf0:	e008      	b.n	800fd04 <tcp_input+0x73c>
              goto aborted;
 800fcf2:	bf00      	nop
 800fcf4:	e006      	b.n	800fd04 <tcp_input+0x73c>
          goto aborted;
 800fcf6:	bf00      	nop
 800fcf8:	e004      	b.n	800fd04 <tcp_input+0x73c>
            goto aborted;
 800fcfa:	bf00      	nop
 800fcfc:	e002      	b.n	800fd04 <tcp_input+0x73c>
              goto aborted;
 800fcfe:	bf00      	nop
 800fd00:	e000      	b.n	800fd04 <tcp_input+0x73c>
          goto aborted;
 800fd02:	bf00      	nop
    tcp_input_pcb = NULL;
 800fd04:	4b26      	ldr	r3, [pc, #152]	; (800fda0 <tcp_input+0x7d8>)
 800fd06:	2200      	movs	r2, #0
 800fd08:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 800fd0a:	4b29      	ldr	r3, [pc, #164]	; (800fdb0 <tcp_input+0x7e8>)
 800fd0c:	2200      	movs	r2, #0
 800fd0e:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 800fd10:	4b2b      	ldr	r3, [pc, #172]	; (800fdc0 <tcp_input+0x7f8>)
 800fd12:	685b      	ldr	r3, [r3, #4]
 800fd14:	2b00      	cmp	r3, #0
 800fd16:	d03f      	beq.n	800fd98 <tcp_input+0x7d0>
      pbuf_free(inseg.p);
 800fd18:	4b29      	ldr	r3, [pc, #164]	; (800fdc0 <tcp_input+0x7f8>)
 800fd1a:	685b      	ldr	r3, [r3, #4]
 800fd1c:	4618      	mov	r0, r3
 800fd1e:	f7fd fe0f 	bl	800d940 <pbuf_free>
      inseg.p = NULL;
 800fd22:	4b27      	ldr	r3, [pc, #156]	; (800fdc0 <tcp_input+0x7f8>)
 800fd24:	2200      	movs	r2, #0
 800fd26:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 800fd28:	e036      	b.n	800fd98 <tcp_input+0x7d0>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 800fd2a:	4b26      	ldr	r3, [pc, #152]	; (800fdc4 <tcp_input+0x7fc>)
 800fd2c:	681b      	ldr	r3, [r3, #0]
 800fd2e:	899b      	ldrh	r3, [r3, #12]
 800fd30:	b29b      	uxth	r3, r3
 800fd32:	4618      	mov	r0, r3
 800fd34:	f7fc fa4c 	bl	800c1d0 <lwip_htons>
 800fd38:	4603      	mov	r3, r0
 800fd3a:	b2db      	uxtb	r3, r3
 800fd3c:	f003 0304 	and.w	r3, r3, #4
 800fd40:	2b00      	cmp	r3, #0
 800fd42:	d118      	bne.n	800fd76 <tcp_input+0x7ae>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fd44:	4b20      	ldr	r3, [pc, #128]	; (800fdc8 <tcp_input+0x800>)
 800fd46:	6819      	ldr	r1, [r3, #0]
 800fd48:	4b20      	ldr	r3, [pc, #128]	; (800fdcc <tcp_input+0x804>)
 800fd4a:	881b      	ldrh	r3, [r3, #0]
 800fd4c:	461a      	mov	r2, r3
 800fd4e:	4b20      	ldr	r3, [pc, #128]	; (800fdd0 <tcp_input+0x808>)
 800fd50:	681b      	ldr	r3, [r3, #0]
 800fd52:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800fd54:	4b1b      	ldr	r3, [pc, #108]	; (800fdc4 <tcp_input+0x7fc>)
 800fd56:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fd58:	885b      	ldrh	r3, [r3, #2]
 800fd5a:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800fd5c:	4a19      	ldr	r2, [pc, #100]	; (800fdc4 <tcp_input+0x7fc>)
 800fd5e:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fd60:	8812      	ldrh	r2, [r2, #0]
 800fd62:	b292      	uxth	r2, r2
 800fd64:	9202      	str	r2, [sp, #8]
 800fd66:	9301      	str	r3, [sp, #4]
 800fd68:	4b1a      	ldr	r3, [pc, #104]	; (800fdd4 <tcp_input+0x80c>)
 800fd6a:	9300      	str	r3, [sp, #0]
 800fd6c:	4b1a      	ldr	r3, [pc, #104]	; (800fdd8 <tcp_input+0x810>)
 800fd6e:	4602      	mov	r2, r0
 800fd70:	2000      	movs	r0, #0
 800fd72:	f003 f825 	bl	8012dc0 <tcp_rst>
    pbuf_free(p);
 800fd76:	6878      	ldr	r0, [r7, #4]
 800fd78:	f7fd fde2 	bl	800d940 <pbuf_free>
  return;
 800fd7c:	e00c      	b.n	800fd98 <tcp_input+0x7d0>
    goto dropped;
 800fd7e:	bf00      	nop
 800fd80:	e006      	b.n	800fd90 <tcp_input+0x7c8>
    goto dropped;
 800fd82:	bf00      	nop
 800fd84:	e004      	b.n	800fd90 <tcp_input+0x7c8>
    goto dropped;
 800fd86:	bf00      	nop
 800fd88:	e002      	b.n	800fd90 <tcp_input+0x7c8>
      goto dropped;
 800fd8a:	bf00      	nop
 800fd8c:	e000      	b.n	800fd90 <tcp_input+0x7c8>
      goto dropped;
 800fd8e:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 800fd90:	6878      	ldr	r0, [r7, #4]
 800fd92:	f7fd fdd5 	bl	800d940 <pbuf_free>
 800fd96:	e000      	b.n	800fd9a <tcp_input+0x7d2>
  return;
 800fd98:	bf00      	nop
}
 800fd9a:	3724      	adds	r7, #36	; 0x24
 800fd9c:	46bd      	mov	sp, r7
 800fd9e:	bd90      	pop	{r4, r7, pc}
 800fda0:	2000be3c 	.word	0x2000be3c
 800fda4:	20004b41 	.word	0x20004b41
 800fda8:	2000be28 	.word	0x2000be28
 800fdac:	20004b3c 	.word	0x20004b3c
 800fdb0:	20004b44 	.word	0x20004b44
 800fdb4:	0801ac1c 	.word	0x0801ac1c
 800fdb8:	0801add0 	.word	0x0801add0
 800fdbc:	0801ac68 	.word	0x0801ac68
 800fdc0:	20004b14 	.word	0x20004b14
 800fdc4:	20004b24 	.word	0x20004b24
 800fdc8:	20004b38 	.word	0x20004b38
 800fdcc:	20004b3e 	.word	0x20004b3e
 800fdd0:	20004b34 	.word	0x20004b34
 800fdd4:	20008704 	.word	0x20008704
 800fdd8:	20008708 	.word	0x20008708

0800fddc <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 800fddc:	b580      	push	{r7, lr}
 800fdde:	b082      	sub	sp, #8
 800fde0:	af00      	add	r7, sp, #0
 800fde2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 800fde4:	687b      	ldr	r3, [r7, #4]
 800fde6:	2b00      	cmp	r3, #0
 800fde8:	d106      	bne.n	800fdf8 <tcp_input_delayed_close+0x1c>
 800fdea:	4b17      	ldr	r3, [pc, #92]	; (800fe48 <tcp_input_delayed_close+0x6c>)
 800fdec:	f240 225a 	movw	r2, #602	; 0x25a
 800fdf0:	4916      	ldr	r1, [pc, #88]	; (800fe4c <tcp_input_delayed_close+0x70>)
 800fdf2:	4817      	ldr	r0, [pc, #92]	; (800fe50 <tcp_input_delayed_close+0x74>)
 800fdf4:	f008 fbde 	bl	80185b4 <iprintf>

  if (recv_flags & TF_CLOSED) {
 800fdf8:	4b16      	ldr	r3, [pc, #88]	; (800fe54 <tcp_input_delayed_close+0x78>)
 800fdfa:	781b      	ldrb	r3, [r3, #0]
 800fdfc:	f003 0310 	and.w	r3, r3, #16
 800fe00:	2b00      	cmp	r3, #0
 800fe02:	d01c      	beq.n	800fe3e <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 800fe04:	687b      	ldr	r3, [r7, #4]
 800fe06:	8b5b      	ldrh	r3, [r3, #26]
 800fe08:	f003 0310 	and.w	r3, r3, #16
 800fe0c:	2b00      	cmp	r3, #0
 800fe0e:	d10d      	bne.n	800fe2c <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 800fe10:	687b      	ldr	r3, [r7, #4]
 800fe12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800fe16:	2b00      	cmp	r3, #0
 800fe18:	d008      	beq.n	800fe2c <tcp_input_delayed_close+0x50>
 800fe1a:	687b      	ldr	r3, [r7, #4]
 800fe1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800fe20:	687a      	ldr	r2, [r7, #4]
 800fe22:	6912      	ldr	r2, [r2, #16]
 800fe24:	f06f 010e 	mvn.w	r1, #14
 800fe28:	4610      	mov	r0, r2
 800fe2a:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800fe2c:	6879      	ldr	r1, [r7, #4]
 800fe2e:	480a      	ldr	r0, [pc, #40]	; (800fe58 <tcp_input_delayed_close+0x7c>)
 800fe30:	f7ff fa52 	bl	800f2d8 <tcp_pcb_remove>
    tcp_free(pcb);
 800fe34:	6878      	ldr	r0, [r7, #4]
 800fe36:	f7fe f83f 	bl	800deb8 <tcp_free>
    return 1;
 800fe3a:	2301      	movs	r3, #1
 800fe3c:	e000      	b.n	800fe40 <tcp_input_delayed_close+0x64>
  }
  return 0;
 800fe3e:	2300      	movs	r3, #0
}
 800fe40:	4618      	mov	r0, r3
 800fe42:	3708      	adds	r7, #8
 800fe44:	46bd      	mov	sp, r7
 800fe46:	bd80      	pop	{r7, pc}
 800fe48:	0801ac1c 	.word	0x0801ac1c
 800fe4c:	0801adec 	.word	0x0801adec
 800fe50:	0801ac68 	.word	0x0801ac68
 800fe54:	20004b41 	.word	0x20004b41
 800fe58:	2000be28 	.word	0x2000be28

0800fe5c <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 800fe5c:	b590      	push	{r4, r7, lr}
 800fe5e:	b08b      	sub	sp, #44	; 0x2c
 800fe60:	af04      	add	r7, sp, #16
 800fe62:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 800fe64:	4b6f      	ldr	r3, [pc, #444]	; (8010024 <tcp_listen_input+0x1c8>)
 800fe66:	781b      	ldrb	r3, [r3, #0]
 800fe68:	f003 0304 	and.w	r3, r3, #4
 800fe6c:	2b00      	cmp	r3, #0
 800fe6e:	f040 80d2 	bne.w	8010016 <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 800fe72:	687b      	ldr	r3, [r7, #4]
 800fe74:	2b00      	cmp	r3, #0
 800fe76:	d106      	bne.n	800fe86 <tcp_listen_input+0x2a>
 800fe78:	4b6b      	ldr	r3, [pc, #428]	; (8010028 <tcp_listen_input+0x1cc>)
 800fe7a:	f240 2281 	movw	r2, #641	; 0x281
 800fe7e:	496b      	ldr	r1, [pc, #428]	; (801002c <tcp_listen_input+0x1d0>)
 800fe80:	486b      	ldr	r0, [pc, #428]	; (8010030 <tcp_listen_input+0x1d4>)
 800fe82:	f008 fb97 	bl	80185b4 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 800fe86:	4b67      	ldr	r3, [pc, #412]	; (8010024 <tcp_listen_input+0x1c8>)
 800fe88:	781b      	ldrb	r3, [r3, #0]
 800fe8a:	f003 0310 	and.w	r3, r3, #16
 800fe8e:	2b00      	cmp	r3, #0
 800fe90:	d019      	beq.n	800fec6 <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fe92:	4b68      	ldr	r3, [pc, #416]	; (8010034 <tcp_listen_input+0x1d8>)
 800fe94:	6819      	ldr	r1, [r3, #0]
 800fe96:	4b68      	ldr	r3, [pc, #416]	; (8010038 <tcp_listen_input+0x1dc>)
 800fe98:	881b      	ldrh	r3, [r3, #0]
 800fe9a:	461a      	mov	r2, r3
 800fe9c:	4b67      	ldr	r3, [pc, #412]	; (801003c <tcp_listen_input+0x1e0>)
 800fe9e:	681b      	ldr	r3, [r3, #0]
 800fea0:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800fea2:	4b67      	ldr	r3, [pc, #412]	; (8010040 <tcp_listen_input+0x1e4>)
 800fea4:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fea6:	885b      	ldrh	r3, [r3, #2]
 800fea8:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800feaa:	4a65      	ldr	r2, [pc, #404]	; (8010040 <tcp_listen_input+0x1e4>)
 800feac:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800feae:	8812      	ldrh	r2, [r2, #0]
 800feb0:	b292      	uxth	r2, r2
 800feb2:	9202      	str	r2, [sp, #8]
 800feb4:	9301      	str	r3, [sp, #4]
 800feb6:	4b63      	ldr	r3, [pc, #396]	; (8010044 <tcp_listen_input+0x1e8>)
 800feb8:	9300      	str	r3, [sp, #0]
 800feba:	4b63      	ldr	r3, [pc, #396]	; (8010048 <tcp_listen_input+0x1ec>)
 800febc:	4602      	mov	r2, r0
 800febe:	6878      	ldr	r0, [r7, #4]
 800fec0:	f002 ff7e 	bl	8012dc0 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 800fec4:	e0a9      	b.n	801001a <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 800fec6:	4b57      	ldr	r3, [pc, #348]	; (8010024 <tcp_listen_input+0x1c8>)
 800fec8:	781b      	ldrb	r3, [r3, #0]
 800feca:	f003 0302 	and.w	r3, r3, #2
 800fece:	2b00      	cmp	r3, #0
 800fed0:	f000 80a3 	beq.w	801001a <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 800fed4:	687b      	ldr	r3, [r7, #4]
 800fed6:	7d5b      	ldrb	r3, [r3, #21]
 800fed8:	4618      	mov	r0, r3
 800feda:	f7ff f929 	bl	800f130 <tcp_alloc>
 800fede:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 800fee0:	697b      	ldr	r3, [r7, #20]
 800fee2:	2b00      	cmp	r3, #0
 800fee4:	d111      	bne.n	800ff0a <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800fee6:	687b      	ldr	r3, [r7, #4]
 800fee8:	699b      	ldr	r3, [r3, #24]
 800feea:	2b00      	cmp	r3, #0
 800feec:	d00a      	beq.n	800ff04 <tcp_listen_input+0xa8>
 800feee:	687b      	ldr	r3, [r7, #4]
 800fef0:	699b      	ldr	r3, [r3, #24]
 800fef2:	687a      	ldr	r2, [r7, #4]
 800fef4:	6910      	ldr	r0, [r2, #16]
 800fef6:	f04f 32ff 	mov.w	r2, #4294967295
 800fefa:	2100      	movs	r1, #0
 800fefc:	4798      	blx	r3
 800fefe:	4603      	mov	r3, r0
 800ff00:	73bb      	strb	r3, [r7, #14]
      return;
 800ff02:	e08b      	b.n	801001c <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800ff04:	23f0      	movs	r3, #240	; 0xf0
 800ff06:	73bb      	strb	r3, [r7, #14]
      return;
 800ff08:	e088      	b.n	801001c <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 800ff0a:	4b50      	ldr	r3, [pc, #320]	; (801004c <tcp_listen_input+0x1f0>)
 800ff0c:	695a      	ldr	r2, [r3, #20]
 800ff0e:	697b      	ldr	r3, [r7, #20]
 800ff10:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 800ff12:	4b4e      	ldr	r3, [pc, #312]	; (801004c <tcp_listen_input+0x1f0>)
 800ff14:	691a      	ldr	r2, [r3, #16]
 800ff16:	697b      	ldr	r3, [r7, #20]
 800ff18:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 800ff1a:	687b      	ldr	r3, [r7, #4]
 800ff1c:	8ada      	ldrh	r2, [r3, #22]
 800ff1e:	697b      	ldr	r3, [r7, #20]
 800ff20:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 800ff22:	4b47      	ldr	r3, [pc, #284]	; (8010040 <tcp_listen_input+0x1e4>)
 800ff24:	681b      	ldr	r3, [r3, #0]
 800ff26:	881b      	ldrh	r3, [r3, #0]
 800ff28:	b29a      	uxth	r2, r3
 800ff2a:	697b      	ldr	r3, [r7, #20]
 800ff2c:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 800ff2e:	697b      	ldr	r3, [r7, #20]
 800ff30:	2203      	movs	r2, #3
 800ff32:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 800ff34:	4b41      	ldr	r3, [pc, #260]	; (801003c <tcp_listen_input+0x1e0>)
 800ff36:	681b      	ldr	r3, [r3, #0]
 800ff38:	1c5a      	adds	r2, r3, #1
 800ff3a:	697b      	ldr	r3, [r7, #20]
 800ff3c:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 800ff3e:	697b      	ldr	r3, [r7, #20]
 800ff40:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ff42:	697b      	ldr	r3, [r7, #20]
 800ff44:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 800ff46:	6978      	ldr	r0, [r7, #20]
 800ff48:	f7ff fa5a 	bl	800f400 <tcp_next_iss>
 800ff4c:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 800ff4e:	697b      	ldr	r3, [r7, #20]
 800ff50:	693a      	ldr	r2, [r7, #16]
 800ff52:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_nxt = iss;
 800ff54:	697b      	ldr	r3, [r7, #20]
 800ff56:	693a      	ldr	r2, [r7, #16]
 800ff58:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->lastack = iss;
 800ff5a:	697b      	ldr	r3, [r7, #20]
 800ff5c:	693a      	ldr	r2, [r7, #16]
 800ff5e:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 800ff60:	697b      	ldr	r3, [r7, #20]
 800ff62:	693a      	ldr	r2, [r7, #16]
 800ff64:	65da      	str	r2, [r3, #92]	; 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 800ff66:	4b35      	ldr	r3, [pc, #212]	; (801003c <tcp_listen_input+0x1e0>)
 800ff68:	681b      	ldr	r3, [r3, #0]
 800ff6a:	1e5a      	subs	r2, r3, #1
 800ff6c:	697b      	ldr	r3, [r7, #20]
 800ff6e:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 800ff70:	687b      	ldr	r3, [r7, #4]
 800ff72:	691a      	ldr	r2, [r3, #16]
 800ff74:	697b      	ldr	r3, [r7, #20]
 800ff76:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 800ff78:	697b      	ldr	r3, [r7, #20]
 800ff7a:	687a      	ldr	r2, [r7, #4]
 800ff7c:	67da      	str	r2, [r3, #124]	; 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 800ff7e:	687b      	ldr	r3, [r7, #4]
 800ff80:	7a5b      	ldrb	r3, [r3, #9]
 800ff82:	f003 030c 	and.w	r3, r3, #12
 800ff86:	b2da      	uxtb	r2, r3
 800ff88:	697b      	ldr	r3, [r7, #20]
 800ff8a:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 800ff8c:	687b      	ldr	r3, [r7, #4]
 800ff8e:	7a1a      	ldrb	r2, [r3, #8]
 800ff90:	697b      	ldr	r3, [r7, #20]
 800ff92:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 800ff94:	4b2e      	ldr	r3, [pc, #184]	; (8010050 <tcp_listen_input+0x1f4>)
 800ff96:	681a      	ldr	r2, [r3, #0]
 800ff98:	697b      	ldr	r3, [r7, #20]
 800ff9a:	60da      	str	r2, [r3, #12]
 800ff9c:	4a2c      	ldr	r2, [pc, #176]	; (8010050 <tcp_listen_input+0x1f4>)
 800ff9e:	697b      	ldr	r3, [r7, #20]
 800ffa0:	6013      	str	r3, [r2, #0]
 800ffa2:	f003 f8cf 	bl	8013144 <tcp_timer_needed>
 800ffa6:	4b2b      	ldr	r3, [pc, #172]	; (8010054 <tcp_listen_input+0x1f8>)
 800ffa8:	2201      	movs	r2, #1
 800ffaa:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 800ffac:	6978      	ldr	r0, [r7, #20]
 800ffae:	f001 fd8d 	bl	8011acc <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 800ffb2:	4b23      	ldr	r3, [pc, #140]	; (8010040 <tcp_listen_input+0x1e4>)
 800ffb4:	681b      	ldr	r3, [r3, #0]
 800ffb6:	89db      	ldrh	r3, [r3, #14]
 800ffb8:	b29a      	uxth	r2, r3
 800ffba:	697b      	ldr	r3, [r7, #20]
 800ffbc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 800ffc0:	697b      	ldr	r3, [r7, #20]
 800ffc2:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 800ffc6:	697b      	ldr	r3, [r7, #20]
 800ffc8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 800ffcc:	697b      	ldr	r3, [r7, #20]
 800ffce:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 800ffd0:	697b      	ldr	r3, [r7, #20]
 800ffd2:	3304      	adds	r3, #4
 800ffd4:	4618      	mov	r0, r3
 800ffd6:	f006 fe5b 	bl	8016c90 <ip4_route>
 800ffda:	4601      	mov	r1, r0
 800ffdc:	697b      	ldr	r3, [r7, #20]
 800ffde:	3304      	adds	r3, #4
 800ffe0:	461a      	mov	r2, r3
 800ffe2:	4620      	mov	r0, r4
 800ffe4:	f7ff fa32 	bl	800f44c <tcp_eff_send_mss_netif>
 800ffe8:	4603      	mov	r3, r0
 800ffea:	461a      	mov	r2, r3
 800ffec:	697b      	ldr	r3, [r7, #20]
 800ffee:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 800fff0:	2112      	movs	r1, #18
 800fff2:	6978      	ldr	r0, [r7, #20]
 800fff4:	f002 f842 	bl	801207c <tcp_enqueue_flags>
 800fff8:	4603      	mov	r3, r0
 800fffa:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 800fffc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010000:	2b00      	cmp	r3, #0
 8010002:	d004      	beq.n	801000e <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 8010004:	2100      	movs	r1, #0
 8010006:	6978      	ldr	r0, [r7, #20]
 8010008:	f7fe f980 	bl	800e30c <tcp_abandon>
      return;
 801000c:	e006      	b.n	801001c <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 801000e:	6978      	ldr	r0, [r7, #20]
 8010010:	f002 f922 	bl	8012258 <tcp_output>
  return;
 8010014:	e001      	b.n	801001a <tcp_listen_input+0x1be>
    return;
 8010016:	bf00      	nop
 8010018:	e000      	b.n	801001c <tcp_listen_input+0x1c0>
  return;
 801001a:	bf00      	nop
}
 801001c:	371c      	adds	r7, #28
 801001e:	46bd      	mov	sp, r7
 8010020:	bd90      	pop	{r4, r7, pc}
 8010022:	bf00      	nop
 8010024:	20004b40 	.word	0x20004b40
 8010028:	0801ac1c 	.word	0x0801ac1c
 801002c:	0801ae14 	.word	0x0801ae14
 8010030:	0801ac68 	.word	0x0801ac68
 8010034:	20004b38 	.word	0x20004b38
 8010038:	20004b3e 	.word	0x20004b3e
 801003c:	20004b34 	.word	0x20004b34
 8010040:	20004b24 	.word	0x20004b24
 8010044:	20008704 	.word	0x20008704
 8010048:	20008708 	.word	0x20008708
 801004c:	200086f4 	.word	0x200086f4
 8010050:	2000be28 	.word	0x2000be28
 8010054:	2000be24 	.word	0x2000be24

08010058 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 8010058:	b580      	push	{r7, lr}
 801005a:	b086      	sub	sp, #24
 801005c:	af04      	add	r7, sp, #16
 801005e:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 8010060:	4b2f      	ldr	r3, [pc, #188]	; (8010120 <tcp_timewait_input+0xc8>)
 8010062:	781b      	ldrb	r3, [r3, #0]
 8010064:	f003 0304 	and.w	r3, r3, #4
 8010068:	2b00      	cmp	r3, #0
 801006a:	d153      	bne.n	8010114 <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 801006c:	687b      	ldr	r3, [r7, #4]
 801006e:	2b00      	cmp	r3, #0
 8010070:	d106      	bne.n	8010080 <tcp_timewait_input+0x28>
 8010072:	4b2c      	ldr	r3, [pc, #176]	; (8010124 <tcp_timewait_input+0xcc>)
 8010074:	f240 22ee 	movw	r2, #750	; 0x2ee
 8010078:	492b      	ldr	r1, [pc, #172]	; (8010128 <tcp_timewait_input+0xd0>)
 801007a:	482c      	ldr	r0, [pc, #176]	; (801012c <tcp_timewait_input+0xd4>)
 801007c:	f008 fa9a 	bl	80185b4 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 8010080:	4b27      	ldr	r3, [pc, #156]	; (8010120 <tcp_timewait_input+0xc8>)
 8010082:	781b      	ldrb	r3, [r3, #0]
 8010084:	f003 0302 	and.w	r3, r3, #2
 8010088:	2b00      	cmp	r3, #0
 801008a:	d02a      	beq.n	80100e2 <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 801008c:	4b28      	ldr	r3, [pc, #160]	; (8010130 <tcp_timewait_input+0xd8>)
 801008e:	681a      	ldr	r2, [r3, #0]
 8010090:	687b      	ldr	r3, [r7, #4]
 8010092:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010094:	1ad3      	subs	r3, r2, r3
 8010096:	2b00      	cmp	r3, #0
 8010098:	db2d      	blt.n	80100f6 <tcp_timewait_input+0x9e>
 801009a:	4b25      	ldr	r3, [pc, #148]	; (8010130 <tcp_timewait_input+0xd8>)
 801009c:	681a      	ldr	r2, [r3, #0]
 801009e:	687b      	ldr	r3, [r7, #4]
 80100a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80100a2:	6879      	ldr	r1, [r7, #4]
 80100a4:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80100a6:	440b      	add	r3, r1
 80100a8:	1ad3      	subs	r3, r2, r3
 80100aa:	2b00      	cmp	r3, #0
 80100ac:	dc23      	bgt.n	80100f6 <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80100ae:	4b21      	ldr	r3, [pc, #132]	; (8010134 <tcp_timewait_input+0xdc>)
 80100b0:	6819      	ldr	r1, [r3, #0]
 80100b2:	4b21      	ldr	r3, [pc, #132]	; (8010138 <tcp_timewait_input+0xe0>)
 80100b4:	881b      	ldrh	r3, [r3, #0]
 80100b6:	461a      	mov	r2, r3
 80100b8:	4b1d      	ldr	r3, [pc, #116]	; (8010130 <tcp_timewait_input+0xd8>)
 80100ba:	681b      	ldr	r3, [r3, #0]
 80100bc:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80100be:	4b1f      	ldr	r3, [pc, #124]	; (801013c <tcp_timewait_input+0xe4>)
 80100c0:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80100c2:	885b      	ldrh	r3, [r3, #2]
 80100c4:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80100c6:	4a1d      	ldr	r2, [pc, #116]	; (801013c <tcp_timewait_input+0xe4>)
 80100c8:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80100ca:	8812      	ldrh	r2, [r2, #0]
 80100cc:	b292      	uxth	r2, r2
 80100ce:	9202      	str	r2, [sp, #8]
 80100d0:	9301      	str	r3, [sp, #4]
 80100d2:	4b1b      	ldr	r3, [pc, #108]	; (8010140 <tcp_timewait_input+0xe8>)
 80100d4:	9300      	str	r3, [sp, #0]
 80100d6:	4b1b      	ldr	r3, [pc, #108]	; (8010144 <tcp_timewait_input+0xec>)
 80100d8:	4602      	mov	r2, r0
 80100da:	6878      	ldr	r0, [r7, #4]
 80100dc:	f002 fe70 	bl	8012dc0 <tcp_rst>
      return;
 80100e0:	e01b      	b.n	801011a <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 80100e2:	4b0f      	ldr	r3, [pc, #60]	; (8010120 <tcp_timewait_input+0xc8>)
 80100e4:	781b      	ldrb	r3, [r3, #0]
 80100e6:	f003 0301 	and.w	r3, r3, #1
 80100ea:	2b00      	cmp	r3, #0
 80100ec:	d003      	beq.n	80100f6 <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 80100ee:	4b16      	ldr	r3, [pc, #88]	; (8010148 <tcp_timewait_input+0xf0>)
 80100f0:	681a      	ldr	r2, [r3, #0]
 80100f2:	687b      	ldr	r3, [r7, #4]
 80100f4:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 80100f6:	4b10      	ldr	r3, [pc, #64]	; (8010138 <tcp_timewait_input+0xe0>)
 80100f8:	881b      	ldrh	r3, [r3, #0]
 80100fa:	2b00      	cmp	r3, #0
 80100fc:	d00c      	beq.n	8010118 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 80100fe:	687b      	ldr	r3, [r7, #4]
 8010100:	8b5b      	ldrh	r3, [r3, #26]
 8010102:	f043 0302 	orr.w	r3, r3, #2
 8010106:	b29a      	uxth	r2, r3
 8010108:	687b      	ldr	r3, [r7, #4]
 801010a:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 801010c:	6878      	ldr	r0, [r7, #4]
 801010e:	f002 f8a3 	bl	8012258 <tcp_output>
  }
  return;
 8010112:	e001      	b.n	8010118 <tcp_timewait_input+0xc0>
    return;
 8010114:	bf00      	nop
 8010116:	e000      	b.n	801011a <tcp_timewait_input+0xc2>
  return;
 8010118:	bf00      	nop
}
 801011a:	3708      	adds	r7, #8
 801011c:	46bd      	mov	sp, r7
 801011e:	bd80      	pop	{r7, pc}
 8010120:	20004b40 	.word	0x20004b40
 8010124:	0801ac1c 	.word	0x0801ac1c
 8010128:	0801ae34 	.word	0x0801ae34
 801012c:	0801ac68 	.word	0x0801ac68
 8010130:	20004b34 	.word	0x20004b34
 8010134:	20004b38 	.word	0x20004b38
 8010138:	20004b3e 	.word	0x20004b3e
 801013c:	20004b24 	.word	0x20004b24
 8010140:	20008704 	.word	0x20008704
 8010144:	20008708 	.word	0x20008708
 8010148:	2000be2c 	.word	0x2000be2c

0801014c <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 801014c:	b590      	push	{r4, r7, lr}
 801014e:	b08d      	sub	sp, #52	; 0x34
 8010150:	af04      	add	r7, sp, #16
 8010152:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 8010154:	2300      	movs	r3, #0
 8010156:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 8010158:	2300      	movs	r3, #0
 801015a:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 801015c:	687b      	ldr	r3, [r7, #4]
 801015e:	2b00      	cmp	r3, #0
 8010160:	d106      	bne.n	8010170 <tcp_process+0x24>
 8010162:	4ba5      	ldr	r3, [pc, #660]	; (80103f8 <tcp_process+0x2ac>)
 8010164:	f44f 7247 	mov.w	r2, #796	; 0x31c
 8010168:	49a4      	ldr	r1, [pc, #656]	; (80103fc <tcp_process+0x2b0>)
 801016a:	48a5      	ldr	r0, [pc, #660]	; (8010400 <tcp_process+0x2b4>)
 801016c:	f008 fa22 	bl	80185b4 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 8010170:	4ba4      	ldr	r3, [pc, #656]	; (8010404 <tcp_process+0x2b8>)
 8010172:	781b      	ldrb	r3, [r3, #0]
 8010174:	f003 0304 	and.w	r3, r3, #4
 8010178:	2b00      	cmp	r3, #0
 801017a:	d04e      	beq.n	801021a <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 801017c:	687b      	ldr	r3, [r7, #4]
 801017e:	7d1b      	ldrb	r3, [r3, #20]
 8010180:	2b02      	cmp	r3, #2
 8010182:	d108      	bne.n	8010196 <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 8010184:	687b      	ldr	r3, [r7, #4]
 8010186:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8010188:	4b9f      	ldr	r3, [pc, #636]	; (8010408 <tcp_process+0x2bc>)
 801018a:	681b      	ldr	r3, [r3, #0]
 801018c:	429a      	cmp	r2, r3
 801018e:	d123      	bne.n	80101d8 <tcp_process+0x8c>
        acceptable = 1;
 8010190:	2301      	movs	r3, #1
 8010192:	76fb      	strb	r3, [r7, #27]
 8010194:	e020      	b.n	80101d8 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 8010196:	687b      	ldr	r3, [r7, #4]
 8010198:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801019a:	4b9c      	ldr	r3, [pc, #624]	; (801040c <tcp_process+0x2c0>)
 801019c:	681b      	ldr	r3, [r3, #0]
 801019e:	429a      	cmp	r2, r3
 80101a0:	d102      	bne.n	80101a8 <tcp_process+0x5c>
        acceptable = 1;
 80101a2:	2301      	movs	r3, #1
 80101a4:	76fb      	strb	r3, [r7, #27]
 80101a6:	e017      	b.n	80101d8 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80101a8:	4b98      	ldr	r3, [pc, #608]	; (801040c <tcp_process+0x2c0>)
 80101aa:	681a      	ldr	r2, [r3, #0]
 80101ac:	687b      	ldr	r3, [r7, #4]
 80101ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80101b0:	1ad3      	subs	r3, r2, r3
 80101b2:	2b00      	cmp	r3, #0
 80101b4:	db10      	blt.n	80101d8 <tcp_process+0x8c>
 80101b6:	4b95      	ldr	r3, [pc, #596]	; (801040c <tcp_process+0x2c0>)
 80101b8:	681a      	ldr	r2, [r3, #0]
 80101ba:	687b      	ldr	r3, [r7, #4]
 80101bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80101be:	6879      	ldr	r1, [r7, #4]
 80101c0:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80101c2:	440b      	add	r3, r1
 80101c4:	1ad3      	subs	r3, r2, r3
 80101c6:	2b00      	cmp	r3, #0
 80101c8:	dc06      	bgt.n	80101d8 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 80101ca:	687b      	ldr	r3, [r7, #4]
 80101cc:	8b5b      	ldrh	r3, [r3, #26]
 80101ce:	f043 0302 	orr.w	r3, r3, #2
 80101d2:	b29a      	uxth	r2, r3
 80101d4:	687b      	ldr	r3, [r7, #4]
 80101d6:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 80101d8:	7efb      	ldrb	r3, [r7, #27]
 80101da:	2b00      	cmp	r3, #0
 80101dc:	d01b      	beq.n	8010216 <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 80101de:	687b      	ldr	r3, [r7, #4]
 80101e0:	7d1b      	ldrb	r3, [r3, #20]
 80101e2:	2b00      	cmp	r3, #0
 80101e4:	d106      	bne.n	80101f4 <tcp_process+0xa8>
 80101e6:	4b84      	ldr	r3, [pc, #528]	; (80103f8 <tcp_process+0x2ac>)
 80101e8:	f44f 724e 	mov.w	r2, #824	; 0x338
 80101ec:	4988      	ldr	r1, [pc, #544]	; (8010410 <tcp_process+0x2c4>)
 80101ee:	4884      	ldr	r0, [pc, #528]	; (8010400 <tcp_process+0x2b4>)
 80101f0:	f008 f9e0 	bl	80185b4 <iprintf>
      recv_flags |= TF_RESET;
 80101f4:	4b87      	ldr	r3, [pc, #540]	; (8010414 <tcp_process+0x2c8>)
 80101f6:	781b      	ldrb	r3, [r3, #0]
 80101f8:	f043 0308 	orr.w	r3, r3, #8
 80101fc:	b2da      	uxtb	r2, r3
 80101fe:	4b85      	ldr	r3, [pc, #532]	; (8010414 <tcp_process+0x2c8>)
 8010200:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 8010202:	687b      	ldr	r3, [r7, #4]
 8010204:	8b5b      	ldrh	r3, [r3, #26]
 8010206:	f023 0301 	bic.w	r3, r3, #1
 801020a:	b29a      	uxth	r2, r3
 801020c:	687b      	ldr	r3, [r7, #4]
 801020e:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 8010210:	f06f 030d 	mvn.w	r3, #13
 8010214:	e37a      	b.n	801090c <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 8010216:	2300      	movs	r3, #0
 8010218:	e378      	b.n	801090c <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 801021a:	4b7a      	ldr	r3, [pc, #488]	; (8010404 <tcp_process+0x2b8>)
 801021c:	781b      	ldrb	r3, [r3, #0]
 801021e:	f003 0302 	and.w	r3, r3, #2
 8010222:	2b00      	cmp	r3, #0
 8010224:	d010      	beq.n	8010248 <tcp_process+0xfc>
 8010226:	687b      	ldr	r3, [r7, #4]
 8010228:	7d1b      	ldrb	r3, [r3, #20]
 801022a:	2b02      	cmp	r3, #2
 801022c:	d00c      	beq.n	8010248 <tcp_process+0xfc>
 801022e:	687b      	ldr	r3, [r7, #4]
 8010230:	7d1b      	ldrb	r3, [r3, #20]
 8010232:	2b03      	cmp	r3, #3
 8010234:	d008      	beq.n	8010248 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 8010236:	687b      	ldr	r3, [r7, #4]
 8010238:	8b5b      	ldrh	r3, [r3, #26]
 801023a:	f043 0302 	orr.w	r3, r3, #2
 801023e:	b29a      	uxth	r2, r3
 8010240:	687b      	ldr	r3, [r7, #4]
 8010242:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 8010244:	2300      	movs	r3, #0
 8010246:	e361      	b.n	801090c <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 8010248:	687b      	ldr	r3, [r7, #4]
 801024a:	8b5b      	ldrh	r3, [r3, #26]
 801024c:	f003 0310 	and.w	r3, r3, #16
 8010250:	2b00      	cmp	r3, #0
 8010252:	d103      	bne.n	801025c <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 8010254:	4b70      	ldr	r3, [pc, #448]	; (8010418 <tcp_process+0x2cc>)
 8010256:	681a      	ldr	r2, [r3, #0]
 8010258:	687b      	ldr	r3, [r7, #4]
 801025a:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 801025c:	687b      	ldr	r3, [r7, #4]
 801025e:	2200      	movs	r2, #0
 8010260:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
  pcb->persist_probe = 0;
 8010264:	687b      	ldr	r3, [r7, #4]
 8010266:	2200      	movs	r2, #0
 8010268:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a

  tcp_parseopt(pcb);
 801026c:	6878      	ldr	r0, [r7, #4]
 801026e:	f001 fc2d 	bl	8011acc <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 8010272:	687b      	ldr	r3, [r7, #4]
 8010274:	7d1b      	ldrb	r3, [r3, #20]
 8010276:	3b02      	subs	r3, #2
 8010278:	2b07      	cmp	r3, #7
 801027a:	f200 8337 	bhi.w	80108ec <tcp_process+0x7a0>
 801027e:	a201      	add	r2, pc, #4	; (adr r2, 8010284 <tcp_process+0x138>)
 8010280:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010284:	080102a5 	.word	0x080102a5
 8010288:	080104d5 	.word	0x080104d5
 801028c:	0801064d 	.word	0x0801064d
 8010290:	08010677 	.word	0x08010677
 8010294:	0801079b 	.word	0x0801079b
 8010298:	0801064d 	.word	0x0801064d
 801029c:	08010827 	.word	0x08010827
 80102a0:	080108b7 	.word	0x080108b7
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 80102a4:	4b57      	ldr	r3, [pc, #348]	; (8010404 <tcp_process+0x2b8>)
 80102a6:	781b      	ldrb	r3, [r3, #0]
 80102a8:	f003 0310 	and.w	r3, r3, #16
 80102ac:	2b00      	cmp	r3, #0
 80102ae:	f000 80e4 	beq.w	801047a <tcp_process+0x32e>
 80102b2:	4b54      	ldr	r3, [pc, #336]	; (8010404 <tcp_process+0x2b8>)
 80102b4:	781b      	ldrb	r3, [r3, #0]
 80102b6:	f003 0302 	and.w	r3, r3, #2
 80102ba:	2b00      	cmp	r3, #0
 80102bc:	f000 80dd 	beq.w	801047a <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 80102c0:	687b      	ldr	r3, [r7, #4]
 80102c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80102c4:	1c5a      	adds	r2, r3, #1
 80102c6:	4b50      	ldr	r3, [pc, #320]	; (8010408 <tcp_process+0x2bc>)
 80102c8:	681b      	ldr	r3, [r3, #0]
 80102ca:	429a      	cmp	r2, r3
 80102cc:	f040 80d5 	bne.w	801047a <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 80102d0:	4b4e      	ldr	r3, [pc, #312]	; (801040c <tcp_process+0x2c0>)
 80102d2:	681b      	ldr	r3, [r3, #0]
 80102d4:	1c5a      	adds	r2, r3, #1
 80102d6:	687b      	ldr	r3, [r7, #4]
 80102d8:	625a      	str	r2, [r3, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 80102da:	687b      	ldr	r3, [r7, #4]
 80102dc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80102de:	687b      	ldr	r3, [r7, #4]
 80102e0:	62da      	str	r2, [r3, #44]	; 0x2c
        pcb->lastack = ackno;
 80102e2:	4b49      	ldr	r3, [pc, #292]	; (8010408 <tcp_process+0x2bc>)
 80102e4:	681a      	ldr	r2, [r3, #0]
 80102e6:	687b      	ldr	r3, [r7, #4]
 80102e8:	645a      	str	r2, [r3, #68]	; 0x44
        pcb->snd_wnd = tcphdr->wnd;
 80102ea:	4b4c      	ldr	r3, [pc, #304]	; (801041c <tcp_process+0x2d0>)
 80102ec:	681b      	ldr	r3, [r3, #0]
 80102ee:	89db      	ldrh	r3, [r3, #14]
 80102f0:	b29a      	uxth	r2, r3
 80102f2:	687b      	ldr	r3, [r7, #4]
 80102f4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 80102f8:	687b      	ldr	r3, [r7, #4]
 80102fa:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 80102fe:	687b      	ldr	r3, [r7, #4]
 8010300:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8010304:	4b41      	ldr	r3, [pc, #260]	; (801040c <tcp_process+0x2c0>)
 8010306:	681b      	ldr	r3, [r3, #0]
 8010308:	1e5a      	subs	r2, r3, #1
 801030a:	687b      	ldr	r3, [r7, #4]
 801030c:	655a      	str	r2, [r3, #84]	; 0x54
        pcb->state = ESTABLISHED;
 801030e:	687b      	ldr	r3, [r7, #4]
 8010310:	2204      	movs	r2, #4
 8010312:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8010314:	687b      	ldr	r3, [r7, #4]
 8010316:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 8010318:	687b      	ldr	r3, [r7, #4]
 801031a:	3304      	adds	r3, #4
 801031c:	4618      	mov	r0, r3
 801031e:	f006 fcb7 	bl	8016c90 <ip4_route>
 8010322:	4601      	mov	r1, r0
 8010324:	687b      	ldr	r3, [r7, #4]
 8010326:	3304      	adds	r3, #4
 8010328:	461a      	mov	r2, r3
 801032a:	4620      	mov	r0, r4
 801032c:	f7ff f88e 	bl	800f44c <tcp_eff_send_mss_netif>
 8010330:	4603      	mov	r3, r0
 8010332:	461a      	mov	r2, r3
 8010334:	687b      	ldr	r3, [r7, #4]
 8010336:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8010338:	687b      	ldr	r3, [r7, #4]
 801033a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801033c:	009a      	lsls	r2, r3, #2
 801033e:	687b      	ldr	r3, [r7, #4]
 8010340:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8010342:	005b      	lsls	r3, r3, #1
 8010344:	f241 111c 	movw	r1, #4380	; 0x111c
 8010348:	428b      	cmp	r3, r1
 801034a:	bf38      	it	cc
 801034c:	460b      	movcc	r3, r1
 801034e:	429a      	cmp	r2, r3
 8010350:	d204      	bcs.n	801035c <tcp_process+0x210>
 8010352:	687b      	ldr	r3, [r7, #4]
 8010354:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8010356:	009b      	lsls	r3, r3, #2
 8010358:	b29b      	uxth	r3, r3
 801035a:	e00d      	b.n	8010378 <tcp_process+0x22c>
 801035c:	687b      	ldr	r3, [r7, #4]
 801035e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8010360:	005b      	lsls	r3, r3, #1
 8010362:	f241 121c 	movw	r2, #4380	; 0x111c
 8010366:	4293      	cmp	r3, r2
 8010368:	d904      	bls.n	8010374 <tcp_process+0x228>
 801036a:	687b      	ldr	r3, [r7, #4]
 801036c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801036e:	005b      	lsls	r3, r3, #1
 8010370:	b29b      	uxth	r3, r3
 8010372:	e001      	b.n	8010378 <tcp_process+0x22c>
 8010374:	f241 131c 	movw	r3, #4380	; 0x111c
 8010378:	687a      	ldr	r2, [r7, #4]
 801037a:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 801037e:	687b      	ldr	r3, [r7, #4]
 8010380:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8010384:	2b00      	cmp	r3, #0
 8010386:	d106      	bne.n	8010396 <tcp_process+0x24a>
 8010388:	4b1b      	ldr	r3, [pc, #108]	; (80103f8 <tcp_process+0x2ac>)
 801038a:	f44f 725b 	mov.w	r2, #876	; 0x36c
 801038e:	4924      	ldr	r1, [pc, #144]	; (8010420 <tcp_process+0x2d4>)
 8010390:	481b      	ldr	r0, [pc, #108]	; (8010400 <tcp_process+0x2b4>)
 8010392:	f008 f90f 	bl	80185b4 <iprintf>
        --pcb->snd_queuelen;
 8010396:	687b      	ldr	r3, [r7, #4]
 8010398:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801039c:	3b01      	subs	r3, #1
 801039e:	b29a      	uxth	r2, r3
 80103a0:	687b      	ldr	r3, [r7, #4]
 80103a2:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 80103a6:	687b      	ldr	r3, [r7, #4]
 80103a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80103aa:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 80103ac:	69fb      	ldr	r3, [r7, #28]
 80103ae:	2b00      	cmp	r3, #0
 80103b0:	d111      	bne.n	80103d6 <tcp_process+0x28a>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 80103b2:	687b      	ldr	r3, [r7, #4]
 80103b4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80103b6:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 80103b8:	69fb      	ldr	r3, [r7, #28]
 80103ba:	2b00      	cmp	r3, #0
 80103bc:	d106      	bne.n	80103cc <tcp_process+0x280>
 80103be:	4b0e      	ldr	r3, [pc, #56]	; (80103f8 <tcp_process+0x2ac>)
 80103c0:	f44f 725d 	mov.w	r2, #884	; 0x374
 80103c4:	4917      	ldr	r1, [pc, #92]	; (8010424 <tcp_process+0x2d8>)
 80103c6:	480e      	ldr	r0, [pc, #56]	; (8010400 <tcp_process+0x2b4>)
 80103c8:	f008 f8f4 	bl	80185b4 <iprintf>
          pcb->unsent = rseg->next;
 80103cc:	69fb      	ldr	r3, [r7, #28]
 80103ce:	681a      	ldr	r2, [r3, #0]
 80103d0:	687b      	ldr	r3, [r7, #4]
 80103d2:	66da      	str	r2, [r3, #108]	; 0x6c
 80103d4:	e003      	b.n	80103de <tcp_process+0x292>
        } else {
          pcb->unacked = rseg->next;
 80103d6:	69fb      	ldr	r3, [r7, #28]
 80103d8:	681a      	ldr	r2, [r3, #0]
 80103da:	687b      	ldr	r3, [r7, #4]
 80103dc:	671a      	str	r2, [r3, #112]	; 0x70
        }
        tcp_seg_free(rseg);
 80103de:	69f8      	ldr	r0, [r7, #28]
 80103e0:	f7fe fd3d 	bl	800ee5e <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 80103e4:	687b      	ldr	r3, [r7, #4]
 80103e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80103e8:	2b00      	cmp	r3, #0
 80103ea:	d11d      	bne.n	8010428 <tcp_process+0x2dc>
          pcb->rtime = -1;
 80103ec:	687b      	ldr	r3, [r7, #4]
 80103ee:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80103f2:	861a      	strh	r2, [r3, #48]	; 0x30
 80103f4:	e01f      	b.n	8010436 <tcp_process+0x2ea>
 80103f6:	bf00      	nop
 80103f8:	0801ac1c 	.word	0x0801ac1c
 80103fc:	0801ae54 	.word	0x0801ae54
 8010400:	0801ac68 	.word	0x0801ac68
 8010404:	20004b40 	.word	0x20004b40
 8010408:	20004b38 	.word	0x20004b38
 801040c:	20004b34 	.word	0x20004b34
 8010410:	0801ae70 	.word	0x0801ae70
 8010414:	20004b41 	.word	0x20004b41
 8010418:	2000be2c 	.word	0x2000be2c
 801041c:	20004b24 	.word	0x20004b24
 8010420:	0801ae90 	.word	0x0801ae90
 8010424:	0801aea8 	.word	0x0801aea8
        } else {
          pcb->rtime = 0;
 8010428:	687b      	ldr	r3, [r7, #4]
 801042a:	2200      	movs	r2, #0
 801042c:	861a      	strh	r2, [r3, #48]	; 0x30
          pcb->nrtx = 0;
 801042e:	687b      	ldr	r3, [r7, #4]
 8010430:	2200      	movs	r2, #0
 8010432:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 8010436:	687b      	ldr	r3, [r7, #4]
 8010438:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801043c:	2b00      	cmp	r3, #0
 801043e:	d00a      	beq.n	8010456 <tcp_process+0x30a>
 8010440:	687b      	ldr	r3, [r7, #4]
 8010442:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010446:	687a      	ldr	r2, [r7, #4]
 8010448:	6910      	ldr	r0, [r2, #16]
 801044a:	2200      	movs	r2, #0
 801044c:	6879      	ldr	r1, [r7, #4]
 801044e:	4798      	blx	r3
 8010450:	4603      	mov	r3, r0
 8010452:	76bb      	strb	r3, [r7, #26]
 8010454:	e001      	b.n	801045a <tcp_process+0x30e>
 8010456:	2300      	movs	r3, #0
 8010458:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 801045a:	f997 301a 	ldrsb.w	r3, [r7, #26]
 801045e:	f113 0f0d 	cmn.w	r3, #13
 8010462:	d102      	bne.n	801046a <tcp_process+0x31e>
          return ERR_ABRT;
 8010464:	f06f 030c 	mvn.w	r3, #12
 8010468:	e250      	b.n	801090c <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 801046a:	687b      	ldr	r3, [r7, #4]
 801046c:	8b5b      	ldrh	r3, [r3, #26]
 801046e:	f043 0302 	orr.w	r3, r3, #2
 8010472:	b29a      	uxth	r2, r3
 8010474:	687b      	ldr	r3, [r7, #4]
 8010476:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 8010478:	e23a      	b.n	80108f0 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 801047a:	4b9d      	ldr	r3, [pc, #628]	; (80106f0 <tcp_process+0x5a4>)
 801047c:	781b      	ldrb	r3, [r3, #0]
 801047e:	f003 0310 	and.w	r3, r3, #16
 8010482:	2b00      	cmp	r3, #0
 8010484:	f000 8234 	beq.w	80108f0 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8010488:	4b9a      	ldr	r3, [pc, #616]	; (80106f4 <tcp_process+0x5a8>)
 801048a:	6819      	ldr	r1, [r3, #0]
 801048c:	4b9a      	ldr	r3, [pc, #616]	; (80106f8 <tcp_process+0x5ac>)
 801048e:	881b      	ldrh	r3, [r3, #0]
 8010490:	461a      	mov	r2, r3
 8010492:	4b9a      	ldr	r3, [pc, #616]	; (80106fc <tcp_process+0x5b0>)
 8010494:	681b      	ldr	r3, [r3, #0]
 8010496:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8010498:	4b99      	ldr	r3, [pc, #612]	; (8010700 <tcp_process+0x5b4>)
 801049a:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801049c:	885b      	ldrh	r3, [r3, #2]
 801049e:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80104a0:	4a97      	ldr	r2, [pc, #604]	; (8010700 <tcp_process+0x5b4>)
 80104a2:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80104a4:	8812      	ldrh	r2, [r2, #0]
 80104a6:	b292      	uxth	r2, r2
 80104a8:	9202      	str	r2, [sp, #8]
 80104aa:	9301      	str	r3, [sp, #4]
 80104ac:	4b95      	ldr	r3, [pc, #596]	; (8010704 <tcp_process+0x5b8>)
 80104ae:	9300      	str	r3, [sp, #0]
 80104b0:	4b95      	ldr	r3, [pc, #596]	; (8010708 <tcp_process+0x5bc>)
 80104b2:	4602      	mov	r2, r0
 80104b4:	6878      	ldr	r0, [r7, #4]
 80104b6:	f002 fc83 	bl	8012dc0 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 80104ba:	687b      	ldr	r3, [r7, #4]
 80104bc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80104c0:	2b05      	cmp	r3, #5
 80104c2:	f200 8215 	bhi.w	80108f0 <tcp_process+0x7a4>
          pcb->rtime = 0;
 80104c6:	687b      	ldr	r3, [r7, #4]
 80104c8:	2200      	movs	r2, #0
 80104ca:	861a      	strh	r2, [r3, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 80104cc:	6878      	ldr	r0, [r7, #4]
 80104ce:	f002 fa4d 	bl	801296c <tcp_rexmit_rto>
      break;
 80104d2:	e20d      	b.n	80108f0 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 80104d4:	4b86      	ldr	r3, [pc, #536]	; (80106f0 <tcp_process+0x5a4>)
 80104d6:	781b      	ldrb	r3, [r3, #0]
 80104d8:	f003 0310 	and.w	r3, r3, #16
 80104dc:	2b00      	cmp	r3, #0
 80104de:	f000 80a1 	beq.w	8010624 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80104e2:	4b84      	ldr	r3, [pc, #528]	; (80106f4 <tcp_process+0x5a8>)
 80104e4:	681a      	ldr	r2, [r3, #0]
 80104e6:	687b      	ldr	r3, [r7, #4]
 80104e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80104ea:	1ad3      	subs	r3, r2, r3
 80104ec:	3b01      	subs	r3, #1
 80104ee:	2b00      	cmp	r3, #0
 80104f0:	db7e      	blt.n	80105f0 <tcp_process+0x4a4>
 80104f2:	4b80      	ldr	r3, [pc, #512]	; (80106f4 <tcp_process+0x5a8>)
 80104f4:	681a      	ldr	r2, [r3, #0]
 80104f6:	687b      	ldr	r3, [r7, #4]
 80104f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80104fa:	1ad3      	subs	r3, r2, r3
 80104fc:	2b00      	cmp	r3, #0
 80104fe:	dc77      	bgt.n	80105f0 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 8010500:	687b      	ldr	r3, [r7, #4]
 8010502:	2204      	movs	r2, #4
 8010504:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 8010506:	687b      	ldr	r3, [r7, #4]
 8010508:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801050a:	2b00      	cmp	r3, #0
 801050c:	d102      	bne.n	8010514 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 801050e:	23fa      	movs	r3, #250	; 0xfa
 8010510:	76bb      	strb	r3, [r7, #26]
 8010512:	e01d      	b.n	8010550 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 8010514:	687b      	ldr	r3, [r7, #4]
 8010516:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010518:	699b      	ldr	r3, [r3, #24]
 801051a:	2b00      	cmp	r3, #0
 801051c:	d106      	bne.n	801052c <tcp_process+0x3e0>
 801051e:	4b7b      	ldr	r3, [pc, #492]	; (801070c <tcp_process+0x5c0>)
 8010520:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 8010524:	497a      	ldr	r1, [pc, #488]	; (8010710 <tcp_process+0x5c4>)
 8010526:	487b      	ldr	r0, [pc, #492]	; (8010714 <tcp_process+0x5c8>)
 8010528:	f008 f844 	bl	80185b4 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 801052c:	687b      	ldr	r3, [r7, #4]
 801052e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010530:	699b      	ldr	r3, [r3, #24]
 8010532:	2b00      	cmp	r3, #0
 8010534:	d00a      	beq.n	801054c <tcp_process+0x400>
 8010536:	687b      	ldr	r3, [r7, #4]
 8010538:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801053a:	699b      	ldr	r3, [r3, #24]
 801053c:	687a      	ldr	r2, [r7, #4]
 801053e:	6910      	ldr	r0, [r2, #16]
 8010540:	2200      	movs	r2, #0
 8010542:	6879      	ldr	r1, [r7, #4]
 8010544:	4798      	blx	r3
 8010546:	4603      	mov	r3, r0
 8010548:	76bb      	strb	r3, [r7, #26]
 801054a:	e001      	b.n	8010550 <tcp_process+0x404>
 801054c:	23f0      	movs	r3, #240	; 0xf0
 801054e:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 8010550:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8010554:	2b00      	cmp	r3, #0
 8010556:	d00a      	beq.n	801056e <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 8010558:	f997 301a 	ldrsb.w	r3, [r7, #26]
 801055c:	f113 0f0d 	cmn.w	r3, #13
 8010560:	d002      	beq.n	8010568 <tcp_process+0x41c>
              tcp_abort(pcb);
 8010562:	6878      	ldr	r0, [r7, #4]
 8010564:	f7fd ff90 	bl	800e488 <tcp_abort>
            }
            return ERR_ABRT;
 8010568:	f06f 030c 	mvn.w	r3, #12
 801056c:	e1ce      	b.n	801090c <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 801056e:	6878      	ldr	r0, [r7, #4]
 8010570:	f000 fae0 	bl	8010b34 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 8010574:	4b68      	ldr	r3, [pc, #416]	; (8010718 <tcp_process+0x5cc>)
 8010576:	881b      	ldrh	r3, [r3, #0]
 8010578:	2b00      	cmp	r3, #0
 801057a:	d005      	beq.n	8010588 <tcp_process+0x43c>
            recv_acked--;
 801057c:	4b66      	ldr	r3, [pc, #408]	; (8010718 <tcp_process+0x5cc>)
 801057e:	881b      	ldrh	r3, [r3, #0]
 8010580:	3b01      	subs	r3, #1
 8010582:	b29a      	uxth	r2, r3
 8010584:	4b64      	ldr	r3, [pc, #400]	; (8010718 <tcp_process+0x5cc>)
 8010586:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8010588:	687b      	ldr	r3, [r7, #4]
 801058a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801058c:	009a      	lsls	r2, r3, #2
 801058e:	687b      	ldr	r3, [r7, #4]
 8010590:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8010592:	005b      	lsls	r3, r3, #1
 8010594:	f241 111c 	movw	r1, #4380	; 0x111c
 8010598:	428b      	cmp	r3, r1
 801059a:	bf38      	it	cc
 801059c:	460b      	movcc	r3, r1
 801059e:	429a      	cmp	r2, r3
 80105a0:	d204      	bcs.n	80105ac <tcp_process+0x460>
 80105a2:	687b      	ldr	r3, [r7, #4]
 80105a4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80105a6:	009b      	lsls	r3, r3, #2
 80105a8:	b29b      	uxth	r3, r3
 80105aa:	e00d      	b.n	80105c8 <tcp_process+0x47c>
 80105ac:	687b      	ldr	r3, [r7, #4]
 80105ae:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80105b0:	005b      	lsls	r3, r3, #1
 80105b2:	f241 121c 	movw	r2, #4380	; 0x111c
 80105b6:	4293      	cmp	r3, r2
 80105b8:	d904      	bls.n	80105c4 <tcp_process+0x478>
 80105ba:	687b      	ldr	r3, [r7, #4]
 80105bc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80105be:	005b      	lsls	r3, r3, #1
 80105c0:	b29b      	uxth	r3, r3
 80105c2:	e001      	b.n	80105c8 <tcp_process+0x47c>
 80105c4:	f241 131c 	movw	r3, #4380	; 0x111c
 80105c8:	687a      	ldr	r2, [r7, #4]
 80105ca:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 80105ce:	4b53      	ldr	r3, [pc, #332]	; (801071c <tcp_process+0x5d0>)
 80105d0:	781b      	ldrb	r3, [r3, #0]
 80105d2:	f003 0320 	and.w	r3, r3, #32
 80105d6:	2b00      	cmp	r3, #0
 80105d8:	d037      	beq.n	801064a <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 80105da:	687b      	ldr	r3, [r7, #4]
 80105dc:	8b5b      	ldrh	r3, [r3, #26]
 80105de:	f043 0302 	orr.w	r3, r3, #2
 80105e2:	b29a      	uxth	r2, r3
 80105e4:	687b      	ldr	r3, [r7, #4]
 80105e6:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 80105e8:	687b      	ldr	r3, [r7, #4]
 80105ea:	2207      	movs	r2, #7
 80105ec:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 80105ee:	e02c      	b.n	801064a <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80105f0:	4b40      	ldr	r3, [pc, #256]	; (80106f4 <tcp_process+0x5a8>)
 80105f2:	6819      	ldr	r1, [r3, #0]
 80105f4:	4b40      	ldr	r3, [pc, #256]	; (80106f8 <tcp_process+0x5ac>)
 80105f6:	881b      	ldrh	r3, [r3, #0]
 80105f8:	461a      	mov	r2, r3
 80105fa:	4b40      	ldr	r3, [pc, #256]	; (80106fc <tcp_process+0x5b0>)
 80105fc:	681b      	ldr	r3, [r3, #0]
 80105fe:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8010600:	4b3f      	ldr	r3, [pc, #252]	; (8010700 <tcp_process+0x5b4>)
 8010602:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8010604:	885b      	ldrh	r3, [r3, #2]
 8010606:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8010608:	4a3d      	ldr	r2, [pc, #244]	; (8010700 <tcp_process+0x5b4>)
 801060a:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801060c:	8812      	ldrh	r2, [r2, #0]
 801060e:	b292      	uxth	r2, r2
 8010610:	9202      	str	r2, [sp, #8]
 8010612:	9301      	str	r3, [sp, #4]
 8010614:	4b3b      	ldr	r3, [pc, #236]	; (8010704 <tcp_process+0x5b8>)
 8010616:	9300      	str	r3, [sp, #0]
 8010618:	4b3b      	ldr	r3, [pc, #236]	; (8010708 <tcp_process+0x5bc>)
 801061a:	4602      	mov	r2, r0
 801061c:	6878      	ldr	r0, [r7, #4]
 801061e:	f002 fbcf 	bl	8012dc0 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 8010622:	e167      	b.n	80108f4 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 8010624:	4b32      	ldr	r3, [pc, #200]	; (80106f0 <tcp_process+0x5a4>)
 8010626:	781b      	ldrb	r3, [r3, #0]
 8010628:	f003 0302 	and.w	r3, r3, #2
 801062c:	2b00      	cmp	r3, #0
 801062e:	f000 8161 	beq.w	80108f4 <tcp_process+0x7a8>
 8010632:	687b      	ldr	r3, [r7, #4]
 8010634:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010636:	1e5a      	subs	r2, r3, #1
 8010638:	4b30      	ldr	r3, [pc, #192]	; (80106fc <tcp_process+0x5b0>)
 801063a:	681b      	ldr	r3, [r3, #0]
 801063c:	429a      	cmp	r2, r3
 801063e:	f040 8159 	bne.w	80108f4 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 8010642:	6878      	ldr	r0, [r7, #4]
 8010644:	f002 f9b4 	bl	80129b0 <tcp_rexmit>
      break;
 8010648:	e154      	b.n	80108f4 <tcp_process+0x7a8>
 801064a:	e153      	b.n	80108f4 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 801064c:	6878      	ldr	r0, [r7, #4]
 801064e:	f000 fa71 	bl	8010b34 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 8010652:	4b32      	ldr	r3, [pc, #200]	; (801071c <tcp_process+0x5d0>)
 8010654:	781b      	ldrb	r3, [r3, #0]
 8010656:	f003 0320 	and.w	r3, r3, #32
 801065a:	2b00      	cmp	r3, #0
 801065c:	f000 814c 	beq.w	80108f8 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 8010660:	687b      	ldr	r3, [r7, #4]
 8010662:	8b5b      	ldrh	r3, [r3, #26]
 8010664:	f043 0302 	orr.w	r3, r3, #2
 8010668:	b29a      	uxth	r2, r3
 801066a:	687b      	ldr	r3, [r7, #4]
 801066c:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 801066e:	687b      	ldr	r3, [r7, #4]
 8010670:	2207      	movs	r2, #7
 8010672:	751a      	strb	r2, [r3, #20]
      }
      break;
 8010674:	e140      	b.n	80108f8 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 8010676:	6878      	ldr	r0, [r7, #4]
 8010678:	f000 fa5c 	bl	8010b34 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 801067c:	4b27      	ldr	r3, [pc, #156]	; (801071c <tcp_process+0x5d0>)
 801067e:	781b      	ldrb	r3, [r3, #0]
 8010680:	f003 0320 	and.w	r3, r3, #32
 8010684:	2b00      	cmp	r3, #0
 8010686:	d071      	beq.n	801076c <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8010688:	4b19      	ldr	r3, [pc, #100]	; (80106f0 <tcp_process+0x5a4>)
 801068a:	781b      	ldrb	r3, [r3, #0]
 801068c:	f003 0310 	and.w	r3, r3, #16
 8010690:	2b00      	cmp	r3, #0
 8010692:	d060      	beq.n	8010756 <tcp_process+0x60a>
 8010694:	687b      	ldr	r3, [r7, #4]
 8010696:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8010698:	4b16      	ldr	r3, [pc, #88]	; (80106f4 <tcp_process+0x5a8>)
 801069a:	681b      	ldr	r3, [r3, #0]
 801069c:	429a      	cmp	r2, r3
 801069e:	d15a      	bne.n	8010756 <tcp_process+0x60a>
            pcb->unsent == NULL) {
 80106a0:	687b      	ldr	r3, [r7, #4]
 80106a2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80106a4:	2b00      	cmp	r3, #0
 80106a6:	d156      	bne.n	8010756 <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 80106a8:	687b      	ldr	r3, [r7, #4]
 80106aa:	8b5b      	ldrh	r3, [r3, #26]
 80106ac:	f043 0302 	orr.w	r3, r3, #2
 80106b0:	b29a      	uxth	r2, r3
 80106b2:	687b      	ldr	r3, [r7, #4]
 80106b4:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 80106b6:	6878      	ldr	r0, [r7, #4]
 80106b8:	f7fe fdbe 	bl	800f238 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 80106bc:	4b18      	ldr	r3, [pc, #96]	; (8010720 <tcp_process+0x5d4>)
 80106be:	681b      	ldr	r3, [r3, #0]
 80106c0:	687a      	ldr	r2, [r7, #4]
 80106c2:	429a      	cmp	r2, r3
 80106c4:	d105      	bne.n	80106d2 <tcp_process+0x586>
 80106c6:	4b16      	ldr	r3, [pc, #88]	; (8010720 <tcp_process+0x5d4>)
 80106c8:	681b      	ldr	r3, [r3, #0]
 80106ca:	68db      	ldr	r3, [r3, #12]
 80106cc:	4a14      	ldr	r2, [pc, #80]	; (8010720 <tcp_process+0x5d4>)
 80106ce:	6013      	str	r3, [r2, #0]
 80106d0:	e02e      	b.n	8010730 <tcp_process+0x5e4>
 80106d2:	4b13      	ldr	r3, [pc, #76]	; (8010720 <tcp_process+0x5d4>)
 80106d4:	681b      	ldr	r3, [r3, #0]
 80106d6:	617b      	str	r3, [r7, #20]
 80106d8:	e027      	b.n	801072a <tcp_process+0x5de>
 80106da:	697b      	ldr	r3, [r7, #20]
 80106dc:	68db      	ldr	r3, [r3, #12]
 80106de:	687a      	ldr	r2, [r7, #4]
 80106e0:	429a      	cmp	r2, r3
 80106e2:	d11f      	bne.n	8010724 <tcp_process+0x5d8>
 80106e4:	687b      	ldr	r3, [r7, #4]
 80106e6:	68da      	ldr	r2, [r3, #12]
 80106e8:	697b      	ldr	r3, [r7, #20]
 80106ea:	60da      	str	r2, [r3, #12]
 80106ec:	e020      	b.n	8010730 <tcp_process+0x5e4>
 80106ee:	bf00      	nop
 80106f0:	20004b40 	.word	0x20004b40
 80106f4:	20004b38 	.word	0x20004b38
 80106f8:	20004b3e 	.word	0x20004b3e
 80106fc:	20004b34 	.word	0x20004b34
 8010700:	20004b24 	.word	0x20004b24
 8010704:	20008704 	.word	0x20008704
 8010708:	20008708 	.word	0x20008708
 801070c:	0801ac1c 	.word	0x0801ac1c
 8010710:	0801aebc 	.word	0x0801aebc
 8010714:	0801ac68 	.word	0x0801ac68
 8010718:	20004b3c 	.word	0x20004b3c
 801071c:	20004b41 	.word	0x20004b41
 8010720:	2000be28 	.word	0x2000be28
 8010724:	697b      	ldr	r3, [r7, #20]
 8010726:	68db      	ldr	r3, [r3, #12]
 8010728:	617b      	str	r3, [r7, #20]
 801072a:	697b      	ldr	r3, [r7, #20]
 801072c:	2b00      	cmp	r3, #0
 801072e:	d1d4      	bne.n	80106da <tcp_process+0x58e>
 8010730:	687b      	ldr	r3, [r7, #4]
 8010732:	2200      	movs	r2, #0
 8010734:	60da      	str	r2, [r3, #12]
 8010736:	4b77      	ldr	r3, [pc, #476]	; (8010914 <tcp_process+0x7c8>)
 8010738:	2201      	movs	r2, #1
 801073a:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 801073c:	687b      	ldr	r3, [r7, #4]
 801073e:	220a      	movs	r2, #10
 8010740:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 8010742:	4b75      	ldr	r3, [pc, #468]	; (8010918 <tcp_process+0x7cc>)
 8010744:	681a      	ldr	r2, [r3, #0]
 8010746:	687b      	ldr	r3, [r7, #4]
 8010748:	60da      	str	r2, [r3, #12]
 801074a:	4a73      	ldr	r2, [pc, #460]	; (8010918 <tcp_process+0x7cc>)
 801074c:	687b      	ldr	r3, [r7, #4]
 801074e:	6013      	str	r3, [r2, #0]
 8010750:	f002 fcf8 	bl	8013144 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 8010754:	e0d2      	b.n	80108fc <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 8010756:	687b      	ldr	r3, [r7, #4]
 8010758:	8b5b      	ldrh	r3, [r3, #26]
 801075a:	f043 0302 	orr.w	r3, r3, #2
 801075e:	b29a      	uxth	r2, r3
 8010760:	687b      	ldr	r3, [r7, #4]
 8010762:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 8010764:	687b      	ldr	r3, [r7, #4]
 8010766:	2208      	movs	r2, #8
 8010768:	751a      	strb	r2, [r3, #20]
      break;
 801076a:	e0c7      	b.n	80108fc <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801076c:	4b6b      	ldr	r3, [pc, #428]	; (801091c <tcp_process+0x7d0>)
 801076e:	781b      	ldrb	r3, [r3, #0]
 8010770:	f003 0310 	and.w	r3, r3, #16
 8010774:	2b00      	cmp	r3, #0
 8010776:	f000 80c1 	beq.w	80108fc <tcp_process+0x7b0>
 801077a:	687b      	ldr	r3, [r7, #4]
 801077c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801077e:	4b68      	ldr	r3, [pc, #416]	; (8010920 <tcp_process+0x7d4>)
 8010780:	681b      	ldr	r3, [r3, #0]
 8010782:	429a      	cmp	r2, r3
 8010784:	f040 80ba 	bne.w	80108fc <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 8010788:	687b      	ldr	r3, [r7, #4]
 801078a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801078c:	2b00      	cmp	r3, #0
 801078e:	f040 80b5 	bne.w	80108fc <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 8010792:	687b      	ldr	r3, [r7, #4]
 8010794:	2206      	movs	r2, #6
 8010796:	751a      	strb	r2, [r3, #20]
      break;
 8010798:	e0b0      	b.n	80108fc <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 801079a:	6878      	ldr	r0, [r7, #4]
 801079c:	f000 f9ca 	bl	8010b34 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 80107a0:	4b60      	ldr	r3, [pc, #384]	; (8010924 <tcp_process+0x7d8>)
 80107a2:	781b      	ldrb	r3, [r3, #0]
 80107a4:	f003 0320 	and.w	r3, r3, #32
 80107a8:	2b00      	cmp	r3, #0
 80107aa:	f000 80a9 	beq.w	8010900 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 80107ae:	687b      	ldr	r3, [r7, #4]
 80107b0:	8b5b      	ldrh	r3, [r3, #26]
 80107b2:	f043 0302 	orr.w	r3, r3, #2
 80107b6:	b29a      	uxth	r2, r3
 80107b8:	687b      	ldr	r3, [r7, #4]
 80107ba:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 80107bc:	6878      	ldr	r0, [r7, #4]
 80107be:	f7fe fd3b 	bl	800f238 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 80107c2:	4b59      	ldr	r3, [pc, #356]	; (8010928 <tcp_process+0x7dc>)
 80107c4:	681b      	ldr	r3, [r3, #0]
 80107c6:	687a      	ldr	r2, [r7, #4]
 80107c8:	429a      	cmp	r2, r3
 80107ca:	d105      	bne.n	80107d8 <tcp_process+0x68c>
 80107cc:	4b56      	ldr	r3, [pc, #344]	; (8010928 <tcp_process+0x7dc>)
 80107ce:	681b      	ldr	r3, [r3, #0]
 80107d0:	68db      	ldr	r3, [r3, #12]
 80107d2:	4a55      	ldr	r2, [pc, #340]	; (8010928 <tcp_process+0x7dc>)
 80107d4:	6013      	str	r3, [r2, #0]
 80107d6:	e013      	b.n	8010800 <tcp_process+0x6b4>
 80107d8:	4b53      	ldr	r3, [pc, #332]	; (8010928 <tcp_process+0x7dc>)
 80107da:	681b      	ldr	r3, [r3, #0]
 80107dc:	613b      	str	r3, [r7, #16]
 80107de:	e00c      	b.n	80107fa <tcp_process+0x6ae>
 80107e0:	693b      	ldr	r3, [r7, #16]
 80107e2:	68db      	ldr	r3, [r3, #12]
 80107e4:	687a      	ldr	r2, [r7, #4]
 80107e6:	429a      	cmp	r2, r3
 80107e8:	d104      	bne.n	80107f4 <tcp_process+0x6a8>
 80107ea:	687b      	ldr	r3, [r7, #4]
 80107ec:	68da      	ldr	r2, [r3, #12]
 80107ee:	693b      	ldr	r3, [r7, #16]
 80107f0:	60da      	str	r2, [r3, #12]
 80107f2:	e005      	b.n	8010800 <tcp_process+0x6b4>
 80107f4:	693b      	ldr	r3, [r7, #16]
 80107f6:	68db      	ldr	r3, [r3, #12]
 80107f8:	613b      	str	r3, [r7, #16]
 80107fa:	693b      	ldr	r3, [r7, #16]
 80107fc:	2b00      	cmp	r3, #0
 80107fe:	d1ef      	bne.n	80107e0 <tcp_process+0x694>
 8010800:	687b      	ldr	r3, [r7, #4]
 8010802:	2200      	movs	r2, #0
 8010804:	60da      	str	r2, [r3, #12]
 8010806:	4b43      	ldr	r3, [pc, #268]	; (8010914 <tcp_process+0x7c8>)
 8010808:	2201      	movs	r2, #1
 801080a:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 801080c:	687b      	ldr	r3, [r7, #4]
 801080e:	220a      	movs	r2, #10
 8010810:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8010812:	4b41      	ldr	r3, [pc, #260]	; (8010918 <tcp_process+0x7cc>)
 8010814:	681a      	ldr	r2, [r3, #0]
 8010816:	687b      	ldr	r3, [r7, #4]
 8010818:	60da      	str	r2, [r3, #12]
 801081a:	4a3f      	ldr	r2, [pc, #252]	; (8010918 <tcp_process+0x7cc>)
 801081c:	687b      	ldr	r3, [r7, #4]
 801081e:	6013      	str	r3, [r2, #0]
 8010820:	f002 fc90 	bl	8013144 <tcp_timer_needed>
      }
      break;
 8010824:	e06c      	b.n	8010900 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 8010826:	6878      	ldr	r0, [r7, #4]
 8010828:	f000 f984 	bl	8010b34 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 801082c:	4b3b      	ldr	r3, [pc, #236]	; (801091c <tcp_process+0x7d0>)
 801082e:	781b      	ldrb	r3, [r3, #0]
 8010830:	f003 0310 	and.w	r3, r3, #16
 8010834:	2b00      	cmp	r3, #0
 8010836:	d065      	beq.n	8010904 <tcp_process+0x7b8>
 8010838:	687b      	ldr	r3, [r7, #4]
 801083a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801083c:	4b38      	ldr	r3, [pc, #224]	; (8010920 <tcp_process+0x7d4>)
 801083e:	681b      	ldr	r3, [r3, #0]
 8010840:	429a      	cmp	r2, r3
 8010842:	d15f      	bne.n	8010904 <tcp_process+0x7b8>
 8010844:	687b      	ldr	r3, [r7, #4]
 8010846:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010848:	2b00      	cmp	r3, #0
 801084a:	d15b      	bne.n	8010904 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 801084c:	6878      	ldr	r0, [r7, #4]
 801084e:	f7fe fcf3 	bl	800f238 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8010852:	4b35      	ldr	r3, [pc, #212]	; (8010928 <tcp_process+0x7dc>)
 8010854:	681b      	ldr	r3, [r3, #0]
 8010856:	687a      	ldr	r2, [r7, #4]
 8010858:	429a      	cmp	r2, r3
 801085a:	d105      	bne.n	8010868 <tcp_process+0x71c>
 801085c:	4b32      	ldr	r3, [pc, #200]	; (8010928 <tcp_process+0x7dc>)
 801085e:	681b      	ldr	r3, [r3, #0]
 8010860:	68db      	ldr	r3, [r3, #12]
 8010862:	4a31      	ldr	r2, [pc, #196]	; (8010928 <tcp_process+0x7dc>)
 8010864:	6013      	str	r3, [r2, #0]
 8010866:	e013      	b.n	8010890 <tcp_process+0x744>
 8010868:	4b2f      	ldr	r3, [pc, #188]	; (8010928 <tcp_process+0x7dc>)
 801086a:	681b      	ldr	r3, [r3, #0]
 801086c:	60fb      	str	r3, [r7, #12]
 801086e:	e00c      	b.n	801088a <tcp_process+0x73e>
 8010870:	68fb      	ldr	r3, [r7, #12]
 8010872:	68db      	ldr	r3, [r3, #12]
 8010874:	687a      	ldr	r2, [r7, #4]
 8010876:	429a      	cmp	r2, r3
 8010878:	d104      	bne.n	8010884 <tcp_process+0x738>
 801087a:	687b      	ldr	r3, [r7, #4]
 801087c:	68da      	ldr	r2, [r3, #12]
 801087e:	68fb      	ldr	r3, [r7, #12]
 8010880:	60da      	str	r2, [r3, #12]
 8010882:	e005      	b.n	8010890 <tcp_process+0x744>
 8010884:	68fb      	ldr	r3, [r7, #12]
 8010886:	68db      	ldr	r3, [r3, #12]
 8010888:	60fb      	str	r3, [r7, #12]
 801088a:	68fb      	ldr	r3, [r7, #12]
 801088c:	2b00      	cmp	r3, #0
 801088e:	d1ef      	bne.n	8010870 <tcp_process+0x724>
 8010890:	687b      	ldr	r3, [r7, #4]
 8010892:	2200      	movs	r2, #0
 8010894:	60da      	str	r2, [r3, #12]
 8010896:	4b1f      	ldr	r3, [pc, #124]	; (8010914 <tcp_process+0x7c8>)
 8010898:	2201      	movs	r2, #1
 801089a:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 801089c:	687b      	ldr	r3, [r7, #4]
 801089e:	220a      	movs	r2, #10
 80108a0:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 80108a2:	4b1d      	ldr	r3, [pc, #116]	; (8010918 <tcp_process+0x7cc>)
 80108a4:	681a      	ldr	r2, [r3, #0]
 80108a6:	687b      	ldr	r3, [r7, #4]
 80108a8:	60da      	str	r2, [r3, #12]
 80108aa:	4a1b      	ldr	r2, [pc, #108]	; (8010918 <tcp_process+0x7cc>)
 80108ac:	687b      	ldr	r3, [r7, #4]
 80108ae:	6013      	str	r3, [r2, #0]
 80108b0:	f002 fc48 	bl	8013144 <tcp_timer_needed>
      }
      break;
 80108b4:	e026      	b.n	8010904 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 80108b6:	6878      	ldr	r0, [r7, #4]
 80108b8:	f000 f93c 	bl	8010b34 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 80108bc:	4b17      	ldr	r3, [pc, #92]	; (801091c <tcp_process+0x7d0>)
 80108be:	781b      	ldrb	r3, [r3, #0]
 80108c0:	f003 0310 	and.w	r3, r3, #16
 80108c4:	2b00      	cmp	r3, #0
 80108c6:	d01f      	beq.n	8010908 <tcp_process+0x7bc>
 80108c8:	687b      	ldr	r3, [r7, #4]
 80108ca:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80108cc:	4b14      	ldr	r3, [pc, #80]	; (8010920 <tcp_process+0x7d4>)
 80108ce:	681b      	ldr	r3, [r3, #0]
 80108d0:	429a      	cmp	r2, r3
 80108d2:	d119      	bne.n	8010908 <tcp_process+0x7bc>
 80108d4:	687b      	ldr	r3, [r7, #4]
 80108d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80108d8:	2b00      	cmp	r3, #0
 80108da:	d115      	bne.n	8010908 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 80108dc:	4b11      	ldr	r3, [pc, #68]	; (8010924 <tcp_process+0x7d8>)
 80108de:	781b      	ldrb	r3, [r3, #0]
 80108e0:	f043 0310 	orr.w	r3, r3, #16
 80108e4:	b2da      	uxtb	r2, r3
 80108e6:	4b0f      	ldr	r3, [pc, #60]	; (8010924 <tcp_process+0x7d8>)
 80108e8:	701a      	strb	r2, [r3, #0]
      }
      break;
 80108ea:	e00d      	b.n	8010908 <tcp_process+0x7bc>
    default:
      break;
 80108ec:	bf00      	nop
 80108ee:	e00c      	b.n	801090a <tcp_process+0x7be>
      break;
 80108f0:	bf00      	nop
 80108f2:	e00a      	b.n	801090a <tcp_process+0x7be>
      break;
 80108f4:	bf00      	nop
 80108f6:	e008      	b.n	801090a <tcp_process+0x7be>
      break;
 80108f8:	bf00      	nop
 80108fa:	e006      	b.n	801090a <tcp_process+0x7be>
      break;
 80108fc:	bf00      	nop
 80108fe:	e004      	b.n	801090a <tcp_process+0x7be>
      break;
 8010900:	bf00      	nop
 8010902:	e002      	b.n	801090a <tcp_process+0x7be>
      break;
 8010904:	bf00      	nop
 8010906:	e000      	b.n	801090a <tcp_process+0x7be>
      break;
 8010908:	bf00      	nop
  }
  return ERR_OK;
 801090a:	2300      	movs	r3, #0
}
 801090c:	4618      	mov	r0, r3
 801090e:	3724      	adds	r7, #36	; 0x24
 8010910:	46bd      	mov	sp, r7
 8010912:	bd90      	pop	{r4, r7, pc}
 8010914:	2000be24 	.word	0x2000be24
 8010918:	2000be38 	.word	0x2000be38
 801091c:	20004b40 	.word	0x20004b40
 8010920:	20004b38 	.word	0x20004b38
 8010924:	20004b41 	.word	0x20004b41
 8010928:	2000be28 	.word	0x2000be28

0801092c <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 801092c:	b590      	push	{r4, r7, lr}
 801092e:	b085      	sub	sp, #20
 8010930:	af00      	add	r7, sp, #0
 8010932:	6078      	str	r0, [r7, #4]
 8010934:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 8010936:	687b      	ldr	r3, [r7, #4]
 8010938:	2b00      	cmp	r3, #0
 801093a:	d106      	bne.n	801094a <tcp_oos_insert_segment+0x1e>
 801093c:	4b3b      	ldr	r3, [pc, #236]	; (8010a2c <tcp_oos_insert_segment+0x100>)
 801093e:	f240 421f 	movw	r2, #1055	; 0x41f
 8010942:	493b      	ldr	r1, [pc, #236]	; (8010a30 <tcp_oos_insert_segment+0x104>)
 8010944:	483b      	ldr	r0, [pc, #236]	; (8010a34 <tcp_oos_insert_segment+0x108>)
 8010946:	f007 fe35 	bl	80185b4 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801094a:	687b      	ldr	r3, [r7, #4]
 801094c:	68db      	ldr	r3, [r3, #12]
 801094e:	899b      	ldrh	r3, [r3, #12]
 8010950:	b29b      	uxth	r3, r3
 8010952:	4618      	mov	r0, r3
 8010954:	f7fb fc3c 	bl	800c1d0 <lwip_htons>
 8010958:	4603      	mov	r3, r0
 801095a:	b2db      	uxtb	r3, r3
 801095c:	f003 0301 	and.w	r3, r3, #1
 8010960:	2b00      	cmp	r3, #0
 8010962:	d028      	beq.n	80109b6 <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 8010964:	6838      	ldr	r0, [r7, #0]
 8010966:	f7fe fa65 	bl	800ee34 <tcp_segs_free>
    next = NULL;
 801096a:	2300      	movs	r3, #0
 801096c:	603b      	str	r3, [r7, #0]
 801096e:	e056      	b.n	8010a1e <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8010970:	683b      	ldr	r3, [r7, #0]
 8010972:	68db      	ldr	r3, [r3, #12]
 8010974:	899b      	ldrh	r3, [r3, #12]
 8010976:	b29b      	uxth	r3, r3
 8010978:	4618      	mov	r0, r3
 801097a:	f7fb fc29 	bl	800c1d0 <lwip_htons>
 801097e:	4603      	mov	r3, r0
 8010980:	b2db      	uxtb	r3, r3
 8010982:	f003 0301 	and.w	r3, r3, #1
 8010986:	2b00      	cmp	r3, #0
 8010988:	d00d      	beq.n	80109a6 <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 801098a:	687b      	ldr	r3, [r7, #4]
 801098c:	68db      	ldr	r3, [r3, #12]
 801098e:	899b      	ldrh	r3, [r3, #12]
 8010990:	b29c      	uxth	r4, r3
 8010992:	2001      	movs	r0, #1
 8010994:	f7fb fc1c 	bl	800c1d0 <lwip_htons>
 8010998:	4603      	mov	r3, r0
 801099a:	461a      	mov	r2, r3
 801099c:	687b      	ldr	r3, [r7, #4]
 801099e:	68db      	ldr	r3, [r3, #12]
 80109a0:	4322      	orrs	r2, r4
 80109a2:	b292      	uxth	r2, r2
 80109a4:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 80109a6:	683b      	ldr	r3, [r7, #0]
 80109a8:	60fb      	str	r3, [r7, #12]
      next = next->next;
 80109aa:	683b      	ldr	r3, [r7, #0]
 80109ac:	681b      	ldr	r3, [r3, #0]
 80109ae:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 80109b0:	68f8      	ldr	r0, [r7, #12]
 80109b2:	f7fe fa54 	bl	800ee5e <tcp_seg_free>
    while (next &&
 80109b6:	683b      	ldr	r3, [r7, #0]
 80109b8:	2b00      	cmp	r3, #0
 80109ba:	d00e      	beq.n	80109da <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 80109bc:	687b      	ldr	r3, [r7, #4]
 80109be:	891b      	ldrh	r3, [r3, #8]
 80109c0:	461a      	mov	r2, r3
 80109c2:	4b1d      	ldr	r3, [pc, #116]	; (8010a38 <tcp_oos_insert_segment+0x10c>)
 80109c4:	681b      	ldr	r3, [r3, #0]
 80109c6:	441a      	add	r2, r3
 80109c8:	683b      	ldr	r3, [r7, #0]
 80109ca:	68db      	ldr	r3, [r3, #12]
 80109cc:	685b      	ldr	r3, [r3, #4]
 80109ce:	6839      	ldr	r1, [r7, #0]
 80109d0:	8909      	ldrh	r1, [r1, #8]
 80109d2:	440b      	add	r3, r1
 80109d4:	1ad3      	subs	r3, r2, r3
    while (next &&
 80109d6:	2b00      	cmp	r3, #0
 80109d8:	daca      	bge.n	8010970 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 80109da:	683b      	ldr	r3, [r7, #0]
 80109dc:	2b00      	cmp	r3, #0
 80109de:	d01e      	beq.n	8010a1e <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 80109e0:	687b      	ldr	r3, [r7, #4]
 80109e2:	891b      	ldrh	r3, [r3, #8]
 80109e4:	461a      	mov	r2, r3
 80109e6:	4b14      	ldr	r3, [pc, #80]	; (8010a38 <tcp_oos_insert_segment+0x10c>)
 80109e8:	681b      	ldr	r3, [r3, #0]
 80109ea:	441a      	add	r2, r3
 80109ec:	683b      	ldr	r3, [r7, #0]
 80109ee:	68db      	ldr	r3, [r3, #12]
 80109f0:	685b      	ldr	r3, [r3, #4]
 80109f2:	1ad3      	subs	r3, r2, r3
    if (next &&
 80109f4:	2b00      	cmp	r3, #0
 80109f6:	dd12      	ble.n	8010a1e <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 80109f8:	683b      	ldr	r3, [r7, #0]
 80109fa:	68db      	ldr	r3, [r3, #12]
 80109fc:	685b      	ldr	r3, [r3, #4]
 80109fe:	b29a      	uxth	r2, r3
 8010a00:	4b0d      	ldr	r3, [pc, #52]	; (8010a38 <tcp_oos_insert_segment+0x10c>)
 8010a02:	681b      	ldr	r3, [r3, #0]
 8010a04:	b29b      	uxth	r3, r3
 8010a06:	1ad3      	subs	r3, r2, r3
 8010a08:	b29a      	uxth	r2, r3
 8010a0a:	687b      	ldr	r3, [r7, #4]
 8010a0c:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 8010a0e:	687b      	ldr	r3, [r7, #4]
 8010a10:	685a      	ldr	r2, [r3, #4]
 8010a12:	687b      	ldr	r3, [r7, #4]
 8010a14:	891b      	ldrh	r3, [r3, #8]
 8010a16:	4619      	mov	r1, r3
 8010a18:	4610      	mov	r0, r2
 8010a1a:	f7fc fe0b 	bl	800d634 <pbuf_realloc>
    }
  }
  cseg->next = next;
 8010a1e:	687b      	ldr	r3, [r7, #4]
 8010a20:	683a      	ldr	r2, [r7, #0]
 8010a22:	601a      	str	r2, [r3, #0]
}
 8010a24:	bf00      	nop
 8010a26:	3714      	adds	r7, #20
 8010a28:	46bd      	mov	sp, r7
 8010a2a:	bd90      	pop	{r4, r7, pc}
 8010a2c:	0801ac1c 	.word	0x0801ac1c
 8010a30:	0801aedc 	.word	0x0801aedc
 8010a34:	0801ac68 	.word	0x0801ac68
 8010a38:	20004b34 	.word	0x20004b34

08010a3c <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 8010a3c:	b5b0      	push	{r4, r5, r7, lr}
 8010a3e:	b086      	sub	sp, #24
 8010a40:	af00      	add	r7, sp, #0
 8010a42:	60f8      	str	r0, [r7, #12]
 8010a44:	60b9      	str	r1, [r7, #8]
 8010a46:	607a      	str	r2, [r7, #4]
 8010a48:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 8010a4a:	e03e      	b.n	8010aca <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 8010a4c:	68bb      	ldr	r3, [r7, #8]
 8010a4e:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 8010a50:	68bb      	ldr	r3, [r7, #8]
 8010a52:	681b      	ldr	r3, [r3, #0]
 8010a54:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 8010a56:	697b      	ldr	r3, [r7, #20]
 8010a58:	685b      	ldr	r3, [r3, #4]
 8010a5a:	4618      	mov	r0, r3
 8010a5c:	f7fc fffe 	bl	800da5c <pbuf_clen>
 8010a60:	4603      	mov	r3, r0
 8010a62:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 8010a64:	68fb      	ldr	r3, [r7, #12]
 8010a66:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8010a6a:	8a7a      	ldrh	r2, [r7, #18]
 8010a6c:	429a      	cmp	r2, r3
 8010a6e:	d906      	bls.n	8010a7e <tcp_free_acked_segments+0x42>
 8010a70:	4b2a      	ldr	r3, [pc, #168]	; (8010b1c <tcp_free_acked_segments+0xe0>)
 8010a72:	f240 4257 	movw	r2, #1111	; 0x457
 8010a76:	492a      	ldr	r1, [pc, #168]	; (8010b20 <tcp_free_acked_segments+0xe4>)
 8010a78:	482a      	ldr	r0, [pc, #168]	; (8010b24 <tcp_free_acked_segments+0xe8>)
 8010a7a:	f007 fd9b 	bl	80185b4 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 8010a7e:	68fb      	ldr	r3, [r7, #12]
 8010a80:	f8b3 2066 	ldrh.w	r2, [r3, #102]	; 0x66
 8010a84:	8a7b      	ldrh	r3, [r7, #18]
 8010a86:	1ad3      	subs	r3, r2, r3
 8010a88:	b29a      	uxth	r2, r3
 8010a8a:	68fb      	ldr	r3, [r7, #12]
 8010a8c:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 8010a90:	697b      	ldr	r3, [r7, #20]
 8010a92:	891a      	ldrh	r2, [r3, #8]
 8010a94:	4b24      	ldr	r3, [pc, #144]	; (8010b28 <tcp_free_acked_segments+0xec>)
 8010a96:	881b      	ldrh	r3, [r3, #0]
 8010a98:	4413      	add	r3, r2
 8010a9a:	b29a      	uxth	r2, r3
 8010a9c:	4b22      	ldr	r3, [pc, #136]	; (8010b28 <tcp_free_acked_segments+0xec>)
 8010a9e:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 8010aa0:	6978      	ldr	r0, [r7, #20]
 8010aa2:	f7fe f9dc 	bl	800ee5e <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 8010aa6:	68fb      	ldr	r3, [r7, #12]
 8010aa8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8010aac:	2b00      	cmp	r3, #0
 8010aae:	d00c      	beq.n	8010aca <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 8010ab0:	68bb      	ldr	r3, [r7, #8]
 8010ab2:	2b00      	cmp	r3, #0
 8010ab4:	d109      	bne.n	8010aca <tcp_free_acked_segments+0x8e>
 8010ab6:	683b      	ldr	r3, [r7, #0]
 8010ab8:	2b00      	cmp	r3, #0
 8010aba:	d106      	bne.n	8010aca <tcp_free_acked_segments+0x8e>
 8010abc:	4b17      	ldr	r3, [pc, #92]	; (8010b1c <tcp_free_acked_segments+0xe0>)
 8010abe:	f240 4261 	movw	r2, #1121	; 0x461
 8010ac2:	491a      	ldr	r1, [pc, #104]	; (8010b2c <tcp_free_acked_segments+0xf0>)
 8010ac4:	4817      	ldr	r0, [pc, #92]	; (8010b24 <tcp_free_acked_segments+0xe8>)
 8010ac6:	f007 fd75 	bl	80185b4 <iprintf>
  while (seg_list != NULL &&
 8010aca:	68bb      	ldr	r3, [r7, #8]
 8010acc:	2b00      	cmp	r3, #0
 8010ace:	d020      	beq.n	8010b12 <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 8010ad0:	68bb      	ldr	r3, [r7, #8]
 8010ad2:	68db      	ldr	r3, [r3, #12]
 8010ad4:	685b      	ldr	r3, [r3, #4]
 8010ad6:	4618      	mov	r0, r3
 8010ad8:	f7fb fb8f 	bl	800c1fa <lwip_htonl>
 8010adc:	4604      	mov	r4, r0
 8010ade:	68bb      	ldr	r3, [r7, #8]
 8010ae0:	891b      	ldrh	r3, [r3, #8]
 8010ae2:	461d      	mov	r5, r3
 8010ae4:	68bb      	ldr	r3, [r7, #8]
 8010ae6:	68db      	ldr	r3, [r3, #12]
 8010ae8:	899b      	ldrh	r3, [r3, #12]
 8010aea:	b29b      	uxth	r3, r3
 8010aec:	4618      	mov	r0, r3
 8010aee:	f7fb fb6f 	bl	800c1d0 <lwip_htons>
 8010af2:	4603      	mov	r3, r0
 8010af4:	b2db      	uxtb	r3, r3
 8010af6:	f003 0303 	and.w	r3, r3, #3
 8010afa:	2b00      	cmp	r3, #0
 8010afc:	d001      	beq.n	8010b02 <tcp_free_acked_segments+0xc6>
 8010afe:	2301      	movs	r3, #1
 8010b00:	e000      	b.n	8010b04 <tcp_free_acked_segments+0xc8>
 8010b02:	2300      	movs	r3, #0
 8010b04:	442b      	add	r3, r5
 8010b06:	18e2      	adds	r2, r4, r3
 8010b08:	4b09      	ldr	r3, [pc, #36]	; (8010b30 <tcp_free_acked_segments+0xf4>)
 8010b0a:	681b      	ldr	r3, [r3, #0]
 8010b0c:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 8010b0e:	2b00      	cmp	r3, #0
 8010b10:	dd9c      	ble.n	8010a4c <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 8010b12:	68bb      	ldr	r3, [r7, #8]
}
 8010b14:	4618      	mov	r0, r3
 8010b16:	3718      	adds	r7, #24
 8010b18:	46bd      	mov	sp, r7
 8010b1a:	bdb0      	pop	{r4, r5, r7, pc}
 8010b1c:	0801ac1c 	.word	0x0801ac1c
 8010b20:	0801af04 	.word	0x0801af04
 8010b24:	0801ac68 	.word	0x0801ac68
 8010b28:	20004b3c 	.word	0x20004b3c
 8010b2c:	0801af2c 	.word	0x0801af2c
 8010b30:	20004b38 	.word	0x20004b38

08010b34 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 8010b34:	b5b0      	push	{r4, r5, r7, lr}
 8010b36:	b094      	sub	sp, #80	; 0x50
 8010b38:	af00      	add	r7, sp, #0
 8010b3a:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 8010b3c:	2300      	movs	r3, #0
 8010b3e:	64bb      	str	r3, [r7, #72]	; 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 8010b40:	687b      	ldr	r3, [r7, #4]
 8010b42:	2b00      	cmp	r3, #0
 8010b44:	d106      	bne.n	8010b54 <tcp_receive+0x20>
 8010b46:	4ba6      	ldr	r3, [pc, #664]	; (8010de0 <tcp_receive+0x2ac>)
 8010b48:	f240 427b 	movw	r2, #1147	; 0x47b
 8010b4c:	49a5      	ldr	r1, [pc, #660]	; (8010de4 <tcp_receive+0x2b0>)
 8010b4e:	48a6      	ldr	r0, [pc, #664]	; (8010de8 <tcp_receive+0x2b4>)
 8010b50:	f007 fd30 	bl	80185b4 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8010b54:	687b      	ldr	r3, [r7, #4]
 8010b56:	7d1b      	ldrb	r3, [r3, #20]
 8010b58:	2b03      	cmp	r3, #3
 8010b5a:	d806      	bhi.n	8010b6a <tcp_receive+0x36>
 8010b5c:	4ba0      	ldr	r3, [pc, #640]	; (8010de0 <tcp_receive+0x2ac>)
 8010b5e:	f240 427c 	movw	r2, #1148	; 0x47c
 8010b62:	49a2      	ldr	r1, [pc, #648]	; (8010dec <tcp_receive+0x2b8>)
 8010b64:	48a0      	ldr	r0, [pc, #640]	; (8010de8 <tcp_receive+0x2b4>)
 8010b66:	f007 fd25 	bl	80185b4 <iprintf>

  if (flags & TCP_ACK) {
 8010b6a:	4ba1      	ldr	r3, [pc, #644]	; (8010df0 <tcp_receive+0x2bc>)
 8010b6c:	781b      	ldrb	r3, [r3, #0]
 8010b6e:	f003 0310 	and.w	r3, r3, #16
 8010b72:	2b00      	cmp	r3, #0
 8010b74:	f000 8263 	beq.w	801103e <tcp_receive+0x50a>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8010b78:	687b      	ldr	r3, [r7, #4]
 8010b7a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8010b7e:	461a      	mov	r2, r3
 8010b80:	687b      	ldr	r3, [r7, #4]
 8010b82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010b84:	4413      	add	r3, r2
 8010b86:	633b      	str	r3, [r7, #48]	; 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8010b88:	687b      	ldr	r3, [r7, #4]
 8010b8a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8010b8c:	4b99      	ldr	r3, [pc, #612]	; (8010df4 <tcp_receive+0x2c0>)
 8010b8e:	681b      	ldr	r3, [r3, #0]
 8010b90:	1ad3      	subs	r3, r2, r3
 8010b92:	2b00      	cmp	r3, #0
 8010b94:	db1b      	blt.n	8010bce <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8010b96:	687b      	ldr	r3, [r7, #4]
 8010b98:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8010b9a:	4b96      	ldr	r3, [pc, #600]	; (8010df4 <tcp_receive+0x2c0>)
 8010b9c:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8010b9e:	429a      	cmp	r2, r3
 8010ba0:	d106      	bne.n	8010bb0 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8010ba2:	687b      	ldr	r3, [r7, #4]
 8010ba4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8010ba6:	4b94      	ldr	r3, [pc, #592]	; (8010df8 <tcp_receive+0x2c4>)
 8010ba8:	681b      	ldr	r3, [r3, #0]
 8010baa:	1ad3      	subs	r3, r2, r3
 8010bac:	2b00      	cmp	r3, #0
 8010bae:	db0e      	blt.n	8010bce <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8010bb0:	687b      	ldr	r3, [r7, #4]
 8010bb2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8010bb4:	4b90      	ldr	r3, [pc, #576]	; (8010df8 <tcp_receive+0x2c4>)
 8010bb6:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8010bb8:	429a      	cmp	r2, r3
 8010bba:	d125      	bne.n	8010c08 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8010bbc:	4b8f      	ldr	r3, [pc, #572]	; (8010dfc <tcp_receive+0x2c8>)
 8010bbe:	681b      	ldr	r3, [r3, #0]
 8010bc0:	89db      	ldrh	r3, [r3, #14]
 8010bc2:	b29a      	uxth	r2, r3
 8010bc4:	687b      	ldr	r3, [r7, #4]
 8010bc6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8010bca:	429a      	cmp	r2, r3
 8010bcc:	d91c      	bls.n	8010c08 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 8010bce:	4b8b      	ldr	r3, [pc, #556]	; (8010dfc <tcp_receive+0x2c8>)
 8010bd0:	681b      	ldr	r3, [r3, #0]
 8010bd2:	89db      	ldrh	r3, [r3, #14]
 8010bd4:	b29a      	uxth	r2, r3
 8010bd6:	687b      	ldr	r3, [r7, #4]
 8010bd8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8010bdc:	687b      	ldr	r3, [r7, #4]
 8010bde:	f8b3 2062 	ldrh.w	r2, [r3, #98]	; 0x62
 8010be2:	687b      	ldr	r3, [r7, #4]
 8010be4:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8010be8:	429a      	cmp	r2, r3
 8010bea:	d205      	bcs.n	8010bf8 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 8010bec:	687b      	ldr	r3, [r7, #4]
 8010bee:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8010bf2:	687b      	ldr	r3, [r7, #4]
 8010bf4:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      }
      pcb->snd_wl1 = seqno;
 8010bf8:	4b7e      	ldr	r3, [pc, #504]	; (8010df4 <tcp_receive+0x2c0>)
 8010bfa:	681a      	ldr	r2, [r3, #0]
 8010bfc:	687b      	ldr	r3, [r7, #4]
 8010bfe:	655a      	str	r2, [r3, #84]	; 0x54
      pcb->snd_wl2 = ackno;
 8010c00:	4b7d      	ldr	r3, [pc, #500]	; (8010df8 <tcp_receive+0x2c4>)
 8010c02:	681a      	ldr	r2, [r3, #0]
 8010c04:	687b      	ldr	r3, [r7, #4]
 8010c06:	659a      	str	r2, [r3, #88]	; 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 8010c08:	4b7b      	ldr	r3, [pc, #492]	; (8010df8 <tcp_receive+0x2c4>)
 8010c0a:	681a      	ldr	r2, [r3, #0]
 8010c0c:	687b      	ldr	r3, [r7, #4]
 8010c0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010c10:	1ad3      	subs	r3, r2, r3
 8010c12:	2b00      	cmp	r3, #0
 8010c14:	dc58      	bgt.n	8010cc8 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 8010c16:	4b7a      	ldr	r3, [pc, #488]	; (8010e00 <tcp_receive+0x2cc>)
 8010c18:	881b      	ldrh	r3, [r3, #0]
 8010c1a:	2b00      	cmp	r3, #0
 8010c1c:	d14b      	bne.n	8010cb6 <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 8010c1e:	687b      	ldr	r3, [r7, #4]
 8010c20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010c22:	687a      	ldr	r2, [r7, #4]
 8010c24:	f8b2 2060 	ldrh.w	r2, [r2, #96]	; 0x60
 8010c28:	4413      	add	r3, r2
 8010c2a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010c2c:	429a      	cmp	r2, r3
 8010c2e:	d142      	bne.n	8010cb6 <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 8010c30:	687b      	ldr	r3, [r7, #4]
 8010c32:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8010c36:	2b00      	cmp	r3, #0
 8010c38:	db3d      	blt.n	8010cb6 <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 8010c3a:	687b      	ldr	r3, [r7, #4]
 8010c3c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8010c3e:	4b6e      	ldr	r3, [pc, #440]	; (8010df8 <tcp_receive+0x2c4>)
 8010c40:	681b      	ldr	r3, [r3, #0]
 8010c42:	429a      	cmp	r2, r3
 8010c44:	d137      	bne.n	8010cb6 <tcp_receive+0x182>
              found_dupack = 1;
 8010c46:	2301      	movs	r3, #1
 8010c48:	64bb      	str	r3, [r7, #72]	; 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 8010c4a:	687b      	ldr	r3, [r7, #4]
 8010c4c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8010c50:	2bff      	cmp	r3, #255	; 0xff
 8010c52:	d007      	beq.n	8010c64 <tcp_receive+0x130>
                ++pcb->dupacks;
 8010c54:	687b      	ldr	r3, [r7, #4]
 8010c56:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8010c5a:	3301      	adds	r3, #1
 8010c5c:	b2da      	uxtb	r2, r3
 8010c5e:	687b      	ldr	r3, [r7, #4]
 8010c60:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 8010c64:	687b      	ldr	r3, [r7, #4]
 8010c66:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8010c6a:	2b03      	cmp	r3, #3
 8010c6c:	d91b      	bls.n	8010ca6 <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 8010c6e:	687b      	ldr	r3, [r7, #4]
 8010c70:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8010c74:	687b      	ldr	r3, [r7, #4]
 8010c76:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8010c78:	4413      	add	r3, r2
 8010c7a:	b29a      	uxth	r2, r3
 8010c7c:	687b      	ldr	r3, [r7, #4]
 8010c7e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8010c82:	429a      	cmp	r2, r3
 8010c84:	d30a      	bcc.n	8010c9c <tcp_receive+0x168>
 8010c86:	687b      	ldr	r3, [r7, #4]
 8010c88:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8010c8c:	687b      	ldr	r3, [r7, #4]
 8010c8e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8010c90:	4413      	add	r3, r2
 8010c92:	b29a      	uxth	r2, r3
 8010c94:	687b      	ldr	r3, [r7, #4]
 8010c96:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8010c9a:	e004      	b.n	8010ca6 <tcp_receive+0x172>
 8010c9c:	687b      	ldr	r3, [r7, #4]
 8010c9e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8010ca2:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
              }
              if (pcb->dupacks >= 3) {
 8010ca6:	687b      	ldr	r3, [r7, #4]
 8010ca8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8010cac:	2b02      	cmp	r3, #2
 8010cae:	d902      	bls.n	8010cb6 <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 8010cb0:	6878      	ldr	r0, [r7, #4]
 8010cb2:	f001 fee9 	bl	8012a88 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 8010cb6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010cb8:	2b00      	cmp	r3, #0
 8010cba:	f040 8160 	bne.w	8010f7e <tcp_receive+0x44a>
        pcb->dupacks = 0;
 8010cbe:	687b      	ldr	r3, [r7, #4]
 8010cc0:	2200      	movs	r2, #0
 8010cc2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8010cc6:	e15a      	b.n	8010f7e <tcp_receive+0x44a>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8010cc8:	4b4b      	ldr	r3, [pc, #300]	; (8010df8 <tcp_receive+0x2c4>)
 8010cca:	681a      	ldr	r2, [r3, #0]
 8010ccc:	687b      	ldr	r3, [r7, #4]
 8010cce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010cd0:	1ad3      	subs	r3, r2, r3
 8010cd2:	3b01      	subs	r3, #1
 8010cd4:	2b00      	cmp	r3, #0
 8010cd6:	f2c0 814d 	blt.w	8010f74 <tcp_receive+0x440>
 8010cda:	4b47      	ldr	r3, [pc, #284]	; (8010df8 <tcp_receive+0x2c4>)
 8010cdc:	681a      	ldr	r2, [r3, #0]
 8010cde:	687b      	ldr	r3, [r7, #4]
 8010ce0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010ce2:	1ad3      	subs	r3, r2, r3
 8010ce4:	2b00      	cmp	r3, #0
 8010ce6:	f300 8145 	bgt.w	8010f74 <tcp_receive+0x440>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 8010cea:	687b      	ldr	r3, [r7, #4]
 8010cec:	8b5b      	ldrh	r3, [r3, #26]
 8010cee:	f003 0304 	and.w	r3, r3, #4
 8010cf2:	2b00      	cmp	r3, #0
 8010cf4:	d010      	beq.n	8010d18 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 8010cf6:	687b      	ldr	r3, [r7, #4]
 8010cf8:	8b5b      	ldrh	r3, [r3, #26]
 8010cfa:	f023 0304 	bic.w	r3, r3, #4
 8010cfe:	b29a      	uxth	r2, r3
 8010d00:	687b      	ldr	r3, [r7, #4]
 8010d02:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 8010d04:	687b      	ldr	r3, [r7, #4]
 8010d06:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8010d0a:	687b      	ldr	r3, [r7, #4]
 8010d0c:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        pcb->bytes_acked = 0;
 8010d10:	687b      	ldr	r3, [r7, #4]
 8010d12:	2200      	movs	r2, #0
 8010d14:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 8010d18:	687b      	ldr	r3, [r7, #4]
 8010d1a:	2200      	movs	r2, #0
 8010d1c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8010d20:	687b      	ldr	r3, [r7, #4]
 8010d22:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8010d26:	10db      	asrs	r3, r3, #3
 8010d28:	b21b      	sxth	r3, r3
 8010d2a:	b29a      	uxth	r2, r3
 8010d2c:	687b      	ldr	r3, [r7, #4]
 8010d2e:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8010d32:	b29b      	uxth	r3, r3
 8010d34:	4413      	add	r3, r2
 8010d36:	b29b      	uxth	r3, r3
 8010d38:	b21a      	sxth	r2, r3
 8010d3a:	687b      	ldr	r3, [r7, #4]
 8010d3c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 8010d40:	4b2d      	ldr	r3, [pc, #180]	; (8010df8 <tcp_receive+0x2c4>)
 8010d42:	681b      	ldr	r3, [r3, #0]
 8010d44:	b29a      	uxth	r2, r3
 8010d46:	687b      	ldr	r3, [r7, #4]
 8010d48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010d4a:	b29b      	uxth	r3, r3
 8010d4c:	1ad3      	subs	r3, r2, r3
 8010d4e:	85fb      	strh	r3, [r7, #46]	; 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 8010d50:	687b      	ldr	r3, [r7, #4]
 8010d52:	2200      	movs	r2, #0
 8010d54:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 8010d58:	4b27      	ldr	r3, [pc, #156]	; (8010df8 <tcp_receive+0x2c4>)
 8010d5a:	681a      	ldr	r2, [r3, #0]
 8010d5c:	687b      	ldr	r3, [r7, #4]
 8010d5e:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 8010d60:	687b      	ldr	r3, [r7, #4]
 8010d62:	7d1b      	ldrb	r3, [r3, #20]
 8010d64:	2b03      	cmp	r3, #3
 8010d66:	f240 8096 	bls.w	8010e96 <tcp_receive+0x362>
        if (pcb->cwnd < pcb->ssthresh) {
 8010d6a:	687b      	ldr	r3, [r7, #4]
 8010d6c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8010d70:	687b      	ldr	r3, [r7, #4]
 8010d72:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8010d76:	429a      	cmp	r2, r3
 8010d78:	d244      	bcs.n	8010e04 <tcp_receive+0x2d0>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 8010d7a:	687b      	ldr	r3, [r7, #4]
 8010d7c:	8b5b      	ldrh	r3, [r3, #26]
 8010d7e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8010d82:	2b00      	cmp	r3, #0
 8010d84:	d001      	beq.n	8010d8a <tcp_receive+0x256>
 8010d86:	2301      	movs	r3, #1
 8010d88:	e000      	b.n	8010d8c <tcp_receive+0x258>
 8010d8a:	2302      	movs	r3, #2
 8010d8c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 8010d90:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8010d94:	b29a      	uxth	r2, r3
 8010d96:	687b      	ldr	r3, [r7, #4]
 8010d98:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8010d9a:	fb12 f303 	smulbb	r3, r2, r3
 8010d9e:	b29b      	uxth	r3, r3
 8010da0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8010da2:	4293      	cmp	r3, r2
 8010da4:	bf28      	it	cs
 8010da6:	4613      	movcs	r3, r2
 8010da8:	857b      	strh	r3, [r7, #42]	; 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 8010daa:	687b      	ldr	r3, [r7, #4]
 8010dac:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8010db0:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8010db2:	4413      	add	r3, r2
 8010db4:	b29a      	uxth	r2, r3
 8010db6:	687b      	ldr	r3, [r7, #4]
 8010db8:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8010dbc:	429a      	cmp	r2, r3
 8010dbe:	d309      	bcc.n	8010dd4 <tcp_receive+0x2a0>
 8010dc0:	687b      	ldr	r3, [r7, #4]
 8010dc2:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8010dc6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8010dc8:	4413      	add	r3, r2
 8010dca:	b29a      	uxth	r2, r3
 8010dcc:	687b      	ldr	r3, [r7, #4]
 8010dce:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8010dd2:	e060      	b.n	8010e96 <tcp_receive+0x362>
 8010dd4:	687b      	ldr	r3, [r7, #4]
 8010dd6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8010dda:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8010dde:	e05a      	b.n	8010e96 <tcp_receive+0x362>
 8010de0:	0801ac1c 	.word	0x0801ac1c
 8010de4:	0801af4c 	.word	0x0801af4c
 8010de8:	0801ac68 	.word	0x0801ac68
 8010dec:	0801af68 	.word	0x0801af68
 8010df0:	20004b40 	.word	0x20004b40
 8010df4:	20004b34 	.word	0x20004b34
 8010df8:	20004b38 	.word	0x20004b38
 8010dfc:	20004b24 	.word	0x20004b24
 8010e00:	20004b3e 	.word	0x20004b3e
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 8010e04:	687b      	ldr	r3, [r7, #4]
 8010e06:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8010e0a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8010e0c:	4413      	add	r3, r2
 8010e0e:	b29a      	uxth	r2, r3
 8010e10:	687b      	ldr	r3, [r7, #4]
 8010e12:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8010e16:	429a      	cmp	r2, r3
 8010e18:	d309      	bcc.n	8010e2e <tcp_receive+0x2fa>
 8010e1a:	687b      	ldr	r3, [r7, #4]
 8010e1c:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8010e20:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8010e22:	4413      	add	r3, r2
 8010e24:	b29a      	uxth	r2, r3
 8010e26:	687b      	ldr	r3, [r7, #4]
 8010e28:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8010e2c:	e004      	b.n	8010e38 <tcp_receive+0x304>
 8010e2e:	687b      	ldr	r3, [r7, #4]
 8010e30:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8010e34:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 8010e38:	687b      	ldr	r3, [r7, #4]
 8010e3a:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8010e3e:	687b      	ldr	r3, [r7, #4]
 8010e40:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8010e44:	429a      	cmp	r2, r3
 8010e46:	d326      	bcc.n	8010e96 <tcp_receive+0x362>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 8010e48:	687b      	ldr	r3, [r7, #4]
 8010e4a:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8010e4e:	687b      	ldr	r3, [r7, #4]
 8010e50:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8010e54:	1ad3      	subs	r3, r2, r3
 8010e56:	b29a      	uxth	r2, r3
 8010e58:	687b      	ldr	r3, [r7, #4]
 8010e5a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8010e5e:	687b      	ldr	r3, [r7, #4]
 8010e60:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8010e64:	687b      	ldr	r3, [r7, #4]
 8010e66:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8010e68:	4413      	add	r3, r2
 8010e6a:	b29a      	uxth	r2, r3
 8010e6c:	687b      	ldr	r3, [r7, #4]
 8010e6e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8010e72:	429a      	cmp	r2, r3
 8010e74:	d30a      	bcc.n	8010e8c <tcp_receive+0x358>
 8010e76:	687b      	ldr	r3, [r7, #4]
 8010e78:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8010e7c:	687b      	ldr	r3, [r7, #4]
 8010e7e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8010e80:	4413      	add	r3, r2
 8010e82:	b29a      	uxth	r2, r3
 8010e84:	687b      	ldr	r3, [r7, #4]
 8010e86:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8010e8a:	e004      	b.n	8010e96 <tcp_receive+0x362>
 8010e8c:	687b      	ldr	r3, [r7, #4]
 8010e8e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8010e92:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8010e96:	687b      	ldr	r3, [r7, #4]
 8010e98:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8010e9a:	687b      	ldr	r3, [r7, #4]
 8010e9c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010e9e:	4a98      	ldr	r2, [pc, #608]	; (8011100 <tcp_receive+0x5cc>)
 8010ea0:	6878      	ldr	r0, [r7, #4]
 8010ea2:	f7ff fdcb 	bl	8010a3c <tcp_free_acked_segments>
 8010ea6:	4602      	mov	r2, r0
 8010ea8:	687b      	ldr	r3, [r7, #4]
 8010eaa:	671a      	str	r2, [r3, #112]	; 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 8010eac:	687b      	ldr	r3, [r7, #4]
 8010eae:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 8010eb0:	687b      	ldr	r3, [r7, #4]
 8010eb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010eb4:	4a93      	ldr	r2, [pc, #588]	; (8011104 <tcp_receive+0x5d0>)
 8010eb6:	6878      	ldr	r0, [r7, #4]
 8010eb8:	f7ff fdc0 	bl	8010a3c <tcp_free_acked_segments>
 8010ebc:	4602      	mov	r2, r0
 8010ebe:	687b      	ldr	r3, [r7, #4]
 8010ec0:	66da      	str	r2, [r3, #108]	; 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8010ec2:	687b      	ldr	r3, [r7, #4]
 8010ec4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010ec6:	2b00      	cmp	r3, #0
 8010ec8:	d104      	bne.n	8010ed4 <tcp_receive+0x3a0>
        pcb->rtime = -1;
 8010eca:	687b      	ldr	r3, [r7, #4]
 8010ecc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8010ed0:	861a      	strh	r2, [r3, #48]	; 0x30
 8010ed2:	e002      	b.n	8010eda <tcp_receive+0x3a6>
      } else {
        pcb->rtime = 0;
 8010ed4:	687b      	ldr	r3, [r7, #4]
 8010ed6:	2200      	movs	r2, #0
 8010ed8:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 8010eda:	687b      	ldr	r3, [r7, #4]
 8010edc:	2200      	movs	r2, #0
 8010ede:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 8010ee0:	687b      	ldr	r3, [r7, #4]
 8010ee2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010ee4:	2b00      	cmp	r3, #0
 8010ee6:	d103      	bne.n	8010ef0 <tcp_receive+0x3bc>
        pcb->unsent_oversize = 0;
 8010ee8:	687b      	ldr	r3, [r7, #4]
 8010eea:	2200      	movs	r2, #0
 8010eec:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8010ef0:	687b      	ldr	r3, [r7, #4]
 8010ef2:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 8010ef6:	4b84      	ldr	r3, [pc, #528]	; (8011108 <tcp_receive+0x5d4>)
 8010ef8:	881b      	ldrh	r3, [r3, #0]
 8010efa:	4413      	add	r3, r2
 8010efc:	b29a      	uxth	r2, r3
 8010efe:	687b      	ldr	r3, [r7, #4]
 8010f00:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 8010f04:	687b      	ldr	r3, [r7, #4]
 8010f06:	8b5b      	ldrh	r3, [r3, #26]
 8010f08:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8010f0c:	2b00      	cmp	r3, #0
 8010f0e:	d035      	beq.n	8010f7c <tcp_receive+0x448>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 8010f10:	687b      	ldr	r3, [r7, #4]
 8010f12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010f14:	2b00      	cmp	r3, #0
 8010f16:	d118      	bne.n	8010f4a <tcp_receive+0x416>
          if ((pcb->unsent == NULL) ||
 8010f18:	687b      	ldr	r3, [r7, #4]
 8010f1a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010f1c:	2b00      	cmp	r3, #0
 8010f1e:	d00c      	beq.n	8010f3a <tcp_receive+0x406>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 8010f20:	687b      	ldr	r3, [r7, #4]
 8010f22:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8010f24:	687b      	ldr	r3, [r7, #4]
 8010f26:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010f28:	68db      	ldr	r3, [r3, #12]
 8010f2a:	685b      	ldr	r3, [r3, #4]
 8010f2c:	4618      	mov	r0, r3
 8010f2e:	f7fb f964 	bl	800c1fa <lwip_htonl>
 8010f32:	4603      	mov	r3, r0
 8010f34:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 8010f36:	2b00      	cmp	r3, #0
 8010f38:	dc20      	bgt.n	8010f7c <tcp_receive+0x448>
            tcp_clear_flags(pcb, TF_RTO);
 8010f3a:	687b      	ldr	r3, [r7, #4]
 8010f3c:	8b5b      	ldrh	r3, [r3, #26]
 8010f3e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8010f42:	b29a      	uxth	r2, r3
 8010f44:	687b      	ldr	r3, [r7, #4]
 8010f46:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8010f48:	e018      	b.n	8010f7c <tcp_receive+0x448>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 8010f4a:	687b      	ldr	r3, [r7, #4]
 8010f4c:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8010f4e:	687b      	ldr	r3, [r7, #4]
 8010f50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010f52:	68db      	ldr	r3, [r3, #12]
 8010f54:	685b      	ldr	r3, [r3, #4]
 8010f56:	4618      	mov	r0, r3
 8010f58:	f7fb f94f 	bl	800c1fa <lwip_htonl>
 8010f5c:	4603      	mov	r3, r0
 8010f5e:	1ae3      	subs	r3, r4, r3
 8010f60:	2b00      	cmp	r3, #0
 8010f62:	dc0b      	bgt.n	8010f7c <tcp_receive+0x448>
          tcp_clear_flags(pcb, TF_RTO);
 8010f64:	687b      	ldr	r3, [r7, #4]
 8010f66:	8b5b      	ldrh	r3, [r3, #26]
 8010f68:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8010f6c:	b29a      	uxth	r2, r3
 8010f6e:	687b      	ldr	r3, [r7, #4]
 8010f70:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8010f72:	e003      	b.n	8010f7c <tcp_receive+0x448>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8010f74:	6878      	ldr	r0, [r7, #4]
 8010f76:	f001 ff75 	bl	8012e64 <tcp_send_empty_ack>
 8010f7a:	e000      	b.n	8010f7e <tcp_receive+0x44a>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8010f7c:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8010f7e:	687b      	ldr	r3, [r7, #4]
 8010f80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010f82:	2b00      	cmp	r3, #0
 8010f84:	d05b      	beq.n	801103e <tcp_receive+0x50a>
 8010f86:	687b      	ldr	r3, [r7, #4]
 8010f88:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8010f8a:	4b60      	ldr	r3, [pc, #384]	; (801110c <tcp_receive+0x5d8>)
 8010f8c:	681b      	ldr	r3, [r3, #0]
 8010f8e:	1ad3      	subs	r3, r2, r3
 8010f90:	2b00      	cmp	r3, #0
 8010f92:	da54      	bge.n	801103e <tcp_receive+0x50a>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8010f94:	4b5e      	ldr	r3, [pc, #376]	; (8011110 <tcp_receive+0x5dc>)
 8010f96:	681b      	ldr	r3, [r3, #0]
 8010f98:	b29a      	uxth	r2, r3
 8010f9a:	687b      	ldr	r3, [r7, #4]
 8010f9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010f9e:	b29b      	uxth	r3, r3
 8010fa0:	1ad3      	subs	r3, r2, r3
 8010fa2:	b29b      	uxth	r3, r3
 8010fa4:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 8010fa8:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8010fac:	687b      	ldr	r3, [r7, #4]
 8010fae:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8010fb2:	10db      	asrs	r3, r3, #3
 8010fb4:	b21b      	sxth	r3, r3
 8010fb6:	b29b      	uxth	r3, r3
 8010fb8:	1ad3      	subs	r3, r2, r3
 8010fba:	b29b      	uxth	r3, r3
 8010fbc:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 8010fc0:	687b      	ldr	r3, [r7, #4]
 8010fc2:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8010fc6:	b29a      	uxth	r2, r3
 8010fc8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8010fcc:	4413      	add	r3, r2
 8010fce:	b29b      	uxth	r3, r3
 8010fd0:	b21a      	sxth	r2, r3
 8010fd2:	687b      	ldr	r3, [r7, #4]
 8010fd4:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 8010fd6:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 8010fda:	2b00      	cmp	r3, #0
 8010fdc:	da05      	bge.n	8010fea <tcp_receive+0x4b6>
        m = (s16_t) - m;
 8010fde:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8010fe2:	425b      	negs	r3, r3
 8010fe4:	b29b      	uxth	r3, r3
 8010fe6:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 8010fea:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8010fee:	687b      	ldr	r3, [r7, #4]
 8010ff0:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8010ff4:	109b      	asrs	r3, r3, #2
 8010ff6:	b21b      	sxth	r3, r3
 8010ff8:	b29b      	uxth	r3, r3
 8010ffa:	1ad3      	subs	r3, r2, r3
 8010ffc:	b29b      	uxth	r3, r3
 8010ffe:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 8011002:	687b      	ldr	r3, [r7, #4]
 8011004:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8011008:	b29a      	uxth	r2, r3
 801100a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 801100e:	4413      	add	r3, r2
 8011010:	b29b      	uxth	r3, r3
 8011012:	b21a      	sxth	r2, r3
 8011014:	687b      	ldr	r3, [r7, #4]
 8011016:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8011018:	687b      	ldr	r3, [r7, #4]
 801101a:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 801101e:	10db      	asrs	r3, r3, #3
 8011020:	b21b      	sxth	r3, r3
 8011022:	b29a      	uxth	r2, r3
 8011024:	687b      	ldr	r3, [r7, #4]
 8011026:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 801102a:	b29b      	uxth	r3, r3
 801102c:	4413      	add	r3, r2
 801102e:	b29b      	uxth	r3, r3
 8011030:	b21a      	sxth	r2, r3
 8011032:	687b      	ldr	r3, [r7, #4]
 8011034:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 8011038:	687b      	ldr	r3, [r7, #4]
 801103a:	2200      	movs	r2, #0
 801103c:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 801103e:	4b35      	ldr	r3, [pc, #212]	; (8011114 <tcp_receive+0x5e0>)
 8011040:	881b      	ldrh	r3, [r3, #0]
 8011042:	2b00      	cmp	r3, #0
 8011044:	f000 84e1 	beq.w	8011a0a <tcp_receive+0xed6>
 8011048:	687b      	ldr	r3, [r7, #4]
 801104a:	7d1b      	ldrb	r3, [r3, #20]
 801104c:	2b06      	cmp	r3, #6
 801104e:	f200 84dc 	bhi.w	8011a0a <tcp_receive+0xed6>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8011052:	687b      	ldr	r3, [r7, #4]
 8011054:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8011056:	4b30      	ldr	r3, [pc, #192]	; (8011118 <tcp_receive+0x5e4>)
 8011058:	681b      	ldr	r3, [r3, #0]
 801105a:	1ad3      	subs	r3, r2, r3
 801105c:	3b01      	subs	r3, #1
 801105e:	2b00      	cmp	r3, #0
 8011060:	f2c0 808e 	blt.w	8011180 <tcp_receive+0x64c>
 8011064:	687b      	ldr	r3, [r7, #4]
 8011066:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8011068:	4b2a      	ldr	r3, [pc, #168]	; (8011114 <tcp_receive+0x5e0>)
 801106a:	881b      	ldrh	r3, [r3, #0]
 801106c:	4619      	mov	r1, r3
 801106e:	4b2a      	ldr	r3, [pc, #168]	; (8011118 <tcp_receive+0x5e4>)
 8011070:	681b      	ldr	r3, [r3, #0]
 8011072:	440b      	add	r3, r1
 8011074:	1ad3      	subs	r3, r2, r3
 8011076:	3301      	adds	r3, #1
 8011078:	2b00      	cmp	r3, #0
 801107a:	f300 8081 	bgt.w	8011180 <tcp_receive+0x64c>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 801107e:	4b27      	ldr	r3, [pc, #156]	; (801111c <tcp_receive+0x5e8>)
 8011080:	685b      	ldr	r3, [r3, #4]
 8011082:	647b      	str	r3, [r7, #68]	; 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 8011084:	687b      	ldr	r3, [r7, #4]
 8011086:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8011088:	4b23      	ldr	r3, [pc, #140]	; (8011118 <tcp_receive+0x5e4>)
 801108a:	681b      	ldr	r3, [r3, #0]
 801108c:	1ad3      	subs	r3, r2, r3
 801108e:	627b      	str	r3, [r7, #36]	; 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8011090:	4b22      	ldr	r3, [pc, #136]	; (801111c <tcp_receive+0x5e8>)
 8011092:	685b      	ldr	r3, [r3, #4]
 8011094:	2b00      	cmp	r3, #0
 8011096:	d106      	bne.n	80110a6 <tcp_receive+0x572>
 8011098:	4b21      	ldr	r3, [pc, #132]	; (8011120 <tcp_receive+0x5ec>)
 801109a:	f240 5294 	movw	r2, #1428	; 0x594
 801109e:	4921      	ldr	r1, [pc, #132]	; (8011124 <tcp_receive+0x5f0>)
 80110a0:	4821      	ldr	r0, [pc, #132]	; (8011128 <tcp_receive+0x5f4>)
 80110a2:	f007 fa87 	bl	80185b4 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 80110a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80110a8:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80110ac:	4293      	cmp	r3, r2
 80110ae:	d906      	bls.n	80110be <tcp_receive+0x58a>
 80110b0:	4b1b      	ldr	r3, [pc, #108]	; (8011120 <tcp_receive+0x5ec>)
 80110b2:	f240 5295 	movw	r2, #1429	; 0x595
 80110b6:	491d      	ldr	r1, [pc, #116]	; (801112c <tcp_receive+0x5f8>)
 80110b8:	481b      	ldr	r0, [pc, #108]	; (8011128 <tcp_receive+0x5f4>)
 80110ba:	f007 fa7b 	bl	80185b4 <iprintf>
      off = (u16_t)off32;
 80110be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80110c0:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 80110c4:	4b15      	ldr	r3, [pc, #84]	; (801111c <tcp_receive+0x5e8>)
 80110c6:	685b      	ldr	r3, [r3, #4]
 80110c8:	891b      	ldrh	r3, [r3, #8]
 80110ca:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80110ce:	429a      	cmp	r2, r3
 80110d0:	d906      	bls.n	80110e0 <tcp_receive+0x5ac>
 80110d2:	4b13      	ldr	r3, [pc, #76]	; (8011120 <tcp_receive+0x5ec>)
 80110d4:	f240 5297 	movw	r2, #1431	; 0x597
 80110d8:	4915      	ldr	r1, [pc, #84]	; (8011130 <tcp_receive+0x5fc>)
 80110da:	4813      	ldr	r0, [pc, #76]	; (8011128 <tcp_receive+0x5f4>)
 80110dc:	f007 fa6a 	bl	80185b4 <iprintf>
      inseg.len -= off;
 80110e0:	4b0e      	ldr	r3, [pc, #56]	; (801111c <tcp_receive+0x5e8>)
 80110e2:	891a      	ldrh	r2, [r3, #8]
 80110e4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80110e8:	1ad3      	subs	r3, r2, r3
 80110ea:	b29a      	uxth	r2, r3
 80110ec:	4b0b      	ldr	r3, [pc, #44]	; (801111c <tcp_receive+0x5e8>)
 80110ee:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 80110f0:	4b0a      	ldr	r3, [pc, #40]	; (801111c <tcp_receive+0x5e8>)
 80110f2:	685b      	ldr	r3, [r3, #4]
 80110f4:	891a      	ldrh	r2, [r3, #8]
 80110f6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80110fa:	1ad3      	subs	r3, r2, r3
 80110fc:	847b      	strh	r3, [r7, #34]	; 0x22
      while (p->len < off) {
 80110fe:	e029      	b.n	8011154 <tcp_receive+0x620>
 8011100:	0801af84 	.word	0x0801af84
 8011104:	0801af8c 	.word	0x0801af8c
 8011108:	20004b3c 	.word	0x20004b3c
 801110c:	20004b38 	.word	0x20004b38
 8011110:	2000be2c 	.word	0x2000be2c
 8011114:	20004b3e 	.word	0x20004b3e
 8011118:	20004b34 	.word	0x20004b34
 801111c:	20004b14 	.word	0x20004b14
 8011120:	0801ac1c 	.word	0x0801ac1c
 8011124:	0801af94 	.word	0x0801af94
 8011128:	0801ac68 	.word	0x0801ac68
 801112c:	0801afa4 	.word	0x0801afa4
 8011130:	0801afb4 	.word	0x0801afb4
        off -= p->len;
 8011134:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011136:	895b      	ldrh	r3, [r3, #10]
 8011138:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801113c:	1ad3      	subs	r3, r2, r3
 801113e:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 8011142:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011144:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8011146:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 8011148:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801114a:	2200      	movs	r2, #0
 801114c:	815a      	strh	r2, [r3, #10]
        p = p->next;
 801114e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011150:	681b      	ldr	r3, [r3, #0]
 8011152:	647b      	str	r3, [r7, #68]	; 0x44
      while (p->len < off) {
 8011154:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011156:	895b      	ldrh	r3, [r3, #10]
 8011158:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801115c:	429a      	cmp	r2, r3
 801115e:	d8e9      	bhi.n	8011134 <tcp_receive+0x600>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 8011160:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8011164:	4619      	mov	r1, r3
 8011166:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8011168:	f7fc fb64 	bl	800d834 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 801116c:	687b      	ldr	r3, [r7, #4]
 801116e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011170:	4a91      	ldr	r2, [pc, #580]	; (80113b8 <tcp_receive+0x884>)
 8011172:	6013      	str	r3, [r2, #0]
 8011174:	4b91      	ldr	r3, [pc, #580]	; (80113bc <tcp_receive+0x888>)
 8011176:	68db      	ldr	r3, [r3, #12]
 8011178:	4a8f      	ldr	r2, [pc, #572]	; (80113b8 <tcp_receive+0x884>)
 801117a:	6812      	ldr	r2, [r2, #0]
 801117c:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801117e:	e00d      	b.n	801119c <tcp_receive+0x668>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8011180:	4b8d      	ldr	r3, [pc, #564]	; (80113b8 <tcp_receive+0x884>)
 8011182:	681a      	ldr	r2, [r3, #0]
 8011184:	687b      	ldr	r3, [r7, #4]
 8011186:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011188:	1ad3      	subs	r3, r2, r3
 801118a:	2b00      	cmp	r3, #0
 801118c:	da06      	bge.n	801119c <tcp_receive+0x668>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 801118e:	687b      	ldr	r3, [r7, #4]
 8011190:	8b5b      	ldrh	r3, [r3, #26]
 8011192:	f043 0302 	orr.w	r3, r3, #2
 8011196:	b29a      	uxth	r2, r3
 8011198:	687b      	ldr	r3, [r7, #4]
 801119a:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801119c:	4b86      	ldr	r3, [pc, #536]	; (80113b8 <tcp_receive+0x884>)
 801119e:	681a      	ldr	r2, [r3, #0]
 80111a0:	687b      	ldr	r3, [r7, #4]
 80111a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80111a4:	1ad3      	subs	r3, r2, r3
 80111a6:	2b00      	cmp	r3, #0
 80111a8:	f2c0 842a 	blt.w	8011a00 <tcp_receive+0xecc>
 80111ac:	4b82      	ldr	r3, [pc, #520]	; (80113b8 <tcp_receive+0x884>)
 80111ae:	681a      	ldr	r2, [r3, #0]
 80111b0:	687b      	ldr	r3, [r7, #4]
 80111b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80111b4:	6879      	ldr	r1, [r7, #4]
 80111b6:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80111b8:	440b      	add	r3, r1
 80111ba:	1ad3      	subs	r3, r2, r3
 80111bc:	3301      	adds	r3, #1
 80111be:	2b00      	cmp	r3, #0
 80111c0:	f300 841e 	bgt.w	8011a00 <tcp_receive+0xecc>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 80111c4:	687b      	ldr	r3, [r7, #4]
 80111c6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80111c8:	4b7b      	ldr	r3, [pc, #492]	; (80113b8 <tcp_receive+0x884>)
 80111ca:	681b      	ldr	r3, [r3, #0]
 80111cc:	429a      	cmp	r2, r3
 80111ce:	f040 829a 	bne.w	8011706 <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 80111d2:	4b7a      	ldr	r3, [pc, #488]	; (80113bc <tcp_receive+0x888>)
 80111d4:	891c      	ldrh	r4, [r3, #8]
 80111d6:	4b79      	ldr	r3, [pc, #484]	; (80113bc <tcp_receive+0x888>)
 80111d8:	68db      	ldr	r3, [r3, #12]
 80111da:	899b      	ldrh	r3, [r3, #12]
 80111dc:	b29b      	uxth	r3, r3
 80111de:	4618      	mov	r0, r3
 80111e0:	f7fa fff6 	bl	800c1d0 <lwip_htons>
 80111e4:	4603      	mov	r3, r0
 80111e6:	b2db      	uxtb	r3, r3
 80111e8:	f003 0303 	and.w	r3, r3, #3
 80111ec:	2b00      	cmp	r3, #0
 80111ee:	d001      	beq.n	80111f4 <tcp_receive+0x6c0>
 80111f0:	2301      	movs	r3, #1
 80111f2:	e000      	b.n	80111f6 <tcp_receive+0x6c2>
 80111f4:	2300      	movs	r3, #0
 80111f6:	4423      	add	r3, r4
 80111f8:	b29a      	uxth	r2, r3
 80111fa:	4b71      	ldr	r3, [pc, #452]	; (80113c0 <tcp_receive+0x88c>)
 80111fc:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 80111fe:	687b      	ldr	r3, [r7, #4]
 8011200:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8011202:	4b6f      	ldr	r3, [pc, #444]	; (80113c0 <tcp_receive+0x88c>)
 8011204:	881b      	ldrh	r3, [r3, #0]
 8011206:	429a      	cmp	r2, r3
 8011208:	d275      	bcs.n	80112f6 <tcp_receive+0x7c2>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801120a:	4b6c      	ldr	r3, [pc, #432]	; (80113bc <tcp_receive+0x888>)
 801120c:	68db      	ldr	r3, [r3, #12]
 801120e:	899b      	ldrh	r3, [r3, #12]
 8011210:	b29b      	uxth	r3, r3
 8011212:	4618      	mov	r0, r3
 8011214:	f7fa ffdc 	bl	800c1d0 <lwip_htons>
 8011218:	4603      	mov	r3, r0
 801121a:	b2db      	uxtb	r3, r3
 801121c:	f003 0301 	and.w	r3, r3, #1
 8011220:	2b00      	cmp	r3, #0
 8011222:	d01f      	beq.n	8011264 <tcp_receive+0x730>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8011224:	4b65      	ldr	r3, [pc, #404]	; (80113bc <tcp_receive+0x888>)
 8011226:	68db      	ldr	r3, [r3, #12]
 8011228:	899b      	ldrh	r3, [r3, #12]
 801122a:	b29b      	uxth	r3, r3
 801122c:	b21b      	sxth	r3, r3
 801122e:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8011232:	b21c      	sxth	r4, r3
 8011234:	4b61      	ldr	r3, [pc, #388]	; (80113bc <tcp_receive+0x888>)
 8011236:	68db      	ldr	r3, [r3, #12]
 8011238:	899b      	ldrh	r3, [r3, #12]
 801123a:	b29b      	uxth	r3, r3
 801123c:	4618      	mov	r0, r3
 801123e:	f7fa ffc7 	bl	800c1d0 <lwip_htons>
 8011242:	4603      	mov	r3, r0
 8011244:	b2db      	uxtb	r3, r3
 8011246:	b29b      	uxth	r3, r3
 8011248:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 801124c:	b29b      	uxth	r3, r3
 801124e:	4618      	mov	r0, r3
 8011250:	f7fa ffbe 	bl	800c1d0 <lwip_htons>
 8011254:	4603      	mov	r3, r0
 8011256:	b21b      	sxth	r3, r3
 8011258:	4323      	orrs	r3, r4
 801125a:	b21a      	sxth	r2, r3
 801125c:	4b57      	ldr	r3, [pc, #348]	; (80113bc <tcp_receive+0x888>)
 801125e:	68db      	ldr	r3, [r3, #12]
 8011260:	b292      	uxth	r2, r2
 8011262:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 8011264:	687b      	ldr	r3, [r7, #4]
 8011266:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8011268:	4b54      	ldr	r3, [pc, #336]	; (80113bc <tcp_receive+0x888>)
 801126a:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801126c:	4b53      	ldr	r3, [pc, #332]	; (80113bc <tcp_receive+0x888>)
 801126e:	68db      	ldr	r3, [r3, #12]
 8011270:	899b      	ldrh	r3, [r3, #12]
 8011272:	b29b      	uxth	r3, r3
 8011274:	4618      	mov	r0, r3
 8011276:	f7fa ffab 	bl	800c1d0 <lwip_htons>
 801127a:	4603      	mov	r3, r0
 801127c:	b2db      	uxtb	r3, r3
 801127e:	f003 0302 	and.w	r3, r3, #2
 8011282:	2b00      	cmp	r3, #0
 8011284:	d005      	beq.n	8011292 <tcp_receive+0x75e>
            inseg.len -= 1;
 8011286:	4b4d      	ldr	r3, [pc, #308]	; (80113bc <tcp_receive+0x888>)
 8011288:	891b      	ldrh	r3, [r3, #8]
 801128a:	3b01      	subs	r3, #1
 801128c:	b29a      	uxth	r2, r3
 801128e:	4b4b      	ldr	r3, [pc, #300]	; (80113bc <tcp_receive+0x888>)
 8011290:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 8011292:	4b4a      	ldr	r3, [pc, #296]	; (80113bc <tcp_receive+0x888>)
 8011294:	685b      	ldr	r3, [r3, #4]
 8011296:	4a49      	ldr	r2, [pc, #292]	; (80113bc <tcp_receive+0x888>)
 8011298:	8912      	ldrh	r2, [r2, #8]
 801129a:	4611      	mov	r1, r2
 801129c:	4618      	mov	r0, r3
 801129e:	f7fc f9c9 	bl	800d634 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 80112a2:	4b46      	ldr	r3, [pc, #280]	; (80113bc <tcp_receive+0x888>)
 80112a4:	891c      	ldrh	r4, [r3, #8]
 80112a6:	4b45      	ldr	r3, [pc, #276]	; (80113bc <tcp_receive+0x888>)
 80112a8:	68db      	ldr	r3, [r3, #12]
 80112aa:	899b      	ldrh	r3, [r3, #12]
 80112ac:	b29b      	uxth	r3, r3
 80112ae:	4618      	mov	r0, r3
 80112b0:	f7fa ff8e 	bl	800c1d0 <lwip_htons>
 80112b4:	4603      	mov	r3, r0
 80112b6:	b2db      	uxtb	r3, r3
 80112b8:	f003 0303 	and.w	r3, r3, #3
 80112bc:	2b00      	cmp	r3, #0
 80112be:	d001      	beq.n	80112c4 <tcp_receive+0x790>
 80112c0:	2301      	movs	r3, #1
 80112c2:	e000      	b.n	80112c6 <tcp_receive+0x792>
 80112c4:	2300      	movs	r3, #0
 80112c6:	4423      	add	r3, r4
 80112c8:	b29a      	uxth	r2, r3
 80112ca:	4b3d      	ldr	r3, [pc, #244]	; (80113c0 <tcp_receive+0x88c>)
 80112cc:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 80112ce:	4b3c      	ldr	r3, [pc, #240]	; (80113c0 <tcp_receive+0x88c>)
 80112d0:	881b      	ldrh	r3, [r3, #0]
 80112d2:	461a      	mov	r2, r3
 80112d4:	4b38      	ldr	r3, [pc, #224]	; (80113b8 <tcp_receive+0x884>)
 80112d6:	681b      	ldr	r3, [r3, #0]
 80112d8:	441a      	add	r2, r3
 80112da:	687b      	ldr	r3, [r7, #4]
 80112dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80112de:	6879      	ldr	r1, [r7, #4]
 80112e0:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80112e2:	440b      	add	r3, r1
 80112e4:	429a      	cmp	r2, r3
 80112e6:	d006      	beq.n	80112f6 <tcp_receive+0x7c2>
 80112e8:	4b36      	ldr	r3, [pc, #216]	; (80113c4 <tcp_receive+0x890>)
 80112ea:	f240 52cb 	movw	r2, #1483	; 0x5cb
 80112ee:	4936      	ldr	r1, [pc, #216]	; (80113c8 <tcp_receive+0x894>)
 80112f0:	4836      	ldr	r0, [pc, #216]	; (80113cc <tcp_receive+0x898>)
 80112f2:	f007 f95f 	bl	80185b4 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 80112f6:	687b      	ldr	r3, [r7, #4]
 80112f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80112fa:	2b00      	cmp	r3, #0
 80112fc:	f000 80e7 	beq.w	80114ce <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8011300:	4b2e      	ldr	r3, [pc, #184]	; (80113bc <tcp_receive+0x888>)
 8011302:	68db      	ldr	r3, [r3, #12]
 8011304:	899b      	ldrh	r3, [r3, #12]
 8011306:	b29b      	uxth	r3, r3
 8011308:	4618      	mov	r0, r3
 801130a:	f7fa ff61 	bl	800c1d0 <lwip_htons>
 801130e:	4603      	mov	r3, r0
 8011310:	b2db      	uxtb	r3, r3
 8011312:	f003 0301 	and.w	r3, r3, #1
 8011316:	2b00      	cmp	r3, #0
 8011318:	d010      	beq.n	801133c <tcp_receive+0x808>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 801131a:	e00a      	b.n	8011332 <tcp_receive+0x7fe>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 801131c:	687b      	ldr	r3, [r7, #4]
 801131e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011320:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 8011322:	687b      	ldr	r3, [r7, #4]
 8011324:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011326:	681a      	ldr	r2, [r3, #0]
 8011328:	687b      	ldr	r3, [r7, #4]
 801132a:	675a      	str	r2, [r3, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 801132c:	68f8      	ldr	r0, [r7, #12]
 801132e:	f7fd fd96 	bl	800ee5e <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 8011332:	687b      	ldr	r3, [r7, #4]
 8011334:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011336:	2b00      	cmp	r3, #0
 8011338:	d1f0      	bne.n	801131c <tcp_receive+0x7e8>
 801133a:	e0c8      	b.n	80114ce <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 801133c:	687b      	ldr	r3, [r7, #4]
 801133e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011340:	63fb      	str	r3, [r7, #60]	; 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 8011342:	e052      	b.n	80113ea <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8011344:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011346:	68db      	ldr	r3, [r3, #12]
 8011348:	899b      	ldrh	r3, [r3, #12]
 801134a:	b29b      	uxth	r3, r3
 801134c:	4618      	mov	r0, r3
 801134e:	f7fa ff3f 	bl	800c1d0 <lwip_htons>
 8011352:	4603      	mov	r3, r0
 8011354:	b2db      	uxtb	r3, r3
 8011356:	f003 0301 	and.w	r3, r3, #1
 801135a:	2b00      	cmp	r3, #0
 801135c:	d03d      	beq.n	80113da <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 801135e:	4b17      	ldr	r3, [pc, #92]	; (80113bc <tcp_receive+0x888>)
 8011360:	68db      	ldr	r3, [r3, #12]
 8011362:	899b      	ldrh	r3, [r3, #12]
 8011364:	b29b      	uxth	r3, r3
 8011366:	4618      	mov	r0, r3
 8011368:	f7fa ff32 	bl	800c1d0 <lwip_htons>
 801136c:	4603      	mov	r3, r0
 801136e:	b2db      	uxtb	r3, r3
 8011370:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8011374:	2b00      	cmp	r3, #0
 8011376:	d130      	bne.n	80113da <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8011378:	4b10      	ldr	r3, [pc, #64]	; (80113bc <tcp_receive+0x888>)
 801137a:	68db      	ldr	r3, [r3, #12]
 801137c:	899b      	ldrh	r3, [r3, #12]
 801137e:	b29c      	uxth	r4, r3
 8011380:	2001      	movs	r0, #1
 8011382:	f7fa ff25 	bl	800c1d0 <lwip_htons>
 8011386:	4603      	mov	r3, r0
 8011388:	461a      	mov	r2, r3
 801138a:	4b0c      	ldr	r3, [pc, #48]	; (80113bc <tcp_receive+0x888>)
 801138c:	68db      	ldr	r3, [r3, #12]
 801138e:	4322      	orrs	r2, r4
 8011390:	b292      	uxth	r2, r2
 8011392:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 8011394:	4b09      	ldr	r3, [pc, #36]	; (80113bc <tcp_receive+0x888>)
 8011396:	891c      	ldrh	r4, [r3, #8]
 8011398:	4b08      	ldr	r3, [pc, #32]	; (80113bc <tcp_receive+0x888>)
 801139a:	68db      	ldr	r3, [r3, #12]
 801139c:	899b      	ldrh	r3, [r3, #12]
 801139e:	b29b      	uxth	r3, r3
 80113a0:	4618      	mov	r0, r3
 80113a2:	f7fa ff15 	bl	800c1d0 <lwip_htons>
 80113a6:	4603      	mov	r3, r0
 80113a8:	b2db      	uxtb	r3, r3
 80113aa:	f003 0303 	and.w	r3, r3, #3
 80113ae:	2b00      	cmp	r3, #0
 80113b0:	d00e      	beq.n	80113d0 <tcp_receive+0x89c>
 80113b2:	2301      	movs	r3, #1
 80113b4:	e00d      	b.n	80113d2 <tcp_receive+0x89e>
 80113b6:	bf00      	nop
 80113b8:	20004b34 	.word	0x20004b34
 80113bc:	20004b14 	.word	0x20004b14
 80113c0:	20004b3e 	.word	0x20004b3e
 80113c4:	0801ac1c 	.word	0x0801ac1c
 80113c8:	0801afc4 	.word	0x0801afc4
 80113cc:	0801ac68 	.word	0x0801ac68
 80113d0:	2300      	movs	r3, #0
 80113d2:	4423      	add	r3, r4
 80113d4:	b29a      	uxth	r2, r3
 80113d6:	4b98      	ldr	r3, [pc, #608]	; (8011638 <tcp_receive+0xb04>)
 80113d8:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 80113da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80113dc:	613b      	str	r3, [r7, #16]
              next = next->next;
 80113de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80113e0:	681b      	ldr	r3, [r3, #0]
 80113e2:	63fb      	str	r3, [r7, #60]	; 0x3c
              tcp_seg_free(tmp);
 80113e4:	6938      	ldr	r0, [r7, #16]
 80113e6:	f7fd fd3a 	bl	800ee5e <tcp_seg_free>
            while (next &&
 80113ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80113ec:	2b00      	cmp	r3, #0
 80113ee:	d00e      	beq.n	801140e <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 80113f0:	4b91      	ldr	r3, [pc, #580]	; (8011638 <tcp_receive+0xb04>)
 80113f2:	881b      	ldrh	r3, [r3, #0]
 80113f4:	461a      	mov	r2, r3
 80113f6:	4b91      	ldr	r3, [pc, #580]	; (801163c <tcp_receive+0xb08>)
 80113f8:	681b      	ldr	r3, [r3, #0]
 80113fa:	441a      	add	r2, r3
 80113fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80113fe:	68db      	ldr	r3, [r3, #12]
 8011400:	685b      	ldr	r3, [r3, #4]
 8011402:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8011404:	8909      	ldrh	r1, [r1, #8]
 8011406:	440b      	add	r3, r1
 8011408:	1ad3      	subs	r3, r2, r3
            while (next &&
 801140a:	2b00      	cmp	r3, #0
 801140c:	da9a      	bge.n	8011344 <tcp_receive+0x810>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 801140e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011410:	2b00      	cmp	r3, #0
 8011412:	d059      	beq.n	80114c8 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 8011414:	4b88      	ldr	r3, [pc, #544]	; (8011638 <tcp_receive+0xb04>)
 8011416:	881b      	ldrh	r3, [r3, #0]
 8011418:	461a      	mov	r2, r3
 801141a:	4b88      	ldr	r3, [pc, #544]	; (801163c <tcp_receive+0xb08>)
 801141c:	681b      	ldr	r3, [r3, #0]
 801141e:	441a      	add	r2, r3
 8011420:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011422:	68db      	ldr	r3, [r3, #12]
 8011424:	685b      	ldr	r3, [r3, #4]
 8011426:	1ad3      	subs	r3, r2, r3
            if (next &&
 8011428:	2b00      	cmp	r3, #0
 801142a:	dd4d      	ble.n	80114c8 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 801142c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801142e:	68db      	ldr	r3, [r3, #12]
 8011430:	685b      	ldr	r3, [r3, #4]
 8011432:	b29a      	uxth	r2, r3
 8011434:	4b81      	ldr	r3, [pc, #516]	; (801163c <tcp_receive+0xb08>)
 8011436:	681b      	ldr	r3, [r3, #0]
 8011438:	b29b      	uxth	r3, r3
 801143a:	1ad3      	subs	r3, r2, r3
 801143c:	b29a      	uxth	r2, r3
 801143e:	4b80      	ldr	r3, [pc, #512]	; (8011640 <tcp_receive+0xb0c>)
 8011440:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8011442:	4b7f      	ldr	r3, [pc, #508]	; (8011640 <tcp_receive+0xb0c>)
 8011444:	68db      	ldr	r3, [r3, #12]
 8011446:	899b      	ldrh	r3, [r3, #12]
 8011448:	b29b      	uxth	r3, r3
 801144a:	4618      	mov	r0, r3
 801144c:	f7fa fec0 	bl	800c1d0 <lwip_htons>
 8011450:	4603      	mov	r3, r0
 8011452:	b2db      	uxtb	r3, r3
 8011454:	f003 0302 	and.w	r3, r3, #2
 8011458:	2b00      	cmp	r3, #0
 801145a:	d005      	beq.n	8011468 <tcp_receive+0x934>
                inseg.len -= 1;
 801145c:	4b78      	ldr	r3, [pc, #480]	; (8011640 <tcp_receive+0xb0c>)
 801145e:	891b      	ldrh	r3, [r3, #8]
 8011460:	3b01      	subs	r3, #1
 8011462:	b29a      	uxth	r2, r3
 8011464:	4b76      	ldr	r3, [pc, #472]	; (8011640 <tcp_receive+0xb0c>)
 8011466:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8011468:	4b75      	ldr	r3, [pc, #468]	; (8011640 <tcp_receive+0xb0c>)
 801146a:	685b      	ldr	r3, [r3, #4]
 801146c:	4a74      	ldr	r2, [pc, #464]	; (8011640 <tcp_receive+0xb0c>)
 801146e:	8912      	ldrh	r2, [r2, #8]
 8011470:	4611      	mov	r1, r2
 8011472:	4618      	mov	r0, r3
 8011474:	f7fc f8de 	bl	800d634 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8011478:	4b71      	ldr	r3, [pc, #452]	; (8011640 <tcp_receive+0xb0c>)
 801147a:	891c      	ldrh	r4, [r3, #8]
 801147c:	4b70      	ldr	r3, [pc, #448]	; (8011640 <tcp_receive+0xb0c>)
 801147e:	68db      	ldr	r3, [r3, #12]
 8011480:	899b      	ldrh	r3, [r3, #12]
 8011482:	b29b      	uxth	r3, r3
 8011484:	4618      	mov	r0, r3
 8011486:	f7fa fea3 	bl	800c1d0 <lwip_htons>
 801148a:	4603      	mov	r3, r0
 801148c:	b2db      	uxtb	r3, r3
 801148e:	f003 0303 	and.w	r3, r3, #3
 8011492:	2b00      	cmp	r3, #0
 8011494:	d001      	beq.n	801149a <tcp_receive+0x966>
 8011496:	2301      	movs	r3, #1
 8011498:	e000      	b.n	801149c <tcp_receive+0x968>
 801149a:	2300      	movs	r3, #0
 801149c:	4423      	add	r3, r4
 801149e:	b29a      	uxth	r2, r3
 80114a0:	4b65      	ldr	r3, [pc, #404]	; (8011638 <tcp_receive+0xb04>)
 80114a2:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 80114a4:	4b64      	ldr	r3, [pc, #400]	; (8011638 <tcp_receive+0xb04>)
 80114a6:	881b      	ldrh	r3, [r3, #0]
 80114a8:	461a      	mov	r2, r3
 80114aa:	4b64      	ldr	r3, [pc, #400]	; (801163c <tcp_receive+0xb08>)
 80114ac:	681b      	ldr	r3, [r3, #0]
 80114ae:	441a      	add	r2, r3
 80114b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80114b2:	68db      	ldr	r3, [r3, #12]
 80114b4:	685b      	ldr	r3, [r3, #4]
 80114b6:	429a      	cmp	r2, r3
 80114b8:	d006      	beq.n	80114c8 <tcp_receive+0x994>
 80114ba:	4b62      	ldr	r3, [pc, #392]	; (8011644 <tcp_receive+0xb10>)
 80114bc:	f240 52fc 	movw	r2, #1532	; 0x5fc
 80114c0:	4961      	ldr	r1, [pc, #388]	; (8011648 <tcp_receive+0xb14>)
 80114c2:	4862      	ldr	r0, [pc, #392]	; (801164c <tcp_receive+0xb18>)
 80114c4:	f007 f876 	bl	80185b4 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 80114c8:	687b      	ldr	r3, [r7, #4]
 80114ca:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80114cc:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 80114ce:	4b5a      	ldr	r3, [pc, #360]	; (8011638 <tcp_receive+0xb04>)
 80114d0:	881b      	ldrh	r3, [r3, #0]
 80114d2:	461a      	mov	r2, r3
 80114d4:	4b59      	ldr	r3, [pc, #356]	; (801163c <tcp_receive+0xb08>)
 80114d6:	681b      	ldr	r3, [r3, #0]
 80114d8:	441a      	add	r2, r3
 80114da:	687b      	ldr	r3, [r7, #4]
 80114dc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 80114de:	687b      	ldr	r3, [r7, #4]
 80114e0:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80114e2:	4b55      	ldr	r3, [pc, #340]	; (8011638 <tcp_receive+0xb04>)
 80114e4:	881b      	ldrh	r3, [r3, #0]
 80114e6:	429a      	cmp	r2, r3
 80114e8:	d206      	bcs.n	80114f8 <tcp_receive+0x9c4>
 80114ea:	4b56      	ldr	r3, [pc, #344]	; (8011644 <tcp_receive+0xb10>)
 80114ec:	f240 6207 	movw	r2, #1543	; 0x607
 80114f0:	4957      	ldr	r1, [pc, #348]	; (8011650 <tcp_receive+0xb1c>)
 80114f2:	4856      	ldr	r0, [pc, #344]	; (801164c <tcp_receive+0xb18>)
 80114f4:	f007 f85e 	bl	80185b4 <iprintf>
        pcb->rcv_wnd -= tcplen;
 80114f8:	687b      	ldr	r3, [r7, #4]
 80114fa:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80114fc:	4b4e      	ldr	r3, [pc, #312]	; (8011638 <tcp_receive+0xb04>)
 80114fe:	881b      	ldrh	r3, [r3, #0]
 8011500:	1ad3      	subs	r3, r2, r3
 8011502:	b29a      	uxth	r2, r3
 8011504:	687b      	ldr	r3, [r7, #4]
 8011506:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 8011508:	6878      	ldr	r0, [r7, #4]
 801150a:	f7fc ffc9 	bl	800e4a0 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 801150e:	4b4c      	ldr	r3, [pc, #304]	; (8011640 <tcp_receive+0xb0c>)
 8011510:	685b      	ldr	r3, [r3, #4]
 8011512:	891b      	ldrh	r3, [r3, #8]
 8011514:	2b00      	cmp	r3, #0
 8011516:	d006      	beq.n	8011526 <tcp_receive+0x9f2>
          recv_data = inseg.p;
 8011518:	4b49      	ldr	r3, [pc, #292]	; (8011640 <tcp_receive+0xb0c>)
 801151a:	685b      	ldr	r3, [r3, #4]
 801151c:	4a4d      	ldr	r2, [pc, #308]	; (8011654 <tcp_receive+0xb20>)
 801151e:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 8011520:	4b47      	ldr	r3, [pc, #284]	; (8011640 <tcp_receive+0xb0c>)
 8011522:	2200      	movs	r2, #0
 8011524:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8011526:	4b46      	ldr	r3, [pc, #280]	; (8011640 <tcp_receive+0xb0c>)
 8011528:	68db      	ldr	r3, [r3, #12]
 801152a:	899b      	ldrh	r3, [r3, #12]
 801152c:	b29b      	uxth	r3, r3
 801152e:	4618      	mov	r0, r3
 8011530:	f7fa fe4e 	bl	800c1d0 <lwip_htons>
 8011534:	4603      	mov	r3, r0
 8011536:	b2db      	uxtb	r3, r3
 8011538:	f003 0301 	and.w	r3, r3, #1
 801153c:	2b00      	cmp	r3, #0
 801153e:	f000 80b8 	beq.w	80116b2 <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 8011542:	4b45      	ldr	r3, [pc, #276]	; (8011658 <tcp_receive+0xb24>)
 8011544:	781b      	ldrb	r3, [r3, #0]
 8011546:	f043 0320 	orr.w	r3, r3, #32
 801154a:	b2da      	uxtb	r2, r3
 801154c:	4b42      	ldr	r3, [pc, #264]	; (8011658 <tcp_receive+0xb24>)
 801154e:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 8011550:	e0af      	b.n	80116b2 <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 8011552:	687b      	ldr	r3, [r7, #4]
 8011554:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011556:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 8011558:	687b      	ldr	r3, [r7, #4]
 801155a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801155c:	68db      	ldr	r3, [r3, #12]
 801155e:	685b      	ldr	r3, [r3, #4]
 8011560:	4a36      	ldr	r2, [pc, #216]	; (801163c <tcp_receive+0xb08>)
 8011562:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8011564:	68bb      	ldr	r3, [r7, #8]
 8011566:	891b      	ldrh	r3, [r3, #8]
 8011568:	461c      	mov	r4, r3
 801156a:	68bb      	ldr	r3, [r7, #8]
 801156c:	68db      	ldr	r3, [r3, #12]
 801156e:	899b      	ldrh	r3, [r3, #12]
 8011570:	b29b      	uxth	r3, r3
 8011572:	4618      	mov	r0, r3
 8011574:	f7fa fe2c 	bl	800c1d0 <lwip_htons>
 8011578:	4603      	mov	r3, r0
 801157a:	b2db      	uxtb	r3, r3
 801157c:	f003 0303 	and.w	r3, r3, #3
 8011580:	2b00      	cmp	r3, #0
 8011582:	d001      	beq.n	8011588 <tcp_receive+0xa54>
 8011584:	2301      	movs	r3, #1
 8011586:	e000      	b.n	801158a <tcp_receive+0xa56>
 8011588:	2300      	movs	r3, #0
 801158a:	191a      	adds	r2, r3, r4
 801158c:	687b      	ldr	r3, [r7, #4]
 801158e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011590:	441a      	add	r2, r3
 8011592:	687b      	ldr	r3, [r7, #4]
 8011594:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8011596:	687b      	ldr	r3, [r7, #4]
 8011598:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801159a:	461c      	mov	r4, r3
 801159c:	68bb      	ldr	r3, [r7, #8]
 801159e:	891b      	ldrh	r3, [r3, #8]
 80115a0:	461d      	mov	r5, r3
 80115a2:	68bb      	ldr	r3, [r7, #8]
 80115a4:	68db      	ldr	r3, [r3, #12]
 80115a6:	899b      	ldrh	r3, [r3, #12]
 80115a8:	b29b      	uxth	r3, r3
 80115aa:	4618      	mov	r0, r3
 80115ac:	f7fa fe10 	bl	800c1d0 <lwip_htons>
 80115b0:	4603      	mov	r3, r0
 80115b2:	b2db      	uxtb	r3, r3
 80115b4:	f003 0303 	and.w	r3, r3, #3
 80115b8:	2b00      	cmp	r3, #0
 80115ba:	d001      	beq.n	80115c0 <tcp_receive+0xa8c>
 80115bc:	2301      	movs	r3, #1
 80115be:	e000      	b.n	80115c2 <tcp_receive+0xa8e>
 80115c0:	2300      	movs	r3, #0
 80115c2:	442b      	add	r3, r5
 80115c4:	429c      	cmp	r4, r3
 80115c6:	d206      	bcs.n	80115d6 <tcp_receive+0xaa2>
 80115c8:	4b1e      	ldr	r3, [pc, #120]	; (8011644 <tcp_receive+0xb10>)
 80115ca:	f240 622b 	movw	r2, #1579	; 0x62b
 80115ce:	4923      	ldr	r1, [pc, #140]	; (801165c <tcp_receive+0xb28>)
 80115d0:	481e      	ldr	r0, [pc, #120]	; (801164c <tcp_receive+0xb18>)
 80115d2:	f006 ffef 	bl	80185b4 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 80115d6:	68bb      	ldr	r3, [r7, #8]
 80115d8:	891b      	ldrh	r3, [r3, #8]
 80115da:	461c      	mov	r4, r3
 80115dc:	68bb      	ldr	r3, [r7, #8]
 80115de:	68db      	ldr	r3, [r3, #12]
 80115e0:	899b      	ldrh	r3, [r3, #12]
 80115e2:	b29b      	uxth	r3, r3
 80115e4:	4618      	mov	r0, r3
 80115e6:	f7fa fdf3 	bl	800c1d0 <lwip_htons>
 80115ea:	4603      	mov	r3, r0
 80115ec:	b2db      	uxtb	r3, r3
 80115ee:	f003 0303 	and.w	r3, r3, #3
 80115f2:	2b00      	cmp	r3, #0
 80115f4:	d001      	beq.n	80115fa <tcp_receive+0xac6>
 80115f6:	2301      	movs	r3, #1
 80115f8:	e000      	b.n	80115fc <tcp_receive+0xac8>
 80115fa:	2300      	movs	r3, #0
 80115fc:	1919      	adds	r1, r3, r4
 80115fe:	687b      	ldr	r3, [r7, #4]
 8011600:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8011602:	b28b      	uxth	r3, r1
 8011604:	1ad3      	subs	r3, r2, r3
 8011606:	b29a      	uxth	r2, r3
 8011608:	687b      	ldr	r3, [r7, #4]
 801160a:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 801160c:	6878      	ldr	r0, [r7, #4]
 801160e:	f7fc ff47 	bl	800e4a0 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 8011612:	68bb      	ldr	r3, [r7, #8]
 8011614:	685b      	ldr	r3, [r3, #4]
 8011616:	891b      	ldrh	r3, [r3, #8]
 8011618:	2b00      	cmp	r3, #0
 801161a:	d028      	beq.n	801166e <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 801161c:	4b0d      	ldr	r3, [pc, #52]	; (8011654 <tcp_receive+0xb20>)
 801161e:	681b      	ldr	r3, [r3, #0]
 8011620:	2b00      	cmp	r3, #0
 8011622:	d01d      	beq.n	8011660 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 8011624:	4b0b      	ldr	r3, [pc, #44]	; (8011654 <tcp_receive+0xb20>)
 8011626:	681a      	ldr	r2, [r3, #0]
 8011628:	68bb      	ldr	r3, [r7, #8]
 801162a:	685b      	ldr	r3, [r3, #4]
 801162c:	4619      	mov	r1, r3
 801162e:	4610      	mov	r0, r2
 8011630:	f7fc fa54 	bl	800dadc <pbuf_cat>
 8011634:	e018      	b.n	8011668 <tcp_receive+0xb34>
 8011636:	bf00      	nop
 8011638:	20004b3e 	.word	0x20004b3e
 801163c:	20004b34 	.word	0x20004b34
 8011640:	20004b14 	.word	0x20004b14
 8011644:	0801ac1c 	.word	0x0801ac1c
 8011648:	0801affc 	.word	0x0801affc
 801164c:	0801ac68 	.word	0x0801ac68
 8011650:	0801b038 	.word	0x0801b038
 8011654:	20004b44 	.word	0x20004b44
 8011658:	20004b41 	.word	0x20004b41
 801165c:	0801b058 	.word	0x0801b058
            } else {
              recv_data = cseg->p;
 8011660:	68bb      	ldr	r3, [r7, #8]
 8011662:	685b      	ldr	r3, [r3, #4]
 8011664:	4a70      	ldr	r2, [pc, #448]	; (8011828 <tcp_receive+0xcf4>)
 8011666:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 8011668:	68bb      	ldr	r3, [r7, #8]
 801166a:	2200      	movs	r2, #0
 801166c:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801166e:	68bb      	ldr	r3, [r7, #8]
 8011670:	68db      	ldr	r3, [r3, #12]
 8011672:	899b      	ldrh	r3, [r3, #12]
 8011674:	b29b      	uxth	r3, r3
 8011676:	4618      	mov	r0, r3
 8011678:	f7fa fdaa 	bl	800c1d0 <lwip_htons>
 801167c:	4603      	mov	r3, r0
 801167e:	b2db      	uxtb	r3, r3
 8011680:	f003 0301 	and.w	r3, r3, #1
 8011684:	2b00      	cmp	r3, #0
 8011686:	d00d      	beq.n	80116a4 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 8011688:	4b68      	ldr	r3, [pc, #416]	; (801182c <tcp_receive+0xcf8>)
 801168a:	781b      	ldrb	r3, [r3, #0]
 801168c:	f043 0320 	orr.w	r3, r3, #32
 8011690:	b2da      	uxtb	r2, r3
 8011692:	4b66      	ldr	r3, [pc, #408]	; (801182c <tcp_receive+0xcf8>)
 8011694:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 8011696:	687b      	ldr	r3, [r7, #4]
 8011698:	7d1b      	ldrb	r3, [r3, #20]
 801169a:	2b04      	cmp	r3, #4
 801169c:	d102      	bne.n	80116a4 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 801169e:	687b      	ldr	r3, [r7, #4]
 80116a0:	2207      	movs	r2, #7
 80116a2:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 80116a4:	68bb      	ldr	r3, [r7, #8]
 80116a6:	681a      	ldr	r2, [r3, #0]
 80116a8:	687b      	ldr	r3, [r7, #4]
 80116aa:	675a      	str	r2, [r3, #116]	; 0x74
          tcp_seg_free(cseg);
 80116ac:	68b8      	ldr	r0, [r7, #8]
 80116ae:	f7fd fbd6 	bl	800ee5e <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 80116b2:	687b      	ldr	r3, [r7, #4]
 80116b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80116b6:	2b00      	cmp	r3, #0
 80116b8:	d008      	beq.n	80116cc <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 80116ba:	687b      	ldr	r3, [r7, #4]
 80116bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80116be:	68db      	ldr	r3, [r3, #12]
 80116c0:	685a      	ldr	r2, [r3, #4]
 80116c2:	687b      	ldr	r3, [r7, #4]
 80116c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 80116c6:	429a      	cmp	r2, r3
 80116c8:	f43f af43 	beq.w	8011552 <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 80116cc:	687b      	ldr	r3, [r7, #4]
 80116ce:	8b5b      	ldrh	r3, [r3, #26]
 80116d0:	f003 0301 	and.w	r3, r3, #1
 80116d4:	2b00      	cmp	r3, #0
 80116d6:	d00e      	beq.n	80116f6 <tcp_receive+0xbc2>
 80116d8:	687b      	ldr	r3, [r7, #4]
 80116da:	8b5b      	ldrh	r3, [r3, #26]
 80116dc:	f023 0301 	bic.w	r3, r3, #1
 80116e0:	b29a      	uxth	r2, r3
 80116e2:	687b      	ldr	r3, [r7, #4]
 80116e4:	835a      	strh	r2, [r3, #26]
 80116e6:	687b      	ldr	r3, [r7, #4]
 80116e8:	8b5b      	ldrh	r3, [r3, #26]
 80116ea:	f043 0302 	orr.w	r3, r3, #2
 80116ee:	b29a      	uxth	r2, r3
 80116f0:	687b      	ldr	r3, [r7, #4]
 80116f2:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 80116f4:	e188      	b.n	8011a08 <tcp_receive+0xed4>
        tcp_ack(pcb);
 80116f6:	687b      	ldr	r3, [r7, #4]
 80116f8:	8b5b      	ldrh	r3, [r3, #26]
 80116fa:	f043 0301 	orr.w	r3, r3, #1
 80116fe:	b29a      	uxth	r2, r3
 8011700:	687b      	ldr	r3, [r7, #4]
 8011702:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8011704:	e180      	b.n	8011a08 <tcp_receive+0xed4>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 8011706:	687b      	ldr	r3, [r7, #4]
 8011708:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801170a:	2b00      	cmp	r3, #0
 801170c:	d106      	bne.n	801171c <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 801170e:	4848      	ldr	r0, [pc, #288]	; (8011830 <tcp_receive+0xcfc>)
 8011710:	f7fd fbbe 	bl	800ee90 <tcp_seg_copy>
 8011714:	4602      	mov	r2, r0
 8011716:	687b      	ldr	r3, [r7, #4]
 8011718:	675a      	str	r2, [r3, #116]	; 0x74
 801171a:	e16d      	b.n	80119f8 <tcp_receive+0xec4>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 801171c:	2300      	movs	r3, #0
 801171e:	637b      	str	r3, [r7, #52]	; 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8011720:	687b      	ldr	r3, [r7, #4]
 8011722:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011724:	63bb      	str	r3, [r7, #56]	; 0x38
 8011726:	e157      	b.n	80119d8 <tcp_receive+0xea4>
            if (seqno == next->tcphdr->seqno) {
 8011728:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801172a:	68db      	ldr	r3, [r3, #12]
 801172c:	685a      	ldr	r2, [r3, #4]
 801172e:	4b41      	ldr	r3, [pc, #260]	; (8011834 <tcp_receive+0xd00>)
 8011730:	681b      	ldr	r3, [r3, #0]
 8011732:	429a      	cmp	r2, r3
 8011734:	d11d      	bne.n	8011772 <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 8011736:	4b3e      	ldr	r3, [pc, #248]	; (8011830 <tcp_receive+0xcfc>)
 8011738:	891a      	ldrh	r2, [r3, #8]
 801173a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801173c:	891b      	ldrh	r3, [r3, #8]
 801173e:	429a      	cmp	r2, r3
 8011740:	f240 814f 	bls.w	80119e2 <tcp_receive+0xeae>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8011744:	483a      	ldr	r0, [pc, #232]	; (8011830 <tcp_receive+0xcfc>)
 8011746:	f7fd fba3 	bl	800ee90 <tcp_seg_copy>
 801174a:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 801174c:	697b      	ldr	r3, [r7, #20]
 801174e:	2b00      	cmp	r3, #0
 8011750:	f000 8149 	beq.w	80119e6 <tcp_receive+0xeb2>
                  if (prev != NULL) {
 8011754:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011756:	2b00      	cmp	r3, #0
 8011758:	d003      	beq.n	8011762 <tcp_receive+0xc2e>
                    prev->next = cseg;
 801175a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801175c:	697a      	ldr	r2, [r7, #20]
 801175e:	601a      	str	r2, [r3, #0]
 8011760:	e002      	b.n	8011768 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 8011762:	687b      	ldr	r3, [r7, #4]
 8011764:	697a      	ldr	r2, [r7, #20]
 8011766:	675a      	str	r2, [r3, #116]	; 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 8011768:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801176a:	6978      	ldr	r0, [r7, #20]
 801176c:	f7ff f8de 	bl	801092c <tcp_oos_insert_segment>
                }
                break;
 8011770:	e139      	b.n	80119e6 <tcp_receive+0xeb2>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 8011772:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011774:	2b00      	cmp	r3, #0
 8011776:	d117      	bne.n	80117a8 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8011778:	4b2e      	ldr	r3, [pc, #184]	; (8011834 <tcp_receive+0xd00>)
 801177a:	681a      	ldr	r2, [r3, #0]
 801177c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801177e:	68db      	ldr	r3, [r3, #12]
 8011780:	685b      	ldr	r3, [r3, #4]
 8011782:	1ad3      	subs	r3, r2, r3
 8011784:	2b00      	cmp	r3, #0
 8011786:	da57      	bge.n	8011838 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8011788:	4829      	ldr	r0, [pc, #164]	; (8011830 <tcp_receive+0xcfc>)
 801178a:	f7fd fb81 	bl	800ee90 <tcp_seg_copy>
 801178e:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 8011790:	69bb      	ldr	r3, [r7, #24]
 8011792:	2b00      	cmp	r3, #0
 8011794:	f000 8129 	beq.w	80119ea <tcp_receive+0xeb6>
                    pcb->ooseq = cseg;
 8011798:	687b      	ldr	r3, [r7, #4]
 801179a:	69ba      	ldr	r2, [r7, #24]
 801179c:	675a      	str	r2, [r3, #116]	; 0x74
                    tcp_oos_insert_segment(cseg, next);
 801179e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80117a0:	69b8      	ldr	r0, [r7, #24]
 80117a2:	f7ff f8c3 	bl	801092c <tcp_oos_insert_segment>
                  }
                  break;
 80117a6:	e120      	b.n	80119ea <tcp_receive+0xeb6>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 80117a8:	4b22      	ldr	r3, [pc, #136]	; (8011834 <tcp_receive+0xd00>)
 80117aa:	681a      	ldr	r2, [r3, #0]
 80117ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80117ae:	68db      	ldr	r3, [r3, #12]
 80117b0:	685b      	ldr	r3, [r3, #4]
 80117b2:	1ad3      	subs	r3, r2, r3
 80117b4:	3b01      	subs	r3, #1
 80117b6:	2b00      	cmp	r3, #0
 80117b8:	db3e      	blt.n	8011838 <tcp_receive+0xd04>
 80117ba:	4b1e      	ldr	r3, [pc, #120]	; (8011834 <tcp_receive+0xd00>)
 80117bc:	681a      	ldr	r2, [r3, #0]
 80117be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80117c0:	68db      	ldr	r3, [r3, #12]
 80117c2:	685b      	ldr	r3, [r3, #4]
 80117c4:	1ad3      	subs	r3, r2, r3
 80117c6:	3301      	adds	r3, #1
 80117c8:	2b00      	cmp	r3, #0
 80117ca:	dc35      	bgt.n	8011838 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80117cc:	4818      	ldr	r0, [pc, #96]	; (8011830 <tcp_receive+0xcfc>)
 80117ce:	f7fd fb5f 	bl	800ee90 <tcp_seg_copy>
 80117d2:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 80117d4:	69fb      	ldr	r3, [r7, #28]
 80117d6:	2b00      	cmp	r3, #0
 80117d8:	f000 8109 	beq.w	80119ee <tcp_receive+0xeba>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 80117dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80117de:	68db      	ldr	r3, [r3, #12]
 80117e0:	685b      	ldr	r3, [r3, #4]
 80117e2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80117e4:	8912      	ldrh	r2, [r2, #8]
 80117e6:	441a      	add	r2, r3
 80117e8:	4b12      	ldr	r3, [pc, #72]	; (8011834 <tcp_receive+0xd00>)
 80117ea:	681b      	ldr	r3, [r3, #0]
 80117ec:	1ad3      	subs	r3, r2, r3
 80117ee:	2b00      	cmp	r3, #0
 80117f0:	dd12      	ble.n	8011818 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 80117f2:	4b10      	ldr	r3, [pc, #64]	; (8011834 <tcp_receive+0xd00>)
 80117f4:	681b      	ldr	r3, [r3, #0]
 80117f6:	b29a      	uxth	r2, r3
 80117f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80117fa:	68db      	ldr	r3, [r3, #12]
 80117fc:	685b      	ldr	r3, [r3, #4]
 80117fe:	b29b      	uxth	r3, r3
 8011800:	1ad3      	subs	r3, r2, r3
 8011802:	b29a      	uxth	r2, r3
 8011804:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011806:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 8011808:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801180a:	685a      	ldr	r2, [r3, #4]
 801180c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801180e:	891b      	ldrh	r3, [r3, #8]
 8011810:	4619      	mov	r1, r3
 8011812:	4610      	mov	r0, r2
 8011814:	f7fb ff0e 	bl	800d634 <pbuf_realloc>
                    }
                    prev->next = cseg;
 8011818:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801181a:	69fa      	ldr	r2, [r7, #28]
 801181c:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 801181e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8011820:	69f8      	ldr	r0, [r7, #28]
 8011822:	f7ff f883 	bl	801092c <tcp_oos_insert_segment>
                  }
                  break;
 8011826:	e0e2      	b.n	80119ee <tcp_receive+0xeba>
 8011828:	20004b44 	.word	0x20004b44
 801182c:	20004b41 	.word	0x20004b41
 8011830:	20004b14 	.word	0x20004b14
 8011834:	20004b34 	.word	0x20004b34
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 8011838:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801183a:	637b      	str	r3, [r7, #52]	; 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 801183c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801183e:	681b      	ldr	r3, [r3, #0]
 8011840:	2b00      	cmp	r3, #0
 8011842:	f040 80c6 	bne.w	80119d2 <tcp_receive+0xe9e>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 8011846:	4b80      	ldr	r3, [pc, #512]	; (8011a48 <tcp_receive+0xf14>)
 8011848:	681a      	ldr	r2, [r3, #0]
 801184a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801184c:	68db      	ldr	r3, [r3, #12]
 801184e:	685b      	ldr	r3, [r3, #4]
 8011850:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 8011852:	2b00      	cmp	r3, #0
 8011854:	f340 80bd 	ble.w	80119d2 <tcp_receive+0xe9e>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8011858:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801185a:	68db      	ldr	r3, [r3, #12]
 801185c:	899b      	ldrh	r3, [r3, #12]
 801185e:	b29b      	uxth	r3, r3
 8011860:	4618      	mov	r0, r3
 8011862:	f7fa fcb5 	bl	800c1d0 <lwip_htons>
 8011866:	4603      	mov	r3, r0
 8011868:	b2db      	uxtb	r3, r3
 801186a:	f003 0301 	and.w	r3, r3, #1
 801186e:	2b00      	cmp	r3, #0
 8011870:	f040 80bf 	bne.w	80119f2 <tcp_receive+0xebe>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 8011874:	4875      	ldr	r0, [pc, #468]	; (8011a4c <tcp_receive+0xf18>)
 8011876:	f7fd fb0b 	bl	800ee90 <tcp_seg_copy>
 801187a:	4602      	mov	r2, r0
 801187c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801187e:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 8011880:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011882:	681b      	ldr	r3, [r3, #0]
 8011884:	2b00      	cmp	r3, #0
 8011886:	f000 80b6 	beq.w	80119f6 <tcp_receive+0xec2>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 801188a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801188c:	68db      	ldr	r3, [r3, #12]
 801188e:	685b      	ldr	r3, [r3, #4]
 8011890:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011892:	8912      	ldrh	r2, [r2, #8]
 8011894:	441a      	add	r2, r3
 8011896:	4b6c      	ldr	r3, [pc, #432]	; (8011a48 <tcp_receive+0xf14>)
 8011898:	681b      	ldr	r3, [r3, #0]
 801189a:	1ad3      	subs	r3, r2, r3
 801189c:	2b00      	cmp	r3, #0
 801189e:	dd12      	ble.n	80118c6 <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 80118a0:	4b69      	ldr	r3, [pc, #420]	; (8011a48 <tcp_receive+0xf14>)
 80118a2:	681b      	ldr	r3, [r3, #0]
 80118a4:	b29a      	uxth	r2, r3
 80118a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80118a8:	68db      	ldr	r3, [r3, #12]
 80118aa:	685b      	ldr	r3, [r3, #4]
 80118ac:	b29b      	uxth	r3, r3
 80118ae:	1ad3      	subs	r3, r2, r3
 80118b0:	b29a      	uxth	r2, r3
 80118b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80118b4:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 80118b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80118b8:	685a      	ldr	r2, [r3, #4]
 80118ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80118bc:	891b      	ldrh	r3, [r3, #8]
 80118be:	4619      	mov	r1, r3
 80118c0:	4610      	mov	r0, r2
 80118c2:	f7fb feb7 	bl	800d634 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 80118c6:	4b62      	ldr	r3, [pc, #392]	; (8011a50 <tcp_receive+0xf1c>)
 80118c8:	881b      	ldrh	r3, [r3, #0]
 80118ca:	461a      	mov	r2, r3
 80118cc:	4b5e      	ldr	r3, [pc, #376]	; (8011a48 <tcp_receive+0xf14>)
 80118ce:	681b      	ldr	r3, [r3, #0]
 80118d0:	441a      	add	r2, r3
 80118d2:	687b      	ldr	r3, [r7, #4]
 80118d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80118d6:	6879      	ldr	r1, [r7, #4]
 80118d8:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80118da:	440b      	add	r3, r1
 80118dc:	1ad3      	subs	r3, r2, r3
 80118de:	2b00      	cmp	r3, #0
 80118e0:	f340 8089 	ble.w	80119f6 <tcp_receive+0xec2>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 80118e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80118e6:	681b      	ldr	r3, [r3, #0]
 80118e8:	68db      	ldr	r3, [r3, #12]
 80118ea:	899b      	ldrh	r3, [r3, #12]
 80118ec:	b29b      	uxth	r3, r3
 80118ee:	4618      	mov	r0, r3
 80118f0:	f7fa fc6e 	bl	800c1d0 <lwip_htons>
 80118f4:	4603      	mov	r3, r0
 80118f6:	b2db      	uxtb	r3, r3
 80118f8:	f003 0301 	and.w	r3, r3, #1
 80118fc:	2b00      	cmp	r3, #0
 80118fe:	d022      	beq.n	8011946 <tcp_receive+0xe12>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 8011900:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011902:	681b      	ldr	r3, [r3, #0]
 8011904:	68db      	ldr	r3, [r3, #12]
 8011906:	899b      	ldrh	r3, [r3, #12]
 8011908:	b29b      	uxth	r3, r3
 801190a:	b21b      	sxth	r3, r3
 801190c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8011910:	b21c      	sxth	r4, r3
 8011912:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011914:	681b      	ldr	r3, [r3, #0]
 8011916:	68db      	ldr	r3, [r3, #12]
 8011918:	899b      	ldrh	r3, [r3, #12]
 801191a:	b29b      	uxth	r3, r3
 801191c:	4618      	mov	r0, r3
 801191e:	f7fa fc57 	bl	800c1d0 <lwip_htons>
 8011922:	4603      	mov	r3, r0
 8011924:	b2db      	uxtb	r3, r3
 8011926:	b29b      	uxth	r3, r3
 8011928:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 801192c:	b29b      	uxth	r3, r3
 801192e:	4618      	mov	r0, r3
 8011930:	f7fa fc4e 	bl	800c1d0 <lwip_htons>
 8011934:	4603      	mov	r3, r0
 8011936:	b21b      	sxth	r3, r3
 8011938:	4323      	orrs	r3, r4
 801193a:	b21a      	sxth	r2, r3
 801193c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801193e:	681b      	ldr	r3, [r3, #0]
 8011940:	68db      	ldr	r3, [r3, #12]
 8011942:	b292      	uxth	r2, r2
 8011944:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8011946:	687b      	ldr	r3, [r7, #4]
 8011948:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801194a:	b29a      	uxth	r2, r3
 801194c:	687b      	ldr	r3, [r7, #4]
 801194e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011950:	4413      	add	r3, r2
 8011952:	b299      	uxth	r1, r3
 8011954:	4b3c      	ldr	r3, [pc, #240]	; (8011a48 <tcp_receive+0xf14>)
 8011956:	681b      	ldr	r3, [r3, #0]
 8011958:	b29a      	uxth	r2, r3
 801195a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801195c:	681b      	ldr	r3, [r3, #0]
 801195e:	1a8a      	subs	r2, r1, r2
 8011960:	b292      	uxth	r2, r2
 8011962:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8011964:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011966:	681b      	ldr	r3, [r3, #0]
 8011968:	685a      	ldr	r2, [r3, #4]
 801196a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801196c:	681b      	ldr	r3, [r3, #0]
 801196e:	891b      	ldrh	r3, [r3, #8]
 8011970:	4619      	mov	r1, r3
 8011972:	4610      	mov	r0, r2
 8011974:	f7fb fe5e 	bl	800d634 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 8011978:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801197a:	681b      	ldr	r3, [r3, #0]
 801197c:	891c      	ldrh	r4, [r3, #8]
 801197e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011980:	681b      	ldr	r3, [r3, #0]
 8011982:	68db      	ldr	r3, [r3, #12]
 8011984:	899b      	ldrh	r3, [r3, #12]
 8011986:	b29b      	uxth	r3, r3
 8011988:	4618      	mov	r0, r3
 801198a:	f7fa fc21 	bl	800c1d0 <lwip_htons>
 801198e:	4603      	mov	r3, r0
 8011990:	b2db      	uxtb	r3, r3
 8011992:	f003 0303 	and.w	r3, r3, #3
 8011996:	2b00      	cmp	r3, #0
 8011998:	d001      	beq.n	801199e <tcp_receive+0xe6a>
 801199a:	2301      	movs	r3, #1
 801199c:	e000      	b.n	80119a0 <tcp_receive+0xe6c>
 801199e:	2300      	movs	r3, #0
 80119a0:	4423      	add	r3, r4
 80119a2:	b29a      	uxth	r2, r3
 80119a4:	4b2a      	ldr	r3, [pc, #168]	; (8011a50 <tcp_receive+0xf1c>)
 80119a6:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 80119a8:	4b29      	ldr	r3, [pc, #164]	; (8011a50 <tcp_receive+0xf1c>)
 80119aa:	881b      	ldrh	r3, [r3, #0]
 80119ac:	461a      	mov	r2, r3
 80119ae:	4b26      	ldr	r3, [pc, #152]	; (8011a48 <tcp_receive+0xf14>)
 80119b0:	681b      	ldr	r3, [r3, #0]
 80119b2:	441a      	add	r2, r3
 80119b4:	687b      	ldr	r3, [r7, #4]
 80119b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80119b8:	6879      	ldr	r1, [r7, #4]
 80119ba:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80119bc:	440b      	add	r3, r1
 80119be:	429a      	cmp	r2, r3
 80119c0:	d019      	beq.n	80119f6 <tcp_receive+0xec2>
 80119c2:	4b24      	ldr	r3, [pc, #144]	; (8011a54 <tcp_receive+0xf20>)
 80119c4:	f44f 62df 	mov.w	r2, #1784	; 0x6f8
 80119c8:	4923      	ldr	r1, [pc, #140]	; (8011a58 <tcp_receive+0xf24>)
 80119ca:	4824      	ldr	r0, [pc, #144]	; (8011a5c <tcp_receive+0xf28>)
 80119cc:	f006 fdf2 	bl	80185b4 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 80119d0:	e011      	b.n	80119f6 <tcp_receive+0xec2>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 80119d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80119d4:	681b      	ldr	r3, [r3, #0]
 80119d6:	63bb      	str	r3, [r7, #56]	; 0x38
 80119d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80119da:	2b00      	cmp	r3, #0
 80119dc:	f47f aea4 	bne.w	8011728 <tcp_receive+0xbf4>
 80119e0:	e00a      	b.n	80119f8 <tcp_receive+0xec4>
                break;
 80119e2:	bf00      	nop
 80119e4:	e008      	b.n	80119f8 <tcp_receive+0xec4>
                break;
 80119e6:	bf00      	nop
 80119e8:	e006      	b.n	80119f8 <tcp_receive+0xec4>
                  break;
 80119ea:	bf00      	nop
 80119ec:	e004      	b.n	80119f8 <tcp_receive+0xec4>
                  break;
 80119ee:	bf00      	nop
 80119f0:	e002      	b.n	80119f8 <tcp_receive+0xec4>
                  break;
 80119f2:	bf00      	nop
 80119f4:	e000      	b.n	80119f8 <tcp_receive+0xec4>
                break;
 80119f6:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 80119f8:	6878      	ldr	r0, [r7, #4]
 80119fa:	f001 fa33 	bl	8012e64 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 80119fe:	e003      	b.n	8011a08 <tcp_receive+0xed4>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 8011a00:	6878      	ldr	r0, [r7, #4]
 8011a02:	f001 fa2f 	bl	8012e64 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8011a06:	e01a      	b.n	8011a3e <tcp_receive+0xf0a>
 8011a08:	e019      	b.n	8011a3e <tcp_receive+0xf0a>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 8011a0a:	4b0f      	ldr	r3, [pc, #60]	; (8011a48 <tcp_receive+0xf14>)
 8011a0c:	681a      	ldr	r2, [r3, #0]
 8011a0e:	687b      	ldr	r3, [r7, #4]
 8011a10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011a12:	1ad3      	subs	r3, r2, r3
 8011a14:	2b00      	cmp	r3, #0
 8011a16:	db0a      	blt.n	8011a2e <tcp_receive+0xefa>
 8011a18:	4b0b      	ldr	r3, [pc, #44]	; (8011a48 <tcp_receive+0xf14>)
 8011a1a:	681a      	ldr	r2, [r3, #0]
 8011a1c:	687b      	ldr	r3, [r7, #4]
 8011a1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011a20:	6879      	ldr	r1, [r7, #4]
 8011a22:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8011a24:	440b      	add	r3, r1
 8011a26:	1ad3      	subs	r3, r2, r3
 8011a28:	3301      	adds	r3, #1
 8011a2a:	2b00      	cmp	r3, #0
 8011a2c:	dd07      	ble.n	8011a3e <tcp_receive+0xf0a>
      tcp_ack_now(pcb);
 8011a2e:	687b      	ldr	r3, [r7, #4]
 8011a30:	8b5b      	ldrh	r3, [r3, #26]
 8011a32:	f043 0302 	orr.w	r3, r3, #2
 8011a36:	b29a      	uxth	r2, r3
 8011a38:	687b      	ldr	r3, [r7, #4]
 8011a3a:	835a      	strh	r2, [r3, #26]
    }
  }
}
 8011a3c:	e7ff      	b.n	8011a3e <tcp_receive+0xf0a>
 8011a3e:	bf00      	nop
 8011a40:	3750      	adds	r7, #80	; 0x50
 8011a42:	46bd      	mov	sp, r7
 8011a44:	bdb0      	pop	{r4, r5, r7, pc}
 8011a46:	bf00      	nop
 8011a48:	20004b34 	.word	0x20004b34
 8011a4c:	20004b14 	.word	0x20004b14
 8011a50:	20004b3e 	.word	0x20004b3e
 8011a54:	0801ac1c 	.word	0x0801ac1c
 8011a58:	0801afc4 	.word	0x0801afc4
 8011a5c:	0801ac68 	.word	0x0801ac68

08011a60 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 8011a60:	b480      	push	{r7}
 8011a62:	b083      	sub	sp, #12
 8011a64:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 8011a66:	4b15      	ldr	r3, [pc, #84]	; (8011abc <tcp_get_next_optbyte+0x5c>)
 8011a68:	881b      	ldrh	r3, [r3, #0]
 8011a6a:	1c5a      	adds	r2, r3, #1
 8011a6c:	b291      	uxth	r1, r2
 8011a6e:	4a13      	ldr	r2, [pc, #76]	; (8011abc <tcp_get_next_optbyte+0x5c>)
 8011a70:	8011      	strh	r1, [r2, #0]
 8011a72:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8011a74:	4b12      	ldr	r3, [pc, #72]	; (8011ac0 <tcp_get_next_optbyte+0x60>)
 8011a76:	681b      	ldr	r3, [r3, #0]
 8011a78:	2b00      	cmp	r3, #0
 8011a7a:	d004      	beq.n	8011a86 <tcp_get_next_optbyte+0x26>
 8011a7c:	4b11      	ldr	r3, [pc, #68]	; (8011ac4 <tcp_get_next_optbyte+0x64>)
 8011a7e:	881b      	ldrh	r3, [r3, #0]
 8011a80:	88fa      	ldrh	r2, [r7, #6]
 8011a82:	429a      	cmp	r2, r3
 8011a84:	d208      	bcs.n	8011a98 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 8011a86:	4b10      	ldr	r3, [pc, #64]	; (8011ac8 <tcp_get_next_optbyte+0x68>)
 8011a88:	681b      	ldr	r3, [r3, #0]
 8011a8a:	3314      	adds	r3, #20
 8011a8c:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 8011a8e:	88fb      	ldrh	r3, [r7, #6]
 8011a90:	683a      	ldr	r2, [r7, #0]
 8011a92:	4413      	add	r3, r2
 8011a94:	781b      	ldrb	r3, [r3, #0]
 8011a96:	e00b      	b.n	8011ab0 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 8011a98:	88fb      	ldrh	r3, [r7, #6]
 8011a9a:	b2da      	uxtb	r2, r3
 8011a9c:	4b09      	ldr	r3, [pc, #36]	; (8011ac4 <tcp_get_next_optbyte+0x64>)
 8011a9e:	881b      	ldrh	r3, [r3, #0]
 8011aa0:	b2db      	uxtb	r3, r3
 8011aa2:	1ad3      	subs	r3, r2, r3
 8011aa4:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 8011aa6:	4b06      	ldr	r3, [pc, #24]	; (8011ac0 <tcp_get_next_optbyte+0x60>)
 8011aa8:	681a      	ldr	r2, [r3, #0]
 8011aaa:	797b      	ldrb	r3, [r7, #5]
 8011aac:	4413      	add	r3, r2
 8011aae:	781b      	ldrb	r3, [r3, #0]
  }
}
 8011ab0:	4618      	mov	r0, r3
 8011ab2:	370c      	adds	r7, #12
 8011ab4:	46bd      	mov	sp, r7
 8011ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011aba:	4770      	bx	lr
 8011abc:	20004b30 	.word	0x20004b30
 8011ac0:	20004b2c 	.word	0x20004b2c
 8011ac4:	20004b2a 	.word	0x20004b2a
 8011ac8:	20004b24 	.word	0x20004b24

08011acc <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8011acc:	b580      	push	{r7, lr}
 8011ace:	b084      	sub	sp, #16
 8011ad0:	af00      	add	r7, sp, #0
 8011ad2:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 8011ad4:	687b      	ldr	r3, [r7, #4]
 8011ad6:	2b00      	cmp	r3, #0
 8011ad8:	d106      	bne.n	8011ae8 <tcp_parseopt+0x1c>
 8011ada:	4b32      	ldr	r3, [pc, #200]	; (8011ba4 <tcp_parseopt+0xd8>)
 8011adc:	f240 727d 	movw	r2, #1917	; 0x77d
 8011ae0:	4931      	ldr	r1, [pc, #196]	; (8011ba8 <tcp_parseopt+0xdc>)
 8011ae2:	4832      	ldr	r0, [pc, #200]	; (8011bac <tcp_parseopt+0xe0>)
 8011ae4:	f006 fd66 	bl	80185b4 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 8011ae8:	4b31      	ldr	r3, [pc, #196]	; (8011bb0 <tcp_parseopt+0xe4>)
 8011aea:	881b      	ldrh	r3, [r3, #0]
 8011aec:	2b00      	cmp	r3, #0
 8011aee:	d055      	beq.n	8011b9c <tcp_parseopt+0xd0>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8011af0:	4b30      	ldr	r3, [pc, #192]	; (8011bb4 <tcp_parseopt+0xe8>)
 8011af2:	2200      	movs	r2, #0
 8011af4:	801a      	strh	r2, [r3, #0]
 8011af6:	e045      	b.n	8011b84 <tcp_parseopt+0xb8>
      u8_t opt = tcp_get_next_optbyte();
 8011af8:	f7ff ffb2 	bl	8011a60 <tcp_get_next_optbyte>
 8011afc:	4603      	mov	r3, r0
 8011afe:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 8011b00:	7bfb      	ldrb	r3, [r7, #15]
 8011b02:	2b02      	cmp	r3, #2
 8011b04:	d006      	beq.n	8011b14 <tcp_parseopt+0x48>
 8011b06:	2b02      	cmp	r3, #2
 8011b08:	dc2b      	bgt.n	8011b62 <tcp_parseopt+0x96>
 8011b0a:	2b00      	cmp	r3, #0
 8011b0c:	d041      	beq.n	8011b92 <tcp_parseopt+0xc6>
 8011b0e:	2b01      	cmp	r3, #1
 8011b10:	d127      	bne.n	8011b62 <tcp_parseopt+0x96>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: EOL\n"));
          return;
        case LWIP_TCP_OPT_NOP:
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
 8011b12:	e037      	b.n	8011b84 <tcp_parseopt+0xb8>
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 8011b14:	f7ff ffa4 	bl	8011a60 <tcp_get_next_optbyte>
 8011b18:	4603      	mov	r3, r0
 8011b1a:	2b04      	cmp	r3, #4
 8011b1c:	d13b      	bne.n	8011b96 <tcp_parseopt+0xca>
 8011b1e:	4b25      	ldr	r3, [pc, #148]	; (8011bb4 <tcp_parseopt+0xe8>)
 8011b20:	881b      	ldrh	r3, [r3, #0]
 8011b22:	3301      	adds	r3, #1
 8011b24:	4a22      	ldr	r2, [pc, #136]	; (8011bb0 <tcp_parseopt+0xe4>)
 8011b26:	8812      	ldrh	r2, [r2, #0]
 8011b28:	4293      	cmp	r3, r2
 8011b2a:	da34      	bge.n	8011b96 <tcp_parseopt+0xca>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 8011b2c:	f7ff ff98 	bl	8011a60 <tcp_get_next_optbyte>
 8011b30:	4603      	mov	r3, r0
 8011b32:	b29b      	uxth	r3, r3
 8011b34:	021b      	lsls	r3, r3, #8
 8011b36:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 8011b38:	f7ff ff92 	bl	8011a60 <tcp_get_next_optbyte>
 8011b3c:	4603      	mov	r3, r0
 8011b3e:	b29a      	uxth	r2, r3
 8011b40:	89bb      	ldrh	r3, [r7, #12]
 8011b42:	4313      	orrs	r3, r2
 8011b44:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 8011b46:	89bb      	ldrh	r3, [r7, #12]
 8011b48:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 8011b4c:	d804      	bhi.n	8011b58 <tcp_parseopt+0x8c>
 8011b4e:	89bb      	ldrh	r3, [r7, #12]
 8011b50:	2b00      	cmp	r3, #0
 8011b52:	d001      	beq.n	8011b58 <tcp_parseopt+0x8c>
 8011b54:	89ba      	ldrh	r2, [r7, #12]
 8011b56:	e001      	b.n	8011b5c <tcp_parseopt+0x90>
 8011b58:	f44f 7206 	mov.w	r2, #536	; 0x218
 8011b5c:	687b      	ldr	r3, [r7, #4]
 8011b5e:	865a      	strh	r2, [r3, #50]	; 0x32
          break;
 8011b60:	e010      	b.n	8011b84 <tcp_parseopt+0xb8>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 8011b62:	f7ff ff7d 	bl	8011a60 <tcp_get_next_optbyte>
 8011b66:	4603      	mov	r3, r0
 8011b68:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 8011b6a:	7afb      	ldrb	r3, [r7, #11]
 8011b6c:	2b01      	cmp	r3, #1
 8011b6e:	d914      	bls.n	8011b9a <tcp_parseopt+0xce>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 8011b70:	7afb      	ldrb	r3, [r7, #11]
 8011b72:	b29a      	uxth	r2, r3
 8011b74:	4b0f      	ldr	r3, [pc, #60]	; (8011bb4 <tcp_parseopt+0xe8>)
 8011b76:	881b      	ldrh	r3, [r3, #0]
 8011b78:	4413      	add	r3, r2
 8011b7a:	b29b      	uxth	r3, r3
 8011b7c:	3b02      	subs	r3, #2
 8011b7e:	b29a      	uxth	r2, r3
 8011b80:	4b0c      	ldr	r3, [pc, #48]	; (8011bb4 <tcp_parseopt+0xe8>)
 8011b82:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8011b84:	4b0b      	ldr	r3, [pc, #44]	; (8011bb4 <tcp_parseopt+0xe8>)
 8011b86:	881a      	ldrh	r2, [r3, #0]
 8011b88:	4b09      	ldr	r3, [pc, #36]	; (8011bb0 <tcp_parseopt+0xe4>)
 8011b8a:	881b      	ldrh	r3, [r3, #0]
 8011b8c:	429a      	cmp	r2, r3
 8011b8e:	d3b3      	bcc.n	8011af8 <tcp_parseopt+0x2c>
 8011b90:	e004      	b.n	8011b9c <tcp_parseopt+0xd0>
          return;
 8011b92:	bf00      	nop
 8011b94:	e002      	b.n	8011b9c <tcp_parseopt+0xd0>
            return;
 8011b96:	bf00      	nop
 8011b98:	e000      	b.n	8011b9c <tcp_parseopt+0xd0>
            return;
 8011b9a:	bf00      	nop
      }
    }
  }
}
 8011b9c:	3710      	adds	r7, #16
 8011b9e:	46bd      	mov	sp, r7
 8011ba0:	bd80      	pop	{r7, pc}
 8011ba2:	bf00      	nop
 8011ba4:	0801ac1c 	.word	0x0801ac1c
 8011ba8:	0801b080 	.word	0x0801b080
 8011bac:	0801ac68 	.word	0x0801ac68
 8011bb0:	20004b28 	.word	0x20004b28
 8011bb4:	20004b30 	.word	0x20004b30

08011bb8 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 8011bb8:	b480      	push	{r7}
 8011bba:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8011bbc:	4b05      	ldr	r3, [pc, #20]	; (8011bd4 <tcp_trigger_input_pcb_close+0x1c>)
 8011bbe:	781b      	ldrb	r3, [r3, #0]
 8011bc0:	f043 0310 	orr.w	r3, r3, #16
 8011bc4:	b2da      	uxtb	r2, r3
 8011bc6:	4b03      	ldr	r3, [pc, #12]	; (8011bd4 <tcp_trigger_input_pcb_close+0x1c>)
 8011bc8:	701a      	strb	r2, [r3, #0]
}
 8011bca:	bf00      	nop
 8011bcc:	46bd      	mov	sp, r7
 8011bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bd2:	4770      	bx	lr
 8011bd4:	20004b41 	.word	0x20004b41

08011bd8 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 8011bd8:	b580      	push	{r7, lr}
 8011bda:	b084      	sub	sp, #16
 8011bdc:	af00      	add	r7, sp, #0
 8011bde:	60f8      	str	r0, [r7, #12]
 8011be0:	60b9      	str	r1, [r7, #8]
 8011be2:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8011be4:	68fb      	ldr	r3, [r7, #12]
 8011be6:	2b00      	cmp	r3, #0
 8011be8:	d00a      	beq.n	8011c00 <tcp_route+0x28>
 8011bea:	68fb      	ldr	r3, [r7, #12]
 8011bec:	7a1b      	ldrb	r3, [r3, #8]
 8011bee:	2b00      	cmp	r3, #0
 8011bf0:	d006      	beq.n	8011c00 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 8011bf2:	68fb      	ldr	r3, [r7, #12]
 8011bf4:	7a1b      	ldrb	r3, [r3, #8]
 8011bf6:	4618      	mov	r0, r3
 8011bf8:	f7fb fb14 	bl	800d224 <netif_get_by_index>
 8011bfc:	4603      	mov	r3, r0
 8011bfe:	e003      	b.n	8011c08 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 8011c00:	6878      	ldr	r0, [r7, #4]
 8011c02:	f005 f845 	bl	8016c90 <ip4_route>
 8011c06:	4603      	mov	r3, r0
  }
}
 8011c08:	4618      	mov	r0, r3
 8011c0a:	3710      	adds	r7, #16
 8011c0c:	46bd      	mov	sp, r7
 8011c0e:	bd80      	pop	{r7, pc}

08011c10 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 8011c10:	b590      	push	{r4, r7, lr}
 8011c12:	b087      	sub	sp, #28
 8011c14:	af00      	add	r7, sp, #0
 8011c16:	60f8      	str	r0, [r7, #12]
 8011c18:	60b9      	str	r1, [r7, #8]
 8011c1a:	603b      	str	r3, [r7, #0]
 8011c1c:	4613      	mov	r3, r2
 8011c1e:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 8011c20:	68fb      	ldr	r3, [r7, #12]
 8011c22:	2b00      	cmp	r3, #0
 8011c24:	d105      	bne.n	8011c32 <tcp_create_segment+0x22>
 8011c26:	4b44      	ldr	r3, [pc, #272]	; (8011d38 <tcp_create_segment+0x128>)
 8011c28:	22a3      	movs	r2, #163	; 0xa3
 8011c2a:	4944      	ldr	r1, [pc, #272]	; (8011d3c <tcp_create_segment+0x12c>)
 8011c2c:	4844      	ldr	r0, [pc, #272]	; (8011d40 <tcp_create_segment+0x130>)
 8011c2e:	f006 fcc1 	bl	80185b4 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 8011c32:	68bb      	ldr	r3, [r7, #8]
 8011c34:	2b00      	cmp	r3, #0
 8011c36:	d105      	bne.n	8011c44 <tcp_create_segment+0x34>
 8011c38:	4b3f      	ldr	r3, [pc, #252]	; (8011d38 <tcp_create_segment+0x128>)
 8011c3a:	22a4      	movs	r2, #164	; 0xa4
 8011c3c:	4941      	ldr	r1, [pc, #260]	; (8011d44 <tcp_create_segment+0x134>)
 8011c3e:	4840      	ldr	r0, [pc, #256]	; (8011d40 <tcp_create_segment+0x130>)
 8011c40:	f006 fcb8 	bl	80185b4 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8011c44:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8011c48:	009b      	lsls	r3, r3, #2
 8011c4a:	b2db      	uxtb	r3, r3
 8011c4c:	f003 0304 	and.w	r3, r3, #4
 8011c50:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8011c52:	2003      	movs	r0, #3
 8011c54:	f7fa ff72 	bl	800cb3c <memp_malloc>
 8011c58:	6138      	str	r0, [r7, #16]
 8011c5a:	693b      	ldr	r3, [r7, #16]
 8011c5c:	2b00      	cmp	r3, #0
 8011c5e:	d104      	bne.n	8011c6a <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8011c60:	68b8      	ldr	r0, [r7, #8]
 8011c62:	f7fb fe6d 	bl	800d940 <pbuf_free>
    return NULL;
 8011c66:	2300      	movs	r3, #0
 8011c68:	e061      	b.n	8011d2e <tcp_create_segment+0x11e>
  }
  seg->flags = optflags;
 8011c6a:	693b      	ldr	r3, [r7, #16]
 8011c6c:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8011c70:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 8011c72:	693b      	ldr	r3, [r7, #16]
 8011c74:	2200      	movs	r2, #0
 8011c76:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8011c78:	693b      	ldr	r3, [r7, #16]
 8011c7a:	68ba      	ldr	r2, [r7, #8]
 8011c7c:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8011c7e:	68bb      	ldr	r3, [r7, #8]
 8011c80:	891a      	ldrh	r2, [r3, #8]
 8011c82:	7dfb      	ldrb	r3, [r7, #23]
 8011c84:	b29b      	uxth	r3, r3
 8011c86:	429a      	cmp	r2, r3
 8011c88:	d205      	bcs.n	8011c96 <tcp_create_segment+0x86>
 8011c8a:	4b2b      	ldr	r3, [pc, #172]	; (8011d38 <tcp_create_segment+0x128>)
 8011c8c:	22b0      	movs	r2, #176	; 0xb0
 8011c8e:	492e      	ldr	r1, [pc, #184]	; (8011d48 <tcp_create_segment+0x138>)
 8011c90:	482b      	ldr	r0, [pc, #172]	; (8011d40 <tcp_create_segment+0x130>)
 8011c92:	f006 fc8f 	bl	80185b4 <iprintf>
  seg->len = p->tot_len - optlen;
 8011c96:	68bb      	ldr	r3, [r7, #8]
 8011c98:	891a      	ldrh	r2, [r3, #8]
 8011c9a:	7dfb      	ldrb	r3, [r7, #23]
 8011c9c:	b29b      	uxth	r3, r3
 8011c9e:	1ad3      	subs	r3, r2, r3
 8011ca0:	b29a      	uxth	r2, r3
 8011ca2:	693b      	ldr	r3, [r7, #16]
 8011ca4:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 8011ca6:	2114      	movs	r1, #20
 8011ca8:	68b8      	ldr	r0, [r7, #8]
 8011caa:	f7fb fdb3 	bl	800d814 <pbuf_add_header>
 8011cae:	4603      	mov	r3, r0
 8011cb0:	2b00      	cmp	r3, #0
 8011cb2:	d004      	beq.n	8011cbe <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 8011cb4:	6938      	ldr	r0, [r7, #16]
 8011cb6:	f7fd f8d2 	bl	800ee5e <tcp_seg_free>
    return NULL;
 8011cba:	2300      	movs	r3, #0
 8011cbc:	e037      	b.n	8011d2e <tcp_create_segment+0x11e>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8011cbe:	693b      	ldr	r3, [r7, #16]
 8011cc0:	685b      	ldr	r3, [r3, #4]
 8011cc2:	685a      	ldr	r2, [r3, #4]
 8011cc4:	693b      	ldr	r3, [r7, #16]
 8011cc6:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8011cc8:	68fb      	ldr	r3, [r7, #12]
 8011cca:	8ada      	ldrh	r2, [r3, #22]
 8011ccc:	693b      	ldr	r3, [r7, #16]
 8011cce:	68dc      	ldr	r4, [r3, #12]
 8011cd0:	4610      	mov	r0, r2
 8011cd2:	f7fa fa7d 	bl	800c1d0 <lwip_htons>
 8011cd6:	4603      	mov	r3, r0
 8011cd8:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 8011cda:	68fb      	ldr	r3, [r7, #12]
 8011cdc:	8b1a      	ldrh	r2, [r3, #24]
 8011cde:	693b      	ldr	r3, [r7, #16]
 8011ce0:	68dc      	ldr	r4, [r3, #12]
 8011ce2:	4610      	mov	r0, r2
 8011ce4:	f7fa fa74 	bl	800c1d0 <lwip_htons>
 8011ce8:	4603      	mov	r3, r0
 8011cea:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8011cec:	693b      	ldr	r3, [r7, #16]
 8011cee:	68dc      	ldr	r4, [r3, #12]
 8011cf0:	6838      	ldr	r0, [r7, #0]
 8011cf2:	f7fa fa82 	bl	800c1fa <lwip_htonl>
 8011cf6:	4603      	mov	r3, r0
 8011cf8:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8011cfa:	7dfb      	ldrb	r3, [r7, #23]
 8011cfc:	089b      	lsrs	r3, r3, #2
 8011cfe:	b2db      	uxtb	r3, r3
 8011d00:	b29b      	uxth	r3, r3
 8011d02:	3305      	adds	r3, #5
 8011d04:	b29b      	uxth	r3, r3
 8011d06:	031b      	lsls	r3, r3, #12
 8011d08:	b29a      	uxth	r2, r3
 8011d0a:	79fb      	ldrb	r3, [r7, #7]
 8011d0c:	b29b      	uxth	r3, r3
 8011d0e:	4313      	orrs	r3, r2
 8011d10:	b29a      	uxth	r2, r3
 8011d12:	693b      	ldr	r3, [r7, #16]
 8011d14:	68dc      	ldr	r4, [r3, #12]
 8011d16:	4610      	mov	r0, r2
 8011d18:	f7fa fa5a 	bl	800c1d0 <lwip_htons>
 8011d1c:	4603      	mov	r3, r0
 8011d1e:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 8011d20:	693b      	ldr	r3, [r7, #16]
 8011d22:	68db      	ldr	r3, [r3, #12]
 8011d24:	2200      	movs	r2, #0
 8011d26:	749a      	strb	r2, [r3, #18]
 8011d28:	2200      	movs	r2, #0
 8011d2a:	74da      	strb	r2, [r3, #19]
  return seg;
 8011d2c:	693b      	ldr	r3, [r7, #16]
}
 8011d2e:	4618      	mov	r0, r3
 8011d30:	371c      	adds	r7, #28
 8011d32:	46bd      	mov	sp, r7
 8011d34:	bd90      	pop	{r4, r7, pc}
 8011d36:	bf00      	nop
 8011d38:	0801b09c 	.word	0x0801b09c
 8011d3c:	0801b0d0 	.word	0x0801b0d0
 8011d40:	0801b0f0 	.word	0x0801b0f0
 8011d44:	0801b118 	.word	0x0801b118
 8011d48:	0801b13c 	.word	0x0801b13c

08011d4c <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 8011d4c:	b590      	push	{r4, r7, lr}
 8011d4e:	b08b      	sub	sp, #44	; 0x2c
 8011d50:	af02      	add	r7, sp, #8
 8011d52:	6078      	str	r0, [r7, #4]
 8011d54:	460b      	mov	r3, r1
 8011d56:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8011d58:	2300      	movs	r3, #0
 8011d5a:	61fb      	str	r3, [r7, #28]
 8011d5c:	2300      	movs	r3, #0
 8011d5e:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8011d60:	2300      	movs	r3, #0
 8011d62:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8011d64:	687b      	ldr	r3, [r7, #4]
 8011d66:	2b00      	cmp	r3, #0
 8011d68:	d106      	bne.n	8011d78 <tcp_split_unsent_seg+0x2c>
 8011d6a:	4b95      	ldr	r3, [pc, #596]	; (8011fc0 <tcp_split_unsent_seg+0x274>)
 8011d6c:	f240 324b 	movw	r2, #843	; 0x34b
 8011d70:	4994      	ldr	r1, [pc, #592]	; (8011fc4 <tcp_split_unsent_seg+0x278>)
 8011d72:	4895      	ldr	r0, [pc, #596]	; (8011fc8 <tcp_split_unsent_seg+0x27c>)
 8011d74:	f006 fc1e 	bl	80185b4 <iprintf>

  useg = pcb->unsent;
 8011d78:	687b      	ldr	r3, [r7, #4]
 8011d7a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011d7c:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 8011d7e:	697b      	ldr	r3, [r7, #20]
 8011d80:	2b00      	cmp	r3, #0
 8011d82:	d102      	bne.n	8011d8a <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 8011d84:	f04f 33ff 	mov.w	r3, #4294967295
 8011d88:	e116      	b.n	8011fb8 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 8011d8a:	887b      	ldrh	r3, [r7, #2]
 8011d8c:	2b00      	cmp	r3, #0
 8011d8e:	d109      	bne.n	8011da4 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8011d90:	4b8b      	ldr	r3, [pc, #556]	; (8011fc0 <tcp_split_unsent_seg+0x274>)
 8011d92:	f240 3253 	movw	r2, #851	; 0x353
 8011d96:	498d      	ldr	r1, [pc, #564]	; (8011fcc <tcp_split_unsent_seg+0x280>)
 8011d98:	488b      	ldr	r0, [pc, #556]	; (8011fc8 <tcp_split_unsent_seg+0x27c>)
 8011d9a:	f006 fc0b 	bl	80185b4 <iprintf>
    return ERR_VAL;
 8011d9e:	f06f 0305 	mvn.w	r3, #5
 8011da2:	e109      	b.n	8011fb8 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 8011da4:	697b      	ldr	r3, [r7, #20]
 8011da6:	891b      	ldrh	r3, [r3, #8]
 8011da8:	887a      	ldrh	r2, [r7, #2]
 8011daa:	429a      	cmp	r2, r3
 8011dac:	d301      	bcc.n	8011db2 <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 8011dae:	2300      	movs	r3, #0
 8011db0:	e102      	b.n	8011fb8 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 8011db2:	687b      	ldr	r3, [r7, #4]
 8011db4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8011db6:	887a      	ldrh	r2, [r7, #2]
 8011db8:	429a      	cmp	r2, r3
 8011dba:	d906      	bls.n	8011dca <tcp_split_unsent_seg+0x7e>
 8011dbc:	4b80      	ldr	r3, [pc, #512]	; (8011fc0 <tcp_split_unsent_seg+0x274>)
 8011dbe:	f240 325b 	movw	r2, #859	; 0x35b
 8011dc2:	4983      	ldr	r1, [pc, #524]	; (8011fd0 <tcp_split_unsent_seg+0x284>)
 8011dc4:	4880      	ldr	r0, [pc, #512]	; (8011fc8 <tcp_split_unsent_seg+0x27c>)
 8011dc6:	f006 fbf5 	bl	80185b4 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 8011dca:	697b      	ldr	r3, [r7, #20]
 8011dcc:	891b      	ldrh	r3, [r3, #8]
 8011dce:	2b00      	cmp	r3, #0
 8011dd0:	d106      	bne.n	8011de0 <tcp_split_unsent_seg+0x94>
 8011dd2:	4b7b      	ldr	r3, [pc, #492]	; (8011fc0 <tcp_split_unsent_seg+0x274>)
 8011dd4:	f44f 7257 	mov.w	r2, #860	; 0x35c
 8011dd8:	497e      	ldr	r1, [pc, #504]	; (8011fd4 <tcp_split_unsent_seg+0x288>)
 8011dda:	487b      	ldr	r0, [pc, #492]	; (8011fc8 <tcp_split_unsent_seg+0x27c>)
 8011ddc:	f006 fbea 	bl	80185b4 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8011de0:	697b      	ldr	r3, [r7, #20]
 8011de2:	7a9b      	ldrb	r3, [r3, #10]
 8011de4:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8011de6:	7bfb      	ldrb	r3, [r7, #15]
 8011de8:	009b      	lsls	r3, r3, #2
 8011dea:	b2db      	uxtb	r3, r3
 8011dec:	f003 0304 	and.w	r3, r3, #4
 8011df0:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 8011df2:	697b      	ldr	r3, [r7, #20]
 8011df4:	891a      	ldrh	r2, [r3, #8]
 8011df6:	887b      	ldrh	r3, [r7, #2]
 8011df8:	1ad3      	subs	r3, r2, r3
 8011dfa:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 8011dfc:	7bbb      	ldrb	r3, [r7, #14]
 8011dfe:	b29a      	uxth	r2, r3
 8011e00:	89bb      	ldrh	r3, [r7, #12]
 8011e02:	4413      	add	r3, r2
 8011e04:	b29b      	uxth	r3, r3
 8011e06:	f44f 7220 	mov.w	r2, #640	; 0x280
 8011e0a:	4619      	mov	r1, r3
 8011e0c:	2036      	movs	r0, #54	; 0x36
 8011e0e:	f7fb fab3 	bl	800d378 <pbuf_alloc>
 8011e12:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8011e14:	693b      	ldr	r3, [r7, #16]
 8011e16:	2b00      	cmp	r3, #0
 8011e18:	f000 80b7 	beq.w	8011f8a <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 8011e1c:	697b      	ldr	r3, [r7, #20]
 8011e1e:	685b      	ldr	r3, [r3, #4]
 8011e20:	891a      	ldrh	r2, [r3, #8]
 8011e22:	697b      	ldr	r3, [r7, #20]
 8011e24:	891b      	ldrh	r3, [r3, #8]
 8011e26:	1ad3      	subs	r3, r2, r3
 8011e28:	b29a      	uxth	r2, r3
 8011e2a:	887b      	ldrh	r3, [r7, #2]
 8011e2c:	4413      	add	r3, r2
 8011e2e:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8011e30:	697b      	ldr	r3, [r7, #20]
 8011e32:	6858      	ldr	r0, [r3, #4]
 8011e34:	693b      	ldr	r3, [r7, #16]
 8011e36:	685a      	ldr	r2, [r3, #4]
 8011e38:	7bbb      	ldrb	r3, [r7, #14]
 8011e3a:	18d1      	adds	r1, r2, r3
 8011e3c:	897b      	ldrh	r3, [r7, #10]
 8011e3e:	89ba      	ldrh	r2, [r7, #12]
 8011e40:	f7fb ff84 	bl	800dd4c <pbuf_copy_partial>
 8011e44:	4603      	mov	r3, r0
 8011e46:	461a      	mov	r2, r3
 8011e48:	89bb      	ldrh	r3, [r7, #12]
 8011e4a:	4293      	cmp	r3, r2
 8011e4c:	f040 809f 	bne.w	8011f8e <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8011e50:	697b      	ldr	r3, [r7, #20]
 8011e52:	68db      	ldr	r3, [r3, #12]
 8011e54:	899b      	ldrh	r3, [r3, #12]
 8011e56:	b29b      	uxth	r3, r3
 8011e58:	4618      	mov	r0, r3
 8011e5a:	f7fa f9b9 	bl	800c1d0 <lwip_htons>
 8011e5e:	4603      	mov	r3, r0
 8011e60:	b2db      	uxtb	r3, r3
 8011e62:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8011e66:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8011e68:	2300      	movs	r3, #0
 8011e6a:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 8011e6c:	7efb      	ldrb	r3, [r7, #27]
 8011e6e:	f003 0308 	and.w	r3, r3, #8
 8011e72:	2b00      	cmp	r3, #0
 8011e74:	d007      	beq.n	8011e86 <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 8011e76:	7efb      	ldrb	r3, [r7, #27]
 8011e78:	f023 0308 	bic.w	r3, r3, #8
 8011e7c:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 8011e7e:	7ebb      	ldrb	r3, [r7, #26]
 8011e80:	f043 0308 	orr.w	r3, r3, #8
 8011e84:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 8011e86:	7efb      	ldrb	r3, [r7, #27]
 8011e88:	f003 0301 	and.w	r3, r3, #1
 8011e8c:	2b00      	cmp	r3, #0
 8011e8e:	d007      	beq.n	8011ea0 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8011e90:	7efb      	ldrb	r3, [r7, #27]
 8011e92:	f023 0301 	bic.w	r3, r3, #1
 8011e96:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8011e98:	7ebb      	ldrb	r3, [r7, #26]
 8011e9a:	f043 0301 	orr.w	r3, r3, #1
 8011e9e:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8011ea0:	697b      	ldr	r3, [r7, #20]
 8011ea2:	68db      	ldr	r3, [r3, #12]
 8011ea4:	685b      	ldr	r3, [r3, #4]
 8011ea6:	4618      	mov	r0, r3
 8011ea8:	f7fa f9a7 	bl	800c1fa <lwip_htonl>
 8011eac:	4602      	mov	r2, r0
 8011eae:	887b      	ldrh	r3, [r7, #2]
 8011eb0:	18d1      	adds	r1, r2, r3
 8011eb2:	7eba      	ldrb	r2, [r7, #26]
 8011eb4:	7bfb      	ldrb	r3, [r7, #15]
 8011eb6:	9300      	str	r3, [sp, #0]
 8011eb8:	460b      	mov	r3, r1
 8011eba:	6939      	ldr	r1, [r7, #16]
 8011ebc:	6878      	ldr	r0, [r7, #4]
 8011ebe:	f7ff fea7 	bl	8011c10 <tcp_create_segment>
 8011ec2:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8011ec4:	69fb      	ldr	r3, [r7, #28]
 8011ec6:	2b00      	cmp	r3, #0
 8011ec8:	d063      	beq.n	8011f92 <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8011eca:	697b      	ldr	r3, [r7, #20]
 8011ecc:	685b      	ldr	r3, [r3, #4]
 8011ece:	4618      	mov	r0, r3
 8011ed0:	f7fb fdc4 	bl	800da5c <pbuf_clen>
 8011ed4:	4603      	mov	r3, r0
 8011ed6:	461a      	mov	r2, r3
 8011ed8:	687b      	ldr	r3, [r7, #4]
 8011eda:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8011ede:	1a9b      	subs	r3, r3, r2
 8011ee0:	b29a      	uxth	r2, r3
 8011ee2:	687b      	ldr	r3, [r7, #4]
 8011ee4:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8011ee8:	697b      	ldr	r3, [r7, #20]
 8011eea:	6858      	ldr	r0, [r3, #4]
 8011eec:	697b      	ldr	r3, [r7, #20]
 8011eee:	685b      	ldr	r3, [r3, #4]
 8011ef0:	891a      	ldrh	r2, [r3, #8]
 8011ef2:	89bb      	ldrh	r3, [r7, #12]
 8011ef4:	1ad3      	subs	r3, r2, r3
 8011ef6:	b29b      	uxth	r3, r3
 8011ef8:	4619      	mov	r1, r3
 8011efa:	f7fb fb9b 	bl	800d634 <pbuf_realloc>
  useg->len -= remainder;
 8011efe:	697b      	ldr	r3, [r7, #20]
 8011f00:	891a      	ldrh	r2, [r3, #8]
 8011f02:	89bb      	ldrh	r3, [r7, #12]
 8011f04:	1ad3      	subs	r3, r2, r3
 8011f06:	b29a      	uxth	r2, r3
 8011f08:	697b      	ldr	r3, [r7, #20]
 8011f0a:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8011f0c:	697b      	ldr	r3, [r7, #20]
 8011f0e:	68db      	ldr	r3, [r3, #12]
 8011f10:	899b      	ldrh	r3, [r3, #12]
 8011f12:	b29c      	uxth	r4, r3
 8011f14:	7efb      	ldrb	r3, [r7, #27]
 8011f16:	b29b      	uxth	r3, r3
 8011f18:	4618      	mov	r0, r3
 8011f1a:	f7fa f959 	bl	800c1d0 <lwip_htons>
 8011f1e:	4603      	mov	r3, r0
 8011f20:	461a      	mov	r2, r3
 8011f22:	697b      	ldr	r3, [r7, #20]
 8011f24:	68db      	ldr	r3, [r3, #12]
 8011f26:	4322      	orrs	r2, r4
 8011f28:	b292      	uxth	r2, r2
 8011f2a:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8011f2c:	697b      	ldr	r3, [r7, #20]
 8011f2e:	685b      	ldr	r3, [r3, #4]
 8011f30:	4618      	mov	r0, r3
 8011f32:	f7fb fd93 	bl	800da5c <pbuf_clen>
 8011f36:	4603      	mov	r3, r0
 8011f38:	461a      	mov	r2, r3
 8011f3a:	687b      	ldr	r3, [r7, #4]
 8011f3c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8011f40:	4413      	add	r3, r2
 8011f42:	b29a      	uxth	r2, r3
 8011f44:	687b      	ldr	r3, [r7, #4]
 8011f46:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8011f4a:	69fb      	ldr	r3, [r7, #28]
 8011f4c:	685b      	ldr	r3, [r3, #4]
 8011f4e:	4618      	mov	r0, r3
 8011f50:	f7fb fd84 	bl	800da5c <pbuf_clen>
 8011f54:	4603      	mov	r3, r0
 8011f56:	461a      	mov	r2, r3
 8011f58:	687b      	ldr	r3, [r7, #4]
 8011f5a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8011f5e:	4413      	add	r3, r2
 8011f60:	b29a      	uxth	r2, r3
 8011f62:	687b      	ldr	r3, [r7, #4]
 8011f64:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8011f68:	697b      	ldr	r3, [r7, #20]
 8011f6a:	681a      	ldr	r2, [r3, #0]
 8011f6c:	69fb      	ldr	r3, [r7, #28]
 8011f6e:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8011f70:	697b      	ldr	r3, [r7, #20]
 8011f72:	69fa      	ldr	r2, [r7, #28]
 8011f74:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 8011f76:	69fb      	ldr	r3, [r7, #28]
 8011f78:	681b      	ldr	r3, [r3, #0]
 8011f7a:	2b00      	cmp	r3, #0
 8011f7c:	d103      	bne.n	8011f86 <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 8011f7e:	687b      	ldr	r3, [r7, #4]
 8011f80:	2200      	movs	r2, #0
 8011f82:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 8011f86:	2300      	movs	r3, #0
 8011f88:	e016      	b.n	8011fb8 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 8011f8a:	bf00      	nop
 8011f8c:	e002      	b.n	8011f94 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8011f8e:	bf00      	nop
 8011f90:	e000      	b.n	8011f94 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8011f92:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8011f94:	69fb      	ldr	r3, [r7, #28]
 8011f96:	2b00      	cmp	r3, #0
 8011f98:	d006      	beq.n	8011fa8 <tcp_split_unsent_seg+0x25c>
 8011f9a:	4b09      	ldr	r3, [pc, #36]	; (8011fc0 <tcp_split_unsent_seg+0x274>)
 8011f9c:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 8011fa0:	490d      	ldr	r1, [pc, #52]	; (8011fd8 <tcp_split_unsent_seg+0x28c>)
 8011fa2:	4809      	ldr	r0, [pc, #36]	; (8011fc8 <tcp_split_unsent_seg+0x27c>)
 8011fa4:	f006 fb06 	bl	80185b4 <iprintf>
  if (p != NULL) {
 8011fa8:	693b      	ldr	r3, [r7, #16]
 8011faa:	2b00      	cmp	r3, #0
 8011fac:	d002      	beq.n	8011fb4 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 8011fae:	6938      	ldr	r0, [r7, #16]
 8011fb0:	f7fb fcc6 	bl	800d940 <pbuf_free>
  }

  return ERR_MEM;
 8011fb4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8011fb8:	4618      	mov	r0, r3
 8011fba:	3724      	adds	r7, #36	; 0x24
 8011fbc:	46bd      	mov	sp, r7
 8011fbe:	bd90      	pop	{r4, r7, pc}
 8011fc0:	0801b09c 	.word	0x0801b09c
 8011fc4:	0801b430 	.word	0x0801b430
 8011fc8:	0801b0f0 	.word	0x0801b0f0
 8011fcc:	0801b454 	.word	0x0801b454
 8011fd0:	0801b478 	.word	0x0801b478
 8011fd4:	0801b488 	.word	0x0801b488
 8011fd8:	0801b498 	.word	0x0801b498

08011fdc <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8011fdc:	b590      	push	{r4, r7, lr}
 8011fde:	b085      	sub	sp, #20
 8011fe0:	af00      	add	r7, sp, #0
 8011fe2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8011fe4:	687b      	ldr	r3, [r7, #4]
 8011fe6:	2b00      	cmp	r3, #0
 8011fe8:	d106      	bne.n	8011ff8 <tcp_send_fin+0x1c>
 8011fea:	4b21      	ldr	r3, [pc, #132]	; (8012070 <tcp_send_fin+0x94>)
 8011fec:	f240 32eb 	movw	r2, #1003	; 0x3eb
 8011ff0:	4920      	ldr	r1, [pc, #128]	; (8012074 <tcp_send_fin+0x98>)
 8011ff2:	4821      	ldr	r0, [pc, #132]	; (8012078 <tcp_send_fin+0x9c>)
 8011ff4:	f006 fade 	bl	80185b4 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8011ff8:	687b      	ldr	r3, [r7, #4]
 8011ffa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011ffc:	2b00      	cmp	r3, #0
 8011ffe:	d02e      	beq.n	801205e <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8012000:	687b      	ldr	r3, [r7, #4]
 8012002:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012004:	60fb      	str	r3, [r7, #12]
 8012006:	e002      	b.n	801200e <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 8012008:	68fb      	ldr	r3, [r7, #12]
 801200a:	681b      	ldr	r3, [r3, #0]
 801200c:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801200e:	68fb      	ldr	r3, [r7, #12]
 8012010:	681b      	ldr	r3, [r3, #0]
 8012012:	2b00      	cmp	r3, #0
 8012014:	d1f8      	bne.n	8012008 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8012016:	68fb      	ldr	r3, [r7, #12]
 8012018:	68db      	ldr	r3, [r3, #12]
 801201a:	899b      	ldrh	r3, [r3, #12]
 801201c:	b29b      	uxth	r3, r3
 801201e:	4618      	mov	r0, r3
 8012020:	f7fa f8d6 	bl	800c1d0 <lwip_htons>
 8012024:	4603      	mov	r3, r0
 8012026:	b2db      	uxtb	r3, r3
 8012028:	f003 0307 	and.w	r3, r3, #7
 801202c:	2b00      	cmp	r3, #0
 801202e:	d116      	bne.n	801205e <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8012030:	68fb      	ldr	r3, [r7, #12]
 8012032:	68db      	ldr	r3, [r3, #12]
 8012034:	899b      	ldrh	r3, [r3, #12]
 8012036:	b29c      	uxth	r4, r3
 8012038:	2001      	movs	r0, #1
 801203a:	f7fa f8c9 	bl	800c1d0 <lwip_htons>
 801203e:	4603      	mov	r3, r0
 8012040:	461a      	mov	r2, r3
 8012042:	68fb      	ldr	r3, [r7, #12]
 8012044:	68db      	ldr	r3, [r3, #12]
 8012046:	4322      	orrs	r2, r4
 8012048:	b292      	uxth	r2, r2
 801204a:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 801204c:	687b      	ldr	r3, [r7, #4]
 801204e:	8b5b      	ldrh	r3, [r3, #26]
 8012050:	f043 0320 	orr.w	r3, r3, #32
 8012054:	b29a      	uxth	r2, r3
 8012056:	687b      	ldr	r3, [r7, #4]
 8012058:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 801205a:	2300      	movs	r3, #0
 801205c:	e004      	b.n	8012068 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 801205e:	2101      	movs	r1, #1
 8012060:	6878      	ldr	r0, [r7, #4]
 8012062:	f000 f80b 	bl	801207c <tcp_enqueue_flags>
 8012066:	4603      	mov	r3, r0
}
 8012068:	4618      	mov	r0, r3
 801206a:	3714      	adds	r7, #20
 801206c:	46bd      	mov	sp, r7
 801206e:	bd90      	pop	{r4, r7, pc}
 8012070:	0801b09c 	.word	0x0801b09c
 8012074:	0801b4a4 	.word	0x0801b4a4
 8012078:	0801b0f0 	.word	0x0801b0f0

0801207c <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 801207c:	b580      	push	{r7, lr}
 801207e:	b08a      	sub	sp, #40	; 0x28
 8012080:	af02      	add	r7, sp, #8
 8012082:	6078      	str	r0, [r7, #4]
 8012084:	460b      	mov	r3, r1
 8012086:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8012088:	2300      	movs	r3, #0
 801208a:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 801208c:	2300      	movs	r3, #0
 801208e:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8012090:	78fb      	ldrb	r3, [r7, #3]
 8012092:	f003 0303 	and.w	r3, r3, #3
 8012096:	2b00      	cmp	r3, #0
 8012098:	d106      	bne.n	80120a8 <tcp_enqueue_flags+0x2c>
 801209a:	4b67      	ldr	r3, [pc, #412]	; (8012238 <tcp_enqueue_flags+0x1bc>)
 801209c:	f240 4211 	movw	r2, #1041	; 0x411
 80120a0:	4966      	ldr	r1, [pc, #408]	; (801223c <tcp_enqueue_flags+0x1c0>)
 80120a2:	4867      	ldr	r0, [pc, #412]	; (8012240 <tcp_enqueue_flags+0x1c4>)
 80120a4:	f006 fa86 	bl	80185b4 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 80120a8:	687b      	ldr	r3, [r7, #4]
 80120aa:	2b00      	cmp	r3, #0
 80120ac:	d106      	bne.n	80120bc <tcp_enqueue_flags+0x40>
 80120ae:	4b62      	ldr	r3, [pc, #392]	; (8012238 <tcp_enqueue_flags+0x1bc>)
 80120b0:	f240 4213 	movw	r2, #1043	; 0x413
 80120b4:	4963      	ldr	r1, [pc, #396]	; (8012244 <tcp_enqueue_flags+0x1c8>)
 80120b6:	4862      	ldr	r0, [pc, #392]	; (8012240 <tcp_enqueue_flags+0x1c4>)
 80120b8:	f006 fa7c 	bl	80185b4 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 80120bc:	78fb      	ldrb	r3, [r7, #3]
 80120be:	f003 0302 	and.w	r3, r3, #2
 80120c2:	2b00      	cmp	r3, #0
 80120c4:	d001      	beq.n	80120ca <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 80120c6:	2301      	movs	r3, #1
 80120c8:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 80120ca:	7ffb      	ldrb	r3, [r7, #31]
 80120cc:	009b      	lsls	r3, r3, #2
 80120ce:	b2db      	uxtb	r3, r3
 80120d0:	f003 0304 	and.w	r3, r3, #4
 80120d4:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 80120d6:	7dfb      	ldrb	r3, [r7, #23]
 80120d8:	b29b      	uxth	r3, r3
 80120da:	f44f 7220 	mov.w	r2, #640	; 0x280
 80120de:	4619      	mov	r1, r3
 80120e0:	2036      	movs	r0, #54	; 0x36
 80120e2:	f7fb f949 	bl	800d378 <pbuf_alloc>
 80120e6:	6138      	str	r0, [r7, #16]
 80120e8:	693b      	ldr	r3, [r7, #16]
 80120ea:	2b00      	cmp	r3, #0
 80120ec:	d109      	bne.n	8012102 <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80120ee:	687b      	ldr	r3, [r7, #4]
 80120f0:	8b5b      	ldrh	r3, [r3, #26]
 80120f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80120f6:	b29a      	uxth	r2, r3
 80120f8:	687b      	ldr	r3, [r7, #4]
 80120fa:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 80120fc:	f04f 33ff 	mov.w	r3, #4294967295
 8012100:	e095      	b.n	801222e <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8012102:	693b      	ldr	r3, [r7, #16]
 8012104:	895a      	ldrh	r2, [r3, #10]
 8012106:	7dfb      	ldrb	r3, [r7, #23]
 8012108:	b29b      	uxth	r3, r3
 801210a:	429a      	cmp	r2, r3
 801210c:	d206      	bcs.n	801211c <tcp_enqueue_flags+0xa0>
 801210e:	4b4a      	ldr	r3, [pc, #296]	; (8012238 <tcp_enqueue_flags+0x1bc>)
 8012110:	f240 4239 	movw	r2, #1081	; 0x439
 8012114:	494c      	ldr	r1, [pc, #304]	; (8012248 <tcp_enqueue_flags+0x1cc>)
 8012116:	484a      	ldr	r0, [pc, #296]	; (8012240 <tcp_enqueue_flags+0x1c4>)
 8012118:	f006 fa4c 	bl	80185b4 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 801211c:	687b      	ldr	r3, [r7, #4]
 801211e:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8012120:	78fa      	ldrb	r2, [r7, #3]
 8012122:	7ffb      	ldrb	r3, [r7, #31]
 8012124:	9300      	str	r3, [sp, #0]
 8012126:	460b      	mov	r3, r1
 8012128:	6939      	ldr	r1, [r7, #16]
 801212a:	6878      	ldr	r0, [r7, #4]
 801212c:	f7ff fd70 	bl	8011c10 <tcp_create_segment>
 8012130:	60f8      	str	r0, [r7, #12]
 8012132:	68fb      	ldr	r3, [r7, #12]
 8012134:	2b00      	cmp	r3, #0
 8012136:	d109      	bne.n	801214c <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8012138:	687b      	ldr	r3, [r7, #4]
 801213a:	8b5b      	ldrh	r3, [r3, #26]
 801213c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012140:	b29a      	uxth	r2, r3
 8012142:	687b      	ldr	r3, [r7, #4]
 8012144:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8012146:	f04f 33ff 	mov.w	r3, #4294967295
 801214a:	e070      	b.n	801222e <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 801214c:	68fb      	ldr	r3, [r7, #12]
 801214e:	68db      	ldr	r3, [r3, #12]
 8012150:	f003 0303 	and.w	r3, r3, #3
 8012154:	2b00      	cmp	r3, #0
 8012156:	d006      	beq.n	8012166 <tcp_enqueue_flags+0xea>
 8012158:	4b37      	ldr	r3, [pc, #220]	; (8012238 <tcp_enqueue_flags+0x1bc>)
 801215a:	f240 4242 	movw	r2, #1090	; 0x442
 801215e:	493b      	ldr	r1, [pc, #236]	; (801224c <tcp_enqueue_flags+0x1d0>)
 8012160:	4837      	ldr	r0, [pc, #220]	; (8012240 <tcp_enqueue_flags+0x1c4>)
 8012162:	f006 fa27 	bl	80185b4 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 8012166:	68fb      	ldr	r3, [r7, #12]
 8012168:	891b      	ldrh	r3, [r3, #8]
 801216a:	2b00      	cmp	r3, #0
 801216c:	d006      	beq.n	801217c <tcp_enqueue_flags+0x100>
 801216e:	4b32      	ldr	r3, [pc, #200]	; (8012238 <tcp_enqueue_flags+0x1bc>)
 8012170:	f240 4243 	movw	r2, #1091	; 0x443
 8012174:	4936      	ldr	r1, [pc, #216]	; (8012250 <tcp_enqueue_flags+0x1d4>)
 8012176:	4832      	ldr	r0, [pc, #200]	; (8012240 <tcp_enqueue_flags+0x1c4>)
 8012178:	f006 fa1c 	bl	80185b4 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 801217c:	687b      	ldr	r3, [r7, #4]
 801217e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012180:	2b00      	cmp	r3, #0
 8012182:	d103      	bne.n	801218c <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 8012184:	687b      	ldr	r3, [r7, #4]
 8012186:	68fa      	ldr	r2, [r7, #12]
 8012188:	66da      	str	r2, [r3, #108]	; 0x6c
 801218a:	e00d      	b.n	80121a8 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 801218c:	687b      	ldr	r3, [r7, #4]
 801218e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012190:	61bb      	str	r3, [r7, #24]
 8012192:	e002      	b.n	801219a <tcp_enqueue_flags+0x11e>
 8012194:	69bb      	ldr	r3, [r7, #24]
 8012196:	681b      	ldr	r3, [r3, #0]
 8012198:	61bb      	str	r3, [r7, #24]
 801219a:	69bb      	ldr	r3, [r7, #24]
 801219c:	681b      	ldr	r3, [r3, #0]
 801219e:	2b00      	cmp	r3, #0
 80121a0:	d1f8      	bne.n	8012194 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 80121a2:	69bb      	ldr	r3, [r7, #24]
 80121a4:	68fa      	ldr	r2, [r7, #12]
 80121a6:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 80121a8:	687b      	ldr	r3, [r7, #4]
 80121aa:	2200      	movs	r2, #0
 80121ac:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 80121b0:	78fb      	ldrb	r3, [r7, #3]
 80121b2:	f003 0302 	and.w	r3, r3, #2
 80121b6:	2b00      	cmp	r3, #0
 80121b8:	d104      	bne.n	80121c4 <tcp_enqueue_flags+0x148>
 80121ba:	78fb      	ldrb	r3, [r7, #3]
 80121bc:	f003 0301 	and.w	r3, r3, #1
 80121c0:	2b00      	cmp	r3, #0
 80121c2:	d004      	beq.n	80121ce <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 80121c4:	687b      	ldr	r3, [r7, #4]
 80121c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80121c8:	1c5a      	adds	r2, r3, #1
 80121ca:	687b      	ldr	r3, [r7, #4]
 80121cc:	65da      	str	r2, [r3, #92]	; 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 80121ce:	78fb      	ldrb	r3, [r7, #3]
 80121d0:	f003 0301 	and.w	r3, r3, #1
 80121d4:	2b00      	cmp	r3, #0
 80121d6:	d006      	beq.n	80121e6 <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 80121d8:	687b      	ldr	r3, [r7, #4]
 80121da:	8b5b      	ldrh	r3, [r3, #26]
 80121dc:	f043 0320 	orr.w	r3, r3, #32
 80121e0:	b29a      	uxth	r2, r3
 80121e2:	687b      	ldr	r3, [r7, #4]
 80121e4:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 80121e6:	68fb      	ldr	r3, [r7, #12]
 80121e8:	685b      	ldr	r3, [r3, #4]
 80121ea:	4618      	mov	r0, r3
 80121ec:	f7fb fc36 	bl	800da5c <pbuf_clen>
 80121f0:	4603      	mov	r3, r0
 80121f2:	461a      	mov	r2, r3
 80121f4:	687b      	ldr	r3, [r7, #4]
 80121f6:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80121fa:	4413      	add	r3, r2
 80121fc:	b29a      	uxth	r2, r3
 80121fe:	687b      	ldr	r3, [r7, #4]
 8012200:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8012204:	687b      	ldr	r3, [r7, #4]
 8012206:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801220a:	2b00      	cmp	r3, #0
 801220c:	d00e      	beq.n	801222c <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 801220e:	687b      	ldr	r3, [r7, #4]
 8012210:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012212:	2b00      	cmp	r3, #0
 8012214:	d10a      	bne.n	801222c <tcp_enqueue_flags+0x1b0>
 8012216:	687b      	ldr	r3, [r7, #4]
 8012218:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801221a:	2b00      	cmp	r3, #0
 801221c:	d106      	bne.n	801222c <tcp_enqueue_flags+0x1b0>
 801221e:	4b06      	ldr	r3, [pc, #24]	; (8012238 <tcp_enqueue_flags+0x1bc>)
 8012220:	f240 4265 	movw	r2, #1125	; 0x465
 8012224:	490b      	ldr	r1, [pc, #44]	; (8012254 <tcp_enqueue_flags+0x1d8>)
 8012226:	4806      	ldr	r0, [pc, #24]	; (8012240 <tcp_enqueue_flags+0x1c4>)
 8012228:	f006 f9c4 	bl	80185b4 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 801222c:	2300      	movs	r3, #0
}
 801222e:	4618      	mov	r0, r3
 8012230:	3720      	adds	r7, #32
 8012232:	46bd      	mov	sp, r7
 8012234:	bd80      	pop	{r7, pc}
 8012236:	bf00      	nop
 8012238:	0801b09c 	.word	0x0801b09c
 801223c:	0801b4c0 	.word	0x0801b4c0
 8012240:	0801b0f0 	.word	0x0801b0f0
 8012244:	0801b518 	.word	0x0801b518
 8012248:	0801b538 	.word	0x0801b538
 801224c:	0801b574 	.word	0x0801b574
 8012250:	0801b58c 	.word	0x0801b58c
 8012254:	0801b5b8 	.word	0x0801b5b8

08012258 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 8012258:	b5b0      	push	{r4, r5, r7, lr}
 801225a:	b08a      	sub	sp, #40	; 0x28
 801225c:	af00      	add	r7, sp, #0
 801225e:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 8012260:	687b      	ldr	r3, [r7, #4]
 8012262:	2b00      	cmp	r3, #0
 8012264:	d106      	bne.n	8012274 <tcp_output+0x1c>
 8012266:	4b9e      	ldr	r3, [pc, #632]	; (80124e0 <tcp_output+0x288>)
 8012268:	f240 42e1 	movw	r2, #1249	; 0x4e1
 801226c:	499d      	ldr	r1, [pc, #628]	; (80124e4 <tcp_output+0x28c>)
 801226e:	489e      	ldr	r0, [pc, #632]	; (80124e8 <tcp_output+0x290>)
 8012270:	f006 f9a0 	bl	80185b4 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8012274:	687b      	ldr	r3, [r7, #4]
 8012276:	7d1b      	ldrb	r3, [r3, #20]
 8012278:	2b01      	cmp	r3, #1
 801227a:	d106      	bne.n	801228a <tcp_output+0x32>
 801227c:	4b98      	ldr	r3, [pc, #608]	; (80124e0 <tcp_output+0x288>)
 801227e:	f240 42e3 	movw	r2, #1251	; 0x4e3
 8012282:	499a      	ldr	r1, [pc, #616]	; (80124ec <tcp_output+0x294>)
 8012284:	4898      	ldr	r0, [pc, #608]	; (80124e8 <tcp_output+0x290>)
 8012286:	f006 f995 	bl	80185b4 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 801228a:	4b99      	ldr	r3, [pc, #612]	; (80124f0 <tcp_output+0x298>)
 801228c:	681b      	ldr	r3, [r3, #0]
 801228e:	687a      	ldr	r2, [r7, #4]
 8012290:	429a      	cmp	r2, r3
 8012292:	d101      	bne.n	8012298 <tcp_output+0x40>
    return ERR_OK;
 8012294:	2300      	movs	r3, #0
 8012296:	e1ce      	b.n	8012636 <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8012298:	687b      	ldr	r3, [r7, #4]
 801229a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801229e:	687b      	ldr	r3, [r7, #4]
 80122a0:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80122a4:	4293      	cmp	r3, r2
 80122a6:	bf28      	it	cs
 80122a8:	4613      	movcs	r3, r2
 80122aa:	b29b      	uxth	r3, r3
 80122ac:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 80122ae:	687b      	ldr	r3, [r7, #4]
 80122b0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80122b2:	627b      	str	r3, [r7, #36]	; 0x24

  if (seg == NULL) {
 80122b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80122b6:	2b00      	cmp	r3, #0
 80122b8:	d10b      	bne.n	80122d2 <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 80122ba:	687b      	ldr	r3, [r7, #4]
 80122bc:	8b5b      	ldrh	r3, [r3, #26]
 80122be:	f003 0302 	and.w	r3, r3, #2
 80122c2:	2b00      	cmp	r3, #0
 80122c4:	f000 81aa 	beq.w	801261c <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 80122c8:	6878      	ldr	r0, [r7, #4]
 80122ca:	f000 fdcb 	bl	8012e64 <tcp_send_empty_ack>
 80122ce:	4603      	mov	r3, r0
 80122d0:	e1b1      	b.n	8012636 <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 80122d2:	6879      	ldr	r1, [r7, #4]
 80122d4:	687b      	ldr	r3, [r7, #4]
 80122d6:	3304      	adds	r3, #4
 80122d8:	461a      	mov	r2, r3
 80122da:	6878      	ldr	r0, [r7, #4]
 80122dc:	f7ff fc7c 	bl	8011bd8 <tcp_route>
 80122e0:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 80122e2:	697b      	ldr	r3, [r7, #20]
 80122e4:	2b00      	cmp	r3, #0
 80122e6:	d102      	bne.n	80122ee <tcp_output+0x96>
    return ERR_RTE;
 80122e8:	f06f 0303 	mvn.w	r3, #3
 80122ec:	e1a3      	b.n	8012636 <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 80122ee:	687b      	ldr	r3, [r7, #4]
 80122f0:	2b00      	cmp	r3, #0
 80122f2:	d003      	beq.n	80122fc <tcp_output+0xa4>
 80122f4:	687b      	ldr	r3, [r7, #4]
 80122f6:	681b      	ldr	r3, [r3, #0]
 80122f8:	2b00      	cmp	r3, #0
 80122fa:	d111      	bne.n	8012320 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 80122fc:	697b      	ldr	r3, [r7, #20]
 80122fe:	2b00      	cmp	r3, #0
 8012300:	d002      	beq.n	8012308 <tcp_output+0xb0>
 8012302:	697b      	ldr	r3, [r7, #20]
 8012304:	3304      	adds	r3, #4
 8012306:	e000      	b.n	801230a <tcp_output+0xb2>
 8012308:	2300      	movs	r3, #0
 801230a:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 801230c:	693b      	ldr	r3, [r7, #16]
 801230e:	2b00      	cmp	r3, #0
 8012310:	d102      	bne.n	8012318 <tcp_output+0xc0>
      return ERR_RTE;
 8012312:	f06f 0303 	mvn.w	r3, #3
 8012316:	e18e      	b.n	8012636 <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8012318:	693b      	ldr	r3, [r7, #16]
 801231a:	681a      	ldr	r2, [r3, #0]
 801231c:	687b      	ldr	r3, [r7, #4]
 801231e:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 8012320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012322:	68db      	ldr	r3, [r3, #12]
 8012324:	685b      	ldr	r3, [r3, #4]
 8012326:	4618      	mov	r0, r3
 8012328:	f7f9 ff67 	bl	800c1fa <lwip_htonl>
 801232c:	4602      	mov	r2, r0
 801232e:	687b      	ldr	r3, [r7, #4]
 8012330:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8012332:	1ad3      	subs	r3, r2, r3
 8012334:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012336:	8912      	ldrh	r2, [r2, #8]
 8012338:	4413      	add	r3, r2
 801233a:	69ba      	ldr	r2, [r7, #24]
 801233c:	429a      	cmp	r2, r3
 801233e:	d227      	bcs.n	8012390 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8012340:	687b      	ldr	r3, [r7, #4]
 8012342:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8012346:	461a      	mov	r2, r3
 8012348:	69bb      	ldr	r3, [r7, #24]
 801234a:	4293      	cmp	r3, r2
 801234c:	d114      	bne.n	8012378 <tcp_output+0x120>
 801234e:	687b      	ldr	r3, [r7, #4]
 8012350:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012352:	2b00      	cmp	r3, #0
 8012354:	d110      	bne.n	8012378 <tcp_output+0x120>
 8012356:	687b      	ldr	r3, [r7, #4]
 8012358:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 801235c:	2b00      	cmp	r3, #0
 801235e:	d10b      	bne.n	8012378 <tcp_output+0x120>
      pcb->persist_cnt = 0;
 8012360:	687b      	ldr	r3, [r7, #4]
 8012362:	2200      	movs	r2, #0
 8012364:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
      pcb->persist_backoff = 1;
 8012368:	687b      	ldr	r3, [r7, #4]
 801236a:	2201      	movs	r2, #1
 801236c:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
      pcb->persist_probe = 0;
 8012370:	687b      	ldr	r3, [r7, #4]
 8012372:	2200      	movs	r2, #0
 8012374:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 8012378:	687b      	ldr	r3, [r7, #4]
 801237a:	8b5b      	ldrh	r3, [r3, #26]
 801237c:	f003 0302 	and.w	r3, r3, #2
 8012380:	2b00      	cmp	r3, #0
 8012382:	f000 814d 	beq.w	8012620 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 8012386:	6878      	ldr	r0, [r7, #4]
 8012388:	f000 fd6c 	bl	8012e64 <tcp_send_empty_ack>
 801238c:	4603      	mov	r3, r0
 801238e:	e152      	b.n	8012636 <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 8012390:	687b      	ldr	r3, [r7, #4]
 8012392:	2200      	movs	r2, #0
 8012394:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 8012398:	687b      	ldr	r3, [r7, #4]
 801239a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801239c:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 801239e:	6a3b      	ldr	r3, [r7, #32]
 80123a0:	2b00      	cmp	r3, #0
 80123a2:	f000 811c 	beq.w	80125de <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 80123a6:	e002      	b.n	80123ae <tcp_output+0x156>
 80123a8:	6a3b      	ldr	r3, [r7, #32]
 80123aa:	681b      	ldr	r3, [r3, #0]
 80123ac:	623b      	str	r3, [r7, #32]
 80123ae:	6a3b      	ldr	r3, [r7, #32]
 80123b0:	681b      	ldr	r3, [r3, #0]
 80123b2:	2b00      	cmp	r3, #0
 80123b4:	d1f8      	bne.n	80123a8 <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 80123b6:	e112      	b.n	80125de <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 80123b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80123ba:	68db      	ldr	r3, [r3, #12]
 80123bc:	899b      	ldrh	r3, [r3, #12]
 80123be:	b29b      	uxth	r3, r3
 80123c0:	4618      	mov	r0, r3
 80123c2:	f7f9 ff05 	bl	800c1d0 <lwip_htons>
 80123c6:	4603      	mov	r3, r0
 80123c8:	b2db      	uxtb	r3, r3
 80123ca:	f003 0304 	and.w	r3, r3, #4
 80123ce:	2b00      	cmp	r3, #0
 80123d0:	d006      	beq.n	80123e0 <tcp_output+0x188>
 80123d2:	4b43      	ldr	r3, [pc, #268]	; (80124e0 <tcp_output+0x288>)
 80123d4:	f240 5236 	movw	r2, #1334	; 0x536
 80123d8:	4946      	ldr	r1, [pc, #280]	; (80124f4 <tcp_output+0x29c>)
 80123da:	4843      	ldr	r0, [pc, #268]	; (80124e8 <tcp_output+0x290>)
 80123dc:	f006 f8ea 	bl	80185b4 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 80123e0:	687b      	ldr	r3, [r7, #4]
 80123e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80123e4:	2b00      	cmp	r3, #0
 80123e6:	d01f      	beq.n	8012428 <tcp_output+0x1d0>
 80123e8:	687b      	ldr	r3, [r7, #4]
 80123ea:	8b5b      	ldrh	r3, [r3, #26]
 80123ec:	f003 0344 	and.w	r3, r3, #68	; 0x44
 80123f0:	2b00      	cmp	r3, #0
 80123f2:	d119      	bne.n	8012428 <tcp_output+0x1d0>
 80123f4:	687b      	ldr	r3, [r7, #4]
 80123f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80123f8:	2b00      	cmp	r3, #0
 80123fa:	d00b      	beq.n	8012414 <tcp_output+0x1bc>
 80123fc:	687b      	ldr	r3, [r7, #4]
 80123fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012400:	681b      	ldr	r3, [r3, #0]
 8012402:	2b00      	cmp	r3, #0
 8012404:	d110      	bne.n	8012428 <tcp_output+0x1d0>
 8012406:	687b      	ldr	r3, [r7, #4]
 8012408:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801240a:	891a      	ldrh	r2, [r3, #8]
 801240c:	687b      	ldr	r3, [r7, #4]
 801240e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012410:	429a      	cmp	r2, r3
 8012412:	d209      	bcs.n	8012428 <tcp_output+0x1d0>
 8012414:	687b      	ldr	r3, [r7, #4]
 8012416:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 801241a:	2b00      	cmp	r3, #0
 801241c:	d004      	beq.n	8012428 <tcp_output+0x1d0>
 801241e:	687b      	ldr	r3, [r7, #4]
 8012420:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8012424:	2b08      	cmp	r3, #8
 8012426:	d901      	bls.n	801242c <tcp_output+0x1d4>
 8012428:	2301      	movs	r3, #1
 801242a:	e000      	b.n	801242e <tcp_output+0x1d6>
 801242c:	2300      	movs	r3, #0
 801242e:	2b00      	cmp	r3, #0
 8012430:	d106      	bne.n	8012440 <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 8012432:	687b      	ldr	r3, [r7, #4]
 8012434:	8b5b      	ldrh	r3, [r3, #26]
 8012436:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801243a:	2b00      	cmp	r3, #0
 801243c:	f000 80e4 	beq.w	8012608 <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 8012440:	687b      	ldr	r3, [r7, #4]
 8012442:	7d1b      	ldrb	r3, [r3, #20]
 8012444:	2b02      	cmp	r3, #2
 8012446:	d00d      	beq.n	8012464 <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8012448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801244a:	68db      	ldr	r3, [r3, #12]
 801244c:	899b      	ldrh	r3, [r3, #12]
 801244e:	b29c      	uxth	r4, r3
 8012450:	2010      	movs	r0, #16
 8012452:	f7f9 febd 	bl	800c1d0 <lwip_htons>
 8012456:	4603      	mov	r3, r0
 8012458:	461a      	mov	r2, r3
 801245a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801245c:	68db      	ldr	r3, [r3, #12]
 801245e:	4322      	orrs	r2, r4
 8012460:	b292      	uxth	r2, r2
 8012462:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 8012464:	697a      	ldr	r2, [r7, #20]
 8012466:	6879      	ldr	r1, [r7, #4]
 8012468:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801246a:	f000 f909 	bl	8012680 <tcp_output_segment>
 801246e:	4603      	mov	r3, r0
 8012470:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 8012472:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012476:	2b00      	cmp	r3, #0
 8012478:	d009      	beq.n	801248e <tcp_output+0x236>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801247a:	687b      	ldr	r3, [r7, #4]
 801247c:	8b5b      	ldrh	r3, [r3, #26]
 801247e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012482:	b29a      	uxth	r2, r3
 8012484:	687b      	ldr	r3, [r7, #4]
 8012486:	835a      	strh	r2, [r3, #26]
      return err;
 8012488:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801248c:	e0d3      	b.n	8012636 <tcp_output+0x3de>
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 801248e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012490:	681a      	ldr	r2, [r3, #0]
 8012492:	687b      	ldr	r3, [r7, #4]
 8012494:	66da      	str	r2, [r3, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 8012496:	687b      	ldr	r3, [r7, #4]
 8012498:	7d1b      	ldrb	r3, [r3, #20]
 801249a:	2b02      	cmp	r3, #2
 801249c:	d006      	beq.n	80124ac <tcp_output+0x254>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801249e:	687b      	ldr	r3, [r7, #4]
 80124a0:	8b5b      	ldrh	r3, [r3, #26]
 80124a2:	f023 0303 	bic.w	r3, r3, #3
 80124a6:	b29a      	uxth	r2, r3
 80124a8:	687b      	ldr	r3, [r7, #4]
 80124aa:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 80124ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80124ae:	68db      	ldr	r3, [r3, #12]
 80124b0:	685b      	ldr	r3, [r3, #4]
 80124b2:	4618      	mov	r0, r3
 80124b4:	f7f9 fea1 	bl	800c1fa <lwip_htonl>
 80124b8:	4604      	mov	r4, r0
 80124ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80124bc:	891b      	ldrh	r3, [r3, #8]
 80124be:	461d      	mov	r5, r3
 80124c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80124c2:	68db      	ldr	r3, [r3, #12]
 80124c4:	899b      	ldrh	r3, [r3, #12]
 80124c6:	b29b      	uxth	r3, r3
 80124c8:	4618      	mov	r0, r3
 80124ca:	f7f9 fe81 	bl	800c1d0 <lwip_htons>
 80124ce:	4603      	mov	r3, r0
 80124d0:	b2db      	uxtb	r3, r3
 80124d2:	f003 0303 	and.w	r3, r3, #3
 80124d6:	2b00      	cmp	r3, #0
 80124d8:	d00e      	beq.n	80124f8 <tcp_output+0x2a0>
 80124da:	2301      	movs	r3, #1
 80124dc:	e00d      	b.n	80124fa <tcp_output+0x2a2>
 80124de:	bf00      	nop
 80124e0:	0801b09c 	.word	0x0801b09c
 80124e4:	0801b5e0 	.word	0x0801b5e0
 80124e8:	0801b0f0 	.word	0x0801b0f0
 80124ec:	0801b5f8 	.word	0x0801b5f8
 80124f0:	2000be3c 	.word	0x2000be3c
 80124f4:	0801b620 	.word	0x0801b620
 80124f8:	2300      	movs	r3, #0
 80124fa:	442b      	add	r3, r5
 80124fc:	4423      	add	r3, r4
 80124fe:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8012500:	687b      	ldr	r3, [r7, #4]
 8012502:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8012504:	68bb      	ldr	r3, [r7, #8]
 8012506:	1ad3      	subs	r3, r2, r3
 8012508:	2b00      	cmp	r3, #0
 801250a:	da02      	bge.n	8012512 <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 801250c:	687b      	ldr	r3, [r7, #4]
 801250e:	68ba      	ldr	r2, [r7, #8]
 8012510:	651a      	str	r2, [r3, #80]	; 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 8012512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012514:	891b      	ldrh	r3, [r3, #8]
 8012516:	461c      	mov	r4, r3
 8012518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801251a:	68db      	ldr	r3, [r3, #12]
 801251c:	899b      	ldrh	r3, [r3, #12]
 801251e:	b29b      	uxth	r3, r3
 8012520:	4618      	mov	r0, r3
 8012522:	f7f9 fe55 	bl	800c1d0 <lwip_htons>
 8012526:	4603      	mov	r3, r0
 8012528:	b2db      	uxtb	r3, r3
 801252a:	f003 0303 	and.w	r3, r3, #3
 801252e:	2b00      	cmp	r3, #0
 8012530:	d001      	beq.n	8012536 <tcp_output+0x2de>
 8012532:	2301      	movs	r3, #1
 8012534:	e000      	b.n	8012538 <tcp_output+0x2e0>
 8012536:	2300      	movs	r3, #0
 8012538:	4423      	add	r3, r4
 801253a:	2b00      	cmp	r3, #0
 801253c:	d049      	beq.n	80125d2 <tcp_output+0x37a>
      seg->next = NULL;
 801253e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012540:	2200      	movs	r2, #0
 8012542:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8012544:	687b      	ldr	r3, [r7, #4]
 8012546:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012548:	2b00      	cmp	r3, #0
 801254a:	d105      	bne.n	8012558 <tcp_output+0x300>
        pcb->unacked = seg;
 801254c:	687b      	ldr	r3, [r7, #4]
 801254e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012550:	671a      	str	r2, [r3, #112]	; 0x70
        useg = seg;
 8012552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012554:	623b      	str	r3, [r7, #32]
 8012556:	e03f      	b.n	80125d8 <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 8012558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801255a:	68db      	ldr	r3, [r3, #12]
 801255c:	685b      	ldr	r3, [r3, #4]
 801255e:	4618      	mov	r0, r3
 8012560:	f7f9 fe4b 	bl	800c1fa <lwip_htonl>
 8012564:	4604      	mov	r4, r0
 8012566:	6a3b      	ldr	r3, [r7, #32]
 8012568:	68db      	ldr	r3, [r3, #12]
 801256a:	685b      	ldr	r3, [r3, #4]
 801256c:	4618      	mov	r0, r3
 801256e:	f7f9 fe44 	bl	800c1fa <lwip_htonl>
 8012572:	4603      	mov	r3, r0
 8012574:	1ae3      	subs	r3, r4, r3
 8012576:	2b00      	cmp	r3, #0
 8012578:	da24      	bge.n	80125c4 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 801257a:	687b      	ldr	r3, [r7, #4]
 801257c:	3370      	adds	r3, #112	; 0x70
 801257e:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8012580:	e002      	b.n	8012588 <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 8012582:	69fb      	ldr	r3, [r7, #28]
 8012584:	681b      	ldr	r3, [r3, #0]
 8012586:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8012588:	69fb      	ldr	r3, [r7, #28]
 801258a:	681b      	ldr	r3, [r3, #0]
 801258c:	2b00      	cmp	r3, #0
 801258e:	d011      	beq.n	80125b4 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8012590:	69fb      	ldr	r3, [r7, #28]
 8012592:	681b      	ldr	r3, [r3, #0]
 8012594:	68db      	ldr	r3, [r3, #12]
 8012596:	685b      	ldr	r3, [r3, #4]
 8012598:	4618      	mov	r0, r3
 801259a:	f7f9 fe2e 	bl	800c1fa <lwip_htonl>
 801259e:	4604      	mov	r4, r0
 80125a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80125a2:	68db      	ldr	r3, [r3, #12]
 80125a4:	685b      	ldr	r3, [r3, #4]
 80125a6:	4618      	mov	r0, r3
 80125a8:	f7f9 fe27 	bl	800c1fa <lwip_htonl>
 80125ac:	4603      	mov	r3, r0
 80125ae:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 80125b0:	2b00      	cmp	r3, #0
 80125b2:	dbe6      	blt.n	8012582 <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 80125b4:	69fb      	ldr	r3, [r7, #28]
 80125b6:	681a      	ldr	r2, [r3, #0]
 80125b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80125ba:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 80125bc:	69fb      	ldr	r3, [r7, #28]
 80125be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80125c0:	601a      	str	r2, [r3, #0]
 80125c2:	e009      	b.n	80125d8 <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 80125c4:	6a3b      	ldr	r3, [r7, #32]
 80125c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80125c8:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 80125ca:	6a3b      	ldr	r3, [r7, #32]
 80125cc:	681b      	ldr	r3, [r3, #0]
 80125ce:	623b      	str	r3, [r7, #32]
 80125d0:	e002      	b.n	80125d8 <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 80125d2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80125d4:	f7fc fc43 	bl	800ee5e <tcp_seg_free>
    }
    seg = pcb->unsent;
 80125d8:	687b      	ldr	r3, [r7, #4]
 80125da:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80125dc:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 80125de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80125e0:	2b00      	cmp	r3, #0
 80125e2:	d012      	beq.n	801260a <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 80125e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80125e6:	68db      	ldr	r3, [r3, #12]
 80125e8:	685b      	ldr	r3, [r3, #4]
 80125ea:	4618      	mov	r0, r3
 80125ec:	f7f9 fe05 	bl	800c1fa <lwip_htonl>
 80125f0:	4602      	mov	r2, r0
 80125f2:	687b      	ldr	r3, [r7, #4]
 80125f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80125f6:	1ad3      	subs	r3, r2, r3
 80125f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80125fa:	8912      	ldrh	r2, [r2, #8]
 80125fc:	4413      	add	r3, r2
  while (seg != NULL &&
 80125fe:	69ba      	ldr	r2, [r7, #24]
 8012600:	429a      	cmp	r2, r3
 8012602:	f4bf aed9 	bcs.w	80123b8 <tcp_output+0x160>
 8012606:	e000      	b.n	801260a <tcp_output+0x3b2>
      break;
 8012608:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 801260a:	687b      	ldr	r3, [r7, #4]
 801260c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801260e:	2b00      	cmp	r3, #0
 8012610:	d108      	bne.n	8012624 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8012612:	687b      	ldr	r3, [r7, #4]
 8012614:	2200      	movs	r2, #0
 8012616:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 801261a:	e004      	b.n	8012626 <tcp_output+0x3ce>
    goto output_done;
 801261c:	bf00      	nop
 801261e:	e002      	b.n	8012626 <tcp_output+0x3ce>
    goto output_done;
 8012620:	bf00      	nop
 8012622:	e000      	b.n	8012626 <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 8012624:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 8012626:	687b      	ldr	r3, [r7, #4]
 8012628:	8b5b      	ldrh	r3, [r3, #26]
 801262a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801262e:	b29a      	uxth	r2, r3
 8012630:	687b      	ldr	r3, [r7, #4]
 8012632:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 8012634:	2300      	movs	r3, #0
}
 8012636:	4618      	mov	r0, r3
 8012638:	3728      	adds	r7, #40	; 0x28
 801263a:	46bd      	mov	sp, r7
 801263c:	bdb0      	pop	{r4, r5, r7, pc}
 801263e:	bf00      	nop

08012640 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 8012640:	b580      	push	{r7, lr}
 8012642:	b082      	sub	sp, #8
 8012644:	af00      	add	r7, sp, #0
 8012646:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8012648:	687b      	ldr	r3, [r7, #4]
 801264a:	2b00      	cmp	r3, #0
 801264c:	d106      	bne.n	801265c <tcp_output_segment_busy+0x1c>
 801264e:	4b09      	ldr	r3, [pc, #36]	; (8012674 <tcp_output_segment_busy+0x34>)
 8012650:	f240 529a 	movw	r2, #1434	; 0x59a
 8012654:	4908      	ldr	r1, [pc, #32]	; (8012678 <tcp_output_segment_busy+0x38>)
 8012656:	4809      	ldr	r0, [pc, #36]	; (801267c <tcp_output_segment_busy+0x3c>)
 8012658:	f005 ffac 	bl	80185b4 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 801265c:	687b      	ldr	r3, [r7, #4]
 801265e:	685b      	ldr	r3, [r3, #4]
 8012660:	7b9b      	ldrb	r3, [r3, #14]
 8012662:	2b01      	cmp	r3, #1
 8012664:	d001      	beq.n	801266a <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 8012666:	2301      	movs	r3, #1
 8012668:	e000      	b.n	801266c <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 801266a:	2300      	movs	r3, #0
}
 801266c:	4618      	mov	r0, r3
 801266e:	3708      	adds	r7, #8
 8012670:	46bd      	mov	sp, r7
 8012672:	bd80      	pop	{r7, pc}
 8012674:	0801b09c 	.word	0x0801b09c
 8012678:	0801b638 	.word	0x0801b638
 801267c:	0801b0f0 	.word	0x0801b0f0

08012680 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 8012680:	b5b0      	push	{r4, r5, r7, lr}
 8012682:	b08c      	sub	sp, #48	; 0x30
 8012684:	af04      	add	r7, sp, #16
 8012686:	60f8      	str	r0, [r7, #12]
 8012688:	60b9      	str	r1, [r7, #8]
 801268a:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 801268c:	68fb      	ldr	r3, [r7, #12]
 801268e:	2b00      	cmp	r3, #0
 8012690:	d106      	bne.n	80126a0 <tcp_output_segment+0x20>
 8012692:	4b63      	ldr	r3, [pc, #396]	; (8012820 <tcp_output_segment+0x1a0>)
 8012694:	f44f 62b7 	mov.w	r2, #1464	; 0x5b8
 8012698:	4962      	ldr	r1, [pc, #392]	; (8012824 <tcp_output_segment+0x1a4>)
 801269a:	4863      	ldr	r0, [pc, #396]	; (8012828 <tcp_output_segment+0x1a8>)
 801269c:	f005 ff8a 	bl	80185b4 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 80126a0:	68bb      	ldr	r3, [r7, #8]
 80126a2:	2b00      	cmp	r3, #0
 80126a4:	d106      	bne.n	80126b4 <tcp_output_segment+0x34>
 80126a6:	4b5e      	ldr	r3, [pc, #376]	; (8012820 <tcp_output_segment+0x1a0>)
 80126a8:	f240 52b9 	movw	r2, #1465	; 0x5b9
 80126ac:	495f      	ldr	r1, [pc, #380]	; (801282c <tcp_output_segment+0x1ac>)
 80126ae:	485e      	ldr	r0, [pc, #376]	; (8012828 <tcp_output_segment+0x1a8>)
 80126b0:	f005 ff80 	bl	80185b4 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 80126b4:	687b      	ldr	r3, [r7, #4]
 80126b6:	2b00      	cmp	r3, #0
 80126b8:	d106      	bne.n	80126c8 <tcp_output_segment+0x48>
 80126ba:	4b59      	ldr	r3, [pc, #356]	; (8012820 <tcp_output_segment+0x1a0>)
 80126bc:	f240 52ba 	movw	r2, #1466	; 0x5ba
 80126c0:	495b      	ldr	r1, [pc, #364]	; (8012830 <tcp_output_segment+0x1b0>)
 80126c2:	4859      	ldr	r0, [pc, #356]	; (8012828 <tcp_output_segment+0x1a8>)
 80126c4:	f005 ff76 	bl	80185b4 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 80126c8:	68f8      	ldr	r0, [r7, #12]
 80126ca:	f7ff ffb9 	bl	8012640 <tcp_output_segment_busy>
 80126ce:	4603      	mov	r3, r0
 80126d0:	2b00      	cmp	r3, #0
 80126d2:	d001      	beq.n	80126d8 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 80126d4:	2300      	movs	r3, #0
 80126d6:	e09f      	b.n	8012818 <tcp_output_segment+0x198>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 80126d8:	68bb      	ldr	r3, [r7, #8]
 80126da:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80126dc:	68fb      	ldr	r3, [r7, #12]
 80126de:	68dc      	ldr	r4, [r3, #12]
 80126e0:	4610      	mov	r0, r2
 80126e2:	f7f9 fd8a 	bl	800c1fa <lwip_htonl>
 80126e6:	4603      	mov	r3, r0
 80126e8:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 80126ea:	68bb      	ldr	r3, [r7, #8]
 80126ec:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 80126ee:	68fb      	ldr	r3, [r7, #12]
 80126f0:	68dc      	ldr	r4, [r3, #12]
 80126f2:	4610      	mov	r0, r2
 80126f4:	f7f9 fd6c 	bl	800c1d0 <lwip_htons>
 80126f8:	4603      	mov	r3, r0
 80126fa:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 80126fc:	68bb      	ldr	r3, [r7, #8]
 80126fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012700:	68ba      	ldr	r2, [r7, #8]
 8012702:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8012704:	441a      	add	r2, r3
 8012706:	68bb      	ldr	r3, [r7, #8]
 8012708:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 801270a:	68fb      	ldr	r3, [r7, #12]
 801270c:	68db      	ldr	r3, [r3, #12]
 801270e:	3314      	adds	r3, #20
 8012710:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 8012712:	68fb      	ldr	r3, [r7, #12]
 8012714:	7a9b      	ldrb	r3, [r3, #10]
 8012716:	f003 0301 	and.w	r3, r3, #1
 801271a:	2b00      	cmp	r3, #0
 801271c:	d015      	beq.n	801274a <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 801271e:	68bb      	ldr	r3, [r7, #8]
 8012720:	3304      	adds	r3, #4
 8012722:	461a      	mov	r2, r3
 8012724:	6879      	ldr	r1, [r7, #4]
 8012726:	f44f 7006 	mov.w	r0, #536	; 0x218
 801272a:	f7fc fe8f 	bl	800f44c <tcp_eff_send_mss_netif>
 801272e:	4603      	mov	r3, r0
 8012730:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 8012732:	8b7b      	ldrh	r3, [r7, #26]
 8012734:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 8012738:	4618      	mov	r0, r3
 801273a:	f7f9 fd5e 	bl	800c1fa <lwip_htonl>
 801273e:	4602      	mov	r2, r0
 8012740:	69fb      	ldr	r3, [r7, #28]
 8012742:	601a      	str	r2, [r3, #0]
    opts += 1;
 8012744:	69fb      	ldr	r3, [r7, #28]
 8012746:	3304      	adds	r3, #4
 8012748:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 801274a:	68bb      	ldr	r3, [r7, #8]
 801274c:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8012750:	2b00      	cmp	r3, #0
 8012752:	da02      	bge.n	801275a <tcp_output_segment+0xda>
    pcb->rtime = 0;
 8012754:	68bb      	ldr	r3, [r7, #8]
 8012756:	2200      	movs	r2, #0
 8012758:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 801275a:	68bb      	ldr	r3, [r7, #8]
 801275c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801275e:	2b00      	cmp	r3, #0
 8012760:	d10c      	bne.n	801277c <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 8012762:	4b34      	ldr	r3, [pc, #208]	; (8012834 <tcp_output_segment+0x1b4>)
 8012764:	681a      	ldr	r2, [r3, #0]
 8012766:	68bb      	ldr	r3, [r7, #8]
 8012768:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 801276a:	68fb      	ldr	r3, [r7, #12]
 801276c:	68db      	ldr	r3, [r3, #12]
 801276e:	685b      	ldr	r3, [r3, #4]
 8012770:	4618      	mov	r0, r3
 8012772:	f7f9 fd42 	bl	800c1fa <lwip_htonl>
 8012776:	4602      	mov	r2, r0
 8012778:	68bb      	ldr	r3, [r7, #8]
 801277a:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 801277c:	68fb      	ldr	r3, [r7, #12]
 801277e:	68da      	ldr	r2, [r3, #12]
 8012780:	68fb      	ldr	r3, [r7, #12]
 8012782:	685b      	ldr	r3, [r3, #4]
 8012784:	685b      	ldr	r3, [r3, #4]
 8012786:	1ad3      	subs	r3, r2, r3
 8012788:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 801278a:	68fb      	ldr	r3, [r7, #12]
 801278c:	685b      	ldr	r3, [r3, #4]
 801278e:	8959      	ldrh	r1, [r3, #10]
 8012790:	68fb      	ldr	r3, [r7, #12]
 8012792:	685b      	ldr	r3, [r3, #4]
 8012794:	8b3a      	ldrh	r2, [r7, #24]
 8012796:	1a8a      	subs	r2, r1, r2
 8012798:	b292      	uxth	r2, r2
 801279a:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 801279c:	68fb      	ldr	r3, [r7, #12]
 801279e:	685b      	ldr	r3, [r3, #4]
 80127a0:	8919      	ldrh	r1, [r3, #8]
 80127a2:	68fb      	ldr	r3, [r7, #12]
 80127a4:	685b      	ldr	r3, [r3, #4]
 80127a6:	8b3a      	ldrh	r2, [r7, #24]
 80127a8:	1a8a      	subs	r2, r1, r2
 80127aa:	b292      	uxth	r2, r2
 80127ac:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 80127ae:	68fb      	ldr	r3, [r7, #12]
 80127b0:	685b      	ldr	r3, [r3, #4]
 80127b2:	68fa      	ldr	r2, [r7, #12]
 80127b4:	68d2      	ldr	r2, [r2, #12]
 80127b6:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 80127b8:	68fb      	ldr	r3, [r7, #12]
 80127ba:	68db      	ldr	r3, [r3, #12]
 80127bc:	2200      	movs	r2, #0
 80127be:	741a      	strb	r2, [r3, #16]
 80127c0:	2200      	movs	r2, #0
 80127c2:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 80127c4:	68fb      	ldr	r3, [r7, #12]
 80127c6:	68db      	ldr	r3, [r3, #12]
 80127c8:	f103 0214 	add.w	r2, r3, #20
 80127cc:	68fb      	ldr	r3, [r7, #12]
 80127ce:	7a9b      	ldrb	r3, [r3, #10]
 80127d0:	009b      	lsls	r3, r3, #2
 80127d2:	f003 0304 	and.w	r3, r3, #4
 80127d6:	4413      	add	r3, r2
 80127d8:	69fa      	ldr	r2, [r7, #28]
 80127da:	429a      	cmp	r2, r3
 80127dc:	d006      	beq.n	80127ec <tcp_output_segment+0x16c>
 80127de:	4b10      	ldr	r3, [pc, #64]	; (8012820 <tcp_output_segment+0x1a0>)
 80127e0:	f240 621c 	movw	r2, #1564	; 0x61c
 80127e4:	4914      	ldr	r1, [pc, #80]	; (8012838 <tcp_output_segment+0x1b8>)
 80127e6:	4810      	ldr	r0, [pc, #64]	; (8012828 <tcp_output_segment+0x1a8>)
 80127e8:	f005 fee4 	bl	80185b4 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 80127ec:	68fb      	ldr	r3, [r7, #12]
 80127ee:	6858      	ldr	r0, [r3, #4]
 80127f0:	68b9      	ldr	r1, [r7, #8]
 80127f2:	68bb      	ldr	r3, [r7, #8]
 80127f4:	1d1c      	adds	r4, r3, #4
 80127f6:	68bb      	ldr	r3, [r7, #8]
 80127f8:	7add      	ldrb	r5, [r3, #11]
 80127fa:	68bb      	ldr	r3, [r7, #8]
 80127fc:	7a9b      	ldrb	r3, [r3, #10]
 80127fe:	687a      	ldr	r2, [r7, #4]
 8012800:	9202      	str	r2, [sp, #8]
 8012802:	2206      	movs	r2, #6
 8012804:	9201      	str	r2, [sp, #4]
 8012806:	9300      	str	r3, [sp, #0]
 8012808:	462b      	mov	r3, r5
 801280a:	4622      	mov	r2, r4
 801280c:	f004 fc1c 	bl	8017048 <ip4_output_if>
 8012810:	4603      	mov	r3, r0
 8012812:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 8012814:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8012818:	4618      	mov	r0, r3
 801281a:	3720      	adds	r7, #32
 801281c:	46bd      	mov	sp, r7
 801281e:	bdb0      	pop	{r4, r5, r7, pc}
 8012820:	0801b09c 	.word	0x0801b09c
 8012824:	0801b660 	.word	0x0801b660
 8012828:	0801b0f0 	.word	0x0801b0f0
 801282c:	0801b680 	.word	0x0801b680
 8012830:	0801b6a0 	.word	0x0801b6a0
 8012834:	2000be2c 	.word	0x2000be2c
 8012838:	0801b6c4 	.word	0x0801b6c4

0801283c <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 801283c:	b5b0      	push	{r4, r5, r7, lr}
 801283e:	b084      	sub	sp, #16
 8012840:	af00      	add	r7, sp, #0
 8012842:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 8012844:	687b      	ldr	r3, [r7, #4]
 8012846:	2b00      	cmp	r3, #0
 8012848:	d106      	bne.n	8012858 <tcp_rexmit_rto_prepare+0x1c>
 801284a:	4b31      	ldr	r3, [pc, #196]	; (8012910 <tcp_rexmit_rto_prepare+0xd4>)
 801284c:	f240 6263 	movw	r2, #1635	; 0x663
 8012850:	4930      	ldr	r1, [pc, #192]	; (8012914 <tcp_rexmit_rto_prepare+0xd8>)
 8012852:	4831      	ldr	r0, [pc, #196]	; (8012918 <tcp_rexmit_rto_prepare+0xdc>)
 8012854:	f005 feae 	bl	80185b4 <iprintf>

  if (pcb->unacked == NULL) {
 8012858:	687b      	ldr	r3, [r7, #4]
 801285a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801285c:	2b00      	cmp	r3, #0
 801285e:	d102      	bne.n	8012866 <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 8012860:	f06f 0305 	mvn.w	r3, #5
 8012864:	e050      	b.n	8012908 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8012866:	687b      	ldr	r3, [r7, #4]
 8012868:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801286a:	60fb      	str	r3, [r7, #12]
 801286c:	e00b      	b.n	8012886 <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 801286e:	68f8      	ldr	r0, [r7, #12]
 8012870:	f7ff fee6 	bl	8012640 <tcp_output_segment_busy>
 8012874:	4603      	mov	r3, r0
 8012876:	2b00      	cmp	r3, #0
 8012878:	d002      	beq.n	8012880 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 801287a:	f06f 0305 	mvn.w	r3, #5
 801287e:	e043      	b.n	8012908 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8012880:	68fb      	ldr	r3, [r7, #12]
 8012882:	681b      	ldr	r3, [r3, #0]
 8012884:	60fb      	str	r3, [r7, #12]
 8012886:	68fb      	ldr	r3, [r7, #12]
 8012888:	681b      	ldr	r3, [r3, #0]
 801288a:	2b00      	cmp	r3, #0
 801288c:	d1ef      	bne.n	801286e <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 801288e:	68f8      	ldr	r0, [r7, #12]
 8012890:	f7ff fed6 	bl	8012640 <tcp_output_segment_busy>
 8012894:	4603      	mov	r3, r0
 8012896:	2b00      	cmp	r3, #0
 8012898:	d002      	beq.n	80128a0 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 801289a:	f06f 0305 	mvn.w	r3, #5
 801289e:	e033      	b.n	8012908 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 80128a0:	687b      	ldr	r3, [r7, #4]
 80128a2:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80128a4:	68fb      	ldr	r3, [r7, #12]
 80128a6:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 80128a8:	687b      	ldr	r3, [r7, #4]
 80128aa:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80128ac:	687b      	ldr	r3, [r7, #4]
 80128ae:	66da      	str	r2, [r3, #108]	; 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 80128b0:	687b      	ldr	r3, [r7, #4]
 80128b2:	2200      	movs	r2, #0
 80128b4:	671a      	str	r2, [r3, #112]	; 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 80128b6:	687b      	ldr	r3, [r7, #4]
 80128b8:	8b5b      	ldrh	r3, [r3, #26]
 80128ba:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80128be:	b29a      	uxth	r2, r3
 80128c0:	687b      	ldr	r3, [r7, #4]
 80128c2:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 80128c4:	68fb      	ldr	r3, [r7, #12]
 80128c6:	68db      	ldr	r3, [r3, #12]
 80128c8:	685b      	ldr	r3, [r3, #4]
 80128ca:	4618      	mov	r0, r3
 80128cc:	f7f9 fc95 	bl	800c1fa <lwip_htonl>
 80128d0:	4604      	mov	r4, r0
 80128d2:	68fb      	ldr	r3, [r7, #12]
 80128d4:	891b      	ldrh	r3, [r3, #8]
 80128d6:	461d      	mov	r5, r3
 80128d8:	68fb      	ldr	r3, [r7, #12]
 80128da:	68db      	ldr	r3, [r3, #12]
 80128dc:	899b      	ldrh	r3, [r3, #12]
 80128de:	b29b      	uxth	r3, r3
 80128e0:	4618      	mov	r0, r3
 80128e2:	f7f9 fc75 	bl	800c1d0 <lwip_htons>
 80128e6:	4603      	mov	r3, r0
 80128e8:	b2db      	uxtb	r3, r3
 80128ea:	f003 0303 	and.w	r3, r3, #3
 80128ee:	2b00      	cmp	r3, #0
 80128f0:	d001      	beq.n	80128f6 <tcp_rexmit_rto_prepare+0xba>
 80128f2:	2301      	movs	r3, #1
 80128f4:	e000      	b.n	80128f8 <tcp_rexmit_rto_prepare+0xbc>
 80128f6:	2300      	movs	r3, #0
 80128f8:	442b      	add	r3, r5
 80128fa:	18e2      	adds	r2, r4, r3
 80128fc:	687b      	ldr	r3, [r7, #4]
 80128fe:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 8012900:	687b      	ldr	r3, [r7, #4]
 8012902:	2200      	movs	r2, #0
 8012904:	635a      	str	r2, [r3, #52]	; 0x34

  return ERR_OK;
 8012906:	2300      	movs	r3, #0
}
 8012908:	4618      	mov	r0, r3
 801290a:	3710      	adds	r7, #16
 801290c:	46bd      	mov	sp, r7
 801290e:	bdb0      	pop	{r4, r5, r7, pc}
 8012910:	0801b09c 	.word	0x0801b09c
 8012914:	0801b6d8 	.word	0x0801b6d8
 8012918:	0801b0f0 	.word	0x0801b0f0

0801291c <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 801291c:	b580      	push	{r7, lr}
 801291e:	b082      	sub	sp, #8
 8012920:	af00      	add	r7, sp, #0
 8012922:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 8012924:	687b      	ldr	r3, [r7, #4]
 8012926:	2b00      	cmp	r3, #0
 8012928:	d106      	bne.n	8012938 <tcp_rexmit_rto_commit+0x1c>
 801292a:	4b0d      	ldr	r3, [pc, #52]	; (8012960 <tcp_rexmit_rto_commit+0x44>)
 801292c:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8012930:	490c      	ldr	r1, [pc, #48]	; (8012964 <tcp_rexmit_rto_commit+0x48>)
 8012932:	480d      	ldr	r0, [pc, #52]	; (8012968 <tcp_rexmit_rto_commit+0x4c>)
 8012934:	f005 fe3e 	bl	80185b4 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8012938:	687b      	ldr	r3, [r7, #4]
 801293a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801293e:	2bff      	cmp	r3, #255	; 0xff
 8012940:	d007      	beq.n	8012952 <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 8012942:	687b      	ldr	r3, [r7, #4]
 8012944:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8012948:	3301      	adds	r3, #1
 801294a:	b2da      	uxtb	r2, r3
 801294c:	687b      	ldr	r3, [r7, #4]
 801294e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 8012952:	6878      	ldr	r0, [r7, #4]
 8012954:	f7ff fc80 	bl	8012258 <tcp_output>
}
 8012958:	bf00      	nop
 801295a:	3708      	adds	r7, #8
 801295c:	46bd      	mov	sp, r7
 801295e:	bd80      	pop	{r7, pc}
 8012960:	0801b09c 	.word	0x0801b09c
 8012964:	0801b6fc 	.word	0x0801b6fc
 8012968:	0801b0f0 	.word	0x0801b0f0

0801296c <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 801296c:	b580      	push	{r7, lr}
 801296e:	b082      	sub	sp, #8
 8012970:	af00      	add	r7, sp, #0
 8012972:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 8012974:	687b      	ldr	r3, [r7, #4]
 8012976:	2b00      	cmp	r3, #0
 8012978:	d106      	bne.n	8012988 <tcp_rexmit_rto+0x1c>
 801297a:	4b0a      	ldr	r3, [pc, #40]	; (80129a4 <tcp_rexmit_rto+0x38>)
 801297c:	f240 62ad 	movw	r2, #1709	; 0x6ad
 8012980:	4909      	ldr	r1, [pc, #36]	; (80129a8 <tcp_rexmit_rto+0x3c>)
 8012982:	480a      	ldr	r0, [pc, #40]	; (80129ac <tcp_rexmit_rto+0x40>)
 8012984:	f005 fe16 	bl	80185b4 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 8012988:	6878      	ldr	r0, [r7, #4]
 801298a:	f7ff ff57 	bl	801283c <tcp_rexmit_rto_prepare>
 801298e:	4603      	mov	r3, r0
 8012990:	2b00      	cmp	r3, #0
 8012992:	d102      	bne.n	801299a <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 8012994:	6878      	ldr	r0, [r7, #4]
 8012996:	f7ff ffc1 	bl	801291c <tcp_rexmit_rto_commit>
  }
}
 801299a:	bf00      	nop
 801299c:	3708      	adds	r7, #8
 801299e:	46bd      	mov	sp, r7
 80129a0:	bd80      	pop	{r7, pc}
 80129a2:	bf00      	nop
 80129a4:	0801b09c 	.word	0x0801b09c
 80129a8:	0801b720 	.word	0x0801b720
 80129ac:	0801b0f0 	.word	0x0801b0f0

080129b0 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 80129b0:	b590      	push	{r4, r7, lr}
 80129b2:	b085      	sub	sp, #20
 80129b4:	af00      	add	r7, sp, #0
 80129b6:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 80129b8:	687b      	ldr	r3, [r7, #4]
 80129ba:	2b00      	cmp	r3, #0
 80129bc:	d106      	bne.n	80129cc <tcp_rexmit+0x1c>
 80129be:	4b2f      	ldr	r3, [pc, #188]	; (8012a7c <tcp_rexmit+0xcc>)
 80129c0:	f240 62c1 	movw	r2, #1729	; 0x6c1
 80129c4:	492e      	ldr	r1, [pc, #184]	; (8012a80 <tcp_rexmit+0xd0>)
 80129c6:	482f      	ldr	r0, [pc, #188]	; (8012a84 <tcp_rexmit+0xd4>)
 80129c8:	f005 fdf4 	bl	80185b4 <iprintf>

  if (pcb->unacked == NULL) {
 80129cc:	687b      	ldr	r3, [r7, #4]
 80129ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80129d0:	2b00      	cmp	r3, #0
 80129d2:	d102      	bne.n	80129da <tcp_rexmit+0x2a>
    return ERR_VAL;
 80129d4:	f06f 0305 	mvn.w	r3, #5
 80129d8:	e04c      	b.n	8012a74 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 80129da:	687b      	ldr	r3, [r7, #4]
 80129dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80129de:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 80129e0:	68b8      	ldr	r0, [r7, #8]
 80129e2:	f7ff fe2d 	bl	8012640 <tcp_output_segment_busy>
 80129e6:	4603      	mov	r3, r0
 80129e8:	2b00      	cmp	r3, #0
 80129ea:	d002      	beq.n	80129f2 <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 80129ec:	f06f 0305 	mvn.w	r3, #5
 80129f0:	e040      	b.n	8012a74 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 80129f2:	68bb      	ldr	r3, [r7, #8]
 80129f4:	681a      	ldr	r2, [r3, #0]
 80129f6:	687b      	ldr	r3, [r7, #4]
 80129f8:	671a      	str	r2, [r3, #112]	; 0x70

  cur_seg = &(pcb->unsent);
 80129fa:	687b      	ldr	r3, [r7, #4]
 80129fc:	336c      	adds	r3, #108	; 0x6c
 80129fe:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8012a00:	e002      	b.n	8012a08 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 8012a02:	68fb      	ldr	r3, [r7, #12]
 8012a04:	681b      	ldr	r3, [r3, #0]
 8012a06:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8012a08:	68fb      	ldr	r3, [r7, #12]
 8012a0a:	681b      	ldr	r3, [r3, #0]
 8012a0c:	2b00      	cmp	r3, #0
 8012a0e:	d011      	beq.n	8012a34 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8012a10:	68fb      	ldr	r3, [r7, #12]
 8012a12:	681b      	ldr	r3, [r3, #0]
 8012a14:	68db      	ldr	r3, [r3, #12]
 8012a16:	685b      	ldr	r3, [r3, #4]
 8012a18:	4618      	mov	r0, r3
 8012a1a:	f7f9 fbee 	bl	800c1fa <lwip_htonl>
 8012a1e:	4604      	mov	r4, r0
 8012a20:	68bb      	ldr	r3, [r7, #8]
 8012a22:	68db      	ldr	r3, [r3, #12]
 8012a24:	685b      	ldr	r3, [r3, #4]
 8012a26:	4618      	mov	r0, r3
 8012a28:	f7f9 fbe7 	bl	800c1fa <lwip_htonl>
 8012a2c:	4603      	mov	r3, r0
 8012a2e:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8012a30:	2b00      	cmp	r3, #0
 8012a32:	dbe6      	blt.n	8012a02 <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 8012a34:	68fb      	ldr	r3, [r7, #12]
 8012a36:	681a      	ldr	r2, [r3, #0]
 8012a38:	68bb      	ldr	r3, [r7, #8]
 8012a3a:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 8012a3c:	68fb      	ldr	r3, [r7, #12]
 8012a3e:	68ba      	ldr	r2, [r7, #8]
 8012a40:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 8012a42:	68bb      	ldr	r3, [r7, #8]
 8012a44:	681b      	ldr	r3, [r3, #0]
 8012a46:	2b00      	cmp	r3, #0
 8012a48:	d103      	bne.n	8012a52 <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8012a4a:	687b      	ldr	r3, [r7, #4]
 8012a4c:	2200      	movs	r2, #0
 8012a4e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 8012a52:	687b      	ldr	r3, [r7, #4]
 8012a54:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8012a58:	2bff      	cmp	r3, #255	; 0xff
 8012a5a:	d007      	beq.n	8012a6c <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 8012a5c:	687b      	ldr	r3, [r7, #4]
 8012a5e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8012a62:	3301      	adds	r3, #1
 8012a64:	b2da      	uxtb	r2, r3
 8012a66:	687b      	ldr	r3, [r7, #4]
 8012a68:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 8012a6c:	687b      	ldr	r3, [r7, #4]
 8012a6e:	2200      	movs	r2, #0
 8012a70:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 8012a72:	2300      	movs	r3, #0
}
 8012a74:	4618      	mov	r0, r3
 8012a76:	3714      	adds	r7, #20
 8012a78:	46bd      	mov	sp, r7
 8012a7a:	bd90      	pop	{r4, r7, pc}
 8012a7c:	0801b09c 	.word	0x0801b09c
 8012a80:	0801b73c 	.word	0x0801b73c
 8012a84:	0801b0f0 	.word	0x0801b0f0

08012a88 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 8012a88:	b580      	push	{r7, lr}
 8012a8a:	b082      	sub	sp, #8
 8012a8c:	af00      	add	r7, sp, #0
 8012a8e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8012a90:	687b      	ldr	r3, [r7, #4]
 8012a92:	2b00      	cmp	r3, #0
 8012a94:	d106      	bne.n	8012aa4 <tcp_rexmit_fast+0x1c>
 8012a96:	4b2a      	ldr	r3, [pc, #168]	; (8012b40 <tcp_rexmit_fast+0xb8>)
 8012a98:	f240 62f9 	movw	r2, #1785	; 0x6f9
 8012a9c:	4929      	ldr	r1, [pc, #164]	; (8012b44 <tcp_rexmit_fast+0xbc>)
 8012a9e:	482a      	ldr	r0, [pc, #168]	; (8012b48 <tcp_rexmit_fast+0xc0>)
 8012aa0:	f005 fd88 	bl	80185b4 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8012aa4:	687b      	ldr	r3, [r7, #4]
 8012aa6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012aa8:	2b00      	cmp	r3, #0
 8012aaa:	d044      	beq.n	8012b36 <tcp_rexmit_fast+0xae>
 8012aac:	687b      	ldr	r3, [r7, #4]
 8012aae:	8b5b      	ldrh	r3, [r3, #26]
 8012ab0:	f003 0304 	and.w	r3, r3, #4
 8012ab4:	2b00      	cmp	r3, #0
 8012ab6:	d13e      	bne.n	8012b36 <tcp_rexmit_fast+0xae>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 8012ab8:	6878      	ldr	r0, [r7, #4]
 8012aba:	f7ff ff79 	bl	80129b0 <tcp_rexmit>
 8012abe:	4603      	mov	r3, r0
 8012ac0:	2b00      	cmp	r3, #0
 8012ac2:	d138      	bne.n	8012b36 <tcp_rexmit_fast+0xae>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8012ac4:	687b      	ldr	r3, [r7, #4]
 8012ac6:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8012aca:	687b      	ldr	r3, [r7, #4]
 8012acc:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8012ad0:	4293      	cmp	r3, r2
 8012ad2:	bf28      	it	cs
 8012ad4:	4613      	movcs	r3, r2
 8012ad6:	b29b      	uxth	r3, r3
 8012ad8:	0fda      	lsrs	r2, r3, #31
 8012ada:	4413      	add	r3, r2
 8012adc:	105b      	asrs	r3, r3, #1
 8012ade:	b29a      	uxth	r2, r3
 8012ae0:	687b      	ldr	r3, [r7, #4]
 8012ae2:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 8012ae6:	687b      	ldr	r3, [r7, #4]
 8012ae8:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8012aec:	461a      	mov	r2, r3
 8012aee:	687b      	ldr	r3, [r7, #4]
 8012af0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012af2:	005b      	lsls	r3, r3, #1
 8012af4:	429a      	cmp	r2, r3
 8012af6:	d206      	bcs.n	8012b06 <tcp_rexmit_fast+0x7e>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 8012af8:	687b      	ldr	r3, [r7, #4]
 8012afa:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012afc:	005b      	lsls	r3, r3, #1
 8012afe:	b29a      	uxth	r2, r3
 8012b00:	687b      	ldr	r3, [r7, #4]
 8012b02:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 8012b06:	687b      	ldr	r3, [r7, #4]
 8012b08:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8012b0c:	687b      	ldr	r3, [r7, #4]
 8012b0e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012b10:	4619      	mov	r1, r3
 8012b12:	0049      	lsls	r1, r1, #1
 8012b14:	440b      	add	r3, r1
 8012b16:	b29b      	uxth	r3, r3
 8012b18:	4413      	add	r3, r2
 8012b1a:	b29a      	uxth	r2, r3
 8012b1c:	687b      	ldr	r3, [r7, #4]
 8012b1e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 8012b22:	687b      	ldr	r3, [r7, #4]
 8012b24:	8b5b      	ldrh	r3, [r3, #26]
 8012b26:	f043 0304 	orr.w	r3, r3, #4
 8012b2a:	b29a      	uxth	r2, r3
 8012b2c:	687b      	ldr	r3, [r7, #4]
 8012b2e:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 8012b30:	687b      	ldr	r3, [r7, #4]
 8012b32:	2200      	movs	r2, #0
 8012b34:	861a      	strh	r2, [r3, #48]	; 0x30
    }
  }
}
 8012b36:	bf00      	nop
 8012b38:	3708      	adds	r7, #8
 8012b3a:	46bd      	mov	sp, r7
 8012b3c:	bd80      	pop	{r7, pc}
 8012b3e:	bf00      	nop
 8012b40:	0801b09c 	.word	0x0801b09c
 8012b44:	0801b754 	.word	0x0801b754
 8012b48:	0801b0f0 	.word	0x0801b0f0

08012b4c <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 8012b4c:	b580      	push	{r7, lr}
 8012b4e:	b086      	sub	sp, #24
 8012b50:	af00      	add	r7, sp, #0
 8012b52:	60f8      	str	r0, [r7, #12]
 8012b54:	607b      	str	r3, [r7, #4]
 8012b56:	460b      	mov	r3, r1
 8012b58:	817b      	strh	r3, [r7, #10]
 8012b5a:	4613      	mov	r3, r2
 8012b5c:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 8012b5e:	897a      	ldrh	r2, [r7, #10]
 8012b60:	893b      	ldrh	r3, [r7, #8]
 8012b62:	4413      	add	r3, r2
 8012b64:	b29b      	uxth	r3, r3
 8012b66:	3314      	adds	r3, #20
 8012b68:	b29b      	uxth	r3, r3
 8012b6a:	f44f 7220 	mov.w	r2, #640	; 0x280
 8012b6e:	4619      	mov	r1, r3
 8012b70:	2022      	movs	r0, #34	; 0x22
 8012b72:	f7fa fc01 	bl	800d378 <pbuf_alloc>
 8012b76:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8012b78:	697b      	ldr	r3, [r7, #20]
 8012b7a:	2b00      	cmp	r3, #0
 8012b7c:	d04d      	beq.n	8012c1a <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8012b7e:	897b      	ldrh	r3, [r7, #10]
 8012b80:	3313      	adds	r3, #19
 8012b82:	697a      	ldr	r2, [r7, #20]
 8012b84:	8952      	ldrh	r2, [r2, #10]
 8012b86:	4293      	cmp	r3, r2
 8012b88:	db06      	blt.n	8012b98 <tcp_output_alloc_header_common+0x4c>
 8012b8a:	4b26      	ldr	r3, [pc, #152]	; (8012c24 <tcp_output_alloc_header_common+0xd8>)
 8012b8c:	f240 7223 	movw	r2, #1827	; 0x723
 8012b90:	4925      	ldr	r1, [pc, #148]	; (8012c28 <tcp_output_alloc_header_common+0xdc>)
 8012b92:	4826      	ldr	r0, [pc, #152]	; (8012c2c <tcp_output_alloc_header_common+0xe0>)
 8012b94:	f005 fd0e 	bl	80185b4 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8012b98:	697b      	ldr	r3, [r7, #20]
 8012b9a:	685b      	ldr	r3, [r3, #4]
 8012b9c:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 8012b9e:	8c3b      	ldrh	r3, [r7, #32]
 8012ba0:	4618      	mov	r0, r3
 8012ba2:	f7f9 fb15 	bl	800c1d0 <lwip_htons>
 8012ba6:	4603      	mov	r3, r0
 8012ba8:	461a      	mov	r2, r3
 8012baa:	693b      	ldr	r3, [r7, #16]
 8012bac:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 8012bae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8012bb0:	4618      	mov	r0, r3
 8012bb2:	f7f9 fb0d 	bl	800c1d0 <lwip_htons>
 8012bb6:	4603      	mov	r3, r0
 8012bb8:	461a      	mov	r2, r3
 8012bba:	693b      	ldr	r3, [r7, #16]
 8012bbc:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 8012bbe:	693b      	ldr	r3, [r7, #16]
 8012bc0:	687a      	ldr	r2, [r7, #4]
 8012bc2:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 8012bc4:	68f8      	ldr	r0, [r7, #12]
 8012bc6:	f7f9 fb18 	bl	800c1fa <lwip_htonl>
 8012bca:	4602      	mov	r2, r0
 8012bcc:	693b      	ldr	r3, [r7, #16]
 8012bce:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 8012bd0:	897b      	ldrh	r3, [r7, #10]
 8012bd2:	089b      	lsrs	r3, r3, #2
 8012bd4:	b29b      	uxth	r3, r3
 8012bd6:	3305      	adds	r3, #5
 8012bd8:	b29b      	uxth	r3, r3
 8012bda:	031b      	lsls	r3, r3, #12
 8012bdc:	b29a      	uxth	r2, r3
 8012bde:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8012be2:	b29b      	uxth	r3, r3
 8012be4:	4313      	orrs	r3, r2
 8012be6:	b29b      	uxth	r3, r3
 8012be8:	4618      	mov	r0, r3
 8012bea:	f7f9 faf1 	bl	800c1d0 <lwip_htons>
 8012bee:	4603      	mov	r3, r0
 8012bf0:	461a      	mov	r2, r3
 8012bf2:	693b      	ldr	r3, [r7, #16]
 8012bf4:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 8012bf6:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8012bf8:	4618      	mov	r0, r3
 8012bfa:	f7f9 fae9 	bl	800c1d0 <lwip_htons>
 8012bfe:	4603      	mov	r3, r0
 8012c00:	461a      	mov	r2, r3
 8012c02:	693b      	ldr	r3, [r7, #16]
 8012c04:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 8012c06:	693b      	ldr	r3, [r7, #16]
 8012c08:	2200      	movs	r2, #0
 8012c0a:	741a      	strb	r2, [r3, #16]
 8012c0c:	2200      	movs	r2, #0
 8012c0e:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 8012c10:	693b      	ldr	r3, [r7, #16]
 8012c12:	2200      	movs	r2, #0
 8012c14:	749a      	strb	r2, [r3, #18]
 8012c16:	2200      	movs	r2, #0
 8012c18:	74da      	strb	r2, [r3, #19]
  }
  return p;
 8012c1a:	697b      	ldr	r3, [r7, #20]
}
 8012c1c:	4618      	mov	r0, r3
 8012c1e:	3718      	adds	r7, #24
 8012c20:	46bd      	mov	sp, r7
 8012c22:	bd80      	pop	{r7, pc}
 8012c24:	0801b09c 	.word	0x0801b09c
 8012c28:	0801b774 	.word	0x0801b774
 8012c2c:	0801b0f0 	.word	0x0801b0f0

08012c30 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 8012c30:	b5b0      	push	{r4, r5, r7, lr}
 8012c32:	b08a      	sub	sp, #40	; 0x28
 8012c34:	af04      	add	r7, sp, #16
 8012c36:	60f8      	str	r0, [r7, #12]
 8012c38:	607b      	str	r3, [r7, #4]
 8012c3a:	460b      	mov	r3, r1
 8012c3c:	817b      	strh	r3, [r7, #10]
 8012c3e:	4613      	mov	r3, r2
 8012c40:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 8012c42:	68fb      	ldr	r3, [r7, #12]
 8012c44:	2b00      	cmp	r3, #0
 8012c46:	d106      	bne.n	8012c56 <tcp_output_alloc_header+0x26>
 8012c48:	4b15      	ldr	r3, [pc, #84]	; (8012ca0 <tcp_output_alloc_header+0x70>)
 8012c4a:	f240 7242 	movw	r2, #1858	; 0x742
 8012c4e:	4915      	ldr	r1, [pc, #84]	; (8012ca4 <tcp_output_alloc_header+0x74>)
 8012c50:	4815      	ldr	r0, [pc, #84]	; (8012ca8 <tcp_output_alloc_header+0x78>)
 8012c52:	f005 fcaf 	bl	80185b4 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 8012c56:	68fb      	ldr	r3, [r7, #12]
 8012c58:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8012c5a:	68fb      	ldr	r3, [r7, #12]
 8012c5c:	8adb      	ldrh	r3, [r3, #22]
 8012c5e:	68fa      	ldr	r2, [r7, #12]
 8012c60:	8b12      	ldrh	r2, [r2, #24]
 8012c62:	68f9      	ldr	r1, [r7, #12]
 8012c64:	8d49      	ldrh	r1, [r1, #42]	; 0x2a
 8012c66:	893d      	ldrh	r5, [r7, #8]
 8012c68:	897c      	ldrh	r4, [r7, #10]
 8012c6a:	9103      	str	r1, [sp, #12]
 8012c6c:	2110      	movs	r1, #16
 8012c6e:	9102      	str	r1, [sp, #8]
 8012c70:	9201      	str	r2, [sp, #4]
 8012c72:	9300      	str	r3, [sp, #0]
 8012c74:	687b      	ldr	r3, [r7, #4]
 8012c76:	462a      	mov	r2, r5
 8012c78:	4621      	mov	r1, r4
 8012c7a:	f7ff ff67 	bl	8012b4c <tcp_output_alloc_header_common>
 8012c7e:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 8012c80:	697b      	ldr	r3, [r7, #20]
 8012c82:	2b00      	cmp	r3, #0
 8012c84:	d006      	beq.n	8012c94 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8012c86:	68fb      	ldr	r3, [r7, #12]
 8012c88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012c8a:	68fa      	ldr	r2, [r7, #12]
 8012c8c:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8012c8e:	441a      	add	r2, r3
 8012c90:	68fb      	ldr	r3, [r7, #12]
 8012c92:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 8012c94:	697b      	ldr	r3, [r7, #20]
}
 8012c96:	4618      	mov	r0, r3
 8012c98:	3718      	adds	r7, #24
 8012c9a:	46bd      	mov	sp, r7
 8012c9c:	bdb0      	pop	{r4, r5, r7, pc}
 8012c9e:	bf00      	nop
 8012ca0:	0801b09c 	.word	0x0801b09c
 8012ca4:	0801b7a4 	.word	0x0801b7a4
 8012ca8:	0801b0f0 	.word	0x0801b0f0

08012cac <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 8012cac:	b580      	push	{r7, lr}
 8012cae:	b088      	sub	sp, #32
 8012cb0:	af00      	add	r7, sp, #0
 8012cb2:	60f8      	str	r0, [r7, #12]
 8012cb4:	60b9      	str	r1, [r7, #8]
 8012cb6:	4611      	mov	r1, r2
 8012cb8:	461a      	mov	r2, r3
 8012cba:	460b      	mov	r3, r1
 8012cbc:	71fb      	strb	r3, [r7, #7]
 8012cbe:	4613      	mov	r3, r2
 8012cc0:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 8012cc2:	2300      	movs	r3, #0
 8012cc4:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 8012cc6:	68bb      	ldr	r3, [r7, #8]
 8012cc8:	2b00      	cmp	r3, #0
 8012cca:	d106      	bne.n	8012cda <tcp_output_fill_options+0x2e>
 8012ccc:	4b13      	ldr	r3, [pc, #76]	; (8012d1c <tcp_output_fill_options+0x70>)
 8012cce:	f240 7256 	movw	r2, #1878	; 0x756
 8012cd2:	4913      	ldr	r1, [pc, #76]	; (8012d20 <tcp_output_fill_options+0x74>)
 8012cd4:	4813      	ldr	r0, [pc, #76]	; (8012d24 <tcp_output_fill_options+0x78>)
 8012cd6:	f005 fc6d 	bl	80185b4 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 8012cda:	68bb      	ldr	r3, [r7, #8]
 8012cdc:	685b      	ldr	r3, [r3, #4]
 8012cde:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 8012ce0:	69bb      	ldr	r3, [r7, #24]
 8012ce2:	3314      	adds	r3, #20
 8012ce4:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 8012ce6:	69bb      	ldr	r3, [r7, #24]
 8012ce8:	f103 0214 	add.w	r2, r3, #20
 8012cec:	8bfb      	ldrh	r3, [r7, #30]
 8012cee:	009b      	lsls	r3, r3, #2
 8012cf0:	4619      	mov	r1, r3
 8012cf2:	79fb      	ldrb	r3, [r7, #7]
 8012cf4:	009b      	lsls	r3, r3, #2
 8012cf6:	f003 0304 	and.w	r3, r3, #4
 8012cfa:	440b      	add	r3, r1
 8012cfc:	4413      	add	r3, r2
 8012cfe:	697a      	ldr	r2, [r7, #20]
 8012d00:	429a      	cmp	r2, r3
 8012d02:	d006      	beq.n	8012d12 <tcp_output_fill_options+0x66>
 8012d04:	4b05      	ldr	r3, [pc, #20]	; (8012d1c <tcp_output_fill_options+0x70>)
 8012d06:	f240 7275 	movw	r2, #1909	; 0x775
 8012d0a:	4907      	ldr	r1, [pc, #28]	; (8012d28 <tcp_output_fill_options+0x7c>)
 8012d0c:	4805      	ldr	r0, [pc, #20]	; (8012d24 <tcp_output_fill_options+0x78>)
 8012d0e:	f005 fc51 	bl	80185b4 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 8012d12:	bf00      	nop
 8012d14:	3720      	adds	r7, #32
 8012d16:	46bd      	mov	sp, r7
 8012d18:	bd80      	pop	{r7, pc}
 8012d1a:	bf00      	nop
 8012d1c:	0801b09c 	.word	0x0801b09c
 8012d20:	0801b7cc 	.word	0x0801b7cc
 8012d24:	0801b0f0 	.word	0x0801b0f0
 8012d28:	0801b6c4 	.word	0x0801b6c4

08012d2c <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 8012d2c:	b580      	push	{r7, lr}
 8012d2e:	b08a      	sub	sp, #40	; 0x28
 8012d30:	af04      	add	r7, sp, #16
 8012d32:	60f8      	str	r0, [r7, #12]
 8012d34:	60b9      	str	r1, [r7, #8]
 8012d36:	607a      	str	r2, [r7, #4]
 8012d38:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 8012d3a:	68bb      	ldr	r3, [r7, #8]
 8012d3c:	2b00      	cmp	r3, #0
 8012d3e:	d106      	bne.n	8012d4e <tcp_output_control_segment+0x22>
 8012d40:	4b1c      	ldr	r3, [pc, #112]	; (8012db4 <tcp_output_control_segment+0x88>)
 8012d42:	f240 7287 	movw	r2, #1927	; 0x787
 8012d46:	491c      	ldr	r1, [pc, #112]	; (8012db8 <tcp_output_control_segment+0x8c>)
 8012d48:	481c      	ldr	r0, [pc, #112]	; (8012dbc <tcp_output_control_segment+0x90>)
 8012d4a:	f005 fc33 	bl	80185b4 <iprintf>

  netif = tcp_route(pcb, src, dst);
 8012d4e:	683a      	ldr	r2, [r7, #0]
 8012d50:	6879      	ldr	r1, [r7, #4]
 8012d52:	68f8      	ldr	r0, [r7, #12]
 8012d54:	f7fe ff40 	bl	8011bd8 <tcp_route>
 8012d58:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 8012d5a:	693b      	ldr	r3, [r7, #16]
 8012d5c:	2b00      	cmp	r3, #0
 8012d5e:	d102      	bne.n	8012d66 <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 8012d60:	23fc      	movs	r3, #252	; 0xfc
 8012d62:	75fb      	strb	r3, [r7, #23]
 8012d64:	e01c      	b.n	8012da0 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 8012d66:	68fb      	ldr	r3, [r7, #12]
 8012d68:	2b00      	cmp	r3, #0
 8012d6a:	d006      	beq.n	8012d7a <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 8012d6c:	68fb      	ldr	r3, [r7, #12]
 8012d6e:	7adb      	ldrb	r3, [r3, #11]
 8012d70:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 8012d72:	68fb      	ldr	r3, [r7, #12]
 8012d74:	7a9b      	ldrb	r3, [r3, #10]
 8012d76:	757b      	strb	r3, [r7, #21]
 8012d78:	e003      	b.n	8012d82 <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 8012d7a:	23ff      	movs	r3, #255	; 0xff
 8012d7c:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 8012d7e:	2300      	movs	r3, #0
 8012d80:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 8012d82:	7dba      	ldrb	r2, [r7, #22]
 8012d84:	693b      	ldr	r3, [r7, #16]
 8012d86:	9302      	str	r3, [sp, #8]
 8012d88:	2306      	movs	r3, #6
 8012d8a:	9301      	str	r3, [sp, #4]
 8012d8c:	7d7b      	ldrb	r3, [r7, #21]
 8012d8e:	9300      	str	r3, [sp, #0]
 8012d90:	4613      	mov	r3, r2
 8012d92:	683a      	ldr	r2, [r7, #0]
 8012d94:	6879      	ldr	r1, [r7, #4]
 8012d96:	68b8      	ldr	r0, [r7, #8]
 8012d98:	f004 f956 	bl	8017048 <ip4_output_if>
 8012d9c:	4603      	mov	r3, r0
 8012d9e:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 8012da0:	68b8      	ldr	r0, [r7, #8]
 8012da2:	f7fa fdcd 	bl	800d940 <pbuf_free>
  return err;
 8012da6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8012daa:	4618      	mov	r0, r3
 8012dac:	3718      	adds	r7, #24
 8012dae:	46bd      	mov	sp, r7
 8012db0:	bd80      	pop	{r7, pc}
 8012db2:	bf00      	nop
 8012db4:	0801b09c 	.word	0x0801b09c
 8012db8:	0801b7f4 	.word	0x0801b7f4
 8012dbc:	0801b0f0 	.word	0x0801b0f0

08012dc0 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8012dc0:	b590      	push	{r4, r7, lr}
 8012dc2:	b08b      	sub	sp, #44	; 0x2c
 8012dc4:	af04      	add	r7, sp, #16
 8012dc6:	60f8      	str	r0, [r7, #12]
 8012dc8:	60b9      	str	r1, [r7, #8]
 8012dca:	607a      	str	r2, [r7, #4]
 8012dcc:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 8012dce:	683b      	ldr	r3, [r7, #0]
 8012dd0:	2b00      	cmp	r3, #0
 8012dd2:	d106      	bne.n	8012de2 <tcp_rst+0x22>
 8012dd4:	4b1f      	ldr	r3, [pc, #124]	; (8012e54 <tcp_rst+0x94>)
 8012dd6:	f240 72c4 	movw	r2, #1988	; 0x7c4
 8012dda:	491f      	ldr	r1, [pc, #124]	; (8012e58 <tcp_rst+0x98>)
 8012ddc:	481f      	ldr	r0, [pc, #124]	; (8012e5c <tcp_rst+0x9c>)
 8012dde:	f005 fbe9 	bl	80185b4 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 8012de2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012de4:	2b00      	cmp	r3, #0
 8012de6:	d106      	bne.n	8012df6 <tcp_rst+0x36>
 8012de8:	4b1a      	ldr	r3, [pc, #104]	; (8012e54 <tcp_rst+0x94>)
 8012dea:	f240 72c5 	movw	r2, #1989	; 0x7c5
 8012dee:	491c      	ldr	r1, [pc, #112]	; (8012e60 <tcp_rst+0xa0>)
 8012df0:	481a      	ldr	r0, [pc, #104]	; (8012e5c <tcp_rst+0x9c>)
 8012df2:	f005 fbdf 	bl	80185b4 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8012df6:	2300      	movs	r3, #0
 8012df8:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 8012dfa:	f246 0308 	movw	r3, #24584	; 0x6008
 8012dfe:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 8012e00:	7dfb      	ldrb	r3, [r7, #23]
 8012e02:	b29c      	uxth	r4, r3
 8012e04:	68b8      	ldr	r0, [r7, #8]
 8012e06:	f7f9 f9f8 	bl	800c1fa <lwip_htonl>
 8012e0a:	4602      	mov	r2, r0
 8012e0c:	8abb      	ldrh	r3, [r7, #20]
 8012e0e:	9303      	str	r3, [sp, #12]
 8012e10:	2314      	movs	r3, #20
 8012e12:	9302      	str	r3, [sp, #8]
 8012e14:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8012e16:	9301      	str	r3, [sp, #4]
 8012e18:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8012e1a:	9300      	str	r3, [sp, #0]
 8012e1c:	4613      	mov	r3, r2
 8012e1e:	2200      	movs	r2, #0
 8012e20:	4621      	mov	r1, r4
 8012e22:	6878      	ldr	r0, [r7, #4]
 8012e24:	f7ff fe92 	bl	8012b4c <tcp_output_alloc_header_common>
 8012e28:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 8012e2a:	693b      	ldr	r3, [r7, #16]
 8012e2c:	2b00      	cmp	r3, #0
 8012e2e:	d00c      	beq.n	8012e4a <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8012e30:	7dfb      	ldrb	r3, [r7, #23]
 8012e32:	2200      	movs	r2, #0
 8012e34:	6939      	ldr	r1, [r7, #16]
 8012e36:	68f8      	ldr	r0, [r7, #12]
 8012e38:	f7ff ff38 	bl	8012cac <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8012e3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012e3e:	683a      	ldr	r2, [r7, #0]
 8012e40:	6939      	ldr	r1, [r7, #16]
 8012e42:	68f8      	ldr	r0, [r7, #12]
 8012e44:	f7ff ff72 	bl	8012d2c <tcp_output_control_segment>
 8012e48:	e000      	b.n	8012e4c <tcp_rst+0x8c>
    return;
 8012e4a:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8012e4c:	371c      	adds	r7, #28
 8012e4e:	46bd      	mov	sp, r7
 8012e50:	bd90      	pop	{r4, r7, pc}
 8012e52:	bf00      	nop
 8012e54:	0801b09c 	.word	0x0801b09c
 8012e58:	0801b820 	.word	0x0801b820
 8012e5c:	0801b0f0 	.word	0x0801b0f0
 8012e60:	0801b83c 	.word	0x0801b83c

08012e64 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8012e64:	b590      	push	{r4, r7, lr}
 8012e66:	b087      	sub	sp, #28
 8012e68:	af00      	add	r7, sp, #0
 8012e6a:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8012e6c:	2300      	movs	r3, #0
 8012e6e:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8012e70:	2300      	movs	r3, #0
 8012e72:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 8012e74:	687b      	ldr	r3, [r7, #4]
 8012e76:	2b00      	cmp	r3, #0
 8012e78:	d106      	bne.n	8012e88 <tcp_send_empty_ack+0x24>
 8012e7a:	4b28      	ldr	r3, [pc, #160]	; (8012f1c <tcp_send_empty_ack+0xb8>)
 8012e7c:	f240 72ea 	movw	r2, #2026	; 0x7ea
 8012e80:	4927      	ldr	r1, [pc, #156]	; (8012f20 <tcp_send_empty_ack+0xbc>)
 8012e82:	4828      	ldr	r0, [pc, #160]	; (8012f24 <tcp_send_empty_ack+0xc0>)
 8012e84:	f005 fb96 	bl	80185b4 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8012e88:	7dfb      	ldrb	r3, [r7, #23]
 8012e8a:	009b      	lsls	r3, r3, #2
 8012e8c:	b2db      	uxtb	r3, r3
 8012e8e:	f003 0304 	and.w	r3, r3, #4
 8012e92:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8012e94:	7d7b      	ldrb	r3, [r7, #21]
 8012e96:	b29c      	uxth	r4, r3
 8012e98:	687b      	ldr	r3, [r7, #4]
 8012e9a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8012e9c:	4618      	mov	r0, r3
 8012e9e:	f7f9 f9ac 	bl	800c1fa <lwip_htonl>
 8012ea2:	4603      	mov	r3, r0
 8012ea4:	2200      	movs	r2, #0
 8012ea6:	4621      	mov	r1, r4
 8012ea8:	6878      	ldr	r0, [r7, #4]
 8012eaa:	f7ff fec1 	bl	8012c30 <tcp_output_alloc_header>
 8012eae:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8012eb0:	693b      	ldr	r3, [r7, #16]
 8012eb2:	2b00      	cmp	r3, #0
 8012eb4:	d109      	bne.n	8012eca <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8012eb6:	687b      	ldr	r3, [r7, #4]
 8012eb8:	8b5b      	ldrh	r3, [r3, #26]
 8012eba:	f043 0303 	orr.w	r3, r3, #3
 8012ebe:	b29a      	uxth	r2, r3
 8012ec0:	687b      	ldr	r3, [r7, #4]
 8012ec2:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8012ec4:	f06f 0301 	mvn.w	r3, #1
 8012ec8:	e023      	b.n	8012f12 <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 8012eca:	7dbb      	ldrb	r3, [r7, #22]
 8012ecc:	7dfa      	ldrb	r2, [r7, #23]
 8012ece:	6939      	ldr	r1, [r7, #16]
 8012ed0:	6878      	ldr	r0, [r7, #4]
 8012ed2:	f7ff feeb 	bl	8012cac <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8012ed6:	687a      	ldr	r2, [r7, #4]
 8012ed8:	687b      	ldr	r3, [r7, #4]
 8012eda:	3304      	adds	r3, #4
 8012edc:	6939      	ldr	r1, [r7, #16]
 8012ede:	6878      	ldr	r0, [r7, #4]
 8012ee0:	f7ff ff24 	bl	8012d2c <tcp_output_control_segment>
 8012ee4:	4603      	mov	r3, r0
 8012ee6:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8012ee8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012eec:	2b00      	cmp	r3, #0
 8012eee:	d007      	beq.n	8012f00 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8012ef0:	687b      	ldr	r3, [r7, #4]
 8012ef2:	8b5b      	ldrh	r3, [r3, #26]
 8012ef4:	f043 0303 	orr.w	r3, r3, #3
 8012ef8:	b29a      	uxth	r2, r3
 8012efa:	687b      	ldr	r3, [r7, #4]
 8012efc:	835a      	strh	r2, [r3, #26]
 8012efe:	e006      	b.n	8012f0e <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8012f00:	687b      	ldr	r3, [r7, #4]
 8012f02:	8b5b      	ldrh	r3, [r3, #26]
 8012f04:	f023 0303 	bic.w	r3, r3, #3
 8012f08:	b29a      	uxth	r2, r3
 8012f0a:	687b      	ldr	r3, [r7, #4]
 8012f0c:	835a      	strh	r2, [r3, #26]
  }

  return err;
 8012f0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8012f12:	4618      	mov	r0, r3
 8012f14:	371c      	adds	r7, #28
 8012f16:	46bd      	mov	sp, r7
 8012f18:	bd90      	pop	{r4, r7, pc}
 8012f1a:	bf00      	nop
 8012f1c:	0801b09c 	.word	0x0801b09c
 8012f20:	0801b858 	.word	0x0801b858
 8012f24:	0801b0f0 	.word	0x0801b0f0

08012f28 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8012f28:	b590      	push	{r4, r7, lr}
 8012f2a:	b087      	sub	sp, #28
 8012f2c:	af00      	add	r7, sp, #0
 8012f2e:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8012f30:	2300      	movs	r3, #0
 8012f32:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8012f34:	687b      	ldr	r3, [r7, #4]
 8012f36:	2b00      	cmp	r3, #0
 8012f38:	d106      	bne.n	8012f48 <tcp_keepalive+0x20>
 8012f3a:	4b18      	ldr	r3, [pc, #96]	; (8012f9c <tcp_keepalive+0x74>)
 8012f3c:	f640 0224 	movw	r2, #2084	; 0x824
 8012f40:	4917      	ldr	r1, [pc, #92]	; (8012fa0 <tcp_keepalive+0x78>)
 8012f42:	4818      	ldr	r0, [pc, #96]	; (8012fa4 <tcp_keepalive+0x7c>)
 8012f44:	f005 fb36 	bl	80185b4 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8012f48:	7dfb      	ldrb	r3, [r7, #23]
 8012f4a:	b29c      	uxth	r4, r3
 8012f4c:	687b      	ldr	r3, [r7, #4]
 8012f4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8012f50:	3b01      	subs	r3, #1
 8012f52:	4618      	mov	r0, r3
 8012f54:	f7f9 f951 	bl	800c1fa <lwip_htonl>
 8012f58:	4603      	mov	r3, r0
 8012f5a:	2200      	movs	r2, #0
 8012f5c:	4621      	mov	r1, r4
 8012f5e:	6878      	ldr	r0, [r7, #4]
 8012f60:	f7ff fe66 	bl	8012c30 <tcp_output_alloc_header>
 8012f64:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8012f66:	693b      	ldr	r3, [r7, #16]
 8012f68:	2b00      	cmp	r3, #0
 8012f6a:	d102      	bne.n	8012f72 <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8012f6c:	f04f 33ff 	mov.w	r3, #4294967295
 8012f70:	e010      	b.n	8012f94 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8012f72:	7dfb      	ldrb	r3, [r7, #23]
 8012f74:	2200      	movs	r2, #0
 8012f76:	6939      	ldr	r1, [r7, #16]
 8012f78:	6878      	ldr	r0, [r7, #4]
 8012f7a:	f7ff fe97 	bl	8012cac <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8012f7e:	687a      	ldr	r2, [r7, #4]
 8012f80:	687b      	ldr	r3, [r7, #4]
 8012f82:	3304      	adds	r3, #4
 8012f84:	6939      	ldr	r1, [r7, #16]
 8012f86:	6878      	ldr	r0, [r7, #4]
 8012f88:	f7ff fed0 	bl	8012d2c <tcp_output_control_segment>
 8012f8c:	4603      	mov	r3, r0
 8012f8e:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8012f90:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8012f94:	4618      	mov	r0, r3
 8012f96:	371c      	adds	r7, #28
 8012f98:	46bd      	mov	sp, r7
 8012f9a:	bd90      	pop	{r4, r7, pc}
 8012f9c:	0801b09c 	.word	0x0801b09c
 8012fa0:	0801b878 	.word	0x0801b878
 8012fa4:	0801b0f0 	.word	0x0801b0f0

08012fa8 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8012fa8:	b590      	push	{r4, r7, lr}
 8012faa:	b08b      	sub	sp, #44	; 0x2c
 8012fac:	af00      	add	r7, sp, #0
 8012fae:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8012fb0:	2300      	movs	r3, #0
 8012fb2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 8012fb6:	687b      	ldr	r3, [r7, #4]
 8012fb8:	2b00      	cmp	r3, #0
 8012fba:	d106      	bne.n	8012fca <tcp_zero_window_probe+0x22>
 8012fbc:	4b4c      	ldr	r3, [pc, #304]	; (80130f0 <tcp_zero_window_probe+0x148>)
 8012fbe:	f640 024f 	movw	r2, #2127	; 0x84f
 8012fc2:	494c      	ldr	r1, [pc, #304]	; (80130f4 <tcp_zero_window_probe+0x14c>)
 8012fc4:	484c      	ldr	r0, [pc, #304]	; (80130f8 <tcp_zero_window_probe+0x150>)
 8012fc6:	f005 faf5 	bl	80185b4 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 8012fca:	687b      	ldr	r3, [r7, #4]
 8012fcc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012fce:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 8012fd0:	6a3b      	ldr	r3, [r7, #32]
 8012fd2:	2b00      	cmp	r3, #0
 8012fd4:	d101      	bne.n	8012fda <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 8012fd6:	2300      	movs	r3, #0
 8012fd8:	e086      	b.n	80130e8 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 8012fda:	687b      	ldr	r3, [r7, #4]
 8012fdc:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8012fe0:	2bff      	cmp	r3, #255	; 0xff
 8012fe2:	d007      	beq.n	8012ff4 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 8012fe4:	687b      	ldr	r3, [r7, #4]
 8012fe6:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8012fea:	3301      	adds	r3, #1
 8012fec:	b2da      	uxtb	r2, r3
 8012fee:	687b      	ldr	r3, [r7, #4]
 8012ff0:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8012ff4:	6a3b      	ldr	r3, [r7, #32]
 8012ff6:	68db      	ldr	r3, [r3, #12]
 8012ff8:	899b      	ldrh	r3, [r3, #12]
 8012ffa:	b29b      	uxth	r3, r3
 8012ffc:	4618      	mov	r0, r3
 8012ffe:	f7f9 f8e7 	bl	800c1d0 <lwip_htons>
 8013002:	4603      	mov	r3, r0
 8013004:	b2db      	uxtb	r3, r3
 8013006:	f003 0301 	and.w	r3, r3, #1
 801300a:	2b00      	cmp	r3, #0
 801300c:	d005      	beq.n	801301a <tcp_zero_window_probe+0x72>
 801300e:	6a3b      	ldr	r3, [r7, #32]
 8013010:	891b      	ldrh	r3, [r3, #8]
 8013012:	2b00      	cmp	r3, #0
 8013014:	d101      	bne.n	801301a <tcp_zero_window_probe+0x72>
 8013016:	2301      	movs	r3, #1
 8013018:	e000      	b.n	801301c <tcp_zero_window_probe+0x74>
 801301a:	2300      	movs	r3, #0
 801301c:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 801301e:	7ffb      	ldrb	r3, [r7, #31]
 8013020:	2b00      	cmp	r3, #0
 8013022:	bf0c      	ite	eq
 8013024:	2301      	moveq	r3, #1
 8013026:	2300      	movne	r3, #0
 8013028:	b2db      	uxtb	r3, r3
 801302a:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 801302c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013030:	b299      	uxth	r1, r3
 8013032:	6a3b      	ldr	r3, [r7, #32]
 8013034:	68db      	ldr	r3, [r3, #12]
 8013036:	685b      	ldr	r3, [r3, #4]
 8013038:	8bba      	ldrh	r2, [r7, #28]
 801303a:	6878      	ldr	r0, [r7, #4]
 801303c:	f7ff fdf8 	bl	8012c30 <tcp_output_alloc_header>
 8013040:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8013042:	69bb      	ldr	r3, [r7, #24]
 8013044:	2b00      	cmp	r3, #0
 8013046:	d102      	bne.n	801304e <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8013048:	f04f 33ff 	mov.w	r3, #4294967295
 801304c:	e04c      	b.n	80130e8 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 801304e:	69bb      	ldr	r3, [r7, #24]
 8013050:	685b      	ldr	r3, [r3, #4]
 8013052:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8013054:	7ffb      	ldrb	r3, [r7, #31]
 8013056:	2b00      	cmp	r3, #0
 8013058:	d011      	beq.n	801307e <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 801305a:	697b      	ldr	r3, [r7, #20]
 801305c:	899b      	ldrh	r3, [r3, #12]
 801305e:	b29b      	uxth	r3, r3
 8013060:	b21b      	sxth	r3, r3
 8013062:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8013066:	b21c      	sxth	r4, r3
 8013068:	2011      	movs	r0, #17
 801306a:	f7f9 f8b1 	bl	800c1d0 <lwip_htons>
 801306e:	4603      	mov	r3, r0
 8013070:	b21b      	sxth	r3, r3
 8013072:	4323      	orrs	r3, r4
 8013074:	b21b      	sxth	r3, r3
 8013076:	b29a      	uxth	r2, r3
 8013078:	697b      	ldr	r3, [r7, #20]
 801307a:	819a      	strh	r2, [r3, #12]
 801307c:	e010      	b.n	80130a0 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 801307e:	69bb      	ldr	r3, [r7, #24]
 8013080:	685b      	ldr	r3, [r3, #4]
 8013082:	3314      	adds	r3, #20
 8013084:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 8013086:	6a3b      	ldr	r3, [r7, #32]
 8013088:	6858      	ldr	r0, [r3, #4]
 801308a:	6a3b      	ldr	r3, [r7, #32]
 801308c:	685b      	ldr	r3, [r3, #4]
 801308e:	891a      	ldrh	r2, [r3, #8]
 8013090:	6a3b      	ldr	r3, [r7, #32]
 8013092:	891b      	ldrh	r3, [r3, #8]
 8013094:	1ad3      	subs	r3, r2, r3
 8013096:	b29b      	uxth	r3, r3
 8013098:	2201      	movs	r2, #1
 801309a:	6939      	ldr	r1, [r7, #16]
 801309c:	f7fa fe56 	bl	800dd4c <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 80130a0:	6a3b      	ldr	r3, [r7, #32]
 80130a2:	68db      	ldr	r3, [r3, #12]
 80130a4:	685b      	ldr	r3, [r3, #4]
 80130a6:	4618      	mov	r0, r3
 80130a8:	f7f9 f8a7 	bl	800c1fa <lwip_htonl>
 80130ac:	4603      	mov	r3, r0
 80130ae:	3301      	adds	r3, #1
 80130b0:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 80130b2:	687b      	ldr	r3, [r7, #4]
 80130b4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80130b6:	68fb      	ldr	r3, [r7, #12]
 80130b8:	1ad3      	subs	r3, r2, r3
 80130ba:	2b00      	cmp	r3, #0
 80130bc:	da02      	bge.n	80130c4 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 80130be:	687b      	ldr	r3, [r7, #4]
 80130c0:	68fa      	ldr	r2, [r7, #12]
 80130c2:	651a      	str	r2, [r3, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 80130c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80130c8:	2200      	movs	r2, #0
 80130ca:	69b9      	ldr	r1, [r7, #24]
 80130cc:	6878      	ldr	r0, [r7, #4]
 80130ce:	f7ff fded 	bl	8012cac <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 80130d2:	687a      	ldr	r2, [r7, #4]
 80130d4:	687b      	ldr	r3, [r7, #4]
 80130d6:	3304      	adds	r3, #4
 80130d8:	69b9      	ldr	r1, [r7, #24]
 80130da:	6878      	ldr	r0, [r7, #4]
 80130dc:	f7ff fe26 	bl	8012d2c <tcp_output_control_segment>
 80130e0:	4603      	mov	r3, r0
 80130e2:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 80130e4:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 80130e8:	4618      	mov	r0, r3
 80130ea:	372c      	adds	r7, #44	; 0x2c
 80130ec:	46bd      	mov	sp, r7
 80130ee:	bd90      	pop	{r4, r7, pc}
 80130f0:	0801b09c 	.word	0x0801b09c
 80130f4:	0801b894 	.word	0x0801b894
 80130f8:	0801b0f0 	.word	0x0801b0f0

080130fc <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 80130fc:	b580      	push	{r7, lr}
 80130fe:	b082      	sub	sp, #8
 8013100:	af00      	add	r7, sp, #0
 8013102:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 8013104:	f7fa ff10 	bl	800df28 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 8013108:	4b0a      	ldr	r3, [pc, #40]	; (8013134 <tcpip_tcp_timer+0x38>)
 801310a:	681b      	ldr	r3, [r3, #0]
 801310c:	2b00      	cmp	r3, #0
 801310e:	d103      	bne.n	8013118 <tcpip_tcp_timer+0x1c>
 8013110:	4b09      	ldr	r3, [pc, #36]	; (8013138 <tcpip_tcp_timer+0x3c>)
 8013112:	681b      	ldr	r3, [r3, #0]
 8013114:	2b00      	cmp	r3, #0
 8013116:	d005      	beq.n	8013124 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8013118:	2200      	movs	r2, #0
 801311a:	4908      	ldr	r1, [pc, #32]	; (801313c <tcpip_tcp_timer+0x40>)
 801311c:	20fa      	movs	r0, #250	; 0xfa
 801311e:	f000 f8f3 	bl	8013308 <sys_timeout>
 8013122:	e003      	b.n	801312c <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 8013124:	4b06      	ldr	r3, [pc, #24]	; (8013140 <tcpip_tcp_timer+0x44>)
 8013126:	2200      	movs	r2, #0
 8013128:	601a      	str	r2, [r3, #0]
  }
}
 801312a:	bf00      	nop
 801312c:	bf00      	nop
 801312e:	3708      	adds	r7, #8
 8013130:	46bd      	mov	sp, r7
 8013132:	bd80      	pop	{r7, pc}
 8013134:	2000be28 	.word	0x2000be28
 8013138:	2000be38 	.word	0x2000be38
 801313c:	080130fd 	.word	0x080130fd
 8013140:	20004b50 	.word	0x20004b50

08013144 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8013144:	b580      	push	{r7, lr}
 8013146:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8013148:	4b0a      	ldr	r3, [pc, #40]	; (8013174 <tcp_timer_needed+0x30>)
 801314a:	681b      	ldr	r3, [r3, #0]
 801314c:	2b00      	cmp	r3, #0
 801314e:	d10f      	bne.n	8013170 <tcp_timer_needed+0x2c>
 8013150:	4b09      	ldr	r3, [pc, #36]	; (8013178 <tcp_timer_needed+0x34>)
 8013152:	681b      	ldr	r3, [r3, #0]
 8013154:	2b00      	cmp	r3, #0
 8013156:	d103      	bne.n	8013160 <tcp_timer_needed+0x1c>
 8013158:	4b08      	ldr	r3, [pc, #32]	; (801317c <tcp_timer_needed+0x38>)
 801315a:	681b      	ldr	r3, [r3, #0]
 801315c:	2b00      	cmp	r3, #0
 801315e:	d007      	beq.n	8013170 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8013160:	4b04      	ldr	r3, [pc, #16]	; (8013174 <tcp_timer_needed+0x30>)
 8013162:	2201      	movs	r2, #1
 8013164:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8013166:	2200      	movs	r2, #0
 8013168:	4905      	ldr	r1, [pc, #20]	; (8013180 <tcp_timer_needed+0x3c>)
 801316a:	20fa      	movs	r0, #250	; 0xfa
 801316c:	f000 f8cc 	bl	8013308 <sys_timeout>
  }
}
 8013170:	bf00      	nop
 8013172:	bd80      	pop	{r7, pc}
 8013174:	20004b50 	.word	0x20004b50
 8013178:	2000be28 	.word	0x2000be28
 801317c:	2000be38 	.word	0x2000be38
 8013180:	080130fd 	.word	0x080130fd

08013184 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 8013184:	b580      	push	{r7, lr}
 8013186:	b086      	sub	sp, #24
 8013188:	af00      	add	r7, sp, #0
 801318a:	60f8      	str	r0, [r7, #12]
 801318c:	60b9      	str	r1, [r7, #8]
 801318e:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8013190:	200a      	movs	r0, #10
 8013192:	f7f9 fcd3 	bl	800cb3c <memp_malloc>
 8013196:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 8013198:	693b      	ldr	r3, [r7, #16]
 801319a:	2b00      	cmp	r3, #0
 801319c:	d109      	bne.n	80131b2 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 801319e:	693b      	ldr	r3, [r7, #16]
 80131a0:	2b00      	cmp	r3, #0
 80131a2:	d151      	bne.n	8013248 <sys_timeout_abs+0xc4>
 80131a4:	4b2a      	ldr	r3, [pc, #168]	; (8013250 <sys_timeout_abs+0xcc>)
 80131a6:	22be      	movs	r2, #190	; 0xbe
 80131a8:	492a      	ldr	r1, [pc, #168]	; (8013254 <sys_timeout_abs+0xd0>)
 80131aa:	482b      	ldr	r0, [pc, #172]	; (8013258 <sys_timeout_abs+0xd4>)
 80131ac:	f005 fa02 	bl	80185b4 <iprintf>
    return;
 80131b0:	e04a      	b.n	8013248 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 80131b2:	693b      	ldr	r3, [r7, #16]
 80131b4:	2200      	movs	r2, #0
 80131b6:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 80131b8:	693b      	ldr	r3, [r7, #16]
 80131ba:	68ba      	ldr	r2, [r7, #8]
 80131bc:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 80131be:	693b      	ldr	r3, [r7, #16]
 80131c0:	687a      	ldr	r2, [r7, #4]
 80131c2:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 80131c4:	693b      	ldr	r3, [r7, #16]
 80131c6:	68fa      	ldr	r2, [r7, #12]
 80131c8:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 80131ca:	4b24      	ldr	r3, [pc, #144]	; (801325c <sys_timeout_abs+0xd8>)
 80131cc:	681b      	ldr	r3, [r3, #0]
 80131ce:	2b00      	cmp	r3, #0
 80131d0:	d103      	bne.n	80131da <sys_timeout_abs+0x56>
    next_timeout = timeout;
 80131d2:	4a22      	ldr	r2, [pc, #136]	; (801325c <sys_timeout_abs+0xd8>)
 80131d4:	693b      	ldr	r3, [r7, #16]
 80131d6:	6013      	str	r3, [r2, #0]
    return;
 80131d8:	e037      	b.n	801324a <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 80131da:	693b      	ldr	r3, [r7, #16]
 80131dc:	685a      	ldr	r2, [r3, #4]
 80131de:	4b1f      	ldr	r3, [pc, #124]	; (801325c <sys_timeout_abs+0xd8>)
 80131e0:	681b      	ldr	r3, [r3, #0]
 80131e2:	685b      	ldr	r3, [r3, #4]
 80131e4:	1ad3      	subs	r3, r2, r3
 80131e6:	0fdb      	lsrs	r3, r3, #31
 80131e8:	f003 0301 	and.w	r3, r3, #1
 80131ec:	b2db      	uxtb	r3, r3
 80131ee:	2b00      	cmp	r3, #0
 80131f0:	d007      	beq.n	8013202 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 80131f2:	4b1a      	ldr	r3, [pc, #104]	; (801325c <sys_timeout_abs+0xd8>)
 80131f4:	681a      	ldr	r2, [r3, #0]
 80131f6:	693b      	ldr	r3, [r7, #16]
 80131f8:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 80131fa:	4a18      	ldr	r2, [pc, #96]	; (801325c <sys_timeout_abs+0xd8>)
 80131fc:	693b      	ldr	r3, [r7, #16]
 80131fe:	6013      	str	r3, [r2, #0]
 8013200:	e023      	b.n	801324a <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 8013202:	4b16      	ldr	r3, [pc, #88]	; (801325c <sys_timeout_abs+0xd8>)
 8013204:	681b      	ldr	r3, [r3, #0]
 8013206:	617b      	str	r3, [r7, #20]
 8013208:	e01a      	b.n	8013240 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 801320a:	697b      	ldr	r3, [r7, #20]
 801320c:	681b      	ldr	r3, [r3, #0]
 801320e:	2b00      	cmp	r3, #0
 8013210:	d00b      	beq.n	801322a <sys_timeout_abs+0xa6>
 8013212:	693b      	ldr	r3, [r7, #16]
 8013214:	685a      	ldr	r2, [r3, #4]
 8013216:	697b      	ldr	r3, [r7, #20]
 8013218:	681b      	ldr	r3, [r3, #0]
 801321a:	685b      	ldr	r3, [r3, #4]
 801321c:	1ad3      	subs	r3, r2, r3
 801321e:	0fdb      	lsrs	r3, r3, #31
 8013220:	f003 0301 	and.w	r3, r3, #1
 8013224:	b2db      	uxtb	r3, r3
 8013226:	2b00      	cmp	r3, #0
 8013228:	d007      	beq.n	801323a <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 801322a:	697b      	ldr	r3, [r7, #20]
 801322c:	681a      	ldr	r2, [r3, #0]
 801322e:	693b      	ldr	r3, [r7, #16]
 8013230:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 8013232:	697b      	ldr	r3, [r7, #20]
 8013234:	693a      	ldr	r2, [r7, #16]
 8013236:	601a      	str	r2, [r3, #0]
        break;
 8013238:	e007      	b.n	801324a <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 801323a:	697b      	ldr	r3, [r7, #20]
 801323c:	681b      	ldr	r3, [r3, #0]
 801323e:	617b      	str	r3, [r7, #20]
 8013240:	697b      	ldr	r3, [r7, #20]
 8013242:	2b00      	cmp	r3, #0
 8013244:	d1e1      	bne.n	801320a <sys_timeout_abs+0x86>
 8013246:	e000      	b.n	801324a <sys_timeout_abs+0xc6>
    return;
 8013248:	bf00      	nop
      }
    }
  }
}
 801324a:	3718      	adds	r7, #24
 801324c:	46bd      	mov	sp, r7
 801324e:	bd80      	pop	{r7, pc}
 8013250:	0801b8b8 	.word	0x0801b8b8
 8013254:	0801b8ec 	.word	0x0801b8ec
 8013258:	0801b92c 	.word	0x0801b92c
 801325c:	20004b48 	.word	0x20004b48

08013260 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8013260:	b580      	push	{r7, lr}
 8013262:	b086      	sub	sp, #24
 8013264:	af00      	add	r7, sp, #0
 8013266:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 8013268:	687b      	ldr	r3, [r7, #4]
 801326a:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 801326c:	697b      	ldr	r3, [r7, #20]
 801326e:	685b      	ldr	r3, [r3, #4]
 8013270:	4798      	blx	r3

  now = sys_now();
 8013272:	f7f4 ff15 	bl	80080a0 <sys_now>
 8013276:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 8013278:	697b      	ldr	r3, [r7, #20]
 801327a:	681a      	ldr	r2, [r3, #0]
 801327c:	4b0f      	ldr	r3, [pc, #60]	; (80132bc <lwip_cyclic_timer+0x5c>)
 801327e:	681b      	ldr	r3, [r3, #0]
 8013280:	4413      	add	r3, r2
 8013282:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8013284:	68fa      	ldr	r2, [r7, #12]
 8013286:	693b      	ldr	r3, [r7, #16]
 8013288:	1ad3      	subs	r3, r2, r3
 801328a:	0fdb      	lsrs	r3, r3, #31
 801328c:	f003 0301 	and.w	r3, r3, #1
 8013290:	b2db      	uxtb	r3, r3
 8013292:	2b00      	cmp	r3, #0
 8013294:	d009      	beq.n	80132aa <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 8013296:	697b      	ldr	r3, [r7, #20]
 8013298:	681a      	ldr	r2, [r3, #0]
 801329a:	693b      	ldr	r3, [r7, #16]
 801329c:	4413      	add	r3, r2
 801329e:	687a      	ldr	r2, [r7, #4]
 80132a0:	4907      	ldr	r1, [pc, #28]	; (80132c0 <lwip_cyclic_timer+0x60>)
 80132a2:	4618      	mov	r0, r3
 80132a4:	f7ff ff6e 	bl	8013184 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 80132a8:	e004      	b.n	80132b4 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 80132aa:	687a      	ldr	r2, [r7, #4]
 80132ac:	4904      	ldr	r1, [pc, #16]	; (80132c0 <lwip_cyclic_timer+0x60>)
 80132ae:	68f8      	ldr	r0, [r7, #12]
 80132b0:	f7ff ff68 	bl	8013184 <sys_timeout_abs>
}
 80132b4:	bf00      	nop
 80132b6:	3718      	adds	r7, #24
 80132b8:	46bd      	mov	sp, r7
 80132ba:	bd80      	pop	{r7, pc}
 80132bc:	20004b4c 	.word	0x20004b4c
 80132c0:	08013261 	.word	0x08013261

080132c4 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 80132c4:	b580      	push	{r7, lr}
 80132c6:	b082      	sub	sp, #8
 80132c8:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80132ca:	2301      	movs	r3, #1
 80132cc:	607b      	str	r3, [r7, #4]
 80132ce:	e00e      	b.n	80132ee <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 80132d0:	4a0b      	ldr	r2, [pc, #44]	; (8013300 <sys_timeouts_init+0x3c>)
 80132d2:	687b      	ldr	r3, [r7, #4]
 80132d4:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80132d8:	687b      	ldr	r3, [r7, #4]
 80132da:	00db      	lsls	r3, r3, #3
 80132dc:	4a08      	ldr	r2, [pc, #32]	; (8013300 <sys_timeouts_init+0x3c>)
 80132de:	4413      	add	r3, r2
 80132e0:	461a      	mov	r2, r3
 80132e2:	4908      	ldr	r1, [pc, #32]	; (8013304 <sys_timeouts_init+0x40>)
 80132e4:	f000 f810 	bl	8013308 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80132e8:	687b      	ldr	r3, [r7, #4]
 80132ea:	3301      	adds	r3, #1
 80132ec:	607b      	str	r3, [r7, #4]
 80132ee:	687b      	ldr	r3, [r7, #4]
 80132f0:	2b04      	cmp	r3, #4
 80132f2:	d9ed      	bls.n	80132d0 <sys_timeouts_init+0xc>
  }
}
 80132f4:	bf00      	nop
 80132f6:	bf00      	nop
 80132f8:	3708      	adds	r7, #8
 80132fa:	46bd      	mov	sp, r7
 80132fc:	bd80      	pop	{r7, pc}
 80132fe:	bf00      	nop
 8013300:	0801c9c4 	.word	0x0801c9c4
 8013304:	08013261 	.word	0x08013261

08013308 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 8013308:	b580      	push	{r7, lr}
 801330a:	b086      	sub	sp, #24
 801330c:	af00      	add	r7, sp, #0
 801330e:	60f8      	str	r0, [r7, #12]
 8013310:	60b9      	str	r1, [r7, #8]
 8013312:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8013314:	68fb      	ldr	r3, [r7, #12]
 8013316:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801331a:	d306      	bcc.n	801332a <sys_timeout+0x22>
 801331c:	4b0a      	ldr	r3, [pc, #40]	; (8013348 <sys_timeout+0x40>)
 801331e:	f240 1229 	movw	r2, #297	; 0x129
 8013322:	490a      	ldr	r1, [pc, #40]	; (801334c <sys_timeout+0x44>)
 8013324:	480a      	ldr	r0, [pc, #40]	; (8013350 <sys_timeout+0x48>)
 8013326:	f005 f945 	bl	80185b4 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801332a:	f7f4 feb9 	bl	80080a0 <sys_now>
 801332e:	4602      	mov	r2, r0
 8013330:	68fb      	ldr	r3, [r7, #12]
 8013332:	4413      	add	r3, r2
 8013334:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 8013336:	687a      	ldr	r2, [r7, #4]
 8013338:	68b9      	ldr	r1, [r7, #8]
 801333a:	6978      	ldr	r0, [r7, #20]
 801333c:	f7ff ff22 	bl	8013184 <sys_timeout_abs>
#endif
}
 8013340:	bf00      	nop
 8013342:	3718      	adds	r7, #24
 8013344:	46bd      	mov	sp, r7
 8013346:	bd80      	pop	{r7, pc}
 8013348:	0801b8b8 	.word	0x0801b8b8
 801334c:	0801b954 	.word	0x0801b954
 8013350:	0801b92c 	.word	0x0801b92c

08013354 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 8013354:	b580      	push	{r7, lr}
 8013356:	b084      	sub	sp, #16
 8013358:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 801335a:	f7f4 fea1 	bl	80080a0 <sys_now>
 801335e:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 8013360:	4b17      	ldr	r3, [pc, #92]	; (80133c0 <sys_check_timeouts+0x6c>)
 8013362:	681b      	ldr	r3, [r3, #0]
 8013364:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 8013366:	68bb      	ldr	r3, [r7, #8]
 8013368:	2b00      	cmp	r3, #0
 801336a:	d022      	beq.n	80133b2 <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 801336c:	68bb      	ldr	r3, [r7, #8]
 801336e:	685b      	ldr	r3, [r3, #4]
 8013370:	68fa      	ldr	r2, [r7, #12]
 8013372:	1ad3      	subs	r3, r2, r3
 8013374:	0fdb      	lsrs	r3, r3, #31
 8013376:	f003 0301 	and.w	r3, r3, #1
 801337a:	b2db      	uxtb	r3, r3
 801337c:	2b00      	cmp	r3, #0
 801337e:	d11a      	bne.n	80133b6 <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 8013380:	68bb      	ldr	r3, [r7, #8]
 8013382:	681b      	ldr	r3, [r3, #0]
 8013384:	4a0e      	ldr	r2, [pc, #56]	; (80133c0 <sys_check_timeouts+0x6c>)
 8013386:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 8013388:	68bb      	ldr	r3, [r7, #8]
 801338a:	689b      	ldr	r3, [r3, #8]
 801338c:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 801338e:	68bb      	ldr	r3, [r7, #8]
 8013390:	68db      	ldr	r3, [r3, #12]
 8013392:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 8013394:	68bb      	ldr	r3, [r7, #8]
 8013396:	685b      	ldr	r3, [r3, #4]
 8013398:	4a0a      	ldr	r2, [pc, #40]	; (80133c4 <sys_check_timeouts+0x70>)
 801339a:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 801339c:	68b9      	ldr	r1, [r7, #8]
 801339e:	200a      	movs	r0, #10
 80133a0:	f7f9 fc1e 	bl	800cbe0 <memp_free>
    if (handler != NULL) {
 80133a4:	687b      	ldr	r3, [r7, #4]
 80133a6:	2b00      	cmp	r3, #0
 80133a8:	d0da      	beq.n	8013360 <sys_check_timeouts+0xc>
      handler(arg);
 80133aa:	687b      	ldr	r3, [r7, #4]
 80133ac:	6838      	ldr	r0, [r7, #0]
 80133ae:	4798      	blx	r3
  do {
 80133b0:	e7d6      	b.n	8013360 <sys_check_timeouts+0xc>
      return;
 80133b2:	bf00      	nop
 80133b4:	e000      	b.n	80133b8 <sys_check_timeouts+0x64>
      return;
 80133b6:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 80133b8:	3710      	adds	r7, #16
 80133ba:	46bd      	mov	sp, r7
 80133bc:	bd80      	pop	{r7, pc}
 80133be:	bf00      	nop
 80133c0:	20004b48 	.word	0x20004b48
 80133c4:	20004b4c 	.word	0x20004b4c

080133c8 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 80133c8:	b580      	push	{r7, lr}
 80133ca:	b082      	sub	sp, #8
 80133cc:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 80133ce:	4b16      	ldr	r3, [pc, #88]	; (8013428 <sys_timeouts_sleeptime+0x60>)
 80133d0:	681b      	ldr	r3, [r3, #0]
 80133d2:	2b00      	cmp	r3, #0
 80133d4:	d102      	bne.n	80133dc <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 80133d6:	f04f 33ff 	mov.w	r3, #4294967295
 80133da:	e020      	b.n	801341e <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 80133dc:	f7f4 fe60 	bl	80080a0 <sys_now>
 80133e0:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 80133e2:	4b11      	ldr	r3, [pc, #68]	; (8013428 <sys_timeouts_sleeptime+0x60>)
 80133e4:	681b      	ldr	r3, [r3, #0]
 80133e6:	685a      	ldr	r2, [r3, #4]
 80133e8:	687b      	ldr	r3, [r7, #4]
 80133ea:	1ad3      	subs	r3, r2, r3
 80133ec:	0fdb      	lsrs	r3, r3, #31
 80133ee:	f003 0301 	and.w	r3, r3, #1
 80133f2:	b2db      	uxtb	r3, r3
 80133f4:	2b00      	cmp	r3, #0
 80133f6:	d001      	beq.n	80133fc <sys_timeouts_sleeptime+0x34>
    return 0;
 80133f8:	2300      	movs	r3, #0
 80133fa:	e010      	b.n	801341e <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 80133fc:	4b0a      	ldr	r3, [pc, #40]	; (8013428 <sys_timeouts_sleeptime+0x60>)
 80133fe:	681b      	ldr	r3, [r3, #0]
 8013400:	685a      	ldr	r2, [r3, #4]
 8013402:	687b      	ldr	r3, [r7, #4]
 8013404:	1ad3      	subs	r3, r2, r3
 8013406:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 8013408:	683b      	ldr	r3, [r7, #0]
 801340a:	2b00      	cmp	r3, #0
 801340c:	da06      	bge.n	801341c <sys_timeouts_sleeptime+0x54>
 801340e:	4b07      	ldr	r3, [pc, #28]	; (801342c <sys_timeouts_sleeptime+0x64>)
 8013410:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 8013414:	4906      	ldr	r1, [pc, #24]	; (8013430 <sys_timeouts_sleeptime+0x68>)
 8013416:	4807      	ldr	r0, [pc, #28]	; (8013434 <sys_timeouts_sleeptime+0x6c>)
 8013418:	f005 f8cc 	bl	80185b4 <iprintf>
    return ret;
 801341c:	683b      	ldr	r3, [r7, #0]
  }
}
 801341e:	4618      	mov	r0, r3
 8013420:	3708      	adds	r7, #8
 8013422:	46bd      	mov	sp, r7
 8013424:	bd80      	pop	{r7, pc}
 8013426:	bf00      	nop
 8013428:	20004b48 	.word	0x20004b48
 801342c:	0801b8b8 	.word	0x0801b8b8
 8013430:	0801b98c 	.word	0x0801b98c
 8013434:	0801b92c 	.word	0x0801b92c

08013438 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 8013438:	b580      	push	{r7, lr}
 801343a:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 801343c:	f005 f8d2 	bl	80185e4 <rand>
 8013440:	4603      	mov	r3, r0
 8013442:	b29b      	uxth	r3, r3
 8013444:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8013448:	b29b      	uxth	r3, r3
 801344a:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 801344e:	b29a      	uxth	r2, r3
 8013450:	4b01      	ldr	r3, [pc, #4]	; (8013458 <udp_init+0x20>)
 8013452:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8013454:	bf00      	nop
 8013456:	bd80      	pop	{r7, pc}
 8013458:	20000054 	.word	0x20000054

0801345c <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 801345c:	b480      	push	{r7}
 801345e:	b083      	sub	sp, #12
 8013460:	af00      	add	r7, sp, #0
  u16_t n = 0;
 8013462:	2300      	movs	r3, #0
 8013464:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 8013466:	4b17      	ldr	r3, [pc, #92]	; (80134c4 <udp_new_port+0x68>)
 8013468:	881b      	ldrh	r3, [r3, #0]
 801346a:	1c5a      	adds	r2, r3, #1
 801346c:	b291      	uxth	r1, r2
 801346e:	4a15      	ldr	r2, [pc, #84]	; (80134c4 <udp_new_port+0x68>)
 8013470:	8011      	strh	r1, [r2, #0]
 8013472:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013476:	4293      	cmp	r3, r2
 8013478:	d103      	bne.n	8013482 <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 801347a:	4b12      	ldr	r3, [pc, #72]	; (80134c4 <udp_new_port+0x68>)
 801347c:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8013480:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8013482:	4b11      	ldr	r3, [pc, #68]	; (80134c8 <udp_new_port+0x6c>)
 8013484:	681b      	ldr	r3, [r3, #0]
 8013486:	603b      	str	r3, [r7, #0]
 8013488:	e011      	b.n	80134ae <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 801348a:	683b      	ldr	r3, [r7, #0]
 801348c:	8a5a      	ldrh	r2, [r3, #18]
 801348e:	4b0d      	ldr	r3, [pc, #52]	; (80134c4 <udp_new_port+0x68>)
 8013490:	881b      	ldrh	r3, [r3, #0]
 8013492:	429a      	cmp	r2, r3
 8013494:	d108      	bne.n	80134a8 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 8013496:	88fb      	ldrh	r3, [r7, #6]
 8013498:	3301      	adds	r3, #1
 801349a:	80fb      	strh	r3, [r7, #6]
 801349c:	88fb      	ldrh	r3, [r7, #6]
 801349e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80134a2:	d3e0      	bcc.n	8013466 <udp_new_port+0xa>
        return 0;
 80134a4:	2300      	movs	r3, #0
 80134a6:	e007      	b.n	80134b8 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80134a8:	683b      	ldr	r3, [r7, #0]
 80134aa:	68db      	ldr	r3, [r3, #12]
 80134ac:	603b      	str	r3, [r7, #0]
 80134ae:	683b      	ldr	r3, [r7, #0]
 80134b0:	2b00      	cmp	r3, #0
 80134b2:	d1ea      	bne.n	801348a <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 80134b4:	4b03      	ldr	r3, [pc, #12]	; (80134c4 <udp_new_port+0x68>)
 80134b6:	881b      	ldrh	r3, [r3, #0]
}
 80134b8:	4618      	mov	r0, r3
 80134ba:	370c      	adds	r7, #12
 80134bc:	46bd      	mov	sp, r7
 80134be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134c2:	4770      	bx	lr
 80134c4:	20000054 	.word	0x20000054
 80134c8:	2000be40 	.word	0x2000be40

080134cc <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 80134cc:	b580      	push	{r7, lr}
 80134ce:	b084      	sub	sp, #16
 80134d0:	af00      	add	r7, sp, #0
 80134d2:	60f8      	str	r0, [r7, #12]
 80134d4:	60b9      	str	r1, [r7, #8]
 80134d6:	4613      	mov	r3, r2
 80134d8:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 80134da:	68fb      	ldr	r3, [r7, #12]
 80134dc:	2b00      	cmp	r3, #0
 80134de:	d105      	bne.n	80134ec <udp_input_local_match+0x20>
 80134e0:	4b27      	ldr	r3, [pc, #156]	; (8013580 <udp_input_local_match+0xb4>)
 80134e2:	2287      	movs	r2, #135	; 0x87
 80134e4:	4927      	ldr	r1, [pc, #156]	; (8013584 <udp_input_local_match+0xb8>)
 80134e6:	4828      	ldr	r0, [pc, #160]	; (8013588 <udp_input_local_match+0xbc>)
 80134e8:	f005 f864 	bl	80185b4 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 80134ec:	68bb      	ldr	r3, [r7, #8]
 80134ee:	2b00      	cmp	r3, #0
 80134f0:	d105      	bne.n	80134fe <udp_input_local_match+0x32>
 80134f2:	4b23      	ldr	r3, [pc, #140]	; (8013580 <udp_input_local_match+0xb4>)
 80134f4:	2288      	movs	r2, #136	; 0x88
 80134f6:	4925      	ldr	r1, [pc, #148]	; (801358c <udp_input_local_match+0xc0>)
 80134f8:	4823      	ldr	r0, [pc, #140]	; (8013588 <udp_input_local_match+0xbc>)
 80134fa:	f005 f85b 	bl	80185b4 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80134fe:	68fb      	ldr	r3, [r7, #12]
 8013500:	7a1b      	ldrb	r3, [r3, #8]
 8013502:	2b00      	cmp	r3, #0
 8013504:	d00b      	beq.n	801351e <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8013506:	68fb      	ldr	r3, [r7, #12]
 8013508:	7a1a      	ldrb	r2, [r3, #8]
 801350a:	4b21      	ldr	r3, [pc, #132]	; (8013590 <udp_input_local_match+0xc4>)
 801350c:	685b      	ldr	r3, [r3, #4]
 801350e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8013512:	3301      	adds	r3, #1
 8013514:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8013516:	429a      	cmp	r2, r3
 8013518:	d001      	beq.n	801351e <udp_input_local_match+0x52>
    return 0;
 801351a:	2300      	movs	r3, #0
 801351c:	e02b      	b.n	8013576 <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 801351e:	79fb      	ldrb	r3, [r7, #7]
 8013520:	2b00      	cmp	r3, #0
 8013522:	d018      	beq.n	8013556 <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8013524:	68fb      	ldr	r3, [r7, #12]
 8013526:	2b00      	cmp	r3, #0
 8013528:	d013      	beq.n	8013552 <udp_input_local_match+0x86>
 801352a:	68fb      	ldr	r3, [r7, #12]
 801352c:	681b      	ldr	r3, [r3, #0]
 801352e:	2b00      	cmp	r3, #0
 8013530:	d00f      	beq.n	8013552 <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8013532:	4b17      	ldr	r3, [pc, #92]	; (8013590 <udp_input_local_match+0xc4>)
 8013534:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8013536:	f1b3 3fff 	cmp.w	r3, #4294967295
 801353a:	d00a      	beq.n	8013552 <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 801353c:	68fb      	ldr	r3, [r7, #12]
 801353e:	681a      	ldr	r2, [r3, #0]
 8013540:	4b13      	ldr	r3, [pc, #76]	; (8013590 <udp_input_local_match+0xc4>)
 8013542:	695b      	ldr	r3, [r3, #20]
 8013544:	405a      	eors	r2, r3
 8013546:	68bb      	ldr	r3, [r7, #8]
 8013548:	3308      	adds	r3, #8
 801354a:	681b      	ldr	r3, [r3, #0]
 801354c:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801354e:	2b00      	cmp	r3, #0
 8013550:	d110      	bne.n	8013574 <udp_input_local_match+0xa8>
          return 1;
 8013552:	2301      	movs	r3, #1
 8013554:	e00f      	b.n	8013576 <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8013556:	68fb      	ldr	r3, [r7, #12]
 8013558:	2b00      	cmp	r3, #0
 801355a:	d009      	beq.n	8013570 <udp_input_local_match+0xa4>
 801355c:	68fb      	ldr	r3, [r7, #12]
 801355e:	681b      	ldr	r3, [r3, #0]
 8013560:	2b00      	cmp	r3, #0
 8013562:	d005      	beq.n	8013570 <udp_input_local_match+0xa4>
 8013564:	68fb      	ldr	r3, [r7, #12]
 8013566:	681a      	ldr	r2, [r3, #0]
 8013568:	4b09      	ldr	r3, [pc, #36]	; (8013590 <udp_input_local_match+0xc4>)
 801356a:	695b      	ldr	r3, [r3, #20]
 801356c:	429a      	cmp	r2, r3
 801356e:	d101      	bne.n	8013574 <udp_input_local_match+0xa8>
        return 1;
 8013570:	2301      	movs	r3, #1
 8013572:	e000      	b.n	8013576 <udp_input_local_match+0xaa>
      }
  }

  return 0;
 8013574:	2300      	movs	r3, #0
}
 8013576:	4618      	mov	r0, r3
 8013578:	3710      	adds	r7, #16
 801357a:	46bd      	mov	sp, r7
 801357c:	bd80      	pop	{r7, pc}
 801357e:	bf00      	nop
 8013580:	0801b9a0 	.word	0x0801b9a0
 8013584:	0801b9d0 	.word	0x0801b9d0
 8013588:	0801b9f4 	.word	0x0801b9f4
 801358c:	0801ba1c 	.word	0x0801ba1c
 8013590:	200086f4 	.word	0x200086f4

08013594 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8013594:	b590      	push	{r4, r7, lr}
 8013596:	b08d      	sub	sp, #52	; 0x34
 8013598:	af02      	add	r7, sp, #8
 801359a:	6078      	str	r0, [r7, #4]
 801359c:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 801359e:	2300      	movs	r3, #0
 80135a0:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 80135a2:	687b      	ldr	r3, [r7, #4]
 80135a4:	2b00      	cmp	r3, #0
 80135a6:	d105      	bne.n	80135b4 <udp_input+0x20>
 80135a8:	4b7c      	ldr	r3, [pc, #496]	; (801379c <udp_input+0x208>)
 80135aa:	22cf      	movs	r2, #207	; 0xcf
 80135ac:	497c      	ldr	r1, [pc, #496]	; (80137a0 <udp_input+0x20c>)
 80135ae:	487d      	ldr	r0, [pc, #500]	; (80137a4 <udp_input+0x210>)
 80135b0:	f005 f800 	bl	80185b4 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 80135b4:	683b      	ldr	r3, [r7, #0]
 80135b6:	2b00      	cmp	r3, #0
 80135b8:	d105      	bne.n	80135c6 <udp_input+0x32>
 80135ba:	4b78      	ldr	r3, [pc, #480]	; (801379c <udp_input+0x208>)
 80135bc:	22d0      	movs	r2, #208	; 0xd0
 80135be:	497a      	ldr	r1, [pc, #488]	; (80137a8 <udp_input+0x214>)
 80135c0:	4878      	ldr	r0, [pc, #480]	; (80137a4 <udp_input+0x210>)
 80135c2:	f004 fff7 	bl	80185b4 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 80135c6:	687b      	ldr	r3, [r7, #4]
 80135c8:	895b      	ldrh	r3, [r3, #10]
 80135ca:	2b07      	cmp	r3, #7
 80135cc:	d803      	bhi.n	80135d6 <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 80135ce:	6878      	ldr	r0, [r7, #4]
 80135d0:	f7fa f9b6 	bl	800d940 <pbuf_free>
    goto end;
 80135d4:	e0de      	b.n	8013794 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 80135d6:	687b      	ldr	r3, [r7, #4]
 80135d8:	685b      	ldr	r3, [r3, #4]
 80135da:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 80135dc:	4b73      	ldr	r3, [pc, #460]	; (80137ac <udp_input+0x218>)
 80135de:	695b      	ldr	r3, [r3, #20]
 80135e0:	4a72      	ldr	r2, [pc, #456]	; (80137ac <udp_input+0x218>)
 80135e2:	6812      	ldr	r2, [r2, #0]
 80135e4:	4611      	mov	r1, r2
 80135e6:	4618      	mov	r0, r3
 80135e8:	f003 fe06 	bl	80171f8 <ip4_addr_isbroadcast_u32>
 80135ec:	4603      	mov	r3, r0
 80135ee:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 80135f0:	697b      	ldr	r3, [r7, #20]
 80135f2:	881b      	ldrh	r3, [r3, #0]
 80135f4:	b29b      	uxth	r3, r3
 80135f6:	4618      	mov	r0, r3
 80135f8:	f7f8 fdea 	bl	800c1d0 <lwip_htons>
 80135fc:	4603      	mov	r3, r0
 80135fe:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 8013600:	697b      	ldr	r3, [r7, #20]
 8013602:	885b      	ldrh	r3, [r3, #2]
 8013604:	b29b      	uxth	r3, r3
 8013606:	4618      	mov	r0, r3
 8013608:	f7f8 fde2 	bl	800c1d0 <lwip_htons>
 801360c:	4603      	mov	r3, r0
 801360e:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 8013610:	2300      	movs	r3, #0
 8013612:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 8013614:	2300      	movs	r3, #0
 8013616:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 8013618:	2300      	movs	r3, #0
 801361a:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801361c:	4b64      	ldr	r3, [pc, #400]	; (80137b0 <udp_input+0x21c>)
 801361e:	681b      	ldr	r3, [r3, #0]
 8013620:	627b      	str	r3, [r7, #36]	; 0x24
 8013622:	e054      	b.n	80136ce <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8013624:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013626:	8a5b      	ldrh	r3, [r3, #18]
 8013628:	89fa      	ldrh	r2, [r7, #14]
 801362a:	429a      	cmp	r2, r3
 801362c:	d14a      	bne.n	80136c4 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 801362e:	7cfb      	ldrb	r3, [r7, #19]
 8013630:	461a      	mov	r2, r3
 8013632:	6839      	ldr	r1, [r7, #0]
 8013634:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8013636:	f7ff ff49 	bl	80134cc <udp_input_local_match>
 801363a:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 801363c:	2b00      	cmp	r3, #0
 801363e:	d041      	beq.n	80136c4 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 8013640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013642:	7c1b      	ldrb	r3, [r3, #16]
 8013644:	f003 0304 	and.w	r3, r3, #4
 8013648:	2b00      	cmp	r3, #0
 801364a:	d11d      	bne.n	8013688 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 801364c:	69fb      	ldr	r3, [r7, #28]
 801364e:	2b00      	cmp	r3, #0
 8013650:	d102      	bne.n	8013658 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 8013652:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013654:	61fb      	str	r3, [r7, #28]
 8013656:	e017      	b.n	8013688 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 8013658:	7cfb      	ldrb	r3, [r7, #19]
 801365a:	2b00      	cmp	r3, #0
 801365c:	d014      	beq.n	8013688 <udp_input+0xf4>
 801365e:	4b53      	ldr	r3, [pc, #332]	; (80137ac <udp_input+0x218>)
 8013660:	695b      	ldr	r3, [r3, #20]
 8013662:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013666:	d10f      	bne.n	8013688 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 8013668:	69fb      	ldr	r3, [r7, #28]
 801366a:	681a      	ldr	r2, [r3, #0]
 801366c:	683b      	ldr	r3, [r7, #0]
 801366e:	3304      	adds	r3, #4
 8013670:	681b      	ldr	r3, [r3, #0]
 8013672:	429a      	cmp	r2, r3
 8013674:	d008      	beq.n	8013688 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 8013676:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013678:	681a      	ldr	r2, [r3, #0]
 801367a:	683b      	ldr	r3, [r7, #0]
 801367c:	3304      	adds	r3, #4
 801367e:	681b      	ldr	r3, [r3, #0]
 8013680:	429a      	cmp	r2, r3
 8013682:	d101      	bne.n	8013688 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 8013684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013686:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 8013688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801368a:	8a9b      	ldrh	r3, [r3, #20]
 801368c:	8a3a      	ldrh	r2, [r7, #16]
 801368e:	429a      	cmp	r2, r3
 8013690:	d118      	bne.n	80136c4 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8013692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013694:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 8013696:	2b00      	cmp	r3, #0
 8013698:	d005      	beq.n	80136a6 <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 801369a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801369c:	685a      	ldr	r2, [r3, #4]
 801369e:	4b43      	ldr	r3, [pc, #268]	; (80137ac <udp_input+0x218>)
 80136a0:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 80136a2:	429a      	cmp	r2, r3
 80136a4:	d10e      	bne.n	80136c4 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 80136a6:	6a3b      	ldr	r3, [r7, #32]
 80136a8:	2b00      	cmp	r3, #0
 80136aa:	d014      	beq.n	80136d6 <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 80136ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80136ae:	68da      	ldr	r2, [r3, #12]
 80136b0:	6a3b      	ldr	r3, [r7, #32]
 80136b2:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 80136b4:	4b3e      	ldr	r3, [pc, #248]	; (80137b0 <udp_input+0x21c>)
 80136b6:	681a      	ldr	r2, [r3, #0]
 80136b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80136ba:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 80136bc:	4a3c      	ldr	r2, [pc, #240]	; (80137b0 <udp_input+0x21c>)
 80136be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80136c0:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 80136c2:	e008      	b.n	80136d6 <udp_input+0x142>
      }
    }

    prev = pcb;
 80136c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80136c6:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80136c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80136ca:	68db      	ldr	r3, [r3, #12]
 80136cc:	627b      	str	r3, [r7, #36]	; 0x24
 80136ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80136d0:	2b00      	cmp	r3, #0
 80136d2:	d1a7      	bne.n	8013624 <udp_input+0x90>
 80136d4:	e000      	b.n	80136d8 <udp_input+0x144>
        break;
 80136d6:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 80136d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80136da:	2b00      	cmp	r3, #0
 80136dc:	d101      	bne.n	80136e2 <udp_input+0x14e>
    pcb = uncon_pcb;
 80136de:	69fb      	ldr	r3, [r7, #28]
 80136e0:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 80136e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80136e4:	2b00      	cmp	r3, #0
 80136e6:	d002      	beq.n	80136ee <udp_input+0x15a>
    for_us = 1;
 80136e8:	2301      	movs	r3, #1
 80136ea:	76fb      	strb	r3, [r7, #27]
 80136ec:	e00a      	b.n	8013704 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 80136ee:	683b      	ldr	r3, [r7, #0]
 80136f0:	3304      	adds	r3, #4
 80136f2:	681a      	ldr	r2, [r3, #0]
 80136f4:	4b2d      	ldr	r3, [pc, #180]	; (80137ac <udp_input+0x218>)
 80136f6:	695b      	ldr	r3, [r3, #20]
 80136f8:	429a      	cmp	r2, r3
 80136fa:	bf0c      	ite	eq
 80136fc:	2301      	moveq	r3, #1
 80136fe:	2300      	movne	r3, #0
 8013700:	b2db      	uxtb	r3, r3
 8013702:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 8013704:	7efb      	ldrb	r3, [r7, #27]
 8013706:	2b00      	cmp	r3, #0
 8013708:	d041      	beq.n	801378e <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801370a:	2108      	movs	r1, #8
 801370c:	6878      	ldr	r0, [r7, #4]
 801370e:	f7fa f891 	bl	800d834 <pbuf_remove_header>
 8013712:	4603      	mov	r3, r0
 8013714:	2b00      	cmp	r3, #0
 8013716:	d00a      	beq.n	801372e <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 8013718:	4b20      	ldr	r3, [pc, #128]	; (801379c <udp_input+0x208>)
 801371a:	f44f 72b8 	mov.w	r2, #368	; 0x170
 801371e:	4925      	ldr	r1, [pc, #148]	; (80137b4 <udp_input+0x220>)
 8013720:	4820      	ldr	r0, [pc, #128]	; (80137a4 <udp_input+0x210>)
 8013722:	f004 ff47 	bl	80185b4 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 8013726:	6878      	ldr	r0, [r7, #4]
 8013728:	f7fa f90a 	bl	800d940 <pbuf_free>
      goto end;
 801372c:	e032      	b.n	8013794 <udp_input+0x200>
    }

    if (pcb != NULL) {
 801372e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013730:	2b00      	cmp	r3, #0
 8013732:	d012      	beq.n	801375a <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8013734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013736:	699b      	ldr	r3, [r3, #24]
 8013738:	2b00      	cmp	r3, #0
 801373a:	d00a      	beq.n	8013752 <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 801373c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801373e:	699c      	ldr	r4, [r3, #24]
 8013740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013742:	69d8      	ldr	r0, [r3, #28]
 8013744:	8a3b      	ldrh	r3, [r7, #16]
 8013746:	9300      	str	r3, [sp, #0]
 8013748:	4b1b      	ldr	r3, [pc, #108]	; (80137b8 <udp_input+0x224>)
 801374a:	687a      	ldr	r2, [r7, #4]
 801374c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801374e:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 8013750:	e021      	b.n	8013796 <udp_input+0x202>
        pbuf_free(p);
 8013752:	6878      	ldr	r0, [r7, #4]
 8013754:	f7fa f8f4 	bl	800d940 <pbuf_free>
        goto end;
 8013758:	e01c      	b.n	8013794 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 801375a:	7cfb      	ldrb	r3, [r7, #19]
 801375c:	2b00      	cmp	r3, #0
 801375e:	d112      	bne.n	8013786 <udp_input+0x1f2>
 8013760:	4b12      	ldr	r3, [pc, #72]	; (80137ac <udp_input+0x218>)
 8013762:	695b      	ldr	r3, [r3, #20]
 8013764:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8013768:	2be0      	cmp	r3, #224	; 0xe0
 801376a:	d00c      	beq.n	8013786 <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 801376c:	4b0f      	ldr	r3, [pc, #60]	; (80137ac <udp_input+0x218>)
 801376e:	899b      	ldrh	r3, [r3, #12]
 8013770:	3308      	adds	r3, #8
 8013772:	b29b      	uxth	r3, r3
 8013774:	b21b      	sxth	r3, r3
 8013776:	4619      	mov	r1, r3
 8013778:	6878      	ldr	r0, [r7, #4]
 801377a:	f7fa f8ce 	bl	800d91a <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 801377e:	2103      	movs	r1, #3
 8013780:	6878      	ldr	r0, [r7, #4]
 8013782:	f003 f9fb 	bl	8016b7c <icmp_dest_unreach>
      pbuf_free(p);
 8013786:	6878      	ldr	r0, [r7, #4]
 8013788:	f7fa f8da 	bl	800d940 <pbuf_free>
  return;
 801378c:	e003      	b.n	8013796 <udp_input+0x202>
    pbuf_free(p);
 801378e:	6878      	ldr	r0, [r7, #4]
 8013790:	f7fa f8d6 	bl	800d940 <pbuf_free>
  return;
 8013794:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 8013796:	372c      	adds	r7, #44	; 0x2c
 8013798:	46bd      	mov	sp, r7
 801379a:	bd90      	pop	{r4, r7, pc}
 801379c:	0801b9a0 	.word	0x0801b9a0
 80137a0:	0801ba44 	.word	0x0801ba44
 80137a4:	0801b9f4 	.word	0x0801b9f4
 80137a8:	0801ba5c 	.word	0x0801ba5c
 80137ac:	200086f4 	.word	0x200086f4
 80137b0:	2000be40 	.word	0x2000be40
 80137b4:	0801ba78 	.word	0x0801ba78
 80137b8:	20008704 	.word	0x20008704

080137bc <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 80137bc:	b580      	push	{r7, lr}
 80137be:	b088      	sub	sp, #32
 80137c0:	af02      	add	r7, sp, #8
 80137c2:	60f8      	str	r0, [r7, #12]
 80137c4:	60b9      	str	r1, [r7, #8]
 80137c6:	607a      	str	r2, [r7, #4]
 80137c8:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 80137ca:	68fb      	ldr	r3, [r7, #12]
 80137cc:	2b00      	cmp	r3, #0
 80137ce:	d109      	bne.n	80137e4 <udp_sendto_if+0x28>
 80137d0:	4b2e      	ldr	r3, [pc, #184]	; (801388c <udp_sendto_if+0xd0>)
 80137d2:	f44f 7220 	mov.w	r2, #640	; 0x280
 80137d6:	492e      	ldr	r1, [pc, #184]	; (8013890 <udp_sendto_if+0xd4>)
 80137d8:	482e      	ldr	r0, [pc, #184]	; (8013894 <udp_sendto_if+0xd8>)
 80137da:	f004 feeb 	bl	80185b4 <iprintf>
 80137de:	f06f 030f 	mvn.w	r3, #15
 80137e2:	e04f      	b.n	8013884 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 80137e4:	68bb      	ldr	r3, [r7, #8]
 80137e6:	2b00      	cmp	r3, #0
 80137e8:	d109      	bne.n	80137fe <udp_sendto_if+0x42>
 80137ea:	4b28      	ldr	r3, [pc, #160]	; (801388c <udp_sendto_if+0xd0>)
 80137ec:	f240 2281 	movw	r2, #641	; 0x281
 80137f0:	4929      	ldr	r1, [pc, #164]	; (8013898 <udp_sendto_if+0xdc>)
 80137f2:	4828      	ldr	r0, [pc, #160]	; (8013894 <udp_sendto_if+0xd8>)
 80137f4:	f004 fede 	bl	80185b4 <iprintf>
 80137f8:	f06f 030f 	mvn.w	r3, #15
 80137fc:	e042      	b.n	8013884 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 80137fe:	687b      	ldr	r3, [r7, #4]
 8013800:	2b00      	cmp	r3, #0
 8013802:	d109      	bne.n	8013818 <udp_sendto_if+0x5c>
 8013804:	4b21      	ldr	r3, [pc, #132]	; (801388c <udp_sendto_if+0xd0>)
 8013806:	f240 2282 	movw	r2, #642	; 0x282
 801380a:	4924      	ldr	r1, [pc, #144]	; (801389c <udp_sendto_if+0xe0>)
 801380c:	4821      	ldr	r0, [pc, #132]	; (8013894 <udp_sendto_if+0xd8>)
 801380e:	f004 fed1 	bl	80185b4 <iprintf>
 8013812:	f06f 030f 	mvn.w	r3, #15
 8013816:	e035      	b.n	8013884 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 8013818:	6a3b      	ldr	r3, [r7, #32]
 801381a:	2b00      	cmp	r3, #0
 801381c:	d109      	bne.n	8013832 <udp_sendto_if+0x76>
 801381e:	4b1b      	ldr	r3, [pc, #108]	; (801388c <udp_sendto_if+0xd0>)
 8013820:	f240 2283 	movw	r2, #643	; 0x283
 8013824:	491e      	ldr	r1, [pc, #120]	; (80138a0 <udp_sendto_if+0xe4>)
 8013826:	481b      	ldr	r0, [pc, #108]	; (8013894 <udp_sendto_if+0xd8>)
 8013828:	f004 fec4 	bl	80185b4 <iprintf>
 801382c:	f06f 030f 	mvn.w	r3, #15
 8013830:	e028      	b.n	8013884 <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8013832:	68fb      	ldr	r3, [r7, #12]
 8013834:	2b00      	cmp	r3, #0
 8013836:	d009      	beq.n	801384c <udp_sendto_if+0x90>
 8013838:	68fb      	ldr	r3, [r7, #12]
 801383a:	681b      	ldr	r3, [r3, #0]
 801383c:	2b00      	cmp	r3, #0
 801383e:	d005      	beq.n	801384c <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 8013840:	68fb      	ldr	r3, [r7, #12]
 8013842:	681b      	ldr	r3, [r3, #0]
 8013844:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8013848:	2be0      	cmp	r3, #224	; 0xe0
 801384a:	d103      	bne.n	8013854 <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 801384c:	6a3b      	ldr	r3, [r7, #32]
 801384e:	3304      	adds	r3, #4
 8013850:	617b      	str	r3, [r7, #20]
 8013852:	e00b      	b.n	801386c <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 8013854:	68fb      	ldr	r3, [r7, #12]
 8013856:	681a      	ldr	r2, [r3, #0]
 8013858:	6a3b      	ldr	r3, [r7, #32]
 801385a:	3304      	adds	r3, #4
 801385c:	681b      	ldr	r3, [r3, #0]
 801385e:	429a      	cmp	r2, r3
 8013860:	d002      	beq.n	8013868 <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 8013862:	f06f 0303 	mvn.w	r3, #3
 8013866:	e00d      	b.n	8013884 <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 8013868:	68fb      	ldr	r3, [r7, #12]
 801386a:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 801386c:	887a      	ldrh	r2, [r7, #2]
 801386e:	697b      	ldr	r3, [r7, #20]
 8013870:	9301      	str	r3, [sp, #4]
 8013872:	6a3b      	ldr	r3, [r7, #32]
 8013874:	9300      	str	r3, [sp, #0]
 8013876:	4613      	mov	r3, r2
 8013878:	687a      	ldr	r2, [r7, #4]
 801387a:	68b9      	ldr	r1, [r7, #8]
 801387c:	68f8      	ldr	r0, [r7, #12]
 801387e:	f000 f811 	bl	80138a4 <udp_sendto_if_src>
 8013882:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 8013884:	4618      	mov	r0, r3
 8013886:	3718      	adds	r7, #24
 8013888:	46bd      	mov	sp, r7
 801388a:	bd80      	pop	{r7, pc}
 801388c:	0801b9a0 	.word	0x0801b9a0
 8013890:	0801bb14 	.word	0x0801bb14
 8013894:	0801b9f4 	.word	0x0801b9f4
 8013898:	0801bb30 	.word	0x0801bb30
 801389c:	0801bb4c 	.word	0x0801bb4c
 80138a0:	0801bb6c 	.word	0x0801bb6c

080138a4 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 80138a4:	b580      	push	{r7, lr}
 80138a6:	b08c      	sub	sp, #48	; 0x30
 80138a8:	af04      	add	r7, sp, #16
 80138aa:	60f8      	str	r0, [r7, #12]
 80138ac:	60b9      	str	r1, [r7, #8]
 80138ae:	607a      	str	r2, [r7, #4]
 80138b0:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 80138b2:	68fb      	ldr	r3, [r7, #12]
 80138b4:	2b00      	cmp	r3, #0
 80138b6:	d109      	bne.n	80138cc <udp_sendto_if_src+0x28>
 80138b8:	4b65      	ldr	r3, [pc, #404]	; (8013a50 <udp_sendto_if_src+0x1ac>)
 80138ba:	f240 22d1 	movw	r2, #721	; 0x2d1
 80138be:	4965      	ldr	r1, [pc, #404]	; (8013a54 <udp_sendto_if_src+0x1b0>)
 80138c0:	4865      	ldr	r0, [pc, #404]	; (8013a58 <udp_sendto_if_src+0x1b4>)
 80138c2:	f004 fe77 	bl	80185b4 <iprintf>
 80138c6:	f06f 030f 	mvn.w	r3, #15
 80138ca:	e0bc      	b.n	8013a46 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 80138cc:	68bb      	ldr	r3, [r7, #8]
 80138ce:	2b00      	cmp	r3, #0
 80138d0:	d109      	bne.n	80138e6 <udp_sendto_if_src+0x42>
 80138d2:	4b5f      	ldr	r3, [pc, #380]	; (8013a50 <udp_sendto_if_src+0x1ac>)
 80138d4:	f240 22d2 	movw	r2, #722	; 0x2d2
 80138d8:	4960      	ldr	r1, [pc, #384]	; (8013a5c <udp_sendto_if_src+0x1b8>)
 80138da:	485f      	ldr	r0, [pc, #380]	; (8013a58 <udp_sendto_if_src+0x1b4>)
 80138dc:	f004 fe6a 	bl	80185b4 <iprintf>
 80138e0:	f06f 030f 	mvn.w	r3, #15
 80138e4:	e0af      	b.n	8013a46 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 80138e6:	687b      	ldr	r3, [r7, #4]
 80138e8:	2b00      	cmp	r3, #0
 80138ea:	d109      	bne.n	8013900 <udp_sendto_if_src+0x5c>
 80138ec:	4b58      	ldr	r3, [pc, #352]	; (8013a50 <udp_sendto_if_src+0x1ac>)
 80138ee:	f240 22d3 	movw	r2, #723	; 0x2d3
 80138f2:	495b      	ldr	r1, [pc, #364]	; (8013a60 <udp_sendto_if_src+0x1bc>)
 80138f4:	4858      	ldr	r0, [pc, #352]	; (8013a58 <udp_sendto_if_src+0x1b4>)
 80138f6:	f004 fe5d 	bl	80185b4 <iprintf>
 80138fa:	f06f 030f 	mvn.w	r3, #15
 80138fe:	e0a2      	b.n	8013a46 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 8013900:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013902:	2b00      	cmp	r3, #0
 8013904:	d109      	bne.n	801391a <udp_sendto_if_src+0x76>
 8013906:	4b52      	ldr	r3, [pc, #328]	; (8013a50 <udp_sendto_if_src+0x1ac>)
 8013908:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 801390c:	4955      	ldr	r1, [pc, #340]	; (8013a64 <udp_sendto_if_src+0x1c0>)
 801390e:	4852      	ldr	r0, [pc, #328]	; (8013a58 <udp_sendto_if_src+0x1b4>)
 8013910:	f004 fe50 	bl	80185b4 <iprintf>
 8013914:	f06f 030f 	mvn.w	r3, #15
 8013918:	e095      	b.n	8013a46 <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 801391a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801391c:	2b00      	cmp	r3, #0
 801391e:	d109      	bne.n	8013934 <udp_sendto_if_src+0x90>
 8013920:	4b4b      	ldr	r3, [pc, #300]	; (8013a50 <udp_sendto_if_src+0x1ac>)
 8013922:	f240 22d5 	movw	r2, #725	; 0x2d5
 8013926:	4950      	ldr	r1, [pc, #320]	; (8013a68 <udp_sendto_if_src+0x1c4>)
 8013928:	484b      	ldr	r0, [pc, #300]	; (8013a58 <udp_sendto_if_src+0x1b4>)
 801392a:	f004 fe43 	bl	80185b4 <iprintf>
 801392e:	f06f 030f 	mvn.w	r3, #15
 8013932:	e088      	b.n	8013a46 <udp_sendto_if_src+0x1a2>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 8013934:	68fb      	ldr	r3, [r7, #12]
 8013936:	8a5b      	ldrh	r3, [r3, #18]
 8013938:	2b00      	cmp	r3, #0
 801393a:	d10f      	bne.n	801395c <udp_sendto_if_src+0xb8>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 801393c:	68f9      	ldr	r1, [r7, #12]
 801393e:	68fb      	ldr	r3, [r7, #12]
 8013940:	8a5b      	ldrh	r3, [r3, #18]
 8013942:	461a      	mov	r2, r3
 8013944:	68f8      	ldr	r0, [r7, #12]
 8013946:	f000 f893 	bl	8013a70 <udp_bind>
 801394a:	4603      	mov	r3, r0
 801394c:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 801394e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8013952:	2b00      	cmp	r3, #0
 8013954:	d002      	beq.n	801395c <udp_sendto_if_src+0xb8>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 8013956:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801395a:	e074      	b.n	8013a46 <udp_sendto_if_src+0x1a2>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 801395c:	68bb      	ldr	r3, [r7, #8]
 801395e:	891b      	ldrh	r3, [r3, #8]
 8013960:	f64f 72f7 	movw	r2, #65527	; 0xfff7
 8013964:	4293      	cmp	r3, r2
 8013966:	d902      	bls.n	801396e <udp_sendto_if_src+0xca>
    return ERR_MEM;
 8013968:	f04f 33ff 	mov.w	r3, #4294967295
 801396c:	e06b      	b.n	8013a46 <udp_sendto_if_src+0x1a2>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 801396e:	2108      	movs	r1, #8
 8013970:	68b8      	ldr	r0, [r7, #8]
 8013972:	f7f9 ff4f 	bl	800d814 <pbuf_add_header>
 8013976:	4603      	mov	r3, r0
 8013978:	2b00      	cmp	r3, #0
 801397a:	d015      	beq.n	80139a8 <udp_sendto_if_src+0x104>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 801397c:	f44f 7220 	mov.w	r2, #640	; 0x280
 8013980:	2108      	movs	r1, #8
 8013982:	2022      	movs	r0, #34	; 0x22
 8013984:	f7f9 fcf8 	bl	800d378 <pbuf_alloc>
 8013988:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 801398a:	69fb      	ldr	r3, [r7, #28]
 801398c:	2b00      	cmp	r3, #0
 801398e:	d102      	bne.n	8013996 <udp_sendto_if_src+0xf2>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 8013990:	f04f 33ff 	mov.w	r3, #4294967295
 8013994:	e057      	b.n	8013a46 <udp_sendto_if_src+0x1a2>
    }
    if (p->tot_len != 0) {
 8013996:	68bb      	ldr	r3, [r7, #8]
 8013998:	891b      	ldrh	r3, [r3, #8]
 801399a:	2b00      	cmp	r3, #0
 801399c:	d006      	beq.n	80139ac <udp_sendto_if_src+0x108>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 801399e:	68b9      	ldr	r1, [r7, #8]
 80139a0:	69f8      	ldr	r0, [r7, #28]
 80139a2:	f7fa f8f1 	bl	800db88 <pbuf_chain>
 80139a6:	e001      	b.n	80139ac <udp_sendto_if_src+0x108>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 80139a8:	68bb      	ldr	r3, [r7, #8]
 80139aa:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 80139ac:	69fb      	ldr	r3, [r7, #28]
 80139ae:	895b      	ldrh	r3, [r3, #10]
 80139b0:	2b07      	cmp	r3, #7
 80139b2:	d806      	bhi.n	80139c2 <udp_sendto_if_src+0x11e>
 80139b4:	4b26      	ldr	r3, [pc, #152]	; (8013a50 <udp_sendto_if_src+0x1ac>)
 80139b6:	f240 320d 	movw	r2, #781	; 0x30d
 80139ba:	492c      	ldr	r1, [pc, #176]	; (8013a6c <udp_sendto_if_src+0x1c8>)
 80139bc:	4826      	ldr	r0, [pc, #152]	; (8013a58 <udp_sendto_if_src+0x1b4>)
 80139be:	f004 fdf9 	bl	80185b4 <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 80139c2:	69fb      	ldr	r3, [r7, #28]
 80139c4:	685b      	ldr	r3, [r3, #4]
 80139c6:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 80139c8:	68fb      	ldr	r3, [r7, #12]
 80139ca:	8a5b      	ldrh	r3, [r3, #18]
 80139cc:	4618      	mov	r0, r3
 80139ce:	f7f8 fbff 	bl	800c1d0 <lwip_htons>
 80139d2:	4603      	mov	r3, r0
 80139d4:	461a      	mov	r2, r3
 80139d6:	697b      	ldr	r3, [r7, #20]
 80139d8:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 80139da:	887b      	ldrh	r3, [r7, #2]
 80139dc:	4618      	mov	r0, r3
 80139de:	f7f8 fbf7 	bl	800c1d0 <lwip_htons>
 80139e2:	4603      	mov	r3, r0
 80139e4:	461a      	mov	r2, r3
 80139e6:	697b      	ldr	r3, [r7, #20]
 80139e8:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 80139ea:	697b      	ldr	r3, [r7, #20]
 80139ec:	2200      	movs	r2, #0
 80139ee:	719a      	strb	r2, [r3, #6]
 80139f0:	2200      	movs	r2, #0
 80139f2:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 80139f4:	69fb      	ldr	r3, [r7, #28]
 80139f6:	891b      	ldrh	r3, [r3, #8]
 80139f8:	4618      	mov	r0, r3
 80139fa:	f7f8 fbe9 	bl	800c1d0 <lwip_htons>
 80139fe:	4603      	mov	r3, r0
 8013a00:	461a      	mov	r2, r3
 8013a02:	697b      	ldr	r3, [r7, #20]
 8013a04:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 8013a06:	2311      	movs	r3, #17
 8013a08:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 8013a0a:	68fb      	ldr	r3, [r7, #12]
 8013a0c:	7adb      	ldrb	r3, [r3, #11]
 8013a0e:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 8013a10:	68fb      	ldr	r3, [r7, #12]
 8013a12:	7a9b      	ldrb	r3, [r3, #10]
 8013a14:	7cb9      	ldrb	r1, [r7, #18]
 8013a16:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013a18:	9202      	str	r2, [sp, #8]
 8013a1a:	7cfa      	ldrb	r2, [r7, #19]
 8013a1c:	9201      	str	r2, [sp, #4]
 8013a1e:	9300      	str	r3, [sp, #0]
 8013a20:	460b      	mov	r3, r1
 8013a22:	687a      	ldr	r2, [r7, #4]
 8013a24:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8013a26:	69f8      	ldr	r0, [r7, #28]
 8013a28:	f003 fb38 	bl	801709c <ip4_output_if_src>
 8013a2c:	4603      	mov	r3, r0
 8013a2e:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 8013a30:	69fa      	ldr	r2, [r7, #28]
 8013a32:	68bb      	ldr	r3, [r7, #8]
 8013a34:	429a      	cmp	r2, r3
 8013a36:	d004      	beq.n	8013a42 <udp_sendto_if_src+0x19e>
    /* free the header pbuf */
    pbuf_free(q);
 8013a38:	69f8      	ldr	r0, [r7, #28]
 8013a3a:	f7f9 ff81 	bl	800d940 <pbuf_free>
    q = NULL;
 8013a3e:	2300      	movs	r3, #0
 8013a40:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 8013a42:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 8013a46:	4618      	mov	r0, r3
 8013a48:	3720      	adds	r7, #32
 8013a4a:	46bd      	mov	sp, r7
 8013a4c:	bd80      	pop	{r7, pc}
 8013a4e:	bf00      	nop
 8013a50:	0801b9a0 	.word	0x0801b9a0
 8013a54:	0801bb8c 	.word	0x0801bb8c
 8013a58:	0801b9f4 	.word	0x0801b9f4
 8013a5c:	0801bbac 	.word	0x0801bbac
 8013a60:	0801bbcc 	.word	0x0801bbcc
 8013a64:	0801bbf0 	.word	0x0801bbf0
 8013a68:	0801bc14 	.word	0x0801bc14
 8013a6c:	0801bc38 	.word	0x0801bc38

08013a70 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8013a70:	b580      	push	{r7, lr}
 8013a72:	b086      	sub	sp, #24
 8013a74:	af00      	add	r7, sp, #0
 8013a76:	60f8      	str	r0, [r7, #12]
 8013a78:	60b9      	str	r1, [r7, #8]
 8013a7a:	4613      	mov	r3, r2
 8013a7c:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8013a7e:	68bb      	ldr	r3, [r7, #8]
 8013a80:	2b00      	cmp	r3, #0
 8013a82:	d101      	bne.n	8013a88 <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 8013a84:	4b39      	ldr	r3, [pc, #228]	; (8013b6c <udp_bind+0xfc>)
 8013a86:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8013a88:	68fb      	ldr	r3, [r7, #12]
 8013a8a:	2b00      	cmp	r3, #0
 8013a8c:	d109      	bne.n	8013aa2 <udp_bind+0x32>
 8013a8e:	4b38      	ldr	r3, [pc, #224]	; (8013b70 <udp_bind+0x100>)
 8013a90:	f240 32b7 	movw	r2, #951	; 0x3b7
 8013a94:	4937      	ldr	r1, [pc, #220]	; (8013b74 <udp_bind+0x104>)
 8013a96:	4838      	ldr	r0, [pc, #224]	; (8013b78 <udp_bind+0x108>)
 8013a98:	f004 fd8c 	bl	80185b4 <iprintf>
 8013a9c:	f06f 030f 	mvn.w	r3, #15
 8013aa0:	e060      	b.n	8013b64 <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 8013aa2:	2300      	movs	r3, #0
 8013aa4:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8013aa6:	4b35      	ldr	r3, [pc, #212]	; (8013b7c <udp_bind+0x10c>)
 8013aa8:	681b      	ldr	r3, [r3, #0]
 8013aaa:	617b      	str	r3, [r7, #20]
 8013aac:	e009      	b.n	8013ac2 <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 8013aae:	68fa      	ldr	r2, [r7, #12]
 8013ab0:	697b      	ldr	r3, [r7, #20]
 8013ab2:	429a      	cmp	r2, r3
 8013ab4:	d102      	bne.n	8013abc <udp_bind+0x4c>
      rebind = 1;
 8013ab6:	2301      	movs	r3, #1
 8013ab8:	74fb      	strb	r3, [r7, #19]
      break;
 8013aba:	e005      	b.n	8013ac8 <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8013abc:	697b      	ldr	r3, [r7, #20]
 8013abe:	68db      	ldr	r3, [r3, #12]
 8013ac0:	617b      	str	r3, [r7, #20]
 8013ac2:	697b      	ldr	r3, [r7, #20]
 8013ac4:	2b00      	cmp	r3, #0
 8013ac6:	d1f2      	bne.n	8013aae <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 8013ac8:	88fb      	ldrh	r3, [r7, #6]
 8013aca:	2b00      	cmp	r3, #0
 8013acc:	d109      	bne.n	8013ae2 <udp_bind+0x72>
    port = udp_new_port();
 8013ace:	f7ff fcc5 	bl	801345c <udp_new_port>
 8013ad2:	4603      	mov	r3, r0
 8013ad4:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 8013ad6:	88fb      	ldrh	r3, [r7, #6]
 8013ad8:	2b00      	cmp	r3, #0
 8013ada:	d12c      	bne.n	8013b36 <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 8013adc:	f06f 0307 	mvn.w	r3, #7
 8013ae0:	e040      	b.n	8013b64 <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8013ae2:	4b26      	ldr	r3, [pc, #152]	; (8013b7c <udp_bind+0x10c>)
 8013ae4:	681b      	ldr	r3, [r3, #0]
 8013ae6:	617b      	str	r3, [r7, #20]
 8013ae8:	e022      	b.n	8013b30 <udp_bind+0xc0>
      if (pcb != ipcb) {
 8013aea:	68fa      	ldr	r2, [r7, #12]
 8013aec:	697b      	ldr	r3, [r7, #20]
 8013aee:	429a      	cmp	r2, r3
 8013af0:	d01b      	beq.n	8013b2a <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 8013af2:	697b      	ldr	r3, [r7, #20]
 8013af4:	8a5b      	ldrh	r3, [r3, #18]
 8013af6:	88fa      	ldrh	r2, [r7, #6]
 8013af8:	429a      	cmp	r2, r3
 8013afa:	d116      	bne.n	8013b2a <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8013afc:	697b      	ldr	r3, [r7, #20]
 8013afe:	681a      	ldr	r2, [r3, #0]
 8013b00:	68bb      	ldr	r3, [r7, #8]
 8013b02:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 8013b04:	429a      	cmp	r2, r3
 8013b06:	d00d      	beq.n	8013b24 <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8013b08:	68bb      	ldr	r3, [r7, #8]
 8013b0a:	2b00      	cmp	r3, #0
 8013b0c:	d00a      	beq.n	8013b24 <udp_bind+0xb4>
 8013b0e:	68bb      	ldr	r3, [r7, #8]
 8013b10:	681b      	ldr	r3, [r3, #0]
 8013b12:	2b00      	cmp	r3, #0
 8013b14:	d006      	beq.n	8013b24 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 8013b16:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8013b18:	2b00      	cmp	r3, #0
 8013b1a:	d003      	beq.n	8013b24 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 8013b1c:	697b      	ldr	r3, [r7, #20]
 8013b1e:	681b      	ldr	r3, [r3, #0]
 8013b20:	2b00      	cmp	r3, #0
 8013b22:	d102      	bne.n	8013b2a <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 8013b24:	f06f 0307 	mvn.w	r3, #7
 8013b28:	e01c      	b.n	8013b64 <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8013b2a:	697b      	ldr	r3, [r7, #20]
 8013b2c:	68db      	ldr	r3, [r3, #12]
 8013b2e:	617b      	str	r3, [r7, #20]
 8013b30:	697b      	ldr	r3, [r7, #20]
 8013b32:	2b00      	cmp	r3, #0
 8013b34:	d1d9      	bne.n	8013aea <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 8013b36:	68bb      	ldr	r3, [r7, #8]
 8013b38:	2b00      	cmp	r3, #0
 8013b3a:	d002      	beq.n	8013b42 <udp_bind+0xd2>
 8013b3c:	68bb      	ldr	r3, [r7, #8]
 8013b3e:	681b      	ldr	r3, [r3, #0]
 8013b40:	e000      	b.n	8013b44 <udp_bind+0xd4>
 8013b42:	2300      	movs	r3, #0
 8013b44:	68fa      	ldr	r2, [r7, #12]
 8013b46:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 8013b48:	68fb      	ldr	r3, [r7, #12]
 8013b4a:	88fa      	ldrh	r2, [r7, #6]
 8013b4c:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 8013b4e:	7cfb      	ldrb	r3, [r7, #19]
 8013b50:	2b00      	cmp	r3, #0
 8013b52:	d106      	bne.n	8013b62 <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 8013b54:	4b09      	ldr	r3, [pc, #36]	; (8013b7c <udp_bind+0x10c>)
 8013b56:	681a      	ldr	r2, [r3, #0]
 8013b58:	68fb      	ldr	r3, [r7, #12]
 8013b5a:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 8013b5c:	4a07      	ldr	r2, [pc, #28]	; (8013b7c <udp_bind+0x10c>)
 8013b5e:	68fb      	ldr	r3, [r7, #12]
 8013b60:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 8013b62:	2300      	movs	r3, #0
}
 8013b64:	4618      	mov	r0, r3
 8013b66:	3718      	adds	r7, #24
 8013b68:	46bd      	mov	sp, r7
 8013b6a:	bd80      	pop	{r7, pc}
 8013b6c:	0801c9ec 	.word	0x0801c9ec
 8013b70:	0801b9a0 	.word	0x0801b9a0
 8013b74:	0801bc68 	.word	0x0801bc68
 8013b78:	0801b9f4 	.word	0x0801b9f4
 8013b7c:	2000be40 	.word	0x2000be40

08013b80 <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8013b80:	b580      	push	{r7, lr}
 8013b82:	b086      	sub	sp, #24
 8013b84:	af00      	add	r7, sp, #0
 8013b86:	60f8      	str	r0, [r7, #12]
 8013b88:	60b9      	str	r1, [r7, #8]
 8013b8a:	4613      	mov	r3, r2
 8013b8c:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 8013b8e:	68fb      	ldr	r3, [r7, #12]
 8013b90:	2b00      	cmp	r3, #0
 8013b92:	d109      	bne.n	8013ba8 <udp_connect+0x28>
 8013b94:	4b2c      	ldr	r3, [pc, #176]	; (8013c48 <udp_connect+0xc8>)
 8013b96:	f240 4235 	movw	r2, #1077	; 0x435
 8013b9a:	492c      	ldr	r1, [pc, #176]	; (8013c4c <udp_connect+0xcc>)
 8013b9c:	482c      	ldr	r0, [pc, #176]	; (8013c50 <udp_connect+0xd0>)
 8013b9e:	f004 fd09 	bl	80185b4 <iprintf>
 8013ba2:	f06f 030f 	mvn.w	r3, #15
 8013ba6:	e04b      	b.n	8013c40 <udp_connect+0xc0>
  LWIP_ERROR("udp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 8013ba8:	68bb      	ldr	r3, [r7, #8]
 8013baa:	2b00      	cmp	r3, #0
 8013bac:	d109      	bne.n	8013bc2 <udp_connect+0x42>
 8013bae:	4b26      	ldr	r3, [pc, #152]	; (8013c48 <udp_connect+0xc8>)
 8013bb0:	f240 4236 	movw	r2, #1078	; 0x436
 8013bb4:	4927      	ldr	r1, [pc, #156]	; (8013c54 <udp_connect+0xd4>)
 8013bb6:	4826      	ldr	r0, [pc, #152]	; (8013c50 <udp_connect+0xd0>)
 8013bb8:	f004 fcfc 	bl	80185b4 <iprintf>
 8013bbc:	f06f 030f 	mvn.w	r3, #15
 8013bc0:	e03e      	b.n	8013c40 <udp_connect+0xc0>

  if (pcb->local_port == 0) {
 8013bc2:	68fb      	ldr	r3, [r7, #12]
 8013bc4:	8a5b      	ldrh	r3, [r3, #18]
 8013bc6:	2b00      	cmp	r3, #0
 8013bc8:	d10f      	bne.n	8013bea <udp_connect+0x6a>
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 8013bca:	68f9      	ldr	r1, [r7, #12]
 8013bcc:	68fb      	ldr	r3, [r7, #12]
 8013bce:	8a5b      	ldrh	r3, [r3, #18]
 8013bd0:	461a      	mov	r2, r3
 8013bd2:	68f8      	ldr	r0, [r7, #12]
 8013bd4:	f7ff ff4c 	bl	8013a70 <udp_bind>
 8013bd8:	4603      	mov	r3, r0
 8013bda:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 8013bdc:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8013be0:	2b00      	cmp	r3, #0
 8013be2:	d002      	beq.n	8013bea <udp_connect+0x6a>
      return err;
 8013be4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8013be8:	e02a      	b.n	8013c40 <udp_connect+0xc0>
    }
  }

  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 8013bea:	68bb      	ldr	r3, [r7, #8]
 8013bec:	2b00      	cmp	r3, #0
 8013bee:	d002      	beq.n	8013bf6 <udp_connect+0x76>
 8013bf0:	68bb      	ldr	r3, [r7, #8]
 8013bf2:	681b      	ldr	r3, [r3, #0]
 8013bf4:	e000      	b.n	8013bf8 <udp_connect+0x78>
 8013bf6:	2300      	movs	r3, #0
 8013bf8:	68fa      	ldr	r2, [r7, #12]
 8013bfa:	6053      	str	r3, [r2, #4]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNKNOWN)) {
    ip6_addr_select_zone(ip_2_ip6(&pcb->remote_ip), ip_2_ip6(&pcb->local_ip));
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  pcb->remote_port = port;
 8013bfc:	68fb      	ldr	r3, [r7, #12]
 8013bfe:	88fa      	ldrh	r2, [r7, #6]
 8013c00:	829a      	strh	r2, [r3, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 8013c02:	68fb      	ldr	r3, [r7, #12]
 8013c04:	7c1b      	ldrb	r3, [r3, #16]
 8013c06:	f043 0304 	orr.w	r3, r3, #4
 8013c0a:	b2da      	uxtb	r2, r3
 8013c0c:	68fb      	ldr	r3, [r7, #12]
 8013c0e:	741a      	strb	r2, [r3, #16]
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                          pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8013c10:	4b11      	ldr	r3, [pc, #68]	; (8013c58 <udp_connect+0xd8>)
 8013c12:	681b      	ldr	r3, [r3, #0]
 8013c14:	617b      	str	r3, [r7, #20]
 8013c16:	e008      	b.n	8013c2a <udp_connect+0xaa>
    if (pcb == ipcb) {
 8013c18:	68fa      	ldr	r2, [r7, #12]
 8013c1a:	697b      	ldr	r3, [r7, #20]
 8013c1c:	429a      	cmp	r2, r3
 8013c1e:	d101      	bne.n	8013c24 <udp_connect+0xa4>
      /* already on the list, just return */
      return ERR_OK;
 8013c20:	2300      	movs	r3, #0
 8013c22:	e00d      	b.n	8013c40 <udp_connect+0xc0>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8013c24:	697b      	ldr	r3, [r7, #20]
 8013c26:	68db      	ldr	r3, [r3, #12]
 8013c28:	617b      	str	r3, [r7, #20]
 8013c2a:	697b      	ldr	r3, [r7, #20]
 8013c2c:	2b00      	cmp	r3, #0
 8013c2e:	d1f3      	bne.n	8013c18 <udp_connect+0x98>
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
 8013c30:	4b09      	ldr	r3, [pc, #36]	; (8013c58 <udp_connect+0xd8>)
 8013c32:	681a      	ldr	r2, [r3, #0]
 8013c34:	68fb      	ldr	r3, [r7, #12]
 8013c36:	60da      	str	r2, [r3, #12]
  udp_pcbs = pcb;
 8013c38:	4a07      	ldr	r2, [pc, #28]	; (8013c58 <udp_connect+0xd8>)
 8013c3a:	68fb      	ldr	r3, [r7, #12]
 8013c3c:	6013      	str	r3, [r2, #0]
  return ERR_OK;
 8013c3e:	2300      	movs	r3, #0
}
 8013c40:	4618      	mov	r0, r3
 8013c42:	3718      	adds	r7, #24
 8013c44:	46bd      	mov	sp, r7
 8013c46:	bd80      	pop	{r7, pc}
 8013c48:	0801b9a0 	.word	0x0801b9a0
 8013c4c:	0801bc80 	.word	0x0801bc80
 8013c50:	0801b9f4 	.word	0x0801b9f4
 8013c54:	0801bc9c 	.word	0x0801bc9c
 8013c58:	2000be40 	.word	0x2000be40

08013c5c <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 8013c5c:	b580      	push	{r7, lr}
 8013c5e:	b084      	sub	sp, #16
 8013c60:	af00      	add	r7, sp, #0
 8013c62:	60f8      	str	r0, [r7, #12]
 8013c64:	60b9      	str	r1, [r7, #8]
 8013c66:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 8013c68:	68fb      	ldr	r3, [r7, #12]
 8013c6a:	2b00      	cmp	r3, #0
 8013c6c:	d107      	bne.n	8013c7e <udp_recv+0x22>
 8013c6e:	4b08      	ldr	r3, [pc, #32]	; (8013c90 <udp_recv+0x34>)
 8013c70:	f240 428a 	movw	r2, #1162	; 0x48a
 8013c74:	4907      	ldr	r1, [pc, #28]	; (8013c94 <udp_recv+0x38>)
 8013c76:	4808      	ldr	r0, [pc, #32]	; (8013c98 <udp_recv+0x3c>)
 8013c78:	f004 fc9c 	bl	80185b4 <iprintf>
 8013c7c:	e005      	b.n	8013c8a <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 8013c7e:	68fb      	ldr	r3, [r7, #12]
 8013c80:	68ba      	ldr	r2, [r7, #8]
 8013c82:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 8013c84:	68fb      	ldr	r3, [r7, #12]
 8013c86:	687a      	ldr	r2, [r7, #4]
 8013c88:	61da      	str	r2, [r3, #28]
}
 8013c8a:	3710      	adds	r7, #16
 8013c8c:	46bd      	mov	sp, r7
 8013c8e:	bd80      	pop	{r7, pc}
 8013c90:	0801b9a0 	.word	0x0801b9a0
 8013c94:	0801bcd4 	.word	0x0801bcd4
 8013c98:	0801b9f4 	.word	0x0801b9f4

08013c9c <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 8013c9c:	b580      	push	{r7, lr}
 8013c9e:	b084      	sub	sp, #16
 8013ca0:	af00      	add	r7, sp, #0
 8013ca2:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 8013ca4:	687b      	ldr	r3, [r7, #4]
 8013ca6:	2b00      	cmp	r3, #0
 8013ca8:	d107      	bne.n	8013cba <udp_remove+0x1e>
 8013caa:	4b19      	ldr	r3, [pc, #100]	; (8013d10 <udp_remove+0x74>)
 8013cac:	f240 42a1 	movw	r2, #1185	; 0x4a1
 8013cb0:	4918      	ldr	r1, [pc, #96]	; (8013d14 <udp_remove+0x78>)
 8013cb2:	4819      	ldr	r0, [pc, #100]	; (8013d18 <udp_remove+0x7c>)
 8013cb4:	f004 fc7e 	bl	80185b4 <iprintf>
 8013cb8:	e026      	b.n	8013d08 <udp_remove+0x6c>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 8013cba:	4b18      	ldr	r3, [pc, #96]	; (8013d1c <udp_remove+0x80>)
 8013cbc:	681b      	ldr	r3, [r3, #0]
 8013cbe:	687a      	ldr	r2, [r7, #4]
 8013cc0:	429a      	cmp	r2, r3
 8013cc2:	d105      	bne.n	8013cd0 <udp_remove+0x34>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 8013cc4:	4b15      	ldr	r3, [pc, #84]	; (8013d1c <udp_remove+0x80>)
 8013cc6:	681b      	ldr	r3, [r3, #0]
 8013cc8:	68db      	ldr	r3, [r3, #12]
 8013cca:	4a14      	ldr	r2, [pc, #80]	; (8013d1c <udp_remove+0x80>)
 8013ccc:	6013      	str	r3, [r2, #0]
 8013cce:	e017      	b.n	8013d00 <udp_remove+0x64>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8013cd0:	4b12      	ldr	r3, [pc, #72]	; (8013d1c <udp_remove+0x80>)
 8013cd2:	681b      	ldr	r3, [r3, #0]
 8013cd4:	60fb      	str	r3, [r7, #12]
 8013cd6:	e010      	b.n	8013cfa <udp_remove+0x5e>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 8013cd8:	68fb      	ldr	r3, [r7, #12]
 8013cda:	68db      	ldr	r3, [r3, #12]
 8013cdc:	2b00      	cmp	r3, #0
 8013cde:	d009      	beq.n	8013cf4 <udp_remove+0x58>
 8013ce0:	68fb      	ldr	r3, [r7, #12]
 8013ce2:	68db      	ldr	r3, [r3, #12]
 8013ce4:	687a      	ldr	r2, [r7, #4]
 8013ce6:	429a      	cmp	r2, r3
 8013ce8:	d104      	bne.n	8013cf4 <udp_remove+0x58>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 8013cea:	687b      	ldr	r3, [r7, #4]
 8013cec:	68da      	ldr	r2, [r3, #12]
 8013cee:	68fb      	ldr	r3, [r7, #12]
 8013cf0:	60da      	str	r2, [r3, #12]
        break;
 8013cf2:	e005      	b.n	8013d00 <udp_remove+0x64>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8013cf4:	68fb      	ldr	r3, [r7, #12]
 8013cf6:	68db      	ldr	r3, [r3, #12]
 8013cf8:	60fb      	str	r3, [r7, #12]
 8013cfa:	68fb      	ldr	r3, [r7, #12]
 8013cfc:	2b00      	cmp	r3, #0
 8013cfe:	d1eb      	bne.n	8013cd8 <udp_remove+0x3c>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 8013d00:	6879      	ldr	r1, [r7, #4]
 8013d02:	2000      	movs	r0, #0
 8013d04:	f7f8 ff6c 	bl	800cbe0 <memp_free>
}
 8013d08:	3710      	adds	r7, #16
 8013d0a:	46bd      	mov	sp, r7
 8013d0c:	bd80      	pop	{r7, pc}
 8013d0e:	bf00      	nop
 8013d10:	0801b9a0 	.word	0x0801b9a0
 8013d14:	0801bcec 	.word	0x0801bcec
 8013d18:	0801b9f4 	.word	0x0801b9f4
 8013d1c:	2000be40 	.word	0x2000be40

08013d20 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 8013d20:	b580      	push	{r7, lr}
 8013d22:	b082      	sub	sp, #8
 8013d24:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 8013d26:	2000      	movs	r0, #0
 8013d28:	f7f8 ff08 	bl	800cb3c <memp_malloc>
 8013d2c:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 8013d2e:	687b      	ldr	r3, [r7, #4]
 8013d30:	2b00      	cmp	r3, #0
 8013d32:	d007      	beq.n	8013d44 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 8013d34:	2220      	movs	r2, #32
 8013d36:	2100      	movs	r1, #0
 8013d38:	6878      	ldr	r0, [r7, #4]
 8013d3a:	f004 fbd8 	bl	80184ee <memset>
    pcb->ttl = UDP_TTL;
 8013d3e:	687b      	ldr	r3, [r7, #4]
 8013d40:	22ff      	movs	r2, #255	; 0xff
 8013d42:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 8013d44:	687b      	ldr	r3, [r7, #4]
}
 8013d46:	4618      	mov	r0, r3
 8013d48:	3708      	adds	r7, #8
 8013d4a:	46bd      	mov	sp, r7
 8013d4c:	bd80      	pop	{r7, pc}
	...

08013d50 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8013d50:	b480      	push	{r7}
 8013d52:	b085      	sub	sp, #20
 8013d54:	af00      	add	r7, sp, #0
 8013d56:	6078      	str	r0, [r7, #4]
 8013d58:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 8013d5a:	687b      	ldr	r3, [r7, #4]
 8013d5c:	2b00      	cmp	r3, #0
 8013d5e:	d01e      	beq.n	8013d9e <udp_netif_ip_addr_changed+0x4e>
 8013d60:	687b      	ldr	r3, [r7, #4]
 8013d62:	681b      	ldr	r3, [r3, #0]
 8013d64:	2b00      	cmp	r3, #0
 8013d66:	d01a      	beq.n	8013d9e <udp_netif_ip_addr_changed+0x4e>
 8013d68:	683b      	ldr	r3, [r7, #0]
 8013d6a:	2b00      	cmp	r3, #0
 8013d6c:	d017      	beq.n	8013d9e <udp_netif_ip_addr_changed+0x4e>
 8013d6e:	683b      	ldr	r3, [r7, #0]
 8013d70:	681b      	ldr	r3, [r3, #0]
 8013d72:	2b00      	cmp	r3, #0
 8013d74:	d013      	beq.n	8013d9e <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8013d76:	4b0d      	ldr	r3, [pc, #52]	; (8013dac <udp_netif_ip_addr_changed+0x5c>)
 8013d78:	681b      	ldr	r3, [r3, #0]
 8013d7a:	60fb      	str	r3, [r7, #12]
 8013d7c:	e00c      	b.n	8013d98 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 8013d7e:	68fb      	ldr	r3, [r7, #12]
 8013d80:	681a      	ldr	r2, [r3, #0]
 8013d82:	687b      	ldr	r3, [r7, #4]
 8013d84:	681b      	ldr	r3, [r3, #0]
 8013d86:	429a      	cmp	r2, r3
 8013d88:	d103      	bne.n	8013d92 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 8013d8a:	683b      	ldr	r3, [r7, #0]
 8013d8c:	681a      	ldr	r2, [r3, #0]
 8013d8e:	68fb      	ldr	r3, [r7, #12]
 8013d90:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8013d92:	68fb      	ldr	r3, [r7, #12]
 8013d94:	68db      	ldr	r3, [r3, #12]
 8013d96:	60fb      	str	r3, [r7, #12]
 8013d98:	68fb      	ldr	r3, [r7, #12]
 8013d9a:	2b00      	cmp	r3, #0
 8013d9c:	d1ef      	bne.n	8013d7e <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 8013d9e:	bf00      	nop
 8013da0:	3714      	adds	r7, #20
 8013da2:	46bd      	mov	sp, r7
 8013da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013da8:	4770      	bx	lr
 8013daa:	bf00      	nop
 8013dac:	2000be40 	.word	0x2000be40

08013db0 <dhcp_inc_pcb_refcount>:
static void dhcp_option_trailer(u16_t options_out_len, u8_t *options, struct pbuf *p_out);

/** Ensure DHCP PCB is allocated and bound */
static err_t
dhcp_inc_pcb_refcount(void)
{
 8013db0:	b580      	push	{r7, lr}
 8013db2:	af00      	add	r7, sp, #0
  if (dhcp_pcb_refcount == 0) {
 8013db4:	4b20      	ldr	r3, [pc, #128]	; (8013e38 <dhcp_inc_pcb_refcount+0x88>)
 8013db6:	781b      	ldrb	r3, [r3, #0]
 8013db8:	2b00      	cmp	r3, #0
 8013dba:	d133      	bne.n	8013e24 <dhcp_inc_pcb_refcount+0x74>
    LWIP_ASSERT("dhcp_inc_pcb_refcount(): memory leak", dhcp_pcb == NULL);
 8013dbc:	4b1f      	ldr	r3, [pc, #124]	; (8013e3c <dhcp_inc_pcb_refcount+0x8c>)
 8013dbe:	681b      	ldr	r3, [r3, #0]
 8013dc0:	2b00      	cmp	r3, #0
 8013dc2:	d005      	beq.n	8013dd0 <dhcp_inc_pcb_refcount+0x20>
 8013dc4:	4b1e      	ldr	r3, [pc, #120]	; (8013e40 <dhcp_inc_pcb_refcount+0x90>)
 8013dc6:	22e5      	movs	r2, #229	; 0xe5
 8013dc8:	491e      	ldr	r1, [pc, #120]	; (8013e44 <dhcp_inc_pcb_refcount+0x94>)
 8013dca:	481f      	ldr	r0, [pc, #124]	; (8013e48 <dhcp_inc_pcb_refcount+0x98>)
 8013dcc:	f004 fbf2 	bl	80185b4 <iprintf>

    /* allocate UDP PCB */
    dhcp_pcb = udp_new();
 8013dd0:	f7ff ffa6 	bl	8013d20 <udp_new>
 8013dd4:	4603      	mov	r3, r0
 8013dd6:	4a19      	ldr	r2, [pc, #100]	; (8013e3c <dhcp_inc_pcb_refcount+0x8c>)
 8013dd8:	6013      	str	r3, [r2, #0]

    if (dhcp_pcb == NULL) {
 8013dda:	4b18      	ldr	r3, [pc, #96]	; (8013e3c <dhcp_inc_pcb_refcount+0x8c>)
 8013ddc:	681b      	ldr	r3, [r3, #0]
 8013dde:	2b00      	cmp	r3, #0
 8013de0:	d102      	bne.n	8013de8 <dhcp_inc_pcb_refcount+0x38>
      return ERR_MEM;
 8013de2:	f04f 33ff 	mov.w	r3, #4294967295
 8013de6:	e024      	b.n	8013e32 <dhcp_inc_pcb_refcount+0x82>
    }

    ip_set_option(dhcp_pcb, SOF_BROADCAST);
 8013de8:	4b14      	ldr	r3, [pc, #80]	; (8013e3c <dhcp_inc_pcb_refcount+0x8c>)
 8013dea:	681b      	ldr	r3, [r3, #0]
 8013dec:	7a5a      	ldrb	r2, [r3, #9]
 8013dee:	4b13      	ldr	r3, [pc, #76]	; (8013e3c <dhcp_inc_pcb_refcount+0x8c>)
 8013df0:	681b      	ldr	r3, [r3, #0]
 8013df2:	f042 0220 	orr.w	r2, r2, #32
 8013df6:	b2d2      	uxtb	r2, r2
 8013df8:	725a      	strb	r2, [r3, #9]

    /* set up local and remote port for the pcb -> listen on all interfaces on all src/dest IPs */
    udp_bind(dhcp_pcb, IP4_ADDR_ANY, LWIP_IANA_PORT_DHCP_CLIENT);
 8013dfa:	4b10      	ldr	r3, [pc, #64]	; (8013e3c <dhcp_inc_pcb_refcount+0x8c>)
 8013dfc:	681b      	ldr	r3, [r3, #0]
 8013dfe:	2244      	movs	r2, #68	; 0x44
 8013e00:	4912      	ldr	r1, [pc, #72]	; (8013e4c <dhcp_inc_pcb_refcount+0x9c>)
 8013e02:	4618      	mov	r0, r3
 8013e04:	f7ff fe34 	bl	8013a70 <udp_bind>
    udp_connect(dhcp_pcb, IP4_ADDR_ANY, LWIP_IANA_PORT_DHCP_SERVER);
 8013e08:	4b0c      	ldr	r3, [pc, #48]	; (8013e3c <dhcp_inc_pcb_refcount+0x8c>)
 8013e0a:	681b      	ldr	r3, [r3, #0]
 8013e0c:	2243      	movs	r2, #67	; 0x43
 8013e0e:	490f      	ldr	r1, [pc, #60]	; (8013e4c <dhcp_inc_pcb_refcount+0x9c>)
 8013e10:	4618      	mov	r0, r3
 8013e12:	f7ff feb5 	bl	8013b80 <udp_connect>
    udp_recv(dhcp_pcb, dhcp_recv, NULL);
 8013e16:	4b09      	ldr	r3, [pc, #36]	; (8013e3c <dhcp_inc_pcb_refcount+0x8c>)
 8013e18:	681b      	ldr	r3, [r3, #0]
 8013e1a:	2200      	movs	r2, #0
 8013e1c:	490c      	ldr	r1, [pc, #48]	; (8013e50 <dhcp_inc_pcb_refcount+0xa0>)
 8013e1e:	4618      	mov	r0, r3
 8013e20:	f7ff ff1c 	bl	8013c5c <udp_recv>
  }

  dhcp_pcb_refcount++;
 8013e24:	4b04      	ldr	r3, [pc, #16]	; (8013e38 <dhcp_inc_pcb_refcount+0x88>)
 8013e26:	781b      	ldrb	r3, [r3, #0]
 8013e28:	3301      	adds	r3, #1
 8013e2a:	b2da      	uxtb	r2, r3
 8013e2c:	4b02      	ldr	r3, [pc, #8]	; (8013e38 <dhcp_inc_pcb_refcount+0x88>)
 8013e2e:	701a      	strb	r2, [r3, #0]

  return ERR_OK;
 8013e30:	2300      	movs	r3, #0
}
 8013e32:	4618      	mov	r0, r3
 8013e34:	bd80      	pop	{r7, pc}
 8013e36:	bf00      	nop
 8013e38:	20004b58 	.word	0x20004b58
 8013e3c:	20004b54 	.word	0x20004b54
 8013e40:	0801bd04 	.word	0x0801bd04
 8013e44:	0801bd3c 	.word	0x0801bd3c
 8013e48:	0801bd64 	.word	0x0801bd64
 8013e4c:	0801c9ec 	.word	0x0801c9ec
 8013e50:	080156e5 	.word	0x080156e5

08013e54 <dhcp_dec_pcb_refcount>:

/** Free DHCP PCB if the last netif stops using it */
static void
dhcp_dec_pcb_refcount(void)
{
 8013e54:	b580      	push	{r7, lr}
 8013e56:	af00      	add	r7, sp, #0
  LWIP_ASSERT("dhcp_pcb_refcount(): refcount error", (dhcp_pcb_refcount > 0));
 8013e58:	4b0e      	ldr	r3, [pc, #56]	; (8013e94 <dhcp_dec_pcb_refcount+0x40>)
 8013e5a:	781b      	ldrb	r3, [r3, #0]
 8013e5c:	2b00      	cmp	r3, #0
 8013e5e:	d105      	bne.n	8013e6c <dhcp_dec_pcb_refcount+0x18>
 8013e60:	4b0d      	ldr	r3, [pc, #52]	; (8013e98 <dhcp_dec_pcb_refcount+0x44>)
 8013e62:	22ff      	movs	r2, #255	; 0xff
 8013e64:	490d      	ldr	r1, [pc, #52]	; (8013e9c <dhcp_dec_pcb_refcount+0x48>)
 8013e66:	480e      	ldr	r0, [pc, #56]	; (8013ea0 <dhcp_dec_pcb_refcount+0x4c>)
 8013e68:	f004 fba4 	bl	80185b4 <iprintf>
  dhcp_pcb_refcount--;
 8013e6c:	4b09      	ldr	r3, [pc, #36]	; (8013e94 <dhcp_dec_pcb_refcount+0x40>)
 8013e6e:	781b      	ldrb	r3, [r3, #0]
 8013e70:	3b01      	subs	r3, #1
 8013e72:	b2da      	uxtb	r2, r3
 8013e74:	4b07      	ldr	r3, [pc, #28]	; (8013e94 <dhcp_dec_pcb_refcount+0x40>)
 8013e76:	701a      	strb	r2, [r3, #0]

  if (dhcp_pcb_refcount == 0) {
 8013e78:	4b06      	ldr	r3, [pc, #24]	; (8013e94 <dhcp_dec_pcb_refcount+0x40>)
 8013e7a:	781b      	ldrb	r3, [r3, #0]
 8013e7c:	2b00      	cmp	r3, #0
 8013e7e:	d107      	bne.n	8013e90 <dhcp_dec_pcb_refcount+0x3c>
    udp_remove(dhcp_pcb);
 8013e80:	4b08      	ldr	r3, [pc, #32]	; (8013ea4 <dhcp_dec_pcb_refcount+0x50>)
 8013e82:	681b      	ldr	r3, [r3, #0]
 8013e84:	4618      	mov	r0, r3
 8013e86:	f7ff ff09 	bl	8013c9c <udp_remove>
    dhcp_pcb = NULL;
 8013e8a:	4b06      	ldr	r3, [pc, #24]	; (8013ea4 <dhcp_dec_pcb_refcount+0x50>)
 8013e8c:	2200      	movs	r2, #0
 8013e8e:	601a      	str	r2, [r3, #0]
  }
}
 8013e90:	bf00      	nop
 8013e92:	bd80      	pop	{r7, pc}
 8013e94:	20004b58 	.word	0x20004b58
 8013e98:	0801bd04 	.word	0x0801bd04
 8013e9c:	0801bd8c 	.word	0x0801bd8c
 8013ea0:	0801bd64 	.word	0x0801bd64
 8013ea4:	20004b54 	.word	0x20004b54

08013ea8 <dhcp_handle_nak>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_handle_nak(struct netif *netif)
{
 8013ea8:	b580      	push	{r7, lr}
 8013eaa:	b084      	sub	sp, #16
 8013eac:	af00      	add	r7, sp, #0
 8013eae:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8013eb0:	687b      	ldr	r3, [r7, #4]
 8013eb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013eb4:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_handle_nak(netif=%p) %c%c%"U16_F"\n",
              (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));
  /* Change to a defined state - set this before assigning the address
     to ensure the callback can use dhcp_supplied_address() */
  dhcp_set_state(dhcp, DHCP_STATE_BACKING_OFF);
 8013eb6:	210c      	movs	r1, #12
 8013eb8:	68f8      	ldr	r0, [r7, #12]
 8013eba:	f001 f855 	bl	8014f68 <dhcp_set_state>
  /* remove IP address from interface (must no longer be used, as per RFC2131) */
  netif_set_addr(netif, IP4_ADDR_ANY4, IP4_ADDR_ANY4, IP4_ADDR_ANY4);
 8013ebe:	4b06      	ldr	r3, [pc, #24]	; (8013ed8 <dhcp_handle_nak+0x30>)
 8013ec0:	4a05      	ldr	r2, [pc, #20]	; (8013ed8 <dhcp_handle_nak+0x30>)
 8013ec2:	4905      	ldr	r1, [pc, #20]	; (8013ed8 <dhcp_handle_nak+0x30>)
 8013ec4:	6878      	ldr	r0, [r7, #4]
 8013ec6:	f7f9 f82d 	bl	800cf24 <netif_set_addr>
  /* We can immediately restart discovery */
  dhcp_discover(netif);
 8013eca:	6878      	ldr	r0, [r7, #4]
 8013ecc:	f000 fc48 	bl	8014760 <dhcp_discover>
}
 8013ed0:	bf00      	nop
 8013ed2:	3710      	adds	r7, #16
 8013ed4:	46bd      	mov	sp, r7
 8013ed6:	bd80      	pop	{r7, pc}
 8013ed8:	0801c9ec 	.word	0x0801c9ec

08013edc <dhcp_check>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_check(struct netif *netif)
{
 8013edc:	b580      	push	{r7, lr}
 8013ede:	b084      	sub	sp, #16
 8013ee0:	af00      	add	r7, sp, #0
 8013ee2:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8013ee4:	687b      	ldr	r3, [r7, #4]
 8013ee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013ee8:	60fb      	str	r3, [r7, #12]
  err_t result;
  u16_t msecs;
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_check(netif=%p) %c%c\n", (void *)netif, (s16_t)netif->name[0],
              (s16_t)netif->name[1]));
  dhcp_set_state(dhcp, DHCP_STATE_CHECKING);
 8013eea:	2108      	movs	r1, #8
 8013eec:	68f8      	ldr	r0, [r7, #12]
 8013eee:	f001 f83b 	bl	8014f68 <dhcp_set_state>
  /* create an ARP query for the offered IP address, expecting that no host
     responds, as the IP address should not be in use. */
  result = etharp_query(netif, &dhcp->offered_ip_addr, NULL);
 8013ef2:	68fb      	ldr	r3, [r7, #12]
 8013ef4:	331c      	adds	r3, #28
 8013ef6:	2200      	movs	r2, #0
 8013ef8:	4619      	mov	r1, r3
 8013efa:	6878      	ldr	r0, [r7, #4]
 8013efc:	f002 fb3c 	bl	8016578 <etharp_query>
 8013f00:	4603      	mov	r3, r0
 8013f02:	72fb      	strb	r3, [r7, #11]
  if (result != ERR_OK) {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("dhcp_check: could not perform ARP query\n"));
  }
  if (dhcp->tries < 255) {
 8013f04:	68fb      	ldr	r3, [r7, #12]
 8013f06:	799b      	ldrb	r3, [r3, #6]
 8013f08:	2bff      	cmp	r3, #255	; 0xff
 8013f0a:	d005      	beq.n	8013f18 <dhcp_check+0x3c>
    dhcp->tries++;
 8013f0c:	68fb      	ldr	r3, [r7, #12]
 8013f0e:	799b      	ldrb	r3, [r3, #6]
 8013f10:	3301      	adds	r3, #1
 8013f12:	b2da      	uxtb	r2, r3
 8013f14:	68fb      	ldr	r3, [r7, #12]
 8013f16:	719a      	strb	r2, [r3, #6]
  }
  msecs = 500;
 8013f18:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8013f1c:	813b      	strh	r3, [r7, #8]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8013f1e:	893b      	ldrh	r3, [r7, #8]
 8013f20:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 8013f24:	4a06      	ldr	r2, [pc, #24]	; (8013f40 <dhcp_check+0x64>)
 8013f26:	fb82 1203 	smull	r1, r2, r2, r3
 8013f2a:	1152      	asrs	r2, r2, #5
 8013f2c:	17db      	asrs	r3, r3, #31
 8013f2e:	1ad3      	subs	r3, r2, r3
 8013f30:	b29a      	uxth	r2, r3
 8013f32:	68fb      	ldr	r3, [r7, #12]
 8013f34:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_check(): set request timeout %"U16_F" msecs\n", msecs));
}
 8013f36:	bf00      	nop
 8013f38:	3710      	adds	r7, #16
 8013f3a:	46bd      	mov	sp, r7
 8013f3c:	bd80      	pop	{r7, pc}
 8013f3e:	bf00      	nop
 8013f40:	10624dd3 	.word	0x10624dd3

08013f44 <dhcp_handle_offer>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_handle_offer(struct netif *netif, struct dhcp_msg *msg_in)
{
 8013f44:	b580      	push	{r7, lr}
 8013f46:	b084      	sub	sp, #16
 8013f48:	af00      	add	r7, sp, #0
 8013f4a:	6078      	str	r0, [r7, #4]
 8013f4c:	6039      	str	r1, [r7, #0]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8013f4e:	687b      	ldr	r3, [r7, #4]
 8013f50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013f52:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_handle_offer(netif=%p) %c%c%"U16_F"\n",
              (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));
  /* obtain the server address */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SERVER_ID)) {
 8013f54:	4b0c      	ldr	r3, [pc, #48]	; (8013f88 <dhcp_handle_offer+0x44>)
 8013f56:	789b      	ldrb	r3, [r3, #2]
 8013f58:	2b00      	cmp	r3, #0
 8013f5a:	d011      	beq.n	8013f80 <dhcp_handle_offer+0x3c>
    dhcp->request_timeout = 0; /* stop timer */
 8013f5c:	68fb      	ldr	r3, [r7, #12]
 8013f5e:	2200      	movs	r2, #0
 8013f60:	811a      	strh	r2, [r3, #8]

    ip_addr_set_ip4_u32(&dhcp->server_ip_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SERVER_ID)));
 8013f62:	4b0a      	ldr	r3, [pc, #40]	; (8013f8c <dhcp_handle_offer+0x48>)
 8013f64:	689b      	ldr	r3, [r3, #8]
 8013f66:	4618      	mov	r0, r3
 8013f68:	f7f8 f947 	bl	800c1fa <lwip_htonl>
 8013f6c:	4602      	mov	r2, r0
 8013f6e:	68fb      	ldr	r3, [r7, #12]
 8013f70:	619a      	str	r2, [r3, #24]
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_handle_offer(): server 0x%08"X32_F"\n",
                ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
    /* remember offered address */
    ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 8013f72:	683b      	ldr	r3, [r7, #0]
 8013f74:	691a      	ldr	r2, [r3, #16]
 8013f76:	68fb      	ldr	r3, [r7, #12]
 8013f78:	61da      	str	r2, [r3, #28]
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_handle_offer(): offer for 0x%08"X32_F"\n",
                ip4_addr_get_u32(&dhcp->offered_ip_addr)));

    dhcp_select(netif);
 8013f7a:	6878      	ldr	r0, [r7, #4]
 8013f7c:	f000 f808 	bl	8013f90 <dhcp_select>
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("dhcp_handle_offer(netif=%p) did not get server ID!\n", (void *)netif));
  }
}
 8013f80:	bf00      	nop
 8013f82:	3710      	adds	r7, #16
 8013f84:	46bd      	mov	sp, r7
 8013f86:	bd80      	pop	{r7, pc}
 8013f88:	2000be44 	.word	0x2000be44
 8013f8c:	2000be4c 	.word	0x2000be4c

08013f90 <dhcp_select>:
 * @param netif the netif under DHCP control
 * @return lwIP specific error (see error.h)
 */
static err_t
dhcp_select(struct netif *netif)
{
 8013f90:	b5b0      	push	{r4, r5, r7, lr}
 8013f92:	b08a      	sub	sp, #40	; 0x28
 8013f94:	af02      	add	r7, sp, #8
 8013f96:	6078      	str	r0, [r7, #4]
  u16_t msecs;
  u8_t i;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_ERROR("dhcp_select: netif != NULL", (netif != NULL), return ERR_ARG;);
 8013f98:	687b      	ldr	r3, [r7, #4]
 8013f9a:	2b00      	cmp	r3, #0
 8013f9c:	d109      	bne.n	8013fb2 <dhcp_select+0x22>
 8013f9e:	4b71      	ldr	r3, [pc, #452]	; (8014164 <dhcp_select+0x1d4>)
 8013fa0:	f240 1277 	movw	r2, #375	; 0x177
 8013fa4:	4970      	ldr	r1, [pc, #448]	; (8014168 <dhcp_select+0x1d8>)
 8013fa6:	4871      	ldr	r0, [pc, #452]	; (801416c <dhcp_select+0x1dc>)
 8013fa8:	f004 fb04 	bl	80185b4 <iprintf>
 8013fac:	f06f 030f 	mvn.w	r3, #15
 8013fb0:	e0d3      	b.n	801415a <dhcp_select+0x1ca>
  dhcp = netif_dhcp_data(netif);
 8013fb2:	687b      	ldr	r3, [r7, #4]
 8013fb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013fb6:	61bb      	str	r3, [r7, #24]
  LWIP_ERROR("dhcp_select: dhcp != NULL", (dhcp != NULL), return ERR_VAL;);
 8013fb8:	69bb      	ldr	r3, [r7, #24]
 8013fba:	2b00      	cmp	r3, #0
 8013fbc:	d109      	bne.n	8013fd2 <dhcp_select+0x42>
 8013fbe:	4b69      	ldr	r3, [pc, #420]	; (8014164 <dhcp_select+0x1d4>)
 8013fc0:	f240 1279 	movw	r2, #377	; 0x179
 8013fc4:	496a      	ldr	r1, [pc, #424]	; (8014170 <dhcp_select+0x1e0>)
 8013fc6:	4869      	ldr	r0, [pc, #420]	; (801416c <dhcp_select+0x1dc>)
 8013fc8:	f004 faf4 	bl	80185b4 <iprintf>
 8013fcc:	f06f 0305 	mvn.w	r3, #5
 8013fd0:	e0c3      	b.n	801415a <dhcp_select+0x1ca>

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_select(netif=%p) %c%c%"U16_F"\n", (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));
  dhcp_set_state(dhcp, DHCP_STATE_REQUESTING);
 8013fd2:	2101      	movs	r1, #1
 8013fd4:	69b8      	ldr	r0, [r7, #24]
 8013fd6:	f000 ffc7 	bl	8014f68 <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 8013fda:	f107 030c 	add.w	r3, r7, #12
 8013fde:	2203      	movs	r2, #3
 8013fe0:	69b9      	ldr	r1, [r7, #24]
 8013fe2:	6878      	ldr	r0, [r7, #4]
 8013fe4:	f001 fc4c 	bl	8015880 <dhcp_create_msg>
 8013fe8:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 8013fea:	697b      	ldr	r3, [r7, #20]
 8013fec:	2b00      	cmp	r3, #0
 8013fee:	f000 8085 	beq.w	80140fc <dhcp_select+0x16c>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 8013ff2:	697b      	ldr	r3, [r7, #20]
 8013ff4:	685b      	ldr	r3, [r3, #4]
 8013ff6:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8013ff8:	89b8      	ldrh	r0, [r7, #12]
 8013ffa:	693b      	ldr	r3, [r7, #16]
 8013ffc:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8014000:	2302      	movs	r3, #2
 8014002:	2239      	movs	r2, #57	; 0x39
 8014004:	f000 ffca 	bl	8014f9c <dhcp_option>
 8014008:	4603      	mov	r3, r0
 801400a:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 801400c:	89b8      	ldrh	r0, [r7, #12]
 801400e:	693b      	ldr	r3, [r7, #16]
 8014010:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8014014:	687b      	ldr	r3, [r7, #4]
 8014016:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8014018:	461a      	mov	r2, r3
 801401a:	f001 f819 	bl	8015050 <dhcp_option_short>
 801401e:	4603      	mov	r3, r0
 8014020:	81bb      	strh	r3, [r7, #12]

    /* MUST request the offered IP address */
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 8014022:	89b8      	ldrh	r0, [r7, #12]
 8014024:	693b      	ldr	r3, [r7, #16]
 8014026:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 801402a:	2304      	movs	r3, #4
 801402c:	2232      	movs	r2, #50	; 0x32
 801402e:	f000 ffb5 	bl	8014f9c <dhcp_option>
 8014032:	4603      	mov	r3, r0
 8014034:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 8014036:	89bc      	ldrh	r4, [r7, #12]
 8014038:	693b      	ldr	r3, [r7, #16]
 801403a:	f103 05f0 	add.w	r5, r3, #240	; 0xf0
 801403e:	69bb      	ldr	r3, [r7, #24]
 8014040:	69db      	ldr	r3, [r3, #28]
 8014042:	4618      	mov	r0, r3
 8014044:	f7f8 f8d9 	bl	800c1fa <lwip_htonl>
 8014048:	4603      	mov	r3, r0
 801404a:	461a      	mov	r2, r3
 801404c:	4629      	mov	r1, r5
 801404e:	4620      	mov	r0, r4
 8014050:	f001 f830 	bl	80150b4 <dhcp_option_long>
 8014054:	4603      	mov	r3, r0
 8014056:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 8014058:	89b8      	ldrh	r0, [r7, #12]
 801405a:	693b      	ldr	r3, [r7, #16]
 801405c:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8014060:	2304      	movs	r3, #4
 8014062:	2236      	movs	r2, #54	; 0x36
 8014064:	f000 ff9a 	bl	8014f9c <dhcp_option>
 8014068:	4603      	mov	r3, r0
 801406a:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&dhcp->server_ip_addr))));
 801406c:	89bc      	ldrh	r4, [r7, #12]
 801406e:	693b      	ldr	r3, [r7, #16]
 8014070:	f103 05f0 	add.w	r5, r3, #240	; 0xf0
 8014074:	69bb      	ldr	r3, [r7, #24]
 8014076:	699b      	ldr	r3, [r3, #24]
 8014078:	4618      	mov	r0, r3
 801407a:	f7f8 f8be 	bl	800c1fa <lwip_htonl>
 801407e:	4603      	mov	r3, r0
 8014080:	461a      	mov	r2, r3
 8014082:	4629      	mov	r1, r5
 8014084:	4620      	mov	r0, r4
 8014086:	f001 f815 	bl	80150b4 <dhcp_option_long>
 801408a:	4603      	mov	r3, r0
 801408c:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 801408e:	89b8      	ldrh	r0, [r7, #12]
 8014090:	693b      	ldr	r3, [r7, #16]
 8014092:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8014096:	2303      	movs	r3, #3
 8014098:	2237      	movs	r2, #55	; 0x37
 801409a:	f000 ff7f 	bl	8014f9c <dhcp_option>
 801409e:	4603      	mov	r3, r0
 80140a0:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 80140a2:	2300      	movs	r3, #0
 80140a4:	77bb      	strb	r3, [r7, #30]
 80140a6:	e00e      	b.n	80140c6 <dhcp_select+0x136>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 80140a8:	89b8      	ldrh	r0, [r7, #12]
 80140aa:	693b      	ldr	r3, [r7, #16]
 80140ac:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80140b0:	7fbb      	ldrb	r3, [r7, #30]
 80140b2:	4a30      	ldr	r2, [pc, #192]	; (8014174 <dhcp_select+0x1e4>)
 80140b4:	5cd3      	ldrb	r3, [r2, r3]
 80140b6:	461a      	mov	r2, r3
 80140b8:	f000 ffa4 	bl	8015004 <dhcp_option_byte>
 80140bc:	4603      	mov	r3, r0
 80140be:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 80140c0:	7fbb      	ldrb	r3, [r7, #30]
 80140c2:	3301      	adds	r3, #1
 80140c4:	77bb      	strb	r3, [r7, #30]
 80140c6:	7fbb      	ldrb	r3, [r7, #30]
 80140c8:	2b02      	cmp	r3, #2
 80140ca:	d9ed      	bls.n	80140a8 <dhcp_select+0x118>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_REQUESTING, msg_out, DHCP_REQUEST, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 80140cc:	89b8      	ldrh	r0, [r7, #12]
 80140ce:	693b      	ldr	r3, [r7, #16]
 80140d0:	33f0      	adds	r3, #240	; 0xf0
 80140d2:	697a      	ldr	r2, [r7, #20]
 80140d4:	4619      	mov	r1, r3
 80140d6:	f001 fca9 	bl	8015a2c <dhcp_option_trailer>

    /* send broadcast to any DHCP server */
    result = udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 80140da:	4b27      	ldr	r3, [pc, #156]	; (8014178 <dhcp_select+0x1e8>)
 80140dc:	6818      	ldr	r0, [r3, #0]
 80140de:	4b27      	ldr	r3, [pc, #156]	; (801417c <dhcp_select+0x1ec>)
 80140e0:	9301      	str	r3, [sp, #4]
 80140e2:	687b      	ldr	r3, [r7, #4]
 80140e4:	9300      	str	r3, [sp, #0]
 80140e6:	2343      	movs	r3, #67	; 0x43
 80140e8:	4a25      	ldr	r2, [pc, #148]	; (8014180 <dhcp_select+0x1f0>)
 80140ea:	6979      	ldr	r1, [r7, #20]
 80140ec:	f7ff fbda 	bl	80138a4 <udp_sendto_if_src>
 80140f0:	4603      	mov	r3, r0
 80140f2:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 80140f4:	6978      	ldr	r0, [r7, #20]
 80140f6:	f7f9 fc23 	bl	800d940 <pbuf_free>
 80140fa:	e001      	b.n	8014100 <dhcp_select+0x170>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_select: REQUESTING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("dhcp_select: could not allocate DHCP request\n"));
    result = ERR_MEM;
 80140fc:	23ff      	movs	r3, #255	; 0xff
 80140fe:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 8014100:	69bb      	ldr	r3, [r7, #24]
 8014102:	799b      	ldrb	r3, [r3, #6]
 8014104:	2bff      	cmp	r3, #255	; 0xff
 8014106:	d005      	beq.n	8014114 <dhcp_select+0x184>
    dhcp->tries++;
 8014108:	69bb      	ldr	r3, [r7, #24]
 801410a:	799b      	ldrb	r3, [r3, #6]
 801410c:	3301      	adds	r3, #1
 801410e:	b2da      	uxtb	r2, r3
 8014110:	69bb      	ldr	r3, [r7, #24]
 8014112:	719a      	strb	r2, [r3, #6]
  }
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 8014114:	69bb      	ldr	r3, [r7, #24]
 8014116:	799b      	ldrb	r3, [r3, #6]
 8014118:	2b05      	cmp	r3, #5
 801411a:	d80d      	bhi.n	8014138 <dhcp_select+0x1a8>
 801411c:	69bb      	ldr	r3, [r7, #24]
 801411e:	799b      	ldrb	r3, [r3, #6]
 8014120:	461a      	mov	r2, r3
 8014122:	2301      	movs	r3, #1
 8014124:	4093      	lsls	r3, r2
 8014126:	b29b      	uxth	r3, r3
 8014128:	461a      	mov	r2, r3
 801412a:	0152      	lsls	r2, r2, #5
 801412c:	1ad2      	subs	r2, r2, r3
 801412e:	0092      	lsls	r2, r2, #2
 8014130:	4413      	add	r3, r2
 8014132:	00db      	lsls	r3, r3, #3
 8014134:	b29b      	uxth	r3, r3
 8014136:	e001      	b.n	801413c <dhcp_select+0x1ac>
 8014138:	f64e 2360 	movw	r3, #60000	; 0xea60
 801413c:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801413e:	89fb      	ldrh	r3, [r7, #14]
 8014140:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 8014144:	4a0f      	ldr	r2, [pc, #60]	; (8014184 <dhcp_select+0x1f4>)
 8014146:	fb82 1203 	smull	r1, r2, r2, r3
 801414a:	1152      	asrs	r2, r2, #5
 801414c:	17db      	asrs	r3, r3, #31
 801414e:	1ad3      	subs	r3, r2, r3
 8014150:	b29a      	uxth	r2, r3
 8014152:	69bb      	ldr	r3, [r7, #24]
 8014154:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_select(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 8014156:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801415a:	4618      	mov	r0, r3
 801415c:	3720      	adds	r7, #32
 801415e:	46bd      	mov	sp, r7
 8014160:	bdb0      	pop	{r4, r5, r7, pc}
 8014162:	bf00      	nop
 8014164:	0801bd04 	.word	0x0801bd04
 8014168:	0801bdb0 	.word	0x0801bdb0
 801416c:	0801bd64 	.word	0x0801bd64
 8014170:	0801bdcc 	.word	0x0801bdcc
 8014174:	20000058 	.word	0x20000058
 8014178:	20004b54 	.word	0x20004b54
 801417c:	0801c9ec 	.word	0x0801c9ec
 8014180:	0801c9f0 	.word	0x0801c9f0
 8014184:	10624dd3 	.word	0x10624dd3

08014188 <dhcp_coarse_tmr>:
 * The DHCP timer that checks for lease renewal/rebind timeouts.
 * Must be called once a minute (see @ref DHCP_COARSE_TIMER_SECS).
 */
void
dhcp_coarse_tmr(void)
{
 8014188:	b580      	push	{r7, lr}
 801418a:	b082      	sub	sp, #8
 801418c:	af00      	add	r7, sp, #0
  struct netif *netif;
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_coarse_tmr()\n"));
  /* iterate through all network interfaces */
  NETIF_FOREACH(netif) {
 801418e:	4b27      	ldr	r3, [pc, #156]	; (801422c <dhcp_coarse_tmr+0xa4>)
 8014190:	681b      	ldr	r3, [r3, #0]
 8014192:	607b      	str	r3, [r7, #4]
 8014194:	e042      	b.n	801421c <dhcp_coarse_tmr+0x94>
    /* only act on DHCP configured interfaces */
    struct dhcp *dhcp = netif_dhcp_data(netif);
 8014196:	687b      	ldr	r3, [r7, #4]
 8014198:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801419a:	603b      	str	r3, [r7, #0]
    if ((dhcp != NULL) && (dhcp->state != DHCP_STATE_OFF)) {
 801419c:	683b      	ldr	r3, [r7, #0]
 801419e:	2b00      	cmp	r3, #0
 80141a0:	d039      	beq.n	8014216 <dhcp_coarse_tmr+0x8e>
 80141a2:	683b      	ldr	r3, [r7, #0]
 80141a4:	795b      	ldrb	r3, [r3, #5]
 80141a6:	2b00      	cmp	r3, #0
 80141a8:	d035      	beq.n	8014216 <dhcp_coarse_tmr+0x8e>
      /* compare lease time to expire timeout */
      if (dhcp->t0_timeout && (++dhcp->lease_used == dhcp->t0_timeout)) {
 80141aa:	683b      	ldr	r3, [r7, #0]
 80141ac:	8a9b      	ldrh	r3, [r3, #20]
 80141ae:	2b00      	cmp	r3, #0
 80141b0:	d012      	beq.n	80141d8 <dhcp_coarse_tmr+0x50>
 80141b2:	683b      	ldr	r3, [r7, #0]
 80141b4:	8a5b      	ldrh	r3, [r3, #18]
 80141b6:	3301      	adds	r3, #1
 80141b8:	b29a      	uxth	r2, r3
 80141ba:	683b      	ldr	r3, [r7, #0]
 80141bc:	825a      	strh	r2, [r3, #18]
 80141be:	683b      	ldr	r3, [r7, #0]
 80141c0:	8a5a      	ldrh	r2, [r3, #18]
 80141c2:	683b      	ldr	r3, [r7, #0]
 80141c4:	8a9b      	ldrh	r3, [r3, #20]
 80141c6:	429a      	cmp	r2, r3
 80141c8:	d106      	bne.n	80141d8 <dhcp_coarse_tmr+0x50>
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_coarse_tmr(): t0 timeout\n"));
        /* this clients' lease time has expired */
        dhcp_release_and_stop(netif);
 80141ca:	6878      	ldr	r0, [r7, #4]
 80141cc:	f000 fe32 	bl	8014e34 <dhcp_release_and_stop>
        dhcp_start(netif);
 80141d0:	6878      	ldr	r0, [r7, #4]
 80141d2:	f000 f969 	bl	80144a8 <dhcp_start>
 80141d6:	e01e      	b.n	8014216 <dhcp_coarse_tmr+0x8e>
        /* timer is active (non zero), and triggers (zeroes) now? */
      } else if (dhcp->t2_rebind_time && (dhcp->t2_rebind_time-- == 1)) {
 80141d8:	683b      	ldr	r3, [r7, #0]
 80141da:	8a1b      	ldrh	r3, [r3, #16]
 80141dc:	2b00      	cmp	r3, #0
 80141de:	d00b      	beq.n	80141f8 <dhcp_coarse_tmr+0x70>
 80141e0:	683b      	ldr	r3, [r7, #0]
 80141e2:	8a1b      	ldrh	r3, [r3, #16]
 80141e4:	1e5a      	subs	r2, r3, #1
 80141e6:	b291      	uxth	r1, r2
 80141e8:	683a      	ldr	r2, [r7, #0]
 80141ea:	8211      	strh	r1, [r2, #16]
 80141ec:	2b01      	cmp	r3, #1
 80141ee:	d103      	bne.n	80141f8 <dhcp_coarse_tmr+0x70>
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_coarse_tmr(): t2 timeout\n"));
        /* this clients' rebind timeout triggered */
        dhcp_t2_timeout(netif);
 80141f0:	6878      	ldr	r0, [r7, #4]
 80141f2:	f000 f8c6 	bl	8014382 <dhcp_t2_timeout>
 80141f6:	e00e      	b.n	8014216 <dhcp_coarse_tmr+0x8e>
        /* timer is active (non zero), and triggers (zeroes) now */
      } else if (dhcp->t1_renew_time && (dhcp->t1_renew_time-- == 1)) {
 80141f8:	683b      	ldr	r3, [r7, #0]
 80141fa:	89db      	ldrh	r3, [r3, #14]
 80141fc:	2b00      	cmp	r3, #0
 80141fe:	d00a      	beq.n	8014216 <dhcp_coarse_tmr+0x8e>
 8014200:	683b      	ldr	r3, [r7, #0]
 8014202:	89db      	ldrh	r3, [r3, #14]
 8014204:	1e5a      	subs	r2, r3, #1
 8014206:	b291      	uxth	r1, r2
 8014208:	683a      	ldr	r2, [r7, #0]
 801420a:	81d1      	strh	r1, [r2, #14]
 801420c:	2b01      	cmp	r3, #1
 801420e:	d102      	bne.n	8014216 <dhcp_coarse_tmr+0x8e>
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_coarse_tmr(): t1 timeout\n"));
        /* this clients' renewal timeout triggered */
        dhcp_t1_timeout(netif);
 8014210:	6878      	ldr	r0, [r7, #4]
 8014212:	f000 f888 	bl	8014326 <dhcp_t1_timeout>
  NETIF_FOREACH(netif) {
 8014216:	687b      	ldr	r3, [r7, #4]
 8014218:	681b      	ldr	r3, [r3, #0]
 801421a:	607b      	str	r3, [r7, #4]
 801421c:	687b      	ldr	r3, [r7, #4]
 801421e:	2b00      	cmp	r3, #0
 8014220:	d1b9      	bne.n	8014196 <dhcp_coarse_tmr+0xe>
      }
    }
  }
}
 8014222:	bf00      	nop
 8014224:	bf00      	nop
 8014226:	3708      	adds	r7, #8
 8014228:	46bd      	mov	sp, r7
 801422a:	bd80      	pop	{r7, pc}
 801422c:	2000be18 	.word	0x2000be18

08014230 <dhcp_fine_tmr>:
 * A DHCP server is expected to respond within a short period of time.
 * This timer checks whether an outstanding DHCP request is timed out.
 */
void
dhcp_fine_tmr(void)
{
 8014230:	b580      	push	{r7, lr}
 8014232:	b082      	sub	sp, #8
 8014234:	af00      	add	r7, sp, #0
  struct netif *netif;
  /* loop through netif's */
  NETIF_FOREACH(netif) {
 8014236:	4b16      	ldr	r3, [pc, #88]	; (8014290 <dhcp_fine_tmr+0x60>)
 8014238:	681b      	ldr	r3, [r3, #0]
 801423a:	607b      	str	r3, [r7, #4]
 801423c:	e020      	b.n	8014280 <dhcp_fine_tmr+0x50>
    struct dhcp *dhcp = netif_dhcp_data(netif);
 801423e:	687b      	ldr	r3, [r7, #4]
 8014240:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014242:	603b      	str	r3, [r7, #0]
    /* only act on DHCP configured interfaces */
    if (dhcp != NULL) {
 8014244:	683b      	ldr	r3, [r7, #0]
 8014246:	2b00      	cmp	r3, #0
 8014248:	d017      	beq.n	801427a <dhcp_fine_tmr+0x4a>
      /* timer is active (non zero), and is about to trigger now */
      if (dhcp->request_timeout > 1) {
 801424a:	683b      	ldr	r3, [r7, #0]
 801424c:	891b      	ldrh	r3, [r3, #8]
 801424e:	2b01      	cmp	r3, #1
 8014250:	d906      	bls.n	8014260 <dhcp_fine_tmr+0x30>
        dhcp->request_timeout--;
 8014252:	683b      	ldr	r3, [r7, #0]
 8014254:	891b      	ldrh	r3, [r3, #8]
 8014256:	3b01      	subs	r3, #1
 8014258:	b29a      	uxth	r2, r3
 801425a:	683b      	ldr	r3, [r7, #0]
 801425c:	811a      	strh	r2, [r3, #8]
 801425e:	e00c      	b.n	801427a <dhcp_fine_tmr+0x4a>
      } else if (dhcp->request_timeout == 1) {
 8014260:	683b      	ldr	r3, [r7, #0]
 8014262:	891b      	ldrh	r3, [r3, #8]
 8014264:	2b01      	cmp	r3, #1
 8014266:	d108      	bne.n	801427a <dhcp_fine_tmr+0x4a>
        dhcp->request_timeout--;
 8014268:	683b      	ldr	r3, [r7, #0]
 801426a:	891b      	ldrh	r3, [r3, #8]
 801426c:	3b01      	subs	r3, #1
 801426e:	b29a      	uxth	r2, r3
 8014270:	683b      	ldr	r3, [r7, #0]
 8014272:	811a      	strh	r2, [r3, #8]
        /* { dhcp->request_timeout == 0 } */
        LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_fine_tmr(): request timeout\n"));
        /* this client's request timeout triggered */
        dhcp_timeout(netif);
 8014274:	6878      	ldr	r0, [r7, #4]
 8014276:	f000 f80d 	bl	8014294 <dhcp_timeout>
  NETIF_FOREACH(netif) {
 801427a:	687b      	ldr	r3, [r7, #4]
 801427c:	681b      	ldr	r3, [r3, #0]
 801427e:	607b      	str	r3, [r7, #4]
 8014280:	687b      	ldr	r3, [r7, #4]
 8014282:	2b00      	cmp	r3, #0
 8014284:	d1db      	bne.n	801423e <dhcp_fine_tmr+0xe>
      }
    }
  }
}
 8014286:	bf00      	nop
 8014288:	bf00      	nop
 801428a:	3708      	adds	r7, #8
 801428c:	46bd      	mov	sp, r7
 801428e:	bd80      	pop	{r7, pc}
 8014290:	2000be18 	.word	0x2000be18

08014294 <dhcp_timeout>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_timeout(struct netif *netif)
{
 8014294:	b580      	push	{r7, lr}
 8014296:	b084      	sub	sp, #16
 8014298:	af00      	add	r7, sp, #0
 801429a:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801429c:	687b      	ldr	r3, [r7, #4]
 801429e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80142a0:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_timeout()\n"));
  /* back-off period has passed, or server selection timed out */
  if ((dhcp->state == DHCP_STATE_BACKING_OFF) || (dhcp->state == DHCP_STATE_SELECTING)) {
 80142a2:	68fb      	ldr	r3, [r7, #12]
 80142a4:	795b      	ldrb	r3, [r3, #5]
 80142a6:	2b0c      	cmp	r3, #12
 80142a8:	d003      	beq.n	80142b2 <dhcp_timeout+0x1e>
 80142aa:	68fb      	ldr	r3, [r7, #12]
 80142ac:	795b      	ldrb	r3, [r3, #5]
 80142ae:	2b06      	cmp	r3, #6
 80142b0:	d103      	bne.n	80142ba <dhcp_timeout+0x26>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_timeout(): restarting discovery\n"));
    dhcp_discover(netif);
 80142b2:	6878      	ldr	r0, [r7, #4]
 80142b4:	f000 fa54 	bl	8014760 <dhcp_discover>
      dhcp_reboot(netif);
    } else {
      dhcp_discover(netif);
    }
  }
}
 80142b8:	e031      	b.n	801431e <dhcp_timeout+0x8a>
  } else if (dhcp->state == DHCP_STATE_REQUESTING) {
 80142ba:	68fb      	ldr	r3, [r7, #12]
 80142bc:	795b      	ldrb	r3, [r3, #5]
 80142be:	2b01      	cmp	r3, #1
 80142c0:	d10e      	bne.n	80142e0 <dhcp_timeout+0x4c>
    if (dhcp->tries <= 5) {
 80142c2:	68fb      	ldr	r3, [r7, #12]
 80142c4:	799b      	ldrb	r3, [r3, #6]
 80142c6:	2b05      	cmp	r3, #5
 80142c8:	d803      	bhi.n	80142d2 <dhcp_timeout+0x3e>
      dhcp_select(netif);
 80142ca:	6878      	ldr	r0, [r7, #4]
 80142cc:	f7ff fe60 	bl	8013f90 <dhcp_select>
}
 80142d0:	e025      	b.n	801431e <dhcp_timeout+0x8a>
      dhcp_release_and_stop(netif);
 80142d2:	6878      	ldr	r0, [r7, #4]
 80142d4:	f000 fdae 	bl	8014e34 <dhcp_release_and_stop>
      dhcp_start(netif);
 80142d8:	6878      	ldr	r0, [r7, #4]
 80142da:	f000 f8e5 	bl	80144a8 <dhcp_start>
}
 80142de:	e01e      	b.n	801431e <dhcp_timeout+0x8a>
  } else if (dhcp->state == DHCP_STATE_CHECKING) {
 80142e0:	68fb      	ldr	r3, [r7, #12]
 80142e2:	795b      	ldrb	r3, [r3, #5]
 80142e4:	2b08      	cmp	r3, #8
 80142e6:	d10b      	bne.n	8014300 <dhcp_timeout+0x6c>
    if (dhcp->tries <= 1) {
 80142e8:	68fb      	ldr	r3, [r7, #12]
 80142ea:	799b      	ldrb	r3, [r3, #6]
 80142ec:	2b01      	cmp	r3, #1
 80142ee:	d803      	bhi.n	80142f8 <dhcp_timeout+0x64>
      dhcp_check(netif);
 80142f0:	6878      	ldr	r0, [r7, #4]
 80142f2:	f7ff fdf3 	bl	8013edc <dhcp_check>
}
 80142f6:	e012      	b.n	801431e <dhcp_timeout+0x8a>
      dhcp_bind(netif);
 80142f8:	6878      	ldr	r0, [r7, #4]
 80142fa:	f000 fad3 	bl	80148a4 <dhcp_bind>
}
 80142fe:	e00e      	b.n	801431e <dhcp_timeout+0x8a>
  } else if (dhcp->state == DHCP_STATE_REBOOTING) {
 8014300:	68fb      	ldr	r3, [r7, #12]
 8014302:	795b      	ldrb	r3, [r3, #5]
 8014304:	2b03      	cmp	r3, #3
 8014306:	d10a      	bne.n	801431e <dhcp_timeout+0x8a>
    if (dhcp->tries < REBOOT_TRIES) {
 8014308:	68fb      	ldr	r3, [r7, #12]
 801430a:	799b      	ldrb	r3, [r3, #6]
 801430c:	2b01      	cmp	r3, #1
 801430e:	d803      	bhi.n	8014318 <dhcp_timeout+0x84>
      dhcp_reboot(netif);
 8014310:	6878      	ldr	r0, [r7, #4]
 8014312:	f000 fcd9 	bl	8014cc8 <dhcp_reboot>
}
 8014316:	e002      	b.n	801431e <dhcp_timeout+0x8a>
      dhcp_discover(netif);
 8014318:	6878      	ldr	r0, [r7, #4]
 801431a:	f000 fa21 	bl	8014760 <dhcp_discover>
}
 801431e:	bf00      	nop
 8014320:	3710      	adds	r7, #16
 8014322:	46bd      	mov	sp, r7
 8014324:	bd80      	pop	{r7, pc}

08014326 <dhcp_t1_timeout>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_t1_timeout(struct netif *netif)
{
 8014326:	b580      	push	{r7, lr}
 8014328:	b084      	sub	sp, #16
 801432a:	af00      	add	r7, sp, #0
 801432c:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801432e:	687b      	ldr	r3, [r7, #4]
 8014330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014332:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_t1_timeout()\n"));
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 8014334:	68fb      	ldr	r3, [r7, #12]
 8014336:	795b      	ldrb	r3, [r3, #5]
 8014338:	2b01      	cmp	r3, #1
 801433a:	d007      	beq.n	801434c <dhcp_t1_timeout+0x26>
 801433c:	68fb      	ldr	r3, [r7, #12]
 801433e:	795b      	ldrb	r3, [r3, #5]
 8014340:	2b0a      	cmp	r3, #10
 8014342:	d003      	beq.n	801434c <dhcp_t1_timeout+0x26>
      (dhcp->state == DHCP_STATE_RENEWING)) {
 8014344:	68fb      	ldr	r3, [r7, #12]
 8014346:	795b      	ldrb	r3, [r3, #5]
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 8014348:	2b05      	cmp	r3, #5
 801434a:	d116      	bne.n	801437a <dhcp_t1_timeout+0x54>
     * eventually time-out if renew tries fail. */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                ("dhcp_t1_timeout(): must renew\n"));
    /* This slightly different to RFC2131: DHCPREQUEST will be sent from state
       DHCP_STATE_RENEWING, not DHCP_STATE_BOUND */
    dhcp_renew(netif);
 801434c:	6878      	ldr	r0, [r7, #4]
 801434e:	f000 fb83 	bl	8014a58 <dhcp_renew>
    /* Calculate next timeout */
    if (((dhcp->t2_timeout - dhcp->lease_used) / 2) >= ((60 + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS)) {
 8014352:	68fb      	ldr	r3, [r7, #12]
 8014354:	899b      	ldrh	r3, [r3, #12]
 8014356:	461a      	mov	r2, r3
 8014358:	68fb      	ldr	r3, [r7, #12]
 801435a:	8a5b      	ldrh	r3, [r3, #18]
 801435c:	1ad3      	subs	r3, r2, r3
 801435e:	2b01      	cmp	r3, #1
 8014360:	dd0b      	ble.n	801437a <dhcp_t1_timeout+0x54>
      dhcp->t1_renew_time = (u16_t)((dhcp->t2_timeout - dhcp->lease_used) / 2);
 8014362:	68fb      	ldr	r3, [r7, #12]
 8014364:	899b      	ldrh	r3, [r3, #12]
 8014366:	461a      	mov	r2, r3
 8014368:	68fb      	ldr	r3, [r7, #12]
 801436a:	8a5b      	ldrh	r3, [r3, #18]
 801436c:	1ad3      	subs	r3, r2, r3
 801436e:	0fda      	lsrs	r2, r3, #31
 8014370:	4413      	add	r3, r2
 8014372:	105b      	asrs	r3, r3, #1
 8014374:	b29a      	uxth	r2, r3
 8014376:	68fb      	ldr	r3, [r7, #12]
 8014378:	81da      	strh	r2, [r3, #14]
    }
  }
}
 801437a:	bf00      	nop
 801437c:	3710      	adds	r7, #16
 801437e:	46bd      	mov	sp, r7
 8014380:	bd80      	pop	{r7, pc}

08014382 <dhcp_t2_timeout>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_t2_timeout(struct netif *netif)
{
 8014382:	b580      	push	{r7, lr}
 8014384:	b084      	sub	sp, #16
 8014386:	af00      	add	r7, sp, #0
 8014388:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801438a:	687b      	ldr	r3, [r7, #4]
 801438c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801438e:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_t2_timeout()\n"));
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 8014390:	68fb      	ldr	r3, [r7, #12]
 8014392:	795b      	ldrb	r3, [r3, #5]
 8014394:	2b01      	cmp	r3, #1
 8014396:	d00b      	beq.n	80143b0 <dhcp_t2_timeout+0x2e>
 8014398:	68fb      	ldr	r3, [r7, #12]
 801439a:	795b      	ldrb	r3, [r3, #5]
 801439c:	2b0a      	cmp	r3, #10
 801439e:	d007      	beq.n	80143b0 <dhcp_t2_timeout+0x2e>
      (dhcp->state == DHCP_STATE_RENEWING) || (dhcp->state == DHCP_STATE_REBINDING)) {
 80143a0:	68fb      	ldr	r3, [r7, #12]
 80143a2:	795b      	ldrb	r3, [r3, #5]
  if ((dhcp->state == DHCP_STATE_REQUESTING) || (dhcp->state == DHCP_STATE_BOUND) ||
 80143a4:	2b05      	cmp	r3, #5
 80143a6:	d003      	beq.n	80143b0 <dhcp_t2_timeout+0x2e>
      (dhcp->state == DHCP_STATE_RENEWING) || (dhcp->state == DHCP_STATE_REBINDING)) {
 80143a8:	68fb      	ldr	r3, [r7, #12]
 80143aa:	795b      	ldrb	r3, [r3, #5]
 80143ac:	2b04      	cmp	r3, #4
 80143ae:	d116      	bne.n	80143de <dhcp_t2_timeout+0x5c>
    /* just retry to rebind */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                ("dhcp_t2_timeout(): must rebind\n"));
    /* This slightly different to RFC2131: DHCPREQUEST will be sent from state
       DHCP_STATE_REBINDING, not DHCP_STATE_BOUND */
    dhcp_rebind(netif);
 80143b0:	6878      	ldr	r0, [r7, #4]
 80143b2:	f000 fbed 	bl	8014b90 <dhcp_rebind>
    /* Calculate next timeout */
    if (((dhcp->t0_timeout - dhcp->lease_used) / 2) >= ((60 + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS)) {
 80143b6:	68fb      	ldr	r3, [r7, #12]
 80143b8:	8a9b      	ldrh	r3, [r3, #20]
 80143ba:	461a      	mov	r2, r3
 80143bc:	68fb      	ldr	r3, [r7, #12]
 80143be:	8a5b      	ldrh	r3, [r3, #18]
 80143c0:	1ad3      	subs	r3, r2, r3
 80143c2:	2b01      	cmp	r3, #1
 80143c4:	dd0b      	ble.n	80143de <dhcp_t2_timeout+0x5c>
      dhcp->t2_rebind_time = (u16_t)((dhcp->t0_timeout - dhcp->lease_used) / 2);
 80143c6:	68fb      	ldr	r3, [r7, #12]
 80143c8:	8a9b      	ldrh	r3, [r3, #20]
 80143ca:	461a      	mov	r2, r3
 80143cc:	68fb      	ldr	r3, [r7, #12]
 80143ce:	8a5b      	ldrh	r3, [r3, #18]
 80143d0:	1ad3      	subs	r3, r2, r3
 80143d2:	0fda      	lsrs	r2, r3, #31
 80143d4:	4413      	add	r3, r2
 80143d6:	105b      	asrs	r3, r3, #1
 80143d8:	b29a      	uxth	r2, r3
 80143da:	68fb      	ldr	r3, [r7, #12]
 80143dc:	821a      	strh	r2, [r3, #16]
    }
  }
}
 80143de:	bf00      	nop
 80143e0:	3710      	adds	r7, #16
 80143e2:	46bd      	mov	sp, r7
 80143e4:	bd80      	pop	{r7, pc}
	...

080143e8 <dhcp_handle_ack>:
 *
 * @param netif the netif under DHCP control
 */
static void
dhcp_handle_ack(struct netif *netif, struct dhcp_msg *msg_in)
{
 80143e8:	b580      	push	{r7, lr}
 80143ea:	b084      	sub	sp, #16
 80143ec:	af00      	add	r7, sp, #0
 80143ee:	6078      	str	r0, [r7, #4]
 80143f0:	6039      	str	r1, [r7, #0]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 80143f2:	687b      	ldr	r3, [r7, #4]
 80143f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80143f6:	60fb      	str	r3, [r7, #12]
#if LWIP_DHCP_GET_NTP_SRV
  ip4_addr_t ntp_server_addrs[LWIP_DHCP_MAX_NTP_SERVERS];
#endif

  /* clear options we might not get from the ACK */
  ip4_addr_set_zero(&dhcp->offered_sn_mask);
 80143f8:	68fb      	ldr	r3, [r7, #12]
 80143fa:	2200      	movs	r2, #0
 80143fc:	621a      	str	r2, [r3, #32]
  ip4_addr_set_zero(&dhcp->offered_gw_addr);
 80143fe:	68fb      	ldr	r3, [r7, #12]
 8014400:	2200      	movs	r2, #0
 8014402:	625a      	str	r2, [r3, #36]	; 0x24
#if LWIP_DHCP_BOOTP_FILE
  ip4_addr_set_zero(&dhcp->offered_si_addr);
#endif /* LWIP_DHCP_BOOTP_FILE */

  /* lease time given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_LEASE_TIME)) {
 8014404:	4b26      	ldr	r3, [pc, #152]	; (80144a0 <dhcp_handle_ack+0xb8>)
 8014406:	78db      	ldrb	r3, [r3, #3]
 8014408:	2b00      	cmp	r3, #0
 801440a:	d003      	beq.n	8014414 <dhcp_handle_ack+0x2c>
    /* remember offered lease time */
    dhcp->offered_t0_lease = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_LEASE_TIME);
 801440c:	4b25      	ldr	r3, [pc, #148]	; (80144a4 <dhcp_handle_ack+0xbc>)
 801440e:	68da      	ldr	r2, [r3, #12]
 8014410:	68fb      	ldr	r3, [r7, #12]
 8014412:	629a      	str	r2, [r3, #40]	; 0x28
  }
  /* renewal period given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_T1)) {
 8014414:	4b22      	ldr	r3, [pc, #136]	; (80144a0 <dhcp_handle_ack+0xb8>)
 8014416:	791b      	ldrb	r3, [r3, #4]
 8014418:	2b00      	cmp	r3, #0
 801441a:	d004      	beq.n	8014426 <dhcp_handle_ack+0x3e>
    /* remember given renewal period */
    dhcp->offered_t1_renew = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_T1);
 801441c:	4b21      	ldr	r3, [pc, #132]	; (80144a4 <dhcp_handle_ack+0xbc>)
 801441e:	691a      	ldr	r2, [r3, #16]
 8014420:	68fb      	ldr	r3, [r7, #12]
 8014422:	62da      	str	r2, [r3, #44]	; 0x2c
 8014424:	e004      	b.n	8014430 <dhcp_handle_ack+0x48>
  } else {
    /* calculate safe periods for renewal */
    dhcp->offered_t1_renew = dhcp->offered_t0_lease / 2;
 8014426:	68fb      	ldr	r3, [r7, #12]
 8014428:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801442a:	085a      	lsrs	r2, r3, #1
 801442c:	68fb      	ldr	r3, [r7, #12]
 801442e:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* renewal period given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_T2)) {
 8014430:	4b1b      	ldr	r3, [pc, #108]	; (80144a0 <dhcp_handle_ack+0xb8>)
 8014432:	795b      	ldrb	r3, [r3, #5]
 8014434:	2b00      	cmp	r3, #0
 8014436:	d004      	beq.n	8014442 <dhcp_handle_ack+0x5a>
    /* remember given rebind period */
    dhcp->offered_t2_rebind = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_T2);
 8014438:	4b1a      	ldr	r3, [pc, #104]	; (80144a4 <dhcp_handle_ack+0xbc>)
 801443a:	695a      	ldr	r2, [r3, #20]
 801443c:	68fb      	ldr	r3, [r7, #12]
 801443e:	631a      	str	r2, [r3, #48]	; 0x30
 8014440:	e007      	b.n	8014452 <dhcp_handle_ack+0x6a>
  } else {
    /* calculate safe periods for rebinding (offered_t0_lease * 0.875 -> 87.5%)*/
    dhcp->offered_t2_rebind = (dhcp->offered_t0_lease * 7U) / 8U;
 8014442:	68fb      	ldr	r3, [r7, #12]
 8014444:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8014446:	4613      	mov	r3, r2
 8014448:	00db      	lsls	r3, r3, #3
 801444a:	1a9b      	subs	r3, r3, r2
 801444c:	08da      	lsrs	r2, r3, #3
 801444e:	68fb      	ldr	r3, [r7, #12]
 8014450:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* (y)our internet address */
  ip4_addr_copy(dhcp->offered_ip_addr, msg_in->yiaddr);
 8014452:	683b      	ldr	r3, [r7, #0]
 8014454:	691a      	ldr	r2, [r3, #16]
 8014456:	68fb      	ldr	r3, [r7, #12]
 8014458:	61da      	str	r2, [r3, #28]
     boot file name copied in dhcp_parse_reply if not overloaded */
  ip4_addr_copy(dhcp->offered_si_addr, msg_in->siaddr);
#endif /* LWIP_DHCP_BOOTP_FILE */

  /* subnet mask given? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)) {
 801445a:	4b11      	ldr	r3, [pc, #68]	; (80144a0 <dhcp_handle_ack+0xb8>)
 801445c:	799b      	ldrb	r3, [r3, #6]
 801445e:	2b00      	cmp	r3, #0
 8014460:	d00b      	beq.n	801447a <dhcp_handle_ack+0x92>
    /* remember given subnet mask */
    ip4_addr_set_u32(&dhcp->offered_sn_mask, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_SUBNET_MASK)));
 8014462:	4b10      	ldr	r3, [pc, #64]	; (80144a4 <dhcp_handle_ack+0xbc>)
 8014464:	699b      	ldr	r3, [r3, #24]
 8014466:	4618      	mov	r0, r3
 8014468:	f7f7 fec7 	bl	800c1fa <lwip_htonl>
 801446c:	4602      	mov	r2, r0
 801446e:	68fb      	ldr	r3, [r7, #12]
 8014470:	621a      	str	r2, [r3, #32]
    dhcp->subnet_mask_given = 1;
 8014472:	68fb      	ldr	r3, [r7, #12]
 8014474:	2201      	movs	r2, #1
 8014476:	71da      	strb	r2, [r3, #7]
 8014478:	e002      	b.n	8014480 <dhcp_handle_ack+0x98>
  } else {
    dhcp->subnet_mask_given = 0;
 801447a:	68fb      	ldr	r3, [r7, #12]
 801447c:	2200      	movs	r2, #0
 801447e:	71da      	strb	r2, [r3, #7]
  }

  /* gateway router */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_ROUTER)) {
 8014480:	4b07      	ldr	r3, [pc, #28]	; (80144a0 <dhcp_handle_ack+0xb8>)
 8014482:	79db      	ldrb	r3, [r3, #7]
 8014484:	2b00      	cmp	r3, #0
 8014486:	d007      	beq.n	8014498 <dhcp_handle_ack+0xb0>
    ip4_addr_set_u32(&dhcp->offered_gw_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_ROUTER)));
 8014488:	4b06      	ldr	r3, [pc, #24]	; (80144a4 <dhcp_handle_ack+0xbc>)
 801448a:	69db      	ldr	r3, [r3, #28]
 801448c:	4618      	mov	r0, r3
 801448e:	f7f7 feb4 	bl	800c1fa <lwip_htonl>
 8014492:	4602      	mov	r2, r0
 8014494:	68fb      	ldr	r3, [r7, #12]
 8014496:	625a      	str	r2, [r3, #36]	; 0x24
    ip_addr_t dns_addr;
    ip_addr_set_ip4_u32_val(dns_addr, lwip_htonl(dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_DNS_SERVER + n)));
    dns_setserver(n, &dns_addr);
  }
#endif /* LWIP_DHCP_PROVIDE_DNS_SERVERS */
}
 8014498:	bf00      	nop
 801449a:	3710      	adds	r7, #16
 801449c:	46bd      	mov	sp, r7
 801449e:	bd80      	pop	{r7, pc}
 80144a0:	2000be44 	.word	0x2000be44
 80144a4:	2000be4c 	.word	0x2000be4c

080144a8 <dhcp_start>:
 * - ERR_OK - No error
 * - ERR_MEM - Out of memory
 */
err_t
dhcp_start(struct netif *netif)
{
 80144a8:	b580      	push	{r7, lr}
 80144aa:	b084      	sub	sp, #16
 80144ac:	af00      	add	r7, sp, #0
 80144ae:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp;
  err_t result;

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ERROR("netif != NULL", (netif != NULL), return ERR_ARG;);
 80144b0:	687b      	ldr	r3, [r7, #4]
 80144b2:	2b00      	cmp	r3, #0
 80144b4:	d109      	bne.n	80144ca <dhcp_start+0x22>
 80144b6:	4b37      	ldr	r3, [pc, #220]	; (8014594 <dhcp_start+0xec>)
 80144b8:	f240 22e7 	movw	r2, #743	; 0x2e7
 80144bc:	4936      	ldr	r1, [pc, #216]	; (8014598 <dhcp_start+0xf0>)
 80144be:	4837      	ldr	r0, [pc, #220]	; (801459c <dhcp_start+0xf4>)
 80144c0:	f004 f878 	bl	80185b4 <iprintf>
 80144c4:	f06f 030f 	mvn.w	r3, #15
 80144c8:	e060      	b.n	801458c <dhcp_start+0xe4>
  LWIP_ERROR("netif is not up, old style port?", netif_is_up(netif), return ERR_ARG;);
 80144ca:	687b      	ldr	r3, [r7, #4]
 80144cc:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80144d0:	f003 0301 	and.w	r3, r3, #1
 80144d4:	2b00      	cmp	r3, #0
 80144d6:	d109      	bne.n	80144ec <dhcp_start+0x44>
 80144d8:	4b2e      	ldr	r3, [pc, #184]	; (8014594 <dhcp_start+0xec>)
 80144da:	f44f 723a 	mov.w	r2, #744	; 0x2e8
 80144de:	4930      	ldr	r1, [pc, #192]	; (80145a0 <dhcp_start+0xf8>)
 80144e0:	482e      	ldr	r0, [pc, #184]	; (801459c <dhcp_start+0xf4>)
 80144e2:	f004 f867 	bl	80185b4 <iprintf>
 80144e6:	f06f 030f 	mvn.w	r3, #15
 80144ea:	e04f      	b.n	801458c <dhcp_start+0xe4>
  dhcp = netif_dhcp_data(netif);
 80144ec:	687b      	ldr	r3, [r7, #4]
 80144ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80144f0:	60fb      	str	r3, [r7, #12]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_start(netif=%p) %c%c%"U16_F"\n", (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));

  /* check MTU of the netif */
  if (netif->mtu < DHCP_MAX_MSG_LEN_MIN_REQUIRED) {
 80144f2:	687b      	ldr	r3, [r7, #4]
 80144f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80144f6:	f5b3 7f10 	cmp.w	r3, #576	; 0x240
 80144fa:	d202      	bcs.n	8014502 <dhcp_start+0x5a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): Cannot use this netif with DHCP: MTU is too small\n"));
    return ERR_MEM;
 80144fc:	f04f 33ff 	mov.w	r3, #4294967295
 8014500:	e044      	b.n	801458c <dhcp_start+0xe4>
  }

  /* no DHCP client attached yet? */
  if (dhcp == NULL) {
 8014502:	68fb      	ldr	r3, [r7, #12]
 8014504:	2b00      	cmp	r3, #0
 8014506:	d10d      	bne.n	8014524 <dhcp_start+0x7c>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): mallocing new DHCP client\n"));
    dhcp = (struct dhcp *)mem_malloc(sizeof(struct dhcp));
 8014508:	2034      	movs	r0, #52	; 0x34
 801450a:	f7f8 f995 	bl	800c838 <mem_malloc>
 801450e:	60f8      	str	r0, [r7, #12]
    if (dhcp == NULL) {
 8014510:	68fb      	ldr	r3, [r7, #12]
 8014512:	2b00      	cmp	r3, #0
 8014514:	d102      	bne.n	801451c <dhcp_start+0x74>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): could not allocate dhcp\n"));
      return ERR_MEM;
 8014516:	f04f 33ff 	mov.w	r3, #4294967295
 801451a:	e037      	b.n	801458c <dhcp_start+0xe4>
    }

    /* store this dhcp client in the netif */
    netif_set_client_data(netif, LWIP_NETIF_CLIENT_DATA_INDEX_DHCP, dhcp);
 801451c:	687b      	ldr	r3, [r7, #4]
 801451e:	68fa      	ldr	r2, [r7, #12]
 8014520:	625a      	str	r2, [r3, #36]	; 0x24
 8014522:	e005      	b.n	8014530 <dhcp_start+0x88>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): allocated dhcp"));
    /* already has DHCP client attached */
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_start(): restarting DHCP configuration\n"));

    if (dhcp->pcb_allocated != 0) {
 8014524:	68fb      	ldr	r3, [r7, #12]
 8014526:	791b      	ldrb	r3, [r3, #4]
 8014528:	2b00      	cmp	r3, #0
 801452a:	d001      	beq.n	8014530 <dhcp_start+0x88>
      dhcp_dec_pcb_refcount(); /* free DHCP PCB if not needed any more */
 801452c:	f7ff fc92 	bl	8013e54 <dhcp_dec_pcb_refcount>
    }
    /* dhcp is cleared below, no need to reset flag*/
  }

  /* clear data structure */
  memset(dhcp, 0, sizeof(struct dhcp));
 8014530:	2234      	movs	r2, #52	; 0x34
 8014532:	2100      	movs	r1, #0
 8014534:	68f8      	ldr	r0, [r7, #12]
 8014536:	f003 ffda 	bl	80184ee <memset>
  /* dhcp_set_state(&dhcp, DHCP_STATE_OFF); */

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_start(): starting DHCP configuration\n"));

  if (dhcp_inc_pcb_refcount() != ERR_OK) { /* ensure DHCP PCB is allocated */
 801453a:	f7ff fc39 	bl	8013db0 <dhcp_inc_pcb_refcount>
 801453e:	4603      	mov	r3, r0
 8014540:	2b00      	cmp	r3, #0
 8014542:	d002      	beq.n	801454a <dhcp_start+0xa2>
    return ERR_MEM;
 8014544:	f04f 33ff 	mov.w	r3, #4294967295
 8014548:	e020      	b.n	801458c <dhcp_start+0xe4>
  }
  dhcp->pcb_allocated = 1;
 801454a:	68fb      	ldr	r3, [r7, #12]
 801454c:	2201      	movs	r2, #1
 801454e:	711a      	strb	r2, [r3, #4]

  if (!netif_is_link_up(netif)) {
 8014550:	687b      	ldr	r3, [r7, #4]
 8014552:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8014556:	f003 0304 	and.w	r3, r3, #4
 801455a:	2b00      	cmp	r3, #0
 801455c:	d105      	bne.n	801456a <dhcp_start+0xc2>
    /* set state INIT and wait for dhcp_network_changed() to call dhcp_discover() */
    dhcp_set_state(dhcp, DHCP_STATE_INIT);
 801455e:	2102      	movs	r1, #2
 8014560:	68f8      	ldr	r0, [r7, #12]
 8014562:	f000 fd01 	bl	8014f68 <dhcp_set_state>
    return ERR_OK;
 8014566:	2300      	movs	r3, #0
 8014568:	e010      	b.n	801458c <dhcp_start+0xe4>
  }

  /* (re)start the DHCP negotiation */
  result = dhcp_discover(netif);
 801456a:	6878      	ldr	r0, [r7, #4]
 801456c:	f000 f8f8 	bl	8014760 <dhcp_discover>
 8014570:	4603      	mov	r3, r0
 8014572:	72fb      	strb	r3, [r7, #11]
  if (result != ERR_OK) {
 8014574:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8014578:	2b00      	cmp	r3, #0
 801457a:	d005      	beq.n	8014588 <dhcp_start+0xe0>
    /* free resources allocated above */
    dhcp_release_and_stop(netif);
 801457c:	6878      	ldr	r0, [r7, #4]
 801457e:	f000 fc59 	bl	8014e34 <dhcp_release_and_stop>
    return ERR_MEM;
 8014582:	f04f 33ff 	mov.w	r3, #4294967295
 8014586:	e001      	b.n	801458c <dhcp_start+0xe4>
  }
  return result;
 8014588:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 801458c:	4618      	mov	r0, r3
 801458e:	3710      	adds	r7, #16
 8014590:	46bd      	mov	sp, r7
 8014592:	bd80      	pop	{r7, pc}
 8014594:	0801bd04 	.word	0x0801bd04
 8014598:	0801bde8 	.word	0x0801bde8
 801459c:	0801bd64 	.word	0x0801bd64
 80145a0:	0801be2c 	.word	0x0801be2c

080145a4 <dhcp_network_changed>:
 * This enters the REBOOTING state to verify that the currently bound
 * address is still valid.
 */
void
dhcp_network_changed(struct netif *netif)
{
 80145a4:	b580      	push	{r7, lr}
 80145a6:	b084      	sub	sp, #16
 80145a8:	af00      	add	r7, sp, #0
 80145aa:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 80145ac:	687b      	ldr	r3, [r7, #4]
 80145ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80145b0:	60fb      	str	r3, [r7, #12]

  if (!dhcp) {
 80145b2:	68fb      	ldr	r3, [r7, #12]
 80145b4:	2b00      	cmp	r3, #0
 80145b6:	d025      	beq.n	8014604 <dhcp_network_changed+0x60>
    return;
  }
  switch (dhcp->state) {
 80145b8:	68fb      	ldr	r3, [r7, #12]
 80145ba:	795b      	ldrb	r3, [r3, #5]
 80145bc:	2b0a      	cmp	r3, #10
 80145be:	d008      	beq.n	80145d2 <dhcp_network_changed+0x2e>
 80145c0:	2b0a      	cmp	r3, #10
 80145c2:	dc0d      	bgt.n	80145e0 <dhcp_network_changed+0x3c>
 80145c4:	2b00      	cmp	r3, #0
 80145c6:	d01f      	beq.n	8014608 <dhcp_network_changed+0x64>
 80145c8:	2b00      	cmp	r3, #0
 80145ca:	db09      	blt.n	80145e0 <dhcp_network_changed+0x3c>
 80145cc:	3b03      	subs	r3, #3
 80145ce:	2b02      	cmp	r3, #2
 80145d0:	d806      	bhi.n	80145e0 <dhcp_network_changed+0x3c>
    case DHCP_STATE_REBINDING:
    case DHCP_STATE_RENEWING:
    case DHCP_STATE_BOUND:
    case DHCP_STATE_REBOOTING:
      dhcp->tries = 0;
 80145d2:	68fb      	ldr	r3, [r7, #12]
 80145d4:	2200      	movs	r2, #0
 80145d6:	719a      	strb	r2, [r3, #6]
      dhcp_reboot(netif);
 80145d8:	6878      	ldr	r0, [r7, #4]
 80145da:	f000 fb75 	bl	8014cc8 <dhcp_reboot>
      break;
 80145de:	e014      	b.n	801460a <dhcp_network_changed+0x66>
    case DHCP_STATE_OFF:
      /* stay off */
      break;
    default:
      LWIP_ASSERT("invalid dhcp->state", dhcp->state <= DHCP_STATE_BACKING_OFF);
 80145e0:	68fb      	ldr	r3, [r7, #12]
 80145e2:	795b      	ldrb	r3, [r3, #5]
 80145e4:	2b0c      	cmp	r3, #12
 80145e6:	d906      	bls.n	80145f6 <dhcp_network_changed+0x52>
 80145e8:	4b09      	ldr	r3, [pc, #36]	; (8014610 <dhcp_network_changed+0x6c>)
 80145ea:	f240 326d 	movw	r2, #877	; 0x36d
 80145ee:	4909      	ldr	r1, [pc, #36]	; (8014614 <dhcp_network_changed+0x70>)
 80145f0:	4809      	ldr	r0, [pc, #36]	; (8014618 <dhcp_network_changed+0x74>)
 80145f2:	f003 ffdf 	bl	80185b4 <iprintf>
        autoip_stop(netif);
        dhcp->autoip_coop_state = DHCP_AUTOIP_COOP_STATE_OFF;
      }
#endif /* LWIP_DHCP_AUTOIP_COOP */
      /* ensure we start with short timeouts, even if already discovering */
      dhcp->tries = 0;
 80145f6:	68fb      	ldr	r3, [r7, #12]
 80145f8:	2200      	movs	r2, #0
 80145fa:	719a      	strb	r2, [r3, #6]
      dhcp_discover(netif);
 80145fc:	6878      	ldr	r0, [r7, #4]
 80145fe:	f000 f8af 	bl	8014760 <dhcp_discover>
      break;
 8014602:	e002      	b.n	801460a <dhcp_network_changed+0x66>
    return;
 8014604:	bf00      	nop
 8014606:	e000      	b.n	801460a <dhcp_network_changed+0x66>
      break;
 8014608:	bf00      	nop
  }
}
 801460a:	3710      	adds	r7, #16
 801460c:	46bd      	mov	sp, r7
 801460e:	bd80      	pop	{r7, pc}
 8014610:	0801bd04 	.word	0x0801bd04
 8014614:	0801be50 	.word	0x0801be50
 8014618:	0801bd64 	.word	0x0801bd64

0801461c <dhcp_arp_reply>:
 * @param netif the network interface on which the reply was received
 * @param addr The IP address we received a reply from
 */
void
dhcp_arp_reply(struct netif *netif, const ip4_addr_t *addr)
{
 801461c:	b580      	push	{r7, lr}
 801461e:	b084      	sub	sp, #16
 8014620:	af00      	add	r7, sp, #0
 8014622:	6078      	str	r0, [r7, #4]
 8014624:	6039      	str	r1, [r7, #0]
  struct dhcp *dhcp;

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8014626:	687b      	ldr	r3, [r7, #4]
 8014628:	2b00      	cmp	r3, #0
 801462a:	d107      	bne.n	801463c <dhcp_arp_reply+0x20>
 801462c:	4b0e      	ldr	r3, [pc, #56]	; (8014668 <dhcp_arp_reply+0x4c>)
 801462e:	f240 328b 	movw	r2, #907	; 0x38b
 8014632:	490e      	ldr	r1, [pc, #56]	; (801466c <dhcp_arp_reply+0x50>)
 8014634:	480e      	ldr	r0, [pc, #56]	; (8014670 <dhcp_arp_reply+0x54>)
 8014636:	f003 ffbd 	bl	80185b4 <iprintf>
 801463a:	e012      	b.n	8014662 <dhcp_arp_reply+0x46>
  dhcp = netif_dhcp_data(netif);
 801463c:	687b      	ldr	r3, [r7, #4]
 801463e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014640:	60fb      	str	r3, [r7, #12]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_arp_reply()\n"));
  /* is a DHCP client doing an ARP check? */
  if ((dhcp != NULL) && (dhcp->state == DHCP_STATE_CHECKING)) {
 8014642:	68fb      	ldr	r3, [r7, #12]
 8014644:	2b00      	cmp	r3, #0
 8014646:	d00c      	beq.n	8014662 <dhcp_arp_reply+0x46>
 8014648:	68fb      	ldr	r3, [r7, #12]
 801464a:	795b      	ldrb	r3, [r3, #5]
 801464c:	2b08      	cmp	r3, #8
 801464e:	d108      	bne.n	8014662 <dhcp_arp_reply+0x46>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_arp_reply(): CHECKING, arp reply for 0x%08"X32_F"\n",
                ip4_addr_get_u32(addr)));
    /* did a host respond with the address we
       were offered by the DHCP server? */
    if (ip4_addr_cmp(addr, &dhcp->offered_ip_addr)) {
 8014650:	683b      	ldr	r3, [r7, #0]
 8014652:	681a      	ldr	r2, [r3, #0]
 8014654:	68fb      	ldr	r3, [r7, #12]
 8014656:	69db      	ldr	r3, [r3, #28]
 8014658:	429a      	cmp	r2, r3
 801465a:	d102      	bne.n	8014662 <dhcp_arp_reply+0x46>
      /* we will not accept the offered address */
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE | LWIP_DBG_LEVEL_WARNING,
                  ("dhcp_arp_reply(): arp reply matched with offered address, declining\n"));
      dhcp_decline(netif);
 801465c:	6878      	ldr	r0, [r7, #4]
 801465e:	f000 f809 	bl	8014674 <dhcp_decline>
    }
  }
}
 8014662:	3710      	adds	r7, #16
 8014664:	46bd      	mov	sp, r7
 8014666:	bd80      	pop	{r7, pc}
 8014668:	0801bd04 	.word	0x0801bd04
 801466c:	0801bde8 	.word	0x0801bde8
 8014670:	0801bd64 	.word	0x0801bd64

08014674 <dhcp_decline>:
 *
 * @param netif the netif under DHCP control
 */
static err_t
dhcp_decline(struct netif *netif)
{
 8014674:	b5b0      	push	{r4, r5, r7, lr}
 8014676:	b08a      	sub	sp, #40	; 0x28
 8014678:	af02      	add	r7, sp, #8
 801467a:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 801467c:	687b      	ldr	r3, [r7, #4]
 801467e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014680:	61bb      	str	r3, [r7, #24]
  u16_t msecs;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_decline()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_BACKING_OFF);
 8014682:	210c      	movs	r1, #12
 8014684:	69b8      	ldr	r0, [r7, #24]
 8014686:	f000 fc6f 	bl	8014f68 <dhcp_set_state>
  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DECLINE, &options_out_len);
 801468a:	f107 030c 	add.w	r3, r7, #12
 801468e:	2204      	movs	r2, #4
 8014690:	69b9      	ldr	r1, [r7, #24]
 8014692:	6878      	ldr	r0, [r7, #4]
 8014694:	f001 f8f4 	bl	8015880 <dhcp_create_msg>
 8014698:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 801469a:	697b      	ldr	r3, [r7, #20]
 801469c:	2b00      	cmp	r3, #0
 801469e:	d035      	beq.n	801470c <dhcp_decline+0x98>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 80146a0:	697b      	ldr	r3, [r7, #20]
 80146a2:	685b      	ldr	r3, [r3, #4]
 80146a4:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 80146a6:	89b8      	ldrh	r0, [r7, #12]
 80146a8:	693b      	ldr	r3, [r7, #16]
 80146aa:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80146ae:	2304      	movs	r3, #4
 80146b0:	2232      	movs	r2, #50	; 0x32
 80146b2:	f000 fc73 	bl	8014f9c <dhcp_option>
 80146b6:	4603      	mov	r3, r0
 80146b8:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 80146ba:	89bc      	ldrh	r4, [r7, #12]
 80146bc:	693b      	ldr	r3, [r7, #16]
 80146be:	f103 05f0 	add.w	r5, r3, #240	; 0xf0
 80146c2:	69bb      	ldr	r3, [r7, #24]
 80146c4:	69db      	ldr	r3, [r3, #28]
 80146c6:	4618      	mov	r0, r3
 80146c8:	f7f7 fd97 	bl	800c1fa <lwip_htonl>
 80146cc:	4603      	mov	r3, r0
 80146ce:	461a      	mov	r2, r3
 80146d0:	4629      	mov	r1, r5
 80146d2:	4620      	mov	r0, r4
 80146d4:	f000 fcee 	bl	80150b4 <dhcp_option_long>
 80146d8:	4603      	mov	r3, r0
 80146da:	81bb      	strh	r3, [r7, #12]

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_BACKING_OFF, msg_out, DHCP_DECLINE, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 80146dc:	89b8      	ldrh	r0, [r7, #12]
 80146de:	693b      	ldr	r3, [r7, #16]
 80146e0:	33f0      	adds	r3, #240	; 0xf0
 80146e2:	697a      	ldr	r2, [r7, #20]
 80146e4:	4619      	mov	r1, r3
 80146e6:	f001 f9a1 	bl	8015a2c <dhcp_option_trailer>

    /* per section 4.4.4, broadcast DECLINE messages */
    result = udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 80146ea:	4b19      	ldr	r3, [pc, #100]	; (8014750 <dhcp_decline+0xdc>)
 80146ec:	6818      	ldr	r0, [r3, #0]
 80146ee:	4b19      	ldr	r3, [pc, #100]	; (8014754 <dhcp_decline+0xe0>)
 80146f0:	9301      	str	r3, [sp, #4]
 80146f2:	687b      	ldr	r3, [r7, #4]
 80146f4:	9300      	str	r3, [sp, #0]
 80146f6:	2343      	movs	r3, #67	; 0x43
 80146f8:	4a17      	ldr	r2, [pc, #92]	; (8014758 <dhcp_decline+0xe4>)
 80146fa:	6979      	ldr	r1, [r7, #20]
 80146fc:	f7ff f8d2 	bl	80138a4 <udp_sendto_if_src>
 8014700:	4603      	mov	r3, r0
 8014702:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 8014704:	6978      	ldr	r0, [r7, #20]
 8014706:	f7f9 f91b 	bl	800d940 <pbuf_free>
 801470a:	e001      	b.n	8014710 <dhcp_decline+0x9c>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_decline: BACKING OFF\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("dhcp_decline: could not allocate DHCP request\n"));
    result = ERR_MEM;
 801470c:	23ff      	movs	r3, #255	; 0xff
 801470e:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 8014710:	69bb      	ldr	r3, [r7, #24]
 8014712:	799b      	ldrb	r3, [r3, #6]
 8014714:	2bff      	cmp	r3, #255	; 0xff
 8014716:	d005      	beq.n	8014724 <dhcp_decline+0xb0>
    dhcp->tries++;
 8014718:	69bb      	ldr	r3, [r7, #24]
 801471a:	799b      	ldrb	r3, [r3, #6]
 801471c:	3301      	adds	r3, #1
 801471e:	b2da      	uxtb	r2, r3
 8014720:	69bb      	ldr	r3, [r7, #24]
 8014722:	719a      	strb	r2, [r3, #6]
  }
  msecs = 10 * 1000;
 8014724:	f242 7310 	movw	r3, #10000	; 0x2710
 8014728:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801472a:	89fb      	ldrh	r3, [r7, #14]
 801472c:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 8014730:	4a0a      	ldr	r2, [pc, #40]	; (801475c <dhcp_decline+0xe8>)
 8014732:	fb82 1203 	smull	r1, r2, r2, r3
 8014736:	1152      	asrs	r2, r2, #5
 8014738:	17db      	asrs	r3, r3, #31
 801473a:	1ad3      	subs	r3, r2, r3
 801473c:	b29a      	uxth	r2, r3
 801473e:	69bb      	ldr	r3, [r7, #24]
 8014740:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_decline(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 8014742:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8014746:	4618      	mov	r0, r3
 8014748:	3720      	adds	r7, #32
 801474a:	46bd      	mov	sp, r7
 801474c:	bdb0      	pop	{r4, r5, r7, pc}
 801474e:	bf00      	nop
 8014750:	20004b54 	.word	0x20004b54
 8014754:	0801c9ec 	.word	0x0801c9ec
 8014758:	0801c9f0 	.word	0x0801c9f0
 801475c:	10624dd3 	.word	0x10624dd3

08014760 <dhcp_discover>:
 *
 * @param netif the netif under DHCP control
 */
static err_t
dhcp_discover(struct netif *netif)
{
 8014760:	b580      	push	{r7, lr}
 8014762:	b08a      	sub	sp, #40	; 0x28
 8014764:	af02      	add	r7, sp, #8
 8014766:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8014768:	687b      	ldr	r3, [r7, #4]
 801476a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801476c:	61bb      	str	r3, [r7, #24]
  err_t result = ERR_OK;
 801476e:	2300      	movs	r3, #0
 8014770:	75fb      	strb	r3, [r7, #23]
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover()\n"));

  ip4_addr_set_any(&dhcp->offered_ip_addr);
 8014772:	69bb      	ldr	r3, [r7, #24]
 8014774:	2200      	movs	r2, #0
 8014776:	61da      	str	r2, [r3, #28]
  dhcp_set_state(dhcp, DHCP_STATE_SELECTING);
 8014778:	2106      	movs	r1, #6
 801477a:	69b8      	ldr	r0, [r7, #24]
 801477c:	f000 fbf4 	bl	8014f68 <dhcp_set_state>
  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_DISCOVER, &options_out_len);
 8014780:	f107 0308 	add.w	r3, r7, #8
 8014784:	2201      	movs	r2, #1
 8014786:	69b9      	ldr	r1, [r7, #24]
 8014788:	6878      	ldr	r0, [r7, #4]
 801478a:	f001 f879 	bl	8015880 <dhcp_create_msg>
 801478e:	6138      	str	r0, [r7, #16]
  if (p_out != NULL) {
 8014790:	693b      	ldr	r3, [r7, #16]
 8014792:	2b00      	cmp	r3, #0
 8014794:	d04b      	beq.n	801482e <dhcp_discover+0xce>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 8014796:	693b      	ldr	r3, [r7, #16]
 8014798:	685b      	ldr	r3, [r3, #4]
 801479a:	60fb      	str	r3, [r7, #12]
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover: making request\n"));

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 801479c:	8938      	ldrh	r0, [r7, #8]
 801479e:	68fb      	ldr	r3, [r7, #12]
 80147a0:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80147a4:	2302      	movs	r3, #2
 80147a6:	2239      	movs	r2, #57	; 0x39
 80147a8:	f000 fbf8 	bl	8014f9c <dhcp_option>
 80147ac:	4603      	mov	r3, r0
 80147ae:	813b      	strh	r3, [r7, #8]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 80147b0:	8938      	ldrh	r0, [r7, #8]
 80147b2:	68fb      	ldr	r3, [r7, #12]
 80147b4:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80147b8:	687b      	ldr	r3, [r7, #4]
 80147ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80147bc:	461a      	mov	r2, r3
 80147be:	f000 fc47 	bl	8015050 <dhcp_option_short>
 80147c2:	4603      	mov	r3, r0
 80147c4:	813b      	strh	r3, [r7, #8]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 80147c6:	8938      	ldrh	r0, [r7, #8]
 80147c8:	68fb      	ldr	r3, [r7, #12]
 80147ca:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80147ce:	2303      	movs	r3, #3
 80147d0:	2237      	movs	r2, #55	; 0x37
 80147d2:	f000 fbe3 	bl	8014f9c <dhcp_option>
 80147d6:	4603      	mov	r3, r0
 80147d8:	813b      	strh	r3, [r7, #8]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 80147da:	2300      	movs	r3, #0
 80147dc:	77fb      	strb	r3, [r7, #31]
 80147de:	e00e      	b.n	80147fe <dhcp_discover+0x9e>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 80147e0:	8938      	ldrh	r0, [r7, #8]
 80147e2:	68fb      	ldr	r3, [r7, #12]
 80147e4:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80147e8:	7ffb      	ldrb	r3, [r7, #31]
 80147ea:	4a29      	ldr	r2, [pc, #164]	; (8014890 <dhcp_discover+0x130>)
 80147ec:	5cd3      	ldrb	r3, [r2, r3]
 80147ee:	461a      	mov	r2, r3
 80147f0:	f000 fc08 	bl	8015004 <dhcp_option_byte>
 80147f4:	4603      	mov	r3, r0
 80147f6:	813b      	strh	r3, [r7, #8]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 80147f8:	7ffb      	ldrb	r3, [r7, #31]
 80147fa:	3301      	adds	r3, #1
 80147fc:	77fb      	strb	r3, [r7, #31]
 80147fe:	7ffb      	ldrb	r3, [r7, #31]
 8014800:	2b02      	cmp	r3, #2
 8014802:	d9ed      	bls.n	80147e0 <dhcp_discover+0x80>
    }
    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_SELECTING, msg_out, DHCP_DISCOVER, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 8014804:	8938      	ldrh	r0, [r7, #8]
 8014806:	68fb      	ldr	r3, [r7, #12]
 8014808:	33f0      	adds	r3, #240	; 0xf0
 801480a:	693a      	ldr	r2, [r7, #16]
 801480c:	4619      	mov	r1, r3
 801480e:	f001 f90d 	bl	8015a2c <dhcp_option_trailer>

    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover: sendto(DISCOVER, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER)\n"));
    udp_sendto_if_src(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif, IP4_ADDR_ANY);
 8014812:	4b20      	ldr	r3, [pc, #128]	; (8014894 <dhcp_discover+0x134>)
 8014814:	6818      	ldr	r0, [r3, #0]
 8014816:	4b20      	ldr	r3, [pc, #128]	; (8014898 <dhcp_discover+0x138>)
 8014818:	9301      	str	r3, [sp, #4]
 801481a:	687b      	ldr	r3, [r7, #4]
 801481c:	9300      	str	r3, [sp, #0]
 801481e:	2343      	movs	r3, #67	; 0x43
 8014820:	4a1e      	ldr	r2, [pc, #120]	; (801489c <dhcp_discover+0x13c>)
 8014822:	6939      	ldr	r1, [r7, #16]
 8014824:	f7ff f83e 	bl	80138a4 <udp_sendto_if_src>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_discover: deleting()ing\n"));
    pbuf_free(p_out);
 8014828:	6938      	ldr	r0, [r7, #16]
 801482a:	f7f9 f889 	bl	800d940 <pbuf_free>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_discover: SELECTING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_discover: could not allocate DHCP request\n"));
  }
  if (dhcp->tries < 255) {
 801482e:	69bb      	ldr	r3, [r7, #24]
 8014830:	799b      	ldrb	r3, [r3, #6]
 8014832:	2bff      	cmp	r3, #255	; 0xff
 8014834:	d005      	beq.n	8014842 <dhcp_discover+0xe2>
    dhcp->tries++;
 8014836:	69bb      	ldr	r3, [r7, #24]
 8014838:	799b      	ldrb	r3, [r3, #6]
 801483a:	3301      	adds	r3, #1
 801483c:	b2da      	uxtb	r2, r3
 801483e:	69bb      	ldr	r3, [r7, #24]
 8014840:	719a      	strb	r2, [r3, #6]
  if (dhcp->tries >= LWIP_DHCP_AUTOIP_COOP_TRIES && dhcp->autoip_coop_state == DHCP_AUTOIP_COOP_STATE_OFF) {
    dhcp->autoip_coop_state = DHCP_AUTOIP_COOP_STATE_ON;
    autoip_start(netif);
  }
#endif /* LWIP_DHCP_AUTOIP_COOP */
  msecs = (u16_t)((dhcp->tries < 6 ? 1 << dhcp->tries : 60) * 1000);
 8014842:	69bb      	ldr	r3, [r7, #24]
 8014844:	799b      	ldrb	r3, [r3, #6]
 8014846:	2b05      	cmp	r3, #5
 8014848:	d80d      	bhi.n	8014866 <dhcp_discover+0x106>
 801484a:	69bb      	ldr	r3, [r7, #24]
 801484c:	799b      	ldrb	r3, [r3, #6]
 801484e:	461a      	mov	r2, r3
 8014850:	2301      	movs	r3, #1
 8014852:	4093      	lsls	r3, r2
 8014854:	b29b      	uxth	r3, r3
 8014856:	461a      	mov	r2, r3
 8014858:	0152      	lsls	r2, r2, #5
 801485a:	1ad2      	subs	r2, r2, r3
 801485c:	0092      	lsls	r2, r2, #2
 801485e:	4413      	add	r3, r2
 8014860:	00db      	lsls	r3, r3, #3
 8014862:	b29b      	uxth	r3, r3
 8014864:	e001      	b.n	801486a <dhcp_discover+0x10a>
 8014866:	f64e 2360 	movw	r3, #60000	; 0xea60
 801486a:	817b      	strh	r3, [r7, #10]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 801486c:	897b      	ldrh	r3, [r7, #10]
 801486e:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 8014872:	4a0b      	ldr	r2, [pc, #44]	; (80148a0 <dhcp_discover+0x140>)
 8014874:	fb82 1203 	smull	r1, r2, r2, r3
 8014878:	1152      	asrs	r2, r2, #5
 801487a:	17db      	asrs	r3, r3, #31
 801487c:	1ad3      	subs	r3, r2, r3
 801487e:	b29a      	uxth	r2, r3
 8014880:	69bb      	ldr	r3, [r7, #24]
 8014882:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_discover(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 8014884:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8014888:	4618      	mov	r0, r3
 801488a:	3720      	adds	r7, #32
 801488c:	46bd      	mov	sp, r7
 801488e:	bd80      	pop	{r7, pc}
 8014890:	20000058 	.word	0x20000058
 8014894:	20004b54 	.word	0x20004b54
 8014898:	0801c9ec 	.word	0x0801c9ec
 801489c:	0801c9f0 	.word	0x0801c9f0
 80148a0:	10624dd3 	.word	0x10624dd3

080148a4 <dhcp_bind>:
 *
 * @param netif network interface to bind to the offered address
 */
static void
dhcp_bind(struct netif *netif)
{
 80148a4:	b580      	push	{r7, lr}
 80148a6:	b088      	sub	sp, #32
 80148a8:	af00      	add	r7, sp, #0
 80148aa:	6078      	str	r0, [r7, #4]
  u32_t timeout;
  struct dhcp *dhcp;
  ip4_addr_t sn_mask, gw_addr;
  LWIP_ERROR("dhcp_bind: netif != NULL", (netif != NULL), return;);
 80148ac:	687b      	ldr	r3, [r7, #4]
 80148ae:	2b00      	cmp	r3, #0
 80148b0:	d107      	bne.n	80148c2 <dhcp_bind+0x1e>
 80148b2:	4b64      	ldr	r3, [pc, #400]	; (8014a44 <dhcp_bind+0x1a0>)
 80148b4:	f240 4215 	movw	r2, #1045	; 0x415
 80148b8:	4963      	ldr	r1, [pc, #396]	; (8014a48 <dhcp_bind+0x1a4>)
 80148ba:	4864      	ldr	r0, [pc, #400]	; (8014a4c <dhcp_bind+0x1a8>)
 80148bc:	f003 fe7a 	bl	80185b4 <iprintf>
 80148c0:	e0bc      	b.n	8014a3c <dhcp_bind+0x198>
  dhcp = netif_dhcp_data(netif);
 80148c2:	687b      	ldr	r3, [r7, #4]
 80148c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80148c6:	61bb      	str	r3, [r7, #24]
  LWIP_ERROR("dhcp_bind: dhcp != NULL", (dhcp != NULL), return;);
 80148c8:	69bb      	ldr	r3, [r7, #24]
 80148ca:	2b00      	cmp	r3, #0
 80148cc:	d107      	bne.n	80148de <dhcp_bind+0x3a>
 80148ce:	4b5d      	ldr	r3, [pc, #372]	; (8014a44 <dhcp_bind+0x1a0>)
 80148d0:	f240 4217 	movw	r2, #1047	; 0x417
 80148d4:	495e      	ldr	r1, [pc, #376]	; (8014a50 <dhcp_bind+0x1ac>)
 80148d6:	485d      	ldr	r0, [pc, #372]	; (8014a4c <dhcp_bind+0x1a8>)
 80148d8:	f003 fe6c 	bl	80185b4 <iprintf>
 80148dc:	e0ae      	b.n	8014a3c <dhcp_bind+0x198>
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(netif=%p) %c%c%"U16_F"\n", (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num));

  /* reset time used of lease */
  dhcp->lease_used = 0;
 80148de:	69bb      	ldr	r3, [r7, #24]
 80148e0:	2200      	movs	r2, #0
 80148e2:	825a      	strh	r2, [r3, #18]

  if (dhcp->offered_t0_lease != 0xffffffffUL) {
 80148e4:	69bb      	ldr	r3, [r7, #24]
 80148e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80148e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80148ec:	d019      	beq.n	8014922 <dhcp_bind+0x7e>
    /* set renewal period timer */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(): t0 renewal timer %"U32_F" secs\n", dhcp->offered_t0_lease));
    timeout = (dhcp->offered_t0_lease + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 80148ee:	69bb      	ldr	r3, [r7, #24]
 80148f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80148f2:	331e      	adds	r3, #30
 80148f4:	4a57      	ldr	r2, [pc, #348]	; (8014a54 <dhcp_bind+0x1b0>)
 80148f6:	fba2 2303 	umull	r2, r3, r2, r3
 80148fa:	095b      	lsrs	r3, r3, #5
 80148fc:	61fb      	str	r3, [r7, #28]
    if (timeout > 0xffff) {
 80148fe:	69fb      	ldr	r3, [r7, #28]
 8014900:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8014904:	d302      	bcc.n	801490c <dhcp_bind+0x68>
      timeout = 0xffff;
 8014906:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801490a:	61fb      	str	r3, [r7, #28]
    }
    dhcp->t0_timeout = (u16_t)timeout;
 801490c:	69fb      	ldr	r3, [r7, #28]
 801490e:	b29a      	uxth	r2, r3
 8014910:	69bb      	ldr	r3, [r7, #24]
 8014912:	829a      	strh	r2, [r3, #20]
    if (dhcp->t0_timeout == 0) {
 8014914:	69bb      	ldr	r3, [r7, #24]
 8014916:	8a9b      	ldrh	r3, [r3, #20]
 8014918:	2b00      	cmp	r3, #0
 801491a:	d102      	bne.n	8014922 <dhcp_bind+0x7e>
      dhcp->t0_timeout = 1;
 801491c:	69bb      	ldr	r3, [r7, #24]
 801491e:	2201      	movs	r2, #1
 8014920:	829a      	strh	r2, [r3, #20]
    }
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_bind(): set request timeout %"U32_F" msecs\n", dhcp->offered_t0_lease * 1000));
  }

  /* temporary DHCP lease? */
  if (dhcp->offered_t1_renew != 0xffffffffUL) {
 8014922:	69bb      	ldr	r3, [r7, #24]
 8014924:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014926:	f1b3 3fff 	cmp.w	r3, #4294967295
 801492a:	d01d      	beq.n	8014968 <dhcp_bind+0xc4>
    /* set renewal period timer */
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(): t1 renewal timer %"U32_F" secs\n", dhcp->offered_t1_renew));
    timeout = (dhcp->offered_t1_renew + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 801492c:	69bb      	ldr	r3, [r7, #24]
 801492e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014930:	331e      	adds	r3, #30
 8014932:	4a48      	ldr	r2, [pc, #288]	; (8014a54 <dhcp_bind+0x1b0>)
 8014934:	fba2 2303 	umull	r2, r3, r2, r3
 8014938:	095b      	lsrs	r3, r3, #5
 801493a:	61fb      	str	r3, [r7, #28]
    if (timeout > 0xffff) {
 801493c:	69fb      	ldr	r3, [r7, #28]
 801493e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8014942:	d302      	bcc.n	801494a <dhcp_bind+0xa6>
      timeout = 0xffff;
 8014944:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8014948:	61fb      	str	r3, [r7, #28]
    }
    dhcp->t1_timeout = (u16_t)timeout;
 801494a:	69fb      	ldr	r3, [r7, #28]
 801494c:	b29a      	uxth	r2, r3
 801494e:	69bb      	ldr	r3, [r7, #24]
 8014950:	815a      	strh	r2, [r3, #10]
    if (dhcp->t1_timeout == 0) {
 8014952:	69bb      	ldr	r3, [r7, #24]
 8014954:	895b      	ldrh	r3, [r3, #10]
 8014956:	2b00      	cmp	r3, #0
 8014958:	d102      	bne.n	8014960 <dhcp_bind+0xbc>
      dhcp->t1_timeout = 1;
 801495a:	69bb      	ldr	r3, [r7, #24]
 801495c:	2201      	movs	r2, #1
 801495e:	815a      	strh	r2, [r3, #10]
    }
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_bind(): set request timeout %"U32_F" msecs\n", dhcp->offered_t1_renew * 1000));
    dhcp->t1_renew_time = dhcp->t1_timeout;
 8014960:	69bb      	ldr	r3, [r7, #24]
 8014962:	895a      	ldrh	r2, [r3, #10]
 8014964:	69bb      	ldr	r3, [r7, #24]
 8014966:	81da      	strh	r2, [r3, #14]
  }
  /* set renewal period timer */
  if (dhcp->offered_t2_rebind != 0xffffffffUL) {
 8014968:	69bb      	ldr	r3, [r7, #24]
 801496a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801496c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014970:	d01d      	beq.n	80149ae <dhcp_bind+0x10a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_bind(): t2 rebind timer %"U32_F" secs\n", dhcp->offered_t2_rebind));
    timeout = (dhcp->offered_t2_rebind + DHCP_COARSE_TIMER_SECS / 2) / DHCP_COARSE_TIMER_SECS;
 8014972:	69bb      	ldr	r3, [r7, #24]
 8014974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014976:	331e      	adds	r3, #30
 8014978:	4a36      	ldr	r2, [pc, #216]	; (8014a54 <dhcp_bind+0x1b0>)
 801497a:	fba2 2303 	umull	r2, r3, r2, r3
 801497e:	095b      	lsrs	r3, r3, #5
 8014980:	61fb      	str	r3, [r7, #28]
    if (timeout > 0xffff) {
 8014982:	69fb      	ldr	r3, [r7, #28]
 8014984:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8014988:	d302      	bcc.n	8014990 <dhcp_bind+0xec>
      timeout = 0xffff;
 801498a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801498e:	61fb      	str	r3, [r7, #28]
    }
    dhcp->t2_timeout = (u16_t)timeout;
 8014990:	69fb      	ldr	r3, [r7, #28]
 8014992:	b29a      	uxth	r2, r3
 8014994:	69bb      	ldr	r3, [r7, #24]
 8014996:	819a      	strh	r2, [r3, #12]
    if (dhcp->t2_timeout == 0) {
 8014998:	69bb      	ldr	r3, [r7, #24]
 801499a:	899b      	ldrh	r3, [r3, #12]
 801499c:	2b00      	cmp	r3, #0
 801499e:	d102      	bne.n	80149a6 <dhcp_bind+0x102>
      dhcp->t2_timeout = 1;
 80149a0:	69bb      	ldr	r3, [r7, #24]
 80149a2:	2201      	movs	r2, #1
 80149a4:	819a      	strh	r2, [r3, #12]
    }
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_bind(): set request timeout %"U32_F" msecs\n", dhcp->offered_t2_rebind * 1000));
    dhcp->t2_rebind_time = dhcp->t2_timeout;
 80149a6:	69bb      	ldr	r3, [r7, #24]
 80149a8:	899a      	ldrh	r2, [r3, #12]
 80149aa:	69bb      	ldr	r3, [r7, #24]
 80149ac:	821a      	strh	r2, [r3, #16]
  }

  /* If we have sub 1 minute lease, t2 and t1 will kick in at the same time. */
  if ((dhcp->t1_timeout >= dhcp->t2_timeout) && (dhcp->t2_timeout > 0)) {
 80149ae:	69bb      	ldr	r3, [r7, #24]
 80149b0:	895a      	ldrh	r2, [r3, #10]
 80149b2:	69bb      	ldr	r3, [r7, #24]
 80149b4:	899b      	ldrh	r3, [r3, #12]
 80149b6:	429a      	cmp	r2, r3
 80149b8:	d306      	bcc.n	80149c8 <dhcp_bind+0x124>
 80149ba:	69bb      	ldr	r3, [r7, #24]
 80149bc:	899b      	ldrh	r3, [r3, #12]
 80149be:	2b00      	cmp	r3, #0
 80149c0:	d002      	beq.n	80149c8 <dhcp_bind+0x124>
    dhcp->t1_timeout = 0;
 80149c2:	69bb      	ldr	r3, [r7, #24]
 80149c4:	2200      	movs	r2, #0
 80149c6:	815a      	strh	r2, [r3, #10]
  }

  if (dhcp->subnet_mask_given) {
 80149c8:	69bb      	ldr	r3, [r7, #24]
 80149ca:	79db      	ldrb	r3, [r3, #7]
 80149cc:	2b00      	cmp	r3, #0
 80149ce:	d003      	beq.n	80149d8 <dhcp_bind+0x134>
    /* copy offered network mask */
    ip4_addr_copy(sn_mask, dhcp->offered_sn_mask);
 80149d0:	69bb      	ldr	r3, [r7, #24]
 80149d2:	6a1b      	ldr	r3, [r3, #32]
 80149d4:	613b      	str	r3, [r7, #16]
 80149d6:	e014      	b.n	8014a02 <dhcp_bind+0x15e>
  } else {
    /* subnet mask not given, choose a safe subnet mask given the network class */
    u8_t first_octet = ip4_addr1(&dhcp->offered_ip_addr);
 80149d8:	69bb      	ldr	r3, [r7, #24]
 80149da:	331c      	adds	r3, #28
 80149dc:	781b      	ldrb	r3, [r3, #0]
 80149de:	75fb      	strb	r3, [r7, #23]
    if (first_octet <= 127) {
 80149e0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80149e4:	2b00      	cmp	r3, #0
 80149e6:	db02      	blt.n	80149ee <dhcp_bind+0x14a>
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xff000000UL));
 80149e8:	23ff      	movs	r3, #255	; 0xff
 80149ea:	613b      	str	r3, [r7, #16]
 80149ec:	e009      	b.n	8014a02 <dhcp_bind+0x15e>
    } else if (first_octet >= 192) {
 80149ee:	7dfb      	ldrb	r3, [r7, #23]
 80149f0:	2bbf      	cmp	r3, #191	; 0xbf
 80149f2:	d903      	bls.n	80149fc <dhcp_bind+0x158>
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xffffff00UL));
 80149f4:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 80149f8:	613b      	str	r3, [r7, #16]
 80149fa:	e002      	b.n	8014a02 <dhcp_bind+0x15e>
    } else {
      ip4_addr_set_u32(&sn_mask, PP_HTONL(0xffff0000UL));
 80149fc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8014a00:	613b      	str	r3, [r7, #16]
    }
  }

  ip4_addr_copy(gw_addr, dhcp->offered_gw_addr);
 8014a02:	69bb      	ldr	r3, [r7, #24]
 8014a04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014a06:	60fb      	str	r3, [r7, #12]
  /* gateway address not given? */
  if (ip4_addr_isany_val(gw_addr)) {
 8014a08:	68fb      	ldr	r3, [r7, #12]
 8014a0a:	2b00      	cmp	r3, #0
 8014a0c:	d108      	bne.n	8014a20 <dhcp_bind+0x17c>
    /* copy network address */
    ip4_addr_get_network(&gw_addr, &dhcp->offered_ip_addr, &sn_mask);
 8014a0e:	69bb      	ldr	r3, [r7, #24]
 8014a10:	69da      	ldr	r2, [r3, #28]
 8014a12:	693b      	ldr	r3, [r7, #16]
 8014a14:	4013      	ands	r3, r2
 8014a16:	60fb      	str	r3, [r7, #12]
    /* use first host address on network as gateway */
    ip4_addr_set_u32(&gw_addr, ip4_addr_get_u32(&gw_addr) | PP_HTONL(0x00000001UL));
 8014a18:	68fb      	ldr	r3, [r7, #12]
 8014a1a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8014a1e:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_STATE, ("dhcp_bind(): IP: 0x%08"X32_F" SN: 0x%08"X32_F" GW: 0x%08"X32_F"\n",
              ip4_addr_get_u32(&dhcp->offered_ip_addr), ip4_addr_get_u32(&sn_mask), ip4_addr_get_u32(&gw_addr)));
  /* netif is now bound to DHCP leased address - set this before assigning the address
     to ensure the callback can use dhcp_supplied_address() */
  dhcp_set_state(dhcp, DHCP_STATE_BOUND);
 8014a20:	210a      	movs	r1, #10
 8014a22:	69b8      	ldr	r0, [r7, #24]
 8014a24:	f000 faa0 	bl	8014f68 <dhcp_set_state>

  netif_set_addr(netif, &dhcp->offered_ip_addr, &sn_mask, &gw_addr);
 8014a28:	69bb      	ldr	r3, [r7, #24]
 8014a2a:	f103 011c 	add.w	r1, r3, #28
 8014a2e:	f107 030c 	add.w	r3, r7, #12
 8014a32:	f107 0210 	add.w	r2, r7, #16
 8014a36:	6878      	ldr	r0, [r7, #4]
 8014a38:	f7f8 fa74 	bl	800cf24 <netif_set_addr>
  /* interface is used by routing now that an address is set */
}
 8014a3c:	3720      	adds	r7, #32
 8014a3e:	46bd      	mov	sp, r7
 8014a40:	bd80      	pop	{r7, pc}
 8014a42:	bf00      	nop
 8014a44:	0801bd04 	.word	0x0801bd04
 8014a48:	0801be64 	.word	0x0801be64
 8014a4c:	0801bd64 	.word	0x0801bd64
 8014a50:	0801be80 	.word	0x0801be80
 8014a54:	88888889 	.word	0x88888889

08014a58 <dhcp_renew>:
 *
 * @param netif network interface which must renew its lease
 */
err_t
dhcp_renew(struct netif *netif)
{
 8014a58:	b580      	push	{r7, lr}
 8014a5a:	b08a      	sub	sp, #40	; 0x28
 8014a5c:	af02      	add	r7, sp, #8
 8014a5e:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8014a60:	687b      	ldr	r3, [r7, #4]
 8014a62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014a64:	61bb      	str	r3, [r7, #24]
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_renew()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_RENEWING);
 8014a66:	2105      	movs	r1, #5
 8014a68:	69b8      	ldr	r0, [r7, #24]
 8014a6a:	f000 fa7d 	bl	8014f68 <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 8014a6e:	f107 030c 	add.w	r3, r7, #12
 8014a72:	2203      	movs	r2, #3
 8014a74:	69b9      	ldr	r1, [r7, #24]
 8014a76:	6878      	ldr	r0, [r7, #4]
 8014a78:	f000 ff02 	bl	8015880 <dhcp_create_msg>
 8014a7c:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 8014a7e:	697b      	ldr	r3, [r7, #20]
 8014a80:	2b00      	cmp	r3, #0
 8014a82:	d04e      	beq.n	8014b22 <dhcp_renew+0xca>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 8014a84:	697b      	ldr	r3, [r7, #20]
 8014a86:	685b      	ldr	r3, [r3, #4]
 8014a88:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8014a8a:	89b8      	ldrh	r0, [r7, #12]
 8014a8c:	693b      	ldr	r3, [r7, #16]
 8014a8e:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8014a92:	2302      	movs	r3, #2
 8014a94:	2239      	movs	r2, #57	; 0x39
 8014a96:	f000 fa81 	bl	8014f9c <dhcp_option>
 8014a9a:	4603      	mov	r3, r0
 8014a9c:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 8014a9e:	89b8      	ldrh	r0, [r7, #12]
 8014aa0:	693b      	ldr	r3, [r7, #16]
 8014aa2:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8014aa6:	687b      	ldr	r3, [r7, #4]
 8014aa8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8014aaa:	461a      	mov	r2, r3
 8014aac:	f000 fad0 	bl	8015050 <dhcp_option_short>
 8014ab0:	4603      	mov	r3, r0
 8014ab2:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 8014ab4:	89b8      	ldrh	r0, [r7, #12]
 8014ab6:	693b      	ldr	r3, [r7, #16]
 8014ab8:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8014abc:	2303      	movs	r3, #3
 8014abe:	2237      	movs	r2, #55	; 0x37
 8014ac0:	f000 fa6c 	bl	8014f9c <dhcp_option>
 8014ac4:	4603      	mov	r3, r0
 8014ac6:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8014ac8:	2300      	movs	r3, #0
 8014aca:	77bb      	strb	r3, [r7, #30]
 8014acc:	e00e      	b.n	8014aec <dhcp_renew+0x94>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8014ace:	89b8      	ldrh	r0, [r7, #12]
 8014ad0:	693b      	ldr	r3, [r7, #16]
 8014ad2:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8014ad6:	7fbb      	ldrb	r3, [r7, #30]
 8014ad8:	4a2a      	ldr	r2, [pc, #168]	; (8014b84 <dhcp_renew+0x12c>)
 8014ada:	5cd3      	ldrb	r3, [r2, r3]
 8014adc:	461a      	mov	r2, r3
 8014ade:	f000 fa91 	bl	8015004 <dhcp_option_byte>
 8014ae2:	4603      	mov	r3, r0
 8014ae4:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8014ae6:	7fbb      	ldrb	r3, [r7, #30]
 8014ae8:	3301      	adds	r3, #1
 8014aea:	77bb      	strb	r3, [r7, #30]
 8014aec:	7fbb      	ldrb	r3, [r7, #30]
 8014aee:	2b02      	cmp	r3, #2
 8014af0:	d9ed      	bls.n	8014ace <dhcp_renew+0x76>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_RENEWING, msg_out, DHCP_REQUEST, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 8014af2:	89b8      	ldrh	r0, [r7, #12]
 8014af4:	693b      	ldr	r3, [r7, #16]
 8014af6:	33f0      	adds	r3, #240	; 0xf0
 8014af8:	697a      	ldr	r2, [r7, #20]
 8014afa:	4619      	mov	r1, r3
 8014afc:	f000 ff96 	bl	8015a2c <dhcp_option_trailer>

    result = udp_sendto_if(dhcp_pcb, p_out, &dhcp->server_ip_addr, LWIP_IANA_PORT_DHCP_SERVER, netif);
 8014b00:	4b21      	ldr	r3, [pc, #132]	; (8014b88 <dhcp_renew+0x130>)
 8014b02:	6818      	ldr	r0, [r3, #0]
 8014b04:	69bb      	ldr	r3, [r7, #24]
 8014b06:	f103 0218 	add.w	r2, r3, #24
 8014b0a:	687b      	ldr	r3, [r7, #4]
 8014b0c:	9300      	str	r3, [sp, #0]
 8014b0e:	2343      	movs	r3, #67	; 0x43
 8014b10:	6979      	ldr	r1, [r7, #20]
 8014b12:	f7fe fe53 	bl	80137bc <udp_sendto_if>
 8014b16:	4603      	mov	r3, r0
 8014b18:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 8014b1a:	6978      	ldr	r0, [r7, #20]
 8014b1c:	f7f8 ff10 	bl	800d940 <pbuf_free>
 8014b20:	e001      	b.n	8014b26 <dhcp_renew+0xce>

    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_renew: RENEWING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_renew: could not allocate DHCP request\n"));
    result = ERR_MEM;
 8014b22:	23ff      	movs	r3, #255	; 0xff
 8014b24:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 8014b26:	69bb      	ldr	r3, [r7, #24]
 8014b28:	799b      	ldrb	r3, [r3, #6]
 8014b2a:	2bff      	cmp	r3, #255	; 0xff
 8014b2c:	d005      	beq.n	8014b3a <dhcp_renew+0xe2>
    dhcp->tries++;
 8014b2e:	69bb      	ldr	r3, [r7, #24]
 8014b30:	799b      	ldrb	r3, [r3, #6]
 8014b32:	3301      	adds	r3, #1
 8014b34:	b2da      	uxtb	r2, r3
 8014b36:	69bb      	ldr	r3, [r7, #24]
 8014b38:	719a      	strb	r2, [r3, #6]
  }
  /* back-off on retries, but to a maximum of 20 seconds */
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 2000 : 20 * 1000);
 8014b3a:	69bb      	ldr	r3, [r7, #24]
 8014b3c:	799b      	ldrb	r3, [r3, #6]
 8014b3e:	2b09      	cmp	r3, #9
 8014b40:	d80a      	bhi.n	8014b58 <dhcp_renew+0x100>
 8014b42:	69bb      	ldr	r3, [r7, #24]
 8014b44:	799b      	ldrb	r3, [r3, #6]
 8014b46:	b29b      	uxth	r3, r3
 8014b48:	461a      	mov	r2, r3
 8014b4a:	0152      	lsls	r2, r2, #5
 8014b4c:	1ad2      	subs	r2, r2, r3
 8014b4e:	0092      	lsls	r2, r2, #2
 8014b50:	4413      	add	r3, r2
 8014b52:	011b      	lsls	r3, r3, #4
 8014b54:	b29b      	uxth	r3, r3
 8014b56:	e001      	b.n	8014b5c <dhcp_renew+0x104>
 8014b58:	f644 6320 	movw	r3, #20000	; 0x4e20
 8014b5c:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8014b5e:	89fb      	ldrh	r3, [r7, #14]
 8014b60:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 8014b64:	4a09      	ldr	r2, [pc, #36]	; (8014b8c <dhcp_renew+0x134>)
 8014b66:	fb82 1203 	smull	r1, r2, r2, r3
 8014b6a:	1152      	asrs	r2, r2, #5
 8014b6c:	17db      	asrs	r3, r3, #31
 8014b6e:	1ad3      	subs	r3, r2, r3
 8014b70:	b29a      	uxth	r2, r3
 8014b72:	69bb      	ldr	r3, [r7, #24]
 8014b74:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_renew(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 8014b76:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8014b7a:	4618      	mov	r0, r3
 8014b7c:	3720      	adds	r7, #32
 8014b7e:	46bd      	mov	sp, r7
 8014b80:	bd80      	pop	{r7, pc}
 8014b82:	bf00      	nop
 8014b84:	20000058 	.word	0x20000058
 8014b88:	20004b54 	.word	0x20004b54
 8014b8c:	10624dd3 	.word	0x10624dd3

08014b90 <dhcp_rebind>:
 *
 * @param netif network interface which must rebind with a DHCP server
 */
static err_t
dhcp_rebind(struct netif *netif)
{
 8014b90:	b580      	push	{r7, lr}
 8014b92:	b08a      	sub	sp, #40	; 0x28
 8014b94:	af02      	add	r7, sp, #8
 8014b96:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8014b98:	687b      	ldr	r3, [r7, #4]
 8014b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014b9c:	61bb      	str	r3, [r7, #24]
  u8_t i;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_rebind()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_REBINDING);
 8014b9e:	2104      	movs	r1, #4
 8014ba0:	69b8      	ldr	r0, [r7, #24]
 8014ba2:	f000 f9e1 	bl	8014f68 <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 8014ba6:	f107 030c 	add.w	r3, r7, #12
 8014baa:	2203      	movs	r2, #3
 8014bac:	69b9      	ldr	r1, [r7, #24]
 8014bae:	6878      	ldr	r0, [r7, #4]
 8014bb0:	f000 fe66 	bl	8015880 <dhcp_create_msg>
 8014bb4:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 8014bb6:	697b      	ldr	r3, [r7, #20]
 8014bb8:	2b00      	cmp	r3, #0
 8014bba:	d04c      	beq.n	8014c56 <dhcp_rebind+0xc6>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 8014bbc:	697b      	ldr	r3, [r7, #20]
 8014bbe:	685b      	ldr	r3, [r3, #4]
 8014bc0:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8014bc2:	89b8      	ldrh	r0, [r7, #12]
 8014bc4:	693b      	ldr	r3, [r7, #16]
 8014bc6:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8014bca:	2302      	movs	r3, #2
 8014bcc:	2239      	movs	r2, #57	; 0x39
 8014bce:	f000 f9e5 	bl	8014f9c <dhcp_option>
 8014bd2:	4603      	mov	r3, r0
 8014bd4:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN(netif));
 8014bd6:	89b8      	ldrh	r0, [r7, #12]
 8014bd8:	693b      	ldr	r3, [r7, #16]
 8014bda:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8014bde:	687b      	ldr	r3, [r7, #4]
 8014be0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8014be2:	461a      	mov	r2, r3
 8014be4:	f000 fa34 	bl	8015050 <dhcp_option_short>
 8014be8:	4603      	mov	r3, r0
 8014bea:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 8014bec:	89b8      	ldrh	r0, [r7, #12]
 8014bee:	693b      	ldr	r3, [r7, #16]
 8014bf0:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8014bf4:	2303      	movs	r3, #3
 8014bf6:	2237      	movs	r2, #55	; 0x37
 8014bf8:	f000 f9d0 	bl	8014f9c <dhcp_option>
 8014bfc:	4603      	mov	r3, r0
 8014bfe:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8014c00:	2300      	movs	r3, #0
 8014c02:	77bb      	strb	r3, [r7, #30]
 8014c04:	e00e      	b.n	8014c24 <dhcp_rebind+0x94>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8014c06:	89b8      	ldrh	r0, [r7, #12]
 8014c08:	693b      	ldr	r3, [r7, #16]
 8014c0a:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8014c0e:	7fbb      	ldrb	r3, [r7, #30]
 8014c10:	4a29      	ldr	r2, [pc, #164]	; (8014cb8 <dhcp_rebind+0x128>)
 8014c12:	5cd3      	ldrb	r3, [r2, r3]
 8014c14:	461a      	mov	r2, r3
 8014c16:	f000 f9f5 	bl	8015004 <dhcp_option_byte>
 8014c1a:	4603      	mov	r3, r0
 8014c1c:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8014c1e:	7fbb      	ldrb	r3, [r7, #30]
 8014c20:	3301      	adds	r3, #1
 8014c22:	77bb      	strb	r3, [r7, #30]
 8014c24:	7fbb      	ldrb	r3, [r7, #30]
 8014c26:	2b02      	cmp	r3, #2
 8014c28:	d9ed      	bls.n	8014c06 <dhcp_rebind+0x76>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_REBINDING, msg_out, DHCP_DISCOVER, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 8014c2a:	89b8      	ldrh	r0, [r7, #12]
 8014c2c:	693b      	ldr	r3, [r7, #16]
 8014c2e:	33f0      	adds	r3, #240	; 0xf0
 8014c30:	697a      	ldr	r2, [r7, #20]
 8014c32:	4619      	mov	r1, r3
 8014c34:	f000 fefa 	bl	8015a2c <dhcp_option_trailer>

    /* broadcast to server */
    result = udp_sendto_if(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif);
 8014c38:	4b20      	ldr	r3, [pc, #128]	; (8014cbc <dhcp_rebind+0x12c>)
 8014c3a:	6818      	ldr	r0, [r3, #0]
 8014c3c:	687b      	ldr	r3, [r7, #4]
 8014c3e:	9300      	str	r3, [sp, #0]
 8014c40:	2343      	movs	r3, #67	; 0x43
 8014c42:	4a1f      	ldr	r2, [pc, #124]	; (8014cc0 <dhcp_rebind+0x130>)
 8014c44:	6979      	ldr	r1, [r7, #20]
 8014c46:	f7fe fdb9 	bl	80137bc <udp_sendto_if>
 8014c4a:	4603      	mov	r3, r0
 8014c4c:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 8014c4e:	6978      	ldr	r0, [r7, #20]
 8014c50:	f7f8 fe76 	bl	800d940 <pbuf_free>
 8014c54:	e001      	b.n	8014c5a <dhcp_rebind+0xca>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_rebind: REBINDING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_rebind: could not allocate DHCP request\n"));
    result = ERR_MEM;
 8014c56:	23ff      	movs	r3, #255	; 0xff
 8014c58:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 8014c5a:	69bb      	ldr	r3, [r7, #24]
 8014c5c:	799b      	ldrb	r3, [r3, #6]
 8014c5e:	2bff      	cmp	r3, #255	; 0xff
 8014c60:	d005      	beq.n	8014c6e <dhcp_rebind+0xde>
    dhcp->tries++;
 8014c62:	69bb      	ldr	r3, [r7, #24]
 8014c64:	799b      	ldrb	r3, [r3, #6]
 8014c66:	3301      	adds	r3, #1
 8014c68:	b2da      	uxtb	r2, r3
 8014c6a:	69bb      	ldr	r3, [r7, #24]
 8014c6c:	719a      	strb	r2, [r3, #6]
  }
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 8014c6e:	69bb      	ldr	r3, [r7, #24]
 8014c70:	799b      	ldrb	r3, [r3, #6]
 8014c72:	2b09      	cmp	r3, #9
 8014c74:	d80a      	bhi.n	8014c8c <dhcp_rebind+0xfc>
 8014c76:	69bb      	ldr	r3, [r7, #24]
 8014c78:	799b      	ldrb	r3, [r3, #6]
 8014c7a:	b29b      	uxth	r3, r3
 8014c7c:	461a      	mov	r2, r3
 8014c7e:	0152      	lsls	r2, r2, #5
 8014c80:	1ad2      	subs	r2, r2, r3
 8014c82:	0092      	lsls	r2, r2, #2
 8014c84:	4413      	add	r3, r2
 8014c86:	00db      	lsls	r3, r3, #3
 8014c88:	b29b      	uxth	r3, r3
 8014c8a:	e001      	b.n	8014c90 <dhcp_rebind+0x100>
 8014c8c:	f242 7310 	movw	r3, #10000	; 0x2710
 8014c90:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8014c92:	89fb      	ldrh	r3, [r7, #14]
 8014c94:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 8014c98:	4a0a      	ldr	r2, [pc, #40]	; (8014cc4 <dhcp_rebind+0x134>)
 8014c9a:	fb82 1203 	smull	r1, r2, r2, r3
 8014c9e:	1152      	asrs	r2, r2, #5
 8014ca0:	17db      	asrs	r3, r3, #31
 8014ca2:	1ad3      	subs	r3, r2, r3
 8014ca4:	b29a      	uxth	r2, r3
 8014ca6:	69bb      	ldr	r3, [r7, #24]
 8014ca8:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_rebind(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 8014caa:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8014cae:	4618      	mov	r0, r3
 8014cb0:	3720      	adds	r7, #32
 8014cb2:	46bd      	mov	sp, r7
 8014cb4:	bd80      	pop	{r7, pc}
 8014cb6:	bf00      	nop
 8014cb8:	20000058 	.word	0x20000058
 8014cbc:	20004b54 	.word	0x20004b54
 8014cc0:	0801c9f0 	.word	0x0801c9f0
 8014cc4:	10624dd3 	.word	0x10624dd3

08014cc8 <dhcp_reboot>:
 *
 * @param netif network interface which must reboot
 */
static err_t
dhcp_reboot(struct netif *netif)
{
 8014cc8:	b5b0      	push	{r4, r5, r7, lr}
 8014cca:	b08a      	sub	sp, #40	; 0x28
 8014ccc:	af02      	add	r7, sp, #8
 8014cce:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8014cd0:	687b      	ldr	r3, [r7, #4]
 8014cd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014cd4:	61bb      	str	r3, [r7, #24]
  u8_t i;
  struct pbuf *p_out;
  u16_t options_out_len;

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_reboot()\n"));
  dhcp_set_state(dhcp, DHCP_STATE_REBOOTING);
 8014cd6:	2103      	movs	r1, #3
 8014cd8:	69b8      	ldr	r0, [r7, #24]
 8014cda:	f000 f945 	bl	8014f68 <dhcp_set_state>

  /* create and initialize the DHCP message header */
  p_out = dhcp_create_msg(netif, dhcp, DHCP_REQUEST, &options_out_len);
 8014cde:	f107 030c 	add.w	r3, r7, #12
 8014ce2:	2203      	movs	r2, #3
 8014ce4:	69b9      	ldr	r1, [r7, #24]
 8014ce6:	6878      	ldr	r0, [r7, #4]
 8014ce8:	f000 fdca 	bl	8015880 <dhcp_create_msg>
 8014cec:	6178      	str	r0, [r7, #20]
  if (p_out != NULL) {
 8014cee:	697b      	ldr	r3, [r7, #20]
 8014cf0:	2b00      	cmp	r3, #0
 8014cf2:	d066      	beq.n	8014dc2 <dhcp_reboot+0xfa>
    struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 8014cf4:	697b      	ldr	r3, [r7, #20]
 8014cf6:	685b      	ldr	r3, [r3, #4]
 8014cf8:	613b      	str	r3, [r7, #16]
    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_MAX_MSG_SIZE, DHCP_OPTION_MAX_MSG_SIZE_LEN);
 8014cfa:	89b8      	ldrh	r0, [r7, #12]
 8014cfc:	693b      	ldr	r3, [r7, #16]
 8014cfe:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8014d02:	2302      	movs	r3, #2
 8014d04:	2239      	movs	r2, #57	; 0x39
 8014d06:	f000 f949 	bl	8014f9c <dhcp_option>
 8014d0a:	4603      	mov	r3, r0
 8014d0c:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_short(options_out_len, msg_out->options, DHCP_MAX_MSG_LEN_MIN_REQUIRED);
 8014d0e:	89b8      	ldrh	r0, [r7, #12]
 8014d10:	693b      	ldr	r3, [r7, #16]
 8014d12:	33f0      	adds	r3, #240	; 0xf0
 8014d14:	f44f 7210 	mov.w	r2, #576	; 0x240
 8014d18:	4619      	mov	r1, r3
 8014d1a:	f000 f999 	bl	8015050 <dhcp_option_short>
 8014d1e:	4603      	mov	r3, r0
 8014d20:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_REQUESTED_IP, 4);
 8014d22:	89b8      	ldrh	r0, [r7, #12]
 8014d24:	693b      	ldr	r3, [r7, #16]
 8014d26:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8014d2a:	2304      	movs	r3, #4
 8014d2c:	2232      	movs	r2, #50	; 0x32
 8014d2e:	f000 f935 	bl	8014f9c <dhcp_option>
 8014d32:	4603      	mov	r3, r0
 8014d34:	81bb      	strh	r3, [r7, #12]
    options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(&dhcp->offered_ip_addr)));
 8014d36:	89bc      	ldrh	r4, [r7, #12]
 8014d38:	693b      	ldr	r3, [r7, #16]
 8014d3a:	f103 05f0 	add.w	r5, r3, #240	; 0xf0
 8014d3e:	69bb      	ldr	r3, [r7, #24]
 8014d40:	69db      	ldr	r3, [r3, #28]
 8014d42:	4618      	mov	r0, r3
 8014d44:	f7f7 fa59 	bl	800c1fa <lwip_htonl>
 8014d48:	4603      	mov	r3, r0
 8014d4a:	461a      	mov	r2, r3
 8014d4c:	4629      	mov	r1, r5
 8014d4e:	4620      	mov	r0, r4
 8014d50:	f000 f9b0 	bl	80150b4 <dhcp_option_long>
 8014d54:	4603      	mov	r3, r0
 8014d56:	81bb      	strh	r3, [r7, #12]

    options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_PARAMETER_REQUEST_LIST, LWIP_ARRAYSIZE(dhcp_discover_request_options));
 8014d58:	89b8      	ldrh	r0, [r7, #12]
 8014d5a:	693b      	ldr	r3, [r7, #16]
 8014d5c:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8014d60:	2303      	movs	r3, #3
 8014d62:	2237      	movs	r2, #55	; 0x37
 8014d64:	f000 f91a 	bl	8014f9c <dhcp_option>
 8014d68:	4603      	mov	r3, r0
 8014d6a:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8014d6c:	2300      	movs	r3, #0
 8014d6e:	77bb      	strb	r3, [r7, #30]
 8014d70:	e00e      	b.n	8014d90 <dhcp_reboot+0xc8>
      options_out_len = dhcp_option_byte(options_out_len, msg_out->options, dhcp_discover_request_options[i]);
 8014d72:	89b8      	ldrh	r0, [r7, #12]
 8014d74:	693b      	ldr	r3, [r7, #16]
 8014d76:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8014d7a:	7fbb      	ldrb	r3, [r7, #30]
 8014d7c:	4a29      	ldr	r2, [pc, #164]	; (8014e24 <dhcp_reboot+0x15c>)
 8014d7e:	5cd3      	ldrb	r3, [r2, r3]
 8014d80:	461a      	mov	r2, r3
 8014d82:	f000 f93f 	bl	8015004 <dhcp_option_byte>
 8014d86:	4603      	mov	r3, r0
 8014d88:	81bb      	strh	r3, [r7, #12]
    for (i = 0; i < LWIP_ARRAYSIZE(dhcp_discover_request_options); i++) {
 8014d8a:	7fbb      	ldrb	r3, [r7, #30]
 8014d8c:	3301      	adds	r3, #1
 8014d8e:	77bb      	strb	r3, [r7, #30]
 8014d90:	7fbb      	ldrb	r3, [r7, #30]
 8014d92:	2b02      	cmp	r3, #2
 8014d94:	d9ed      	bls.n	8014d72 <dhcp_reboot+0xaa>
#if LWIP_NETIF_HOSTNAME
    options_out_len = dhcp_option_hostname(options_out_len, msg_out->options, netif);
#endif /* LWIP_NETIF_HOSTNAME */

    LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, DHCP_STATE_REBOOTING, msg_out, DHCP_REQUEST, &options_out_len);
    dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 8014d96:	89b8      	ldrh	r0, [r7, #12]
 8014d98:	693b      	ldr	r3, [r7, #16]
 8014d9a:	33f0      	adds	r3, #240	; 0xf0
 8014d9c:	697a      	ldr	r2, [r7, #20]
 8014d9e:	4619      	mov	r1, r3
 8014da0:	f000 fe44 	bl	8015a2c <dhcp_option_trailer>

    /* broadcast to server */
    result = udp_sendto_if(dhcp_pcb, p_out, IP_ADDR_BROADCAST, LWIP_IANA_PORT_DHCP_SERVER, netif);
 8014da4:	4b20      	ldr	r3, [pc, #128]	; (8014e28 <dhcp_reboot+0x160>)
 8014da6:	6818      	ldr	r0, [r3, #0]
 8014da8:	687b      	ldr	r3, [r7, #4]
 8014daa:	9300      	str	r3, [sp, #0]
 8014dac:	2343      	movs	r3, #67	; 0x43
 8014dae:	4a1f      	ldr	r2, [pc, #124]	; (8014e2c <dhcp_reboot+0x164>)
 8014db0:	6979      	ldr	r1, [r7, #20]
 8014db2:	f7fe fd03 	bl	80137bc <udp_sendto_if>
 8014db6:	4603      	mov	r3, r0
 8014db8:	77fb      	strb	r3, [r7, #31]
    pbuf_free(p_out);
 8014dba:	6978      	ldr	r0, [r7, #20]
 8014dbc:	f7f8 fdc0 	bl	800d940 <pbuf_free>
 8014dc0:	e001      	b.n	8014dc6 <dhcp_reboot+0xfe>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_reboot: REBOOTING\n"));
  } else {
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_reboot: could not allocate DHCP request\n"));
    result = ERR_MEM;
 8014dc2:	23ff      	movs	r3, #255	; 0xff
 8014dc4:	77fb      	strb	r3, [r7, #31]
  }
  if (dhcp->tries < 255) {
 8014dc6:	69bb      	ldr	r3, [r7, #24]
 8014dc8:	799b      	ldrb	r3, [r3, #6]
 8014dca:	2bff      	cmp	r3, #255	; 0xff
 8014dcc:	d005      	beq.n	8014dda <dhcp_reboot+0x112>
    dhcp->tries++;
 8014dce:	69bb      	ldr	r3, [r7, #24]
 8014dd0:	799b      	ldrb	r3, [r3, #6]
 8014dd2:	3301      	adds	r3, #1
 8014dd4:	b2da      	uxtb	r2, r3
 8014dd6:	69bb      	ldr	r3, [r7, #24]
 8014dd8:	719a      	strb	r2, [r3, #6]
  }
  msecs = (u16_t)(dhcp->tries < 10 ? dhcp->tries * 1000 : 10 * 1000);
 8014dda:	69bb      	ldr	r3, [r7, #24]
 8014ddc:	799b      	ldrb	r3, [r3, #6]
 8014dde:	2b09      	cmp	r3, #9
 8014de0:	d80a      	bhi.n	8014df8 <dhcp_reboot+0x130>
 8014de2:	69bb      	ldr	r3, [r7, #24]
 8014de4:	799b      	ldrb	r3, [r3, #6]
 8014de6:	b29b      	uxth	r3, r3
 8014de8:	461a      	mov	r2, r3
 8014dea:	0152      	lsls	r2, r2, #5
 8014dec:	1ad2      	subs	r2, r2, r3
 8014dee:	0092      	lsls	r2, r2, #2
 8014df0:	4413      	add	r3, r2
 8014df2:	00db      	lsls	r3, r3, #3
 8014df4:	b29b      	uxth	r3, r3
 8014df6:	e001      	b.n	8014dfc <dhcp_reboot+0x134>
 8014df8:	f242 7310 	movw	r3, #10000	; 0x2710
 8014dfc:	81fb      	strh	r3, [r7, #14]
  dhcp->request_timeout = (u16_t)((msecs + DHCP_FINE_TIMER_MSECS - 1) / DHCP_FINE_TIMER_MSECS);
 8014dfe:	89fb      	ldrh	r3, [r7, #14]
 8014e00:	f203 13f3 	addw	r3, r3, #499	; 0x1f3
 8014e04:	4a0a      	ldr	r2, [pc, #40]	; (8014e30 <dhcp_reboot+0x168>)
 8014e06:	fb82 1203 	smull	r1, r2, r2, r3
 8014e0a:	1152      	asrs	r2, r2, #5
 8014e0c:	17db      	asrs	r3, r3, #31
 8014e0e:	1ad3      	subs	r3, r2, r3
 8014e10:	b29a      	uxth	r2, r3
 8014e12:	69bb      	ldr	r3, [r7, #24]
 8014e14:	811a      	strh	r2, [r3, #8]
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("dhcp_reboot(): set request timeout %"U16_F" msecs\n", msecs));
  return result;
 8014e16:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8014e1a:	4618      	mov	r0, r3
 8014e1c:	3720      	adds	r7, #32
 8014e1e:	46bd      	mov	sp, r7
 8014e20:	bdb0      	pop	{r4, r5, r7, pc}
 8014e22:	bf00      	nop
 8014e24:	20000058 	.word	0x20000058
 8014e28:	20004b54 	.word	0x20004b54
 8014e2c:	0801c9f0 	.word	0x0801c9f0
 8014e30:	10624dd3 	.word	0x10624dd3

08014e34 <dhcp_release_and_stop>:
 *
 * @param netif network interface
 */
void
dhcp_release_and_stop(struct netif *netif)
{
 8014e34:	b5b0      	push	{r4, r5, r7, lr}
 8014e36:	b08a      	sub	sp, #40	; 0x28
 8014e38:	af02      	add	r7, sp, #8
 8014e3a:	6078      	str	r0, [r7, #4]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 8014e3c:	687b      	ldr	r3, [r7, #4]
 8014e3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014e40:	61fb      	str	r3, [r7, #28]
  ip_addr_t server_ip_addr;

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("dhcp_release_and_stop()\n"));
  if (dhcp == NULL) {
 8014e42:	69fb      	ldr	r3, [r7, #28]
 8014e44:	2b00      	cmp	r3, #0
 8014e46:	f000 8084 	beq.w	8014f52 <dhcp_release_and_stop+0x11e>
    return;
  }

  /* already off? -> nothing to do */
  if (dhcp->state == DHCP_STATE_OFF) {
 8014e4a:	69fb      	ldr	r3, [r7, #28]
 8014e4c:	795b      	ldrb	r3, [r3, #5]
 8014e4e:	2b00      	cmp	r3, #0
 8014e50:	f000 8081 	beq.w	8014f56 <dhcp_release_and_stop+0x122>
    return;
  }

  ip_addr_copy(server_ip_addr, dhcp->server_ip_addr);
 8014e54:	69fb      	ldr	r3, [r7, #28]
 8014e56:	699b      	ldr	r3, [r3, #24]
 8014e58:	613b      	str	r3, [r7, #16]

  /* clean old DHCP offer */
  ip_addr_set_zero_ip4(&dhcp->server_ip_addr);
 8014e5a:	69fb      	ldr	r3, [r7, #28]
 8014e5c:	2200      	movs	r2, #0
 8014e5e:	619a      	str	r2, [r3, #24]
  ip4_addr_set_zero(&dhcp->offered_ip_addr);
 8014e60:	69fb      	ldr	r3, [r7, #28]
 8014e62:	2200      	movs	r2, #0
 8014e64:	61da      	str	r2, [r3, #28]
  ip4_addr_set_zero(&dhcp->offered_sn_mask);
 8014e66:	69fb      	ldr	r3, [r7, #28]
 8014e68:	2200      	movs	r2, #0
 8014e6a:	621a      	str	r2, [r3, #32]
  ip4_addr_set_zero(&dhcp->offered_gw_addr);
 8014e6c:	69fb      	ldr	r3, [r7, #28]
 8014e6e:	2200      	movs	r2, #0
 8014e70:	625a      	str	r2, [r3, #36]	; 0x24
#if LWIP_DHCP_BOOTP_FILE
  ip4_addr_set_zero(&dhcp->offered_si_addr);
#endif /* LWIP_DHCP_BOOTP_FILE */
  dhcp->offered_t0_lease = dhcp->offered_t1_renew = dhcp->offered_t2_rebind = 0;
 8014e72:	69fb      	ldr	r3, [r7, #28]
 8014e74:	2200      	movs	r2, #0
 8014e76:	631a      	str	r2, [r3, #48]	; 0x30
 8014e78:	69fb      	ldr	r3, [r7, #28]
 8014e7a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8014e7c:	69fb      	ldr	r3, [r7, #28]
 8014e7e:	62da      	str	r2, [r3, #44]	; 0x2c
 8014e80:	69fb      	ldr	r3, [r7, #28]
 8014e82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014e84:	69fb      	ldr	r3, [r7, #28]
 8014e86:	629a      	str	r2, [r3, #40]	; 0x28
  dhcp->t1_renew_time = dhcp->t2_rebind_time = dhcp->lease_used = dhcp->t0_timeout = 0;
 8014e88:	69fb      	ldr	r3, [r7, #28]
 8014e8a:	2200      	movs	r2, #0
 8014e8c:	829a      	strh	r2, [r3, #20]
 8014e8e:	69fb      	ldr	r3, [r7, #28]
 8014e90:	8a9a      	ldrh	r2, [r3, #20]
 8014e92:	69fb      	ldr	r3, [r7, #28]
 8014e94:	825a      	strh	r2, [r3, #18]
 8014e96:	69fb      	ldr	r3, [r7, #28]
 8014e98:	8a5a      	ldrh	r2, [r3, #18]
 8014e9a:	69fb      	ldr	r3, [r7, #28]
 8014e9c:	821a      	strh	r2, [r3, #16]
 8014e9e:	69fb      	ldr	r3, [r7, #28]
 8014ea0:	8a1a      	ldrh	r2, [r3, #16]
 8014ea2:	69fb      	ldr	r3, [r7, #28]
 8014ea4:	81da      	strh	r2, [r3, #14]

  /* send release message when current IP was assigned via DHCP */
  if (dhcp_supplied_address(netif)) {
 8014ea6:	6878      	ldr	r0, [r7, #4]
 8014ea8:	f000 fdee 	bl	8015a88 <dhcp_supplied_address>
 8014eac:	4603      	mov	r3, r0
 8014eae:	2b00      	cmp	r3, #0
 8014eb0:	d03b      	beq.n	8014f2a <dhcp_release_and_stop+0xf6>
    /* create and initialize the DHCP message header */
    struct pbuf *p_out;
    u16_t options_out_len;
    p_out = dhcp_create_msg(netif, dhcp, DHCP_RELEASE, &options_out_len);
 8014eb2:	f107 030e 	add.w	r3, r7, #14
 8014eb6:	2207      	movs	r2, #7
 8014eb8:	69f9      	ldr	r1, [r7, #28]
 8014eba:	6878      	ldr	r0, [r7, #4]
 8014ebc:	f000 fce0 	bl	8015880 <dhcp_create_msg>
 8014ec0:	61b8      	str	r0, [r7, #24]
    if (p_out != NULL) {
 8014ec2:	69bb      	ldr	r3, [r7, #24]
 8014ec4:	2b00      	cmp	r3, #0
 8014ec6:	d030      	beq.n	8014f2a <dhcp_release_and_stop+0xf6>
      struct dhcp_msg *msg_out = (struct dhcp_msg *)p_out->payload;
 8014ec8:	69bb      	ldr	r3, [r7, #24]
 8014eca:	685b      	ldr	r3, [r3, #4]
 8014ecc:	617b      	str	r3, [r7, #20]
      options_out_len = dhcp_option(options_out_len, msg_out->options, DHCP_OPTION_SERVER_ID, 4);
 8014ece:	89f8      	ldrh	r0, [r7, #14]
 8014ed0:	697b      	ldr	r3, [r7, #20]
 8014ed2:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 8014ed6:	2304      	movs	r3, #4
 8014ed8:	2236      	movs	r2, #54	; 0x36
 8014eda:	f000 f85f 	bl	8014f9c <dhcp_option>
 8014ede:	4603      	mov	r3, r0
 8014ee0:	81fb      	strh	r3, [r7, #14]
      options_out_len = dhcp_option_long(options_out_len, msg_out->options, lwip_ntohl(ip4_addr_get_u32(ip_2_ip4(&server_ip_addr))));
 8014ee2:	89fc      	ldrh	r4, [r7, #14]
 8014ee4:	697b      	ldr	r3, [r7, #20]
 8014ee6:	f103 05f0 	add.w	r5, r3, #240	; 0xf0
 8014eea:	693b      	ldr	r3, [r7, #16]
 8014eec:	4618      	mov	r0, r3
 8014eee:	f7f7 f984 	bl	800c1fa <lwip_htonl>
 8014ef2:	4603      	mov	r3, r0
 8014ef4:	461a      	mov	r2, r3
 8014ef6:	4629      	mov	r1, r5
 8014ef8:	4620      	mov	r0, r4
 8014efa:	f000 f8db 	bl	80150b4 <dhcp_option_long>
 8014efe:	4603      	mov	r3, r0
 8014f00:	81fb      	strh	r3, [r7, #14]

      LWIP_HOOK_DHCP_APPEND_OPTIONS(netif, dhcp, dhcp->state, msg_out, DHCP_RELEASE, &options_out_len);
      dhcp_option_trailer(options_out_len, msg_out->options, p_out);
 8014f02:	89f8      	ldrh	r0, [r7, #14]
 8014f04:	697b      	ldr	r3, [r7, #20]
 8014f06:	33f0      	adds	r3, #240	; 0xf0
 8014f08:	69ba      	ldr	r2, [r7, #24]
 8014f0a:	4619      	mov	r1, r3
 8014f0c:	f000 fd8e 	bl	8015a2c <dhcp_option_trailer>

      udp_sendto_if(dhcp_pcb, p_out, &server_ip_addr, LWIP_IANA_PORT_DHCP_SERVER, netif);
 8014f10:	4b13      	ldr	r3, [pc, #76]	; (8014f60 <dhcp_release_and_stop+0x12c>)
 8014f12:	6818      	ldr	r0, [r3, #0]
 8014f14:	f107 0210 	add.w	r2, r7, #16
 8014f18:	687b      	ldr	r3, [r7, #4]
 8014f1a:	9300      	str	r3, [sp, #0]
 8014f1c:	2343      	movs	r3, #67	; 0x43
 8014f1e:	69b9      	ldr	r1, [r7, #24]
 8014f20:	f7fe fc4c 	bl	80137bc <udp_sendto_if>
      pbuf_free(p_out);
 8014f24:	69b8      	ldr	r0, [r7, #24]
 8014f26:	f7f8 fd0b 	bl	800d940 <pbuf_free>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("dhcp_release: could not allocate DHCP request\n"));
    }
  }

  /* remove IP address from interface (prevents routing from selecting this interface) */
  netif_set_addr(netif, IP4_ADDR_ANY4, IP4_ADDR_ANY4, IP4_ADDR_ANY4);
 8014f2a:	4b0e      	ldr	r3, [pc, #56]	; (8014f64 <dhcp_release_and_stop+0x130>)
 8014f2c:	4a0d      	ldr	r2, [pc, #52]	; (8014f64 <dhcp_release_and_stop+0x130>)
 8014f2e:	490d      	ldr	r1, [pc, #52]	; (8014f64 <dhcp_release_and_stop+0x130>)
 8014f30:	6878      	ldr	r0, [r7, #4]
 8014f32:	f7f7 fff7 	bl	800cf24 <netif_set_addr>
    autoip_stop(netif);
    dhcp->autoip_coop_state = DHCP_AUTOIP_COOP_STATE_OFF;
  }
#endif /* LWIP_DHCP_AUTOIP_COOP */

  dhcp_set_state(dhcp, DHCP_STATE_OFF);
 8014f36:	2100      	movs	r1, #0
 8014f38:	69f8      	ldr	r0, [r7, #28]
 8014f3a:	f000 f815 	bl	8014f68 <dhcp_set_state>

  if (dhcp->pcb_allocated != 0) {
 8014f3e:	69fb      	ldr	r3, [r7, #28]
 8014f40:	791b      	ldrb	r3, [r3, #4]
 8014f42:	2b00      	cmp	r3, #0
 8014f44:	d008      	beq.n	8014f58 <dhcp_release_and_stop+0x124>
    dhcp_dec_pcb_refcount(); /* free DHCP PCB if not needed any more */
 8014f46:	f7fe ff85 	bl	8013e54 <dhcp_dec_pcb_refcount>
    dhcp->pcb_allocated = 0;
 8014f4a:	69fb      	ldr	r3, [r7, #28]
 8014f4c:	2200      	movs	r2, #0
 8014f4e:	711a      	strb	r2, [r3, #4]
 8014f50:	e002      	b.n	8014f58 <dhcp_release_and_stop+0x124>
    return;
 8014f52:	bf00      	nop
 8014f54:	e000      	b.n	8014f58 <dhcp_release_and_stop+0x124>
    return;
 8014f56:	bf00      	nop
  }
}
 8014f58:	3720      	adds	r7, #32
 8014f5a:	46bd      	mov	sp, r7
 8014f5c:	bdb0      	pop	{r4, r5, r7, pc}
 8014f5e:	bf00      	nop
 8014f60:	20004b54 	.word	0x20004b54
 8014f64:	0801c9ec 	.word	0x0801c9ec

08014f68 <dhcp_set_state>:
 *
 * If the state changed, reset the number of tries.
 */
static void
dhcp_set_state(struct dhcp *dhcp, u8_t new_state)
{
 8014f68:	b480      	push	{r7}
 8014f6a:	b083      	sub	sp, #12
 8014f6c:	af00      	add	r7, sp, #0
 8014f6e:	6078      	str	r0, [r7, #4]
 8014f70:	460b      	mov	r3, r1
 8014f72:	70fb      	strb	r3, [r7, #3]
  if (new_state != dhcp->state) {
 8014f74:	687b      	ldr	r3, [r7, #4]
 8014f76:	795b      	ldrb	r3, [r3, #5]
 8014f78:	78fa      	ldrb	r2, [r7, #3]
 8014f7a:	429a      	cmp	r2, r3
 8014f7c:	d008      	beq.n	8014f90 <dhcp_set_state+0x28>
    dhcp->state = new_state;
 8014f7e:	687b      	ldr	r3, [r7, #4]
 8014f80:	78fa      	ldrb	r2, [r7, #3]
 8014f82:	715a      	strb	r2, [r3, #5]
    dhcp->tries = 0;
 8014f84:	687b      	ldr	r3, [r7, #4]
 8014f86:	2200      	movs	r2, #0
 8014f88:	719a      	strb	r2, [r3, #6]
    dhcp->request_timeout = 0;
 8014f8a:	687b      	ldr	r3, [r7, #4]
 8014f8c:	2200      	movs	r2, #0
 8014f8e:	811a      	strh	r2, [r3, #8]
  }
}
 8014f90:	bf00      	nop
 8014f92:	370c      	adds	r7, #12
 8014f94:	46bd      	mov	sp, r7
 8014f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f9a:	4770      	bx	lr

08014f9c <dhcp_option>:
 * DHCP message.
 *
 */
static u16_t
dhcp_option(u16_t options_out_len, u8_t *options, u8_t option_type, u8_t option_len)
{
 8014f9c:	b580      	push	{r7, lr}
 8014f9e:	b082      	sub	sp, #8
 8014fa0:	af00      	add	r7, sp, #0
 8014fa2:	6039      	str	r1, [r7, #0]
 8014fa4:	4611      	mov	r1, r2
 8014fa6:	461a      	mov	r2, r3
 8014fa8:	4603      	mov	r3, r0
 8014faa:	80fb      	strh	r3, [r7, #6]
 8014fac:	460b      	mov	r3, r1
 8014fae:	717b      	strb	r3, [r7, #5]
 8014fb0:	4613      	mov	r3, r2
 8014fb2:	713b      	strb	r3, [r7, #4]
  LWIP_ASSERT("dhcp_option: options_out_len + 2 + option_len <= DHCP_OPTIONS_LEN", options_out_len + 2U + option_len <= DHCP_OPTIONS_LEN);
 8014fb4:	88fa      	ldrh	r2, [r7, #6]
 8014fb6:	793b      	ldrb	r3, [r7, #4]
 8014fb8:	4413      	add	r3, r2
 8014fba:	3302      	adds	r3, #2
 8014fbc:	2b44      	cmp	r3, #68	; 0x44
 8014fbe:	d906      	bls.n	8014fce <dhcp_option+0x32>
 8014fc0:	4b0d      	ldr	r3, [pc, #52]	; (8014ff8 <dhcp_option+0x5c>)
 8014fc2:	f240 529a 	movw	r2, #1434	; 0x59a
 8014fc6:	490d      	ldr	r1, [pc, #52]	; (8014ffc <dhcp_option+0x60>)
 8014fc8:	480d      	ldr	r0, [pc, #52]	; (8015000 <dhcp_option+0x64>)
 8014fca:	f003 faf3 	bl	80185b4 <iprintf>
  options[options_out_len++] = option_type;
 8014fce:	88fb      	ldrh	r3, [r7, #6]
 8014fd0:	1c5a      	adds	r2, r3, #1
 8014fd2:	80fa      	strh	r2, [r7, #6]
 8014fd4:	461a      	mov	r2, r3
 8014fd6:	683b      	ldr	r3, [r7, #0]
 8014fd8:	4413      	add	r3, r2
 8014fda:	797a      	ldrb	r2, [r7, #5]
 8014fdc:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = option_len;
 8014fde:	88fb      	ldrh	r3, [r7, #6]
 8014fe0:	1c5a      	adds	r2, r3, #1
 8014fe2:	80fa      	strh	r2, [r7, #6]
 8014fe4:	461a      	mov	r2, r3
 8014fe6:	683b      	ldr	r3, [r7, #0]
 8014fe8:	4413      	add	r3, r2
 8014fea:	793a      	ldrb	r2, [r7, #4]
 8014fec:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 8014fee:	88fb      	ldrh	r3, [r7, #6]
}
 8014ff0:	4618      	mov	r0, r3
 8014ff2:	3708      	adds	r7, #8
 8014ff4:	46bd      	mov	sp, r7
 8014ff6:	bd80      	pop	{r7, pc}
 8014ff8:	0801bd04 	.word	0x0801bd04
 8014ffc:	0801be98 	.word	0x0801be98
 8015000:	0801bd64 	.word	0x0801bd64

08015004 <dhcp_option_byte>:
 * Concatenate a single byte to the outgoing DHCP message.
 *
 */
static u16_t
dhcp_option_byte(u16_t options_out_len, u8_t *options, u8_t value)
{
 8015004:	b580      	push	{r7, lr}
 8015006:	b082      	sub	sp, #8
 8015008:	af00      	add	r7, sp, #0
 801500a:	4603      	mov	r3, r0
 801500c:	6039      	str	r1, [r7, #0]
 801500e:	80fb      	strh	r3, [r7, #6]
 8015010:	4613      	mov	r3, r2
 8015012:	717b      	strb	r3, [r7, #5]
  LWIP_ASSERT("dhcp_option_byte: options_out_len < DHCP_OPTIONS_LEN", options_out_len < DHCP_OPTIONS_LEN);
 8015014:	88fb      	ldrh	r3, [r7, #6]
 8015016:	2b43      	cmp	r3, #67	; 0x43
 8015018:	d906      	bls.n	8015028 <dhcp_option_byte+0x24>
 801501a:	4b0a      	ldr	r3, [pc, #40]	; (8015044 <dhcp_option_byte+0x40>)
 801501c:	f240 52a6 	movw	r2, #1446	; 0x5a6
 8015020:	4909      	ldr	r1, [pc, #36]	; (8015048 <dhcp_option_byte+0x44>)
 8015022:	480a      	ldr	r0, [pc, #40]	; (801504c <dhcp_option_byte+0x48>)
 8015024:	f003 fac6 	bl	80185b4 <iprintf>
  options[options_out_len++] = value;
 8015028:	88fb      	ldrh	r3, [r7, #6]
 801502a:	1c5a      	adds	r2, r3, #1
 801502c:	80fa      	strh	r2, [r7, #6]
 801502e:	461a      	mov	r2, r3
 8015030:	683b      	ldr	r3, [r7, #0]
 8015032:	4413      	add	r3, r2
 8015034:	797a      	ldrb	r2, [r7, #5]
 8015036:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 8015038:	88fb      	ldrh	r3, [r7, #6]
}
 801503a:	4618      	mov	r0, r3
 801503c:	3708      	adds	r7, #8
 801503e:	46bd      	mov	sp, r7
 8015040:	bd80      	pop	{r7, pc}
 8015042:	bf00      	nop
 8015044:	0801bd04 	.word	0x0801bd04
 8015048:	0801bedc 	.word	0x0801bedc
 801504c:	0801bd64 	.word	0x0801bd64

08015050 <dhcp_option_short>:

static u16_t
dhcp_option_short(u16_t options_out_len, u8_t *options, u16_t value)
{
 8015050:	b580      	push	{r7, lr}
 8015052:	b082      	sub	sp, #8
 8015054:	af00      	add	r7, sp, #0
 8015056:	4603      	mov	r3, r0
 8015058:	6039      	str	r1, [r7, #0]
 801505a:	80fb      	strh	r3, [r7, #6]
 801505c:	4613      	mov	r3, r2
 801505e:	80bb      	strh	r3, [r7, #4]
  LWIP_ASSERT("dhcp_option_short: options_out_len + 2 <= DHCP_OPTIONS_LEN", options_out_len + 2U <= DHCP_OPTIONS_LEN);
 8015060:	88fb      	ldrh	r3, [r7, #6]
 8015062:	3302      	adds	r3, #2
 8015064:	2b44      	cmp	r3, #68	; 0x44
 8015066:	d906      	bls.n	8015076 <dhcp_option_short+0x26>
 8015068:	4b0f      	ldr	r3, [pc, #60]	; (80150a8 <dhcp_option_short+0x58>)
 801506a:	f240 52ae 	movw	r2, #1454	; 0x5ae
 801506e:	490f      	ldr	r1, [pc, #60]	; (80150ac <dhcp_option_short+0x5c>)
 8015070:	480f      	ldr	r0, [pc, #60]	; (80150b0 <dhcp_option_short+0x60>)
 8015072:	f003 fa9f 	bl	80185b4 <iprintf>
  options[options_out_len++] = (u8_t)((value & 0xff00U) >> 8);
 8015076:	88bb      	ldrh	r3, [r7, #4]
 8015078:	0a1b      	lsrs	r3, r3, #8
 801507a:	b29a      	uxth	r2, r3
 801507c:	88fb      	ldrh	r3, [r7, #6]
 801507e:	1c59      	adds	r1, r3, #1
 8015080:	80f9      	strh	r1, [r7, #6]
 8015082:	4619      	mov	r1, r3
 8015084:	683b      	ldr	r3, [r7, #0]
 8015086:	440b      	add	r3, r1
 8015088:	b2d2      	uxtb	r2, r2
 801508a:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t) (value & 0x00ffU);
 801508c:	88fb      	ldrh	r3, [r7, #6]
 801508e:	1c5a      	adds	r2, r3, #1
 8015090:	80fa      	strh	r2, [r7, #6]
 8015092:	461a      	mov	r2, r3
 8015094:	683b      	ldr	r3, [r7, #0]
 8015096:	4413      	add	r3, r2
 8015098:	88ba      	ldrh	r2, [r7, #4]
 801509a:	b2d2      	uxtb	r2, r2
 801509c:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 801509e:	88fb      	ldrh	r3, [r7, #6]
}
 80150a0:	4618      	mov	r0, r3
 80150a2:	3708      	adds	r7, #8
 80150a4:	46bd      	mov	sp, r7
 80150a6:	bd80      	pop	{r7, pc}
 80150a8:	0801bd04 	.word	0x0801bd04
 80150ac:	0801bf14 	.word	0x0801bf14
 80150b0:	0801bd64 	.word	0x0801bd64

080150b4 <dhcp_option_long>:

static u16_t
dhcp_option_long(u16_t options_out_len, u8_t *options, u32_t value)
{
 80150b4:	b580      	push	{r7, lr}
 80150b6:	b084      	sub	sp, #16
 80150b8:	af00      	add	r7, sp, #0
 80150ba:	4603      	mov	r3, r0
 80150bc:	60b9      	str	r1, [r7, #8]
 80150be:	607a      	str	r2, [r7, #4]
 80150c0:	81fb      	strh	r3, [r7, #14]
  LWIP_ASSERT("dhcp_option_long: options_out_len + 4 <= DHCP_OPTIONS_LEN", options_out_len + 4U <= DHCP_OPTIONS_LEN);
 80150c2:	89fb      	ldrh	r3, [r7, #14]
 80150c4:	3304      	adds	r3, #4
 80150c6:	2b44      	cmp	r3, #68	; 0x44
 80150c8:	d906      	bls.n	80150d8 <dhcp_option_long+0x24>
 80150ca:	4b19      	ldr	r3, [pc, #100]	; (8015130 <dhcp_option_long+0x7c>)
 80150cc:	f240 52b7 	movw	r2, #1463	; 0x5b7
 80150d0:	4918      	ldr	r1, [pc, #96]	; (8015134 <dhcp_option_long+0x80>)
 80150d2:	4819      	ldr	r0, [pc, #100]	; (8015138 <dhcp_option_long+0x84>)
 80150d4:	f003 fa6e 	bl	80185b4 <iprintf>
  options[options_out_len++] = (u8_t)((value & 0xff000000UL) >> 24);
 80150d8:	687b      	ldr	r3, [r7, #4]
 80150da:	0e1a      	lsrs	r2, r3, #24
 80150dc:	89fb      	ldrh	r3, [r7, #14]
 80150de:	1c59      	adds	r1, r3, #1
 80150e0:	81f9      	strh	r1, [r7, #14]
 80150e2:	4619      	mov	r1, r3
 80150e4:	68bb      	ldr	r3, [r7, #8]
 80150e6:	440b      	add	r3, r1
 80150e8:	b2d2      	uxtb	r2, r2
 80150ea:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t)((value & 0x00ff0000UL) >> 16);
 80150ec:	687b      	ldr	r3, [r7, #4]
 80150ee:	0c1a      	lsrs	r2, r3, #16
 80150f0:	89fb      	ldrh	r3, [r7, #14]
 80150f2:	1c59      	adds	r1, r3, #1
 80150f4:	81f9      	strh	r1, [r7, #14]
 80150f6:	4619      	mov	r1, r3
 80150f8:	68bb      	ldr	r3, [r7, #8]
 80150fa:	440b      	add	r3, r1
 80150fc:	b2d2      	uxtb	r2, r2
 80150fe:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t)((value & 0x0000ff00UL) >> 8);
 8015100:	687b      	ldr	r3, [r7, #4]
 8015102:	0a1a      	lsrs	r2, r3, #8
 8015104:	89fb      	ldrh	r3, [r7, #14]
 8015106:	1c59      	adds	r1, r3, #1
 8015108:	81f9      	strh	r1, [r7, #14]
 801510a:	4619      	mov	r1, r3
 801510c:	68bb      	ldr	r3, [r7, #8]
 801510e:	440b      	add	r3, r1
 8015110:	b2d2      	uxtb	r2, r2
 8015112:	701a      	strb	r2, [r3, #0]
  options[options_out_len++] = (u8_t)((value & 0x000000ffUL));
 8015114:	89fb      	ldrh	r3, [r7, #14]
 8015116:	1c5a      	adds	r2, r3, #1
 8015118:	81fa      	strh	r2, [r7, #14]
 801511a:	461a      	mov	r2, r3
 801511c:	68bb      	ldr	r3, [r7, #8]
 801511e:	4413      	add	r3, r2
 8015120:	687a      	ldr	r2, [r7, #4]
 8015122:	b2d2      	uxtb	r2, r2
 8015124:	701a      	strb	r2, [r3, #0]
  return options_out_len;
 8015126:	89fb      	ldrh	r3, [r7, #14]
}
 8015128:	4618      	mov	r0, r3
 801512a:	3710      	adds	r7, #16
 801512c:	46bd      	mov	sp, r7
 801512e:	bd80      	pop	{r7, pc}
 8015130:	0801bd04 	.word	0x0801bd04
 8015134:	0801bf50 	.word	0x0801bf50
 8015138:	0801bd64 	.word	0x0801bd64

0801513c <dhcp_parse_reply>:
 * use that further on.
 *
 */
static err_t
dhcp_parse_reply(struct pbuf *p, struct dhcp *dhcp)
{
 801513c:	b580      	push	{r7, lr}
 801513e:	b090      	sub	sp, #64	; 0x40
 8015140:	af00      	add	r7, sp, #0
 8015142:	6078      	str	r0, [r7, #4]
 8015144:	6039      	str	r1, [r7, #0]
  u16_t offset;
  u16_t offset_max;
  u16_t options_idx;
  u16_t options_idx_max;
  struct pbuf *q;
  int parse_file_as_options = 0;
 8015146:	2300      	movs	r3, #0
 8015148:	62fb      	str	r3, [r7, #44]	; 0x2c
  int parse_sname_as_options = 0;
 801514a:	2300      	movs	r3, #0
 801514c:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

  LWIP_UNUSED_ARG(dhcp);

  /* clear received options */
  dhcp_clear_all_options(dhcp);
 801514e:	2208      	movs	r2, #8
 8015150:	2100      	movs	r1, #0
 8015152:	48be      	ldr	r0, [pc, #760]	; (801544c <dhcp_parse_reply+0x310>)
 8015154:	f003 f9cb 	bl	80184ee <memset>
  /* check that beginning of dhcp_msg (up to and including chaddr) is in first pbuf */
  if (p->len < DHCP_SNAME_OFS) {
 8015158:	687b      	ldr	r3, [r7, #4]
 801515a:	895b      	ldrh	r3, [r3, #10]
 801515c:	2b2b      	cmp	r3, #43	; 0x2b
 801515e:	d802      	bhi.n	8015166 <dhcp_parse_reply+0x2a>
    return ERR_BUF;
 8015160:	f06f 0301 	mvn.w	r3, #1
 8015164:	e2a8      	b.n	80156b8 <dhcp_parse_reply+0x57c>
  }
  msg_in = (struct dhcp_msg *)p->payload;
 8015166:	687b      	ldr	r3, [r7, #4]
 8015168:	685b      	ldr	r3, [r3, #4]
 801516a:	61bb      	str	r3, [r7, #24]
#endif /* LWIP_DHCP_BOOTP_FILE */

  /* parse options */

  /* start with options field */
  options_idx = DHCP_OPTIONS_OFS;
 801516c:	23f0      	movs	r3, #240	; 0xf0
 801516e:	86fb      	strh	r3, [r7, #54]	; 0x36
  /* parse options to the end of the received packet */
  options_idx_max = p->tot_len;
 8015170:	687b      	ldr	r3, [r7, #4]
 8015172:	891b      	ldrh	r3, [r3, #8]
 8015174:	86bb      	strh	r3, [r7, #52]	; 0x34
again:
  q = p;
 8015176:	687b      	ldr	r3, [r7, #4]
 8015178:	633b      	str	r3, [r7, #48]	; 0x30
  while ((q != NULL) && (options_idx >= q->len)) {
 801517a:	e00c      	b.n	8015196 <dhcp_parse_reply+0x5a>
    options_idx = (u16_t)(options_idx - q->len);
 801517c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801517e:	895b      	ldrh	r3, [r3, #10]
 8015180:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8015182:	1ad3      	subs	r3, r2, r3
 8015184:	86fb      	strh	r3, [r7, #54]	; 0x36
    options_idx_max = (u16_t)(options_idx_max - q->len);
 8015186:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015188:	895b      	ldrh	r3, [r3, #10]
 801518a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 801518c:	1ad3      	subs	r3, r2, r3
 801518e:	86bb      	strh	r3, [r7, #52]	; 0x34
    q = q->next;
 8015190:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015192:	681b      	ldr	r3, [r3, #0]
 8015194:	633b      	str	r3, [r7, #48]	; 0x30
  while ((q != NULL) && (options_idx >= q->len)) {
 8015196:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015198:	2b00      	cmp	r3, #0
 801519a:	d004      	beq.n	80151a6 <dhcp_parse_reply+0x6a>
 801519c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801519e:	895b      	ldrh	r3, [r3, #10]
 80151a0:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80151a2:	429a      	cmp	r2, r3
 80151a4:	d2ea      	bcs.n	801517c <dhcp_parse_reply+0x40>
  }
  if (q == NULL) {
 80151a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80151a8:	2b00      	cmp	r3, #0
 80151aa:	d102      	bne.n	80151b2 <dhcp_parse_reply+0x76>
    return ERR_BUF;
 80151ac:	f06f 0301 	mvn.w	r3, #1
 80151b0:	e282      	b.n	80156b8 <dhcp_parse_reply+0x57c>
  }
  offset = options_idx;
 80151b2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80151b4:	877b      	strh	r3, [r7, #58]	; 0x3a
  offset_max = options_idx_max;
 80151b6:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80151b8:	873b      	strh	r3, [r7, #56]	; 0x38
  options = (u8_t *)q->payload;
 80151ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80151bc:	685b      	ldr	r3, [r3, #4]
 80151be:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* at least 1 byte to read and no end marker, then at least 3 bytes to read? */
  while ((q != NULL) && (offset < offset_max) && (options[offset] != DHCP_OPTION_END)) {
 80151c0:	e23a      	b.n	8015638 <dhcp_parse_reply+0x4fc>
    u8_t op = options[offset];
 80151c2:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80151c4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80151c6:	4413      	add	r3, r2
 80151c8:	781b      	ldrb	r3, [r3, #0]
 80151ca:	75fb      	strb	r3, [r7, #23]
    u8_t len;
    u8_t decode_len = 0;
 80151cc:	2300      	movs	r3, #0
 80151ce:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    int decode_idx = -1;
 80151d2:	f04f 33ff 	mov.w	r3, #4294967295
 80151d6:	623b      	str	r3, [r7, #32]
    u16_t val_offset = (u16_t)(offset + 2);
 80151d8:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80151da:	3302      	adds	r3, #2
 80151dc:	83fb      	strh	r3, [r7, #30]
    if (val_offset < offset) {
 80151de:	8bfa      	ldrh	r2, [r7, #30]
 80151e0:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80151e2:	429a      	cmp	r2, r3
 80151e4:	d202      	bcs.n	80151ec <dhcp_parse_reply+0xb0>
      /* overflow */
      return ERR_BUF;
 80151e6:	f06f 0301 	mvn.w	r3, #1
 80151ea:	e265      	b.n	80156b8 <dhcp_parse_reply+0x57c>
    }
    /* len byte might be in the next pbuf */
    if ((offset + 1) < q->len) {
 80151ec:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80151ee:	3301      	adds	r3, #1
 80151f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80151f2:	8952      	ldrh	r2, [r2, #10]
 80151f4:	4293      	cmp	r3, r2
 80151f6:	da07      	bge.n	8015208 <dhcp_parse_reply+0xcc>
      len = options[offset + 1];
 80151f8:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80151fa:	3301      	adds	r3, #1
 80151fc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80151fe:	4413      	add	r3, r2
 8015200:	781b      	ldrb	r3, [r3, #0]
 8015202:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8015206:	e00b      	b.n	8015220 <dhcp_parse_reply+0xe4>
    } else {
      len = (q->next != NULL ? ((u8_t *)q->next->payload)[0] : 0);
 8015208:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801520a:	681b      	ldr	r3, [r3, #0]
 801520c:	2b00      	cmp	r3, #0
 801520e:	d004      	beq.n	801521a <dhcp_parse_reply+0xde>
 8015210:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015212:	681b      	ldr	r3, [r3, #0]
 8015214:	685b      	ldr	r3, [r3, #4]
 8015216:	781b      	ldrb	r3, [r3, #0]
 8015218:	e000      	b.n	801521c <dhcp_parse_reply+0xe0>
 801521a:	2300      	movs	r3, #0
 801521c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
    /* LWIP_DEBUGF(DHCP_DEBUG, ("msg_offset=%"U16_F", q->len=%"U16_F, msg_offset, q->len)); */
    decode_len = len;
 8015220:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015224:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    switch (op) {
 8015228:	7dfb      	ldrb	r3, [r7, #23]
 801522a:	2b3b      	cmp	r3, #59	; 0x3b
 801522c:	f200 812d 	bhi.w	801548a <dhcp_parse_reply+0x34e>
 8015230:	a201      	add	r2, pc, #4	; (adr r2, 8015238 <dhcp_parse_reply+0xfc>)
 8015232:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015236:	bf00      	nop
 8015238:	08015329 	.word	0x08015329
 801523c:	08015339 	.word	0x08015339
 8015240:	0801548b 	.word	0x0801548b
 8015244:	0801535b 	.word	0x0801535b
 8015248:	0801548b 	.word	0x0801548b
 801524c:	0801548b 	.word	0x0801548b
 8015250:	0801548b 	.word	0x0801548b
 8015254:	0801548b 	.word	0x0801548b
 8015258:	0801548b 	.word	0x0801548b
 801525c:	0801548b 	.word	0x0801548b
 8015260:	0801548b 	.word	0x0801548b
 8015264:	0801548b 	.word	0x0801548b
 8015268:	0801548b 	.word	0x0801548b
 801526c:	0801548b 	.word	0x0801548b
 8015270:	0801548b 	.word	0x0801548b
 8015274:	0801548b 	.word	0x0801548b
 8015278:	0801548b 	.word	0x0801548b
 801527c:	0801548b 	.word	0x0801548b
 8015280:	0801548b 	.word	0x0801548b
 8015284:	0801548b 	.word	0x0801548b
 8015288:	0801548b 	.word	0x0801548b
 801528c:	0801548b 	.word	0x0801548b
 8015290:	0801548b 	.word	0x0801548b
 8015294:	0801548b 	.word	0x0801548b
 8015298:	0801548b 	.word	0x0801548b
 801529c:	0801548b 	.word	0x0801548b
 80152a0:	0801548b 	.word	0x0801548b
 80152a4:	0801548b 	.word	0x0801548b
 80152a8:	0801548b 	.word	0x0801548b
 80152ac:	0801548b 	.word	0x0801548b
 80152b0:	0801548b 	.word	0x0801548b
 80152b4:	0801548b 	.word	0x0801548b
 80152b8:	0801548b 	.word	0x0801548b
 80152bc:	0801548b 	.word	0x0801548b
 80152c0:	0801548b 	.word	0x0801548b
 80152c4:	0801548b 	.word	0x0801548b
 80152c8:	0801548b 	.word	0x0801548b
 80152cc:	0801548b 	.word	0x0801548b
 80152d0:	0801548b 	.word	0x0801548b
 80152d4:	0801548b 	.word	0x0801548b
 80152d8:	0801548b 	.word	0x0801548b
 80152dc:	0801548b 	.word	0x0801548b
 80152e0:	0801548b 	.word	0x0801548b
 80152e4:	0801548b 	.word	0x0801548b
 80152e8:	0801548b 	.word	0x0801548b
 80152ec:	0801548b 	.word	0x0801548b
 80152f0:	0801548b 	.word	0x0801548b
 80152f4:	0801548b 	.word	0x0801548b
 80152f8:	0801548b 	.word	0x0801548b
 80152fc:	0801548b 	.word	0x0801548b
 8015300:	0801548b 	.word	0x0801548b
 8015304:	08015387 	.word	0x08015387
 8015308:	080153a9 	.word	0x080153a9
 801530c:	080153e5 	.word	0x080153e5
 8015310:	08015407 	.word	0x08015407
 8015314:	0801548b 	.word	0x0801548b
 8015318:	0801548b 	.word	0x0801548b
 801531c:	0801548b 	.word	0x0801548b
 8015320:	08015429 	.word	0x08015429
 8015324:	08015469 	.word	0x08015469
      /* case(DHCP_OPTION_END): handled above */
      case (DHCP_OPTION_PAD):
        /* special option: no len encoded */
        decode_len = len = 0;
 8015328:	2300      	movs	r3, #0
 801532a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801532e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015332:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        /* will be increased below */
        break;
 8015336:	e0ac      	b.n	8015492 <dhcp_parse_reply+0x356>
      case (DHCP_OPTION_SUBNET_MASK):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 8015338:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801533c:	2b04      	cmp	r3, #4
 801533e:	d009      	beq.n	8015354 <dhcp_parse_reply+0x218>
 8015340:	4b43      	ldr	r3, [pc, #268]	; (8015450 <dhcp_parse_reply+0x314>)
 8015342:	f240 622e 	movw	r2, #1582	; 0x62e
 8015346:	4943      	ldr	r1, [pc, #268]	; (8015454 <dhcp_parse_reply+0x318>)
 8015348:	4843      	ldr	r0, [pc, #268]	; (8015458 <dhcp_parse_reply+0x31c>)
 801534a:	f003 f933 	bl	80185b4 <iprintf>
 801534e:	f06f 0305 	mvn.w	r3, #5
 8015352:	e1b1      	b.n	80156b8 <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_SUBNET_MASK;
 8015354:	2306      	movs	r3, #6
 8015356:	623b      	str	r3, [r7, #32]
        break;
 8015358:	e09b      	b.n	8015492 <dhcp_parse_reply+0x356>
      case (DHCP_OPTION_ROUTER):
        decode_len = 4; /* only copy the first given router */
 801535a:	2304      	movs	r3, #4
 801535c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
 8015360:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8015364:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8015368:	429a      	cmp	r2, r3
 801536a:	d209      	bcs.n	8015380 <dhcp_parse_reply+0x244>
 801536c:	4b38      	ldr	r3, [pc, #224]	; (8015450 <dhcp_parse_reply+0x314>)
 801536e:	f240 6233 	movw	r2, #1587	; 0x633
 8015372:	493a      	ldr	r1, [pc, #232]	; (801545c <dhcp_parse_reply+0x320>)
 8015374:	4838      	ldr	r0, [pc, #224]	; (8015458 <dhcp_parse_reply+0x31c>)
 8015376:	f003 f91d 	bl	80185b4 <iprintf>
 801537a:	f06f 0305 	mvn.w	r3, #5
 801537e:	e19b      	b.n	80156b8 <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_ROUTER;
 8015380:	2307      	movs	r3, #7
 8015382:	623b      	str	r3, [r7, #32]
        break;
 8015384:	e085      	b.n	8015492 <dhcp_parse_reply+0x356>
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
        decode_idx = DHCP_OPTION_IDX_DNS_SERVER;
        break;
#endif /* LWIP_DHCP_PROVIDE_DNS_SERVERS */
      case (DHCP_OPTION_LEASE_TIME):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 8015386:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801538a:	2b04      	cmp	r3, #4
 801538c:	d009      	beq.n	80153a2 <dhcp_parse_reply+0x266>
 801538e:	4b30      	ldr	r3, [pc, #192]	; (8015450 <dhcp_parse_reply+0x314>)
 8015390:	f240 6241 	movw	r2, #1601	; 0x641
 8015394:	492f      	ldr	r1, [pc, #188]	; (8015454 <dhcp_parse_reply+0x318>)
 8015396:	4830      	ldr	r0, [pc, #192]	; (8015458 <dhcp_parse_reply+0x31c>)
 8015398:	f003 f90c 	bl	80185b4 <iprintf>
 801539c:	f06f 0305 	mvn.w	r3, #5
 80153a0:	e18a      	b.n	80156b8 <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_LEASE_TIME;
 80153a2:	2303      	movs	r3, #3
 80153a4:	623b      	str	r3, [r7, #32]
        break;
 80153a6:	e074      	b.n	8015492 <dhcp_parse_reply+0x356>
        LWIP_ERROR("len >= decode_len", len >= decode_len, return ERR_VAL;);
        decode_idx = DHCP_OPTION_IDX_NTP_SERVER;
        break;
#endif /* LWIP_DHCP_GET_NTP_SRV*/
      case (DHCP_OPTION_OVERLOAD):
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 80153a8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80153ac:	2b01      	cmp	r3, #1
 80153ae:	d009      	beq.n	80153c4 <dhcp_parse_reply+0x288>
 80153b0:	4b27      	ldr	r3, [pc, #156]	; (8015450 <dhcp_parse_reply+0x314>)
 80153b2:	f240 624f 	movw	r2, #1615	; 0x64f
 80153b6:	492a      	ldr	r1, [pc, #168]	; (8015460 <dhcp_parse_reply+0x324>)
 80153b8:	4827      	ldr	r0, [pc, #156]	; (8015458 <dhcp_parse_reply+0x31c>)
 80153ba:	f003 f8fb 	bl	80185b4 <iprintf>
 80153be:	f06f 0305 	mvn.w	r3, #5
 80153c2:	e179      	b.n	80156b8 <dhcp_parse_reply+0x57c>
        /* decode overload only in options, not in file/sname: invalid packet */
        LWIP_ERROR("overload in file/sname", options_idx == DHCP_OPTIONS_OFS, return ERR_VAL;);
 80153c4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80153c6:	2bf0      	cmp	r3, #240	; 0xf0
 80153c8:	d009      	beq.n	80153de <dhcp_parse_reply+0x2a2>
 80153ca:	4b21      	ldr	r3, [pc, #132]	; (8015450 <dhcp_parse_reply+0x314>)
 80153cc:	f240 6251 	movw	r2, #1617	; 0x651
 80153d0:	4924      	ldr	r1, [pc, #144]	; (8015464 <dhcp_parse_reply+0x328>)
 80153d2:	4821      	ldr	r0, [pc, #132]	; (8015458 <dhcp_parse_reply+0x31c>)
 80153d4:	f003 f8ee 	bl	80185b4 <iprintf>
 80153d8:	f06f 0305 	mvn.w	r3, #5
 80153dc:	e16c      	b.n	80156b8 <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_OVERLOAD;
 80153de:	2300      	movs	r3, #0
 80153e0:	623b      	str	r3, [r7, #32]
        break;
 80153e2:	e056      	b.n	8015492 <dhcp_parse_reply+0x356>
      case (DHCP_OPTION_MESSAGE_TYPE):
        LWIP_ERROR("len == 1", len == 1, return ERR_VAL;);
 80153e4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80153e8:	2b01      	cmp	r3, #1
 80153ea:	d009      	beq.n	8015400 <dhcp_parse_reply+0x2c4>
 80153ec:	4b18      	ldr	r3, [pc, #96]	; (8015450 <dhcp_parse_reply+0x314>)
 80153ee:	f240 6255 	movw	r2, #1621	; 0x655
 80153f2:	491b      	ldr	r1, [pc, #108]	; (8015460 <dhcp_parse_reply+0x324>)
 80153f4:	4818      	ldr	r0, [pc, #96]	; (8015458 <dhcp_parse_reply+0x31c>)
 80153f6:	f003 f8dd 	bl	80185b4 <iprintf>
 80153fa:	f06f 0305 	mvn.w	r3, #5
 80153fe:	e15b      	b.n	80156b8 <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_MSG_TYPE;
 8015400:	2301      	movs	r3, #1
 8015402:	623b      	str	r3, [r7, #32]
        break;
 8015404:	e045      	b.n	8015492 <dhcp_parse_reply+0x356>
      case (DHCP_OPTION_SERVER_ID):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 8015406:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801540a:	2b04      	cmp	r3, #4
 801540c:	d009      	beq.n	8015422 <dhcp_parse_reply+0x2e6>
 801540e:	4b10      	ldr	r3, [pc, #64]	; (8015450 <dhcp_parse_reply+0x314>)
 8015410:	f240 6259 	movw	r2, #1625	; 0x659
 8015414:	490f      	ldr	r1, [pc, #60]	; (8015454 <dhcp_parse_reply+0x318>)
 8015416:	4810      	ldr	r0, [pc, #64]	; (8015458 <dhcp_parse_reply+0x31c>)
 8015418:	f003 f8cc 	bl	80185b4 <iprintf>
 801541c:	f06f 0305 	mvn.w	r3, #5
 8015420:	e14a      	b.n	80156b8 <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_SERVER_ID;
 8015422:	2302      	movs	r3, #2
 8015424:	623b      	str	r3, [r7, #32]
        break;
 8015426:	e034      	b.n	8015492 <dhcp_parse_reply+0x356>
      case (DHCP_OPTION_T1):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 8015428:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801542c:	2b04      	cmp	r3, #4
 801542e:	d009      	beq.n	8015444 <dhcp_parse_reply+0x308>
 8015430:	4b07      	ldr	r3, [pc, #28]	; (8015450 <dhcp_parse_reply+0x314>)
 8015432:	f240 625d 	movw	r2, #1629	; 0x65d
 8015436:	4907      	ldr	r1, [pc, #28]	; (8015454 <dhcp_parse_reply+0x318>)
 8015438:	4807      	ldr	r0, [pc, #28]	; (8015458 <dhcp_parse_reply+0x31c>)
 801543a:	f003 f8bb 	bl	80185b4 <iprintf>
 801543e:	f06f 0305 	mvn.w	r3, #5
 8015442:	e139      	b.n	80156b8 <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_T1;
 8015444:	2304      	movs	r3, #4
 8015446:	623b      	str	r3, [r7, #32]
        break;
 8015448:	e023      	b.n	8015492 <dhcp_parse_reply+0x356>
 801544a:	bf00      	nop
 801544c:	2000be44 	.word	0x2000be44
 8015450:	0801bd04 	.word	0x0801bd04
 8015454:	0801bf8c 	.word	0x0801bf8c
 8015458:	0801bd64 	.word	0x0801bd64
 801545c:	0801bf98 	.word	0x0801bf98
 8015460:	0801bfac 	.word	0x0801bfac
 8015464:	0801bfb8 	.word	0x0801bfb8
      case (DHCP_OPTION_T2):
        LWIP_ERROR("len == 4", len == 4, return ERR_VAL;);
 8015468:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801546c:	2b04      	cmp	r3, #4
 801546e:	d009      	beq.n	8015484 <dhcp_parse_reply+0x348>
 8015470:	4b93      	ldr	r3, [pc, #588]	; (80156c0 <dhcp_parse_reply+0x584>)
 8015472:	f240 6261 	movw	r2, #1633	; 0x661
 8015476:	4993      	ldr	r1, [pc, #588]	; (80156c4 <dhcp_parse_reply+0x588>)
 8015478:	4893      	ldr	r0, [pc, #588]	; (80156c8 <dhcp_parse_reply+0x58c>)
 801547a:	f003 f89b 	bl	80185b4 <iprintf>
 801547e:	f06f 0305 	mvn.w	r3, #5
 8015482:	e119      	b.n	80156b8 <dhcp_parse_reply+0x57c>
        decode_idx = DHCP_OPTION_IDX_T2;
 8015484:	2305      	movs	r3, #5
 8015486:	623b      	str	r3, [r7, #32]
        break;
 8015488:	e003      	b.n	8015492 <dhcp_parse_reply+0x356>
      default:
        decode_len = 0;
 801548a:	2300      	movs	r3, #0
 801548c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        LWIP_DEBUGF(DHCP_DEBUG, ("skipping option %"U16_F" in options\n", (u16_t)op));
        LWIP_HOOK_DHCP_PARSE_OPTION(ip_current_netif(), dhcp, dhcp->state, msg_in,
                                    dhcp_option_given(dhcp, DHCP_OPTION_IDX_MSG_TYPE) ? (u8_t)dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_MSG_TYPE) : 0,
                                    op, len, q, val_offset);
        break;
 8015490:	bf00      	nop
    }
    if (op == DHCP_OPTION_PAD) {
 8015492:	7dfb      	ldrb	r3, [r7, #23]
 8015494:	2b00      	cmp	r3, #0
 8015496:	d103      	bne.n	80154a0 <dhcp_parse_reply+0x364>
      offset++;
 8015498:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801549a:	3301      	adds	r3, #1
 801549c:	877b      	strh	r3, [r7, #58]	; 0x3a
 801549e:	e0a1      	b.n	80155e4 <dhcp_parse_reply+0x4a8>
    } else {
      if (offset + len + 2 > 0xFFFF) {
 80154a0:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80154a2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80154a6:	4413      	add	r3, r2
 80154a8:	f64f 72fd 	movw	r2, #65533	; 0xfffd
 80154ac:	4293      	cmp	r3, r2
 80154ae:	dd02      	ble.n	80154b6 <dhcp_parse_reply+0x37a>
        /* overflow */
        return ERR_BUF;
 80154b0:	f06f 0301 	mvn.w	r3, #1
 80154b4:	e100      	b.n	80156b8 <dhcp_parse_reply+0x57c>
      }
      offset = (u16_t)(offset + len + 2);
 80154b6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80154ba:	b29a      	uxth	r2, r3
 80154bc:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80154be:	4413      	add	r3, r2
 80154c0:	b29b      	uxth	r3, r3
 80154c2:	3302      	adds	r3, #2
 80154c4:	877b      	strh	r3, [r7, #58]	; 0x3a
      if (decode_len > 0) {
 80154c6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80154ca:	2b00      	cmp	r3, #0
 80154cc:	f000 808a 	beq.w	80155e4 <dhcp_parse_reply+0x4a8>
        u32_t value = 0;
 80154d0:	2300      	movs	r3, #0
 80154d2:	60bb      	str	r3, [r7, #8]
        u16_t copy_len;
decode_next:
        LWIP_ASSERT("check decode_idx", decode_idx >= 0 && decode_idx < DHCP_OPTION_IDX_MAX);
 80154d4:	6a3b      	ldr	r3, [r7, #32]
 80154d6:	2b00      	cmp	r3, #0
 80154d8:	db02      	blt.n	80154e0 <dhcp_parse_reply+0x3a4>
 80154da:	6a3b      	ldr	r3, [r7, #32]
 80154dc:	2b07      	cmp	r3, #7
 80154de:	dd06      	ble.n	80154ee <dhcp_parse_reply+0x3b2>
 80154e0:	4b77      	ldr	r3, [pc, #476]	; (80156c0 <dhcp_parse_reply+0x584>)
 80154e2:	f44f 62cf 	mov.w	r2, #1656	; 0x678
 80154e6:	4979      	ldr	r1, [pc, #484]	; (80156cc <dhcp_parse_reply+0x590>)
 80154e8:	4877      	ldr	r0, [pc, #476]	; (80156c8 <dhcp_parse_reply+0x58c>)
 80154ea:	f003 f863 	bl	80185b4 <iprintf>
        if (!dhcp_option_given(dhcp, decode_idx)) {
 80154ee:	4a78      	ldr	r2, [pc, #480]	; (80156d0 <dhcp_parse_reply+0x594>)
 80154f0:	6a3b      	ldr	r3, [r7, #32]
 80154f2:	4413      	add	r3, r2
 80154f4:	781b      	ldrb	r3, [r3, #0]
 80154f6:	2b00      	cmp	r3, #0
 80154f8:	d174      	bne.n	80155e4 <dhcp_parse_reply+0x4a8>
          copy_len = LWIP_MIN(decode_len, 4);
 80154fa:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80154fe:	2b04      	cmp	r3, #4
 8015500:	bf28      	it	cs
 8015502:	2304      	movcs	r3, #4
 8015504:	b2db      	uxtb	r3, r3
 8015506:	82bb      	strh	r3, [r7, #20]
          if (pbuf_copy_partial(q, &value, copy_len, val_offset) != copy_len) {
 8015508:	8bfb      	ldrh	r3, [r7, #30]
 801550a:	8aba      	ldrh	r2, [r7, #20]
 801550c:	f107 0108 	add.w	r1, r7, #8
 8015510:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8015512:	f7f8 fc1b 	bl	800dd4c <pbuf_copy_partial>
 8015516:	4603      	mov	r3, r0
 8015518:	461a      	mov	r2, r3
 801551a:	8abb      	ldrh	r3, [r7, #20]
 801551c:	4293      	cmp	r3, r2
 801551e:	d002      	beq.n	8015526 <dhcp_parse_reply+0x3ea>
            return ERR_BUF;
 8015520:	f06f 0301 	mvn.w	r3, #1
 8015524:	e0c8      	b.n	80156b8 <dhcp_parse_reply+0x57c>
          }
          if (decode_len > 4) {
 8015526:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801552a:	2b04      	cmp	r3, #4
 801552c:	d933      	bls.n	8015596 <dhcp_parse_reply+0x45a>
            /* decode more than one u32_t */
            u16_t next_val_offset;
            LWIP_ERROR("decode_len %% 4 == 0", decode_len % 4 == 0, return ERR_VAL;);
 801552e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8015532:	f003 0303 	and.w	r3, r3, #3
 8015536:	b2db      	uxtb	r3, r3
 8015538:	2b00      	cmp	r3, #0
 801553a:	d009      	beq.n	8015550 <dhcp_parse_reply+0x414>
 801553c:	4b60      	ldr	r3, [pc, #384]	; (80156c0 <dhcp_parse_reply+0x584>)
 801553e:	f240 6281 	movw	r2, #1665	; 0x681
 8015542:	4964      	ldr	r1, [pc, #400]	; (80156d4 <dhcp_parse_reply+0x598>)
 8015544:	4860      	ldr	r0, [pc, #384]	; (80156c8 <dhcp_parse_reply+0x58c>)
 8015546:	f003 f835 	bl	80185b4 <iprintf>
 801554a:	f06f 0305 	mvn.w	r3, #5
 801554e:	e0b3      	b.n	80156b8 <dhcp_parse_reply+0x57c>
            dhcp_got_option(dhcp, decode_idx);
 8015550:	4a5f      	ldr	r2, [pc, #380]	; (80156d0 <dhcp_parse_reply+0x594>)
 8015552:	6a3b      	ldr	r3, [r7, #32]
 8015554:	4413      	add	r3, r2
 8015556:	2201      	movs	r2, #1
 8015558:	701a      	strb	r2, [r3, #0]
            dhcp_set_option_value(dhcp, decode_idx, lwip_htonl(value));
 801555a:	68bb      	ldr	r3, [r7, #8]
 801555c:	4618      	mov	r0, r3
 801555e:	f7f6 fe4c 	bl	800c1fa <lwip_htonl>
 8015562:	4602      	mov	r2, r0
 8015564:	495c      	ldr	r1, [pc, #368]	; (80156d8 <dhcp_parse_reply+0x59c>)
 8015566:	6a3b      	ldr	r3, [r7, #32]
 8015568:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            decode_len = (u8_t)(decode_len - 4);
 801556c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8015570:	3b04      	subs	r3, #4
 8015572:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            next_val_offset = (u16_t)(val_offset + 4);
 8015576:	8bfb      	ldrh	r3, [r7, #30]
 8015578:	3304      	adds	r3, #4
 801557a:	827b      	strh	r3, [r7, #18]
            if (next_val_offset < val_offset) {
 801557c:	8a7a      	ldrh	r2, [r7, #18]
 801557e:	8bfb      	ldrh	r3, [r7, #30]
 8015580:	429a      	cmp	r2, r3
 8015582:	d202      	bcs.n	801558a <dhcp_parse_reply+0x44e>
              /* overflow */
              return ERR_BUF;
 8015584:	f06f 0301 	mvn.w	r3, #1
 8015588:	e096      	b.n	80156b8 <dhcp_parse_reply+0x57c>
            }
            val_offset = next_val_offset;
 801558a:	8a7b      	ldrh	r3, [r7, #18]
 801558c:	83fb      	strh	r3, [r7, #30]
            decode_idx++;
 801558e:	6a3b      	ldr	r3, [r7, #32]
 8015590:	3301      	adds	r3, #1
 8015592:	623b      	str	r3, [r7, #32]
            goto decode_next;
 8015594:	e79e      	b.n	80154d4 <dhcp_parse_reply+0x398>
          } else if (decode_len == 4) {
 8015596:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801559a:	2b04      	cmp	r3, #4
 801559c:	d106      	bne.n	80155ac <dhcp_parse_reply+0x470>
            value = lwip_ntohl(value);
 801559e:	68bb      	ldr	r3, [r7, #8]
 80155a0:	4618      	mov	r0, r3
 80155a2:	f7f6 fe2a 	bl	800c1fa <lwip_htonl>
 80155a6:	4603      	mov	r3, r0
 80155a8:	60bb      	str	r3, [r7, #8]
 80155aa:	e011      	b.n	80155d0 <dhcp_parse_reply+0x494>
          } else {
            LWIP_ERROR("invalid decode_len", decode_len == 1, return ERR_VAL;);
 80155ac:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80155b0:	2b01      	cmp	r3, #1
 80155b2:	d009      	beq.n	80155c8 <dhcp_parse_reply+0x48c>
 80155b4:	4b42      	ldr	r3, [pc, #264]	; (80156c0 <dhcp_parse_reply+0x584>)
 80155b6:	f44f 62d2 	mov.w	r2, #1680	; 0x690
 80155ba:	4948      	ldr	r1, [pc, #288]	; (80156dc <dhcp_parse_reply+0x5a0>)
 80155bc:	4842      	ldr	r0, [pc, #264]	; (80156c8 <dhcp_parse_reply+0x58c>)
 80155be:	f002 fff9 	bl	80185b4 <iprintf>
 80155c2:	f06f 0305 	mvn.w	r3, #5
 80155c6:	e077      	b.n	80156b8 <dhcp_parse_reply+0x57c>
            value = ((u8_t *)&value)[0];
 80155c8:	f107 0308 	add.w	r3, r7, #8
 80155cc:	781b      	ldrb	r3, [r3, #0]
 80155ce:	60bb      	str	r3, [r7, #8]
          }
          dhcp_got_option(dhcp, decode_idx);
 80155d0:	4a3f      	ldr	r2, [pc, #252]	; (80156d0 <dhcp_parse_reply+0x594>)
 80155d2:	6a3b      	ldr	r3, [r7, #32]
 80155d4:	4413      	add	r3, r2
 80155d6:	2201      	movs	r2, #1
 80155d8:	701a      	strb	r2, [r3, #0]
          dhcp_set_option_value(dhcp, decode_idx, value);
 80155da:	68ba      	ldr	r2, [r7, #8]
 80155dc:	493e      	ldr	r1, [pc, #248]	; (80156d8 <dhcp_parse_reply+0x59c>)
 80155de:	6a3b      	ldr	r3, [r7, #32]
 80155e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        }
      }
    }
    if (offset >= q->len) {
 80155e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80155e6:	895b      	ldrh	r3, [r3, #10]
 80155e8:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80155ea:	429a      	cmp	r2, r3
 80155ec:	d324      	bcc.n	8015638 <dhcp_parse_reply+0x4fc>
      offset = (u16_t)(offset - q->len);
 80155ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80155f0:	895b      	ldrh	r3, [r3, #10]
 80155f2:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80155f4:	1ad3      	subs	r3, r2, r3
 80155f6:	877b      	strh	r3, [r7, #58]	; 0x3a
      offset_max = (u16_t)(offset_max - q->len);
 80155f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80155fa:	895b      	ldrh	r3, [r3, #10]
 80155fc:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 80155fe:	1ad3      	subs	r3, r2, r3
 8015600:	873b      	strh	r3, [r7, #56]	; 0x38
      if (offset < offset_max) {
 8015602:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8015604:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8015606:	429a      	cmp	r2, r3
 8015608:	d213      	bcs.n	8015632 <dhcp_parse_reply+0x4f6>
        q = q->next;
 801560a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801560c:	681b      	ldr	r3, [r3, #0]
 801560e:	633b      	str	r3, [r7, #48]	; 0x30
        LWIP_ERROR("next pbuf was null", q != NULL, return ERR_VAL;);
 8015610:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015612:	2b00      	cmp	r3, #0
 8015614:	d109      	bne.n	801562a <dhcp_parse_reply+0x4ee>
 8015616:	4b2a      	ldr	r3, [pc, #168]	; (80156c0 <dhcp_parse_reply+0x584>)
 8015618:	f240 629d 	movw	r2, #1693	; 0x69d
 801561c:	4930      	ldr	r1, [pc, #192]	; (80156e0 <dhcp_parse_reply+0x5a4>)
 801561e:	482a      	ldr	r0, [pc, #168]	; (80156c8 <dhcp_parse_reply+0x58c>)
 8015620:	f002 ffc8 	bl	80185b4 <iprintf>
 8015624:	f06f 0305 	mvn.w	r3, #5
 8015628:	e046      	b.n	80156b8 <dhcp_parse_reply+0x57c>
        options = (u8_t *)q->payload;
 801562a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801562c:	685b      	ldr	r3, [r3, #4]
 801562e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8015630:	e002      	b.n	8015638 <dhcp_parse_reply+0x4fc>
      } else {
        /* We've run out of bytes, probably no end marker. Don't proceed. */
        return ERR_BUF;
 8015632:	f06f 0301 	mvn.w	r3, #1
 8015636:	e03f      	b.n	80156b8 <dhcp_parse_reply+0x57c>
  while ((q != NULL) && (offset < offset_max) && (options[offset] != DHCP_OPTION_END)) {
 8015638:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801563a:	2b00      	cmp	r3, #0
 801563c:	d00a      	beq.n	8015654 <dhcp_parse_reply+0x518>
 801563e:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8015640:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8015642:	429a      	cmp	r2, r3
 8015644:	d206      	bcs.n	8015654 <dhcp_parse_reply+0x518>
 8015646:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8015648:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801564a:	4413      	add	r3, r2
 801564c:	781b      	ldrb	r3, [r3, #0]
 801564e:	2bff      	cmp	r3, #255	; 0xff
 8015650:	f47f adb7 	bne.w	80151c2 <dhcp_parse_reply+0x86>
      }
    }
  }
  /* is this an overloaded message? */
  if (dhcp_option_given(dhcp, DHCP_OPTION_IDX_OVERLOAD)) {
 8015654:	4b1e      	ldr	r3, [pc, #120]	; (80156d0 <dhcp_parse_reply+0x594>)
 8015656:	781b      	ldrb	r3, [r3, #0]
 8015658:	2b00      	cmp	r3, #0
 801565a:	d018      	beq.n	801568e <dhcp_parse_reply+0x552>
    u32_t overload = dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 801565c:	4b1e      	ldr	r3, [pc, #120]	; (80156d8 <dhcp_parse_reply+0x59c>)
 801565e:	681b      	ldr	r3, [r3, #0]
 8015660:	60fb      	str	r3, [r7, #12]
    dhcp_clear_option(dhcp, DHCP_OPTION_IDX_OVERLOAD);
 8015662:	4b1b      	ldr	r3, [pc, #108]	; (80156d0 <dhcp_parse_reply+0x594>)
 8015664:	2200      	movs	r2, #0
 8015666:	701a      	strb	r2, [r3, #0]
    if (overload == DHCP_OVERLOAD_FILE) {
 8015668:	68fb      	ldr	r3, [r7, #12]
 801566a:	2b01      	cmp	r3, #1
 801566c:	d102      	bne.n	8015674 <dhcp_parse_reply+0x538>
      parse_file_as_options = 1;
 801566e:	2301      	movs	r3, #1
 8015670:	62fb      	str	r3, [r7, #44]	; 0x2c
 8015672:	e00c      	b.n	801568e <dhcp_parse_reply+0x552>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("overloaded file field\n"));
    } else if (overload == DHCP_OVERLOAD_SNAME) {
 8015674:	68fb      	ldr	r3, [r7, #12]
 8015676:	2b02      	cmp	r3, #2
 8015678:	d102      	bne.n	8015680 <dhcp_parse_reply+0x544>
      parse_sname_as_options = 1;
 801567a:	2301      	movs	r3, #1
 801567c:	62bb      	str	r3, [r7, #40]	; 0x28
 801567e:	e006      	b.n	801568e <dhcp_parse_reply+0x552>
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("overloaded sname field\n"));
    } else if (overload == DHCP_OVERLOAD_SNAME_FILE) {
 8015680:	68fb      	ldr	r3, [r7, #12]
 8015682:	2b03      	cmp	r3, #3
 8015684:	d103      	bne.n	801568e <dhcp_parse_reply+0x552>
      parse_sname_as_options = 1;
 8015686:	2301      	movs	r3, #1
 8015688:	62bb      	str	r3, [r7, #40]	; 0x28
      parse_file_as_options = 1;
 801568a:	2301      	movs	r3, #1
 801568c:	62fb      	str	r3, [r7, #44]	; 0x2c
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("overloaded sname and file field\n"));
    } else {
      LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("invalid overload option: %d\n", (int)overload));
    }
  }
  if (parse_file_as_options) {
 801568e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015690:	2b00      	cmp	r3, #0
 8015692:	d006      	beq.n	80156a2 <dhcp_parse_reply+0x566>
    /* if both are overloaded, parse file first and then sname (RFC 2131 ch. 4.1) */
    parse_file_as_options = 0;
 8015694:	2300      	movs	r3, #0
 8015696:	62fb      	str	r3, [r7, #44]	; 0x2c
    options_idx = DHCP_FILE_OFS;
 8015698:	236c      	movs	r3, #108	; 0x6c
 801569a:	86fb      	strh	r3, [r7, #54]	; 0x36
    options_idx_max = DHCP_FILE_OFS + DHCP_FILE_LEN;
 801569c:	23ec      	movs	r3, #236	; 0xec
 801569e:	86bb      	strh	r3, [r7, #52]	; 0x34
#if LWIP_DHCP_BOOTP_FILE
    file_overloaded = 1;
#endif
    goto again;
 80156a0:	e569      	b.n	8015176 <dhcp_parse_reply+0x3a>
  } else if (parse_sname_as_options) {
 80156a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80156a4:	2b00      	cmp	r3, #0
 80156a6:	d006      	beq.n	80156b6 <dhcp_parse_reply+0x57a>
    parse_sname_as_options = 0;
 80156a8:	2300      	movs	r3, #0
 80156aa:	62bb      	str	r3, [r7, #40]	; 0x28
    options_idx = DHCP_SNAME_OFS;
 80156ac:	232c      	movs	r3, #44	; 0x2c
 80156ae:	86fb      	strh	r3, [r7, #54]	; 0x36
    options_idx_max = DHCP_SNAME_OFS + DHCP_SNAME_LEN;
 80156b0:	236c      	movs	r3, #108	; 0x6c
 80156b2:	86bb      	strh	r3, [r7, #52]	; 0x34
    goto again;
 80156b4:	e55f      	b.n	8015176 <dhcp_parse_reply+0x3a>
    }
    /* make sure the string is really NULL-terminated */
    dhcp->boot_file_name[DHCP_FILE_LEN-1] = 0;
  }
#endif /* LWIP_DHCP_BOOTP_FILE */ 
  return ERR_OK;
 80156b6:	2300      	movs	r3, #0
}
 80156b8:	4618      	mov	r0, r3
 80156ba:	3740      	adds	r7, #64	; 0x40
 80156bc:	46bd      	mov	sp, r7
 80156be:	bd80      	pop	{r7, pc}
 80156c0:	0801bd04 	.word	0x0801bd04
 80156c4:	0801bf8c 	.word	0x0801bf8c
 80156c8:	0801bd64 	.word	0x0801bd64
 80156cc:	0801bfd0 	.word	0x0801bfd0
 80156d0:	2000be44 	.word	0x2000be44
 80156d4:	0801bfe4 	.word	0x0801bfe4
 80156d8:	2000be4c 	.word	0x2000be4c
 80156dc:	0801bffc 	.word	0x0801bffc
 80156e0:	0801c010 	.word	0x0801c010

080156e4 <dhcp_recv>:
/**
 * If an incoming DHCP message is in response to us, then trigger the state machine
 */
static void
dhcp_recv(void *arg, struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 80156e4:	b580      	push	{r7, lr}
 80156e6:	b08a      	sub	sp, #40	; 0x28
 80156e8:	af00      	add	r7, sp, #0
 80156ea:	60f8      	str	r0, [r7, #12]
 80156ec:	60b9      	str	r1, [r7, #8]
 80156ee:	607a      	str	r2, [r7, #4]
 80156f0:	603b      	str	r3, [r7, #0]
  struct netif *netif = ip_current_input_netif();
 80156f2:	4b60      	ldr	r3, [pc, #384]	; (8015874 <dhcp_recv+0x190>)
 80156f4:	685b      	ldr	r3, [r3, #4]
 80156f6:	623b      	str	r3, [r7, #32]
  struct dhcp *dhcp = netif_dhcp_data(netif);
 80156f8:	6a3b      	ldr	r3, [r7, #32]
 80156fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80156fc:	61fb      	str	r3, [r7, #28]
  struct dhcp_msg *reply_msg = (struct dhcp_msg *)p->payload;
 80156fe:	687b      	ldr	r3, [r7, #4]
 8015700:	685b      	ldr	r3, [r3, #4]
 8015702:	61bb      	str	r3, [r7, #24]
  struct dhcp_msg *msg_in;

  LWIP_UNUSED_ARG(arg);

  /* Caught DHCP message from netif that does not have DHCP enabled? -> not interested */
  if ((dhcp == NULL) || (dhcp->pcb_allocated == 0)) {
 8015704:	69fb      	ldr	r3, [r7, #28]
 8015706:	2b00      	cmp	r3, #0
 8015708:	f000 809d 	beq.w	8015846 <dhcp_recv+0x162>
 801570c:	69fb      	ldr	r3, [r7, #28]
 801570e:	791b      	ldrb	r3, [r3, #4]
 8015710:	2b00      	cmp	r3, #0
 8015712:	f000 8098 	beq.w	8015846 <dhcp_recv+0x162>
  /* prevent warnings about unused arguments */
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(addr);
  LWIP_UNUSED_ARG(port);

  if (p->len < DHCP_MIN_REPLY_LEN) {
 8015716:	687b      	ldr	r3, [r7, #4]
 8015718:	895b      	ldrh	r3, [r3, #10]
 801571a:	2b2b      	cmp	r3, #43	; 0x2b
 801571c:	f240 8095 	bls.w	801584a <dhcp_recv+0x166>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("DHCP reply message or pbuf too short\n"));
    goto free_pbuf_and_return;
  }

  if (reply_msg->op != DHCP_BOOTREPLY) {
 8015720:	69bb      	ldr	r3, [r7, #24]
 8015722:	781b      	ldrb	r3, [r3, #0]
 8015724:	2b02      	cmp	r3, #2
 8015726:	f040 8092 	bne.w	801584e <dhcp_recv+0x16a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("not a DHCP reply message, but type %"U16_F"\n", (u16_t)reply_msg->op));
    goto free_pbuf_and_return;
  }
  /* iterate through hardware address and match against DHCP message */
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 801572a:	2300      	movs	r3, #0
 801572c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8015730:	e012      	b.n	8015758 <dhcp_recv+0x74>
    if (netif->hwaddr[i] != reply_msg->chaddr[i]) {
 8015732:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015736:	6a3a      	ldr	r2, [r7, #32]
 8015738:	4413      	add	r3, r2
 801573a:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 801573e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015742:	69b9      	ldr	r1, [r7, #24]
 8015744:	440b      	add	r3, r1
 8015746:	7f1b      	ldrb	r3, [r3, #28]
 8015748:	429a      	cmp	r2, r3
 801574a:	f040 8082 	bne.w	8015852 <dhcp_recv+0x16e>
  for (i = 0; i < netif->hwaddr_len && i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 801574e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015752:	3301      	adds	r3, #1
 8015754:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8015758:	6a3b      	ldr	r3, [r7, #32]
 801575a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801575e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8015762:	429a      	cmp	r2, r3
 8015764:	d203      	bcs.n	801576e <dhcp_recv+0x8a>
 8015766:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801576a:	2b05      	cmp	r3, #5
 801576c:	d9e1      	bls.n	8015732 <dhcp_recv+0x4e>
                   (u16_t)i, (u16_t)netif->hwaddr[i], (u16_t)i, (u16_t)reply_msg->chaddr[i]));
      goto free_pbuf_and_return;
    }
  }
  /* match transaction ID against what we expected */
  if (lwip_ntohl(reply_msg->xid) != dhcp->xid) {
 801576e:	69bb      	ldr	r3, [r7, #24]
 8015770:	685b      	ldr	r3, [r3, #4]
 8015772:	4618      	mov	r0, r3
 8015774:	f7f6 fd41 	bl	800c1fa <lwip_htonl>
 8015778:	4602      	mov	r2, r0
 801577a:	69fb      	ldr	r3, [r7, #28]
 801577c:	681b      	ldr	r3, [r3, #0]
 801577e:	429a      	cmp	r2, r3
 8015780:	d169      	bne.n	8015856 <dhcp_recv+0x172>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("transaction id mismatch reply_msg->xid(%"X32_F")!=dhcp->xid(%"X32_F")\n", lwip_ntohl(reply_msg->xid), dhcp->xid));
    goto free_pbuf_and_return;
  }
  /* option fields could be unfold? */
  if (dhcp_parse_reply(p, dhcp) != ERR_OK) {
 8015782:	69f9      	ldr	r1, [r7, #28]
 8015784:	6878      	ldr	r0, [r7, #4]
 8015786:	f7ff fcd9 	bl	801513c <dhcp_parse_reply>
 801578a:	4603      	mov	r3, r0
 801578c:	2b00      	cmp	r3, #0
 801578e:	d164      	bne.n	801585a <dhcp_recv+0x176>
    goto free_pbuf_and_return;
  }

  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("searching DHCP_OPTION_MESSAGE_TYPE\n"));
  /* obtain pointer to DHCP message type */
  if (!dhcp_option_given(dhcp, DHCP_OPTION_IDX_MSG_TYPE)) {
 8015790:	4b39      	ldr	r3, [pc, #228]	; (8015878 <dhcp_recv+0x194>)
 8015792:	785b      	ldrb	r3, [r3, #1]
 8015794:	2b00      	cmp	r3, #0
 8015796:	d062      	beq.n	801585e <dhcp_recv+0x17a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("DHCP_OPTION_MESSAGE_TYPE option not found\n"));
    goto free_pbuf_and_return;
  }

  msg_in = (struct dhcp_msg *)p->payload;
 8015798:	687b      	ldr	r3, [r7, #4]
 801579a:	685b      	ldr	r3, [r3, #4]
 801579c:	617b      	str	r3, [r7, #20]
  /* read DHCP message type */
  msg_type = (u8_t)dhcp_get_option_value(dhcp, DHCP_OPTION_IDX_MSG_TYPE);
 801579e:	4b37      	ldr	r3, [pc, #220]	; (801587c <dhcp_recv+0x198>)
 80157a0:	685b      	ldr	r3, [r3, #4]
 80157a2:	74fb      	strb	r3, [r7, #19]
  /* message type is DHCP ACK? */
  if (msg_type == DHCP_ACK) {
 80157a4:	7cfb      	ldrb	r3, [r7, #19]
 80157a6:	2b05      	cmp	r3, #5
 80157a8:	d12a      	bne.n	8015800 <dhcp_recv+0x11c>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("DHCP_ACK received\n"));
    /* in requesting state? */
    if (dhcp->state == DHCP_STATE_REQUESTING) {
 80157aa:	69fb      	ldr	r3, [r7, #28]
 80157ac:	795b      	ldrb	r3, [r3, #5]
 80157ae:	2b01      	cmp	r3, #1
 80157b0:	d112      	bne.n	80157d8 <dhcp_recv+0xf4>
      dhcp_handle_ack(netif, msg_in);
 80157b2:	6979      	ldr	r1, [r7, #20]
 80157b4:	6a38      	ldr	r0, [r7, #32]
 80157b6:	f7fe fe17 	bl	80143e8 <dhcp_handle_ack>
#if DHCP_DOES_ARP_CHECK
      if ((netif->flags & NETIF_FLAG_ETHARP) != 0) {
 80157ba:	6a3b      	ldr	r3, [r7, #32]
 80157bc:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80157c0:	f003 0308 	and.w	r3, r3, #8
 80157c4:	2b00      	cmp	r3, #0
 80157c6:	d003      	beq.n	80157d0 <dhcp_recv+0xec>
        /* check if the acknowledged lease address is already in use */
        dhcp_check(netif);
 80157c8:	6a38      	ldr	r0, [r7, #32]
 80157ca:	f7fe fb87 	bl	8013edc <dhcp_check>
 80157ce:	e049      	b.n	8015864 <dhcp_recv+0x180>
      } else {
        /* bind interface to the acknowledged lease address */
        dhcp_bind(netif);
 80157d0:	6a38      	ldr	r0, [r7, #32]
 80157d2:	f7ff f867 	bl	80148a4 <dhcp_bind>
 80157d6:	e045      	b.n	8015864 <dhcp_recv+0x180>
      /* bind interface to the acknowledged lease address */
      dhcp_bind(netif);
#endif
    }
    /* already bound to the given lease address? */
    else if ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REBINDING) ||
 80157d8:	69fb      	ldr	r3, [r7, #28]
 80157da:	795b      	ldrb	r3, [r3, #5]
 80157dc:	2b03      	cmp	r3, #3
 80157de:	d007      	beq.n	80157f0 <dhcp_recv+0x10c>
 80157e0:	69fb      	ldr	r3, [r7, #28]
 80157e2:	795b      	ldrb	r3, [r3, #5]
 80157e4:	2b04      	cmp	r3, #4
 80157e6:	d003      	beq.n	80157f0 <dhcp_recv+0x10c>
             (dhcp->state == DHCP_STATE_RENEWING)) {
 80157e8:	69fb      	ldr	r3, [r7, #28]
 80157ea:	795b      	ldrb	r3, [r3, #5]
    else if ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REBINDING) ||
 80157ec:	2b05      	cmp	r3, #5
 80157ee:	d139      	bne.n	8015864 <dhcp_recv+0x180>
      dhcp_handle_ack(netif, msg_in);
 80157f0:	6979      	ldr	r1, [r7, #20]
 80157f2:	6a38      	ldr	r0, [r7, #32]
 80157f4:	f7fe fdf8 	bl	80143e8 <dhcp_handle_ack>
      dhcp_bind(netif);
 80157f8:	6a38      	ldr	r0, [r7, #32]
 80157fa:	f7ff f853 	bl	80148a4 <dhcp_bind>
 80157fe:	e031      	b.n	8015864 <dhcp_recv+0x180>
    }
  }
  /* received a DHCP_NAK in appropriate state? */
  else if ((msg_type == DHCP_NAK) &&
 8015800:	7cfb      	ldrb	r3, [r7, #19]
 8015802:	2b06      	cmp	r3, #6
 8015804:	d113      	bne.n	801582e <dhcp_recv+0x14a>
           ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REQUESTING) ||
 8015806:	69fb      	ldr	r3, [r7, #28]
 8015808:	795b      	ldrb	r3, [r3, #5]
  else if ((msg_type == DHCP_NAK) &&
 801580a:	2b03      	cmp	r3, #3
 801580c:	d00b      	beq.n	8015826 <dhcp_recv+0x142>
           ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REQUESTING) ||
 801580e:	69fb      	ldr	r3, [r7, #28]
 8015810:	795b      	ldrb	r3, [r3, #5]
 8015812:	2b01      	cmp	r3, #1
 8015814:	d007      	beq.n	8015826 <dhcp_recv+0x142>
            (dhcp->state == DHCP_STATE_REBINDING) || (dhcp->state == DHCP_STATE_RENEWING  ))) {
 8015816:	69fb      	ldr	r3, [r7, #28]
 8015818:	795b      	ldrb	r3, [r3, #5]
           ((dhcp->state == DHCP_STATE_REBOOTING) || (dhcp->state == DHCP_STATE_REQUESTING) ||
 801581a:	2b04      	cmp	r3, #4
 801581c:	d003      	beq.n	8015826 <dhcp_recv+0x142>
            (dhcp->state == DHCP_STATE_REBINDING) || (dhcp->state == DHCP_STATE_RENEWING  ))) {
 801581e:	69fb      	ldr	r3, [r7, #28]
 8015820:	795b      	ldrb	r3, [r3, #5]
 8015822:	2b05      	cmp	r3, #5
 8015824:	d103      	bne.n	801582e <dhcp_recv+0x14a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("DHCP_NAK received\n"));
    dhcp_handle_nak(netif);
 8015826:	6a38      	ldr	r0, [r7, #32]
 8015828:	f7fe fb3e 	bl	8013ea8 <dhcp_handle_nak>
 801582c:	e01a      	b.n	8015864 <dhcp_recv+0x180>
  }
  /* received a DHCP_OFFER in DHCP_STATE_SELECTING state? */
  else if ((msg_type == DHCP_OFFER) && (dhcp->state == DHCP_STATE_SELECTING)) {
 801582e:	7cfb      	ldrb	r3, [r7, #19]
 8015830:	2b02      	cmp	r3, #2
 8015832:	d116      	bne.n	8015862 <dhcp_recv+0x17e>
 8015834:	69fb      	ldr	r3, [r7, #28]
 8015836:	795b      	ldrb	r3, [r3, #5]
 8015838:	2b06      	cmp	r3, #6
 801583a:	d112      	bne.n	8015862 <dhcp_recv+0x17e>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE, ("DHCP_OFFER received in DHCP_STATE_SELECTING state\n"));
    /* remember offered lease */
    dhcp_handle_offer(netif, msg_in);
 801583c:	6979      	ldr	r1, [r7, #20]
 801583e:	6a38      	ldr	r0, [r7, #32]
 8015840:	f7fe fb80 	bl	8013f44 <dhcp_handle_offer>
 8015844:	e00e      	b.n	8015864 <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 8015846:	bf00      	nop
 8015848:	e00c      	b.n	8015864 <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 801584a:	bf00      	nop
 801584c:	e00a      	b.n	8015864 <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 801584e:	bf00      	nop
 8015850:	e008      	b.n	8015864 <dhcp_recv+0x180>
      goto free_pbuf_and_return;
 8015852:	bf00      	nop
 8015854:	e006      	b.n	8015864 <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 8015856:	bf00      	nop
 8015858:	e004      	b.n	8015864 <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 801585a:	bf00      	nop
 801585c:	e002      	b.n	8015864 <dhcp_recv+0x180>
    goto free_pbuf_and_return;
 801585e:	bf00      	nop
 8015860:	e000      	b.n	8015864 <dhcp_recv+0x180>
  }

free_pbuf_and_return:
 8015862:	bf00      	nop
  pbuf_free(p);
 8015864:	6878      	ldr	r0, [r7, #4]
 8015866:	f7f8 f86b 	bl	800d940 <pbuf_free>
}
 801586a:	bf00      	nop
 801586c:	3728      	adds	r7, #40	; 0x28
 801586e:	46bd      	mov	sp, r7
 8015870:	bd80      	pop	{r7, pc}
 8015872:	bf00      	nop
 8015874:	200086f4 	.word	0x200086f4
 8015878:	2000be44 	.word	0x2000be44
 801587c:	2000be4c 	.word	0x2000be4c

08015880 <dhcp_create_msg>:
 * @param dhcp dhcp control struct
 * @param message_type message type of the request
 */
static struct pbuf *
dhcp_create_msg(struct netif *netif, struct dhcp *dhcp, u8_t message_type, u16_t *options_out_len)
{
 8015880:	b580      	push	{r7, lr}
 8015882:	b088      	sub	sp, #32
 8015884:	af00      	add	r7, sp, #0
 8015886:	60f8      	str	r0, [r7, #12]
 8015888:	60b9      	str	r1, [r7, #8]
 801588a:	603b      	str	r3, [r7, #0]
 801588c:	4613      	mov	r3, r2
 801588e:	71fb      	strb	r3, [r7, #7]
  if (!xid_initialised) {
    xid = DHCP_GLOBAL_XID;
    xid_initialised = !xid_initialised;
  }
#endif
  LWIP_ERROR("dhcp_create_msg: netif != NULL", (netif != NULL), return NULL;);
 8015890:	68fb      	ldr	r3, [r7, #12]
 8015892:	2b00      	cmp	r3, #0
 8015894:	d108      	bne.n	80158a8 <dhcp_create_msg+0x28>
 8015896:	4b5f      	ldr	r3, [pc, #380]	; (8015a14 <dhcp_create_msg+0x194>)
 8015898:	f240 7269 	movw	r2, #1897	; 0x769
 801589c:	495e      	ldr	r1, [pc, #376]	; (8015a18 <dhcp_create_msg+0x198>)
 801589e:	485f      	ldr	r0, [pc, #380]	; (8015a1c <dhcp_create_msg+0x19c>)
 80158a0:	f002 fe88 	bl	80185b4 <iprintf>
 80158a4:	2300      	movs	r3, #0
 80158a6:	e0b1      	b.n	8015a0c <dhcp_create_msg+0x18c>
  LWIP_ERROR("dhcp_create_msg: dhcp != NULL", (dhcp != NULL), return NULL;);
 80158a8:	68bb      	ldr	r3, [r7, #8]
 80158aa:	2b00      	cmp	r3, #0
 80158ac:	d108      	bne.n	80158c0 <dhcp_create_msg+0x40>
 80158ae:	4b59      	ldr	r3, [pc, #356]	; (8015a14 <dhcp_create_msg+0x194>)
 80158b0:	f240 726a 	movw	r2, #1898	; 0x76a
 80158b4:	495a      	ldr	r1, [pc, #360]	; (8015a20 <dhcp_create_msg+0x1a0>)
 80158b6:	4859      	ldr	r0, [pc, #356]	; (8015a1c <dhcp_create_msg+0x19c>)
 80158b8:	f002 fe7c 	bl	80185b4 <iprintf>
 80158bc:	2300      	movs	r3, #0
 80158be:	e0a5      	b.n	8015a0c <dhcp_create_msg+0x18c>
  p_out = pbuf_alloc(PBUF_TRANSPORT, sizeof(struct dhcp_msg), PBUF_RAM);
 80158c0:	f44f 7220 	mov.w	r2, #640	; 0x280
 80158c4:	f44f 719a 	mov.w	r1, #308	; 0x134
 80158c8:	2036      	movs	r0, #54	; 0x36
 80158ca:	f7f7 fd55 	bl	800d378 <pbuf_alloc>
 80158ce:	61b8      	str	r0, [r7, #24]
  if (p_out == NULL) {
 80158d0:	69bb      	ldr	r3, [r7, #24]
 80158d2:	2b00      	cmp	r3, #0
 80158d4:	d101      	bne.n	80158da <dhcp_create_msg+0x5a>
    LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("dhcp_create_msg(): could not allocate pbuf\n"));
    return NULL;
 80158d6:	2300      	movs	r3, #0
 80158d8:	e098      	b.n	8015a0c <dhcp_create_msg+0x18c>
  }
  LWIP_ASSERT("dhcp_create_msg: check that first pbuf can hold struct dhcp_msg",
 80158da:	69bb      	ldr	r3, [r7, #24]
 80158dc:	895b      	ldrh	r3, [r3, #10]
 80158de:	f5b3 7f9a 	cmp.w	r3, #308	; 0x134
 80158e2:	d206      	bcs.n	80158f2 <dhcp_create_msg+0x72>
 80158e4:	4b4b      	ldr	r3, [pc, #300]	; (8015a14 <dhcp_create_msg+0x194>)
 80158e6:	f240 7271 	movw	r2, #1905	; 0x771
 80158ea:	494e      	ldr	r1, [pc, #312]	; (8015a24 <dhcp_create_msg+0x1a4>)
 80158ec:	484b      	ldr	r0, [pc, #300]	; (8015a1c <dhcp_create_msg+0x19c>)
 80158ee:	f002 fe61 	bl	80185b4 <iprintf>
              (p_out->len >= sizeof(struct dhcp_msg)));

  /* DHCP_REQUEST should reuse 'xid' from DHCPOFFER */
  if ((message_type != DHCP_REQUEST) || (dhcp->state == DHCP_STATE_REBOOTING)) {
 80158f2:	79fb      	ldrb	r3, [r7, #7]
 80158f4:	2b03      	cmp	r3, #3
 80158f6:	d103      	bne.n	8015900 <dhcp_create_msg+0x80>
 80158f8:	68bb      	ldr	r3, [r7, #8]
 80158fa:	795b      	ldrb	r3, [r3, #5]
 80158fc:	2b03      	cmp	r3, #3
 80158fe:	d10d      	bne.n	801591c <dhcp_create_msg+0x9c>
    /* reuse transaction identifier in retransmissions */
    if (dhcp->tries == 0) {
 8015900:	68bb      	ldr	r3, [r7, #8]
 8015902:	799b      	ldrb	r3, [r3, #6]
 8015904:	2b00      	cmp	r3, #0
 8015906:	d105      	bne.n	8015914 <dhcp_create_msg+0x94>
#if DHCP_CREATE_RAND_XID && defined(LWIP_RAND)
      xid = LWIP_RAND();
 8015908:	f002 fe6c 	bl	80185e4 <rand>
 801590c:	4603      	mov	r3, r0
 801590e:	461a      	mov	r2, r3
 8015910:	4b45      	ldr	r3, [pc, #276]	; (8015a28 <dhcp_create_msg+0x1a8>)
 8015912:	601a      	str	r2, [r3, #0]
#else /* DHCP_CREATE_RAND_XID && defined(LWIP_RAND) */
      xid++;
#endif /* DHCP_CREATE_RAND_XID && defined(LWIP_RAND) */
    }
    dhcp->xid = xid;
 8015914:	4b44      	ldr	r3, [pc, #272]	; (8015a28 <dhcp_create_msg+0x1a8>)
 8015916:	681a      	ldr	r2, [r3, #0]
 8015918:	68bb      	ldr	r3, [r7, #8]
 801591a:	601a      	str	r2, [r3, #0]
  }
  LWIP_DEBUGF(DHCP_DEBUG | LWIP_DBG_TRACE,
              ("transaction id xid(%"X32_F")\n", xid));

  msg_out = (struct dhcp_msg *)p_out->payload;
 801591c:	69bb      	ldr	r3, [r7, #24]
 801591e:	685b      	ldr	r3, [r3, #4]
 8015920:	617b      	str	r3, [r7, #20]
  memset(msg_out, 0, sizeof(struct dhcp_msg));
 8015922:	f44f 729a 	mov.w	r2, #308	; 0x134
 8015926:	2100      	movs	r1, #0
 8015928:	6978      	ldr	r0, [r7, #20]
 801592a:	f002 fde0 	bl	80184ee <memset>

  msg_out->op = DHCP_BOOTREQUEST;
 801592e:	697b      	ldr	r3, [r7, #20]
 8015930:	2201      	movs	r2, #1
 8015932:	701a      	strb	r2, [r3, #0]
  /* @todo: make link layer independent */
  msg_out->htype = LWIP_IANA_HWTYPE_ETHERNET;
 8015934:	697b      	ldr	r3, [r7, #20]
 8015936:	2201      	movs	r2, #1
 8015938:	705a      	strb	r2, [r3, #1]
  msg_out->hlen = netif->hwaddr_len;
 801593a:	68fb      	ldr	r3, [r7, #12]
 801593c:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 8015940:	697b      	ldr	r3, [r7, #20]
 8015942:	709a      	strb	r2, [r3, #2]
  msg_out->xid = lwip_htonl(dhcp->xid);
 8015944:	68bb      	ldr	r3, [r7, #8]
 8015946:	681b      	ldr	r3, [r3, #0]
 8015948:	4618      	mov	r0, r3
 801594a:	f7f6 fc56 	bl	800c1fa <lwip_htonl>
 801594e:	4602      	mov	r2, r0
 8015950:	697b      	ldr	r3, [r7, #20]
 8015952:	605a      	str	r2, [r3, #4]
  /* we don't need the broadcast flag since we can receive unicast traffic
     before being fully configured! */
  /* set ciaddr to netif->ip_addr based on message_type and state */
  if ((message_type == DHCP_INFORM) || (message_type == DHCP_DECLINE) || (message_type == DHCP_RELEASE) ||
 8015954:	79fb      	ldrb	r3, [r7, #7]
 8015956:	2b08      	cmp	r3, #8
 8015958:	d010      	beq.n	801597c <dhcp_create_msg+0xfc>
 801595a:	79fb      	ldrb	r3, [r7, #7]
 801595c:	2b04      	cmp	r3, #4
 801595e:	d00d      	beq.n	801597c <dhcp_create_msg+0xfc>
 8015960:	79fb      	ldrb	r3, [r7, #7]
 8015962:	2b07      	cmp	r3, #7
 8015964:	d00a      	beq.n	801597c <dhcp_create_msg+0xfc>
 8015966:	79fb      	ldrb	r3, [r7, #7]
 8015968:	2b03      	cmp	r3, #3
 801596a:	d10c      	bne.n	8015986 <dhcp_create_msg+0x106>
      ((message_type == DHCP_REQUEST) && /* DHCP_STATE_BOUND not used for sending! */
       ((dhcp->state == DHCP_STATE_RENEWING) || dhcp->state == DHCP_STATE_REBINDING))) {
 801596c:	68bb      	ldr	r3, [r7, #8]
 801596e:	795b      	ldrb	r3, [r3, #5]
      ((message_type == DHCP_REQUEST) && /* DHCP_STATE_BOUND not used for sending! */
 8015970:	2b05      	cmp	r3, #5
 8015972:	d003      	beq.n	801597c <dhcp_create_msg+0xfc>
       ((dhcp->state == DHCP_STATE_RENEWING) || dhcp->state == DHCP_STATE_REBINDING))) {
 8015974:	68bb      	ldr	r3, [r7, #8]
 8015976:	795b      	ldrb	r3, [r3, #5]
 8015978:	2b04      	cmp	r3, #4
 801597a:	d104      	bne.n	8015986 <dhcp_create_msg+0x106>
    ip4_addr_copy(msg_out->ciaddr, *netif_ip4_addr(netif));
 801597c:	68fb      	ldr	r3, [r7, #12]
 801597e:	3304      	adds	r3, #4
 8015980:	681a      	ldr	r2, [r3, #0]
 8015982:	697b      	ldr	r3, [r7, #20]
 8015984:	60da      	str	r2, [r3, #12]
  }
  for (i = 0; i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 8015986:	2300      	movs	r3, #0
 8015988:	83fb      	strh	r3, [r7, #30]
 801598a:	e00c      	b.n	80159a6 <dhcp_create_msg+0x126>
    /* copy netif hardware address (padded with zeroes through memset already) */
    msg_out->chaddr[i] = netif->hwaddr[i];
 801598c:	8bfa      	ldrh	r2, [r7, #30]
 801598e:	8bfb      	ldrh	r3, [r7, #30]
 8015990:	68f9      	ldr	r1, [r7, #12]
 8015992:	440a      	add	r2, r1
 8015994:	f892 102a 	ldrb.w	r1, [r2, #42]	; 0x2a
 8015998:	697a      	ldr	r2, [r7, #20]
 801599a:	4413      	add	r3, r2
 801599c:	460a      	mov	r2, r1
 801599e:	771a      	strb	r2, [r3, #28]
  for (i = 0; i < LWIP_MIN(DHCP_CHADDR_LEN, NETIF_MAX_HWADDR_LEN); i++) {
 80159a0:	8bfb      	ldrh	r3, [r7, #30]
 80159a2:	3301      	adds	r3, #1
 80159a4:	83fb      	strh	r3, [r7, #30]
 80159a6:	8bfb      	ldrh	r3, [r7, #30]
 80159a8:	2b05      	cmp	r3, #5
 80159aa:	d9ef      	bls.n	801598c <dhcp_create_msg+0x10c>
  }
  msg_out->cookie = PP_HTONL(DHCP_MAGIC_COOKIE);
 80159ac:	697b      	ldr	r3, [r7, #20]
 80159ae:	2200      	movs	r2, #0
 80159b0:	f042 0263 	orr.w	r2, r2, #99	; 0x63
 80159b4:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
 80159b8:	2200      	movs	r2, #0
 80159ba:	f062 027d 	orn	r2, r2, #125	; 0x7d
 80159be:	f883 20ed 	strb.w	r2, [r3, #237]	; 0xed
 80159c2:	2200      	movs	r2, #0
 80159c4:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 80159c8:	f883 20ee 	strb.w	r2, [r3, #238]	; 0xee
 80159cc:	2200      	movs	r2, #0
 80159ce:	f042 0263 	orr.w	r2, r2, #99	; 0x63
 80159d2:	f883 20ef 	strb.w	r2, [r3, #239]	; 0xef
  /* Add option MESSAGE_TYPE */
  options_out_len_loc = dhcp_option(0, msg_out->options, DHCP_OPTION_MESSAGE_TYPE, DHCP_OPTION_MESSAGE_TYPE_LEN);
 80159d6:	697b      	ldr	r3, [r7, #20]
 80159d8:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80159dc:	2301      	movs	r3, #1
 80159de:	2235      	movs	r2, #53	; 0x35
 80159e0:	2000      	movs	r0, #0
 80159e2:	f7ff fadb 	bl	8014f9c <dhcp_option>
 80159e6:	4603      	mov	r3, r0
 80159e8:	827b      	strh	r3, [r7, #18]
  options_out_len_loc = dhcp_option_byte(options_out_len_loc, msg_out->options, message_type);
 80159ea:	697b      	ldr	r3, [r7, #20]
 80159ec:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 80159f0:	79fa      	ldrb	r2, [r7, #7]
 80159f2:	8a7b      	ldrh	r3, [r7, #18]
 80159f4:	4618      	mov	r0, r3
 80159f6:	f7ff fb05 	bl	8015004 <dhcp_option_byte>
 80159fa:	4603      	mov	r3, r0
 80159fc:	827b      	strh	r3, [r7, #18]
  if (options_out_len) {
 80159fe:	683b      	ldr	r3, [r7, #0]
 8015a00:	2b00      	cmp	r3, #0
 8015a02:	d002      	beq.n	8015a0a <dhcp_create_msg+0x18a>
    *options_out_len = options_out_len_loc;
 8015a04:	683b      	ldr	r3, [r7, #0]
 8015a06:	8a7a      	ldrh	r2, [r7, #18]
 8015a08:	801a      	strh	r2, [r3, #0]
  }
  return p_out;
 8015a0a:	69bb      	ldr	r3, [r7, #24]
}
 8015a0c:	4618      	mov	r0, r3
 8015a0e:	3720      	adds	r7, #32
 8015a10:	46bd      	mov	sp, r7
 8015a12:	bd80      	pop	{r7, pc}
 8015a14:	0801bd04 	.word	0x0801bd04
 8015a18:	0801c024 	.word	0x0801c024
 8015a1c:	0801bd64 	.word	0x0801bd64
 8015a20:	0801c044 	.word	0x0801c044
 8015a24:	0801c064 	.word	0x0801c064
 8015a28:	20004b5c 	.word	0x20004b5c

08015a2c <dhcp_option_trailer>:
 * Adds the END option to the DHCP message, and if
 * necessary, up to three padding bytes.
 */
static void
dhcp_option_trailer(u16_t options_out_len, u8_t *options, struct pbuf *p_out)
{
 8015a2c:	b580      	push	{r7, lr}
 8015a2e:	b084      	sub	sp, #16
 8015a30:	af00      	add	r7, sp, #0
 8015a32:	4603      	mov	r3, r0
 8015a34:	60b9      	str	r1, [r7, #8]
 8015a36:	607a      	str	r2, [r7, #4]
 8015a38:	81fb      	strh	r3, [r7, #14]
  options[options_out_len++] = DHCP_OPTION_END;
 8015a3a:	89fb      	ldrh	r3, [r7, #14]
 8015a3c:	1c5a      	adds	r2, r3, #1
 8015a3e:	81fa      	strh	r2, [r7, #14]
 8015a40:	461a      	mov	r2, r3
 8015a42:	68bb      	ldr	r3, [r7, #8]
 8015a44:	4413      	add	r3, r2
 8015a46:	22ff      	movs	r2, #255	; 0xff
 8015a48:	701a      	strb	r2, [r3, #0]
  /* packet is too small, or not 4 byte aligned? */
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 8015a4a:	e007      	b.n	8015a5c <dhcp_option_trailer+0x30>
         (options_out_len < DHCP_OPTIONS_LEN)) {
    /* add a fill/padding byte */
    options[options_out_len++] = 0;
 8015a4c:	89fb      	ldrh	r3, [r7, #14]
 8015a4e:	1c5a      	adds	r2, r3, #1
 8015a50:	81fa      	strh	r2, [r7, #14]
 8015a52:	461a      	mov	r2, r3
 8015a54:	68bb      	ldr	r3, [r7, #8]
 8015a56:	4413      	add	r3, r2
 8015a58:	2200      	movs	r2, #0
 8015a5a:	701a      	strb	r2, [r3, #0]
  while (((options_out_len < DHCP_MIN_OPTIONS_LEN) || (options_out_len & 3)) &&
 8015a5c:	89fb      	ldrh	r3, [r7, #14]
 8015a5e:	2b43      	cmp	r3, #67	; 0x43
 8015a60:	d904      	bls.n	8015a6c <dhcp_option_trailer+0x40>
 8015a62:	89fb      	ldrh	r3, [r7, #14]
 8015a64:	f003 0303 	and.w	r3, r3, #3
 8015a68:	2b00      	cmp	r3, #0
 8015a6a:	d002      	beq.n	8015a72 <dhcp_option_trailer+0x46>
 8015a6c:	89fb      	ldrh	r3, [r7, #14]
 8015a6e:	2b43      	cmp	r3, #67	; 0x43
 8015a70:	d9ec      	bls.n	8015a4c <dhcp_option_trailer+0x20>
  }
  /* shrink the pbuf to the actual content length */
  pbuf_realloc(p_out, (u16_t)(sizeof(struct dhcp_msg) - DHCP_OPTIONS_LEN + options_out_len));
 8015a72:	89fb      	ldrh	r3, [r7, #14]
 8015a74:	33f0      	adds	r3, #240	; 0xf0
 8015a76:	b29b      	uxth	r3, r3
 8015a78:	4619      	mov	r1, r3
 8015a7a:	6878      	ldr	r0, [r7, #4]
 8015a7c:	f7f7 fdda 	bl	800d634 <pbuf_realloc>
}
 8015a80:	bf00      	nop
 8015a82:	3710      	adds	r7, #16
 8015a84:	46bd      	mov	sp, r7
 8015a86:	bd80      	pop	{r7, pc}

08015a88 <dhcp_supplied_address>:
 * @return 1 if DHCP supplied netif->ip_addr (states BOUND or RENEWING),
 *         0 otherwise
 */
u8_t
dhcp_supplied_address(const struct netif *netif)
{
 8015a88:	b480      	push	{r7}
 8015a8a:	b085      	sub	sp, #20
 8015a8c:	af00      	add	r7, sp, #0
 8015a8e:	6078      	str	r0, [r7, #4]
  if ((netif != NULL) && (netif_dhcp_data(netif) != NULL)) {
 8015a90:	687b      	ldr	r3, [r7, #4]
 8015a92:	2b00      	cmp	r3, #0
 8015a94:	d017      	beq.n	8015ac6 <dhcp_supplied_address+0x3e>
 8015a96:	687b      	ldr	r3, [r7, #4]
 8015a98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015a9a:	2b00      	cmp	r3, #0
 8015a9c:	d013      	beq.n	8015ac6 <dhcp_supplied_address+0x3e>
    struct dhcp *dhcp = netif_dhcp_data(netif);
 8015a9e:	687b      	ldr	r3, [r7, #4]
 8015aa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015aa2:	60fb      	str	r3, [r7, #12]
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 8015aa4:	68fb      	ldr	r3, [r7, #12]
 8015aa6:	795b      	ldrb	r3, [r3, #5]
 8015aa8:	2b0a      	cmp	r3, #10
 8015aaa:	d007      	beq.n	8015abc <dhcp_supplied_address+0x34>
 8015aac:	68fb      	ldr	r3, [r7, #12]
 8015aae:	795b      	ldrb	r3, [r3, #5]
 8015ab0:	2b05      	cmp	r3, #5
 8015ab2:	d003      	beq.n	8015abc <dhcp_supplied_address+0x34>
           (dhcp->state == DHCP_STATE_REBINDING);
 8015ab4:	68fb      	ldr	r3, [r7, #12]
 8015ab6:	795b      	ldrb	r3, [r3, #5]
    return (dhcp->state == DHCP_STATE_BOUND) || (dhcp->state == DHCP_STATE_RENEWING) ||
 8015ab8:	2b04      	cmp	r3, #4
 8015aba:	d101      	bne.n	8015ac0 <dhcp_supplied_address+0x38>
 8015abc:	2301      	movs	r3, #1
 8015abe:	e000      	b.n	8015ac2 <dhcp_supplied_address+0x3a>
 8015ac0:	2300      	movs	r3, #0
 8015ac2:	b2db      	uxtb	r3, r3
 8015ac4:	e000      	b.n	8015ac8 <dhcp_supplied_address+0x40>
  }
  return 0;
 8015ac6:	2300      	movs	r3, #0
}
 8015ac8:	4618      	mov	r0, r3
 8015aca:	3714      	adds	r7, #20
 8015acc:	46bd      	mov	sp, r7
 8015ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ad2:	4770      	bx	lr

08015ad4 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8015ad4:	b580      	push	{r7, lr}
 8015ad6:	b082      	sub	sp, #8
 8015ad8:	af00      	add	r7, sp, #0
 8015ada:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 8015adc:	4915      	ldr	r1, [pc, #84]	; (8015b34 <etharp_free_entry+0x60>)
 8015ade:	687a      	ldr	r2, [r7, #4]
 8015ae0:	4613      	mov	r3, r2
 8015ae2:	005b      	lsls	r3, r3, #1
 8015ae4:	4413      	add	r3, r2
 8015ae6:	00db      	lsls	r3, r3, #3
 8015ae8:	440b      	add	r3, r1
 8015aea:	681b      	ldr	r3, [r3, #0]
 8015aec:	2b00      	cmp	r3, #0
 8015aee:	d013      	beq.n	8015b18 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 8015af0:	4910      	ldr	r1, [pc, #64]	; (8015b34 <etharp_free_entry+0x60>)
 8015af2:	687a      	ldr	r2, [r7, #4]
 8015af4:	4613      	mov	r3, r2
 8015af6:	005b      	lsls	r3, r3, #1
 8015af8:	4413      	add	r3, r2
 8015afa:	00db      	lsls	r3, r3, #3
 8015afc:	440b      	add	r3, r1
 8015afe:	681b      	ldr	r3, [r3, #0]
 8015b00:	4618      	mov	r0, r3
 8015b02:	f7f7 ff1d 	bl	800d940 <pbuf_free>
    arp_table[i].q = NULL;
 8015b06:	490b      	ldr	r1, [pc, #44]	; (8015b34 <etharp_free_entry+0x60>)
 8015b08:	687a      	ldr	r2, [r7, #4]
 8015b0a:	4613      	mov	r3, r2
 8015b0c:	005b      	lsls	r3, r3, #1
 8015b0e:	4413      	add	r3, r2
 8015b10:	00db      	lsls	r3, r3, #3
 8015b12:	440b      	add	r3, r1
 8015b14:	2200      	movs	r2, #0
 8015b16:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8015b18:	4906      	ldr	r1, [pc, #24]	; (8015b34 <etharp_free_entry+0x60>)
 8015b1a:	687a      	ldr	r2, [r7, #4]
 8015b1c:	4613      	mov	r3, r2
 8015b1e:	005b      	lsls	r3, r3, #1
 8015b20:	4413      	add	r3, r2
 8015b22:	00db      	lsls	r3, r3, #3
 8015b24:	440b      	add	r3, r1
 8015b26:	3314      	adds	r3, #20
 8015b28:	2200      	movs	r2, #0
 8015b2a:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8015b2c:	bf00      	nop
 8015b2e:	3708      	adds	r7, #8
 8015b30:	46bd      	mov	sp, r7
 8015b32:	bd80      	pop	{r7, pc}
 8015b34:	20004b60 	.word	0x20004b60

08015b38 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 8015b38:	b580      	push	{r7, lr}
 8015b3a:	b082      	sub	sp, #8
 8015b3c:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8015b3e:	2300      	movs	r3, #0
 8015b40:	607b      	str	r3, [r7, #4]
 8015b42:	e096      	b.n	8015c72 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8015b44:	494f      	ldr	r1, [pc, #316]	; (8015c84 <etharp_tmr+0x14c>)
 8015b46:	687a      	ldr	r2, [r7, #4]
 8015b48:	4613      	mov	r3, r2
 8015b4a:	005b      	lsls	r3, r3, #1
 8015b4c:	4413      	add	r3, r2
 8015b4e:	00db      	lsls	r3, r3, #3
 8015b50:	440b      	add	r3, r1
 8015b52:	3314      	adds	r3, #20
 8015b54:	781b      	ldrb	r3, [r3, #0]
 8015b56:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 8015b58:	78fb      	ldrb	r3, [r7, #3]
 8015b5a:	2b00      	cmp	r3, #0
 8015b5c:	f000 8086 	beq.w	8015c6c <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 8015b60:	4948      	ldr	r1, [pc, #288]	; (8015c84 <etharp_tmr+0x14c>)
 8015b62:	687a      	ldr	r2, [r7, #4]
 8015b64:	4613      	mov	r3, r2
 8015b66:	005b      	lsls	r3, r3, #1
 8015b68:	4413      	add	r3, r2
 8015b6a:	00db      	lsls	r3, r3, #3
 8015b6c:	440b      	add	r3, r1
 8015b6e:	3312      	adds	r3, #18
 8015b70:	881b      	ldrh	r3, [r3, #0]
 8015b72:	3301      	adds	r3, #1
 8015b74:	b298      	uxth	r0, r3
 8015b76:	4943      	ldr	r1, [pc, #268]	; (8015c84 <etharp_tmr+0x14c>)
 8015b78:	687a      	ldr	r2, [r7, #4]
 8015b7a:	4613      	mov	r3, r2
 8015b7c:	005b      	lsls	r3, r3, #1
 8015b7e:	4413      	add	r3, r2
 8015b80:	00db      	lsls	r3, r3, #3
 8015b82:	440b      	add	r3, r1
 8015b84:	3312      	adds	r3, #18
 8015b86:	4602      	mov	r2, r0
 8015b88:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8015b8a:	493e      	ldr	r1, [pc, #248]	; (8015c84 <etharp_tmr+0x14c>)
 8015b8c:	687a      	ldr	r2, [r7, #4]
 8015b8e:	4613      	mov	r3, r2
 8015b90:	005b      	lsls	r3, r3, #1
 8015b92:	4413      	add	r3, r2
 8015b94:	00db      	lsls	r3, r3, #3
 8015b96:	440b      	add	r3, r1
 8015b98:	3312      	adds	r3, #18
 8015b9a:	881b      	ldrh	r3, [r3, #0]
 8015b9c:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8015ba0:	d215      	bcs.n	8015bce <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8015ba2:	4938      	ldr	r1, [pc, #224]	; (8015c84 <etharp_tmr+0x14c>)
 8015ba4:	687a      	ldr	r2, [r7, #4]
 8015ba6:	4613      	mov	r3, r2
 8015ba8:	005b      	lsls	r3, r3, #1
 8015baa:	4413      	add	r3, r2
 8015bac:	00db      	lsls	r3, r3, #3
 8015bae:	440b      	add	r3, r1
 8015bb0:	3314      	adds	r3, #20
 8015bb2:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8015bb4:	2b01      	cmp	r3, #1
 8015bb6:	d10e      	bne.n	8015bd6 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 8015bb8:	4932      	ldr	r1, [pc, #200]	; (8015c84 <etharp_tmr+0x14c>)
 8015bba:	687a      	ldr	r2, [r7, #4]
 8015bbc:	4613      	mov	r3, r2
 8015bbe:	005b      	lsls	r3, r3, #1
 8015bc0:	4413      	add	r3, r2
 8015bc2:	00db      	lsls	r3, r3, #3
 8015bc4:	440b      	add	r3, r1
 8015bc6:	3312      	adds	r3, #18
 8015bc8:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8015bca:	2b04      	cmp	r3, #4
 8015bcc:	d903      	bls.n	8015bd6 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 8015bce:	6878      	ldr	r0, [r7, #4]
 8015bd0:	f7ff ff80 	bl	8015ad4 <etharp_free_entry>
 8015bd4:	e04a      	b.n	8015c6c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 8015bd6:	492b      	ldr	r1, [pc, #172]	; (8015c84 <etharp_tmr+0x14c>)
 8015bd8:	687a      	ldr	r2, [r7, #4]
 8015bda:	4613      	mov	r3, r2
 8015bdc:	005b      	lsls	r3, r3, #1
 8015bde:	4413      	add	r3, r2
 8015be0:	00db      	lsls	r3, r3, #3
 8015be2:	440b      	add	r3, r1
 8015be4:	3314      	adds	r3, #20
 8015be6:	781b      	ldrb	r3, [r3, #0]
 8015be8:	2b03      	cmp	r3, #3
 8015bea:	d10a      	bne.n	8015c02 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8015bec:	4925      	ldr	r1, [pc, #148]	; (8015c84 <etharp_tmr+0x14c>)
 8015bee:	687a      	ldr	r2, [r7, #4]
 8015bf0:	4613      	mov	r3, r2
 8015bf2:	005b      	lsls	r3, r3, #1
 8015bf4:	4413      	add	r3, r2
 8015bf6:	00db      	lsls	r3, r3, #3
 8015bf8:	440b      	add	r3, r1
 8015bfa:	3314      	adds	r3, #20
 8015bfc:	2204      	movs	r2, #4
 8015bfe:	701a      	strb	r2, [r3, #0]
 8015c00:	e034      	b.n	8015c6c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8015c02:	4920      	ldr	r1, [pc, #128]	; (8015c84 <etharp_tmr+0x14c>)
 8015c04:	687a      	ldr	r2, [r7, #4]
 8015c06:	4613      	mov	r3, r2
 8015c08:	005b      	lsls	r3, r3, #1
 8015c0a:	4413      	add	r3, r2
 8015c0c:	00db      	lsls	r3, r3, #3
 8015c0e:	440b      	add	r3, r1
 8015c10:	3314      	adds	r3, #20
 8015c12:	781b      	ldrb	r3, [r3, #0]
 8015c14:	2b04      	cmp	r3, #4
 8015c16:	d10a      	bne.n	8015c2e <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8015c18:	491a      	ldr	r1, [pc, #104]	; (8015c84 <etharp_tmr+0x14c>)
 8015c1a:	687a      	ldr	r2, [r7, #4]
 8015c1c:	4613      	mov	r3, r2
 8015c1e:	005b      	lsls	r3, r3, #1
 8015c20:	4413      	add	r3, r2
 8015c22:	00db      	lsls	r3, r3, #3
 8015c24:	440b      	add	r3, r1
 8015c26:	3314      	adds	r3, #20
 8015c28:	2202      	movs	r2, #2
 8015c2a:	701a      	strb	r2, [r3, #0]
 8015c2c:	e01e      	b.n	8015c6c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8015c2e:	4915      	ldr	r1, [pc, #84]	; (8015c84 <etharp_tmr+0x14c>)
 8015c30:	687a      	ldr	r2, [r7, #4]
 8015c32:	4613      	mov	r3, r2
 8015c34:	005b      	lsls	r3, r3, #1
 8015c36:	4413      	add	r3, r2
 8015c38:	00db      	lsls	r3, r3, #3
 8015c3a:	440b      	add	r3, r1
 8015c3c:	3314      	adds	r3, #20
 8015c3e:	781b      	ldrb	r3, [r3, #0]
 8015c40:	2b01      	cmp	r3, #1
 8015c42:	d113      	bne.n	8015c6c <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8015c44:	490f      	ldr	r1, [pc, #60]	; (8015c84 <etharp_tmr+0x14c>)
 8015c46:	687a      	ldr	r2, [r7, #4]
 8015c48:	4613      	mov	r3, r2
 8015c4a:	005b      	lsls	r3, r3, #1
 8015c4c:	4413      	add	r3, r2
 8015c4e:	00db      	lsls	r3, r3, #3
 8015c50:	440b      	add	r3, r1
 8015c52:	3308      	adds	r3, #8
 8015c54:	6818      	ldr	r0, [r3, #0]
 8015c56:	687a      	ldr	r2, [r7, #4]
 8015c58:	4613      	mov	r3, r2
 8015c5a:	005b      	lsls	r3, r3, #1
 8015c5c:	4413      	add	r3, r2
 8015c5e:	00db      	lsls	r3, r3, #3
 8015c60:	4a08      	ldr	r2, [pc, #32]	; (8015c84 <etharp_tmr+0x14c>)
 8015c62:	4413      	add	r3, r2
 8015c64:	3304      	adds	r3, #4
 8015c66:	4619      	mov	r1, r3
 8015c68:	f000 fe72 	bl	8016950 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8015c6c:	687b      	ldr	r3, [r7, #4]
 8015c6e:	3301      	adds	r3, #1
 8015c70:	607b      	str	r3, [r7, #4]
 8015c72:	687b      	ldr	r3, [r7, #4]
 8015c74:	2b09      	cmp	r3, #9
 8015c76:	f77f af65 	ble.w	8015b44 <etharp_tmr+0xc>
      }
    }
  }
}
 8015c7a:	bf00      	nop
 8015c7c:	bf00      	nop
 8015c7e:	3708      	adds	r7, #8
 8015c80:	46bd      	mov	sp, r7
 8015c82:	bd80      	pop	{r7, pc}
 8015c84:	20004b60 	.word	0x20004b60

08015c88 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 8015c88:	b580      	push	{r7, lr}
 8015c8a:	b08a      	sub	sp, #40	; 0x28
 8015c8c:	af00      	add	r7, sp, #0
 8015c8e:	60f8      	str	r0, [r7, #12]
 8015c90:	460b      	mov	r3, r1
 8015c92:	607a      	str	r2, [r7, #4]
 8015c94:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 8015c96:	230a      	movs	r3, #10
 8015c98:	84fb      	strh	r3, [r7, #38]	; 0x26
 8015c9a:	230a      	movs	r3, #10
 8015c9c:	84bb      	strh	r3, [r7, #36]	; 0x24
  s16_t empty = ARP_TABLE_SIZE;
 8015c9e:	230a      	movs	r3, #10
 8015ca0:	847b      	strh	r3, [r7, #34]	; 0x22
  s16_t i = 0;
 8015ca2:	2300      	movs	r3, #0
 8015ca4:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 8015ca6:	230a      	movs	r3, #10
 8015ca8:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 8015caa:	2300      	movs	r3, #0
 8015cac:	83bb      	strh	r3, [r7, #28]
 8015cae:	2300      	movs	r3, #0
 8015cb0:	837b      	strh	r3, [r7, #26]
 8015cb2:	2300      	movs	r3, #0
 8015cb4:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8015cb6:	2300      	movs	r3, #0
 8015cb8:	843b      	strh	r3, [r7, #32]
 8015cba:	e0ae      	b.n	8015e1a <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 8015cbc:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8015cc0:	49a6      	ldr	r1, [pc, #664]	; (8015f5c <etharp_find_entry+0x2d4>)
 8015cc2:	4613      	mov	r3, r2
 8015cc4:	005b      	lsls	r3, r3, #1
 8015cc6:	4413      	add	r3, r2
 8015cc8:	00db      	lsls	r3, r3, #3
 8015cca:	440b      	add	r3, r1
 8015ccc:	3314      	adds	r3, #20
 8015cce:	781b      	ldrb	r3, [r3, #0]
 8015cd0:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8015cd2:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8015cd6:	2b0a      	cmp	r3, #10
 8015cd8:	d105      	bne.n	8015ce6 <etharp_find_entry+0x5e>
 8015cda:	7dfb      	ldrb	r3, [r7, #23]
 8015cdc:	2b00      	cmp	r3, #0
 8015cde:	d102      	bne.n	8015ce6 <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 8015ce0:	8c3b      	ldrh	r3, [r7, #32]
 8015ce2:	847b      	strh	r3, [r7, #34]	; 0x22
 8015ce4:	e095      	b.n	8015e12 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 8015ce6:	7dfb      	ldrb	r3, [r7, #23]
 8015ce8:	2b00      	cmp	r3, #0
 8015cea:	f000 8092 	beq.w	8015e12 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 8015cee:	7dfb      	ldrb	r3, [r7, #23]
 8015cf0:	2b01      	cmp	r3, #1
 8015cf2:	d009      	beq.n	8015d08 <etharp_find_entry+0x80>
 8015cf4:	7dfb      	ldrb	r3, [r7, #23]
 8015cf6:	2b01      	cmp	r3, #1
 8015cf8:	d806      	bhi.n	8015d08 <etharp_find_entry+0x80>
 8015cfa:	4b99      	ldr	r3, [pc, #612]	; (8015f60 <etharp_find_entry+0x2d8>)
 8015cfc:	f240 1223 	movw	r2, #291	; 0x123
 8015d00:	4998      	ldr	r1, [pc, #608]	; (8015f64 <etharp_find_entry+0x2dc>)
 8015d02:	4899      	ldr	r0, [pc, #612]	; (8015f68 <etharp_find_entry+0x2e0>)
 8015d04:	f002 fc56 	bl	80185b4 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 8015d08:	68fb      	ldr	r3, [r7, #12]
 8015d0a:	2b00      	cmp	r3, #0
 8015d0c:	d020      	beq.n	8015d50 <etharp_find_entry+0xc8>
 8015d0e:	68fb      	ldr	r3, [r7, #12]
 8015d10:	6819      	ldr	r1, [r3, #0]
 8015d12:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8015d16:	4891      	ldr	r0, [pc, #580]	; (8015f5c <etharp_find_entry+0x2d4>)
 8015d18:	4613      	mov	r3, r2
 8015d1a:	005b      	lsls	r3, r3, #1
 8015d1c:	4413      	add	r3, r2
 8015d1e:	00db      	lsls	r3, r3, #3
 8015d20:	4403      	add	r3, r0
 8015d22:	3304      	adds	r3, #4
 8015d24:	681b      	ldr	r3, [r3, #0]
 8015d26:	4299      	cmp	r1, r3
 8015d28:	d112      	bne.n	8015d50 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 8015d2a:	687b      	ldr	r3, [r7, #4]
 8015d2c:	2b00      	cmp	r3, #0
 8015d2e:	d00c      	beq.n	8015d4a <etharp_find_entry+0xc2>
 8015d30:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8015d34:	4989      	ldr	r1, [pc, #548]	; (8015f5c <etharp_find_entry+0x2d4>)
 8015d36:	4613      	mov	r3, r2
 8015d38:	005b      	lsls	r3, r3, #1
 8015d3a:	4413      	add	r3, r2
 8015d3c:	00db      	lsls	r3, r3, #3
 8015d3e:	440b      	add	r3, r1
 8015d40:	3308      	adds	r3, #8
 8015d42:	681b      	ldr	r3, [r3, #0]
 8015d44:	687a      	ldr	r2, [r7, #4]
 8015d46:	429a      	cmp	r2, r3
 8015d48:	d102      	bne.n	8015d50 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 8015d4a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8015d4e:	e100      	b.n	8015f52 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8015d50:	7dfb      	ldrb	r3, [r7, #23]
 8015d52:	2b01      	cmp	r3, #1
 8015d54:	d140      	bne.n	8015dd8 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 8015d56:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8015d5a:	4980      	ldr	r1, [pc, #512]	; (8015f5c <etharp_find_entry+0x2d4>)
 8015d5c:	4613      	mov	r3, r2
 8015d5e:	005b      	lsls	r3, r3, #1
 8015d60:	4413      	add	r3, r2
 8015d62:	00db      	lsls	r3, r3, #3
 8015d64:	440b      	add	r3, r1
 8015d66:	681b      	ldr	r3, [r3, #0]
 8015d68:	2b00      	cmp	r3, #0
 8015d6a:	d01a      	beq.n	8015da2 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 8015d6c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8015d70:	497a      	ldr	r1, [pc, #488]	; (8015f5c <etharp_find_entry+0x2d4>)
 8015d72:	4613      	mov	r3, r2
 8015d74:	005b      	lsls	r3, r3, #1
 8015d76:	4413      	add	r3, r2
 8015d78:	00db      	lsls	r3, r3, #3
 8015d7a:	440b      	add	r3, r1
 8015d7c:	3312      	adds	r3, #18
 8015d7e:	881b      	ldrh	r3, [r3, #0]
 8015d80:	8bba      	ldrh	r2, [r7, #28]
 8015d82:	429a      	cmp	r2, r3
 8015d84:	d845      	bhi.n	8015e12 <etharp_find_entry+0x18a>
            old_queue = i;
 8015d86:	8c3b      	ldrh	r3, [r7, #32]
 8015d88:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 8015d8a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8015d8e:	4973      	ldr	r1, [pc, #460]	; (8015f5c <etharp_find_entry+0x2d4>)
 8015d90:	4613      	mov	r3, r2
 8015d92:	005b      	lsls	r3, r3, #1
 8015d94:	4413      	add	r3, r2
 8015d96:	00db      	lsls	r3, r3, #3
 8015d98:	440b      	add	r3, r1
 8015d9a:	3312      	adds	r3, #18
 8015d9c:	881b      	ldrh	r3, [r3, #0]
 8015d9e:	83bb      	strh	r3, [r7, #28]
 8015da0:	e037      	b.n	8015e12 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 8015da2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8015da6:	496d      	ldr	r1, [pc, #436]	; (8015f5c <etharp_find_entry+0x2d4>)
 8015da8:	4613      	mov	r3, r2
 8015daa:	005b      	lsls	r3, r3, #1
 8015dac:	4413      	add	r3, r2
 8015dae:	00db      	lsls	r3, r3, #3
 8015db0:	440b      	add	r3, r1
 8015db2:	3312      	adds	r3, #18
 8015db4:	881b      	ldrh	r3, [r3, #0]
 8015db6:	8b7a      	ldrh	r2, [r7, #26]
 8015db8:	429a      	cmp	r2, r3
 8015dba:	d82a      	bhi.n	8015e12 <etharp_find_entry+0x18a>
            old_pending = i;
 8015dbc:	8c3b      	ldrh	r3, [r7, #32]
 8015dbe:	84fb      	strh	r3, [r7, #38]	; 0x26
            age_pending = arp_table[i].ctime;
 8015dc0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8015dc4:	4965      	ldr	r1, [pc, #404]	; (8015f5c <etharp_find_entry+0x2d4>)
 8015dc6:	4613      	mov	r3, r2
 8015dc8:	005b      	lsls	r3, r3, #1
 8015dca:	4413      	add	r3, r2
 8015dcc:	00db      	lsls	r3, r3, #3
 8015dce:	440b      	add	r3, r1
 8015dd0:	3312      	adds	r3, #18
 8015dd2:	881b      	ldrh	r3, [r3, #0]
 8015dd4:	837b      	strh	r3, [r7, #26]
 8015dd6:	e01c      	b.n	8015e12 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 8015dd8:	7dfb      	ldrb	r3, [r7, #23]
 8015dda:	2b01      	cmp	r3, #1
 8015ddc:	d919      	bls.n	8015e12 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 8015dde:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8015de2:	495e      	ldr	r1, [pc, #376]	; (8015f5c <etharp_find_entry+0x2d4>)
 8015de4:	4613      	mov	r3, r2
 8015de6:	005b      	lsls	r3, r3, #1
 8015de8:	4413      	add	r3, r2
 8015dea:	00db      	lsls	r3, r3, #3
 8015dec:	440b      	add	r3, r1
 8015dee:	3312      	adds	r3, #18
 8015df0:	881b      	ldrh	r3, [r3, #0]
 8015df2:	8b3a      	ldrh	r2, [r7, #24]
 8015df4:	429a      	cmp	r2, r3
 8015df6:	d80c      	bhi.n	8015e12 <etharp_find_entry+0x18a>
            old_stable = i;
 8015df8:	8c3b      	ldrh	r3, [r7, #32]
 8015dfa:	84bb      	strh	r3, [r7, #36]	; 0x24
            age_stable = arp_table[i].ctime;
 8015dfc:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8015e00:	4956      	ldr	r1, [pc, #344]	; (8015f5c <etharp_find_entry+0x2d4>)
 8015e02:	4613      	mov	r3, r2
 8015e04:	005b      	lsls	r3, r3, #1
 8015e06:	4413      	add	r3, r2
 8015e08:	00db      	lsls	r3, r3, #3
 8015e0a:	440b      	add	r3, r1
 8015e0c:	3312      	adds	r3, #18
 8015e0e:	881b      	ldrh	r3, [r3, #0]
 8015e10:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8015e12:	8c3b      	ldrh	r3, [r7, #32]
 8015e14:	3301      	adds	r3, #1
 8015e16:	b29b      	uxth	r3, r3
 8015e18:	843b      	strh	r3, [r7, #32]
 8015e1a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8015e1e:	2b09      	cmp	r3, #9
 8015e20:	f77f af4c 	ble.w	8015cbc <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8015e24:	7afb      	ldrb	r3, [r7, #11]
 8015e26:	f003 0302 	and.w	r3, r3, #2
 8015e2a:	2b00      	cmp	r3, #0
 8015e2c:	d108      	bne.n	8015e40 <etharp_find_entry+0x1b8>
 8015e2e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8015e32:	2b0a      	cmp	r3, #10
 8015e34:	d107      	bne.n	8015e46 <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 8015e36:	7afb      	ldrb	r3, [r7, #11]
 8015e38:	f003 0301 	and.w	r3, r3, #1
 8015e3c:	2b00      	cmp	r3, #0
 8015e3e:	d102      	bne.n	8015e46 <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 8015e40:	f04f 33ff 	mov.w	r3, #4294967295
 8015e44:	e085      	b.n	8015f52 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 8015e46:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8015e4a:	2b09      	cmp	r3, #9
 8015e4c:	dc02      	bgt.n	8015e54 <etharp_find_entry+0x1cc>
    i = empty;
 8015e4e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8015e50:	843b      	strh	r3, [r7, #32]
 8015e52:	e039      	b.n	8015ec8 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 8015e54:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8015e58:	2b09      	cmp	r3, #9
 8015e5a:	dc14      	bgt.n	8015e86 <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 8015e5c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8015e5e:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8015e60:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8015e64:	493d      	ldr	r1, [pc, #244]	; (8015f5c <etharp_find_entry+0x2d4>)
 8015e66:	4613      	mov	r3, r2
 8015e68:	005b      	lsls	r3, r3, #1
 8015e6a:	4413      	add	r3, r2
 8015e6c:	00db      	lsls	r3, r3, #3
 8015e6e:	440b      	add	r3, r1
 8015e70:	681b      	ldr	r3, [r3, #0]
 8015e72:	2b00      	cmp	r3, #0
 8015e74:	d018      	beq.n	8015ea8 <etharp_find_entry+0x220>
 8015e76:	4b3a      	ldr	r3, [pc, #232]	; (8015f60 <etharp_find_entry+0x2d8>)
 8015e78:	f240 126d 	movw	r2, #365	; 0x16d
 8015e7c:	493b      	ldr	r1, [pc, #236]	; (8015f6c <etharp_find_entry+0x2e4>)
 8015e7e:	483a      	ldr	r0, [pc, #232]	; (8015f68 <etharp_find_entry+0x2e0>)
 8015e80:	f002 fb98 	bl	80185b4 <iprintf>
 8015e84:	e010      	b.n	8015ea8 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 8015e86:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8015e8a:	2b09      	cmp	r3, #9
 8015e8c:	dc02      	bgt.n	8015e94 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 8015e8e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8015e90:	843b      	strh	r3, [r7, #32]
 8015e92:	e009      	b.n	8015ea8 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 8015e94:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8015e98:	2b09      	cmp	r3, #9
 8015e9a:	dc02      	bgt.n	8015ea2 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 8015e9c:	8bfb      	ldrh	r3, [r7, #30]
 8015e9e:	843b      	strh	r3, [r7, #32]
 8015ea0:	e002      	b.n	8015ea8 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 8015ea2:	f04f 33ff 	mov.w	r3, #4294967295
 8015ea6:	e054      	b.n	8015f52 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8015ea8:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8015eac:	2b09      	cmp	r3, #9
 8015eae:	dd06      	ble.n	8015ebe <etharp_find_entry+0x236>
 8015eb0:	4b2b      	ldr	r3, [pc, #172]	; (8015f60 <etharp_find_entry+0x2d8>)
 8015eb2:	f240 127f 	movw	r2, #383	; 0x17f
 8015eb6:	492e      	ldr	r1, [pc, #184]	; (8015f70 <etharp_find_entry+0x2e8>)
 8015eb8:	482b      	ldr	r0, [pc, #172]	; (8015f68 <etharp_find_entry+0x2e0>)
 8015eba:	f002 fb7b 	bl	80185b4 <iprintf>
    etharp_free_entry(i);
 8015ebe:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8015ec2:	4618      	mov	r0, r3
 8015ec4:	f7ff fe06 	bl	8015ad4 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8015ec8:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8015ecc:	2b09      	cmp	r3, #9
 8015ece:	dd06      	ble.n	8015ede <etharp_find_entry+0x256>
 8015ed0:	4b23      	ldr	r3, [pc, #140]	; (8015f60 <etharp_find_entry+0x2d8>)
 8015ed2:	f240 1283 	movw	r2, #387	; 0x183
 8015ed6:	4926      	ldr	r1, [pc, #152]	; (8015f70 <etharp_find_entry+0x2e8>)
 8015ed8:	4823      	ldr	r0, [pc, #140]	; (8015f68 <etharp_find_entry+0x2e0>)
 8015eda:	f002 fb6b 	bl	80185b4 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8015ede:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8015ee2:	491e      	ldr	r1, [pc, #120]	; (8015f5c <etharp_find_entry+0x2d4>)
 8015ee4:	4613      	mov	r3, r2
 8015ee6:	005b      	lsls	r3, r3, #1
 8015ee8:	4413      	add	r3, r2
 8015eea:	00db      	lsls	r3, r3, #3
 8015eec:	440b      	add	r3, r1
 8015eee:	3314      	adds	r3, #20
 8015ef0:	781b      	ldrb	r3, [r3, #0]
 8015ef2:	2b00      	cmp	r3, #0
 8015ef4:	d006      	beq.n	8015f04 <etharp_find_entry+0x27c>
 8015ef6:	4b1a      	ldr	r3, [pc, #104]	; (8015f60 <etharp_find_entry+0x2d8>)
 8015ef8:	f44f 72c2 	mov.w	r2, #388	; 0x184
 8015efc:	491d      	ldr	r1, [pc, #116]	; (8015f74 <etharp_find_entry+0x2ec>)
 8015efe:	481a      	ldr	r0, [pc, #104]	; (8015f68 <etharp_find_entry+0x2e0>)
 8015f00:	f002 fb58 	bl	80185b4 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 8015f04:	68fb      	ldr	r3, [r7, #12]
 8015f06:	2b00      	cmp	r3, #0
 8015f08:	d00b      	beq.n	8015f22 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 8015f0a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8015f0e:	68fb      	ldr	r3, [r7, #12]
 8015f10:	6819      	ldr	r1, [r3, #0]
 8015f12:	4812      	ldr	r0, [pc, #72]	; (8015f5c <etharp_find_entry+0x2d4>)
 8015f14:	4613      	mov	r3, r2
 8015f16:	005b      	lsls	r3, r3, #1
 8015f18:	4413      	add	r3, r2
 8015f1a:	00db      	lsls	r3, r3, #3
 8015f1c:	4403      	add	r3, r0
 8015f1e:	3304      	adds	r3, #4
 8015f20:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 8015f22:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8015f26:	490d      	ldr	r1, [pc, #52]	; (8015f5c <etharp_find_entry+0x2d4>)
 8015f28:	4613      	mov	r3, r2
 8015f2a:	005b      	lsls	r3, r3, #1
 8015f2c:	4413      	add	r3, r2
 8015f2e:	00db      	lsls	r3, r3, #3
 8015f30:	440b      	add	r3, r1
 8015f32:	3312      	adds	r3, #18
 8015f34:	2200      	movs	r2, #0
 8015f36:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 8015f38:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8015f3c:	4907      	ldr	r1, [pc, #28]	; (8015f5c <etharp_find_entry+0x2d4>)
 8015f3e:	4613      	mov	r3, r2
 8015f40:	005b      	lsls	r3, r3, #1
 8015f42:	4413      	add	r3, r2
 8015f44:	00db      	lsls	r3, r3, #3
 8015f46:	440b      	add	r3, r1
 8015f48:	3308      	adds	r3, #8
 8015f4a:	687a      	ldr	r2, [r7, #4]
 8015f4c:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 8015f4e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 8015f52:	4618      	mov	r0, r3
 8015f54:	3728      	adds	r7, #40	; 0x28
 8015f56:	46bd      	mov	sp, r7
 8015f58:	bd80      	pop	{r7, pc}
 8015f5a:	bf00      	nop
 8015f5c:	20004b60 	.word	0x20004b60
 8015f60:	0801c0a4 	.word	0x0801c0a4
 8015f64:	0801c0dc 	.word	0x0801c0dc
 8015f68:	0801c11c 	.word	0x0801c11c
 8015f6c:	0801c144 	.word	0x0801c144
 8015f70:	0801c15c 	.word	0x0801c15c
 8015f74:	0801c170 	.word	0x0801c170

08015f78 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 8015f78:	b580      	push	{r7, lr}
 8015f7a:	b088      	sub	sp, #32
 8015f7c:	af02      	add	r7, sp, #8
 8015f7e:	60f8      	str	r0, [r7, #12]
 8015f80:	60b9      	str	r1, [r7, #8]
 8015f82:	607a      	str	r2, [r7, #4]
 8015f84:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8015f86:	68fb      	ldr	r3, [r7, #12]
 8015f88:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8015f8c:	2b06      	cmp	r3, #6
 8015f8e:	d006      	beq.n	8015f9e <etharp_update_arp_entry+0x26>
 8015f90:	4b48      	ldr	r3, [pc, #288]	; (80160b4 <etharp_update_arp_entry+0x13c>)
 8015f92:	f240 12a9 	movw	r2, #425	; 0x1a9
 8015f96:	4948      	ldr	r1, [pc, #288]	; (80160b8 <etharp_update_arp_entry+0x140>)
 8015f98:	4848      	ldr	r0, [pc, #288]	; (80160bc <etharp_update_arp_entry+0x144>)
 8015f9a:	f002 fb0b 	bl	80185b4 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 8015f9e:	68bb      	ldr	r3, [r7, #8]
 8015fa0:	2b00      	cmp	r3, #0
 8015fa2:	d012      	beq.n	8015fca <etharp_update_arp_entry+0x52>
 8015fa4:	68bb      	ldr	r3, [r7, #8]
 8015fa6:	681b      	ldr	r3, [r3, #0]
 8015fa8:	2b00      	cmp	r3, #0
 8015faa:	d00e      	beq.n	8015fca <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8015fac:	68bb      	ldr	r3, [r7, #8]
 8015fae:	681b      	ldr	r3, [r3, #0]
 8015fb0:	68f9      	ldr	r1, [r7, #12]
 8015fb2:	4618      	mov	r0, r3
 8015fb4:	f001 f920 	bl	80171f8 <ip4_addr_isbroadcast_u32>
 8015fb8:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 8015fba:	2b00      	cmp	r3, #0
 8015fbc:	d105      	bne.n	8015fca <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 8015fbe:	68bb      	ldr	r3, [r7, #8]
 8015fc0:	681b      	ldr	r3, [r3, #0]
 8015fc2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8015fc6:	2be0      	cmp	r3, #224	; 0xe0
 8015fc8:	d102      	bne.n	8015fd0 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8015fca:	f06f 030f 	mvn.w	r3, #15
 8015fce:	e06c      	b.n	80160aa <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 8015fd0:	78fb      	ldrb	r3, [r7, #3]
 8015fd2:	68fa      	ldr	r2, [r7, #12]
 8015fd4:	4619      	mov	r1, r3
 8015fd6:	68b8      	ldr	r0, [r7, #8]
 8015fd8:	f7ff fe56 	bl	8015c88 <etharp_find_entry>
 8015fdc:	4603      	mov	r3, r0
 8015fde:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 8015fe0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8015fe4:	2b00      	cmp	r3, #0
 8015fe6:	da02      	bge.n	8015fee <etharp_update_arp_entry+0x76>
    return (err_t)i;
 8015fe8:	8afb      	ldrh	r3, [r7, #22]
 8015fea:	b25b      	sxtb	r3, r3
 8015fec:	e05d      	b.n	80160aa <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 8015fee:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8015ff2:	4933      	ldr	r1, [pc, #204]	; (80160c0 <etharp_update_arp_entry+0x148>)
 8015ff4:	4613      	mov	r3, r2
 8015ff6:	005b      	lsls	r3, r3, #1
 8015ff8:	4413      	add	r3, r2
 8015ffa:	00db      	lsls	r3, r3, #3
 8015ffc:	440b      	add	r3, r1
 8015ffe:	3314      	adds	r3, #20
 8016000:	2202      	movs	r2, #2
 8016002:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 8016004:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8016008:	492d      	ldr	r1, [pc, #180]	; (80160c0 <etharp_update_arp_entry+0x148>)
 801600a:	4613      	mov	r3, r2
 801600c:	005b      	lsls	r3, r3, #1
 801600e:	4413      	add	r3, r2
 8016010:	00db      	lsls	r3, r3, #3
 8016012:	440b      	add	r3, r1
 8016014:	3308      	adds	r3, #8
 8016016:	68fa      	ldr	r2, [r7, #12]
 8016018:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801601a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801601e:	4613      	mov	r3, r2
 8016020:	005b      	lsls	r3, r3, #1
 8016022:	4413      	add	r3, r2
 8016024:	00db      	lsls	r3, r3, #3
 8016026:	3308      	adds	r3, #8
 8016028:	4a25      	ldr	r2, [pc, #148]	; (80160c0 <etharp_update_arp_entry+0x148>)
 801602a:	4413      	add	r3, r2
 801602c:	3304      	adds	r3, #4
 801602e:	2206      	movs	r2, #6
 8016030:	6879      	ldr	r1, [r7, #4]
 8016032:	4618      	mov	r0, r3
 8016034:	f002 fa4d 	bl	80184d2 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 8016038:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801603c:	4920      	ldr	r1, [pc, #128]	; (80160c0 <etharp_update_arp_entry+0x148>)
 801603e:	4613      	mov	r3, r2
 8016040:	005b      	lsls	r3, r3, #1
 8016042:	4413      	add	r3, r2
 8016044:	00db      	lsls	r3, r3, #3
 8016046:	440b      	add	r3, r1
 8016048:	3312      	adds	r3, #18
 801604a:	2200      	movs	r2, #0
 801604c:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 801604e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8016052:	491b      	ldr	r1, [pc, #108]	; (80160c0 <etharp_update_arp_entry+0x148>)
 8016054:	4613      	mov	r3, r2
 8016056:	005b      	lsls	r3, r3, #1
 8016058:	4413      	add	r3, r2
 801605a:	00db      	lsls	r3, r3, #3
 801605c:	440b      	add	r3, r1
 801605e:	681b      	ldr	r3, [r3, #0]
 8016060:	2b00      	cmp	r3, #0
 8016062:	d021      	beq.n	80160a8 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8016064:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8016068:	4915      	ldr	r1, [pc, #84]	; (80160c0 <etharp_update_arp_entry+0x148>)
 801606a:	4613      	mov	r3, r2
 801606c:	005b      	lsls	r3, r3, #1
 801606e:	4413      	add	r3, r2
 8016070:	00db      	lsls	r3, r3, #3
 8016072:	440b      	add	r3, r1
 8016074:	681b      	ldr	r3, [r3, #0]
 8016076:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8016078:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801607c:	4910      	ldr	r1, [pc, #64]	; (80160c0 <etharp_update_arp_entry+0x148>)
 801607e:	4613      	mov	r3, r2
 8016080:	005b      	lsls	r3, r3, #1
 8016082:	4413      	add	r3, r2
 8016084:	00db      	lsls	r3, r3, #3
 8016086:	440b      	add	r3, r1
 8016088:	2200      	movs	r2, #0
 801608a:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 801608c:	68fb      	ldr	r3, [r7, #12]
 801608e:	f103 022a 	add.w	r2, r3, #42	; 0x2a
 8016092:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8016096:	9300      	str	r3, [sp, #0]
 8016098:	687b      	ldr	r3, [r7, #4]
 801609a:	6939      	ldr	r1, [r7, #16]
 801609c:	68f8      	ldr	r0, [r7, #12]
 801609e:	f001 ffb3 	bl	8018008 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 80160a2:	6938      	ldr	r0, [r7, #16]
 80160a4:	f7f7 fc4c 	bl	800d940 <pbuf_free>
  }
  return ERR_OK;
 80160a8:	2300      	movs	r3, #0
}
 80160aa:	4618      	mov	r0, r3
 80160ac:	3718      	adds	r7, #24
 80160ae:	46bd      	mov	sp, r7
 80160b0:	bd80      	pop	{r7, pc}
 80160b2:	bf00      	nop
 80160b4:	0801c0a4 	.word	0x0801c0a4
 80160b8:	0801c19c 	.word	0x0801c19c
 80160bc:	0801c11c 	.word	0x0801c11c
 80160c0:	20004b60 	.word	0x20004b60

080160c4 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 80160c4:	b580      	push	{r7, lr}
 80160c6:	b084      	sub	sp, #16
 80160c8:	af00      	add	r7, sp, #0
 80160ca:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80160cc:	2300      	movs	r3, #0
 80160ce:	60fb      	str	r3, [r7, #12]
 80160d0:	e01e      	b.n	8016110 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 80160d2:	4913      	ldr	r1, [pc, #76]	; (8016120 <etharp_cleanup_netif+0x5c>)
 80160d4:	68fa      	ldr	r2, [r7, #12]
 80160d6:	4613      	mov	r3, r2
 80160d8:	005b      	lsls	r3, r3, #1
 80160da:	4413      	add	r3, r2
 80160dc:	00db      	lsls	r3, r3, #3
 80160de:	440b      	add	r3, r1
 80160e0:	3314      	adds	r3, #20
 80160e2:	781b      	ldrb	r3, [r3, #0]
 80160e4:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 80160e6:	7afb      	ldrb	r3, [r7, #11]
 80160e8:	2b00      	cmp	r3, #0
 80160ea:	d00e      	beq.n	801610a <etharp_cleanup_netif+0x46>
 80160ec:	490c      	ldr	r1, [pc, #48]	; (8016120 <etharp_cleanup_netif+0x5c>)
 80160ee:	68fa      	ldr	r2, [r7, #12]
 80160f0:	4613      	mov	r3, r2
 80160f2:	005b      	lsls	r3, r3, #1
 80160f4:	4413      	add	r3, r2
 80160f6:	00db      	lsls	r3, r3, #3
 80160f8:	440b      	add	r3, r1
 80160fa:	3308      	adds	r3, #8
 80160fc:	681b      	ldr	r3, [r3, #0]
 80160fe:	687a      	ldr	r2, [r7, #4]
 8016100:	429a      	cmp	r2, r3
 8016102:	d102      	bne.n	801610a <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 8016104:	68f8      	ldr	r0, [r7, #12]
 8016106:	f7ff fce5 	bl	8015ad4 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801610a:	68fb      	ldr	r3, [r7, #12]
 801610c:	3301      	adds	r3, #1
 801610e:	60fb      	str	r3, [r7, #12]
 8016110:	68fb      	ldr	r3, [r7, #12]
 8016112:	2b09      	cmp	r3, #9
 8016114:	dddd      	ble.n	80160d2 <etharp_cleanup_netif+0xe>
    }
  }
}
 8016116:	bf00      	nop
 8016118:	bf00      	nop
 801611a:	3710      	adds	r7, #16
 801611c:	46bd      	mov	sp, r7
 801611e:	bd80      	pop	{r7, pc}
 8016120:	20004b60 	.word	0x20004b60

08016124 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 8016124:	b5b0      	push	{r4, r5, r7, lr}
 8016126:	b08a      	sub	sp, #40	; 0x28
 8016128:	af04      	add	r7, sp, #16
 801612a:	6078      	str	r0, [r7, #4]
 801612c:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801612e:	683b      	ldr	r3, [r7, #0]
 8016130:	2b00      	cmp	r3, #0
 8016132:	d107      	bne.n	8016144 <etharp_input+0x20>
 8016134:	4b3f      	ldr	r3, [pc, #252]	; (8016234 <etharp_input+0x110>)
 8016136:	f240 228a 	movw	r2, #650	; 0x28a
 801613a:	493f      	ldr	r1, [pc, #252]	; (8016238 <etharp_input+0x114>)
 801613c:	483f      	ldr	r0, [pc, #252]	; (801623c <etharp_input+0x118>)
 801613e:	f002 fa39 	bl	80185b4 <iprintf>
 8016142:	e074      	b.n	801622e <etharp_input+0x10a>

  hdr = (struct etharp_hdr *)p->payload;
 8016144:	687b      	ldr	r3, [r7, #4]
 8016146:	685b      	ldr	r3, [r3, #4]
 8016148:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801614a:	693b      	ldr	r3, [r7, #16]
 801614c:	881b      	ldrh	r3, [r3, #0]
 801614e:	b29b      	uxth	r3, r3
 8016150:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8016154:	d10c      	bne.n	8016170 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8016156:	693b      	ldr	r3, [r7, #16]
 8016158:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801615a:	2b06      	cmp	r3, #6
 801615c:	d108      	bne.n	8016170 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801615e:	693b      	ldr	r3, [r7, #16]
 8016160:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8016162:	2b04      	cmp	r3, #4
 8016164:	d104      	bne.n	8016170 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 8016166:	693b      	ldr	r3, [r7, #16]
 8016168:	885b      	ldrh	r3, [r3, #2]
 801616a:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801616c:	2b08      	cmp	r3, #8
 801616e:	d003      	beq.n	8016178 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8016170:	6878      	ldr	r0, [r7, #4]
 8016172:	f7f7 fbe5 	bl	800d940 <pbuf_free>
    return;
 8016176:	e05a      	b.n	801622e <etharp_input+0x10a>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 8016178:	693b      	ldr	r3, [r7, #16]
 801617a:	330e      	adds	r3, #14
 801617c:	681b      	ldr	r3, [r3, #0]
 801617e:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 8016180:	693b      	ldr	r3, [r7, #16]
 8016182:	3318      	adds	r3, #24
 8016184:	681b      	ldr	r3, [r3, #0]
 8016186:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8016188:	683b      	ldr	r3, [r7, #0]
 801618a:	3304      	adds	r3, #4
 801618c:	681b      	ldr	r3, [r3, #0]
 801618e:	2b00      	cmp	r3, #0
 8016190:	d102      	bne.n	8016198 <etharp_input+0x74>
    for_us = 0;
 8016192:	2300      	movs	r3, #0
 8016194:	75fb      	strb	r3, [r7, #23]
 8016196:	e009      	b.n	80161ac <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8016198:	68ba      	ldr	r2, [r7, #8]
 801619a:	683b      	ldr	r3, [r7, #0]
 801619c:	3304      	adds	r3, #4
 801619e:	681b      	ldr	r3, [r3, #0]
 80161a0:	429a      	cmp	r2, r3
 80161a2:	bf0c      	ite	eq
 80161a4:	2301      	moveq	r3, #1
 80161a6:	2300      	movne	r3, #0
 80161a8:	b2db      	uxtb	r3, r3
 80161aa:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 80161ac:	693b      	ldr	r3, [r7, #16]
 80161ae:	f103 0208 	add.w	r2, r3, #8
 80161b2:	7dfb      	ldrb	r3, [r7, #23]
 80161b4:	2b00      	cmp	r3, #0
 80161b6:	d001      	beq.n	80161bc <etharp_input+0x98>
 80161b8:	2301      	movs	r3, #1
 80161ba:	e000      	b.n	80161be <etharp_input+0x9a>
 80161bc:	2302      	movs	r3, #2
 80161be:	f107 010c 	add.w	r1, r7, #12
 80161c2:	6838      	ldr	r0, [r7, #0]
 80161c4:	f7ff fed8 	bl	8015f78 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 80161c8:	693b      	ldr	r3, [r7, #16]
 80161ca:	88db      	ldrh	r3, [r3, #6]
 80161cc:	b29b      	uxth	r3, r3
 80161ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80161d2:	d003      	beq.n	80161dc <etharp_input+0xb8>
 80161d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80161d8:	d01e      	beq.n	8016218 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 80161da:	e025      	b.n	8016228 <etharp_input+0x104>
      if (for_us) {
 80161dc:	7dfb      	ldrb	r3, [r7, #23]
 80161de:	2b00      	cmp	r3, #0
 80161e0:	d021      	beq.n	8016226 <etharp_input+0x102>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 80161e2:	683b      	ldr	r3, [r7, #0]
 80161e4:	f103 002a 	add.w	r0, r3, #42	; 0x2a
 80161e8:	693b      	ldr	r3, [r7, #16]
 80161ea:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 80161ee:	683b      	ldr	r3, [r7, #0]
 80161f0:	f103 052a 	add.w	r5, r3, #42	; 0x2a
 80161f4:	683b      	ldr	r3, [r7, #0]
 80161f6:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 80161f8:	693a      	ldr	r2, [r7, #16]
 80161fa:	3208      	adds	r2, #8
        etharp_raw(netif,
 80161fc:	2102      	movs	r1, #2
 80161fe:	9103      	str	r1, [sp, #12]
 8016200:	f107 010c 	add.w	r1, r7, #12
 8016204:	9102      	str	r1, [sp, #8]
 8016206:	9201      	str	r2, [sp, #4]
 8016208:	9300      	str	r3, [sp, #0]
 801620a:	462b      	mov	r3, r5
 801620c:	4622      	mov	r2, r4
 801620e:	4601      	mov	r1, r0
 8016210:	6838      	ldr	r0, [r7, #0]
 8016212:	f000 faef 	bl	80167f4 <etharp_raw>
      break;
 8016216:	e006      	b.n	8016226 <etharp_input+0x102>
      dhcp_arp_reply(netif, &sipaddr);
 8016218:	f107 030c 	add.w	r3, r7, #12
 801621c:	4619      	mov	r1, r3
 801621e:	6838      	ldr	r0, [r7, #0]
 8016220:	f7fe f9fc 	bl	801461c <dhcp_arp_reply>
      break;
 8016224:	e000      	b.n	8016228 <etharp_input+0x104>
      break;
 8016226:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 8016228:	6878      	ldr	r0, [r7, #4]
 801622a:	f7f7 fb89 	bl	800d940 <pbuf_free>
}
 801622e:	3718      	adds	r7, #24
 8016230:	46bd      	mov	sp, r7
 8016232:	bdb0      	pop	{r4, r5, r7, pc}
 8016234:	0801c0a4 	.word	0x0801c0a4
 8016238:	0801c1f4 	.word	0x0801c1f4
 801623c:	0801c11c 	.word	0x0801c11c

08016240 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 8016240:	b580      	push	{r7, lr}
 8016242:	b086      	sub	sp, #24
 8016244:	af02      	add	r7, sp, #8
 8016246:	60f8      	str	r0, [r7, #12]
 8016248:	60b9      	str	r1, [r7, #8]
 801624a:	4613      	mov	r3, r2
 801624c:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801624e:	79fa      	ldrb	r2, [r7, #7]
 8016250:	4944      	ldr	r1, [pc, #272]	; (8016364 <etharp_output_to_arp_index+0x124>)
 8016252:	4613      	mov	r3, r2
 8016254:	005b      	lsls	r3, r3, #1
 8016256:	4413      	add	r3, r2
 8016258:	00db      	lsls	r3, r3, #3
 801625a:	440b      	add	r3, r1
 801625c:	3314      	adds	r3, #20
 801625e:	781b      	ldrb	r3, [r3, #0]
 8016260:	2b01      	cmp	r3, #1
 8016262:	d806      	bhi.n	8016272 <etharp_output_to_arp_index+0x32>
 8016264:	4b40      	ldr	r3, [pc, #256]	; (8016368 <etharp_output_to_arp_index+0x128>)
 8016266:	f240 22ee 	movw	r2, #750	; 0x2ee
 801626a:	4940      	ldr	r1, [pc, #256]	; (801636c <etharp_output_to_arp_index+0x12c>)
 801626c:	4840      	ldr	r0, [pc, #256]	; (8016370 <etharp_output_to_arp_index+0x130>)
 801626e:	f002 f9a1 	bl	80185b4 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 8016272:	79fa      	ldrb	r2, [r7, #7]
 8016274:	493b      	ldr	r1, [pc, #236]	; (8016364 <etharp_output_to_arp_index+0x124>)
 8016276:	4613      	mov	r3, r2
 8016278:	005b      	lsls	r3, r3, #1
 801627a:	4413      	add	r3, r2
 801627c:	00db      	lsls	r3, r3, #3
 801627e:	440b      	add	r3, r1
 8016280:	3314      	adds	r3, #20
 8016282:	781b      	ldrb	r3, [r3, #0]
 8016284:	2b02      	cmp	r3, #2
 8016286:	d153      	bne.n	8016330 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8016288:	79fa      	ldrb	r2, [r7, #7]
 801628a:	4936      	ldr	r1, [pc, #216]	; (8016364 <etharp_output_to_arp_index+0x124>)
 801628c:	4613      	mov	r3, r2
 801628e:	005b      	lsls	r3, r3, #1
 8016290:	4413      	add	r3, r2
 8016292:	00db      	lsls	r3, r3, #3
 8016294:	440b      	add	r3, r1
 8016296:	3312      	adds	r3, #18
 8016298:	881b      	ldrh	r3, [r3, #0]
 801629a:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 801629e:	d919      	bls.n	80162d4 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 80162a0:	79fa      	ldrb	r2, [r7, #7]
 80162a2:	4613      	mov	r3, r2
 80162a4:	005b      	lsls	r3, r3, #1
 80162a6:	4413      	add	r3, r2
 80162a8:	00db      	lsls	r3, r3, #3
 80162aa:	4a2e      	ldr	r2, [pc, #184]	; (8016364 <etharp_output_to_arp_index+0x124>)
 80162ac:	4413      	add	r3, r2
 80162ae:	3304      	adds	r3, #4
 80162b0:	4619      	mov	r1, r3
 80162b2:	68f8      	ldr	r0, [r7, #12]
 80162b4:	f000 fb4c 	bl	8016950 <etharp_request>
 80162b8:	4603      	mov	r3, r0
 80162ba:	2b00      	cmp	r3, #0
 80162bc:	d138      	bne.n	8016330 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 80162be:	79fa      	ldrb	r2, [r7, #7]
 80162c0:	4928      	ldr	r1, [pc, #160]	; (8016364 <etharp_output_to_arp_index+0x124>)
 80162c2:	4613      	mov	r3, r2
 80162c4:	005b      	lsls	r3, r3, #1
 80162c6:	4413      	add	r3, r2
 80162c8:	00db      	lsls	r3, r3, #3
 80162ca:	440b      	add	r3, r1
 80162cc:	3314      	adds	r3, #20
 80162ce:	2203      	movs	r2, #3
 80162d0:	701a      	strb	r2, [r3, #0]
 80162d2:	e02d      	b.n	8016330 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 80162d4:	79fa      	ldrb	r2, [r7, #7]
 80162d6:	4923      	ldr	r1, [pc, #140]	; (8016364 <etharp_output_to_arp_index+0x124>)
 80162d8:	4613      	mov	r3, r2
 80162da:	005b      	lsls	r3, r3, #1
 80162dc:	4413      	add	r3, r2
 80162de:	00db      	lsls	r3, r3, #3
 80162e0:	440b      	add	r3, r1
 80162e2:	3312      	adds	r3, #18
 80162e4:	881b      	ldrh	r3, [r3, #0]
 80162e6:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 80162ea:	d321      	bcc.n	8016330 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 80162ec:	79fa      	ldrb	r2, [r7, #7]
 80162ee:	4613      	mov	r3, r2
 80162f0:	005b      	lsls	r3, r3, #1
 80162f2:	4413      	add	r3, r2
 80162f4:	00db      	lsls	r3, r3, #3
 80162f6:	4a1b      	ldr	r2, [pc, #108]	; (8016364 <etharp_output_to_arp_index+0x124>)
 80162f8:	4413      	add	r3, r2
 80162fa:	1d19      	adds	r1, r3, #4
 80162fc:	79fa      	ldrb	r2, [r7, #7]
 80162fe:	4613      	mov	r3, r2
 8016300:	005b      	lsls	r3, r3, #1
 8016302:	4413      	add	r3, r2
 8016304:	00db      	lsls	r3, r3, #3
 8016306:	3308      	adds	r3, #8
 8016308:	4a16      	ldr	r2, [pc, #88]	; (8016364 <etharp_output_to_arp_index+0x124>)
 801630a:	4413      	add	r3, r2
 801630c:	3304      	adds	r3, #4
 801630e:	461a      	mov	r2, r3
 8016310:	68f8      	ldr	r0, [r7, #12]
 8016312:	f000 fafb 	bl	801690c <etharp_request_dst>
 8016316:	4603      	mov	r3, r0
 8016318:	2b00      	cmp	r3, #0
 801631a:	d109      	bne.n	8016330 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801631c:	79fa      	ldrb	r2, [r7, #7]
 801631e:	4911      	ldr	r1, [pc, #68]	; (8016364 <etharp_output_to_arp_index+0x124>)
 8016320:	4613      	mov	r3, r2
 8016322:	005b      	lsls	r3, r3, #1
 8016324:	4413      	add	r3, r2
 8016326:	00db      	lsls	r3, r3, #3
 8016328:	440b      	add	r3, r1
 801632a:	3314      	adds	r3, #20
 801632c:	2203      	movs	r2, #3
 801632e:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 8016330:	68fb      	ldr	r3, [r7, #12]
 8016332:	f103 012a 	add.w	r1, r3, #42	; 0x2a
 8016336:	79fa      	ldrb	r2, [r7, #7]
 8016338:	4613      	mov	r3, r2
 801633a:	005b      	lsls	r3, r3, #1
 801633c:	4413      	add	r3, r2
 801633e:	00db      	lsls	r3, r3, #3
 8016340:	3308      	adds	r3, #8
 8016342:	4a08      	ldr	r2, [pc, #32]	; (8016364 <etharp_output_to_arp_index+0x124>)
 8016344:	4413      	add	r3, r2
 8016346:	3304      	adds	r3, #4
 8016348:	f44f 6200 	mov.w	r2, #2048	; 0x800
 801634c:	9200      	str	r2, [sp, #0]
 801634e:	460a      	mov	r2, r1
 8016350:	68b9      	ldr	r1, [r7, #8]
 8016352:	68f8      	ldr	r0, [r7, #12]
 8016354:	f001 fe58 	bl	8018008 <ethernet_output>
 8016358:	4603      	mov	r3, r0
}
 801635a:	4618      	mov	r0, r3
 801635c:	3710      	adds	r7, #16
 801635e:	46bd      	mov	sp, r7
 8016360:	bd80      	pop	{r7, pc}
 8016362:	bf00      	nop
 8016364:	20004b60 	.word	0x20004b60
 8016368:	0801c0a4 	.word	0x0801c0a4
 801636c:	0801c214 	.word	0x0801c214
 8016370:	0801c11c 	.word	0x0801c11c

08016374 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 8016374:	b580      	push	{r7, lr}
 8016376:	b08a      	sub	sp, #40	; 0x28
 8016378:	af02      	add	r7, sp, #8
 801637a:	60f8      	str	r0, [r7, #12]
 801637c:	60b9      	str	r1, [r7, #8]
 801637e:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 8016380:	687b      	ldr	r3, [r7, #4]
 8016382:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8016384:	68fb      	ldr	r3, [r7, #12]
 8016386:	2b00      	cmp	r3, #0
 8016388:	d106      	bne.n	8016398 <etharp_output+0x24>
 801638a:	4b73      	ldr	r3, [pc, #460]	; (8016558 <etharp_output+0x1e4>)
 801638c:	f240 321e 	movw	r2, #798	; 0x31e
 8016390:	4972      	ldr	r1, [pc, #456]	; (801655c <etharp_output+0x1e8>)
 8016392:	4873      	ldr	r0, [pc, #460]	; (8016560 <etharp_output+0x1ec>)
 8016394:	f002 f90e 	bl	80185b4 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8016398:	68bb      	ldr	r3, [r7, #8]
 801639a:	2b00      	cmp	r3, #0
 801639c:	d106      	bne.n	80163ac <etharp_output+0x38>
 801639e:	4b6e      	ldr	r3, [pc, #440]	; (8016558 <etharp_output+0x1e4>)
 80163a0:	f240 321f 	movw	r2, #799	; 0x31f
 80163a4:	496f      	ldr	r1, [pc, #444]	; (8016564 <etharp_output+0x1f0>)
 80163a6:	486e      	ldr	r0, [pc, #440]	; (8016560 <etharp_output+0x1ec>)
 80163a8:	f002 f904 	bl	80185b4 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 80163ac:	687b      	ldr	r3, [r7, #4]
 80163ae:	2b00      	cmp	r3, #0
 80163b0:	d106      	bne.n	80163c0 <etharp_output+0x4c>
 80163b2:	4b69      	ldr	r3, [pc, #420]	; (8016558 <etharp_output+0x1e4>)
 80163b4:	f44f 7248 	mov.w	r2, #800	; 0x320
 80163b8:	496b      	ldr	r1, [pc, #428]	; (8016568 <etharp_output+0x1f4>)
 80163ba:	4869      	ldr	r0, [pc, #420]	; (8016560 <etharp_output+0x1ec>)
 80163bc:	f002 f8fa 	bl	80185b4 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 80163c0:	687b      	ldr	r3, [r7, #4]
 80163c2:	681b      	ldr	r3, [r3, #0]
 80163c4:	68f9      	ldr	r1, [r7, #12]
 80163c6:	4618      	mov	r0, r3
 80163c8:	f000 ff16 	bl	80171f8 <ip4_addr_isbroadcast_u32>
 80163cc:	4603      	mov	r3, r0
 80163ce:	2b00      	cmp	r3, #0
 80163d0:	d002      	beq.n	80163d8 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 80163d2:	4b66      	ldr	r3, [pc, #408]	; (801656c <etharp_output+0x1f8>)
 80163d4:	61fb      	str	r3, [r7, #28]
 80163d6:	e0af      	b.n	8016538 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 80163d8:	687b      	ldr	r3, [r7, #4]
 80163da:	681b      	ldr	r3, [r3, #0]
 80163dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80163e0:	2be0      	cmp	r3, #224	; 0xe0
 80163e2:	d118      	bne.n	8016416 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 80163e4:	2301      	movs	r3, #1
 80163e6:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 80163e8:	2300      	movs	r3, #0
 80163ea:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 80163ec:	235e      	movs	r3, #94	; 0x5e
 80163ee:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 80163f0:	687b      	ldr	r3, [r7, #4]
 80163f2:	3301      	adds	r3, #1
 80163f4:	781b      	ldrb	r3, [r3, #0]
 80163f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80163fa:	b2db      	uxtb	r3, r3
 80163fc:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 80163fe:	687b      	ldr	r3, [r7, #4]
 8016400:	3302      	adds	r3, #2
 8016402:	781b      	ldrb	r3, [r3, #0]
 8016404:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 8016406:	687b      	ldr	r3, [r7, #4]
 8016408:	3303      	adds	r3, #3
 801640a:	781b      	ldrb	r3, [r3, #0]
 801640c:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 801640e:	f107 0310 	add.w	r3, r7, #16
 8016412:	61fb      	str	r3, [r7, #28]
 8016414:	e090      	b.n	8016538 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8016416:	687b      	ldr	r3, [r7, #4]
 8016418:	681a      	ldr	r2, [r3, #0]
 801641a:	68fb      	ldr	r3, [r7, #12]
 801641c:	3304      	adds	r3, #4
 801641e:	681b      	ldr	r3, [r3, #0]
 8016420:	405a      	eors	r2, r3
 8016422:	68fb      	ldr	r3, [r7, #12]
 8016424:	3308      	adds	r3, #8
 8016426:	681b      	ldr	r3, [r3, #0]
 8016428:	4013      	ands	r3, r2
 801642a:	2b00      	cmp	r3, #0
 801642c:	d012      	beq.n	8016454 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 801642e:	687b      	ldr	r3, [r7, #4]
 8016430:	681b      	ldr	r3, [r3, #0]
 8016432:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8016434:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 8016438:	4293      	cmp	r3, r2
 801643a:	d00b      	beq.n	8016454 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 801643c:	68fb      	ldr	r3, [r7, #12]
 801643e:	330c      	adds	r3, #12
 8016440:	681b      	ldr	r3, [r3, #0]
 8016442:	2b00      	cmp	r3, #0
 8016444:	d003      	beq.n	801644e <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 8016446:	68fb      	ldr	r3, [r7, #12]
 8016448:	330c      	adds	r3, #12
 801644a:	61bb      	str	r3, [r7, #24]
 801644c:	e002      	b.n	8016454 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 801644e:	f06f 0303 	mvn.w	r3, #3
 8016452:	e07d      	b.n	8016550 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8016454:	4b46      	ldr	r3, [pc, #280]	; (8016570 <etharp_output+0x1fc>)
 8016456:	781b      	ldrb	r3, [r3, #0]
 8016458:	4619      	mov	r1, r3
 801645a:	4a46      	ldr	r2, [pc, #280]	; (8016574 <etharp_output+0x200>)
 801645c:	460b      	mov	r3, r1
 801645e:	005b      	lsls	r3, r3, #1
 8016460:	440b      	add	r3, r1
 8016462:	00db      	lsls	r3, r3, #3
 8016464:	4413      	add	r3, r2
 8016466:	3314      	adds	r3, #20
 8016468:	781b      	ldrb	r3, [r3, #0]
 801646a:	2b01      	cmp	r3, #1
 801646c:	d925      	bls.n	80164ba <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 801646e:	4b40      	ldr	r3, [pc, #256]	; (8016570 <etharp_output+0x1fc>)
 8016470:	781b      	ldrb	r3, [r3, #0]
 8016472:	4619      	mov	r1, r3
 8016474:	4a3f      	ldr	r2, [pc, #252]	; (8016574 <etharp_output+0x200>)
 8016476:	460b      	mov	r3, r1
 8016478:	005b      	lsls	r3, r3, #1
 801647a:	440b      	add	r3, r1
 801647c:	00db      	lsls	r3, r3, #3
 801647e:	4413      	add	r3, r2
 8016480:	3308      	adds	r3, #8
 8016482:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8016484:	68fa      	ldr	r2, [r7, #12]
 8016486:	429a      	cmp	r2, r3
 8016488:	d117      	bne.n	80164ba <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 801648a:	69bb      	ldr	r3, [r7, #24]
 801648c:	681a      	ldr	r2, [r3, #0]
 801648e:	4b38      	ldr	r3, [pc, #224]	; (8016570 <etharp_output+0x1fc>)
 8016490:	781b      	ldrb	r3, [r3, #0]
 8016492:	4618      	mov	r0, r3
 8016494:	4937      	ldr	r1, [pc, #220]	; (8016574 <etharp_output+0x200>)
 8016496:	4603      	mov	r3, r0
 8016498:	005b      	lsls	r3, r3, #1
 801649a:	4403      	add	r3, r0
 801649c:	00db      	lsls	r3, r3, #3
 801649e:	440b      	add	r3, r1
 80164a0:	3304      	adds	r3, #4
 80164a2:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 80164a4:	429a      	cmp	r2, r3
 80164a6:	d108      	bne.n	80164ba <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 80164a8:	4b31      	ldr	r3, [pc, #196]	; (8016570 <etharp_output+0x1fc>)
 80164aa:	781b      	ldrb	r3, [r3, #0]
 80164ac:	461a      	mov	r2, r3
 80164ae:	68b9      	ldr	r1, [r7, #8]
 80164b0:	68f8      	ldr	r0, [r7, #12]
 80164b2:	f7ff fec5 	bl	8016240 <etharp_output_to_arp_index>
 80164b6:	4603      	mov	r3, r0
 80164b8:	e04a      	b.n	8016550 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 80164ba:	2300      	movs	r3, #0
 80164bc:	75fb      	strb	r3, [r7, #23]
 80164be:	e031      	b.n	8016524 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 80164c0:	7dfa      	ldrb	r2, [r7, #23]
 80164c2:	492c      	ldr	r1, [pc, #176]	; (8016574 <etharp_output+0x200>)
 80164c4:	4613      	mov	r3, r2
 80164c6:	005b      	lsls	r3, r3, #1
 80164c8:	4413      	add	r3, r2
 80164ca:	00db      	lsls	r3, r3, #3
 80164cc:	440b      	add	r3, r1
 80164ce:	3314      	adds	r3, #20
 80164d0:	781b      	ldrb	r3, [r3, #0]
 80164d2:	2b01      	cmp	r3, #1
 80164d4:	d923      	bls.n	801651e <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 80164d6:	7dfa      	ldrb	r2, [r7, #23]
 80164d8:	4926      	ldr	r1, [pc, #152]	; (8016574 <etharp_output+0x200>)
 80164da:	4613      	mov	r3, r2
 80164dc:	005b      	lsls	r3, r3, #1
 80164de:	4413      	add	r3, r2
 80164e0:	00db      	lsls	r3, r3, #3
 80164e2:	440b      	add	r3, r1
 80164e4:	3308      	adds	r3, #8
 80164e6:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 80164e8:	68fa      	ldr	r2, [r7, #12]
 80164ea:	429a      	cmp	r2, r3
 80164ec:	d117      	bne.n	801651e <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 80164ee:	69bb      	ldr	r3, [r7, #24]
 80164f0:	6819      	ldr	r1, [r3, #0]
 80164f2:	7dfa      	ldrb	r2, [r7, #23]
 80164f4:	481f      	ldr	r0, [pc, #124]	; (8016574 <etharp_output+0x200>)
 80164f6:	4613      	mov	r3, r2
 80164f8:	005b      	lsls	r3, r3, #1
 80164fa:	4413      	add	r3, r2
 80164fc:	00db      	lsls	r3, r3, #3
 80164fe:	4403      	add	r3, r0
 8016500:	3304      	adds	r3, #4
 8016502:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 8016504:	4299      	cmp	r1, r3
 8016506:	d10a      	bne.n	801651e <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 8016508:	4a19      	ldr	r2, [pc, #100]	; (8016570 <etharp_output+0x1fc>)
 801650a:	7dfb      	ldrb	r3, [r7, #23]
 801650c:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 801650e:	7dfb      	ldrb	r3, [r7, #23]
 8016510:	461a      	mov	r2, r3
 8016512:	68b9      	ldr	r1, [r7, #8]
 8016514:	68f8      	ldr	r0, [r7, #12]
 8016516:	f7ff fe93 	bl	8016240 <etharp_output_to_arp_index>
 801651a:	4603      	mov	r3, r0
 801651c:	e018      	b.n	8016550 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801651e:	7dfb      	ldrb	r3, [r7, #23]
 8016520:	3301      	adds	r3, #1
 8016522:	75fb      	strb	r3, [r7, #23]
 8016524:	7dfb      	ldrb	r3, [r7, #23]
 8016526:	2b09      	cmp	r3, #9
 8016528:	d9ca      	bls.n	80164c0 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 801652a:	68ba      	ldr	r2, [r7, #8]
 801652c:	69b9      	ldr	r1, [r7, #24]
 801652e:	68f8      	ldr	r0, [r7, #12]
 8016530:	f000 f822 	bl	8016578 <etharp_query>
 8016534:	4603      	mov	r3, r0
 8016536:	e00b      	b.n	8016550 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 8016538:	68fb      	ldr	r3, [r7, #12]
 801653a:	f103 022a 	add.w	r2, r3, #42	; 0x2a
 801653e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8016542:	9300      	str	r3, [sp, #0]
 8016544:	69fb      	ldr	r3, [r7, #28]
 8016546:	68b9      	ldr	r1, [r7, #8]
 8016548:	68f8      	ldr	r0, [r7, #12]
 801654a:	f001 fd5d 	bl	8018008 <ethernet_output>
 801654e:	4603      	mov	r3, r0
}
 8016550:	4618      	mov	r0, r3
 8016552:	3720      	adds	r7, #32
 8016554:	46bd      	mov	sp, r7
 8016556:	bd80      	pop	{r7, pc}
 8016558:	0801c0a4 	.word	0x0801c0a4
 801655c:	0801c1f4 	.word	0x0801c1f4
 8016560:	0801c11c 	.word	0x0801c11c
 8016564:	0801c244 	.word	0x0801c244
 8016568:	0801c1e4 	.word	0x0801c1e4
 801656c:	0801c9f4 	.word	0x0801c9f4
 8016570:	20004c50 	.word	0x20004c50
 8016574:	20004b60 	.word	0x20004b60

08016578 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 8016578:	b580      	push	{r7, lr}
 801657a:	b08c      	sub	sp, #48	; 0x30
 801657c:	af02      	add	r7, sp, #8
 801657e:	60f8      	str	r0, [r7, #12]
 8016580:	60b9      	str	r1, [r7, #8]
 8016582:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 8016584:	68fb      	ldr	r3, [r7, #12]
 8016586:	332a      	adds	r3, #42	; 0x2a
 8016588:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 801658a:	23ff      	movs	r3, #255	; 0xff
 801658c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 8016590:	2300      	movs	r3, #0
 8016592:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8016594:	68bb      	ldr	r3, [r7, #8]
 8016596:	681b      	ldr	r3, [r3, #0]
 8016598:	68f9      	ldr	r1, [r7, #12]
 801659a:	4618      	mov	r0, r3
 801659c:	f000 fe2c 	bl	80171f8 <ip4_addr_isbroadcast_u32>
 80165a0:	4603      	mov	r3, r0
 80165a2:	2b00      	cmp	r3, #0
 80165a4:	d10c      	bne.n	80165c0 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 80165a6:	68bb      	ldr	r3, [r7, #8]
 80165a8:	681b      	ldr	r3, [r3, #0]
 80165aa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 80165ae:	2be0      	cmp	r3, #224	; 0xe0
 80165b0:	d006      	beq.n	80165c0 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 80165b2:	68bb      	ldr	r3, [r7, #8]
 80165b4:	2b00      	cmp	r3, #0
 80165b6:	d003      	beq.n	80165c0 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 80165b8:	68bb      	ldr	r3, [r7, #8]
 80165ba:	681b      	ldr	r3, [r3, #0]
 80165bc:	2b00      	cmp	r3, #0
 80165be:	d102      	bne.n	80165c6 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 80165c0:	f06f 030f 	mvn.w	r3, #15
 80165c4:	e101      	b.n	80167ca <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 80165c6:	68fa      	ldr	r2, [r7, #12]
 80165c8:	2101      	movs	r1, #1
 80165ca:	68b8      	ldr	r0, [r7, #8]
 80165cc:	f7ff fb5c 	bl	8015c88 <etharp_find_entry>
 80165d0:	4603      	mov	r3, r0
 80165d2:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 80165d4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80165d8:	2b00      	cmp	r3, #0
 80165da:	da02      	bge.n	80165e2 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 80165dc:	8a7b      	ldrh	r3, [r7, #18]
 80165de:	b25b      	sxtb	r3, r3
 80165e0:	e0f3      	b.n	80167ca <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 80165e2:	8a7b      	ldrh	r3, [r7, #18]
 80165e4:	2b7e      	cmp	r3, #126	; 0x7e
 80165e6:	d906      	bls.n	80165f6 <etharp_query+0x7e>
 80165e8:	4b7a      	ldr	r3, [pc, #488]	; (80167d4 <etharp_query+0x25c>)
 80165ea:	f240 32c1 	movw	r2, #961	; 0x3c1
 80165ee:	497a      	ldr	r1, [pc, #488]	; (80167d8 <etharp_query+0x260>)
 80165f0:	487a      	ldr	r0, [pc, #488]	; (80167dc <etharp_query+0x264>)
 80165f2:	f001 ffdf 	bl	80185b4 <iprintf>
  i = (netif_addr_idx_t)i_err;
 80165f6:	8a7b      	ldrh	r3, [r7, #18]
 80165f8:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 80165fa:	7c7a      	ldrb	r2, [r7, #17]
 80165fc:	4978      	ldr	r1, [pc, #480]	; (80167e0 <etharp_query+0x268>)
 80165fe:	4613      	mov	r3, r2
 8016600:	005b      	lsls	r3, r3, #1
 8016602:	4413      	add	r3, r2
 8016604:	00db      	lsls	r3, r3, #3
 8016606:	440b      	add	r3, r1
 8016608:	3314      	adds	r3, #20
 801660a:	781b      	ldrb	r3, [r3, #0]
 801660c:	2b00      	cmp	r3, #0
 801660e:	d115      	bne.n	801663c <etharp_query+0xc4>
    is_new_entry = 1;
 8016610:	2301      	movs	r3, #1
 8016612:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 8016614:	7c7a      	ldrb	r2, [r7, #17]
 8016616:	4972      	ldr	r1, [pc, #456]	; (80167e0 <etharp_query+0x268>)
 8016618:	4613      	mov	r3, r2
 801661a:	005b      	lsls	r3, r3, #1
 801661c:	4413      	add	r3, r2
 801661e:	00db      	lsls	r3, r3, #3
 8016620:	440b      	add	r3, r1
 8016622:	3314      	adds	r3, #20
 8016624:	2201      	movs	r2, #1
 8016626:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 8016628:	7c7a      	ldrb	r2, [r7, #17]
 801662a:	496d      	ldr	r1, [pc, #436]	; (80167e0 <etharp_query+0x268>)
 801662c:	4613      	mov	r3, r2
 801662e:	005b      	lsls	r3, r3, #1
 8016630:	4413      	add	r3, r2
 8016632:	00db      	lsls	r3, r3, #3
 8016634:	440b      	add	r3, r1
 8016636:	3308      	adds	r3, #8
 8016638:	68fa      	ldr	r2, [r7, #12]
 801663a:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 801663c:	7c7a      	ldrb	r2, [r7, #17]
 801663e:	4968      	ldr	r1, [pc, #416]	; (80167e0 <etharp_query+0x268>)
 8016640:	4613      	mov	r3, r2
 8016642:	005b      	lsls	r3, r3, #1
 8016644:	4413      	add	r3, r2
 8016646:	00db      	lsls	r3, r3, #3
 8016648:	440b      	add	r3, r1
 801664a:	3314      	adds	r3, #20
 801664c:	781b      	ldrb	r3, [r3, #0]
 801664e:	2b01      	cmp	r3, #1
 8016650:	d011      	beq.n	8016676 <etharp_query+0xfe>
 8016652:	7c7a      	ldrb	r2, [r7, #17]
 8016654:	4962      	ldr	r1, [pc, #392]	; (80167e0 <etharp_query+0x268>)
 8016656:	4613      	mov	r3, r2
 8016658:	005b      	lsls	r3, r3, #1
 801665a:	4413      	add	r3, r2
 801665c:	00db      	lsls	r3, r3, #3
 801665e:	440b      	add	r3, r1
 8016660:	3314      	adds	r3, #20
 8016662:	781b      	ldrb	r3, [r3, #0]
 8016664:	2b01      	cmp	r3, #1
 8016666:	d806      	bhi.n	8016676 <etharp_query+0xfe>
 8016668:	4b5a      	ldr	r3, [pc, #360]	; (80167d4 <etharp_query+0x25c>)
 801666a:	f240 32cd 	movw	r2, #973	; 0x3cd
 801666e:	495d      	ldr	r1, [pc, #372]	; (80167e4 <etharp_query+0x26c>)
 8016670:	485a      	ldr	r0, [pc, #360]	; (80167dc <etharp_query+0x264>)
 8016672:	f001 ff9f 	bl	80185b4 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 8016676:	6a3b      	ldr	r3, [r7, #32]
 8016678:	2b00      	cmp	r3, #0
 801667a:	d102      	bne.n	8016682 <etharp_query+0x10a>
 801667c:	687b      	ldr	r3, [r7, #4]
 801667e:	2b00      	cmp	r3, #0
 8016680:	d10c      	bne.n	801669c <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 8016682:	68b9      	ldr	r1, [r7, #8]
 8016684:	68f8      	ldr	r0, [r7, #12]
 8016686:	f000 f963 	bl	8016950 <etharp_request>
 801668a:	4603      	mov	r3, r0
 801668c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 8016690:	687b      	ldr	r3, [r7, #4]
 8016692:	2b00      	cmp	r3, #0
 8016694:	d102      	bne.n	801669c <etharp_query+0x124>
      return result;
 8016696:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801669a:	e096      	b.n	80167ca <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 801669c:	687b      	ldr	r3, [r7, #4]
 801669e:	2b00      	cmp	r3, #0
 80166a0:	d106      	bne.n	80166b0 <etharp_query+0x138>
 80166a2:	4b4c      	ldr	r3, [pc, #304]	; (80167d4 <etharp_query+0x25c>)
 80166a4:	f240 32e1 	movw	r2, #993	; 0x3e1
 80166a8:	494f      	ldr	r1, [pc, #316]	; (80167e8 <etharp_query+0x270>)
 80166aa:	484c      	ldr	r0, [pc, #304]	; (80167dc <etharp_query+0x264>)
 80166ac:	f001 ff82 	bl	80185b4 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 80166b0:	7c7a      	ldrb	r2, [r7, #17]
 80166b2:	494b      	ldr	r1, [pc, #300]	; (80167e0 <etharp_query+0x268>)
 80166b4:	4613      	mov	r3, r2
 80166b6:	005b      	lsls	r3, r3, #1
 80166b8:	4413      	add	r3, r2
 80166ba:	00db      	lsls	r3, r3, #3
 80166bc:	440b      	add	r3, r1
 80166be:	3314      	adds	r3, #20
 80166c0:	781b      	ldrb	r3, [r3, #0]
 80166c2:	2b01      	cmp	r3, #1
 80166c4:	d917      	bls.n	80166f6 <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 80166c6:	4a49      	ldr	r2, [pc, #292]	; (80167ec <etharp_query+0x274>)
 80166c8:	7c7b      	ldrb	r3, [r7, #17]
 80166ca:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 80166cc:	7c7a      	ldrb	r2, [r7, #17]
 80166ce:	4613      	mov	r3, r2
 80166d0:	005b      	lsls	r3, r3, #1
 80166d2:	4413      	add	r3, r2
 80166d4:	00db      	lsls	r3, r3, #3
 80166d6:	3308      	adds	r3, #8
 80166d8:	4a41      	ldr	r2, [pc, #260]	; (80167e0 <etharp_query+0x268>)
 80166da:	4413      	add	r3, r2
 80166dc:	3304      	adds	r3, #4
 80166de:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80166e2:	9200      	str	r2, [sp, #0]
 80166e4:	697a      	ldr	r2, [r7, #20]
 80166e6:	6879      	ldr	r1, [r7, #4]
 80166e8:	68f8      	ldr	r0, [r7, #12]
 80166ea:	f001 fc8d 	bl	8018008 <ethernet_output>
 80166ee:	4603      	mov	r3, r0
 80166f0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80166f4:	e067      	b.n	80167c6 <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 80166f6:	7c7a      	ldrb	r2, [r7, #17]
 80166f8:	4939      	ldr	r1, [pc, #228]	; (80167e0 <etharp_query+0x268>)
 80166fa:	4613      	mov	r3, r2
 80166fc:	005b      	lsls	r3, r3, #1
 80166fe:	4413      	add	r3, r2
 8016700:	00db      	lsls	r3, r3, #3
 8016702:	440b      	add	r3, r1
 8016704:	3314      	adds	r3, #20
 8016706:	781b      	ldrb	r3, [r3, #0]
 8016708:	2b01      	cmp	r3, #1
 801670a:	d15c      	bne.n	80167c6 <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 801670c:	2300      	movs	r3, #0
 801670e:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 8016710:	687b      	ldr	r3, [r7, #4]
 8016712:	61fb      	str	r3, [r7, #28]
    while (p) {
 8016714:	e01c      	b.n	8016750 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8016716:	69fb      	ldr	r3, [r7, #28]
 8016718:	895a      	ldrh	r2, [r3, #10]
 801671a:	69fb      	ldr	r3, [r7, #28]
 801671c:	891b      	ldrh	r3, [r3, #8]
 801671e:	429a      	cmp	r2, r3
 8016720:	d10a      	bne.n	8016738 <etharp_query+0x1c0>
 8016722:	69fb      	ldr	r3, [r7, #28]
 8016724:	681b      	ldr	r3, [r3, #0]
 8016726:	2b00      	cmp	r3, #0
 8016728:	d006      	beq.n	8016738 <etharp_query+0x1c0>
 801672a:	4b2a      	ldr	r3, [pc, #168]	; (80167d4 <etharp_query+0x25c>)
 801672c:	f240 32f1 	movw	r2, #1009	; 0x3f1
 8016730:	492f      	ldr	r1, [pc, #188]	; (80167f0 <etharp_query+0x278>)
 8016732:	482a      	ldr	r0, [pc, #168]	; (80167dc <etharp_query+0x264>)
 8016734:	f001 ff3e 	bl	80185b4 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 8016738:	69fb      	ldr	r3, [r7, #28]
 801673a:	7b1b      	ldrb	r3, [r3, #12]
 801673c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8016740:	2b00      	cmp	r3, #0
 8016742:	d002      	beq.n	801674a <etharp_query+0x1d2>
        copy_needed = 1;
 8016744:	2301      	movs	r3, #1
 8016746:	61bb      	str	r3, [r7, #24]
        break;
 8016748:	e005      	b.n	8016756 <etharp_query+0x1de>
      }
      p = p->next;
 801674a:	69fb      	ldr	r3, [r7, #28]
 801674c:	681b      	ldr	r3, [r3, #0]
 801674e:	61fb      	str	r3, [r7, #28]
    while (p) {
 8016750:	69fb      	ldr	r3, [r7, #28]
 8016752:	2b00      	cmp	r3, #0
 8016754:	d1df      	bne.n	8016716 <etharp_query+0x19e>
    }
    if (copy_needed) {
 8016756:	69bb      	ldr	r3, [r7, #24]
 8016758:	2b00      	cmp	r3, #0
 801675a:	d007      	beq.n	801676c <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 801675c:	687a      	ldr	r2, [r7, #4]
 801675e:	f44f 7120 	mov.w	r1, #640	; 0x280
 8016762:	200e      	movs	r0, #14
 8016764:	f7f7 fb64 	bl	800de30 <pbuf_clone>
 8016768:	61f8      	str	r0, [r7, #28]
 801676a:	e004      	b.n	8016776 <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 801676c:	687b      	ldr	r3, [r7, #4]
 801676e:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 8016770:	69f8      	ldr	r0, [r7, #28]
 8016772:	f7f7 f98b 	bl	800da8c <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 8016776:	69fb      	ldr	r3, [r7, #28]
 8016778:	2b00      	cmp	r3, #0
 801677a:	d021      	beq.n	80167c0 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 801677c:	7c7a      	ldrb	r2, [r7, #17]
 801677e:	4918      	ldr	r1, [pc, #96]	; (80167e0 <etharp_query+0x268>)
 8016780:	4613      	mov	r3, r2
 8016782:	005b      	lsls	r3, r3, #1
 8016784:	4413      	add	r3, r2
 8016786:	00db      	lsls	r3, r3, #3
 8016788:	440b      	add	r3, r1
 801678a:	681b      	ldr	r3, [r3, #0]
 801678c:	2b00      	cmp	r3, #0
 801678e:	d00a      	beq.n	80167a6 <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 8016790:	7c7a      	ldrb	r2, [r7, #17]
 8016792:	4913      	ldr	r1, [pc, #76]	; (80167e0 <etharp_query+0x268>)
 8016794:	4613      	mov	r3, r2
 8016796:	005b      	lsls	r3, r3, #1
 8016798:	4413      	add	r3, r2
 801679a:	00db      	lsls	r3, r3, #3
 801679c:	440b      	add	r3, r1
 801679e:	681b      	ldr	r3, [r3, #0]
 80167a0:	4618      	mov	r0, r3
 80167a2:	f7f7 f8cd 	bl	800d940 <pbuf_free>
      }
      arp_table[i].q = p;
 80167a6:	7c7a      	ldrb	r2, [r7, #17]
 80167a8:	490d      	ldr	r1, [pc, #52]	; (80167e0 <etharp_query+0x268>)
 80167aa:	4613      	mov	r3, r2
 80167ac:	005b      	lsls	r3, r3, #1
 80167ae:	4413      	add	r3, r2
 80167b0:	00db      	lsls	r3, r3, #3
 80167b2:	440b      	add	r3, r1
 80167b4:	69fa      	ldr	r2, [r7, #28]
 80167b6:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 80167b8:	2300      	movs	r3, #0
 80167ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80167be:	e002      	b.n	80167c6 <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 80167c0:	23ff      	movs	r3, #255	; 0xff
 80167c2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 80167c6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 80167ca:	4618      	mov	r0, r3
 80167cc:	3728      	adds	r7, #40	; 0x28
 80167ce:	46bd      	mov	sp, r7
 80167d0:	bd80      	pop	{r7, pc}
 80167d2:	bf00      	nop
 80167d4:	0801c0a4 	.word	0x0801c0a4
 80167d8:	0801c250 	.word	0x0801c250
 80167dc:	0801c11c 	.word	0x0801c11c
 80167e0:	20004b60 	.word	0x20004b60
 80167e4:	0801c260 	.word	0x0801c260
 80167e8:	0801c244 	.word	0x0801c244
 80167ec:	20004c50 	.word	0x20004c50
 80167f0:	0801c288 	.word	0x0801c288

080167f4 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 80167f4:	b580      	push	{r7, lr}
 80167f6:	b08a      	sub	sp, #40	; 0x28
 80167f8:	af02      	add	r7, sp, #8
 80167fa:	60f8      	str	r0, [r7, #12]
 80167fc:	60b9      	str	r1, [r7, #8]
 80167fe:	607a      	str	r2, [r7, #4]
 8016800:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 8016802:	2300      	movs	r3, #0
 8016804:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8016806:	68fb      	ldr	r3, [r7, #12]
 8016808:	2b00      	cmp	r3, #0
 801680a:	d106      	bne.n	801681a <etharp_raw+0x26>
 801680c:	4b3a      	ldr	r3, [pc, #232]	; (80168f8 <etharp_raw+0x104>)
 801680e:	f240 4257 	movw	r2, #1111	; 0x457
 8016812:	493a      	ldr	r1, [pc, #232]	; (80168fc <etharp_raw+0x108>)
 8016814:	483a      	ldr	r0, [pc, #232]	; (8016900 <etharp_raw+0x10c>)
 8016816:	f001 fecd 	bl	80185b4 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 801681a:	f44f 7220 	mov.w	r2, #640	; 0x280
 801681e:	211c      	movs	r1, #28
 8016820:	200e      	movs	r0, #14
 8016822:	f7f6 fda9 	bl	800d378 <pbuf_alloc>
 8016826:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8016828:	69bb      	ldr	r3, [r7, #24]
 801682a:	2b00      	cmp	r3, #0
 801682c:	d102      	bne.n	8016834 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 801682e:	f04f 33ff 	mov.w	r3, #4294967295
 8016832:	e05d      	b.n	80168f0 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8016834:	69bb      	ldr	r3, [r7, #24]
 8016836:	895b      	ldrh	r3, [r3, #10]
 8016838:	2b1b      	cmp	r3, #27
 801683a:	d806      	bhi.n	801684a <etharp_raw+0x56>
 801683c:	4b2e      	ldr	r3, [pc, #184]	; (80168f8 <etharp_raw+0x104>)
 801683e:	f240 4262 	movw	r2, #1122	; 0x462
 8016842:	4930      	ldr	r1, [pc, #192]	; (8016904 <etharp_raw+0x110>)
 8016844:	482e      	ldr	r0, [pc, #184]	; (8016900 <etharp_raw+0x10c>)
 8016846:	f001 feb5 	bl	80185b4 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 801684a:	69bb      	ldr	r3, [r7, #24]
 801684c:	685b      	ldr	r3, [r3, #4]
 801684e:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 8016850:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8016852:	4618      	mov	r0, r3
 8016854:	f7f5 fcbc 	bl	800c1d0 <lwip_htons>
 8016858:	4603      	mov	r3, r0
 801685a:	461a      	mov	r2, r3
 801685c:	697b      	ldr	r3, [r7, #20]
 801685e:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 8016860:	68fb      	ldr	r3, [r7, #12]
 8016862:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8016866:	2b06      	cmp	r3, #6
 8016868:	d006      	beq.n	8016878 <etharp_raw+0x84>
 801686a:	4b23      	ldr	r3, [pc, #140]	; (80168f8 <etharp_raw+0x104>)
 801686c:	f240 4269 	movw	r2, #1129	; 0x469
 8016870:	4925      	ldr	r1, [pc, #148]	; (8016908 <etharp_raw+0x114>)
 8016872:	4823      	ldr	r0, [pc, #140]	; (8016900 <etharp_raw+0x10c>)
 8016874:	f001 fe9e 	bl	80185b4 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 8016878:	697b      	ldr	r3, [r7, #20]
 801687a:	3308      	adds	r3, #8
 801687c:	2206      	movs	r2, #6
 801687e:	6839      	ldr	r1, [r7, #0]
 8016880:	4618      	mov	r0, r3
 8016882:	f001 fe26 	bl	80184d2 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 8016886:	697b      	ldr	r3, [r7, #20]
 8016888:	3312      	adds	r3, #18
 801688a:	2206      	movs	r2, #6
 801688c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801688e:	4618      	mov	r0, r3
 8016890:	f001 fe1f 	bl	80184d2 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 8016894:	697b      	ldr	r3, [r7, #20]
 8016896:	330e      	adds	r3, #14
 8016898:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801689a:	6812      	ldr	r2, [r2, #0]
 801689c:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801689e:	697b      	ldr	r3, [r7, #20]
 80168a0:	3318      	adds	r3, #24
 80168a2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80168a4:	6812      	ldr	r2, [r2, #0]
 80168a6:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 80168a8:	697b      	ldr	r3, [r7, #20]
 80168aa:	2200      	movs	r2, #0
 80168ac:	701a      	strb	r2, [r3, #0]
 80168ae:	2200      	movs	r2, #0
 80168b0:	f042 0201 	orr.w	r2, r2, #1
 80168b4:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 80168b6:	697b      	ldr	r3, [r7, #20]
 80168b8:	2200      	movs	r2, #0
 80168ba:	f042 0208 	orr.w	r2, r2, #8
 80168be:	709a      	strb	r2, [r3, #2]
 80168c0:	2200      	movs	r2, #0
 80168c2:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 80168c4:	697b      	ldr	r3, [r7, #20]
 80168c6:	2206      	movs	r2, #6
 80168c8:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 80168ca:	697b      	ldr	r3, [r7, #20]
 80168cc:	2204      	movs	r2, #4
 80168ce:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 80168d0:	f640 0306 	movw	r3, #2054	; 0x806
 80168d4:	9300      	str	r3, [sp, #0]
 80168d6:	687b      	ldr	r3, [r7, #4]
 80168d8:	68ba      	ldr	r2, [r7, #8]
 80168da:	69b9      	ldr	r1, [r7, #24]
 80168dc:	68f8      	ldr	r0, [r7, #12]
 80168de:	f001 fb93 	bl	8018008 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 80168e2:	69b8      	ldr	r0, [r7, #24]
 80168e4:	f7f7 f82c 	bl	800d940 <pbuf_free>
  p = NULL;
 80168e8:	2300      	movs	r3, #0
 80168ea:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 80168ec:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80168f0:	4618      	mov	r0, r3
 80168f2:	3720      	adds	r7, #32
 80168f4:	46bd      	mov	sp, r7
 80168f6:	bd80      	pop	{r7, pc}
 80168f8:	0801c0a4 	.word	0x0801c0a4
 80168fc:	0801c1f4 	.word	0x0801c1f4
 8016900:	0801c11c 	.word	0x0801c11c
 8016904:	0801c2a4 	.word	0x0801c2a4
 8016908:	0801c2d8 	.word	0x0801c2d8

0801690c <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 801690c:	b580      	push	{r7, lr}
 801690e:	b088      	sub	sp, #32
 8016910:	af04      	add	r7, sp, #16
 8016912:	60f8      	str	r0, [r7, #12]
 8016914:	60b9      	str	r1, [r7, #8]
 8016916:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8016918:	68fb      	ldr	r3, [r7, #12]
 801691a:	f103 012a 	add.w	r1, r3, #42	; 0x2a
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801691e:	68fb      	ldr	r3, [r7, #12]
 8016920:	f103 002a 	add.w	r0, r3, #42	; 0x2a
 8016924:	68fb      	ldr	r3, [r7, #12]
 8016926:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8016928:	2201      	movs	r2, #1
 801692a:	9203      	str	r2, [sp, #12]
 801692c:	68ba      	ldr	r2, [r7, #8]
 801692e:	9202      	str	r2, [sp, #8]
 8016930:	4a06      	ldr	r2, [pc, #24]	; (801694c <etharp_request_dst+0x40>)
 8016932:	9201      	str	r2, [sp, #4]
 8016934:	9300      	str	r3, [sp, #0]
 8016936:	4603      	mov	r3, r0
 8016938:	687a      	ldr	r2, [r7, #4]
 801693a:	68f8      	ldr	r0, [r7, #12]
 801693c:	f7ff ff5a 	bl	80167f4 <etharp_raw>
 8016940:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 8016942:	4618      	mov	r0, r3
 8016944:	3710      	adds	r7, #16
 8016946:	46bd      	mov	sp, r7
 8016948:	bd80      	pop	{r7, pc}
 801694a:	bf00      	nop
 801694c:	0801c9fc 	.word	0x0801c9fc

08016950 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8016950:	b580      	push	{r7, lr}
 8016952:	b082      	sub	sp, #8
 8016954:	af00      	add	r7, sp, #0
 8016956:	6078      	str	r0, [r7, #4]
 8016958:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 801695a:	4a05      	ldr	r2, [pc, #20]	; (8016970 <etharp_request+0x20>)
 801695c:	6839      	ldr	r1, [r7, #0]
 801695e:	6878      	ldr	r0, [r7, #4]
 8016960:	f7ff ffd4 	bl	801690c <etharp_request_dst>
 8016964:	4603      	mov	r3, r0
}
 8016966:	4618      	mov	r0, r3
 8016968:	3708      	adds	r7, #8
 801696a:	46bd      	mov	sp, r7
 801696c:	bd80      	pop	{r7, pc}
 801696e:	bf00      	nop
 8016970:	0801c9f4 	.word	0x0801c9f4

08016974 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 8016974:	b580      	push	{r7, lr}
 8016976:	b08e      	sub	sp, #56	; 0x38
 8016978:	af04      	add	r7, sp, #16
 801697a:	6078      	str	r0, [r7, #4]
 801697c:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 801697e:	4b79      	ldr	r3, [pc, #484]	; (8016b64 <icmp_input+0x1f0>)
 8016980:	689b      	ldr	r3, [r3, #8]
 8016982:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 8016984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016986:	781b      	ldrb	r3, [r3, #0]
 8016988:	f003 030f 	and.w	r3, r3, #15
 801698c:	b2db      	uxtb	r3, r3
 801698e:	009b      	lsls	r3, r3, #2
 8016990:	b2db      	uxtb	r3, r3
 8016992:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 8016994:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8016996:	2b13      	cmp	r3, #19
 8016998:	f240 80cd 	bls.w	8016b36 <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 801699c:	687b      	ldr	r3, [r7, #4]
 801699e:	895b      	ldrh	r3, [r3, #10]
 80169a0:	2b03      	cmp	r3, #3
 80169a2:	f240 80ca 	bls.w	8016b3a <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 80169a6:	687b      	ldr	r3, [r7, #4]
 80169a8:	685b      	ldr	r3, [r3, #4]
 80169aa:	781b      	ldrb	r3, [r3, #0]
 80169ac:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 80169b0:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80169b4:	2b00      	cmp	r3, #0
 80169b6:	f000 80b7 	beq.w	8016b28 <icmp_input+0x1b4>
 80169ba:	2b08      	cmp	r3, #8
 80169bc:	f040 80b7 	bne.w	8016b2e <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 80169c0:	4b69      	ldr	r3, [pc, #420]	; (8016b68 <icmp_input+0x1f4>)
 80169c2:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80169c4:	4b67      	ldr	r3, [pc, #412]	; (8016b64 <icmp_input+0x1f0>)
 80169c6:	695b      	ldr	r3, [r3, #20]
 80169c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80169cc:	2be0      	cmp	r3, #224	; 0xe0
 80169ce:	f000 80bb 	beq.w	8016b48 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 80169d2:	4b64      	ldr	r3, [pc, #400]	; (8016b64 <icmp_input+0x1f0>)
 80169d4:	695b      	ldr	r3, [r3, #20]
 80169d6:	4a63      	ldr	r2, [pc, #396]	; (8016b64 <icmp_input+0x1f0>)
 80169d8:	6812      	ldr	r2, [r2, #0]
 80169da:	4611      	mov	r1, r2
 80169dc:	4618      	mov	r0, r3
 80169de:	f000 fc0b 	bl	80171f8 <ip4_addr_isbroadcast_u32>
 80169e2:	4603      	mov	r3, r0
 80169e4:	2b00      	cmp	r3, #0
 80169e6:	f040 80b1 	bne.w	8016b4c <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 80169ea:	687b      	ldr	r3, [r7, #4]
 80169ec:	891b      	ldrh	r3, [r3, #8]
 80169ee:	2b07      	cmp	r3, #7
 80169f0:	f240 80a5 	bls.w	8016b3e <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 80169f4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80169f6:	330e      	adds	r3, #14
 80169f8:	4619      	mov	r1, r3
 80169fa:	6878      	ldr	r0, [r7, #4]
 80169fc:	f7f6 ff0a 	bl	800d814 <pbuf_add_header>
 8016a00:	4603      	mov	r3, r0
 8016a02:	2b00      	cmp	r3, #0
 8016a04:	d04b      	beq.n	8016a9e <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 8016a06:	687b      	ldr	r3, [r7, #4]
 8016a08:	891a      	ldrh	r2, [r3, #8]
 8016a0a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8016a0c:	4413      	add	r3, r2
 8016a0e:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 8016a10:	687b      	ldr	r3, [r7, #4]
 8016a12:	891b      	ldrh	r3, [r3, #8]
 8016a14:	8b7a      	ldrh	r2, [r7, #26]
 8016a16:	429a      	cmp	r2, r3
 8016a18:	f0c0 809a 	bcc.w	8016b50 <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 8016a1c:	8b7b      	ldrh	r3, [r7, #26]
 8016a1e:	f44f 7220 	mov.w	r2, #640	; 0x280
 8016a22:	4619      	mov	r1, r3
 8016a24:	200e      	movs	r0, #14
 8016a26:	f7f6 fca7 	bl	800d378 <pbuf_alloc>
 8016a2a:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 8016a2c:	697b      	ldr	r3, [r7, #20]
 8016a2e:	2b00      	cmp	r3, #0
 8016a30:	f000 8090 	beq.w	8016b54 <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 8016a34:	697b      	ldr	r3, [r7, #20]
 8016a36:	895b      	ldrh	r3, [r3, #10]
 8016a38:	461a      	mov	r2, r3
 8016a3a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8016a3c:	3308      	adds	r3, #8
 8016a3e:	429a      	cmp	r2, r3
 8016a40:	d203      	bcs.n	8016a4a <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 8016a42:	6978      	ldr	r0, [r7, #20]
 8016a44:	f7f6 ff7c 	bl	800d940 <pbuf_free>
          goto icmperr;
 8016a48:	e085      	b.n	8016b56 <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 8016a4a:	697b      	ldr	r3, [r7, #20]
 8016a4c:	685b      	ldr	r3, [r3, #4]
 8016a4e:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8016a50:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8016a52:	4618      	mov	r0, r3
 8016a54:	f001 fd3d 	bl	80184d2 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 8016a58:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8016a5a:	4619      	mov	r1, r3
 8016a5c:	6978      	ldr	r0, [r7, #20]
 8016a5e:	f7f6 fee9 	bl	800d834 <pbuf_remove_header>
 8016a62:	4603      	mov	r3, r0
 8016a64:	2b00      	cmp	r3, #0
 8016a66:	d009      	beq.n	8016a7c <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 8016a68:	4b40      	ldr	r3, [pc, #256]	; (8016b6c <icmp_input+0x1f8>)
 8016a6a:	22b6      	movs	r2, #182	; 0xb6
 8016a6c:	4940      	ldr	r1, [pc, #256]	; (8016b70 <icmp_input+0x1fc>)
 8016a6e:	4841      	ldr	r0, [pc, #260]	; (8016b74 <icmp_input+0x200>)
 8016a70:	f001 fda0 	bl	80185b4 <iprintf>
          pbuf_free(r);
 8016a74:	6978      	ldr	r0, [r7, #20]
 8016a76:	f7f6 ff63 	bl	800d940 <pbuf_free>
          goto icmperr;
 8016a7a:	e06c      	b.n	8016b56 <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 8016a7c:	6879      	ldr	r1, [r7, #4]
 8016a7e:	6978      	ldr	r0, [r7, #20]
 8016a80:	f7f7 f892 	bl	800dba8 <pbuf_copy>
 8016a84:	4603      	mov	r3, r0
 8016a86:	2b00      	cmp	r3, #0
 8016a88:	d003      	beq.n	8016a92 <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 8016a8a:	6978      	ldr	r0, [r7, #20]
 8016a8c:	f7f6 ff58 	bl	800d940 <pbuf_free>
          goto icmperr;
 8016a90:	e061      	b.n	8016b56 <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 8016a92:	6878      	ldr	r0, [r7, #4]
 8016a94:	f7f6 ff54 	bl	800d940 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 8016a98:	697b      	ldr	r3, [r7, #20]
 8016a9a:	607b      	str	r3, [r7, #4]
 8016a9c:	e00f      	b.n	8016abe <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8016a9e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8016aa0:	330e      	adds	r3, #14
 8016aa2:	4619      	mov	r1, r3
 8016aa4:	6878      	ldr	r0, [r7, #4]
 8016aa6:	f7f6 fec5 	bl	800d834 <pbuf_remove_header>
 8016aaa:	4603      	mov	r3, r0
 8016aac:	2b00      	cmp	r3, #0
 8016aae:	d006      	beq.n	8016abe <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 8016ab0:	4b2e      	ldr	r3, [pc, #184]	; (8016b6c <icmp_input+0x1f8>)
 8016ab2:	22c7      	movs	r2, #199	; 0xc7
 8016ab4:	4930      	ldr	r1, [pc, #192]	; (8016b78 <icmp_input+0x204>)
 8016ab6:	482f      	ldr	r0, [pc, #188]	; (8016b74 <icmp_input+0x200>)
 8016ab8:	f001 fd7c 	bl	80185b4 <iprintf>
          goto icmperr;
 8016abc:	e04b      	b.n	8016b56 <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 8016abe:	687b      	ldr	r3, [r7, #4]
 8016ac0:	685b      	ldr	r3, [r3, #4]
 8016ac2:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 8016ac4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8016ac6:	4619      	mov	r1, r3
 8016ac8:	6878      	ldr	r0, [r7, #4]
 8016aca:	f7f6 fea3 	bl	800d814 <pbuf_add_header>
 8016ace:	4603      	mov	r3, r0
 8016ad0:	2b00      	cmp	r3, #0
 8016ad2:	d12b      	bne.n	8016b2c <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 8016ad4:	687b      	ldr	r3, [r7, #4]
 8016ad6:	685b      	ldr	r3, [r3, #4]
 8016ad8:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 8016ada:	69fb      	ldr	r3, [r7, #28]
 8016adc:	681a      	ldr	r2, [r3, #0]
 8016ade:	68fb      	ldr	r3, [r7, #12]
 8016ae0:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 8016ae2:	4b20      	ldr	r3, [pc, #128]	; (8016b64 <icmp_input+0x1f0>)
 8016ae4:	691a      	ldr	r2, [r3, #16]
 8016ae6:	68fb      	ldr	r3, [r7, #12]
 8016ae8:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 8016aea:	693b      	ldr	r3, [r7, #16]
 8016aec:	2200      	movs	r2, #0
 8016aee:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 8016af0:	693b      	ldr	r3, [r7, #16]
 8016af2:	2200      	movs	r2, #0
 8016af4:	709a      	strb	r2, [r3, #2]
 8016af6:	2200      	movs	r2, #0
 8016af8:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 8016afa:	68fb      	ldr	r3, [r7, #12]
 8016afc:	22ff      	movs	r2, #255	; 0xff
 8016afe:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 8016b00:	68fb      	ldr	r3, [r7, #12]
 8016b02:	2200      	movs	r2, #0
 8016b04:	729a      	strb	r2, [r3, #10]
 8016b06:	2200      	movs	r2, #0
 8016b08:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 8016b0a:	683b      	ldr	r3, [r7, #0]
 8016b0c:	9302      	str	r3, [sp, #8]
 8016b0e:	2301      	movs	r3, #1
 8016b10:	9301      	str	r3, [sp, #4]
 8016b12:	2300      	movs	r3, #0
 8016b14:	9300      	str	r3, [sp, #0]
 8016b16:	23ff      	movs	r3, #255	; 0xff
 8016b18:	2200      	movs	r2, #0
 8016b1a:	69f9      	ldr	r1, [r7, #28]
 8016b1c:	6878      	ldr	r0, [r7, #4]
 8016b1e:	f000 fa93 	bl	8017048 <ip4_output_if>
 8016b22:	4603      	mov	r3, r0
 8016b24:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 8016b26:	e001      	b.n	8016b2c <icmp_input+0x1b8>
      break;
 8016b28:	bf00      	nop
 8016b2a:	e000      	b.n	8016b2e <icmp_input+0x1ba>
      break;
 8016b2c:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 8016b2e:	6878      	ldr	r0, [r7, #4]
 8016b30:	f7f6 ff06 	bl	800d940 <pbuf_free>
  return;
 8016b34:	e013      	b.n	8016b5e <icmp_input+0x1ea>
    goto lenerr;
 8016b36:	bf00      	nop
 8016b38:	e002      	b.n	8016b40 <icmp_input+0x1cc>
    goto lenerr;
 8016b3a:	bf00      	nop
 8016b3c:	e000      	b.n	8016b40 <icmp_input+0x1cc>
        goto lenerr;
 8016b3e:	bf00      	nop
lenerr:
  pbuf_free(p);
 8016b40:	6878      	ldr	r0, [r7, #4]
 8016b42:	f7f6 fefd 	bl	800d940 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8016b46:	e00a      	b.n	8016b5e <icmp_input+0x1ea>
        goto icmperr;
 8016b48:	bf00      	nop
 8016b4a:	e004      	b.n	8016b56 <icmp_input+0x1e2>
        goto icmperr;
 8016b4c:	bf00      	nop
 8016b4e:	e002      	b.n	8016b56 <icmp_input+0x1e2>
          goto icmperr;
 8016b50:	bf00      	nop
 8016b52:	e000      	b.n	8016b56 <icmp_input+0x1e2>
          goto icmperr;
 8016b54:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 8016b56:	6878      	ldr	r0, [r7, #4]
 8016b58:	f7f6 fef2 	bl	800d940 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8016b5c:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 8016b5e:	3728      	adds	r7, #40	; 0x28
 8016b60:	46bd      	mov	sp, r7
 8016b62:	bd80      	pop	{r7, pc}
 8016b64:	200086f4 	.word	0x200086f4
 8016b68:	20008708 	.word	0x20008708
 8016b6c:	0801c31c 	.word	0x0801c31c
 8016b70:	0801c354 	.word	0x0801c354
 8016b74:	0801c38c 	.word	0x0801c38c
 8016b78:	0801c3b4 	.word	0x0801c3b4

08016b7c <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 8016b7c:	b580      	push	{r7, lr}
 8016b7e:	b082      	sub	sp, #8
 8016b80:	af00      	add	r7, sp, #0
 8016b82:	6078      	str	r0, [r7, #4]
 8016b84:	460b      	mov	r3, r1
 8016b86:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 8016b88:	78fb      	ldrb	r3, [r7, #3]
 8016b8a:	461a      	mov	r2, r3
 8016b8c:	2103      	movs	r1, #3
 8016b8e:	6878      	ldr	r0, [r7, #4]
 8016b90:	f000 f814 	bl	8016bbc <icmp_send_response>
}
 8016b94:	bf00      	nop
 8016b96:	3708      	adds	r7, #8
 8016b98:	46bd      	mov	sp, r7
 8016b9a:	bd80      	pop	{r7, pc}

08016b9c <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 8016b9c:	b580      	push	{r7, lr}
 8016b9e:	b082      	sub	sp, #8
 8016ba0:	af00      	add	r7, sp, #0
 8016ba2:	6078      	str	r0, [r7, #4]
 8016ba4:	460b      	mov	r3, r1
 8016ba6:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8016ba8:	78fb      	ldrb	r3, [r7, #3]
 8016baa:	461a      	mov	r2, r3
 8016bac:	210b      	movs	r1, #11
 8016bae:	6878      	ldr	r0, [r7, #4]
 8016bb0:	f000 f804 	bl	8016bbc <icmp_send_response>
}
 8016bb4:	bf00      	nop
 8016bb6:	3708      	adds	r7, #8
 8016bb8:	46bd      	mov	sp, r7
 8016bba:	bd80      	pop	{r7, pc}

08016bbc <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8016bbc:	b580      	push	{r7, lr}
 8016bbe:	b08c      	sub	sp, #48	; 0x30
 8016bc0:	af04      	add	r7, sp, #16
 8016bc2:	6078      	str	r0, [r7, #4]
 8016bc4:	460b      	mov	r3, r1
 8016bc6:	70fb      	strb	r3, [r7, #3]
 8016bc8:	4613      	mov	r3, r2
 8016bca:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 8016bcc:	f44f 7220 	mov.w	r2, #640	; 0x280
 8016bd0:	2124      	movs	r1, #36	; 0x24
 8016bd2:	2022      	movs	r0, #34	; 0x22
 8016bd4:	f7f6 fbd0 	bl	800d378 <pbuf_alloc>
 8016bd8:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 8016bda:	69fb      	ldr	r3, [r7, #28]
 8016bdc:	2b00      	cmp	r3, #0
 8016bde:	d04c      	beq.n	8016c7a <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8016be0:	69fb      	ldr	r3, [r7, #28]
 8016be2:	895b      	ldrh	r3, [r3, #10]
 8016be4:	2b23      	cmp	r3, #35	; 0x23
 8016be6:	d806      	bhi.n	8016bf6 <icmp_send_response+0x3a>
 8016be8:	4b26      	ldr	r3, [pc, #152]	; (8016c84 <icmp_send_response+0xc8>)
 8016bea:	f44f 72b4 	mov.w	r2, #360	; 0x168
 8016bee:	4926      	ldr	r1, [pc, #152]	; (8016c88 <icmp_send_response+0xcc>)
 8016bf0:	4826      	ldr	r0, [pc, #152]	; (8016c8c <icmp_send_response+0xd0>)
 8016bf2:	f001 fcdf 	bl	80185b4 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 8016bf6:	687b      	ldr	r3, [r7, #4]
 8016bf8:	685b      	ldr	r3, [r3, #4]
 8016bfa:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 8016bfc:	69fb      	ldr	r3, [r7, #28]
 8016bfe:	685b      	ldr	r3, [r3, #4]
 8016c00:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 8016c02:	697b      	ldr	r3, [r7, #20]
 8016c04:	78fa      	ldrb	r2, [r7, #3]
 8016c06:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 8016c08:	697b      	ldr	r3, [r7, #20]
 8016c0a:	78ba      	ldrb	r2, [r7, #2]
 8016c0c:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 8016c0e:	697b      	ldr	r3, [r7, #20]
 8016c10:	2200      	movs	r2, #0
 8016c12:	711a      	strb	r2, [r3, #4]
 8016c14:	2200      	movs	r2, #0
 8016c16:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 8016c18:	697b      	ldr	r3, [r7, #20]
 8016c1a:	2200      	movs	r2, #0
 8016c1c:	719a      	strb	r2, [r3, #6]
 8016c1e:	2200      	movs	r2, #0
 8016c20:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 8016c22:	69fb      	ldr	r3, [r7, #28]
 8016c24:	685b      	ldr	r3, [r3, #4]
 8016c26:	f103 0008 	add.w	r0, r3, #8
 8016c2a:	687b      	ldr	r3, [r7, #4]
 8016c2c:	685b      	ldr	r3, [r3, #4]
 8016c2e:	221c      	movs	r2, #28
 8016c30:	4619      	mov	r1, r3
 8016c32:	f001 fc4e 	bl	80184d2 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 8016c36:	69bb      	ldr	r3, [r7, #24]
 8016c38:	68db      	ldr	r3, [r3, #12]
 8016c3a:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 8016c3c:	f107 030c 	add.w	r3, r7, #12
 8016c40:	4618      	mov	r0, r3
 8016c42:	f000 f825 	bl	8016c90 <ip4_route>
 8016c46:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 8016c48:	693b      	ldr	r3, [r7, #16]
 8016c4a:	2b00      	cmp	r3, #0
 8016c4c:	d011      	beq.n	8016c72 <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 8016c4e:	697b      	ldr	r3, [r7, #20]
 8016c50:	2200      	movs	r2, #0
 8016c52:	709a      	strb	r2, [r3, #2]
 8016c54:	2200      	movs	r2, #0
 8016c56:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8016c58:	f107 020c 	add.w	r2, r7, #12
 8016c5c:	693b      	ldr	r3, [r7, #16]
 8016c5e:	9302      	str	r3, [sp, #8]
 8016c60:	2301      	movs	r3, #1
 8016c62:	9301      	str	r3, [sp, #4]
 8016c64:	2300      	movs	r3, #0
 8016c66:	9300      	str	r3, [sp, #0]
 8016c68:	23ff      	movs	r3, #255	; 0xff
 8016c6a:	2100      	movs	r1, #0
 8016c6c:	69f8      	ldr	r0, [r7, #28]
 8016c6e:	f000 f9eb 	bl	8017048 <ip4_output_if>
  }
  pbuf_free(q);
 8016c72:	69f8      	ldr	r0, [r7, #28]
 8016c74:	f7f6 fe64 	bl	800d940 <pbuf_free>
 8016c78:	e000      	b.n	8016c7c <icmp_send_response+0xc0>
    return;
 8016c7a:	bf00      	nop
}
 8016c7c:	3720      	adds	r7, #32
 8016c7e:	46bd      	mov	sp, r7
 8016c80:	bd80      	pop	{r7, pc}
 8016c82:	bf00      	nop
 8016c84:	0801c31c 	.word	0x0801c31c
 8016c88:	0801c3e8 	.word	0x0801c3e8
 8016c8c:	0801c38c 	.word	0x0801c38c

08016c90 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 8016c90:	b480      	push	{r7}
 8016c92:	b085      	sub	sp, #20
 8016c94:	af00      	add	r7, sp, #0
 8016c96:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 8016c98:	4b33      	ldr	r3, [pc, #204]	; (8016d68 <ip4_route+0xd8>)
 8016c9a:	681b      	ldr	r3, [r3, #0]
 8016c9c:	60fb      	str	r3, [r7, #12]
 8016c9e:	e036      	b.n	8016d0e <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8016ca0:	68fb      	ldr	r3, [r7, #12]
 8016ca2:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8016ca6:	f003 0301 	and.w	r3, r3, #1
 8016caa:	b2db      	uxtb	r3, r3
 8016cac:	2b00      	cmp	r3, #0
 8016cae:	d02b      	beq.n	8016d08 <ip4_route+0x78>
 8016cb0:	68fb      	ldr	r3, [r7, #12]
 8016cb2:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8016cb6:	089b      	lsrs	r3, r3, #2
 8016cb8:	f003 0301 	and.w	r3, r3, #1
 8016cbc:	b2db      	uxtb	r3, r3
 8016cbe:	2b00      	cmp	r3, #0
 8016cc0:	d022      	beq.n	8016d08 <ip4_route+0x78>
 8016cc2:	68fb      	ldr	r3, [r7, #12]
 8016cc4:	3304      	adds	r3, #4
 8016cc6:	681b      	ldr	r3, [r3, #0]
 8016cc8:	2b00      	cmp	r3, #0
 8016cca:	d01d      	beq.n	8016d08 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8016ccc:	687b      	ldr	r3, [r7, #4]
 8016cce:	681a      	ldr	r2, [r3, #0]
 8016cd0:	68fb      	ldr	r3, [r7, #12]
 8016cd2:	3304      	adds	r3, #4
 8016cd4:	681b      	ldr	r3, [r3, #0]
 8016cd6:	405a      	eors	r2, r3
 8016cd8:	68fb      	ldr	r3, [r7, #12]
 8016cda:	3308      	adds	r3, #8
 8016cdc:	681b      	ldr	r3, [r3, #0]
 8016cde:	4013      	ands	r3, r2
 8016ce0:	2b00      	cmp	r3, #0
 8016ce2:	d101      	bne.n	8016ce8 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 8016ce4:	68fb      	ldr	r3, [r7, #12]
 8016ce6:	e038      	b.n	8016d5a <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8016ce8:	68fb      	ldr	r3, [r7, #12]
 8016cea:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8016cee:	f003 0302 	and.w	r3, r3, #2
 8016cf2:	2b00      	cmp	r3, #0
 8016cf4:	d108      	bne.n	8016d08 <ip4_route+0x78>
 8016cf6:	687b      	ldr	r3, [r7, #4]
 8016cf8:	681a      	ldr	r2, [r3, #0]
 8016cfa:	68fb      	ldr	r3, [r7, #12]
 8016cfc:	330c      	adds	r3, #12
 8016cfe:	681b      	ldr	r3, [r3, #0]
 8016d00:	429a      	cmp	r2, r3
 8016d02:	d101      	bne.n	8016d08 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 8016d04:	68fb      	ldr	r3, [r7, #12]
 8016d06:	e028      	b.n	8016d5a <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 8016d08:	68fb      	ldr	r3, [r7, #12]
 8016d0a:	681b      	ldr	r3, [r3, #0]
 8016d0c:	60fb      	str	r3, [r7, #12]
 8016d0e:	68fb      	ldr	r3, [r7, #12]
 8016d10:	2b00      	cmp	r3, #0
 8016d12:	d1c5      	bne.n	8016ca0 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8016d14:	4b15      	ldr	r3, [pc, #84]	; (8016d6c <ip4_route+0xdc>)
 8016d16:	681b      	ldr	r3, [r3, #0]
 8016d18:	2b00      	cmp	r3, #0
 8016d1a:	d01a      	beq.n	8016d52 <ip4_route+0xc2>
 8016d1c:	4b13      	ldr	r3, [pc, #76]	; (8016d6c <ip4_route+0xdc>)
 8016d1e:	681b      	ldr	r3, [r3, #0]
 8016d20:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8016d24:	f003 0301 	and.w	r3, r3, #1
 8016d28:	2b00      	cmp	r3, #0
 8016d2a:	d012      	beq.n	8016d52 <ip4_route+0xc2>
 8016d2c:	4b0f      	ldr	r3, [pc, #60]	; (8016d6c <ip4_route+0xdc>)
 8016d2e:	681b      	ldr	r3, [r3, #0]
 8016d30:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8016d34:	f003 0304 	and.w	r3, r3, #4
 8016d38:	2b00      	cmp	r3, #0
 8016d3a:	d00a      	beq.n	8016d52 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8016d3c:	4b0b      	ldr	r3, [pc, #44]	; (8016d6c <ip4_route+0xdc>)
 8016d3e:	681b      	ldr	r3, [r3, #0]
 8016d40:	3304      	adds	r3, #4
 8016d42:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8016d44:	2b00      	cmp	r3, #0
 8016d46:	d004      	beq.n	8016d52 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8016d48:	687b      	ldr	r3, [r7, #4]
 8016d4a:	681b      	ldr	r3, [r3, #0]
 8016d4c:	b2db      	uxtb	r3, r3
 8016d4e:	2b7f      	cmp	r3, #127	; 0x7f
 8016d50:	d101      	bne.n	8016d56 <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 8016d52:	2300      	movs	r3, #0
 8016d54:	e001      	b.n	8016d5a <ip4_route+0xca>
  }

  return netif_default;
 8016d56:	4b05      	ldr	r3, [pc, #20]	; (8016d6c <ip4_route+0xdc>)
 8016d58:	681b      	ldr	r3, [r3, #0]
}
 8016d5a:	4618      	mov	r0, r3
 8016d5c:	3714      	adds	r7, #20
 8016d5e:	46bd      	mov	sp, r7
 8016d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016d64:	4770      	bx	lr
 8016d66:	bf00      	nop
 8016d68:	2000be18 	.word	0x2000be18
 8016d6c:	2000be1c 	.word	0x2000be1c

08016d70 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 8016d70:	b580      	push	{r7, lr}
 8016d72:	b082      	sub	sp, #8
 8016d74:	af00      	add	r7, sp, #0
 8016d76:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8016d78:	687b      	ldr	r3, [r7, #4]
 8016d7a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8016d7e:	f003 0301 	and.w	r3, r3, #1
 8016d82:	b2db      	uxtb	r3, r3
 8016d84:	2b00      	cmp	r3, #0
 8016d86:	d016      	beq.n	8016db6 <ip4_input_accept+0x46>
 8016d88:	687b      	ldr	r3, [r7, #4]
 8016d8a:	3304      	adds	r3, #4
 8016d8c:	681b      	ldr	r3, [r3, #0]
 8016d8e:	2b00      	cmp	r3, #0
 8016d90:	d011      	beq.n	8016db6 <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8016d92:	4b0b      	ldr	r3, [pc, #44]	; (8016dc0 <ip4_input_accept+0x50>)
 8016d94:	695a      	ldr	r2, [r3, #20]
 8016d96:	687b      	ldr	r3, [r7, #4]
 8016d98:	3304      	adds	r3, #4
 8016d9a:	681b      	ldr	r3, [r3, #0]
 8016d9c:	429a      	cmp	r2, r3
 8016d9e:	d008      	beq.n	8016db2 <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8016da0:	4b07      	ldr	r3, [pc, #28]	; (8016dc0 <ip4_input_accept+0x50>)
 8016da2:	695b      	ldr	r3, [r3, #20]
 8016da4:	6879      	ldr	r1, [r7, #4]
 8016da6:	4618      	mov	r0, r3
 8016da8:	f000 fa26 	bl	80171f8 <ip4_addr_isbroadcast_u32>
 8016dac:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8016dae:	2b00      	cmp	r3, #0
 8016db0:	d001      	beq.n	8016db6 <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 8016db2:	2301      	movs	r3, #1
 8016db4:	e000      	b.n	8016db8 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 8016db6:	2300      	movs	r3, #0
}
 8016db8:	4618      	mov	r0, r3
 8016dba:	3708      	adds	r7, #8
 8016dbc:	46bd      	mov	sp, r7
 8016dbe:	bd80      	pop	{r7, pc}
 8016dc0:	200086f4 	.word	0x200086f4

08016dc4 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 8016dc4:	b580      	push	{r7, lr}
 8016dc6:	b088      	sub	sp, #32
 8016dc8:	af00      	add	r7, sp, #0
 8016dca:	6078      	str	r0, [r7, #4]
 8016dcc:	6039      	str	r1, [r7, #0]
  const struct ip_hdr *iphdr;
  struct netif *netif;
  u16_t iphdr_hlen;
  u16_t iphdr_len;
#if IP_ACCEPT_LINK_LAYER_ADDRESSING || LWIP_IGMP
  int check_ip_src = 1;
 8016dce:	2301      	movs	r3, #1
 8016dd0:	617b      	str	r3, [r7, #20]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 8016dd2:	687b      	ldr	r3, [r7, #4]
 8016dd4:	685b      	ldr	r3, [r3, #4]
 8016dd6:	61fb      	str	r3, [r7, #28]
  if (IPH_V(iphdr) != 4) {
 8016dd8:	69fb      	ldr	r3, [r7, #28]
 8016dda:	781b      	ldrb	r3, [r3, #0]
 8016ddc:	091b      	lsrs	r3, r3, #4
 8016dde:	b2db      	uxtb	r3, r3
 8016de0:	2b04      	cmp	r3, #4
 8016de2:	d004      	beq.n	8016dee <ip4_input+0x2a>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 8016de4:	6878      	ldr	r0, [r7, #4]
 8016de6:	f7f6 fdab 	bl	800d940 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 8016dea:	2300      	movs	r3, #0
 8016dec:	e123      	b.n	8017036 <ip4_input+0x272>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 8016dee:	69fb      	ldr	r3, [r7, #28]
 8016df0:	781b      	ldrb	r3, [r3, #0]
 8016df2:	f003 030f 	and.w	r3, r3, #15
 8016df6:	b2db      	uxtb	r3, r3
 8016df8:	009b      	lsls	r3, r3, #2
 8016dfa:	b2db      	uxtb	r3, r3
 8016dfc:	827b      	strh	r3, [r7, #18]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8016dfe:	69fb      	ldr	r3, [r7, #28]
 8016e00:	885b      	ldrh	r3, [r3, #2]
 8016e02:	b29b      	uxth	r3, r3
 8016e04:	4618      	mov	r0, r3
 8016e06:	f7f5 f9e3 	bl	800c1d0 <lwip_htons>
 8016e0a:	4603      	mov	r3, r0
 8016e0c:	823b      	strh	r3, [r7, #16]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 8016e0e:	687b      	ldr	r3, [r7, #4]
 8016e10:	891b      	ldrh	r3, [r3, #8]
 8016e12:	8a3a      	ldrh	r2, [r7, #16]
 8016e14:	429a      	cmp	r2, r3
 8016e16:	d204      	bcs.n	8016e22 <ip4_input+0x5e>
    pbuf_realloc(p, iphdr_len);
 8016e18:	8a3b      	ldrh	r3, [r7, #16]
 8016e1a:	4619      	mov	r1, r3
 8016e1c:	6878      	ldr	r0, [r7, #4]
 8016e1e:	f7f6 fc09 	bl	800d634 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 8016e22:	687b      	ldr	r3, [r7, #4]
 8016e24:	895b      	ldrh	r3, [r3, #10]
 8016e26:	8a7a      	ldrh	r2, [r7, #18]
 8016e28:	429a      	cmp	r2, r3
 8016e2a:	d807      	bhi.n	8016e3c <ip4_input+0x78>
 8016e2c:	687b      	ldr	r3, [r7, #4]
 8016e2e:	891b      	ldrh	r3, [r3, #8]
 8016e30:	8a3a      	ldrh	r2, [r7, #16]
 8016e32:	429a      	cmp	r2, r3
 8016e34:	d802      	bhi.n	8016e3c <ip4_input+0x78>
 8016e36:	8a7b      	ldrh	r3, [r7, #18]
 8016e38:	2b13      	cmp	r3, #19
 8016e3a:	d804      	bhi.n	8016e46 <ip4_input+0x82>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 8016e3c:	6878      	ldr	r0, [r7, #4]
 8016e3e:	f7f6 fd7f 	bl	800d940 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 8016e42:	2300      	movs	r3, #0
 8016e44:	e0f7      	b.n	8017036 <ip4_input+0x272>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8016e46:	69fb      	ldr	r3, [r7, #28]
 8016e48:	691b      	ldr	r3, [r3, #16]
 8016e4a:	4a7d      	ldr	r2, [pc, #500]	; (8017040 <ip4_input+0x27c>)
 8016e4c:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 8016e4e:	69fb      	ldr	r3, [r7, #28]
 8016e50:	68db      	ldr	r3, [r3, #12]
 8016e52:	4a7b      	ldr	r2, [pc, #492]	; (8017040 <ip4_input+0x27c>)
 8016e54:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8016e56:	4b7a      	ldr	r3, [pc, #488]	; (8017040 <ip4_input+0x27c>)
 8016e58:	695b      	ldr	r3, [r3, #20]
 8016e5a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8016e5e:	2be0      	cmp	r3, #224	; 0xe0
 8016e60:	d112      	bne.n	8016e88 <ip4_input+0xc4>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 8016e62:	683b      	ldr	r3, [r7, #0]
 8016e64:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8016e68:	f003 0301 	and.w	r3, r3, #1
 8016e6c:	b2db      	uxtb	r3, r3
 8016e6e:	2b00      	cmp	r3, #0
 8016e70:	d007      	beq.n	8016e82 <ip4_input+0xbe>
 8016e72:	683b      	ldr	r3, [r7, #0]
 8016e74:	3304      	adds	r3, #4
 8016e76:	681b      	ldr	r3, [r3, #0]
 8016e78:	2b00      	cmp	r3, #0
 8016e7a:	d002      	beq.n	8016e82 <ip4_input+0xbe>
      netif = inp;
 8016e7c:	683b      	ldr	r3, [r7, #0]
 8016e7e:	61bb      	str	r3, [r7, #24]
 8016e80:	e02a      	b.n	8016ed8 <ip4_input+0x114>
    } else {
      netif = NULL;
 8016e82:	2300      	movs	r3, #0
 8016e84:	61bb      	str	r3, [r7, #24]
 8016e86:	e027      	b.n	8016ed8 <ip4_input+0x114>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 8016e88:	6838      	ldr	r0, [r7, #0]
 8016e8a:	f7ff ff71 	bl	8016d70 <ip4_input_accept>
 8016e8e:	4603      	mov	r3, r0
 8016e90:	2b00      	cmp	r3, #0
 8016e92:	d002      	beq.n	8016e9a <ip4_input+0xd6>
      netif = inp;
 8016e94:	683b      	ldr	r3, [r7, #0]
 8016e96:	61bb      	str	r3, [r7, #24]
 8016e98:	e01e      	b.n	8016ed8 <ip4_input+0x114>
    } else {
      netif = NULL;
 8016e9a:	2300      	movs	r3, #0
 8016e9c:	61bb      	str	r3, [r7, #24]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 8016e9e:	4b68      	ldr	r3, [pc, #416]	; (8017040 <ip4_input+0x27c>)
 8016ea0:	695b      	ldr	r3, [r3, #20]
 8016ea2:	b2db      	uxtb	r3, r3
 8016ea4:	2b7f      	cmp	r3, #127	; 0x7f
 8016ea6:	d017      	beq.n	8016ed8 <ip4_input+0x114>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 8016ea8:	4b66      	ldr	r3, [pc, #408]	; (8017044 <ip4_input+0x280>)
 8016eaa:	681b      	ldr	r3, [r3, #0]
 8016eac:	61bb      	str	r3, [r7, #24]
 8016eae:	e00e      	b.n	8016ece <ip4_input+0x10a>
          if (netif == inp) {
 8016eb0:	69ba      	ldr	r2, [r7, #24]
 8016eb2:	683b      	ldr	r3, [r7, #0]
 8016eb4:	429a      	cmp	r2, r3
 8016eb6:	d006      	beq.n	8016ec6 <ip4_input+0x102>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 8016eb8:	69b8      	ldr	r0, [r7, #24]
 8016eba:	f7ff ff59 	bl	8016d70 <ip4_input_accept>
 8016ebe:	4603      	mov	r3, r0
 8016ec0:	2b00      	cmp	r3, #0
 8016ec2:	d108      	bne.n	8016ed6 <ip4_input+0x112>
 8016ec4:	e000      	b.n	8016ec8 <ip4_input+0x104>
            continue;
 8016ec6:	bf00      	nop
        NETIF_FOREACH(netif) {
 8016ec8:	69bb      	ldr	r3, [r7, #24]
 8016eca:	681b      	ldr	r3, [r3, #0]
 8016ecc:	61bb      	str	r3, [r7, #24]
 8016ece:	69bb      	ldr	r3, [r7, #24]
 8016ed0:	2b00      	cmp	r3, #0
 8016ed2:	d1ed      	bne.n	8016eb0 <ip4_input+0xec>
 8016ed4:	e000      	b.n	8016ed8 <ip4_input+0x114>
            break;
 8016ed6:	bf00      	nop
   * If you want to accept private broadcast communication while a netif is down,
   * define LWIP_IP_ACCEPT_UDP_PORT(dst_port), e.g.:
   *
   * #define LWIP_IP_ACCEPT_UDP_PORT(dst_port) ((dst_port) == PP_NTOHS(12345))
   */
  if (netif == NULL) {
 8016ed8:	69bb      	ldr	r3, [r7, #24]
 8016eda:	2b00      	cmp	r3, #0
 8016edc:	d111      	bne.n	8016f02 <ip4_input+0x13e>
    /* remote port is DHCP server? */
    if (IPH_PROTO(iphdr) == IP_PROTO_UDP) {
 8016ede:	69fb      	ldr	r3, [r7, #28]
 8016ee0:	7a5b      	ldrb	r3, [r3, #9]
 8016ee2:	2b11      	cmp	r3, #17
 8016ee4:	d10d      	bne.n	8016f02 <ip4_input+0x13e>
      const struct udp_hdr *udphdr = (const struct udp_hdr *)((const u8_t *)iphdr + iphdr_hlen);
 8016ee6:	8a7b      	ldrh	r3, [r7, #18]
 8016ee8:	69fa      	ldr	r2, [r7, #28]
 8016eea:	4413      	add	r3, r2
 8016eec:	60fb      	str	r3, [r7, #12]
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE, ("ip4_input: UDP packet to DHCP client port %"U16_F"\n",
                                              lwip_ntohs(udphdr->dest)));
      if (IP_ACCEPT_LINK_LAYER_ADDRESSED_PORT(udphdr->dest)) {
 8016eee:	68fb      	ldr	r3, [r7, #12]
 8016ef0:	885b      	ldrh	r3, [r3, #2]
 8016ef2:	b29b      	uxth	r3, r3
 8016ef4:	f5b3 4f88 	cmp.w	r3, #17408	; 0x4400
 8016ef8:	d103      	bne.n	8016f02 <ip4_input+0x13e>
        LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE, ("ip4_input: DHCP packet accepted.\n"));
        netif = inp;
 8016efa:	683b      	ldr	r3, [r7, #0]
 8016efc:	61bb      	str	r3, [r7, #24]
        check_ip_src = 0;
 8016efe:	2300      	movs	r3, #0
 8016f00:	617b      	str	r3, [r7, #20]
  }
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */

  /* broadcast or multicast packet source address? Compliant with RFC 1122: 3.2.1.3 */
#if LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING
  if (check_ip_src
 8016f02:	697b      	ldr	r3, [r7, #20]
 8016f04:	2b00      	cmp	r3, #0
 8016f06:	d017      	beq.n	8016f38 <ip4_input+0x174>
#if IP_ACCEPT_LINK_LAYER_ADDRESSING
      /* DHCP servers need 0.0.0.0 to be allowed as source address (RFC 1.1.2.2: 3.2.1.3/a) */
      && !ip4_addr_isany_val(*ip4_current_src_addr())
 8016f08:	4b4d      	ldr	r3, [pc, #308]	; (8017040 <ip4_input+0x27c>)
 8016f0a:	691b      	ldr	r3, [r3, #16]
 8016f0c:	2b00      	cmp	r3, #0
 8016f0e:	d013      	beq.n	8016f38 <ip4_input+0x174>
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8016f10:	4b4b      	ldr	r3, [pc, #300]	; (8017040 <ip4_input+0x27c>)
 8016f12:	691b      	ldr	r3, [r3, #16]
 8016f14:	6839      	ldr	r1, [r7, #0]
 8016f16:	4618      	mov	r0, r3
 8016f18:	f000 f96e 	bl	80171f8 <ip4_addr_isbroadcast_u32>
 8016f1c:	4603      	mov	r3, r0
 8016f1e:	2b00      	cmp	r3, #0
 8016f20:	d105      	bne.n	8016f2e <ip4_input+0x16a>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 8016f22:	4b47      	ldr	r3, [pc, #284]	; (8017040 <ip4_input+0x27c>)
 8016f24:	691b      	ldr	r3, [r3, #16]
 8016f26:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8016f2a:	2be0      	cmp	r3, #224	; 0xe0
 8016f2c:	d104      	bne.n	8016f38 <ip4_input+0x174>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 8016f2e:	6878      	ldr	r0, [r7, #4]
 8016f30:	f7f6 fd06 	bl	800d940 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 8016f34:	2300      	movs	r3, #0
 8016f36:	e07e      	b.n	8017036 <ip4_input+0x272>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 8016f38:	69bb      	ldr	r3, [r7, #24]
 8016f3a:	2b00      	cmp	r3, #0
 8016f3c:	d104      	bne.n	8016f48 <ip4_input+0x184>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 8016f3e:	6878      	ldr	r0, [r7, #4]
 8016f40:	f7f6 fcfe 	bl	800d940 <pbuf_free>
    return ERR_OK;
 8016f44:	2300      	movs	r3, #0
 8016f46:	e076      	b.n	8017036 <ip4_input+0x272>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8016f48:	69fb      	ldr	r3, [r7, #28]
 8016f4a:	88db      	ldrh	r3, [r3, #6]
 8016f4c:	b29b      	uxth	r3, r3
 8016f4e:	461a      	mov	r2, r3
 8016f50:	f64f 733f 	movw	r3, #65343	; 0xff3f
 8016f54:	4013      	ands	r3, r2
 8016f56:	2b00      	cmp	r3, #0
 8016f58:	d00b      	beq.n	8016f72 <ip4_input+0x1ae>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 8016f5a:	6878      	ldr	r0, [r7, #4]
 8016f5c:	f000 fc92 	bl	8017884 <ip4_reass>
 8016f60:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 8016f62:	687b      	ldr	r3, [r7, #4]
 8016f64:	2b00      	cmp	r3, #0
 8016f66:	d101      	bne.n	8016f6c <ip4_input+0x1a8>
      return ERR_OK;
 8016f68:	2300      	movs	r3, #0
 8016f6a:	e064      	b.n	8017036 <ip4_input+0x272>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 8016f6c:	687b      	ldr	r3, [r7, #4]
 8016f6e:	685b      	ldr	r3, [r3, #4]
 8016f70:	61fb      	str	r3, [r7, #28]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 8016f72:	4a33      	ldr	r2, [pc, #204]	; (8017040 <ip4_input+0x27c>)
 8016f74:	69bb      	ldr	r3, [r7, #24]
 8016f76:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 8016f78:	4a31      	ldr	r2, [pc, #196]	; (8017040 <ip4_input+0x27c>)
 8016f7a:	683b      	ldr	r3, [r7, #0]
 8016f7c:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 8016f7e:	4a30      	ldr	r2, [pc, #192]	; (8017040 <ip4_input+0x27c>)
 8016f80:	69fb      	ldr	r3, [r7, #28]
 8016f82:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 8016f84:	69fb      	ldr	r3, [r7, #28]
 8016f86:	781b      	ldrb	r3, [r3, #0]
 8016f88:	f003 030f 	and.w	r3, r3, #15
 8016f8c:	b2db      	uxtb	r3, r3
 8016f8e:	009b      	lsls	r3, r3, #2
 8016f90:	b2db      	uxtb	r3, r3
 8016f92:	b29a      	uxth	r2, r3
 8016f94:	4b2a      	ldr	r3, [pc, #168]	; (8017040 <ip4_input+0x27c>)
 8016f96:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 8016f98:	8a7b      	ldrh	r3, [r7, #18]
 8016f9a:	4619      	mov	r1, r3
 8016f9c:	6878      	ldr	r0, [r7, #4]
 8016f9e:	f7f6 fc49 	bl	800d834 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 8016fa2:	69fb      	ldr	r3, [r7, #28]
 8016fa4:	7a5b      	ldrb	r3, [r3, #9]
 8016fa6:	2b11      	cmp	r3, #17
 8016fa8:	d006      	beq.n	8016fb8 <ip4_input+0x1f4>
 8016faa:	2b11      	cmp	r3, #17
 8016fac:	dc13      	bgt.n	8016fd6 <ip4_input+0x212>
 8016fae:	2b01      	cmp	r3, #1
 8016fb0:	d00c      	beq.n	8016fcc <ip4_input+0x208>
 8016fb2:	2b06      	cmp	r3, #6
 8016fb4:	d005      	beq.n	8016fc2 <ip4_input+0x1fe>
 8016fb6:	e00e      	b.n	8016fd6 <ip4_input+0x212>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 8016fb8:	6839      	ldr	r1, [r7, #0]
 8016fba:	6878      	ldr	r0, [r7, #4]
 8016fbc:	f7fc faea 	bl	8013594 <udp_input>
        break;
 8016fc0:	e026      	b.n	8017010 <ip4_input+0x24c>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 8016fc2:	6839      	ldr	r1, [r7, #0]
 8016fc4:	6878      	ldr	r0, [r7, #4]
 8016fc6:	f7f8 faff 	bl	800f5c8 <tcp_input>
        break;
 8016fca:	e021      	b.n	8017010 <ip4_input+0x24c>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 8016fcc:	6839      	ldr	r1, [r7, #0]
 8016fce:	6878      	ldr	r0, [r7, #4]
 8016fd0:	f7ff fcd0 	bl	8016974 <icmp_input>
        break;
 8016fd4:	e01c      	b.n	8017010 <ip4_input+0x24c>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8016fd6:	4b1a      	ldr	r3, [pc, #104]	; (8017040 <ip4_input+0x27c>)
 8016fd8:	695b      	ldr	r3, [r3, #20]
 8016fda:	69b9      	ldr	r1, [r7, #24]
 8016fdc:	4618      	mov	r0, r3
 8016fde:	f000 f90b 	bl	80171f8 <ip4_addr_isbroadcast_u32>
 8016fe2:	4603      	mov	r3, r0
 8016fe4:	2b00      	cmp	r3, #0
 8016fe6:	d10f      	bne.n	8017008 <ip4_input+0x244>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8016fe8:	4b15      	ldr	r3, [pc, #84]	; (8017040 <ip4_input+0x27c>)
 8016fea:	695b      	ldr	r3, [r3, #20]
 8016fec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8016ff0:	2be0      	cmp	r3, #224	; 0xe0
 8016ff2:	d009      	beq.n	8017008 <ip4_input+0x244>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 8016ff4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8016ff8:	4619      	mov	r1, r3
 8016ffa:	6878      	ldr	r0, [r7, #4]
 8016ffc:	f7f6 fc8d 	bl	800d91a <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 8017000:	2102      	movs	r1, #2
 8017002:	6878      	ldr	r0, [r7, #4]
 8017004:	f7ff fdba 	bl	8016b7c <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 8017008:	6878      	ldr	r0, [r7, #4]
 801700a:	f7f6 fc99 	bl	800d940 <pbuf_free>
        break;
 801700e:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 8017010:	4b0b      	ldr	r3, [pc, #44]	; (8017040 <ip4_input+0x27c>)
 8017012:	2200      	movs	r2, #0
 8017014:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 8017016:	4b0a      	ldr	r3, [pc, #40]	; (8017040 <ip4_input+0x27c>)
 8017018:	2200      	movs	r2, #0
 801701a:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 801701c:	4b08      	ldr	r3, [pc, #32]	; (8017040 <ip4_input+0x27c>)
 801701e:	2200      	movs	r2, #0
 8017020:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 8017022:	4b07      	ldr	r3, [pc, #28]	; (8017040 <ip4_input+0x27c>)
 8017024:	2200      	movs	r2, #0
 8017026:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 8017028:	4b05      	ldr	r3, [pc, #20]	; (8017040 <ip4_input+0x27c>)
 801702a:	2200      	movs	r2, #0
 801702c:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 801702e:	4b04      	ldr	r3, [pc, #16]	; (8017040 <ip4_input+0x27c>)
 8017030:	2200      	movs	r2, #0
 8017032:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 8017034:	2300      	movs	r3, #0
}
 8017036:	4618      	mov	r0, r3
 8017038:	3720      	adds	r7, #32
 801703a:	46bd      	mov	sp, r7
 801703c:	bd80      	pop	{r7, pc}
 801703e:	bf00      	nop
 8017040:	200086f4 	.word	0x200086f4
 8017044:	2000be18 	.word	0x2000be18

08017048 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 8017048:	b580      	push	{r7, lr}
 801704a:	b08a      	sub	sp, #40	; 0x28
 801704c:	af04      	add	r7, sp, #16
 801704e:	60f8      	str	r0, [r7, #12]
 8017050:	60b9      	str	r1, [r7, #8]
 8017052:	607a      	str	r2, [r7, #4]
 8017054:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 8017056:	68bb      	ldr	r3, [r7, #8]
 8017058:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801705a:	687b      	ldr	r3, [r7, #4]
 801705c:	2b00      	cmp	r3, #0
 801705e:	d009      	beq.n	8017074 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 8017060:	68bb      	ldr	r3, [r7, #8]
 8017062:	2b00      	cmp	r3, #0
 8017064:	d003      	beq.n	801706e <ip4_output_if+0x26>
 8017066:	68bb      	ldr	r3, [r7, #8]
 8017068:	681b      	ldr	r3, [r3, #0]
 801706a:	2b00      	cmp	r3, #0
 801706c:	d102      	bne.n	8017074 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 801706e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017070:	3304      	adds	r3, #4
 8017072:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8017074:	78fa      	ldrb	r2, [r7, #3]
 8017076:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017078:	9302      	str	r3, [sp, #8]
 801707a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801707e:	9301      	str	r3, [sp, #4]
 8017080:	f897 3020 	ldrb.w	r3, [r7, #32]
 8017084:	9300      	str	r3, [sp, #0]
 8017086:	4613      	mov	r3, r2
 8017088:	687a      	ldr	r2, [r7, #4]
 801708a:	6979      	ldr	r1, [r7, #20]
 801708c:	68f8      	ldr	r0, [r7, #12]
 801708e:	f000 f805 	bl	801709c <ip4_output_if_src>
 8017092:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 8017094:	4618      	mov	r0, r3
 8017096:	3718      	adds	r7, #24
 8017098:	46bd      	mov	sp, r7
 801709a:	bd80      	pop	{r7, pc}

0801709c <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 801709c:	b580      	push	{r7, lr}
 801709e:	b088      	sub	sp, #32
 80170a0:	af00      	add	r7, sp, #0
 80170a2:	60f8      	str	r0, [r7, #12]
 80170a4:	60b9      	str	r1, [r7, #8]
 80170a6:	607a      	str	r2, [r7, #4]
 80170a8:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 80170aa:	68fb      	ldr	r3, [r7, #12]
 80170ac:	7b9b      	ldrb	r3, [r3, #14]
 80170ae:	2b01      	cmp	r3, #1
 80170b0:	d006      	beq.n	80170c0 <ip4_output_if_src+0x24>
 80170b2:	4b4b      	ldr	r3, [pc, #300]	; (80171e0 <ip4_output_if_src+0x144>)
 80170b4:	f44f 7255 	mov.w	r2, #852	; 0x354
 80170b8:	494a      	ldr	r1, [pc, #296]	; (80171e4 <ip4_output_if_src+0x148>)
 80170ba:	484b      	ldr	r0, [pc, #300]	; (80171e8 <ip4_output_if_src+0x14c>)
 80170bc:	f001 fa7a 	bl	80185b4 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 80170c0:	687b      	ldr	r3, [r7, #4]
 80170c2:	2b00      	cmp	r3, #0
 80170c4:	d060      	beq.n	8017188 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 80170c6:	2314      	movs	r3, #20
 80170c8:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 80170ca:	2114      	movs	r1, #20
 80170cc:	68f8      	ldr	r0, [r7, #12]
 80170ce:	f7f6 fba1 	bl	800d814 <pbuf_add_header>
 80170d2:	4603      	mov	r3, r0
 80170d4:	2b00      	cmp	r3, #0
 80170d6:	d002      	beq.n	80170de <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 80170d8:	f06f 0301 	mvn.w	r3, #1
 80170dc:	e07c      	b.n	80171d8 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 80170de:	68fb      	ldr	r3, [r7, #12]
 80170e0:	685b      	ldr	r3, [r3, #4]
 80170e2:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 80170e4:	68fb      	ldr	r3, [r7, #12]
 80170e6:	895b      	ldrh	r3, [r3, #10]
 80170e8:	2b13      	cmp	r3, #19
 80170ea:	d806      	bhi.n	80170fa <ip4_output_if_src+0x5e>
 80170ec:	4b3c      	ldr	r3, [pc, #240]	; (80171e0 <ip4_output_if_src+0x144>)
 80170ee:	f44f 7262 	mov.w	r2, #904	; 0x388
 80170f2:	493e      	ldr	r1, [pc, #248]	; (80171ec <ip4_output_if_src+0x150>)
 80170f4:	483c      	ldr	r0, [pc, #240]	; (80171e8 <ip4_output_if_src+0x14c>)
 80170f6:	f001 fa5d 	bl	80185b4 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 80170fa:	69fb      	ldr	r3, [r7, #28]
 80170fc:	78fa      	ldrb	r2, [r7, #3]
 80170fe:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 8017100:	69fb      	ldr	r3, [r7, #28]
 8017102:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8017106:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 8017108:	687b      	ldr	r3, [r7, #4]
 801710a:	681a      	ldr	r2, [r3, #0]
 801710c:	69fb      	ldr	r3, [r7, #28]
 801710e:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8017110:	8b7b      	ldrh	r3, [r7, #26]
 8017112:	089b      	lsrs	r3, r3, #2
 8017114:	b29b      	uxth	r3, r3
 8017116:	b2db      	uxtb	r3, r3
 8017118:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801711c:	b2da      	uxtb	r2, r3
 801711e:	69fb      	ldr	r3, [r7, #28]
 8017120:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 8017122:	69fb      	ldr	r3, [r7, #28]
 8017124:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8017128:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801712a:	68fb      	ldr	r3, [r7, #12]
 801712c:	891b      	ldrh	r3, [r3, #8]
 801712e:	4618      	mov	r0, r3
 8017130:	f7f5 f84e 	bl	800c1d0 <lwip_htons>
 8017134:	4603      	mov	r3, r0
 8017136:	461a      	mov	r2, r3
 8017138:	69fb      	ldr	r3, [r7, #28]
 801713a:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 801713c:	69fb      	ldr	r3, [r7, #28]
 801713e:	2200      	movs	r2, #0
 8017140:	719a      	strb	r2, [r3, #6]
 8017142:	2200      	movs	r2, #0
 8017144:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8017146:	4b2a      	ldr	r3, [pc, #168]	; (80171f0 <ip4_output_if_src+0x154>)
 8017148:	881b      	ldrh	r3, [r3, #0]
 801714a:	4618      	mov	r0, r3
 801714c:	f7f5 f840 	bl	800c1d0 <lwip_htons>
 8017150:	4603      	mov	r3, r0
 8017152:	461a      	mov	r2, r3
 8017154:	69fb      	ldr	r3, [r7, #28]
 8017156:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8017158:	4b25      	ldr	r3, [pc, #148]	; (80171f0 <ip4_output_if_src+0x154>)
 801715a:	881b      	ldrh	r3, [r3, #0]
 801715c:	3301      	adds	r3, #1
 801715e:	b29a      	uxth	r2, r3
 8017160:	4b23      	ldr	r3, [pc, #140]	; (80171f0 <ip4_output_if_src+0x154>)
 8017162:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 8017164:	68bb      	ldr	r3, [r7, #8]
 8017166:	2b00      	cmp	r3, #0
 8017168:	d104      	bne.n	8017174 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801716a:	4b22      	ldr	r3, [pc, #136]	; (80171f4 <ip4_output_if_src+0x158>)
 801716c:	681a      	ldr	r2, [r3, #0]
 801716e:	69fb      	ldr	r3, [r7, #28]
 8017170:	60da      	str	r2, [r3, #12]
 8017172:	e003      	b.n	801717c <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8017174:	68bb      	ldr	r3, [r7, #8]
 8017176:	681a      	ldr	r2, [r3, #0]
 8017178:	69fb      	ldr	r3, [r7, #28]
 801717a:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 801717c:	69fb      	ldr	r3, [r7, #28]
 801717e:	2200      	movs	r2, #0
 8017180:	729a      	strb	r2, [r3, #10]
 8017182:	2200      	movs	r2, #0
 8017184:	72da      	strb	r2, [r3, #11]
 8017186:	e00f      	b.n	80171a8 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 8017188:	68fb      	ldr	r3, [r7, #12]
 801718a:	895b      	ldrh	r3, [r3, #10]
 801718c:	2b13      	cmp	r3, #19
 801718e:	d802      	bhi.n	8017196 <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8017190:	f06f 0301 	mvn.w	r3, #1
 8017194:	e020      	b.n	80171d8 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 8017196:	68fb      	ldr	r3, [r7, #12]
 8017198:	685b      	ldr	r3, [r3, #4]
 801719a:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 801719c:	69fb      	ldr	r3, [r7, #28]
 801719e:	691b      	ldr	r3, [r3, #16]
 80171a0:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 80171a2:	f107 0314 	add.w	r3, r7, #20
 80171a6:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 80171a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80171aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80171ac:	2b00      	cmp	r3, #0
 80171ae:	d00c      	beq.n	80171ca <ip4_output_if_src+0x12e>
 80171b0:	68fb      	ldr	r3, [r7, #12]
 80171b2:	891a      	ldrh	r2, [r3, #8]
 80171b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80171b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80171b8:	429a      	cmp	r2, r3
 80171ba:	d906      	bls.n	80171ca <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 80171bc:	687a      	ldr	r2, [r7, #4]
 80171be:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80171c0:	68f8      	ldr	r0, [r7, #12]
 80171c2:	f000 fd4d 	bl	8017c60 <ip4_frag>
 80171c6:	4603      	mov	r3, r0
 80171c8:	e006      	b.n	80171d8 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 80171ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80171cc:	695b      	ldr	r3, [r3, #20]
 80171ce:	687a      	ldr	r2, [r7, #4]
 80171d0:	68f9      	ldr	r1, [r7, #12]
 80171d2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80171d4:	4798      	blx	r3
 80171d6:	4603      	mov	r3, r0
}
 80171d8:	4618      	mov	r0, r3
 80171da:	3720      	adds	r7, #32
 80171dc:	46bd      	mov	sp, r7
 80171de:	bd80      	pop	{r7, pc}
 80171e0:	0801c414 	.word	0x0801c414
 80171e4:	0801c448 	.word	0x0801c448
 80171e8:	0801c454 	.word	0x0801c454
 80171ec:	0801c47c 	.word	0x0801c47c
 80171f0:	20004c52 	.word	0x20004c52
 80171f4:	0801c9ec 	.word	0x0801c9ec

080171f8 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 80171f8:	b480      	push	{r7}
 80171fa:	b085      	sub	sp, #20
 80171fc:	af00      	add	r7, sp, #0
 80171fe:	6078      	str	r0, [r7, #4]
 8017200:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 8017202:	687b      	ldr	r3, [r7, #4]
 8017204:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 8017206:	687b      	ldr	r3, [r7, #4]
 8017208:	f1b3 3fff 	cmp.w	r3, #4294967295
 801720c:	d002      	beq.n	8017214 <ip4_addr_isbroadcast_u32+0x1c>
 801720e:	687b      	ldr	r3, [r7, #4]
 8017210:	2b00      	cmp	r3, #0
 8017212:	d101      	bne.n	8017218 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 8017214:	2301      	movs	r3, #1
 8017216:	e02a      	b.n	801726e <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8017218:	683b      	ldr	r3, [r7, #0]
 801721a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801721e:	f003 0302 	and.w	r3, r3, #2
 8017222:	2b00      	cmp	r3, #0
 8017224:	d101      	bne.n	801722a <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 8017226:	2300      	movs	r3, #0
 8017228:	e021      	b.n	801726e <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 801722a:	683b      	ldr	r3, [r7, #0]
 801722c:	3304      	adds	r3, #4
 801722e:	681b      	ldr	r3, [r3, #0]
 8017230:	687a      	ldr	r2, [r7, #4]
 8017232:	429a      	cmp	r2, r3
 8017234:	d101      	bne.n	801723a <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 8017236:	2300      	movs	r3, #0
 8017238:	e019      	b.n	801726e <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 801723a:	68fa      	ldr	r2, [r7, #12]
 801723c:	683b      	ldr	r3, [r7, #0]
 801723e:	3304      	adds	r3, #4
 8017240:	681b      	ldr	r3, [r3, #0]
 8017242:	405a      	eors	r2, r3
 8017244:	683b      	ldr	r3, [r7, #0]
 8017246:	3308      	adds	r3, #8
 8017248:	681b      	ldr	r3, [r3, #0]
 801724a:	4013      	ands	r3, r2
 801724c:	2b00      	cmp	r3, #0
 801724e:	d10d      	bne.n	801726c <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8017250:	683b      	ldr	r3, [r7, #0]
 8017252:	3308      	adds	r3, #8
 8017254:	681b      	ldr	r3, [r3, #0]
 8017256:	43da      	mvns	r2, r3
 8017258:	687b      	ldr	r3, [r7, #4]
 801725a:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 801725c:	683b      	ldr	r3, [r7, #0]
 801725e:	3308      	adds	r3, #8
 8017260:	681b      	ldr	r3, [r3, #0]
 8017262:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8017264:	429a      	cmp	r2, r3
 8017266:	d101      	bne.n	801726c <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 8017268:	2301      	movs	r3, #1
 801726a:	e000      	b.n	801726e <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 801726c:	2300      	movs	r3, #0
  }
}
 801726e:	4618      	mov	r0, r3
 8017270:	3714      	adds	r7, #20
 8017272:	46bd      	mov	sp, r7
 8017274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017278:	4770      	bx	lr
	...

0801727c <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 801727c:	b580      	push	{r7, lr}
 801727e:	b084      	sub	sp, #16
 8017280:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 8017282:	2300      	movs	r3, #0
 8017284:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 8017286:	4b12      	ldr	r3, [pc, #72]	; (80172d0 <ip_reass_tmr+0x54>)
 8017288:	681b      	ldr	r3, [r3, #0]
 801728a:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 801728c:	e018      	b.n	80172c0 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 801728e:	68fb      	ldr	r3, [r7, #12]
 8017290:	7fdb      	ldrb	r3, [r3, #31]
 8017292:	2b00      	cmp	r3, #0
 8017294:	d00b      	beq.n	80172ae <ip_reass_tmr+0x32>
      r->timer--;
 8017296:	68fb      	ldr	r3, [r7, #12]
 8017298:	7fdb      	ldrb	r3, [r3, #31]
 801729a:	3b01      	subs	r3, #1
 801729c:	b2da      	uxtb	r2, r3
 801729e:	68fb      	ldr	r3, [r7, #12]
 80172a0:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 80172a2:	68fb      	ldr	r3, [r7, #12]
 80172a4:	60bb      	str	r3, [r7, #8]
      r = r->next;
 80172a6:	68fb      	ldr	r3, [r7, #12]
 80172a8:	681b      	ldr	r3, [r3, #0]
 80172aa:	60fb      	str	r3, [r7, #12]
 80172ac:	e008      	b.n	80172c0 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 80172ae:	68fb      	ldr	r3, [r7, #12]
 80172b0:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 80172b2:	68fb      	ldr	r3, [r7, #12]
 80172b4:	681b      	ldr	r3, [r3, #0]
 80172b6:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 80172b8:	68b9      	ldr	r1, [r7, #8]
 80172ba:	6878      	ldr	r0, [r7, #4]
 80172bc:	f000 f80a 	bl	80172d4 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 80172c0:	68fb      	ldr	r3, [r7, #12]
 80172c2:	2b00      	cmp	r3, #0
 80172c4:	d1e3      	bne.n	801728e <ip_reass_tmr+0x12>
    }
  }
}
 80172c6:	bf00      	nop
 80172c8:	bf00      	nop
 80172ca:	3710      	adds	r7, #16
 80172cc:	46bd      	mov	sp, r7
 80172ce:	bd80      	pop	{r7, pc}
 80172d0:	20004c54 	.word	0x20004c54

080172d4 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 80172d4:	b580      	push	{r7, lr}
 80172d6:	b088      	sub	sp, #32
 80172d8:	af00      	add	r7, sp, #0
 80172da:	6078      	str	r0, [r7, #4]
 80172dc:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 80172de:	2300      	movs	r3, #0
 80172e0:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 80172e2:	683a      	ldr	r2, [r7, #0]
 80172e4:	687b      	ldr	r3, [r7, #4]
 80172e6:	429a      	cmp	r2, r3
 80172e8:	d105      	bne.n	80172f6 <ip_reass_free_complete_datagram+0x22>
 80172ea:	4b45      	ldr	r3, [pc, #276]	; (8017400 <ip_reass_free_complete_datagram+0x12c>)
 80172ec:	22ab      	movs	r2, #171	; 0xab
 80172ee:	4945      	ldr	r1, [pc, #276]	; (8017404 <ip_reass_free_complete_datagram+0x130>)
 80172f0:	4845      	ldr	r0, [pc, #276]	; (8017408 <ip_reass_free_complete_datagram+0x134>)
 80172f2:	f001 f95f 	bl	80185b4 <iprintf>
  if (prev != NULL) {
 80172f6:	683b      	ldr	r3, [r7, #0]
 80172f8:	2b00      	cmp	r3, #0
 80172fa:	d00a      	beq.n	8017312 <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 80172fc:	683b      	ldr	r3, [r7, #0]
 80172fe:	681b      	ldr	r3, [r3, #0]
 8017300:	687a      	ldr	r2, [r7, #4]
 8017302:	429a      	cmp	r2, r3
 8017304:	d005      	beq.n	8017312 <ip_reass_free_complete_datagram+0x3e>
 8017306:	4b3e      	ldr	r3, [pc, #248]	; (8017400 <ip_reass_free_complete_datagram+0x12c>)
 8017308:	22ad      	movs	r2, #173	; 0xad
 801730a:	4940      	ldr	r1, [pc, #256]	; (801740c <ip_reass_free_complete_datagram+0x138>)
 801730c:	483e      	ldr	r0, [pc, #248]	; (8017408 <ip_reass_free_complete_datagram+0x134>)
 801730e:	f001 f951 	bl	80185b4 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 8017312:	687b      	ldr	r3, [r7, #4]
 8017314:	685b      	ldr	r3, [r3, #4]
 8017316:	685b      	ldr	r3, [r3, #4]
 8017318:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 801731a:	697b      	ldr	r3, [r7, #20]
 801731c:	889b      	ldrh	r3, [r3, #4]
 801731e:	b29b      	uxth	r3, r3
 8017320:	2b00      	cmp	r3, #0
 8017322:	d12a      	bne.n	801737a <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 8017324:	687b      	ldr	r3, [r7, #4]
 8017326:	685b      	ldr	r3, [r3, #4]
 8017328:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 801732a:	697b      	ldr	r3, [r7, #20]
 801732c:	681a      	ldr	r2, [r3, #0]
 801732e:	687b      	ldr	r3, [r7, #4]
 8017330:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 8017332:	69bb      	ldr	r3, [r7, #24]
 8017334:	6858      	ldr	r0, [r3, #4]
 8017336:	687b      	ldr	r3, [r7, #4]
 8017338:	3308      	adds	r3, #8
 801733a:	2214      	movs	r2, #20
 801733c:	4619      	mov	r1, r3
 801733e:	f001 f8c8 	bl	80184d2 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8017342:	2101      	movs	r1, #1
 8017344:	69b8      	ldr	r0, [r7, #24]
 8017346:	f7ff fc29 	bl	8016b9c <icmp_time_exceeded>
    clen = pbuf_clen(p);
 801734a:	69b8      	ldr	r0, [r7, #24]
 801734c:	f7f6 fb86 	bl	800da5c <pbuf_clen>
 8017350:	4603      	mov	r3, r0
 8017352:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8017354:	8bfa      	ldrh	r2, [r7, #30]
 8017356:	8a7b      	ldrh	r3, [r7, #18]
 8017358:	4413      	add	r3, r2
 801735a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801735e:	db05      	blt.n	801736c <ip_reass_free_complete_datagram+0x98>
 8017360:	4b27      	ldr	r3, [pc, #156]	; (8017400 <ip_reass_free_complete_datagram+0x12c>)
 8017362:	22bc      	movs	r2, #188	; 0xbc
 8017364:	492a      	ldr	r1, [pc, #168]	; (8017410 <ip_reass_free_complete_datagram+0x13c>)
 8017366:	4828      	ldr	r0, [pc, #160]	; (8017408 <ip_reass_free_complete_datagram+0x134>)
 8017368:	f001 f924 	bl	80185b4 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801736c:	8bfa      	ldrh	r2, [r7, #30]
 801736e:	8a7b      	ldrh	r3, [r7, #18]
 8017370:	4413      	add	r3, r2
 8017372:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 8017374:	69b8      	ldr	r0, [r7, #24]
 8017376:	f7f6 fae3 	bl	800d940 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 801737a:	687b      	ldr	r3, [r7, #4]
 801737c:	685b      	ldr	r3, [r3, #4]
 801737e:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 8017380:	e01f      	b.n	80173c2 <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 8017382:	69bb      	ldr	r3, [r7, #24]
 8017384:	685b      	ldr	r3, [r3, #4]
 8017386:	617b      	str	r3, [r7, #20]
    pcur = p;
 8017388:	69bb      	ldr	r3, [r7, #24]
 801738a:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 801738c:	697b      	ldr	r3, [r7, #20]
 801738e:	681b      	ldr	r3, [r3, #0]
 8017390:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 8017392:	68f8      	ldr	r0, [r7, #12]
 8017394:	f7f6 fb62 	bl	800da5c <pbuf_clen>
 8017398:	4603      	mov	r3, r0
 801739a:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801739c:	8bfa      	ldrh	r2, [r7, #30]
 801739e:	8a7b      	ldrh	r3, [r7, #18]
 80173a0:	4413      	add	r3, r2
 80173a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80173a6:	db05      	blt.n	80173b4 <ip_reass_free_complete_datagram+0xe0>
 80173a8:	4b15      	ldr	r3, [pc, #84]	; (8017400 <ip_reass_free_complete_datagram+0x12c>)
 80173aa:	22cc      	movs	r2, #204	; 0xcc
 80173ac:	4918      	ldr	r1, [pc, #96]	; (8017410 <ip_reass_free_complete_datagram+0x13c>)
 80173ae:	4816      	ldr	r0, [pc, #88]	; (8017408 <ip_reass_free_complete_datagram+0x134>)
 80173b0:	f001 f900 	bl	80185b4 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 80173b4:	8bfa      	ldrh	r2, [r7, #30]
 80173b6:	8a7b      	ldrh	r3, [r7, #18]
 80173b8:	4413      	add	r3, r2
 80173ba:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 80173bc:	68f8      	ldr	r0, [r7, #12]
 80173be:	f7f6 fabf 	bl	800d940 <pbuf_free>
  while (p != NULL) {
 80173c2:	69bb      	ldr	r3, [r7, #24]
 80173c4:	2b00      	cmp	r3, #0
 80173c6:	d1dc      	bne.n	8017382 <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 80173c8:	6839      	ldr	r1, [r7, #0]
 80173ca:	6878      	ldr	r0, [r7, #4]
 80173cc:	f000 f8c2 	bl	8017554 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 80173d0:	4b10      	ldr	r3, [pc, #64]	; (8017414 <ip_reass_free_complete_datagram+0x140>)
 80173d2:	881b      	ldrh	r3, [r3, #0]
 80173d4:	8bfa      	ldrh	r2, [r7, #30]
 80173d6:	429a      	cmp	r2, r3
 80173d8:	d905      	bls.n	80173e6 <ip_reass_free_complete_datagram+0x112>
 80173da:	4b09      	ldr	r3, [pc, #36]	; (8017400 <ip_reass_free_complete_datagram+0x12c>)
 80173dc:	22d2      	movs	r2, #210	; 0xd2
 80173de:	490e      	ldr	r1, [pc, #56]	; (8017418 <ip_reass_free_complete_datagram+0x144>)
 80173e0:	4809      	ldr	r0, [pc, #36]	; (8017408 <ip_reass_free_complete_datagram+0x134>)
 80173e2:	f001 f8e7 	bl	80185b4 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 80173e6:	4b0b      	ldr	r3, [pc, #44]	; (8017414 <ip_reass_free_complete_datagram+0x140>)
 80173e8:	881a      	ldrh	r2, [r3, #0]
 80173ea:	8bfb      	ldrh	r3, [r7, #30]
 80173ec:	1ad3      	subs	r3, r2, r3
 80173ee:	b29a      	uxth	r2, r3
 80173f0:	4b08      	ldr	r3, [pc, #32]	; (8017414 <ip_reass_free_complete_datagram+0x140>)
 80173f2:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 80173f4:	8bfb      	ldrh	r3, [r7, #30]
}
 80173f6:	4618      	mov	r0, r3
 80173f8:	3720      	adds	r7, #32
 80173fa:	46bd      	mov	sp, r7
 80173fc:	bd80      	pop	{r7, pc}
 80173fe:	bf00      	nop
 8017400:	0801c4ac 	.word	0x0801c4ac
 8017404:	0801c4e8 	.word	0x0801c4e8
 8017408:	0801c4f4 	.word	0x0801c4f4
 801740c:	0801c51c 	.word	0x0801c51c
 8017410:	0801c530 	.word	0x0801c530
 8017414:	20004c58 	.word	0x20004c58
 8017418:	0801c550 	.word	0x0801c550

0801741c <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 801741c:	b580      	push	{r7, lr}
 801741e:	b08a      	sub	sp, #40	; 0x28
 8017420:	af00      	add	r7, sp, #0
 8017422:	6078      	str	r0, [r7, #4]
 8017424:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 8017426:	2300      	movs	r3, #0
 8017428:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 801742a:	2300      	movs	r3, #0
 801742c:	623b      	str	r3, [r7, #32]
    prev = NULL;
 801742e:	2300      	movs	r3, #0
 8017430:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 8017432:	2300      	movs	r3, #0
 8017434:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 8017436:	2300      	movs	r3, #0
 8017438:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 801743a:	4b28      	ldr	r3, [pc, #160]	; (80174dc <ip_reass_remove_oldest_datagram+0xc0>)
 801743c:	681b      	ldr	r3, [r3, #0]
 801743e:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8017440:	e030      	b.n	80174a4 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 8017442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017444:	695a      	ldr	r2, [r3, #20]
 8017446:	687b      	ldr	r3, [r7, #4]
 8017448:	68db      	ldr	r3, [r3, #12]
 801744a:	429a      	cmp	r2, r3
 801744c:	d10c      	bne.n	8017468 <ip_reass_remove_oldest_datagram+0x4c>
 801744e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017450:	699a      	ldr	r2, [r3, #24]
 8017452:	687b      	ldr	r3, [r7, #4]
 8017454:	691b      	ldr	r3, [r3, #16]
 8017456:	429a      	cmp	r2, r3
 8017458:	d106      	bne.n	8017468 <ip_reass_remove_oldest_datagram+0x4c>
 801745a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801745c:	899a      	ldrh	r2, [r3, #12]
 801745e:	687b      	ldr	r3, [r7, #4]
 8017460:	889b      	ldrh	r3, [r3, #4]
 8017462:	b29b      	uxth	r3, r3
 8017464:	429a      	cmp	r2, r3
 8017466:	d014      	beq.n	8017492 <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 8017468:	693b      	ldr	r3, [r7, #16]
 801746a:	3301      	adds	r3, #1
 801746c:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801746e:	6a3b      	ldr	r3, [r7, #32]
 8017470:	2b00      	cmp	r3, #0
 8017472:	d104      	bne.n	801747e <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 8017474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017476:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8017478:	69fb      	ldr	r3, [r7, #28]
 801747a:	61bb      	str	r3, [r7, #24]
 801747c:	e009      	b.n	8017492 <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801747e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017480:	7fda      	ldrb	r2, [r3, #31]
 8017482:	6a3b      	ldr	r3, [r7, #32]
 8017484:	7fdb      	ldrb	r3, [r3, #31]
 8017486:	429a      	cmp	r2, r3
 8017488:	d803      	bhi.n	8017492 <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 801748a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801748c:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801748e:	69fb      	ldr	r3, [r7, #28]
 8017490:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 8017492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017494:	681b      	ldr	r3, [r3, #0]
 8017496:	2b00      	cmp	r3, #0
 8017498:	d001      	beq.n	801749e <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801749a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801749c:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801749e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80174a0:	681b      	ldr	r3, [r3, #0]
 80174a2:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 80174a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80174a6:	2b00      	cmp	r3, #0
 80174a8:	d1cb      	bne.n	8017442 <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 80174aa:	6a3b      	ldr	r3, [r7, #32]
 80174ac:	2b00      	cmp	r3, #0
 80174ae:	d008      	beq.n	80174c2 <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 80174b0:	69b9      	ldr	r1, [r7, #24]
 80174b2:	6a38      	ldr	r0, [r7, #32]
 80174b4:	f7ff ff0e 	bl	80172d4 <ip_reass_free_complete_datagram>
 80174b8:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 80174ba:	697a      	ldr	r2, [r7, #20]
 80174bc:	68fb      	ldr	r3, [r7, #12]
 80174be:	4413      	add	r3, r2
 80174c0:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 80174c2:	697a      	ldr	r2, [r7, #20]
 80174c4:	683b      	ldr	r3, [r7, #0]
 80174c6:	429a      	cmp	r2, r3
 80174c8:	da02      	bge.n	80174d0 <ip_reass_remove_oldest_datagram+0xb4>
 80174ca:	693b      	ldr	r3, [r7, #16]
 80174cc:	2b01      	cmp	r3, #1
 80174ce:	dcac      	bgt.n	801742a <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 80174d0:	697b      	ldr	r3, [r7, #20]
}
 80174d2:	4618      	mov	r0, r3
 80174d4:	3728      	adds	r7, #40	; 0x28
 80174d6:	46bd      	mov	sp, r7
 80174d8:	bd80      	pop	{r7, pc}
 80174da:	bf00      	nop
 80174dc:	20004c54 	.word	0x20004c54

080174e0 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 80174e0:	b580      	push	{r7, lr}
 80174e2:	b084      	sub	sp, #16
 80174e4:	af00      	add	r7, sp, #0
 80174e6:	6078      	str	r0, [r7, #4]
 80174e8:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 80174ea:	2004      	movs	r0, #4
 80174ec:	f7f5 fb26 	bl	800cb3c <memp_malloc>
 80174f0:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 80174f2:	68fb      	ldr	r3, [r7, #12]
 80174f4:	2b00      	cmp	r3, #0
 80174f6:	d110      	bne.n	801751a <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 80174f8:	6839      	ldr	r1, [r7, #0]
 80174fa:	6878      	ldr	r0, [r7, #4]
 80174fc:	f7ff ff8e 	bl	801741c <ip_reass_remove_oldest_datagram>
 8017500:	4602      	mov	r2, r0
 8017502:	683b      	ldr	r3, [r7, #0]
 8017504:	4293      	cmp	r3, r2
 8017506:	dc03      	bgt.n	8017510 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8017508:	2004      	movs	r0, #4
 801750a:	f7f5 fb17 	bl	800cb3c <memp_malloc>
 801750e:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 8017510:	68fb      	ldr	r3, [r7, #12]
 8017512:	2b00      	cmp	r3, #0
 8017514:	d101      	bne.n	801751a <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 8017516:	2300      	movs	r3, #0
 8017518:	e016      	b.n	8017548 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801751a:	2220      	movs	r2, #32
 801751c:	2100      	movs	r1, #0
 801751e:	68f8      	ldr	r0, [r7, #12]
 8017520:	f000 ffe5 	bl	80184ee <memset>
  ipr->timer = IP_REASS_MAXAGE;
 8017524:	68fb      	ldr	r3, [r7, #12]
 8017526:	220f      	movs	r2, #15
 8017528:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 801752a:	4b09      	ldr	r3, [pc, #36]	; (8017550 <ip_reass_enqueue_new_datagram+0x70>)
 801752c:	681a      	ldr	r2, [r3, #0]
 801752e:	68fb      	ldr	r3, [r7, #12]
 8017530:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 8017532:	4a07      	ldr	r2, [pc, #28]	; (8017550 <ip_reass_enqueue_new_datagram+0x70>)
 8017534:	68fb      	ldr	r3, [r7, #12]
 8017536:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 8017538:	68fb      	ldr	r3, [r7, #12]
 801753a:	3308      	adds	r3, #8
 801753c:	2214      	movs	r2, #20
 801753e:	6879      	ldr	r1, [r7, #4]
 8017540:	4618      	mov	r0, r3
 8017542:	f000 ffc6 	bl	80184d2 <memcpy>
  return ipr;
 8017546:	68fb      	ldr	r3, [r7, #12]
}
 8017548:	4618      	mov	r0, r3
 801754a:	3710      	adds	r7, #16
 801754c:	46bd      	mov	sp, r7
 801754e:	bd80      	pop	{r7, pc}
 8017550:	20004c54 	.word	0x20004c54

08017554 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8017554:	b580      	push	{r7, lr}
 8017556:	b082      	sub	sp, #8
 8017558:	af00      	add	r7, sp, #0
 801755a:	6078      	str	r0, [r7, #4]
 801755c:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801755e:	4b10      	ldr	r3, [pc, #64]	; (80175a0 <ip_reass_dequeue_datagram+0x4c>)
 8017560:	681b      	ldr	r3, [r3, #0]
 8017562:	687a      	ldr	r2, [r7, #4]
 8017564:	429a      	cmp	r2, r3
 8017566:	d104      	bne.n	8017572 <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 8017568:	687b      	ldr	r3, [r7, #4]
 801756a:	681b      	ldr	r3, [r3, #0]
 801756c:	4a0c      	ldr	r2, [pc, #48]	; (80175a0 <ip_reass_dequeue_datagram+0x4c>)
 801756e:	6013      	str	r3, [r2, #0]
 8017570:	e00d      	b.n	801758e <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8017572:	683b      	ldr	r3, [r7, #0]
 8017574:	2b00      	cmp	r3, #0
 8017576:	d106      	bne.n	8017586 <ip_reass_dequeue_datagram+0x32>
 8017578:	4b0a      	ldr	r3, [pc, #40]	; (80175a4 <ip_reass_dequeue_datagram+0x50>)
 801757a:	f240 1245 	movw	r2, #325	; 0x145
 801757e:	490a      	ldr	r1, [pc, #40]	; (80175a8 <ip_reass_dequeue_datagram+0x54>)
 8017580:	480a      	ldr	r0, [pc, #40]	; (80175ac <ip_reass_dequeue_datagram+0x58>)
 8017582:	f001 f817 	bl	80185b4 <iprintf>
    prev->next = ipr->next;
 8017586:	687b      	ldr	r3, [r7, #4]
 8017588:	681a      	ldr	r2, [r3, #0]
 801758a:	683b      	ldr	r3, [r7, #0]
 801758c:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801758e:	6879      	ldr	r1, [r7, #4]
 8017590:	2004      	movs	r0, #4
 8017592:	f7f5 fb25 	bl	800cbe0 <memp_free>
}
 8017596:	bf00      	nop
 8017598:	3708      	adds	r7, #8
 801759a:	46bd      	mov	sp, r7
 801759c:	bd80      	pop	{r7, pc}
 801759e:	bf00      	nop
 80175a0:	20004c54 	.word	0x20004c54
 80175a4:	0801c4ac 	.word	0x0801c4ac
 80175a8:	0801c574 	.word	0x0801c574
 80175ac:	0801c4f4 	.word	0x0801c4f4

080175b0 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 80175b0:	b580      	push	{r7, lr}
 80175b2:	b08c      	sub	sp, #48	; 0x30
 80175b4:	af00      	add	r7, sp, #0
 80175b6:	60f8      	str	r0, [r7, #12]
 80175b8:	60b9      	str	r1, [r7, #8]
 80175ba:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 80175bc:	2300      	movs	r3, #0
 80175be:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 80175c0:	2301      	movs	r3, #1
 80175c2:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 80175c4:	68bb      	ldr	r3, [r7, #8]
 80175c6:	685b      	ldr	r3, [r3, #4]
 80175c8:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 80175ca:	69fb      	ldr	r3, [r7, #28]
 80175cc:	885b      	ldrh	r3, [r3, #2]
 80175ce:	b29b      	uxth	r3, r3
 80175d0:	4618      	mov	r0, r3
 80175d2:	f7f4 fdfd 	bl	800c1d0 <lwip_htons>
 80175d6:	4603      	mov	r3, r0
 80175d8:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 80175da:	69fb      	ldr	r3, [r7, #28]
 80175dc:	781b      	ldrb	r3, [r3, #0]
 80175de:	f003 030f 	and.w	r3, r3, #15
 80175e2:	b2db      	uxtb	r3, r3
 80175e4:	009b      	lsls	r3, r3, #2
 80175e6:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 80175e8:	7e7b      	ldrb	r3, [r7, #25]
 80175ea:	b29b      	uxth	r3, r3
 80175ec:	8b7a      	ldrh	r2, [r7, #26]
 80175ee:	429a      	cmp	r2, r3
 80175f0:	d202      	bcs.n	80175f8 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 80175f2:	f04f 33ff 	mov.w	r3, #4294967295
 80175f6:	e135      	b.n	8017864 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 80175f8:	7e7b      	ldrb	r3, [r7, #25]
 80175fa:	b29b      	uxth	r3, r3
 80175fc:	8b7a      	ldrh	r2, [r7, #26]
 80175fe:	1ad3      	subs	r3, r2, r3
 8017600:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 8017602:	69fb      	ldr	r3, [r7, #28]
 8017604:	88db      	ldrh	r3, [r3, #6]
 8017606:	b29b      	uxth	r3, r3
 8017608:	4618      	mov	r0, r3
 801760a:	f7f4 fde1 	bl	800c1d0 <lwip_htons>
 801760e:	4603      	mov	r3, r0
 8017610:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8017614:	b29b      	uxth	r3, r3
 8017616:	00db      	lsls	r3, r3, #3
 8017618:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 801761a:	68bb      	ldr	r3, [r7, #8]
 801761c:	685b      	ldr	r3, [r3, #4]
 801761e:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 8017620:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017622:	2200      	movs	r2, #0
 8017624:	701a      	strb	r2, [r3, #0]
 8017626:	2200      	movs	r2, #0
 8017628:	705a      	strb	r2, [r3, #1]
 801762a:	2200      	movs	r2, #0
 801762c:	709a      	strb	r2, [r3, #2]
 801762e:	2200      	movs	r2, #0
 8017630:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 8017632:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017634:	8afa      	ldrh	r2, [r7, #22]
 8017636:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 8017638:	8afa      	ldrh	r2, [r7, #22]
 801763a:	8b7b      	ldrh	r3, [r7, #26]
 801763c:	4413      	add	r3, r2
 801763e:	b29a      	uxth	r2, r3
 8017640:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017642:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 8017644:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017646:	88db      	ldrh	r3, [r3, #6]
 8017648:	b29b      	uxth	r3, r3
 801764a:	8afa      	ldrh	r2, [r7, #22]
 801764c:	429a      	cmp	r2, r3
 801764e:	d902      	bls.n	8017656 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8017650:	f04f 33ff 	mov.w	r3, #4294967295
 8017654:	e106      	b.n	8017864 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 8017656:	68fb      	ldr	r3, [r7, #12]
 8017658:	685b      	ldr	r3, [r3, #4]
 801765a:	627b      	str	r3, [r7, #36]	; 0x24
 801765c:	e068      	b.n	8017730 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801765e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017660:	685b      	ldr	r3, [r3, #4]
 8017662:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 8017664:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017666:	889b      	ldrh	r3, [r3, #4]
 8017668:	b29a      	uxth	r2, r3
 801766a:	693b      	ldr	r3, [r7, #16]
 801766c:	889b      	ldrh	r3, [r3, #4]
 801766e:	b29b      	uxth	r3, r3
 8017670:	429a      	cmp	r2, r3
 8017672:	d235      	bcs.n	80176e0 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 8017674:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017676:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8017678:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 801767a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801767c:	2b00      	cmp	r3, #0
 801767e:	d020      	beq.n	80176c2 <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 8017680:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017682:	889b      	ldrh	r3, [r3, #4]
 8017684:	b29a      	uxth	r2, r3
 8017686:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017688:	88db      	ldrh	r3, [r3, #6]
 801768a:	b29b      	uxth	r3, r3
 801768c:	429a      	cmp	r2, r3
 801768e:	d307      	bcc.n	80176a0 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 8017690:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017692:	88db      	ldrh	r3, [r3, #6]
 8017694:	b29a      	uxth	r2, r3
 8017696:	693b      	ldr	r3, [r7, #16]
 8017698:	889b      	ldrh	r3, [r3, #4]
 801769a:	b29b      	uxth	r3, r3
 801769c:	429a      	cmp	r2, r3
 801769e:	d902      	bls.n	80176a6 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 80176a0:	f04f 33ff 	mov.w	r3, #4294967295
 80176a4:	e0de      	b.n	8017864 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 80176a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80176a8:	68ba      	ldr	r2, [r7, #8]
 80176aa:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 80176ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80176ae:	88db      	ldrh	r3, [r3, #6]
 80176b0:	b29a      	uxth	r2, r3
 80176b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80176b4:	889b      	ldrh	r3, [r3, #4]
 80176b6:	b29b      	uxth	r3, r3
 80176b8:	429a      	cmp	r2, r3
 80176ba:	d03d      	beq.n	8017738 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 80176bc:	2300      	movs	r3, #0
 80176be:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 80176c0:	e03a      	b.n	8017738 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 80176c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80176c4:	88db      	ldrh	r3, [r3, #6]
 80176c6:	b29a      	uxth	r2, r3
 80176c8:	693b      	ldr	r3, [r7, #16]
 80176ca:	889b      	ldrh	r3, [r3, #4]
 80176cc:	b29b      	uxth	r3, r3
 80176ce:	429a      	cmp	r2, r3
 80176d0:	d902      	bls.n	80176d8 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 80176d2:	f04f 33ff 	mov.w	r3, #4294967295
 80176d6:	e0c5      	b.n	8017864 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 80176d8:	68fb      	ldr	r3, [r7, #12]
 80176da:	68ba      	ldr	r2, [r7, #8]
 80176dc:	605a      	str	r2, [r3, #4]
      break;
 80176de:	e02b      	b.n	8017738 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 80176e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80176e2:	889b      	ldrh	r3, [r3, #4]
 80176e4:	b29a      	uxth	r2, r3
 80176e6:	693b      	ldr	r3, [r7, #16]
 80176e8:	889b      	ldrh	r3, [r3, #4]
 80176ea:	b29b      	uxth	r3, r3
 80176ec:	429a      	cmp	r2, r3
 80176ee:	d102      	bne.n	80176f6 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 80176f0:	f04f 33ff 	mov.w	r3, #4294967295
 80176f4:	e0b6      	b.n	8017864 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 80176f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80176f8:	889b      	ldrh	r3, [r3, #4]
 80176fa:	b29a      	uxth	r2, r3
 80176fc:	693b      	ldr	r3, [r7, #16]
 80176fe:	88db      	ldrh	r3, [r3, #6]
 8017700:	b29b      	uxth	r3, r3
 8017702:	429a      	cmp	r2, r3
 8017704:	d202      	bcs.n	801770c <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8017706:	f04f 33ff 	mov.w	r3, #4294967295
 801770a:	e0ab      	b.n	8017864 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 801770c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801770e:	2b00      	cmp	r3, #0
 8017710:	d009      	beq.n	8017726 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 8017712:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017714:	88db      	ldrh	r3, [r3, #6]
 8017716:	b29a      	uxth	r2, r3
 8017718:	693b      	ldr	r3, [r7, #16]
 801771a:	889b      	ldrh	r3, [r3, #4]
 801771c:	b29b      	uxth	r3, r3
 801771e:	429a      	cmp	r2, r3
 8017720:	d001      	beq.n	8017726 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8017722:	2300      	movs	r3, #0
 8017724:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 8017726:	693b      	ldr	r3, [r7, #16]
 8017728:	681b      	ldr	r3, [r3, #0]
 801772a:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 801772c:	693b      	ldr	r3, [r7, #16]
 801772e:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 8017730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017732:	2b00      	cmp	r3, #0
 8017734:	d193      	bne.n	801765e <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 8017736:	e000      	b.n	801773a <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 8017738:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 801773a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801773c:	2b00      	cmp	r3, #0
 801773e:	d12d      	bne.n	801779c <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 8017740:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017742:	2b00      	cmp	r3, #0
 8017744:	d01c      	beq.n	8017780 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 8017746:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017748:	88db      	ldrh	r3, [r3, #6]
 801774a:	b29a      	uxth	r2, r3
 801774c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801774e:	889b      	ldrh	r3, [r3, #4]
 8017750:	b29b      	uxth	r3, r3
 8017752:	429a      	cmp	r2, r3
 8017754:	d906      	bls.n	8017764 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 8017756:	4b45      	ldr	r3, [pc, #276]	; (801786c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8017758:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 801775c:	4944      	ldr	r1, [pc, #272]	; (8017870 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801775e:	4845      	ldr	r0, [pc, #276]	; (8017874 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8017760:	f000 ff28 	bl	80185b4 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 8017764:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017766:	68ba      	ldr	r2, [r7, #8]
 8017768:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 801776a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801776c:	88db      	ldrh	r3, [r3, #6]
 801776e:	b29a      	uxth	r2, r3
 8017770:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017772:	889b      	ldrh	r3, [r3, #4]
 8017774:	b29b      	uxth	r3, r3
 8017776:	429a      	cmp	r2, r3
 8017778:	d010      	beq.n	801779c <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 801777a:	2300      	movs	r3, #0
 801777c:	623b      	str	r3, [r7, #32]
 801777e:	e00d      	b.n	801779c <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 8017780:	68fb      	ldr	r3, [r7, #12]
 8017782:	685b      	ldr	r3, [r3, #4]
 8017784:	2b00      	cmp	r3, #0
 8017786:	d006      	beq.n	8017796 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 8017788:	4b38      	ldr	r3, [pc, #224]	; (801786c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801778a:	f44f 72df 	mov.w	r2, #446	; 0x1be
 801778e:	493a      	ldr	r1, [pc, #232]	; (8017878 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8017790:	4838      	ldr	r0, [pc, #224]	; (8017874 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8017792:	f000 ff0f 	bl	80185b4 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 8017796:	68fb      	ldr	r3, [r7, #12]
 8017798:	68ba      	ldr	r2, [r7, #8]
 801779a:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801779c:	687b      	ldr	r3, [r7, #4]
 801779e:	2b00      	cmp	r3, #0
 80177a0:	d105      	bne.n	80177ae <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 80177a2:	68fb      	ldr	r3, [r7, #12]
 80177a4:	7f9b      	ldrb	r3, [r3, #30]
 80177a6:	f003 0301 	and.w	r3, r3, #1
 80177aa:	2b00      	cmp	r3, #0
 80177ac:	d059      	beq.n	8017862 <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 80177ae:	6a3b      	ldr	r3, [r7, #32]
 80177b0:	2b00      	cmp	r3, #0
 80177b2:	d04f      	beq.n	8017854 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 80177b4:	68fb      	ldr	r3, [r7, #12]
 80177b6:	685b      	ldr	r3, [r3, #4]
 80177b8:	2b00      	cmp	r3, #0
 80177ba:	d006      	beq.n	80177ca <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 80177bc:	68fb      	ldr	r3, [r7, #12]
 80177be:	685b      	ldr	r3, [r3, #4]
 80177c0:	685b      	ldr	r3, [r3, #4]
 80177c2:	889b      	ldrh	r3, [r3, #4]
 80177c4:	b29b      	uxth	r3, r3
 80177c6:	2b00      	cmp	r3, #0
 80177c8:	d002      	beq.n	80177d0 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 80177ca:	2300      	movs	r3, #0
 80177cc:	623b      	str	r3, [r7, #32]
 80177ce:	e041      	b.n	8017854 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 80177d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80177d2:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 80177d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80177d6:	681b      	ldr	r3, [r3, #0]
 80177d8:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 80177da:	e012      	b.n	8017802 <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 80177dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80177de:	685b      	ldr	r3, [r3, #4]
 80177e0:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 80177e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80177e4:	88db      	ldrh	r3, [r3, #6]
 80177e6:	b29a      	uxth	r2, r3
 80177e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80177ea:	889b      	ldrh	r3, [r3, #4]
 80177ec:	b29b      	uxth	r3, r3
 80177ee:	429a      	cmp	r2, r3
 80177f0:	d002      	beq.n	80177f8 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 80177f2:	2300      	movs	r3, #0
 80177f4:	623b      	str	r3, [r7, #32]
            break;
 80177f6:	e007      	b.n	8017808 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 80177f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80177fa:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 80177fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80177fe:	681b      	ldr	r3, [r3, #0]
 8017800:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8017802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017804:	2b00      	cmp	r3, #0
 8017806:	d1e9      	bne.n	80177dc <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 8017808:	6a3b      	ldr	r3, [r7, #32]
 801780a:	2b00      	cmp	r3, #0
 801780c:	d022      	beq.n	8017854 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 801780e:	68fb      	ldr	r3, [r7, #12]
 8017810:	685b      	ldr	r3, [r3, #4]
 8017812:	2b00      	cmp	r3, #0
 8017814:	d106      	bne.n	8017824 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 8017816:	4b15      	ldr	r3, [pc, #84]	; (801786c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8017818:	f240 12df 	movw	r2, #479	; 0x1df
 801781c:	4917      	ldr	r1, [pc, #92]	; (801787c <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801781e:	4815      	ldr	r0, [pc, #84]	; (8017874 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8017820:	f000 fec8 	bl	80185b4 <iprintf>
          LWIP_ASSERT("sanity check",
 8017824:	68fb      	ldr	r3, [r7, #12]
 8017826:	685b      	ldr	r3, [r3, #4]
 8017828:	685b      	ldr	r3, [r3, #4]
 801782a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801782c:	429a      	cmp	r2, r3
 801782e:	d106      	bne.n	801783e <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 8017830:	4b0e      	ldr	r3, [pc, #56]	; (801786c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8017832:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8017836:	4911      	ldr	r1, [pc, #68]	; (801787c <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8017838:	480e      	ldr	r0, [pc, #56]	; (8017874 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801783a:	f000 febb 	bl	80185b4 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801783e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017840:	681b      	ldr	r3, [r3, #0]
 8017842:	2b00      	cmp	r3, #0
 8017844:	d006      	beq.n	8017854 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 8017846:	4b09      	ldr	r3, [pc, #36]	; (801786c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8017848:	f44f 72f1 	mov.w	r2, #482	; 0x1e2
 801784c:	490c      	ldr	r1, [pc, #48]	; (8017880 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801784e:	4809      	ldr	r0, [pc, #36]	; (8017874 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8017850:	f000 feb0 	bl	80185b4 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 8017854:	6a3b      	ldr	r3, [r7, #32]
 8017856:	2b00      	cmp	r3, #0
 8017858:	bf14      	ite	ne
 801785a:	2301      	movne	r3, #1
 801785c:	2300      	moveq	r3, #0
 801785e:	b2db      	uxtb	r3, r3
 8017860:	e000      	b.n	8017864 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 8017862:	2300      	movs	r3, #0
}
 8017864:	4618      	mov	r0, r3
 8017866:	3730      	adds	r7, #48	; 0x30
 8017868:	46bd      	mov	sp, r7
 801786a:	bd80      	pop	{r7, pc}
 801786c:	0801c4ac 	.word	0x0801c4ac
 8017870:	0801c590 	.word	0x0801c590
 8017874:	0801c4f4 	.word	0x0801c4f4
 8017878:	0801c5b0 	.word	0x0801c5b0
 801787c:	0801c5e8 	.word	0x0801c5e8
 8017880:	0801c5f8 	.word	0x0801c5f8

08017884 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 8017884:	b580      	push	{r7, lr}
 8017886:	b08e      	sub	sp, #56	; 0x38
 8017888:	af00      	add	r7, sp, #0
 801788a:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 801788c:	687b      	ldr	r3, [r7, #4]
 801788e:	685b      	ldr	r3, [r3, #4]
 8017890:	62bb      	str	r3, [r7, #40]	; 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 8017892:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017894:	781b      	ldrb	r3, [r3, #0]
 8017896:	f003 030f 	and.w	r3, r3, #15
 801789a:	b2db      	uxtb	r3, r3
 801789c:	009b      	lsls	r3, r3, #2
 801789e:	b2db      	uxtb	r3, r3
 80178a0:	2b14      	cmp	r3, #20
 80178a2:	f040 8167 	bne.w	8017b74 <ip4_reass+0x2f0>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 80178a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80178a8:	88db      	ldrh	r3, [r3, #6]
 80178aa:	b29b      	uxth	r3, r3
 80178ac:	4618      	mov	r0, r3
 80178ae:	f7f4 fc8f 	bl	800c1d0 <lwip_htons>
 80178b2:	4603      	mov	r3, r0
 80178b4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80178b8:	b29b      	uxth	r3, r3
 80178ba:	00db      	lsls	r3, r3, #3
 80178bc:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 80178be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80178c0:	885b      	ldrh	r3, [r3, #2]
 80178c2:	b29b      	uxth	r3, r3
 80178c4:	4618      	mov	r0, r3
 80178c6:	f7f4 fc83 	bl	800c1d0 <lwip_htons>
 80178ca:	4603      	mov	r3, r0
 80178cc:	84bb      	strh	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 80178ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80178d0:	781b      	ldrb	r3, [r3, #0]
 80178d2:	f003 030f 	and.w	r3, r3, #15
 80178d6:	b2db      	uxtb	r3, r3
 80178d8:	009b      	lsls	r3, r3, #2
 80178da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (hlen > len) {
 80178de:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80178e2:	b29b      	uxth	r3, r3
 80178e4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80178e6:	429a      	cmp	r2, r3
 80178e8:	f0c0 8146 	bcc.w	8017b78 <ip4_reass+0x2f4>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 80178ec:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80178f0:	b29b      	uxth	r3, r3
 80178f2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80178f4:	1ad3      	subs	r3, r2, r3
 80178f6:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 80178f8:	6878      	ldr	r0, [r7, #4]
 80178fa:	f7f6 f8af 	bl	800da5c <pbuf_clen>
 80178fe:	4603      	mov	r3, r0
 8017900:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8017902:	4b9f      	ldr	r3, [pc, #636]	; (8017b80 <ip4_reass+0x2fc>)
 8017904:	881b      	ldrh	r3, [r3, #0]
 8017906:	461a      	mov	r2, r3
 8017908:	8c3b      	ldrh	r3, [r7, #32]
 801790a:	4413      	add	r3, r2
 801790c:	2b0a      	cmp	r3, #10
 801790e:	dd10      	ble.n	8017932 <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8017910:	8c3b      	ldrh	r3, [r7, #32]
 8017912:	4619      	mov	r1, r3
 8017914:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8017916:	f7ff fd81 	bl	801741c <ip_reass_remove_oldest_datagram>
 801791a:	4603      	mov	r3, r0
 801791c:	2b00      	cmp	r3, #0
 801791e:	f000 812d 	beq.w	8017b7c <ip4_reass+0x2f8>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 8017922:	4b97      	ldr	r3, [pc, #604]	; (8017b80 <ip4_reass+0x2fc>)
 8017924:	881b      	ldrh	r3, [r3, #0]
 8017926:	461a      	mov	r2, r3
 8017928:	8c3b      	ldrh	r3, [r7, #32]
 801792a:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801792c:	2b0a      	cmp	r3, #10
 801792e:	f300 8125 	bgt.w	8017b7c <ip4_reass+0x2f8>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8017932:	4b94      	ldr	r3, [pc, #592]	; (8017b84 <ip4_reass+0x300>)
 8017934:	681b      	ldr	r3, [r3, #0]
 8017936:	633b      	str	r3, [r7, #48]	; 0x30
 8017938:	e015      	b.n	8017966 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801793a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801793c:	695a      	ldr	r2, [r3, #20]
 801793e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017940:	68db      	ldr	r3, [r3, #12]
 8017942:	429a      	cmp	r2, r3
 8017944:	d10c      	bne.n	8017960 <ip4_reass+0xdc>
 8017946:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017948:	699a      	ldr	r2, [r3, #24]
 801794a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801794c:	691b      	ldr	r3, [r3, #16]
 801794e:	429a      	cmp	r2, r3
 8017950:	d106      	bne.n	8017960 <ip4_reass+0xdc>
 8017952:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017954:	899a      	ldrh	r2, [r3, #12]
 8017956:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017958:	889b      	ldrh	r3, [r3, #4]
 801795a:	b29b      	uxth	r3, r3
 801795c:	429a      	cmp	r2, r3
 801795e:	d006      	beq.n	801796e <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8017960:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017962:	681b      	ldr	r3, [r3, #0]
 8017964:	633b      	str	r3, [r7, #48]	; 0x30
 8017966:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017968:	2b00      	cmp	r3, #0
 801796a:	d1e6      	bne.n	801793a <ip4_reass+0xb6>
 801796c:	e000      	b.n	8017970 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801796e:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 8017970:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017972:	2b00      	cmp	r3, #0
 8017974:	d109      	bne.n	801798a <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 8017976:	8c3b      	ldrh	r3, [r7, #32]
 8017978:	4619      	mov	r1, r3
 801797a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801797c:	f7ff fdb0 	bl	80174e0 <ip_reass_enqueue_new_datagram>
 8017980:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 8017982:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017984:	2b00      	cmp	r3, #0
 8017986:	d11c      	bne.n	80179c2 <ip4_reass+0x13e>
      goto nullreturn;
 8017988:	e109      	b.n	8017b9e <ip4_reass+0x31a>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801798a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801798c:	88db      	ldrh	r3, [r3, #6]
 801798e:	b29b      	uxth	r3, r3
 8017990:	4618      	mov	r0, r3
 8017992:	f7f4 fc1d 	bl	800c1d0 <lwip_htons>
 8017996:	4603      	mov	r3, r0
 8017998:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801799c:	2b00      	cmp	r3, #0
 801799e:	d110      	bne.n	80179c2 <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 80179a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80179a2:	89db      	ldrh	r3, [r3, #14]
 80179a4:	4618      	mov	r0, r3
 80179a6:	f7f4 fc13 	bl	800c1d0 <lwip_htons>
 80179aa:	4603      	mov	r3, r0
 80179ac:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 80179b0:	2b00      	cmp	r3, #0
 80179b2:	d006      	beq.n	80179c2 <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 80179b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80179b6:	3308      	adds	r3, #8
 80179b8:	2214      	movs	r2, #20
 80179ba:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80179bc:	4618      	mov	r0, r3
 80179be:	f000 fd88 	bl	80184d2 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 80179c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80179c4:	88db      	ldrh	r3, [r3, #6]
 80179c6:	b29b      	uxth	r3, r3
 80179c8:	f003 0320 	and.w	r3, r3, #32
 80179cc:	2b00      	cmp	r3, #0
 80179ce:	bf0c      	ite	eq
 80179d0:	2301      	moveq	r3, #1
 80179d2:	2300      	movne	r3, #0
 80179d4:	b2db      	uxtb	r3, r3
 80179d6:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 80179d8:	69fb      	ldr	r3, [r7, #28]
 80179da:	2b00      	cmp	r3, #0
 80179dc:	d00e      	beq.n	80179fc <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 80179de:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80179e0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80179e2:	4413      	add	r3, r2
 80179e4:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 80179e6:	8b7a      	ldrh	r2, [r7, #26]
 80179e8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80179ea:	429a      	cmp	r2, r3
 80179ec:	f0c0 80a0 	bcc.w	8017b30 <ip4_reass+0x2ac>
 80179f0:	8b7b      	ldrh	r3, [r7, #26]
 80179f2:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 80179f6:	4293      	cmp	r3, r2
 80179f8:	f200 809a 	bhi.w	8017b30 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 80179fc:	69fa      	ldr	r2, [r7, #28]
 80179fe:	6879      	ldr	r1, [r7, #4]
 8017a00:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8017a02:	f7ff fdd5 	bl	80175b0 <ip_reass_chain_frag_into_datagram_and_validate>
 8017a06:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 8017a08:	697b      	ldr	r3, [r7, #20]
 8017a0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017a0e:	f000 8091 	beq.w	8017b34 <ip4_reass+0x2b0>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8017a12:	4b5b      	ldr	r3, [pc, #364]	; (8017b80 <ip4_reass+0x2fc>)
 8017a14:	881a      	ldrh	r2, [r3, #0]
 8017a16:	8c3b      	ldrh	r3, [r7, #32]
 8017a18:	4413      	add	r3, r2
 8017a1a:	b29a      	uxth	r2, r3
 8017a1c:	4b58      	ldr	r3, [pc, #352]	; (8017b80 <ip4_reass+0x2fc>)
 8017a1e:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 8017a20:	69fb      	ldr	r3, [r7, #28]
 8017a22:	2b00      	cmp	r3, #0
 8017a24:	d00d      	beq.n	8017a42 <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 8017a26:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8017a28:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8017a2a:	4413      	add	r3, r2
 8017a2c:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 8017a2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017a30:	8a7a      	ldrh	r2, [r7, #18]
 8017a32:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8017a34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017a36:	7f9b      	ldrb	r3, [r3, #30]
 8017a38:	f043 0301 	orr.w	r3, r3, #1
 8017a3c:	b2da      	uxtb	r2, r3
 8017a3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017a40:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 8017a42:	697b      	ldr	r3, [r7, #20]
 8017a44:	2b01      	cmp	r3, #1
 8017a46:	d171      	bne.n	8017b2c <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 8017a48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017a4a:	8b9b      	ldrh	r3, [r3, #28]
 8017a4c:	3314      	adds	r3, #20
 8017a4e:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 8017a50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017a52:	685b      	ldr	r3, [r3, #4]
 8017a54:	685b      	ldr	r3, [r3, #4]
 8017a56:	681b      	ldr	r3, [r3, #0]
 8017a58:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 8017a5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017a5c:	685b      	ldr	r3, [r3, #4]
 8017a5e:	685b      	ldr	r3, [r3, #4]
 8017a60:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 8017a62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017a64:	3308      	adds	r3, #8
 8017a66:	2214      	movs	r2, #20
 8017a68:	4619      	mov	r1, r3
 8017a6a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8017a6c:	f000 fd31 	bl	80184d2 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 8017a70:	8a3b      	ldrh	r3, [r7, #16]
 8017a72:	4618      	mov	r0, r3
 8017a74:	f7f4 fbac 	bl	800c1d0 <lwip_htons>
 8017a78:	4603      	mov	r3, r0
 8017a7a:	461a      	mov	r2, r3
 8017a7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017a7e:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 8017a80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017a82:	2200      	movs	r2, #0
 8017a84:	719a      	strb	r2, [r3, #6]
 8017a86:	2200      	movs	r2, #0
 8017a88:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 8017a8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017a8c:	2200      	movs	r2, #0
 8017a8e:	729a      	strb	r2, [r3, #10]
 8017a90:	2200      	movs	r2, #0
 8017a92:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 8017a94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017a96:	685b      	ldr	r3, [r3, #4]
 8017a98:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 8017a9a:	e00d      	b.n	8017ab8 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 8017a9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017a9e:	685b      	ldr	r3, [r3, #4]
 8017aa0:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 8017aa2:	2114      	movs	r1, #20
 8017aa4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8017aa6:	f7f5 fec5 	bl	800d834 <pbuf_remove_header>
      pbuf_cat(p, r);
 8017aaa:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8017aac:	6878      	ldr	r0, [r7, #4]
 8017aae:	f7f6 f815 	bl	800dadc <pbuf_cat>
      r = iprh->next_pbuf;
 8017ab2:	68fb      	ldr	r3, [r7, #12]
 8017ab4:	681b      	ldr	r3, [r3, #0]
 8017ab6:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 8017ab8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017aba:	2b00      	cmp	r3, #0
 8017abc:	d1ee      	bne.n	8017a9c <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 8017abe:	4b31      	ldr	r3, [pc, #196]	; (8017b84 <ip4_reass+0x300>)
 8017ac0:	681b      	ldr	r3, [r3, #0]
 8017ac2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8017ac4:	429a      	cmp	r2, r3
 8017ac6:	d102      	bne.n	8017ace <ip4_reass+0x24a>
      ipr_prev = NULL;
 8017ac8:	2300      	movs	r3, #0
 8017aca:	62fb      	str	r3, [r7, #44]	; 0x2c
 8017acc:	e010      	b.n	8017af0 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8017ace:	4b2d      	ldr	r3, [pc, #180]	; (8017b84 <ip4_reass+0x300>)
 8017ad0:	681b      	ldr	r3, [r3, #0]
 8017ad2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8017ad4:	e007      	b.n	8017ae6 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 8017ad6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017ad8:	681b      	ldr	r3, [r3, #0]
 8017ada:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8017adc:	429a      	cmp	r2, r3
 8017ade:	d006      	beq.n	8017aee <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8017ae0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017ae2:	681b      	ldr	r3, [r3, #0]
 8017ae4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8017ae6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017ae8:	2b00      	cmp	r3, #0
 8017aea:	d1f4      	bne.n	8017ad6 <ip4_reass+0x252>
 8017aec:	e000      	b.n	8017af0 <ip4_reass+0x26c>
          break;
 8017aee:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 8017af0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8017af2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8017af4:	f7ff fd2e 	bl	8017554 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 8017af8:	6878      	ldr	r0, [r7, #4]
 8017afa:	f7f5 ffaf 	bl	800da5c <pbuf_clen>
 8017afe:	4603      	mov	r3, r0
 8017b00:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 8017b02:	4b1f      	ldr	r3, [pc, #124]	; (8017b80 <ip4_reass+0x2fc>)
 8017b04:	881b      	ldrh	r3, [r3, #0]
 8017b06:	8c3a      	ldrh	r2, [r7, #32]
 8017b08:	429a      	cmp	r2, r3
 8017b0a:	d906      	bls.n	8017b1a <ip4_reass+0x296>
 8017b0c:	4b1e      	ldr	r3, [pc, #120]	; (8017b88 <ip4_reass+0x304>)
 8017b0e:	f240 229b 	movw	r2, #667	; 0x29b
 8017b12:	491e      	ldr	r1, [pc, #120]	; (8017b8c <ip4_reass+0x308>)
 8017b14:	481e      	ldr	r0, [pc, #120]	; (8017b90 <ip4_reass+0x30c>)
 8017b16:	f000 fd4d 	bl	80185b4 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 8017b1a:	4b19      	ldr	r3, [pc, #100]	; (8017b80 <ip4_reass+0x2fc>)
 8017b1c:	881a      	ldrh	r2, [r3, #0]
 8017b1e:	8c3b      	ldrh	r3, [r7, #32]
 8017b20:	1ad3      	subs	r3, r2, r3
 8017b22:	b29a      	uxth	r2, r3
 8017b24:	4b16      	ldr	r3, [pc, #88]	; (8017b80 <ip4_reass+0x2fc>)
 8017b26:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 8017b28:	687b      	ldr	r3, [r7, #4]
 8017b2a:	e03c      	b.n	8017ba6 <ip4_reass+0x322>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 8017b2c:	2300      	movs	r3, #0
 8017b2e:	e03a      	b.n	8017ba6 <ip4_reass+0x322>
      goto nullreturn_ipr;
 8017b30:	bf00      	nop
 8017b32:	e000      	b.n	8017b36 <ip4_reass+0x2b2>
    goto nullreturn_ipr;
 8017b34:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 8017b36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017b38:	2b00      	cmp	r3, #0
 8017b3a:	d106      	bne.n	8017b4a <ip4_reass+0x2c6>
 8017b3c:	4b12      	ldr	r3, [pc, #72]	; (8017b88 <ip4_reass+0x304>)
 8017b3e:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 8017b42:	4914      	ldr	r1, [pc, #80]	; (8017b94 <ip4_reass+0x310>)
 8017b44:	4812      	ldr	r0, [pc, #72]	; (8017b90 <ip4_reass+0x30c>)
 8017b46:	f000 fd35 	bl	80185b4 <iprintf>
  if (ipr->p == NULL) {
 8017b4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017b4c:	685b      	ldr	r3, [r3, #4]
 8017b4e:	2b00      	cmp	r3, #0
 8017b50:	d124      	bne.n	8017b9c <ip4_reass+0x318>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 8017b52:	4b0c      	ldr	r3, [pc, #48]	; (8017b84 <ip4_reass+0x300>)
 8017b54:	681b      	ldr	r3, [r3, #0]
 8017b56:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8017b58:	429a      	cmp	r2, r3
 8017b5a:	d006      	beq.n	8017b6a <ip4_reass+0x2e6>
 8017b5c:	4b0a      	ldr	r3, [pc, #40]	; (8017b88 <ip4_reass+0x304>)
 8017b5e:	f240 22ab 	movw	r2, #683	; 0x2ab
 8017b62:	490d      	ldr	r1, [pc, #52]	; (8017b98 <ip4_reass+0x314>)
 8017b64:	480a      	ldr	r0, [pc, #40]	; (8017b90 <ip4_reass+0x30c>)
 8017b66:	f000 fd25 	bl	80185b4 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 8017b6a:	2100      	movs	r1, #0
 8017b6c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8017b6e:	f7ff fcf1 	bl	8017554 <ip_reass_dequeue_datagram>
 8017b72:	e014      	b.n	8017b9e <ip4_reass+0x31a>
    goto nullreturn;
 8017b74:	bf00      	nop
 8017b76:	e012      	b.n	8017b9e <ip4_reass+0x31a>
    goto nullreturn;
 8017b78:	bf00      	nop
 8017b7a:	e010      	b.n	8017b9e <ip4_reass+0x31a>
      goto nullreturn;
 8017b7c:	bf00      	nop
 8017b7e:	e00e      	b.n	8017b9e <ip4_reass+0x31a>
 8017b80:	20004c58 	.word	0x20004c58
 8017b84:	20004c54 	.word	0x20004c54
 8017b88:	0801c4ac 	.word	0x0801c4ac
 8017b8c:	0801c61c 	.word	0x0801c61c
 8017b90:	0801c4f4 	.word	0x0801c4f4
 8017b94:	0801c638 	.word	0x0801c638
 8017b98:	0801c644 	.word	0x0801c644
  }

nullreturn:
 8017b9c:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 8017b9e:	6878      	ldr	r0, [r7, #4]
 8017ba0:	f7f5 fece 	bl	800d940 <pbuf_free>
  return NULL;
 8017ba4:	2300      	movs	r3, #0
}
 8017ba6:	4618      	mov	r0, r3
 8017ba8:	3738      	adds	r7, #56	; 0x38
 8017baa:	46bd      	mov	sp, r7
 8017bac:	bd80      	pop	{r7, pc}
 8017bae:	bf00      	nop

08017bb0 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 8017bb0:	b580      	push	{r7, lr}
 8017bb2:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 8017bb4:	2005      	movs	r0, #5
 8017bb6:	f7f4 ffc1 	bl	800cb3c <memp_malloc>
 8017bba:	4603      	mov	r3, r0
}
 8017bbc:	4618      	mov	r0, r3
 8017bbe:	bd80      	pop	{r7, pc}

08017bc0 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 8017bc0:	b580      	push	{r7, lr}
 8017bc2:	b082      	sub	sp, #8
 8017bc4:	af00      	add	r7, sp, #0
 8017bc6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 8017bc8:	687b      	ldr	r3, [r7, #4]
 8017bca:	2b00      	cmp	r3, #0
 8017bcc:	d106      	bne.n	8017bdc <ip_frag_free_pbuf_custom_ref+0x1c>
 8017bce:	4b07      	ldr	r3, [pc, #28]	; (8017bec <ip_frag_free_pbuf_custom_ref+0x2c>)
 8017bd0:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 8017bd4:	4906      	ldr	r1, [pc, #24]	; (8017bf0 <ip_frag_free_pbuf_custom_ref+0x30>)
 8017bd6:	4807      	ldr	r0, [pc, #28]	; (8017bf4 <ip_frag_free_pbuf_custom_ref+0x34>)
 8017bd8:	f000 fcec 	bl	80185b4 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 8017bdc:	6879      	ldr	r1, [r7, #4]
 8017bde:	2005      	movs	r0, #5
 8017be0:	f7f4 fffe 	bl	800cbe0 <memp_free>
}
 8017be4:	bf00      	nop
 8017be6:	3708      	adds	r7, #8
 8017be8:	46bd      	mov	sp, r7
 8017bea:	bd80      	pop	{r7, pc}
 8017bec:	0801c4ac 	.word	0x0801c4ac
 8017bf0:	0801c664 	.word	0x0801c664
 8017bf4:	0801c4f4 	.word	0x0801c4f4

08017bf8 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 8017bf8:	b580      	push	{r7, lr}
 8017bfa:	b084      	sub	sp, #16
 8017bfc:	af00      	add	r7, sp, #0
 8017bfe:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 8017c00:	687b      	ldr	r3, [r7, #4]
 8017c02:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 8017c04:	68fb      	ldr	r3, [r7, #12]
 8017c06:	2b00      	cmp	r3, #0
 8017c08:	d106      	bne.n	8017c18 <ipfrag_free_pbuf_custom+0x20>
 8017c0a:	4b11      	ldr	r3, [pc, #68]	; (8017c50 <ipfrag_free_pbuf_custom+0x58>)
 8017c0c:	f240 22ce 	movw	r2, #718	; 0x2ce
 8017c10:	4910      	ldr	r1, [pc, #64]	; (8017c54 <ipfrag_free_pbuf_custom+0x5c>)
 8017c12:	4811      	ldr	r0, [pc, #68]	; (8017c58 <ipfrag_free_pbuf_custom+0x60>)
 8017c14:	f000 fcce 	bl	80185b4 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 8017c18:	68fa      	ldr	r2, [r7, #12]
 8017c1a:	687b      	ldr	r3, [r7, #4]
 8017c1c:	429a      	cmp	r2, r3
 8017c1e:	d006      	beq.n	8017c2e <ipfrag_free_pbuf_custom+0x36>
 8017c20:	4b0b      	ldr	r3, [pc, #44]	; (8017c50 <ipfrag_free_pbuf_custom+0x58>)
 8017c22:	f240 22cf 	movw	r2, #719	; 0x2cf
 8017c26:	490d      	ldr	r1, [pc, #52]	; (8017c5c <ipfrag_free_pbuf_custom+0x64>)
 8017c28:	480b      	ldr	r0, [pc, #44]	; (8017c58 <ipfrag_free_pbuf_custom+0x60>)
 8017c2a:	f000 fcc3 	bl	80185b4 <iprintf>
  if (pcr->original != NULL) {
 8017c2e:	68fb      	ldr	r3, [r7, #12]
 8017c30:	695b      	ldr	r3, [r3, #20]
 8017c32:	2b00      	cmp	r3, #0
 8017c34:	d004      	beq.n	8017c40 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 8017c36:	68fb      	ldr	r3, [r7, #12]
 8017c38:	695b      	ldr	r3, [r3, #20]
 8017c3a:	4618      	mov	r0, r3
 8017c3c:	f7f5 fe80 	bl	800d940 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 8017c40:	68f8      	ldr	r0, [r7, #12]
 8017c42:	f7ff ffbd 	bl	8017bc0 <ip_frag_free_pbuf_custom_ref>
}
 8017c46:	bf00      	nop
 8017c48:	3710      	adds	r7, #16
 8017c4a:	46bd      	mov	sp, r7
 8017c4c:	bd80      	pop	{r7, pc}
 8017c4e:	bf00      	nop
 8017c50:	0801c4ac 	.word	0x0801c4ac
 8017c54:	0801c670 	.word	0x0801c670
 8017c58:	0801c4f4 	.word	0x0801c4f4
 8017c5c:	0801c67c 	.word	0x0801c67c

08017c60 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8017c60:	b580      	push	{r7, lr}
 8017c62:	b094      	sub	sp, #80	; 0x50
 8017c64:	af02      	add	r7, sp, #8
 8017c66:	60f8      	str	r0, [r7, #12]
 8017c68:	60b9      	str	r1, [r7, #8]
 8017c6a:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 8017c6c:	2300      	movs	r3, #0
 8017c6e:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8017c72:	68bb      	ldr	r3, [r7, #8]
 8017c74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8017c76:	3b14      	subs	r3, #20
 8017c78:	2b00      	cmp	r3, #0
 8017c7a:	da00      	bge.n	8017c7e <ip4_frag+0x1e>
 8017c7c:	3307      	adds	r3, #7
 8017c7e:	10db      	asrs	r3, r3, #3
 8017c80:	877b      	strh	r3, [r7, #58]	; 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 8017c82:	2314      	movs	r3, #20
 8017c84:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 8017c86:	68fb      	ldr	r3, [r7, #12]
 8017c88:	685b      	ldr	r3, [r3, #4]
 8017c8a:	637b      	str	r3, [r7, #52]	; 0x34
  iphdr = original_iphdr;
 8017c8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017c8e:	633b      	str	r3, [r7, #48]	; 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 8017c90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017c92:	781b      	ldrb	r3, [r3, #0]
 8017c94:	f003 030f 	and.w	r3, r3, #15
 8017c98:	b2db      	uxtb	r3, r3
 8017c9a:	009b      	lsls	r3, r3, #2
 8017c9c:	b2db      	uxtb	r3, r3
 8017c9e:	2b14      	cmp	r3, #20
 8017ca0:	d002      	beq.n	8017ca8 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 8017ca2:	f06f 0305 	mvn.w	r3, #5
 8017ca6:	e110      	b.n	8017eca <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 8017ca8:	68fb      	ldr	r3, [r7, #12]
 8017caa:	895b      	ldrh	r3, [r3, #10]
 8017cac:	2b13      	cmp	r3, #19
 8017cae:	d809      	bhi.n	8017cc4 <ip4_frag+0x64>
 8017cb0:	4b88      	ldr	r3, [pc, #544]	; (8017ed4 <ip4_frag+0x274>)
 8017cb2:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 8017cb6:	4988      	ldr	r1, [pc, #544]	; (8017ed8 <ip4_frag+0x278>)
 8017cb8:	4888      	ldr	r0, [pc, #544]	; (8017edc <ip4_frag+0x27c>)
 8017cba:	f000 fc7b 	bl	80185b4 <iprintf>
 8017cbe:	f06f 0305 	mvn.w	r3, #5
 8017cc2:	e102      	b.n	8017eca <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 8017cc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017cc6:	88db      	ldrh	r3, [r3, #6]
 8017cc8:	b29b      	uxth	r3, r3
 8017cca:	4618      	mov	r0, r3
 8017ccc:	f7f4 fa80 	bl	800c1d0 <lwip_htons>
 8017cd0:	4603      	mov	r3, r0
 8017cd2:	87bb      	strh	r3, [r7, #60]	; 0x3c
  ofo = tmp & IP_OFFMASK;
 8017cd4:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8017cd6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8017cda:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 8017cde:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8017ce0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8017ce4:	62fb      	str	r3, [r7, #44]	; 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 8017ce6:	68fb      	ldr	r3, [r7, #12]
 8017ce8:	891b      	ldrh	r3, [r3, #8]
 8017cea:	3b14      	subs	r3, #20
 8017cec:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

  while (left) {
 8017cf0:	e0e1      	b.n	8017eb6 <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 8017cf2:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8017cf4:	00db      	lsls	r3, r3, #3
 8017cf6:	b29b      	uxth	r3, r3
 8017cf8:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8017cfc:	4293      	cmp	r3, r2
 8017cfe:	bf28      	it	cs
 8017d00:	4613      	movcs	r3, r2
 8017d02:	857b      	strh	r3, [r7, #42]	; 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 8017d04:	f44f 7220 	mov.w	r2, #640	; 0x280
 8017d08:	2114      	movs	r1, #20
 8017d0a:	200e      	movs	r0, #14
 8017d0c:	f7f5 fb34 	bl	800d378 <pbuf_alloc>
 8017d10:	6278      	str	r0, [r7, #36]	; 0x24
    if (rambuf == NULL) {
 8017d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017d14:	2b00      	cmp	r3, #0
 8017d16:	f000 80d5 	beq.w	8017ec4 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8017d1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017d1c:	895b      	ldrh	r3, [r3, #10]
 8017d1e:	2b13      	cmp	r3, #19
 8017d20:	d806      	bhi.n	8017d30 <ip4_frag+0xd0>
 8017d22:	4b6c      	ldr	r3, [pc, #432]	; (8017ed4 <ip4_frag+0x274>)
 8017d24:	f44f 7249 	mov.w	r2, #804	; 0x324
 8017d28:	496d      	ldr	r1, [pc, #436]	; (8017ee0 <ip4_frag+0x280>)
 8017d2a:	486c      	ldr	r0, [pc, #432]	; (8017edc <ip4_frag+0x27c>)
 8017d2c:	f000 fc42 	bl	80185b4 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 8017d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017d32:	685b      	ldr	r3, [r3, #4]
 8017d34:	2214      	movs	r2, #20
 8017d36:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8017d38:	4618      	mov	r0, r3
 8017d3a:	f000 fbca 	bl	80184d2 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 8017d3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017d40:	685b      	ldr	r3, [r3, #4]
 8017d42:	633b      	str	r3, [r7, #48]	; 0x30

    left_to_copy = fragsize;
 8017d44:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8017d46:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    while (left_to_copy) {
 8017d4a:	e064      	b.n	8017e16 <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 8017d4c:	68fb      	ldr	r3, [r7, #12]
 8017d4e:	895a      	ldrh	r2, [r3, #10]
 8017d50:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8017d52:	1ad3      	subs	r3, r2, r3
 8017d54:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 8017d56:	68fb      	ldr	r3, [r7, #12]
 8017d58:	895b      	ldrh	r3, [r3, #10]
 8017d5a:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8017d5c:	429a      	cmp	r2, r3
 8017d5e:	d906      	bls.n	8017d6e <ip4_frag+0x10e>
 8017d60:	4b5c      	ldr	r3, [pc, #368]	; (8017ed4 <ip4_frag+0x274>)
 8017d62:	f240 322d 	movw	r2, #813	; 0x32d
 8017d66:	495f      	ldr	r1, [pc, #380]	; (8017ee4 <ip4_frag+0x284>)
 8017d68:	485c      	ldr	r0, [pc, #368]	; (8017edc <ip4_frag+0x27c>)
 8017d6a:	f000 fc23 	bl	80185b4 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8017d6e:	8bfa      	ldrh	r2, [r7, #30]
 8017d70:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8017d74:	4293      	cmp	r3, r2
 8017d76:	bf28      	it	cs
 8017d78:	4613      	movcs	r3, r2
 8017d7a:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 8017d7e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8017d82:	2b00      	cmp	r3, #0
 8017d84:	d105      	bne.n	8017d92 <ip4_frag+0x132>
        poff = 0;
 8017d86:	2300      	movs	r3, #0
 8017d88:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 8017d8a:	68fb      	ldr	r3, [r7, #12]
 8017d8c:	681b      	ldr	r3, [r3, #0]
 8017d8e:	60fb      	str	r3, [r7, #12]
        continue;
 8017d90:	e041      	b.n	8017e16 <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 8017d92:	f7ff ff0d 	bl	8017bb0 <ip_frag_alloc_pbuf_custom_ref>
 8017d96:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 8017d98:	69bb      	ldr	r3, [r7, #24]
 8017d9a:	2b00      	cmp	r3, #0
 8017d9c:	d103      	bne.n	8017da6 <ip4_frag+0x146>
        pbuf_free(rambuf);
 8017d9e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8017da0:	f7f5 fdce 	bl	800d940 <pbuf_free>
        goto memerr;
 8017da4:	e08f      	b.n	8017ec6 <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8017da6:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 8017da8:	68fb      	ldr	r3, [r7, #12]
 8017daa:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8017dac:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8017dae:	4413      	add	r3, r2
 8017db0:	f8b7 1046 	ldrh.w	r1, [r7, #70]	; 0x46
 8017db4:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 8017db8:	9201      	str	r2, [sp, #4]
 8017dba:	9300      	str	r3, [sp, #0]
 8017dbc:	4603      	mov	r3, r0
 8017dbe:	2241      	movs	r2, #65	; 0x41
 8017dc0:	2000      	movs	r0, #0
 8017dc2:	f7f5 fc03 	bl	800d5cc <pbuf_alloced_custom>
 8017dc6:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 8017dc8:	697b      	ldr	r3, [r7, #20]
 8017dca:	2b00      	cmp	r3, #0
 8017dcc:	d106      	bne.n	8017ddc <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 8017dce:	69b8      	ldr	r0, [r7, #24]
 8017dd0:	f7ff fef6 	bl	8017bc0 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 8017dd4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8017dd6:	f7f5 fdb3 	bl	800d940 <pbuf_free>
        goto memerr;
 8017dda:	e074      	b.n	8017ec6 <ip4_frag+0x266>
      }
      pbuf_ref(p);
 8017ddc:	68f8      	ldr	r0, [r7, #12]
 8017dde:	f7f5 fe55 	bl	800da8c <pbuf_ref>
      pcr->original = p;
 8017de2:	69bb      	ldr	r3, [r7, #24]
 8017de4:	68fa      	ldr	r2, [r7, #12]
 8017de6:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8017de8:	69bb      	ldr	r3, [r7, #24]
 8017dea:	4a3f      	ldr	r2, [pc, #252]	; (8017ee8 <ip4_frag+0x288>)
 8017dec:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 8017dee:	6979      	ldr	r1, [r7, #20]
 8017df0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8017df2:	f7f5 fe73 	bl	800dadc <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 8017df6:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 8017dfa:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8017dfe:	1ad3      	subs	r3, r2, r3
 8017e00:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
      if (left_to_copy) {
 8017e04:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8017e08:	2b00      	cmp	r3, #0
 8017e0a:	d004      	beq.n	8017e16 <ip4_frag+0x1b6>
        poff = 0;
 8017e0c:	2300      	movs	r3, #0
 8017e0e:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 8017e10:	68fb      	ldr	r3, [r7, #12]
 8017e12:	681b      	ldr	r3, [r3, #0]
 8017e14:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 8017e16:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8017e1a:	2b00      	cmp	r3, #0
 8017e1c:	d196      	bne.n	8017d4c <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 8017e1e:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8017e20:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8017e24:	4413      	add	r3, r2
 8017e26:	87fb      	strh	r3, [r7, #62]	; 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 8017e28:	68bb      	ldr	r3, [r7, #8]
 8017e2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8017e2c:	f1a3 0213 	sub.w	r2, r3, #19
 8017e30:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8017e34:	429a      	cmp	r2, r3
 8017e36:	bfcc      	ite	gt
 8017e38:	2301      	movgt	r3, #1
 8017e3a:	2300      	movle	r3, #0
 8017e3c:	b2db      	uxtb	r3, r3
 8017e3e:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8017e40:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8017e44:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8017e48:	87bb      	strh	r3, [r7, #60]	; 0x3c
    if (!last || mf_set) {
 8017e4a:	6a3b      	ldr	r3, [r7, #32]
 8017e4c:	2b00      	cmp	r3, #0
 8017e4e:	d002      	beq.n	8017e56 <ip4_frag+0x1f6>
 8017e50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017e52:	2b00      	cmp	r3, #0
 8017e54:	d003      	beq.n	8017e5e <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 8017e56:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8017e58:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8017e5c:	87bb      	strh	r3, [r7, #60]	; 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8017e5e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8017e60:	4618      	mov	r0, r3
 8017e62:	f7f4 f9b5 	bl	800c1d0 <lwip_htons>
 8017e66:	4603      	mov	r3, r0
 8017e68:	461a      	mov	r2, r3
 8017e6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017e6c:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8017e6e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8017e70:	3314      	adds	r3, #20
 8017e72:	b29b      	uxth	r3, r3
 8017e74:	4618      	mov	r0, r3
 8017e76:	f7f4 f9ab 	bl	800c1d0 <lwip_htons>
 8017e7a:	4603      	mov	r3, r0
 8017e7c:	461a      	mov	r2, r3
 8017e7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017e80:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 8017e82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017e84:	2200      	movs	r2, #0
 8017e86:	729a      	strb	r2, [r3, #10]
 8017e88:	2200      	movs	r2, #0
 8017e8a:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8017e8c:	68bb      	ldr	r3, [r7, #8]
 8017e8e:	695b      	ldr	r3, [r3, #20]
 8017e90:	687a      	ldr	r2, [r7, #4]
 8017e92:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8017e94:	68b8      	ldr	r0, [r7, #8]
 8017e96:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 8017e98:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8017e9a:	f7f5 fd51 	bl	800d940 <pbuf_free>
    left = (u16_t)(left - fragsize);
 8017e9e:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8017ea2:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8017ea4:	1ad3      	subs	r3, r2, r3
 8017ea6:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    ofo = (u16_t)(ofo + nfb);
 8017eaa:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8017eae:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8017eb0:	4413      	add	r3, r2
 8017eb2:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  while (left) {
 8017eb6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8017eba:	2b00      	cmp	r3, #0
 8017ebc:	f47f af19 	bne.w	8017cf2 <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 8017ec0:	2300      	movs	r3, #0
 8017ec2:	e002      	b.n	8017eca <ip4_frag+0x26a>
      goto memerr;
 8017ec4:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 8017ec6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8017eca:	4618      	mov	r0, r3
 8017ecc:	3748      	adds	r7, #72	; 0x48
 8017ece:	46bd      	mov	sp, r7
 8017ed0:	bd80      	pop	{r7, pc}
 8017ed2:	bf00      	nop
 8017ed4:	0801c4ac 	.word	0x0801c4ac
 8017ed8:	0801c688 	.word	0x0801c688
 8017edc:	0801c4f4 	.word	0x0801c4f4
 8017ee0:	0801c6a4 	.word	0x0801c6a4
 8017ee4:	0801c6c4 	.word	0x0801c6c4
 8017ee8:	08017bf9 	.word	0x08017bf9

08017eec <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8017eec:	b580      	push	{r7, lr}
 8017eee:	b086      	sub	sp, #24
 8017ef0:	af00      	add	r7, sp, #0
 8017ef2:	6078      	str	r0, [r7, #4]
 8017ef4:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 8017ef6:	230e      	movs	r3, #14
 8017ef8:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 8017efa:	687b      	ldr	r3, [r7, #4]
 8017efc:	895b      	ldrh	r3, [r3, #10]
 8017efe:	2b0e      	cmp	r3, #14
 8017f00:	d96e      	bls.n	8017fe0 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 8017f02:	687b      	ldr	r3, [r7, #4]
 8017f04:	7bdb      	ldrb	r3, [r3, #15]
 8017f06:	2b00      	cmp	r3, #0
 8017f08:	d106      	bne.n	8017f18 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 8017f0a:	683b      	ldr	r3, [r7, #0]
 8017f0c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8017f10:	3301      	adds	r3, #1
 8017f12:	b2da      	uxtb	r2, r3
 8017f14:	687b      	ldr	r3, [r7, #4]
 8017f16:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8017f18:	687b      	ldr	r3, [r7, #4]
 8017f1a:	685b      	ldr	r3, [r3, #4]
 8017f1c:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8017f1e:	693b      	ldr	r3, [r7, #16]
 8017f20:	7b1a      	ldrb	r2, [r3, #12]
 8017f22:	7b5b      	ldrb	r3, [r3, #13]
 8017f24:	021b      	lsls	r3, r3, #8
 8017f26:	4313      	orrs	r3, r2
 8017f28:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8017f2a:	693b      	ldr	r3, [r7, #16]
 8017f2c:	781b      	ldrb	r3, [r3, #0]
 8017f2e:	f003 0301 	and.w	r3, r3, #1
 8017f32:	2b00      	cmp	r3, #0
 8017f34:	d023      	beq.n	8017f7e <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 8017f36:	693b      	ldr	r3, [r7, #16]
 8017f38:	781b      	ldrb	r3, [r3, #0]
 8017f3a:	2b01      	cmp	r3, #1
 8017f3c:	d10f      	bne.n	8017f5e <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8017f3e:	693b      	ldr	r3, [r7, #16]
 8017f40:	785b      	ldrb	r3, [r3, #1]
 8017f42:	2b00      	cmp	r3, #0
 8017f44:	d11b      	bne.n	8017f7e <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 8017f46:	693b      	ldr	r3, [r7, #16]
 8017f48:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8017f4a:	2b5e      	cmp	r3, #94	; 0x5e
 8017f4c:	d117      	bne.n	8017f7e <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 8017f4e:	687b      	ldr	r3, [r7, #4]
 8017f50:	7b5b      	ldrb	r3, [r3, #13]
 8017f52:	f043 0310 	orr.w	r3, r3, #16
 8017f56:	b2da      	uxtb	r2, r3
 8017f58:	687b      	ldr	r3, [r7, #4]
 8017f5a:	735a      	strb	r2, [r3, #13]
 8017f5c:	e00f      	b.n	8017f7e <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8017f5e:	693b      	ldr	r3, [r7, #16]
 8017f60:	2206      	movs	r2, #6
 8017f62:	4928      	ldr	r1, [pc, #160]	; (8018004 <ethernet_input+0x118>)
 8017f64:	4618      	mov	r0, r3
 8017f66:	f000 faa6 	bl	80184b6 <memcmp>
 8017f6a:	4603      	mov	r3, r0
 8017f6c:	2b00      	cmp	r3, #0
 8017f6e:	d106      	bne.n	8017f7e <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8017f70:	687b      	ldr	r3, [r7, #4]
 8017f72:	7b5b      	ldrb	r3, [r3, #13]
 8017f74:	f043 0308 	orr.w	r3, r3, #8
 8017f78:	b2da      	uxtb	r2, r3
 8017f7a:	687b      	ldr	r3, [r7, #4]
 8017f7c:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 8017f7e:	89fb      	ldrh	r3, [r7, #14]
 8017f80:	2b08      	cmp	r3, #8
 8017f82:	d003      	beq.n	8017f8c <ethernet_input+0xa0>
 8017f84:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 8017f88:	d014      	beq.n	8017fb4 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 8017f8a:	e032      	b.n	8017ff2 <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8017f8c:	683b      	ldr	r3, [r7, #0]
 8017f8e:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8017f92:	f003 0308 	and.w	r3, r3, #8
 8017f96:	2b00      	cmp	r3, #0
 8017f98:	d024      	beq.n	8017fe4 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8017f9a:	8afb      	ldrh	r3, [r7, #22]
 8017f9c:	4619      	mov	r1, r3
 8017f9e:	6878      	ldr	r0, [r7, #4]
 8017fa0:	f7f5 fc48 	bl	800d834 <pbuf_remove_header>
 8017fa4:	4603      	mov	r3, r0
 8017fa6:	2b00      	cmp	r3, #0
 8017fa8:	d11e      	bne.n	8017fe8 <ethernet_input+0xfc>
        ip4_input(p, netif);
 8017faa:	6839      	ldr	r1, [r7, #0]
 8017fac:	6878      	ldr	r0, [r7, #4]
 8017fae:	f7fe ff09 	bl	8016dc4 <ip4_input>
      break;
 8017fb2:	e013      	b.n	8017fdc <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8017fb4:	683b      	ldr	r3, [r7, #0]
 8017fb6:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8017fba:	f003 0308 	and.w	r3, r3, #8
 8017fbe:	2b00      	cmp	r3, #0
 8017fc0:	d014      	beq.n	8017fec <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8017fc2:	8afb      	ldrh	r3, [r7, #22]
 8017fc4:	4619      	mov	r1, r3
 8017fc6:	6878      	ldr	r0, [r7, #4]
 8017fc8:	f7f5 fc34 	bl	800d834 <pbuf_remove_header>
 8017fcc:	4603      	mov	r3, r0
 8017fce:	2b00      	cmp	r3, #0
 8017fd0:	d10e      	bne.n	8017ff0 <ethernet_input+0x104>
        etharp_input(p, netif);
 8017fd2:	6839      	ldr	r1, [r7, #0]
 8017fd4:	6878      	ldr	r0, [r7, #4]
 8017fd6:	f7fe f8a5 	bl	8016124 <etharp_input>
      break;
 8017fda:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 8017fdc:	2300      	movs	r3, #0
 8017fde:	e00c      	b.n	8017ffa <ethernet_input+0x10e>
    goto free_and_return;
 8017fe0:	bf00      	nop
 8017fe2:	e006      	b.n	8017ff2 <ethernet_input+0x106>
        goto free_and_return;
 8017fe4:	bf00      	nop
 8017fe6:	e004      	b.n	8017ff2 <ethernet_input+0x106>
        goto free_and_return;
 8017fe8:	bf00      	nop
 8017fea:	e002      	b.n	8017ff2 <ethernet_input+0x106>
        goto free_and_return;
 8017fec:	bf00      	nop
 8017fee:	e000      	b.n	8017ff2 <ethernet_input+0x106>
        goto free_and_return;
 8017ff0:	bf00      	nop

free_and_return:
  pbuf_free(p);
 8017ff2:	6878      	ldr	r0, [r7, #4]
 8017ff4:	f7f5 fca4 	bl	800d940 <pbuf_free>
  return ERR_OK;
 8017ff8:	2300      	movs	r3, #0
}
 8017ffa:	4618      	mov	r0, r3
 8017ffc:	3718      	adds	r7, #24
 8017ffe:	46bd      	mov	sp, r7
 8018000:	bd80      	pop	{r7, pc}
 8018002:	bf00      	nop
 8018004:	0801c9f4 	.word	0x0801c9f4

08018008 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 8018008:	b580      	push	{r7, lr}
 801800a:	b086      	sub	sp, #24
 801800c:	af00      	add	r7, sp, #0
 801800e:	60f8      	str	r0, [r7, #12]
 8018010:	60b9      	str	r1, [r7, #8]
 8018012:	607a      	str	r2, [r7, #4]
 8018014:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8018016:	8c3b      	ldrh	r3, [r7, #32]
 8018018:	4618      	mov	r0, r3
 801801a:	f7f4 f8d9 	bl	800c1d0 <lwip_htons>
 801801e:	4603      	mov	r3, r0
 8018020:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8018022:	210e      	movs	r1, #14
 8018024:	68b8      	ldr	r0, [r7, #8]
 8018026:	f7f5 fbf5 	bl	800d814 <pbuf_add_header>
 801802a:	4603      	mov	r3, r0
 801802c:	2b00      	cmp	r3, #0
 801802e:	d125      	bne.n	801807c <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 8018030:	68bb      	ldr	r3, [r7, #8]
 8018032:	685b      	ldr	r3, [r3, #4]
 8018034:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 8018036:	693b      	ldr	r3, [r7, #16]
 8018038:	8afa      	ldrh	r2, [r7, #22]
 801803a:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 801803c:	693b      	ldr	r3, [r7, #16]
 801803e:	2206      	movs	r2, #6
 8018040:	6839      	ldr	r1, [r7, #0]
 8018042:	4618      	mov	r0, r3
 8018044:	f000 fa45 	bl	80184d2 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 8018048:	693b      	ldr	r3, [r7, #16]
 801804a:	3306      	adds	r3, #6
 801804c:	2206      	movs	r2, #6
 801804e:	6879      	ldr	r1, [r7, #4]
 8018050:	4618      	mov	r0, r3
 8018052:	f000 fa3e 	bl	80184d2 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8018056:	68fb      	ldr	r3, [r7, #12]
 8018058:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801805c:	2b06      	cmp	r3, #6
 801805e:	d006      	beq.n	801806e <ethernet_output+0x66>
 8018060:	4b0a      	ldr	r3, [pc, #40]	; (801808c <ethernet_output+0x84>)
 8018062:	f44f 7299 	mov.w	r2, #306	; 0x132
 8018066:	490a      	ldr	r1, [pc, #40]	; (8018090 <ethernet_output+0x88>)
 8018068:	480a      	ldr	r0, [pc, #40]	; (8018094 <ethernet_output+0x8c>)
 801806a:	f000 faa3 	bl	80185b4 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 801806e:	68fb      	ldr	r3, [r7, #12]
 8018070:	699b      	ldr	r3, [r3, #24]
 8018072:	68b9      	ldr	r1, [r7, #8]
 8018074:	68f8      	ldr	r0, [r7, #12]
 8018076:	4798      	blx	r3
 8018078:	4603      	mov	r3, r0
 801807a:	e002      	b.n	8018082 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 801807c:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 801807e:	f06f 0301 	mvn.w	r3, #1
}
 8018082:	4618      	mov	r0, r3
 8018084:	3718      	adds	r7, #24
 8018086:	46bd      	mov	sp, r7
 8018088:	bd80      	pop	{r7, pc}
 801808a:	bf00      	nop
 801808c:	0801c6d4 	.word	0x0801c6d4
 8018090:	0801c70c 	.word	0x0801c70c
 8018094:	0801c740 	.word	0x0801c740

08018098 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 8018098:	b580      	push	{r7, lr}
 801809a:	b082      	sub	sp, #8
 801809c:	af00      	add	r7, sp, #0
 801809e:	6078      	str	r0, [r7, #4]
 80180a0:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
#else
  *mbox = osMessageQueueNew(size, sizeof(void *), NULL);
 80180a2:	683b      	ldr	r3, [r7, #0]
 80180a4:	2200      	movs	r2, #0
 80180a6:	2104      	movs	r1, #4
 80180a8:	4618      	mov	r0, r3
 80180aa:	f7f0 fc41 	bl	8008930 <osMessageQueueNew>
 80180ae:	4602      	mov	r2, r0
 80180b0:	687b      	ldr	r3, [r7, #4]
 80180b2:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 80180b4:	687b      	ldr	r3, [r7, #4]
 80180b6:	681b      	ldr	r3, [r3, #0]
 80180b8:	2b00      	cmp	r3, #0
 80180ba:	d102      	bne.n	80180c2 <sys_mbox_new+0x2a>
    return ERR_MEM;
 80180bc:	f04f 33ff 	mov.w	r3, #4294967295
 80180c0:	e000      	b.n	80180c4 <sys_mbox_new+0x2c>

  return ERR_OK;
 80180c2:	2300      	movs	r3, #0
}
 80180c4:	4618      	mov	r0, r3
 80180c6:	3708      	adds	r7, #8
 80180c8:	46bd      	mov	sp, r7
 80180ca:	bd80      	pop	{r7, pc}

080180cc <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 80180cc:	b580      	push	{r7, lr}
 80180ce:	b084      	sub	sp, #16
 80180d0:	af00      	add	r7, sp, #0
 80180d2:	6078      	str	r0, [r7, #4]
 80180d4:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
 80180d6:	687b      	ldr	r3, [r7, #4]
 80180d8:	6818      	ldr	r0, [r3, #0]
 80180da:	4639      	mov	r1, r7
 80180dc:	2300      	movs	r3, #0
 80180de:	2200      	movs	r2, #0
 80180e0:	f7f0 fc9a 	bl	8008a18 <osMessageQueuePut>
 80180e4:	4603      	mov	r3, r0
 80180e6:	2b00      	cmp	r3, #0
 80180e8:	d102      	bne.n	80180f0 <sys_mbox_trypost+0x24>
#endif
  {
    result = ERR_OK;
 80180ea:	2300      	movs	r3, #0
 80180ec:	73fb      	strb	r3, [r7, #15]
 80180ee:	e001      	b.n	80180f4 <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 80180f0:	23ff      	movs	r3, #255	; 0xff
 80180f2:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 80180f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80180f8:	4618      	mov	r0, r3
 80180fa:	3710      	adds	r7, #16
 80180fc:	46bd      	mov	sp, r7
 80180fe:	bd80      	pop	{r7, pc}

08018100 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 8018100:	b580      	push	{r7, lr}
 8018102:	b086      	sub	sp, #24
 8018104:	af00      	add	r7, sp, #0
 8018106:	60f8      	str	r0, [r7, #12]
 8018108:	60b9      	str	r1, [r7, #8]
 801810a:	607a      	str	r2, [r7, #4]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
 801810c:	f7f0 f920 	bl	8008350 <osKernelGetTickCount>
 8018110:	6178      	str	r0, [r7, #20]
#endif
  if(timeout != 0)
 8018112:	687b      	ldr	r3, [r7, #4]
 8018114:	2b00      	cmp	r3, #0
 8018116:	d013      	beq.n	8018140 <sys_arch_mbox_fetch+0x40>
    {
      *msg = (void *)event.value.v;
      return (osKernelSysTick() - starttime);
    }
#else
    status = osMessageQueueGet(*mbox, msg, 0, timeout);
 8018118:	68fb      	ldr	r3, [r7, #12]
 801811a:	6818      	ldr	r0, [r3, #0]
 801811c:	687b      	ldr	r3, [r7, #4]
 801811e:	2200      	movs	r2, #0
 8018120:	68b9      	ldr	r1, [r7, #8]
 8018122:	f7f0 fcd9 	bl	8008ad8 <osMessageQueueGet>
 8018126:	6138      	str	r0, [r7, #16]
    if (status == osOK)
 8018128:	693b      	ldr	r3, [r7, #16]
 801812a:	2b00      	cmp	r3, #0
 801812c:	d105      	bne.n	801813a <sys_arch_mbox_fetch+0x3a>
    {
      return (osKernelGetTickCount() - starttime);
 801812e:	f7f0 f90f 	bl	8008350 <osKernelGetTickCount>
 8018132:	4602      	mov	r2, r0
 8018134:	697b      	ldr	r3, [r7, #20]
 8018136:	1ad3      	subs	r3, r2, r3
 8018138:	e00f      	b.n	801815a <sys_arch_mbox_fetch+0x5a>
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 801813a:	f04f 33ff 	mov.w	r3, #4294967295
 801813e:	e00c      	b.n	801815a <sys_arch_mbox_fetch+0x5a>
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
    *msg = (void *)event.value.v;
    return (osKernelSysTick() - starttime);
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
 8018140:	68fb      	ldr	r3, [r7, #12]
 8018142:	6818      	ldr	r0, [r3, #0]
 8018144:	f04f 33ff 	mov.w	r3, #4294967295
 8018148:	2200      	movs	r2, #0
 801814a:	68b9      	ldr	r1, [r7, #8]
 801814c:	f7f0 fcc4 	bl	8008ad8 <osMessageQueueGet>
    return (osKernelGetTickCount() - starttime);
 8018150:	f7f0 f8fe 	bl	8008350 <osKernelGetTickCount>
 8018154:	4602      	mov	r2, r0
 8018156:	697b      	ldr	r3, [r7, #20]
 8018158:	1ad3      	subs	r3, r2, r3
#endif
  }
}
 801815a:	4618      	mov	r0, r3
 801815c:	3718      	adds	r7, #24
 801815e:	46bd      	mov	sp, r7
 8018160:	bd80      	pop	{r7, pc}

08018162 <sys_mbox_valid>:
    return SYS_MBOX_EMPTY;
  }
}
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 8018162:	b480      	push	{r7}
 8018164:	b083      	sub	sp, #12
 8018166:	af00      	add	r7, sp, #0
 8018168:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 801816a:	687b      	ldr	r3, [r7, #4]
 801816c:	681b      	ldr	r3, [r3, #0]
 801816e:	2b00      	cmp	r3, #0
 8018170:	d101      	bne.n	8018176 <sys_mbox_valid+0x14>
    return 0;
 8018172:	2300      	movs	r3, #0
 8018174:	e000      	b.n	8018178 <sys_mbox_valid+0x16>
  else
    return 1;
 8018176:	2301      	movs	r3, #1
}
 8018178:	4618      	mov	r0, r3
 801817a:	370c      	adds	r7, #12
 801817c:	46bd      	mov	sp, r7
 801817e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018182:	4770      	bx	lr

08018184 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 8018184:	b580      	push	{r7, lr}
 8018186:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
#else
  lwip_sys_mutex = osMutexNew(NULL);
 8018188:	2000      	movs	r0, #0
 801818a:	f7f0 f9a3 	bl	80084d4 <osMutexNew>
 801818e:	4603      	mov	r3, r0
 8018190:	4a01      	ldr	r2, [pc, #4]	; (8018198 <sys_init+0x14>)
 8018192:	6013      	str	r3, [r2, #0]
#endif
}
 8018194:	bf00      	nop
 8018196:	bd80      	pop	{r7, pc}
 8018198:	2000be70 	.word	0x2000be70

0801819c <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 801819c:	b580      	push	{r7, lr}
 801819e:	b082      	sub	sp, #8
 80181a0:	af00      	add	r7, sp, #0
 80181a2:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
  *mutex = osMutexCreate(osMutex(MUTEX));
#else
  *mutex = osMutexNew(NULL);
 80181a4:	2000      	movs	r0, #0
 80181a6:	f7f0 f995 	bl	80084d4 <osMutexNew>
 80181aa:	4602      	mov	r2, r0
 80181ac:	687b      	ldr	r3, [r7, #4]
 80181ae:	601a      	str	r2, [r3, #0]
#endif

  if(*mutex == NULL)
 80181b0:	687b      	ldr	r3, [r7, #4]
 80181b2:	681b      	ldr	r3, [r3, #0]
 80181b4:	2b00      	cmp	r3, #0
 80181b6:	d102      	bne.n	80181be <sys_mutex_new+0x22>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 80181b8:	f04f 33ff 	mov.w	r3, #4294967295
 80181bc:	e000      	b.n	80181c0 <sys_mutex_new+0x24>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 80181be:	2300      	movs	r3, #0
}
 80181c0:	4618      	mov	r0, r3
 80181c2:	3708      	adds	r7, #8
 80181c4:	46bd      	mov	sp, r7
 80181c6:	bd80      	pop	{r7, pc}

080181c8 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 80181c8:	b580      	push	{r7, lr}
 80181ca:	b082      	sub	sp, #8
 80181cc:	af00      	add	r7, sp, #0
 80181ce:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
#else
  osMutexAcquire(*mutex, osWaitForever);
 80181d0:	687b      	ldr	r3, [r7, #4]
 80181d2:	681b      	ldr	r3, [r3, #0]
 80181d4:	f04f 31ff 	mov.w	r1, #4294967295
 80181d8:	4618      	mov	r0, r3
 80181da:	f7f0 fa01 	bl	80085e0 <osMutexAcquire>
#endif
}
 80181de:	bf00      	nop
 80181e0:	3708      	adds	r7, #8
 80181e2:	46bd      	mov	sp, r7
 80181e4:	bd80      	pop	{r7, pc}

080181e6 <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 80181e6:	b580      	push	{r7, lr}
 80181e8:	b082      	sub	sp, #8
 80181ea:	af00      	add	r7, sp, #0
 80181ec:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 80181ee:	687b      	ldr	r3, [r7, #4]
 80181f0:	681b      	ldr	r3, [r3, #0]
 80181f2:	4618      	mov	r0, r3
 80181f4:	f7f0 fa3f 	bl	8008676 <osMutexRelease>
}
 80181f8:	bf00      	nop
 80181fa:	3708      	adds	r7, #8
 80181fc:	46bd      	mov	sp, r7
 80181fe:	bd80      	pop	{r7, pc}

08018200 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 8018200:	b580      	push	{r7, lr}
 8018202:	b08e      	sub	sp, #56	; 0x38
 8018204:	af00      	add	r7, sp, #0
 8018206:	60f8      	str	r0, [r7, #12]
 8018208:	60b9      	str	r1, [r7, #8]
 801820a:	607a      	str	r2, [r7, #4]
 801820c:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
  return osThreadCreate(&os_thread_def, arg);
#else
  const osThreadAttr_t attributes = {
 801820e:	f107 0314 	add.w	r3, r7, #20
 8018212:	2224      	movs	r2, #36	; 0x24
 8018214:	2100      	movs	r1, #0
 8018216:	4618      	mov	r0, r3
 8018218:	f000 f969 	bl	80184ee <memset>
 801821c:	68fb      	ldr	r3, [r7, #12]
 801821e:	617b      	str	r3, [r7, #20]
 8018220:	683b      	ldr	r3, [r7, #0]
 8018222:	62bb      	str	r3, [r7, #40]	; 0x28
 8018224:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8018226:	62fb      	str	r3, [r7, #44]	; 0x2c
                        .name = name,
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
 8018228:	f107 0314 	add.w	r3, r7, #20
 801822c:	461a      	mov	r2, r3
 801822e:	6879      	ldr	r1, [r7, #4]
 8018230:	68b8      	ldr	r0, [r7, #8]
 8018232:	f7f0 f8a2 	bl	800837a <osThreadNew>
 8018236:	4603      	mov	r3, r0
#endif
}
 8018238:	4618      	mov	r0, r3
 801823a:	3738      	adds	r7, #56	; 0x38
 801823c:	46bd      	mov	sp, r7
 801823e:	bd80      	pop	{r7, pc}

08018240 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 8018240:	b580      	push	{r7, lr}
 8018242:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
 8018244:	4b04      	ldr	r3, [pc, #16]	; (8018258 <sys_arch_protect+0x18>)
 8018246:	681b      	ldr	r3, [r3, #0]
 8018248:	f04f 31ff 	mov.w	r1, #4294967295
 801824c:	4618      	mov	r0, r3
 801824e:	f7f0 f9c7 	bl	80085e0 <osMutexAcquire>
#endif
  return (sys_prot_t)1;
 8018252:	2301      	movs	r3, #1
}
 8018254:	4618      	mov	r0, r3
 8018256:	bd80      	pop	{r7, pc}
 8018258:	2000be70 	.word	0x2000be70

0801825c <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 801825c:	b580      	push	{r7, lr}
 801825e:	b082      	sub	sp, #8
 8018260:	af00      	add	r7, sp, #0
 8018262:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 8018264:	4b04      	ldr	r3, [pc, #16]	; (8018278 <sys_arch_unprotect+0x1c>)
 8018266:	681b      	ldr	r3, [r3, #0]
 8018268:	4618      	mov	r0, r3
 801826a:	f7f0 fa04 	bl	8008676 <osMutexRelease>
}
 801826e:	bf00      	nop
 8018270:	3708      	adds	r7, #8
 8018272:	46bd      	mov	sp, r7
 8018274:	bd80      	pop	{r7, pc}
 8018276:	bf00      	nop
 8018278:	2000be70 	.word	0x2000be70

0801827c <std>:
 801827c:	2300      	movs	r3, #0
 801827e:	b510      	push	{r4, lr}
 8018280:	4604      	mov	r4, r0
 8018282:	e9c0 3300 	strd	r3, r3, [r0]
 8018286:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801828a:	6083      	str	r3, [r0, #8]
 801828c:	8181      	strh	r1, [r0, #12]
 801828e:	6643      	str	r3, [r0, #100]	; 0x64
 8018290:	81c2      	strh	r2, [r0, #14]
 8018292:	6183      	str	r3, [r0, #24]
 8018294:	4619      	mov	r1, r3
 8018296:	2208      	movs	r2, #8
 8018298:	305c      	adds	r0, #92	; 0x5c
 801829a:	f000 f928 	bl	80184ee <memset>
 801829e:	4b05      	ldr	r3, [pc, #20]	; (80182b4 <std+0x38>)
 80182a0:	6263      	str	r3, [r4, #36]	; 0x24
 80182a2:	4b05      	ldr	r3, [pc, #20]	; (80182b8 <std+0x3c>)
 80182a4:	62a3      	str	r3, [r4, #40]	; 0x28
 80182a6:	4b05      	ldr	r3, [pc, #20]	; (80182bc <std+0x40>)
 80182a8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80182aa:	4b05      	ldr	r3, [pc, #20]	; (80182c0 <std+0x44>)
 80182ac:	6224      	str	r4, [r4, #32]
 80182ae:	6323      	str	r3, [r4, #48]	; 0x30
 80182b0:	bd10      	pop	{r4, pc}
 80182b2:	bf00      	nop
 80182b4:	08018759 	.word	0x08018759
 80182b8:	0801877b 	.word	0x0801877b
 80182bc:	080187b3 	.word	0x080187b3
 80182c0:	080187d7 	.word	0x080187d7

080182c4 <_cleanup_r>:
 80182c4:	4901      	ldr	r1, [pc, #4]	; (80182cc <_cleanup_r+0x8>)
 80182c6:	f000 b8af 	b.w	8018428 <_fwalk_reent>
 80182ca:	bf00      	nop
 80182cc:	08018979 	.word	0x08018979

080182d0 <__sfmoreglue>:
 80182d0:	b570      	push	{r4, r5, r6, lr}
 80182d2:	1e4a      	subs	r2, r1, #1
 80182d4:	2568      	movs	r5, #104	; 0x68
 80182d6:	4355      	muls	r5, r2
 80182d8:	460e      	mov	r6, r1
 80182da:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80182de:	f000 f90f 	bl	8018500 <_malloc_r>
 80182e2:	4604      	mov	r4, r0
 80182e4:	b140      	cbz	r0, 80182f8 <__sfmoreglue+0x28>
 80182e6:	2100      	movs	r1, #0
 80182e8:	e9c0 1600 	strd	r1, r6, [r0]
 80182ec:	300c      	adds	r0, #12
 80182ee:	60a0      	str	r0, [r4, #8]
 80182f0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80182f4:	f000 f8fb 	bl	80184ee <memset>
 80182f8:	4620      	mov	r0, r4
 80182fa:	bd70      	pop	{r4, r5, r6, pc}

080182fc <__sfp_lock_acquire>:
 80182fc:	4801      	ldr	r0, [pc, #4]	; (8018304 <__sfp_lock_acquire+0x8>)
 80182fe:	f000 b8d8 	b.w	80184b2 <__retarget_lock_acquire_recursive>
 8018302:	bf00      	nop
 8018304:	2000be7c 	.word	0x2000be7c

08018308 <__sfp_lock_release>:
 8018308:	4801      	ldr	r0, [pc, #4]	; (8018310 <__sfp_lock_release+0x8>)
 801830a:	f000 b8d3 	b.w	80184b4 <__retarget_lock_release_recursive>
 801830e:	bf00      	nop
 8018310:	2000be7c 	.word	0x2000be7c

08018314 <__sinit_lock_acquire>:
 8018314:	4801      	ldr	r0, [pc, #4]	; (801831c <__sinit_lock_acquire+0x8>)
 8018316:	f000 b8cc 	b.w	80184b2 <__retarget_lock_acquire_recursive>
 801831a:	bf00      	nop
 801831c:	2000be77 	.word	0x2000be77

08018320 <__sinit_lock_release>:
 8018320:	4801      	ldr	r0, [pc, #4]	; (8018328 <__sinit_lock_release+0x8>)
 8018322:	f000 b8c7 	b.w	80184b4 <__retarget_lock_release_recursive>
 8018326:	bf00      	nop
 8018328:	2000be77 	.word	0x2000be77

0801832c <__sinit>:
 801832c:	b510      	push	{r4, lr}
 801832e:	4604      	mov	r4, r0
 8018330:	f7ff fff0 	bl	8018314 <__sinit_lock_acquire>
 8018334:	69a3      	ldr	r3, [r4, #24]
 8018336:	b11b      	cbz	r3, 8018340 <__sinit+0x14>
 8018338:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801833c:	f7ff bff0 	b.w	8018320 <__sinit_lock_release>
 8018340:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8018344:	6523      	str	r3, [r4, #80]	; 0x50
 8018346:	4b13      	ldr	r3, [pc, #76]	; (8018394 <__sinit+0x68>)
 8018348:	4a13      	ldr	r2, [pc, #76]	; (8018398 <__sinit+0x6c>)
 801834a:	681b      	ldr	r3, [r3, #0]
 801834c:	62a2      	str	r2, [r4, #40]	; 0x28
 801834e:	42a3      	cmp	r3, r4
 8018350:	bf04      	itt	eq
 8018352:	2301      	moveq	r3, #1
 8018354:	61a3      	streq	r3, [r4, #24]
 8018356:	4620      	mov	r0, r4
 8018358:	f000 f820 	bl	801839c <__sfp>
 801835c:	6060      	str	r0, [r4, #4]
 801835e:	4620      	mov	r0, r4
 8018360:	f000 f81c 	bl	801839c <__sfp>
 8018364:	60a0      	str	r0, [r4, #8]
 8018366:	4620      	mov	r0, r4
 8018368:	f000 f818 	bl	801839c <__sfp>
 801836c:	2200      	movs	r2, #0
 801836e:	60e0      	str	r0, [r4, #12]
 8018370:	2104      	movs	r1, #4
 8018372:	6860      	ldr	r0, [r4, #4]
 8018374:	f7ff ff82 	bl	801827c <std>
 8018378:	68a0      	ldr	r0, [r4, #8]
 801837a:	2201      	movs	r2, #1
 801837c:	2109      	movs	r1, #9
 801837e:	f7ff ff7d 	bl	801827c <std>
 8018382:	68e0      	ldr	r0, [r4, #12]
 8018384:	2202      	movs	r2, #2
 8018386:	2112      	movs	r1, #18
 8018388:	f7ff ff78 	bl	801827c <std>
 801838c:	2301      	movs	r3, #1
 801838e:	61a3      	str	r3, [r4, #24]
 8018390:	e7d2      	b.n	8018338 <__sinit+0xc>
 8018392:	bf00      	nop
 8018394:	0801ca64 	.word	0x0801ca64
 8018398:	080182c5 	.word	0x080182c5

0801839c <__sfp>:
 801839c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801839e:	4607      	mov	r7, r0
 80183a0:	f7ff ffac 	bl	80182fc <__sfp_lock_acquire>
 80183a4:	4b1e      	ldr	r3, [pc, #120]	; (8018420 <__sfp+0x84>)
 80183a6:	681e      	ldr	r6, [r3, #0]
 80183a8:	69b3      	ldr	r3, [r6, #24]
 80183aa:	b913      	cbnz	r3, 80183b2 <__sfp+0x16>
 80183ac:	4630      	mov	r0, r6
 80183ae:	f7ff ffbd 	bl	801832c <__sinit>
 80183b2:	3648      	adds	r6, #72	; 0x48
 80183b4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80183b8:	3b01      	subs	r3, #1
 80183ba:	d503      	bpl.n	80183c4 <__sfp+0x28>
 80183bc:	6833      	ldr	r3, [r6, #0]
 80183be:	b30b      	cbz	r3, 8018404 <__sfp+0x68>
 80183c0:	6836      	ldr	r6, [r6, #0]
 80183c2:	e7f7      	b.n	80183b4 <__sfp+0x18>
 80183c4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80183c8:	b9d5      	cbnz	r5, 8018400 <__sfp+0x64>
 80183ca:	4b16      	ldr	r3, [pc, #88]	; (8018424 <__sfp+0x88>)
 80183cc:	60e3      	str	r3, [r4, #12]
 80183ce:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80183d2:	6665      	str	r5, [r4, #100]	; 0x64
 80183d4:	f000 f86c 	bl	80184b0 <__retarget_lock_init_recursive>
 80183d8:	f7ff ff96 	bl	8018308 <__sfp_lock_release>
 80183dc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80183e0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80183e4:	6025      	str	r5, [r4, #0]
 80183e6:	61a5      	str	r5, [r4, #24]
 80183e8:	2208      	movs	r2, #8
 80183ea:	4629      	mov	r1, r5
 80183ec:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80183f0:	f000 f87d 	bl	80184ee <memset>
 80183f4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80183f8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80183fc:	4620      	mov	r0, r4
 80183fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018400:	3468      	adds	r4, #104	; 0x68
 8018402:	e7d9      	b.n	80183b8 <__sfp+0x1c>
 8018404:	2104      	movs	r1, #4
 8018406:	4638      	mov	r0, r7
 8018408:	f7ff ff62 	bl	80182d0 <__sfmoreglue>
 801840c:	4604      	mov	r4, r0
 801840e:	6030      	str	r0, [r6, #0]
 8018410:	2800      	cmp	r0, #0
 8018412:	d1d5      	bne.n	80183c0 <__sfp+0x24>
 8018414:	f7ff ff78 	bl	8018308 <__sfp_lock_release>
 8018418:	230c      	movs	r3, #12
 801841a:	603b      	str	r3, [r7, #0]
 801841c:	e7ee      	b.n	80183fc <__sfp+0x60>
 801841e:	bf00      	nop
 8018420:	0801ca64 	.word	0x0801ca64
 8018424:	ffff0001 	.word	0xffff0001

08018428 <_fwalk_reent>:
 8018428:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801842c:	4606      	mov	r6, r0
 801842e:	4688      	mov	r8, r1
 8018430:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8018434:	2700      	movs	r7, #0
 8018436:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801843a:	f1b9 0901 	subs.w	r9, r9, #1
 801843e:	d505      	bpl.n	801844c <_fwalk_reent+0x24>
 8018440:	6824      	ldr	r4, [r4, #0]
 8018442:	2c00      	cmp	r4, #0
 8018444:	d1f7      	bne.n	8018436 <_fwalk_reent+0xe>
 8018446:	4638      	mov	r0, r7
 8018448:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801844c:	89ab      	ldrh	r3, [r5, #12]
 801844e:	2b01      	cmp	r3, #1
 8018450:	d907      	bls.n	8018462 <_fwalk_reent+0x3a>
 8018452:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8018456:	3301      	adds	r3, #1
 8018458:	d003      	beq.n	8018462 <_fwalk_reent+0x3a>
 801845a:	4629      	mov	r1, r5
 801845c:	4630      	mov	r0, r6
 801845e:	47c0      	blx	r8
 8018460:	4307      	orrs	r7, r0
 8018462:	3568      	adds	r5, #104	; 0x68
 8018464:	e7e9      	b.n	801843a <_fwalk_reent+0x12>
	...

08018468 <__libc_init_array>:
 8018468:	b570      	push	{r4, r5, r6, lr}
 801846a:	4d0d      	ldr	r5, [pc, #52]	; (80184a0 <__libc_init_array+0x38>)
 801846c:	4c0d      	ldr	r4, [pc, #52]	; (80184a4 <__libc_init_array+0x3c>)
 801846e:	1b64      	subs	r4, r4, r5
 8018470:	10a4      	asrs	r4, r4, #2
 8018472:	2600      	movs	r6, #0
 8018474:	42a6      	cmp	r6, r4
 8018476:	d109      	bne.n	801848c <__libc_init_array+0x24>
 8018478:	4d0b      	ldr	r5, [pc, #44]	; (80184a8 <__libc_init_array+0x40>)
 801847a:	4c0c      	ldr	r4, [pc, #48]	; (80184ac <__libc_init_array+0x44>)
 801847c:	f001 f9e0 	bl	8019840 <_init>
 8018480:	1b64      	subs	r4, r4, r5
 8018482:	10a4      	asrs	r4, r4, #2
 8018484:	2600      	movs	r6, #0
 8018486:	42a6      	cmp	r6, r4
 8018488:	d105      	bne.n	8018496 <__libc_init_array+0x2e>
 801848a:	bd70      	pop	{r4, r5, r6, pc}
 801848c:	f855 3b04 	ldr.w	r3, [r5], #4
 8018490:	4798      	blx	r3
 8018492:	3601      	adds	r6, #1
 8018494:	e7ee      	b.n	8018474 <__libc_init_array+0xc>
 8018496:	f855 3b04 	ldr.w	r3, [r5], #4
 801849a:	4798      	blx	r3
 801849c:	3601      	adds	r6, #1
 801849e:	e7f2      	b.n	8018486 <__libc_init_array+0x1e>
 80184a0:	0801cb58 	.word	0x0801cb58
 80184a4:	0801cb58 	.word	0x0801cb58
 80184a8:	0801cb58 	.word	0x0801cb58
 80184ac:	0801cb5c 	.word	0x0801cb5c

080184b0 <__retarget_lock_init_recursive>:
 80184b0:	4770      	bx	lr

080184b2 <__retarget_lock_acquire_recursive>:
 80184b2:	4770      	bx	lr

080184b4 <__retarget_lock_release_recursive>:
 80184b4:	4770      	bx	lr

080184b6 <memcmp>:
 80184b6:	b530      	push	{r4, r5, lr}
 80184b8:	3901      	subs	r1, #1
 80184ba:	2400      	movs	r4, #0
 80184bc:	42a2      	cmp	r2, r4
 80184be:	d101      	bne.n	80184c4 <memcmp+0xe>
 80184c0:	2000      	movs	r0, #0
 80184c2:	e005      	b.n	80184d0 <memcmp+0x1a>
 80184c4:	5d03      	ldrb	r3, [r0, r4]
 80184c6:	3401      	adds	r4, #1
 80184c8:	5d0d      	ldrb	r5, [r1, r4]
 80184ca:	42ab      	cmp	r3, r5
 80184cc:	d0f6      	beq.n	80184bc <memcmp+0x6>
 80184ce:	1b58      	subs	r0, r3, r5
 80184d0:	bd30      	pop	{r4, r5, pc}

080184d2 <memcpy>:
 80184d2:	440a      	add	r2, r1
 80184d4:	4291      	cmp	r1, r2
 80184d6:	f100 33ff 	add.w	r3, r0, #4294967295
 80184da:	d100      	bne.n	80184de <memcpy+0xc>
 80184dc:	4770      	bx	lr
 80184de:	b510      	push	{r4, lr}
 80184e0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80184e4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80184e8:	4291      	cmp	r1, r2
 80184ea:	d1f9      	bne.n	80184e0 <memcpy+0xe>
 80184ec:	bd10      	pop	{r4, pc}

080184ee <memset>:
 80184ee:	4402      	add	r2, r0
 80184f0:	4603      	mov	r3, r0
 80184f2:	4293      	cmp	r3, r2
 80184f4:	d100      	bne.n	80184f8 <memset+0xa>
 80184f6:	4770      	bx	lr
 80184f8:	f803 1b01 	strb.w	r1, [r3], #1
 80184fc:	e7f9      	b.n	80184f2 <memset+0x4>
	...

08018500 <_malloc_r>:
 8018500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018502:	1ccd      	adds	r5, r1, #3
 8018504:	f025 0503 	bic.w	r5, r5, #3
 8018508:	3508      	adds	r5, #8
 801850a:	2d0c      	cmp	r5, #12
 801850c:	bf38      	it	cc
 801850e:	250c      	movcc	r5, #12
 8018510:	2d00      	cmp	r5, #0
 8018512:	4606      	mov	r6, r0
 8018514:	db01      	blt.n	801851a <_malloc_r+0x1a>
 8018516:	42a9      	cmp	r1, r5
 8018518:	d903      	bls.n	8018522 <_malloc_r+0x22>
 801851a:	230c      	movs	r3, #12
 801851c:	6033      	str	r3, [r6, #0]
 801851e:	2000      	movs	r0, #0
 8018520:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018522:	f000 fa91 	bl	8018a48 <__malloc_lock>
 8018526:	4921      	ldr	r1, [pc, #132]	; (80185ac <_malloc_r+0xac>)
 8018528:	680a      	ldr	r2, [r1, #0]
 801852a:	4614      	mov	r4, r2
 801852c:	b99c      	cbnz	r4, 8018556 <_malloc_r+0x56>
 801852e:	4f20      	ldr	r7, [pc, #128]	; (80185b0 <_malloc_r+0xb0>)
 8018530:	683b      	ldr	r3, [r7, #0]
 8018532:	b923      	cbnz	r3, 801853e <_malloc_r+0x3e>
 8018534:	4621      	mov	r1, r4
 8018536:	4630      	mov	r0, r6
 8018538:	f000 f8fe 	bl	8018738 <_sbrk_r>
 801853c:	6038      	str	r0, [r7, #0]
 801853e:	4629      	mov	r1, r5
 8018540:	4630      	mov	r0, r6
 8018542:	f000 f8f9 	bl	8018738 <_sbrk_r>
 8018546:	1c43      	adds	r3, r0, #1
 8018548:	d123      	bne.n	8018592 <_malloc_r+0x92>
 801854a:	230c      	movs	r3, #12
 801854c:	6033      	str	r3, [r6, #0]
 801854e:	4630      	mov	r0, r6
 8018550:	f000 fa80 	bl	8018a54 <__malloc_unlock>
 8018554:	e7e3      	b.n	801851e <_malloc_r+0x1e>
 8018556:	6823      	ldr	r3, [r4, #0]
 8018558:	1b5b      	subs	r3, r3, r5
 801855a:	d417      	bmi.n	801858c <_malloc_r+0x8c>
 801855c:	2b0b      	cmp	r3, #11
 801855e:	d903      	bls.n	8018568 <_malloc_r+0x68>
 8018560:	6023      	str	r3, [r4, #0]
 8018562:	441c      	add	r4, r3
 8018564:	6025      	str	r5, [r4, #0]
 8018566:	e004      	b.n	8018572 <_malloc_r+0x72>
 8018568:	6863      	ldr	r3, [r4, #4]
 801856a:	42a2      	cmp	r2, r4
 801856c:	bf0c      	ite	eq
 801856e:	600b      	streq	r3, [r1, #0]
 8018570:	6053      	strne	r3, [r2, #4]
 8018572:	4630      	mov	r0, r6
 8018574:	f000 fa6e 	bl	8018a54 <__malloc_unlock>
 8018578:	f104 000b 	add.w	r0, r4, #11
 801857c:	1d23      	adds	r3, r4, #4
 801857e:	f020 0007 	bic.w	r0, r0, #7
 8018582:	1ac2      	subs	r2, r0, r3
 8018584:	d0cc      	beq.n	8018520 <_malloc_r+0x20>
 8018586:	1a1b      	subs	r3, r3, r0
 8018588:	50a3      	str	r3, [r4, r2]
 801858a:	e7c9      	b.n	8018520 <_malloc_r+0x20>
 801858c:	4622      	mov	r2, r4
 801858e:	6864      	ldr	r4, [r4, #4]
 8018590:	e7cc      	b.n	801852c <_malloc_r+0x2c>
 8018592:	1cc4      	adds	r4, r0, #3
 8018594:	f024 0403 	bic.w	r4, r4, #3
 8018598:	42a0      	cmp	r0, r4
 801859a:	d0e3      	beq.n	8018564 <_malloc_r+0x64>
 801859c:	1a21      	subs	r1, r4, r0
 801859e:	4630      	mov	r0, r6
 80185a0:	f000 f8ca 	bl	8018738 <_sbrk_r>
 80185a4:	3001      	adds	r0, #1
 80185a6:	d1dd      	bne.n	8018564 <_malloc_r+0x64>
 80185a8:	e7cf      	b.n	801854a <_malloc_r+0x4a>
 80185aa:	bf00      	nop
 80185ac:	20004c5c 	.word	0x20004c5c
 80185b0:	20004c60 	.word	0x20004c60

080185b4 <iprintf>:
 80185b4:	b40f      	push	{r0, r1, r2, r3}
 80185b6:	4b0a      	ldr	r3, [pc, #40]	; (80185e0 <iprintf+0x2c>)
 80185b8:	b513      	push	{r0, r1, r4, lr}
 80185ba:	681c      	ldr	r4, [r3, #0]
 80185bc:	b124      	cbz	r4, 80185c8 <iprintf+0x14>
 80185be:	69a3      	ldr	r3, [r4, #24]
 80185c0:	b913      	cbnz	r3, 80185c8 <iprintf+0x14>
 80185c2:	4620      	mov	r0, r4
 80185c4:	f7ff feb2 	bl	801832c <__sinit>
 80185c8:	ab05      	add	r3, sp, #20
 80185ca:	9a04      	ldr	r2, [sp, #16]
 80185cc:	68a1      	ldr	r1, [r4, #8]
 80185ce:	9301      	str	r3, [sp, #4]
 80185d0:	4620      	mov	r0, r4
 80185d2:	f000 fabf 	bl	8018b54 <_vfiprintf_r>
 80185d6:	b002      	add	sp, #8
 80185d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80185dc:	b004      	add	sp, #16
 80185de:	4770      	bx	lr
 80185e0:	2000005c 	.word	0x2000005c

080185e4 <rand>:
 80185e4:	4b17      	ldr	r3, [pc, #92]	; (8018644 <rand+0x60>)
 80185e6:	b510      	push	{r4, lr}
 80185e8:	681c      	ldr	r4, [r3, #0]
 80185ea:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80185ec:	b9b3      	cbnz	r3, 801861c <rand+0x38>
 80185ee:	2018      	movs	r0, #24
 80185f0:	f000 fa22 	bl	8018a38 <malloc>
 80185f4:	63a0      	str	r0, [r4, #56]	; 0x38
 80185f6:	b928      	cbnz	r0, 8018604 <rand+0x20>
 80185f8:	4602      	mov	r2, r0
 80185fa:	4b13      	ldr	r3, [pc, #76]	; (8018648 <rand+0x64>)
 80185fc:	4813      	ldr	r0, [pc, #76]	; (801864c <rand+0x68>)
 80185fe:	214e      	movs	r1, #78	; 0x4e
 8018600:	f000 f900 	bl	8018804 <__assert_func>
 8018604:	4a12      	ldr	r2, [pc, #72]	; (8018650 <rand+0x6c>)
 8018606:	4b13      	ldr	r3, [pc, #76]	; (8018654 <rand+0x70>)
 8018608:	e9c0 2300 	strd	r2, r3, [r0]
 801860c:	4b12      	ldr	r3, [pc, #72]	; (8018658 <rand+0x74>)
 801860e:	6083      	str	r3, [r0, #8]
 8018610:	230b      	movs	r3, #11
 8018612:	8183      	strh	r3, [r0, #12]
 8018614:	2201      	movs	r2, #1
 8018616:	2300      	movs	r3, #0
 8018618:	e9c0 2304 	strd	r2, r3, [r0, #16]
 801861c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 801861e:	480f      	ldr	r0, [pc, #60]	; (801865c <rand+0x78>)
 8018620:	690a      	ldr	r2, [r1, #16]
 8018622:	694b      	ldr	r3, [r1, #20]
 8018624:	4c0e      	ldr	r4, [pc, #56]	; (8018660 <rand+0x7c>)
 8018626:	4350      	muls	r0, r2
 8018628:	fb04 0003 	mla	r0, r4, r3, r0
 801862c:	fba2 3404 	umull	r3, r4, r2, r4
 8018630:	1c5a      	adds	r2, r3, #1
 8018632:	4404      	add	r4, r0
 8018634:	f144 0000 	adc.w	r0, r4, #0
 8018638:	e9c1 2004 	strd	r2, r0, [r1, #16]
 801863c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8018640:	bd10      	pop	{r4, pc}
 8018642:	bf00      	nop
 8018644:	2000005c 	.word	0x2000005c
 8018648:	0801ca68 	.word	0x0801ca68
 801864c:	0801ca7f 	.word	0x0801ca7f
 8018650:	abcd330e 	.word	0xabcd330e
 8018654:	e66d1234 	.word	0xe66d1234
 8018658:	0005deec 	.word	0x0005deec
 801865c:	5851f42d 	.word	0x5851f42d
 8018660:	4c957f2d 	.word	0x4c957f2d

08018664 <cleanup_glue>:
 8018664:	b538      	push	{r3, r4, r5, lr}
 8018666:	460c      	mov	r4, r1
 8018668:	6809      	ldr	r1, [r1, #0]
 801866a:	4605      	mov	r5, r0
 801866c:	b109      	cbz	r1, 8018672 <cleanup_glue+0xe>
 801866e:	f7ff fff9 	bl	8018664 <cleanup_glue>
 8018672:	4621      	mov	r1, r4
 8018674:	4628      	mov	r0, r5
 8018676:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801867a:	f000 b9f1 	b.w	8018a60 <_free_r>
	...

08018680 <_reclaim_reent>:
 8018680:	4b2c      	ldr	r3, [pc, #176]	; (8018734 <_reclaim_reent+0xb4>)
 8018682:	681b      	ldr	r3, [r3, #0]
 8018684:	4283      	cmp	r3, r0
 8018686:	b570      	push	{r4, r5, r6, lr}
 8018688:	4604      	mov	r4, r0
 801868a:	d051      	beq.n	8018730 <_reclaim_reent+0xb0>
 801868c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 801868e:	b143      	cbz	r3, 80186a2 <_reclaim_reent+0x22>
 8018690:	68db      	ldr	r3, [r3, #12]
 8018692:	2b00      	cmp	r3, #0
 8018694:	d14a      	bne.n	801872c <_reclaim_reent+0xac>
 8018696:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8018698:	6819      	ldr	r1, [r3, #0]
 801869a:	b111      	cbz	r1, 80186a2 <_reclaim_reent+0x22>
 801869c:	4620      	mov	r0, r4
 801869e:	f000 f9df 	bl	8018a60 <_free_r>
 80186a2:	6961      	ldr	r1, [r4, #20]
 80186a4:	b111      	cbz	r1, 80186ac <_reclaim_reent+0x2c>
 80186a6:	4620      	mov	r0, r4
 80186a8:	f000 f9da 	bl	8018a60 <_free_r>
 80186ac:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80186ae:	b111      	cbz	r1, 80186b6 <_reclaim_reent+0x36>
 80186b0:	4620      	mov	r0, r4
 80186b2:	f000 f9d5 	bl	8018a60 <_free_r>
 80186b6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80186b8:	b111      	cbz	r1, 80186c0 <_reclaim_reent+0x40>
 80186ba:	4620      	mov	r0, r4
 80186bc:	f000 f9d0 	bl	8018a60 <_free_r>
 80186c0:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80186c2:	b111      	cbz	r1, 80186ca <_reclaim_reent+0x4a>
 80186c4:	4620      	mov	r0, r4
 80186c6:	f000 f9cb 	bl	8018a60 <_free_r>
 80186ca:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80186cc:	b111      	cbz	r1, 80186d4 <_reclaim_reent+0x54>
 80186ce:	4620      	mov	r0, r4
 80186d0:	f000 f9c6 	bl	8018a60 <_free_r>
 80186d4:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80186d6:	b111      	cbz	r1, 80186de <_reclaim_reent+0x5e>
 80186d8:	4620      	mov	r0, r4
 80186da:	f000 f9c1 	bl	8018a60 <_free_r>
 80186de:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80186e0:	b111      	cbz	r1, 80186e8 <_reclaim_reent+0x68>
 80186e2:	4620      	mov	r0, r4
 80186e4:	f000 f9bc 	bl	8018a60 <_free_r>
 80186e8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80186ea:	b111      	cbz	r1, 80186f2 <_reclaim_reent+0x72>
 80186ec:	4620      	mov	r0, r4
 80186ee:	f000 f9b7 	bl	8018a60 <_free_r>
 80186f2:	69a3      	ldr	r3, [r4, #24]
 80186f4:	b1e3      	cbz	r3, 8018730 <_reclaim_reent+0xb0>
 80186f6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80186f8:	4620      	mov	r0, r4
 80186fa:	4798      	blx	r3
 80186fc:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80186fe:	b1b9      	cbz	r1, 8018730 <_reclaim_reent+0xb0>
 8018700:	4620      	mov	r0, r4
 8018702:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8018706:	f7ff bfad 	b.w	8018664 <cleanup_glue>
 801870a:	5949      	ldr	r1, [r1, r5]
 801870c:	b941      	cbnz	r1, 8018720 <_reclaim_reent+0xa0>
 801870e:	3504      	adds	r5, #4
 8018710:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8018712:	2d80      	cmp	r5, #128	; 0x80
 8018714:	68d9      	ldr	r1, [r3, #12]
 8018716:	d1f8      	bne.n	801870a <_reclaim_reent+0x8a>
 8018718:	4620      	mov	r0, r4
 801871a:	f000 f9a1 	bl	8018a60 <_free_r>
 801871e:	e7ba      	b.n	8018696 <_reclaim_reent+0x16>
 8018720:	680e      	ldr	r6, [r1, #0]
 8018722:	4620      	mov	r0, r4
 8018724:	f000 f99c 	bl	8018a60 <_free_r>
 8018728:	4631      	mov	r1, r6
 801872a:	e7ef      	b.n	801870c <_reclaim_reent+0x8c>
 801872c:	2500      	movs	r5, #0
 801872e:	e7ef      	b.n	8018710 <_reclaim_reent+0x90>
 8018730:	bd70      	pop	{r4, r5, r6, pc}
 8018732:	bf00      	nop
 8018734:	2000005c 	.word	0x2000005c

08018738 <_sbrk_r>:
 8018738:	b538      	push	{r3, r4, r5, lr}
 801873a:	4d06      	ldr	r5, [pc, #24]	; (8018754 <_sbrk_r+0x1c>)
 801873c:	2300      	movs	r3, #0
 801873e:	4604      	mov	r4, r0
 8018740:	4608      	mov	r0, r1
 8018742:	602b      	str	r3, [r5, #0]
 8018744:	f7e9 faf8 	bl	8001d38 <_sbrk>
 8018748:	1c43      	adds	r3, r0, #1
 801874a:	d102      	bne.n	8018752 <_sbrk_r+0x1a>
 801874c:	682b      	ldr	r3, [r5, #0]
 801874e:	b103      	cbz	r3, 8018752 <_sbrk_r+0x1a>
 8018750:	6023      	str	r3, [r4, #0]
 8018752:	bd38      	pop	{r3, r4, r5, pc}
 8018754:	2000be6c 	.word	0x2000be6c

08018758 <__sread>:
 8018758:	b510      	push	{r4, lr}
 801875a:	460c      	mov	r4, r1
 801875c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018760:	f000 fcbc 	bl	80190dc <_read_r>
 8018764:	2800      	cmp	r0, #0
 8018766:	bfab      	itete	ge
 8018768:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801876a:	89a3      	ldrhlt	r3, [r4, #12]
 801876c:	181b      	addge	r3, r3, r0
 801876e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8018772:	bfac      	ite	ge
 8018774:	6563      	strge	r3, [r4, #84]	; 0x54
 8018776:	81a3      	strhlt	r3, [r4, #12]
 8018778:	bd10      	pop	{r4, pc}

0801877a <__swrite>:
 801877a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801877e:	461f      	mov	r7, r3
 8018780:	898b      	ldrh	r3, [r1, #12]
 8018782:	05db      	lsls	r3, r3, #23
 8018784:	4605      	mov	r5, r0
 8018786:	460c      	mov	r4, r1
 8018788:	4616      	mov	r6, r2
 801878a:	d505      	bpl.n	8018798 <__swrite+0x1e>
 801878c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018790:	2302      	movs	r3, #2
 8018792:	2200      	movs	r2, #0
 8018794:	f000 f93e 	bl	8018a14 <_lseek_r>
 8018798:	89a3      	ldrh	r3, [r4, #12]
 801879a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801879e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80187a2:	81a3      	strh	r3, [r4, #12]
 80187a4:	4632      	mov	r2, r6
 80187a6:	463b      	mov	r3, r7
 80187a8:	4628      	mov	r0, r5
 80187aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80187ae:	f000 b817 	b.w	80187e0 <_write_r>

080187b2 <__sseek>:
 80187b2:	b510      	push	{r4, lr}
 80187b4:	460c      	mov	r4, r1
 80187b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80187ba:	f000 f92b 	bl	8018a14 <_lseek_r>
 80187be:	1c43      	adds	r3, r0, #1
 80187c0:	89a3      	ldrh	r3, [r4, #12]
 80187c2:	bf15      	itete	ne
 80187c4:	6560      	strne	r0, [r4, #84]	; 0x54
 80187c6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80187ca:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80187ce:	81a3      	strheq	r3, [r4, #12]
 80187d0:	bf18      	it	ne
 80187d2:	81a3      	strhne	r3, [r4, #12]
 80187d4:	bd10      	pop	{r4, pc}

080187d6 <__sclose>:
 80187d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80187da:	f000 b831 	b.w	8018840 <_close_r>
	...

080187e0 <_write_r>:
 80187e0:	b538      	push	{r3, r4, r5, lr}
 80187e2:	4d07      	ldr	r5, [pc, #28]	; (8018800 <_write_r+0x20>)
 80187e4:	4604      	mov	r4, r0
 80187e6:	4608      	mov	r0, r1
 80187e8:	4611      	mov	r1, r2
 80187ea:	2200      	movs	r2, #0
 80187ec:	602a      	str	r2, [r5, #0]
 80187ee:	461a      	mov	r2, r3
 80187f0:	f7e9 fa51 	bl	8001c96 <_write>
 80187f4:	1c43      	adds	r3, r0, #1
 80187f6:	d102      	bne.n	80187fe <_write_r+0x1e>
 80187f8:	682b      	ldr	r3, [r5, #0]
 80187fa:	b103      	cbz	r3, 80187fe <_write_r+0x1e>
 80187fc:	6023      	str	r3, [r4, #0]
 80187fe:	bd38      	pop	{r3, r4, r5, pc}
 8018800:	2000be6c 	.word	0x2000be6c

08018804 <__assert_func>:
 8018804:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8018806:	4614      	mov	r4, r2
 8018808:	461a      	mov	r2, r3
 801880a:	4b09      	ldr	r3, [pc, #36]	; (8018830 <__assert_func+0x2c>)
 801880c:	681b      	ldr	r3, [r3, #0]
 801880e:	4605      	mov	r5, r0
 8018810:	68d8      	ldr	r0, [r3, #12]
 8018812:	b14c      	cbz	r4, 8018828 <__assert_func+0x24>
 8018814:	4b07      	ldr	r3, [pc, #28]	; (8018834 <__assert_func+0x30>)
 8018816:	9100      	str	r1, [sp, #0]
 8018818:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801881c:	4906      	ldr	r1, [pc, #24]	; (8018838 <__assert_func+0x34>)
 801881e:	462b      	mov	r3, r5
 8018820:	f000 f8e6 	bl	80189f0 <fiprintf>
 8018824:	f000 fd2c 	bl	8019280 <abort>
 8018828:	4b04      	ldr	r3, [pc, #16]	; (801883c <__assert_func+0x38>)
 801882a:	461c      	mov	r4, r3
 801882c:	e7f3      	b.n	8018816 <__assert_func+0x12>
 801882e:	bf00      	nop
 8018830:	2000005c 	.word	0x2000005c
 8018834:	0801cade 	.word	0x0801cade
 8018838:	0801caeb 	.word	0x0801caeb
 801883c:	0801cb19 	.word	0x0801cb19

08018840 <_close_r>:
 8018840:	b538      	push	{r3, r4, r5, lr}
 8018842:	4d06      	ldr	r5, [pc, #24]	; (801885c <_close_r+0x1c>)
 8018844:	2300      	movs	r3, #0
 8018846:	4604      	mov	r4, r0
 8018848:	4608      	mov	r0, r1
 801884a:	602b      	str	r3, [r5, #0]
 801884c:	f7e9 fa3f 	bl	8001cce <_close>
 8018850:	1c43      	adds	r3, r0, #1
 8018852:	d102      	bne.n	801885a <_close_r+0x1a>
 8018854:	682b      	ldr	r3, [r5, #0]
 8018856:	b103      	cbz	r3, 801885a <_close_r+0x1a>
 8018858:	6023      	str	r3, [r4, #0]
 801885a:	bd38      	pop	{r3, r4, r5, pc}
 801885c:	2000be6c 	.word	0x2000be6c

08018860 <__errno>:
 8018860:	4b01      	ldr	r3, [pc, #4]	; (8018868 <__errno+0x8>)
 8018862:	6818      	ldr	r0, [r3, #0]
 8018864:	4770      	bx	lr
 8018866:	bf00      	nop
 8018868:	2000005c 	.word	0x2000005c

0801886c <__sflush_r>:
 801886c:	898a      	ldrh	r2, [r1, #12]
 801886e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018872:	4605      	mov	r5, r0
 8018874:	0710      	lsls	r0, r2, #28
 8018876:	460c      	mov	r4, r1
 8018878:	d458      	bmi.n	801892c <__sflush_r+0xc0>
 801887a:	684b      	ldr	r3, [r1, #4]
 801887c:	2b00      	cmp	r3, #0
 801887e:	dc05      	bgt.n	801888c <__sflush_r+0x20>
 8018880:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8018882:	2b00      	cmp	r3, #0
 8018884:	dc02      	bgt.n	801888c <__sflush_r+0x20>
 8018886:	2000      	movs	r0, #0
 8018888:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801888c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801888e:	2e00      	cmp	r6, #0
 8018890:	d0f9      	beq.n	8018886 <__sflush_r+0x1a>
 8018892:	2300      	movs	r3, #0
 8018894:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8018898:	682f      	ldr	r7, [r5, #0]
 801889a:	602b      	str	r3, [r5, #0]
 801889c:	d032      	beq.n	8018904 <__sflush_r+0x98>
 801889e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80188a0:	89a3      	ldrh	r3, [r4, #12]
 80188a2:	075a      	lsls	r2, r3, #29
 80188a4:	d505      	bpl.n	80188b2 <__sflush_r+0x46>
 80188a6:	6863      	ldr	r3, [r4, #4]
 80188a8:	1ac0      	subs	r0, r0, r3
 80188aa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80188ac:	b10b      	cbz	r3, 80188b2 <__sflush_r+0x46>
 80188ae:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80188b0:	1ac0      	subs	r0, r0, r3
 80188b2:	2300      	movs	r3, #0
 80188b4:	4602      	mov	r2, r0
 80188b6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80188b8:	6a21      	ldr	r1, [r4, #32]
 80188ba:	4628      	mov	r0, r5
 80188bc:	47b0      	blx	r6
 80188be:	1c43      	adds	r3, r0, #1
 80188c0:	89a3      	ldrh	r3, [r4, #12]
 80188c2:	d106      	bne.n	80188d2 <__sflush_r+0x66>
 80188c4:	6829      	ldr	r1, [r5, #0]
 80188c6:	291d      	cmp	r1, #29
 80188c8:	d82c      	bhi.n	8018924 <__sflush_r+0xb8>
 80188ca:	4a2a      	ldr	r2, [pc, #168]	; (8018974 <__sflush_r+0x108>)
 80188cc:	40ca      	lsrs	r2, r1
 80188ce:	07d6      	lsls	r6, r2, #31
 80188d0:	d528      	bpl.n	8018924 <__sflush_r+0xb8>
 80188d2:	2200      	movs	r2, #0
 80188d4:	6062      	str	r2, [r4, #4]
 80188d6:	04d9      	lsls	r1, r3, #19
 80188d8:	6922      	ldr	r2, [r4, #16]
 80188da:	6022      	str	r2, [r4, #0]
 80188dc:	d504      	bpl.n	80188e8 <__sflush_r+0x7c>
 80188de:	1c42      	adds	r2, r0, #1
 80188e0:	d101      	bne.n	80188e6 <__sflush_r+0x7a>
 80188e2:	682b      	ldr	r3, [r5, #0]
 80188e4:	b903      	cbnz	r3, 80188e8 <__sflush_r+0x7c>
 80188e6:	6560      	str	r0, [r4, #84]	; 0x54
 80188e8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80188ea:	602f      	str	r7, [r5, #0]
 80188ec:	2900      	cmp	r1, #0
 80188ee:	d0ca      	beq.n	8018886 <__sflush_r+0x1a>
 80188f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80188f4:	4299      	cmp	r1, r3
 80188f6:	d002      	beq.n	80188fe <__sflush_r+0x92>
 80188f8:	4628      	mov	r0, r5
 80188fa:	f000 f8b1 	bl	8018a60 <_free_r>
 80188fe:	2000      	movs	r0, #0
 8018900:	6360      	str	r0, [r4, #52]	; 0x34
 8018902:	e7c1      	b.n	8018888 <__sflush_r+0x1c>
 8018904:	6a21      	ldr	r1, [r4, #32]
 8018906:	2301      	movs	r3, #1
 8018908:	4628      	mov	r0, r5
 801890a:	47b0      	blx	r6
 801890c:	1c41      	adds	r1, r0, #1
 801890e:	d1c7      	bne.n	80188a0 <__sflush_r+0x34>
 8018910:	682b      	ldr	r3, [r5, #0]
 8018912:	2b00      	cmp	r3, #0
 8018914:	d0c4      	beq.n	80188a0 <__sflush_r+0x34>
 8018916:	2b1d      	cmp	r3, #29
 8018918:	d001      	beq.n	801891e <__sflush_r+0xb2>
 801891a:	2b16      	cmp	r3, #22
 801891c:	d101      	bne.n	8018922 <__sflush_r+0xb6>
 801891e:	602f      	str	r7, [r5, #0]
 8018920:	e7b1      	b.n	8018886 <__sflush_r+0x1a>
 8018922:	89a3      	ldrh	r3, [r4, #12]
 8018924:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8018928:	81a3      	strh	r3, [r4, #12]
 801892a:	e7ad      	b.n	8018888 <__sflush_r+0x1c>
 801892c:	690f      	ldr	r7, [r1, #16]
 801892e:	2f00      	cmp	r7, #0
 8018930:	d0a9      	beq.n	8018886 <__sflush_r+0x1a>
 8018932:	0793      	lsls	r3, r2, #30
 8018934:	680e      	ldr	r6, [r1, #0]
 8018936:	bf08      	it	eq
 8018938:	694b      	ldreq	r3, [r1, #20]
 801893a:	600f      	str	r7, [r1, #0]
 801893c:	bf18      	it	ne
 801893e:	2300      	movne	r3, #0
 8018940:	eba6 0807 	sub.w	r8, r6, r7
 8018944:	608b      	str	r3, [r1, #8]
 8018946:	f1b8 0f00 	cmp.w	r8, #0
 801894a:	dd9c      	ble.n	8018886 <__sflush_r+0x1a>
 801894c:	6a21      	ldr	r1, [r4, #32]
 801894e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8018950:	4643      	mov	r3, r8
 8018952:	463a      	mov	r2, r7
 8018954:	4628      	mov	r0, r5
 8018956:	47b0      	blx	r6
 8018958:	2800      	cmp	r0, #0
 801895a:	dc06      	bgt.n	801896a <__sflush_r+0xfe>
 801895c:	89a3      	ldrh	r3, [r4, #12]
 801895e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8018962:	81a3      	strh	r3, [r4, #12]
 8018964:	f04f 30ff 	mov.w	r0, #4294967295
 8018968:	e78e      	b.n	8018888 <__sflush_r+0x1c>
 801896a:	4407      	add	r7, r0
 801896c:	eba8 0800 	sub.w	r8, r8, r0
 8018970:	e7e9      	b.n	8018946 <__sflush_r+0xda>
 8018972:	bf00      	nop
 8018974:	20400001 	.word	0x20400001

08018978 <_fflush_r>:
 8018978:	b538      	push	{r3, r4, r5, lr}
 801897a:	690b      	ldr	r3, [r1, #16]
 801897c:	4605      	mov	r5, r0
 801897e:	460c      	mov	r4, r1
 8018980:	b913      	cbnz	r3, 8018988 <_fflush_r+0x10>
 8018982:	2500      	movs	r5, #0
 8018984:	4628      	mov	r0, r5
 8018986:	bd38      	pop	{r3, r4, r5, pc}
 8018988:	b118      	cbz	r0, 8018992 <_fflush_r+0x1a>
 801898a:	6983      	ldr	r3, [r0, #24]
 801898c:	b90b      	cbnz	r3, 8018992 <_fflush_r+0x1a>
 801898e:	f7ff fccd 	bl	801832c <__sinit>
 8018992:	4b14      	ldr	r3, [pc, #80]	; (80189e4 <_fflush_r+0x6c>)
 8018994:	429c      	cmp	r4, r3
 8018996:	d11b      	bne.n	80189d0 <_fflush_r+0x58>
 8018998:	686c      	ldr	r4, [r5, #4]
 801899a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801899e:	2b00      	cmp	r3, #0
 80189a0:	d0ef      	beq.n	8018982 <_fflush_r+0xa>
 80189a2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80189a4:	07d0      	lsls	r0, r2, #31
 80189a6:	d404      	bmi.n	80189b2 <_fflush_r+0x3a>
 80189a8:	0599      	lsls	r1, r3, #22
 80189aa:	d402      	bmi.n	80189b2 <_fflush_r+0x3a>
 80189ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80189ae:	f7ff fd80 	bl	80184b2 <__retarget_lock_acquire_recursive>
 80189b2:	4628      	mov	r0, r5
 80189b4:	4621      	mov	r1, r4
 80189b6:	f7ff ff59 	bl	801886c <__sflush_r>
 80189ba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80189bc:	07da      	lsls	r2, r3, #31
 80189be:	4605      	mov	r5, r0
 80189c0:	d4e0      	bmi.n	8018984 <_fflush_r+0xc>
 80189c2:	89a3      	ldrh	r3, [r4, #12]
 80189c4:	059b      	lsls	r3, r3, #22
 80189c6:	d4dd      	bmi.n	8018984 <_fflush_r+0xc>
 80189c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80189ca:	f7ff fd73 	bl	80184b4 <__retarget_lock_release_recursive>
 80189ce:	e7d9      	b.n	8018984 <_fflush_r+0xc>
 80189d0:	4b05      	ldr	r3, [pc, #20]	; (80189e8 <_fflush_r+0x70>)
 80189d2:	429c      	cmp	r4, r3
 80189d4:	d101      	bne.n	80189da <_fflush_r+0x62>
 80189d6:	68ac      	ldr	r4, [r5, #8]
 80189d8:	e7df      	b.n	801899a <_fflush_r+0x22>
 80189da:	4b04      	ldr	r3, [pc, #16]	; (80189ec <_fflush_r+0x74>)
 80189dc:	429c      	cmp	r4, r3
 80189de:	bf08      	it	eq
 80189e0:	68ec      	ldreq	r4, [r5, #12]
 80189e2:	e7da      	b.n	801899a <_fflush_r+0x22>
 80189e4:	0801ca24 	.word	0x0801ca24
 80189e8:	0801ca44 	.word	0x0801ca44
 80189ec:	0801ca04 	.word	0x0801ca04

080189f0 <fiprintf>:
 80189f0:	b40e      	push	{r1, r2, r3}
 80189f2:	b503      	push	{r0, r1, lr}
 80189f4:	4601      	mov	r1, r0
 80189f6:	ab03      	add	r3, sp, #12
 80189f8:	4805      	ldr	r0, [pc, #20]	; (8018a10 <fiprintf+0x20>)
 80189fa:	f853 2b04 	ldr.w	r2, [r3], #4
 80189fe:	6800      	ldr	r0, [r0, #0]
 8018a00:	9301      	str	r3, [sp, #4]
 8018a02:	f000 f8a7 	bl	8018b54 <_vfiprintf_r>
 8018a06:	b002      	add	sp, #8
 8018a08:	f85d eb04 	ldr.w	lr, [sp], #4
 8018a0c:	b003      	add	sp, #12
 8018a0e:	4770      	bx	lr
 8018a10:	2000005c 	.word	0x2000005c

08018a14 <_lseek_r>:
 8018a14:	b538      	push	{r3, r4, r5, lr}
 8018a16:	4d07      	ldr	r5, [pc, #28]	; (8018a34 <_lseek_r+0x20>)
 8018a18:	4604      	mov	r4, r0
 8018a1a:	4608      	mov	r0, r1
 8018a1c:	4611      	mov	r1, r2
 8018a1e:	2200      	movs	r2, #0
 8018a20:	602a      	str	r2, [r5, #0]
 8018a22:	461a      	mov	r2, r3
 8018a24:	f7e9 f97a 	bl	8001d1c <_lseek>
 8018a28:	1c43      	adds	r3, r0, #1
 8018a2a:	d102      	bne.n	8018a32 <_lseek_r+0x1e>
 8018a2c:	682b      	ldr	r3, [r5, #0]
 8018a2e:	b103      	cbz	r3, 8018a32 <_lseek_r+0x1e>
 8018a30:	6023      	str	r3, [r4, #0]
 8018a32:	bd38      	pop	{r3, r4, r5, pc}
 8018a34:	2000be6c 	.word	0x2000be6c

08018a38 <malloc>:
 8018a38:	4b02      	ldr	r3, [pc, #8]	; (8018a44 <malloc+0xc>)
 8018a3a:	4601      	mov	r1, r0
 8018a3c:	6818      	ldr	r0, [r3, #0]
 8018a3e:	f7ff bd5f 	b.w	8018500 <_malloc_r>
 8018a42:	bf00      	nop
 8018a44:	2000005c 	.word	0x2000005c

08018a48 <__malloc_lock>:
 8018a48:	4801      	ldr	r0, [pc, #4]	; (8018a50 <__malloc_lock+0x8>)
 8018a4a:	f7ff bd32 	b.w	80184b2 <__retarget_lock_acquire_recursive>
 8018a4e:	bf00      	nop
 8018a50:	2000be78 	.word	0x2000be78

08018a54 <__malloc_unlock>:
 8018a54:	4801      	ldr	r0, [pc, #4]	; (8018a5c <__malloc_unlock+0x8>)
 8018a56:	f7ff bd2d 	b.w	80184b4 <__retarget_lock_release_recursive>
 8018a5a:	bf00      	nop
 8018a5c:	2000be78 	.word	0x2000be78

08018a60 <_free_r>:
 8018a60:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8018a62:	2900      	cmp	r1, #0
 8018a64:	d048      	beq.n	8018af8 <_free_r+0x98>
 8018a66:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018a6a:	9001      	str	r0, [sp, #4]
 8018a6c:	2b00      	cmp	r3, #0
 8018a6e:	f1a1 0404 	sub.w	r4, r1, #4
 8018a72:	bfb8      	it	lt
 8018a74:	18e4      	addlt	r4, r4, r3
 8018a76:	f7ff ffe7 	bl	8018a48 <__malloc_lock>
 8018a7a:	4a20      	ldr	r2, [pc, #128]	; (8018afc <_free_r+0x9c>)
 8018a7c:	9801      	ldr	r0, [sp, #4]
 8018a7e:	6813      	ldr	r3, [r2, #0]
 8018a80:	4615      	mov	r5, r2
 8018a82:	b933      	cbnz	r3, 8018a92 <_free_r+0x32>
 8018a84:	6063      	str	r3, [r4, #4]
 8018a86:	6014      	str	r4, [r2, #0]
 8018a88:	b003      	add	sp, #12
 8018a8a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8018a8e:	f7ff bfe1 	b.w	8018a54 <__malloc_unlock>
 8018a92:	42a3      	cmp	r3, r4
 8018a94:	d90b      	bls.n	8018aae <_free_r+0x4e>
 8018a96:	6821      	ldr	r1, [r4, #0]
 8018a98:	1862      	adds	r2, r4, r1
 8018a9a:	4293      	cmp	r3, r2
 8018a9c:	bf04      	itt	eq
 8018a9e:	681a      	ldreq	r2, [r3, #0]
 8018aa0:	685b      	ldreq	r3, [r3, #4]
 8018aa2:	6063      	str	r3, [r4, #4]
 8018aa4:	bf04      	itt	eq
 8018aa6:	1852      	addeq	r2, r2, r1
 8018aa8:	6022      	streq	r2, [r4, #0]
 8018aaa:	602c      	str	r4, [r5, #0]
 8018aac:	e7ec      	b.n	8018a88 <_free_r+0x28>
 8018aae:	461a      	mov	r2, r3
 8018ab0:	685b      	ldr	r3, [r3, #4]
 8018ab2:	b10b      	cbz	r3, 8018ab8 <_free_r+0x58>
 8018ab4:	42a3      	cmp	r3, r4
 8018ab6:	d9fa      	bls.n	8018aae <_free_r+0x4e>
 8018ab8:	6811      	ldr	r1, [r2, #0]
 8018aba:	1855      	adds	r5, r2, r1
 8018abc:	42a5      	cmp	r5, r4
 8018abe:	d10b      	bne.n	8018ad8 <_free_r+0x78>
 8018ac0:	6824      	ldr	r4, [r4, #0]
 8018ac2:	4421      	add	r1, r4
 8018ac4:	1854      	adds	r4, r2, r1
 8018ac6:	42a3      	cmp	r3, r4
 8018ac8:	6011      	str	r1, [r2, #0]
 8018aca:	d1dd      	bne.n	8018a88 <_free_r+0x28>
 8018acc:	681c      	ldr	r4, [r3, #0]
 8018ace:	685b      	ldr	r3, [r3, #4]
 8018ad0:	6053      	str	r3, [r2, #4]
 8018ad2:	4421      	add	r1, r4
 8018ad4:	6011      	str	r1, [r2, #0]
 8018ad6:	e7d7      	b.n	8018a88 <_free_r+0x28>
 8018ad8:	d902      	bls.n	8018ae0 <_free_r+0x80>
 8018ada:	230c      	movs	r3, #12
 8018adc:	6003      	str	r3, [r0, #0]
 8018ade:	e7d3      	b.n	8018a88 <_free_r+0x28>
 8018ae0:	6825      	ldr	r5, [r4, #0]
 8018ae2:	1961      	adds	r1, r4, r5
 8018ae4:	428b      	cmp	r3, r1
 8018ae6:	bf04      	itt	eq
 8018ae8:	6819      	ldreq	r1, [r3, #0]
 8018aea:	685b      	ldreq	r3, [r3, #4]
 8018aec:	6063      	str	r3, [r4, #4]
 8018aee:	bf04      	itt	eq
 8018af0:	1949      	addeq	r1, r1, r5
 8018af2:	6021      	streq	r1, [r4, #0]
 8018af4:	6054      	str	r4, [r2, #4]
 8018af6:	e7c7      	b.n	8018a88 <_free_r+0x28>
 8018af8:	b003      	add	sp, #12
 8018afa:	bd30      	pop	{r4, r5, pc}
 8018afc:	20004c5c 	.word	0x20004c5c

08018b00 <__sfputc_r>:
 8018b00:	6893      	ldr	r3, [r2, #8]
 8018b02:	3b01      	subs	r3, #1
 8018b04:	2b00      	cmp	r3, #0
 8018b06:	b410      	push	{r4}
 8018b08:	6093      	str	r3, [r2, #8]
 8018b0a:	da08      	bge.n	8018b1e <__sfputc_r+0x1e>
 8018b0c:	6994      	ldr	r4, [r2, #24]
 8018b0e:	42a3      	cmp	r3, r4
 8018b10:	db01      	blt.n	8018b16 <__sfputc_r+0x16>
 8018b12:	290a      	cmp	r1, #10
 8018b14:	d103      	bne.n	8018b1e <__sfputc_r+0x1e>
 8018b16:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018b1a:	f000 baf1 	b.w	8019100 <__swbuf_r>
 8018b1e:	6813      	ldr	r3, [r2, #0]
 8018b20:	1c58      	adds	r0, r3, #1
 8018b22:	6010      	str	r0, [r2, #0]
 8018b24:	7019      	strb	r1, [r3, #0]
 8018b26:	4608      	mov	r0, r1
 8018b28:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018b2c:	4770      	bx	lr

08018b2e <__sfputs_r>:
 8018b2e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018b30:	4606      	mov	r6, r0
 8018b32:	460f      	mov	r7, r1
 8018b34:	4614      	mov	r4, r2
 8018b36:	18d5      	adds	r5, r2, r3
 8018b38:	42ac      	cmp	r4, r5
 8018b3a:	d101      	bne.n	8018b40 <__sfputs_r+0x12>
 8018b3c:	2000      	movs	r0, #0
 8018b3e:	e007      	b.n	8018b50 <__sfputs_r+0x22>
 8018b40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018b44:	463a      	mov	r2, r7
 8018b46:	4630      	mov	r0, r6
 8018b48:	f7ff ffda 	bl	8018b00 <__sfputc_r>
 8018b4c:	1c43      	adds	r3, r0, #1
 8018b4e:	d1f3      	bne.n	8018b38 <__sfputs_r+0xa>
 8018b50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08018b54 <_vfiprintf_r>:
 8018b54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018b58:	460d      	mov	r5, r1
 8018b5a:	b09d      	sub	sp, #116	; 0x74
 8018b5c:	4614      	mov	r4, r2
 8018b5e:	4698      	mov	r8, r3
 8018b60:	4606      	mov	r6, r0
 8018b62:	b118      	cbz	r0, 8018b6c <_vfiprintf_r+0x18>
 8018b64:	6983      	ldr	r3, [r0, #24]
 8018b66:	b90b      	cbnz	r3, 8018b6c <_vfiprintf_r+0x18>
 8018b68:	f7ff fbe0 	bl	801832c <__sinit>
 8018b6c:	4b89      	ldr	r3, [pc, #548]	; (8018d94 <_vfiprintf_r+0x240>)
 8018b6e:	429d      	cmp	r5, r3
 8018b70:	d11b      	bne.n	8018baa <_vfiprintf_r+0x56>
 8018b72:	6875      	ldr	r5, [r6, #4]
 8018b74:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8018b76:	07d9      	lsls	r1, r3, #31
 8018b78:	d405      	bmi.n	8018b86 <_vfiprintf_r+0x32>
 8018b7a:	89ab      	ldrh	r3, [r5, #12]
 8018b7c:	059a      	lsls	r2, r3, #22
 8018b7e:	d402      	bmi.n	8018b86 <_vfiprintf_r+0x32>
 8018b80:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8018b82:	f7ff fc96 	bl	80184b2 <__retarget_lock_acquire_recursive>
 8018b86:	89ab      	ldrh	r3, [r5, #12]
 8018b88:	071b      	lsls	r3, r3, #28
 8018b8a:	d501      	bpl.n	8018b90 <_vfiprintf_r+0x3c>
 8018b8c:	692b      	ldr	r3, [r5, #16]
 8018b8e:	b9eb      	cbnz	r3, 8018bcc <_vfiprintf_r+0x78>
 8018b90:	4629      	mov	r1, r5
 8018b92:	4630      	mov	r0, r6
 8018b94:	f000 fb06 	bl	80191a4 <__swsetup_r>
 8018b98:	b1c0      	cbz	r0, 8018bcc <_vfiprintf_r+0x78>
 8018b9a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8018b9c:	07dc      	lsls	r4, r3, #31
 8018b9e:	d50e      	bpl.n	8018bbe <_vfiprintf_r+0x6a>
 8018ba0:	f04f 30ff 	mov.w	r0, #4294967295
 8018ba4:	b01d      	add	sp, #116	; 0x74
 8018ba6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018baa:	4b7b      	ldr	r3, [pc, #492]	; (8018d98 <_vfiprintf_r+0x244>)
 8018bac:	429d      	cmp	r5, r3
 8018bae:	d101      	bne.n	8018bb4 <_vfiprintf_r+0x60>
 8018bb0:	68b5      	ldr	r5, [r6, #8]
 8018bb2:	e7df      	b.n	8018b74 <_vfiprintf_r+0x20>
 8018bb4:	4b79      	ldr	r3, [pc, #484]	; (8018d9c <_vfiprintf_r+0x248>)
 8018bb6:	429d      	cmp	r5, r3
 8018bb8:	bf08      	it	eq
 8018bba:	68f5      	ldreq	r5, [r6, #12]
 8018bbc:	e7da      	b.n	8018b74 <_vfiprintf_r+0x20>
 8018bbe:	89ab      	ldrh	r3, [r5, #12]
 8018bc0:	0598      	lsls	r0, r3, #22
 8018bc2:	d4ed      	bmi.n	8018ba0 <_vfiprintf_r+0x4c>
 8018bc4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8018bc6:	f7ff fc75 	bl	80184b4 <__retarget_lock_release_recursive>
 8018bca:	e7e9      	b.n	8018ba0 <_vfiprintf_r+0x4c>
 8018bcc:	2300      	movs	r3, #0
 8018bce:	9309      	str	r3, [sp, #36]	; 0x24
 8018bd0:	2320      	movs	r3, #32
 8018bd2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8018bd6:	f8cd 800c 	str.w	r8, [sp, #12]
 8018bda:	2330      	movs	r3, #48	; 0x30
 8018bdc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8018da0 <_vfiprintf_r+0x24c>
 8018be0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8018be4:	f04f 0901 	mov.w	r9, #1
 8018be8:	4623      	mov	r3, r4
 8018bea:	469a      	mov	sl, r3
 8018bec:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018bf0:	b10a      	cbz	r2, 8018bf6 <_vfiprintf_r+0xa2>
 8018bf2:	2a25      	cmp	r2, #37	; 0x25
 8018bf4:	d1f9      	bne.n	8018bea <_vfiprintf_r+0x96>
 8018bf6:	ebba 0b04 	subs.w	fp, sl, r4
 8018bfa:	d00b      	beq.n	8018c14 <_vfiprintf_r+0xc0>
 8018bfc:	465b      	mov	r3, fp
 8018bfe:	4622      	mov	r2, r4
 8018c00:	4629      	mov	r1, r5
 8018c02:	4630      	mov	r0, r6
 8018c04:	f7ff ff93 	bl	8018b2e <__sfputs_r>
 8018c08:	3001      	adds	r0, #1
 8018c0a:	f000 80aa 	beq.w	8018d62 <_vfiprintf_r+0x20e>
 8018c0e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8018c10:	445a      	add	r2, fp
 8018c12:	9209      	str	r2, [sp, #36]	; 0x24
 8018c14:	f89a 3000 	ldrb.w	r3, [sl]
 8018c18:	2b00      	cmp	r3, #0
 8018c1a:	f000 80a2 	beq.w	8018d62 <_vfiprintf_r+0x20e>
 8018c1e:	2300      	movs	r3, #0
 8018c20:	f04f 32ff 	mov.w	r2, #4294967295
 8018c24:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8018c28:	f10a 0a01 	add.w	sl, sl, #1
 8018c2c:	9304      	str	r3, [sp, #16]
 8018c2e:	9307      	str	r3, [sp, #28]
 8018c30:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8018c34:	931a      	str	r3, [sp, #104]	; 0x68
 8018c36:	4654      	mov	r4, sl
 8018c38:	2205      	movs	r2, #5
 8018c3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018c3e:	4858      	ldr	r0, [pc, #352]	; (8018da0 <_vfiprintf_r+0x24c>)
 8018c40:	f7e7 fac6 	bl	80001d0 <memchr>
 8018c44:	9a04      	ldr	r2, [sp, #16]
 8018c46:	b9d8      	cbnz	r0, 8018c80 <_vfiprintf_r+0x12c>
 8018c48:	06d1      	lsls	r1, r2, #27
 8018c4a:	bf44      	itt	mi
 8018c4c:	2320      	movmi	r3, #32
 8018c4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8018c52:	0713      	lsls	r3, r2, #28
 8018c54:	bf44      	itt	mi
 8018c56:	232b      	movmi	r3, #43	; 0x2b
 8018c58:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8018c5c:	f89a 3000 	ldrb.w	r3, [sl]
 8018c60:	2b2a      	cmp	r3, #42	; 0x2a
 8018c62:	d015      	beq.n	8018c90 <_vfiprintf_r+0x13c>
 8018c64:	9a07      	ldr	r2, [sp, #28]
 8018c66:	4654      	mov	r4, sl
 8018c68:	2000      	movs	r0, #0
 8018c6a:	f04f 0c0a 	mov.w	ip, #10
 8018c6e:	4621      	mov	r1, r4
 8018c70:	f811 3b01 	ldrb.w	r3, [r1], #1
 8018c74:	3b30      	subs	r3, #48	; 0x30
 8018c76:	2b09      	cmp	r3, #9
 8018c78:	d94e      	bls.n	8018d18 <_vfiprintf_r+0x1c4>
 8018c7a:	b1b0      	cbz	r0, 8018caa <_vfiprintf_r+0x156>
 8018c7c:	9207      	str	r2, [sp, #28]
 8018c7e:	e014      	b.n	8018caa <_vfiprintf_r+0x156>
 8018c80:	eba0 0308 	sub.w	r3, r0, r8
 8018c84:	fa09 f303 	lsl.w	r3, r9, r3
 8018c88:	4313      	orrs	r3, r2
 8018c8a:	9304      	str	r3, [sp, #16]
 8018c8c:	46a2      	mov	sl, r4
 8018c8e:	e7d2      	b.n	8018c36 <_vfiprintf_r+0xe2>
 8018c90:	9b03      	ldr	r3, [sp, #12]
 8018c92:	1d19      	adds	r1, r3, #4
 8018c94:	681b      	ldr	r3, [r3, #0]
 8018c96:	9103      	str	r1, [sp, #12]
 8018c98:	2b00      	cmp	r3, #0
 8018c9a:	bfbb      	ittet	lt
 8018c9c:	425b      	neglt	r3, r3
 8018c9e:	f042 0202 	orrlt.w	r2, r2, #2
 8018ca2:	9307      	strge	r3, [sp, #28]
 8018ca4:	9307      	strlt	r3, [sp, #28]
 8018ca6:	bfb8      	it	lt
 8018ca8:	9204      	strlt	r2, [sp, #16]
 8018caa:	7823      	ldrb	r3, [r4, #0]
 8018cac:	2b2e      	cmp	r3, #46	; 0x2e
 8018cae:	d10c      	bne.n	8018cca <_vfiprintf_r+0x176>
 8018cb0:	7863      	ldrb	r3, [r4, #1]
 8018cb2:	2b2a      	cmp	r3, #42	; 0x2a
 8018cb4:	d135      	bne.n	8018d22 <_vfiprintf_r+0x1ce>
 8018cb6:	9b03      	ldr	r3, [sp, #12]
 8018cb8:	1d1a      	adds	r2, r3, #4
 8018cba:	681b      	ldr	r3, [r3, #0]
 8018cbc:	9203      	str	r2, [sp, #12]
 8018cbe:	2b00      	cmp	r3, #0
 8018cc0:	bfb8      	it	lt
 8018cc2:	f04f 33ff 	movlt.w	r3, #4294967295
 8018cc6:	3402      	adds	r4, #2
 8018cc8:	9305      	str	r3, [sp, #20]
 8018cca:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8018db0 <_vfiprintf_r+0x25c>
 8018cce:	7821      	ldrb	r1, [r4, #0]
 8018cd0:	2203      	movs	r2, #3
 8018cd2:	4650      	mov	r0, sl
 8018cd4:	f7e7 fa7c 	bl	80001d0 <memchr>
 8018cd8:	b140      	cbz	r0, 8018cec <_vfiprintf_r+0x198>
 8018cda:	2340      	movs	r3, #64	; 0x40
 8018cdc:	eba0 000a 	sub.w	r0, r0, sl
 8018ce0:	fa03 f000 	lsl.w	r0, r3, r0
 8018ce4:	9b04      	ldr	r3, [sp, #16]
 8018ce6:	4303      	orrs	r3, r0
 8018ce8:	3401      	adds	r4, #1
 8018cea:	9304      	str	r3, [sp, #16]
 8018cec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018cf0:	482c      	ldr	r0, [pc, #176]	; (8018da4 <_vfiprintf_r+0x250>)
 8018cf2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8018cf6:	2206      	movs	r2, #6
 8018cf8:	f7e7 fa6a 	bl	80001d0 <memchr>
 8018cfc:	2800      	cmp	r0, #0
 8018cfe:	d03f      	beq.n	8018d80 <_vfiprintf_r+0x22c>
 8018d00:	4b29      	ldr	r3, [pc, #164]	; (8018da8 <_vfiprintf_r+0x254>)
 8018d02:	bb1b      	cbnz	r3, 8018d4c <_vfiprintf_r+0x1f8>
 8018d04:	9b03      	ldr	r3, [sp, #12]
 8018d06:	3307      	adds	r3, #7
 8018d08:	f023 0307 	bic.w	r3, r3, #7
 8018d0c:	3308      	adds	r3, #8
 8018d0e:	9303      	str	r3, [sp, #12]
 8018d10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018d12:	443b      	add	r3, r7
 8018d14:	9309      	str	r3, [sp, #36]	; 0x24
 8018d16:	e767      	b.n	8018be8 <_vfiprintf_r+0x94>
 8018d18:	fb0c 3202 	mla	r2, ip, r2, r3
 8018d1c:	460c      	mov	r4, r1
 8018d1e:	2001      	movs	r0, #1
 8018d20:	e7a5      	b.n	8018c6e <_vfiprintf_r+0x11a>
 8018d22:	2300      	movs	r3, #0
 8018d24:	3401      	adds	r4, #1
 8018d26:	9305      	str	r3, [sp, #20]
 8018d28:	4619      	mov	r1, r3
 8018d2a:	f04f 0c0a 	mov.w	ip, #10
 8018d2e:	4620      	mov	r0, r4
 8018d30:	f810 2b01 	ldrb.w	r2, [r0], #1
 8018d34:	3a30      	subs	r2, #48	; 0x30
 8018d36:	2a09      	cmp	r2, #9
 8018d38:	d903      	bls.n	8018d42 <_vfiprintf_r+0x1ee>
 8018d3a:	2b00      	cmp	r3, #0
 8018d3c:	d0c5      	beq.n	8018cca <_vfiprintf_r+0x176>
 8018d3e:	9105      	str	r1, [sp, #20]
 8018d40:	e7c3      	b.n	8018cca <_vfiprintf_r+0x176>
 8018d42:	fb0c 2101 	mla	r1, ip, r1, r2
 8018d46:	4604      	mov	r4, r0
 8018d48:	2301      	movs	r3, #1
 8018d4a:	e7f0      	b.n	8018d2e <_vfiprintf_r+0x1da>
 8018d4c:	ab03      	add	r3, sp, #12
 8018d4e:	9300      	str	r3, [sp, #0]
 8018d50:	462a      	mov	r2, r5
 8018d52:	4b16      	ldr	r3, [pc, #88]	; (8018dac <_vfiprintf_r+0x258>)
 8018d54:	a904      	add	r1, sp, #16
 8018d56:	4630      	mov	r0, r6
 8018d58:	f3af 8000 	nop.w
 8018d5c:	4607      	mov	r7, r0
 8018d5e:	1c78      	adds	r0, r7, #1
 8018d60:	d1d6      	bne.n	8018d10 <_vfiprintf_r+0x1bc>
 8018d62:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8018d64:	07d9      	lsls	r1, r3, #31
 8018d66:	d405      	bmi.n	8018d74 <_vfiprintf_r+0x220>
 8018d68:	89ab      	ldrh	r3, [r5, #12]
 8018d6a:	059a      	lsls	r2, r3, #22
 8018d6c:	d402      	bmi.n	8018d74 <_vfiprintf_r+0x220>
 8018d6e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8018d70:	f7ff fba0 	bl	80184b4 <__retarget_lock_release_recursive>
 8018d74:	89ab      	ldrh	r3, [r5, #12]
 8018d76:	065b      	lsls	r3, r3, #25
 8018d78:	f53f af12 	bmi.w	8018ba0 <_vfiprintf_r+0x4c>
 8018d7c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8018d7e:	e711      	b.n	8018ba4 <_vfiprintf_r+0x50>
 8018d80:	ab03      	add	r3, sp, #12
 8018d82:	9300      	str	r3, [sp, #0]
 8018d84:	462a      	mov	r2, r5
 8018d86:	4b09      	ldr	r3, [pc, #36]	; (8018dac <_vfiprintf_r+0x258>)
 8018d88:	a904      	add	r1, sp, #16
 8018d8a:	4630      	mov	r0, r6
 8018d8c:	f000 f880 	bl	8018e90 <_printf_i>
 8018d90:	e7e4      	b.n	8018d5c <_vfiprintf_r+0x208>
 8018d92:	bf00      	nop
 8018d94:	0801ca24 	.word	0x0801ca24
 8018d98:	0801ca44 	.word	0x0801ca44
 8018d9c:	0801ca04 	.word	0x0801ca04
 8018da0:	0801cb1a 	.word	0x0801cb1a
 8018da4:	0801cb24 	.word	0x0801cb24
 8018da8:	00000000 	.word	0x00000000
 8018dac:	08018b2f 	.word	0x08018b2f
 8018db0:	0801cb20 	.word	0x0801cb20

08018db4 <_printf_common>:
 8018db4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018db8:	4616      	mov	r6, r2
 8018dba:	4699      	mov	r9, r3
 8018dbc:	688a      	ldr	r2, [r1, #8]
 8018dbe:	690b      	ldr	r3, [r1, #16]
 8018dc0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8018dc4:	4293      	cmp	r3, r2
 8018dc6:	bfb8      	it	lt
 8018dc8:	4613      	movlt	r3, r2
 8018dca:	6033      	str	r3, [r6, #0]
 8018dcc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8018dd0:	4607      	mov	r7, r0
 8018dd2:	460c      	mov	r4, r1
 8018dd4:	b10a      	cbz	r2, 8018dda <_printf_common+0x26>
 8018dd6:	3301      	adds	r3, #1
 8018dd8:	6033      	str	r3, [r6, #0]
 8018dda:	6823      	ldr	r3, [r4, #0]
 8018ddc:	0699      	lsls	r1, r3, #26
 8018dde:	bf42      	ittt	mi
 8018de0:	6833      	ldrmi	r3, [r6, #0]
 8018de2:	3302      	addmi	r3, #2
 8018de4:	6033      	strmi	r3, [r6, #0]
 8018de6:	6825      	ldr	r5, [r4, #0]
 8018de8:	f015 0506 	ands.w	r5, r5, #6
 8018dec:	d106      	bne.n	8018dfc <_printf_common+0x48>
 8018dee:	f104 0a19 	add.w	sl, r4, #25
 8018df2:	68e3      	ldr	r3, [r4, #12]
 8018df4:	6832      	ldr	r2, [r6, #0]
 8018df6:	1a9b      	subs	r3, r3, r2
 8018df8:	42ab      	cmp	r3, r5
 8018dfa:	dc26      	bgt.n	8018e4a <_printf_common+0x96>
 8018dfc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8018e00:	1e13      	subs	r3, r2, #0
 8018e02:	6822      	ldr	r2, [r4, #0]
 8018e04:	bf18      	it	ne
 8018e06:	2301      	movne	r3, #1
 8018e08:	0692      	lsls	r2, r2, #26
 8018e0a:	d42b      	bmi.n	8018e64 <_printf_common+0xb0>
 8018e0c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8018e10:	4649      	mov	r1, r9
 8018e12:	4638      	mov	r0, r7
 8018e14:	47c0      	blx	r8
 8018e16:	3001      	adds	r0, #1
 8018e18:	d01e      	beq.n	8018e58 <_printf_common+0xa4>
 8018e1a:	6823      	ldr	r3, [r4, #0]
 8018e1c:	68e5      	ldr	r5, [r4, #12]
 8018e1e:	6832      	ldr	r2, [r6, #0]
 8018e20:	f003 0306 	and.w	r3, r3, #6
 8018e24:	2b04      	cmp	r3, #4
 8018e26:	bf08      	it	eq
 8018e28:	1aad      	subeq	r5, r5, r2
 8018e2a:	68a3      	ldr	r3, [r4, #8]
 8018e2c:	6922      	ldr	r2, [r4, #16]
 8018e2e:	bf0c      	ite	eq
 8018e30:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8018e34:	2500      	movne	r5, #0
 8018e36:	4293      	cmp	r3, r2
 8018e38:	bfc4      	itt	gt
 8018e3a:	1a9b      	subgt	r3, r3, r2
 8018e3c:	18ed      	addgt	r5, r5, r3
 8018e3e:	2600      	movs	r6, #0
 8018e40:	341a      	adds	r4, #26
 8018e42:	42b5      	cmp	r5, r6
 8018e44:	d11a      	bne.n	8018e7c <_printf_common+0xc8>
 8018e46:	2000      	movs	r0, #0
 8018e48:	e008      	b.n	8018e5c <_printf_common+0xa8>
 8018e4a:	2301      	movs	r3, #1
 8018e4c:	4652      	mov	r2, sl
 8018e4e:	4649      	mov	r1, r9
 8018e50:	4638      	mov	r0, r7
 8018e52:	47c0      	blx	r8
 8018e54:	3001      	adds	r0, #1
 8018e56:	d103      	bne.n	8018e60 <_printf_common+0xac>
 8018e58:	f04f 30ff 	mov.w	r0, #4294967295
 8018e5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018e60:	3501      	adds	r5, #1
 8018e62:	e7c6      	b.n	8018df2 <_printf_common+0x3e>
 8018e64:	18e1      	adds	r1, r4, r3
 8018e66:	1c5a      	adds	r2, r3, #1
 8018e68:	2030      	movs	r0, #48	; 0x30
 8018e6a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8018e6e:	4422      	add	r2, r4
 8018e70:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8018e74:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8018e78:	3302      	adds	r3, #2
 8018e7a:	e7c7      	b.n	8018e0c <_printf_common+0x58>
 8018e7c:	2301      	movs	r3, #1
 8018e7e:	4622      	mov	r2, r4
 8018e80:	4649      	mov	r1, r9
 8018e82:	4638      	mov	r0, r7
 8018e84:	47c0      	blx	r8
 8018e86:	3001      	adds	r0, #1
 8018e88:	d0e6      	beq.n	8018e58 <_printf_common+0xa4>
 8018e8a:	3601      	adds	r6, #1
 8018e8c:	e7d9      	b.n	8018e42 <_printf_common+0x8e>
	...

08018e90 <_printf_i>:
 8018e90:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8018e94:	460c      	mov	r4, r1
 8018e96:	4691      	mov	r9, r2
 8018e98:	7e27      	ldrb	r7, [r4, #24]
 8018e9a:	990c      	ldr	r1, [sp, #48]	; 0x30
 8018e9c:	2f78      	cmp	r7, #120	; 0x78
 8018e9e:	4680      	mov	r8, r0
 8018ea0:	469a      	mov	sl, r3
 8018ea2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8018ea6:	d807      	bhi.n	8018eb8 <_printf_i+0x28>
 8018ea8:	2f62      	cmp	r7, #98	; 0x62
 8018eaa:	d80a      	bhi.n	8018ec2 <_printf_i+0x32>
 8018eac:	2f00      	cmp	r7, #0
 8018eae:	f000 80d8 	beq.w	8019062 <_printf_i+0x1d2>
 8018eb2:	2f58      	cmp	r7, #88	; 0x58
 8018eb4:	f000 80a3 	beq.w	8018ffe <_printf_i+0x16e>
 8018eb8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8018ebc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8018ec0:	e03a      	b.n	8018f38 <_printf_i+0xa8>
 8018ec2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8018ec6:	2b15      	cmp	r3, #21
 8018ec8:	d8f6      	bhi.n	8018eb8 <_printf_i+0x28>
 8018eca:	a001      	add	r0, pc, #4	; (adr r0, 8018ed0 <_printf_i+0x40>)
 8018ecc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8018ed0:	08018f29 	.word	0x08018f29
 8018ed4:	08018f3d 	.word	0x08018f3d
 8018ed8:	08018eb9 	.word	0x08018eb9
 8018edc:	08018eb9 	.word	0x08018eb9
 8018ee0:	08018eb9 	.word	0x08018eb9
 8018ee4:	08018eb9 	.word	0x08018eb9
 8018ee8:	08018f3d 	.word	0x08018f3d
 8018eec:	08018eb9 	.word	0x08018eb9
 8018ef0:	08018eb9 	.word	0x08018eb9
 8018ef4:	08018eb9 	.word	0x08018eb9
 8018ef8:	08018eb9 	.word	0x08018eb9
 8018efc:	08019049 	.word	0x08019049
 8018f00:	08018f6d 	.word	0x08018f6d
 8018f04:	0801902b 	.word	0x0801902b
 8018f08:	08018eb9 	.word	0x08018eb9
 8018f0c:	08018eb9 	.word	0x08018eb9
 8018f10:	0801906b 	.word	0x0801906b
 8018f14:	08018eb9 	.word	0x08018eb9
 8018f18:	08018f6d 	.word	0x08018f6d
 8018f1c:	08018eb9 	.word	0x08018eb9
 8018f20:	08018eb9 	.word	0x08018eb9
 8018f24:	08019033 	.word	0x08019033
 8018f28:	680b      	ldr	r3, [r1, #0]
 8018f2a:	1d1a      	adds	r2, r3, #4
 8018f2c:	681b      	ldr	r3, [r3, #0]
 8018f2e:	600a      	str	r2, [r1, #0]
 8018f30:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8018f34:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8018f38:	2301      	movs	r3, #1
 8018f3a:	e0a3      	b.n	8019084 <_printf_i+0x1f4>
 8018f3c:	6825      	ldr	r5, [r4, #0]
 8018f3e:	6808      	ldr	r0, [r1, #0]
 8018f40:	062e      	lsls	r6, r5, #24
 8018f42:	f100 0304 	add.w	r3, r0, #4
 8018f46:	d50a      	bpl.n	8018f5e <_printf_i+0xce>
 8018f48:	6805      	ldr	r5, [r0, #0]
 8018f4a:	600b      	str	r3, [r1, #0]
 8018f4c:	2d00      	cmp	r5, #0
 8018f4e:	da03      	bge.n	8018f58 <_printf_i+0xc8>
 8018f50:	232d      	movs	r3, #45	; 0x2d
 8018f52:	426d      	negs	r5, r5
 8018f54:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8018f58:	485e      	ldr	r0, [pc, #376]	; (80190d4 <_printf_i+0x244>)
 8018f5a:	230a      	movs	r3, #10
 8018f5c:	e019      	b.n	8018f92 <_printf_i+0x102>
 8018f5e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8018f62:	6805      	ldr	r5, [r0, #0]
 8018f64:	600b      	str	r3, [r1, #0]
 8018f66:	bf18      	it	ne
 8018f68:	b22d      	sxthne	r5, r5
 8018f6a:	e7ef      	b.n	8018f4c <_printf_i+0xbc>
 8018f6c:	680b      	ldr	r3, [r1, #0]
 8018f6e:	6825      	ldr	r5, [r4, #0]
 8018f70:	1d18      	adds	r0, r3, #4
 8018f72:	6008      	str	r0, [r1, #0]
 8018f74:	0628      	lsls	r0, r5, #24
 8018f76:	d501      	bpl.n	8018f7c <_printf_i+0xec>
 8018f78:	681d      	ldr	r5, [r3, #0]
 8018f7a:	e002      	b.n	8018f82 <_printf_i+0xf2>
 8018f7c:	0669      	lsls	r1, r5, #25
 8018f7e:	d5fb      	bpl.n	8018f78 <_printf_i+0xe8>
 8018f80:	881d      	ldrh	r5, [r3, #0]
 8018f82:	4854      	ldr	r0, [pc, #336]	; (80190d4 <_printf_i+0x244>)
 8018f84:	2f6f      	cmp	r7, #111	; 0x6f
 8018f86:	bf0c      	ite	eq
 8018f88:	2308      	moveq	r3, #8
 8018f8a:	230a      	movne	r3, #10
 8018f8c:	2100      	movs	r1, #0
 8018f8e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8018f92:	6866      	ldr	r6, [r4, #4]
 8018f94:	60a6      	str	r6, [r4, #8]
 8018f96:	2e00      	cmp	r6, #0
 8018f98:	bfa2      	ittt	ge
 8018f9a:	6821      	ldrge	r1, [r4, #0]
 8018f9c:	f021 0104 	bicge.w	r1, r1, #4
 8018fa0:	6021      	strge	r1, [r4, #0]
 8018fa2:	b90d      	cbnz	r5, 8018fa8 <_printf_i+0x118>
 8018fa4:	2e00      	cmp	r6, #0
 8018fa6:	d04d      	beq.n	8019044 <_printf_i+0x1b4>
 8018fa8:	4616      	mov	r6, r2
 8018faa:	fbb5 f1f3 	udiv	r1, r5, r3
 8018fae:	fb03 5711 	mls	r7, r3, r1, r5
 8018fb2:	5dc7      	ldrb	r7, [r0, r7]
 8018fb4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8018fb8:	462f      	mov	r7, r5
 8018fba:	42bb      	cmp	r3, r7
 8018fbc:	460d      	mov	r5, r1
 8018fbe:	d9f4      	bls.n	8018faa <_printf_i+0x11a>
 8018fc0:	2b08      	cmp	r3, #8
 8018fc2:	d10b      	bne.n	8018fdc <_printf_i+0x14c>
 8018fc4:	6823      	ldr	r3, [r4, #0]
 8018fc6:	07df      	lsls	r7, r3, #31
 8018fc8:	d508      	bpl.n	8018fdc <_printf_i+0x14c>
 8018fca:	6923      	ldr	r3, [r4, #16]
 8018fcc:	6861      	ldr	r1, [r4, #4]
 8018fce:	4299      	cmp	r1, r3
 8018fd0:	bfde      	ittt	le
 8018fd2:	2330      	movle	r3, #48	; 0x30
 8018fd4:	f806 3c01 	strble.w	r3, [r6, #-1]
 8018fd8:	f106 36ff 	addle.w	r6, r6, #4294967295
 8018fdc:	1b92      	subs	r2, r2, r6
 8018fde:	6122      	str	r2, [r4, #16]
 8018fe0:	f8cd a000 	str.w	sl, [sp]
 8018fe4:	464b      	mov	r3, r9
 8018fe6:	aa03      	add	r2, sp, #12
 8018fe8:	4621      	mov	r1, r4
 8018fea:	4640      	mov	r0, r8
 8018fec:	f7ff fee2 	bl	8018db4 <_printf_common>
 8018ff0:	3001      	adds	r0, #1
 8018ff2:	d14c      	bne.n	801908e <_printf_i+0x1fe>
 8018ff4:	f04f 30ff 	mov.w	r0, #4294967295
 8018ff8:	b004      	add	sp, #16
 8018ffa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018ffe:	4835      	ldr	r0, [pc, #212]	; (80190d4 <_printf_i+0x244>)
 8019000:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8019004:	6823      	ldr	r3, [r4, #0]
 8019006:	680e      	ldr	r6, [r1, #0]
 8019008:	061f      	lsls	r7, r3, #24
 801900a:	f856 5b04 	ldr.w	r5, [r6], #4
 801900e:	600e      	str	r6, [r1, #0]
 8019010:	d514      	bpl.n	801903c <_printf_i+0x1ac>
 8019012:	07d9      	lsls	r1, r3, #31
 8019014:	bf44      	itt	mi
 8019016:	f043 0320 	orrmi.w	r3, r3, #32
 801901a:	6023      	strmi	r3, [r4, #0]
 801901c:	b91d      	cbnz	r5, 8019026 <_printf_i+0x196>
 801901e:	6823      	ldr	r3, [r4, #0]
 8019020:	f023 0320 	bic.w	r3, r3, #32
 8019024:	6023      	str	r3, [r4, #0]
 8019026:	2310      	movs	r3, #16
 8019028:	e7b0      	b.n	8018f8c <_printf_i+0xfc>
 801902a:	6823      	ldr	r3, [r4, #0]
 801902c:	f043 0320 	orr.w	r3, r3, #32
 8019030:	6023      	str	r3, [r4, #0]
 8019032:	2378      	movs	r3, #120	; 0x78
 8019034:	4828      	ldr	r0, [pc, #160]	; (80190d8 <_printf_i+0x248>)
 8019036:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801903a:	e7e3      	b.n	8019004 <_printf_i+0x174>
 801903c:	065e      	lsls	r6, r3, #25
 801903e:	bf48      	it	mi
 8019040:	b2ad      	uxthmi	r5, r5
 8019042:	e7e6      	b.n	8019012 <_printf_i+0x182>
 8019044:	4616      	mov	r6, r2
 8019046:	e7bb      	b.n	8018fc0 <_printf_i+0x130>
 8019048:	680b      	ldr	r3, [r1, #0]
 801904a:	6826      	ldr	r6, [r4, #0]
 801904c:	6960      	ldr	r0, [r4, #20]
 801904e:	1d1d      	adds	r5, r3, #4
 8019050:	600d      	str	r5, [r1, #0]
 8019052:	0635      	lsls	r5, r6, #24
 8019054:	681b      	ldr	r3, [r3, #0]
 8019056:	d501      	bpl.n	801905c <_printf_i+0x1cc>
 8019058:	6018      	str	r0, [r3, #0]
 801905a:	e002      	b.n	8019062 <_printf_i+0x1d2>
 801905c:	0671      	lsls	r1, r6, #25
 801905e:	d5fb      	bpl.n	8019058 <_printf_i+0x1c8>
 8019060:	8018      	strh	r0, [r3, #0]
 8019062:	2300      	movs	r3, #0
 8019064:	6123      	str	r3, [r4, #16]
 8019066:	4616      	mov	r6, r2
 8019068:	e7ba      	b.n	8018fe0 <_printf_i+0x150>
 801906a:	680b      	ldr	r3, [r1, #0]
 801906c:	1d1a      	adds	r2, r3, #4
 801906e:	600a      	str	r2, [r1, #0]
 8019070:	681e      	ldr	r6, [r3, #0]
 8019072:	6862      	ldr	r2, [r4, #4]
 8019074:	2100      	movs	r1, #0
 8019076:	4630      	mov	r0, r6
 8019078:	f7e7 f8aa 	bl	80001d0 <memchr>
 801907c:	b108      	cbz	r0, 8019082 <_printf_i+0x1f2>
 801907e:	1b80      	subs	r0, r0, r6
 8019080:	6060      	str	r0, [r4, #4]
 8019082:	6863      	ldr	r3, [r4, #4]
 8019084:	6123      	str	r3, [r4, #16]
 8019086:	2300      	movs	r3, #0
 8019088:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801908c:	e7a8      	b.n	8018fe0 <_printf_i+0x150>
 801908e:	6923      	ldr	r3, [r4, #16]
 8019090:	4632      	mov	r2, r6
 8019092:	4649      	mov	r1, r9
 8019094:	4640      	mov	r0, r8
 8019096:	47d0      	blx	sl
 8019098:	3001      	adds	r0, #1
 801909a:	d0ab      	beq.n	8018ff4 <_printf_i+0x164>
 801909c:	6823      	ldr	r3, [r4, #0]
 801909e:	079b      	lsls	r3, r3, #30
 80190a0:	d413      	bmi.n	80190ca <_printf_i+0x23a>
 80190a2:	68e0      	ldr	r0, [r4, #12]
 80190a4:	9b03      	ldr	r3, [sp, #12]
 80190a6:	4298      	cmp	r0, r3
 80190a8:	bfb8      	it	lt
 80190aa:	4618      	movlt	r0, r3
 80190ac:	e7a4      	b.n	8018ff8 <_printf_i+0x168>
 80190ae:	2301      	movs	r3, #1
 80190b0:	4632      	mov	r2, r6
 80190b2:	4649      	mov	r1, r9
 80190b4:	4640      	mov	r0, r8
 80190b6:	47d0      	blx	sl
 80190b8:	3001      	adds	r0, #1
 80190ba:	d09b      	beq.n	8018ff4 <_printf_i+0x164>
 80190bc:	3501      	adds	r5, #1
 80190be:	68e3      	ldr	r3, [r4, #12]
 80190c0:	9903      	ldr	r1, [sp, #12]
 80190c2:	1a5b      	subs	r3, r3, r1
 80190c4:	42ab      	cmp	r3, r5
 80190c6:	dcf2      	bgt.n	80190ae <_printf_i+0x21e>
 80190c8:	e7eb      	b.n	80190a2 <_printf_i+0x212>
 80190ca:	2500      	movs	r5, #0
 80190cc:	f104 0619 	add.w	r6, r4, #25
 80190d0:	e7f5      	b.n	80190be <_printf_i+0x22e>
 80190d2:	bf00      	nop
 80190d4:	0801cb2b 	.word	0x0801cb2b
 80190d8:	0801cb3c 	.word	0x0801cb3c

080190dc <_read_r>:
 80190dc:	b538      	push	{r3, r4, r5, lr}
 80190de:	4d07      	ldr	r5, [pc, #28]	; (80190fc <_read_r+0x20>)
 80190e0:	4604      	mov	r4, r0
 80190e2:	4608      	mov	r0, r1
 80190e4:	4611      	mov	r1, r2
 80190e6:	2200      	movs	r2, #0
 80190e8:	602a      	str	r2, [r5, #0]
 80190ea:	461a      	mov	r2, r3
 80190ec:	f7e8 fdb6 	bl	8001c5c <_read>
 80190f0:	1c43      	adds	r3, r0, #1
 80190f2:	d102      	bne.n	80190fa <_read_r+0x1e>
 80190f4:	682b      	ldr	r3, [r5, #0]
 80190f6:	b103      	cbz	r3, 80190fa <_read_r+0x1e>
 80190f8:	6023      	str	r3, [r4, #0]
 80190fa:	bd38      	pop	{r3, r4, r5, pc}
 80190fc:	2000be6c 	.word	0x2000be6c

08019100 <__swbuf_r>:
 8019100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019102:	460e      	mov	r6, r1
 8019104:	4614      	mov	r4, r2
 8019106:	4605      	mov	r5, r0
 8019108:	b118      	cbz	r0, 8019112 <__swbuf_r+0x12>
 801910a:	6983      	ldr	r3, [r0, #24]
 801910c:	b90b      	cbnz	r3, 8019112 <__swbuf_r+0x12>
 801910e:	f7ff f90d 	bl	801832c <__sinit>
 8019112:	4b21      	ldr	r3, [pc, #132]	; (8019198 <__swbuf_r+0x98>)
 8019114:	429c      	cmp	r4, r3
 8019116:	d12b      	bne.n	8019170 <__swbuf_r+0x70>
 8019118:	686c      	ldr	r4, [r5, #4]
 801911a:	69a3      	ldr	r3, [r4, #24]
 801911c:	60a3      	str	r3, [r4, #8]
 801911e:	89a3      	ldrh	r3, [r4, #12]
 8019120:	071a      	lsls	r2, r3, #28
 8019122:	d52f      	bpl.n	8019184 <__swbuf_r+0x84>
 8019124:	6923      	ldr	r3, [r4, #16]
 8019126:	b36b      	cbz	r3, 8019184 <__swbuf_r+0x84>
 8019128:	6923      	ldr	r3, [r4, #16]
 801912a:	6820      	ldr	r0, [r4, #0]
 801912c:	1ac0      	subs	r0, r0, r3
 801912e:	6963      	ldr	r3, [r4, #20]
 8019130:	b2f6      	uxtb	r6, r6
 8019132:	4283      	cmp	r3, r0
 8019134:	4637      	mov	r7, r6
 8019136:	dc04      	bgt.n	8019142 <__swbuf_r+0x42>
 8019138:	4621      	mov	r1, r4
 801913a:	4628      	mov	r0, r5
 801913c:	f7ff fc1c 	bl	8018978 <_fflush_r>
 8019140:	bb30      	cbnz	r0, 8019190 <__swbuf_r+0x90>
 8019142:	68a3      	ldr	r3, [r4, #8]
 8019144:	3b01      	subs	r3, #1
 8019146:	60a3      	str	r3, [r4, #8]
 8019148:	6823      	ldr	r3, [r4, #0]
 801914a:	1c5a      	adds	r2, r3, #1
 801914c:	6022      	str	r2, [r4, #0]
 801914e:	701e      	strb	r6, [r3, #0]
 8019150:	6963      	ldr	r3, [r4, #20]
 8019152:	3001      	adds	r0, #1
 8019154:	4283      	cmp	r3, r0
 8019156:	d004      	beq.n	8019162 <__swbuf_r+0x62>
 8019158:	89a3      	ldrh	r3, [r4, #12]
 801915a:	07db      	lsls	r3, r3, #31
 801915c:	d506      	bpl.n	801916c <__swbuf_r+0x6c>
 801915e:	2e0a      	cmp	r6, #10
 8019160:	d104      	bne.n	801916c <__swbuf_r+0x6c>
 8019162:	4621      	mov	r1, r4
 8019164:	4628      	mov	r0, r5
 8019166:	f7ff fc07 	bl	8018978 <_fflush_r>
 801916a:	b988      	cbnz	r0, 8019190 <__swbuf_r+0x90>
 801916c:	4638      	mov	r0, r7
 801916e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019170:	4b0a      	ldr	r3, [pc, #40]	; (801919c <__swbuf_r+0x9c>)
 8019172:	429c      	cmp	r4, r3
 8019174:	d101      	bne.n	801917a <__swbuf_r+0x7a>
 8019176:	68ac      	ldr	r4, [r5, #8]
 8019178:	e7cf      	b.n	801911a <__swbuf_r+0x1a>
 801917a:	4b09      	ldr	r3, [pc, #36]	; (80191a0 <__swbuf_r+0xa0>)
 801917c:	429c      	cmp	r4, r3
 801917e:	bf08      	it	eq
 8019180:	68ec      	ldreq	r4, [r5, #12]
 8019182:	e7ca      	b.n	801911a <__swbuf_r+0x1a>
 8019184:	4621      	mov	r1, r4
 8019186:	4628      	mov	r0, r5
 8019188:	f000 f80c 	bl	80191a4 <__swsetup_r>
 801918c:	2800      	cmp	r0, #0
 801918e:	d0cb      	beq.n	8019128 <__swbuf_r+0x28>
 8019190:	f04f 37ff 	mov.w	r7, #4294967295
 8019194:	e7ea      	b.n	801916c <__swbuf_r+0x6c>
 8019196:	bf00      	nop
 8019198:	0801ca24 	.word	0x0801ca24
 801919c:	0801ca44 	.word	0x0801ca44
 80191a0:	0801ca04 	.word	0x0801ca04

080191a4 <__swsetup_r>:
 80191a4:	4b32      	ldr	r3, [pc, #200]	; (8019270 <__swsetup_r+0xcc>)
 80191a6:	b570      	push	{r4, r5, r6, lr}
 80191a8:	681d      	ldr	r5, [r3, #0]
 80191aa:	4606      	mov	r6, r0
 80191ac:	460c      	mov	r4, r1
 80191ae:	b125      	cbz	r5, 80191ba <__swsetup_r+0x16>
 80191b0:	69ab      	ldr	r3, [r5, #24]
 80191b2:	b913      	cbnz	r3, 80191ba <__swsetup_r+0x16>
 80191b4:	4628      	mov	r0, r5
 80191b6:	f7ff f8b9 	bl	801832c <__sinit>
 80191ba:	4b2e      	ldr	r3, [pc, #184]	; (8019274 <__swsetup_r+0xd0>)
 80191bc:	429c      	cmp	r4, r3
 80191be:	d10f      	bne.n	80191e0 <__swsetup_r+0x3c>
 80191c0:	686c      	ldr	r4, [r5, #4]
 80191c2:	89a3      	ldrh	r3, [r4, #12]
 80191c4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80191c8:	0719      	lsls	r1, r3, #28
 80191ca:	d42c      	bmi.n	8019226 <__swsetup_r+0x82>
 80191cc:	06dd      	lsls	r5, r3, #27
 80191ce:	d411      	bmi.n	80191f4 <__swsetup_r+0x50>
 80191d0:	2309      	movs	r3, #9
 80191d2:	6033      	str	r3, [r6, #0]
 80191d4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80191d8:	81a3      	strh	r3, [r4, #12]
 80191da:	f04f 30ff 	mov.w	r0, #4294967295
 80191de:	e03e      	b.n	801925e <__swsetup_r+0xba>
 80191e0:	4b25      	ldr	r3, [pc, #148]	; (8019278 <__swsetup_r+0xd4>)
 80191e2:	429c      	cmp	r4, r3
 80191e4:	d101      	bne.n	80191ea <__swsetup_r+0x46>
 80191e6:	68ac      	ldr	r4, [r5, #8]
 80191e8:	e7eb      	b.n	80191c2 <__swsetup_r+0x1e>
 80191ea:	4b24      	ldr	r3, [pc, #144]	; (801927c <__swsetup_r+0xd8>)
 80191ec:	429c      	cmp	r4, r3
 80191ee:	bf08      	it	eq
 80191f0:	68ec      	ldreq	r4, [r5, #12]
 80191f2:	e7e6      	b.n	80191c2 <__swsetup_r+0x1e>
 80191f4:	0758      	lsls	r0, r3, #29
 80191f6:	d512      	bpl.n	801921e <__swsetup_r+0x7a>
 80191f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80191fa:	b141      	cbz	r1, 801920e <__swsetup_r+0x6a>
 80191fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8019200:	4299      	cmp	r1, r3
 8019202:	d002      	beq.n	801920a <__swsetup_r+0x66>
 8019204:	4630      	mov	r0, r6
 8019206:	f7ff fc2b 	bl	8018a60 <_free_r>
 801920a:	2300      	movs	r3, #0
 801920c:	6363      	str	r3, [r4, #52]	; 0x34
 801920e:	89a3      	ldrh	r3, [r4, #12]
 8019210:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8019214:	81a3      	strh	r3, [r4, #12]
 8019216:	2300      	movs	r3, #0
 8019218:	6063      	str	r3, [r4, #4]
 801921a:	6923      	ldr	r3, [r4, #16]
 801921c:	6023      	str	r3, [r4, #0]
 801921e:	89a3      	ldrh	r3, [r4, #12]
 8019220:	f043 0308 	orr.w	r3, r3, #8
 8019224:	81a3      	strh	r3, [r4, #12]
 8019226:	6923      	ldr	r3, [r4, #16]
 8019228:	b94b      	cbnz	r3, 801923e <__swsetup_r+0x9a>
 801922a:	89a3      	ldrh	r3, [r4, #12]
 801922c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8019230:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8019234:	d003      	beq.n	801923e <__swsetup_r+0x9a>
 8019236:	4621      	mov	r1, r4
 8019238:	4630      	mov	r0, r6
 801923a:	f000 f84d 	bl	80192d8 <__smakebuf_r>
 801923e:	89a0      	ldrh	r0, [r4, #12]
 8019240:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8019244:	f010 0301 	ands.w	r3, r0, #1
 8019248:	d00a      	beq.n	8019260 <__swsetup_r+0xbc>
 801924a:	2300      	movs	r3, #0
 801924c:	60a3      	str	r3, [r4, #8]
 801924e:	6963      	ldr	r3, [r4, #20]
 8019250:	425b      	negs	r3, r3
 8019252:	61a3      	str	r3, [r4, #24]
 8019254:	6923      	ldr	r3, [r4, #16]
 8019256:	b943      	cbnz	r3, 801926a <__swsetup_r+0xc6>
 8019258:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801925c:	d1ba      	bne.n	80191d4 <__swsetup_r+0x30>
 801925e:	bd70      	pop	{r4, r5, r6, pc}
 8019260:	0781      	lsls	r1, r0, #30
 8019262:	bf58      	it	pl
 8019264:	6963      	ldrpl	r3, [r4, #20]
 8019266:	60a3      	str	r3, [r4, #8]
 8019268:	e7f4      	b.n	8019254 <__swsetup_r+0xb0>
 801926a:	2000      	movs	r0, #0
 801926c:	e7f7      	b.n	801925e <__swsetup_r+0xba>
 801926e:	bf00      	nop
 8019270:	2000005c 	.word	0x2000005c
 8019274:	0801ca24 	.word	0x0801ca24
 8019278:	0801ca44 	.word	0x0801ca44
 801927c:	0801ca04 	.word	0x0801ca04

08019280 <abort>:
 8019280:	b508      	push	{r3, lr}
 8019282:	2006      	movs	r0, #6
 8019284:	f000 f890 	bl	80193a8 <raise>
 8019288:	2001      	movs	r0, #1
 801928a:	f7e8 fcdd 	bl	8001c48 <_exit>

0801928e <__swhatbuf_r>:
 801928e:	b570      	push	{r4, r5, r6, lr}
 8019290:	460e      	mov	r6, r1
 8019292:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019296:	2900      	cmp	r1, #0
 8019298:	b096      	sub	sp, #88	; 0x58
 801929a:	4614      	mov	r4, r2
 801929c:	461d      	mov	r5, r3
 801929e:	da07      	bge.n	80192b0 <__swhatbuf_r+0x22>
 80192a0:	2300      	movs	r3, #0
 80192a2:	602b      	str	r3, [r5, #0]
 80192a4:	89b3      	ldrh	r3, [r6, #12]
 80192a6:	061a      	lsls	r2, r3, #24
 80192a8:	d410      	bmi.n	80192cc <__swhatbuf_r+0x3e>
 80192aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80192ae:	e00e      	b.n	80192ce <__swhatbuf_r+0x40>
 80192b0:	466a      	mov	r2, sp
 80192b2:	f000 f895 	bl	80193e0 <_fstat_r>
 80192b6:	2800      	cmp	r0, #0
 80192b8:	dbf2      	blt.n	80192a0 <__swhatbuf_r+0x12>
 80192ba:	9a01      	ldr	r2, [sp, #4]
 80192bc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80192c0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80192c4:	425a      	negs	r2, r3
 80192c6:	415a      	adcs	r2, r3
 80192c8:	602a      	str	r2, [r5, #0]
 80192ca:	e7ee      	b.n	80192aa <__swhatbuf_r+0x1c>
 80192cc:	2340      	movs	r3, #64	; 0x40
 80192ce:	2000      	movs	r0, #0
 80192d0:	6023      	str	r3, [r4, #0]
 80192d2:	b016      	add	sp, #88	; 0x58
 80192d4:	bd70      	pop	{r4, r5, r6, pc}
	...

080192d8 <__smakebuf_r>:
 80192d8:	898b      	ldrh	r3, [r1, #12]
 80192da:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80192dc:	079d      	lsls	r5, r3, #30
 80192de:	4606      	mov	r6, r0
 80192e0:	460c      	mov	r4, r1
 80192e2:	d507      	bpl.n	80192f4 <__smakebuf_r+0x1c>
 80192e4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80192e8:	6023      	str	r3, [r4, #0]
 80192ea:	6123      	str	r3, [r4, #16]
 80192ec:	2301      	movs	r3, #1
 80192ee:	6163      	str	r3, [r4, #20]
 80192f0:	b002      	add	sp, #8
 80192f2:	bd70      	pop	{r4, r5, r6, pc}
 80192f4:	ab01      	add	r3, sp, #4
 80192f6:	466a      	mov	r2, sp
 80192f8:	f7ff ffc9 	bl	801928e <__swhatbuf_r>
 80192fc:	9900      	ldr	r1, [sp, #0]
 80192fe:	4605      	mov	r5, r0
 8019300:	4630      	mov	r0, r6
 8019302:	f7ff f8fd 	bl	8018500 <_malloc_r>
 8019306:	b948      	cbnz	r0, 801931c <__smakebuf_r+0x44>
 8019308:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801930c:	059a      	lsls	r2, r3, #22
 801930e:	d4ef      	bmi.n	80192f0 <__smakebuf_r+0x18>
 8019310:	f023 0303 	bic.w	r3, r3, #3
 8019314:	f043 0302 	orr.w	r3, r3, #2
 8019318:	81a3      	strh	r3, [r4, #12]
 801931a:	e7e3      	b.n	80192e4 <__smakebuf_r+0xc>
 801931c:	4b0d      	ldr	r3, [pc, #52]	; (8019354 <__smakebuf_r+0x7c>)
 801931e:	62b3      	str	r3, [r6, #40]	; 0x28
 8019320:	89a3      	ldrh	r3, [r4, #12]
 8019322:	6020      	str	r0, [r4, #0]
 8019324:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8019328:	81a3      	strh	r3, [r4, #12]
 801932a:	9b00      	ldr	r3, [sp, #0]
 801932c:	6163      	str	r3, [r4, #20]
 801932e:	9b01      	ldr	r3, [sp, #4]
 8019330:	6120      	str	r0, [r4, #16]
 8019332:	b15b      	cbz	r3, 801934c <__smakebuf_r+0x74>
 8019334:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8019338:	4630      	mov	r0, r6
 801933a:	f000 f863 	bl	8019404 <_isatty_r>
 801933e:	b128      	cbz	r0, 801934c <__smakebuf_r+0x74>
 8019340:	89a3      	ldrh	r3, [r4, #12]
 8019342:	f023 0303 	bic.w	r3, r3, #3
 8019346:	f043 0301 	orr.w	r3, r3, #1
 801934a:	81a3      	strh	r3, [r4, #12]
 801934c:	89a0      	ldrh	r0, [r4, #12]
 801934e:	4305      	orrs	r5, r0
 8019350:	81a5      	strh	r5, [r4, #12]
 8019352:	e7cd      	b.n	80192f0 <__smakebuf_r+0x18>
 8019354:	080182c5 	.word	0x080182c5

08019358 <_raise_r>:
 8019358:	291f      	cmp	r1, #31
 801935a:	b538      	push	{r3, r4, r5, lr}
 801935c:	4604      	mov	r4, r0
 801935e:	460d      	mov	r5, r1
 8019360:	d904      	bls.n	801936c <_raise_r+0x14>
 8019362:	2316      	movs	r3, #22
 8019364:	6003      	str	r3, [r0, #0]
 8019366:	f04f 30ff 	mov.w	r0, #4294967295
 801936a:	bd38      	pop	{r3, r4, r5, pc}
 801936c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801936e:	b112      	cbz	r2, 8019376 <_raise_r+0x1e>
 8019370:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8019374:	b94b      	cbnz	r3, 801938a <_raise_r+0x32>
 8019376:	4620      	mov	r0, r4
 8019378:	f000 f830 	bl	80193dc <_getpid_r>
 801937c:	462a      	mov	r2, r5
 801937e:	4601      	mov	r1, r0
 8019380:	4620      	mov	r0, r4
 8019382:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8019386:	f000 b817 	b.w	80193b8 <_kill_r>
 801938a:	2b01      	cmp	r3, #1
 801938c:	d00a      	beq.n	80193a4 <_raise_r+0x4c>
 801938e:	1c59      	adds	r1, r3, #1
 8019390:	d103      	bne.n	801939a <_raise_r+0x42>
 8019392:	2316      	movs	r3, #22
 8019394:	6003      	str	r3, [r0, #0]
 8019396:	2001      	movs	r0, #1
 8019398:	e7e7      	b.n	801936a <_raise_r+0x12>
 801939a:	2400      	movs	r4, #0
 801939c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80193a0:	4628      	mov	r0, r5
 80193a2:	4798      	blx	r3
 80193a4:	2000      	movs	r0, #0
 80193a6:	e7e0      	b.n	801936a <_raise_r+0x12>

080193a8 <raise>:
 80193a8:	4b02      	ldr	r3, [pc, #8]	; (80193b4 <raise+0xc>)
 80193aa:	4601      	mov	r1, r0
 80193ac:	6818      	ldr	r0, [r3, #0]
 80193ae:	f7ff bfd3 	b.w	8019358 <_raise_r>
 80193b2:	bf00      	nop
 80193b4:	2000005c 	.word	0x2000005c

080193b8 <_kill_r>:
 80193b8:	b538      	push	{r3, r4, r5, lr}
 80193ba:	4d07      	ldr	r5, [pc, #28]	; (80193d8 <_kill_r+0x20>)
 80193bc:	2300      	movs	r3, #0
 80193be:	4604      	mov	r4, r0
 80193c0:	4608      	mov	r0, r1
 80193c2:	4611      	mov	r1, r2
 80193c4:	602b      	str	r3, [r5, #0]
 80193c6:	f7e8 fc2d 	bl	8001c24 <_kill>
 80193ca:	1c43      	adds	r3, r0, #1
 80193cc:	d102      	bne.n	80193d4 <_kill_r+0x1c>
 80193ce:	682b      	ldr	r3, [r5, #0]
 80193d0:	b103      	cbz	r3, 80193d4 <_kill_r+0x1c>
 80193d2:	6023      	str	r3, [r4, #0]
 80193d4:	bd38      	pop	{r3, r4, r5, pc}
 80193d6:	bf00      	nop
 80193d8:	2000be6c 	.word	0x2000be6c

080193dc <_getpid_r>:
 80193dc:	f7e8 bc1a 	b.w	8001c14 <_getpid>

080193e0 <_fstat_r>:
 80193e0:	b538      	push	{r3, r4, r5, lr}
 80193e2:	4d07      	ldr	r5, [pc, #28]	; (8019400 <_fstat_r+0x20>)
 80193e4:	2300      	movs	r3, #0
 80193e6:	4604      	mov	r4, r0
 80193e8:	4608      	mov	r0, r1
 80193ea:	4611      	mov	r1, r2
 80193ec:	602b      	str	r3, [r5, #0]
 80193ee:	f7e8 fc7a 	bl	8001ce6 <_fstat>
 80193f2:	1c43      	adds	r3, r0, #1
 80193f4:	d102      	bne.n	80193fc <_fstat_r+0x1c>
 80193f6:	682b      	ldr	r3, [r5, #0]
 80193f8:	b103      	cbz	r3, 80193fc <_fstat_r+0x1c>
 80193fa:	6023      	str	r3, [r4, #0]
 80193fc:	bd38      	pop	{r3, r4, r5, pc}
 80193fe:	bf00      	nop
 8019400:	2000be6c 	.word	0x2000be6c

08019404 <_isatty_r>:
 8019404:	b538      	push	{r3, r4, r5, lr}
 8019406:	4d06      	ldr	r5, [pc, #24]	; (8019420 <_isatty_r+0x1c>)
 8019408:	2300      	movs	r3, #0
 801940a:	4604      	mov	r4, r0
 801940c:	4608      	mov	r0, r1
 801940e:	602b      	str	r3, [r5, #0]
 8019410:	f7e8 fc79 	bl	8001d06 <_isatty>
 8019414:	1c43      	adds	r3, r0, #1
 8019416:	d102      	bne.n	801941e <_isatty_r+0x1a>
 8019418:	682b      	ldr	r3, [r5, #0]
 801941a:	b103      	cbz	r3, 801941e <_isatty_r+0x1a>
 801941c:	6023      	str	r3, [r4, #0]
 801941e:	bd38      	pop	{r3, r4, r5, pc}
 8019420:	2000be6c 	.word	0x2000be6c
 8019424:	00000000 	.word	0x00000000

08019428 <log>:
 8019428:	b538      	push	{r3, r4, r5, lr}
 801942a:	ed2d 8b02 	vpush	{d8}
 801942e:	ec55 4b10 	vmov	r4, r5, d0
 8019432:	f000 f841 	bl	80194b8 <__ieee754_log>
 8019436:	4b1e      	ldr	r3, [pc, #120]	; (80194b0 <log+0x88>)
 8019438:	eeb0 8a40 	vmov.f32	s16, s0
 801943c:	eef0 8a60 	vmov.f32	s17, s1
 8019440:	f993 3000 	ldrsb.w	r3, [r3]
 8019444:	3301      	adds	r3, #1
 8019446:	d01a      	beq.n	801947e <log+0x56>
 8019448:	4622      	mov	r2, r4
 801944a:	462b      	mov	r3, r5
 801944c:	4620      	mov	r0, r4
 801944e:	4629      	mov	r1, r5
 8019450:	f7e7 fb64 	bl	8000b1c <__aeabi_dcmpun>
 8019454:	b998      	cbnz	r0, 801947e <log+0x56>
 8019456:	2200      	movs	r2, #0
 8019458:	2300      	movs	r3, #0
 801945a:	4620      	mov	r0, r4
 801945c:	4629      	mov	r1, r5
 801945e:	f7e7 fb53 	bl	8000b08 <__aeabi_dcmpgt>
 8019462:	b960      	cbnz	r0, 801947e <log+0x56>
 8019464:	2200      	movs	r2, #0
 8019466:	2300      	movs	r3, #0
 8019468:	4620      	mov	r0, r4
 801946a:	4629      	mov	r1, r5
 801946c:	f7e7 fb24 	bl	8000ab8 <__aeabi_dcmpeq>
 8019470:	b160      	cbz	r0, 801948c <log+0x64>
 8019472:	f7ff f9f5 	bl	8018860 <__errno>
 8019476:	ed9f 8b0c 	vldr	d8, [pc, #48]	; 80194a8 <log+0x80>
 801947a:	2322      	movs	r3, #34	; 0x22
 801947c:	6003      	str	r3, [r0, #0]
 801947e:	eeb0 0a48 	vmov.f32	s0, s16
 8019482:	eef0 0a68 	vmov.f32	s1, s17
 8019486:	ecbd 8b02 	vpop	{d8}
 801948a:	bd38      	pop	{r3, r4, r5, pc}
 801948c:	f7ff f9e8 	bl	8018860 <__errno>
 8019490:	ecbd 8b02 	vpop	{d8}
 8019494:	2321      	movs	r3, #33	; 0x21
 8019496:	6003      	str	r3, [r0, #0]
 8019498:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801949c:	4805      	ldr	r0, [pc, #20]	; (80194b4 <log+0x8c>)
 801949e:	f000 b9c7 	b.w	8019830 <nan>
 80194a2:	bf00      	nop
 80194a4:	f3af 8000 	nop.w
 80194a8:	00000000 	.word	0x00000000
 80194ac:	fff00000 	.word	0xfff00000
 80194b0:	200000c0 	.word	0x200000c0
 80194b4:	0801cb19 	.word	0x0801cb19

080194b8 <__ieee754_log>:
 80194b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80194bc:	ec51 0b10 	vmov	r0, r1, d0
 80194c0:	ed2d 8b04 	vpush	{d8-d9}
 80194c4:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80194c8:	b083      	sub	sp, #12
 80194ca:	460d      	mov	r5, r1
 80194cc:	da29      	bge.n	8019522 <__ieee754_log+0x6a>
 80194ce:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80194d2:	4303      	orrs	r3, r0
 80194d4:	ee10 2a10 	vmov	r2, s0
 80194d8:	d10c      	bne.n	80194f4 <__ieee754_log+0x3c>
 80194da:	49cf      	ldr	r1, [pc, #828]	; (8019818 <__ieee754_log+0x360>)
 80194dc:	2200      	movs	r2, #0
 80194de:	2300      	movs	r3, #0
 80194e0:	2000      	movs	r0, #0
 80194e2:	f7e7 f9ab 	bl	800083c <__aeabi_ddiv>
 80194e6:	ec41 0b10 	vmov	d0, r0, r1
 80194ea:	b003      	add	sp, #12
 80194ec:	ecbd 8b04 	vpop	{d8-d9}
 80194f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80194f4:	2900      	cmp	r1, #0
 80194f6:	da05      	bge.n	8019504 <__ieee754_log+0x4c>
 80194f8:	460b      	mov	r3, r1
 80194fa:	f7e6 febd 	bl	8000278 <__aeabi_dsub>
 80194fe:	2200      	movs	r2, #0
 8019500:	2300      	movs	r3, #0
 8019502:	e7ee      	b.n	80194e2 <__ieee754_log+0x2a>
 8019504:	4bc5      	ldr	r3, [pc, #788]	; (801981c <__ieee754_log+0x364>)
 8019506:	2200      	movs	r2, #0
 8019508:	f7e7 f86e 	bl	80005e8 <__aeabi_dmul>
 801950c:	f06f 0335 	mvn.w	r3, #53	; 0x35
 8019510:	460d      	mov	r5, r1
 8019512:	4ac3      	ldr	r2, [pc, #780]	; (8019820 <__ieee754_log+0x368>)
 8019514:	4295      	cmp	r5, r2
 8019516:	dd06      	ble.n	8019526 <__ieee754_log+0x6e>
 8019518:	4602      	mov	r2, r0
 801951a:	460b      	mov	r3, r1
 801951c:	f7e6 feae 	bl	800027c <__adddf3>
 8019520:	e7e1      	b.n	80194e6 <__ieee754_log+0x2e>
 8019522:	2300      	movs	r3, #0
 8019524:	e7f5      	b.n	8019512 <__ieee754_log+0x5a>
 8019526:	152c      	asrs	r4, r5, #20
 8019528:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 801952c:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8019530:	441c      	add	r4, r3
 8019532:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 8019536:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 801953a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 801953e:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 8019542:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 8019546:	ea42 0105 	orr.w	r1, r2, r5
 801954a:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 801954e:	2200      	movs	r2, #0
 8019550:	4bb4      	ldr	r3, [pc, #720]	; (8019824 <__ieee754_log+0x36c>)
 8019552:	f7e6 fe91 	bl	8000278 <__aeabi_dsub>
 8019556:	1cab      	adds	r3, r5, #2
 8019558:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801955c:	2b02      	cmp	r3, #2
 801955e:	4682      	mov	sl, r0
 8019560:	468b      	mov	fp, r1
 8019562:	f04f 0200 	mov.w	r2, #0
 8019566:	dc53      	bgt.n	8019610 <__ieee754_log+0x158>
 8019568:	2300      	movs	r3, #0
 801956a:	f7e7 faa5 	bl	8000ab8 <__aeabi_dcmpeq>
 801956e:	b1d0      	cbz	r0, 80195a6 <__ieee754_log+0xee>
 8019570:	2c00      	cmp	r4, #0
 8019572:	f000 8122 	beq.w	80197ba <__ieee754_log+0x302>
 8019576:	4620      	mov	r0, r4
 8019578:	f7e6 ffcc 	bl	8000514 <__aeabi_i2d>
 801957c:	a390      	add	r3, pc, #576	; (adr r3, 80197c0 <__ieee754_log+0x308>)
 801957e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019582:	4606      	mov	r6, r0
 8019584:	460f      	mov	r7, r1
 8019586:	f7e7 f82f 	bl	80005e8 <__aeabi_dmul>
 801958a:	a38f      	add	r3, pc, #572	; (adr r3, 80197c8 <__ieee754_log+0x310>)
 801958c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019590:	4604      	mov	r4, r0
 8019592:	460d      	mov	r5, r1
 8019594:	4630      	mov	r0, r6
 8019596:	4639      	mov	r1, r7
 8019598:	f7e7 f826 	bl	80005e8 <__aeabi_dmul>
 801959c:	4602      	mov	r2, r0
 801959e:	460b      	mov	r3, r1
 80195a0:	4620      	mov	r0, r4
 80195a2:	4629      	mov	r1, r5
 80195a4:	e7ba      	b.n	801951c <__ieee754_log+0x64>
 80195a6:	a38a      	add	r3, pc, #552	; (adr r3, 80197d0 <__ieee754_log+0x318>)
 80195a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80195ac:	4650      	mov	r0, sl
 80195ae:	4659      	mov	r1, fp
 80195b0:	f7e7 f81a 	bl	80005e8 <__aeabi_dmul>
 80195b4:	4602      	mov	r2, r0
 80195b6:	460b      	mov	r3, r1
 80195b8:	2000      	movs	r0, #0
 80195ba:	499b      	ldr	r1, [pc, #620]	; (8019828 <__ieee754_log+0x370>)
 80195bc:	f7e6 fe5c 	bl	8000278 <__aeabi_dsub>
 80195c0:	4652      	mov	r2, sl
 80195c2:	4606      	mov	r6, r0
 80195c4:	460f      	mov	r7, r1
 80195c6:	465b      	mov	r3, fp
 80195c8:	4650      	mov	r0, sl
 80195ca:	4659      	mov	r1, fp
 80195cc:	f7e7 f80c 	bl	80005e8 <__aeabi_dmul>
 80195d0:	4602      	mov	r2, r0
 80195d2:	460b      	mov	r3, r1
 80195d4:	4630      	mov	r0, r6
 80195d6:	4639      	mov	r1, r7
 80195d8:	f7e7 f806 	bl	80005e8 <__aeabi_dmul>
 80195dc:	4606      	mov	r6, r0
 80195de:	460f      	mov	r7, r1
 80195e0:	b914      	cbnz	r4, 80195e8 <__ieee754_log+0x130>
 80195e2:	4632      	mov	r2, r6
 80195e4:	463b      	mov	r3, r7
 80195e6:	e0a2      	b.n	801972e <__ieee754_log+0x276>
 80195e8:	4620      	mov	r0, r4
 80195ea:	f7e6 ff93 	bl	8000514 <__aeabi_i2d>
 80195ee:	a374      	add	r3, pc, #464	; (adr r3, 80197c0 <__ieee754_log+0x308>)
 80195f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80195f4:	4680      	mov	r8, r0
 80195f6:	4689      	mov	r9, r1
 80195f8:	f7e6 fff6 	bl	80005e8 <__aeabi_dmul>
 80195fc:	a372      	add	r3, pc, #456	; (adr r3, 80197c8 <__ieee754_log+0x310>)
 80195fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019602:	4604      	mov	r4, r0
 8019604:	460d      	mov	r5, r1
 8019606:	4640      	mov	r0, r8
 8019608:	4649      	mov	r1, r9
 801960a:	f7e6 ffed 	bl	80005e8 <__aeabi_dmul>
 801960e:	e0a7      	b.n	8019760 <__ieee754_log+0x2a8>
 8019610:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8019614:	f7e6 fe32 	bl	800027c <__adddf3>
 8019618:	4602      	mov	r2, r0
 801961a:	460b      	mov	r3, r1
 801961c:	4650      	mov	r0, sl
 801961e:	4659      	mov	r1, fp
 8019620:	f7e7 f90c 	bl	800083c <__aeabi_ddiv>
 8019624:	ec41 0b18 	vmov	d8, r0, r1
 8019628:	4620      	mov	r0, r4
 801962a:	f7e6 ff73 	bl	8000514 <__aeabi_i2d>
 801962e:	ec53 2b18 	vmov	r2, r3, d8
 8019632:	ec41 0b19 	vmov	d9, r0, r1
 8019636:	ec51 0b18 	vmov	r0, r1, d8
 801963a:	f7e6 ffd5 	bl	80005e8 <__aeabi_dmul>
 801963e:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 8019642:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 8019646:	9301      	str	r3, [sp, #4]
 8019648:	4602      	mov	r2, r0
 801964a:	460b      	mov	r3, r1
 801964c:	4680      	mov	r8, r0
 801964e:	4689      	mov	r9, r1
 8019650:	f7e6 ffca 	bl	80005e8 <__aeabi_dmul>
 8019654:	a360      	add	r3, pc, #384	; (adr r3, 80197d8 <__ieee754_log+0x320>)
 8019656:	e9d3 2300 	ldrd	r2, r3, [r3]
 801965a:	4606      	mov	r6, r0
 801965c:	460f      	mov	r7, r1
 801965e:	f7e6 ffc3 	bl	80005e8 <__aeabi_dmul>
 8019662:	a35f      	add	r3, pc, #380	; (adr r3, 80197e0 <__ieee754_log+0x328>)
 8019664:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019668:	f7e6 fe08 	bl	800027c <__adddf3>
 801966c:	4632      	mov	r2, r6
 801966e:	463b      	mov	r3, r7
 8019670:	f7e6 ffba 	bl	80005e8 <__aeabi_dmul>
 8019674:	a35c      	add	r3, pc, #368	; (adr r3, 80197e8 <__ieee754_log+0x330>)
 8019676:	e9d3 2300 	ldrd	r2, r3, [r3]
 801967a:	f7e6 fdff 	bl	800027c <__adddf3>
 801967e:	4632      	mov	r2, r6
 8019680:	463b      	mov	r3, r7
 8019682:	f7e6 ffb1 	bl	80005e8 <__aeabi_dmul>
 8019686:	a35a      	add	r3, pc, #360	; (adr r3, 80197f0 <__ieee754_log+0x338>)
 8019688:	e9d3 2300 	ldrd	r2, r3, [r3]
 801968c:	f7e6 fdf6 	bl	800027c <__adddf3>
 8019690:	4642      	mov	r2, r8
 8019692:	464b      	mov	r3, r9
 8019694:	f7e6 ffa8 	bl	80005e8 <__aeabi_dmul>
 8019698:	a357      	add	r3, pc, #348	; (adr r3, 80197f8 <__ieee754_log+0x340>)
 801969a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801969e:	4680      	mov	r8, r0
 80196a0:	4689      	mov	r9, r1
 80196a2:	4630      	mov	r0, r6
 80196a4:	4639      	mov	r1, r7
 80196a6:	f7e6 ff9f 	bl	80005e8 <__aeabi_dmul>
 80196aa:	a355      	add	r3, pc, #340	; (adr r3, 8019800 <__ieee754_log+0x348>)
 80196ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80196b0:	f7e6 fde4 	bl	800027c <__adddf3>
 80196b4:	4632      	mov	r2, r6
 80196b6:	463b      	mov	r3, r7
 80196b8:	f7e6 ff96 	bl	80005e8 <__aeabi_dmul>
 80196bc:	a352      	add	r3, pc, #328	; (adr r3, 8019808 <__ieee754_log+0x350>)
 80196be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80196c2:	f7e6 fddb 	bl	800027c <__adddf3>
 80196c6:	4632      	mov	r2, r6
 80196c8:	463b      	mov	r3, r7
 80196ca:	f7e6 ff8d 	bl	80005e8 <__aeabi_dmul>
 80196ce:	460b      	mov	r3, r1
 80196d0:	4602      	mov	r2, r0
 80196d2:	4649      	mov	r1, r9
 80196d4:	4640      	mov	r0, r8
 80196d6:	f7e6 fdd1 	bl	800027c <__adddf3>
 80196da:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 80196de:	9b01      	ldr	r3, [sp, #4]
 80196e0:	3551      	adds	r5, #81	; 0x51
 80196e2:	431d      	orrs	r5, r3
 80196e4:	2d00      	cmp	r5, #0
 80196e6:	4680      	mov	r8, r0
 80196e8:	4689      	mov	r9, r1
 80196ea:	dd48      	ble.n	801977e <__ieee754_log+0x2c6>
 80196ec:	4b4e      	ldr	r3, [pc, #312]	; (8019828 <__ieee754_log+0x370>)
 80196ee:	2200      	movs	r2, #0
 80196f0:	4650      	mov	r0, sl
 80196f2:	4659      	mov	r1, fp
 80196f4:	f7e6 ff78 	bl	80005e8 <__aeabi_dmul>
 80196f8:	4652      	mov	r2, sl
 80196fa:	465b      	mov	r3, fp
 80196fc:	f7e6 ff74 	bl	80005e8 <__aeabi_dmul>
 8019700:	4602      	mov	r2, r0
 8019702:	460b      	mov	r3, r1
 8019704:	4606      	mov	r6, r0
 8019706:	460f      	mov	r7, r1
 8019708:	4640      	mov	r0, r8
 801970a:	4649      	mov	r1, r9
 801970c:	f7e6 fdb6 	bl	800027c <__adddf3>
 8019710:	ec53 2b18 	vmov	r2, r3, d8
 8019714:	f7e6 ff68 	bl	80005e8 <__aeabi_dmul>
 8019718:	4680      	mov	r8, r0
 801971a:	4689      	mov	r9, r1
 801971c:	b964      	cbnz	r4, 8019738 <__ieee754_log+0x280>
 801971e:	4602      	mov	r2, r0
 8019720:	460b      	mov	r3, r1
 8019722:	4630      	mov	r0, r6
 8019724:	4639      	mov	r1, r7
 8019726:	f7e6 fda7 	bl	8000278 <__aeabi_dsub>
 801972a:	4602      	mov	r2, r0
 801972c:	460b      	mov	r3, r1
 801972e:	4650      	mov	r0, sl
 8019730:	4659      	mov	r1, fp
 8019732:	f7e6 fda1 	bl	8000278 <__aeabi_dsub>
 8019736:	e6d6      	b.n	80194e6 <__ieee754_log+0x2e>
 8019738:	a321      	add	r3, pc, #132	; (adr r3, 80197c0 <__ieee754_log+0x308>)
 801973a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801973e:	ec51 0b19 	vmov	r0, r1, d9
 8019742:	f7e6 ff51 	bl	80005e8 <__aeabi_dmul>
 8019746:	a320      	add	r3, pc, #128	; (adr r3, 80197c8 <__ieee754_log+0x310>)
 8019748:	e9d3 2300 	ldrd	r2, r3, [r3]
 801974c:	4604      	mov	r4, r0
 801974e:	460d      	mov	r5, r1
 8019750:	ec51 0b19 	vmov	r0, r1, d9
 8019754:	f7e6 ff48 	bl	80005e8 <__aeabi_dmul>
 8019758:	4642      	mov	r2, r8
 801975a:	464b      	mov	r3, r9
 801975c:	f7e6 fd8e 	bl	800027c <__adddf3>
 8019760:	4602      	mov	r2, r0
 8019762:	460b      	mov	r3, r1
 8019764:	4630      	mov	r0, r6
 8019766:	4639      	mov	r1, r7
 8019768:	f7e6 fd86 	bl	8000278 <__aeabi_dsub>
 801976c:	4652      	mov	r2, sl
 801976e:	465b      	mov	r3, fp
 8019770:	f7e6 fd82 	bl	8000278 <__aeabi_dsub>
 8019774:	4602      	mov	r2, r0
 8019776:	460b      	mov	r3, r1
 8019778:	4620      	mov	r0, r4
 801977a:	4629      	mov	r1, r5
 801977c:	e7d9      	b.n	8019732 <__ieee754_log+0x27a>
 801977e:	4602      	mov	r2, r0
 8019780:	460b      	mov	r3, r1
 8019782:	4650      	mov	r0, sl
 8019784:	4659      	mov	r1, fp
 8019786:	f7e6 fd77 	bl	8000278 <__aeabi_dsub>
 801978a:	ec53 2b18 	vmov	r2, r3, d8
 801978e:	f7e6 ff2b 	bl	80005e8 <__aeabi_dmul>
 8019792:	4606      	mov	r6, r0
 8019794:	460f      	mov	r7, r1
 8019796:	2c00      	cmp	r4, #0
 8019798:	f43f af23 	beq.w	80195e2 <__ieee754_log+0x12a>
 801979c:	a308      	add	r3, pc, #32	; (adr r3, 80197c0 <__ieee754_log+0x308>)
 801979e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80197a2:	ec51 0b19 	vmov	r0, r1, d9
 80197a6:	f7e6 ff1f 	bl	80005e8 <__aeabi_dmul>
 80197aa:	a307      	add	r3, pc, #28	; (adr r3, 80197c8 <__ieee754_log+0x310>)
 80197ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80197b0:	4604      	mov	r4, r0
 80197b2:	460d      	mov	r5, r1
 80197b4:	ec51 0b19 	vmov	r0, r1, d9
 80197b8:	e727      	b.n	801960a <__ieee754_log+0x152>
 80197ba:	ed9f 0b15 	vldr	d0, [pc, #84]	; 8019810 <__ieee754_log+0x358>
 80197be:	e694      	b.n	80194ea <__ieee754_log+0x32>
 80197c0:	fee00000 	.word	0xfee00000
 80197c4:	3fe62e42 	.word	0x3fe62e42
 80197c8:	35793c76 	.word	0x35793c76
 80197cc:	3dea39ef 	.word	0x3dea39ef
 80197d0:	55555555 	.word	0x55555555
 80197d4:	3fd55555 	.word	0x3fd55555
 80197d8:	df3e5244 	.word	0xdf3e5244
 80197dc:	3fc2f112 	.word	0x3fc2f112
 80197e0:	96cb03de 	.word	0x96cb03de
 80197e4:	3fc74664 	.word	0x3fc74664
 80197e8:	94229359 	.word	0x94229359
 80197ec:	3fd24924 	.word	0x3fd24924
 80197f0:	55555593 	.word	0x55555593
 80197f4:	3fe55555 	.word	0x3fe55555
 80197f8:	d078c69f 	.word	0xd078c69f
 80197fc:	3fc39a09 	.word	0x3fc39a09
 8019800:	1d8e78af 	.word	0x1d8e78af
 8019804:	3fcc71c5 	.word	0x3fcc71c5
 8019808:	9997fa04 	.word	0x9997fa04
 801980c:	3fd99999 	.word	0x3fd99999
	...
 8019818:	c3500000 	.word	0xc3500000
 801981c:	43500000 	.word	0x43500000
 8019820:	7fefffff 	.word	0x7fefffff
 8019824:	3ff00000 	.word	0x3ff00000
 8019828:	3fe00000 	.word	0x3fe00000
 801982c:	00000000 	.word	0x00000000

08019830 <nan>:
 8019830:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8019838 <nan+0x8>
 8019834:	4770      	bx	lr
 8019836:	bf00      	nop
 8019838:	00000000 	.word	0x00000000
 801983c:	7ff80000 	.word	0x7ff80000

08019840 <_init>:
 8019840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019842:	bf00      	nop
 8019844:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019846:	bc08      	pop	{r3}
 8019848:	469e      	mov	lr, r3
 801984a:	4770      	bx	lr

0801984c <_fini>:
 801984c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801984e:	bf00      	nop
 8019850:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019852:	bc08      	pop	{r3}
 8019854:	469e      	mov	lr, r3
 8019856:	4770      	bx	lr
