{
    "DESIGN_NAME": "team_02",
    "DESIGN_IS_CORE": 0,
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/wb_wrapper.vh",
        "dir::../../verilog/rtl/team_projects/team_02/team_02.sv",
        "dir::../../verilog/rtl/team_projects/team_02/src/t02_top.sv",
        "dir::../../verilog/rtl/team_projects/team_02/src/t02_ball_balancer_pid_x.sv",
        "dir::../../verilog/rtl/team_projects/team_02/src/t02_ball_balancer_pid_y.sv",
        "dir::../../verilog/rtl/team_projects/team_02/src/t02_clk_div1kHz.sv",
        "dir::../../verilog/rtl/team_projects/team_02/src/t02_complementary_filter.sv",
        "dir::../../verilog/rtl/team_projects/team_02/src/t02_edge_detector.sv",
        "dir::../../verilog/rtl/team_projects/team_02/src/t02_filter_IR.sv",
        "dir::../../verilog/rtl/team_projects/team_02/src/t02_imu_addr.sv",
        "dir::../../verilog/rtl/team_projects/team_02/src/t02_lcd_decoder.sv",
        "dir::../../verilog/rtl/team_projects/team_02/src/t02_microstepping.sv",
        "dir::../../verilog/rtl/team_projects/team_02/src/t02_pid_controller.sv",
        "dir::../../verilog/rtl/team_projects/team_02/src/t02_q8_8_to_ascii",
        "dir::../../verilog/rtl/team_projects/team_02/src/t02_sensor_decoder.sv",
        "dir::../../verilog/rtl/team_projects/team_02/src/t02_servo_pwm.sv",
        "dir::../../verilog/rtl/team_projects/team_02/src/t02_setpoint_control.sv",
        "dir::../../verilog/rtl/team_projects/team_02/src/t02_1602_spi.sv",
        "dir::../../verilog/rtl/team_projects/team_02/src/t02_driver_1602.sv"
    ],
    "CLOCK_PERIOD": 100,
    "CLOCK_PORT": "clk",
    "PL_TARGET_DENSITY": 0.65,
    "RUN_HEURISTIC_DIODE_INSERTION": true,
    "VDD_NETS": "vccd1",
    "GND_NETS": "vssd1",
    "FP_PDN_CORE_RING": 0,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 200 200",
    "pdk::sky130*": {
        "FP_CORE_UTIL": 20,
        "RT_MAX_LAYER": "met4",
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 100
        },
        "scl::sky130_fd_sc_hdll": {
            "CLOCK_PERIOD": 10
        },
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 8
        },
        "scl::sky130_fd_sc_ls": {
            "CLOCK_PERIOD": 10,
            "SYNTH_MAX_FANOUT": 5
        },
        "scl::sky130_fd_sc_ms": {
            "CLOCK_PERIOD": 10
        }
    },
    "pdk::gf180mcu*": {
        "CLOCK_PERIOD": 24.0,
        "FP_CORE_UTIL": 30,
        "RT_MAX_LAYER": "Metal4",
        "SYNTH_MAX_FANOUT": 4,
        "PL_TARGET_DENSITY": 0.5
    }
}