Checking out license 'RTL_Compiler_RD'......   (0 seconds elapsed)
Checking out license 'RTL_Compiler_Ultra'......   (1 seconds elapsed)
                           Cadence RTL Compiler (RC)
                    Version v05.10-b006_1, built May 13 2005
                      This program is the confidential and
                     proprietary property of Cadence, Inc.


  Setting attribute of message 'VLOGPT-35': 'max_print' = 1
  Setting attribute of root '/': 'library' = ../../library/GSCLib_3.0.lib
  Elaborating top-level block 's1423_bench' from file '../rtl/s1423.v'.
  Done elaborating 's1423_bench'.
Mapping s1423_bench to gates.
 
Global mapping status
=====================
                         Worst  
                 Total    Neg   
Operation         Area   Slack  Worst Path
-------------------------------------------------------------------------------
 global_map      27239   -2472  G90_reg/CK --> G70_reg/D
 area_map        26591   -2437  G90_reg/CK --> G70_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay      26591   -2437         0 G90_reg/CK --> G70_reg/D
 incr_delay      27286   -2171         0 G90_reg/CK --> G70_reg/D
 incr_delay      27406   -2158         0 G90_reg/CK --> G70_reg/D

  Done mapping s1423_bench
  Synthesis succeeded.
  Incrementally optimizing s1423_bench

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay      27406   -2158         0 G90_reg/CK --> G70_reg/D
 incr_delay      28833   -1696         0 G90_reg/CK --> G77_reg/D
 incr_delay      29670   -1548         0 G64_reg/CK --> G69_reg/D
 incr_delay      30009   -1516         0 G64_reg/CK --> G50_reg/D
 incr_delay      30286   -1488         0 G64_reg/CK --> G60_reg/D
 incr_delay      30506   -1461         0 G90_reg/CK --> G61_reg/D
 incr_delay      30506   -1461         0 G64_reg/CK --> G53_reg/D
 incr_delay      30537   -1458         0 G64_reg/CK --> G53_reg/D
 init_drc        30537   -1458         0 G64_reg/CK --> G53_reg/D
 init_area       30537   -1458         0 G64_reg/CK --> G53_reg/D
 rem_buf         29790   -1458         0 G64_reg/CK --> G53_reg/D
 rem_inv         28922   -1458         0 G64_reg/CK --> G53_reg/D
 merge_bi        28232   -1458         0 G90_reg/CK --> G53_reg/D
 glob_area       28169   -1458         0 G64_reg/CK --> G53_reg/D
 area_down       28164   -1458         0 G64_reg/CK --> G53_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay      28164   -1458         0 G64_reg/CK --> G53_reg/D
 init_drc        28164   -1458         0 G64_reg/CK --> G53_reg/D
 init_area       28164   -1458         0 G64_reg/CK --> G53_reg/D
 rem_buf         28112   -1458         0 G64_reg/CK --> G53_reg/D
 rem_inv         28091   -1458         0 G64_reg/CK --> G53_reg/D
 merge_bi        28049   -1458         0 G64_reg/CK --> G53_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay      28049   -1458         0 G64_reg/CK --> G53_reg/D
 init_area       28049   -1458         0 G64_reg/CK --> G53_reg/D

  Done mapping s1423_bench
  Synthesis succeeded.
============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  03:07:26 PM
  Module:                 s1423_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

    Pin             Type    Fanout  Load  Slew   Delay   Arrival
                                    (fF)  (ps)    (ps)    (ps)
--------------------------------------------------------------------
(clock clock)       launch                                    0 R
G64_reg/CK                                    0               0 R
G64_reg/Q           DFFSRX1      3   20.4    60    +110     110 F
g3833/A                                              +0     110  
g3833/Y             INVX1        1    6.3    29     +32     141 R
g11/B                                                +0     141  
g11/Y               MX2X1        1   12.6    40     +85     226 R
g3447/A                                              +0     226  
g3447/Y             NAND2X2      2   18.9    45     +45     272 F
g3208_dup/A                                          +0     272  
g3208_dup/Y         NAND2X1      1    9.2    43     +35     307 R
g19/A0                                               +0     307  
g19/Y               OAI21X1      3   20.6    94     +74     381 F
g4032/B                                              +0     381  
g4032/Y             NAND2X1      2   12.6    57     +56     437 R
g2824/A                                              +0     437  
g2824/Y             INVX1        1    6.3    27     +26     463 F
g3194/A                                              +0     463  
g3194/Y             NAND2X1      1    6.3    36     +26     490 R
g3200/A                                              +0     490  
g3200/Y             NAND2X1      1    7.9    39     +40     529 F
g3199/A0                                             +0     529  
g3199/Y             AOI21X1      1    9.2    57     +50     579 R
g3524/A0                                             +0     579  
g3524/Y             OAI21X1      2   18.8    89     +72     651 F
g3812/A                                              +0     651  
g3812/Y             NAND2X2      2   20.5    48     +45     696 R
g3855/A0                                             +0     696  
g3855/Y             AOI21X1      2   14.3    77     +75     771 F
g3972/B                                              +0     771  
g3972/Y             NOR2X1       2   16.0    72     +64     834 R
g4027/B                                              +0     834  
g4027/Y             NOR2X1       1    9.2    42     +39     874 F
g4026/A0                                             +0     874  
g4026/Y             OAI21X1      1   12.5    68     +54     928 R
g4024/B                                              +0     928  
g4024/Y             NAND2X2      1   12.6    40     +41     969 F
g3942/A                                              +0     969  
g3942/Y             NAND2X2      3   18.9    43     +34    1002 R
g3966/A                                              +0    1002  
g3966/Y             NAND2X1      1   12.6    52     +51    1053 F
g3965/A                                              +0    1053  
g3965/Y             NAND2X2      3   22.1    45     +39    1092 R
g3745/B                                              +0    1092  
g3745/Y             AND2X1       4   26.9    68     +92    1185 R
g3744/B                                              +0    1185  
g3744/Y             NAND2X1      1    9.2    48     +46    1230 F
g3743/A0                                             +0    1230  
g3743/Y             OAI21X1      1   18.7    84     +65    1295 R
G53_reg/D           DFFSRX1                          +0    1295  
G53_reg/CK          setup                     0    +163    1458 R
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)       capture                                   0 R
--------------------------------------------------------------------
Timing slack :   -1458ps (TIMING VIOLATION)
Start-point  : G64_reg/CK
End-point    : G53_reg/D

============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  03:07:26 PM
  Module:                 s1423_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

                              
  Gate   Instances    Area     Library  
----------------------------------------
AND2X1          27    846.801    gsclib 
AOI21X1         41   1285.883    gsclib 
AOI22X1          9    376.362    gsclib 
BUFX1            1     31.363    gsclib 
CLKBUFX1         9    235.224    gsclib 
CLKBUFX2         1     31.363    gsclib 
CLKBUFX3         1     31.363    gsclib 
DFFSRX1         74  11991.182    gsclib 
INVX1          115   2404.535    gsclib 
INVX2            6    156.816    gsclib 
MX2X1           20   1254.520    gsclib 
NAND2X1        122   3188.592    gsclib 
NAND2X2         11    402.490    gsclib 
NAND3X1         21    768.390    gsclib 
NAND4X1          9    376.362    gsclib 
NOR2X1          78   2038.608    gsclib 
OAI21X1         19    794.542    gsclib 
OAI33X1          2    167.270    gsclib 
OR2X1           27    846.801    gsclib 
OR4X1            1     73.181    gsclib 
XOR2X1          13    747.487    gsclib 
----------------------------------------
total          607  28049.135           

                                      
   Type    Instances    Area   Area % 
--------------------------------------
sequential        74 11991.182   42.8 
inverter         121  2561.351    9.1 
buffer            12   329.313    1.2 
logic            400 13167.289   46.9 
--------------------------------------
total            607 28049.135  100.0 

Normal exit.
