# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Nano_Lab.srcs/sources_1/new/3_bit_adder.vhd" \
"../../../../Nano_Lab.srcs/sources_1/new/8_way_4_bit_Mux.vhd" \
"../../../../Nano_Lab.srcs/sources_1/new/Add_Sub_RCA.vhd" \
"../../../../Nano_Lab.srcs/sources_1/new/D_Flip_Flop.vhd" \
"../../../../Nano_Lab.srcs/sources_1/imports/new/Decoder_2_to_4.vhd" \
"../../../../Nano_Lab.srcs/sources_1/imports/new/Decoder_3_to_8.vhd" \
"../../../../Nano_Lab.srcs/sources_1/imports/new/FA.vhd" \
"../../../../Nano_Lab.srcs/sources_1/imports/new/HA.vhd" \
"../../../../Nano_Lab.srcs/sources_1/new/Instruction_Decoder.vhd" \
"../../../../Nano_Lab.srcs/sources_1/new/Mux_2_to_1.vhd" \
"../../../../Nano_Lab.srcs/sources_1/new/Mux_2_to_1_3bit.vhd" \
"../../../../Nano_Lab.srcs/sources_1/new/Mux_2_to_1_4bit.vhd" \
"../../../../Nano_Lab.srcs/sources_1/imports/new/Mux_8_to_1.vhd" \
"../../../../Nano_Lab.srcs/sources_1/new/Nano_Processor.vhd" \
"../../../../Nano_Lab.srcs/sources_1/new/Program_Counter_3bit.vhd" \
"../../../../Nano_Lab.srcs/sources_1/new/ROM.vhd" \
"../../../../Nano_Lab.srcs/sources_1/new/Register.vhd" \
"../../../../Nano_Lab.srcs/sources_1/new/Register_Bank_8.vhd" \
"../../../../Nano_Lab.srcs/sim_1/new/Nano_Processor_TB.vhd" \

# Do not sort compile order
nosort
