Analysis & Synthesis report for main_cpu_multicycle
Sat May 03 22:58:25 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for ring_buffer:DMEM|altsyncram:ram_rtl_0|altsyncram_87g1:auto_generated
 16. Source assignments for ring_buffer:IMEM|altsyncram:ram_rtl_0|altsyncram_87g1:auto_generated
 17. Parameter Settings for User Entity Instance: Top-level Entity: |proc
 18. Parameter Settings for User Entity Instance: ring_buffer:IMEM
 19. Parameter Settings for User Entity Instance: ring_buffer:DMEM
 20. Parameter Settings for Inferred Entity Instance: ring_buffer:DMEM|altsyncram:ram_rtl_0
 21. Parameter Settings for Inferred Entity Instance: ring_buffer:IMEM|altsyncram:ram_rtl_0
 22. Parameter Settings for Inferred Entity Instance: datapath:Datapath_inst|ALU:ALU_inst|lpm_mult:Mult0
 23. altsyncram Parameter Settings by Entity Instance
 24. lpm_mult Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "datapath:Datapath_inst|TR3:TR3_inst"
 26. Port Connectivity Checks: "datapath:Datapath_inst|ALU:ALU_inst"
 27. Port Connectivity Checks: "datapath:Datapath_inst"
 28. Port Connectivity Checks: "ring_buffer:DMEM"
 29. Port Connectivity Checks: "ring_buffer:IMEM"
 30. Port Connectivity Checks: "PC_Component:PC_inst"
 31. Post-Synthesis Netlist Statistics for Top Partition
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat May 03 22:58:25 2025       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; main_cpu_multicycle                         ;
; Top-level Entity Name              ; proc                                        ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 667                                         ;
;     Total combinational functions  ; 471                                         ;
;     Dedicated logic registers      ; 327                                         ;
; Total registers                    ; 327                                         ;
; Total pins                         ; 37                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,024                                       ;
; Embedded Multiplier 9-bit elements ; 2                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                               ;
+------------------------------------------------------------------+--------------------+---------------------+
; Option                                                           ; Setting            ; Default Value       ;
+------------------------------------------------------------------+--------------------+---------------------+
; Device                                                           ; 10M08DAF484C8G     ;                     ;
; Top-level entity name                                            ; proc               ; main_cpu_multicycle ;
; Family name                                                      ; MAX 10             ; Cyclone V           ;
; Use smart compilation                                            ; Off                ; Off                 ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                  ;
; Enable compact report table                                      ; Off                ; Off                 ;
; Restructure Multiplexers                                         ; Auto               ; Auto                ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                 ;
; Preserve fewer node names                                        ; On                 ; On                  ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable              ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001        ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993           ;
; State Machine Processing                                         ; Auto               ; Auto                ;
; Safe State Machine                                               ; Off                ; Off                 ;
; Extract Verilog State Machines                                   ; On                 ; On                  ;
; Extract VHDL State Machines                                      ; On                 ; On                  ;
; Ignore Verilog initial constructs                                ; Off                ; Off                 ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000                ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                  ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                  ;
; Parallel Synthesis                                               ; On                 ; On                  ;
; DSP Block Balancing                                              ; Auto               ; Auto                ;
; NOT Gate Push-Back                                               ; On                 ; On                  ;
; Power-Up Don't Care                                              ; On                 ; On                  ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                 ;
; Remove Duplicate Registers                                       ; On                 ; On                  ;
; Ignore CARRY Buffers                                             ; Off                ; Off                 ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                 ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                 ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                 ;
; Ignore LCELL Buffers                                             ; Off                ; Off                 ;
; Ignore SOFT Buffers                                              ; On                 ; On                  ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                 ;
; Optimization Technique                                           ; Balanced           ; Balanced            ;
; Carry Chain Length                                               ; 70                 ; 70                  ;
; Auto Carry Chains                                                ; On                 ; On                  ;
; Auto Open-Drain Pins                                             ; On                 ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                 ;
; Auto ROM Replacement                                             ; On                 ; On                  ;
; Auto RAM Replacement                                             ; On                 ; On                  ;
; Auto DSP Block Replacement                                       ; On                 ; On                  ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto                ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto                ;
; Auto Clock Enable Replacement                                    ; On                 ; On                  ;
; Strict RAM Replacement                                           ; Off                ; Off                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                  ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                 ;
; Auto RAM Block Balancing                                         ; On                 ; On                  ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                 ;
; Auto Resource Sharing                                            ; Off                ; Off                 ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                 ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                 ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                 ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                  ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                 ;
; Timing-Driven Synthesis                                          ; On                 ; On                  ;
; Report Parameter Settings                                        ; On                 ; On                  ;
; Report Source Assignments                                        ; On                 ; On                  ;
; Report Connectivity Checks                                       ; On                 ; On                  ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                 ;
; Synchronization Register Chain Length                            ; 2                  ; 2                   ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation  ;
; HDL message level                                                ; Level2             ; Level2              ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                 ;
; Clock MUX Protection                                             ; On                 ; On                  ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                 ;
; Block Design Naming                                              ; Auto               ; Auto                ;
; SDC constraint protection                                        ; Off                ; Off                 ;
; Synthesis Effort                                                 ; Auto               ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                  ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium              ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto                ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                  ;
+------------------------------------------------------------------+--------------------+---------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                          ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                      ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+---------+
; mux2.vhd                         ; yes             ; User VHDL File               ; C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/mux2.vhd               ;         ;
; SE9.vhd                          ; yes             ; User VHDL File               ; C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/SE9.vhd                ;         ;
; SE6.vhd                          ; yes             ; User VHDL File               ; C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/SE6.vhd                ;         ;
; ring_buffer.vhd                  ; yes             ; User VHDL File               ; C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/ring_buffer.vhd        ;         ;
; proc.vhd                         ; yes             ; User VHDL File               ; C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/proc.vhd               ;         ;
; ALU.vhd                          ; yes             ; User VHDL File               ; C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/ALU.vhd                ;         ;
; datapath.vhd                     ; yes             ; User VHDL File               ; C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/datapath.vhd           ;         ;
; Register_File.vhd                ; yes             ; User VHDL File               ; C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/Register_File.vhd      ;         ;
; TR1.vhd                          ; yes             ; User VHDL File               ; C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/TR1.vhd                ;         ;
; TR2.vhd                          ; yes             ; User VHDL File               ; C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/TR2.vhd                ;         ;
; TR3.vhd                          ; yes             ; User VHDL File               ; C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/TR3.vhd                ;         ;
; TR4.vhd                          ; yes             ; User VHDL File               ; C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/TR4.vhd                ;         ;
; mux4.vhd                         ; yes             ; User VHDL File               ; C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/mux4.vhd               ;         ;
; mux2x1_3bit.vhd                  ; yes             ; User VHDL File               ; C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/mux2x1_3bit.vhd        ;         ;
; PC_Component.vhd                 ; yes             ; User VHDL File               ; C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/PC_Component.vhd       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                             ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                      ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                             ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                             ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                              ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                 ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                 ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                               ;         ;
; db/altsyncram_87g1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/db/altsyncram_87g1.tdf ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                               ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                            ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                                               ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                               ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                               ;         ;
; db/mult_pgs.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/db/mult_pgs.tdf        ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 667       ;
;                                             ;           ;
; Total combinational functions               ; 471       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 250       ;
;     -- 3 input functions                    ; 144       ;
;     -- <=2 input functions                  ; 77        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 403       ;
;     -- arithmetic mode                      ; 68        ;
;                                             ;           ;
; Total registers                             ; 327       ;
;     -- Dedicated logic registers            ; 327       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 37        ;
; Total memory bits                           ; 1024      ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 2         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 359       ;
; Total fan-out                               ; 2932      ;
; Average fan-out                             ; 3.24      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                              ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------+-----------------+--------------+
; |proc                                     ; 471 (32)            ; 327 (52)                  ; 1024        ; 0          ; 2            ; 0       ; 1         ; 37   ; 0            ; 0          ; |proc                                                                            ; proc            ; work         ;
;    |datapath:Datapath_inst|               ; 390 (0)             ; 253 (0)                   ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |proc|datapath:Datapath_inst                                                     ; datapath        ; work         ;
;       |ALU:ALU_inst|                      ; 158 (158)           ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |proc|datapath:Datapath_inst|ALU:ALU_inst                                        ; ALU             ; work         ;
;          |lpm_mult:Mult0|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |proc|datapath:Datapath_inst|ALU:ALU_inst|lpm_mult:Mult0                         ; lpm_mult        ; work         ;
;             |mult_pgs:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |proc|datapath:Datapath_inst|ALU:ALU_inst|lpm_mult:Mult0|mult_pgs:auto_generated ; mult_pgs        ; work         ;
;       |Register_File:Register_File_inst|  ; 108 (108)           ; 128 (128)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc|datapath:Datapath_inst|Register_File:Register_File_inst                    ; Register_File   ; work         ;
;       |TR1:TR1_inst|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc|datapath:Datapath_inst|TR1:TR1_inst                                        ; TR1             ; work         ;
;       |TR2:TR2_inst|                      ; 8 (8)               ; 39 (39)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc|datapath:Datapath_inst|TR2:TR2_inst                                        ; TR2             ; work         ;
;       |TR3:TR3_inst|                      ; 13 (13)             ; 35 (35)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc|datapath:Datapath_inst|TR3:TR3_inst                                        ; TR3             ; work         ;
;       |TR4:TR4_inst|                      ; 0 (0)               ; 35 (35)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc|datapath:Datapath_inst|TR4:TR4_inst                                        ; TR4             ; work         ;
;       |mux2:mux2_inst|                    ; 16 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc|datapath:Datapath_inst|mux2:mux2_inst                                      ; mux2            ; work         ;
;       |mux2x1_3bit:mux_jri_inst|          ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc|datapath:Datapath_inst|mux2x1_3bit:mux_jri_inst                            ; mux2x1_3bit     ; work         ;
;       |mux4:alu_mux|                      ; 84 (84)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc|datapath:Datapath_inst|mux4:alu_mux                                        ; mux4            ; work         ;
;    |ring_buffer:DMEM|                     ; 24 (24)             ; 11 (11)                   ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc|ring_buffer:DMEM                                                           ; ring_buffer     ; work         ;
;       |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc|ring_buffer:DMEM|altsyncram:ram_rtl_0                                      ; altsyncram      ; work         ;
;          |altsyncram_87g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc|ring_buffer:DMEM|altsyncram:ram_rtl_0|altsyncram_87g1:auto_generated       ; altsyncram_87g1 ; work         ;
;    |ring_buffer:IMEM|                     ; 25 (25)             ; 11 (11)                   ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc|ring_buffer:IMEM                                                           ; ring_buffer     ; work         ;
;       |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc|ring_buffer:IMEM|altsyncram:ram_rtl_0                                      ; altsyncram      ; work         ;
;          |altsyncram_87g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proc|ring_buffer:IMEM|altsyncram:ram_rtl_0|altsyncram_87g1:auto_generated       ; altsyncram_87g1 ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                    ;
+---------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; ring_buffer:DMEM|altsyncram:ram_rtl_0|altsyncram_87g1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 16           ; 32           ; 16           ; 512  ; None ;
; ring_buffer:IMEM|altsyncram:ram_rtl_0|altsyncram_87g1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 16           ; 32           ; 16           ; 512  ; None ;
+---------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; stall_pipeline                        ; Stuck at GND due to stuck port data_in ;
; cpu_started                           ; Lost fanout                            ;
; Total Number of Removed Registers = 2 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 327   ;
; Number of registers using Synchronous Clear  ; 21    ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 44    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 164   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                       ;
+--------------------------------------------------------------------------+---------+
; Inverted Register                                                        ; Fan out ;
+--------------------------------------------------------------------------+---------+
; datapath:Datapath_inst|Register_File:Register_File_inst|registers[6][0]  ; 2       ;
; datapath:Datapath_inst|Register_File:Register_File_inst|registers[4][0]  ; 2       ;
; datapath:Datapath_inst|Register_File:Register_File_inst|registers[2][0]  ; 2       ;
; datapath:Datapath_inst|Register_File:Register_File_inst|registers[0][0]  ; 2       ;
; datapath:Datapath_inst|Register_File:Register_File_inst|registers[5][1]  ; 2       ;
; datapath:Datapath_inst|Register_File:Register_File_inst|registers[6][1]  ; 2       ;
; datapath:Datapath_inst|Register_File:Register_File_inst|registers[2][1]  ; 2       ;
; datapath:Datapath_inst|Register_File:Register_File_inst|registers[0][1]  ; 2       ;
; datapath:Datapath_inst|Register_File:Register_File_inst|registers[5][2]  ; 2       ;
; datapath:Datapath_inst|Register_File:Register_File_inst|registers[6][2]  ; 2       ;
; datapath:Datapath_inst|Register_File:Register_File_inst|registers[4][2]  ; 2       ;
; datapath:Datapath_inst|Register_File:Register_File_inst|registers[0][2]  ; 2       ;
; datapath:Datapath_inst|Register_File:Register_File_inst|registers[3][2]  ; 2       ;
; datapath:Datapath_inst|Register_File:Register_File_inst|registers[0][3]  ; 2       ;
; datapath:Datapath_inst|Register_File:Register_File_inst|registers[7][8]  ; 2       ;
; datapath:Datapath_inst|Register_File:Register_File_inst|registers[7][9]  ; 2       ;
; datapath:Datapath_inst|Register_File:Register_File_inst|registers[1][12] ; 2       ;
; datapath:Datapath_inst|Register_File:Register_File_inst|registers[1][13] ; 2       ;
; datapath:Datapath_inst|Register_File:Register_File_inst|registers[1][14] ; 2       ;
; datapath:Datapath_inst|Register_File:Register_File_inst|registers[1][15] ; 2       ;
; Total number of inverted registers = 20                                  ;         ;
+--------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                        ;
+---------------------------------+----------------------------+------+
; Register Name                   ; Megafunction               ; Type ;
+---------------------------------+----------------------------+------+
; ring_buffer:DMEM|rd_data[0..15] ; ring_buffer:DMEM|ram_rtl_0 ; RAM  ;
; ring_buffer:IMEM|rd_data[0..15] ; ring_buffer:IMEM|ram_rtl_0 ; RAM  ;
+---------------------------------+----------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |proc|if_stage_reg.instr[10]                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |proc|ring_buffer:DMEM|tail[4]                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |proc|ring_buffer:DMEM|head[0]                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |proc|ring_buffer:IMEM|tail[0]                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |proc|ring_buffer:IMEM|head[0]                               ;
; 17:1               ; 7 bits    ; 77 LEs        ; 28 LEs               ; 49 LEs                 ; Yes        ; |proc|datapath:Datapath_inst|TR3:TR3_inst|ALU_output_reg[5]  ;
; 18:1               ; 4 bits    ; 48 LEs        ; 20 LEs               ; 28 LEs                 ; Yes        ; |proc|datapath:Datapath_inst|TR3:TR3_inst|ALU_output_reg[10] ;
; 19:1               ; 2 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |proc|datapath:Datapath_inst|TR3:TR3_inst|ALU_output_reg[12] ;
; 20:1               ; 2 bits    ; 26 LEs        ; 12 LEs               ; 14 LEs                 ; Yes        ; |proc|datapath:Datapath_inst|TR3:TR3_inst|ALU_output_reg[15] ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |proc|datapath:Datapath_inst|TR2:TR2_inst|ALU_A_reg[3]       ;
; 10:1               ; 6 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |proc|datapath:Datapath_inst|TR2:TR2_inst|ALU_B_reg[5]       ;
; 10:1               ; 10 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |proc|datapath:Datapath_inst|TR2:TR2_inst|ALU_B_reg[9]       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for ring_buffer:DMEM|altsyncram:ram_rtl_0|altsyncram_87g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------+
; Assignment                      ; Value              ; From ; To                            ;
+---------------------------------+--------------------+------+-------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                             ;
+---------------------------------+--------------------+------+-------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for ring_buffer:IMEM|altsyncram:ram_rtl_0|altsyncram_87g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------+
; Assignment                      ; Value              ; From ; To                            ;
+---------------------------------+--------------------+------+-------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                             ;
+---------------------------------+--------------------+------+-------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |proc ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; RAM_WIDTH      ; 16    ; Signed Integer                              ;
; RAM_DEPTH      ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ring_buffer:IMEM ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; ram_width      ; 16    ; Signed Integer                       ;
; ram_depth      ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ring_buffer:DMEM ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; ram_width      ; 16    ; Signed Integer                       ;
; ram_depth      ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ring_buffer:DMEM|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 16                   ; Untyped                    ;
; WIDTHAD_A                          ; 5                    ; Untyped                    ;
; NUMWORDS_A                         ; 32                   ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 16                   ; Untyped                    ;
; WIDTHAD_B                          ; 5                    ; Untyped                    ;
; NUMWORDS_B                         ; 32                   ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_87g1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ring_buffer:IMEM|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 16                   ; Untyped                    ;
; WIDTHAD_A                          ; 5                    ; Untyped                    ;
; NUMWORDS_A                         ; 32                   ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 16                   ; Untyped                    ;
; WIDTHAD_B                          ; 5                    ; Untyped                    ;
; NUMWORDS_B                         ; 32                   ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_87g1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:Datapath_inst|ALU:ALU_inst|lpm_mult:Mult0 ;
+------------------------------------------------+----------+-----------------------------------------+
; Parameter Name                                 ; Value    ; Type                                    ;
+------------------------------------------------+----------+-----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                          ;
; LPM_WIDTHA                                     ; 16       ; Untyped                                 ;
; LPM_WIDTHB                                     ; 16       ; Untyped                                 ;
; LPM_WIDTHP                                     ; 32       ; Untyped                                 ;
; LPM_WIDTHR                                     ; 32       ; Untyped                                 ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                 ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                 ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                 ;
; LATENCY                                        ; 0        ; Untyped                                 ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                 ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                 ;
; USE_EAB                                        ; OFF      ; Untyped                                 ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                 ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                 ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                 ;
; CBXI_PARAMETER                                 ; mult_pgs ; Untyped                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                 ;
+------------------------------------------------+----------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                  ;
+-------------------------------------------+---------------------------------------+
; Name                                      ; Value                                 ;
+-------------------------------------------+---------------------------------------+
; Number of entity instances                ; 2                                     ;
; Entity Instance                           ; ring_buffer:DMEM|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                             ;
;     -- WIDTH_A                            ; 16                                    ;
;     -- NUMWORDS_A                         ; 32                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                          ;
;     -- WIDTH_B                            ; 16                                    ;
;     -- NUMWORDS_B                         ; 32                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                              ;
; Entity Instance                           ; ring_buffer:IMEM|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                             ;
;     -- WIDTH_A                            ; 16                                    ;
;     -- NUMWORDS_A                         ; 32                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                          ;
;     -- WIDTH_B                            ; 16                                    ;
;     -- NUMWORDS_B                         ; 32                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                              ;
+-------------------------------------------+---------------------------------------+


+--------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                             ;
+---------------------------------------+----------------------------------------------------+
; Name                                  ; Value                                              ;
+---------------------------------------+----------------------------------------------------+
; Number of entity instances            ; 1                                                  ;
; Entity Instance                       ; datapath:Datapath_inst|ALU:ALU_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                 ;
;     -- LPM_WIDTHB                     ; 16                                                 ;
;     -- LPM_WIDTHP                     ; 32                                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                 ;
;     -- USE_EAB                        ; OFF                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                 ;
+---------------------------------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:Datapath_inst|TR3:TR3_inst"                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; opcode_buffer_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:Datapath_inst|ALU:ALU_inst"                                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; z_flag ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:Datapath_inst"                                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; r0     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r2     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r3     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r4     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r5     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r6     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r7     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pc_jri ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ring_buffer:DMEM"                                                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; empty      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; empty_next ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; full       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; full_next  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fill_count ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ring_buffer:IMEM"                                                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; empty      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; empty_next ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; full       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; full_next  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fill_count ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PC_Component:PC_inst"                                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; pc_current ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pc_next    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 37                          ;
; cycloneiii_ff         ; 327                         ;
;     CLR               ; 27                          ;
;     CLR SCLR          ; 1                           ;
;     ENA               ; 128                         ;
;     ENA CLR           ; 16                          ;
;     ENA SCLR          ; 20                          ;
;     SLD               ; 8                           ;
;     plain             ; 127                         ;
; cycloneiii_lcell_comb ; 471                         ;
;     arith             ; 68                          ;
;         2 data inputs ; 16                          ;
;         3 data inputs ; 52                          ;
;     normal            ; 403                         ;
;         1 data inputs ; 24                          ;
;         2 data inputs ; 37                          ;
;         3 data inputs ; 92                          ;
;         4 data inputs ; 250                         ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 3.18                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat May 03 22:58:14 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main_cpu_multicycle -c main_cpu_multicycle
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file mux2.vhd
    Info (12022): Found design unit 1: mux2-behavior File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/mux2.vhd Line: 12
    Info (12023): Found entity 1: mux2 File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/mux2.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file se9.vhd
    Info (12022): Found design unit 1: SE9-str File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/SE9.vhd Line: 9
    Info (12023): Found entity 1: SE9 File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/SE9.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file se6.vhd
    Info (12022): Found design unit 1: SE6-str File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/SE6.vhd Line: 9
    Info (12023): Found entity 1: SE6 File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/SE6.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file testbench.vhd
    Info (12022): Found design unit 1: testbench-rtl File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/testbench.vhd Line: 8
    Info (12023): Found entity 1: testbench File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/testbench.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ring_buffer.vhd
    Info (12022): Found design unit 1: ring_buffer-rtl File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/ring_buffer.vhd Line: 34
    Info (12023): Found entity 1: ring_buffer File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/ring_buffer.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file proc.vhd
    Info (12022): Found design unit 1: proc-rtl File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/proc.vhd Line: 26
    Info (12023): Found entity 1: proc File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/proc.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-Struct File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/ALU.vhd Line: 12
    Info (12023): Found entity 1: ALU File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/ALU.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: datapath-path File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/datapath.vhd Line: 23
    Info (12023): Found entity 1: datapath File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/datapath.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file register1.vhd
    Info (12022): Found design unit 1: Register1-Behavioral File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/Register1.vhd Line: 14
    Info (12023): Found entity 1: Register1 File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/Register1.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file register_file.vhd
    Info (12022): Found design unit 1: Register_File-Behavioural File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/Register_File.vhd Line: 15
    Info (12023): Found entity 1: Register_File File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/Register_File.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file tr1.vhd
    Info (12022): Found design unit 1: TR1-Behavioral File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/TR1.vhd Line: 17
    Info (12023): Found entity 1: TR1 File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/TR1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file tr2.vhd
    Info (12022): Found design unit 1: TR2-Behavioral File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/TR2.vhd Line: 18
    Info (12023): Found entity 1: TR2 File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/TR2.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file tr3.vhd
    Info (12022): Found design unit 1: TR3-Behavioral File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/TR3.vhd Line: 18
    Info (12023): Found entity 1: TR3 File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/TR3.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file tr4.vhd
    Info (12022): Found design unit 1: TR4-Behavioral File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/TR4.vhd Line: 16
    Info (12023): Found entity 1: TR4 File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/TR4.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux4.vhd
    Info (12022): Found design unit 1: mux4-behavior File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/mux4.vhd Line: 12
    Info (12023): Found entity 1: mux4 File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/mux4.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux2x1_3bit.vhd
    Info (12022): Found design unit 1: mux2x1_3bit-behavioral File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/mux2x1_3bit.vhd Line: 13
    Info (12023): Found entity 1: mux2x1_3bit File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/mux2x1_3bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file pc_component.vhd
    Info (12022): Found design unit 1: PC_Component-rtl File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/PC_Component.vhd Line: 18
    Info (12023): Found entity 1: PC_Component File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/PC_Component.vhd Line: 5
Info (12127): Elaborating entity "proc" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at proc.vhd(56): object "pc_next" assigned a value but never read File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/proc.vhd Line: 56
Warning (10036): Verilog HDL or VHDL warning at proc.vhd(57): object "pc_num" assigned a value but never read File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/proc.vhd Line: 57
Info (12128): Elaborating entity "PC_Component" for hierarchy "PC_Component:PC_inst" File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/proc.vhd Line: 154
Info (12128): Elaborating entity "ring_buffer" for hierarchy "ring_buffer:IMEM" File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/proc.vhd Line: 166
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:Datapath_inst" File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/proc.vhd Line: 198
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(142): object "opcode_buffer2" assigned a value but never read File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/datapath.vhd Line: 142
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(157): object "z_flag" assigned a value but never read File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/datapath.vhd Line: 157
Info (12128): Elaborating entity "TR1" for hierarchy "datapath:Datapath_inst|TR1:TR1_inst" File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/datapath.vhd Line: 173
Info (12128): Elaborating entity "SE6" for hierarchy "datapath:Datapath_inst|SE6:SE6_inst" File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/datapath.vhd Line: 186
Info (12128): Elaborating entity "SE9" for hierarchy "datapath:Datapath_inst|SE9:SE9_inst" File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/datapath.vhd Line: 189
Info (12128): Elaborating entity "Register_File" for hierarchy "datapath:Datapath_inst|Register_File:Register_File_inst" File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/datapath.vhd Line: 193
Info (12128): Elaborating entity "mux2x1_3bit" for hierarchy "datapath:Datapath_inst|mux2x1_3bit:mux_jri_inst" File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/datapath.vhd Line: 209
Info (12128): Elaborating entity "mux4" for hierarchy "datapath:Datapath_inst|mux4:alu_mux" File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/datapath.vhd Line: 219
Info (12128): Elaborating entity "TR2" for hierarchy "datapath:Datapath_inst|TR2:TR2_inst" File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/datapath.vhd Line: 230
Info (12128): Elaborating entity "ALU" for hierarchy "datapath:Datapath_inst|ALU:ALU_inst" File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/datapath.vhd Line: 244
Info (12128): Elaborating entity "TR3" for hierarchy "datapath:Datapath_inst|TR3:TR3_inst" File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/datapath.vhd Line: 254
Info (12128): Elaborating entity "TR4" for hierarchy "datapath:Datapath_inst|TR4:TR4_inst" File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/datapath.vhd Line: 268
Info (12128): Elaborating entity "mux2" for hierarchy "datapath:Datapath_inst|mux2:mux2_inst" File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/datapath.vhd Line: 281
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ring_buffer:DMEM|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ring_buffer:IMEM|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "datapath:Datapath_inst|ALU:ALU_inst|Mult0" File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/ALU.vhd Line: 20
Info (12130): Elaborated megafunction instantiation "ring_buffer:DMEM|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "ring_buffer:DMEM|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_87g1.tdf
    Info (12023): Found entity 1: altsyncram_87g1 File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/db/altsyncram_87g1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "datapath:Datapath_inst|ALU:ALU_inst|lpm_mult:Mult0" File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/ALU.vhd Line: 20
Info (12133): Instantiated megafunction "datapath:Datapath_inst|ALU:ALU_inst|lpm_mult:Mult0" with the following parameter: File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/ALU.vhd Line: 20
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_pgs.tdf
    Info (12023): Found entity 1: mult_pgs File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/db/mult_pgs.tdf Line: 28
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "rd_en_DMEM" File: C:/Users/yaswa/OneDrive/Desktop/Micro CPU Main/EE309-Spring25-Pipelined-Processor-main/src/proc.vhd Line: 20
Info (21057): Implemented 755 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 684 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4874 megabytes
    Info: Processing ended: Sat May 03 22:58:25 2025
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:23


