///Register `AHB5LPENR` reader
pub type R = crate::R<AHB5LPENRrs>;
///Register `AHB5LPENR` writer
pub type W = crate::W<AHB5LPENRrs>;
///Field `HPDMA1LPEN` reader - HPDMA1 sleep enable
pub type HPDMA1LPEN_R = crate::BitReader;
///Field `HPDMA1LPEN` writer - HPDMA1 sleep enable
pub type HPDMA1LPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `DMA2DLPEN` reader - DMA2D sleep enable
pub type DMA2DLPEN_R = crate::BitReader;
///Field `DMA2DLPEN` writer - DMA2D sleep enable
pub type DMA2DLPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `JPEGLPEN` reader - JPEG sleep enable
pub type JPEGLPEN_R = crate::BitReader;
///Field `JPEGLPEN` writer - JPEG sleep enable
pub type JPEGLPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `FMCLPEN` reader - FMC sleep enable
pub type FMCLPEN_R = crate::BitReader;
///Field `FMCLPEN` writer - FMC sleep enable
pub type FMCLPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `XSPI1LPEN` reader - XSPI1 sleep enable
pub type XSPI1LPEN_R = crate::BitReader;
///Field `XSPI1LPEN` writer - XSPI1 sleep enable
pub type XSPI1LPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PSSILPEN` reader - PSSI sleep enable
pub type PSSILPEN_R = crate::BitReader;
///Field `PSSILPEN` writer - PSSI sleep enable
pub type PSSILPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SDMMC2LPEN` reader - SDMMC2 sleep enable
pub type SDMMC2LPEN_R = crate::BitReader;
///Field `SDMMC2LPEN` writer - SDMMC2 sleep enable
pub type SDMMC2LPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SDMMC1LPEN` reader - SDMMC1 sleep enable
pub type SDMMC1LPEN_R = crate::BitReader;
///Field `SDMMC1LPEN` writer - SDMMC1 sleep enable
pub type SDMMC1LPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `XSPI2LPEN` reader - XSPI2 sleep enable
pub type XSPI2LPEN_R = crate::BitReader;
///Field `XSPI2LPEN` writer - XSPI2 sleep enable
pub type XSPI2LPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `XSPIMLPEN` reader - XSPIM sleep enable
pub type XSPIMLPEN_R = crate::BitReader;
///Field `XSPIMLPEN` writer - XSPIM sleep enable
pub type XSPIMLPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCE1LPEN` reader - MCE1 sleep enable
pub type MCE1LPEN_R = crate::BitReader;
///Field `MCE1LPEN` writer - MCE1 sleep enable
pub type MCE1LPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCE2LPEN` reader - MCE2 sleep enable
pub type MCE2LPEN_R = crate::BitReader;
///Field `MCE2LPEN` writer - MCE2 sleep enable
pub type MCE2LPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCE3LPEN` reader - MCE3 sleep enable
pub type MCE3LPEN_R = crate::BitReader;
///Field `MCE3LPEN` writer - MCE3 sleep enable
pub type MCE3LPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `XSPI3LPEN` reader - XSPI3 sleep enable
pub type XSPI3LPEN_R = crate::BitReader;
///Field `XSPI3LPEN` writer - XSPI3 sleep enable
pub type XSPI3LPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCE4LPEN` reader - MCE4 sleep enable
pub type MCE4LPEN_R = crate::BitReader;
///Field `MCE4LPEN` writer - MCE4 sleep enable
pub type MCE4LPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GFXMMULPEN` reader - GFXMMU sleep enable
pub type GFXMMULPEN_R = crate::BitReader;
///Field `GFXMMULPEN` writer - GFXMMU sleep enable
pub type GFXMMULPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GPULPEN` reader - GPU sleep enable
pub type GPULPEN_R = crate::BitReader;
///Field `GPULPEN` writer - GPU sleep enable
pub type GPULPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ETH1MACLPEN` reader - ETH1MAC sleep enable
pub type ETH1MACLPEN_R = crate::BitReader;
///Field `ETH1MACLPEN` writer - ETH1MAC sleep enable
pub type ETH1MACLPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ETH1TXLPEN` reader - ETH1TX sleep enable
pub type ETH1TXLPEN_R = crate::BitReader;
///Field `ETH1TXLPEN` writer - ETH1TX sleep enable
pub type ETH1TXLPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ETH1RXLPEN` reader - ETH1RX sleep enable
pub type ETH1RXLPEN_R = crate::BitReader;
///Field `ETH1RXLPEN` writer - ETH1RX sleep enable
pub type ETH1RXLPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ETH1LPEN` reader - ETH1 sleep enable
pub type ETH1LPEN_R = crate::BitReader;
///Field `ETH1LPEN` writer - ETH1 sleep enable
pub type ETH1LPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `OTG1LPEN` reader - OTG1 sleep enable
pub type OTG1LPEN_R = crate::BitReader;
///Field `OTG1LPEN` writer - OTG1 sleep enable
pub type OTG1LPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `OTGPHY1LPEN` reader - OTGPHY1 sleep enable
pub type OTGPHY1LPEN_R = crate::BitReader;
///Field `OTGPHY1LPEN` writer - OTGPHY1 sleep enable
pub type OTGPHY1LPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `OTGPHY2LPEN` reader - OTGPHY2 sleep enable
pub type OTGPHY2LPEN_R = crate::BitReader;
///Field `OTGPHY2LPEN` writer - OTGPHY2 sleep enable
pub type OTGPHY2LPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `OTG2LPEN` reader - OTG2 sleep enable
pub type OTG2LPEN_R = crate::BitReader;
///Field `OTG2LPEN` writer - OTG2 sleep enable
pub type OTG2LPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `NPUCACHELPEN` reader - NPUCACHE sleep enable
pub type NPUCACHELPEN_R = crate::BitReader;
///Field `NPUCACHELPEN` writer - NPUCACHE sleep enable
pub type NPUCACHELPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `NPULPEN` reader - NPU sleep enable
pub type NPULPEN_R = crate::BitReader;
///Field `NPULPEN` writer - NPU sleep enable
pub type NPULPEN_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - HPDMA1 sleep enable
    #[inline(always)]
    pub fn hpdma1lpen(&self) -> HPDMA1LPEN_R {
        HPDMA1LPEN_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - DMA2D sleep enable
    #[inline(always)]
    pub fn dma2dlpen(&self) -> DMA2DLPEN_R {
        DMA2DLPEN_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 3 - JPEG sleep enable
    #[inline(always)]
    pub fn jpeglpen(&self) -> JPEGLPEN_R {
        JPEGLPEN_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - FMC sleep enable
    #[inline(always)]
    pub fn fmclpen(&self) -> FMCLPEN_R {
        FMCLPEN_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - XSPI1 sleep enable
    #[inline(always)]
    pub fn xspi1lpen(&self) -> XSPI1LPEN_R {
        XSPI1LPEN_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - PSSI sleep enable
    #[inline(always)]
    pub fn pssilpen(&self) -> PSSILPEN_R {
        PSSILPEN_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - SDMMC2 sleep enable
    #[inline(always)]
    pub fn sdmmc2lpen(&self) -> SDMMC2LPEN_R {
        SDMMC2LPEN_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - SDMMC1 sleep enable
    #[inline(always)]
    pub fn sdmmc1lpen(&self) -> SDMMC1LPEN_R {
        SDMMC1LPEN_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 12 - XSPI2 sleep enable
    #[inline(always)]
    pub fn xspi2lpen(&self) -> XSPI2LPEN_R {
        XSPI2LPEN_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - XSPIM sleep enable
    #[inline(always)]
    pub fn xspimlpen(&self) -> XSPIMLPEN_R {
        XSPIMLPEN_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - MCE1 sleep enable
    #[inline(always)]
    pub fn mce1lpen(&self) -> MCE1LPEN_R {
        MCE1LPEN_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - MCE2 sleep enable
    #[inline(always)]
    pub fn mce2lpen(&self) -> MCE2LPEN_R {
        MCE2LPEN_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bit 16 - MCE3 sleep enable
    #[inline(always)]
    pub fn mce3lpen(&self) -> MCE3LPEN_R {
        MCE3LPEN_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - XSPI3 sleep enable
    #[inline(always)]
    pub fn xspi3lpen(&self) -> XSPI3LPEN_R {
        XSPI3LPEN_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18 - MCE4 sleep enable
    #[inline(always)]
    pub fn mce4lpen(&self) -> MCE4LPEN_R {
        MCE4LPEN_R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 19 - GFXMMU sleep enable
    #[inline(always)]
    pub fn gfxmmulpen(&self) -> GFXMMULPEN_R {
        GFXMMULPEN_R::new(((self.bits >> 19) & 1) != 0)
    }
    ///Bit 20 - GPU sleep enable
    #[inline(always)]
    pub fn gpulpen(&self) -> GPULPEN_R {
        GPULPEN_R::new(((self.bits >> 20) & 1) != 0)
    }
    ///Bit 22 - ETH1MAC sleep enable
    #[inline(always)]
    pub fn eth1maclpen(&self) -> ETH1MACLPEN_R {
        ETH1MACLPEN_R::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23 - ETH1TX sleep enable
    #[inline(always)]
    pub fn eth1txlpen(&self) -> ETH1TXLPEN_R {
        ETH1TXLPEN_R::new(((self.bits >> 23) & 1) != 0)
    }
    ///Bit 24 - ETH1RX sleep enable
    #[inline(always)]
    pub fn eth1rxlpen(&self) -> ETH1RXLPEN_R {
        ETH1RXLPEN_R::new(((self.bits >> 24) & 1) != 0)
    }
    ///Bit 25 - ETH1 sleep enable
    #[inline(always)]
    pub fn eth1lpen(&self) -> ETH1LPEN_R {
        ETH1LPEN_R::new(((self.bits >> 25) & 1) != 0)
    }
    ///Bit 26 - OTG1 sleep enable
    #[inline(always)]
    pub fn otg1lpen(&self) -> OTG1LPEN_R {
        OTG1LPEN_R::new(((self.bits >> 26) & 1) != 0)
    }
    ///Bit 27 - OTGPHY1 sleep enable
    #[inline(always)]
    pub fn otgphy1lpen(&self) -> OTGPHY1LPEN_R {
        OTGPHY1LPEN_R::new(((self.bits >> 27) & 1) != 0)
    }
    ///Bit 28 - OTGPHY2 sleep enable
    #[inline(always)]
    pub fn otgphy2lpen(&self) -> OTGPHY2LPEN_R {
        OTGPHY2LPEN_R::new(((self.bits >> 28) & 1) != 0)
    }
    ///Bit 29 - OTG2 sleep enable
    #[inline(always)]
    pub fn otg2lpen(&self) -> OTG2LPEN_R {
        OTG2LPEN_R::new(((self.bits >> 29) & 1) != 0)
    }
    ///Bit 30 - NPUCACHE sleep enable
    #[inline(always)]
    pub fn npucachelpen(&self) -> NPUCACHELPEN_R {
        NPUCACHELPEN_R::new(((self.bits >> 30) & 1) != 0)
    }
    ///Bit 31 - NPU sleep enable
    #[inline(always)]
    pub fn npulpen(&self) -> NPULPEN_R {
        NPULPEN_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("AHB5LPENR")
            .field("hpdma1lpen", &self.hpdma1lpen())
            .field("dma2dlpen", &self.dma2dlpen())
            .field("jpeglpen", &self.jpeglpen())
            .field("fmclpen", &self.fmclpen())
            .field("xspi1lpen", &self.xspi1lpen())
            .field("pssilpen", &self.pssilpen())
            .field("sdmmc2lpen", &self.sdmmc2lpen())
            .field("sdmmc1lpen", &self.sdmmc1lpen())
            .field("xspi2lpen", &self.xspi2lpen())
            .field("xspimlpen", &self.xspimlpen())
            .field("mce1lpen", &self.mce1lpen())
            .field("mce2lpen", &self.mce2lpen())
            .field("mce3lpen", &self.mce3lpen())
            .field("xspi3lpen", &self.xspi3lpen())
            .field("mce4lpen", &self.mce4lpen())
            .field("gfxmmulpen", &self.gfxmmulpen())
            .field("gpulpen", &self.gpulpen())
            .field("eth1maclpen", &self.eth1maclpen())
            .field("eth1txlpen", &self.eth1txlpen())
            .field("eth1rxlpen", &self.eth1rxlpen())
            .field("eth1lpen", &self.eth1lpen())
            .field("otg1lpen", &self.otg1lpen())
            .field("otgphy1lpen", &self.otgphy1lpen())
            .field("otgphy2lpen", &self.otgphy2lpen())
            .field("otg2lpen", &self.otg2lpen())
            .field("npucachelpen", &self.npucachelpen())
            .field("npulpen", &self.npulpen())
            .finish()
    }
}
impl W {
    ///Bit 0 - HPDMA1 sleep enable
    #[inline(always)]
    pub fn hpdma1lpen(&mut self) -> HPDMA1LPEN_W<'_, AHB5LPENRrs> {
        HPDMA1LPEN_W::new(self, 0)
    }
    ///Bit 1 - DMA2D sleep enable
    #[inline(always)]
    pub fn dma2dlpen(&mut self) -> DMA2DLPEN_W<'_, AHB5LPENRrs> {
        DMA2DLPEN_W::new(self, 1)
    }
    ///Bit 3 - JPEG sleep enable
    #[inline(always)]
    pub fn jpeglpen(&mut self) -> JPEGLPEN_W<'_, AHB5LPENRrs> {
        JPEGLPEN_W::new(self, 3)
    }
    ///Bit 4 - FMC sleep enable
    #[inline(always)]
    pub fn fmclpen(&mut self) -> FMCLPEN_W<'_, AHB5LPENRrs> {
        FMCLPEN_W::new(self, 4)
    }
    ///Bit 5 - XSPI1 sleep enable
    #[inline(always)]
    pub fn xspi1lpen(&mut self) -> XSPI1LPEN_W<'_, AHB5LPENRrs> {
        XSPI1LPEN_W::new(self, 5)
    }
    ///Bit 6 - PSSI sleep enable
    #[inline(always)]
    pub fn pssilpen(&mut self) -> PSSILPEN_W<'_, AHB5LPENRrs> {
        PSSILPEN_W::new(self, 6)
    }
    ///Bit 7 - SDMMC2 sleep enable
    #[inline(always)]
    pub fn sdmmc2lpen(&mut self) -> SDMMC2LPEN_W<'_, AHB5LPENRrs> {
        SDMMC2LPEN_W::new(self, 7)
    }
    ///Bit 8 - SDMMC1 sleep enable
    #[inline(always)]
    pub fn sdmmc1lpen(&mut self) -> SDMMC1LPEN_W<'_, AHB5LPENRrs> {
        SDMMC1LPEN_W::new(self, 8)
    }
    ///Bit 12 - XSPI2 sleep enable
    #[inline(always)]
    pub fn xspi2lpen(&mut self) -> XSPI2LPEN_W<'_, AHB5LPENRrs> {
        XSPI2LPEN_W::new(self, 12)
    }
    ///Bit 13 - XSPIM sleep enable
    #[inline(always)]
    pub fn xspimlpen(&mut self) -> XSPIMLPEN_W<'_, AHB5LPENRrs> {
        XSPIMLPEN_W::new(self, 13)
    }
    ///Bit 14 - MCE1 sleep enable
    #[inline(always)]
    pub fn mce1lpen(&mut self) -> MCE1LPEN_W<'_, AHB5LPENRrs> {
        MCE1LPEN_W::new(self, 14)
    }
    ///Bit 15 - MCE2 sleep enable
    #[inline(always)]
    pub fn mce2lpen(&mut self) -> MCE2LPEN_W<'_, AHB5LPENRrs> {
        MCE2LPEN_W::new(self, 15)
    }
    ///Bit 16 - MCE3 sleep enable
    #[inline(always)]
    pub fn mce3lpen(&mut self) -> MCE3LPEN_W<'_, AHB5LPENRrs> {
        MCE3LPEN_W::new(self, 16)
    }
    ///Bit 17 - XSPI3 sleep enable
    #[inline(always)]
    pub fn xspi3lpen(&mut self) -> XSPI3LPEN_W<'_, AHB5LPENRrs> {
        XSPI3LPEN_W::new(self, 17)
    }
    ///Bit 18 - MCE4 sleep enable
    #[inline(always)]
    pub fn mce4lpen(&mut self) -> MCE4LPEN_W<'_, AHB5LPENRrs> {
        MCE4LPEN_W::new(self, 18)
    }
    ///Bit 19 - GFXMMU sleep enable
    #[inline(always)]
    pub fn gfxmmulpen(&mut self) -> GFXMMULPEN_W<'_, AHB5LPENRrs> {
        GFXMMULPEN_W::new(self, 19)
    }
    ///Bit 20 - GPU sleep enable
    #[inline(always)]
    pub fn gpulpen(&mut self) -> GPULPEN_W<'_, AHB5LPENRrs> {
        GPULPEN_W::new(self, 20)
    }
    ///Bit 22 - ETH1MAC sleep enable
    #[inline(always)]
    pub fn eth1maclpen(&mut self) -> ETH1MACLPEN_W<'_, AHB5LPENRrs> {
        ETH1MACLPEN_W::new(self, 22)
    }
    ///Bit 23 - ETH1TX sleep enable
    #[inline(always)]
    pub fn eth1txlpen(&mut self) -> ETH1TXLPEN_W<'_, AHB5LPENRrs> {
        ETH1TXLPEN_W::new(self, 23)
    }
    ///Bit 24 - ETH1RX sleep enable
    #[inline(always)]
    pub fn eth1rxlpen(&mut self) -> ETH1RXLPEN_W<'_, AHB5LPENRrs> {
        ETH1RXLPEN_W::new(self, 24)
    }
    ///Bit 25 - ETH1 sleep enable
    #[inline(always)]
    pub fn eth1lpen(&mut self) -> ETH1LPEN_W<'_, AHB5LPENRrs> {
        ETH1LPEN_W::new(self, 25)
    }
    ///Bit 26 - OTG1 sleep enable
    #[inline(always)]
    pub fn otg1lpen(&mut self) -> OTG1LPEN_W<'_, AHB5LPENRrs> {
        OTG1LPEN_W::new(self, 26)
    }
    ///Bit 27 - OTGPHY1 sleep enable
    #[inline(always)]
    pub fn otgphy1lpen(&mut self) -> OTGPHY1LPEN_W<'_, AHB5LPENRrs> {
        OTGPHY1LPEN_W::new(self, 27)
    }
    ///Bit 28 - OTGPHY2 sleep enable
    #[inline(always)]
    pub fn otgphy2lpen(&mut self) -> OTGPHY2LPEN_W<'_, AHB5LPENRrs> {
        OTGPHY2LPEN_W::new(self, 28)
    }
    ///Bit 29 - OTG2 sleep enable
    #[inline(always)]
    pub fn otg2lpen(&mut self) -> OTG2LPEN_W<'_, AHB5LPENRrs> {
        OTG2LPEN_W::new(self, 29)
    }
    ///Bit 30 - NPUCACHE sleep enable
    #[inline(always)]
    pub fn npucachelpen(&mut self) -> NPUCACHELPEN_W<'_, AHB5LPENRrs> {
        NPUCACHELPEN_W::new(self, 30)
    }
    ///Bit 31 - NPU sleep enable
    #[inline(always)]
    pub fn npulpen(&mut self) -> NPULPEN_W<'_, AHB5LPENRrs> {
        NPULPEN_W::new(self, 31)
    }
}
/**RCC AHB5 Sleep enable register

You can [`read`](crate::Reg::read) this register and get [`ahb5lpenr::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`ahb5lpenr::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32N645.html#RCC:AHB5LPENR)*/
pub struct AHB5LPENRrs;
impl crate::RegisterSpec for AHB5LPENRrs {
    type Ux = u32;
}
///`read()` method returns [`ahb5lpenr::R`](R) reader structure
impl crate::Readable for AHB5LPENRrs {}
///`write(|w| ..)` method takes [`ahb5lpenr::W`](W) writer structure
impl crate::Writable for AHB5LPENRrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets AHB5LPENR to value 0
impl crate::Resettable for AHB5LPENRrs {}
