Information: Using automatic max wire load selection group 'predcaps'. (ENV-003)
Information: Using automatic min wire load selection group 'predcaps'. (ENV-003)
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 20
	-sort_by slack
Design : floating_MAC_16
Version: O-2018.06-SP4
Date   : Mon Dec 19 22:20:26 2022
****************************************

No paths with slack less than 0.00.

1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 20
	-sort_by slack
Design : floating_MAC_16
Version: O-2018.06-SP4
Date   : Mon Dec 19 22:20:36 2022
****************************************

No paths with slack less than 0.00.

1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 20
	-sort_by slack
Design : floating_MAC_16
Version: O-2018.06-SP4
Date   : Mon Dec 19 22:20:41 2022
****************************************

No paths with slack less than 0.00.

1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 20
	-sort_by slack
Design : floating_MAC_16
Version: O-2018.06-SP4
Date   : Mon Dec 19 22:20:48 2022
****************************************

No paths with slack less than 0.00.

1
****************************************
Report : timing
	-path_type full
	-delay_type min
	-max_paths 1
	-sort_by slack
Design : floating_MAC_16
Version: O-2018.06-SP4
Date   : Mon Dec 19 22:20:53 2022
****************************************


  Startpoint: MUL/data_buffer_reg[2][10]
               (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: ADD/expo_02_reg[0]
               (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MUL/data_buffer_reg[2][10]/CLK (DFFX1_RVT)              0.00       0.00 r
  MUL/data_buffer_reg[2][10]/Q (DFFX1_RVT)                0.04       0.04 r
  ADD/expo_02_reg[0]/D (DFFARX1_RVT)                      0.00       0.04 r
  data arrival time                                                  0.04

  clock MAIN_CLOCK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock reconvergence pessimism                           0.00       0.00
  clock uncertainty                                       0.50       0.50
  ADD/expo_02_reg[0]/CLK (DFFARX1_RVT)                               0.50 r
  library hold time                                      -0.00       0.50
  data required time                                                 0.50
  ------------------------------------------------------------------------------
  data required time                                                 0.50
  data arrival time                                                 -0.04
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.45


1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : floating_MAC_16
Version: O-2018.06-SP4
Date   : Mon Dec 19 22:20:58 2022
****************************************


  Startpoint: MUL/frac_01_reg[1]
               (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Endpoint: MUL/frac_temp_in_reg[18]
               (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MUL/frac_01_reg[1]/CLK (DFFARX1_RVT)                    0.00       0.00 r
  MUL/frac_01_reg[1]/Q (DFFARX1_RVT)                      0.07       0.07 f
  MUL/mult_80/U221/Y (AND2X1_RVT)                         0.02       0.09 f
  MUL/mult_80/U91/SO (HADDX1_RVT)                         0.03       0.12 r
  MUL/mult_80/U316/Y (AO222X1_RVT)                        0.04       0.17 r
  MUL/mult_80/U315/Y (AO222X1_RVT)                        0.04       0.20 r
  MUL/mult_80/U314/Y (AO222X1_RVT)                        0.05       0.25 r
  MUL/mult_80/U313/Y (AO222X1_RVT)                        0.05       0.29 r
  MUL/mult_80/U312/Y (AO222X1_RVT)                        0.05       0.34 r
  MUL/mult_80/U311/Y (AO222X1_RVT)                        0.05       0.38 r
  MUL/mult_80/U310/Y (AO222X1_RVT)                        0.05       0.43 r
  MUL/mult_80/U309/Y (AO222X1_RVT)                        0.05       0.48 r
  MUL/mult_80/U10/CO (FADDX1_RVT)                         0.03       0.51 r
  MUL/mult_80/U9/CO (FADDX1_RVT)                          0.03       0.54 r
  MUL/mult_80/U8/CO (FADDX1_RVT)                          0.03       0.57 r
  MUL/mult_80/U7/CO (FADDX1_RVT)                          0.03       0.60 r
  MUL/mult_80/U6/CO (FADDX1_RVT)                          0.03       0.63 r
  MUL/mult_80/U5/CO (FADDX1_RVT)                          0.03       0.66 r
  MUL/mult_80/U4/CO (FADDX1_RVT)                          0.03       0.69 r
  MUL/mult_80/U3/CO (FADDX1_RVT)                          0.03       0.72 r
  MUL/mult_80/U2/S (FADDX1_RVT)                           0.04       0.76 f
  MUL/U53/Y (AND2X1_RVT)                                  0.02       0.78 f
  MUL/frac_temp_in_reg[18]/D (DFFARX1_RVT)                0.00       0.78 f
  data arrival time                                                  0.78

  clock MAIN_CLOCK (rise edge)                           10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.50       9.50
  MUL/frac_temp_in_reg[18]/CLK (DFFARX1_RVT)                         9.50 r
  library setup time                                     -0.01       9.49
  data required time                                                 9.49
  ------------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -0.78
  ------------------------------------------------------------------------------
  slack (MET)                                                        8.71


1
