// Seed: 1293151651
module module_0 (
    input  tri0  id_0,
    input  tri0  id_1,
    output wor   id_2,
    input  wand  id_3,
    input  tri0  id_4,
    input  wire  id_5,
    input  wor   id_6,
    input  wor   id_7,
    input  tri0  id_8,
    input  wand  id_9,
    input  uwire id_10,
    output wire  id_11,
    output tri   id_12,
    output wor   id_13
);
  tri1 id_15 = 1;
  wire id_16;
endmodule
module module_1 (
    output uwire id_0,
    input  tri1  id_1
    , id_3, id_4
);
  assign id_3 = 1;
  module_0(
      id_1, id_1, id_0, id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_0, id_0, id_0
  );
endmodule
