

================================================================
== Vitis HLS Report for 'FIR_filter_Pipeline_VITIS_LOOP_69_2'
================================================================
* Date:           Sat Oct 18 15:37:06 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FIR_v4
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.527 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        7|        7|  70.000 ns|  70.000 ns|    6|    6|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_69_2  |        5|        5|         2|          1|          1|     5|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [FIR_HLS.cpp:58]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.42ns)   --->   "%store_ln58 = store i3 1, i3 %i" [FIR_HLS.cpp:58]   --->   Operation 6 'store' 'store_ln58' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc24"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [FIR_HLS.cpp:70]   --->   Operation 8 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.67ns)   --->   "%icmp_ln69 = icmp_eq  i3 %i_1, i3 6" [FIR_HLS.cpp:69]   --->   Operation 9 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 10 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %for.inc24.split, void %for.end26.exitStub" [FIR_HLS.cpp:69]   --->   Operation 11 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i3 %i_1" [FIR_HLS.cpp:69]   --->   Operation 12 'zext' 'zext_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%FIR_delays_addr = getelementptr i16 %FIR_delays, i64 0, i64 %zext_ln69" [FIR_HLS.cpp:70]   --->   Operation 13 'getelementptr' 'FIR_delays_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (0.67ns)   --->   "%FIR_delays_load = load i3 %FIR_delays_addr" [FIR_HLS.cpp:70]   --->   Operation 14 'load' 'FIR_delays_load' <Predicate = (!icmp_ln69)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_1 : Operation 15 [1/1] (0.67ns)   --->   "%add_ln69 = add i3 %i_1, i3 1" [FIR_HLS.cpp:69]   --->   Operation 15 'add' 'add_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln58 = store i3 %add_ln69, i3 %i" [FIR_HLS.cpp:58]   --->   Operation 16 'store' 'store_ln58' <Predicate = (!icmp_ln69)> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 25 'ret' 'ret_ln0' <Predicate = (icmp_ln69)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln58 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [FIR_HLS.cpp:58]   --->   Operation 17 'specpipeline' 'specpipeline_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [FIR_HLS.cpp:69]   --->   Operation 18 'specloopname' 'specloopname_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/2] ( I:0.67ns O:0.67ns )   --->   "%FIR_delays_load = load i3 %FIR_delays_addr" [FIR_HLS.cpp:70]   --->   Operation 19 'load' 'FIR_delays_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 20 [1/1] (0.67ns)   --->   "%add_ln70 = add i3 %i_1, i3 7" [FIR_HLS.cpp:70]   --->   Operation 20 'add' 'add_ln70' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i3 %add_ln70" [FIR_HLS.cpp:70]   --->   Operation 21 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%FIR_delays_addr_1 = getelementptr i16 %FIR_delays, i64 0, i64 %zext_ln70" [FIR_HLS.cpp:70]   --->   Operation 22 'getelementptr' 'FIR_delays_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln70 = store i16 %FIR_delays_load, i3 %FIR_delays_addr_1" [FIR_HLS.cpp:70]   --->   Operation 23 'store' 'store_ln70' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln69 = br void %for.inc24" [FIR_HLS.cpp:69]   --->   Operation 24 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.527ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln58', FIR_HLS.cpp:58) of constant 1 on local variable 'i', FIR_HLS.cpp:58 [3]  (0.427 ns)
	'load' operation 3 bit ('i', FIR_HLS.cpp:70) on local variable 'i', FIR_HLS.cpp:58 [6]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln69', FIR_HLS.cpp:69) [7]  (0.673 ns)
	'store' operation 0 bit ('store_ln58', FIR_HLS.cpp:58) of variable 'add_ln69', FIR_HLS.cpp:69 on local variable 'i', FIR_HLS.cpp:58 [21]  (0.427 ns)

 <State 2>: 1.354ns
The critical path consists of the following:
	'load' operation 16 bit ('FIR_delays_load', FIR_HLS.cpp:70) on array 'FIR_delays' [15]  (0.677 ns)
	'store' operation 0 bit ('store_ln70', FIR_HLS.cpp:70) of variable 'FIR_delays_load', FIR_HLS.cpp:70 on array 'FIR_delays' [19]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
