From af7ac075f00308d2a647fe9444acc59a3a70f14b Mon Sep 17 00:00:00 2001
From: Mirko Ardinghi <mirko.ardinghi@engicam.com>
Date: Thu, 5 Mar 2020 16:30:51 +0100
Subject: [PATCH] ICORE: Enable ethernet on uboot

---
 arch/arm/dts/stm32mp157a-icorestm32-mx.dts  | 24 ++++++---------------
 arch/arm/mach-stm32mp/Kconfig               |  6 +++---
 arch/arm/mach-stm32mp/cpu.c                 |  5 +++++
 board/engicam-st/stm32mp1-icore/stm32mp1.c  |  7 +++---
 configs/stm32mp15_icorest_trusted_defconfig |  8 +++++++
 include/configs/stm32mp1-icore.h            |  3 ++-
 6 files changed, 27 insertions(+), 26 deletions(-)

diff --git a/arch/arm/dts/stm32mp157a-icorestm32-mx.dts b/arch/arm/dts/stm32mp157a-icorestm32-mx.dts
index a78e85c..bc3871a 100644
--- a/arch/arm/dts/stm32mp157a-icorestm32-mx.dts
+++ b/arch/arm/dts/stm32mp157a-icorestm32-mx.dts
@@ -16,11 +16,11 @@
 / {
 	model = "STMicroelectronics custom STM32CubeMX board";
 	compatible = "st,stm32mp157a-icorestm32-mx", "st,stm32mp157";
-#if 0
+
     config {
             st,reset-phy-gpios = <&gpiod 10 GPIO_ACTIVE_LOW>;
     };
-#endif
+
     memory@c0000000 {
         reg = <0xc0000000 0x20000000>;
 
@@ -75,8 +75,9 @@
 
 &pinctrl {
     u-boot,dm-pre-reloc;
+
     eth1_pins_mx: eth1_mx-0 {
-				pins-1 {
+				pins {
 					pinmux =  <STM32_PINMUX('A', 1, AF0)>, /* ETH_CLK */
 						 <STM32_PINMUX('A', 2, AF11)>, /* ETH_MDIO */
 						 <STM32_PINMUX('C', 1, AF11)>, /* ETH_MDC */
@@ -85,22 +86,12 @@
 						 <STM32_PINMUX('C', 4, AF11)>, /* ETH_RX_D0 */
 						 <STM32_PINMUX('C', 5, AF11)>, /* ETH_RX_D1 */
 						 <STM32_PINMUX('G', 13, AF11)>, /* ETH_TX_D0 */
-						 <STM32_PINMUX('G', 14, AF11)>, /* ETH_TX_D1 */
-						 <STM32_PINMUX('D', 10, GPIO)>;
+						 <STM32_PINMUX('G', 14, AF11)>; /* ETH_TX_D1 */
 					bias-disable;
 					drive-push-pull;
 					slew-rate = <3>;
 				};
-		
-	pins-2 {
-                    pinmux = <STM32_PINMUX('D', 10, GPIO)>;
-                    bias-pull-up;
-                    drive-push-pull;
-                    output-low;
-                    slew-rate = <0>;
 				};
-    };
-
     fdcan1_pins_mx: fdcan1_mx-0 {
         pins1 {
             pinmux = <STM32_PINMUX('H', 13, AF9)>; /* FDCAN1_TX */
@@ -611,7 +602,7 @@
 	phy-handle = <&phy0>;
 	snps,ps-speed = <100>;
     st,eth_ref_clk_sel;
-	status = "disabled";
+	status = "okay";
 
     clock-names = "stmmaceth",
                 "mac-clk-tx",
@@ -631,9 +622,6 @@
 		#address-cells = <1>;
 		#size-cells = <0>;
 		compatible = "snps,dwmac-mdio";
-		snps,reset-gpio = <&gpioa 13 0>;
-		snps,reset-delays-us = <25>;
-		snps,reset-active-low;
 
 		phy0: ethernet-phy-0 {
 			reg = <0>;
diff --git a/arch/arm/mach-stm32mp/Kconfig b/arch/arm/mach-stm32mp/Kconfig
index 7bf0d21..72aa60d 100644
--- a/arch/arm/mach-stm32mp/Kconfig
+++ b/arch/arm/mach-stm32mp/Kconfig
@@ -90,7 +90,7 @@ config TARGET_STM32MP1
 
 config STM32MP1_RESET_HALT_WORKAROUND
 	bool "workaround for reset halt deubg on stm32mp15x"
-	depends on TARGET_STM32MP1
+	depends on TARGET_STM32MP1 || TARGET_ICORE_STM32MP1
 	default y
 	help
 		Activate a workaround for current STM32MP15x revision B
@@ -123,7 +123,7 @@ config STM32MP1_OPTEE
 
 config SYS_MMCSD_RAW_MODE_U_BOOT_PARTITION_MMC2
 	hex "Partition to use for MMC2 to load U-Boot from"
-	depends on SYS_MMCSD_RAW_MODE_U_BOOT_USE_PARTITION && TARGET_STM32MP1
+	depends on SYS_MMCSD_RAW_MODE_U_BOOT_USE_PARTITION && (TARGET_STM32MP1 || TARGET_ICORE_STM32MP1)
 	default 1
 	help
 	  Partition on the MMC2 to load U-Boot from when the MMC2 is being
@@ -131,7 +131,7 @@ config SYS_MMCSD_RAW_MODE_U_BOOT_PARTITION_MMC2
 
 config STM32_ETZPC
 	bool "STM32 Extended TrustZone Protection"
-	depends on TARGET_STM32MP1
+	depends on TARGET_STM32MP1 || TARGET_ICORE_STM32MP1
 	default y
 	help
 	  Say y to enable STM32 Extended TrustZone Protection
diff --git a/arch/arm/mach-stm32mp/cpu.c b/arch/arm/mach-stm32mp/cpu.c
index 5d5ce4a..30f1b2a 100644
--- a/arch/arm/mach-stm32mp/cpu.c
+++ b/arch/arm/mach-stm32mp/cpu.c
@@ -471,6 +471,11 @@ static int setup_mac_address(void)
 		enetaddr[i] = ((uint8_t *)&otp)[i];
 
 	if (!is_valid_ethaddr(enetaddr)) {
+#ifdef CONFIG_NET_RANDOM_ETHADDR
+		net_random_ethaddr(enetaddr);
+		pr_debug("\nWarning: using random MAC address - %pM\n", enetaddr);
+    return 0;
+#endif
 		pr_err("invalid MAC address in OTP %pM", enetaddr);
 		return -EINVAL;
 	}
diff --git a/board/engicam-st/stm32mp1-icore/stm32mp1.c b/board/engicam-st/stm32mp1-icore/stm32mp1.c
index 17a19f8..6c5b750 100644
--- a/board/engicam-st/stm32mp1-icore/stm32mp1.c
+++ b/board/engicam-st/stm32mp1-icore/stm32mp1.c
@@ -68,7 +68,6 @@ DECLARE_GLOBAL_DATA_PTR;
 #define USB_START_HIGH_THRESHOLD_UV	2100000
 
 
-#if 0
 int reset_eth_phy(void)
 {
     ofnode node;
@@ -96,7 +95,7 @@ int reset_eth_phy(void)
 
     return 0;
 }
-#endif
+
 
 int checkboard(void)
 {
@@ -567,10 +566,10 @@ int board_interface_eth_init(int interface_type, bool eth_clk_sel_reg,
 	u32 value;
 
 	syscfg = (u8 *)syscon_get_first_range(STM32MP_SYSCON_SYSCFG);
-
+  //printk("DENTRO!!!!!!!!\n");
 	if (!syscfg)
 		return -ENODEV;
-
+  reset_eth_phy();
 	switch (interface_type) {
 	case PHY_INTERFACE_MODE_MII:
 		value = SYSCFG_PMCSETR_ETH_SEL_GMII_MII |
diff --git a/configs/stm32mp15_icorest_trusted_defconfig b/configs/stm32mp15_icorest_trusted_defconfig
index f1c4b10..e5ed5e5 100644
--- a/configs/stm32mp15_icorest_trusted_defconfig
+++ b/configs/stm32mp15_icorest_trusted_defconfig
@@ -104,3 +104,11 @@ CONFIG_VIDEO_STM32_MAX_YRES=800
 CONFIG_STM32MP_WATCHDOG=y
 CONFIG_FDT_FIXUP_PARTITIONS=y
 # CONFIG_EFI_LOADER is not set
+CONFIG_NET_RANDOM_ETHADDR=y
+CONFIG_PHYLIB=y
+CONFIG_PHY_FIXED=y
+CONFIG_DM_ETH=y
+CONFIG_PHY=y
+CONFIG_PHY_STM32_USBPHYC=y
+CONFIG_USB_GADGET_GEN_UDC_OTG_PHY=y
+CONFIG_DWC_ETH_QOS=y
diff --git a/include/configs/stm32mp1-icore.h b/include/configs/stm32mp1-icore.h
index cfc4149..dd92081 100644
--- a/include/configs/stm32mp1-icore.h
+++ b/include/configs/stm32mp1-icore.h
@@ -108,7 +108,8 @@
 /* Ethernet need */
 #ifdef CONFIG_DWC_ETH_QOS
 #define CONFIG_SYS_NONCACHED_MEMORY	(1 * SZ_1M)	/* 1M */
-#define CONFIG_SERVERIP			192.168.1.1
+#define CONFIG_SERVERIP			192.168.2.31
+#define CONFIG_IPADDR    192.168.2.189
 #define CONFIG_BOOTP_SERVERIP
 #define CONFIG_SYS_AUTOLOAD		"no"
 #endif
-- 
2.20.1

