
                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version A-2007.12-SP4 for linux -- May 31, 2008
              Copyright (c) 1988-2008 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
#########################################
# TCL script for Design Compiler        #
# 2012 Mingoo Seok                      #
#########################################
#########################################
# READ Design and Library               #
#########################################
set BEHAVIORROOT "../src/"
../src/
#set top_level
set top_level top_level
top_level
source -verbose "common.tcl"
. /tools4/syn2007.12/libraries/syn/
dw_foundation.sldb
* /tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db dw_foundation.sldb
/tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
/tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
read_verilog {../src/acc.v ../src/adder32b.v ../src/addr_calc_top.v ../src/controller.v ../src/data_bus_controller.v ../src/datapath.v ../src/dc_router_top.v ../src/empty_detector.v ../src/FIFO_HL.v ../src/FIFO_module.v ../src/filt_address_calc.v ../src/filt_filesize_counter.v ../src/full_detector.v ../src/get_controller.v ../src/hazard.v ../src/init_mux_newest.v ../src/mem.v ../src/mipspipelined.v ../src/mipstop.v ../src/parts.v ../src/pla_top.v ../src/put_controller.v ../src/reg_32.v ../src/reg_get_token.v ../src/reg_token_newestest.v ../src/top_level.v ../src/tristate.v ../src/validity_controller.v}
Loading db file '/tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'
Loading db file '/tools4/syn2007.12/libraries/syn/dw_foundation.sldb'
Loading db file '/tools4/syn2007.12/libraries/syn/gtech.db'
Loading db file '/tools4/syn2007.12/libraries/syn/standard.sldb'
  Loading link library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'
  Loading link library 'gtech'
Loading verilog files: '/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/acc.v' '/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/adder32b.v' '/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/addr_calc_top.v' '/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/controller.v' '/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/data_bus_controller.v' '/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/datapath.v' '/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/dc_router_top.v' '/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/empty_detector.v' '/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/FIFO_HL.v' '/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/FIFO_module.v' '/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/filt_address_calc.v' '/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/filt_filesize_counter.v' '/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/full_detector.v' '/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/get_controller.v' '/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/hazard.v' '/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/init_mux_newest.v' '/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/mem.v' '/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/mipspipelined.v' '/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/mipstop.v' '/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/parts.v' '/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/pla_top.v' '/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/put_controller.v' '/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/reg_32.v' '/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/reg_get_token.v' '/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/reg_token_newestest.v' '/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/top_level.v' '/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/tristate.v' '/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/validity_controller.v' 
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/acc.v
Compiling source file /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/adder32b.v
Compiling source file /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/addr_calc_top.v
Compiling source file /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/controller.v
Compiling source file /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/data_bus_controller.v
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/data_bus_controller.v:42: In initial block, only $power and $retain are supported, other statements are ignored. (VER-192)
Compiling source file /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/datapath.v
Compiling source file /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/dc_router_top.v
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/dc_router_top.v:48: the undeclared symbol 'fft_put_req_reg' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/dc_router_top.v:48: the undeclared symbol 'fft_get_req_reg' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/dc_router_top.v:48: the undeclared symbol 'fir_put_req_reg' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/dc_router_top.v:48: the undeclared symbol 'fir_get_req_reg' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/dc_router_top.v:48: the undeclared symbol 'iir_put_req_reg' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/dc_router_top.v:48: the undeclared symbol 'iir_get_req_reg' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/dc_router_top.v:48: the undeclared symbol 'ram_read_enable_reg' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/dc_router_top.v:48: the undeclared symbol 'ram_write_enable_reg' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/empty_detector.v
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/empty_detector.v:14: The 'declaration initial assignment' construct is not supported.  It will be ignored. (VER-104)
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/empty_detector.v:15: The 'declaration initial assignment' construct is not supported.  It will be ignored. (VER-104)
Compiling source file /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/FIFO_HL.v
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/FIFO_HL.v:28: the undeclared symbol 'control_signal' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/FIFO_HL.v:30: The 'declaration initial assignment' construct is not supported.  It will be ignored. (VER-104)
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/FIFO_HL.v:31: The 'declaration initial assignment' construct is not supported.  It will be ignored. (VER-104)
Compiling source file /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/FIFO_module.v
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/FIFO_module.v:46: the undeclared symbol 'tok_xnor_put' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/FIFO_module.v:66: the undeclared symbol 'full' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/FIFO_module.v:68: the undeclared symbol 'empty' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/FIFO_module.v:74: The 'declaration initial assignment' construct is not supported.  It will be ignored. (VER-104)
Compiling source file /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/filt_address_calc.v
Compiling source file /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/filt_filesize_counter.v
Compiling source file /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/full_detector.v
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/full_detector.v:13: The 'declaration initial assignment' construct is not supported.  It will be ignored. (VER-104)
Compiling source file /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/get_controller.v
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/get_controller.v:12: The 'declaration initial assignment' construct is not supported.  It will be ignored. (VER-104)
Compiling source file /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/hazard.v
Compiling source file /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/init_mux_newest.v
Compiling source file /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/mem.v
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/mem.v:14: In initial block, only $power and $retain are supported, other statements are ignored. (VER-192)
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/mem.v:31: In initial block, only $power and $retain are supported, other statements are ignored. (VER-192)
Compiling source file /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/mipspipelined.v
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/mipspipelined.v:28: the undeclared symbol 'jumpD' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/mipstop.v
Compiling source file /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/parts.v
Compiling source file /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/pla_top.v
Compiling source file /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/put_controller.v
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/put_controller.v:12: The 'declaration initial assignment' construct is not supported.  It will be ignored. (VER-104)
Compiling source file /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/reg_32.v
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/reg_32.v:14: The 'declaration initial assignment' construct is not supported.  It will be ignored. (VER-104)
Compiling source file /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/reg_get_token.v
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/reg_get_token.v:13: The 'declaration initial assignment' construct is not supported.  It will be ignored. (VER-104)
Compiling source file /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/reg_token_newestest.v
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/reg_token_newestest.v:14: The 'declaration initial assignment' construct is not supported.  It will be ignored. (VER-104)
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/reg_token_newestest.v:15: The 'declaration initial assignment' construct is not supported.  It will be ignored. (VER-104)
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/reg_token_newestest.v:16: The 'declaration initial assignment' construct is not supported.  It will be ignored. (VER-104)
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/reg_token_newestest.v:17: The 'declaration initial assignment' construct is not supported.  It will be ignored. (VER-104)
Compiling source file /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/top_level.v
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/top_level.v:57: the undeclared symbol 'fft_put_req' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/top_level.v:61: the undeclared symbol 'to_fft_full' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/top_level.v:69: the undeclared symbol 'fft_get_req' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/top_level.v:73: the undeclared symbol 'from_fft_empty' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/top_level.v:79: the undeclared symbol 'fir_put_req' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/top_level.v:83: the undeclared symbol 'to_fir_full' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/top_level.v:91: the undeclared symbol 'fir_get_req' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/top_level.v:95: the undeclared symbol 'from_fir_empty' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/top_level.v:108: the undeclared symbol 'iir_enable' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/top_level.v:124: the undeclared symbol 'to_iir_empty' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/top_level.v:125: the undeclared symbol 'to_iir_full' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/top_level.v:126: the undeclared symbol 'from_iir_empty' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/top_level.v:127: the undeclared symbol 'from_iir_full' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/top_level.v:132: the undeclared symbol 'iir_put_req' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/top_level.v:133: the undeclared symbol 'iir_get_req' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/tristate.v
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/tristate.v:15: The 'declaration initial assignment' construct is not supported.  It will be ignored. (VER-104)
Compiling source file /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/validity_controller.v
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/validity_controller.v:16: The 'declaration initial assignment' construct is not supported.  It will be ignored. (VER-104)
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/validity_controller.v:17: The 'declaration initial assignment' construct is not supported.  It will be ignored. (VER-104)
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/validity_controller.v:20: The 'declaration initial assignment' construct is not supported.  It will be ignored. (VER-104)
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/validity_controller.v:21: The 'declaration initial assignment' construct is not supported.  It will be ignored. (VER-104)
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/validity_controller.v:26: The 'declaration initial assignment' construct is not supported.  It will be ignored. (VER-104)
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/validity_controller.v:28: The 'declaration initial assignment' construct is not supported.  It will be ignored. (VER-104)

Inferred memory devices in process
	in routine acc line 12 in file
		'/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/acc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine acc line 25 in file
		'/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/acc.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| fullinstructionA_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    accbypassA_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine acc line 42 in file
		'/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/acc.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|    countflag_reg    | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================

Statistics for case statements in always block at line 41 in file
	'/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/addr_calc_top.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            46            |     no/auto      |
|            60            |     no/auto      |
|            74            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine addr_calc_top line 41 in file
		'/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/addr_calc_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    to_iir_go_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   from_fir_go_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    to_fir_go_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   from_fft_go_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    to_fft_go_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   from_iir_go_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred tri-state devices in process
	in routine addr_calc_top line 91 in file
		'/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/addr_calc_top.v'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
|   addr_tri    | Tri-State Buffer |  32   | N  |
=================================================

Inferred tri-state devices in process
	in routine addr_calc_top line 95 in file
		'/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/addr_calc_top.v'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
|   addr_tri4   | Tri-State Buffer |  32   | N  |
=================================================

Inferred tri-state devices in process
	in routine addr_calc_top line 97 in file
		'/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/addr_calc_top.v'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
|   addr_tri5   | Tri-State Buffer |  32   | N  |
=================================================

Inferred tri-state devices in process
	in routine addr_calc_top line 92 in file
		'/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/addr_calc_top.v'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
|   addr_tri2   | Tri-State Buffer |  32   | N  |
=================================================

Inferred tri-state devices in process
	in routine addr_calc_top line 94 in file
		'/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/addr_calc_top.v'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
|   addr_tri3   | Tri-State Buffer |  32   | N  |
=================================================

Inferred tri-state devices in process
	in routine addr_calc_top line 98 in file
		'/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/addr_calc_top.v'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
|   addr_tri6   | Tri-State Buffer |  32   | N  |
=================================================

Inferred memory devices in process
	in routine main_decode line 70 in file
		'/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/controller.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|  loadstartaddr_reg  | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|  loaddatasize_reg   | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|    controls_reg     | Latch |   9   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
	in routine main_decode line 129 in file
		'/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/controller.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| accfullinstruction_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     accbypass_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
==================================================================================

Statistics for case statements in always block at line 150 in file
	'/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           151            |    auto/auto     |
|           155            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 44 in file
	'/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/data_bus_controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            49            |    auto/auto     |
|            67            |    auto/auto     |
|            85            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine data_bus_controller line 44 in file
		'/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/data_bus_controller.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|   data_to_fir_reg   | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|   data_to_fft_reg   | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|  data_from_fft_reg  | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|  data_from_fir_reg  | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|  data_from_iir_reg  | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|   data_to_iir_reg   | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
	in routine data_bus_controller line 104 in file
		'/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/data_bus_controller.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   iir_put_req_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    ram_read_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   fir_get_req_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    ram_write_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   fft_get_req_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   iir_get_req_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      data_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|   fft_put_req_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  fir_full_flag_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  fft_full_flag_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     data_in_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  iir_full_flag_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   fir_put_req_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred tri-state devices in process
	in routine data_bus_controller line 249 in file
		'/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/data_bus_controller.v'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_bus_tri  | Tri-State Buffer |  32   | N  |
=================================================

Inferred memory devices in process
	in routine datapath line 101 in file
		'/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/datapath.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    datasize_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    startaddr_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine empty_detector line 33 in file
		'/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/empty_detector.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     result_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/FIFO_HL.v:57: 'reset' is being read, but does not appear in the sensitivity list of the block. (ELAB-292)
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/FIFO_HL.v:63: 'gtok_out' is being read, but does not appear in the sensitivity list of the block. (ELAB-292)

Inferred memory devices in process
	in routine FIFO_HL line 35 in file
		'/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/FIFO_HL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   hold_token_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/filt_filesize_counter.v:35: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/filt_filesize_counter.v:58: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine counter1 line 22 in file
		'/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/filt_filesize_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      hold_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      count_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine d_mem line 17 in file
		'/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/mem.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RAM_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|     d_mem/15     |   64   |   32    |      6       | N  |
===========================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|     i_mem/32     |   64   |   32    |      6       | N  |
===========================================================

Statistics for case statements in always block at line 12 in file
	'/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/parts.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            13            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine reg_file line 116 in file
		'/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/parts.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     regfile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     regfile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     regfile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     regfile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     regfile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     regfile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     regfile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     regfile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     regfile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     regfile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     regfile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     regfile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     regfile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     regfile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     regfile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     regfile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     regfile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     regfile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     regfile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     regfile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     regfile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     regfile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     regfile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     regfile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     regfile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     regfile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     regfile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     regfile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     regfile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     regfile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     regfile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     regfile_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|   reg_file/110   |   32   |   32    |      5       | N  |
|   reg_file/112   |   32   |   32    |      5       | N  |
===========================================================

Inferred memory devices in process
	in routine flopr_32 line 127 in file
		'/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/parts.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine flopr_5 line 138 in file
		'/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/parts.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine flopr_4 line 149 in file
		'/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/parts.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine flopr_2 line 160 in file
		'/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/parts.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine floprc_32 line 170 in file
		'/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/parts.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine floprc_10 line 183 in file
		'/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/parts.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine floprc_5 line 196 in file
		'/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/parts.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine flopenr_32 line 209 in file
		'/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/parts.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine flopenrc_32 line 221 in file
		'/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/parts.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pla_top line 27 in file
		'/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/pla_top.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|    iir_enable_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    fir_enable_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| instruction_valid_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    fft_enable_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_done_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine reg_32 line 17 in file
		'/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/reg_32.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       sr_reg        | Flip-flop |  32   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine reg_get_token line 15 in file
		'/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/reg_get_token.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      token_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine reg_token_newestest line 21 in file
		'/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/reg_token_newestest.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  out_valid_put_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      token_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine reg_token_newestest line 73 in file
		'/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/reg_token_newestest.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  out_valid_get_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine tristate line 17 in file
		'/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/tristate.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       en_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred tri-state devices in process
	in routine tristate line 29 in file
		'/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/tristate.v'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
|    do_tri     | Tri-State Buffer |  32   | N  |
=================================================

Inferred memory devices in process
	in routine validity_controller line 33 in file
		'/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/validity_controller.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     f_i_put_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine validity_controller line 76 in file
		'/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/validity_controller.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   valid_read_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     f_i_get_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  write_enable_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/acc.db:acc'
Loaded 49 designs.
Current design is 'acc'.
acc adder32b addr_calc_top controller main_decode alu_decode data_bus_controller datapath dc_router_top empty_detector FIFO_HL FIFO_module filt_address_calc counter1 full_detector get_controller hazard init_mux_newest d_mem i_mem mipspipelined mipstop ALU adder shift_left_2 sign_ext mux2_32 mux2_5 mux3_32 mux4_32 reg_file flopr_32 flopr_5 flopr_4 flopr_2 floprc_32 floprc_10 floprc_5 flopenr_32 flopenrc_32 eqcmp pla_top put_controller reg_32 reg_get_token reg_token_newestest top_level tristate validity_controller
list_designs
ALU                     flopenr_32              mux2_5
FIFO_HL                 flopenrc_32             mux2_32
FIFO_module             flopr_2                 mux3_32
acc (*)                 flopr_4                 mux4_32
adder                   flopr_5                 pla_top
adder32b                flopr_32                put_controller
addr_calc_top           floprc_5                reg_32
alu_decode              floprc_10               reg_file
controller              floprc_32               reg_get_token
counter1                full_detector           reg_token_newestest
d_mem                   get_controller          shift_left_2
data_bus_controller     hazard                  sign_ext
datapath                i_mem                   top_level
dc_router_top           init_mux_newest         tristate
empty_detector          main_decode             validity_controller
eqcmp                   mipspipelined
filt_address_calc       mipstop
1
#########################################
# Design Constranits                    #
#########################################
current_design $top_level
Current design is 'top_level'.
{top_level}
link

  Linking design 'top_level'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (49 designs)              /home/user4/spring13/ms4543/E6321/Project/e6321_top_half/src/top_level.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library) /tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library) /tools4/syn2007.12/libraries/syn/dw_foundation.sldb

1
source -verbose "timing.tcl"
50
1
3
0
1
0.001
1
1
1
1
1
1
1
1
1
#set_driving_cell -lib_cell HS65_GS_IVX2 [all_inputs]
set_max_capacitance 0.001 [all_inputs]
1
set_max_fanout 4 $top_level
1
set_max_fanout 2 [all_inputs]
1
set_max_area 0 
1
set_fix_multiple_port_nets -all -buffer_constants
1
#set_dont_use ST65GP_250/HS65_GS_IVX2
#set_ideal_network {resetn}
#set_ideal_network {addr_in}
#set_ideal_network {temp} -no_propagate
#set_ideal_network {data_out} -no_propagate
#set_multicycle_path 2 -from {temp1} -to {out1}
#set_multicycle_path 2 -from {temp2} -to {out2}
#########################################
# Compile for combinational logic       #
#########################################
check_design
Warning: In design 'top_level', the same net is connected to more than one pin on submodule 'fifo_to_fft'. (LINT-33)
   Net 'clk' is connected to pins 'clk_put', 'clk_get'. 
Warning: In design 'top_level', the same net is connected to more than one pin on submodule 'fifo_from_fft'. (LINT-33)
   Net 'clk' is connected to pins 'clk_put', 'clk_get'. 
Warning: In design 'top_level', the same net is connected to more than one pin on submodule 'fifo_to_fir'. (LINT-33)
   Net 'clk' is connected to pins 'clk_put', 'clk_get'. 
Warning: In design 'top_level', the same net is connected to more than one pin on submodule 'fifo_from_fir'. (LINT-33)
   Net 'clk' is connected to pins 'clk_put', 'clk_get'. 
Warning: In design 'top_level', input pin 'iir_data_in[31]' of hierarchical cell 'router' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'top_level', input pin 'iir_data_in[30]' of hierarchical cell 'router' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'top_level', input pin 'iir_data_in[29]' of hierarchical cell 'router' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'top_level', input pin 'iir_data_in[28]' of hierarchical cell 'router' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'top_level', input pin 'iir_data_in[27]' of hierarchical cell 'router' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'top_level', input pin 'iir_data_in[26]' of hierarchical cell 'router' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'top_level', input pin 'iir_data_in[25]' of hierarchical cell 'router' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'top_level', input pin 'iir_data_in[24]' of hierarchical cell 'router' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'top_level', input pin 'iir_data_in[23]' of hierarchical cell 'router' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'top_level', input pin 'iir_data_in[22]' of hierarchical cell 'router' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'top_level', input pin 'iir_data_in[21]' of hierarchical cell 'router' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'top_level', input pin 'iir_data_in[20]' of hierarchical cell 'router' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'top_level', input pin 'iir_data_in[19]' of hierarchical cell 'router' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'top_level', input pin 'iir_data_in[18]' of hierarchical cell 'router' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'top_level', input pin 'iir_data_in[17]' of hierarchical cell 'router' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'top_level', input pin 'iir_data_in[16]' of hierarchical cell 'router' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'top_level', input pin 'iir_data_in[15]' of hierarchical cell 'router' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'top_level', input pin 'iir_data_in[14]' of hierarchical cell 'router' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'top_level', input pin 'iir_data_in[13]' of hierarchical cell 'router' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'top_level', input pin 'iir_data_in[12]' of hierarchical cell 'router' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'top_level', input pin 'iir_data_in[11]' of hierarchical cell 'router' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'top_level', input pin 'iir_data_in[10]' of hierarchical cell 'router' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'top_level', input pin 'iir_data_in[9]' of hierarchical cell 'router' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'top_level', input pin 'iir_data_in[8]' of hierarchical cell 'router' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'top_level', input pin 'iir_data_in[7]' of hierarchical cell 'router' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'top_level', input pin 'iir_data_in[6]' of hierarchical cell 'router' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'top_level', input pin 'iir_data_in[5]' of hierarchical cell 'router' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'top_level', input pin 'iir_data_in[4]' of hierarchical cell 'router' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'top_level', input pin 'iir_data_in[3]' of hierarchical cell 'router' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'top_level', input pin 'iir_data_in[2]' of hierarchical cell 'router' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'top_level', input pin 'iir_data_in[1]' of hierarchical cell 'router' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'top_level', input pin 'iir_data_in[0]' of hierarchical cell 'router' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'top_level', input pin 'to_iir_empty' of hierarchical cell 'router' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'top_level', input pin 'to_iir_full' of hierarchical cell 'router' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'top_level', input pin 'from_iir_empty' of hierarchical cell 'router' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'top_level', input pin 'from_iir_full' of hierarchical cell 'router' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'top_level', a pin on submodule 'router' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'chipselect' is connected to logic 1. 
Warning: In design 'top_level', input port 'acc_fft_data_out[31]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fft_data_out[31]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fft_data_out[30]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fft_data_out[30]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fft_data_out[29]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fft_data_out[29]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fft_data_out[28]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fft_data_out[28]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fft_data_out[27]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fft_data_out[27]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fft_data_out[26]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fft_data_out[26]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fft_data_out[25]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fft_data_out[25]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fft_data_out[24]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fft_data_out[24]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fft_data_out[23]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fft_data_out[23]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fft_data_out[22]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fft_data_out[22]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fft_data_out[21]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fft_data_out[21]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fft_data_out[20]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fft_data_out[20]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fft_data_out[19]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fft_data_out[19]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fft_data_out[18]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fft_data_out[18]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fft_data_out[17]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fft_data_out[17]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fft_data_out[16]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fft_data_out[16]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fft_data_out[15]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fft_data_out[15]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fft_data_out[14]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fft_data_out[14]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fft_data_out[13]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fft_data_out[13]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fft_data_out[12]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fft_data_out[12]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fft_data_out[11]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fft_data_out[11]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fft_data_out[10]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fft_data_out[10]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fft_data_out[9]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fft_data_out[9]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fft_data_out[8]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fft_data_out[8]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fft_data_out[7]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fft_data_out[7]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fft_data_out[6]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fft_data_out[6]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fft_data_out[5]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fft_data_out[5]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fft_data_out[4]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fft_data_out[4]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fft_data_out[3]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fft_data_out[3]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fft_data_out[2]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fft_data_out[2]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fft_data_out[1]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fft_data_out[1]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fft_data_out[0]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fft_data_out[0]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fir_data_out[31]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fir_data_out[31]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fir_data_out[30]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fir_data_out[30]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fir_data_out[29]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fir_data_out[29]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fir_data_out[28]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fir_data_out[28]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fir_data_out[27]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fir_data_out[27]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fir_data_out[26]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fir_data_out[26]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fir_data_out[25]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fir_data_out[25]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fir_data_out[24]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fir_data_out[24]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fir_data_out[23]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fir_data_out[23]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fir_data_out[22]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fir_data_out[22]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fir_data_out[21]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fir_data_out[21]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fir_data_out[20]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fir_data_out[20]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fir_data_out[19]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fir_data_out[19]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fir_data_out[18]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fir_data_out[18]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fir_data_out[17]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fir_data_out[17]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fir_data_out[16]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fir_data_out[16]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fir_data_out[15]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fir_data_out[15]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fir_data_out[14]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fir_data_out[14]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fir_data_out[13]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fir_data_out[13]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fir_data_out[12]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fir_data_out[12]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fir_data_out[11]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fir_data_out[11]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fir_data_out[10]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fir_data_out[10]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fir_data_out[9]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fir_data_out[9]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fir_data_out[8]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fir_data_out[8]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fir_data_out[7]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fir_data_out[7]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fir_data_out[6]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fir_data_out[6]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fir_data_out[5]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fir_data_out[5]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fir_data_out[4]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fir_data_out[4]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fir_data_out[3]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fir_data_out[3]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fir_data_out[2]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fir_data_out[2]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fir_data_out[1]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fir_data_out[1]' is unloaded. (LINT-8)
Warning: In design 'top_level', input port 'acc_fir_data_out[0]' drives wired logic.
(port-direction may have been specified incorrectly.) (LINT-6)
Warning: In design 'top_level', input port 'acc_fir_data_out[0]' is unloaded. (LINT-8)
Warning: In design 'top_level', net 'iir_get_req' driven by pin 'router/iir_get_req' has no loads. (LINT-2)
Warning: In design 'top_level', net 'iir_put_req' driven by pin 'router/iir_put_req' has no loads. (LINT-2)
Warning: In design 'top_level', net 'from_iir_full' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'top_level', net 'from_iir_empty' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'top_level', net 'to_iir_full' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'top_level', net 'to_iir_empty' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'top_level', net 'iir_data_out[0]' driven by pin 'router/iir_data_out[0]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'iir_data_out[1]' driven by pin 'router/iir_data_out[1]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'iir_data_out[2]' driven by pin 'router/iir_data_out[2]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'iir_data_out[3]' driven by pin 'router/iir_data_out[3]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'iir_data_out[4]' driven by pin 'router/iir_data_out[4]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'iir_data_out[5]' driven by pin 'router/iir_data_out[5]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'iir_data_out[6]' driven by pin 'router/iir_data_out[6]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'iir_data_out[7]' driven by pin 'router/iir_data_out[7]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'iir_data_out[8]' driven by pin 'router/iir_data_out[8]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'iir_data_out[9]' driven by pin 'router/iir_data_out[9]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'iir_data_out[10]' driven by pin 'router/iir_data_out[10]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'iir_data_out[11]' driven by pin 'router/iir_data_out[11]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'iir_data_out[12]' driven by pin 'router/iir_data_out[12]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'iir_data_out[13]' driven by pin 'router/iir_data_out[13]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'iir_data_out[14]' driven by pin 'router/iir_data_out[14]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'iir_data_out[15]' driven by pin 'router/iir_data_out[15]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'iir_data_out[16]' driven by pin 'router/iir_data_out[16]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'iir_data_out[17]' driven by pin 'router/iir_data_out[17]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'iir_data_out[18]' driven by pin 'router/iir_data_out[18]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'iir_data_out[19]' driven by pin 'router/iir_data_out[19]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'iir_data_out[20]' driven by pin 'router/iir_data_out[20]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'iir_data_out[21]' driven by pin 'router/iir_data_out[21]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'iir_data_out[22]' driven by pin 'router/iir_data_out[22]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'iir_data_out[23]' driven by pin 'router/iir_data_out[23]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'iir_data_out[24]' driven by pin 'router/iir_data_out[24]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'iir_data_out[25]' driven by pin 'router/iir_data_out[25]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'iir_data_out[26]' driven by pin 'router/iir_data_out[26]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'iir_data_out[27]' driven by pin 'router/iir_data_out[27]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'iir_data_out[28]' driven by pin 'router/iir_data_out[28]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'iir_data_out[29]' driven by pin 'router/iir_data_out[29]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'iir_data_out[30]' driven by pin 'router/iir_data_out[30]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'iir_data_out[31]' driven by pin 'router/iir_data_out[31]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'iir_data_in[0]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'top_level', net 'iir_data_in[1]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'top_level', net 'iir_data_in[2]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'top_level', net 'iir_data_in[3]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'top_level', net 'iir_data_in[4]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'top_level', net 'iir_data_in[5]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'top_level', net 'iir_data_in[6]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'top_level', net 'iir_data_in[7]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'top_level', net 'iir_data_in[8]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'top_level', net 'iir_data_in[9]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'top_level', net 'iir_data_in[10]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'top_level', net 'iir_data_in[11]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'top_level', net 'iir_data_in[12]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'top_level', net 'iir_data_in[13]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'top_level', net 'iir_data_in[14]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'top_level', net 'iir_data_in[15]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'top_level', net 'iir_data_in[16]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'top_level', net 'iir_data_in[17]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'top_level', net 'iir_data_in[18]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'top_level', net 'iir_data_in[19]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'top_level', net 'iir_data_in[20]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'top_level', net 'iir_data_in[21]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'top_level', net 'iir_data_in[22]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'top_level', net 'iir_data_in[23]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'top_level', net 'iir_data_in[24]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'top_level', net 'iir_data_in[25]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'top_level', net 'iir_data_in[26]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'top_level', net 'iir_data_in[27]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'top_level', net 'iir_data_in[28]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'top_level', net 'iir_data_in[29]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'top_level', net 'iir_data_in[30]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'top_level', net 'iir_data_in[31]' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'top_level', net 'iir_enable' driven by pin 'router/iir_enable' has no loads. (LINT-2)
Warning: Net 'data_bus[0]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[1]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[2]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[3]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[4]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[5]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[6]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[7]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[8]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[9]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[10]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[11]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[12]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[13]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[14]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[15]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[16]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[17]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[18]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[19]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[20]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[21]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[22]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[23]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[24]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[25]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[26]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[27]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[28]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[29]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[30]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[31]' has a single tri-state driver.  (LINT-63)
Warning: In design 'top_level', net 'acc_fir_data_out[0]' driven by pin 'fifo_to_fir/data_get[0]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fir_data_out[1]' driven by pin 'fifo_to_fir/data_get[1]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fir_data_out[2]' driven by pin 'fifo_to_fir/data_get[2]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fir_data_out[3]' driven by pin 'fifo_to_fir/data_get[3]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fir_data_out[4]' driven by pin 'fifo_to_fir/data_get[4]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fir_data_out[5]' driven by pin 'fifo_to_fir/data_get[5]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fir_data_out[6]' driven by pin 'fifo_to_fir/data_get[6]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fir_data_out[7]' driven by pin 'fifo_to_fir/data_get[7]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fir_data_out[8]' driven by pin 'fifo_to_fir/data_get[8]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fir_data_out[9]' driven by pin 'fifo_to_fir/data_get[9]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fir_data_out[10]' driven by pin 'fifo_to_fir/data_get[10]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fir_data_out[11]' driven by pin 'fifo_to_fir/data_get[11]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fir_data_out[12]' driven by pin 'fifo_to_fir/data_get[12]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fir_data_out[13]' driven by pin 'fifo_to_fir/data_get[13]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fir_data_out[14]' driven by pin 'fifo_to_fir/data_get[14]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fir_data_out[15]' driven by pin 'fifo_to_fir/data_get[15]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fir_data_out[16]' driven by pin 'fifo_to_fir/data_get[16]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fir_data_out[17]' driven by pin 'fifo_to_fir/data_get[17]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fir_data_out[18]' driven by pin 'fifo_to_fir/data_get[18]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fir_data_out[19]' driven by pin 'fifo_to_fir/data_get[19]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fir_data_out[20]' driven by pin 'fifo_to_fir/data_get[20]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fir_data_out[21]' driven by pin 'fifo_to_fir/data_get[21]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fir_data_out[22]' driven by pin 'fifo_to_fir/data_get[22]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fir_data_out[23]' driven by pin 'fifo_to_fir/data_get[23]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fir_data_out[24]' driven by pin 'fifo_to_fir/data_get[24]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fir_data_out[25]' driven by pin 'fifo_to_fir/data_get[25]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fir_data_out[26]' driven by pin 'fifo_to_fir/data_get[26]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fir_data_out[27]' driven by pin 'fifo_to_fir/data_get[27]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fir_data_out[28]' driven by pin 'fifo_to_fir/data_get[28]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fir_data_out[29]' driven by pin 'fifo_to_fir/data_get[29]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fir_data_out[30]' driven by pin 'fifo_to_fir/data_get[30]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fir_data_out[31]' driven by pin 'fifo_to_fir/data_get[31]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fft_data_out[0]' driven by pin 'fifo_to_fft/data_get[0]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fft_data_out[1]' driven by pin 'fifo_to_fft/data_get[1]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fft_data_out[2]' driven by pin 'fifo_to_fft/data_get[2]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fft_data_out[3]' driven by pin 'fifo_to_fft/data_get[3]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fft_data_out[4]' driven by pin 'fifo_to_fft/data_get[4]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fft_data_out[5]' driven by pin 'fifo_to_fft/data_get[5]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fft_data_out[6]' driven by pin 'fifo_to_fft/data_get[6]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fft_data_out[7]' driven by pin 'fifo_to_fft/data_get[7]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fft_data_out[8]' driven by pin 'fifo_to_fft/data_get[8]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fft_data_out[9]' driven by pin 'fifo_to_fft/data_get[9]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fft_data_out[10]' driven by pin 'fifo_to_fft/data_get[10]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fft_data_out[11]' driven by pin 'fifo_to_fft/data_get[11]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fft_data_out[12]' driven by pin 'fifo_to_fft/data_get[12]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fft_data_out[13]' driven by pin 'fifo_to_fft/data_get[13]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fft_data_out[14]' driven by pin 'fifo_to_fft/data_get[14]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fft_data_out[15]' driven by pin 'fifo_to_fft/data_get[15]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fft_data_out[16]' driven by pin 'fifo_to_fft/data_get[16]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fft_data_out[17]' driven by pin 'fifo_to_fft/data_get[17]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fft_data_out[18]' driven by pin 'fifo_to_fft/data_get[18]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fft_data_out[19]' driven by pin 'fifo_to_fft/data_get[19]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fft_data_out[20]' driven by pin 'fifo_to_fft/data_get[20]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fft_data_out[21]' driven by pin 'fifo_to_fft/data_get[21]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fft_data_out[22]' driven by pin 'fifo_to_fft/data_get[22]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fft_data_out[23]' driven by pin 'fifo_to_fft/data_get[23]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fft_data_out[24]' driven by pin 'fifo_to_fft/data_get[24]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fft_data_out[25]' driven by pin 'fifo_to_fft/data_get[25]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fft_data_out[26]' driven by pin 'fifo_to_fft/data_get[26]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fft_data_out[27]' driven by pin 'fifo_to_fft/data_get[27]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fft_data_out[28]' driven by pin 'fifo_to_fft/data_get[28]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fft_data_out[29]' driven by pin 'fifo_to_fft/data_get[29]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fft_data_out[30]' driven by pin 'fifo_to_fft/data_get[30]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'acc_fft_data_out[31]' driven by pin 'fifo_to_fft/data_get[31]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/dataaddr[0]' driven by pin 'mips/mips/aluoutM[0]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/dataaddr[1]' driven by pin 'mips/mips/aluoutM[1]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/dataaddr[8]' driven by pin 'mips/mips/aluoutM[8]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/dataaddr[9]' driven by pin 'mips/mips/aluoutM[9]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/dataaddr[10]' driven by pin 'mips/mips/aluoutM[10]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/dataaddr[11]' driven by pin 'mips/mips/aluoutM[11]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/dataaddr[12]' driven by pin 'mips/mips/aluoutM[12]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/dataaddr[13]' driven by pin 'mips/mips/aluoutM[13]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/dataaddr[14]' driven by pin 'mips/mips/aluoutM[14]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/dataaddr[15]' driven by pin 'mips/mips/aluoutM[15]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/dataaddr[16]' driven by pin 'mips/mips/aluoutM[16]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/dataaddr[17]' driven by pin 'mips/mips/aluoutM[17]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/dataaddr[18]' driven by pin 'mips/mips/aluoutM[18]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/dataaddr[19]' driven by pin 'mips/mips/aluoutM[19]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/dataaddr[20]' driven by pin 'mips/mips/aluoutM[20]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/dataaddr[21]' driven by pin 'mips/mips/aluoutM[21]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/dataaddr[22]' driven by pin 'mips/mips/aluoutM[22]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/dataaddr[23]' driven by pin 'mips/mips/aluoutM[23]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/dataaddr[24]' driven by pin 'mips/mips/aluoutM[24]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/dataaddr[25]' driven by pin 'mips/mips/aluoutM[25]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/dataaddr[26]' driven by pin 'mips/mips/aluoutM[26]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/dataaddr[27]' driven by pin 'mips/mips/aluoutM[27]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/dataaddr[28]' driven by pin 'mips/mips/aluoutM[28]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/dataaddr[29]' driven by pin 'mips/mips/aluoutM[29]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/dataaddr[30]' driven by pin 'mips/mips/aluoutM[30]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/dataaddr[31]' driven by pin 'mips/mips/aluoutM[31]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/pc[0]' driven by pin 'mips/mips/pcF[0]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/pc[1]' driven by pin 'mips/mips/pcF[1]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/pc[8]' driven by pin 'mips/mips/pcF[8]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/pc[9]' driven by pin 'mips/mips/pcF[9]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/pc[10]' driven by pin 'mips/mips/pcF[10]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/pc[11]' driven by pin 'mips/mips/pcF[11]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/pc[12]' driven by pin 'mips/mips/pcF[12]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/pc[13]' driven by pin 'mips/mips/pcF[13]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/pc[14]' driven by pin 'mips/mips/pcF[14]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/pc[15]' driven by pin 'mips/mips/pcF[15]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/pc[16]' driven by pin 'mips/mips/pcF[16]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/pc[17]' driven by pin 'mips/mips/pcF[17]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/pc[18]' driven by pin 'mips/mips/pcF[18]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/pc[19]' driven by pin 'mips/mips/pcF[19]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/pc[20]' driven by pin 'mips/mips/pcF[20]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/pc[21]' driven by pin 'mips/mips/pcF[21]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/pc[22]' driven by pin 'mips/mips/pcF[22]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/pc[23]' driven by pin 'mips/mips/pcF[23]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/pc[24]' driven by pin 'mips/mips/pcF[24]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/pc[25]' driven by pin 'mips/mips/pcF[25]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/pc[26]' driven by pin 'mips/mips/pcF[26]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/pc[27]' driven by pin 'mips/mips/pcF[27]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/pc[28]' driven by pin 'mips/mips/pcF[28]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/pc[29]' driven by pin 'mips/mips/pcF[29]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/pc[30]' driven by pin 'mips/mips/pcF[30]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/pc[31]' driven by pin 'mips/mips/pcF[31]' has no loads. (LINT-2)
Warning: In design 'FIFO_module', a pin on submodule 'fifo_cell1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'init_put' is connected to logic 0. 
   Pin 'init_get' is connected to logic 0. 
Warning: In design 'FIFO_module', the same net is connected to more than one pin on submodule 'fifo_cell1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'init_put', 'init_get'. 
Warning: In design 'FIFO_module', a pin on submodule 'fifo_cell2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'init_put' is connected to logic 0. 
   Pin 'init_get' is connected to logic 0. 
Warning: In design 'FIFO_module', the same net is connected to more than one pin on submodule 'fifo_cell2'. (LINT-33)
   Net '*Logic0*' is connected to pins 'init_put', 'init_get'. 
Warning: In design 'FIFO_module', a pin on submodule 'fifo_cell3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'init_put' is connected to logic 0. 
   Pin 'init_get' is connected to logic 0. 
Warning: In design 'FIFO_module', the same net is connected to more than one pin on submodule 'fifo_cell3'. (LINT-33)
   Net '*Logic0*' is connected to pins 'init_put', 'init_get'. 
Warning: In design 'FIFO_module', a pin on submodule 'fifo_cell4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'init_put' is connected to logic 0. 
   Pin 'init_get' is connected to logic 0. 
Warning: In design 'FIFO_module', the same net is connected to more than one pin on submodule 'fifo_cell4'. (LINT-33)
   Net '*Logic0*' is connected to pins 'init_put', 'init_get'. 
Warning: In design 'FIFO_module', a pin on submodule 'fifo_cell5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'init_put' is connected to logic 0. 
   Pin 'init_get' is connected to logic 0. 
Warning: In design 'FIFO_module', the same net is connected to more than one pin on submodule 'fifo_cell5'. (LINT-33)
   Net '*Logic0*' is connected to pins 'init_put', 'init_get'. 
Warning: In design 'FIFO_module', a pin on submodule 'fifo_cell6' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'init_put' is connected to logic 0. 
   Pin 'init_get' is connected to logic 0. 
Warning: In design 'FIFO_module', the same net is connected to more than one pin on submodule 'fifo_cell6'. (LINT-33)
   Net '*Logic0*' is connected to pins 'init_put', 'init_get'. 
Warning: In design 'FIFO_module', a pin on submodule 'fifo_cell7' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'init_put' is connected to logic 0. 
   Pin 'init_get' is connected to logic 0. 
Warning: In design 'FIFO_module', the same net is connected to more than one pin on submodule 'fifo_cell7'. (LINT-33)
   Net '*Logic0*' is connected to pins 'init_put', 'init_get'. 
Warning: In design 'FIFO_module', a pin on submodule 'fifo_cell8' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'init_put' is connected to logic 0. 
   Pin 'init_get' is connected to logic 0. 
Warning: In design 'FIFO_module', the same net is connected to more than one pin on submodule 'fifo_cell8'. (LINT-33)
   Net '*Logic0*' is connected to pins 'init_put', 'init_get'. 
Warning: In design 'FIFO_module', a pin on submodule 'fifo_cell9' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'init_put' is connected to logic 0. 
   Pin 'init_get' is connected to logic 0. 
Warning: In design 'FIFO_module', the same net is connected to more than one pin on submodule 'fifo_cell9'. (LINT-33)
   Net '*Logic0*' is connected to pins 'init_put', 'init_get'. 
Warning: In design 'FIFO_module', a pin on submodule 'fifo_cell10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'init_put' is connected to logic 0. 
   Pin 'init_get' is connected to logic 0. 
Warning: In design 'FIFO_module', the same net is connected to more than one pin on submodule 'fifo_cell10'. (LINT-33)
   Net '*Logic0*' is connected to pins 'init_put', 'init_get'. 
Warning: In design 'FIFO_module', a pin on submodule 'fifo_cell11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'init_put' is connected to logic 0. 
   Pin 'init_get' is connected to logic 0. 
Warning: In design 'FIFO_module', the same net is connected to more than one pin on submodule 'fifo_cell11'. (LINT-33)
   Net '*Logic0*' is connected to pins 'init_put', 'init_get'. 
Warning: In design 'FIFO_module', a pin on submodule 'fifo_cell12' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'init_put' is connected to logic 0. 
   Pin 'init_get' is connected to logic 0. 
Warning: In design 'FIFO_module', the same net is connected to more than one pin on submodule 'fifo_cell12'. (LINT-33)
   Net '*Logic0*' is connected to pins 'init_put', 'init_get'. 
Warning: In design 'FIFO_module', a pin on submodule 'fifo_cell13' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'init_put' is connected to logic 0. 
   Pin 'init_get' is connected to logic 0. 
Warning: In design 'FIFO_module', the same net is connected to more than one pin on submodule 'fifo_cell13'. (LINT-33)
   Net '*Logic0*' is connected to pins 'init_put', 'init_get'. 
Warning: In design 'FIFO_module', a pin on submodule 'fifo_cell14' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'init_put' is connected to logic 0. 
   Pin 'init_get' is connected to logic 0. 
Warning: In design 'FIFO_module', the same net is connected to more than one pin on submodule 'fifo_cell14'. (LINT-33)
   Net '*Logic0*' is connected to pins 'init_put', 'init_get'. 
Warning: In design 'FIFO_module', a pin on submodule 'fifo_cell15' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'init_put' is connected to logic 0. 
   Pin 'init_get' is connected to logic 0. 
Warning: In design 'FIFO_module', the same net is connected to more than one pin on submodule 'fifo_cell15'. (LINT-33)
   Net '*Logic0*' is connected to pins 'init_put', 'init_get'. 
Warning: In design 'top_level', net 'fifo_to_fft/hang[0]' driven by pin 'fifo_to_fft/fifo_cell1/tok_xnor_put' has no loads. (LINT-2)
Warning: In design 'top_level', net 'fifo_to_fft/hang[1]' driven by pin 'fifo_to_fft/fifo_cell2/tok_xnor_put' has no loads. (LINT-2)
Warning: In design 'top_level', net 'fifo_to_fft/hang[2]' driven by pin 'fifo_to_fft/fifo_cell3/tok_xnor_put' has no loads. (LINT-2)
Warning: In design 'top_level', net 'fifo_to_fft/hang[3]' driven by pin 'fifo_to_fft/fifo_cell4/tok_xnor_put' has no loads. (LINT-2)
Warning: In design 'top_level', net 'fifo_to_fft/hang[4]' driven by pin 'fifo_to_fft/fifo_cell5/tok_xnor_put' has no loads. (LINT-2)
Warning: In design 'top_level', net 'fifo_to_fft/hang[5]' driven by pin 'fifo_to_fft/fifo_cell6/tok_xnor_put' has no loads. (LINT-2)
Warning: In design 'top_level', net 'fifo_to_fft/hang[6]' driven by pin 'fifo_to_fft/fifo_cell7/tok_xnor_put' has no loads. (LINT-2)
Warning: In design 'top_level', net 'fifo_to_fft/hang[7]' driven by pin 'fifo_to_fft/fifo_cell8/tok_xnor_put' has no loads. (LINT-2)
Warning: In design 'top_level', net 'fifo_to_fft/hang[8]' driven by pin 'fifo_to_fft/fifo_cell9/tok_xnor_put' has no loads. (LINT-2)
Warning: In design 'top_level', net 'fifo_to_fft/hang[9]' driven by pin 'fifo_to_fft/fifo_cell10/tok_xnor_put' has no loads. (LINT-2)
Warning: In design 'top_level', net 'fifo_to_fft/hang[10]' driven by pin 'fifo_to_fft/fifo_cell11/tok_xnor_put' has no loads. (LINT-2)
Warning: In design 'top_level', net 'fifo_to_fft/hang[11]' driven by pin 'fifo_to_fft/fifo_cell12/tok_xnor_put' has no loads. (LINT-2)
Warning: In design 'top_level', net 'fifo_to_fft/hang[12]' driven by pin 'fifo_to_fft/fifo_cell13/tok_xnor_put' has no loads. (LINT-2)
Warning: In design 'top_level', net 'fifo_to_fft/hang[13]' driven by pin 'fifo_to_fft/fifo_cell14/tok_xnor_put' has no loads. (LINT-2)
Warning: In design 'top_level', net 'fifo_to_fft/hang[14]' driven by pin 'fifo_to_fft/fifo_cell15/tok_xnor_put' has no loads. (LINT-2)
Warning: In design 'top_level', net 'fifo_to_fft/hold[0]' driven by pin 'fifo_to_fft/fifo_cell0/hold' has no loads. (LINT-2)
Warning: In design 'top_level', net 'fifo_to_fft/hold[1]' driven by pin 'fifo_to_fft/fifo_cell1/hold' has no loads. (LINT-2)
Warning: In design 'top_level', net 'fifo_to_fft/hold[2]' driven by pin 'fifo_to_fft/fifo_cell2/hold' has no loads. (LINT-2)
Warning: In design 'top_level', net 'fifo_to_fft/hold[3]' driven by pin 'fifo_to_fft/fifo_cell3/hold' has no loads. (LINT-2)
Warning: In design 'top_level', net 'fifo_to_fft/hold[4]' driven by pin 'fifo_to_fft/fifo_cell4/hold' has no loads. (LINT-2)
Warning: In design 'top_level', net 'fifo_to_fft/hold[5]' driven by pin 'fifo_to_fft/fifo_cell5/hold' has no loads. (LINT-2)
Warning: In design 'top_level', net 'fifo_to_fft/hold[6]' driven by pin 'fifo_to_fft/fifo_cell6/hold' has no loads. (LINT-2)
Warning: In design 'top_level', net 'fifo_to_fft/hold[7]' driven by pin 'fifo_to_fft/fifo_cell7/hold' has no loads. (LINT-2)
Warning: In design 'top_level', net 'fifo_to_fft/hold[8]' driven by pin 'fifo_to_fft/fifo_cell8/hold' has no loads. (LINT-2)
Warning: In design 'top_level', net 'fifo_to_fft/hold[9]' driven by pin 'fifo_to_fft/fifo_cell9/hold' has no loads. (LINT-2)
Warning: In design 'top_level', net 'fifo_to_fft/hold[10]' driven by pin 'fifo_to_fft/fifo_cell10/hold' has no loads. (LINT-2)
Warning: In design 'top_level', net 'fifo_to_fft/hold[11]' driven by pin 'fifo_to_fft/fifo_cell11/hold' has no loads. (LINT-2)
Warning: In design 'top_level', net 'fifo_to_fft/hold[12]' driven by pin 'fifo_to_fft/fifo_cell12/hold' has no loads. (LINT-2)
Warning: In design 'top_level', net 'fifo_to_fft/hold[13]' driven by pin 'fifo_to_fft/fifo_cell13/hold' has no loads. (LINT-2)
Warning: In design 'top_level', net 'fifo_to_fft/hold[14]' driven by pin 'fifo_to_fft/fifo_cell14/hold' has no loads. (LINT-2)
Warning: In design 'top_level', net 'fifo_to_fft/hold[15]' driven by pin 'fifo_to_fft/fifo_cell15/hold' has no loads. (LINT-2)
Warning: In design 'data_bus_controller', input pin 'DATA2_0' of leaf cell 'C1546' is connected to undriven net 'router/data_cntl/to_iir_full'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'DATA3_31' of leaf cell 'C1559' is connected to undriven net 'router/data_cntl/iir_data_in[31]'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'DATA3_30' of leaf cell 'C1559' is connected to undriven net 'router/data_cntl/iir_data_in[30]'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'DATA3_29' of leaf cell 'C1559' is connected to undriven net 'router/data_cntl/iir_data_in[29]'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'DATA3_28' of leaf cell 'C1559' is connected to undriven net 'router/data_cntl/iir_data_in[28]'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'DATA3_27' of leaf cell 'C1559' is connected to undriven net 'router/data_cntl/iir_data_in[27]'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'DATA3_26' of leaf cell 'C1559' is connected to undriven net 'router/data_cntl/iir_data_in[26]'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'DATA3_25' of leaf cell 'C1559' is connected to undriven net 'router/data_cntl/iir_data_in[25]'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'DATA3_24' of leaf cell 'C1559' is connected to undriven net 'router/data_cntl/iir_data_in[24]'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'DATA3_23' of leaf cell 'C1559' is connected to undriven net 'router/data_cntl/iir_data_in[23]'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'DATA3_22' of leaf cell 'C1559' is connected to undriven net 'router/data_cntl/iir_data_in[22]'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'DATA3_21' of leaf cell 'C1559' is connected to undriven net 'router/data_cntl/iir_data_in[21]'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'DATA3_20' of leaf cell 'C1559' is connected to undriven net 'router/data_cntl/iir_data_in[20]'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'DATA3_19' of leaf cell 'C1559' is connected to undriven net 'router/data_cntl/iir_data_in[19]'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'DATA3_18' of leaf cell 'C1559' is connected to undriven net 'router/data_cntl/iir_data_in[18]'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'DATA3_17' of leaf cell 'C1559' is connected to undriven net 'router/data_cntl/iir_data_in[17]'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'DATA3_16' of leaf cell 'C1559' is connected to undriven net 'router/data_cntl/iir_data_in[16]'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'DATA3_15' of leaf cell 'C1559' is connected to undriven net 'router/data_cntl/iir_data_in[15]'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'DATA3_14' of leaf cell 'C1559' is connected to undriven net 'router/data_cntl/iir_data_in[14]'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'DATA3_13' of leaf cell 'C1559' is connected to undriven net 'router/data_cntl/iir_data_in[13]'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'DATA3_12' of leaf cell 'C1559' is connected to undriven net 'router/data_cntl/iir_data_in[12]'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'DATA3_11' of leaf cell 'C1559' is connected to undriven net 'router/data_cntl/iir_data_in[11]'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'DATA3_10' of leaf cell 'C1559' is connected to undriven net 'router/data_cntl/iir_data_in[10]'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'DATA3_9' of leaf cell 'C1559' is connected to undriven net 'router/data_cntl/iir_data_in[9]'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'DATA3_8' of leaf cell 'C1559' is connected to undriven net 'router/data_cntl/iir_data_in[8]'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'DATA3_7' of leaf cell 'C1559' is connected to undriven net 'router/data_cntl/iir_data_in[7]'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'DATA3_6' of leaf cell 'C1559' is connected to undriven net 'router/data_cntl/iir_data_in[6]'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'DATA3_5' of leaf cell 'C1559' is connected to undriven net 'router/data_cntl/iir_data_in[5]'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'DATA3_4' of leaf cell 'C1559' is connected to undriven net 'router/data_cntl/iir_data_in[4]'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'DATA3_3' of leaf cell 'C1559' is connected to undriven net 'router/data_cntl/iir_data_in[3]'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'DATA3_2' of leaf cell 'C1559' is connected to undriven net 'router/data_cntl/iir_data_in[2]'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'DATA3_1' of leaf cell 'C1559' is connected to undriven net 'router/data_cntl/iir_data_in[1]'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'DATA3_0' of leaf cell 'C1559' is connected to undriven net 'router/data_cntl/iir_data_in[0]'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'A' of leaf cell 'I_62' is connected to undriven net 'router/data_cntl/to_iir_empty'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'A' of leaf cell 'I_63' is connected to undriven net 'router/data_cntl/to_iir_full'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'A' of leaf cell 'I_64' is connected to undriven net 'router/data_cntl/from_iir_empty'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'A' of leaf cell 'I_65' is connected to undriven net 'router/data_cntl/from_iir_full'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'B' of leaf cell 'C1748' is connected to undriven net 'router/data_cntl/from_iir_empty'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'A' of leaf cell 'C1749' is connected to undriven net 'router/data_cntl/to_iir_empty'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'B' of leaf cell 'C1749' is connected to undriven net 'router/data_cntl/to_iir_full'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'B' of leaf cell 'C1752' is connected to undriven net 'router/data_cntl/from_iir_full'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'A' of leaf cell 'C1754' is connected to undriven net 'router/data_cntl/to_iir_empty'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'B' of leaf cell 'C1754' is connected to undriven net 'router/data_cntl/to_iir_full'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'B' of leaf cell 'C1757' is connected to undriven net 'router/data_cntl/from_iir_full'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'B' of leaf cell 'C1758' is connected to undriven net 'router/data_cntl/from_iir_empty'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'A' of leaf cell 'C1759' is connected to undriven net 'router/data_cntl/to_iir_empty'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'B' of leaf cell 'C1763' is connected to undriven net 'router/data_cntl/from_iir_empty'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'A' of leaf cell 'C1764' is connected to undriven net 'router/data_cntl/to_iir_empty'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'B' of leaf cell 'C1768' is connected to undriven net 'router/data_cntl/from_iir_full'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'A' of leaf cell 'C1770' is connected to undriven net 'router/data_cntl/to_iir_empty'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'B' of leaf cell 'C1774' is connected to undriven net 'router/data_cntl/from_iir_full'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'B' of leaf cell 'C1775' is connected to undriven net 'router/data_cntl/from_iir_empty'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'B' of leaf cell 'C1776' is connected to undriven net 'router/data_cntl/to_iir_full'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'B' of leaf cell 'C1780' is connected to undriven net 'router/data_cntl/from_iir_empty'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'B' of leaf cell 'C1781' is connected to undriven net 'router/data_cntl/to_iir_full'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'B' of leaf cell 'C1785' is connected to undriven net 'router/data_cntl/from_iir_full'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'B' of leaf cell 'C1787' is connected to undriven net 'router/data_cntl/to_iir_full'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'A' of leaf cell 'C1791' is connected to undriven net 'router/data_cntl/from_iir_empty'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'B' of leaf cell 'C1791' is connected to undriven net 'router/data_cntl/from_iir_full'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'A' of leaf cell 'C1792' is connected to undriven net 'router/data_cntl/to_iir_empty'.  (LINT-58)
Warning: In design 'data_bus_controller', input pin 'B' of leaf cell 'C1792' is connected to undriven net 'router/data_cntl/to_iir_full'.  (LINT-58)
Warning: In design 'data_bus_controller', output port 'fft_data_out[31]' is connected directly to output port 'iir_data_out[31]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[31]' is connected directly to output port 'fir_data_out[31]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[30]' is connected directly to output port 'iir_data_out[30]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[30]' is connected directly to output port 'fir_data_out[30]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[29]' is connected directly to output port 'iir_data_out[29]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[29]' is connected directly to output port 'fir_data_out[29]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[28]' is connected directly to output port 'iir_data_out[28]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[28]' is connected directly to output port 'fir_data_out[28]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[27]' is connected directly to output port 'iir_data_out[27]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[27]' is connected directly to output port 'fir_data_out[27]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[26]' is connected directly to output port 'iir_data_out[26]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[26]' is connected directly to output port 'fir_data_out[26]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[25]' is connected directly to output port 'iir_data_out[25]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[25]' is connected directly to output port 'fir_data_out[25]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[24]' is connected directly to output port 'iir_data_out[24]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[24]' is connected directly to output port 'fir_data_out[24]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[23]' is connected directly to output port 'iir_data_out[23]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[23]' is connected directly to output port 'fir_data_out[23]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[22]' is connected directly to output port 'iir_data_out[22]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[22]' is connected directly to output port 'fir_data_out[22]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[21]' is connected directly to output port 'iir_data_out[21]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[21]' is connected directly to output port 'fir_data_out[21]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[20]' is connected directly to output port 'iir_data_out[20]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[20]' is connected directly to output port 'fir_data_out[20]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[19]' is connected directly to output port 'iir_data_out[19]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[19]' is connected directly to output port 'fir_data_out[19]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[18]' is connected directly to output port 'iir_data_out[18]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[18]' is connected directly to output port 'fir_data_out[18]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[17]' is connected directly to output port 'iir_data_out[17]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[17]' is connected directly to output port 'fir_data_out[17]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[16]' is connected directly to output port 'iir_data_out[16]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[16]' is connected directly to output port 'fir_data_out[16]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[15]' is connected directly to output port 'iir_data_out[15]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[15]' is connected directly to output port 'fir_data_out[15]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[14]' is connected directly to output port 'iir_data_out[14]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[14]' is connected directly to output port 'fir_data_out[14]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[13]' is connected directly to output port 'iir_data_out[13]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[13]' is connected directly to output port 'fir_data_out[13]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[12]' is connected directly to output port 'iir_data_out[12]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[12]' is connected directly to output port 'fir_data_out[12]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[11]' is connected directly to output port 'iir_data_out[11]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[11]' is connected directly to output port 'fir_data_out[11]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[10]' is connected directly to output port 'iir_data_out[10]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[10]' is connected directly to output port 'fir_data_out[10]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[9]' is connected directly to output port 'iir_data_out[9]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[9]' is connected directly to output port 'fir_data_out[9]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[8]' is connected directly to output port 'iir_data_out[8]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[8]' is connected directly to output port 'fir_data_out[8]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[7]' is connected directly to output port 'iir_data_out[7]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[7]' is connected directly to output port 'fir_data_out[7]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[6]' is connected directly to output port 'iir_data_out[6]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[6]' is connected directly to output port 'fir_data_out[6]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[5]' is connected directly to output port 'iir_data_out[5]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[5]' is connected directly to output port 'fir_data_out[5]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[4]' is connected directly to output port 'iir_data_out[4]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[4]' is connected directly to output port 'fir_data_out[4]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[3]' is connected directly to output port 'iir_data_out[3]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[3]' is connected directly to output port 'fir_data_out[3]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[2]' is connected directly to output port 'iir_data_out[2]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[2]' is connected directly to output port 'fir_data_out[2]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[1]' is connected directly to output port 'iir_data_out[1]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[1]' is connected directly to output port 'fir_data_out[1]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[0]' is connected directly to output port 'iir_data_out[0]'. (LINT-31)
Warning: In design 'data_bus_controller', output port 'fft_data_out[0]' is connected directly to output port 'fir_data_out[0]'. (LINT-31)
Warning: In design 'data_bus_controller', port 'reset' is not connected to any nets. (LINT-28)
Warning: In design 'datapath', a pin on submodule 'sl2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'a[31]' is connected to logic 0. 
   Pin 'a[30]' is connected to logic 0. 
   Pin 'a[29]' is connected to logic 0. 
   Pin 'a[28]' is connected to logic 0. 
   Pin 'a[27]' is connected to logic 0. 
   Pin 'a[26]' is connected to logic 0. 
Warning: In design 'datapath', the same net is connected to more than one pin on submodule 'sl2'. (LINT-33)
   Net '*Logic0*' is connected to pins 'a[31]', 'a[30]', 'a[29]', 'a[28]', 'a[27]', 'a[26]'. 
Warning: In design 'datapath', a pin on submodule 'pcadder2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'b[31]' is connected to logic 0. 
   Pin 'b[30]' is connected to logic 0. 
   Pin 'b[29]' is connected to logic 0. 
   Pin 'b[28]' is connected to logic 0. 
   Pin 'b[27]' is connected to logic 0. 
   Pin 'b[26]' is connected to logic 0. 
   Pin 'b[25]' is connected to logic 0. 
   Pin 'b[24]' is connected to logic 0. 
   Pin 'b[23]' is connected to logic 0. 
   Pin 'b[22]' is connected to logic 0. 
   Pin 'b[21]' is connected to logic 0. 
   Pin 'b[20]' is connected to logic 0. 
   Pin 'b[19]' is connected to logic 0. 
   Pin 'b[18]' is connected to logic 0. 
   Pin 'b[17]' is connected to logic 0. 
   Pin 'b[16]' is connected to logic 0. 
   Pin 'b[15]' is connected to logic 0. 
   Pin 'b[14]' is connected to logic 0. 
   Pin 'b[13]' is connected to logic 0. 
   Pin 'b[12]' is connected to logic 0. 
   Pin 'b[11]' is connected to logic 0. 
   Pin 'b[10]' is connected to logic 0. 
   Pin 'b[9]' is connected to logic 0. 
   Pin 'b[8]' is connected to logic 0. 
   Pin 'b[7]' is connected to logic 0. 
   Pin 'b[6]' is connected to logic 0. 
   Pin 'b[5]' is connected to logic 0. 
   Pin 'b[4]' is connected to logic 0. 
   Pin 'b[3]' is connected to logic 0. 
   Pin 'b[2]' is connected to logic 1. 
   Pin 'b[1]' is connected to logic 0. 
   Pin 'b[0]' is connected to logic 0. 
Warning: In design 'datapath', the same net is connected to more than one pin on submodule 'pcadder2'. (LINT-33)
   Net '*Logic0*' is connected to pins 'b[31]', 'b[30]', 'b[29]', 'b[28]', 'b[27]', 'b[26]', 'b[25]', 'b[24]', 'b[23]', 'b[22]', 'b[21]', 'b[20]', 'b[19]', 'b[18]', 'b[17]', 'b[16]', 'b[15]', 'b[14]', 'b[13]', 'b[12]', 'b[11]', 'b[10]', 'b[9]', 'b[8]', 'b[7]', 'b[6]', 'b[5]', 'b[4]', 'b[3]', 'b[1]', 'b[0]'. 
Warning: In design 'datapath', output port 'opD[5]' is connected directly to output port 'fullinstruction[31]'. (LINT-31)
Warning: In design 'datapath', output port 'opD[4]' is connected directly to output port 'fullinstruction[30]'. (LINT-31)
Warning: In design 'datapath', output port 'opD[3]' is connected directly to output port 'fullinstruction[29]'. (LINT-31)
Warning: In design 'datapath', output port 'opD[2]' is connected directly to output port 'fullinstruction[28]'. (LINT-31)
Warning: In design 'datapath', output port 'opD[1]' is connected directly to output port 'fullinstruction[27]'. (LINT-31)
Warning: In design 'datapath', output port 'opD[0]' is connected directly to output port 'fullinstruction[26]'. (LINT-31)
Warning: In design 'datapath', output port 'functD[5]' is connected directly to output port 'fullinstruction[5]'. (LINT-31)
Warning: In design 'datapath', output port 'functD[4]' is connected directly to output port 'fullinstruction[4]'. (LINT-31)
Warning: In design 'datapath', output port 'functD[3]' is connected directly to output port 'fullinstruction[3]'. (LINT-31)
Warning: In design 'datapath', output port 'functD[2]' is connected directly to output port 'fullinstruction[2]'. (LINT-31)
Warning: In design 'datapath', output port 'functD[1]' is connected directly to output port 'fullinstruction[1]'. (LINT-31)
Warning: In design 'datapath', output port 'functD[0]' is connected directly to output port 'fullinstruction[0]'. (LINT-31)
Warning: In design 'top_level', net 'mips/mips/dp/pcshD[28]' driven by pin 'mips/mips/dp/sl2/b[28]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/mips/dp/pcshD[29]' driven by pin 'mips/mips/dp/sl2/b[29]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/mips/dp/pcshD[30]' driven by pin 'mips/mips/dp/sl2/b[30]' has no loads. (LINT-2)
Warning: In design 'top_level', net 'mips/mips/dp/pcshD[31]' driven by pin 'mips/mips/dp/sl2/b[31]' has no loads. (LINT-2)
Warning: In design 'acc', cell 'C171' does not drive any nets. (LINT-1)
Warning: In design 'alu_decode', port 'funct[5]' is not connected to any nets. (LINT-28)
Warning: In design 'alu_decode', port 'funct[4]' is not connected to any nets. (LINT-28)
Warning: In design 'hazard', output port 'stallF' is connected directly to output port 'stallD'. (LINT-31)
Warning: In design 'hazard', output port 'stallF' is connected directly to output port 'flushE'. (LINT-31)
Warning: In design 'sign_ext', input port 'a[15]' is connected directly to output port 'b[15]'. (LINT-29)
Warning: In design 'sign_ext', input port 'a[15]' is connected directly to output port 'b[16]'. (LINT-29)
Warning: In design 'sign_ext', input port 'a[15]' is connected directly to output port 'b[17]'. (LINT-29)
Warning: In design 'sign_ext', input port 'a[15]' is connected directly to output port 'b[18]'. (LINT-29)
Warning: In design 'sign_ext', input port 'a[15]' is connected directly to output port 'b[19]'. (LINT-29)
Warning: In design 'sign_ext', input port 'a[15]' is connected directly to output port 'b[20]'. (LINT-29)
Warning: In design 'sign_ext', input port 'a[15]' is connected directly to output port 'b[21]'. (LINT-29)
Warning: In design 'sign_ext', input port 'a[15]' is connected directly to output port 'b[22]'. (LINT-29)
Warning: In design 'sign_ext', input port 'a[15]' is connected directly to output port 'b[23]'. (LINT-29)
Warning: In design 'sign_ext', input port 'a[15]' is connected directly to output port 'b[24]'. (LINT-29)
Warning: In design 'sign_ext', input port 'a[15]' is connected directly to output port 'b[25]'. (LINT-29)
Warning: In design 'sign_ext', input port 'a[15]' is connected directly to output port 'b[26]'. (LINT-29)
Warning: In design 'sign_ext', input port 'a[15]' is connected directly to output port 'b[27]'. (LINT-29)
Warning: In design 'sign_ext', input port 'a[15]' is connected directly to output port 'b[28]'. (LINT-29)
Warning: In design 'sign_ext', input port 'a[15]' is connected directly to output port 'b[29]'. (LINT-29)
Warning: In design 'sign_ext', input port 'a[15]' is connected directly to output port 'b[30]'. (LINT-29)
Warning: In design 'sign_ext', input port 'a[15]' is connected directly to output port 'b[31]'. (LINT-29)
Warning: In design 'sign_ext', input port 'a[14]' is connected directly to output port 'b[14]'. (LINT-29)
Warning: In design 'sign_ext', input port 'a[13]' is connected directly to output port 'b[13]'. (LINT-29)
Warning: In design 'sign_ext', input port 'a[12]' is connected directly to output port 'b[12]'. (LINT-29)
Warning: In design 'sign_ext', input port 'a[11]' is connected directly to output port 'b[11]'. (LINT-29)
Warning: In design 'sign_ext', input port 'a[10]' is connected directly to output port 'b[10]'. (LINT-29)
Warning: In design 'sign_ext', input port 'a[9]' is connected directly to output port 'b[9]'. (LINT-29)
Warning: In design 'sign_ext', input port 'a[8]' is connected directly to output port 'b[8]'. (LINT-29)
Warning: In design 'sign_ext', input port 'a[7]' is connected directly to output port 'b[7]'. (LINT-29)
Warning: In design 'sign_ext', input port 'a[6]' is connected directly to output port 'b[6]'. (LINT-29)
Warning: In design 'sign_ext', input port 'a[5]' is connected directly to output port 'b[5]'. (LINT-29)
Warning: In design 'sign_ext', input port 'a[4]' is connected directly to output port 'b[4]'. (LINT-29)
Warning: In design 'sign_ext', input port 'a[3]' is connected directly to output port 'b[3]'. (LINT-29)
Warning: In design 'sign_ext', input port 'a[2]' is connected directly to output port 'b[2]'. (LINT-29)
Warning: In design 'sign_ext', input port 'a[1]' is connected directly to output port 'b[1]'. (LINT-29)
Warning: In design 'sign_ext', input port 'a[0]' is connected directly to output port 'b[0]'. (LINT-29)
Warning: In design 'sign_ext', output port 'b[31]' is connected directly to output port 'b[15]'. (LINT-31)
Warning: In design 'sign_ext', output port 'b[31]' is connected directly to output port 'b[16]'. (LINT-31)
Warning: In design 'sign_ext', output port 'b[31]' is connected directly to output port 'b[17]'. (LINT-31)
Warning: In design 'sign_ext', output port 'b[31]' is connected directly to output port 'b[18]'. (LINT-31)
Warning: In design 'sign_ext', output port 'b[31]' is connected directly to output port 'b[19]'. (LINT-31)
Warning: In design 'sign_ext', output port 'b[31]' is connected directly to output port 'b[20]'. (LINT-31)
Warning: In design 'sign_ext', output port 'b[31]' is connected directly to output port 'b[21]'. (LINT-31)
Warning: In design 'sign_ext', output port 'b[31]' is connected directly to output port 'b[22]'. (LINT-31)
Warning: In design 'sign_ext', output port 'b[31]' is connected directly to output port 'b[23]'. (LINT-31)
Warning: In design 'sign_ext', output port 'b[31]' is connected directly to output port 'b[24]'. (LINT-31)
Warning: In design 'sign_ext', output port 'b[31]' is connected directly to output port 'b[25]'. (LINT-31)
Warning: In design 'sign_ext', output port 'b[31]' is connected directly to output port 'b[26]'. (LINT-31)
Warning: In design 'sign_ext', output port 'b[31]' is connected directly to output port 'b[27]'. (LINT-31)
Warning: In design 'sign_ext', output port 'b[31]' is connected directly to output port 'b[28]'. (LINT-31)
Warning: In design 'sign_ext', output port 'b[31]' is connected directly to output port 'b[29]'. (LINT-31)
Warning: In design 'sign_ext', output port 'b[31]' is connected directly to output port 'b[30]'. (LINT-31)
Warning: In design 'shift_left_2', port 'a[31]' is not connected to any nets. (LINT-28)
Warning: In design 'shift_left_2', port 'a[30]' is not connected to any nets. (LINT-28)
Warning: In design 'shift_left_2', input port 'a[29]' is connected directly to output port 'b[31]'. (LINT-29)
Warning: In design 'shift_left_2', input port 'a[28]' is connected directly to output port 'b[30]'. (LINT-29)
Warning: In design 'shift_left_2', input port 'a[27]' is connected directly to output port 'b[29]'. (LINT-29)
Warning: In design 'shift_left_2', input port 'a[26]' is connected directly to output port 'b[28]'. (LINT-29)
Warning: In design 'shift_left_2', input port 'a[25]' is connected directly to output port 'b[27]'. (LINT-29)
Warning: In design 'shift_left_2', input port 'a[24]' is connected directly to output port 'b[26]'. (LINT-29)
Warning: In design 'shift_left_2', input port 'a[23]' is connected directly to output port 'b[25]'. (LINT-29)
Warning: In design 'shift_left_2', input port 'a[22]' is connected directly to output port 'b[24]'. (LINT-29)
Warning: In design 'shift_left_2', input port 'a[21]' is connected directly to output port 'b[23]'. (LINT-29)
Warning: In design 'shift_left_2', input port 'a[20]' is connected directly to output port 'b[22]'. (LINT-29)
Warning: In design 'shift_left_2', input port 'a[19]' is connected directly to output port 'b[21]'. (LINT-29)
Warning: In design 'shift_left_2', input port 'a[18]' is connected directly to output port 'b[20]'. (LINT-29)
Warning: In design 'shift_left_2', input port 'a[17]' is connected directly to output port 'b[19]'. (LINT-29)
Warning: In design 'shift_left_2', input port 'a[16]' is connected directly to output port 'b[18]'. (LINT-29)
Warning: In design 'shift_left_2', input port 'a[15]' is connected directly to output port 'b[17]'. (LINT-29)
Warning: In design 'shift_left_2', input port 'a[14]' is connected directly to output port 'b[16]'. (LINT-29)
Warning: In design 'shift_left_2', input port 'a[13]' is connected directly to output port 'b[15]'. (LINT-29)
Warning: In design 'shift_left_2', input port 'a[12]' is connected directly to output port 'b[14]'. (LINT-29)
Warning: In design 'shift_left_2', input port 'a[11]' is connected directly to output port 'b[13]'. (LINT-29)
Warning: In design 'shift_left_2', input port 'a[10]' is connected directly to output port 'b[12]'. (LINT-29)
Warning: In design 'shift_left_2', input port 'a[9]' is connected directly to output port 'b[11]'. (LINT-29)
Warning: In design 'shift_left_2', input port 'a[8]' is connected directly to output port 'b[10]'. (LINT-29)
Warning: In design 'shift_left_2', input port 'a[7]' is connected directly to output port 'b[9]'. (LINT-29)
Warning: In design 'shift_left_2', input port 'a[6]' is connected directly to output port 'b[8]'. (LINT-29)
Warning: In design 'shift_left_2', input port 'a[5]' is connected directly to output port 'b[7]'. (LINT-29)
Warning: In design 'shift_left_2', input port 'a[4]' is connected directly to output port 'b[6]'. (LINT-29)
Warning: In design 'shift_left_2', input port 'a[3]' is connected directly to output port 'b[5]'. (LINT-29)
Warning: In design 'shift_left_2', input port 'a[2]' is connected directly to output port 'b[4]'. (LINT-29)
Warning: In design 'shift_left_2', input port 'a[1]' is connected directly to output port 'b[3]'. (LINT-29)
Warning: In design 'shift_left_2', input port 'a[0]' is connected directly to output port 'b[2]'. (LINT-29)
Warning: In design 'shift_left_2', output port 'b[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'shift_left_2', output port 'b[1]' is connected directly to output port 'b[0]'. (LINT-31)
Warning: In design 'shift_left_2', output port 'b[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'counter1', cell 'C291' does not drive any nets. (LINT-1)
Warning: In design 'counter1', cell 'C294' does not drive any nets. (LINT-1)
Information: Design 'top_level' has multiply instantiated designs. Use the '-multiple_designs' switch for more information. (LINT-78)
1
#uniquify
compile_ultra
Analyzing: "/tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db"
Library analysis succeeded.
Information: Datapath optimization is enabled. (DP-1)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | A-2007.12-DWBB_0803 |    *     |
| Licensed DW Building Blocks             | A-2007.12-DWBB_0803 |    *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Warning: Net 'data_bus[0]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[1]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[2]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[3]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[4]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[5]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[6]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[7]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[8]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[9]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[10]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[11]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[12]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[13]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[14]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[15]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[16]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[17]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[18]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[19]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[20]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[21]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[22]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[23]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[24]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[25]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[26]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[27]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[28]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[29]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[30]' has a single tri-state driver.  (LINT-63)
Warning: Net 'data_bus[31]' has a single tri-state driver.  (LINT-63)

Information: There are 653 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy mips before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir before Pass 1 (OPT-776)
Information: Ungrouping hierarchy router before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mips/mips before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/init_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/init_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell10 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell11 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell13 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell14 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell15 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/full_det before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/empty_det before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/put_ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/get_ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/init_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/init_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell10 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell11 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell13 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell14 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell15 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/full_det before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/empty_det before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/put_ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/get_ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/init_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/init_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell10 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell11 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell13 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell14 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell15 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/full_det before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/empty_det before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/put_ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/get_ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/init_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/init_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell10 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell11 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell13 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell14 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell15 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/full_det before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/empty_det before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/put_ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/get_ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy router/pla_top before Pass 1 (OPT-776)
Information: Ungrouping hierarchy router/addr_calc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy router/data_cntl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mips/mips/c before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mips/mips/dp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mips/mips/a before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell0/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell0/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell0/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell0/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell0/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell1/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell1/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell1/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell1/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell1/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell2/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell2/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell2/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell2/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell2/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell3/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell3/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell3/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell3/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell3/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell4/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell4/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell4/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell4/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell4/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell5/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell5/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell5/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell5/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell5/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell6/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell6/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell6/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell6/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell6/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell7/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell7/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell7/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell7/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell7/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell8/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell8/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell8/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell8/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell8/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell9/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell9/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell9/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell9/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell9/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell10/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell10/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell10/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell10/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell10/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell11/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell11/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell11/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell11/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell11/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell12/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell12/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell12/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell12/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell12/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell13/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell13/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell13/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell13/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell13/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell14/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell14/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell14/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell14/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell14/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell15/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell15/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell15/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell15/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fft/fifo_cell15/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell0/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell0/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell0/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell0/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell0/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell1/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell1/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell1/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell1/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell1/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell2/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell2/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell2/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell2/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell2/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell3/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell3/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell3/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell3/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell3/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell4/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell4/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell4/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell4/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell4/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell5/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell5/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell5/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell5/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell5/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell6/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell6/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell6/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell6/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell6/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell7/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell7/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell7/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell7/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell7/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell8/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell8/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell8/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell8/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell8/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell9/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell9/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell9/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell9/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell9/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell10/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell10/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell10/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell10/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell10/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell11/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell11/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell11/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell11/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell11/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell12/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell12/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell12/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell12/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell12/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell13/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell13/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell13/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell13/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell13/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell14/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell14/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell14/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell14/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell14/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell15/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell15/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell15/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell15/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fft/fifo_cell15/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell0/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell0/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell0/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell0/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell0/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell1/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell1/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell1/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell1/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell1/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell2/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell2/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell2/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell2/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell2/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell3/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell3/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell3/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell3/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell3/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell4/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell4/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell4/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell4/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell4/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell5/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell5/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell5/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell5/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell5/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell6/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell6/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell6/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell6/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell6/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell7/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell7/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell7/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell7/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell7/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell8/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell8/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell8/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell8/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell8/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell9/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell9/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell9/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell9/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell9/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell10/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell10/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell10/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell10/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell10/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell11/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell11/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell11/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell11/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell11/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell12/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell12/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell12/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell12/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell12/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell13/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell13/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell13/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell13/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell13/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell14/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell14/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell14/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell14/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell14/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell15/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell15/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell15/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell15/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_to_fir/fifo_cell15/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell0/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell0/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell0/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell0/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell0/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell1/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell1/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell1/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell1/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell1/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell2/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell2/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell2/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell2/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell2/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell3/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell3/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell3/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell3/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell3/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell4/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell4/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell4/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell4/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell4/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell5/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell5/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell5/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell5/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell5/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell6/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell6/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell6/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell6/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell6/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell7/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell7/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell7/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell7/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell7/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell8/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell8/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell8/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell8/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell8/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell9/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell9/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell9/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell9/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell9/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell10/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell10/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell10/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell10/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell10/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell11/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell11/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell11/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell11/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell11/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell12/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell12/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell12/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell12/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell12/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell13/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell13/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell13/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell13/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell13/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell14/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell14/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell14/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell14/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell14/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell15/register before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell15/controller before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell15/data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell15/reg_ptok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy fifo_from_fir/fifo_cell15/reg_gtok before Pass 1 (OPT-776)
Information: Ungrouping hierarchy router/addr_calc/fft_read_calc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy router/addr_calc/fft_write_calc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy router/addr_calc/fir_read_calc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy router/addr_calc/fir_write_calc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy router/addr_calc/iir_read_calc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy router/addr_calc/iir_write_calc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mips/mips/c/md before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mips/mips/c/ad before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mips/mips/c/regE before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mips/mips/c/regM before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mips/mips/c/regW before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mips/mips/dp/h before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mips/mips/dp/pcreg before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mips/mips/dp/r1D before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mips/mips/dp/r2D before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mips/mips/dp/se before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mips/mips/dp/sl1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mips/mips/dp/equalforwarda before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mips/mips/dp/equalforwardb before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mips/mips/dp/eq before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mips/mips/dp/sl2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mips/mips/dp/pcadder1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mips/mips/dp/pcadder2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mips/mips/dp/pcmux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mips/mips/dp/r1E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mips/mips/dp/r2E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mips/mips/dp/r3E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mips/mips/dp/r4E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mips/mips/dp/r5E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mips/mips/dp/r6E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mips/mips/dp/writedst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mips/mips/dp/srcamux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mips/mips/dp/srcbmux1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mips/mips/dp/srcbmux2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mips/mips/dp/alu before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mips/mips/dp/r1M before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mips/mips/dp/r2M before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mips/mips/dp/r3M before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mips/mips/dp/r1W before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mips/mips/dp/r2W before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mips/mips/dp/r3W before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mips/mips/dp/relsultmux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy router/addr_calc/fft_read_calc/counter before Pass 1 (OPT-776)
Information: Ungrouping hierarchy router/addr_calc/fft_read_calc/adder before Pass 1 (OPT-776)
Information: Ungrouping hierarchy router/addr_calc/fft_write_calc/counter before Pass 1 (OPT-776)
Information: Ungrouping hierarchy router/addr_calc/fft_write_calc/adder before Pass 1 (OPT-776)
Information: Ungrouping hierarchy router/addr_calc/fir_read_calc/counter before Pass 1 (OPT-776)
Information: Ungrouping hierarchy router/addr_calc/fir_read_calc/adder before Pass 1 (OPT-776)
Information: Ungrouping hierarchy router/addr_calc/fir_write_calc/counter before Pass 1 (OPT-776)
Information: Ungrouping hierarchy router/addr_calc/fir_write_calc/adder before Pass 1 (OPT-776)
Information: Ungrouping hierarchy router/addr_calc/iir_read_calc/counter before Pass 1 (OPT-776)
Information: Ungrouping hierarchy router/addr_calc/iir_read_calc/adder before Pass 1 (OPT-776)
Information: Ungrouping hierarchy router/addr_calc/iir_write_calc/counter before Pass 1 (OPT-776)
Information: Ungrouping hierarchy router/addr_calc/iir_write_calc/adder before Pass 1 (OPT-776)
Information: Ungrouping 475 of 479 hierarchies before Pass 1 (OPT-775)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'reg_file'
  Processing 'd_mem'
  Processing 'i_mem'
  Processing 'top_level'
Information: Added key list 'DesignWare' to design 'top_level'. (DDB-72)
Information: The register 'fifo_to_fft/fifo_cell1/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fft/fifo_cell1/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fft/fifo_cell2/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fft/fifo_cell2/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fft/fifo_cell3/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fft/fifo_cell3/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fft/fifo_cell4/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fft/fifo_cell4/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fft/fifo_cell5/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fft/fifo_cell5/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fft/fifo_cell6/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fft/fifo_cell6/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fft/fifo_cell7/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fft/fifo_cell7/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fft/fifo_cell8/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fft/fifo_cell8/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fft/fifo_cell9/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fft/fifo_cell9/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fft/fifo_cell10/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fft/fifo_cell10/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fft/fifo_cell11/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fft/fifo_cell11/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fft/fifo_cell12/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fft/fifo_cell12/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fft/fifo_cell13/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fft/fifo_cell13/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fft/fifo_cell14/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fft/fifo_cell14/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fft/fifo_cell15/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fft/fifo_cell15/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fir/fifo_cell1/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fir/fifo_cell1/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fir/fifo_cell2/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fir/fifo_cell2/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fir/fifo_cell3/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fir/fifo_cell3/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fir/fifo_cell4/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fir/fifo_cell4/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fir/fifo_cell5/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fir/fifo_cell5/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fir/fifo_cell6/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fir/fifo_cell6/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fir/fifo_cell7/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fir/fifo_cell7/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fir/fifo_cell8/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fir/fifo_cell8/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fir/fifo_cell9/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fir/fifo_cell9/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fir/fifo_cell10/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fir/fifo_cell10/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fir/fifo_cell11/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fir/fifo_cell11/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fir/fifo_cell12/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fir/fifo_cell12/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fir/fifo_cell13/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fir/fifo_cell13/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fir/fifo_cell14/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fir/fifo_cell14/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fir/fifo_cell15/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_to_fir/fifo_cell15/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fft/fifo_cell1/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fft/fifo_cell1/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fft/fifo_cell2/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fft/fifo_cell2/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fft/fifo_cell3/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fft/fifo_cell3/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fft/fifo_cell4/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fft/fifo_cell4/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fft/fifo_cell5/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fft/fifo_cell5/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fft/fifo_cell6/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fft/fifo_cell6/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fft/fifo_cell7/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fft/fifo_cell7/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fft/fifo_cell8/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fft/fifo_cell8/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fft/fifo_cell9/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fft/fifo_cell9/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fft/fifo_cell10/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fft/fifo_cell10/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fft/fifo_cell11/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fft/fifo_cell11/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fft/fifo_cell12/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fft/fifo_cell12/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fft/fifo_cell13/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fft/fifo_cell13/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fft/fifo_cell14/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fft/fifo_cell14/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fft/fifo_cell15/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fft/fifo_cell15/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fir/fifo_cell1/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fir/fifo_cell1/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fir/fifo_cell2/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fir/fifo_cell2/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fir/fifo_cell3/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fir/fifo_cell3/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fir/fifo_cell4/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fir/fifo_cell4/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fir/fifo_cell5/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fir/fifo_cell5/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fir/fifo_cell6/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fir/fifo_cell6/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fir/fifo_cell7/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fir/fifo_cell7/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fir/fifo_cell8/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fir/fifo_cell8/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fir/fifo_cell9/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fir/fifo_cell9/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fir/fifo_cell10/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fir/fifo_cell10/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fir/fifo_cell11/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fir/fifo_cell11/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fir/fifo_cell12/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fir/fifo_cell12/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fir/fifo_cell13/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fir/fifo_cell13/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fir/fifo_cell14/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fir/fifo_cell14/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fir/fifo_cell15/reg_ptok/out_valid_get_reg' will be removed. (OPT-1207)
Information: The register 'fifo_from_fir/fifo_cell15/reg_ptok/out_valid_put_reg' will be removed. (OPT-1207)
Information: The register 'router/data_cntl/data_to_iir_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'router/addr_calc/to_iir_go_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'router/addr_calc/iir_read_calc/counter/hold_reg' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)
Information: Timing loop detected. (OPT-150)
	U3673/B U3673/Y U3671/A0 U3671/Y U3670/A U3670/Y U3669/C U3669/Y U3666/A0 U3666/Y U3665/A U3665/Y U3664/C U3664/Y U3662/A0 U3662/Y U3661/A U3661/Y U3660/C U3660/Y U3658/A0 U3658/Y U3657/A U3657/Y U3656/C U3656/Y U3654/A0 U3654/Y U3653/A U3653/Y U3652/C U3652/Y U3650/A0 U3650/Y U3649/A U3649/Y U3648/C U3648/Y U3646/A0 U3646/Y U3645/A U3645/Y U3644/C U3644/Y U3642/A0 U3642/Y U3641/A U3641/Y U3640/C U3640/Y U3638/A0 U3638/Y U3637/A U3637/Y U3636/C U3636/Y U3634/A0 U3634/Y U3633/A U3633/Y U3632/C U3632/Y U3630/A0 U3630/Y U3629/A U3629/Y U3628/C U3628/Y U3626/A0 U3626/Y U3625/A U3625/Y U3624/C U3624/Y U3622/A1 U3622/Y U3621/A U3621/Y U3620/C U3620/Y U3618/A1 U3618/Y U3617/A U3617/Y U3615/C U3615/Y U3613/A1 U3613/Y U2633/A1 U2633/Y U2632/A U2632/Y U693/A U693/Y U692/D U692/Y U691/B U691/Y U3681/A U3681/Y 
Information: Timing loop detected. (OPT-150)
	U2648/A1 U2648/Y U2647/B U2647/Y U2646/A U2646/Y U2644/A U2644/Y U2643/A U2643/Y U2641/A U2641/Y U2639/A U2639/Y U2637/A U2637/Y U2634/A U2634/Y U2633/B0 U2633/Y U2632/A U2632/Y U693/A U693/Y U692/D U692/Y U691/B U691/Y 
Warning: Disabling timing arc between pins 'B' and 'Y' on cell 'U3673'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U2648'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Y' on cell 'U3530'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U950'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Y' on cell 'U3387'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U1094'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Y' on cell 'U3816'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'Y' on cell 'U2017'
         to break a timing loop. (OPT-314)

  Beginning Implementation Selection
  ----------------------------------
Information: The register 'mips/mips/dp/pcreg/q_reg[31]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/pcreg/q_reg[30]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/pcreg/q_reg[29]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/pcreg/q_reg[28]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/pcreg/q_reg[27]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/pcreg/q_reg[26]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/pcreg/q_reg[25]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/pcreg/q_reg[24]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/pcreg/q_reg[23]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/pcreg/q_reg[22]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/pcreg/q_reg[21]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/pcreg/q_reg[20]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/pcreg/q_reg[19]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/pcreg/q_reg[18]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/pcreg/q_reg[17]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/pcreg/q_reg[16]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/pcreg/q_reg[15]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/pcreg/q_reg[14]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/pcreg/q_reg[13]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/pcreg/q_reg[12]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/pcreg/q_reg[11]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/pcreg/q_reg[10]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/pcreg/q_reg[9]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/pcreg/q_reg[8]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/pcreg/q_reg[0]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/pcreg/q_reg[1]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/pcreg/q_reg[2]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/pcreg/q_reg[3]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/pcreg/q_reg[4]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/pcreg/q_reg[5]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1D/q_reg[0]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1D/q_reg[1]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1D/q_reg[2]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1D/q_reg[3]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1D/q_reg[4]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1D/q_reg[5]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1D/q_reg[6]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1D/q_reg[7]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1D/q_reg[8]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1D/q_reg[9]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1D/q_reg[10]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1D/q_reg[11]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1D/q_reg[12]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1D/q_reg[13]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1D/q_reg[14]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1D/q_reg[15]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1D/q_reg[16]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1D/q_reg[17]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1D/q_reg[18]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1D/q_reg[19]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1D/q_reg[20]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1D/q_reg[21]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1D/q_reg[22]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1D/q_reg[23]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1D/q_reg[24]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1D/q_reg[25]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1D/q_reg[26]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1D/q_reg[27]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1D/q_reg[28]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1D/q_reg[29]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1D/q_reg[30]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/pcreg/q_reg[6]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1D/q_reg[31]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/pcreg/q_reg[7]' will be removed. (OPT-1207)
  Mapping 'top_level_DP_OP_3954_298_5198_0'
  Mapping 'top_level_DP_OP_3953_297_7777_0'
  Mapping 'top_level_DP_OP_3952_296_3065_0'
  Processing 'top_level_DW01_add_0'
  Processing 'top_level_DW01_inc_0'
  Processing 'top_level_DW01_add_1'
  Processing 'top_level_DW01_add_2'
  Processing 'top_level_DW01_inc_1'
  Processing 'top_level_DW01_add_3'
  Processing 'top_level_DW01_inc_2'
  Processing 'top_level_DW01_add_4'
  Processing 'top_level_DW01_inc_3'
  Processing 'top_level_DW01_add_5'
  Processing 'top_level_DW01_inc_4'
Information: Removing unused design 'i_mem'. (OPT-1055)
Information: The register 'mips/mips/dp/r2D/q_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2D/q_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2D/q_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2D/q_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2D/q_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2D/q_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2D/q_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2D/q_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2D/q_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2D/q_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2D/q_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2D/q_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2D/q_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2D/q_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2D/q_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2D/q_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2D/q_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2D/q_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2D/q_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2D/q_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2D/q_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2D/q_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2D/q_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2D/q_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2D/q_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2D/q_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2D/q_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2D/q_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2D/q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2D/q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2D/q_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2D/q_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/c/md/loadstartaddr_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/c/md/loaddatasize_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/c/md/controls_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/c/md/controls_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/c/md/controls_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/c/md/controls_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/c/md/controls_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/c/md/controls_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/c/md/controls_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r6E/q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r6E/q_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/c/regE/q_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r6E/q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r3E/q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r3E/q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r3E/q_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r3E/q_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r3E/q_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r4E/q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r4E/q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r4E/q_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r4E/q_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r4E/q_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r5E/q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r3M/q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r3W/q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r6E/q_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r5E/q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r3M/q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r3W/q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r6E/q_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r5E/q_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r3M/q_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r3W/q_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r6E/q_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r5E/q_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r3M/q_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r3W/q_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r6E/q_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r6E/q_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r6E/q_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r6E/q_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r6E/q_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r6E/q_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r6E/q_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r6E/q_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r6E/q_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r5E/q_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r3M/q_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r3W/q_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r6E/q_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r6E/q_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r6E/q_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r6E/q_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r6E/q_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r6E/q_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r6E/q_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r6E/q_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r6E/q_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r6E/q_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r6E/q_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r6E/q_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r6E/q_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r6E/q_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r6E/q_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r6E/q_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r6E/q_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/c/md/controls_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/c/md/controls_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1M/q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2W/q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1M/q_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1E/q_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2E/q_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2M/q_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1M/q_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1E/q_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2E/q_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2M/q_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1M/q_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1E/q_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2E/q_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2M/q_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1M/q_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1E/q_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2E/q_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2M/q_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1M/q_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1E/q_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2E/q_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2M/q_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1M/q_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1E/q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2E/q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2M/q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2W/q_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2W/q_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2W/q_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2W/q_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2W/q_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1E/q_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2E/q_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2M/q_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1M/q_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2W/q_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1E/q_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2E/q_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2M/q_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1M/q_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2W/q_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2W/q_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2M/q_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1E/q_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2E/q_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1M/q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2W/q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2M/q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1E/q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2E/q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1M/q_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2W/q_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2M/q_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1E/q_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2E/q_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1M/q_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2W/q_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2M/q_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1E/q_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2E/q_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1M/q_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2W/q_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2M/q_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1E/q_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2E/q_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1M/q_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2W/q_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2M/q_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1E/q_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2E/q_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1M/q_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2W/q_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2M/q_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1E/q_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2E/q_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1M/q_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2W/q_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2M/q_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1E/q_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2E/q_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1M/q_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2W/q_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2M/q_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1E/q_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2E/q_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1M/q_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2W/q_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2M/q_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1E/q_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2E/q_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1M/q_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2W/q_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2M/q_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1E/q_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2E/q_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1M/q_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2W/q_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2M/q_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1E/q_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2E/q_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1M/q_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2W/q_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2M/q_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1E/q_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2E/q_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1M/q_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2W/q_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2M/q_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1E/q_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2E/q_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1M/q_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2W/q_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2M/q_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1E/q_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2E/q_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1M/q_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2W/q_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2M/q_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1E/q_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2E/q_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1M/q_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2W/q_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2M/q_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1E/q_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2E/q_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1M/q_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2W/q_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2M/q_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1E/q_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2E/q_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1M/q_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2W/q_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2M/q_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1E/q_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2E/q_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1M/q_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2W/q_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2M/q_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1E/q_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2E/q_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1M/q_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2W/q_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2M/q_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1E/q_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2E/q_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1M/q_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2W/q_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2M/q_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1E/q_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2E/q_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1M/q_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2W/q_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2M/q_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1E/q_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2E/q_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1M/q_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2W/q_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2M/q_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1E/q_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r2E/q_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/c/regE/q_reg[2]' will be removed. (OPT-1207)
Information: The register 'mips/mips/c/regE/q_reg[3]' will be removed. (OPT-1207)
Information: The register 'mips/mips/c/regE/q_reg[5]' will be removed. (OPT-1207)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: The register 'mips/mips/dp/rg/regfile_reg[0][31]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[0][30]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[0][29]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[0][28]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[0][27]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[0][26]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[0][25]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[0][24]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[0][23]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[0][22]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[0][21]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[0][20]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[0][19]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[0][18]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[0][17]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[0][16]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[0][15]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[0][14]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[0][13]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[0][12]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[0][11]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[0][10]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[0][9]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[0][8]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[0][7]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[0][6]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[0][5]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[0][4]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[0][3]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[0][2]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[0][1]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[0][0]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[31][31]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[31][30]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[31][29]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[31][28]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[31][27]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[31][26]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[31][25]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[31][24]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[31][23]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[31][22]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[31][21]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[31][20]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[31][19]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[31][18]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[31][17]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[31][16]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[31][15]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[31][14]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[31][13]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[31][12]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[31][11]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[31][10]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[31][9]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[31][8]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[31][7]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[31][6]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[31][5]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[31][4]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[31][3]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[31][2]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[31][1]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[31][0]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[30][31]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[30][30]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[30][29]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[30][28]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[30][27]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[30][26]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[30][25]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[30][24]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[30][23]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[30][22]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[30][21]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[30][20]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[30][19]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[30][18]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[30][17]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[30][16]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[30][15]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[30][14]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[30][13]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[30][12]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[30][11]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[30][10]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[30][9]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[30][8]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[30][7]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[30][6]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[30][5]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[30][4]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[30][3]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[30][2]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[30][1]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[30][0]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[29][31]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[29][30]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[29][29]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[29][28]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[29][27]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[29][26]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[29][25]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[29][24]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[29][23]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[29][22]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[29][21]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[29][20]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[29][19]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[29][18]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[29][17]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[29][16]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[29][15]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[29][14]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[29][13]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[29][12]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[29][11]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[29][10]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[29][9]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[29][8]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[29][7]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[29][6]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[29][5]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[29][4]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[29][3]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[29][2]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[29][1]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[29][0]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[28][31]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[28][30]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[28][29]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[28][28]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[28][27]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[28][26]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[28][25]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[28][24]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[28][23]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[28][22]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[28][21]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[28][20]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[28][19]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[28][18]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[28][17]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[28][16]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[28][15]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[28][14]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[28][13]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[28][12]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[28][11]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[28][10]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[28][9]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[28][8]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[28][7]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[28][6]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[28][5]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[28][4]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[28][3]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[28][2]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[28][1]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[28][0]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[27][31]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[27][30]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[27][29]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[27][28]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[27][27]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[27][26]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[27][25]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[27][24]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[27][23]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[27][22]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[27][21]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[27][20]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[27][19]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[27][18]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[27][17]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[27][16]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[27][15]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[27][14]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[27][13]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[27][12]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[27][11]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[27][10]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[27][9]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[27][8]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[27][7]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[27][6]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[27][5]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[27][4]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[27][3]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[27][2]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[27][1]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[27][0]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[26][31]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[26][30]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[26][29]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[26][28]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[26][27]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[26][26]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[26][25]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[26][24]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[26][23]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[26][22]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[26][21]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[26][20]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[26][19]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[26][18]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[26][17]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[26][16]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[26][15]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[26][14]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[26][13]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[26][12]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[26][11]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[26][10]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[26][9]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[26][8]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[26][7]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[26][6]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[26][5]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[26][4]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[26][3]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[26][2]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[26][1]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[26][0]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[25][31]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[25][30]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[25][29]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[25][28]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[25][27]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[25][26]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[25][25]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[25][24]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[25][23]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[25][22]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[25][21]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[25][20]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[25][19]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[25][18]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[25][17]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[25][16]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[25][15]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[25][14]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[25][13]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[25][12]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[25][11]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[25][10]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[25][9]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[25][8]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[25][7]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[25][6]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[25][5]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[25][4]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[25][3]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[25][2]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[25][1]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[25][0]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[24][31]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[24][30]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[24][29]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[24][28]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[24][27]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[24][26]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[24][25]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[24][24]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[24][23]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[24][22]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[24][21]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[24][20]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[24][19]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[24][18]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[24][17]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[24][16]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[24][15]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[24][14]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[24][13]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[24][12]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[24][11]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[24][10]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[24][9]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[24][8]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[24][7]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[24][6]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[24][5]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[24][4]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[24][3]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[24][2]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[24][1]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[24][0]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[23][31]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[23][30]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[23][29]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[23][28]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[23][27]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[23][26]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[23][25]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[23][24]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[23][23]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[23][22]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[23][21]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[23][20]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[23][19]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[23][18]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[23][17]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[23][16]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[23][15]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[23][14]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[23][13]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[23][12]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[23][11]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[23][10]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[23][9]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[23][8]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[23][7]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[23][6]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[23][5]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[23][4]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[23][3]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[23][2]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[23][1]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[23][0]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[22][31]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[22][30]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[22][29]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[22][28]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[22][27]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[22][26]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[22][25]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[22][24]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[22][23]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[22][22]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[22][21]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[22][20]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[22][19]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[22][18]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[22][17]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[22][16]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[22][15]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[22][14]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[22][13]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[22][12]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[22][11]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[22][10]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[22][9]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[22][8]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[22][7]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[22][6]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[22][5]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[22][4]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[22][3]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[22][2]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[22][1]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[22][0]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[21][31]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[21][30]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[21][29]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[21][28]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[21][27]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[21][26]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[21][25]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[21][24]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[21][23]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[21][22]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[21][21]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[21][20]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[21][19]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[21][18]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[21][17]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[21][16]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[21][15]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[21][14]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[21][13]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[21][12]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[21][11]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[21][10]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[21][9]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[21][8]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[21][7]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[21][6]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[21][5]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[21][4]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[21][3]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[21][2]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[21][1]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[21][0]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[20][31]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[20][30]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[20][29]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[20][28]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[20][27]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[20][26]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[20][25]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[20][24]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[20][23]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[20][22]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[20][21]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[20][20]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[20][19]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[20][18]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[20][17]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[20][16]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[20][15]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[20][14]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[20][13]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[20][12]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[20][11]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[20][10]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[20][9]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[20][8]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[20][7]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[20][6]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[20][5]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[20][4]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[20][3]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[20][2]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[20][1]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[20][0]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[19][31]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[19][30]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[19][29]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[19][28]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[19][27]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[19][26]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[19][25]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[19][24]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[19][23]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[19][22]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[19][21]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[19][20]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[19][19]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[19][18]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[19][17]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[19][16]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[19][15]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[19][14]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[19][13]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[19][12]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[19][11]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[19][10]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[19][9]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[19][8]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[19][7]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[19][6]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[19][5]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[19][4]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[19][3]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[19][2]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[19][1]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[19][0]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[18][31]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[18][30]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[18][29]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[18][28]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[18][27]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[18][26]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[18][25]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[18][24]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[18][23]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[18][22]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[18][21]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[18][20]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[18][19]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[18][18]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[18][17]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[18][16]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[18][15]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[18][14]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[18][13]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[18][12]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[18][11]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[18][10]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[18][9]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[18][8]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[18][7]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[18][6]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[18][5]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[18][4]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[18][3]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[18][2]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[18][1]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[18][0]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[17][31]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[17][30]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[17][29]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[17][28]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[17][27]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[17][26]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[17][25]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[17][24]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[17][23]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[17][22]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[17][21]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[17][20]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[17][19]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[17][18]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[17][17]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[17][16]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[17][15]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[17][14]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[17][13]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[17][12]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[17][11]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[17][10]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[17][9]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[17][8]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[17][7]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[17][6]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[17][5]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[17][4]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[17][3]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[17][2]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[17][1]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[17][0]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[16][31]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[16][30]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[16][29]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[16][28]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[16][27]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[16][26]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[16][25]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[16][24]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[16][23]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[16][22]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[16][21]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[16][20]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[16][19]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[16][18]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[16][17]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[16][16]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[16][15]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[16][14]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[16][13]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[16][12]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[16][11]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[16][10]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[16][9]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[16][8]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[16][7]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[16][6]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[16][5]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[16][4]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[16][3]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[16][2]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[16][1]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[16][0]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[15][31]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[15][30]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[15][29]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[15][28]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[15][27]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[15][26]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[15][25]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[15][24]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[15][23]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[15][22]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[15][21]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[15][20]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[15][19]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[15][18]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[15][17]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[15][16]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[15][15]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[15][14]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[15][13]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[15][12]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[15][11]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[15][10]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[15][9]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[15][8]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[15][7]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[15][6]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[15][5]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[15][4]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[15][3]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[15][2]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[15][1]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[15][0]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[14][31]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[14][30]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[14][29]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[14][28]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[14][27]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[14][26]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[14][25]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[14][24]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[14][23]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[14][22]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[14][21]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[14][20]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[14][19]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[14][18]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[14][17]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[14][16]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[14][15]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[14][14]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[14][13]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[14][12]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[14][11]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[14][10]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[14][9]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[14][8]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[14][7]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[14][6]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[14][5]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[14][4]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[14][3]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[14][2]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[14][1]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[14][0]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[13][31]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[13][30]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[13][29]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[13][28]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[13][27]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[13][26]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[13][25]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[13][24]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[13][23]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[13][22]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[13][21]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[13][20]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[13][19]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[13][18]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[13][17]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[13][16]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[13][15]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[13][14]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[13][13]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[13][12]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[13][11]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[13][10]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[13][9]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[13][8]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[13][7]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[13][6]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[13][5]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[13][4]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[13][3]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[13][2]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[13][1]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[13][0]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[12][31]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[12][30]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[12][29]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[12][28]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[12][27]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[12][26]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[12][25]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[12][24]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[12][23]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[12][22]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[12][21]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[12][20]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[12][19]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[12][18]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[12][17]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[12][16]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[12][15]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[12][14]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[12][13]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[12][12]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[12][11]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[12][10]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[12][9]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[12][8]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[12][7]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[12][6]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[12][5]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[12][4]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[12][3]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[12][2]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[12][1]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[12][0]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[11][31]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[11][30]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[11][29]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[11][28]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[11][27]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[11][26]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[11][25]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[11][24]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[11][23]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[11][22]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[11][21]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[11][20]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[11][19]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[11][18]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[11][17]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[11][16]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[11][15]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[11][14]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[11][13]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[11][12]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[11][11]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[11][10]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[11][9]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[11][8]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[11][7]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[11][6]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[11][5]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[11][4]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[11][3]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[11][2]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[11][1]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[11][0]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[10][31]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[10][30]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[10][29]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[10][28]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[10][27]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[10][26]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[10][25]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[10][24]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[10][23]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[10][22]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[10][21]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[10][20]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[10][19]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[10][18]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[10][17]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[10][16]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[10][15]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[10][14]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[10][13]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[10][12]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[10][11]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[10][10]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[10][9]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[10][8]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[10][7]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[10][6]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[10][5]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[10][4]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[10][3]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[10][2]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[10][1]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[10][0]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[9][31]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[9][30]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[9][29]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[9][28]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[9][27]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[9][26]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[9][25]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[9][24]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[9][23]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[9][22]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[9][21]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[9][20]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[9][19]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[9][18]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[9][17]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[9][16]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[9][15]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[9][14]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[9][13]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[9][12]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[9][11]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[9][10]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[9][9]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[9][8]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[9][7]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[9][6]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[9][5]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[9][4]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[9][3]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[9][2]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[9][1]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[9][0]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[8][31]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[8][30]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[8][29]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[8][28]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[8][27]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[8][26]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[8][25]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[8][24]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[8][23]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[8][22]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[8][21]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[8][20]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[8][19]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[8][18]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[8][17]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[8][16]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[8][15]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[8][14]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[8][13]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[8][12]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[8][11]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[8][10]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[8][9]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[8][8]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[8][7]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[8][6]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[8][5]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[8][4]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[8][3]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[8][2]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[8][1]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[8][0]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[7][31]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[7][30]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[7][29]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[7][28]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[7][27]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[7][26]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[7][25]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[7][24]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[7][23]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[7][22]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[7][21]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[7][20]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[7][19]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[7][18]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[7][17]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[7][16]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[7][15]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[7][14]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[7][13]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[7][12]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[7][11]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[7][10]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[7][9]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[7][8]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[7][7]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[7][6]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[7][5]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[7][4]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[7][3]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[7][2]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[7][1]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[7][0]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[6][31]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[6][30]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[6][29]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[6][28]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[6][27]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[6][26]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[6][25]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[6][24]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[6][23]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[6][22]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[6][21]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[6][20]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[6][19]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[6][18]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[6][17]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[6][16]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[6][15]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[6][14]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[6][13]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[6][12]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[6][11]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[6][10]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[6][9]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[6][8]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[6][7]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[6][6]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[6][5]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[6][4]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[6][3]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[6][2]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[6][1]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[6][0]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[5][31]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[5][30]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[5][29]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[5][28]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[5][27]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[5][26]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[5][25]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[5][24]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[5][23]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[5][22]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[5][21]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[5][20]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[5][19]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[5][18]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[5][17]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[5][16]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[5][15]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[5][14]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[5][13]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[5][12]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[5][11]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[5][10]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[5][9]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[5][8]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[5][7]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[5][6]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[5][5]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[5][4]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[5][3]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[5][2]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[5][1]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[5][0]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[4][31]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[4][30]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[4][29]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[4][28]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[4][27]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[4][26]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[4][25]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[4][24]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[4][23]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[4][22]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[4][21]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[4][20]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[4][19]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[4][18]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[4][17]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[4][16]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[4][15]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[4][14]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[4][13]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[4][12]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[4][11]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[4][10]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[4][9]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[4][8]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[4][7]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[4][6]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[4][5]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[4][4]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[4][3]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[4][2]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[4][1]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[4][0]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[3][31]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[3][30]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[3][29]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[3][28]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[3][27]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[3][26]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[3][25]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[3][24]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[3][23]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[3][22]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[3][21]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[3][20]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[3][19]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[3][18]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[3][17]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[3][16]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[3][15]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[3][14]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[3][13]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[3][12]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[3][11]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[3][10]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[3][9]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[3][8]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[3][7]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[3][6]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[3][5]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[3][4]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[3][3]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[3][2]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[3][1]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[3][0]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[2][31]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[2][30]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[2][29]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[2][28]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[2][27]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[2][26]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[2][25]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[2][24]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[2][23]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[2][22]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[2][21]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[2][20]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[2][19]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[2][18]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[2][17]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[2][16]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[2][15]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[2][14]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[2][13]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[2][12]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[2][11]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[2][10]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[2][9]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[2][8]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[2][7]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[2][6]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[2][5]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[2][4]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[2][3]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[2][2]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[2][1]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[2][0]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[1][31]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[1][30]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[1][29]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[1][28]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[1][27]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[1][26]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[1][25]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[1][24]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[1][23]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[1][22]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[1][21]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[1][20]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[1][19]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[1][18]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[1][17]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[1][16]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[1][15]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[1][14]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[1][13]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[1][12]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[1][11]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[1][10]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[1][9]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[1][8]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[1][7]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[1][6]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[1][5]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[1][4]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[1][3]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[1][2]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[1][1]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/rg/regfile_reg[1][0]' will be removed. (OPT-1207)
Information: Removing unused design 'reg_file'. (OPT-1055)
Information: The register 'mips/mips/c/regE/q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/c/regM/q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/c/regW/q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/c/regE/q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/c/regM/q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/c/regW/q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/c/regE/q_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/c/regM/q_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/startaddr_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/datasize_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/startaddr_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/datasize_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/startaddr_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/datasize_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/startaddr_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/datasize_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/startaddr_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/datasize_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/startaddr_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/datasize_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/startaddr_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/datasize_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/startaddr_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/datasize_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/startaddr_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/datasize_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/startaddr_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/datasize_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/startaddr_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/datasize_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/startaddr_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/datasize_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/startaddr_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/datasize_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/startaddr_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/datasize_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/startaddr_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/datasize_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/startaddr_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/datasize_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/startaddr_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/datasize_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/startaddr_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/datasize_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/startaddr_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/datasize_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/startaddr_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/datasize_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/startaddr_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/datasize_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/startaddr_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/datasize_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/startaddr_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/datasize_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/startaddr_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/datasize_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/startaddr_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/datasize_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/startaddr_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/datasize_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/startaddr_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/datasize_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/startaddr_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/datasize_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/startaddr_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/datasize_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/startaddr_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/datasize_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/startaddr_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/datasize_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/startaddr_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/datasize_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mips/mips/dp/r1W/q_reg[31]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1W/q_reg[30]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1W/q_reg[29]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1W/q_reg[28]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1W/q_reg[27]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1W/q_reg[26]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1W/q_reg[25]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1W/q_reg[24]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1W/q_reg[23]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1W/q_reg[22]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1W/q_reg[21]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1W/q_reg[20]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1W/q_reg[19]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1W/q_reg[18]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1W/q_reg[17]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1W/q_reg[16]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1W/q_reg[15]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1W/q_reg[14]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1W/q_reg[13]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1W/q_reg[12]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1W/q_reg[11]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1W/q_reg[10]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1W/q_reg[9]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1W/q_reg[8]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1W/q_reg[7]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1W/q_reg[6]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1W/q_reg[5]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1W/q_reg[4]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1W/q_reg[3]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1W/q_reg[2]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1W/q_reg[1]' will be removed. (OPT-1207)
Information: The register 'mips/mips/dp/r1W/q_reg[0]' will be removed. (OPT-1207)
Information: Removing unused design 'd_mem'. (OPT-1055)
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:28  101545.9      0.00       0.0    1222.4                          
    0:02:28  101545.9      0.00       0.0    1222.4                          


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:28  101545.9      0.00       0.0    1222.4                          
    0:02:28  101545.9      0.00       0.0    1222.4                          
    0:02:28  101545.9      0.00       0.0    1222.4                          
    0:02:28  101545.9      0.00       0.0    1222.4                          
    0:02:28  101545.9      0.00       0.0    1222.4                          
    0:02:29  101545.9      0.00       0.0    1222.4                          
    0:02:29  101545.9      0.00       0.0    1222.4                          


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:29  101545.9      0.00       0.0    1222.4                          
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
    0:02:35  103125.6      0.00       0.0     212.1 n4057                    
    0:02:39  105756.5      0.00       0.0       4.1 router/addr_calc/iir_write_calc/count[3]
    0:02:43  105808.3      0.00       0.0       0.1                          
    0:02:46  108087.8      0.00       0.0       0.1                          
    0:02:50  108087.8      0.00       0.0       0.1                          
    0:02:50  108087.8      0.00       0.0       0.1                          

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:56  106981.9      0.00       0.0      39.1                          
    0:02:56  106981.9      0.00       0.0      39.1                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:56  106981.9      0.00       0.0      39.1                          
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
    0:03:13  103043.5      0.00       0.0       0.1                          
    0:03:13  103043.5      0.00       0.0       0.1                          
    0:03:13  103043.5      0.00       0.0       0.1                          
    0:03:13  103043.5      0.00       0.0       0.1                          
Loading db file '/tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'

  Optimization Complete
  ---------------------
Warning: Design 'top_level' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'clk': 1871 load(s), 1 driver(s)
1
#compile
set maxpaths 20
20
set rpt_file "${top_level}.dc.rpt1"
top_level.dc.rpt1
check_design > $rpt_file
report_area  >> ${rpt_file}
report_power -hier -analysis_effort medium >> ${rpt_file}
report_design >> ${rpt_file}
report_cell >> ${rpt_file}
report_port -verbose >> ${rpt_file}
report_compile_options >> ${rpt_file}
report_constraint -all_violators -verbose >> ${rpt_file} 
report_timing -path full -delay max -max_paths $maxpaths -nworst 100 >> ${rpt_file}
check_design
Warning: In design 'top_level', port 'acc_fft_data_out[31]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fft_data_out[30]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fft_data_out[29]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fft_data_out[28]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fft_data_out[27]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fft_data_out[26]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fft_data_out[25]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fft_data_out[24]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fft_data_out[23]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fft_data_out[22]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fft_data_out[21]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fft_data_out[20]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fft_data_out[19]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fft_data_out[18]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fft_data_out[17]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fft_data_out[16]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fft_data_out[15]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fft_data_out[14]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fft_data_out[13]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fft_data_out[12]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fft_data_out[11]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fft_data_out[10]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fft_data_out[9]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fft_data_out[8]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fft_data_out[7]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fft_data_out[6]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fft_data_out[5]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fft_data_out[4]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fft_data_out[3]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fft_data_out[2]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fft_data_out[1]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fft_data_out[0]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fir_data_out[31]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fir_data_out[30]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fir_data_out[29]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fir_data_out[28]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fir_data_out[27]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fir_data_out[26]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fir_data_out[25]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fir_data_out[24]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fir_data_out[23]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fir_data_out[22]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fir_data_out[21]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fir_data_out[20]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fir_data_out[19]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fir_data_out[18]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fir_data_out[17]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fir_data_out[16]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fir_data_out[15]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fir_data_out[14]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fir_data_out[13]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fir_data_out[12]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fir_data_out[11]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fir_data_out[10]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fir_data_out[9]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fir_data_out[8]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fir_data_out[7]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fir_data_out[6]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fir_data_out[5]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fir_data_out[4]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fir_data_out[3]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fir_data_out[2]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fir_data_out[1]' is not connected to any nets. (LINT-28)
Warning: In design 'top_level', port 'acc_fir_data_out[0]' is not connected to any nets. (LINT-28)
1
#set_transform_for_retiming {temp_reg[6] temp_reg[5] temp_reg[4] temp_reg[3] temp_reg[2] temp_reg[1] temp_reg[0]} dont_retime
#optimize_registers -clock clk -edge rise -justification_effort high 
#balance_registers
#source -verbose "../script/timing.1.2ns.tcl"
#pipeline_design -stages 8 -clock_port_name $clk_name -check_design -verbose -print_critical_loop
#set_max_capacitance 1 [all_inputs] 
#compile_ultra -no_autoungroup -no_boundary_optimization
#remove_clock -all
#source -verbose "../script/timing.1us.tcl"
#pipeline_design -stages 8 -clock_port_name $clk_name -check_design -verbose 
#pipeline_design -stages 8 -clock_port_name $clk_name -async_reset reset -check_design -verbose 
#pipeline_design -stages 8 -clock_port_name $clk_name -async_reset reset -check_design -verbose -minimum_period_only
#########################################
# Write outputs                         #
#########################################
# Rename modules, signals according to the naming rules, tool exchange
#source -verbose "../script/namingrules.tcl"
set verilogout_no_tri TRUE
TRUE
write -hierarchy -format verilog -output "${top_level}.nl.v"
Writing verilog file '/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/synth/top_level.nl.v'.
1
# Generate Standard Delay Format (SDF) file
write_sdf -context verilog "${top_level}.temp.sdf"
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/user4/spring13/ms4543/E6321/Project/e6321_top_half/synth/top_level.temp.sdf'. (WT-3)
1
# Generate report file
set maxpaths 20
20
set rpt_file "${top_level}.dc.rpt"
top_level.dc.rpt
check_design > $rpt_file
report_area  >> ${rpt_file}
report_power -hier -analysis_effort medium >> ${rpt_file}
report_design >> ${rpt_file}
report_cell >> ${rpt_file}
report_port -verbose >> ${rpt_file}
report_compile_options >> ${rpt_file}
report_constraint -all_violators -verbose >> ${rpt_file}
report_timing -path full -delay max -max_paths $maxpaths -nworst 100 >> ${rpt_file}
Information: Defining new variable 'BEHAVIORROOT'. (CMD-041)
Information: Defining new variable 'rpt_file'. (CMD-041)
Information: Defining new variable 'typical_wire_load'. (CMD-041)
Information: Defining new variable 'clk_name'. (CMD-041)
Information: Defining new variable 'typical_output_delay'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'top_level'. (CMD-041)
Information: Defining new variable 'typical_input_delay'. (CMD-041)
Information: Defining new variable 'clk_transition'. (CMD-041)
Information: Defining new variable 'clk_uncertainty'. (CMD-041)
Information: Defining new variable 'clk_port'. (CMD-041)
Information: Defining new variable 'maxpaths'. (CMD-041)
dc_shell> exit

Thank you...
