// Generated by stratus_hls 23.02-s004  (100793.100415)
// Mon Jun  9 15:57:51 2025
// from dut.cc

`timescale 1ps / 1ps


module dut_LessThan_10Sx9S_1U_1( in2, in1, out1 );

    input [9:0] in2;
    input [8:0] in1;
    output out1;

    
    // rtl_process:dut_LessThan_10Sx9S_1U_1/dut_LessThan_10Sx9S_1U_1_thread_1
    assign out1 = (in2 < {in1[8], in1} ^ (in1[8] ^ in2[9]));

endmodule


