INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ryxiao/FPGA-3D/ip/multiplier/ip/multiplier/sim/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ryxiao/FPGA-3D/ip/adder/ip/adder/sim/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ryxiao/FPGA-3D/hdl/transformation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transformation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ryxiao/FPGA-3D/sim/transformation_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transformation_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ryxiao/FPGA-3D/transformation_tb/transformation_tb.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
