{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607034898795 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607034898796 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 04:04:58 2020 " "Processing started: Fri Dec 04 04:04:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607034898796 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034898796 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034898796 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607034899032 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607034899032 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"component\";  expecting \"end\" ALU.vhd(26) " "VHDL syntax error at ALU.vhd(26) near text \"component\";  expecting \"end\"" {  } { { "ALU.vhd" "" { Text "S:/VHDL Projects/Project_A/ALU.vhd" 26 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034906620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 0 0 " "Found 0 design units, including 0 entities, in source file alu.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034906620 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "MY_XOR.vhd " "Can't analyze file -- file MY_XOR.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1607034906622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR2-struct " "Found design unit 1: XOR2-struct" {  } { { "XOR2.vhd" "" { Text "S:/VHDL Projects/Project_A/XOR2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034906624 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR2 " "Found entity 1: XOR2" {  } { { "XOR2.vhd" "" { Text "S:/VHDL Projects/Project_A/XOR2.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034906624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034906624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR1-plan " "Found design unit 1: XOR1-plan" {  } { { "XOR1.vhd" "" { Text "S:/VHDL Projects/Project_A/XOR1.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034906625 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR1 " "Found entity 1: XOR1" {  } { { "XOR1.vhd" "" { Text "S:/VHDL Projects/Project_A/XOR1.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034906625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034906625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gp_cal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gp_cal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gp_cal-struct " "Found design unit 1: gp_cal-struct" {  } { { "gp_cal.vhd" "" { Text "S:/VHDL Projects/Project_A/gp_cal.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034906626 ""} { "Info" "ISGN_ENTITY_NAME" "1 gp_cal " "Found entity 1: gp_cal" {  } { { "gp_cal.vhd" "" { Text "S:/VHDL Projects/Project_A/gp_cal.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034906626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034906626 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "GP_arr.vhd " "Can't analyze file -- file GP_arr.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1607034906627 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "OR2.vhd " "Can't analyze file -- file OR2.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1607034906628 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "AND2.vhd " "Can't analyze file -- file AND2.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1607034906629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "node_op.vhd 2 1 " "Found 2 design units, including 1 entities, in source file node_op.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 node_op-struct " "Found design unit 1: node_op-struct" {  } { { "node_op.vhd" "" { Text "S:/VHDL Projects/Project_A/node_op.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034906630 ""} { "Info" "ISGN_ENTITY_NAME" "1 node_op " "Found entity 1: node_op" {  } { { "node_op.vhd" "" { Text "S:/VHDL Projects/Project_A/node_op.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034906630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034906630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor-calc " "Found design unit 1: subtractor-calc" {  } { { "subtractor.vhd" "" { Text "S:/VHDL Projects/Project_A/subtractor.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034906631 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Found entity 1: subtractor" {  } { { "subtractor.vhd" "" { Text "S:/VHDL Projects/Project_A/subtractor.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034906631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034906631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twos_complement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twos_complement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twos_complement-calc " "Found design unit 1: twos_complement-calc" {  } { { "twos_complement.vhd" "" { Text "S:/VHDL Projects/Project_A/twos_complement.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034906632 ""} { "Info" "ISGN_ENTITY_NAME" "1 twos_complement " "Found entity 1: twos_complement" {  } { { "twos_complement.vhd" "" { Text "S:/VHDL Projects/Project_A/twos_complement.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034906632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034906632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_2-struct " "Found design unit 1: AND_2-struct" {  } { { "AND_2.vhd" "" { Text "S:/VHDL Projects/Project_A/AND_2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034906633 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_2 " "Found entity 1: AND_2" {  } { { "AND_2.vhd" "" { Text "S:/VHDL Projects/Project_A/AND_2.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034906633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034906633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_2-struct " "Found design unit 1: OR_2-struct" {  } { { "OR_2.vhd" "" { Text "S:/VHDL Projects/Project_A/OR_2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034906634 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_2 " "Found entity 1: OR_2" {  } { { "OR_2.vhd" "" { Text "S:/VHDL Projects/Project_A/OR_2.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034906634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034906634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nand1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NAND1-plan " "Found design unit 1: NAND1-plan" {  } { { "NAND1.vhd" "" { Text "S:/VHDL Projects/Project_A/NAND1.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034906635 ""} { "Info" "ISGN_ENTITY_NAME" "1 NAND1 " "Found entity 1: NAND1" {  } { { "NAND1.vhd" "" { Text "S:/VHDL Projects/Project_A/NAND1.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607034906635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034906635 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4758 " "Peak virtual memory: 4758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607034906687 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 04 04:05:06 2020 " "Processing ended: Fri Dec 04 04:05:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607034906687 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607034906687 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607034906687 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607034906687 ""}
