# Reading H:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do fifo_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying H:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/fifo/prj/ip {H:/FPGA/cyclone source/fifo/prj/ip/mydcfifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:30 on Jul 27,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/fifo/prj/ip" H:/FPGA/cyclone source/fifo/prj/ip/mydcfifo.v 
# -- Compiling module mydcfifo
# 
# Top level modules:
# 	mydcfifo
# End time: 11:37:30 on Jul 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/fifo/prj/../testbench {H:/FPGA/cyclone source/fifo/prj/../testbench/mydcfifo_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:30 on Jul 27,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/fifo/prj/../testbench" H:/FPGA/cyclone source/fifo/prj/../testbench/mydcfifo_tb.v 
# -- Compiling module mydcfifo_tb
# 
# Top level modules:
# 	mydcfifo_tb
# End time: 11:37:30 on Jul 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  mydcfifo_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" mydcfifo_tb 
# Start time: 11:37:30 on Jul 27,2023
# Loading work.mydcfifo_tb
# Loading work.mydcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : H:/FPGA/cyclone source/fifo/prj/../testbench/mydcfifo_tb.v(58)
#    Time: 11041 ns  Iteration: 0  Instance: /mydcfifo_tb
# Break in Module mydcfifo_tb at H:/FPGA/cyclone source/fifo/prj/../testbench/mydcfifo_tb.v line 58
# End time: 11:38:10 on Jul 27,2023, Elapsed time: 0:00:40
# Errors: 0, Warnings: 0
