================================================================================ 
Commit: 13c5f968c17001f9d8bdb623c23a8065c5693e0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 11 13:36:45 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "[RPL-P] Add uCode support for RPL-P J0 - 0x4"

This reverts commit f816255bc8e3d051959ae8cc10abae8edb08a7c8.

Sat Jul 2 10:55:38 2022 +0800
Original commit date: Sat Jul 2 10:55:38 2022 +0800
Original commit hash: 3d2972e37891cc6ed2a83f6f6370b4a20be705ee

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 840b4d2159b6fb5e0ff7b029d20d06128fe07c52 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 11 13:36:42 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.36

Hsd-es-id: N/A
Original commit date: Thu Jun 30 17:04:08 2022 -0700
Original commit hash: 6cf6ba04ca9ba8d89ca7e54fceaafb534c67ac4b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0f9cbf24aadfc957d8689d3168b55f8885440983 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 11 13:36:40 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011493724][ADL-S ADL-P | DDR5 LPDDR5] Restore the rxsdl_cmn_srzrcvenpimodovrdval and rxsdl_cmn_srzrcvenpiovrdval

[Feature Description]
Restore the rxsdl_cmn_srzrcvenpimodovrdval and rxsdl_cmn_srzrcvenpiovrdval

[Resolution]
Restore the rxsdl_cmn_srzrcvenpimodovrdval and rxsdl_cmn_srzrcvenpiovrdval

[Impacted Platform]
DDR5 LPDDR5

Hsd-es-id: 15011493724
Original commit date: Wed Jun 29 20:35:12 2022 +0800
Change-Id: I156eba0c8e45426ecc2112ba9892b3a28a3aec78
Original commit hash: 76cf132b27f0f1ccc542ef2f91e878c2f58bd8e4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApiInt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: dd790f862d8043263b426b20531e77c418da69fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 11 13:36:38 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.35

Hsd-es-id: N/A
Original commit date: Wed Jun 29 00:42:22 2022 -0700
Original commit hash: a0124e06ec119101b2d0169f047289526d36ceb6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9a92756787894d1ecda92f625595b8371881d70b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 11 13:36:37 2022 +0800 
-------------------------------------------------------------------------------- 
[ISE][15011410722][ADL-N] update Sagv settings for 7W Sku

[Issue/Feature Description]
update Sagv settings for 7W Sku

[Resolution]
update Sagv settings for 7W Sku

[Impacted Platform]
ADL-N/Sagv

Hsd-es-id: 15011410722
Original commit date: Fri Jun 17 08:19:31 2022 +0800
Change-Id: Ia177e19f493963d588035e55bf99bc9d56ce11bf
Original commit hash: 33a39c6a08cf255302db6e2194e770065b55fe30

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 1d30300b7d9c4e862801fed65569f90bb02f7229 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 11 13:36:35 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.34

Hsd-es-id: N/A
Original commit date: Mon Jun 27 08:17:25 2022 -0700
Original commit hash: 4944e3f5937b62c7ec405ccc3b18839f22065aae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d57bb7cd9c4448ae0b9c0e8284622539fad60ba2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 11 13:36:33 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011392681][DDR5 LPDDR5 LPDDR4 ] Update the tZQCAL from /2 to /4 when programing to MC
[Feature Description]
Update the tZQCAL from /2 to /4 when programing to MC

[Resolution]
Update the tZQCAL from /2 to /4 when programing to MC

[Impacted Platform]
DDR5 LPDDR5 LPDDR4

Hsd-es-id: 15011392681
Original commit date: Wed Jun 15 10:39:55 2022 +0800
Change-Id: I67202d5c20c0232738ba461477e2bd31cadae246
Original commit hash: 77c5b069751dfa09fdd06b0545aa8ec2586a3282

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c

================================================================================ 
Commit: af36ec2297daae7a49c09120c8fe0376990f9018 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 11 13:36:31 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.33

Hsd-es-id: N/A
Original commit date: Fri Jun 24 04:54:41 2022 -0700
Original commit hash: a66c1a2693f524d50ac18aab2c10689bc94cc936

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a0285762679876eec7e9c64e118b76b8b6163a85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 11 13:36:28 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.32

Hsd-es-id: N/A
Original commit date: Thu Jun 23 06:42:00 2022 -0700
Original commit hash: 4cf12ae4fb46cd312cf91dfcafc402f22ab9ea55

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ef8d7eddec99cee27d8951b2279a93b89f1b7700 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 11 13:36:26 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15011455784][DDR5] update row and column address to follow spd spec 1.0

[Feature Description]
update row and column address to follow spd spec 1.0

[Resolution]
update row and column address to follow spd spec 1.0
#define MRC_SPD5_SDRAM_ROW_17 (0x01)
#define MRC_SPD5_SDRAM_ROW_18 (0x02)
#define MRC_SPD5_SDRAM_COLUMN_11 (0x01)

[Impacted Platform]
DDR5

Hsd-es-id: 15011455784
Original commit date: Wed Jun 22 10:37:12 2022 +0800
Change-Id: I75e327938476a30f252ce9f7c3ade04eea9ae963
Original commit hash: 092c07154873f7c92c969559c984d3cb67480e33

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h

================================================================================ 
Commit: 1c7c6f1333a720c60c1ced718d7f7a3250c408e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 11 13:36:23 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-P] Add uCode support for RPL-P J0 - 0x4

Add uCode m_c0_b06a2_00004104.pdb for RPL-P J0

Hsd-es-id: 15011284395
Original commit date: Wed Jun 22 20:17:11 2022 +0800
Change-Id: If1c49d42246ce050288cfb8dc73f06425d811069
Original commit hash: f816255bc8e3d051959ae8cc10abae8edb08a7c8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 8c2cce9bae1769acd8f17742d3233b27cd7f025a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 11 13:36:21 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL][RPL] Support BtGAcm capsule on BKC/Resiliency BIOS and Platform ID used by BiosGuard

[Issue/Feature Description]
Support to build BtGAcm capsule for BKC and Resiliency BIOS
Add the build time versioning for PlatId used by BiosGuard.

[Resolution]
1. Add the "-build" flag for BtGAcm to assign the debug/release BIOS.
2. Update the "CAP_PLATFORM_FULLNAME" to get the BGUP Platform ID.

[Impacted Platform]
ADL
RPL

Hsd-es-id: 16017060841
Original commit date: Tue Jun 21 17:19:43 2022 +0800
Change-Id: I45d2028a0e9d86644f95e70b01f9971d281c3bda
Original commit hash: 557efc1004f5fda8ec8babc4c15a053ac498edb0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/CapsuleUpdateConfig/ReadMe.txt
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/CapsuleRecoveryGen/SplitFv.py
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenBgup.py
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: ef288fee38ee1a7b330d7f81ab626a876ea99d50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 11 13:36:19 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL] Fix wrong IA TDC Tau[iRMS] and VR ICCMAX IN AUX value

Hsd-es-id: 22015385603
Original commit date: Tue Jun 21 10:47:08 2022 +0800
Change-Id: I06712867659fb044dd853607cc64e39a040be0ab
Original commit hash: d0da2789c5f519579964e3ddaefecd793da9d7a8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 537a1f5c0dca403604853f529ca175d2ef9a5c59 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 11 13:36:17 2022 +0800 
-------------------------------------------------------------------------------- 
PCR[01] does not match error reported by SVT in DC Power mode

Follow SMBIOS spec - chapter7.23 Portable Battery(Type 22)
"PortableBatteryRecord->DevCapacity" should be extracting the design capacity (static data),
not the remaining capacity (dynamic data)
"PortableBatteryRecord->Voltage" should be extracting design voltage, not resolution voltage

Hsd-es-id: 16017059121
Original commit date: Thu Jun 23 15:36:07 2022 +0800
Change-Id: Iff9242f34b1a9c32a40e4a2281c65142cb7cd9e9
Original commit hash: d5ea9d6284454d81cd3e17e8fcfd1556ecb7cc6c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/Library/EcCommands.h
AlderLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.c
AlderLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.inf

================================================================================ 
Commit: b1f1f21c976e0451a957dc400d4f16e34c32a5ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 11 13:36:15 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-S]Updated uCode support for RPL S B0

Updated the Ucode 0x00000016 of B0

Hsd-es-id: 15011456015
Original commit date: Thu Jun 23 23:02:49 2022 +0800
Change-Id: I754f7cc0cb7b2a43076d5a69b27ee65b622f2ca6
Original commit hash: db8e2b2b22c8ea1726ca1664912ed0213d160d66

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 0029ab66f5bec018b259f69ba0b9b8278aa4108f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 11 13:36:14 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL&RPL] Disable PS_ON for DDR4 board

[Issue/Feature Description]
ADL SBGA DDR4 RVP board is mobile workstation sku, and will
be used for both ADL&RPL SBGA program. PS_ON should be only
applicable for Desktop sku.

[Resolution]
Add Patchtable to disable PS_ON option for ADL SBGA DDR4 board.

[Impacted Platform]
ADL_SBGA&RPL-SBGA

Hsd-es-id: 16017052755
Original commit date: Wed Jun 22 11:51:15 2022 +0800
Change-Id: I51d6aa20d9ce05e159df5c3fec4fc2f917aeab2a
Original commit hash: 6d825c111e09740920b9fe42617f6330ec2ae32d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: 1003fbf3cb08263e09fa897c678b45cb5500ce4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jul 11 13:36:12 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-SBGA] Fix "WHQL/HCK - USB Exposed Port System Test (xHCI)" fail

[Issue/Feature Description]
modified: AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplSbgaRvp.asl
modified: AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

[Resolution]
Modify the port mapping

[Impacted Platform]
RPL-SBGA

Hsd-es-id: 16017009843
Original commit date: Mon Jun 20 16:54:52 2022 +0800
Change-Id: I1df2c327b45fd47e73d2a63357de0428bdfb2785
Original commit hash: fd7a09c215c895356e44924cbdf624cd5c77b0fd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplSbgaRvp.asl
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
