# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../VHDL Custom Module Directory/serial_receive.vhd" \
"../../../../serial_transmitter.srcs/sim_1/new/serial_receive_tb.vhd" \

# Do not sort compile order
nosort
