<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>HexagonVLIWPacketizer.cpp source code [llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="PredicateKind "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Hexagon</a>/<a href='HexagonVLIWPacketizer.cpp.html'>HexagonVLIWPacketizer.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- HexagonPacketizer.cpp - VLIW packetizer ----------------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This implements a simple VLIW packetizer using DFA. The packetizer works on</i></td></tr>
<tr><th id="10">10</th><td><i>// machine basic blocks. For each instruction I in BB, the packetizer consults</i></td></tr>
<tr><th id="11">11</th><td><i>// the DFA to see if machine resources are available to execute I. If so, the</i></td></tr>
<tr><th id="12">12</th><td><i>// packetizer checks if I depends on any instruction J in the current packet.</i></td></tr>
<tr><th id="13">13</th><td><i>// If no dependency is found, I is added to current packet and machine resource</i></td></tr>
<tr><th id="14">14</th><td><i>// is marked as taken. If any dependency is found, a target API call is made to</i></td></tr>
<tr><th id="15">15</th><td><i>// prune the dependence.</i></td></tr>
<tr><th id="16">16</th><td><i>//</i></td></tr>
<tr><th id="17">17</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="HexagonVLIWPacketizer.h.html">"HexagonVLIWPacketizer.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="Hexagon.h.html">"Hexagon.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="HexagonInstrInfo.h.html">"HexagonInstrInfo.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="HexagonRegisterInfo.h.html">"HexagonRegisterInfo.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="HexagonSubtarget.h.html">"HexagonSubtarget.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/ADT/DenseSet.h.html">"llvm/ADT/DenseSet.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/Analysis/AliasAnalysis.h.html">"llvm/Analysis/AliasAnalysis.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBranchProbabilityInfo.h.html">"llvm/CodeGen/MachineBranchProbabilityInfo.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineDominators.h.html">"llvm/CodeGen/MachineDominators.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBundle.h.html">"llvm/CodeGen/MachineInstrBundle.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html">"llvm/CodeGen/MachineLoopInfo.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/CodeGen/ScheduleDAG.h.html">"llvm/CodeGen/ScheduleDAG.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../include/llvm/IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="47">47</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="48">48</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="49">49</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="50">50</th><td><u>#include <a href="../../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "packets"</u></td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="DisablePacketizer" title='DisablePacketizer' data-type='cl::opt&lt;bool&gt;' data-ref="DisablePacketizer">DisablePacketizer</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"disable-packetizer"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="57">57</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>),</td></tr>
<tr><th id="58">58</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Disable Hexagon packetizer pass"</q>));</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="decl def" id="Slot1Store" title='Slot1Store' data-ref="Slot1Store">Slot1Store</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"slot1-store-slot0-load"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="61">61</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>),</td></tr>
<tr><th id="62">62</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Allow slot1 store and slot0 load"</q>));</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="PacketizeVolatiles" title='PacketizeVolatiles' data-type='cl::opt&lt;bool&gt;' data-ref="PacketizeVolatiles">PacketizeVolatiles</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"hexagon-packetize-volatiles"</q>,</td></tr>
<tr><th id="65">65</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>),</td></tr>
<tr><th id="66">66</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Allow non-solo packetization of volatile memory references"</q>));</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnableGenAllInsnClass" title='EnableGenAllInsnClass' data-type='cl::opt&lt;bool&gt;' data-ref="EnableGenAllInsnClass">EnableGenAllInsnClass</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"enable-gen-insn"</q>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>),</td></tr>
<tr><th id="69">69</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>, <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Generate all instruction with TC"</q>));</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="DisableVecDblNVStores" title='DisableVecDblNVStores' data-type='cl::opt&lt;bool&gt;' data-ref="DisableVecDblNVStores">DisableVecDblNVStores</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"disable-vecdbl-nv-stores"</q>,</td></tr>
<tr><th id="72">72</th><td>  <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>,</td></tr>
<tr><th id="73">73</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Disable vector double new-value-stores"</q>));</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><b>extern</b> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="decl" id="ScheduleInlineAsm" title='ScheduleInlineAsm' data-ref="ScheduleInlineAsm">ScheduleInlineAsm</dfn>;</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<a class="decl" href="#_ZN4llvm23createHexagonPacketizerEb" title='llvm::createHexagonPacketizer' data-ref="_ZN4llvm23createHexagonPacketizerEb">createHexagonPacketizer</a>(<em>bool</em> <dfn class="local col0 decl" id="70Minimal" title='Minimal' data-type='bool' data-ref="70Minimal">Minimal</dfn>);</td></tr>
<tr><th id="80">80</th><td><em>void</em> <a class="decl" href="#128" title='llvm::initializeHexagonPacketizerPass' data-ref="_ZN4llvm31initializeHexagonPacketizerPassERNS_12PassRegistryE">initializeHexagonPacketizerPass</a>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>&amp;);</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><b>namespace</b> {</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::HexagonPacketizer" title='(anonymous namespace)::HexagonPacketizer' data-ref="(anonymousnamespace)::HexagonPacketizer">HexagonPacketizer</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="87">87</th><td>  <b>public</b>:</td></tr>
<tr><th id="88">88</th><td>    <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::HexagonPacketizer::ID" title='(anonymous namespace)::HexagonPacketizer::ID' data-type='char' data-ref="(anonymousnamespace)::HexagonPacketizer::ID">ID</dfn>;</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_117HexagonPacketizerC1Eb" title='(anonymous namespace)::HexagonPacketizer::HexagonPacketizer' data-type='void (anonymous namespace)::HexagonPacketizer::HexagonPacketizer(bool Min = false)' data-ref="_ZN12_GLOBAL__N_117HexagonPacketizerC1Eb">HexagonPacketizer</dfn>(<em>bool</em> <dfn class="local col1 decl" id="71Min" title='Min' data-type='bool' data-ref="71Min">Min</dfn> = <b>false</b>)</td></tr>
<tr><th id="91">91</th><td>      : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::HexagonPacketizer::ID" title='(anonymous namespace)::HexagonPacketizer::ID' data-use='a' data-ref="(anonymousnamespace)::HexagonPacketizer::ID">ID</a>), <a class="tu member" href="#(anonymousnamespace)::HexagonPacketizer::Minimal" title='(anonymous namespace)::HexagonPacketizer::Minimal' data-use='w' data-ref="(anonymousnamespace)::HexagonPacketizer::Minimal">Minimal</a>(<a class="local col1 ref" href="#71Min" title='Min' data-ref="71Min">Min</a>) {}</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td>    <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_117HexagonPacketizer16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::HexagonPacketizer::getAnalysisUsage' data-type='void (anonymous namespace)::HexagonPacketizer::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_117HexagonPacketizer16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col2 decl" id="72AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="72AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="94">94</th><td>      <a class="local col2 ref" href="#72AU" title='AU' data-ref="72AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="95">95</th><td>      <a class="local col2 ref" href="#72AU" title='AU' data-ref="72AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AAResultsWrapperPass" title='llvm::AAResultsWrapperPass' data-ref="llvm::AAResultsWrapperPass">AAResultsWrapperPass</a>&gt;();</td></tr>
<tr><th id="96">96</th><td>      <a class="local col2 ref" href="#72AU" title='AU' data-ref="72AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBranchProbabilityInfo.h.html#llvm::MachineBranchProbabilityInfo" title='llvm::MachineBranchProbabilityInfo' data-ref="llvm::MachineBranchProbabilityInfo">MachineBranchProbabilityInfo</a>&gt;();</td></tr>
<tr><th id="97">97</th><td>      <a class="local col2 ref" href="#72AU" title='AU' data-ref="72AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="98">98</th><td>      <a class="local col2 ref" href="#72AU" title='AU' data-ref="72AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="99">99</th><td>      <a class="local col2 ref" href="#72AU" title='AU' data-ref="72AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="100">100</th><td>      <a class="local col2 ref" href="#72AU" title='AU' data-ref="72AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="101">101</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col2 ref" href="#72AU" title='AU' data-ref="72AU">AU</a></span>);</td></tr>
<tr><th id="102">102</th><td>    }</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td>    <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_117HexagonPacketizer11getPassNameEv" title='(anonymous namespace)::HexagonPacketizer::getPassName' data-type='llvm::StringRef (anonymous namespace)::HexagonPacketizer::getPassName() const' data-ref="_ZNK12_GLOBAL__N_117HexagonPacketizer11getPassNameEv">getPassName</dfn>() <em>const</em> override { <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Hexagon Packetizer"</q>; }</td></tr>
<tr><th id="105">105</th><td>    <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_117HexagonPacketizer20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::HexagonPacketizer::runOnMachineFunction' data-type='bool (anonymous namespace)::HexagonPacketizer::runOnMachineFunction(llvm::MachineFunction &amp; Fn)' data-ref="_ZN12_GLOBAL__N_117HexagonPacketizer20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="73Fn" title='Fn' data-type='llvm::MachineFunction &amp;' data-ref="73Fn">Fn</dfn>) override;</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_117HexagonPacketizer21getRequiredPropertiesEv" title='(anonymous namespace)::HexagonPacketizer::getRequiredProperties' data-type='llvm::MachineFunctionProperties (anonymous namespace)::HexagonPacketizer::getRequiredProperties() const' data-ref="_ZNK12_GLOBAL__N_117HexagonPacketizer21getRequiredPropertiesEv">getRequiredProperties</dfn>() <em>const</em> override {</td></tr>
<tr><th id="108">108</th><td>      <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineFunction.h.html#109" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1ERKS0_"></a><a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#109" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1Ev">(</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" title='llvm::MachineFunctionProperties::set' data-ref="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE">set</a>(</td></tr>
<tr><th id="109">109</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property">Property</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::NoVRegs" title='llvm::MachineFunctionProperties::Property::NoVRegs' data-ref="llvm::MachineFunctionProperties::Property::NoVRegs">NoVRegs</a>);</td></tr>
<tr><th id="110">110</th><td>    }</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td>  <b>private</b>:</td></tr>
<tr><th id="113">113</th><td>    <em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::HexagonPacketizer::HII" title='(anonymous namespace)::HexagonPacketizer::HII' data-type='const llvm::HexagonInstrInfo *' data-ref="(anonymousnamespace)::HexagonPacketizer::HII">HII</dfn>;</td></tr>
<tr><th id="114">114</th><td>    <em>const</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::HexagonPacketizer::HRI" title='(anonymous namespace)::HexagonPacketizer::HRI' data-type='const llvm::HexagonRegisterInfo *' data-ref="(anonymousnamespace)::HexagonPacketizer::HRI">HRI</dfn>;</td></tr>
<tr><th id="115">115</th><td>    <em>const</em> <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::HexagonPacketizer::Minimal" title='(anonymous namespace)::HexagonPacketizer::Minimal' data-type='const bool' data-ref="(anonymousnamespace)::HexagonPacketizer::Minimal">Minimal</dfn>;</td></tr>
<tr><th id="116">116</th><td>  };</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::HexagonPacketizer" title='(anonymous namespace)::HexagonPacketizer' data-ref="(anonymousnamespace)::HexagonPacketizer">HexagonPacketizer</a>::<dfn class="tu decl def" id="(anonymousnamespace)::HexagonPacketizer::ID" title='(anonymous namespace)::HexagonPacketizer::ID' data-type='char' data-ref="(anonymousnamespace)::HexagonPacketizer::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#47" title="static void *initializeHexagonPacketizerPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(HexagonPacketizer, <q>"hexagon-packetizer"</q>,</td></tr>
<tr><th id="123">123</th><td>                      <q>"Hexagon Packetizer"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="124">124</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#50" title="initializeMachineDominatorTreePass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineDominatorTree)</td></tr>
<tr><th id="125">125</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#50" title="initializeMachineBranchProbabilityInfoPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineBranchProbabilityInfo)</td></tr>
<tr><th id="126">126</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#50" title="initializeMachineLoopInfoPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineLoopInfo)</td></tr>
<tr><th id="127">127</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#50" title="initializeAAResultsWrapperPassPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(AAResultsWrapperPass)</td></tr>
<tr><th id="128">128</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="PassInfo *PI = new PassInfo( &quot;Hexagon Packetizer&quot;, &quot;hexagon-packetizer&quot;, &amp;HexagonPacketizer::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;HexagonPacketizer&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeHexagonPacketizerPassFlag; void llvm::initializeHexagonPacketizerPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeHexagonPacketizerPassFlag, initializeHexagonPacketizerPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::HexagonPacketizer" title='(anonymous namespace)::HexagonPacketizer' data-ref="(anonymousnamespace)::HexagonPacketizer">HexagonPacketizer</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"hexagon-packetizer"</q>,</td></tr>
<tr><th id="129">129</th><td>                    <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Hexagon Packetizer"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><a class="type" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList" title='llvm::HexagonPacketizerList' data-ref="llvm::HexagonPacketizerList">HexagonPacketizerList</a>::<dfn class="decl def" id="_ZN4llvm21HexagonPacketizerListC1ERNS_15MachineFunctionERNS_15MachineLoopInfoEPNS_9AAResultsEPKNS_28MachineBranchProbabilityInfoEb" title='llvm::HexagonPacketizerList::HexagonPacketizerList' data-ref="_ZN4llvm21HexagonPacketizerListC1ERNS_15MachineFunctionERNS_15MachineLoopInfoEPNS_9AAResultsEPKNS_28MachineBranchProbabilityInfoEb">HexagonPacketizerList</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="74MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="74MF">MF</dfn>,</td></tr>
<tr><th id="132">132</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a> &amp;<dfn class="local col5 decl" id="75MLI" title='MLI' data-type='llvm::MachineLoopInfo &amp;' data-ref="75MLI">MLI</dfn>, <a class="typedef" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="local col6 decl" id="76AA" title='AA' data-type='AliasAnalysis *' data-ref="76AA">AA</dfn>,</td></tr>
<tr><th id="133">133</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBranchProbabilityInfo.h.html#llvm::MachineBranchProbabilityInfo" title='llvm::MachineBranchProbabilityInfo' data-ref="llvm::MachineBranchProbabilityInfo">MachineBranchProbabilityInfo</a> *<dfn class="local col7 decl" id="77MBPI" title='MBPI' data-type='const llvm::MachineBranchProbabilityInfo *' data-ref="77MBPI">MBPI</dfn>, <em>bool</em> <dfn class="local col8 decl" id="78Minimal" title='Minimal' data-type='bool' data-ref="78Minimal">Minimal</dfn>)</td></tr>
<tr><th id="134">134</th><td>    : <a class="type" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList" title='llvm::VLIWPacketizerList' data-ref="llvm::VLIWPacketizerList">VLIWPacketizerList</a><a class="ref" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#_ZN4llvm18VLIWPacketizerListC1ERNS_15MachineFunctionERNS_15MachineLoopInfoEPNS_9AAResultsE" title='llvm::VLIWPacketizerList::VLIWPacketizerList' data-ref="_ZN4llvm18VLIWPacketizerListC1ERNS_15MachineFunctionERNS_15MachineLoopInfoEPNS_9AAResultsE">(</a><a class="local col4 ref" href="#74MF" title='MF' data-ref="74MF">MF</a>, <a class="local col5 ref" href="#75MLI" title='MLI' data-ref="75MLI">MLI</a>, <a class="local col6 ref" href="#76AA" title='AA' data-ref="76AA">AA</a>), <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::MBPI" title='llvm::HexagonPacketizerList::MBPI' data-ref="llvm::HexagonPacketizerList::MBPI">MBPI</a>(<a class="local col7 ref" href="#77MBPI" title='MBPI' data-ref="77MBPI">MBPI</a>), <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::MLI" title='llvm::HexagonPacketizerList::MLI' data-ref="llvm::HexagonPacketizerList::MLI">MLI</a>(&amp;<a class="local col5 ref" href="#75MLI" title='MLI' data-ref="75MLI">MLI</a>),</td></tr>
<tr><th id="135">135</th><td>      <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::Minimal" title='llvm::HexagonPacketizerList::Minimal' data-ref="llvm::HexagonPacketizerList::Minimal">Minimal</a>(<a class="local col8 ref" href="#78Minimal" title='Minimal' data-ref="78Minimal">Minimal</a>) {</td></tr>
<tr><th id="136">136</th><td>  <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a> = <a class="local col4 ref" href="#74MF" title='MF' data-ref="74MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>&gt;().<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget12getInstrInfoEv" title='llvm::HexagonSubtarget::getInstrInfo' data-ref="_ZNK4llvm16HexagonSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="137">137</th><td>  <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HRI" title='llvm::HexagonPacketizerList::HRI' data-ref="llvm::HexagonPacketizerList::HRI">HRI</a> = <a class="local col4 ref" href="#74MF" title='MF' data-ref="74MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>&gt;().<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv" title='llvm::HexagonSubtarget::getRegisterInfo' data-ref="_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>  <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#_ZN4llvm18VLIWPacketizerList11addMutationESt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS2_EE" title='llvm::VLIWPacketizerList::addMutation' data-ref="_ZN4llvm18VLIWPacketizerList11addMutationESt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS2_EE">addMutation</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E"></a><span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>::<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget::UsrOverflowMutation" title='llvm::HexagonSubtarget::UsrOverflowMutation' data-ref="llvm::HexagonSubtarget::UsrOverflowMutation">UsrOverflowMutation</a>&gt;());</td></tr>
<tr><th id="140">140</th><td>  <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#_ZN4llvm18VLIWPacketizerList11addMutationESt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS2_EE" title='llvm::VLIWPacketizerList::addMutation' data-ref="_ZN4llvm18VLIWPacketizerList11addMutationESt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS2_EE">addMutation</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E"></a><span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>::<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget::HVXMemLatencyMutation" title='llvm::HexagonSubtarget::HVXMemLatencyMutation' data-ref="llvm::HexagonSubtarget::HVXMemLatencyMutation">HVXMemLatencyMutation</a>&gt;());</td></tr>
<tr><th id="141">141</th><td>  <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#_ZN4llvm18VLIWPacketizerList11addMutationESt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS2_EE" title='llvm::VLIWPacketizerList::addMutation' data-ref="_ZN4llvm18VLIWPacketizerList11addMutationESt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS2_EE">addMutation</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E"></a><span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>::<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget::BankConflictMutation" title='llvm::HexagonSubtarget::BankConflictMutation' data-ref="llvm::HexagonSubtarget::BankConflictMutation">BankConflictMutation</a>&gt;());</td></tr>
<tr><th id="142">142</th><td>}</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><i  data-doc="_ZL17hasWriteToReadDepRKN4llvm12MachineInstrES2_PKNS_18TargetRegisterInfoE">// Check if FirstI modifies a register that SecondI reads.</i></td></tr>
<tr><th id="145">145</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL17hasWriteToReadDepRKN4llvm12MachineInstrES2_PKNS_18TargetRegisterInfoE" title='hasWriteToReadDep' data-type='bool hasWriteToReadDep(const llvm::MachineInstr &amp; FirstI, const llvm::MachineInstr &amp; SecondI, const llvm::TargetRegisterInfo * TRI)' data-ref="_ZL17hasWriteToReadDepRKN4llvm12MachineInstrES2_PKNS_18TargetRegisterInfoE">hasWriteToReadDep</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="79FirstI" title='FirstI' data-type='const llvm::MachineInstr &amp;' data-ref="79FirstI">FirstI</dfn>,</td></tr>
<tr><th id="146">146</th><td>                              <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="80SecondI" title='SecondI' data-type='const llvm::MachineInstr &amp;' data-ref="80SecondI">SecondI</dfn>,</td></tr>
<tr><th id="147">147</th><td>                              <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col1 decl" id="81TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="81TRI">TRI</dfn>) {</td></tr>
<tr><th id="148">148</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col2 decl" id="82MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="82MO">MO</dfn> : <a class="local col9 ref" href="#79FirstI" title='FirstI' data-ref="79FirstI">FirstI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="149">149</th><td>    <b>if</b> (!<a class="local col2 ref" href="#82MO" title='MO' data-ref="82MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col2 ref" href="#82MO" title='MO' data-ref="82MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="150">150</th><td>      <b>continue</b>;</td></tr>
<tr><th id="151">151</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="83R" title='R' data-type='unsigned int' data-ref="83R">R</dfn> = <a class="local col2 ref" href="#82MO" title='MO' data-ref="82MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="152">152</th><td>    <b>if</b> (<a class="local col0 ref" href="#80SecondI" title='SecondI' data-ref="80SecondI">SecondI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterEjPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="local col3 ref" href="#83R" title='R' data-ref="83R">R</a>, <a class="local col1 ref" href="#81TRI" title='TRI' data-ref="81TRI">TRI</a>))</td></tr>
<tr><th id="153">153</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="154">154</th><td>  }</td></tr>
<tr><th id="155">155</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="156">156</th><td>}</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="tu decl def" id="_ZL12moveInstrOutRN4llvm12MachineInstrENS_26MachineInstrBundleIteratorIS0_Lb0EEEb" title='moveInstrOut' data-type='MachineBasicBlock::iterator moveInstrOut(llvm::MachineInstr &amp; MI, MachineBasicBlock::iterator BundleIt, bool Before)' data-ref="_ZL12moveInstrOutRN4llvm12MachineInstrENS_26MachineInstrBundleIteratorIS0_Lb0EEEb">moveInstrOut</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="84MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="84MI">MI</dfn>,</td></tr>
<tr><th id="160">160</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="85BundleIt" title='BundleIt' data-type='MachineBasicBlock::iterator' data-ref="85BundleIt">BundleIt</dfn>, <em>bool</em> <dfn class="local col6 decl" id="86Before" title='Before' data-type='bool' data-ref="86Before">Before</dfn>) {</td></tr>
<tr><th id="161">161</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::instr_iterator" title='llvm::MachineBasicBlock::instr_iterator' data-type='Instructions::iterator' data-ref="llvm::MachineBasicBlock::instr_iterator">instr_iterator</a> <a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1Ev" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1Ev"></a><dfn class="local col7 decl" id="87InsertPt" title='InsertPt' data-type='MachineBasicBlock::instr_iterator' data-ref="87InsertPt">InsertPt</dfn>;</td></tr>
<tr><th id="162">162</th><td>  <b>if</b> (<a class="local col6 ref" href="#86Before" title='Before' data-ref="86Before">Before</a>)</td></tr>
<tr><th id="163">163</th><td>    <a class="local col7 ref" href="#87InsertPt" title='InsertPt' data-ref="87InsertPt">InsertPt</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::operator=' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEaSEOS5_">=</a> <a class="local col5 ref" href="#85BundleIt" title='BundleIt' data-ref="85BundleIt">BundleIt</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIterator16getInstrIteratorEv" title='llvm::MachineInstrBundleIterator::getInstrIterator' data-ref="_ZNK4llvm26MachineInstrBundleIterator16getInstrIteratorEv">getInstrIterator</a>();</td></tr>
<tr><th id="164">164</th><td>  <b>else</b></td></tr>
<tr><th id="165">165</th><td>    <a class="local col7 ref" href="#87InsertPt" title='InsertPt' data-ref="87InsertPt">InsertPt</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::operator=' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEaSEOS5_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#85BundleIt" title='BundleIt' data-ref="85BundleIt">BundleIt</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIterator16getInstrIteratorEv" title='llvm::MachineInstrBundleIterator::getInstrIterator' data-ref="_ZNK4llvm26MachineInstrBundleIterator16getInstrIteratorEv">getInstrIterator</a>();</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="88B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="88B">B</dfn> = *<a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="168">168</th><td>  <i>// The instruction should at least be bundled with the preceding instruction</i></td></tr>
<tr><th id="169">169</th><td><i>  // (there will always be one, i.e. BUNDLE, if nothing else).</i></td></tr>
<tr><th id="170">170</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.isBundledWithPred()) ? void (0) : __assert_fail (&quot;MI.isBundledWithPred()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp&quot;, 170, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17isBundledWithPredEv" title='llvm::MachineInstr::isBundledWithPred' data-ref="_ZNK4llvm12MachineInstr17isBundledWithPredEv">isBundledWithPred</a>());</td></tr>
<tr><th id="171">171</th><td>  <b>if</b> (<a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17isBundledWithSuccEv" title='llvm::MachineInstr::isBundledWithSucc' data-ref="_ZNK4llvm12MachineInstr17isBundledWithSuccEv">isBundledWithSucc</a>()) {</td></tr>
<tr><th id="172">172</th><td>    <a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9clearFlagENS0_6MIFlagE" title='llvm::MachineInstr::clearFlag' data-ref="_ZN4llvm12MachineInstr9clearFlagENS0_6MIFlagE">clearFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag::BundledSucc" title='llvm::MachineInstr::MIFlag::BundledSucc' data-ref="llvm::MachineInstr::MIFlag::BundledSucc">BundledSucc</a>);</td></tr>
<tr><th id="173">173</th><td>    <a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9clearFlagENS0_6MIFlagE" title='llvm::MachineInstr::clearFlag' data-ref="_ZN4llvm12MachineInstr9clearFlagENS0_6MIFlagE">clearFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag::BundledPred" title='llvm::MachineInstr::MIFlag::BundledPred' data-ref="llvm::MachineInstr::MIFlag::BundledPred">BundledPred</a>);</td></tr>
<tr><th id="174">174</th><td>  } <b>else</b> {</td></tr>
<tr><th id="175">175</th><td>    <i>// If it's not bundled with the successor (i.e. it is the last one</i></td></tr>
<tr><th id="176">176</th><td><i>    // in the bundle), then we can simply unbundle it from the predecessor,</i></td></tr>
<tr><th id="177">177</th><td><i>    // which will take care of updating the predecessor's flag.</i></td></tr>
<tr><th id="178">178</th><td>    <a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr16unbundleFromPredEv" title='llvm::MachineInstr::unbundleFromPred' data-ref="_ZN4llvm12MachineInstr16unbundleFromPredEv">unbundleFromPred</a>();</td></tr>
<tr><th id="179">179</th><td>  }</td></tr>
<tr><th id="180">180</th><td>  <a class="local col8 ref" href="#88B" title='B' data-ref="88B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_">splice</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col7 ref" href="#87InsertPt" title='InsertPt' data-ref="87InsertPt">InsertPt</a>, &amp;<a class="local col8 ref" href="#88B" title='B' data-ref="88B">B</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>());</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td>  <i>// Get the size of the bundle without asserting.</i></td></tr>
<tr><th id="183">183</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_instr_iterator" title='llvm::MachineBasicBlock::const_instr_iterator' data-type='Instructions::const_iterator' data-ref="llvm::MachineBasicBlock::const_instr_iterator">const_instr_iterator</a> <dfn class="local col9 decl" id="89I" title='I' data-type='MachineBasicBlock::const_instr_iterator' data-ref="89I">I</dfn> = <a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1ERKNS_14ilist_iteratorIT_XT0_EXT_EEENSt9enable_ifIXooT1_ntT_EPvE4typeE" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1ERKNS_14ilist_iteratorIT_XT0_EXT_EEENSt9enable_ifIXooT1_ntT_EPvE4typeE"></a><a class="local col5 ref" href="#85BundleIt" title='BundleIt' data-ref="85BundleIt">BundleIt</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIterator16getInstrIteratorEv" title='llvm::MachineInstrBundleIterator::getInstrIterator' data-ref="_ZNK4llvm26MachineInstrBundleIterator16getInstrIteratorEv">getInstrIterator</a>();</td></tr>
<tr><th id="184">184</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_instr_iterator" title='llvm::MachineBasicBlock::const_instr_iterator' data-type='Instructions::const_iterator' data-ref="llvm::MachineBasicBlock::const_instr_iterator">const_instr_iterator</a> <dfn class="local col0 decl" id="90E" title='E' data-type='MachineBasicBlock::const_instr_iterator' data-ref="90E">E</dfn> = <a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1ERKNS_14ilist_iteratorIT_XT0_EXT_EEENSt9enable_ifIXooT1_ntT_EPvE4typeE" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1ERKNS_14ilist_iteratorIT_XT0_EXT_EEENSt9enable_ifIXooT1_ntT_EPvE4typeE"></a><a class="local col8 ref" href="#88B" title='B' data-ref="88B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>();</td></tr>
<tr><th id="185">185</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="91Size" title='Size' data-type='unsigned int' data-ref="91Size">Size</dfn> = <var>0</var>;</td></tr>
<tr><th id="186">186</th><td>  <b>for</b> (<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col9 ref" href="#89I" title='I' data-ref="89I">I</a>; <a class="local col9 ref" href="#89I" title='I' data-ref="89I">I</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col0 ref" href="#90E" title='E' data-ref="90E">E</a> &amp;&amp; <a class="local col9 ref" href="#89I" title='I' data-ref="89I">I</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17isBundledWithPredEv" title='llvm::MachineInstr::isBundledWithPred' data-ref="_ZNK4llvm12MachineInstr17isBundledWithPredEv">isBundledWithPred</a>(); <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col9 ref" href="#89I" title='I' data-ref="89I">I</a>)</td></tr>
<tr><th id="187">187</th><td>    ++<a class="local col1 ref" href="#91Size" title='Size' data-ref="91Size">Size</a>;</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td>  <i>// If there are still two or more instructions, then there is nothing</i></td></tr>
<tr><th id="190">190</th><td><i>  // else to be done.</i></td></tr>
<tr><th id="191">191</th><td>  <b>if</b> (<a class="local col1 ref" href="#91Size" title='Size' data-ref="91Size">Size</a> &gt; <var>1</var>)</td></tr>
<tr><th id="192">192</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1EOS2_"></a><a class="local col5 ref" href="#85BundleIt" title='BundleIt' data-ref="85BundleIt">BundleIt</a>;</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>  <i>// Otherwise, extract the single instruction out and delete the bundle.</i></td></tr>
<tr><th id="195">195</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="92NextIt" title='NextIt' data-type='MachineBasicBlock::iterator' data-ref="92NextIt">NextIt</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#85BundleIt" title='BundleIt' data-ref="85BundleIt">BundleIt</a>);</td></tr>
<tr><th id="196">196</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="93SingleI" title='SingleI' data-type='llvm::MachineInstr &amp;' data-ref="93SingleI">SingleI</dfn> = *<a class="local col5 ref" href="#85BundleIt" title='BundleIt' data-ref="85BundleIt">BundleIt</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm22ilist_node_with_parent11getNextNodeEv" title='llvm::ilist_node_with_parent::getNextNode' data-ref="_ZN4llvm22ilist_node_with_parent11getNextNodeEv">getNextNode</a>();</td></tr>
<tr><th id="197">197</th><td>  <a class="local col3 ref" href="#93SingleI" title='SingleI' data-ref="93SingleI">SingleI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr16unbundleFromPredEv" title='llvm::MachineInstr::unbundleFromPred' data-ref="_ZN4llvm12MachineInstr16unbundleFromPredEv">unbundleFromPred</a>();</td></tr>
<tr><th id="198">198</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!SingleI.isBundledWithSucc()) ? void (0) : __assert_fail (&quot;!SingleI.isBundledWithSucc()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp&quot;, 198, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col3 ref" href="#93SingleI" title='SingleI' data-ref="93SingleI">SingleI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17isBundledWithSuccEv" title='llvm::MachineInstr::isBundledWithSucc' data-ref="_ZNK4llvm12MachineInstr17isBundledWithSuccEv">isBundledWithSucc</a>());</td></tr>
<tr><th id="199">199</th><td>  <a class="local col5 ref" href="#85BundleIt" title='BundleIt' data-ref="85BundleIt">BundleIt</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="200">200</th><td>  <b>return</b> <a class="local col2 ref" href="#92NextIt" title='NextIt' data-ref="92NextIt">NextIt</a>;</td></tr>
<tr><th id="201">201</th><td>}</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonPacketizer" title='(anonymous namespace)::HexagonPacketizer' data-ref="(anonymousnamespace)::HexagonPacketizer">HexagonPacketizer</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_117HexagonPacketizer20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::HexagonPacketizer::runOnMachineFunction' data-type='bool (anonymous namespace)::HexagonPacketizer::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_117HexagonPacketizer20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="94MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="94MF">MF</dfn>) {</td></tr>
<tr><th id="204">204</th><td>  <em>auto</em> &amp;<dfn class="local col5 decl" id="95HST" title='HST' data-type='const llvm::HexagonSubtarget &amp;' data-ref="95HST">HST</dfn> = <a class="local col4 ref" href="#94MF" title='MF' data-ref="94MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>&gt;();</td></tr>
<tr><th id="205">205</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonPacketizer::HII" title='(anonymous namespace)::HexagonPacketizer::HII' data-use='w' data-ref="(anonymousnamespace)::HexagonPacketizer::HII">HII</a> = <a class="local col5 ref" href="#95HST" title='HST' data-ref="95HST">HST</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget12getInstrInfoEv" title='llvm::HexagonSubtarget::getInstrInfo' data-ref="_ZNK4llvm16HexagonSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="206">206</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonPacketizer::HRI" title='(anonymous namespace)::HexagonPacketizer::HRI' data-use='w' data-ref="(anonymousnamespace)::HexagonPacketizer::HRI">HRI</a> = <a class="local col5 ref" href="#95HST" title='HST' data-ref="95HST">HST</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv" title='llvm::HexagonSubtarget::getRegisterInfo' data-ref="_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="207">207</th><td>  <em>auto</em> &amp;<dfn class="local col6 decl" id="96MLI" title='MLI' data-type='llvm::MachineLoopInfo &amp;' data-ref="96MLI">MLI</dfn> = <a class="member" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="208">208</th><td>  <em>auto</em> *<dfn class="local col7 decl" id="97AA" title='AA' data-type='llvm::AAResults *' data-ref="97AA">AA</dfn> = &amp;<a class="member" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AAResultsWrapperPass" title='llvm::AAResultsWrapperPass' data-ref="llvm::AAResultsWrapperPass">AAResultsWrapperPass</a>&gt;().<a class="ref" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#_ZN4llvm20AAResultsWrapperPass12getAAResultsEv" title='llvm::AAResultsWrapperPass::getAAResults' data-ref="_ZN4llvm20AAResultsWrapperPass12getAAResultsEv">getAAResults</a>();</td></tr>
<tr><th id="209">209</th><td>  <em>auto</em> *<dfn class="local col8 decl" id="98MBPI" title='MBPI' data-type='llvm::MachineBranchProbabilityInfo *' data-ref="98MBPI">MBPI</dfn> = &amp;<a class="member" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBranchProbabilityInfo.h.html#llvm::MachineBranchProbabilityInfo" title='llvm::MachineBranchProbabilityInfo' data-ref="llvm::MachineBranchProbabilityInfo">MachineBranchProbabilityInfo</a>&gt;();</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableGenAllInsnClass" title='EnableGenAllInsnClass' data-use='m' data-ref="EnableGenAllInsnClass">EnableGenAllInsnClass</a>)</td></tr>
<tr><th id="212">212</th><td>    <a class="tu member" href="#(anonymousnamespace)::HexagonPacketizer::HII" title='(anonymous namespace)::HexagonPacketizer::HII' data-use='r' data-ref="(anonymousnamespace)::HexagonPacketizer::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo23genAllInsnTimingClassesERNS_15MachineFunctionE" title='llvm::HexagonInstrInfo::genAllInsnTimingClasses' data-ref="_ZNK4llvm16HexagonInstrInfo23genAllInsnTimingClassesERNS_15MachineFunctionE">genAllInsnTimingClasses</a>(<span class='refarg'><a class="local col4 ref" href="#94MF" title='MF' data-ref="94MF">MF</a></span>);</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>  <i>// Instantiate the packetizer.</i></td></tr>
<tr><th id="215">215</th><td>  <em>bool</em> <dfn class="local col9 decl" id="99MinOnly" title='MinOnly' data-type='bool' data-ref="99MinOnly">MinOnly</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonPacketizer::Minimal" title='(anonymous namespace)::HexagonPacketizer::Minimal' data-use='r' data-ref="(anonymousnamespace)::HexagonPacketizer::Minimal">Minimal</a> || <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisablePacketizer" title='DisablePacketizer' data-use='m' data-ref="DisablePacketizer">DisablePacketizer</a> || !<a class="local col5 ref" href="#95HST" title='HST' data-ref="95HST">HST</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget10usePacketsEv" title='llvm::HexagonSubtarget::usePackets' data-ref="_ZNK4llvm16HexagonSubtarget10usePacketsEv">usePackets</a>() ||</td></tr>
<tr><th id="216">216</th><td>                 <a class="member" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col4 ref" href="#94MF" title='MF' data-ref="94MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>());</td></tr>
<tr><th id="217">217</th><td>  <a class="type" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList" title='llvm::HexagonPacketizerList' data-ref="llvm::HexagonPacketizerList">HexagonPacketizerList</a> <dfn class="local col0 decl" id="100Packetizer" title='Packetizer' data-type='llvm::HexagonPacketizerList' data-ref="100Packetizer">Packetizer</dfn><a class="ref" href="#_ZN4llvm21HexagonPacketizerListC1ERNS_15MachineFunctionERNS_15MachineLoopInfoEPNS_9AAResultsEPKNS_28MachineBranchProbabilityInfoEb" title='llvm::HexagonPacketizerList::HexagonPacketizerList' data-ref="_ZN4llvm21HexagonPacketizerListC1ERNS_15MachineFunctionERNS_15MachineLoopInfoEPNS_9AAResultsEPKNS_28MachineBranchProbabilityInfoEb">(</a><a class="local col4 ref" href="#94MF" title='MF' data-ref="94MF">MF</a>, <a class="local col6 ref" href="#96MLI" title='MLI' data-ref="96MLI">MLI</a>, <a class="local col7 ref" href="#97AA" title='AA' data-ref="97AA">AA</a>, <a class="local col8 ref" href="#98MBPI" title='MBPI' data-ref="98MBPI">MBPI</a>, <a class="local col9 ref" href="#99MinOnly" title='MinOnly' data-ref="99MinOnly">MinOnly</a>);</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td>  <i>// DFA state table should not be empty.</i></td></tr>
<tr><th id="220">220</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Packetizer.getResourceTracker() &amp;&amp; &quot;Empty DFA table!&quot;) ? void (0) : __assert_fail (&quot;Packetizer.getResourceTracker() &amp;&amp; \&quot;Empty DFA table!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp&quot;, 220, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#100Packetizer" title='Packetizer' data-ref="100Packetizer">Packetizer</a>.<a class="ref" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#_ZN4llvm18VLIWPacketizerList18getResourceTrackerEv" title='llvm::VLIWPacketizerList::getResourceTracker' data-ref="_ZN4llvm18VLIWPacketizerList18getResourceTrackerEv">getResourceTracker</a>() &amp;&amp; <q>"Empty DFA table!"</q>);</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td>  <i>// Loop over all basic blocks and remove KILL pseudo-instructions</i></td></tr>
<tr><th id="223">223</th><td><i>  // These instructions confuse the dependence analysis. Consider:</i></td></tr>
<tr><th id="224">224</th><td><i>  // D0 = ...   (Insn 0)</i></td></tr>
<tr><th id="225">225</th><td><i>  // R0 = KILL R0, D0 (Insn 1)</i></td></tr>
<tr><th id="226">226</th><td><i>  // R0 = ... (Insn 2)</i></td></tr>
<tr><th id="227">227</th><td><i>  // Here, Insn 1 will result in the dependence graph not emitting an output</i></td></tr>
<tr><th id="228">228</th><td><i>  // dependence between Insn 0 and Insn 2. This can lead to incorrect</i></td></tr>
<tr><th id="229">229</th><td><i>  // packetization</i></td></tr>
<tr><th id="230">230</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="101MB" title='MB' data-type='llvm::MachineBasicBlock &amp;' data-ref="101MB">MB</dfn> : <a class="local col4 ref" href="#94MF" title='MF' data-ref="94MF">MF</a>) {</td></tr>
<tr><th id="231">231</th><td>    <em>auto</em> <dfn class="local col2 decl" id="102End" title='End' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="102End">End</dfn> = <a class="local col1 ref" href="#101MB" title='MB' data-ref="101MB">MB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="232">232</th><td>    <em>auto</em> <dfn class="local col3 decl" id="103MI" title='MI' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="103MI">MI</dfn> = <a class="local col1 ref" href="#101MB" title='MB' data-ref="101MB">MB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="233">233</th><td>    <b>while</b> (<a class="local col3 ref" href="#103MI" title='MI' data-ref="103MI">MI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col2 ref" href="#102End" title='End' data-ref="102End">End</a>) {</td></tr>
<tr><th id="234">234</th><td>      <em>auto</em> <dfn class="local col4 decl" id="104NextI" title='NextI' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="104NextI">NextI</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#103MI" title='MI' data-ref="103MI">MI</a>);</td></tr>
<tr><th id="235">235</th><td>      <b>if</b> (<a class="local col3 ref" href="#103MI" title='MI' data-ref="103MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isKillEv" title='llvm::MachineInstr::isKill' data-ref="_ZNK4llvm12MachineInstr6isKillEv">isKill</a>()) {</td></tr>
<tr><th id="236">236</th><td>        <a class="local col1 ref" href="#101MB" title='MB' data-ref="101MB">MB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#103MI" title='MI' data-ref="103MI">MI</a>);</td></tr>
<tr><th id="237">237</th><td>        <a class="local col2 ref" href="#102End" title='End' data-ref="102End">End</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col1 ref" href="#101MB" title='MB' data-ref="101MB">MB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="238">238</th><td>      }</td></tr>
<tr><th id="239">239</th><td>      <a class="local col3 ref" href="#103MI" title='MI' data-ref="103MI">MI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col4 ref" href="#104NextI" title='NextI' data-ref="104NextI">NextI</a>;</td></tr>
<tr><th id="240">240</th><td>    }</td></tr>
<tr><th id="241">241</th><td>  }</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td>  <i>// Loop over all of the basic blocks.</i></td></tr>
<tr><th id="244">244</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col5 decl" id="105MB" title='MB' data-type='llvm::MachineBasicBlock &amp;' data-ref="105MB">MB</dfn> : <a class="local col4 ref" href="#94MF" title='MF' data-ref="94MF">MF</a>) {</td></tr>
<tr><th id="245">245</th><td>    <em>auto</em> <dfn class="local col6 decl" id="106Begin" title='Begin' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="106Begin">Begin</dfn> = <a class="local col5 ref" href="#105MB" title='MB' data-ref="105MB">MB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col7 decl" id="107End" title='End' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="107End">End</dfn> = <a class="local col5 ref" href="#105MB" title='MB' data-ref="105MB">MB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="246">246</th><td>    <b>while</b> (<a class="local col6 ref" href="#106Begin" title='Begin' data-ref="106Begin">Begin</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col7 ref" href="#107End" title='End' data-ref="107End">End</a>) {</td></tr>
<tr><th id="247">247</th><td>      <i>// Find the first non-boundary starting from the end of the last</i></td></tr>
<tr><th id="248">248</th><td><i>      // scheduling region.</i></td></tr>
<tr><th id="249">249</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="108RB" title='RB' data-type='MachineBasicBlock::iterator' data-ref="108RB">RB</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#106Begin" title='Begin' data-ref="106Begin">Begin</a>;</td></tr>
<tr><th id="250">250</th><td>      <b>while</b> (<a class="local col8 ref" href="#108RB" title='RB' data-ref="108RB">RB</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col7 ref" href="#107End" title='End' data-ref="107End">End</a> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::HexagonPacketizer::HII" title='(anonymous namespace)::HexagonPacketizer::HII' data-use='r' data-ref="(anonymousnamespace)::HexagonPacketizer::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE" title='llvm::HexagonInstrInfo::isSchedulingBoundary' data-ref="_ZNK4llvm16HexagonInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE">isSchedulingBoundary</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#108RB" title='RB' data-ref="108RB">RB</a>, &amp;<a class="local col5 ref" href="#105MB" title='MB' data-ref="105MB">MB</a>, <a class="local col4 ref" href="#94MF" title='MF' data-ref="94MF">MF</a>))</td></tr>
<tr><th id="251">251</th><td>        <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col8 ref" href="#108RB" title='RB' data-ref="108RB">RB</a>;</td></tr>
<tr><th id="252">252</th><td>      <i>// Find the first boundary starting from the beginning of the new</i></td></tr>
<tr><th id="253">253</th><td><i>      // region.</i></td></tr>
<tr><th id="254">254</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="109RE" title='RE' data-type='MachineBasicBlock::iterator' data-ref="109RE">RE</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#108RB" title='RB' data-ref="108RB">RB</a>;</td></tr>
<tr><th id="255">255</th><td>      <b>while</b> (<a class="local col9 ref" href="#109RE" title='RE' data-ref="109RE">RE</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col7 ref" href="#107End" title='End' data-ref="107End">End</a> &amp;&amp; !<a class="tu member" href="#(anonymousnamespace)::HexagonPacketizer::HII" title='(anonymous namespace)::HexagonPacketizer::HII' data-use='r' data-ref="(anonymousnamespace)::HexagonPacketizer::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE" title='llvm::HexagonInstrInfo::isSchedulingBoundary' data-ref="_ZNK4llvm16HexagonInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE">isSchedulingBoundary</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#109RE" title='RE' data-ref="109RE">RE</a>, &amp;<a class="local col5 ref" href="#105MB" title='MB' data-ref="105MB">MB</a>, <a class="local col4 ref" href="#94MF" title='MF' data-ref="94MF">MF</a>))</td></tr>
<tr><th id="256">256</th><td>        <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col9 ref" href="#109RE" title='RE' data-ref="109RE">RE</a>;</td></tr>
<tr><th id="257">257</th><td>      <i>// Add the scheduling boundary if it's not block end.</i></td></tr>
<tr><th id="258">258</th><td>      <b>if</b> (<a class="local col9 ref" href="#109RE" title='RE' data-ref="109RE">RE</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col7 ref" href="#107End" title='End' data-ref="107End">End</a>)</td></tr>
<tr><th id="259">259</th><td>        <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col9 ref" href="#109RE" title='RE' data-ref="109RE">RE</a>;</td></tr>
<tr><th id="260">260</th><td>      <i>// If RB == End, then RE == End.</i></td></tr>
<tr><th id="261">261</th><td>      <b>if</b> (<a class="local col8 ref" href="#108RB" title='RB' data-ref="108RB">RB</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col7 ref" href="#107End" title='End' data-ref="107End">End</a>)</td></tr>
<tr><th id="262">262</th><td>        <a class="local col0 ref" href="#100Packetizer" title='Packetizer' data-ref="100Packetizer">Packetizer</a>.<a class="ref" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#_ZN4llvm18VLIWPacketizerList12PacketizeMIsEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_" title='llvm::VLIWPacketizerList::PacketizeMIs' data-ref="_ZN4llvm18VLIWPacketizerList12PacketizeMIsEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_">PacketizeMIs</a>(&amp;<a class="local col5 ref" href="#105MB" title='MB' data-ref="105MB">MB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#108RB" title='RB' data-ref="108RB">RB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#109RE" title='RE' data-ref="109RE">RE</a>);</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td>      <a class="local col6 ref" href="#106Begin" title='Begin' data-ref="106Begin">Begin</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col9 ref" href="#109RE" title='RE' data-ref="109RE">RE</a>;</td></tr>
<tr><th id="265">265</th><td>    }</td></tr>
<tr><th id="266">266</th><td>  }</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td>  <a class="local col0 ref" href="#100Packetizer" title='Packetizer' data-ref="100Packetizer">Packetizer</a>.<a class="ref" href="#_ZN4llvm21HexagonPacketizerList21unpacketizeSoloInstrsERNS_15MachineFunctionE" title='llvm::HexagonPacketizerList::unpacketizeSoloInstrs' data-ref="_ZN4llvm21HexagonPacketizerList21unpacketizeSoloInstrsERNS_15MachineFunctionE">unpacketizeSoloInstrs</a>(<span class='refarg'><a class="local col4 ref" href="#94MF" title='MF' data-ref="94MF">MF</a></span>);</td></tr>
<tr><th id="269">269</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="270">270</th><td>}</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td><i>// Reserve resources for a constant extender. Trigger an assertion if the</i></td></tr>
<tr><th id="273">273</th><td><i>// reservation fails.</i></td></tr>
<tr><th id="274">274</th><td><em>void</em> <a class="type" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList" title='llvm::HexagonPacketizerList' data-ref="llvm::HexagonPacketizerList">HexagonPacketizerList</a>::<dfn class="decl def" id="_ZN4llvm21HexagonPacketizerList27reserveResourcesForConstExtEv" title='llvm::HexagonPacketizerList::reserveResourcesForConstExt' data-ref="_ZN4llvm21HexagonPacketizerList27reserveResourcesForConstExtEv">reserveResourcesForConstExt</dfn>() {</td></tr>
<tr><th id="275">275</th><td>  <b>if</b> (!<a class="member" href="#_ZN4llvm21HexagonPacketizerList31tryAllocateResourcesForConstExtEb" title='llvm::HexagonPacketizerList::tryAllocateResourcesForConstExt' data-ref="_ZN4llvm21HexagonPacketizerList31tryAllocateResourcesForConstExtEb">tryAllocateResourcesForConstExt</a>(<b>true</b>))</td></tr>
<tr><th id="276">276</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Resources not available&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp&quot;, 276)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Resources not available"</q>);</td></tr>
<tr><th id="277">277</th><td>}</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td><em>bool</em> <a class="type" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList" title='llvm::HexagonPacketizerList' data-ref="llvm::HexagonPacketizerList">HexagonPacketizerList</a>::<dfn class="decl def" id="_ZN4llvm21HexagonPacketizerList30canReserveResourcesForConstExtEv" title='llvm::HexagonPacketizerList::canReserveResourcesForConstExt' data-ref="_ZN4llvm21HexagonPacketizerList30canReserveResourcesForConstExtEv">canReserveResourcesForConstExt</dfn>() {</td></tr>
<tr><th id="280">280</th><td>  <b>return</b> <a class="member" href="#_ZN4llvm21HexagonPacketizerList31tryAllocateResourcesForConstExtEb" title='llvm::HexagonPacketizerList::tryAllocateResourcesForConstExt' data-ref="_ZN4llvm21HexagonPacketizerList31tryAllocateResourcesForConstExtEb">tryAllocateResourcesForConstExt</a>(<b>false</b>);</td></tr>
<tr><th id="281">281</th><td>}</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td><i>// Allocate resources (i.e. 4 bytes) for constant extender. If succeeded,</i></td></tr>
<tr><th id="284">284</th><td><i>// return true, otherwise, return false.</i></td></tr>
<tr><th id="285">285</th><td><em>bool</em> <a class="type" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList" title='llvm::HexagonPacketizerList' data-ref="llvm::HexagonPacketizerList">HexagonPacketizerList</a>::<dfn class="decl def" id="_ZN4llvm21HexagonPacketizerList31tryAllocateResourcesForConstExtEb" title='llvm::HexagonPacketizerList::tryAllocateResourcesForConstExt' data-ref="_ZN4llvm21HexagonPacketizerList31tryAllocateResourcesForConstExtEb">tryAllocateResourcesForConstExt</dfn>(<em>bool</em> <dfn class="local col0 decl" id="110Reserve" title='Reserve' data-type='bool' data-ref="110Reserve">Reserve</dfn>) {</td></tr>
<tr><th id="286">286</th><td>  <em>auto</em> *<dfn class="local col1 decl" id="111ExtMI" title='ExtMI' data-type='auto *' data-ref="111ExtMI">ExtMI</dfn> = MF.CreateMachineInstr(HII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A4_ext&apos; in namespace &apos;llvm::Hexagon&apos;">A4_ext</span>), DebugLoc());</td></tr>
<tr><th id="287">287</th><td>  <em>bool</em> <dfn class="local col2 decl" id="112Avail" title='Avail' data-type='bool' data-ref="112Avail">Avail</dfn> = ResourceTracker-&gt;canReserveResources(*ExtMI);</td></tr>
<tr><th id="288">288</th><td>  <b>if</b> (Reserve &amp;&amp; Avail)</td></tr>
<tr><th id="289">289</th><td>    ResourceTracker-&gt;reserveResources(*ExtMI);</td></tr>
<tr><th id="290">290</th><td>  MF.DeleteMachineInstr(ExtMI);</td></tr>
<tr><th id="291">291</th><td>  <b>return</b> <a class="local col2 ref" href="#112Avail" title='Avail' data-ref="112Avail">Avail</a>;</td></tr>
<tr><th id="292">292</th><td>}</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td><em>bool</em> <a class="type" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList" title='llvm::HexagonPacketizerList' data-ref="llvm::HexagonPacketizerList">HexagonPacketizerList</a>::<dfn class="decl def" id="_ZN4llvm21HexagonPacketizerList15isCallDependentERKNS_12MachineInstrENS_4SDep4KindEj" title='llvm::HexagonPacketizerList::isCallDependent' data-ref="_ZN4llvm21HexagonPacketizerList15isCallDependentERKNS_12MachineInstrENS_4SDep4KindEj">isCallDependent</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="113MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="113MI">MI</dfn>,</td></tr>
<tr><th id="295">295</th><td>      <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind" title='llvm::SDep::Kind' data-ref="llvm::SDep::Kind">Kind</a> <dfn class="local col4 decl" id="114DepType" title='DepType' data-type='SDep::Kind' data-ref="114DepType">DepType</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="115DepReg" title='DepReg' data-type='unsigned int' data-ref="115DepReg">DepReg</dfn>) {</td></tr>
<tr><th id="296">296</th><td>  <i>// Check for LR dependence.</i></td></tr>
<tr><th id="297">297</th><td>  <b>if</b> (<a class="local col5 ref" href="#115DepReg" title='DepReg' data-ref="115DepReg">DepReg</a> == <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HRI" title='llvm::HexagonPacketizerList::HRI' data-ref="llvm::HexagonPacketizerList::HRI">HRI</a>-&gt;<a class="ref" href="HexagonRegisterInfo.h.html#_ZNK4llvm19HexagonRegisterInfo13getRARegisterEv" title='llvm::HexagonRegisterInfo::getRARegister' data-ref="_ZNK4llvm19HexagonRegisterInfo13getRARegisterEv">getRARegister</a>())</td></tr>
<tr><th id="298">298</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td>  <b>if</b> (<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo12isDeallocRetERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isDeallocRet' data-ref="_ZNK4llvm16HexagonInstrInfo12isDeallocRetERKNS_12MachineInstrE">isDeallocRet</a>(<a class="local col3 ref" href="#113MI" title='MI' data-ref="113MI">MI</a>))</td></tr>
<tr><th id="301">301</th><td>    <b>if</b> (<a class="local col5 ref" href="#115DepReg" title='DepReg' data-ref="115DepReg">DepReg</a> == <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HRI" title='llvm::HexagonPacketizerList::HRI' data-ref="llvm::HexagonPacketizerList::HRI">HRI</a>-&gt;<a class="ref" href="HexagonRegisterInfo.h.html#_ZNK4llvm19HexagonRegisterInfo16getFrameRegisterEv" title='llvm::HexagonRegisterInfo::getFrameRegister' data-ref="_ZNK4llvm19HexagonRegisterInfo16getFrameRegisterEv">getFrameRegister</a>() || <a class="local col5 ref" href="#115DepReg" title='DepReg' data-ref="115DepReg">DepReg</a> == <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HRI" title='llvm::HexagonPacketizerList::HRI' data-ref="llvm::HexagonPacketizerList::HRI">HRI</a>-&gt;<a class="ref" href="HexagonRegisterInfo.h.html#_ZNK4llvm19HexagonRegisterInfo16getStackRegisterEv" title='llvm::HexagonRegisterInfo::getStackRegister' data-ref="_ZNK4llvm19HexagonRegisterInfo16getStackRegisterEv">getStackRegister</a>())</td></tr>
<tr><th id="302">302</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td>  <i>// Call-like instructions can be packetized with preceding instructions</i></td></tr>
<tr><th id="305">305</th><td><i>  // that define registers implicitly used or modified by the call. Explicit</i></td></tr>
<tr><th id="306">306</th><td><i>  // uses are still prohibited, as in the case of indirect calls:</i></td></tr>
<tr><th id="307">307</th><td><i>  //   r0 = ...</i></td></tr>
<tr><th id="308">308</th><td><i>  //   J2_jumpr r0</i></td></tr>
<tr><th id="309">309</th><td>  <b>if</b> (<a class="local col4 ref" href="#114DepType" title='DepType' data-ref="114DepType">DepType</a> == <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Data" title='llvm::SDep::Kind::Data' data-ref="llvm::SDep::Kind::Data">Data</a>) {</td></tr>
<tr><th id="310">310</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col6 decl" id="116MO" title='MO' data-type='const llvm::MachineOperand' data-ref="116MO">MO</dfn> : <a class="local col3 ref" href="#113MI" title='MI' data-ref="113MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>())</td></tr>
<tr><th id="311">311</th><td>      <b>if</b> (<a class="local col6 ref" href="#116MO" title='MO' data-ref="116MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col6 ref" href="#116MO" title='MO' data-ref="116MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col5 ref" href="#115DepReg" title='DepReg' data-ref="115DepReg">DepReg</a> &amp;&amp; !<a class="local col6 ref" href="#116MO" title='MO' data-ref="116MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>())</td></tr>
<tr><th id="312">312</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="313">313</th><td>  }</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="316">316</th><td>}</td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL15isRegDependenceN4llvm4SDep4KindE" title='isRegDependence' data-type='bool isRegDependence(const SDep::Kind DepType)' data-ref="_ZL15isRegDependenceN4llvm4SDep4KindE">isRegDependence</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind" title='llvm::SDep::Kind' data-ref="llvm::SDep::Kind">Kind</a> <dfn class="local col7 decl" id="117DepType" title='DepType' data-type='const SDep::Kind' data-ref="117DepType">DepType</dfn>) {</td></tr>
<tr><th id="319">319</th><td>  <b>return</b> <a class="local col7 ref" href="#117DepType" title='DepType' data-ref="117DepType">DepType</a> == <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Data" title='llvm::SDep::Kind::Data' data-ref="llvm::SDep::Kind::Data">Data</a> || <a class="local col7 ref" href="#117DepType" title='DepType' data-ref="117DepType">DepType</a> == <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Anti" title='llvm::SDep::Kind::Anti' data-ref="llvm::SDep::Kind::Anti">Anti</a> ||</td></tr>
<tr><th id="320">320</th><td>         <a class="local col7 ref" href="#117DepType" title='DepType' data-ref="117DepType">DepType</a> == <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Output" title='llvm::SDep::Kind::Output' data-ref="llvm::SDep::Kind::Output">Output</a>;</td></tr>
<tr><th id="321">321</th><td>}</td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL12isDirectJumpRKN4llvm12MachineInstrE" title='isDirectJump' data-type='bool isDirectJump(const llvm::MachineInstr &amp; MI)' data-ref="_ZL12isDirectJumpRKN4llvm12MachineInstrE">isDirectJump</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="118MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="118MI">MI</dfn>) {</td></tr>
<tr><th id="324">324</th><td>  <b>return</b> MI.getOpcode() == Hexagon::<span class='error' title="no member named &apos;J2_jump&apos; in namespace &apos;llvm::Hexagon&apos;">J2_jump</span>;</td></tr>
<tr><th id="325">325</th><td>}</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL14isSchedBarrierRKN4llvm12MachineInstrE" title='isSchedBarrier' data-type='bool isSchedBarrier(const llvm::MachineInstr &amp; MI)' data-ref="_ZL14isSchedBarrierRKN4llvm12MachineInstrE">isSchedBarrier</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="119MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="119MI">MI</dfn>) {</td></tr>
<tr><th id="328">328</th><td>  <b>switch</b> (<a class="local col9 ref" href="#119MI" title='MI' data-ref="119MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="329">329</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;Y2_barrier&apos; in namespace &apos;llvm::Hexagon&apos;">Y2_barrier</span>:</td></tr>
<tr><th id="330">330</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="331">331</th><td>  }</td></tr>
<tr><th id="332">332</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="333">333</th><td>}</td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL13isControlFlowRKN4llvm12MachineInstrE" title='isControlFlow' data-type='bool isControlFlow(const llvm::MachineInstr &amp; MI)' data-ref="_ZL13isControlFlowRKN4llvm12MachineInstrE">isControlFlow</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="120MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="120MI">MI</dfn>) {</td></tr>
<tr><th id="336">336</th><td>  <b>return</b> <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc12isTerminatorEv" title='llvm::MCInstrDesc::isTerminator' data-ref="_ZNK4llvm11MCInstrDesc12isTerminatorEv">isTerminator</a>() || <a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc6isCallEv" title='llvm::MCInstrDesc::isCall' data-ref="_ZNK4llvm11MCInstrDesc6isCallEv">isCall</a>();</td></tr>
<tr><th id="337">337</th><td>}</td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td><i class="doc" data-doc="_ZL24doesModifyCalleeSavedRegRKN4llvm12MachineInstrEPKNS_18TargetRegisterInfoE">/// Returns true if the instruction modifies a callee-saved register.</i></td></tr>
<tr><th id="340">340</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL24doesModifyCalleeSavedRegRKN4llvm12MachineInstrEPKNS_18TargetRegisterInfoE" title='doesModifyCalleeSavedReg' data-type='bool doesModifyCalleeSavedReg(const llvm::MachineInstr &amp; MI, const llvm::TargetRegisterInfo * TRI)' data-ref="_ZL24doesModifyCalleeSavedRegRKN4llvm12MachineInstrEPKNS_18TargetRegisterInfoE">doesModifyCalleeSavedReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="121MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="121MI">MI</dfn>,</td></tr>
<tr><th id="341">341</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col2 decl" id="122TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="122TRI">TRI</dfn>) {</td></tr>
<tr><th id="342">342</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="123MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="123MF">MF</dfn> = *<a class="local col1 ref" href="#121MI" title='MI' data-ref="121MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="343">343</th><td>  <b>for</b> (<em>auto</em> *<dfn class="local col4 decl" id="124CSR" title='CSR' data-type='const unsigned short *' data-ref="124CSR">CSR</dfn> = <a class="local col2 ref" href="#122TRI" title='TRI' data-ref="122TRI">TRI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::getCalleeSavedRegs' data-ref="_ZNK4llvm18TargetRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE">getCalleeSavedRegs</a>(&amp;<a class="local col3 ref" href="#123MF" title='MF' data-ref="123MF">MF</a>); <a class="local col4 ref" href="#124CSR" title='CSR' data-ref="124CSR">CSR</a> &amp;&amp; *<a class="local col4 ref" href="#124CSR" title='CSR' data-ref="124CSR">CSR</a>; ++<a class="local col4 ref" href="#124CSR" title='CSR' data-ref="124CSR">CSR</a>)</td></tr>
<tr><th id="344">344</th><td>    <b>if</b> (<a class="local col1 ref" href="#121MI" title='MI' data-ref="121MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterEjPKNS_18TargetRegisterInfoE">modifiesRegister</a>(*<a class="local col4 ref" href="#124CSR" title='CSR' data-ref="124CSR">CSR</a>, <a class="local col2 ref" href="#122TRI" title='TRI' data-ref="122TRI">TRI</a>))</td></tr>
<tr><th id="345">345</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="346">346</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="347">347</th><td>}</td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td><i>// Returns true if an instruction can be promoted to .new predicate or</i></td></tr>
<tr><th id="350">350</th><td><i>// new-value store.</i></td></tr>
<tr><th id="351">351</th><td><em>bool</em> <a class="type" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList" title='llvm::HexagonPacketizerList' data-ref="llvm::HexagonPacketizerList">HexagonPacketizerList</a>::<dfn class="decl def" id="_ZN4llvm21HexagonPacketizerList12isNewifiableERKNS_12MachineInstrEPKNS_19TargetRegisterClassE" title='llvm::HexagonPacketizerList::isNewifiable' data-ref="_ZN4llvm21HexagonPacketizerList12isNewifiableERKNS_12MachineInstrEPKNS_19TargetRegisterClassE">isNewifiable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="125MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="125MI">MI</dfn>,</td></tr>
<tr><th id="352">352</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="126NewRC" title='NewRC' data-type='const llvm::TargetRegisterClass *' data-ref="126NewRC">NewRC</dfn>) {</td></tr>
<tr><th id="353">353</th><td>  <i>// Vector stores can be predicated, and can be new-value stores, but</i></td></tr>
<tr><th id="354">354</th><td><i>  // they cannot be predicated on a .new predicate value.</i></td></tr>
<tr><th id="355">355</th><td>  <b>if</b> (NewRC == &amp;Hexagon::<span class='error' title="no member named &apos;PredRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">PredRegsRegClass</span>) {</td></tr>
<tr><th id="356">356</th><td>    <b>if</b> (<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo8isHVXVecERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isHVXVec' data-ref="_ZNK4llvm16HexagonInstrInfo8isHVXVecERKNS_12MachineInstrE">isHVXVec</a>(<a class="local col5 ref" href="#125MI" title='MI' data-ref="125MI">MI</a>) &amp;&amp; <a class="local col5 ref" href="#125MI" title='MI' data-ref="125MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>())</td></tr>
<tr><th id="357">357</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="358">358</th><td>    <b>return</b> <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPredicated' data-ref="_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(<a class="local col5 ref" href="#125MI" title='MI' data-ref="125MI">MI</a>) &amp;&amp; <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo15getDotNewPredOpERKNS_12MachineInstrEPKNS_28MachineBranchProbabilityInfoE" title='llvm::HexagonInstrInfo::getDotNewPredOp' data-ref="_ZNK4llvm16HexagonInstrInfo15getDotNewPredOpERKNS_12MachineInstrEPKNS_28MachineBranchProbabilityInfoE">getDotNewPredOp</a>(<a class="local col5 ref" href="#125MI" title='MI' data-ref="125MI">MI</a>, <b>nullptr</b>) &gt; <var>0</var>;</td></tr>
<tr><th id="359">359</th><td>  }</td></tr>
<tr><th id="360">360</th><td>  <i>// If the class is not PredRegs, it could only apply to new-value stores.</i></td></tr>
<tr><th id="361">361</th><td>  <b>return</b> <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo13mayBeNewStoreERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::mayBeNewStore' data-ref="_ZNK4llvm16HexagonInstrInfo13mayBeNewStoreERKNS_12MachineInstrE">mayBeNewStore</a>(<a class="local col5 ref" href="#125MI" title='MI' data-ref="125MI">MI</a>);</td></tr>
<tr><th id="362">362</th><td>}</td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td><i>// Promote an instructiont to its .cur form.</i></td></tr>
<tr><th id="365">365</th><td><i>// At this time, we have already made a call to canPromoteToDotCur and made</i></td></tr>
<tr><th id="366">366</th><td><i>// sure that it can *indeed* be promoted.</i></td></tr>
<tr><th id="367">367</th><td><em>bool</em> <a class="type" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList" title='llvm::HexagonPacketizerList' data-ref="llvm::HexagonPacketizerList">HexagonPacketizerList</a>::<dfn class="decl def" id="_ZN4llvm21HexagonPacketizerList15promoteToDotCurERNS_12MachineInstrENS_4SDep4KindERNS_26MachineInstrBundleIteratorIS1_Lb0EEEPKNS_19TargetRegisterClassE" title='llvm::HexagonPacketizerList::promoteToDotCur' data-ref="_ZN4llvm21HexagonPacketizerList15promoteToDotCurERNS_12MachineInstrENS_4SDep4KindERNS_26MachineInstrBundleIteratorIS1_Lb0EEEPKNS_19TargetRegisterClassE">promoteToDotCur</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="127MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="127MI">MI</dfn>,</td></tr>
<tr><th id="368">368</th><td>      <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind" title='llvm::SDep::Kind' data-ref="llvm::SDep::Kind">Kind</a> <dfn class="local col8 decl" id="128DepType" title='DepType' data-type='SDep::Kind' data-ref="128DepType">DepType</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col9 decl" id="129MII" title='MII' data-type='MachineBasicBlock::iterator &amp;' data-ref="129MII">MII</dfn>,</td></tr>
<tr><th id="369">369</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a>* <dfn class="local col0 decl" id="130RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="130RC">RC</dfn>) {</td></tr>
<tr><th id="370">370</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DepType == SDep::Data) ? void (0) : __assert_fail (&quot;DepType == SDep::Data&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp&quot;, 370, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#128DepType" title='DepType' data-ref="128DepType">DepType</a> == <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Data" title='llvm::SDep::Kind::Data' data-ref="llvm::SDep::Kind::Data">Data</a>);</td></tr>
<tr><th id="371">371</th><td>  <em>int</em> <dfn class="local col1 decl" id="131CurOpcode" title='CurOpcode' data-type='int' data-ref="131CurOpcode">CurOpcode</dfn> = <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo11getDotCurOpERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getDotCurOp' data-ref="_ZNK4llvm16HexagonInstrInfo11getDotCurOpERKNS_12MachineInstrE">getDotCurOp</a>(<a class="local col7 ref" href="#127MI" title='MI' data-ref="127MI">MI</a>);</td></tr>
<tr><th id="372">372</th><td>  MI.setDesc(HII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(CurOpcode));</td></tr>
<tr><th id="373">373</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="374">374</th><td>}</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td><em>void</em> <a class="type" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList" title='llvm::HexagonPacketizerList' data-ref="llvm::HexagonPacketizerList">HexagonPacketizerList</a>::<dfn class="decl def" id="_ZN4llvm21HexagonPacketizerList13cleanUpDotCurEv" title='llvm::HexagonPacketizerList::cleanUpDotCur' data-ref="_ZN4llvm21HexagonPacketizerList13cleanUpDotCurEv">cleanUpDotCur</dfn>() {</td></tr>
<tr><th id="377">377</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="132MI" title='MI' data-type='llvm::MachineInstr *' data-ref="132MI">MI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="378">378</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col3 decl" id="133BI" title='BI' data-type='llvm::MachineInstr *' data-ref="133BI">BI</dfn> : <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::CurrentPacketMIs" title='llvm::VLIWPacketizerList::CurrentPacketMIs' data-ref="llvm::VLIWPacketizerList::CurrentPacketMIs">CurrentPacketMIs</a>) {</td></tr>
<tr><th id="379">379</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;packets&quot;)) { dbgs() &lt;&lt; &quot;Cleanup packet has &quot;; BI-&gt;dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Cleanup packet has "</q>; <a class="local col3 ref" href="#133BI" title='BI' data-ref="133BI">BI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(););</td></tr>
<tr><th id="380">380</th><td>    <b>if</b> (<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo12isDotCurInstERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isDotCurInst' data-ref="_ZNK4llvm16HexagonInstrInfo12isDotCurInstERKNS_12MachineInstrE">isDotCurInst</a>(*<a class="local col3 ref" href="#133BI" title='BI' data-ref="133BI">BI</a>)) {</td></tr>
<tr><th id="381">381</th><td>      <a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI">MI</a> = <a class="local col3 ref" href="#133BI" title='BI' data-ref="133BI">BI</a>;</td></tr>
<tr><th id="382">382</th><td>      <b>continue</b>;</td></tr>
<tr><th id="383">383</th><td>    }</td></tr>
<tr><th id="384">384</th><td>    <b>if</b> (<a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI">MI</a>) {</td></tr>
<tr><th id="385">385</th><td>      <b>for</b> (<em>auto</em> &amp;<dfn class="local col4 decl" id="134MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="134MO">MO</dfn> : <a class="local col3 ref" href="#133BI" title='BI' data-ref="133BI">BI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>())</td></tr>
<tr><th id="386">386</th><td>        <b>if</b> (<a class="local col4 ref" href="#134MO" title='MO' data-ref="134MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col4 ref" href="#134MO" title='MO' data-ref="134MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="387">387</th><td>          <b>return</b>;</td></tr>
<tr><th id="388">388</th><td>    }</td></tr>
<tr><th id="389">389</th><td>  }</td></tr>
<tr><th id="390">390</th><td>  <b>if</b> (!<a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI">MI</a>)</td></tr>
<tr><th id="391">391</th><td>    <b>return</b>;</td></tr>
<tr><th id="392">392</th><td>  <i>// We did not find a use of the CUR, so de-cur it.</i></td></tr>
<tr><th id="393">393</th><td>  MI-&gt;setDesc(HII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(HII-&gt;getNonDotCurOp(*MI)));</td></tr>
<tr><th id="394">394</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;packets&quot;)) { dbgs() &lt;&lt; &quot;Demoted CUR &quot;; MI-&gt;dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Demoted CUR "</q>; <a class="local col2 ref" href="#132MI" title='MI' data-ref="132MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(););</td></tr>
<tr><th id="395">395</th><td>}</td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td><i>// Check to see if an instruction can be dot cur.</i></td></tr>
<tr><th id="398">398</th><td><em>bool</em> <a class="type" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList" title='llvm::HexagonPacketizerList' data-ref="llvm::HexagonPacketizerList">HexagonPacketizerList</a>::<dfn class="decl def" id="_ZN4llvm21HexagonPacketizerList18canPromoteToDotCurERKNS_12MachineInstrEPKNS_5SUnitEjRNS_26MachineInstrBundleIteratorIS1_Lb0EEEPKNS_19TargetRegisterClassE" title='llvm::HexagonPacketizerList::canPromoteToDotCur' data-ref="_ZN4llvm21HexagonPacketizerList18canPromoteToDotCurERKNS_12MachineInstrEPKNS_5SUnitEjRNS_26MachineInstrBundleIteratorIS1_Lb0EEEPKNS_19TargetRegisterClassE">canPromoteToDotCur</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="135MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="135MI">MI</dfn>,</td></tr>
<tr><th id="399">399</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="136PacketSU" title='PacketSU' data-type='const llvm::SUnit *' data-ref="136PacketSU">PacketSU</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="137DepReg" title='DepReg' data-type='unsigned int' data-ref="137DepReg">DepReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col8 decl" id="138MII" title='MII' data-type='MachineBasicBlock::iterator &amp;' data-ref="138MII">MII</dfn>,</td></tr>
<tr><th id="400">400</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="139RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="139RC">RC</dfn>) {</td></tr>
<tr><th id="401">401</th><td>  <b>if</b> (!<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo8isHVXVecERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isHVXVec' data-ref="_ZNK4llvm16HexagonInstrInfo8isHVXVecERKNS_12MachineInstrE">isHVXVec</a>(<a class="local col5 ref" href="#135MI" title='MI' data-ref="135MI">MI</a>))</td></tr>
<tr><th id="402">402</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="403">403</th><td>  <b>if</b> (!<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo8isHVXVecERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isHVXVec' data-ref="_ZNK4llvm16HexagonInstrInfo8isHVXVecERKNS_12MachineInstrE">isHVXVec</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#138MII" title='MII' data-ref="138MII">MII</a>))</td></tr>
<tr><th id="404">404</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td>  <i>// Already a dot new instruction.</i></td></tr>
<tr><th id="407">407</th><td>  <b>if</b> (<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo12isDotCurInstERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isDotCurInst' data-ref="_ZNK4llvm16HexagonInstrInfo12isDotCurInstERKNS_12MachineInstrE">isDotCurInst</a>(<a class="local col5 ref" href="#135MI" title='MI' data-ref="135MI">MI</a>) &amp;&amp; !<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo12mayBeCurLoadERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::mayBeCurLoad' data-ref="_ZNK4llvm16HexagonInstrInfo12mayBeCurLoadERKNS_12MachineInstrE">mayBeCurLoad</a>(<a class="local col5 ref" href="#135MI" title='MI' data-ref="135MI">MI</a>))</td></tr>
<tr><th id="408">408</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td>  <b>if</b> (!<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo12mayBeCurLoadERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::mayBeCurLoad' data-ref="_ZNK4llvm16HexagonInstrInfo12mayBeCurLoadERKNS_12MachineInstrE">mayBeCurLoad</a>(<a class="local col5 ref" href="#135MI" title='MI' data-ref="135MI">MI</a>))</td></tr>
<tr><th id="411">411</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td>  <i>// The "cur value" cannot come from inline asm.</i></td></tr>
<tr><th id="414">414</th><td>  <b>if</b> (<a class="local col6 ref" href="#136PacketSU" title='PacketSU' data-ref="136PacketSU">PacketSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>())</td></tr>
<tr><th id="415">415</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td>  <i>// Make sure candidate instruction uses cur.</i></td></tr>
<tr><th id="418">418</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;packets&quot;)) { dbgs() &lt;&lt; &quot;Can we DOT Cur Vector MI\n&quot;; MI.dump(); dbgs() &lt;&lt; &quot;in packet\n&quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Can we DOT Cur Vector MI\n"</q>; <a class="local col5 ref" href="#135MI" title='MI' data-ref="135MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>();</td></tr>
<tr><th id="419">419</th><td>             <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"in packet\n"</q>;);</td></tr>
<tr><th id="420">420</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="140MJ" title='MJ' data-type='llvm::MachineInstr &amp;' data-ref="140MJ">MJ</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#138MII" title='MII' data-ref="138MII">MII</a>;</td></tr>
<tr><th id="421">421</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;packets&quot;)) { { dbgs() &lt;&lt; &quot;Checking CUR against &quot;; MJ.dump(); }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="422">422</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Checking CUR against "</q>;</td></tr>
<tr><th id="423">423</th><td>    <a class="local col0 ref" href="#140MJ" title='MJ' data-ref="140MJ">MJ</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>();</td></tr>
<tr><th id="424">424</th><td>  });</td></tr>
<tr><th id="425">425</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="141DestReg" title='DestReg' data-type='unsigned int' data-ref="141DestReg">DestReg</dfn> = <a class="local col5 ref" href="#135MI" title='MI' data-ref="135MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="426">426</th><td>  <em>bool</em> <dfn class="local col2 decl" id="142FoundMatch" title='FoundMatch' data-type='bool' data-ref="142FoundMatch">FoundMatch</dfn> = <b>false</b>;</td></tr>
<tr><th id="427">427</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col3 decl" id="143MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="143MO">MO</dfn> : <a class="local col0 ref" href="#140MJ" title='MJ' data-ref="140MJ">MJ</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>())</td></tr>
<tr><th id="428">428</th><td>    <b>if</b> (<a class="local col3 ref" href="#143MO" title='MO' data-ref="143MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col3 ref" href="#143MO" title='MO' data-ref="143MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col1 ref" href="#141DestReg" title='DestReg' data-ref="141DestReg">DestReg</a>)</td></tr>
<tr><th id="429">429</th><td>      <a class="local col2 ref" href="#142FoundMatch" title='FoundMatch' data-ref="142FoundMatch">FoundMatch</a> = <b>true</b>;</td></tr>
<tr><th id="430">430</th><td>  <b>if</b> (!<a class="local col2 ref" href="#142FoundMatch" title='FoundMatch' data-ref="142FoundMatch">FoundMatch</a>)</td></tr>
<tr><th id="431">431</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="432">432</th><td></td></tr>
<tr><th id="433">433</th><td>  <i>// Check for existing uses of a vector register within the packet which</i></td></tr>
<tr><th id="434">434</th><td><i>  // would be affected by converting a vector load into .cur formt.</i></td></tr>
<tr><th id="435">435</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col4 decl" id="144BI" title='BI' data-type='llvm::MachineInstr *' data-ref="144BI">BI</dfn> : <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::CurrentPacketMIs" title='llvm::VLIWPacketizerList::CurrentPacketMIs' data-ref="llvm::VLIWPacketizerList::CurrentPacketMIs">CurrentPacketMIs</a>) {</td></tr>
<tr><th id="436">436</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;packets&quot;)) { dbgs() &lt;&lt; &quot;packet has &quot;; BI-&gt;dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"packet has "</q>; <a class="local col4 ref" href="#144BI" title='BI' data-ref="144BI">BI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(););</td></tr>
<tr><th id="437">437</th><td>    <b>if</b> (<a class="local col4 ref" href="#144BI" title='BI' data-ref="144BI">BI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterEjPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="local col7 ref" href="#137DepReg" title='DepReg' data-ref="137DepReg">DepReg</a>, <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::MF" title='llvm::VLIWPacketizerList::MF' data-ref="llvm::VLIWPacketizerList::MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>()))</td></tr>
<tr><th id="438">438</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="439">439</th><td>  }</td></tr>
<tr><th id="440">440</th><td></td></tr>
<tr><th id="441">441</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;packets&quot;)) { dbgs() &lt;&lt; &quot;Can Dot CUR MI\n&quot;; MI.dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Can Dot CUR MI\n"</q>; <a class="local col5 ref" href="#135MI" title='MI' data-ref="135MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(););</td></tr>
<tr><th id="442">442</th><td>  <i>// We can convert the opcode into a .cur.</i></td></tr>
<tr><th id="443">443</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="444">444</th><td>}</td></tr>
<tr><th id="445">445</th><td></td></tr>
<tr><th id="446">446</th><td><i>// Promote an instruction to its .new form. At this time, we have already</i></td></tr>
<tr><th id="447">447</th><td><i>// made a call to canPromoteToDotNew and made sure that it can *indeed* be</i></td></tr>
<tr><th id="448">448</th><td><i>// promoted.</i></td></tr>
<tr><th id="449">449</th><td><em>bool</em> <a class="type" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList" title='llvm::HexagonPacketizerList' data-ref="llvm::HexagonPacketizerList">HexagonPacketizerList</a>::<dfn class="decl def" id="_ZN4llvm21HexagonPacketizerList15promoteToDotNewERNS_12MachineInstrENS_4SDep4KindERNS_26MachineInstrBundleIteratorIS1_Lb0EEEPKNS_19TargetRegisterClassE" title='llvm::HexagonPacketizerList::promoteToDotNew' data-ref="_ZN4llvm21HexagonPacketizerList15promoteToDotNewERNS_12MachineInstrENS_4SDep4KindERNS_26MachineInstrBundleIteratorIS1_Lb0EEEPKNS_19TargetRegisterClassE">promoteToDotNew</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="145MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="145MI">MI</dfn>,</td></tr>
<tr><th id="450">450</th><td>      <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind" title='llvm::SDep::Kind' data-ref="llvm::SDep::Kind">Kind</a> <dfn class="local col6 decl" id="146DepType" title='DepType' data-type='SDep::Kind' data-ref="146DepType">DepType</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col7 decl" id="147MII" title='MII' data-type='MachineBasicBlock::iterator &amp;' data-ref="147MII">MII</dfn>,</td></tr>
<tr><th id="451">451</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a>* <dfn class="local col8 decl" id="148RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="148RC">RC</dfn>) {</td></tr>
<tr><th id="452">452</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DepType == SDep::Data) ? void (0) : __assert_fail (&quot;DepType == SDep::Data&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp&quot;, 452, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#146DepType" title='DepType' data-ref="146DepType">DepType</a> == <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Data" title='llvm::SDep::Kind::Data' data-ref="llvm::SDep::Kind::Data">Data</a>);</td></tr>
<tr><th id="453">453</th><td>  <em>int</em> <dfn class="local col9 decl" id="149NewOpcode" title='NewOpcode' data-type='int' data-ref="149NewOpcode">NewOpcode</dfn>;</td></tr>
<tr><th id="454">454</th><td>  <b>if</b> (RC == &amp;Hexagon::<span class='error' title="no member named &apos;PredRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">PredRegsRegClass</span>)</td></tr>
<tr><th id="455">455</th><td>    <a class="local col9 ref" href="#149NewOpcode" title='NewOpcode' data-ref="149NewOpcode">NewOpcode</a> = <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo15getDotNewPredOpERKNS_12MachineInstrEPKNS_28MachineBranchProbabilityInfoE" title='llvm::HexagonInstrInfo::getDotNewPredOp' data-ref="_ZNK4llvm16HexagonInstrInfo15getDotNewPredOpERKNS_12MachineInstrEPKNS_28MachineBranchProbabilityInfoE">getDotNewPredOp</a>(<a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI">MI</a>, <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::MBPI" title='llvm::HexagonPacketizerList::MBPI' data-ref="llvm::HexagonPacketizerList::MBPI">MBPI</a>);</td></tr>
<tr><th id="456">456</th><td>  <b>else</b></td></tr>
<tr><th id="457">457</th><td>    <a class="local col9 ref" href="#149NewOpcode" title='NewOpcode' data-ref="149NewOpcode">NewOpcode</a> = <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo11getDotNewOpERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getDotNewOp' data-ref="_ZNK4llvm16HexagonInstrInfo11getDotNewOpERKNS_12MachineInstrE">getDotNewOp</a>(<a class="local col5 ref" href="#145MI" title='MI' data-ref="145MI">MI</a>);</td></tr>
<tr><th id="458">458</th><td>  MI.setDesc(HII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(NewOpcode));</td></tr>
<tr><th id="459">459</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="460">460</th><td>}</td></tr>
<tr><th id="461">461</th><td></td></tr>
<tr><th id="462">462</th><td><em>bool</em> <a class="type" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList" title='llvm::HexagonPacketizerList' data-ref="llvm::HexagonPacketizerList">HexagonPacketizerList</a>::<dfn class="decl def" id="_ZN4llvm21HexagonPacketizerList14demoteToDotOldERNS_12MachineInstrE" title='llvm::HexagonPacketizerList::demoteToDotOld' data-ref="_ZN4llvm21HexagonPacketizerList14demoteToDotOldERNS_12MachineInstrE">demoteToDotOld</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="150MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="150MI">MI</dfn>) {</td></tr>
<tr><th id="463">463</th><td>  <em>int</em> <dfn class="local col1 decl" id="151NewOpcode" title='NewOpcode' data-type='int' data-ref="151NewOpcode">NewOpcode</dfn> = <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo11getDotOldOpERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getDotOldOp' data-ref="_ZNK4llvm16HexagonInstrInfo11getDotOldOpERKNS_12MachineInstrE">getDotOldOp</a>(<a class="local col0 ref" href="#150MI" title='MI' data-ref="150MI">MI</a>);</td></tr>
<tr><th id="464">464</th><td>  MI.setDesc(HII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(NewOpcode));</td></tr>
<tr><th id="465">465</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="466">466</th><td>}</td></tr>
<tr><th id="467">467</th><td></td></tr>
<tr><th id="468">468</th><td><em>bool</em> <a class="type" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList" title='llvm::HexagonPacketizerList' data-ref="llvm::HexagonPacketizerList">HexagonPacketizerList</a>::<dfn class="decl def" id="_ZN4llvm21HexagonPacketizerList12useCallersSPERNS_12MachineInstrE" title='llvm::HexagonPacketizerList::useCallersSP' data-ref="_ZN4llvm21HexagonPacketizerList12useCallersSPERNS_12MachineInstrE">useCallersSP</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="152MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="152MI">MI</dfn>) {</td></tr>
<tr><th id="469">469</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="153Opc" title='Opc' data-type='unsigned int' data-ref="153Opc">Opc</dfn> = <a class="local col2 ref" href="#152MI" title='MI' data-ref="152MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="470">470</th><td>  <b>switch</b> (<a class="local col3 ref" href="#153Opc" title='Opc' data-ref="153Opc">Opc</a>) {</td></tr>
<tr><th id="471">471</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storerd_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerd_io</span>:</td></tr>
<tr><th id="472">472</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storeri_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storeri_io</span>:</td></tr>
<tr><th id="473">473</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storerh_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerh_io</span>:</td></tr>
<tr><th id="474">474</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storerb_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerb_io</span>:</td></tr>
<tr><th id="475">475</th><td>      <b>break</b>;</td></tr>
<tr><th id="476">476</th><td>    <b>default</b>:</td></tr>
<tr><th id="477">477</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected instruction&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp&quot;, 477)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected instruction"</q>);</td></tr>
<tr><th id="478">478</th><td>  }</td></tr>
<tr><th id="479">479</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="154FrameSize" title='FrameSize' data-type='unsigned int' data-ref="154FrameSize">FrameSize</dfn> = <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::MF" title='llvm::VLIWPacketizerList::MF' data-ref="llvm::VLIWPacketizerList::MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo12getStackSizeEv" title='llvm::MachineFrameInfo::getStackSize' data-ref="_ZNK4llvm16MachineFrameInfo12getStackSizeEv">getStackSize</a>();</td></tr>
<tr><th id="480">480</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="155Off" title='Off' data-type='llvm::MachineOperand &amp;' data-ref="155Off">Off</dfn> = <a class="local col2 ref" href="#152MI" title='MI' data-ref="152MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="481">481</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col6 decl" id="156NewOff" title='NewOff' data-type='int64_t' data-ref="156NewOff">NewOff</dfn> = <a class="local col5 ref" href="#155Off" title='Off' data-ref="155Off">Off</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() - (<a class="local col4 ref" href="#154FrameSize" title='FrameSize' data-ref="154FrameSize">FrameSize</a> + <a class="macro" href="MCTargetDesc/HexagonMCTargetDesc.h.html#29" title="8" data-ref="_M/HEXAGON_LRFP_SIZE">HEXAGON_LRFP_SIZE</a>);</td></tr>
<tr><th id="482">482</th><td>  <b>if</b> (HII-&gt;isValidOffset(Opc, NewOff, <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an lvalue of type &apos;const llvm::HexagonRegisterInfo *&apos;">HRI</span>)) {</td></tr>
<tr><th id="483">483</th><td>    <a class="local col5 ref" href="#155Off" title='Off' data-ref="155Off">Off</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col6 ref" href="#156NewOff" title='NewOff' data-ref="156NewOff">NewOff</a>);</td></tr>
<tr><th id="484">484</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="485">485</th><td>  }</td></tr>
<tr><th id="486">486</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="487">487</th><td>}</td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td><em>void</em> <a class="type" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList" title='llvm::HexagonPacketizerList' data-ref="llvm::HexagonPacketizerList">HexagonPacketizerList</a>::<dfn class="decl def" id="_ZN4llvm21HexagonPacketizerList12useCalleesSPERNS_12MachineInstrE" title='llvm::HexagonPacketizerList::useCalleesSP' data-ref="_ZN4llvm21HexagonPacketizerList12useCalleesSPERNS_12MachineInstrE">useCalleesSP</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="157MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="157MI">MI</dfn>) {</td></tr>
<tr><th id="490">490</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="158Opc" title='Opc' data-type='unsigned int' data-ref="158Opc">Opc</dfn> = <a class="local col7 ref" href="#157MI" title='MI' data-ref="157MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="491">491</th><td>  <b>switch</b> (<a class="local col8 ref" href="#158Opc" title='Opc' data-ref="158Opc">Opc</a>) {</td></tr>
<tr><th id="492">492</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storerd_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerd_io</span>:</td></tr>
<tr><th id="493">493</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storeri_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storeri_io</span>:</td></tr>
<tr><th id="494">494</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storerh_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerh_io</span>:</td></tr>
<tr><th id="495">495</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storerb_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerb_io</span>:</td></tr>
<tr><th id="496">496</th><td>      <b>break</b>;</td></tr>
<tr><th id="497">497</th><td>    <b>default</b>:</td></tr>
<tr><th id="498">498</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected instruction&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp&quot;, 498)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected instruction"</q>);</td></tr>
<tr><th id="499">499</th><td>  }</td></tr>
<tr><th id="500">500</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="159FrameSize" title='FrameSize' data-type='unsigned int' data-ref="159FrameSize">FrameSize</dfn> = <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::MF" title='llvm::VLIWPacketizerList::MF' data-ref="llvm::VLIWPacketizerList::MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo12getStackSizeEv" title='llvm::MachineFrameInfo::getStackSize' data-ref="_ZNK4llvm16MachineFrameInfo12getStackSizeEv">getStackSize</a>();</td></tr>
<tr><th id="501">501</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="160Off" title='Off' data-type='llvm::MachineOperand &amp;' data-ref="160Off">Off</dfn> = <a class="local col7 ref" href="#157MI" title='MI' data-ref="157MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="502">502</th><td>  <a class="local col0 ref" href="#160Off" title='Off' data-ref="160Off">Off</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col0 ref" href="#160Off" title='Off' data-ref="160Off">Off</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() + <a class="local col9 ref" href="#159FrameSize" title='FrameSize' data-ref="159FrameSize">FrameSize</a> + <a class="macro" href="MCTargetDesc/HexagonMCTargetDesc.h.html#29" title="8" data-ref="_M/HEXAGON_LRFP_SIZE">HEXAGON_LRFP_SIZE</a>);</td></tr>
<tr><th id="503">503</th><td>}</td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td><i class="doc">/// Return true if we can update the offset in MI so that MI and MJ</i></td></tr>
<tr><th id="506">506</th><td><i class="doc">/// can be packetized together.</i></td></tr>
<tr><th id="507">507</th><td><em>bool</em> <a class="type" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList" title='llvm::HexagonPacketizerList' data-ref="llvm::HexagonPacketizerList">HexagonPacketizerList</a>::<dfn class="decl def" id="_ZN4llvm21HexagonPacketizerList12updateOffsetEPNS_5SUnitES2_" title='llvm::HexagonPacketizerList::updateOffset' data-ref="_ZN4llvm21HexagonPacketizerList12updateOffsetEPNS_5SUnitES2_">updateOffset</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="161SUI" title='SUI' data-type='llvm::SUnit *' data-ref="161SUI">SUI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="162SUJ" title='SUJ' data-type='llvm::SUnit *' data-ref="162SUJ">SUJ</dfn>) {</td></tr>
<tr><th id="508">508</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SUI-&gt;getInstr() &amp;&amp; SUJ-&gt;getInstr()) ? void (0) : __assert_fail (&quot;SUI-&gt;getInstr() &amp;&amp; SUJ-&gt;getInstr()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp&quot;, 508, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#161SUI" title='SUI' data-ref="161SUI">SUI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>() &amp;&amp; <a class="local col2 ref" href="#162SUJ" title='SUJ' data-ref="162SUJ">SUJ</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>());</td></tr>
<tr><th id="509">509</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="163MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="163MI">MI</dfn> = *<a class="local col1 ref" href="#161SUI" title='SUI' data-ref="161SUI">SUI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="510">510</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="164MJ" title='MJ' data-type='llvm::MachineInstr &amp;' data-ref="164MJ">MJ</dfn> = *<a class="local col2 ref" href="#162SUJ" title='SUJ' data-ref="162SUJ">SUJ</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="165BPI" title='BPI' data-type='unsigned int' data-ref="165BPI">BPI</dfn>, <dfn class="local col6 decl" id="166OPI" title='OPI' data-type='unsigned int' data-ref="166OPI">OPI</dfn>;</td></tr>
<tr><th id="513">513</th><td>  <b>if</b> (!<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo24getBaseAndOffsetPositionERKNS_12MachineInstrERjS4_" title='llvm::HexagonInstrInfo::getBaseAndOffsetPosition' data-ref="_ZNK4llvm16HexagonInstrInfo24getBaseAndOffsetPositionERKNS_12MachineInstrERjS4_">getBaseAndOffsetPosition</a>(<a class="local col3 ref" href="#163MI" title='MI' data-ref="163MI">MI</a>, <span class='refarg'><a class="local col5 ref" href="#165BPI" title='BPI' data-ref="165BPI">BPI</a></span>, <span class='refarg'><a class="local col6 ref" href="#166OPI" title='OPI' data-ref="166OPI">OPI</a></span>))</td></tr>
<tr><th id="514">514</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="515">515</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="167BPJ" title='BPJ' data-type='unsigned int' data-ref="167BPJ">BPJ</dfn>, <dfn class="local col8 decl" id="168OPJ" title='OPJ' data-type='unsigned int' data-ref="168OPJ">OPJ</dfn>;</td></tr>
<tr><th id="516">516</th><td>  <b>if</b> (!<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo24getBaseAndOffsetPositionERKNS_12MachineInstrERjS4_" title='llvm::HexagonInstrInfo::getBaseAndOffsetPosition' data-ref="_ZNK4llvm16HexagonInstrInfo24getBaseAndOffsetPositionERKNS_12MachineInstrERjS4_">getBaseAndOffsetPosition</a>(<a class="local col4 ref" href="#164MJ" title='MJ' data-ref="164MJ">MJ</a>, <span class='refarg'><a class="local col7 ref" href="#167BPJ" title='BPJ' data-ref="167BPJ">BPJ</a></span>, <span class='refarg'><a class="local col8 ref" href="#168OPJ" title='OPJ' data-ref="168OPJ">OPJ</a></span>))</td></tr>
<tr><th id="517">517</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="518">518</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="169Reg" title='Reg' data-type='unsigned int' data-ref="169Reg">Reg</dfn> = <a class="local col3 ref" href="#163MI" title='MI' data-ref="163MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#165BPI" title='BPI' data-ref="165BPI">BPI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="519">519</th><td>  <b>if</b> (<a class="local col9 ref" href="#169Reg" title='Reg' data-ref="169Reg">Reg</a> != <a class="local col4 ref" href="#164MJ" title='MJ' data-ref="164MJ">MJ</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#167BPJ" title='BPJ' data-ref="167BPJ">BPJ</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="520">520</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="521">521</th><td>  <i>// Make sure that the dependences do not restrict adding MI to the packet.</i></td></tr>
<tr><th id="522">522</th><td><i>  // That is, ignore anti dependences, and make sure the only data dependence</i></td></tr>
<tr><th id="523">523</th><td><i>  // involves the specific register.</i></td></tr>
<tr><th id="524">524</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col0 decl" id="170PI" title='PI' data-type='const llvm::SDep &amp;' data-ref="170PI">PI</dfn> : <a class="local col1 ref" href="#161SUI" title='SUI' data-ref="161SUI">SUI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>)</td></tr>
<tr><th id="525">525</th><td>    <b>if</b> (<a class="local col0 ref" href="#170PI" title='PI' data-ref="170PI">PI</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() != <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Anti" title='llvm::SDep::Kind::Anti' data-ref="llvm::SDep::Kind::Anti">Anti</a> &amp;&amp;</td></tr>
<tr><th id="526">526</th><td>        (<a class="local col0 ref" href="#170PI" title='PI' data-ref="170PI">PI</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() != <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Data" title='llvm::SDep::Kind::Data' data-ref="llvm::SDep::Kind::Data">Data</a> || <a class="local col0 ref" href="#170PI" title='PI' data-ref="170PI">PI</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</a>() != <a class="local col9 ref" href="#169Reg" title='Reg' data-ref="169Reg">Reg</a>))</td></tr>
<tr><th id="527">527</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="528">528</th><td>  <em>int</em> <dfn class="local col1 decl" id="171Incr" title='Incr' data-type='int' data-ref="171Incr">Incr</dfn>;</td></tr>
<tr><th id="529">529</th><td>  <b>if</b> (!<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo17getIncrementValueERKNS_12MachineInstrERi" title='llvm::HexagonInstrInfo::getIncrementValue' data-ref="_ZNK4llvm16HexagonInstrInfo17getIncrementValueERKNS_12MachineInstrERi">getIncrementValue</a>(<a class="local col4 ref" href="#164MJ" title='MJ' data-ref="164MJ">MJ</a>, <span class='refarg'><a class="local col1 ref" href="#171Incr" title='Incr' data-ref="171Incr">Incr</a></span>))</td></tr>
<tr><th id="530">530</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="531">531</th><td></td></tr>
<tr><th id="532">532</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col2 decl" id="172Offset" title='Offset' data-type='int64_t' data-ref="172Offset">Offset</dfn> = <a class="local col3 ref" href="#163MI" title='MI' data-ref="163MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#166OPI" title='OPI' data-ref="166OPI">OPI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="533">533</th><td>  <b>if</b> (!HII-&gt;isValidOffset(MI.getOpcode(), Offset+Incr, <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an lvalue of type &apos;const llvm::HexagonRegisterInfo *&apos;">HRI</span>))</td></tr>
<tr><th id="534">534</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="535">535</th><td></td></tr>
<tr><th id="536">536</th><td>  <a class="local col3 ref" href="#163MI" title='MI' data-ref="163MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#166OPI" title='OPI' data-ref="166OPI">OPI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col2 ref" href="#172Offset" title='Offset' data-ref="172Offset">Offset</a> + <a class="local col1 ref" href="#171Incr" title='Incr' data-ref="171Incr">Incr</a>);</td></tr>
<tr><th id="537">537</th><td>  <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::ChangedOffset" title='llvm::HexagonPacketizerList::ChangedOffset' data-ref="llvm::HexagonPacketizerList::ChangedOffset">ChangedOffset</a> = <a class="local col2 ref" href="#172Offset" title='Offset' data-ref="172Offset">Offset</a>;</td></tr>
<tr><th id="538">538</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="539">539</th><td>}</td></tr>
<tr><th id="540">540</th><td></td></tr>
<tr><th id="541">541</th><td><i class="doc">/// Undo the changed offset. This is needed if the instruction cannot be</i></td></tr>
<tr><th id="542">542</th><td><i class="doc">/// added to the current packet due to a different instruction.</i></td></tr>
<tr><th id="543">543</th><td><em>void</em> <a class="type" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList" title='llvm::HexagonPacketizerList' data-ref="llvm::HexagonPacketizerList">HexagonPacketizerList</a>::<dfn class="decl def" id="_ZN4llvm21HexagonPacketizerList17undoChangedOffsetERNS_12MachineInstrE" title='llvm::HexagonPacketizerList::undoChangedOffset' data-ref="_ZN4llvm21HexagonPacketizerList17undoChangedOffsetERNS_12MachineInstrE">undoChangedOffset</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="173MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="173MI">MI</dfn>) {</td></tr>
<tr><th id="544">544</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="174BP" title='BP' data-type='unsigned int' data-ref="174BP">BP</dfn>, <dfn class="local col5 decl" id="175OP" title='OP' data-type='unsigned int' data-ref="175OP">OP</dfn>;</td></tr>
<tr><th id="545">545</th><td>  <b>if</b> (!<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo24getBaseAndOffsetPositionERKNS_12MachineInstrERjS4_" title='llvm::HexagonInstrInfo::getBaseAndOffsetPosition' data-ref="_ZNK4llvm16HexagonInstrInfo24getBaseAndOffsetPositionERKNS_12MachineInstrERjS4_">getBaseAndOffsetPosition</a>(<a class="local col3 ref" href="#173MI" title='MI' data-ref="173MI">MI</a>, <span class='refarg'><a class="local col4 ref" href="#174BP" title='BP' data-ref="174BP">BP</a></span>, <span class='refarg'><a class="local col5 ref" href="#175OP" title='OP' data-ref="175OP">OP</a></span>))</td></tr>
<tr><th id="546">546</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unable to find base and offset operands.&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp&quot;, 546)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unable to find base and offset operands."</q>);</td></tr>
<tr><th id="547">547</th><td>  <a class="local col3 ref" href="#173MI" title='MI' data-ref="173MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#175OP" title='OP' data-ref="175OP">OP</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::ChangedOffset" title='llvm::HexagonPacketizerList::ChangedOffset' data-ref="llvm::HexagonPacketizerList::ChangedOffset">ChangedOffset</a>);</td></tr>
<tr><th id="548">548</th><td>}</td></tr>
<tr><th id="549">549</th><td></td></tr>
<tr><th id="550">550</th><td><b>enum</b> <dfn class="type def" id="PredicateKind" title='PredicateKind' data-ref="PredicateKind">PredicateKind</dfn> {</td></tr>
<tr><th id="551">551</th><td>  <dfn class="enum" id="PredicateKind::PK_False" title='PredicateKind::PK_False' data-ref="PredicateKind::PK_False">PK_False</dfn>,</td></tr>
<tr><th id="552">552</th><td>  <dfn class="enum" id="PredicateKind::PK_True" title='PredicateKind::PK_True' data-ref="PredicateKind::PK_True">PK_True</dfn>,</td></tr>
<tr><th id="553">553</th><td>  <dfn class="enum" id="PredicateKind::PK_Unknown" title='PredicateKind::PK_Unknown' data-ref="PredicateKind::PK_Unknown">PK_Unknown</dfn></td></tr>
<tr><th id="554">554</th><td>};</td></tr>
<tr><th id="555">555</th><td></td></tr>
<tr><th id="556">556</th><td><i class="doc" data-doc="_ZL17getPredicateSenseRKN4llvm12MachineInstrEPKNS_16HexagonInstrInfoE">/// Returns true if an instruction is predicated on p0 and false if it's</i></td></tr>
<tr><th id="557">557</th><td><i class="doc" data-doc="_ZL17getPredicateSenseRKN4llvm12MachineInstrEPKNS_16HexagonInstrInfoE">/// predicated on !p0.</i></td></tr>
<tr><th id="558">558</th><td><em>static</em> <a class="type" href="#PredicateKind" title='PredicateKind' data-ref="PredicateKind">PredicateKind</a> <dfn class="tu decl def" id="_ZL17getPredicateSenseRKN4llvm12MachineInstrEPKNS_16HexagonInstrInfoE" title='getPredicateSense' data-type='PredicateKind getPredicateSense(const llvm::MachineInstr &amp; MI, const llvm::HexagonInstrInfo * HII)' data-ref="_ZL17getPredicateSenseRKN4llvm12MachineInstrEPKNS_16HexagonInstrInfoE">getPredicateSense</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="176MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="176MI">MI</dfn>,</td></tr>
<tr><th id="559">559</th><td>                                       <em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a> *<dfn class="local col7 decl" id="177HII" title='HII' data-type='const llvm::HexagonInstrInfo *' data-ref="177HII">HII</dfn>) {</td></tr>
<tr><th id="560">560</th><td>  <b>if</b> (!<a class="local col7 ref" href="#177HII" title='HII' data-ref="177HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPredicated' data-ref="_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(<a class="local col6 ref" href="#176MI" title='MI' data-ref="176MI">MI</a>))</td></tr>
<tr><th id="561">561</th><td>    <b>return</b> <a class="enum" href="#PredicateKind::PK_Unknown" title='PredicateKind::PK_Unknown' data-ref="PredicateKind::PK_Unknown">PK_Unknown</a>;</td></tr>
<tr><th id="562">562</th><td>  <b>if</b> (<a class="local col7 ref" href="#177HII" title='HII' data-ref="177HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo16isPredicatedTrueERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPredicatedTrue' data-ref="_ZNK4llvm16HexagonInstrInfo16isPredicatedTrueERKNS_12MachineInstrE">isPredicatedTrue</a>(<a class="local col6 ref" href="#176MI" title='MI' data-ref="176MI">MI</a>))</td></tr>
<tr><th id="563">563</th><td>    <b>return</b> <a class="enum" href="#PredicateKind::PK_True" title='PredicateKind::PK_True' data-ref="PredicateKind::PK_True">PK_True</a>;</td></tr>
<tr><th id="564">564</th><td>  <b>return</b> <a class="enum" href="#PredicateKind::PK_False" title='PredicateKind::PK_False' data-ref="PredicateKind::PK_False">PK_False</a>;</td></tr>
<tr><th id="565">565</th><td>}</td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td><em>static</em> <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="tu decl def" id="_ZL23getPostIncrementOperandRKN4llvm12MachineInstrEPKNS_16HexagonInstrInfoE" title='getPostIncrementOperand' data-type='const llvm::MachineOperand &amp; getPostIncrementOperand(const llvm::MachineInstr &amp; MI, const llvm::HexagonInstrInfo * HII)' data-ref="_ZL23getPostIncrementOperandRKN4llvm12MachineInstrEPKNS_16HexagonInstrInfoE">getPostIncrementOperand</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="178MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="178MI">MI</dfn>,</td></tr>
<tr><th id="568">568</th><td>      <em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a> *<dfn class="local col9 decl" id="179HII" title='HII' data-type='const llvm::HexagonInstrInfo *' data-ref="179HII">HII</dfn>) {</td></tr>
<tr><th id="569">569</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (HII-&gt;isPostIncrement(MI) &amp;&amp; &quot;Not a post increment operation.&quot;) ? void (0) : __assert_fail (&quot;HII-&gt;isPostIncrement(MI) &amp;&amp; \&quot;Not a post increment operation.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp&quot;, 569, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#179HII" title='HII' data-ref="179HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo15isPostIncrementERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPostIncrement' data-ref="_ZNK4llvm16HexagonInstrInfo15isPostIncrementERKNS_12MachineInstrE">isPostIncrement</a>(<a class="local col8 ref" href="#178MI" title='MI' data-ref="178MI">MI</a>) &amp;&amp; <q>"Not a post increment operation."</q>);</td></tr>
<tr><th id="570">570</th><td><u>#<span data-ppcond="570">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="571">571</th><td>  <i>// Post Increment means duplicates. Use dense map to find duplicates in the</i></td></tr>
<tr><th id="572">572</th><td><i>  // list. Caution: Densemap initializes with the minimum of 64 buckets,</i></td></tr>
<tr><th id="573">573</th><td><i>  // whereas there are at most 5 operands in the post increment.</i></td></tr>
<tr><th id="574">574</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseSet.h.html#llvm::DenseSet" title='llvm::DenseSet' data-ref="llvm::DenseSet">DenseSet</a>&lt;<em>unsigned</em>&gt; <a class="ref fake" href="../../../include/llvm/ADT/DenseSet.h.html#249" title='llvm::DenseSet&lt;unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt; &gt;::DenseSet' data-ref="_ZN4llvm8DenseSetIjNS_12DenseMapInfoIjEEEC1Ev"></a><dfn class="local col0 decl" id="180DefRegsSet" title='DefRegsSet' data-type='DenseSet&lt;unsigned int&gt;' data-ref="180DefRegsSet">DefRegsSet</dfn>;</td></tr>
<tr><th id="575">575</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col1 decl" id="181MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="181MO">MO</dfn> : <a class="local col8 ref" href="#178MI" title='MI' data-ref="178MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>())</td></tr>
<tr><th id="576">576</th><td>    <b>if</b> (<a class="local col1 ref" href="#181MO" title='MO' data-ref="181MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col1 ref" href="#181MO" title='MO' data-ref="181MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="577">577</th><td>      <a class="local col0 ref" href="#180DefRegsSet" title='DefRegsSet' data-ref="180DefRegsSet">DefRegsSet</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertEOT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertEOT_">insert</a>(<a class="local col1 ref" href="#181MO" title='MO' data-ref="181MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="578">578</th><td></td></tr>
<tr><th id="579">579</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col2 decl" id="182MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="182MO">MO</dfn> : <a class="local col8 ref" href="#178MI" title='MI' data-ref="178MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>())</td></tr>
<tr><th id="580">580</th><td>    <b>if</b> (<a class="local col2 ref" href="#182MO" title='MO' data-ref="182MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col2 ref" href="#182MO" title='MO' data-ref="182MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() &amp;&amp; <a class="local col0 ref" href="#180DefRegsSet" title='DefRegsSet' data-ref="180DefRegsSet">DefRegsSet</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" title='llvm::detail::DenseSetImpl::count' data-ref="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE">count</a>(<a class="local col2 ref" href="#182MO" title='MO' data-ref="182MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="581">581</th><td>      <b>return</b> <a class="local col2 ref" href="#182MO" title='MO' data-ref="182MO">MO</a>;</td></tr>
<tr><th id="582">582</th><td><u>#<span data-ppcond="570">else</span></u></td></tr>
<tr><th id="583">583</th><td>  <b>if</b> (MI.mayLoad()) {</td></tr>
<tr><th id="584">584</th><td>    <em>const</em> MachineOperand &amp;Op1 = MI.getOperand(<var>1</var>);</td></tr>
<tr><th id="585">585</th><td>    <i>// The 2nd operand is always the post increment operand in load.</i></td></tr>
<tr><th id="586">586</th><td>    assert(Op1.isReg() &amp;&amp; <q>"Post increment operand has be to a register."</q>);</td></tr>
<tr><th id="587">587</th><td>    <b>return</b> Op1;</td></tr>
<tr><th id="588">588</th><td>  }</td></tr>
<tr><th id="589">589</th><td>  <b>if</b> (MI.getDesc().mayStore()) {</td></tr>
<tr><th id="590">590</th><td>    <em>const</em> MachineOperand &amp;Op0 = MI.getOperand(<var>0</var>);</td></tr>
<tr><th id="591">591</th><td>    <i>// The 1st operand is always the post increment operand in store.</i></td></tr>
<tr><th id="592">592</th><td>    assert(Op0.isReg() &amp;&amp; <q>"Post increment operand has be to a register."</q>);</td></tr>
<tr><th id="593">593</th><td>    <b>return</b> Op0;</td></tr>
<tr><th id="594">594</th><td>  }</td></tr>
<tr><th id="595">595</th><td><u>#<span data-ppcond="570">endif</span></u></td></tr>
<tr><th id="596">596</th><td>  <i>// we should never come here.</i></td></tr>
<tr><th id="597">597</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;mayLoad or mayStore not set for Post Increment operation&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp&quot;, 597)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"mayLoad or mayStore not set for Post Increment operation"</q>);</td></tr>
<tr><th id="598">598</th><td>}</td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td><i  data-doc="_ZL20getStoreValueOperandRKN4llvm12MachineInstrE">// Get the value being stored.</i></td></tr>
<tr><th id="601">601</th><td><em>static</em> <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&amp; <dfn class="tu decl def" id="_ZL20getStoreValueOperandRKN4llvm12MachineInstrE" title='getStoreValueOperand' data-type='const llvm::MachineOperand &amp; getStoreValueOperand(const llvm::MachineInstr &amp; MI)' data-ref="_ZL20getStoreValueOperandRKN4llvm12MachineInstrE">getStoreValueOperand</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="183MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="183MI">MI</dfn>) {</td></tr>
<tr><th id="602">602</th><td>  <i>// value being stored is always the last operand.</i></td></tr>
<tr><th id="603">603</th><td>  <b>return</b> <a class="local col3 ref" href="#183MI" title='MI' data-ref="183MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#183MI" title='MI' data-ref="183MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>()-<var>1</var>);</td></tr>
<tr><th id="604">604</th><td>}</td></tr>
<tr><th id="605">605</th><td></td></tr>
<tr><th id="606">606</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL12isLoadAbsSetRKN4llvm12MachineInstrE" title='isLoadAbsSet' data-type='bool isLoadAbsSet(const llvm::MachineInstr &amp; MI)' data-ref="_ZL12isLoadAbsSetRKN4llvm12MachineInstrE">isLoadAbsSet</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="184MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="184MI">MI</dfn>) {</td></tr>
<tr><th id="607">607</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="185Opc" title='Opc' data-type='unsigned int' data-ref="185Opc">Opc</dfn> = <a class="local col4 ref" href="#184MI" title='MI' data-ref="184MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="608">608</th><td>  <b>switch</b> (<a class="local col5 ref" href="#185Opc" title='Opc' data-ref="185Opc">Opc</a>) {</td></tr>
<tr><th id="609">609</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_loadrd_ap&apos; in namespace &apos;llvm::Hexagon&apos;">L4_loadrd_ap</span>:</td></tr>
<tr><th id="610">610</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_loadrb_ap&apos; in namespace &apos;llvm::Hexagon&apos;">L4_loadrb_ap</span>:</td></tr>
<tr><th id="611">611</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_loadrh_ap&apos; in namespace &apos;llvm::Hexagon&apos;">L4_loadrh_ap</span>:</td></tr>
<tr><th id="612">612</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_loadrub_ap&apos; in namespace &apos;llvm::Hexagon&apos;">L4_loadrub_ap</span>:</td></tr>
<tr><th id="613">613</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_loadruh_ap&apos; in namespace &apos;llvm::Hexagon&apos;">L4_loadruh_ap</span>:</td></tr>
<tr><th id="614">614</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_loadri_ap&apos; in namespace &apos;llvm::Hexagon&apos;">L4_loadri_ap</span>:</td></tr>
<tr><th id="615">615</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="616">616</th><td>  }</td></tr>
<tr><th id="617">617</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="618">618</th><td>}</td></tr>
<tr><th id="619">619</th><td></td></tr>
<tr><th id="620">620</th><td><em>static</em> <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="tu decl def" id="_ZL16getAbsSetOperandRKN4llvm12MachineInstrE" title='getAbsSetOperand' data-type='const llvm::MachineOperand &amp; getAbsSetOperand(const llvm::MachineInstr &amp; MI)' data-ref="_ZL16getAbsSetOperandRKN4llvm12MachineInstrE">getAbsSetOperand</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="186MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="186MI">MI</dfn>) {</td></tr>
<tr><th id="621">621</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isLoadAbsSet(MI)) ? void (0) : __assert_fail (&quot;isLoadAbsSet(MI)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp&quot;, 621, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu ref" href="#_ZL12isLoadAbsSetRKN4llvm12MachineInstrE" title='isLoadAbsSet' data-use='c' data-ref="_ZL12isLoadAbsSetRKN4llvm12MachineInstrE">isLoadAbsSet</a>(<a class="local col6 ref" href="#186MI" title='MI' data-ref="186MI">MI</a>));</td></tr>
<tr><th id="622">622</th><td>  <b>return</b> <a class="local col6 ref" href="#186MI" title='MI' data-ref="186MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="623">623</th><td>}</td></tr>
<tr><th id="624">624</th><td></td></tr>
<tr><th id="625">625</th><td><i>// Can be new value store?</i></td></tr>
<tr><th id="626">626</th><td><i>// Following restrictions are to be respected in convert a store into</i></td></tr>
<tr><th id="627">627</th><td><i>// a new value store.</i></td></tr>
<tr><th id="628">628</th><td><i>// 1. If an instruction uses auto-increment, its address register cannot</i></td></tr>
<tr><th id="629">629</th><td><i>//    be a new-value register. Arch Spec 5.4.2.1</i></td></tr>
<tr><th id="630">630</th><td><i>// 2. If an instruction uses absolute-set addressing mode, its address</i></td></tr>
<tr><th id="631">631</th><td><i>//    register cannot be a new-value register. Arch Spec 5.4.2.1.</i></td></tr>
<tr><th id="632">632</th><td><i>// 3. If an instruction produces a 64-bit result, its registers cannot be used</i></td></tr>
<tr><th id="633">633</th><td><i>//    as new-value registers. Arch Spec 5.4.2.2.</i></td></tr>
<tr><th id="634">634</th><td><i>// 4. If the instruction that sets the new-value register is conditional, then</i></td></tr>
<tr><th id="635">635</th><td><i>//    the instruction that uses the new-value register must also be conditional,</i></td></tr>
<tr><th id="636">636</th><td><i>//    and both must always have their predicates evaluate identically.</i></td></tr>
<tr><th id="637">637</th><td><i>//    Arch Spec 5.4.2.3.</i></td></tr>
<tr><th id="638">638</th><td><i>// 5. There is an implied restriction that a packet cannot have another store,</i></td></tr>
<tr><th id="639">639</th><td><i>//    if there is a new value store in the packet. Corollary: if there is</i></td></tr>
<tr><th id="640">640</th><td><i>//    already a store in a packet, there can not be a new value store.</i></td></tr>
<tr><th id="641">641</th><td><i>//    Arch Spec: 3.4.4.2</i></td></tr>
<tr><th id="642">642</th><td><em>bool</em> <a class="type" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList" title='llvm::HexagonPacketizerList' data-ref="llvm::HexagonPacketizerList">HexagonPacketizerList</a>::<dfn class="decl def" id="_ZN4llvm21HexagonPacketizerList25canPromoteToNewValueStoreERKNS_12MachineInstrES3_j" title='llvm::HexagonPacketizerList::canPromoteToNewValueStore' data-ref="_ZN4llvm21HexagonPacketizerList25canPromoteToNewValueStoreERKNS_12MachineInstrES3_j">canPromoteToNewValueStore</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="187MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="187MI">MI</dfn>,</td></tr>
<tr><th id="643">643</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="188PacketMI" title='PacketMI' data-type='const llvm::MachineInstr &amp;' data-ref="188PacketMI">PacketMI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="189DepReg" title='DepReg' data-type='unsigned int' data-ref="189DepReg">DepReg</dfn>) {</td></tr>
<tr><th id="644">644</th><td>  <i>// Make sure we are looking at the store, that can be promoted.</i></td></tr>
<tr><th id="645">645</th><td>  <b>if</b> (!<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo13mayBeNewStoreERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::mayBeNewStore' data-ref="_ZNK4llvm16HexagonInstrInfo13mayBeNewStoreERKNS_12MachineInstrE">mayBeNewStore</a>(<a class="local col7 ref" href="#187MI" title='MI' data-ref="187MI">MI</a>))</td></tr>
<tr><th id="646">646</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="647">647</th><td></td></tr>
<tr><th id="648">648</th><td>  <i>// Make sure there is dependency and can be new value'd.</i></td></tr>
<tr><th id="649">649</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="190Val" title='Val' data-type='const llvm::MachineOperand &amp;' data-ref="190Val">Val</dfn> = <a class="tu ref" href="#_ZL20getStoreValueOperandRKN4llvm12MachineInstrE" title='getStoreValueOperand' data-use='c' data-ref="_ZL20getStoreValueOperandRKN4llvm12MachineInstrE">getStoreValueOperand</a>(<a class="local col7 ref" href="#187MI" title='MI' data-ref="187MI">MI</a>);</td></tr>
<tr><th id="650">650</th><td>  <b>if</b> (<a class="local col0 ref" href="#190Val" title='Val' data-ref="190Val">Val</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col0 ref" href="#190Val" title='Val' data-ref="190Val">Val</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() != <a class="local col9 ref" href="#189DepReg" title='DepReg' data-ref="189DepReg">DepReg</a>)</td></tr>
<tr><th id="651">651</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="652">652</th><td></td></tr>
<tr><th id="653">653</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a>&amp; <dfn class="local col1 decl" id="191MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="191MCID">MCID</dfn> = <a class="local col8 ref" href="#188PacketMI" title='PacketMI' data-ref="188PacketMI">PacketMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="654">654</th><td></td></tr>
<tr><th id="655">655</th><td>  <i>// First operand is always the result.</i></td></tr>
<tr><th id="656">656</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="192PacketRC" title='PacketRC' data-type='const llvm::TargetRegisterClass *' data-ref="192PacketRC">PacketRC</dfn> = HII-&gt;<span class='error' title="no member named &apos;getRegClass&apos; in &apos;llvm::HexagonInstrInfo&apos;">getRegClass</span>(MCID, <var>0</var>, HRI, MF);</td></tr>
<tr><th id="657">657</th><td>  <i>// Double regs can not feed into new value store: PRM section: 5.4.2.2.</i></td></tr>
<tr><th id="658">658</th><td>  <b>if</b> (PacketRC == &amp;Hexagon::<span class='error' title="no member named &apos;DoubleRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">DoubleRegsRegClass</span>)</td></tr>
<tr><th id="659">659</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="660">660</th><td></td></tr>
<tr><th id="661">661</th><td>  <i>// New-value stores are of class NV (slot 0), dual stores require class ST</i></td></tr>
<tr><th id="662">662</th><td><i>  // in slot 0 (PRM 5.5).</i></td></tr>
<tr><th id="663">663</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col3 decl" id="193I" title='I' data-type='llvm::MachineInstr *' data-ref="193I">I</dfn> : <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::CurrentPacketMIs" title='llvm::VLIWPacketizerList::CurrentPacketMIs' data-ref="llvm::VLIWPacketizerList::CurrentPacketMIs">CurrentPacketMIs</a>) {</td></tr>
<tr><th id="664">664</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="194PacketSU" title='PacketSU' data-type='llvm::SUnit *' data-ref="194PacketSU">PacketSU</dfn> = <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::MIToSUnit" title='llvm::VLIWPacketizerList::MIToSUnit' data-ref="llvm::VLIWPacketizerList::MIToSUnit">MIToSUnit</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map4findERKT_" title='std::map::find' data-ref="_ZNSt3map4findERKT_">find</a>(<a class="local col3 ref" href="#193I" title='I' data-ref="193I">I</a>)<a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorptEv" title='std::_Rb_tree_iterator::operator-&gt;' data-ref="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *const, llvm::SUnit *&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="665">665</th><td>    <b>if</b> (<a class="local col4 ref" href="#194PacketSU" title='PacketSU' data-ref="194PacketSU">PacketSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>())</td></tr>
<tr><th id="666">666</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="667">667</th><td>  }</td></tr>
<tr><th id="668">668</th><td></td></tr>
<tr><th id="669">669</th><td>  <i>// Make sure it's NOT the post increment register that we are going to</i></td></tr>
<tr><th id="670">670</th><td><i>  // new value.</i></td></tr>
<tr><th id="671">671</th><td>  <b>if</b> (<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo15isPostIncrementERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPostIncrement' data-ref="_ZNK4llvm16HexagonInstrInfo15isPostIncrementERKNS_12MachineInstrE">isPostIncrement</a>(<a class="local col7 ref" href="#187MI" title='MI' data-ref="187MI">MI</a>) &amp;&amp;</td></tr>
<tr><th id="672">672</th><td>      <a class="tu ref" href="#_ZL23getPostIncrementOperandRKN4llvm12MachineInstrEPKNS_16HexagonInstrInfoE" title='getPostIncrementOperand' data-use='c' data-ref="_ZL23getPostIncrementOperandRKN4llvm12MachineInstrEPKNS_16HexagonInstrInfoE">getPostIncrementOperand</a>(<a class="local col7 ref" href="#187MI" title='MI' data-ref="187MI">MI</a>, <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col9 ref" href="#189DepReg" title='DepReg' data-ref="189DepReg">DepReg</a>) {</td></tr>
<tr><th id="673">673</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="674">674</th><td>  }</td></tr>
<tr><th id="675">675</th><td></td></tr>
<tr><th id="676">676</th><td>  <b>if</b> (<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo15isPostIncrementERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPostIncrement' data-ref="_ZNK4llvm16HexagonInstrInfo15isPostIncrementERKNS_12MachineInstrE">isPostIncrement</a>(<a class="local col8 ref" href="#188PacketMI" title='PacketMI' data-ref="188PacketMI">PacketMI</a>) &amp;&amp; <a class="local col8 ref" href="#188PacketMI" title='PacketMI' data-ref="188PacketMI">PacketMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() &amp;&amp;</td></tr>
<tr><th id="677">677</th><td>      <a class="tu ref" href="#_ZL23getPostIncrementOperandRKN4llvm12MachineInstrEPKNS_16HexagonInstrInfoE" title='getPostIncrementOperand' data-use='c' data-ref="_ZL23getPostIncrementOperandRKN4llvm12MachineInstrEPKNS_16HexagonInstrInfoE">getPostIncrementOperand</a>(<a class="local col8 ref" href="#188PacketMI" title='PacketMI' data-ref="188PacketMI">PacketMI</a>, <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col9 ref" href="#189DepReg" title='DepReg' data-ref="189DepReg">DepReg</a>) {</td></tr>
<tr><th id="678">678</th><td>    <i>// If source is post_inc, or absolute-set addressing, it can not feed</i></td></tr>
<tr><th id="679">679</th><td><i>    // into new value store</i></td></tr>
<tr><th id="680">680</th><td><i>    //   r3 = memw(r2++#4)</i></td></tr>
<tr><th id="681">681</th><td><i>    //   memw(r30 + #-1404) = r2.new -&gt; can not be new value store</i></td></tr>
<tr><th id="682">682</th><td><i>    // arch spec section: 5.4.2.1.</i></td></tr>
<tr><th id="683">683</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="684">684</th><td>  }</td></tr>
<tr><th id="685">685</th><td></td></tr>
<tr><th id="686">686</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL12isLoadAbsSetRKN4llvm12MachineInstrE" title='isLoadAbsSet' data-use='c' data-ref="_ZL12isLoadAbsSetRKN4llvm12MachineInstrE">isLoadAbsSet</a>(<a class="local col8 ref" href="#188PacketMI" title='PacketMI' data-ref="188PacketMI">PacketMI</a>) &amp;&amp; <a class="tu ref" href="#_ZL16getAbsSetOperandRKN4llvm12MachineInstrE" title='getAbsSetOperand' data-use='c' data-ref="_ZL16getAbsSetOperandRKN4llvm12MachineInstrE">getAbsSetOperand</a>(<a class="local col8 ref" href="#188PacketMI" title='PacketMI' data-ref="188PacketMI">PacketMI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col9 ref" href="#189DepReg" title='DepReg' data-ref="189DepReg">DepReg</a>)</td></tr>
<tr><th id="687">687</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="688">688</th><td></td></tr>
<tr><th id="689">689</th><td>  <i>// If the source that feeds the store is predicated, new value store must</i></td></tr>
<tr><th id="690">690</th><td><i>  // also be predicated.</i></td></tr>
<tr><th id="691">691</th><td>  <b>if</b> (<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPredicated' data-ref="_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(<a class="local col8 ref" href="#188PacketMI" title='PacketMI' data-ref="188PacketMI">PacketMI</a>)) {</td></tr>
<tr><th id="692">692</th><td>    <b>if</b> (!<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPredicated' data-ref="_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(<a class="local col7 ref" href="#187MI" title='MI' data-ref="187MI">MI</a>))</td></tr>
<tr><th id="693">693</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td>    <i>// Check to make sure that they both will have their predicates</i></td></tr>
<tr><th id="696">696</th><td><i>    // evaluate identically.</i></td></tr>
<tr><th id="697">697</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="195predRegNumSrc" title='predRegNumSrc' data-type='unsigned int' data-ref="195predRegNumSrc">predRegNumSrc</dfn> = <var>0</var>;</td></tr>
<tr><th id="698">698</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="196predRegNumDst" title='predRegNumDst' data-type='unsigned int' data-ref="196predRegNumDst">predRegNumDst</dfn> = <var>0</var>;</td></tr>
<tr><th id="699">699</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a>* <dfn class="local col7 decl" id="197predRegClass" title='predRegClass' data-type='const llvm::TargetRegisterClass *' data-ref="197predRegClass">predRegClass</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="700">700</th><td></td></tr>
<tr><th id="701">701</th><td>    <i>// Get predicate register used in the source instruction.</i></td></tr>
<tr><th id="702">702</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col8 decl" id="198MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="198MO">MO</dfn> : <a class="local col8 ref" href="#188PacketMI" title='PacketMI' data-ref="188PacketMI">PacketMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="703">703</th><td>      <b>if</b> (!<a class="local col8 ref" href="#198MO" title='MO' data-ref="198MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="704">704</th><td>        <b>continue</b>;</td></tr>
<tr><th id="705">705</th><td>      <a class="local col5 ref" href="#195predRegNumSrc" title='predRegNumSrc' data-ref="195predRegNumSrc">predRegNumSrc</a> = <a class="local col8 ref" href="#198MO" title='MO' data-ref="198MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="706">706</th><td>      predRegClass = HRI-&gt;<span class='error' title="no member named &apos;getMinimalPhysRegClass&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getMinimalPhysRegClass</span>(predRegNumSrc);</td></tr>
<tr><th id="707">707</th><td>      <b>if</b> (predRegClass == &amp;Hexagon::<span class='error' title="no member named &apos;PredRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">PredRegsRegClass</span>)</td></tr>
<tr><th id="708">708</th><td>        <b>break</b>;</td></tr>
<tr><th id="709">709</th><td>    }</td></tr>
<tr><th id="710">710</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((predRegClass == &amp;Hexagon::PredRegsRegClass) &amp;&amp; &quot;predicate register not found in a predicated PacketMI instruction&quot;) ? void (0) : __assert_fail (&quot;(predRegClass == &amp;Hexagon::PredRegsRegClass) &amp;&amp; \&quot;predicate register not found in a predicated PacketMI instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp&quot;, 711, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((predRegClass == &amp;Hexagon::<span class='error' title="no member named &apos;PredRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">PredRegsRegClass</span>) &amp;&amp;</td></tr>
<tr><th id="711">711</th><td>        <q>"predicate register not found in a predicated PacketMI instruction"</q>);</td></tr>
<tr><th id="712">712</th><td></td></tr>
<tr><th id="713">713</th><td>    <i>// Get predicate register used in new-value store instruction.</i></td></tr>
<tr><th id="714">714</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col9 decl" id="199MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="199MO">MO</dfn> : <a class="local col7 ref" href="#187MI" title='MI' data-ref="187MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="715">715</th><td>      <b>if</b> (!<a class="local col9 ref" href="#199MO" title='MO' data-ref="199MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="716">716</th><td>        <b>continue</b>;</td></tr>
<tr><th id="717">717</th><td>      <a class="local col6 ref" href="#196predRegNumDst" title='predRegNumDst' data-ref="196predRegNumDst">predRegNumDst</a> = <a class="local col9 ref" href="#199MO" title='MO' data-ref="199MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="718">718</th><td>      predRegClass = HRI-&gt;<span class='error' title="no member named &apos;getMinimalPhysRegClass&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getMinimalPhysRegClass</span>(predRegNumDst);</td></tr>
<tr><th id="719">719</th><td>      <b>if</b> (predRegClass == &amp;Hexagon::<span class='error' title="no member named &apos;PredRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">PredRegsRegClass</span>)</td></tr>
<tr><th id="720">720</th><td>        <b>break</b>;</td></tr>
<tr><th id="721">721</th><td>    }</td></tr>
<tr><th id="722">722</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((predRegClass == &amp;Hexagon::PredRegsRegClass) &amp;&amp; &quot;predicate register not found in a predicated MI instruction&quot;) ? void (0) : __assert_fail (&quot;(predRegClass == &amp;Hexagon::PredRegsRegClass) &amp;&amp; \&quot;predicate register not found in a predicated MI instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp&quot;, 723, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((predRegClass == &amp;Hexagon::<span class='error' title="no member named &apos;PredRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">PredRegsRegClass</span>) &amp;&amp;</td></tr>
<tr><th id="723">723</th><td>           <q>"predicate register not found in a predicated MI instruction"</q>);</td></tr>
<tr><th id="724">724</th><td></td></tr>
<tr><th id="725">725</th><td>    <i>// New-value register producer and user (store) need to satisfy these</i></td></tr>
<tr><th id="726">726</th><td><i>    // constraints:</i></td></tr>
<tr><th id="727">727</th><td><i>    // 1) Both instructions should be predicated on the same register.</i></td></tr>
<tr><th id="728">728</th><td><i>    // 2) If producer of the new-value register is .new predicated then store</i></td></tr>
<tr><th id="729">729</th><td><i>    // should also be .new predicated and if producer is not .new predicated</i></td></tr>
<tr><th id="730">730</th><td><i>    // then store should not be .new predicated.</i></td></tr>
<tr><th id="731">731</th><td><i>    // 3) Both new-value register producer and user should have same predicate</i></td></tr>
<tr><th id="732">732</th><td><i>    // sense, i.e, either both should be negated or both should be non-negated.</i></td></tr>
<tr><th id="733">733</th><td>    <b>if</b> (<a class="local col6 ref" href="#196predRegNumDst" title='predRegNumDst' data-ref="196predRegNumDst">predRegNumDst</a> != <a class="local col5 ref" href="#195predRegNumSrc" title='predRegNumSrc' data-ref="195predRegNumSrc">predRegNumSrc</a> ||</td></tr>
<tr><th id="734">734</th><td>        <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo12isDotNewInstERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isDotNewInst' data-ref="_ZNK4llvm16HexagonInstrInfo12isDotNewInstERKNS_12MachineInstrE">isDotNewInst</a>(<a class="local col8 ref" href="#188PacketMI" title='PacketMI' data-ref="188PacketMI">PacketMI</a>) != <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo12isDotNewInstERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isDotNewInst' data-ref="_ZNK4llvm16HexagonInstrInfo12isDotNewInstERKNS_12MachineInstrE">isDotNewInst</a>(<a class="local col7 ref" href="#187MI" title='MI' data-ref="187MI">MI</a>) ||</td></tr>
<tr><th id="735">735</th><td>        <a class="tu ref" href="#_ZL17getPredicateSenseRKN4llvm12MachineInstrEPKNS_16HexagonInstrInfoE" title='getPredicateSense' data-use='c' data-ref="_ZL17getPredicateSenseRKN4llvm12MachineInstrEPKNS_16HexagonInstrInfoE">getPredicateSense</a>(<a class="local col7 ref" href="#187MI" title='MI' data-ref="187MI">MI</a>, <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>) != <a class="tu ref" href="#_ZL17getPredicateSenseRKN4llvm12MachineInstrEPKNS_16HexagonInstrInfoE" title='getPredicateSense' data-use='c' data-ref="_ZL17getPredicateSenseRKN4llvm12MachineInstrEPKNS_16HexagonInstrInfoE">getPredicateSense</a>(<a class="local col8 ref" href="#188PacketMI" title='PacketMI' data-ref="188PacketMI">PacketMI</a>, <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>))</td></tr>
<tr><th id="736">736</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="737">737</th><td>  }</td></tr>
<tr><th id="738">738</th><td></td></tr>
<tr><th id="739">739</th><td>  <i>// Make sure that other than the new-value register no other store instruction</i></td></tr>
<tr><th id="740">740</th><td><i>  // register has been modified in the same packet. Predicate registers can be</i></td></tr>
<tr><th id="741">741</th><td><i>  // modified by they should not be modified between the producer and the store</i></td></tr>
<tr><th id="742">742</th><td><i>  // instruction as it will make them both conditional on different values.</i></td></tr>
<tr><th id="743">743</th><td><i>  // We already know this to be true for all the instructions before and</i></td></tr>
<tr><th id="744">744</th><td><i>  // including PacketMI. Howerver, we need to perform the check for the</i></td></tr>
<tr><th id="745">745</th><td><i>  // remaining instructions in the packet.</i></td></tr>
<tr><th id="746">746</th><td></td></tr>
<tr><th id="747">747</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="200StartCheck" title='StartCheck' data-type='unsigned int' data-ref="200StartCheck">StartCheck</dfn> = <var>0</var>;</td></tr>
<tr><th id="748">748</th><td></td></tr>
<tr><th id="749">749</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col1 decl" id="201I" title='I' data-type='llvm::MachineInstr *' data-ref="201I">I</dfn> : <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::CurrentPacketMIs" title='llvm::VLIWPacketizerList::CurrentPacketMIs' data-ref="llvm::VLIWPacketizerList::CurrentPacketMIs">CurrentPacketMIs</a>) {</td></tr>
<tr><th id="750">750</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="202TempSU" title='TempSU' data-type='llvm::SUnit *' data-ref="202TempSU">TempSU</dfn> = <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::MIToSUnit" title='llvm::VLIWPacketizerList::MIToSUnit' data-ref="llvm::VLIWPacketizerList::MIToSUnit">MIToSUnit</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map4findERKT_" title='std::map::find' data-ref="_ZNSt3map4findERKT_">find</a>(<a class="local col1 ref" href="#201I" title='I' data-ref="201I">I</a>)<a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorptEv" title='std::_Rb_tree_iterator::operator-&gt;' data-ref="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *const, llvm::SUnit *&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="751">751</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="203TempMI" title='TempMI' data-type='llvm::MachineInstr &amp;' data-ref="203TempMI">TempMI</dfn> = *<a class="local col2 ref" href="#202TempSU" title='TempSU' data-ref="202TempSU">TempSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="752">752</th><td></td></tr>
<tr><th id="753">753</th><td>    <i>// Following condition is true for all the instructions until PacketMI is</i></td></tr>
<tr><th id="754">754</th><td><i>    // reached (StartCheck is set to 0 before the for loop).</i></td></tr>
<tr><th id="755">755</th><td><i>    // StartCheck flag is 1 for all the instructions after PacketMI.</i></td></tr>
<tr><th id="756">756</th><td>    <b>if</b> (&amp;<a class="local col3 ref" href="#203TempMI" title='TempMI' data-ref="203TempMI">TempMI</a> != &amp;<a class="local col8 ref" href="#188PacketMI" title='PacketMI' data-ref="188PacketMI">PacketMI</a> &amp;&amp; !<a class="local col0 ref" href="#200StartCheck" title='StartCheck' data-ref="200StartCheck">StartCheck</a>) <i>// Start processing only after</i></td></tr>
<tr><th id="757">757</th><td>      <b>continue</b>;                              <i>// encountering PacketMI.</i></td></tr>
<tr><th id="758">758</th><td></td></tr>
<tr><th id="759">759</th><td>    <a class="local col0 ref" href="#200StartCheck" title='StartCheck' data-ref="200StartCheck">StartCheck</a> = <var>1</var>;</td></tr>
<tr><th id="760">760</th><td>    <b>if</b> (&amp;<a class="local col3 ref" href="#203TempMI" title='TempMI' data-ref="203TempMI">TempMI</a> == &amp;<a class="local col8 ref" href="#188PacketMI" title='PacketMI' data-ref="188PacketMI">PacketMI</a>) <i>// We don't want to check PacketMI for dependence.</i></td></tr>
<tr><th id="761">761</th><td>      <b>continue</b>;</td></tr>
<tr><th id="762">762</th><td></td></tr>
<tr><th id="763">763</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col4 decl" id="204MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="204MO">MO</dfn> : <a class="local col7 ref" href="#187MI" title='MI' data-ref="187MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>())</td></tr>
<tr><th id="764">764</th><td>      <b>if</b> (MO.isReg() &amp;&amp; TempSU-&gt;getInstr()-&gt;modifiesRegister(MO.getReg(), <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an lvalue of type &apos;const llvm::HexagonRegisterInfo *&apos;">HRI</span>))</td></tr>
<tr><th id="765">765</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="766">766</th><td>  }</td></tr>
<tr><th id="767">767</th><td></td></tr>
<tr><th id="768">768</th><td>  <i>// Make sure that for non-POST_INC stores:</i></td></tr>
<tr><th id="769">769</th><td><i>  // 1. The only use of reg is DepReg and no other registers.</i></td></tr>
<tr><th id="770">770</th><td><i>  //    This handles base+index registers.</i></td></tr>
<tr><th id="771">771</th><td><i>  //    The following store can not be dot new.</i></td></tr>
<tr><th id="772">772</th><td><i>  //    Eg.   r0 = add(r0, #3)</i></td></tr>
<tr><th id="773">773</th><td><i>  //          memw(r1+r0&lt;&lt;#2) = r0</i></td></tr>
<tr><th id="774">774</th><td>  <b>if</b> (!<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo15isPostIncrementERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPostIncrement' data-ref="_ZNK4llvm16HexagonInstrInfo15isPostIncrementERKNS_12MachineInstrE">isPostIncrement</a>(<a class="local col7 ref" href="#187MI" title='MI' data-ref="187MI">MI</a>)) {</td></tr>
<tr><th id="775">775</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="205opNum" title='opNum' data-type='unsigned int' data-ref="205opNum">opNum</dfn> = <var>0</var>; <a class="local col5 ref" href="#205opNum" title='opNum' data-ref="205opNum">opNum</a> &lt; <a class="local col7 ref" href="#187MI" title='MI' data-ref="187MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>()-<var>1</var>; <a class="local col5 ref" href="#205opNum" title='opNum' data-ref="205opNum">opNum</a>++) {</td></tr>
<tr><th id="776">776</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="206MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="206MO">MO</dfn> = <a class="local col7 ref" href="#187MI" title='MI' data-ref="187MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#205opNum" title='opNum' data-ref="205opNum">opNum</a>);</td></tr>
<tr><th id="777">777</th><td>      <b>if</b> (<a class="local col6 ref" href="#206MO" title='MO' data-ref="206MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col6 ref" href="#206MO" title='MO' data-ref="206MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col9 ref" href="#189DepReg" title='DepReg' data-ref="189DepReg">DepReg</a>)</td></tr>
<tr><th id="778">778</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="779">779</th><td>    }</td></tr>
<tr><th id="780">780</th><td>  }</td></tr>
<tr><th id="781">781</th><td></td></tr>
<tr><th id="782">782</th><td>  <i>// If data definition is because of implicit definition of the register,</i></td></tr>
<tr><th id="783">783</th><td><i>  // do not newify the store. Eg.</i></td></tr>
<tr><th id="784">784</th><td><i>  // %r9 = ZXTH %r12, implicit %d6, implicit-def %r12</i></td></tr>
<tr><th id="785">785</th><td><i>  // S2_storerh_io %r8, 2, killed %r12; mem:ST2[%scevgep343]</i></td></tr>
<tr><th id="786">786</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col7 decl" id="207MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="207MO">MO</dfn> : <a class="local col8 ref" href="#188PacketMI" title='PacketMI' data-ref="188PacketMI">PacketMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="787">787</th><td>    <b>if</b> (<a class="local col7 ref" href="#207MO" title='MO' data-ref="207MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9isRegMaskEv" title='llvm::MachineOperand::isRegMask' data-ref="_ZNK4llvm14MachineOperand9isRegMaskEv">isRegMask</a>() &amp;&amp; <a class="local col7 ref" href="#207MO" title='MO' data-ref="207MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand15clobbersPhysRegEj" title='llvm::MachineOperand::clobbersPhysReg' data-ref="_ZNK4llvm14MachineOperand15clobbersPhysRegEj">clobbersPhysReg</a>(<a class="local col9 ref" href="#189DepReg" title='DepReg' data-ref="189DepReg">DepReg</a>))</td></tr>
<tr><th id="788">788</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="789">789</th><td>    <b>if</b> (!<a class="local col7 ref" href="#207MO" title='MO' data-ref="207MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col7 ref" href="#207MO" title='MO' data-ref="207MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() || !<a class="local col7 ref" href="#207MO" title='MO' data-ref="207MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>())</td></tr>
<tr><th id="790">790</th><td>      <b>continue</b>;</td></tr>
<tr><th id="791">791</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="208R" title='R' data-type='unsigned int' data-ref="208R">R</dfn> = <a class="local col7 ref" href="#207MO" title='MO' data-ref="207MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="792">792</th><td>    <b>if</b> (R == DepReg || HRI-&gt;<span class='error' title="no member named &apos;isSuperRegister&apos; in &apos;llvm::HexagonRegisterInfo&apos;">isSuperRegister</span>(DepReg, R))</td></tr>
<tr><th id="793">793</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="794">794</th><td>  }</td></tr>
<tr><th id="795">795</th><td></td></tr>
<tr><th id="796">796</th><td>  <i>// Handle imp-use of super reg case. There is a target independent side</i></td></tr>
<tr><th id="797">797</th><td><i>  // change that should prevent this situation but I am handling it for</i></td></tr>
<tr><th id="798">798</th><td><i>  // just-in-case. For example, we cannot newify R2 in the following case:</i></td></tr>
<tr><th id="799">799</th><td><i>  // %r3 = A2_tfrsi 0;</i></td></tr>
<tr><th id="800">800</th><td><i>  // S2_storeri_io killed %r0, 0, killed %r2, implicit killed %d1;</i></td></tr>
<tr><th id="801">801</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col9 decl" id="209MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="209MO">MO</dfn> : <a class="local col7 ref" href="#187MI" title='MI' data-ref="187MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="802">802</th><td>    <b>if</b> (<a class="local col9 ref" href="#209MO" title='MO' data-ref="209MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col9 ref" href="#209MO" title='MO' data-ref="209MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() &amp;&amp; <a class="local col9 ref" href="#209MO" title='MO' data-ref="209MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>() &amp;&amp; <a class="local col9 ref" href="#209MO" title='MO' data-ref="209MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col9 ref" href="#189DepReg" title='DepReg' data-ref="189DepReg">DepReg</a>)</td></tr>
<tr><th id="803">803</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="804">804</th><td>  }</td></tr>
<tr><th id="805">805</th><td></td></tr>
<tr><th id="806">806</th><td>  <i>// Can be dot new store.</i></td></tr>
<tr><th id="807">807</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="808">808</th><td>}</td></tr>
<tr><th id="809">809</th><td></td></tr>
<tr><th id="810">810</th><td><i>// Can this MI to promoted to either new value store or new value jump.</i></td></tr>
<tr><th id="811">811</th><td><em>bool</em> <a class="type" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList" title='llvm::HexagonPacketizerList' data-ref="llvm::HexagonPacketizerList">HexagonPacketizerList</a>::<dfn class="decl def" id="_ZN4llvm21HexagonPacketizerList20canPromoteToNewValueERKNS_12MachineInstrEPKNS_5SUnitEjRNS_26MachineInstrBundleIteratorIS1_Lb0EEE" title='llvm::HexagonPacketizerList::canPromoteToNewValue' data-ref="_ZN4llvm21HexagonPacketizerList20canPromoteToNewValueERKNS_12MachineInstrEPKNS_5SUnitEjRNS_26MachineInstrBundleIteratorIS1_Lb0EEE">canPromoteToNewValue</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="210MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="210MI">MI</dfn>,</td></tr>
<tr><th id="812">812</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="211PacketSU" title='PacketSU' data-type='const llvm::SUnit *' data-ref="211PacketSU">PacketSU</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="212DepReg" title='DepReg' data-type='unsigned int' data-ref="212DepReg">DepReg</dfn>,</td></tr>
<tr><th id="813">813</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col3 decl" id="213MII" title='MII' data-type='MachineBasicBlock::iterator &amp;' data-ref="213MII">MII</dfn>) {</td></tr>
<tr><th id="814">814</th><td>  <b>if</b> (!<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo13mayBeNewStoreERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::mayBeNewStore' data-ref="_ZNK4llvm16HexagonInstrInfo13mayBeNewStoreERKNS_12MachineInstrE">mayBeNewStore</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI">MI</a>))</td></tr>
<tr><th id="815">815</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="816">816</th><td></td></tr>
<tr><th id="817">817</th><td>  <i>// Check to see the store can be new value'ed.</i></td></tr>
<tr><th id="818">818</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="214PacketMI" title='PacketMI' data-type='llvm::MachineInstr &amp;' data-ref="214PacketMI">PacketMI</dfn> = *<a class="local col1 ref" href="#211PacketSU" title='PacketSU' data-ref="211PacketSU">PacketSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="819">819</th><td>  <b>if</b> (<a class="member" href="#_ZN4llvm21HexagonPacketizerList25canPromoteToNewValueStoreERKNS_12MachineInstrES3_j" title='llvm::HexagonPacketizerList::canPromoteToNewValueStore' data-ref="_ZN4llvm21HexagonPacketizerList25canPromoteToNewValueStoreERKNS_12MachineInstrES3_j">canPromoteToNewValueStore</a>(<a class="local col0 ref" href="#210MI" title='MI' data-ref="210MI">MI</a>, <a class="local col4 ref" href="#214PacketMI" title='PacketMI' data-ref="214PacketMI">PacketMI</a>, <a class="local col2 ref" href="#212DepReg" title='DepReg' data-ref="212DepReg">DepReg</a>))</td></tr>
<tr><th id="820">820</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="821">821</th><td></td></tr>
<tr><th id="822">822</th><td>  <i>// Check to see the compare/jump can be new value'ed.</i></td></tr>
<tr><th id="823">823</th><td><i>  // This is done as a pass on its own. Don't need to check it here.</i></td></tr>
<tr><th id="824">824</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="825">825</th><td>}</td></tr>
<tr><th id="826">826</th><td></td></tr>
<tr><th id="827">827</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL20isImplicitDependencyRKN4llvm12MachineInstrEbj" title='isImplicitDependency' data-type='bool isImplicitDependency(const llvm::MachineInstr &amp; I, bool CheckDef, unsigned int DepReg)' data-ref="_ZL20isImplicitDependencyRKN4llvm12MachineInstrEbj">isImplicitDependency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="215I" title='I' data-type='const llvm::MachineInstr &amp;' data-ref="215I">I</dfn>, <em>bool</em> <dfn class="local col6 decl" id="216CheckDef" title='CheckDef' data-type='bool' data-ref="216CheckDef">CheckDef</dfn>,</td></tr>
<tr><th id="828">828</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="217DepReg" title='DepReg' data-type='unsigned int' data-ref="217DepReg">DepReg</dfn>) {</td></tr>
<tr><th id="829">829</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col8 decl" id="218MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="218MO">MO</dfn> : <a class="local col5 ref" href="#215I" title='I' data-ref="215I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="830">830</th><td>    <b>if</b> (<a class="local col6 ref" href="#216CheckDef" title='CheckDef' data-ref="216CheckDef">CheckDef</a> &amp;&amp; <a class="local col8 ref" href="#218MO" title='MO' data-ref="218MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9isRegMaskEv" title='llvm::MachineOperand::isRegMask' data-ref="_ZNK4llvm14MachineOperand9isRegMaskEv">isRegMask</a>() &amp;&amp; <a class="local col8 ref" href="#218MO" title='MO' data-ref="218MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand15clobbersPhysRegEj" title='llvm::MachineOperand::clobbersPhysReg' data-ref="_ZNK4llvm14MachineOperand15clobbersPhysRegEj">clobbersPhysReg</a>(<a class="local col7 ref" href="#217DepReg" title='DepReg' data-ref="217DepReg">DepReg</a>))</td></tr>
<tr><th id="831">831</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="832">832</th><td>    <b>if</b> (!<a class="local col8 ref" href="#218MO" title='MO' data-ref="218MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col8 ref" href="#218MO" title='MO' data-ref="218MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() != <a class="local col7 ref" href="#217DepReg" title='DepReg' data-ref="217DepReg">DepReg</a> || !<a class="local col8 ref" href="#218MO" title='MO' data-ref="218MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>())</td></tr>
<tr><th id="833">833</th><td>      <b>continue</b>;</td></tr>
<tr><th id="834">834</th><td>    <b>if</b> (<a class="local col6 ref" href="#216CheckDef" title='CheckDef' data-ref="216CheckDef">CheckDef</a> == <a class="local col8 ref" href="#218MO" title='MO' data-ref="218MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="835">835</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="836">836</th><td>  }</td></tr>
<tr><th id="837">837</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="838">838</th><td>}</td></tr>
<tr><th id="839">839</th><td></td></tr>
<tr><th id="840">840</th><td><i>// Check to see if an instruction can be dot new.</i></td></tr>
<tr><th id="841">841</th><td><em>bool</em> <a class="type" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList" title='llvm::HexagonPacketizerList' data-ref="llvm::HexagonPacketizerList">HexagonPacketizerList</a>::<dfn class="decl def" id="_ZN4llvm21HexagonPacketizerList18canPromoteToDotNewERKNS_12MachineInstrEPKNS_5SUnitEjRNS_26MachineInstrBundleIteratorIS1_Lb0EEEPKNS_19TargetRegisterClassE" title='llvm::HexagonPacketizerList::canPromoteToDotNew' data-ref="_ZN4llvm21HexagonPacketizerList18canPromoteToDotNewERKNS_12MachineInstrEPKNS_5SUnitEjRNS_26MachineInstrBundleIteratorIS1_Lb0EEEPKNS_19TargetRegisterClassE">canPromoteToDotNew</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="219MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="219MI">MI</dfn>,</td></tr>
<tr><th id="842">842</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="220PacketSU" title='PacketSU' data-type='const llvm::SUnit *' data-ref="220PacketSU">PacketSU</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="221DepReg" title='DepReg' data-type='unsigned int' data-ref="221DepReg">DepReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col2 decl" id="222MII" title='MII' data-type='MachineBasicBlock::iterator &amp;' data-ref="222MII">MII</dfn>,</td></tr>
<tr><th id="843">843</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a>* <dfn class="local col3 decl" id="223RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="223RC">RC</dfn>) {</td></tr>
<tr><th id="844">844</th><td>  <i>// Already a dot new instruction.</i></td></tr>
<tr><th id="845">845</th><td>  <b>if</b> (<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo12isDotNewInstERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isDotNewInst' data-ref="_ZNK4llvm16HexagonInstrInfo12isDotNewInstERKNS_12MachineInstrE">isDotNewInst</a>(<a class="local col9 ref" href="#219MI" title='MI' data-ref="219MI">MI</a>) &amp;&amp; !<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo13mayBeNewStoreERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::mayBeNewStore' data-ref="_ZNK4llvm16HexagonInstrInfo13mayBeNewStoreERKNS_12MachineInstrE">mayBeNewStore</a>(<a class="local col9 ref" href="#219MI" title='MI' data-ref="219MI">MI</a>))</td></tr>
<tr><th id="846">846</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="847">847</th><td></td></tr>
<tr><th id="848">848</th><td>  <b>if</b> (!<a class="member" href="#_ZN4llvm21HexagonPacketizerList12isNewifiableERKNS_12MachineInstrEPKNS_19TargetRegisterClassE" title='llvm::HexagonPacketizerList::isNewifiable' data-ref="_ZN4llvm21HexagonPacketizerList12isNewifiableERKNS_12MachineInstrEPKNS_19TargetRegisterClassE">isNewifiable</a>(<a class="local col9 ref" href="#219MI" title='MI' data-ref="219MI">MI</a>, <a class="local col3 ref" href="#223RC" title='RC' data-ref="223RC">RC</a>))</td></tr>
<tr><th id="849">849</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="850">850</th><td></td></tr>
<tr><th id="851">851</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="224PI" title='PI' data-type='const llvm::MachineInstr &amp;' data-ref="224PI">PI</dfn> = *<a class="local col0 ref" href="#220PacketSU" title='PacketSU' data-ref="220PacketSU">PacketSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="852">852</th><td></td></tr>
<tr><th id="853">853</th><td>  <i>// The "new value" cannot come from inline asm.</i></td></tr>
<tr><th id="854">854</th><td>  <b>if</b> (<a class="local col4 ref" href="#224PI" title='PI' data-ref="224PI">PI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>())</td></tr>
<tr><th id="855">855</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="856">856</th><td></td></tr>
<tr><th id="857">857</th><td>  <i>// IMPLICIT_DEFs won't materialize as real instructions, so .new makes no</i></td></tr>
<tr><th id="858">858</th><td><i>  // sense.</i></td></tr>
<tr><th id="859">859</th><td>  <b>if</b> (<a class="local col4 ref" href="#224PI" title='PI' data-ref="224PI">PI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isImplicitDefEv" title='llvm::MachineInstr::isImplicitDef' data-ref="_ZNK4llvm12MachineInstr13isImplicitDefEv">isImplicitDef</a>())</td></tr>
<tr><th id="860">860</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="861">861</th><td></td></tr>
<tr><th id="862">862</th><td>  <i>// If dependency is trough an implicitly defined register, we should not</i></td></tr>
<tr><th id="863">863</th><td><i>  // newify the use.</i></td></tr>
<tr><th id="864">864</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL20isImplicitDependencyRKN4llvm12MachineInstrEbj" title='isImplicitDependency' data-use='c' data-ref="_ZL20isImplicitDependencyRKN4llvm12MachineInstrEbj">isImplicitDependency</a>(<a class="local col4 ref" href="#224PI" title='PI' data-ref="224PI">PI</a>, <b>true</b>, <a class="local col1 ref" href="#221DepReg" title='DepReg' data-ref="221DepReg">DepReg</a>) ||</td></tr>
<tr><th id="865">865</th><td>      <a class="tu ref" href="#_ZL20isImplicitDependencyRKN4llvm12MachineInstrEbj" title='isImplicitDependency' data-use='c' data-ref="_ZL20isImplicitDependencyRKN4llvm12MachineInstrEbj">isImplicitDependency</a>(<a class="local col9 ref" href="#219MI" title='MI' data-ref="219MI">MI</a>, <b>false</b>, <a class="local col1 ref" href="#221DepReg" title='DepReg' data-ref="221DepReg">DepReg</a>))</td></tr>
<tr><th id="866">866</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="867">867</th><td></td></tr>
<tr><th id="868">868</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a>&amp; <dfn class="local col5 decl" id="225MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="225MCID">MCID</dfn> = <a class="local col4 ref" href="#224PI" title='PI' data-ref="224PI">PI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="869">869</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="226VecRC" title='VecRC' data-type='const llvm::TargetRegisterClass *' data-ref="226VecRC">VecRC</dfn> = HII-&gt;<span class='error' title="no member named &apos;getRegClass&apos; in &apos;llvm::HexagonInstrInfo&apos;">getRegClass</span>(MCID, <var>0</var>, HRI, MF);</td></tr>
<tr><th id="870">870</th><td>  <b>if</b> (DisableVecDblNVStores &amp;&amp; VecRC == &amp;Hexagon::<span class='error' title="no member named &apos;HvxWRRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">HvxWRRegClass</span>)</td></tr>
<tr><th id="871">871</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="872">872</th><td></td></tr>
<tr><th id="873">873</th><td>  <i>// predicate .new</i></td></tr>
<tr><th id="874">874</th><td>  <b>if</b> (RC == &amp;Hexagon::<span class='error' title="no member named &apos;PredRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">PredRegsRegClass</span>)</td></tr>
<tr><th id="875">875</th><td>    <b>return</b> <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo21predCanBeUsedAsDotNewERKNS_12MachineInstrEj" title='llvm::HexagonInstrInfo::predCanBeUsedAsDotNew' data-ref="_ZNK4llvm16HexagonInstrInfo21predCanBeUsedAsDotNewERKNS_12MachineInstrEj">predCanBeUsedAsDotNew</a>(<a class="local col4 ref" href="#224PI" title='PI' data-ref="224PI">PI</a>, <a class="local col1 ref" href="#221DepReg" title='DepReg' data-ref="221DepReg">DepReg</a>);</td></tr>
<tr><th id="876">876</th><td></td></tr>
<tr><th id="877">877</th><td>  <b>if</b> (RC != &amp;Hexagon::<span class='error' title="no member named &apos;PredRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">PredRegsRegClass</span> &amp;&amp; !HII-&gt;mayBeNewStore(MI))</td></tr>
<tr><th id="878">878</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="879">879</th><td></td></tr>
<tr><th id="880">880</th><td>  <i>// Create a dot new machine instruction to see if resources can be</i></td></tr>
<tr><th id="881">881</th><td><i>  // allocated. If not, bail out now.</i></td></tr>
<tr><th id="882">882</th><td>  <em>int</em> <dfn class="local col7 decl" id="227NewOpcode" title='NewOpcode' data-type='int' data-ref="227NewOpcode">NewOpcode</dfn> = <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo11getDotNewOpERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getDotNewOp' data-ref="_ZNK4llvm16HexagonInstrInfo11getDotNewOpERKNS_12MachineInstrE">getDotNewOp</a>(<a class="local col9 ref" href="#219MI" title='MI' data-ref="219MI">MI</a>);</td></tr>
<tr><th id="883">883</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col8 decl" id="228D" title='D' data-type='const llvm::MCInstrDesc &amp;' data-ref="228D">D</dfn> = HII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(NewOpcode);</td></tr>
<tr><th id="884">884</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="229NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="229NewMI">NewMI</dfn> = <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::MF" title='llvm::VLIWPacketizerList::MF' data-ref="llvm::VLIWPacketizerList::MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction18CreateMachineInstrERKNS_11MCInstrDescERKNS_8DebugLocEb" title='llvm::MachineFunction::CreateMachineInstr' data-ref="_ZN4llvm15MachineFunction18CreateMachineInstrERKNS_11MCInstrDescERKNS_8DebugLocEb">CreateMachineInstr</a>(<a class="local col8 ref" href="#228D" title='D' data-ref="228D">D</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a><a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev">(</a>));</td></tr>
<tr><th id="885">885</th><td>  <em>bool</em> <dfn class="local col0 decl" id="230ResourcesAvailable" title='ResourcesAvailable' data-type='bool' data-ref="230ResourcesAvailable">ResourcesAvailable</dfn> = <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::ResourceTracker" title='llvm::VLIWPacketizerList::ResourceTracker' data-ref="llvm::VLIWPacketizerList::ResourceTracker">ResourceTracker</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#_ZN4llvm13DFAPacketizer19canReserveResourcesERNS_12MachineInstrE" title='llvm::DFAPacketizer::canReserveResources' data-ref="_ZN4llvm13DFAPacketizer19canReserveResourcesERNS_12MachineInstrE">canReserveResources</a>(<span class='refarg'>*<a class="local col9 ref" href="#229NewMI" title='NewMI' data-ref="229NewMI">NewMI</a></span>);</td></tr>
<tr><th id="886">886</th><td>  <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::MF" title='llvm::VLIWPacketizerList::MF' data-ref="llvm::VLIWPacketizerList::MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction18DeleteMachineInstrEPNS_12MachineInstrE" title='llvm::MachineFunction::DeleteMachineInstr' data-ref="_ZN4llvm15MachineFunction18DeleteMachineInstrEPNS_12MachineInstrE">DeleteMachineInstr</a>(<a class="local col9 ref" href="#229NewMI" title='NewMI' data-ref="229NewMI">NewMI</a>);</td></tr>
<tr><th id="887">887</th><td>  <b>if</b> (!<a class="local col0 ref" href="#230ResourcesAvailable" title='ResourcesAvailable' data-ref="230ResourcesAvailable">ResourcesAvailable</a>)</td></tr>
<tr><th id="888">888</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="889">889</th><td></td></tr>
<tr><th id="890">890</th><td>  <i>// New Value Store only. New Value Jump generated as a separate pass.</i></td></tr>
<tr><th id="891">891</th><td>  <b>if</b> (!<a class="member" href="#_ZN4llvm21HexagonPacketizerList20canPromoteToNewValueERKNS_12MachineInstrEPKNS_5SUnitEjRNS_26MachineInstrBundleIteratorIS1_Lb0EEE" title='llvm::HexagonPacketizerList::canPromoteToNewValue' data-ref="_ZN4llvm21HexagonPacketizerList20canPromoteToNewValueERKNS_12MachineInstrEPKNS_5SUnitEjRNS_26MachineInstrBundleIteratorIS1_Lb0EEE">canPromoteToNewValue</a>(<a class="local col9 ref" href="#219MI" title='MI' data-ref="219MI">MI</a>, <a class="local col0 ref" href="#220PacketSU" title='PacketSU' data-ref="220PacketSU">PacketSU</a>, <a class="local col1 ref" href="#221DepReg" title='DepReg' data-ref="221DepReg">DepReg</a>, <span class='refarg'><a class="local col2 ref" href="#222MII" title='MII' data-ref="222MII">MII</a></span>))</td></tr>
<tr><th id="892">892</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="893">893</th><td></td></tr>
<tr><th id="894">894</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="895">895</th><td>}</td></tr>
<tr><th id="896">896</th><td></td></tr>
<tr><th id="897">897</th><td><i>// Go through the packet instructions and search for an anti dependency between</i></td></tr>
<tr><th id="898">898</th><td><i>// them and DepReg from MI. Consider this case:</i></td></tr>
<tr><th id="899">899</th><td><i>// Trying to add</i></td></tr>
<tr><th id="900">900</th><td><i>// a) %r1 = TFRI_cdNotPt %p3, 2</i></td></tr>
<tr><th id="901">901</th><td><i>// to this packet:</i></td></tr>
<tr><th id="902">902</th><td><i>// {</i></td></tr>
<tr><th id="903">903</th><td><i>//   b) %p0 = C2_or killed %p3, killed %p0</i></td></tr>
<tr><th id="904">904</th><td><i>//   c) %p3 = C2_tfrrp %r23</i></td></tr>
<tr><th id="905">905</th><td><i>//   d) %r1 = C2_cmovenewit %p3, 4</i></td></tr>
<tr><th id="906">906</th><td><i>//  }</i></td></tr>
<tr><th id="907">907</th><td><i>// The P3 from a) and d) will be complements after</i></td></tr>
<tr><th id="908">908</th><td><i>// a)'s P3 is converted to .new form</i></td></tr>
<tr><th id="909">909</th><td><i>// Anti-dep between c) and b) is irrelevant for this case</i></td></tr>
<tr><th id="910">910</th><td><em>bool</em> <a class="type" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList" title='llvm::HexagonPacketizerList' data-ref="llvm::HexagonPacketizerList">HexagonPacketizerList</a>::<dfn class="decl def" id="_ZN4llvm21HexagonPacketizerList27restrictingDepExistInPacketERNS_12MachineInstrEj" title='llvm::HexagonPacketizerList::restrictingDepExistInPacket' data-ref="_ZN4llvm21HexagonPacketizerList27restrictingDepExistInPacketERNS_12MachineInstrEj">restrictingDepExistInPacket</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="231MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="231MI">MI</dfn>,</td></tr>
<tr><th id="911">911</th><td>                                                        <em>unsigned</em> <dfn class="local col2 decl" id="232DepReg" title='DepReg' data-type='unsigned int' data-ref="232DepReg">DepReg</dfn>) {</td></tr>
<tr><th id="912">912</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="233PacketSUDep" title='PacketSUDep' data-type='llvm::SUnit *' data-ref="233PacketSUDep">PacketSUDep</dfn> = <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::MIToSUnit" title='llvm::VLIWPacketizerList::MIToSUnit' data-ref="llvm::VLIWPacketizerList::MIToSUnit">MIToSUnit</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map4findERKT_" title='std::map::find' data-ref="_ZNSt3map4findERKT_">find</a>(&amp;<a class="local col1 ref" href="#231MI" title='MI' data-ref="231MI">MI</a>)<a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorptEv" title='std::_Rb_tree_iterator::operator-&gt;' data-ref="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *const, llvm::SUnit *&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="913">913</th><td></td></tr>
<tr><th id="914">914</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col4 decl" id="234I" title='I' data-type='llvm::MachineInstr *' data-ref="234I">I</dfn> : <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::CurrentPacketMIs" title='llvm::VLIWPacketizerList::CurrentPacketMIs' data-ref="llvm::VLIWPacketizerList::CurrentPacketMIs">CurrentPacketMIs</a>) {</td></tr>
<tr><th id="915">915</th><td>    <i>// We only care for dependencies to predicated instructions</i></td></tr>
<tr><th id="916">916</th><td>    <b>if</b> (!<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPredicated' data-ref="_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(*<a class="local col4 ref" href="#234I" title='I' data-ref="234I">I</a>))</td></tr>
<tr><th id="917">917</th><td>      <b>continue</b>;</td></tr>
<tr><th id="918">918</th><td></td></tr>
<tr><th id="919">919</th><td>    <i>// Scheduling Unit for current insn in the packet</i></td></tr>
<tr><th id="920">920</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="235PacketSU" title='PacketSU' data-type='llvm::SUnit *' data-ref="235PacketSU">PacketSU</dfn> = <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::MIToSUnit" title='llvm::VLIWPacketizerList::MIToSUnit' data-ref="llvm::VLIWPacketizerList::MIToSUnit">MIToSUnit</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map4findERKT_" title='std::map::find' data-ref="_ZNSt3map4findERKT_">find</a>(<a class="local col4 ref" href="#234I" title='I' data-ref="234I">I</a>)<a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorptEv" title='std::_Rb_tree_iterator::operator-&gt;' data-ref="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *const, llvm::SUnit *&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="921">921</th><td></td></tr>
<tr><th id="922">922</th><td>    <i>// Look at dependencies between current members of the packet and</i></td></tr>
<tr><th id="923">923</th><td><i>    // predicate defining instruction MI. Make sure that dependency is</i></td></tr>
<tr><th id="924">924</th><td><i>    // on the exact register we care about.</i></td></tr>
<tr><th id="925">925</th><td>    <b>if</b> (<a class="local col5 ref" href="#235PacketSU" title='PacketSU' data-ref="235PacketSU">PacketSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit6isSuccEPKS0_" title='llvm::SUnit::isSucc' data-ref="_ZNK4llvm5SUnit6isSuccEPKS0_">isSucc</a>(<a class="local col3 ref" href="#233PacketSUDep" title='PacketSUDep' data-ref="233PacketSUDep">PacketSUDep</a>)) {</td></tr>
<tr><th id="926">926</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="236i" title='i' data-type='unsigned int' data-ref="236i">i</dfn> = <var>0</var>; <a class="local col6 ref" href="#236i" title='i' data-ref="236i">i</a> &lt; <a class="local col5 ref" href="#235PacketSU" title='PacketSU' data-ref="235PacketSU">PacketSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); ++<a class="local col6 ref" href="#236i" title='i' data-ref="236i">i</a>) {</td></tr>
<tr><th id="927">927</th><td>        <em>auto</em> &amp;<dfn class="local col7 decl" id="237Dep" title='Dep' data-type='llvm::SDep &amp;' data-ref="237Dep">Dep</dfn> = <a class="local col5 ref" href="#235PacketSU" title='PacketSU' data-ref="235PacketSU">PacketSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#236i" title='i' data-ref="236i">i</a>]</a>;</td></tr>
<tr><th id="928">928</th><td>        <b>if</b> (<a class="local col7 ref" href="#237Dep" title='Dep' data-ref="237Dep">Dep</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>() == <a class="local col3 ref" href="#233PacketSUDep" title='PacketSUDep' data-ref="233PacketSUDep">PacketSUDep</a> &amp;&amp; <a class="local col7 ref" href="#237Dep" title='Dep' data-ref="237Dep">Dep</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() == <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Anti" title='llvm::SDep::Kind::Anti' data-ref="llvm::SDep::Kind::Anti">Anti</a> &amp;&amp;</td></tr>
<tr><th id="929">929</th><td>            <a class="local col7 ref" href="#237Dep" title='Dep' data-ref="237Dep">Dep</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</a>() == <a class="local col2 ref" href="#232DepReg" title='DepReg' data-ref="232DepReg">DepReg</a>)</td></tr>
<tr><th id="930">930</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="931">931</th><td>      }</td></tr>
<tr><th id="932">932</th><td>    }</td></tr>
<tr><th id="933">933</th><td>  }</td></tr>
<tr><th id="934">934</th><td></td></tr>
<tr><th id="935">935</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="936">936</th><td>}</td></tr>
<tr><th id="937">937</th><td></td></tr>
<tr><th id="938">938</th><td><i class="doc" data-doc="_ZL21getPredicatedRegisterRN4llvm12MachineInstrEPKNS_16HexagonInstrInfoE">/// Gets the predicate register of a predicated instruction.</i></td></tr>
<tr><th id="939">939</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL21getPredicatedRegisterRN4llvm12MachineInstrEPKNS_16HexagonInstrInfoE" title='getPredicatedRegister' data-type='unsigned int getPredicatedRegister(llvm::MachineInstr &amp; MI, const llvm::HexagonInstrInfo * QII)' data-ref="_ZL21getPredicatedRegisterRN4llvm12MachineInstrEPKNS_16HexagonInstrInfoE">getPredicatedRegister</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="238MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="238MI">MI</dfn>,</td></tr>
<tr><th id="940">940</th><td>                                      <em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a> *<dfn class="local col9 decl" id="239QII" title='QII' data-type='const llvm::HexagonInstrInfo *' data-ref="239QII">QII</dfn>) {</td></tr>
<tr><th id="941">941</th><td>  <i class="doc">/// We use the following rule: The first predicate register that is a use is</i></td></tr>
<tr><th id="942">942</th><td><i class="doc">  /// the predicate register of a predicated instruction.</i></td></tr>
<tr><th id="943">943</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (QII-&gt;isPredicated(MI) &amp;&amp; &quot;Must be predicated instruction&quot;) ? void (0) : __assert_fail (&quot;QII-&gt;isPredicated(MI) &amp;&amp; \&quot;Must be predicated instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp&quot;, 943, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#239QII" title='QII' data-ref="239QII">QII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPredicated' data-ref="_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(<a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>) &amp;&amp; <q>"Must be predicated instruction"</q>);</td></tr>
<tr><th id="944">944</th><td></td></tr>
<tr><th id="945">945</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col0 decl" id="240Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="240Op">Op</dfn> : <a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="946">946</th><td>    <b>if</b> (Op.isReg() &amp;&amp; Op.getReg() &amp;&amp; Op.isUse() &amp;&amp;</td></tr>
<tr><th id="947">947</th><td>        Hexagon::<span class='error' title="no member named &apos;PredRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">PredRegsRegClass</span>.contains(Op.getReg()))</td></tr>
<tr><th id="948">948</th><td>      <b>return</b> <a class="local col0 ref" href="#240Op" title='Op' data-ref="240Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="949">949</th><td>  }</td></tr>
<tr><th id="950">950</th><td></td></tr>
<tr><th id="951">951</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown instruction operand layout&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp&quot;, 951)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown instruction operand layout"</q>);</td></tr>
<tr><th id="952">952</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="953">953</th><td>}</td></tr>
<tr><th id="954">954</th><td></td></tr>
<tr><th id="955">955</th><td><i>// Given two predicated instructions, this function detects whether</i></td></tr>
<tr><th id="956">956</th><td><i>// the predicates are complements.</i></td></tr>
<tr><th id="957">957</th><td><em>bool</em> <a class="type" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList" title='llvm::HexagonPacketizerList' data-ref="llvm::HexagonPacketizerList">HexagonPacketizerList</a>::<dfn class="decl def" id="_ZN4llvm21HexagonPacketizerList24arePredicatesComplementsERNS_12MachineInstrES2_" title='llvm::HexagonPacketizerList::arePredicatesComplements' data-ref="_ZN4llvm21HexagonPacketizerList24arePredicatesComplementsERNS_12MachineInstrES2_">arePredicatesComplements</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="241MI1" title='MI1' data-type='llvm::MachineInstr &amp;' data-ref="241MI1">MI1</dfn>,</td></tr>
<tr><th id="958">958</th><td>                                                     <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="242MI2" title='MI2' data-type='llvm::MachineInstr &amp;' data-ref="242MI2">MI2</dfn>) {</td></tr>
<tr><th id="959">959</th><td>  <i>// If we don't know the predicate sense of the instructions bail out early, we</i></td></tr>
<tr><th id="960">960</th><td><i>  // need it later.</i></td></tr>
<tr><th id="961">961</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL17getPredicateSenseRKN4llvm12MachineInstrEPKNS_16HexagonInstrInfoE" title='getPredicateSense' data-use='c' data-ref="_ZL17getPredicateSenseRKN4llvm12MachineInstrEPKNS_16HexagonInstrInfoE">getPredicateSense</a>(<a class="local col1 ref" href="#241MI1" title='MI1' data-ref="241MI1">MI1</a>, <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>) == <a class="enum" href="#PredicateKind::PK_Unknown" title='PredicateKind::PK_Unknown' data-ref="PredicateKind::PK_Unknown">PK_Unknown</a> ||</td></tr>
<tr><th id="962">962</th><td>      <a class="tu ref" href="#_ZL17getPredicateSenseRKN4llvm12MachineInstrEPKNS_16HexagonInstrInfoE" title='getPredicateSense' data-use='c' data-ref="_ZL17getPredicateSenseRKN4llvm12MachineInstrEPKNS_16HexagonInstrInfoE">getPredicateSense</a>(<a class="local col2 ref" href="#242MI2" title='MI2' data-ref="242MI2">MI2</a>, <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>) == <a class="enum" href="#PredicateKind::PK_Unknown" title='PredicateKind::PK_Unknown' data-ref="PredicateKind::PK_Unknown">PK_Unknown</a>)</td></tr>
<tr><th id="963">963</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="964">964</th><td></td></tr>
<tr><th id="965">965</th><td>  <i>// Scheduling unit for candidate.</i></td></tr>
<tr><th id="966">966</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="243SU" title='SU' data-type='llvm::SUnit *' data-ref="243SU">SU</dfn> = <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::MIToSUnit" title='llvm::VLIWPacketizerList::MIToSUnit' data-ref="llvm::VLIWPacketizerList::MIToSUnit">MIToSUnit</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixEOT_" title='std::map::operator[]' data-ref="_ZNSt3mapixEOT_">[&amp;<a class="local col1 ref" href="#241MI1" title='MI1' data-ref="241MI1">MI1</a>]</a>;</td></tr>
<tr><th id="967">967</th><td></td></tr>
<tr><th id="968">968</th><td>  <i>// One corner case deals with the following scenario:</i></td></tr>
<tr><th id="969">969</th><td><i>  // Trying to add</i></td></tr>
<tr><th id="970">970</th><td><i>  // a) %r24 = A2_tfrt %p0, %r25</i></td></tr>
<tr><th id="971">971</th><td><i>  // to this packet:</i></td></tr>
<tr><th id="972">972</th><td><i>  // {</i></td></tr>
<tr><th id="973">973</th><td><i>  //   b) %r25 = A2_tfrf %p0, %r24</i></td></tr>
<tr><th id="974">974</th><td><i>  //   c) %p0 = C2_cmpeqi %r26, 1</i></td></tr>
<tr><th id="975">975</th><td><i>  // }</i></td></tr>
<tr><th id="976">976</th><td><i>  //</i></td></tr>
<tr><th id="977">977</th><td><i>  // On general check a) and b) are complements, but presence of c) will</i></td></tr>
<tr><th id="978">978</th><td><i>  // convert a) to .new form, and then it is not a complement.</i></td></tr>
<tr><th id="979">979</th><td><i>  // We attempt to detect it by analyzing existing dependencies in the packet.</i></td></tr>
<tr><th id="980">980</th><td><i></i></td></tr>
<tr><th id="981">981</th><td><i>  // Analyze relationships between all existing members of the packet.</i></td></tr>
<tr><th id="982">982</th><td><i>  // Look for Anti dependecy on the same predicate reg as used in the</i></td></tr>
<tr><th id="983">983</th><td><i>  // candidate.</i></td></tr>
<tr><th id="984">984</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col4 decl" id="244I" title='I' data-type='llvm::MachineInstr *' data-ref="244I">I</dfn> : <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::CurrentPacketMIs" title='llvm::VLIWPacketizerList::CurrentPacketMIs' data-ref="llvm::VLIWPacketizerList::CurrentPacketMIs">CurrentPacketMIs</a>) {</td></tr>
<tr><th id="985">985</th><td>    <i>// Scheduling Unit for current insn in the packet.</i></td></tr>
<tr><th id="986">986</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="245PacketSU" title='PacketSU' data-type='llvm::SUnit *' data-ref="245PacketSU">PacketSU</dfn> = <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::MIToSUnit" title='llvm::VLIWPacketizerList::MIToSUnit' data-ref="llvm::VLIWPacketizerList::MIToSUnit">MIToSUnit</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map4findERKT_" title='std::map::find' data-ref="_ZNSt3map4findERKT_">find</a>(<a class="local col4 ref" href="#244I" title='I' data-ref="244I">I</a>)<a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorptEv" title='std::_Rb_tree_iterator::operator-&gt;' data-ref="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *const, llvm::SUnit *&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="987">987</th><td></td></tr>
<tr><th id="988">988</th><td>    <i>// If this instruction in the packet is succeeded by the candidate...</i></td></tr>
<tr><th id="989">989</th><td>    <b>if</b> (<a class="local col5 ref" href="#245PacketSU" title='PacketSU' data-ref="245PacketSU">PacketSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit6isSuccEPKS0_" title='llvm::SUnit::isSucc' data-ref="_ZNK4llvm5SUnit6isSuccEPKS0_">isSucc</a>(<a class="local col3 ref" href="#243SU" title='SU' data-ref="243SU">SU</a>)) {</td></tr>
<tr><th id="990">990</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="246i" title='i' data-type='unsigned int' data-ref="246i">i</dfn> = <var>0</var>; <a class="local col6 ref" href="#246i" title='i' data-ref="246i">i</a> &lt; <a class="local col5 ref" href="#245PacketSU" title='PacketSU' data-ref="245PacketSU">PacketSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); ++<a class="local col6 ref" href="#246i" title='i' data-ref="246i">i</a>) {</td></tr>
<tr><th id="991">991</th><td>        <em>auto</em> <dfn class="local col7 decl" id="247Dep" title='Dep' data-type='llvm::SDep' data-ref="247Dep">Dep</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#49" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1ERKS0_"></a><a class="local col5 ref" href="#245PacketSU" title='PacketSU' data-ref="245PacketSU">PacketSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#246i" title='i' data-ref="246i">i</a>]</a>;</td></tr>
<tr><th id="992">992</th><td>        <i>// The corner case exist when there is true data dependency between</i></td></tr>
<tr><th id="993">993</th><td><i>        // candidate and one of current packet members, this dep is on</i></td></tr>
<tr><th id="994">994</th><td><i>        // predicate reg, and there already exist anti dep on the same pred in</i></td></tr>
<tr><th id="995">995</th><td><i>        // the packet.</i></td></tr>
<tr><th id="996">996</th><td>        <b>if</b> (Dep.getSUnit() == SU &amp;&amp; Dep.getKind() == SDep::Data &amp;&amp;</td></tr>
<tr><th id="997">997</th><td>            Hexagon::<span class='error' title="no member named &apos;PredRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">PredRegsRegClass</span>.contains(Dep.getReg())) {</td></tr>
<tr><th id="998">998</th><td>          <i>// Here I know that I is predicate setting instruction with true</i></td></tr>
<tr><th id="999">999</th><td><i>          // data dep to candidate on the register we care about - c) in the</i></td></tr>
<tr><th id="1000">1000</th><td><i>          // above example. Now I need to see if there is an anti dependency</i></td></tr>
<tr><th id="1001">1001</th><td><i>          // from c) to any other instruction in the same packet on the pred</i></td></tr>
<tr><th id="1002">1002</th><td><i>          // reg of interest.</i></td></tr>
<tr><th id="1003">1003</th><td>          <b>if</b> (<a class="member" href="#_ZN4llvm21HexagonPacketizerList27restrictingDepExistInPacketERNS_12MachineInstrEj" title='llvm::HexagonPacketizerList::restrictingDepExistInPacket' data-ref="_ZN4llvm21HexagonPacketizerList27restrictingDepExistInPacketERNS_12MachineInstrEj">restrictingDepExistInPacket</a>(<span class='refarg'>*<a class="local col4 ref" href="#244I" title='I' data-ref="244I">I</a></span>, <a class="local col7 ref" href="#247Dep" title='Dep' data-ref="247Dep">Dep</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</a>()))</td></tr>
<tr><th id="1004">1004</th><td>            <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1005">1005</th><td>        }</td></tr>
<tr><th id="1006">1006</th><td>      }</td></tr>
<tr><th id="1007">1007</th><td>    }</td></tr>
<tr><th id="1008">1008</th><td>  }</td></tr>
<tr><th id="1009">1009</th><td></td></tr>
<tr><th id="1010">1010</th><td>  <i>// If the above case does not apply, check regular complement condition.</i></td></tr>
<tr><th id="1011">1011</th><td><i>  // Check that the predicate register is the same and that the predicate</i></td></tr>
<tr><th id="1012">1012</th><td><i>  // sense is different We also need to differentiate .old vs. .new: !p0</i></td></tr>
<tr><th id="1013">1013</th><td><i>  // is not complementary to p0.new.</i></td></tr>
<tr><th id="1014">1014</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="248PReg1" title='PReg1' data-type='unsigned int' data-ref="248PReg1">PReg1</dfn> = <a class="tu ref" href="#_ZL21getPredicatedRegisterRN4llvm12MachineInstrEPKNS_16HexagonInstrInfoE" title='getPredicatedRegister' data-use='c' data-ref="_ZL21getPredicatedRegisterRN4llvm12MachineInstrEPKNS_16HexagonInstrInfoE">getPredicatedRegister</a>(<span class='refarg'><a class="local col1 ref" href="#241MI1" title='MI1' data-ref="241MI1">MI1</a></span>, <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>);</td></tr>
<tr><th id="1015">1015</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="249PReg2" title='PReg2' data-type='unsigned int' data-ref="249PReg2">PReg2</dfn> = <a class="tu ref" href="#_ZL21getPredicatedRegisterRN4llvm12MachineInstrEPKNS_16HexagonInstrInfoE" title='getPredicatedRegister' data-use='c' data-ref="_ZL21getPredicatedRegisterRN4llvm12MachineInstrEPKNS_16HexagonInstrInfoE">getPredicatedRegister</a>(<span class='refarg'><a class="local col2 ref" href="#242MI2" title='MI2' data-ref="242MI2">MI2</a></span>, <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>);</td></tr>
<tr><th id="1016">1016</th><td>  <b>return</b> PReg1 == PReg2 &amp;&amp;</td></tr>
<tr><th id="1017">1017</th><td>         Hexagon::<span class='error' title="no member named &apos;PredRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">PredRegsRegClass</span>.contains(PReg1) &amp;&amp;</td></tr>
<tr><th id="1018">1018</th><td>         Hexagon::<span class='error' title="no member named &apos;PredRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">PredRegsRegClass</span>.contains(PReg2) &amp;&amp;</td></tr>
<tr><th id="1019">1019</th><td>         getPredicateSense(MI1, HII) != getPredicateSense(MI2, HII) &amp;&amp;</td></tr>
<tr><th id="1020">1020</th><td>         HII-&gt;isDotNewInst(MI1) == HII-&gt;isDotNewInst(MI2);</td></tr>
<tr><th id="1021">1021</th><td>}</td></tr>
<tr><th id="1022">1022</th><td></td></tr>
<tr><th id="1023">1023</th><td><i>// Initialize packetizer flags.</i></td></tr>
<tr><th id="1024">1024</th><td><em>void</em> <a class="type" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList" title='llvm::HexagonPacketizerList' data-ref="llvm::HexagonPacketizerList">HexagonPacketizerList</a>::<dfn class="virtual decl def" id="_ZN4llvm21HexagonPacketizerList19initPacketizerStateEv" title='llvm::HexagonPacketizerList::initPacketizerState' data-ref="_ZN4llvm21HexagonPacketizerList19initPacketizerStateEv">initPacketizerState</dfn>() {</td></tr>
<tr><th id="1025">1025</th><td>  <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::Dependence" title='llvm::HexagonPacketizerList::Dependence' data-ref="llvm::HexagonPacketizerList::Dependence">Dependence</a> = <b>false</b>;</td></tr>
<tr><th id="1026">1026</th><td>  <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::PromotedToDotNew" title='llvm::HexagonPacketizerList::PromotedToDotNew' data-ref="llvm::HexagonPacketizerList::PromotedToDotNew">PromotedToDotNew</a> = <b>false</b>;</td></tr>
<tr><th id="1027">1027</th><td>  <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::GlueToNewValueJump" title='llvm::HexagonPacketizerList::GlueToNewValueJump' data-ref="llvm::HexagonPacketizerList::GlueToNewValueJump">GlueToNewValueJump</a> = <b>false</b>;</td></tr>
<tr><th id="1028">1028</th><td>  <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::GlueAllocframeStore" title='llvm::HexagonPacketizerList::GlueAllocframeStore' data-ref="llvm::HexagonPacketizerList::GlueAllocframeStore">GlueAllocframeStore</a> = <b>false</b>;</td></tr>
<tr><th id="1029">1029</th><td>  <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::FoundSequentialDependence" title='llvm::HexagonPacketizerList::FoundSequentialDependence' data-ref="llvm::HexagonPacketizerList::FoundSequentialDependence">FoundSequentialDependence</a> = <b>false</b>;</td></tr>
<tr><th id="1030">1030</th><td>  <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::ChangedOffset" title='llvm::HexagonPacketizerList::ChangedOffset' data-ref="llvm::HexagonPacketizerList::ChangedOffset">ChangedOffset</a> = <a class="macro" href="../../../../../include/stdint.h.html#134" title="(9223372036854775807L)" data-ref="_M/INT64_MAX">INT64_MAX</a>;</td></tr>
<tr><th id="1031">1031</th><td>}</td></tr>
<tr><th id="1032">1032</th><td></td></tr>
<tr><th id="1033">1033</th><td><i>// Ignore bundling of pseudo instructions.</i></td></tr>
<tr><th id="1034">1034</th><td><em>bool</em> <a class="type" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList" title='llvm::HexagonPacketizerList' data-ref="llvm::HexagonPacketizerList">HexagonPacketizerList</a>::<dfn class="virtual decl def" id="_ZN4llvm21HexagonPacketizerList23ignorePseudoInstructionERKNS_12MachineInstrEPKNS_17MachineBasicBlockE" title='llvm::HexagonPacketizerList::ignorePseudoInstruction' data-ref="_ZN4llvm21HexagonPacketizerList23ignorePseudoInstructionERKNS_12MachineInstrEPKNS_17MachineBasicBlockE">ignorePseudoInstruction</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="250MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="250MI">MI</dfn>,</td></tr>
<tr><th id="1035">1035</th><td>                                                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *) {</td></tr>
<tr><th id="1036">1036</th><td>  <b>if</b> (<a class="local col0 ref" href="#250MI" title='MI' data-ref="250MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="1037">1037</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1038">1038</th><td></td></tr>
<tr><th id="1039">1039</th><td>  <b>if</b> (<a class="local col0 ref" href="#250MI" title='MI' data-ref="250MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16isCFIInstructionEv" title='llvm::MachineInstr::isCFIInstruction' data-ref="_ZNK4llvm12MachineInstr16isCFIInstructionEv">isCFIInstruction</a>())</td></tr>
<tr><th id="1040">1040</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1041">1041</th><td></td></tr>
<tr><th id="1042">1042</th><td>  <i>// We must print out inline assembly.</i></td></tr>
<tr><th id="1043">1043</th><td>  <b>if</b> (<a class="local col0 ref" href="#250MI" title='MI' data-ref="250MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>())</td></tr>
<tr><th id="1044">1044</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1045">1045</th><td></td></tr>
<tr><th id="1046">1046</th><td>  <b>if</b> (<a class="local col0 ref" href="#250MI" title='MI' data-ref="250MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isImplicitDefEv" title='llvm::MachineInstr::isImplicitDef' data-ref="_ZNK4llvm12MachineInstr13isImplicitDefEv">isImplicitDef</a>())</td></tr>
<tr><th id="1047">1047</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1048">1048</th><td></td></tr>
<tr><th id="1049">1049</th><td>  <i>// We check if MI has any functional units mapped to it. If it doesn't,</i></td></tr>
<tr><th id="1050">1050</th><td><i>  // we ignore the instruction.</i></td></tr>
<tr><th id="1051">1051</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a>&amp; <dfn class="local col1 decl" id="251TID" title='TID' data-type='const llvm::MCInstrDesc &amp;' data-ref="251TID">TID</dfn> = <a class="local col0 ref" href="#250MI" title='MI' data-ref="250MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="1052">1052</th><td>  <em>auto</em> *<dfn class="local col2 decl" id="252IS" title='IS' data-type='const llvm::InstrStage *' data-ref="252IS">IS</dfn> = <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::ResourceTracker" title='llvm::VLIWPacketizerList::ResourceTracker' data-ref="llvm::VLIWPacketizerList::ResourceTracker">ResourceTracker</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#_ZNK4llvm13DFAPacketizer13getInstrItinsEv" title='llvm::DFAPacketizer::getInstrItins' data-ref="_ZNK4llvm13DFAPacketizer13getInstrItinsEv">getInstrItins</a>()-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData10beginStageEj" title='llvm::InstrItineraryData::beginStage' data-ref="_ZNK4llvm18InstrItineraryData10beginStageEj">beginStage</a>(<a class="local col1 ref" href="#251TID" title='TID' data-ref="251TID">TID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc13getSchedClassEv" title='llvm::MCInstrDesc::getSchedClass' data-ref="_ZNK4llvm11MCInstrDesc13getSchedClassEv">getSchedClass</a>());</td></tr>
<tr><th id="1053">1053</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="253FuncUnits" title='FuncUnits' data-type='unsigned int' data-ref="253FuncUnits">FuncUnits</dfn> = <a class="local col2 ref" href="#252IS" title='IS' data-ref="252IS">IS</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm10InstrStage8getUnitsEv" title='llvm::InstrStage::getUnits' data-ref="_ZNK4llvm10InstrStage8getUnitsEv">getUnits</a>();</td></tr>
<tr><th id="1054">1054</th><td>  <b>return</b> !<a class="local col3 ref" href="#253FuncUnits" title='FuncUnits' data-ref="253FuncUnits">FuncUnits</a>;</td></tr>
<tr><th id="1055">1055</th><td>}</td></tr>
<tr><th id="1056">1056</th><td></td></tr>
<tr><th id="1057">1057</th><td><em>bool</em> <a class="type" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList" title='llvm::HexagonPacketizerList' data-ref="llvm::HexagonPacketizerList">HexagonPacketizerList</a>::<dfn class="virtual decl def" id="_ZN4llvm21HexagonPacketizerList17isSoloInstructionERKNS_12MachineInstrE" title='llvm::HexagonPacketizerList::isSoloInstruction' data-ref="_ZN4llvm21HexagonPacketizerList17isSoloInstructionERKNS_12MachineInstrE">isSoloInstruction</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="254MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="254MI">MI</dfn>) {</td></tr>
<tr><th id="1058">1058</th><td>  <i>// Ensure any bundles created by gather packetize remain seperate.</i></td></tr>
<tr><th id="1059">1059</th><td>  <b>if</b> (<a class="local col4 ref" href="#254MI" title='MI' data-ref="254MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBundleEv" title='llvm::MachineInstr::isBundle' data-ref="_ZNK4llvm12MachineInstr8isBundleEv">isBundle</a>())</td></tr>
<tr><th id="1060">1060</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1061">1061</th><td></td></tr>
<tr><th id="1062">1062</th><td>  <b>if</b> (<a class="local col4 ref" href="#254MI" title='MI' data-ref="254MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9isEHLabelEv" title='llvm::MachineInstr::isEHLabel' data-ref="_ZNK4llvm12MachineInstr9isEHLabelEv">isEHLabel</a>() || <a class="local col4 ref" href="#254MI" title='MI' data-ref="254MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16isCFIInstructionEv" title='llvm::MachineInstr::isCFIInstruction' data-ref="_ZNK4llvm12MachineInstr16isCFIInstructionEv">isCFIInstruction</a>())</td></tr>
<tr><th id="1063">1063</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1064">1064</th><td></td></tr>
<tr><th id="1065">1065</th><td>  <i>// Consider inline asm to not be a solo instruction by default.</i></td></tr>
<tr><th id="1066">1066</th><td><i>  // Inline asm will be put in a packet temporarily, but then it will be</i></td></tr>
<tr><th id="1067">1067</th><td><i>  // removed, and placed outside of the packet (before or after, depending</i></td></tr>
<tr><th id="1068">1068</th><td><i>  // on dependencies).  This is to reduce the impact of inline asm as a</i></td></tr>
<tr><th id="1069">1069</th><td><i>  // "packet splitting" instruction.</i></td></tr>
<tr><th id="1070">1070</th><td>  <b>if</b> (<a class="local col4 ref" href="#254MI" title='MI' data-ref="254MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>() &amp;&amp; !<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="ref" href="#ScheduleInlineAsm" title='ScheduleInlineAsm' data-ref="ScheduleInlineAsm">ScheduleInlineAsm</a>)</td></tr>
<tr><th id="1071">1071</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1072">1072</th><td></td></tr>
<tr><th id="1073">1073</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL14isSchedBarrierRKN4llvm12MachineInstrE" title='isSchedBarrier' data-use='c' data-ref="_ZL14isSchedBarrierRKN4llvm12MachineInstrE">isSchedBarrier</a>(<a class="local col4 ref" href="#254MI" title='MI' data-ref="254MI">MI</a>))</td></tr>
<tr><th id="1074">1074</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1075">1075</th><td></td></tr>
<tr><th id="1076">1076</th><td>  <b>if</b> (<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo6isSoloERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isSolo' data-ref="_ZNK4llvm16HexagonInstrInfo6isSoloERKNS_12MachineInstrE">isSolo</a>(<a class="local col4 ref" href="#254MI" title='MI' data-ref="254MI">MI</a>))</td></tr>
<tr><th id="1077">1077</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1078">1078</th><td></td></tr>
<tr><th id="1079">1079</th><td>  <b>if</b> (MI.getOpcode() == Hexagon::<span class='error' title="no member named &apos;A2_nop&apos; in namespace &apos;llvm::Hexagon&apos;">A2_nop</span>)</td></tr>
<tr><th id="1080">1080</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1081">1081</th><td></td></tr>
<tr><th id="1082">1082</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1083">1083</th><td>}</td></tr>
<tr><th id="1084">1084</th><td></td></tr>
<tr><th id="1085">1085</th><td><i  data-doc="_ZL18cannotCoexistAsymmRKN4llvm12MachineInstrES2_RKNS_16HexagonInstrInfoE">// Quick check if instructions MI and MJ cannot coexist in the same packet.</i></td></tr>
<tr><th id="1086">1086</th><td><i  data-doc="_ZL18cannotCoexistAsymmRKN4llvm12MachineInstrES2_RKNS_16HexagonInstrInfoE">// Limit the tests to be "one-way", e.g.  "if MI-&gt;isBranch and MJ-&gt;isInlineAsm",</i></td></tr>
<tr><th id="1087">1087</th><td><i  data-doc="_ZL18cannotCoexistAsymmRKN4llvm12MachineInstrES2_RKNS_16HexagonInstrInfoE">// but not the symmetric case: "if MJ-&gt;isBranch and MI-&gt;isInlineAsm".</i></td></tr>
<tr><th id="1088">1088</th><td><i  data-doc="_ZL18cannotCoexistAsymmRKN4llvm12MachineInstrES2_RKNS_16HexagonInstrInfoE">// For full test call this function twice:</i></td></tr>
<tr><th id="1089">1089</th><td><i  data-doc="_ZL18cannotCoexistAsymmRKN4llvm12MachineInstrES2_RKNS_16HexagonInstrInfoE">//   cannotCoexistAsymm(MI, MJ) || cannotCoexistAsymm(MJ, MI)</i></td></tr>
<tr><th id="1090">1090</th><td><i  data-doc="_ZL18cannotCoexistAsymmRKN4llvm12MachineInstrES2_RKNS_16HexagonInstrInfoE">// Doing the test only one way saves the amount of code in this function,</i></td></tr>
<tr><th id="1091">1091</th><td><i  data-doc="_ZL18cannotCoexistAsymmRKN4llvm12MachineInstrES2_RKNS_16HexagonInstrInfoE">// since every test would need to be repeated with the MI and MJ reversed.</i></td></tr>
<tr><th id="1092">1092</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL18cannotCoexistAsymmRKN4llvm12MachineInstrES2_RKNS_16HexagonInstrInfoE" title='cannotCoexistAsymm' data-type='bool cannotCoexistAsymm(const llvm::MachineInstr &amp; MI, const llvm::MachineInstr &amp; MJ, const llvm::HexagonInstrInfo &amp; HII)' data-ref="_ZL18cannotCoexistAsymmRKN4llvm12MachineInstrES2_RKNS_16HexagonInstrInfoE">cannotCoexistAsymm</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="255MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="255MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="256MJ" title='MJ' data-type='const llvm::MachineInstr &amp;' data-ref="256MJ">MJ</dfn>,</td></tr>
<tr><th id="1093">1093</th><td>      <em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a> &amp;<dfn class="local col7 decl" id="257HII" title='HII' data-type='const llvm::HexagonInstrInfo &amp;' data-ref="257HII">HII</dfn>) {</td></tr>
<tr><th id="1094">1094</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col8 decl" id="258MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="258MF">MF</dfn> = <a class="local col5 ref" href="#255MI" title='MI' data-ref="255MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1095">1095</th><td>  <b>if</b> (<a class="local col8 ref" href="#258MF" title='MF' data-ref="258MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>&gt;().<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget13hasV60OpsOnlyEv" title='llvm::HexagonSubtarget::hasV60OpsOnly' data-ref="_ZNK4llvm16HexagonSubtarget13hasV60OpsOnlyEv">hasV60OpsOnly</a>() &amp;&amp;</td></tr>
<tr><th id="1096">1096</th><td>      <a class="local col7 ref" href="#257HII" title='HII' data-ref="257HII">HII</a>.<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo21isHVXMemWithAIndirectERKNS_12MachineInstrES3_" title='llvm::HexagonInstrInfo::isHVXMemWithAIndirect' data-ref="_ZNK4llvm16HexagonInstrInfo21isHVXMemWithAIndirectERKNS_12MachineInstrES3_">isHVXMemWithAIndirect</a>(<a class="local col5 ref" href="#255MI" title='MI' data-ref="255MI">MI</a>, <a class="local col6 ref" href="#256MJ" title='MJ' data-ref="256MJ">MJ</a>))</td></tr>
<tr><th id="1097">1097</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1098">1098</th><td></td></tr>
<tr><th id="1099">1099</th><td>  <i>// An inline asm cannot be together with a branch, because we may not be</i></td></tr>
<tr><th id="1100">1100</th><td><i>  // able to remove the asm out after packetizing (i.e. if the asm must be</i></td></tr>
<tr><th id="1101">1101</th><td><i>  // moved past the bundle).  Similarly, two asms cannot be together to avoid</i></td></tr>
<tr><th id="1102">1102</th><td><i>  // complications when determining their relative order outside of a bundle.</i></td></tr>
<tr><th id="1103">1103</th><td>  <b>if</b> (<a class="local col5 ref" href="#255MI" title='MI' data-ref="255MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>())</td></tr>
<tr><th id="1104">1104</th><td>    <b>return</b> <a class="local col6 ref" href="#256MJ" title='MJ' data-ref="256MJ">MJ</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>() || <a class="local col6 ref" href="#256MJ" title='MJ' data-ref="256MJ">MJ</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>() || <a class="local col6 ref" href="#256MJ" title='MJ' data-ref="256MJ">MJ</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9isBarrierENS0_9QueryTypeE" title='llvm::MachineInstr::isBarrier' data-ref="_ZNK4llvm12MachineInstr9isBarrierENS0_9QueryTypeE">isBarrier</a>() ||</td></tr>
<tr><th id="1105">1105</th><td>           <a class="local col6 ref" href="#256MJ" title='MJ' data-ref="256MJ">MJ</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>() || <a class="local col6 ref" href="#256MJ" title='MJ' data-ref="256MJ">MJ</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>();</td></tr>
<tr><th id="1106">1106</th><td></td></tr>
<tr><th id="1107">1107</th><td>  <i>// New-value stores cannot coexist with any other stores.</i></td></tr>
<tr><th id="1108">1108</th><td>  <b>if</b> (<a class="local col7 ref" href="#257HII" title='HII' data-ref="257HII">HII</a>.<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo15isNewValueStoreERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isNewValueStore' data-ref="_ZNK4llvm16HexagonInstrInfo15isNewValueStoreERKNS_12MachineInstrE">isNewValueStore</a>(<a class="local col5 ref" href="#255MI" title='MI' data-ref="255MI">MI</a>) &amp;&amp; <a class="local col6 ref" href="#256MJ" title='MJ' data-ref="256MJ">MJ</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>())</td></tr>
<tr><th id="1109">1109</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1110">1110</th><td></td></tr>
<tr><th id="1111">1111</th><td>  <b>switch</b> (<a class="local col5 ref" href="#255MI" title='MI' data-ref="255MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1112">1112</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storew_locked&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storew_locked</span>:</td></tr>
<tr><th id="1113">1113</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;S4_stored_locked&apos; in namespace &apos;llvm::Hexagon&apos;">S4_stored_locked</span>:</td></tr>
<tr><th id="1114">1114</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L2_loadw_locked&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadw_locked</span>:</td></tr>
<tr><th id="1115">1115</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;L4_loadd_locked&apos; in namespace &apos;llvm::Hexagon&apos;">L4_loadd_locked</span>:</td></tr>
<tr><th id="1116">1116</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;Y2_dccleana&apos; in namespace &apos;llvm::Hexagon&apos;">Y2_dccleana</span>:</td></tr>
<tr><th id="1117">1117</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;Y2_dccleaninva&apos; in namespace &apos;llvm::Hexagon&apos;">Y2_dccleaninva</span>:</td></tr>
<tr><th id="1118">1118</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;Y2_dcinva&apos; in namespace &apos;llvm::Hexagon&apos;">Y2_dcinva</span>:</td></tr>
<tr><th id="1119">1119</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;Y2_dczeroa&apos; in namespace &apos;llvm::Hexagon&apos;">Y2_dczeroa</span>:</td></tr>
<tr><th id="1120">1120</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;Y4_l2fetch&apos; in namespace &apos;llvm::Hexagon&apos;">Y4_l2fetch</span>:</td></tr>
<tr><th id="1121">1121</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;Y5_l2fetch&apos; in namespace &apos;llvm::Hexagon&apos;">Y5_l2fetch</span>: {</td></tr>
<tr><th id="1122">1122</th><td>    <i>// These instructions can only be grouped with ALU32 or non-floating-point</i></td></tr>
<tr><th id="1123">1123</th><td><i>    // XTYPE instructions.  Since there is no convenient way of identifying fp</i></td></tr>
<tr><th id="1124">1124</th><td><i>    // XTYPE instructions, only allow grouping with ALU32 for now.</i></td></tr>
<tr><th id="1125">1125</th><td>    <em>unsigned</em> TJ = HII.getType(MJ);</td></tr>
<tr><th id="1126">1126</th><td>    <b>if</b> (TJ != HexagonII::TypeALU32_2op &amp;&amp;</td></tr>
<tr><th id="1127">1127</th><td>        TJ != HexagonII::TypeALU32_3op &amp;&amp;</td></tr>
<tr><th id="1128">1128</th><td>        TJ != HexagonII::TypeALU32_ADDI)</td></tr>
<tr><th id="1129">1129</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1130">1130</th><td>    <b>break</b>;</td></tr>
<tr><th id="1131">1131</th><td>  }</td></tr>
<tr><th id="1132">1132</th><td>  <b>default</b>:</td></tr>
<tr><th id="1133">1133</th><td>    <b>break</b>;</td></tr>
<tr><th id="1134">1134</th><td>  }</td></tr>
<tr><th id="1135">1135</th><td></td></tr>
<tr><th id="1136">1136</th><td>  <i>// "False" really means that the quick check failed to determine if</i></td></tr>
<tr><th id="1137">1137</th><td><i>  // I and J cannot coexist.</i></td></tr>
<tr><th id="1138">1138</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1139">1139</th><td>}</td></tr>
<tr><th id="1140">1140</th><td></td></tr>
<tr><th id="1141">1141</th><td><i>// Full, symmetric check.</i></td></tr>
<tr><th id="1142">1142</th><td><em>bool</em> <a class="type" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList" title='llvm::HexagonPacketizerList' data-ref="llvm::HexagonPacketizerList">HexagonPacketizerList</a>::<dfn class="decl def" id="_ZN4llvm21HexagonPacketizerList13cannotCoexistERKNS_12MachineInstrES3_" title='llvm::HexagonPacketizerList::cannotCoexist' data-ref="_ZN4llvm21HexagonPacketizerList13cannotCoexistERKNS_12MachineInstrES3_">cannotCoexist</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="259MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="259MI">MI</dfn>,</td></tr>
<tr><th id="1143">1143</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="260MJ" title='MJ' data-type='const llvm::MachineInstr &amp;' data-ref="260MJ">MJ</dfn>) {</td></tr>
<tr><th id="1144">1144</th><td>  <b>return</b> <a class="tu ref" href="#_ZL18cannotCoexistAsymmRKN4llvm12MachineInstrES2_RKNS_16HexagonInstrInfoE" title='cannotCoexistAsymm' data-use='c' data-ref="_ZL18cannotCoexistAsymmRKN4llvm12MachineInstrES2_RKNS_16HexagonInstrInfoE">cannotCoexistAsymm</a>(<a class="local col9 ref" href="#259MI" title='MI' data-ref="259MI">MI</a>, <a class="local col0 ref" href="#260MJ" title='MJ' data-ref="260MJ">MJ</a>, *<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>) || <a class="tu ref" href="#_ZL18cannotCoexistAsymmRKN4llvm12MachineInstrES2_RKNS_16HexagonInstrInfoE" title='cannotCoexistAsymm' data-use='c' data-ref="_ZL18cannotCoexistAsymmRKN4llvm12MachineInstrES2_RKNS_16HexagonInstrInfoE">cannotCoexistAsymm</a>(<a class="local col0 ref" href="#260MJ" title='MJ' data-ref="260MJ">MJ</a>, <a class="local col9 ref" href="#259MI" title='MI' data-ref="259MI">MI</a>, *<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>);</td></tr>
<tr><th id="1145">1145</th><td>}</td></tr>
<tr><th id="1146">1146</th><td></td></tr>
<tr><th id="1147">1147</th><td><em>void</em> <a class="type" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList" title='llvm::HexagonPacketizerList' data-ref="llvm::HexagonPacketizerList">HexagonPacketizerList</a>::<dfn class="decl def" id="_ZN4llvm21HexagonPacketizerList21unpacketizeSoloInstrsERNS_15MachineFunctionE" title='llvm::HexagonPacketizerList::unpacketizeSoloInstrs' data-ref="_ZN4llvm21HexagonPacketizerList21unpacketizeSoloInstrsERNS_15MachineFunctionE">unpacketizeSoloInstrs</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="261MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="261MF">MF</dfn>) {</td></tr>
<tr><th id="1148">1148</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col2 decl" id="262B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="262B">B</dfn> : <a class="local col1 ref" href="#261MF" title='MF' data-ref="261MF">MF</a>) {</td></tr>
<tr><th id="1149">1149</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col3 decl" id="263BundleIt" title='BundleIt' data-type='MachineBasicBlock::iterator' data-ref="263BundleIt">BundleIt</dfn>;</td></tr>
<tr><th id="1150">1150</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::instr_iterator" title='llvm::MachineBasicBlock::instr_iterator' data-type='Instructions::iterator' data-ref="llvm::MachineBasicBlock::instr_iterator">instr_iterator</a> <a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1Ev" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1Ev"></a><dfn class="local col4 decl" id="264NextI" title='NextI' data-type='MachineBasicBlock::instr_iterator' data-ref="264NextI">NextI</dfn>;</td></tr>
<tr><th id="1151">1151</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col5 decl" id="265I" title='I' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="265I">I</dfn> = <a class="local col2 ref" href="#262B" title='B' data-ref="262B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11instr_beginEv" title='llvm::MachineBasicBlock::instr_begin' data-ref="_ZN4llvm17MachineBasicBlock11instr_beginEv">instr_begin</a>(), <dfn class="local col6 decl" id="266E" title='E' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="266E">E</dfn> = <a class="local col2 ref" href="#262B" title='B' data-ref="262B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>(); <a class="local col5 ref" href="#265I" title='I' data-ref="265I">I</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col6 ref" href="#266E" title='E' data-ref="266E">E</a>; <a class="local col5 ref" href="#265I" title='I' data-ref="265I">I</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::operator=' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEaSERKS5_">=</a> <a class="local col4 ref" href="#264NextI" title='NextI' data-ref="264NextI">NextI</a>) {</td></tr>
<tr><th id="1152">1152</th><td>      <a class="local col4 ref" href="#264NextI" title='NextI' data-ref="264NextI">NextI</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::operator=' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEaSEOS5_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="local col5 ref" href="#265I" title='I' data-ref="265I">I</a>);</td></tr>
<tr><th id="1153">1153</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="267MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="267MI">MI</dfn> = <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col5 ref" href="#265I" title='I' data-ref="265I">I</a>;</td></tr>
<tr><th id="1154">1154</th><td>      <b>if</b> (<a class="local col7 ref" href="#267MI" title='MI' data-ref="267MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBundleEv" title='llvm::MachineInstr::isBundle' data-ref="_ZNK4llvm12MachineInstr8isBundleEv">isBundle</a>())</td></tr>
<tr><th id="1155">1155</th><td>        <a class="local col3 ref" href="#263BundleIt" title='BundleIt' data-ref="263BundleIt">BundleIt</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col5 ref" href="#265I" title='I' data-ref="265I">I</a>;</td></tr>
<tr><th id="1156">1156</th><td>      <b>if</b> (!<a class="local col7 ref" href="#267MI" title='MI' data-ref="267MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14isInsideBundleEv" title='llvm::MachineInstr::isInsideBundle' data-ref="_ZNK4llvm12MachineInstr14isInsideBundleEv">isInsideBundle</a>())</td></tr>
<tr><th id="1157">1157</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1158">1158</th><td></td></tr>
<tr><th id="1159">1159</th><td>      <i>// Decide on where to insert the instruction that we are pulling out.</i></td></tr>
<tr><th id="1160">1160</th><td><i>      // Debug instructions always go before the bundle, but the placement of</i></td></tr>
<tr><th id="1161">1161</th><td><i>      // INLINE_ASM depends on potential dependencies.  By default, try to</i></td></tr>
<tr><th id="1162">1162</th><td><i>      // put it before the bundle, but if the asm writes to a register that</i></td></tr>
<tr><th id="1163">1163</th><td><i>      // other instructions in the bundle read, then we need to place it</i></td></tr>
<tr><th id="1164">1164</th><td><i>      // after the bundle (to preserve the bundle semantics).</i></td></tr>
<tr><th id="1165">1165</th><td>      <em>bool</em> <dfn class="local col8 decl" id="268InsertBeforeBundle" title='InsertBeforeBundle' data-type='bool' data-ref="268InsertBeforeBundle">InsertBeforeBundle</dfn>;</td></tr>
<tr><th id="1166">1166</th><td>      <b>if</b> (<a class="local col7 ref" href="#267MI" title='MI' data-ref="267MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>())</td></tr>
<tr><th id="1167">1167</th><td>        InsertBeforeBundle = !<span class='error' title="no matching function for call to &apos;hasWriteToReadDep&apos;">hasWriteToReadDep</span>(MI, *BundleIt, HRI);</td></tr>
<tr><th id="1168">1168</th><td>      <b>else</b> <b>if</b> (<a class="local col7 ref" href="#267MI" title='MI' data-ref="267MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugValueEv" title='llvm::MachineInstr::isDebugValue' data-ref="_ZNK4llvm12MachineInstr12isDebugValueEv">isDebugValue</a>())</td></tr>
<tr><th id="1169">1169</th><td>        <a class="local col8 ref" href="#268InsertBeforeBundle" title='InsertBeforeBundle' data-ref="268InsertBeforeBundle">InsertBeforeBundle</a> = <b>true</b>;</td></tr>
<tr><th id="1170">1170</th><td>      <b>else</b></td></tr>
<tr><th id="1171">1171</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1172">1172</th><td></td></tr>
<tr><th id="1173">1173</th><td>      <a class="local col3 ref" href="#263BundleIt" title='BundleIt' data-ref="263BundleIt">BundleIt</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="tu ref" href="#_ZL12moveInstrOutRN4llvm12MachineInstrENS_26MachineInstrBundleIteratorIS0_Lb0EEEb" title='moveInstrOut' data-use='c' data-ref="_ZL12moveInstrOutRN4llvm12MachineInstrENS_26MachineInstrBundleIteratorIS0_Lb0EEEb">moveInstrOut</a>(<span class='refarg'><a class="local col7 ref" href="#267MI" title='MI' data-ref="267MI">MI</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#263BundleIt" title='BundleIt' data-ref="263BundleIt">BundleIt</a>, <a class="local col8 ref" href="#268InsertBeforeBundle" title='InsertBeforeBundle' data-ref="268InsertBeforeBundle">InsertBeforeBundle</a>);</td></tr>
<tr><th id="1174">1174</th><td>    }</td></tr>
<tr><th id="1175">1175</th><td>  }</td></tr>
<tr><th id="1176">1176</th><td>}</td></tr>
<tr><th id="1177">1177</th><td></td></tr>
<tr><th id="1178">1178</th><td><i  data-doc="_ZL13isSystemInstrRKN4llvm12MachineInstrE">// Check if a given instruction is of class "system".</i></td></tr>
<tr><th id="1179">1179</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL13isSystemInstrRKN4llvm12MachineInstrE" title='isSystemInstr' data-type='bool isSystemInstr(const llvm::MachineInstr &amp; MI)' data-ref="_ZL13isSystemInstrRKN4llvm12MachineInstrE">isSystemInstr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="269MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="269MI">MI</dfn>) {</td></tr>
<tr><th id="1180">1180</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="270Opc" title='Opc' data-type='unsigned int' data-ref="270Opc">Opc</dfn> = <a class="local col9 ref" href="#269MI" title='MI' data-ref="269MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1181">1181</th><td>  <b>switch</b> (<a class="local col0 ref" href="#270Opc" title='Opc' data-ref="270Opc">Opc</a>) {</td></tr>
<tr><th id="1182">1182</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;Y2_barrier&apos; in namespace &apos;llvm::Hexagon&apos;">Y2_barrier</span>:</td></tr>
<tr><th id="1183">1183</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;Y2_dcfetchbo&apos; in namespace &apos;llvm::Hexagon&apos;">Y2_dcfetchbo</span>:</td></tr>
<tr><th id="1184">1184</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;Y4_l2fetch&apos; in namespace &apos;llvm::Hexagon&apos;">Y4_l2fetch</span>:</td></tr>
<tr><th id="1185">1185</th><td>    <b>case</b> Hexagon::<span class='error' title="no member named &apos;Y5_l2fetch&apos; in namespace &apos;llvm::Hexagon&apos;">Y5_l2fetch</span>:</td></tr>
<tr><th id="1186">1186</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1187">1187</th><td>  }</td></tr>
<tr><th id="1188">1188</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1189">1189</th><td>}</td></tr>
<tr><th id="1190">1190</th><td></td></tr>
<tr><th id="1191">1191</th><td><em>bool</em> <a class="type" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList" title='llvm::HexagonPacketizerList' data-ref="llvm::HexagonPacketizerList">HexagonPacketizerList</a>::<dfn class="decl def" id="_ZN4llvm21HexagonPacketizerList17hasDeadDependenceERKNS_12MachineInstrES3_" title='llvm::HexagonPacketizerList::hasDeadDependence' data-ref="_ZN4llvm21HexagonPacketizerList17hasDeadDependenceERKNS_12MachineInstrES3_">hasDeadDependence</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="271I" title='I' data-type='const llvm::MachineInstr &amp;' data-ref="271I">I</dfn>,</td></tr>
<tr><th id="1192">1192</th><td>                                              <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="272J" title='J' data-type='const llvm::MachineInstr &amp;' data-ref="272J">J</dfn>) {</td></tr>
<tr><th id="1193">1193</th><td>  <i>// The dependence graph may not include edges between dead definitions,</i></td></tr>
<tr><th id="1194">1194</th><td><i>  // so without extra checks, we could end up packetizing two instruction</i></td></tr>
<tr><th id="1195">1195</th><td><i>  // defining the same (dead) register.</i></td></tr>
<tr><th id="1196">1196</th><td>  <b>if</b> (<a class="local col1 ref" href="#271I" title='I' data-ref="271I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>() || <a class="local col2 ref" href="#272J" title='J' data-ref="272J">J</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>())</td></tr>
<tr><th id="1197">1197</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1198">1198</th><td>  <b>if</b> (<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPredicated' data-ref="_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(<a class="local col1 ref" href="#271I" title='I' data-ref="271I">I</a>) || <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPredicated' data-ref="_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(<a class="local col2 ref" href="#272J" title='J' data-ref="272J">J</a>))</td></tr>
<tr><th id="1199">1199</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1200">1200</th><td></td></tr>
<tr><th id="1201">1201</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="decl" id="_ZN4llvm8DeadDefsEi" title='llvm::DeadDefs' data-ref="_ZN4llvm8DeadDefsEi">DeadDefs</dfn>(Hexagon::<span class='error' title="no type named &apos;NUM_TARGET_REGS&apos; in namespace &apos;llvm::Hexagon&apos;">NUM_TARGET_REGS</span>);</td></tr>
<tr><th id="1202">1202</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col3 decl" id="273MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="273MO">MO</dfn> : <a class="local col1 ref" href="#271I" title='I' data-ref="271I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="1203">1203</th><td>    <b>if</b> (!<a class="local col3 ref" href="#273MO" title='MO' data-ref="273MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col3 ref" href="#273MO" title='MO' data-ref="273MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() || !<a class="local col3 ref" href="#273MO" title='MO' data-ref="273MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>())</td></tr>
<tr><th id="1204">1204</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1205">1205</th><td>    DeadDefs[MO.getReg()] = <b>true</b>;</td></tr>
<tr><th id="1206">1206</th><td>  }</td></tr>
<tr><th id="1207">1207</th><td></td></tr>
<tr><th id="1208">1208</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col4 decl" id="274MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="274MO">MO</dfn> : <a class="local col2 ref" href="#272J" title='J' data-ref="272J">J</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="1209">1209</th><td>    <b>if</b> (!<a class="local col4 ref" href="#274MO" title='MO' data-ref="274MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col4 ref" href="#274MO" title='MO' data-ref="274MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() || !<a class="local col4 ref" href="#274MO" title='MO' data-ref="274MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>())</td></tr>
<tr><th id="1210">1210</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1211">1211</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="275R" title='R' data-type='unsigned int' data-ref="275R">R</dfn> = <a class="local col4 ref" href="#274MO" title='MO' data-ref="274MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1212">1212</th><td>    <b>if</b> (R != Hexagon::<span class='error' title="no member named &apos;USR_OVF&apos; in namespace &apos;llvm::Hexagon&apos;">USR_OVF</span> &amp;&amp; DeadDefs[R])</td></tr>
<tr><th id="1213">1213</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1214">1214</th><td>  }</td></tr>
<tr><th id="1215">1215</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1216">1216</th><td>}</td></tr>
<tr><th id="1217">1217</th><td></td></tr>
<tr><th id="1218">1218</th><td><em>bool</em> <a class="type" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList" title='llvm::HexagonPacketizerList' data-ref="llvm::HexagonPacketizerList">HexagonPacketizerList</a>::<dfn class="decl def" id="_ZN4llvm21HexagonPacketizerList20hasControlDependenceERKNS_12MachineInstrES3_" title='llvm::HexagonPacketizerList::hasControlDependence' data-ref="_ZN4llvm21HexagonPacketizerList20hasControlDependenceERKNS_12MachineInstrES3_">hasControlDependence</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="276I" title='I' data-type='const llvm::MachineInstr &amp;' data-ref="276I">I</dfn>,</td></tr>
<tr><th id="1219">1219</th><td>                                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="277J" title='J' data-type='const llvm::MachineInstr &amp;' data-ref="277J">J</dfn>) {</td></tr>
<tr><th id="1220">1220</th><td>  <i>// A save callee-save register function call can only be in a packet</i></td></tr>
<tr><th id="1221">1221</th><td><i>  // with instructions that don't write to the callee-save registers.</i></td></tr>
<tr><th id="1222">1222</th><td>  <b>if</b> ((HII-&gt;isSaveCalleeSavedRegsCall(I) &amp;&amp;</td></tr>
<tr><th id="1223">1223</th><td>       <span class='error' title="no matching function for call to &apos;doesModifyCalleeSavedReg&apos;">doesModifyCalleeSavedReg</span>(J, HRI)) ||</td></tr>
<tr><th id="1224">1224</th><td>      (HII-&gt;isSaveCalleeSavedRegsCall(J) &amp;&amp;</td></tr>
<tr><th id="1225">1225</th><td>       <span class='error' title="no matching function for call to &apos;doesModifyCalleeSavedReg&apos;">doesModifyCalleeSavedReg</span>(I, HRI)))</td></tr>
<tr><th id="1226">1226</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1227">1227</th><td></td></tr>
<tr><th id="1228">1228</th><td>  <i>// Two control flow instructions cannot go in the same packet.</i></td></tr>
<tr><th id="1229">1229</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL13isControlFlowRKN4llvm12MachineInstrE" title='isControlFlow' data-use='c' data-ref="_ZL13isControlFlowRKN4llvm12MachineInstrE">isControlFlow</a>(<a class="local col6 ref" href="#276I" title='I' data-ref="276I">I</a>) &amp;&amp; <a class="tu ref" href="#_ZL13isControlFlowRKN4llvm12MachineInstrE" title='isControlFlow' data-use='c' data-ref="_ZL13isControlFlowRKN4llvm12MachineInstrE">isControlFlow</a>(<a class="local col7 ref" href="#277J" title='J' data-ref="277J">J</a>))</td></tr>
<tr><th id="1230">1230</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1231">1231</th><td></td></tr>
<tr><th id="1232">1232</th><td>  <i>// \ref-manual (7.3.4) A loop setup packet in loopN or spNloop0 cannot</i></td></tr>
<tr><th id="1233">1233</th><td><i>  // contain a speculative indirect jump,</i></td></tr>
<tr><th id="1234">1234</th><td><i>  // a new-value compare jump or a dealloc_return.</i></td></tr>
<tr><th id="1235">1235</th><td>  <em>auto</em> <dfn class="local col8 decl" id="278isBadForLoopN" title='isBadForLoopN' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp:1235:24)' data-ref="278isBadForLoopN">isBadForLoopN</dfn> = [<b>this</b>] (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="279MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="279MI">MI</dfn>) -&gt; <em>bool</em> {</td></tr>
<tr><th id="1236">1236</th><td>    <b>if</b> (<a class="local col9 ref" href="#279MI" title='MI' data-ref="279MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>() || <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo12isDeallocRetERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isDeallocRet' data-ref="_ZNK4llvm16HexagonInstrInfo12isDeallocRetERKNS_12MachineInstrE">isDeallocRet</a>(<a class="local col9 ref" href="#279MI" title='MI' data-ref="279MI">MI</a>) || <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo14isNewValueJumpERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isNewValueJump' data-ref="_ZNK4llvm16HexagonInstrInfo14isNewValueJumpERKNS_12MachineInstrE">isNewValueJump</a>(<a class="local col9 ref" href="#279MI" title='MI' data-ref="279MI">MI</a>))</td></tr>
<tr><th id="1237">1237</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1238">1238</th><td>    <b>if</b> (<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPredicated' data-ref="_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(<a class="local col9 ref" href="#279MI" title='MI' data-ref="279MI">MI</a>) &amp;&amp; <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo15isPredicatedNewERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPredicatedNew' data-ref="_ZNK4llvm16HexagonInstrInfo15isPredicatedNewERKNS_12MachineInstrE">isPredicatedNew</a>(<a class="local col9 ref" href="#279MI" title='MI' data-ref="279MI">MI</a>) &amp;&amp; <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo7isJumpRERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isJumpR' data-ref="_ZNK4llvm16HexagonInstrInfo7isJumpRERKNS_12MachineInstrE">isJumpR</a>(<a class="local col9 ref" href="#279MI" title='MI' data-ref="279MI">MI</a>))</td></tr>
<tr><th id="1239">1239</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1240">1240</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1241">1241</th><td>  };</td></tr>
<tr><th id="1242">1242</th><td></td></tr>
<tr><th id="1243">1243</th><td>  <b>if</b> (<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo7isLoopNERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isLoopN' data-ref="_ZNK4llvm16HexagonInstrInfo7isLoopNERKNS_12MachineInstrE">isLoopN</a>(<a class="local col6 ref" href="#276I" title='I' data-ref="276I">I</a>) &amp;&amp; <a class="local col8 ref" href="#278isBadForLoopN" title='isBadForLoopN' data-ref="278isBadForLoopN">isBadForLoopN</a>(<a class="local col7 ref" href="#277J" title='J' data-ref="277J">J</a>))</td></tr>
<tr><th id="1244">1244</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1245">1245</th><td>  <b>if</b> (<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo7isLoopNERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isLoopN' data-ref="_ZNK4llvm16HexagonInstrInfo7isLoopNERKNS_12MachineInstrE">isLoopN</a>(<a class="local col7 ref" href="#277J" title='J' data-ref="277J">J</a>) &amp;&amp; <a class="local col8 ref" href="#278isBadForLoopN" title='isBadForLoopN' data-ref="278isBadForLoopN">isBadForLoopN</a>(<a class="local col6 ref" href="#276I" title='I' data-ref="276I">I</a>))</td></tr>
<tr><th id="1246">1246</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1247">1247</th><td></td></tr>
<tr><th id="1248">1248</th><td>  <i>// dealloc_return cannot appear in the same packet as a conditional or</i></td></tr>
<tr><th id="1249">1249</th><td><i>  // unconditional jump.</i></td></tr>
<tr><th id="1250">1250</th><td>  <b>return</b> <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo12isDeallocRetERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isDeallocRet' data-ref="_ZNK4llvm16HexagonInstrInfo12isDeallocRetERKNS_12MachineInstrE">isDeallocRet</a>(<a class="local col6 ref" href="#276I" title='I' data-ref="276I">I</a>) &amp;&amp;</td></tr>
<tr><th id="1251">1251</th><td>         (<a class="local col7 ref" href="#277J" title='J' data-ref="277J">J</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>() || <a class="local col7 ref" href="#277J" title='J' data-ref="277J">J</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>() || <a class="local col7 ref" href="#277J" title='J' data-ref="277J">J</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9isBarrierENS0_9QueryTypeE" title='llvm::MachineInstr::isBarrier' data-ref="_ZNK4llvm12MachineInstr9isBarrierENS0_9QueryTypeE">isBarrier</a>());</td></tr>
<tr><th id="1252">1252</th><td>}</td></tr>
<tr><th id="1253">1253</th><td></td></tr>
<tr><th id="1254">1254</th><td><em>bool</em> <a class="type" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList" title='llvm::HexagonPacketizerList' data-ref="llvm::HexagonPacketizerList">HexagonPacketizerList</a>::<dfn class="decl def" id="_ZN4llvm21HexagonPacketizerList20hasRegMaskDependenceERKNS_12MachineInstrES3_" title='llvm::HexagonPacketizerList::hasRegMaskDependence' data-ref="_ZN4llvm21HexagonPacketizerList20hasRegMaskDependenceERKNS_12MachineInstrES3_">hasRegMaskDependence</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="280I" title='I' data-type='const llvm::MachineInstr &amp;' data-ref="280I">I</dfn>,</td></tr>
<tr><th id="1255">1255</th><td>                                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="281J" title='J' data-type='const llvm::MachineInstr &amp;' data-ref="281J">J</dfn>) {</td></tr>
<tr><th id="1256">1256</th><td>  <i>// Adding I to a packet that has J.</i></td></tr>
<tr><th id="1257">1257</th><td><i></i></td></tr>
<tr><th id="1258">1258</th><td><i>  // Regmasks are not reflected in the scheduling dependency graph, so</i></td></tr>
<tr><th id="1259">1259</th><td><i>  // we need to check them manually. This code assumes that regmasks only</i></td></tr>
<tr><th id="1260">1260</th><td><i>  // occur on calls, and the problematic case is when we add an instruction</i></td></tr>
<tr><th id="1261">1261</th><td><i>  // defining a register R to a packet that has a call that clobbers R via</i></td></tr>
<tr><th id="1262">1262</th><td><i>  // a regmask. Those cannot be packetized together, because the call will</i></td></tr>
<tr><th id="1263">1263</th><td><i>  // be executed last. That's also a reson why it is ok to add a call</i></td></tr>
<tr><th id="1264">1264</th><td><i>  // clobbering R to a packet that defines R.</i></td></tr>
<tr><th id="1265">1265</th><td><i></i></td></tr>
<tr><th id="1266">1266</th><td><i>  // Look for regmasks in J.</i></td></tr>
<tr><th id="1267">1267</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="282OpJ" title='OpJ' data-type='const llvm::MachineOperand &amp;' data-ref="282OpJ">OpJ</dfn> : <a class="local col1 ref" href="#281J" title='J' data-ref="281J">J</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="1268">1268</th><td>    <b>if</b> (!<a class="local col2 ref" href="#282OpJ" title='OpJ' data-ref="282OpJ">OpJ</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9isRegMaskEv" title='llvm::MachineOperand::isRegMask' data-ref="_ZNK4llvm14MachineOperand9isRegMaskEv">isRegMask</a>())</td></tr>
<tr><th id="1269">1269</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1270">1270</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((J.isCall() || HII-&gt;isTailCall(J)) &amp;&amp; &quot;Regmask on a non-call&quot;) ? void (0) : __assert_fail (&quot;(J.isCall() || HII-&gt;isTailCall(J)) &amp;&amp; \&quot;Regmask on a non-call\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp&quot;, 1270, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col1 ref" href="#281J" title='J' data-ref="281J">J</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>() || <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo10isTailCallERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isTailCall' data-ref="_ZNK4llvm16HexagonInstrInfo10isTailCallERKNS_12MachineInstrE">isTailCall</a>(<a class="local col1 ref" href="#281J" title='J' data-ref="281J">J</a>)) &amp;&amp; <q>"Regmask on a non-call"</q>);</td></tr>
<tr><th id="1271">1271</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="283OpI" title='OpI' data-type='const llvm::MachineOperand &amp;' data-ref="283OpI">OpI</dfn> : <a class="local col0 ref" href="#280I" title='I' data-ref="280I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="1272">1272</th><td>      <b>if</b> (<a class="local col3 ref" href="#283OpI" title='OpI' data-ref="283OpI">OpI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="1273">1273</th><td>        <b>if</b> (<a class="local col2 ref" href="#282OpJ" title='OpJ' data-ref="282OpJ">OpJ</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand15clobbersPhysRegEj" title='llvm::MachineOperand::clobbersPhysReg' data-ref="_ZNK4llvm14MachineOperand15clobbersPhysRegEj">clobbersPhysReg</a>(<a class="local col3 ref" href="#283OpI" title='OpI' data-ref="283OpI">OpI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="1274">1274</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1275">1275</th><td>      } <b>else</b> <b>if</b> (<a class="local col3 ref" href="#283OpI" title='OpI' data-ref="283OpI">OpI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9isRegMaskEv" title='llvm::MachineOperand::isRegMask' data-ref="_ZNK4llvm14MachineOperand9isRegMaskEv">isRegMask</a>()) {</td></tr>
<tr><th id="1276">1276</th><td>        <i>// Both are regmasks. Assume that they intersect.</i></td></tr>
<tr><th id="1277">1277</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1278">1278</th><td>      }</td></tr>
<tr><th id="1279">1279</th><td>    }</td></tr>
<tr><th id="1280">1280</th><td>  }</td></tr>
<tr><th id="1281">1281</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1282">1282</th><td>}</td></tr>
<tr><th id="1283">1283</th><td></td></tr>
<tr><th id="1284">1284</th><td><em>bool</em> <a class="type" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList" title='llvm::HexagonPacketizerList' data-ref="llvm::HexagonPacketizerList">HexagonPacketizerList</a>::<dfn class="decl def" id="_ZN4llvm21HexagonPacketizerList22hasDualStoreDependenceERKNS_12MachineInstrES3_" title='llvm::HexagonPacketizerList::hasDualStoreDependence' data-ref="_ZN4llvm21HexagonPacketizerList22hasDualStoreDependenceERKNS_12MachineInstrES3_">hasDualStoreDependence</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="284I" title='I' data-type='const llvm::MachineInstr &amp;' data-ref="284I">I</dfn>,</td></tr>
<tr><th id="1285">1285</th><td>                                                   <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="285J" title='J' data-type='const llvm::MachineInstr &amp;' data-ref="285J">J</dfn>) {</td></tr>
<tr><th id="1286">1286</th><td>  <em>bool</em> <dfn class="local col6 decl" id="286SysI" title='SysI' data-type='bool' data-ref="286SysI">SysI</dfn> = <a class="tu ref" href="#_ZL13isSystemInstrRKN4llvm12MachineInstrE" title='isSystemInstr' data-use='c' data-ref="_ZL13isSystemInstrRKN4llvm12MachineInstrE">isSystemInstr</a>(<a class="local col4 ref" href="#284I" title='I' data-ref="284I">I</a>), <dfn class="local col7 decl" id="287SysJ" title='SysJ' data-type='bool' data-ref="287SysJ">SysJ</dfn> = <a class="tu ref" href="#_ZL13isSystemInstrRKN4llvm12MachineInstrE" title='isSystemInstr' data-use='c' data-ref="_ZL13isSystemInstrRKN4llvm12MachineInstrE">isSystemInstr</a>(<a class="local col5 ref" href="#285J" title='J' data-ref="285J">J</a>);</td></tr>
<tr><th id="1287">1287</th><td>  <em>bool</em> <dfn class="local col8 decl" id="288StoreI" title='StoreI' data-type='bool' data-ref="288StoreI">StoreI</dfn> = <a class="local col4 ref" href="#284I" title='I' data-ref="284I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>(), <dfn class="local col9 decl" id="289StoreJ" title='StoreJ' data-type='bool' data-ref="289StoreJ">StoreJ</dfn> = <a class="local col5 ref" href="#285J" title='J' data-ref="285J">J</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>();</td></tr>
<tr><th id="1288">1288</th><td>  <b>if</b> ((<a class="local col6 ref" href="#286SysI" title='SysI' data-ref="286SysI">SysI</a> &amp;&amp; <a class="local col9 ref" href="#289StoreJ" title='StoreJ' data-ref="289StoreJ">StoreJ</a>) || (<a class="local col7 ref" href="#287SysJ" title='SysJ' data-ref="287SysJ">SysJ</a> &amp;&amp; <a class="local col8 ref" href="#288StoreI" title='StoreI' data-ref="288StoreI">StoreI</a>))</td></tr>
<tr><th id="1289">1289</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1290">1290</th><td></td></tr>
<tr><th id="1291">1291</th><td>  <b>if</b> (<a class="local col8 ref" href="#288StoreI" title='StoreI' data-ref="288StoreI">StoreI</a> &amp;&amp; <a class="local col9 ref" href="#289StoreJ" title='StoreJ' data-ref="289StoreJ">StoreJ</a>) {</td></tr>
<tr><th id="1292">1292</th><td>    <b>if</b> (<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo14isNewValueInstERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isNewValueInst' data-ref="_ZNK4llvm16HexagonInstrInfo14isNewValueInstERKNS_12MachineInstrE">isNewValueInst</a>(<a class="local col5 ref" href="#285J" title='J' data-ref="285J">J</a>) || <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo7isMemOpERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isMemOp' data-ref="_ZNK4llvm16HexagonInstrInfo7isMemOpERKNS_12MachineInstrE">isMemOp</a>(<a class="local col5 ref" href="#285J" title='J' data-ref="285J">J</a>) || <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo7isMemOpERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isMemOp' data-ref="_ZNK4llvm16HexagonInstrInfo7isMemOpERKNS_12MachineInstrE">isMemOp</a>(<a class="local col4 ref" href="#284I" title='I' data-ref="284I">I</a>))</td></tr>
<tr><th id="1293">1293</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1294">1294</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1295">1295</th><td>    <i>// A memop cannot be in the same packet with another memop or a store.</i></td></tr>
<tr><th id="1296">1296</th><td><i>    // Two stores can be together, but here I and J cannot both be stores.</i></td></tr>
<tr><th id="1297">1297</th><td>    <em>bool</em> <dfn class="local col0 decl" id="290MopStI" title='MopStI' data-type='bool' data-ref="290MopStI">MopStI</dfn> = <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo7isMemOpERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isMemOp' data-ref="_ZNK4llvm16HexagonInstrInfo7isMemOpERKNS_12MachineInstrE">isMemOp</a>(<a class="local col4 ref" href="#284I" title='I' data-ref="284I">I</a>) || <a class="local col8 ref" href="#288StoreI" title='StoreI' data-ref="288StoreI">StoreI</a>;</td></tr>
<tr><th id="1298">1298</th><td>    <em>bool</em> <dfn class="local col1 decl" id="291MopStJ" title='MopStJ' data-type='bool' data-ref="291MopStJ">MopStJ</dfn> = <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo7isMemOpERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isMemOp' data-ref="_ZNK4llvm16HexagonInstrInfo7isMemOpERKNS_12MachineInstrE">isMemOp</a>(<a class="local col5 ref" href="#285J" title='J' data-ref="285J">J</a>) || <a class="local col9 ref" href="#289StoreJ" title='StoreJ' data-ref="289StoreJ">StoreJ</a>;</td></tr>
<tr><th id="1299">1299</th><td>    <b>if</b> (<a class="local col0 ref" href="#290MopStI" title='MopStI' data-ref="290MopStI">MopStI</a> &amp;&amp; <a class="local col1 ref" href="#291MopStJ" title='MopStJ' data-ref="291MopStJ">MopStJ</a>)</td></tr>
<tr><th id="1300">1300</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1301">1301</th><td>  }</td></tr>
<tr><th id="1302">1302</th><td></td></tr>
<tr><th id="1303">1303</th><td>  <b>return</b> (<a class="local col9 ref" href="#289StoreJ" title='StoreJ' data-ref="289StoreJ">StoreJ</a> &amp;&amp; <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo12isDeallocRetERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isDeallocRet' data-ref="_ZNK4llvm16HexagonInstrInfo12isDeallocRetERKNS_12MachineInstrE">isDeallocRet</a>(<a class="local col4 ref" href="#284I" title='I' data-ref="284I">I</a>)) || (<a class="local col8 ref" href="#288StoreI" title='StoreI' data-ref="288StoreI">StoreI</a> &amp;&amp; <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo12isDeallocRetERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isDeallocRet' data-ref="_ZNK4llvm16HexagonInstrInfo12isDeallocRetERKNS_12MachineInstrE">isDeallocRet</a>(<a class="local col5 ref" href="#285J" title='J' data-ref="285J">J</a>));</td></tr>
<tr><th id="1304">1304</th><td>}</td></tr>
<tr><th id="1305">1305</th><td></td></tr>
<tr><th id="1306">1306</th><td><i>// SUI is the current instruction that is out side of the current packet.</i></td></tr>
<tr><th id="1307">1307</th><td><i>// SUJ is the current instruction inside the current packet against which that</i></td></tr>
<tr><th id="1308">1308</th><td><i>// SUI will be packetized.</i></td></tr>
<tr><th id="1309">1309</th><td><em>bool</em> <a class="type" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList" title='llvm::HexagonPacketizerList' data-ref="llvm::HexagonPacketizerList">HexagonPacketizerList</a>::<dfn class="virtual decl def" id="_ZN4llvm21HexagonPacketizerList26isLegalToPacketizeTogetherEPNS_5SUnitES2_" title='llvm::HexagonPacketizerList::isLegalToPacketizeTogether' data-ref="_ZN4llvm21HexagonPacketizerList26isLegalToPacketizeTogetherEPNS_5SUnitES2_">isLegalToPacketizeTogether</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="292SUI" title='SUI' data-type='llvm::SUnit *' data-ref="292SUI">SUI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="293SUJ" title='SUJ' data-type='llvm::SUnit *' data-ref="293SUJ">SUJ</dfn>) {</td></tr>
<tr><th id="1310">1310</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SUI-&gt;getInstr() &amp;&amp; SUJ-&gt;getInstr()) ? void (0) : __assert_fail (&quot;SUI-&gt;getInstr() &amp;&amp; SUJ-&gt;getInstr()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp&quot;, 1310, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#292SUI" title='SUI' data-ref="292SUI">SUI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>() &amp;&amp; <a class="local col3 ref" href="#293SUJ" title='SUJ' data-ref="293SUJ">SUJ</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>());</td></tr>
<tr><th id="1311">1311</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="294I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="294I">I</dfn> = *<a class="local col2 ref" href="#292SUI" title='SUI' data-ref="292SUI">SUI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="1312">1312</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="295J" title='J' data-type='llvm::MachineInstr &amp;' data-ref="295J">J</dfn> = *<a class="local col3 ref" href="#293SUJ" title='SUJ' data-ref="293SUJ">SUJ</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="1313">1313</th><td></td></tr>
<tr><th id="1314">1314</th><td>  <i>// Clear IgnoreDepMIs when Packet starts.</i></td></tr>
<tr><th id="1315">1315</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::CurrentPacketMIs" title='llvm::VLIWPacketizerList::CurrentPacketMIs' data-ref="llvm::VLIWPacketizerList::CurrentPacketMIs">CurrentPacketMIs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() == <var>1</var>)</td></tr>
<tr><th id="1316">1316</th><td>    <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::IgnoreDepMIs" title='llvm::HexagonPacketizerList::IgnoreDepMIs' data-ref="llvm::HexagonPacketizerList::IgnoreDepMIs">IgnoreDepMIs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="1317">1317</th><td></td></tr>
<tr><th id="1318">1318</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="296II" title='II' data-type='MachineBasicBlock::iterator' data-ref="296II">II</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col4 ref" href="#294I" title='I' data-ref="294I">I</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="1319">1319</th><td></td></tr>
<tr><th id="1320">1320</th><td>  <i>// Solo instructions cannot go in the packet.</i></td></tr>
<tr><th id="1321">1321</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!isSoloInstruction(I) &amp;&amp; &quot;Unexpected solo instr!&quot;) ? void (0) : __assert_fail (&quot;!isSoloInstruction(I) &amp;&amp; \&quot;Unexpected solo instr!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp&quot;, 1321, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="virtual member" href="#_ZN4llvm21HexagonPacketizerList17isSoloInstructionERKNS_12MachineInstrE" title='llvm::HexagonPacketizerList::isSoloInstruction' data-ref="_ZN4llvm21HexagonPacketizerList17isSoloInstructionERKNS_12MachineInstrE">isSoloInstruction</a>(<a class="local col4 ref" href="#294I" title='I' data-ref="294I">I</a>) &amp;&amp; <q>"Unexpected solo instr!"</q>);</td></tr>
<tr><th id="1322">1322</th><td></td></tr>
<tr><th id="1323">1323</th><td>  <b>if</b> (<a class="member" href="#_ZN4llvm21HexagonPacketizerList13cannotCoexistERKNS_12MachineInstrES3_" title='llvm::HexagonPacketizerList::cannotCoexist' data-ref="_ZN4llvm21HexagonPacketizerList13cannotCoexistERKNS_12MachineInstrES3_">cannotCoexist</a>(<a class="local col4 ref" href="#294I" title='I' data-ref="294I">I</a>, <a class="local col5 ref" href="#295J" title='J' data-ref="295J">J</a>))</td></tr>
<tr><th id="1324">1324</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1325">1325</th><td></td></tr>
<tr><th id="1326">1326</th><td>  <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::Dependence" title='llvm::HexagonPacketizerList::Dependence' data-ref="llvm::HexagonPacketizerList::Dependence">Dependence</a> = <a class="member" href="#_ZN4llvm21HexagonPacketizerList17hasDeadDependenceERKNS_12MachineInstrES3_" title='llvm::HexagonPacketizerList::hasDeadDependence' data-ref="_ZN4llvm21HexagonPacketizerList17hasDeadDependenceERKNS_12MachineInstrES3_">hasDeadDependence</a>(<a class="local col4 ref" href="#294I" title='I' data-ref="294I">I</a>, <a class="local col5 ref" href="#295J" title='J' data-ref="295J">J</a>) || <a class="member" href="#_ZN4llvm21HexagonPacketizerList20hasControlDependenceERKNS_12MachineInstrES3_" title='llvm::HexagonPacketizerList::hasControlDependence' data-ref="_ZN4llvm21HexagonPacketizerList20hasControlDependenceERKNS_12MachineInstrES3_">hasControlDependence</a>(<a class="local col4 ref" href="#294I" title='I' data-ref="294I">I</a>, <a class="local col5 ref" href="#295J" title='J' data-ref="295J">J</a>);</td></tr>
<tr><th id="1327">1327</th><td>  <b>if</b> (<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::Dependence" title='llvm::HexagonPacketizerList::Dependence' data-ref="llvm::HexagonPacketizerList::Dependence">Dependence</a>)</td></tr>
<tr><th id="1328">1328</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1329">1329</th><td></td></tr>
<tr><th id="1330">1330</th><td>  <i>// Regmasks are not accounted for in the scheduling graph, so we need</i></td></tr>
<tr><th id="1331">1331</th><td><i>  // to explicitly check for dependencies caused by them. They should only</i></td></tr>
<tr><th id="1332">1332</th><td><i>  // appear on calls, so it's not too pessimistic to reject all regmask</i></td></tr>
<tr><th id="1333">1333</th><td><i>  // dependencies.</i></td></tr>
<tr><th id="1334">1334</th><td>  <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::Dependence" title='llvm::HexagonPacketizerList::Dependence' data-ref="llvm::HexagonPacketizerList::Dependence">Dependence</a> = <a class="member" href="#_ZN4llvm21HexagonPacketizerList20hasRegMaskDependenceERKNS_12MachineInstrES3_" title='llvm::HexagonPacketizerList::hasRegMaskDependence' data-ref="_ZN4llvm21HexagonPacketizerList20hasRegMaskDependenceERKNS_12MachineInstrES3_">hasRegMaskDependence</a>(<a class="local col4 ref" href="#294I" title='I' data-ref="294I">I</a>, <a class="local col5 ref" href="#295J" title='J' data-ref="295J">J</a>);</td></tr>
<tr><th id="1335">1335</th><td>  <b>if</b> (<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::Dependence" title='llvm::HexagonPacketizerList::Dependence' data-ref="llvm::HexagonPacketizerList::Dependence">Dependence</a>)</td></tr>
<tr><th id="1336">1336</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1337">1337</th><td></td></tr>
<tr><th id="1338">1338</th><td>  <i>// Dual-store does not allow second store, if the first store is not</i></td></tr>
<tr><th id="1339">1339</th><td><i>  // in SLOT0. New value store, new value jump, dealloc_return and memop</i></td></tr>
<tr><th id="1340">1340</th><td><i>  // always take SLOT0. Arch spec 3.4.4.2.</i></td></tr>
<tr><th id="1341">1341</th><td>  <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::Dependence" title='llvm::HexagonPacketizerList::Dependence' data-ref="llvm::HexagonPacketizerList::Dependence">Dependence</a> = <a class="member" href="#_ZN4llvm21HexagonPacketizerList22hasDualStoreDependenceERKNS_12MachineInstrES3_" title='llvm::HexagonPacketizerList::hasDualStoreDependence' data-ref="_ZN4llvm21HexagonPacketizerList22hasDualStoreDependenceERKNS_12MachineInstrES3_">hasDualStoreDependence</a>(<a class="local col4 ref" href="#294I" title='I' data-ref="294I">I</a>, <a class="local col5 ref" href="#295J" title='J' data-ref="295J">J</a>);</td></tr>
<tr><th id="1342">1342</th><td>  <b>if</b> (<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::Dependence" title='llvm::HexagonPacketizerList::Dependence' data-ref="llvm::HexagonPacketizerList::Dependence">Dependence</a>)</td></tr>
<tr><th id="1343">1343</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1344">1344</th><td></td></tr>
<tr><th id="1345">1345</th><td>  <i>// If an instruction feeds new value jump, glue it.</i></td></tr>
<tr><th id="1346">1346</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="297NextMII" title='NextMII' data-type='MachineBasicBlock::iterator' data-ref="297NextMII">NextMII</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col4 ref" href="#294I" title='I' data-ref="294I">I</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="1347">1347</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col7 ref" href="#297NextMII" title='NextMII' data-ref="297NextMII">NextMII</a>;</td></tr>
<tr><th id="1348">1348</th><td>  <b>if</b> (<a class="local col7 ref" href="#297NextMII" title='NextMII' data-ref="297NextMII">NextMII</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#294I" title='I' data-ref="294I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>() &amp;&amp; <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo14isNewValueJumpERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isNewValueJump' data-ref="_ZNK4llvm16HexagonInstrInfo14isNewValueJumpERKNS_12MachineInstrE">isNewValueJump</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#297NextMII" title='NextMII' data-ref="297NextMII">NextMII</a>)) {</td></tr>
<tr><th id="1349">1349</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="298NextMI" title='NextMI' data-type='llvm::MachineInstr &amp;' data-ref="298NextMI">NextMI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#297NextMII" title='NextMII' data-ref="297NextMII">NextMII</a>;</td></tr>
<tr><th id="1350">1350</th><td></td></tr>
<tr><th id="1351">1351</th><td>    <em>bool</em> <dfn class="local col9 decl" id="299secondRegMatch" title='secondRegMatch' data-type='bool' data-ref="299secondRegMatch">secondRegMatch</dfn> = <b>false</b>;</td></tr>
<tr><th id="1352">1352</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="300NOp0" title='NOp0' data-type='const llvm::MachineOperand &amp;' data-ref="300NOp0">NOp0</dfn> = <a class="local col8 ref" href="#298NextMI" title='NextMI' data-ref="298NextMI">NextMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1353">1353</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="301NOp1" title='NOp1' data-type='const llvm::MachineOperand &amp;' data-ref="301NOp1">NOp1</dfn> = <a class="local col8 ref" href="#298NextMI" title='NextMI' data-ref="298NextMI">NextMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="1354">1354</th><td></td></tr>
<tr><th id="1355">1355</th><td>    <b>if</b> (<a class="local col1 ref" href="#301NOp1" title='NOp1' data-ref="301NOp1">NOp1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col4 ref" href="#294I" title='I' data-ref="294I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col1 ref" href="#301NOp1" title='NOp1' data-ref="301NOp1">NOp1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="1356">1356</th><td>      <a class="local col9 ref" href="#299secondRegMatch" title='secondRegMatch' data-ref="299secondRegMatch">secondRegMatch</a> = <b>true</b>;</td></tr>
<tr><th id="1357">1357</th><td></td></tr>
<tr><th id="1358">1358</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="302PI" title='PI' data-type='llvm::MachineInstr *' data-ref="302PI">PI</dfn> : <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::CurrentPacketMIs" title='llvm::VLIWPacketizerList::CurrentPacketMIs' data-ref="llvm::VLIWPacketizerList::CurrentPacketMIs">CurrentPacketMIs</a>) {</td></tr>
<tr><th id="1359">1359</th><td>      <i>// NVJ can not be part of the dual jump - Arch Spec: section 7.8.</i></td></tr>
<tr><th id="1360">1360</th><td>      <b>if</b> (<a class="local col2 ref" href="#302PI" title='PI' data-ref="302PI">PI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>()) {</td></tr>
<tr><th id="1361">1361</th><td>        <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::Dependence" title='llvm::HexagonPacketizerList::Dependence' data-ref="llvm::HexagonPacketizerList::Dependence">Dependence</a> = <b>true</b>;</td></tr>
<tr><th id="1362">1362</th><td>        <b>break</b>;</td></tr>
<tr><th id="1363">1363</th><td>      }</td></tr>
<tr><th id="1364">1364</th><td>      <i>// Validate:</i></td></tr>
<tr><th id="1365">1365</th><td><i>      // 1. Packet does not have a store in it.</i></td></tr>
<tr><th id="1366">1366</th><td><i>      // 2. If the first operand of the nvj is newified, and the second</i></td></tr>
<tr><th id="1367">1367</th><td><i>      //    operand is also a reg, it (second reg) is not defined in</i></td></tr>
<tr><th id="1368">1368</th><td><i>      //    the same packet.</i></td></tr>
<tr><th id="1369">1369</th><td><i>      // 3. If the second operand of the nvj is newified, (which means</i></td></tr>
<tr><th id="1370">1370</th><td><i>      //    first operand is also a reg), first reg is not defined in</i></td></tr>
<tr><th id="1371">1371</th><td><i>      //    the same packet.</i></td></tr>
<tr><th id="1372">1372</th><td>      <b>if</b> (PI-&gt;getOpcode() == Hexagon::<span class='error' title="no member named &apos;S2_allocframe&apos; in namespace &apos;llvm::Hexagon&apos;">S2_allocframe</span> || PI-&gt;mayStore() ||</td></tr>
<tr><th id="1373">1373</th><td>          HII-&gt;isLoopN(*PI)) {</td></tr>
<tr><th id="1374">1374</th><td>        <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::Dependence" title='llvm::HexagonPacketizerList::Dependence' data-ref="llvm::HexagonPacketizerList::Dependence">Dependence</a> = <b>true</b>;</td></tr>
<tr><th id="1375">1375</th><td>        <b>break</b>;</td></tr>
<tr><th id="1376">1376</th><td>      }</td></tr>
<tr><th id="1377">1377</th><td>      <i>// Check #2/#3.</i></td></tr>
<tr><th id="1378">1378</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="303OpR" title='OpR' data-type='const llvm::MachineOperand &amp;' data-ref="303OpR">OpR</dfn> = <a class="local col9 ref" href="#299secondRegMatch" title='secondRegMatch' data-ref="299secondRegMatch">secondRegMatch</a> ? <a class="local col0 ref" href="#300NOp0" title='NOp0' data-ref="300NOp0">NOp0</a> : <a class="local col1 ref" href="#301NOp1" title='NOp1' data-ref="301NOp1">NOp1</a>;</td></tr>
<tr><th id="1379">1379</th><td>      <b>if</b> (OpR.isReg() &amp;&amp; PI-&gt;modifiesRegister(OpR.getReg(), <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an lvalue of type &apos;const llvm::HexagonRegisterInfo *&apos;">HRI</span>)) {</td></tr>
<tr><th id="1380">1380</th><td>        <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::Dependence" title='llvm::HexagonPacketizerList::Dependence' data-ref="llvm::HexagonPacketizerList::Dependence">Dependence</a> = <b>true</b>;</td></tr>
<tr><th id="1381">1381</th><td>        <b>break</b>;</td></tr>
<tr><th id="1382">1382</th><td>      }</td></tr>
<tr><th id="1383">1383</th><td>    }</td></tr>
<tr><th id="1384">1384</th><td></td></tr>
<tr><th id="1385">1385</th><td>    <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::GlueToNewValueJump" title='llvm::HexagonPacketizerList::GlueToNewValueJump' data-ref="llvm::HexagonPacketizerList::GlueToNewValueJump">GlueToNewValueJump</a> = <b>true</b>;</td></tr>
<tr><th id="1386">1386</th><td>    <b>if</b> (<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::Dependence" title='llvm::HexagonPacketizerList::Dependence' data-ref="llvm::HexagonPacketizerList::Dependence">Dependence</a>)</td></tr>
<tr><th id="1387">1387</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1388">1388</th><td>  }</td></tr>
<tr><th id="1389">1389</th><td></td></tr>
<tr><th id="1390">1390</th><td>  <i>// There no dependency between a prolog instruction and its successor.</i></td></tr>
<tr><th id="1391">1391</th><td>  <b>if</b> (!<a class="local col3 ref" href="#293SUJ" title='SUJ' data-ref="293SUJ">SUJ</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit6isSuccEPKS0_" title='llvm::SUnit::isSucc' data-ref="_ZNK4llvm5SUnit6isSuccEPKS0_">isSucc</a>(<a class="local col2 ref" href="#292SUI" title='SUI' data-ref="292SUI">SUI</a>))</td></tr>
<tr><th id="1392">1392</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1393">1393</th><td></td></tr>
<tr><th id="1394">1394</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="304i" title='i' data-type='unsigned int' data-ref="304i">i</dfn> = <var>0</var>; <a class="local col4 ref" href="#304i" title='i' data-ref="304i">i</a> &lt; <a class="local col3 ref" href="#293SUJ" title='SUJ' data-ref="293SUJ">SUJ</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); ++<a class="local col4 ref" href="#304i" title='i' data-ref="304i">i</a>) {</td></tr>
<tr><th id="1395">1395</th><td>    <b>if</b> (<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::FoundSequentialDependence" title='llvm::HexagonPacketizerList::FoundSequentialDependence' data-ref="llvm::HexagonPacketizerList::FoundSequentialDependence">FoundSequentialDependence</a>)</td></tr>
<tr><th id="1396">1396</th><td>      <b>break</b>;</td></tr>
<tr><th id="1397">1397</th><td></td></tr>
<tr><th id="1398">1398</th><td>    <b>if</b> (<a class="local col3 ref" href="#293SUJ" title='SUJ' data-ref="293SUJ">SUJ</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#304i" title='i' data-ref="304i">i</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>() != <a class="local col2 ref" href="#292SUI" title='SUI' data-ref="292SUI">SUI</a>)</td></tr>
<tr><th id="1399">1399</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1400">1400</th><td></td></tr>
<tr><th id="1401">1401</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind" title='llvm::SDep::Kind' data-ref="llvm::SDep::Kind">Kind</a> <dfn class="local col5 decl" id="305DepType" title='DepType' data-type='SDep::Kind' data-ref="305DepType">DepType</dfn> = <a class="local col3 ref" href="#293SUJ" title='SUJ' data-ref="293SUJ">SUJ</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#304i" title='i' data-ref="304i">i</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>();</td></tr>
<tr><th id="1402">1402</th><td>    <i>// For direct calls:</i></td></tr>
<tr><th id="1403">1403</th><td><i>    // Ignore register dependences for call instructions for packetization</i></td></tr>
<tr><th id="1404">1404</th><td><i>    // purposes except for those due to r31 and predicate registers.</i></td></tr>
<tr><th id="1405">1405</th><td><i>    //</i></td></tr>
<tr><th id="1406">1406</th><td><i>    // For indirect calls:</i></td></tr>
<tr><th id="1407">1407</th><td><i>    // Same as direct calls + check for true dependences to the register</i></td></tr>
<tr><th id="1408">1408</th><td><i>    // used in the indirect call.</i></td></tr>
<tr><th id="1409">1409</th><td><i>    //</i></td></tr>
<tr><th id="1410">1410</th><td><i>    // We completely ignore Order dependences for call instructions.</i></td></tr>
<tr><th id="1411">1411</th><td><i>    //</i></td></tr>
<tr><th id="1412">1412</th><td><i>    // For returns:</i></td></tr>
<tr><th id="1413">1413</th><td><i>    // Ignore register dependences for return instructions like jumpr,</i></td></tr>
<tr><th id="1414">1414</th><td><i>    // dealloc return unless we have dependencies on the explicit uses</i></td></tr>
<tr><th id="1415">1415</th><td><i>    // of the registers used by jumpr (like r31) or dealloc return</i></td></tr>
<tr><th id="1416">1416</th><td><i>    // (like r29 or r30).</i></td></tr>
<tr><th id="1417">1417</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="306DepReg" title='DepReg' data-type='unsigned int' data-ref="306DepReg">DepReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="1418">1418</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="307RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="307RC">RC</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1419">1419</th><td>    <b>if</b> (<a class="local col5 ref" href="#305DepType" title='DepType' data-ref="305DepType">DepType</a> == <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Data" title='llvm::SDep::Kind::Data' data-ref="llvm::SDep::Kind::Data">Data</a>) {</td></tr>
<tr><th id="1420">1420</th><td>      <a class="local col6 ref" href="#306DepReg" title='DepReg' data-ref="306DepReg">DepReg</a> = <a class="local col3 ref" href="#293SUJ" title='SUJ' data-ref="293SUJ">SUJ</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#304i" title='i' data-ref="304i">i</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</a>();</td></tr>
<tr><th id="1421">1421</th><td>      RC = HRI-&gt;<span class='error' title="no member named &apos;getMinimalPhysRegClass&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getMinimalPhysRegClass</span>(DepReg);</td></tr>
<tr><th id="1422">1422</th><td>    }</td></tr>
<tr><th id="1423">1423</th><td></td></tr>
<tr><th id="1424">1424</th><td>    <b>if</b> (<a class="local col4 ref" href="#294I" title='I' data-ref="294I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>() || <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo7isJumpRERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isJumpR' data-ref="_ZNK4llvm16HexagonInstrInfo7isJumpRERKNS_12MachineInstrE">isJumpR</a>(<a class="local col4 ref" href="#294I" title='I' data-ref="294I">I</a>) || <a class="local col4 ref" href="#294I" title='I' data-ref="294I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE" title='llvm::MachineInstr::isReturn' data-ref="_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE">isReturn</a>() || <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo10isTailCallERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isTailCall' data-ref="_ZNK4llvm16HexagonInstrInfo10isTailCallERKNS_12MachineInstrE">isTailCall</a>(<a class="local col4 ref" href="#294I" title='I' data-ref="294I">I</a>)) {</td></tr>
<tr><th id="1425">1425</th><td>      <b>if</b> (!<a class="tu ref" href="#_ZL15isRegDependenceN4llvm4SDep4KindE" title='isRegDependence' data-use='c' data-ref="_ZL15isRegDependenceN4llvm4SDep4KindE">isRegDependence</a>(<a class="local col5 ref" href="#305DepType" title='DepType' data-ref="305DepType">DepType</a>))</td></tr>
<tr><th id="1426">1426</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1427">1427</th><td>      <b>if</b> (!<a class="member" href="#_ZN4llvm21HexagonPacketizerList15isCallDependentERKNS_12MachineInstrENS_4SDep4KindEj" title='llvm::HexagonPacketizerList::isCallDependent' data-ref="_ZN4llvm21HexagonPacketizerList15isCallDependentERKNS_12MachineInstrENS_4SDep4KindEj">isCallDependent</a>(<a class="local col4 ref" href="#294I" title='I' data-ref="294I">I</a>, <a class="local col5 ref" href="#305DepType" title='DepType' data-ref="305DepType">DepType</a>, <a class="local col3 ref" href="#293SUJ" title='SUJ' data-ref="293SUJ">SUJ</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#304i" title='i' data-ref="304i">i</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</a>()))</td></tr>
<tr><th id="1428">1428</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1429">1429</th><td>    }</td></tr>
<tr><th id="1430">1430</th><td></td></tr>
<tr><th id="1431">1431</th><td>    <b>if</b> (<a class="local col5 ref" href="#305DepType" title='DepType' data-ref="305DepType">DepType</a> == <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Data" title='llvm::SDep::Kind::Data' data-ref="llvm::SDep::Kind::Data">Data</a>) {</td></tr>
<tr><th id="1432">1432</th><td>      <b>if</b> (<a class="member" href="#_ZN4llvm21HexagonPacketizerList18canPromoteToDotCurERKNS_12MachineInstrEPKNS_5SUnitEjRNS_26MachineInstrBundleIteratorIS1_Lb0EEEPKNS_19TargetRegisterClassE" title='llvm::HexagonPacketizerList::canPromoteToDotCur' data-ref="_ZN4llvm21HexagonPacketizerList18canPromoteToDotCurERKNS_12MachineInstrEPKNS_5SUnitEjRNS_26MachineInstrBundleIteratorIS1_Lb0EEEPKNS_19TargetRegisterClassE">canPromoteToDotCur</a>(<a class="local col5 ref" href="#295J" title='J' data-ref="295J">J</a>, <a class="local col3 ref" href="#293SUJ" title='SUJ' data-ref="293SUJ">SUJ</a>, <a class="local col6 ref" href="#306DepReg" title='DepReg' data-ref="306DepReg">DepReg</a>, <span class='refarg'><a class="local col6 ref" href="#296II" title='II' data-ref="296II">II</a></span>, <a class="local col7 ref" href="#307RC" title='RC' data-ref="307RC">RC</a>))</td></tr>
<tr><th id="1433">1433</th><td>        <b>if</b> (<a class="member" href="#_ZN4llvm21HexagonPacketizerList15promoteToDotCurERNS_12MachineInstrENS_4SDep4KindERNS_26MachineInstrBundleIteratorIS1_Lb0EEEPKNS_19TargetRegisterClassE" title='llvm::HexagonPacketizerList::promoteToDotCur' data-ref="_ZN4llvm21HexagonPacketizerList15promoteToDotCurERNS_12MachineInstrENS_4SDep4KindERNS_26MachineInstrBundleIteratorIS1_Lb0EEEPKNS_19TargetRegisterClassE">promoteToDotCur</a>(<span class='refarg'><a class="local col5 ref" href="#295J" title='J' data-ref="295J">J</a></span>, <a class="local col5 ref" href="#305DepType" title='DepType' data-ref="305DepType">DepType</a>, <span class='refarg'><a class="local col6 ref" href="#296II" title='II' data-ref="296II">II</a></span>, <a class="local col7 ref" href="#307RC" title='RC' data-ref="307RC">RC</a>))</td></tr>
<tr><th id="1434">1434</th><td>          <b>continue</b>;</td></tr>
<tr><th id="1435">1435</th><td>    }</td></tr>
<tr><th id="1436">1436</th><td></td></tr>
<tr><th id="1437">1437</th><td>    <i>// Data dpendence ok if we have load.cur.</i></td></tr>
<tr><th id="1438">1438</th><td>    <b>if</b> (<a class="local col5 ref" href="#305DepType" title='DepType' data-ref="305DepType">DepType</a> == <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Data" title='llvm::SDep::Kind::Data' data-ref="llvm::SDep::Kind::Data">Data</a> &amp;&amp; <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo12isDotCurInstERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isDotCurInst' data-ref="_ZNK4llvm16HexagonInstrInfo12isDotCurInstERKNS_12MachineInstrE">isDotCurInst</a>(<a class="local col5 ref" href="#295J" title='J' data-ref="295J">J</a>)) {</td></tr>
<tr><th id="1439">1439</th><td>      <b>if</b> (<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo8isHVXVecERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isHVXVec' data-ref="_ZNK4llvm16HexagonInstrInfo8isHVXVecERKNS_12MachineInstrE">isHVXVec</a>(<a class="local col4 ref" href="#294I" title='I' data-ref="294I">I</a>))</td></tr>
<tr><th id="1440">1440</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1441">1441</th><td>    }</td></tr>
<tr><th id="1442">1442</th><td></td></tr>
<tr><th id="1443">1443</th><td>    <i>// For instructions that can be promoted to dot-new, try to promote.</i></td></tr>
<tr><th id="1444">1444</th><td>    <b>if</b> (<a class="local col5 ref" href="#305DepType" title='DepType' data-ref="305DepType">DepType</a> == <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Data" title='llvm::SDep::Kind::Data' data-ref="llvm::SDep::Kind::Data">Data</a>) {</td></tr>
<tr><th id="1445">1445</th><td>      <b>if</b> (<a class="member" href="#_ZN4llvm21HexagonPacketizerList18canPromoteToDotNewERKNS_12MachineInstrEPKNS_5SUnitEjRNS_26MachineInstrBundleIteratorIS1_Lb0EEEPKNS_19TargetRegisterClassE" title='llvm::HexagonPacketizerList::canPromoteToDotNew' data-ref="_ZN4llvm21HexagonPacketizerList18canPromoteToDotNewERKNS_12MachineInstrEPKNS_5SUnitEjRNS_26MachineInstrBundleIteratorIS1_Lb0EEEPKNS_19TargetRegisterClassE">canPromoteToDotNew</a>(<a class="local col4 ref" href="#294I" title='I' data-ref="294I">I</a>, <a class="local col3 ref" href="#293SUJ" title='SUJ' data-ref="293SUJ">SUJ</a>, <a class="local col6 ref" href="#306DepReg" title='DepReg' data-ref="306DepReg">DepReg</a>, <span class='refarg'><a class="local col6 ref" href="#296II" title='II' data-ref="296II">II</a></span>, <a class="local col7 ref" href="#307RC" title='RC' data-ref="307RC">RC</a>)) {</td></tr>
<tr><th id="1446">1446</th><td>        <b>if</b> (<a class="member" href="#_ZN4llvm21HexagonPacketizerList15promoteToDotNewERNS_12MachineInstrENS_4SDep4KindERNS_26MachineInstrBundleIteratorIS1_Lb0EEEPKNS_19TargetRegisterClassE" title='llvm::HexagonPacketizerList::promoteToDotNew' data-ref="_ZN4llvm21HexagonPacketizerList15promoteToDotNewERNS_12MachineInstrENS_4SDep4KindERNS_26MachineInstrBundleIteratorIS1_Lb0EEEPKNS_19TargetRegisterClassE">promoteToDotNew</a>(<span class='refarg'><a class="local col4 ref" href="#294I" title='I' data-ref="294I">I</a></span>, <a class="local col5 ref" href="#305DepType" title='DepType' data-ref="305DepType">DepType</a>, <span class='refarg'><a class="local col6 ref" href="#296II" title='II' data-ref="296II">II</a></span>, <a class="local col7 ref" href="#307RC" title='RC' data-ref="307RC">RC</a>)) {</td></tr>
<tr><th id="1447">1447</th><td>          <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::PromotedToDotNew" title='llvm::HexagonPacketizerList::PromotedToDotNew' data-ref="llvm::HexagonPacketizerList::PromotedToDotNew">PromotedToDotNew</a> = <b>true</b>;</td></tr>
<tr><th id="1448">1448</th><td>          <b>if</b> (<a class="member" href="#_ZN4llvm21HexagonPacketizerList13cannotCoexistERKNS_12MachineInstrES3_" title='llvm::HexagonPacketizerList::cannotCoexist' data-ref="_ZN4llvm21HexagonPacketizerList13cannotCoexistERKNS_12MachineInstrES3_">cannotCoexist</a>(<a class="local col4 ref" href="#294I" title='I' data-ref="294I">I</a>, <a class="local col5 ref" href="#295J" title='J' data-ref="295J">J</a>))</td></tr>
<tr><th id="1449">1449</th><td>            <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::FoundSequentialDependence" title='llvm::HexagonPacketizerList::FoundSequentialDependence' data-ref="llvm::HexagonPacketizerList::FoundSequentialDependence">FoundSequentialDependence</a> = <b>true</b>;</td></tr>
<tr><th id="1450">1450</th><td>          <b>continue</b>;</td></tr>
<tr><th id="1451">1451</th><td>        }</td></tr>
<tr><th id="1452">1452</th><td>      }</td></tr>
<tr><th id="1453">1453</th><td>      <b>if</b> (<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo14isNewValueJumpERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isNewValueJump' data-ref="_ZNK4llvm16HexagonInstrInfo14isNewValueJumpERKNS_12MachineInstrE">isNewValueJump</a>(<a class="local col4 ref" href="#294I" title='I' data-ref="294I">I</a>))</td></tr>
<tr><th id="1454">1454</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1455">1455</th><td>    }</td></tr>
<tr><th id="1456">1456</th><td></td></tr>
<tr><th id="1457">1457</th><td>    <i>// For predicated instructions, if the predicates are complements then</i></td></tr>
<tr><th id="1458">1458</th><td><i>    // there can be no dependence.</i></td></tr>
<tr><th id="1459">1459</th><td>    <b>if</b> (<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPredicated' data-ref="_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(<a class="local col4 ref" href="#294I" title='I' data-ref="294I">I</a>) &amp;&amp; <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPredicated' data-ref="_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(<a class="local col5 ref" href="#295J" title='J' data-ref="295J">J</a>) &amp;&amp;</td></tr>
<tr><th id="1460">1460</th><td>        <a class="member" href="#_ZN4llvm21HexagonPacketizerList24arePredicatesComplementsERNS_12MachineInstrES2_" title='llvm::HexagonPacketizerList::arePredicatesComplements' data-ref="_ZN4llvm21HexagonPacketizerList24arePredicatesComplementsERNS_12MachineInstrES2_">arePredicatesComplements</a>(<span class='refarg'><a class="local col4 ref" href="#294I" title='I' data-ref="294I">I</a></span>, <span class='refarg'><a class="local col5 ref" href="#295J" title='J' data-ref="295J">J</a></span>)) {</td></tr>
<tr><th id="1461">1461</th><td>      <i>// Not always safe to do this translation.</i></td></tr>
<tr><th id="1462">1462</th><td><i>      // DAG Builder attempts to reduce dependence edges using transitive</i></td></tr>
<tr><th id="1463">1463</th><td><i>      // nature of dependencies. Here is an example:</i></td></tr>
<tr><th id="1464">1464</th><td><i>      //</i></td></tr>
<tr><th id="1465">1465</th><td><i>      // r0 = tfr_pt ... (1)</i></td></tr>
<tr><th id="1466">1466</th><td><i>      // r0 = tfr_pf ... (2)</i></td></tr>
<tr><th id="1467">1467</th><td><i>      // r0 = tfr_pt ... (3)</i></td></tr>
<tr><th id="1468">1468</th><td><i>      //</i></td></tr>
<tr><th id="1469">1469</th><td><i>      // There will be an output dependence between (1)-&gt;(2) and (2)-&gt;(3).</i></td></tr>
<tr><th id="1470">1470</th><td><i>      // However, there is no dependence edge between (1)-&gt;(3). This results</i></td></tr>
<tr><th id="1471">1471</th><td><i>      // in all 3 instructions going in the same packet. We ignore dependce</i></td></tr>
<tr><th id="1472">1472</th><td><i>      // only once to avoid this situation.</i></td></tr>
<tr><th id="1473">1473</th><td>      <em>auto</em> <dfn class="local col8 decl" id="308Itr" title='Itr' data-type='__gnu_cxx::__normal_iterator&lt;llvm::MachineInstr **, std::vector&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt; &gt;' data-ref="308Itr">Itr</dfn> = <a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm4findEOT_RKT0_" title='llvm::find' data-ref="_ZN4llvm4findEOT_RKT0_">find</a>(<span class='refarg'><a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::IgnoreDepMIs" title='llvm::HexagonPacketizerList::IgnoreDepMIs' data-ref="llvm::HexagonPacketizerList::IgnoreDepMIs">IgnoreDepMIs</a></span>, &amp;<a class="local col5 ref" href="#295J" title='J' data-ref="295J">J</a>);</td></tr>
<tr><th id="1474">1474</th><td>      <b>if</b> (<a class="local col8 ref" href="#308Itr" title='Itr' data-ref="308Itr">Itr</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::IgnoreDepMIs" title='llvm::HexagonPacketizerList::IgnoreDepMIs' data-ref="llvm::HexagonPacketizerList::IgnoreDepMIs">IgnoreDepMIs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>()) {</td></tr>
<tr><th id="1475">1475</th><td>        <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::Dependence" title='llvm::HexagonPacketizerList::Dependence' data-ref="llvm::HexagonPacketizerList::Dependence">Dependence</a> = <b>true</b>;</td></tr>
<tr><th id="1476">1476</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1477">1477</th><td>      }</td></tr>
<tr><th id="1478">1478</th><td>      <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::IgnoreDepMIs" title='llvm::HexagonPacketizerList::IgnoreDepMIs' data-ref="llvm::HexagonPacketizerList::IgnoreDepMIs">IgnoreDepMIs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(&amp;<a class="local col4 ref" href="#294I" title='I' data-ref="294I">I</a>);</td></tr>
<tr><th id="1479">1479</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1480">1480</th><td>    }</td></tr>
<tr><th id="1481">1481</th><td></td></tr>
<tr><th id="1482">1482</th><td>    <i>// Ignore Order dependences between unconditional direct branches</i></td></tr>
<tr><th id="1483">1483</th><td><i>    // and non-control-flow instructions.</i></td></tr>
<tr><th id="1484">1484</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL12isDirectJumpRKN4llvm12MachineInstrE" title='isDirectJump' data-use='c' data-ref="_ZL12isDirectJumpRKN4llvm12MachineInstrE">isDirectJump</a>(<a class="local col4 ref" href="#294I" title='I' data-ref="294I">I</a>) &amp;&amp; !<a class="local col5 ref" href="#295J" title='J' data-ref="295J">J</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>() &amp;&amp; !<a class="local col5 ref" href="#295J" title='J' data-ref="295J">J</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>() &amp;&amp;</td></tr>
<tr><th id="1485">1485</th><td>        <a class="local col5 ref" href="#305DepType" title='DepType' data-ref="305DepType">DepType</a> == <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Order" title='llvm::SDep::Kind::Order' data-ref="llvm::SDep::Kind::Order">Order</a>)</td></tr>
<tr><th id="1486">1486</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1487">1487</th><td></td></tr>
<tr><th id="1488">1488</th><td>    <i>// Ignore all dependences for jumps except for true and output</i></td></tr>
<tr><th id="1489">1489</th><td><i>    // dependences.</i></td></tr>
<tr><th id="1490">1490</th><td>    <b>if</b> (<a class="local col4 ref" href="#294I" title='I' data-ref="294I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19isConditionalBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isConditionalBranch' data-ref="_ZNK4llvm12MachineInstr19isConditionalBranchENS0_9QueryTypeE">isConditionalBranch</a>() &amp;&amp; <a class="local col5 ref" href="#305DepType" title='DepType' data-ref="305DepType">DepType</a> != <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Data" title='llvm::SDep::Kind::Data' data-ref="llvm::SDep::Kind::Data">Data</a> &amp;&amp;</td></tr>
<tr><th id="1491">1491</th><td>        <a class="local col5 ref" href="#305DepType" title='DepType' data-ref="305DepType">DepType</a> != <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Output" title='llvm::SDep::Kind::Output' data-ref="llvm::SDep::Kind::Output">Output</a>)</td></tr>
<tr><th id="1492">1492</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1493">1493</th><td></td></tr>
<tr><th id="1494">1494</th><td>    <b>if</b> (<a class="local col5 ref" href="#305DepType" title='DepType' data-ref="305DepType">DepType</a> == <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Output" title='llvm::SDep::Kind::Output' data-ref="llvm::SDep::Kind::Output">Output</a>) {</td></tr>
<tr><th id="1495">1495</th><td>      <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::FoundSequentialDependence" title='llvm::HexagonPacketizerList::FoundSequentialDependence' data-ref="llvm::HexagonPacketizerList::FoundSequentialDependence">FoundSequentialDependence</a> = <b>true</b>;</td></tr>
<tr><th id="1496">1496</th><td>      <b>break</b>;</td></tr>
<tr><th id="1497">1497</th><td>    }</td></tr>
<tr><th id="1498">1498</th><td></td></tr>
<tr><th id="1499">1499</th><td>    <i>// For Order dependences:</i></td></tr>
<tr><th id="1500">1500</th><td><i>    // 1. Volatile loads/stores can be packetized together, unless other</i></td></tr>
<tr><th id="1501">1501</th><td><i>    //    rules prevent is.</i></td></tr>
<tr><th id="1502">1502</th><td><i>    // 2. Store followed by a load is not allowed.</i></td></tr>
<tr><th id="1503">1503</th><td><i>    // 3. Store followed by a store is valid.</i></td></tr>
<tr><th id="1504">1504</th><td><i>    // 4. Load followed by any memory operation is allowed.</i></td></tr>
<tr><th id="1505">1505</th><td>    <b>if</b> (<a class="local col5 ref" href="#305DepType" title='DepType' data-ref="305DepType">DepType</a> == <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Order" title='llvm::SDep::Kind::Order' data-ref="llvm::SDep::Kind::Order">Order</a>) {</td></tr>
<tr><th id="1506">1506</th><td>      <b>if</b> (!<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#PacketizeVolatiles" title='PacketizeVolatiles' data-use='m' data-ref="PacketizeVolatiles">PacketizeVolatiles</a>) {</td></tr>
<tr><th id="1507">1507</th><td>        <em>bool</em> <dfn class="local col9 decl" id="309OrdRefs" title='OrdRefs' data-type='bool' data-ref="309OrdRefs">OrdRefs</dfn> = <a class="local col4 ref" href="#294I" title='I' data-ref="294I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" title='llvm::MachineInstr::hasOrderedMemoryRef' data-ref="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv">hasOrderedMemoryRef</a>() || <a class="local col5 ref" href="#295J" title='J' data-ref="295J">J</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" title='llvm::MachineInstr::hasOrderedMemoryRef' data-ref="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv">hasOrderedMemoryRef</a>();</td></tr>
<tr><th id="1508">1508</th><td>        <b>if</b> (<a class="local col9 ref" href="#309OrdRefs" title='OrdRefs' data-ref="309OrdRefs">OrdRefs</a>) {</td></tr>
<tr><th id="1509">1509</th><td>          <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::FoundSequentialDependence" title='llvm::HexagonPacketizerList::FoundSequentialDependence' data-ref="llvm::HexagonPacketizerList::FoundSequentialDependence">FoundSequentialDependence</a> = <b>true</b>;</td></tr>
<tr><th id="1510">1510</th><td>          <b>break</b>;</td></tr>
<tr><th id="1511">1511</th><td>        }</td></tr>
<tr><th id="1512">1512</th><td>      }</td></tr>
<tr><th id="1513">1513</th><td>      <i>// J is first, I is second.</i></td></tr>
<tr><th id="1514">1514</th><td>      <em>bool</em> <dfn class="local col0 decl" id="310LoadJ" title='LoadJ' data-type='bool' data-ref="310LoadJ">LoadJ</dfn> = <a class="local col5 ref" href="#295J" title='J' data-ref="295J">J</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>(), <dfn class="local col1 decl" id="311StoreJ" title='StoreJ' data-type='bool' data-ref="311StoreJ">StoreJ</dfn> = <a class="local col5 ref" href="#295J" title='J' data-ref="295J">J</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>();</td></tr>
<tr><th id="1515">1515</th><td>      <em>bool</em> <dfn class="local col2 decl" id="312LoadI" title='LoadI' data-type='bool' data-ref="312LoadI">LoadI</dfn> = <a class="local col4 ref" href="#294I" title='I' data-ref="294I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>(), <dfn class="local col3 decl" id="313StoreI" title='StoreI' data-type='bool' data-ref="313StoreI">StoreI</dfn> = <a class="local col4 ref" href="#294I" title='I' data-ref="294I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>();</td></tr>
<tr><th id="1516">1516</th><td>      <em>bool</em> <dfn class="local col4 decl" id="314NVStoreJ" title='NVStoreJ' data-type='bool' data-ref="314NVStoreJ">NVStoreJ</dfn> = <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo15isNewValueStoreERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isNewValueStore' data-ref="_ZNK4llvm16HexagonInstrInfo15isNewValueStoreERKNS_12MachineInstrE">isNewValueStore</a>(<a class="local col5 ref" href="#295J" title='J' data-ref="295J">J</a>);</td></tr>
<tr><th id="1517">1517</th><td>      <em>bool</em> <dfn class="local col5 decl" id="315NVStoreI" title='NVStoreI' data-type='bool' data-ref="315NVStoreI">NVStoreI</dfn> = <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo15isNewValueStoreERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isNewValueStore' data-ref="_ZNK4llvm16HexagonInstrInfo15isNewValueStoreERKNS_12MachineInstrE">isNewValueStore</a>(<a class="local col4 ref" href="#294I" title='I' data-ref="294I">I</a>);</td></tr>
<tr><th id="1518">1518</th><td>      <em>bool</em> <dfn class="local col6 decl" id="316IsVecJ" title='IsVecJ' data-type='bool' data-ref="316IsVecJ">IsVecJ</dfn> = <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo8isHVXVecERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isHVXVec' data-ref="_ZNK4llvm16HexagonInstrInfo8isHVXVecERKNS_12MachineInstrE">isHVXVec</a>(<a class="local col5 ref" href="#295J" title='J' data-ref="295J">J</a>);</td></tr>
<tr><th id="1519">1519</th><td>      <em>bool</em> <dfn class="local col7 decl" id="317IsVecI" title='IsVecI' data-type='bool' data-ref="317IsVecI">IsVecI</dfn> = <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo8isHVXVecERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isHVXVec' data-ref="_ZNK4llvm16HexagonInstrInfo8isHVXVecERKNS_12MachineInstrE">isHVXVec</a>(<a class="local col4 ref" href="#294I" title='I' data-ref="294I">I</a>);</td></tr>
<tr><th id="1520">1520</th><td></td></tr>
<tr><th id="1521">1521</th><td>      <b>if</b> (Slot1Store &amp;&amp; MF.getSubtarget&lt;HexagonSubtarget&gt;().hasV65Ops() &amp;&amp;</td></tr>
<tr><th id="1522">1522</th><td>          ((LoadJ &amp;&amp; StoreI &amp;&amp; !NVStoreI) ||</td></tr>
<tr><th id="1523">1523</th><td>           (StoreJ &amp;&amp; LoadI &amp;&amp; !NVStoreJ)) &amp;&amp;</td></tr>
<tr><th id="1524">1524</th><td>          (J.getOpcode() != Hexagon::<span class='error' title="no member named &apos;S2_allocframe&apos; in namespace &apos;llvm::Hexagon&apos;">S2_allocframe</span> &amp;&amp;</td></tr>
<tr><th id="1525">1525</th><td>           I.getOpcode() != Hexagon::<span class='error' title="no member named &apos;S2_allocframe&apos; in namespace &apos;llvm::Hexagon&apos;">S2_allocframe</span>) &amp;&amp;</td></tr>
<tr><th id="1526">1526</th><td>          (J.getOpcode() != Hexagon::<span class='error' title="no member named &apos;L2_deallocframe&apos; in namespace &apos;llvm::Hexagon&apos;">L2_deallocframe</span> &amp;&amp;</td></tr>
<tr><th id="1527">1527</th><td>           I.getOpcode() != Hexagon::<span class='error' title="no member named &apos;L2_deallocframe&apos; in namespace &apos;llvm::Hexagon&apos;">L2_deallocframe</span>) &amp;&amp;</td></tr>
<tr><th id="1528">1528</th><td>          (!HII-&gt;isMemOp(J) &amp;&amp; !HII-&gt;isMemOp(I)) &amp;&amp; (!IsVecJ &amp;&amp; !IsVecI))</td></tr>
<tr><th id="1529">1529</th><td>        <a class="member" href="HexagonVLIWPacketizer.h.html#_ZN4llvm21HexagonPacketizerList18setmemShufDisabledEb" title='llvm::HexagonPacketizerList::setmemShufDisabled' data-ref="_ZN4llvm21HexagonPacketizerList18setmemShufDisabledEb">setmemShufDisabled</a>(<b>true</b>);</td></tr>
<tr><th id="1530">1530</th><td>      <b>else</b></td></tr>
<tr><th id="1531">1531</th><td>        <b>if</b> (<a class="local col1 ref" href="#311StoreJ" title='StoreJ' data-ref="311StoreJ">StoreJ</a> &amp;&amp; <a class="local col2 ref" href="#312LoadI" title='LoadI' data-ref="312LoadI">LoadI</a> &amp;&amp; <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#_ZNK4llvm18VLIWPacketizerList5aliasERKNS_12MachineInstrES3_b" title='llvm::VLIWPacketizerList::alias' data-ref="_ZNK4llvm18VLIWPacketizerList5aliasERKNS_12MachineInstrES3_b">alias</a>(<a class="local col5 ref" href="#295J" title='J' data-ref="295J">J</a>, <a class="local col4 ref" href="#294I" title='I' data-ref="294I">I</a>)) {</td></tr>
<tr><th id="1532">1532</th><td>          <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::FoundSequentialDependence" title='llvm::HexagonPacketizerList::FoundSequentialDependence' data-ref="llvm::HexagonPacketizerList::FoundSequentialDependence">FoundSequentialDependence</a> = <b>true</b>;</td></tr>
<tr><th id="1533">1533</th><td>          <b>break</b>;</td></tr>
<tr><th id="1534">1534</th><td>        }</td></tr>
<tr><th id="1535">1535</th><td></td></tr>
<tr><th id="1536">1536</th><td>      <b>if</b> (!<a class="local col1 ref" href="#311StoreJ" title='StoreJ' data-ref="311StoreJ">StoreJ</a>)</td></tr>
<tr><th id="1537">1537</th><td>        <b>if</b> (!<a class="local col0 ref" href="#310LoadJ" title='LoadJ' data-ref="310LoadJ">LoadJ</a> || (!<a class="local col2 ref" href="#312LoadI" title='LoadI' data-ref="312LoadI">LoadI</a> &amp;&amp; !<a class="local col3 ref" href="#313StoreI" title='StoreI' data-ref="313StoreI">StoreI</a>)) {</td></tr>
<tr><th id="1538">1538</th><td>          <i>// If J is neither load nor store, assume a dependency.</i></td></tr>
<tr><th id="1539">1539</th><td><i>          // If J is a load, but I is neither, also assume a dependency.</i></td></tr>
<tr><th id="1540">1540</th><td>          <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::FoundSequentialDependence" title='llvm::HexagonPacketizerList::FoundSequentialDependence' data-ref="llvm::HexagonPacketizerList::FoundSequentialDependence">FoundSequentialDependence</a> = <b>true</b>;</td></tr>
<tr><th id="1541">1541</th><td>          <b>break</b>;</td></tr>
<tr><th id="1542">1542</th><td>        }</td></tr>
<tr><th id="1543">1543</th><td>      <i>// Store followed by store: not OK on V2.</i></td></tr>
<tr><th id="1544">1544</th><td><i>      // Store followed by load: not OK on all.</i></td></tr>
<tr><th id="1545">1545</th><td><i>      // Load followed by store: OK on all.</i></td></tr>
<tr><th id="1546">1546</th><td><i>      // Load followed by load: OK on all.</i></td></tr>
<tr><th id="1547">1547</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1548">1548</th><td>    }</td></tr>
<tr><th id="1549">1549</th><td></td></tr>
<tr><th id="1550">1550</th><td>    <i>// Special case for ALLOCFRAME: even though there is dependency</i></td></tr>
<tr><th id="1551">1551</th><td><i>    // between ALLOCFRAME and subsequent store, allow it to be packetized</i></td></tr>
<tr><th id="1552">1552</th><td><i>    // in a same packet. This implies that the store is using the caller's</i></td></tr>
<tr><th id="1553">1553</th><td><i>    // SP. Hence, offset needs to be updated accordingly.</i></td></tr>
<tr><th id="1554">1554</th><td>    <b>if</b> (DepType == SDep::Data &amp;&amp; J.getOpcode() == Hexagon::<span class='error' title="no member named &apos;S2_allocframe&apos; in namespace &apos;llvm::Hexagon&apos;">S2_allocframe</span>) {</td></tr>
<tr><th id="1555">1555</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="318Opc" title='Opc' data-type='unsigned int' data-ref="318Opc">Opc</dfn> = <a class="local col4 ref" href="#294I" title='I' data-ref="294I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1556">1556</th><td>      <b>switch</b> (<a class="local col8 ref" href="#318Opc" title='Opc' data-ref="318Opc">Opc</a>) {</td></tr>
<tr><th id="1557">1557</th><td>        <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storerd_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerd_io</span>:</td></tr>
<tr><th id="1558">1558</th><td>        <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storeri_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storeri_io</span>:</td></tr>
<tr><th id="1559">1559</th><td>        <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storerh_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerh_io</span>:</td></tr>
<tr><th id="1560">1560</th><td>        <b>case</b> Hexagon::<span class='error' title="no member named &apos;S2_storerb_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storerb_io</span>:</td></tr>
<tr><th id="1561">1561</th><td>          <b>if</b> (I.getOperand(<var>0</var>).getReg() == HRI-&gt;getStackRegister()) {</td></tr>
<tr><th id="1562">1562</th><td>            <i>// Since this store is to be glued with allocframe in the same</i></td></tr>
<tr><th id="1563">1563</th><td><i>            // packet, it will use SP of the previous stack frame, i.e.</i></td></tr>
<tr><th id="1564">1564</th><td><i>            // caller's SP. Therefore, we need to recalculate offset</i></td></tr>
<tr><th id="1565">1565</th><td><i>            // according to this change.</i></td></tr>
<tr><th id="1566">1566</th><td>            GlueAllocframeStore = useCallersSP(I);</td></tr>
<tr><th id="1567">1567</th><td>            <b>if</b> (GlueAllocframeStore)</td></tr>
<tr><th id="1568">1568</th><td>              <b>continue</b>;</td></tr>
<tr><th id="1569">1569</th><td>          }</td></tr>
<tr><th id="1570">1570</th><td>          <b>break</b>;</td></tr>
<tr><th id="1571">1571</th><td>        <b>default</b>:</td></tr>
<tr><th id="1572">1572</th><td>          <b>break</b>;</td></tr>
<tr><th id="1573">1573</th><td>      }</td></tr>
<tr><th id="1574">1574</th><td>    }</td></tr>
<tr><th id="1575">1575</th><td></td></tr>
<tr><th id="1576">1576</th><td>    <i>// There are certain anti-dependencies that cannot be ignored.</i></td></tr>
<tr><th id="1577">1577</th><td><i>    // Specifically:</i></td></tr>
<tr><th id="1578">1578</th><td><i>    //   J2_call ... implicit-def %r0   ; SUJ</i></td></tr>
<tr><th id="1579">1579</th><td><i>    //   R0 = ...                   ; SUI</i></td></tr>
<tr><th id="1580">1580</th><td><i>    // Those cannot be packetized together, since the call will observe</i></td></tr>
<tr><th id="1581">1581</th><td><i>    // the effect of the assignment to R0.</i></td></tr>
<tr><th id="1582">1582</th><td>    <b>if</b> ((<a class="local col5 ref" href="#305DepType" title='DepType' data-ref="305DepType">DepType</a> == <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Anti" title='llvm::SDep::Kind::Anti' data-ref="llvm::SDep::Kind::Anti">Anti</a> || <a class="local col5 ref" href="#305DepType" title='DepType' data-ref="305DepType">DepType</a> == <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Output" title='llvm::SDep::Kind::Output' data-ref="llvm::SDep::Kind::Output">Output</a>) &amp;&amp; <a class="local col5 ref" href="#295J" title='J' data-ref="295J">J</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>()) {</td></tr>
<tr><th id="1583">1583</th><td>      <i>// Check if I defines any volatile register. We should also check</i></td></tr>
<tr><th id="1584">1584</th><td><i>      // registers that the call may read, but these happen to be a</i></td></tr>
<tr><th id="1585">1585</th><td><i>      // subset of the volatile register set.</i></td></tr>
<tr><th id="1586">1586</th><td>      <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="319Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="319Op">Op</dfn> : <a class="local col4 ref" href="#294I" title='I' data-ref="294I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="1587">1587</th><td>        <b>if</b> (<a class="local col9 ref" href="#319Op" title='Op' data-ref="319Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col9 ref" href="#319Op" title='Op' data-ref="319Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) {</td></tr>
<tr><th id="1588">1588</th><td>          <em>unsigned</em> <dfn class="local col0 decl" id="320R" title='R' data-type='unsigned int' data-ref="320R">R</dfn> = <a class="local col9 ref" href="#319Op" title='Op' data-ref="319Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1589">1589</th><td>          <b>if</b> (!J.readsRegister(R, <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an lvalue of type &apos;const llvm::HexagonRegisterInfo *&apos;">HRI</span>) &amp;&amp; !J.modifiesRegister(R, <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an lvalue of type &apos;const llvm::HexagonRegisterInfo *&apos;">HRI</span>))</td></tr>
<tr><th id="1590">1590</th><td>            <b>continue</b>;</td></tr>
<tr><th id="1591">1591</th><td>        } <b>else</b> <b>if</b> (!<a class="local col9 ref" href="#319Op" title='Op' data-ref="319Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9isRegMaskEv" title='llvm::MachineOperand::isRegMask' data-ref="_ZNK4llvm14MachineOperand9isRegMaskEv">isRegMask</a>()) {</td></tr>
<tr><th id="1592">1592</th><td>          <i>// If I has a regmask assume dependency.</i></td></tr>
<tr><th id="1593">1593</th><td>          <b>continue</b>;</td></tr>
<tr><th id="1594">1594</th><td>        }</td></tr>
<tr><th id="1595">1595</th><td>        <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::FoundSequentialDependence" title='llvm::HexagonPacketizerList::FoundSequentialDependence' data-ref="llvm::HexagonPacketizerList::FoundSequentialDependence">FoundSequentialDependence</a> = <b>true</b>;</td></tr>
<tr><th id="1596">1596</th><td>        <b>break</b>;</td></tr>
<tr><th id="1597">1597</th><td>      }</td></tr>
<tr><th id="1598">1598</th><td>    }</td></tr>
<tr><th id="1599">1599</th><td></td></tr>
<tr><th id="1600">1600</th><td>    <i>// Skip over remaining anti-dependences. Two instructions that are</i></td></tr>
<tr><th id="1601">1601</th><td><i>    // anti-dependent can share a packet, since in most such cases all</i></td></tr>
<tr><th id="1602">1602</th><td><i>    // operands are read before any modifications take place.</i></td></tr>
<tr><th id="1603">1603</th><td><i>    // The exceptions are branch and call instructions, since they are</i></td></tr>
<tr><th id="1604">1604</th><td><i>    // executed after all other instructions have completed (at least</i></td></tr>
<tr><th id="1605">1605</th><td><i>    // conceptually).</i></td></tr>
<tr><th id="1606">1606</th><td>    <b>if</b> (<a class="local col5 ref" href="#305DepType" title='DepType' data-ref="305DepType">DepType</a> != <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Anti" title='llvm::SDep::Kind::Anti' data-ref="llvm::SDep::Kind::Anti">Anti</a>) {</td></tr>
<tr><th id="1607">1607</th><td>      <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::FoundSequentialDependence" title='llvm::HexagonPacketizerList::FoundSequentialDependence' data-ref="llvm::HexagonPacketizerList::FoundSequentialDependence">FoundSequentialDependence</a> = <b>true</b>;</td></tr>
<tr><th id="1608">1608</th><td>      <b>break</b>;</td></tr>
<tr><th id="1609">1609</th><td>    }</td></tr>
<tr><th id="1610">1610</th><td>  }</td></tr>
<tr><th id="1611">1611</th><td></td></tr>
<tr><th id="1612">1612</th><td>  <b>if</b> (<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::FoundSequentialDependence" title='llvm::HexagonPacketizerList::FoundSequentialDependence' data-ref="llvm::HexagonPacketizerList::FoundSequentialDependence">FoundSequentialDependence</a>) {</td></tr>
<tr><th id="1613">1613</th><td>    <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::Dependence" title='llvm::HexagonPacketizerList::Dependence' data-ref="llvm::HexagonPacketizerList::Dependence">Dependence</a> = <b>true</b>;</td></tr>
<tr><th id="1614">1614</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1615">1615</th><td>  }</td></tr>
<tr><th id="1616">1616</th><td></td></tr>
<tr><th id="1617">1617</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1618">1618</th><td>}</td></tr>
<tr><th id="1619">1619</th><td></td></tr>
<tr><th id="1620">1620</th><td><em>bool</em> <a class="type" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList" title='llvm::HexagonPacketizerList' data-ref="llvm::HexagonPacketizerList">HexagonPacketizerList</a>::<dfn class="virtual decl def" id="_ZN4llvm21HexagonPacketizerList26isLegalToPruneDependenciesEPNS_5SUnitES2_" title='llvm::HexagonPacketizerList::isLegalToPruneDependencies' data-ref="_ZN4llvm21HexagonPacketizerList26isLegalToPruneDependenciesEPNS_5SUnitES2_">isLegalToPruneDependencies</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="321SUI" title='SUI' data-type='llvm::SUnit *' data-ref="321SUI">SUI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="322SUJ" title='SUJ' data-type='llvm::SUnit *' data-ref="322SUJ">SUJ</dfn>) {</td></tr>
<tr><th id="1621">1621</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SUI-&gt;getInstr() &amp;&amp; SUJ-&gt;getInstr()) ? void (0) : __assert_fail (&quot;SUI-&gt;getInstr() &amp;&amp; SUJ-&gt;getInstr()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp&quot;, 1621, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#321SUI" title='SUI' data-ref="321SUI">SUI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>() &amp;&amp; <a class="local col2 ref" href="#322SUJ" title='SUJ' data-ref="322SUJ">SUJ</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>());</td></tr>
<tr><th id="1622">1622</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="323I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="323I">I</dfn> = *<a class="local col1 ref" href="#321SUI" title='SUI' data-ref="321SUI">SUI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="1623">1623</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="324J" title='J' data-type='llvm::MachineInstr &amp;' data-ref="324J">J</dfn> = *<a class="local col2 ref" href="#322SUJ" title='SUJ' data-ref="322SUJ">SUJ</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="1624">1624</th><td></td></tr>
<tr><th id="1625">1625</th><td>  <em>bool</em> <dfn class="local col5 decl" id="325Coexist" title='Coexist' data-type='bool' data-ref="325Coexist">Coexist</dfn> = !<a class="member" href="#_ZN4llvm21HexagonPacketizerList13cannotCoexistERKNS_12MachineInstrES3_" title='llvm::HexagonPacketizerList::cannotCoexist' data-ref="_ZN4llvm21HexagonPacketizerList13cannotCoexistERKNS_12MachineInstrES3_">cannotCoexist</a>(<a class="local col3 ref" href="#323I" title='I' data-ref="323I">I</a>, <a class="local col4 ref" href="#324J" title='J' data-ref="324J">J</a>);</td></tr>
<tr><th id="1626">1626</th><td></td></tr>
<tr><th id="1627">1627</th><td>  <b>if</b> (<a class="local col5 ref" href="#325Coexist" title='Coexist' data-ref="325Coexist">Coexist</a> &amp;&amp; !<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::Dependence" title='llvm::HexagonPacketizerList::Dependence' data-ref="llvm::HexagonPacketizerList::Dependence">Dependence</a>)</td></tr>
<tr><th id="1628">1628</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1629">1629</th><td></td></tr>
<tr><th id="1630">1630</th><td>  <i>// Check if the instruction was promoted to a dot-new. If so, demote it</i></td></tr>
<tr><th id="1631">1631</th><td><i>  // back into a dot-old.</i></td></tr>
<tr><th id="1632">1632</th><td>  <b>if</b> (<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::PromotedToDotNew" title='llvm::HexagonPacketizerList::PromotedToDotNew' data-ref="llvm::HexagonPacketizerList::PromotedToDotNew">PromotedToDotNew</a>)</td></tr>
<tr><th id="1633">1633</th><td>    <a class="member" href="#_ZN4llvm21HexagonPacketizerList14demoteToDotOldERNS_12MachineInstrE" title='llvm::HexagonPacketizerList::demoteToDotOld' data-ref="_ZN4llvm21HexagonPacketizerList14demoteToDotOldERNS_12MachineInstrE">demoteToDotOld</a>(<span class='refarg'><a class="local col3 ref" href="#323I" title='I' data-ref="323I">I</a></span>);</td></tr>
<tr><th id="1634">1634</th><td></td></tr>
<tr><th id="1635">1635</th><td>  <a class="member" href="#_ZN4llvm21HexagonPacketizerList13cleanUpDotCurEv" title='llvm::HexagonPacketizerList::cleanUpDotCur' data-ref="_ZN4llvm21HexagonPacketizerList13cleanUpDotCurEv">cleanUpDotCur</a>();</td></tr>
<tr><th id="1636">1636</th><td>  <i>// Check if the instruction (must be a store) was glued with an allocframe</i></td></tr>
<tr><th id="1637">1637</th><td><i>  // instruction. If so, restore its offset to its original value, i.e. use</i></td></tr>
<tr><th id="1638">1638</th><td><i>  // current SP instead of caller's SP.</i></td></tr>
<tr><th id="1639">1639</th><td>  <b>if</b> (<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::GlueAllocframeStore" title='llvm::HexagonPacketizerList::GlueAllocframeStore' data-ref="llvm::HexagonPacketizerList::GlueAllocframeStore">GlueAllocframeStore</a>) {</td></tr>
<tr><th id="1640">1640</th><td>    <a class="member" href="#_ZN4llvm21HexagonPacketizerList12useCalleesSPERNS_12MachineInstrE" title='llvm::HexagonPacketizerList::useCalleesSP' data-ref="_ZN4llvm21HexagonPacketizerList12useCalleesSPERNS_12MachineInstrE">useCalleesSP</a>(<span class='refarg'><a class="local col3 ref" href="#323I" title='I' data-ref="323I">I</a></span>);</td></tr>
<tr><th id="1641">1641</th><td>    <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::GlueAllocframeStore" title='llvm::HexagonPacketizerList::GlueAllocframeStore' data-ref="llvm::HexagonPacketizerList::GlueAllocframeStore">GlueAllocframeStore</a> = <b>false</b>;</td></tr>
<tr><th id="1642">1642</th><td>  }</td></tr>
<tr><th id="1643">1643</th><td></td></tr>
<tr><th id="1644">1644</th><td>  <b>if</b> (<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::ChangedOffset" title='llvm::HexagonPacketizerList::ChangedOffset' data-ref="llvm::HexagonPacketizerList::ChangedOffset">ChangedOffset</a> != <a class="macro" href="../../../../../include/stdint.h.html#134" title="(9223372036854775807L)" data-ref="_M/INT64_MAX">INT64_MAX</a>)</td></tr>
<tr><th id="1645">1645</th><td>    <a class="member" href="#_ZN4llvm21HexagonPacketizerList17undoChangedOffsetERNS_12MachineInstrE" title='llvm::HexagonPacketizerList::undoChangedOffset' data-ref="_ZN4llvm21HexagonPacketizerList17undoChangedOffsetERNS_12MachineInstrE">undoChangedOffset</a>(<span class='refarg'><a class="local col3 ref" href="#323I" title='I' data-ref="323I">I</a></span>);</td></tr>
<tr><th id="1646">1646</th><td></td></tr>
<tr><th id="1647">1647</th><td>  <b>if</b> (<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::GlueToNewValueJump" title='llvm::HexagonPacketizerList::GlueToNewValueJump' data-ref="llvm::HexagonPacketizerList::GlueToNewValueJump">GlueToNewValueJump</a>) {</td></tr>
<tr><th id="1648">1648</th><td>    <i>// Putting I and J together would prevent the new-value jump from being</i></td></tr>
<tr><th id="1649">1649</th><td><i>    // packetized with the producer. In that case I and J must be separated.</i></td></tr>
<tr><th id="1650">1650</th><td>    <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::GlueToNewValueJump" title='llvm::HexagonPacketizerList::GlueToNewValueJump' data-ref="llvm::HexagonPacketizerList::GlueToNewValueJump">GlueToNewValueJump</a> = <b>false</b>;</td></tr>
<tr><th id="1651">1651</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1652">1652</th><td>  }</td></tr>
<tr><th id="1653">1653</th><td></td></tr>
<tr><th id="1654">1654</th><td>  <b>if</b> (!<a class="local col5 ref" href="#325Coexist" title='Coexist' data-ref="325Coexist">Coexist</a>)</td></tr>
<tr><th id="1655">1655</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1656">1656</th><td></td></tr>
<tr><th id="1657">1657</th><td>  <b>if</b> (<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::ChangedOffset" title='llvm::HexagonPacketizerList::ChangedOffset' data-ref="llvm::HexagonPacketizerList::ChangedOffset">ChangedOffset</a> == <a class="macro" href="../../../../../include/stdint.h.html#134" title="(9223372036854775807L)" data-ref="_M/INT64_MAX">INT64_MAX</a> &amp;&amp; <a class="member" href="#_ZN4llvm21HexagonPacketizerList12updateOffsetEPNS_5SUnitES2_" title='llvm::HexagonPacketizerList::updateOffset' data-ref="_ZN4llvm21HexagonPacketizerList12updateOffsetEPNS_5SUnitES2_">updateOffset</a>(<a class="local col1 ref" href="#321SUI" title='SUI' data-ref="321SUI">SUI</a>, <a class="local col2 ref" href="#322SUJ" title='SUJ' data-ref="322SUJ">SUJ</a>)) {</td></tr>
<tr><th id="1658">1658</th><td>    <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::FoundSequentialDependence" title='llvm::HexagonPacketizerList::FoundSequentialDependence' data-ref="llvm::HexagonPacketizerList::FoundSequentialDependence">FoundSequentialDependence</a> = <b>false</b>;</td></tr>
<tr><th id="1659">1659</th><td>    <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::Dependence" title='llvm::HexagonPacketizerList::Dependence' data-ref="llvm::HexagonPacketizerList::Dependence">Dependence</a> = <b>false</b>;</td></tr>
<tr><th id="1660">1660</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1661">1661</th><td>  }</td></tr>
<tr><th id="1662">1662</th><td></td></tr>
<tr><th id="1663">1663</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1664">1664</th><td>}</td></tr>
<tr><th id="1665">1665</th><td></td></tr>
<tr><th id="1666">1666</th><td></td></tr>
<tr><th id="1667">1667</th><td><em>bool</em> <a class="type" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList" title='llvm::HexagonPacketizerList' data-ref="llvm::HexagonPacketizerList">HexagonPacketizerList</a>::<dfn class="decl def" id="_ZN4llvm21HexagonPacketizerList15foundLSInPacketEv" title='llvm::HexagonPacketizerList::foundLSInPacket' data-ref="_ZN4llvm21HexagonPacketizerList15foundLSInPacketEv">foundLSInPacket</dfn>() {</td></tr>
<tr><th id="1668">1668</th><td>  <em>bool</em> <dfn class="local col6 decl" id="326FoundLoad" title='FoundLoad' data-type='bool' data-ref="326FoundLoad">FoundLoad</dfn> = <b>false</b>;</td></tr>
<tr><th id="1669">1669</th><td>  <em>bool</em> <dfn class="local col7 decl" id="327FoundStore" title='FoundStore' data-type='bool' data-ref="327FoundStore">FoundStore</dfn> = <b>false</b>;</td></tr>
<tr><th id="1670">1670</th><td></td></tr>
<tr><th id="1671">1671</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col8 decl" id="328MJ" title='MJ' data-type='llvm::MachineInstr *' data-ref="328MJ">MJ</dfn> : <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::CurrentPacketMIs" title='llvm::VLIWPacketizerList::CurrentPacketMIs' data-ref="llvm::VLIWPacketizerList::CurrentPacketMIs">CurrentPacketMIs</a>) {</td></tr>
<tr><th id="1672">1672</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="329Opc" title='Opc' data-type='unsigned int' data-ref="329Opc">Opc</dfn> = <a class="local col8 ref" href="#328MJ" title='MJ' data-ref="328MJ">MJ</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1673">1673</th><td>    <b>if</b> (Opc == Hexagon::<span class='error' title="no member named &apos;S2_allocframe&apos; in namespace &apos;llvm::Hexagon&apos;">S2_allocframe</span> || Opc == Hexagon::<span class='error' title="no member named &apos;L2_deallocframe&apos; in namespace &apos;llvm::Hexagon&apos;">L2_deallocframe</span>)</td></tr>
<tr><th id="1674">1674</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1675">1675</th><td>    <b>if</b> (<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo7isMemOpERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isMemOp' data-ref="_ZNK4llvm16HexagonInstrInfo7isMemOpERKNS_12MachineInstrE">isMemOp</a>(*<a class="local col8 ref" href="#328MJ" title='MJ' data-ref="328MJ">MJ</a>))</td></tr>
<tr><th id="1676">1676</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1677">1677</th><td>    <b>if</b> (<a class="local col8 ref" href="#328MJ" title='MJ' data-ref="328MJ">MJ</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>())</td></tr>
<tr><th id="1678">1678</th><td>      <a class="local col6 ref" href="#326FoundLoad" title='FoundLoad' data-ref="326FoundLoad">FoundLoad</a> = <b>true</b>;</td></tr>
<tr><th id="1679">1679</th><td>    <b>if</b> (<a class="local col8 ref" href="#328MJ" title='MJ' data-ref="328MJ">MJ</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>() &amp;&amp; !<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo15isNewValueStoreERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isNewValueStore' data-ref="_ZNK4llvm16HexagonInstrInfo15isNewValueStoreERKNS_12MachineInstrE">isNewValueStore</a>(*<a class="local col8 ref" href="#328MJ" title='MJ' data-ref="328MJ">MJ</a>))</td></tr>
<tr><th id="1680">1680</th><td>      <a class="local col7 ref" href="#327FoundStore" title='FoundStore' data-ref="327FoundStore">FoundStore</a> = <b>true</b>;</td></tr>
<tr><th id="1681">1681</th><td>  }</td></tr>
<tr><th id="1682">1682</th><td>  <b>return</b> <a class="local col6 ref" href="#326FoundLoad" title='FoundLoad' data-ref="326FoundLoad">FoundLoad</a> &amp;&amp; <a class="local col7 ref" href="#327FoundStore" title='FoundStore' data-ref="327FoundStore">FoundStore</a>;</td></tr>
<tr><th id="1683">1683</th><td>}</td></tr>
<tr><th id="1684">1684</th><td></td></tr>
<tr><th id="1685">1685</th><td></td></tr>
<tr><th id="1686">1686</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a></td></tr>
<tr><th id="1687">1687</th><td><a class="type" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList" title='llvm::HexagonPacketizerList' data-ref="llvm::HexagonPacketizerList">HexagonPacketizerList</a>::<dfn class="virtual decl def" id="_ZN4llvm21HexagonPacketizerList11addToPacketERNS_12MachineInstrE" title='llvm::HexagonPacketizerList::addToPacket' data-ref="_ZN4llvm21HexagonPacketizerList11addToPacketERNS_12MachineInstrE">addToPacket</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="330MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="330MI">MI</dfn>) {</td></tr>
<tr><th id="1688">1688</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="331MII" title='MII' data-type='MachineBasicBlock::iterator' data-ref="331MII">MII</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col0 ref" href="#330MI" title='MI' data-ref="330MI">MI</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="1689">1689</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="332MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="332MBB">MBB</dfn> = <a class="local col0 ref" href="#330MI" title='MI' data-ref="330MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1690">1690</th><td></td></tr>
<tr><th id="1691">1691</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::CurrentPacketMIs" title='llvm::VLIWPacketizerList::CurrentPacketMIs' data-ref="llvm::VLIWPacketizerList::CurrentPacketMIs">CurrentPacketMIs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>())</td></tr>
<tr><th id="1692">1692</th><td>    <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::PacketStalls" title='llvm::HexagonPacketizerList::PacketStalls' data-ref="llvm::HexagonPacketizerList::PacketStalls">PacketStalls</a> = <b>false</b>;</td></tr>
<tr><th id="1693">1693</th><td>  <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::PacketStalls" title='llvm::HexagonPacketizerList::PacketStalls' data-ref="llvm::HexagonPacketizerList::PacketStalls">PacketStalls</a> |= <a class="member" href="#_ZN4llvm21HexagonPacketizerList13producesStallERKNS_12MachineInstrE" title='llvm::HexagonPacketizerList::producesStall' data-ref="_ZN4llvm21HexagonPacketizerList13producesStallERKNS_12MachineInstrE">producesStall</a>(<a class="local col0 ref" href="#330MI" title='MI' data-ref="330MI">MI</a>);</td></tr>
<tr><th id="1694">1694</th><td></td></tr>
<tr><th id="1695">1695</th><td>  <b>if</b> (<a class="local col0 ref" href="#330MI" title='MI' data-ref="330MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isImplicitDefEv" title='llvm::MachineInstr::isImplicitDef' data-ref="_ZNK4llvm12MachineInstr13isImplicitDefEv">isImplicitDef</a>()) {</td></tr>
<tr><th id="1696">1696</th><td>    <i>// Add to the packet to allow subsequent instructions to be checked</i></td></tr>
<tr><th id="1697">1697</th><td><i>    // properly.</i></td></tr>
<tr><th id="1698">1698</th><td>    <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::CurrentPacketMIs" title='llvm::VLIWPacketizerList::CurrentPacketMIs' data-ref="llvm::VLIWPacketizerList::CurrentPacketMIs">CurrentPacketMIs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(&amp;<a class="local col0 ref" href="#330MI" title='MI' data-ref="330MI">MI</a>);</td></tr>
<tr><th id="1699">1699</th><td>    <b>return</b> <a class="local col1 ref" href="#331MII" title='MII' data-ref="331MII">MII</a>;</td></tr>
<tr><th id="1700">1700</th><td>  }</td></tr>
<tr><th id="1701">1701</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ResourceTracker-&gt;canReserveResources(MI)) ? void (0) : __assert_fail (&quot;ResourceTracker-&gt;canReserveResources(MI)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp&quot;, 1701, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::ResourceTracker" title='llvm::VLIWPacketizerList::ResourceTracker' data-ref="llvm::VLIWPacketizerList::ResourceTracker">ResourceTracker</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#_ZN4llvm13DFAPacketizer19canReserveResourcesERNS_12MachineInstrE" title='llvm::DFAPacketizer::canReserveResources' data-ref="_ZN4llvm13DFAPacketizer19canReserveResourcesERNS_12MachineInstrE">canReserveResources</a>(<span class='refarg'><a class="local col0 ref" href="#330MI" title='MI' data-ref="330MI">MI</a></span>));</td></tr>
<tr><th id="1702">1702</th><td></td></tr>
<tr><th id="1703">1703</th><td>  <em>bool</em> <dfn class="local col3 decl" id="333ExtMI" title='ExtMI' data-type='bool' data-ref="333ExtMI">ExtMI</dfn> = <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo10isExtendedERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isExtended' data-ref="_ZNK4llvm16HexagonInstrInfo10isExtendedERKNS_12MachineInstrE">isExtended</a>(<a class="local col0 ref" href="#330MI" title='MI' data-ref="330MI">MI</a>) || <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo15isConstExtendedERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isConstExtended' data-ref="_ZNK4llvm16HexagonInstrInfo15isConstExtendedERKNS_12MachineInstrE">isConstExtended</a>(<a class="local col0 ref" href="#330MI" title='MI' data-ref="330MI">MI</a>);</td></tr>
<tr><th id="1704">1704</th><td>  <em>bool</em> <dfn class="local col4 decl" id="334Good" title='Good' data-type='bool' data-ref="334Good">Good</dfn> = <b>true</b>;</td></tr>
<tr><th id="1705">1705</th><td></td></tr>
<tr><th id="1706">1706</th><td>  <b>if</b> (<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::GlueToNewValueJump" title='llvm::HexagonPacketizerList::GlueToNewValueJump' data-ref="llvm::HexagonPacketizerList::GlueToNewValueJump">GlueToNewValueJump</a>) {</td></tr>
<tr><th id="1707">1707</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="335NvjMI" title='NvjMI' data-type='llvm::MachineInstr &amp;' data-ref="335NvjMI">NvjMI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col1 ref" href="#331MII" title='MII' data-ref="331MII">MII</a>;</td></tr>
<tr><th id="1708">1708</th><td>    <i>// We need to put both instructions in the same packet: MI and NvjMI.</i></td></tr>
<tr><th id="1709">1709</th><td><i>    // Either of them can require a constant extender. Try to add both to</i></td></tr>
<tr><th id="1710">1710</th><td><i>    // the current packet, and if that fails, end the packet and start a</i></td></tr>
<tr><th id="1711">1711</th><td><i>    // new one.</i></td></tr>
<tr><th id="1712">1712</th><td>    <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::ResourceTracker" title='llvm::VLIWPacketizerList::ResourceTracker' data-ref="llvm::VLIWPacketizerList::ResourceTracker">ResourceTracker</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#_ZN4llvm13DFAPacketizer16reserveResourcesERNS_12MachineInstrE" title='llvm::DFAPacketizer::reserveResources' data-ref="_ZN4llvm13DFAPacketizer16reserveResourcesERNS_12MachineInstrE">reserveResources</a>(<span class='refarg'><a class="local col0 ref" href="#330MI" title='MI' data-ref="330MI">MI</a></span>);</td></tr>
<tr><th id="1713">1713</th><td>    <b>if</b> (<a class="local col3 ref" href="#333ExtMI" title='ExtMI' data-ref="333ExtMI">ExtMI</a>)</td></tr>
<tr><th id="1714">1714</th><td>      <a class="local col4 ref" href="#334Good" title='Good' data-ref="334Good">Good</a> = <a class="member" href="#_ZN4llvm21HexagonPacketizerList31tryAllocateResourcesForConstExtEb" title='llvm::HexagonPacketizerList::tryAllocateResourcesForConstExt' data-ref="_ZN4llvm21HexagonPacketizerList31tryAllocateResourcesForConstExtEb">tryAllocateResourcesForConstExt</a>(<b>true</b>);</td></tr>
<tr><th id="1715">1715</th><td></td></tr>
<tr><th id="1716">1716</th><td>    <em>bool</em> <dfn class="local col6 decl" id="336ExtNvjMI" title='ExtNvjMI' data-type='bool' data-ref="336ExtNvjMI">ExtNvjMI</dfn> = <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo10isExtendedERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isExtended' data-ref="_ZNK4llvm16HexagonInstrInfo10isExtendedERKNS_12MachineInstrE">isExtended</a>(<a class="local col5 ref" href="#335NvjMI" title='NvjMI' data-ref="335NvjMI">NvjMI</a>) || <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo15isConstExtendedERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isConstExtended' data-ref="_ZNK4llvm16HexagonInstrInfo15isConstExtendedERKNS_12MachineInstrE">isConstExtended</a>(<a class="local col5 ref" href="#335NvjMI" title='NvjMI' data-ref="335NvjMI">NvjMI</a>);</td></tr>
<tr><th id="1717">1717</th><td>    <b>if</b> (<a class="local col4 ref" href="#334Good" title='Good' data-ref="334Good">Good</a>) {</td></tr>
<tr><th id="1718">1718</th><td>      <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::ResourceTracker" title='llvm::VLIWPacketizerList::ResourceTracker' data-ref="llvm::VLIWPacketizerList::ResourceTracker">ResourceTracker</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#_ZN4llvm13DFAPacketizer19canReserveResourcesERNS_12MachineInstrE" title='llvm::DFAPacketizer::canReserveResources' data-ref="_ZN4llvm13DFAPacketizer19canReserveResourcesERNS_12MachineInstrE">canReserveResources</a>(<span class='refarg'><a class="local col5 ref" href="#335NvjMI" title='NvjMI' data-ref="335NvjMI">NvjMI</a></span>))</td></tr>
<tr><th id="1719">1719</th><td>        <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::ResourceTracker" title='llvm::VLIWPacketizerList::ResourceTracker' data-ref="llvm::VLIWPacketizerList::ResourceTracker">ResourceTracker</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#_ZN4llvm13DFAPacketizer16reserveResourcesERNS_12MachineInstrE" title='llvm::DFAPacketizer::reserveResources' data-ref="_ZN4llvm13DFAPacketizer16reserveResourcesERNS_12MachineInstrE">reserveResources</a>(<span class='refarg'><a class="local col5 ref" href="#335NvjMI" title='NvjMI' data-ref="335NvjMI">NvjMI</a></span>);</td></tr>
<tr><th id="1720">1720</th><td>      <b>else</b></td></tr>
<tr><th id="1721">1721</th><td>        <a class="local col4 ref" href="#334Good" title='Good' data-ref="334Good">Good</a> = <b>false</b>;</td></tr>
<tr><th id="1722">1722</th><td>    }</td></tr>
<tr><th id="1723">1723</th><td>    <b>if</b> (<a class="local col4 ref" href="#334Good" title='Good' data-ref="334Good">Good</a> &amp;&amp; <a class="local col6 ref" href="#336ExtNvjMI" title='ExtNvjMI' data-ref="336ExtNvjMI">ExtNvjMI</a>)</td></tr>
<tr><th id="1724">1724</th><td>      <a class="local col4 ref" href="#334Good" title='Good' data-ref="334Good">Good</a> = <a class="member" href="#_ZN4llvm21HexagonPacketizerList31tryAllocateResourcesForConstExtEb" title='llvm::HexagonPacketizerList::tryAllocateResourcesForConstExt' data-ref="_ZN4llvm21HexagonPacketizerList31tryAllocateResourcesForConstExtEb">tryAllocateResourcesForConstExt</a>(<b>true</b>);</td></tr>
<tr><th id="1725">1725</th><td></td></tr>
<tr><th id="1726">1726</th><td>    <b>if</b> (!<a class="local col4 ref" href="#334Good" title='Good' data-ref="334Good">Good</a>) {</td></tr>
<tr><th id="1727">1727</th><td>      <a class="virtual member" href="#_ZN4llvm21HexagonPacketizerList9endPacketEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::HexagonPacketizerList::endPacket' data-ref="_ZN4llvm21HexagonPacketizerList9endPacketEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">endPacket</a>(<a class="local col2 ref" href="#332MBB" title='MBB' data-ref="332MBB">MBB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#330MI" title='MI' data-ref="330MI">MI</a>);</td></tr>
<tr><th id="1728">1728</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ResourceTracker-&gt;canReserveResources(MI)) ? void (0) : __assert_fail (&quot;ResourceTracker-&gt;canReserveResources(MI)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp&quot;, 1728, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::ResourceTracker" title='llvm::VLIWPacketizerList::ResourceTracker' data-ref="llvm::VLIWPacketizerList::ResourceTracker">ResourceTracker</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#_ZN4llvm13DFAPacketizer19canReserveResourcesERNS_12MachineInstrE" title='llvm::DFAPacketizer::canReserveResources' data-ref="_ZN4llvm13DFAPacketizer19canReserveResourcesERNS_12MachineInstrE">canReserveResources</a>(<span class='refarg'><a class="local col0 ref" href="#330MI" title='MI' data-ref="330MI">MI</a></span>));</td></tr>
<tr><th id="1729">1729</th><td>      <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::ResourceTracker" title='llvm::VLIWPacketizerList::ResourceTracker' data-ref="llvm::VLIWPacketizerList::ResourceTracker">ResourceTracker</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#_ZN4llvm13DFAPacketizer16reserveResourcesERNS_12MachineInstrE" title='llvm::DFAPacketizer::reserveResources' data-ref="_ZN4llvm13DFAPacketizer16reserveResourcesERNS_12MachineInstrE">reserveResources</a>(<span class='refarg'><a class="local col0 ref" href="#330MI" title='MI' data-ref="330MI">MI</a></span>);</td></tr>
<tr><th id="1730">1730</th><td>      <b>if</b> (<a class="local col3 ref" href="#333ExtMI" title='ExtMI' data-ref="333ExtMI">ExtMI</a>) {</td></tr>
<tr><th id="1731">1731</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (canReserveResourcesForConstExt()) ? void (0) : __assert_fail (&quot;canReserveResourcesForConstExt()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp&quot;, 1731, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZN4llvm21HexagonPacketizerList30canReserveResourcesForConstExtEv" title='llvm::HexagonPacketizerList::canReserveResourcesForConstExt' data-ref="_ZN4llvm21HexagonPacketizerList30canReserveResourcesForConstExtEv">canReserveResourcesForConstExt</a>());</td></tr>
<tr><th id="1732">1732</th><td>        <a class="member" href="#_ZN4llvm21HexagonPacketizerList31tryAllocateResourcesForConstExtEb" title='llvm::HexagonPacketizerList::tryAllocateResourcesForConstExt' data-ref="_ZN4llvm21HexagonPacketizerList31tryAllocateResourcesForConstExtEb">tryAllocateResourcesForConstExt</a>(<b>true</b>);</td></tr>
<tr><th id="1733">1733</th><td>      }</td></tr>
<tr><th id="1734">1734</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ResourceTracker-&gt;canReserveResources(NvjMI)) ? void (0) : __assert_fail (&quot;ResourceTracker-&gt;canReserveResources(NvjMI)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp&quot;, 1734, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::ResourceTracker" title='llvm::VLIWPacketizerList::ResourceTracker' data-ref="llvm::VLIWPacketizerList::ResourceTracker">ResourceTracker</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#_ZN4llvm13DFAPacketizer19canReserveResourcesERNS_12MachineInstrE" title='llvm::DFAPacketizer::canReserveResources' data-ref="_ZN4llvm13DFAPacketizer19canReserveResourcesERNS_12MachineInstrE">canReserveResources</a>(<span class='refarg'><a class="local col5 ref" href="#335NvjMI" title='NvjMI' data-ref="335NvjMI">NvjMI</a></span>));</td></tr>
<tr><th id="1735">1735</th><td>      <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::ResourceTracker" title='llvm::VLIWPacketizerList::ResourceTracker' data-ref="llvm::VLIWPacketizerList::ResourceTracker">ResourceTracker</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#_ZN4llvm13DFAPacketizer16reserveResourcesERNS_12MachineInstrE" title='llvm::DFAPacketizer::reserveResources' data-ref="_ZN4llvm13DFAPacketizer16reserveResourcesERNS_12MachineInstrE">reserveResources</a>(<span class='refarg'><a class="local col5 ref" href="#335NvjMI" title='NvjMI' data-ref="335NvjMI">NvjMI</a></span>);</td></tr>
<tr><th id="1736">1736</th><td>      <b>if</b> (<a class="local col6 ref" href="#336ExtNvjMI" title='ExtNvjMI' data-ref="336ExtNvjMI">ExtNvjMI</a>) {</td></tr>
<tr><th id="1737">1737</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (canReserveResourcesForConstExt()) ? void (0) : __assert_fail (&quot;canReserveResourcesForConstExt()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp&quot;, 1737, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZN4llvm21HexagonPacketizerList30canReserveResourcesForConstExtEv" title='llvm::HexagonPacketizerList::canReserveResourcesForConstExt' data-ref="_ZN4llvm21HexagonPacketizerList30canReserveResourcesForConstExtEv">canReserveResourcesForConstExt</a>());</td></tr>
<tr><th id="1738">1738</th><td>        <a class="member" href="#_ZN4llvm21HexagonPacketizerList27reserveResourcesForConstExtEv" title='llvm::HexagonPacketizerList::reserveResourcesForConstExt' data-ref="_ZN4llvm21HexagonPacketizerList27reserveResourcesForConstExtEv">reserveResourcesForConstExt</a>();</td></tr>
<tr><th id="1739">1739</th><td>      }</td></tr>
<tr><th id="1740">1740</th><td>    }</td></tr>
<tr><th id="1741">1741</th><td>    <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::CurrentPacketMIs" title='llvm::VLIWPacketizerList::CurrentPacketMIs' data-ref="llvm::VLIWPacketizerList::CurrentPacketMIs">CurrentPacketMIs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(&amp;<a class="local col0 ref" href="#330MI" title='MI' data-ref="330MI">MI</a>);</td></tr>
<tr><th id="1742">1742</th><td>    <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::CurrentPacketMIs" title='llvm::VLIWPacketizerList::CurrentPacketMIs' data-ref="llvm::VLIWPacketizerList::CurrentPacketMIs">CurrentPacketMIs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(&amp;<a class="local col5 ref" href="#335NvjMI" title='NvjMI' data-ref="335NvjMI">NvjMI</a>);</td></tr>
<tr><th id="1743">1743</th><td>    <b>return</b> <a class="local col1 ref" href="#331MII" title='MII' data-ref="331MII">MII</a>;</td></tr>
<tr><th id="1744">1744</th><td>  }</td></tr>
<tr><th id="1745">1745</th><td></td></tr>
<tr><th id="1746">1746</th><td>  <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::ResourceTracker" title='llvm::VLIWPacketizerList::ResourceTracker' data-ref="llvm::VLIWPacketizerList::ResourceTracker">ResourceTracker</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#_ZN4llvm13DFAPacketizer16reserveResourcesERNS_12MachineInstrE" title='llvm::DFAPacketizer::reserveResources' data-ref="_ZN4llvm13DFAPacketizer16reserveResourcesERNS_12MachineInstrE">reserveResources</a>(<span class='refarg'><a class="local col0 ref" href="#330MI" title='MI' data-ref="330MI">MI</a></span>);</td></tr>
<tr><th id="1747">1747</th><td>  <b>if</b> (<a class="local col3 ref" href="#333ExtMI" title='ExtMI' data-ref="333ExtMI">ExtMI</a> &amp;&amp; !<a class="member" href="#_ZN4llvm21HexagonPacketizerList31tryAllocateResourcesForConstExtEb" title='llvm::HexagonPacketizerList::tryAllocateResourcesForConstExt' data-ref="_ZN4llvm21HexagonPacketizerList31tryAllocateResourcesForConstExtEb">tryAllocateResourcesForConstExt</a>(<b>true</b>)) {</td></tr>
<tr><th id="1748">1748</th><td>    <a class="virtual member" href="#_ZN4llvm21HexagonPacketizerList9endPacketEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::HexagonPacketizerList::endPacket' data-ref="_ZN4llvm21HexagonPacketizerList9endPacketEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">endPacket</a>(<a class="local col2 ref" href="#332MBB" title='MBB' data-ref="332MBB">MBB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#330MI" title='MI' data-ref="330MI">MI</a>);</td></tr>
<tr><th id="1749">1749</th><td>    <b>if</b> (<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::PromotedToDotNew" title='llvm::HexagonPacketizerList::PromotedToDotNew' data-ref="llvm::HexagonPacketizerList::PromotedToDotNew">PromotedToDotNew</a>)</td></tr>
<tr><th id="1750">1750</th><td>      <a class="member" href="#_ZN4llvm21HexagonPacketizerList14demoteToDotOldERNS_12MachineInstrE" title='llvm::HexagonPacketizerList::demoteToDotOld' data-ref="_ZN4llvm21HexagonPacketizerList14demoteToDotOldERNS_12MachineInstrE">demoteToDotOld</a>(<span class='refarg'><a class="local col0 ref" href="#330MI" title='MI' data-ref="330MI">MI</a></span>);</td></tr>
<tr><th id="1751">1751</th><td>    <b>if</b> (<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::GlueAllocframeStore" title='llvm::HexagonPacketizerList::GlueAllocframeStore' data-ref="llvm::HexagonPacketizerList::GlueAllocframeStore">GlueAllocframeStore</a>) {</td></tr>
<tr><th id="1752">1752</th><td>      <a class="member" href="#_ZN4llvm21HexagonPacketizerList12useCalleesSPERNS_12MachineInstrE" title='llvm::HexagonPacketizerList::useCalleesSP' data-ref="_ZN4llvm21HexagonPacketizerList12useCalleesSPERNS_12MachineInstrE">useCalleesSP</a>(<span class='refarg'><a class="local col0 ref" href="#330MI" title='MI' data-ref="330MI">MI</a></span>);</td></tr>
<tr><th id="1753">1753</th><td>      <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::GlueAllocframeStore" title='llvm::HexagonPacketizerList::GlueAllocframeStore' data-ref="llvm::HexagonPacketizerList::GlueAllocframeStore">GlueAllocframeStore</a> = <b>false</b>;</td></tr>
<tr><th id="1754">1754</th><td>    }</td></tr>
<tr><th id="1755">1755</th><td>    <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::ResourceTracker" title='llvm::VLIWPacketizerList::ResourceTracker' data-ref="llvm::VLIWPacketizerList::ResourceTracker">ResourceTracker</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#_ZN4llvm13DFAPacketizer16reserveResourcesERNS_12MachineInstrE" title='llvm::DFAPacketizer::reserveResources' data-ref="_ZN4llvm13DFAPacketizer16reserveResourcesERNS_12MachineInstrE">reserveResources</a>(<span class='refarg'><a class="local col0 ref" href="#330MI" title='MI' data-ref="330MI">MI</a></span>);</td></tr>
<tr><th id="1756">1756</th><td>    <a class="member" href="#_ZN4llvm21HexagonPacketizerList27reserveResourcesForConstExtEv" title='llvm::HexagonPacketizerList::reserveResourcesForConstExt' data-ref="_ZN4llvm21HexagonPacketizerList27reserveResourcesForConstExtEv">reserveResourcesForConstExt</a>();</td></tr>
<tr><th id="1757">1757</th><td>  }</td></tr>
<tr><th id="1758">1758</th><td></td></tr>
<tr><th id="1759">1759</th><td>  <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::CurrentPacketMIs" title='llvm::VLIWPacketizerList::CurrentPacketMIs' data-ref="llvm::VLIWPacketizerList::CurrentPacketMIs">CurrentPacketMIs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(&amp;<a class="local col0 ref" href="#330MI" title='MI' data-ref="330MI">MI</a>);</td></tr>
<tr><th id="1760">1760</th><td>  <b>return</b> <a class="local col1 ref" href="#331MII" title='MII' data-ref="331MII">MII</a>;</td></tr>
<tr><th id="1761">1761</th><td>}</td></tr>
<tr><th id="1762">1762</th><td></td></tr>
<tr><th id="1763">1763</th><td><em>void</em> <a class="type" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList" title='llvm::HexagonPacketizerList' data-ref="llvm::HexagonPacketizerList">HexagonPacketizerList</a>::<dfn class="virtual decl def" id="_ZN4llvm21HexagonPacketizerList9endPacketEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::HexagonPacketizerList::endPacket' data-ref="_ZN4llvm21HexagonPacketizerList9endPacketEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">endPacket</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="337MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="337MBB">MBB</dfn>,</td></tr>
<tr><th id="1764">1764</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="338EndMI" title='EndMI' data-type='MachineBasicBlock::iterator' data-ref="338EndMI">EndMI</dfn>) {</td></tr>
<tr><th id="1765">1765</th><td>  <i>// Replace VLIWPacketizerList::endPacket(MBB, EndMI).</i></td></tr>
<tr><th id="1766">1766</th><td></td></tr>
<tr><th id="1767">1767</th><td>  <em>bool</em> <dfn class="local col9 decl" id="339memShufDisabled" title='memShufDisabled' data-type='bool' data-ref="339memShufDisabled">memShufDisabled</dfn> = <a class="member" href="HexagonVLIWPacketizer.h.html#_ZN4llvm21HexagonPacketizerList18getmemShufDisabledEv" title='llvm::HexagonPacketizerList::getmemShufDisabled' data-ref="_ZN4llvm21HexagonPacketizerList18getmemShufDisabledEv">getmemShufDisabled</a>();</td></tr>
<tr><th id="1768">1768</th><td>  <b>if</b> (<a class="local col9 ref" href="#339memShufDisabled" title='memShufDisabled' data-ref="339memShufDisabled">memShufDisabled</a> &amp;&amp; !<a class="member" href="#_ZN4llvm21HexagonPacketizerList15foundLSInPacketEv" title='llvm::HexagonPacketizerList::foundLSInPacket' data-ref="_ZN4llvm21HexagonPacketizerList15foundLSInPacketEv">foundLSInPacket</a>()) {</td></tr>
<tr><th id="1769">1769</th><td>    <a class="member" href="HexagonVLIWPacketizer.h.html#_ZN4llvm21HexagonPacketizerList18setmemShufDisabledEb" title='llvm::HexagonPacketizerList::setmemShufDisabled' data-ref="_ZN4llvm21HexagonPacketizerList18setmemShufDisabledEb">setmemShufDisabled</a>(<b>false</b>);</td></tr>
<tr><th id="1770">1770</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;packets&quot;)) { dbgs() &lt;&lt; &quot;  Not added to NoShufPacket\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Not added to NoShufPacket\n"</q>);</td></tr>
<tr><th id="1771">1771</th><td>  }</td></tr>
<tr><th id="1772">1772</th><td>  <a class="local col9 ref" href="#339memShufDisabled" title='memShufDisabled' data-ref="339memShufDisabled">memShufDisabled</a> = <a class="member" href="HexagonVLIWPacketizer.h.html#_ZN4llvm21HexagonPacketizerList18getmemShufDisabledEv" title='llvm::HexagonPacketizerList::getmemShufDisabled' data-ref="_ZN4llvm21HexagonPacketizerList18getmemShufDisabledEv">getmemShufDisabled</a>();</td></tr>
<tr><th id="1773">1773</th><td></td></tr>
<tr><th id="1774">1774</th><td>  <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::OldPacketMIs" title='llvm::HexagonPacketizerList::OldPacketMIs' data-ref="llvm::HexagonPacketizerList::OldPacketMIs">OldPacketMIs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="1775">1775</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="340MI" title='MI' data-type='llvm::MachineInstr *' data-ref="340MI">MI</dfn> : <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::CurrentPacketMIs" title='llvm::VLIWPacketizerList::CurrentPacketMIs' data-ref="llvm::VLIWPacketizerList::CurrentPacketMIs">CurrentPacketMIs</a>) {</td></tr>
<tr><th id="1776">1776</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::instr_iterator" title='llvm::MachineBasicBlock::instr_iterator' data-type='Instructions::iterator' data-ref="llvm::MachineBasicBlock::instr_iterator">instr_iterator</a> <dfn class="local col1 decl" id="341NextMI" title='NextMI' data-type='MachineBasicBlock::instr_iterator' data-ref="341NextMI">NextMI</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="local col0 ref" href="#340MI" title='MI' data-ref="340MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>());</td></tr>
<tr><th id="1777">1777</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col2 decl" id="342I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="342I">I</dfn> : <a class="ref" href="../../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo19expandVGatherPseudoERNS_12MachineInstrE" title='llvm::HexagonInstrInfo::expandVGatherPseudo' data-ref="_ZNK4llvm16HexagonInstrInfo19expandVGatherPseudoERNS_12MachineInstrE">expandVGatherPseudo</a>(<span class='refarg'>*<a class="local col0 ref" href="#340MI" title='MI' data-ref="340MI">MI</a></span>), <a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="local col1 ref" href="#341NextMI" title='NextMI' data-ref="341NextMI">NextMI</a>))</td></tr>
<tr><th id="1778">1778</th><td>      <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::OldPacketMIs" title='llvm::HexagonPacketizerList::OldPacketMIs' data-ref="llvm::HexagonPacketizerList::OldPacketMIs">OldPacketMIs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(&amp;<a class="local col2 ref" href="#342I" title='I' data-ref="342I">I</a>);</td></tr>
<tr><th id="1779">1779</th><td>  }</td></tr>
<tr><th id="1780">1780</th><td>  <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::CurrentPacketMIs" title='llvm::VLIWPacketizerList::CurrentPacketMIs' data-ref="llvm::VLIWPacketizerList::CurrentPacketMIs">CurrentPacketMIs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="1781">1781</th><td></td></tr>
<tr><th id="1782">1782</th><td>  <b>if</b> (<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::OldPacketMIs" title='llvm::HexagonPacketizerList::OldPacketMIs' data-ref="llvm::HexagonPacketizerList::OldPacketMIs">OldPacketMIs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() &gt; <var>1</var>) {</td></tr>
<tr><th id="1783">1783</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::instr_iterator" title='llvm::MachineBasicBlock::instr_iterator' data-type='Instructions::iterator' data-ref="llvm::MachineBasicBlock::instr_iterator">instr_iterator</a> <dfn class="local col3 decl" id="343FirstMI" title='FirstMI' data-type='MachineBasicBlock::instr_iterator' data-ref="343FirstMI">FirstMI</dfn><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE">(</a><a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::OldPacketMIs" title='llvm::HexagonPacketizerList::OldPacketMIs' data-ref="llvm::HexagonPacketizerList::OldPacketMIs">OldPacketMIs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5frontEv" title='std::vector::front' data-ref="_ZNSt6vector5frontEv">front</a>());</td></tr>
<tr><th id="1784">1784</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::instr_iterator" title='llvm::MachineBasicBlock::instr_iterator' data-type='Instructions::iterator' data-ref="llvm::MachineBasicBlock::instr_iterator">instr_iterator</a> <dfn class="local col4 decl" id="344LastMI" title='LastMI' data-type='MachineBasicBlock::instr_iterator' data-ref="344LastMI">LastMI</dfn><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1EOS5_">(</a><a class="local col8 ref" href="#338EndMI" title='EndMI' data-ref="338EndMI">EndMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIterator16getInstrIteratorEv" title='llvm::MachineInstrBundleIterator::getInstrIterator' data-ref="_ZNK4llvm26MachineInstrBundleIterator16getInstrIteratorEv">getInstrIterator</a>());</td></tr>
<tr><th id="1785">1785</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZN4llvm14finalizeBundleERNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEES7_" title='llvm::finalizeBundle' data-ref="_ZN4llvm14finalizeBundleERNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEES7_">finalizeBundle</a>(<span class='refarg'>*<a class="local col7 ref" href="#337MBB" title='MBB' data-ref="337MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="local col3 ref" href="#343FirstMI" title='FirstMI' data-ref="343FirstMI">FirstMI</a>, <a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="local col4 ref" href="#344LastMI" title='LastMI' data-ref="344LastMI">LastMI</a>);</td></tr>
<tr><th id="1786">1786</th><td>    <em>auto</em> <dfn class="local col5 decl" id="345BundleMII" title='BundleMII' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="345BundleMII">BundleMII</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="local col3 ref" href="#343FirstMI" title='FirstMI' data-ref="343FirstMI">FirstMI</a>);</td></tr>
<tr><th id="1787">1787</th><td>    <b>if</b> (<a class="local col9 ref" href="#339memShufDisabled" title='memShufDisabled' data-ref="339memShufDisabled">memShufDisabled</a>)</td></tr>
<tr><th id="1788">1788</th><td>      <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo15setBundleNoShufENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEE" title='llvm::HexagonInstrInfo::setBundleNoShuf' data-ref="_ZNK4llvm16HexagonInstrInfo15setBundleNoShufENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEE">setBundleNoShuf</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="local col5 ref" href="#345BundleMII" title='BundleMII' data-ref="345BundleMII">BundleMII</a>);</td></tr>
<tr><th id="1789">1789</th><td></td></tr>
<tr><th id="1790">1790</th><td>    <a class="member" href="HexagonVLIWPacketizer.h.html#_ZN4llvm21HexagonPacketizerList18setmemShufDisabledEb" title='llvm::HexagonPacketizerList::setmemShufDisabled' data-ref="_ZN4llvm21HexagonPacketizerList18setmemShufDisabledEb">setmemShufDisabled</a>(<b>false</b>);</td></tr>
<tr><th id="1791">1791</th><td>  }</td></tr>
<tr><th id="1792">1792</th><td></td></tr>
<tr><th id="1793">1793</th><td>  <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::ResourceTracker" title='llvm::VLIWPacketizerList::ResourceTracker' data-ref="llvm::VLIWPacketizerList::ResourceTracker">ResourceTracker</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#_ZN4llvm13DFAPacketizer14clearResourcesEv" title='llvm::DFAPacketizer::clearResources' data-ref="_ZN4llvm13DFAPacketizer14clearResourcesEv">clearResources</a>();</td></tr>
<tr><th id="1794">1794</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;packets&quot;)) { dbgs() &lt;&lt; &quot;End packet\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"End packet\n"</q>);</td></tr>
<tr><th id="1795">1795</th><td>}</td></tr>
<tr><th id="1796">1796</th><td></td></tr>
<tr><th id="1797">1797</th><td><em>bool</em> <a class="type" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList" title='llvm::HexagonPacketizerList' data-ref="llvm::HexagonPacketizerList">HexagonPacketizerList</a>::<dfn class="virtual decl def" id="_ZN4llvm21HexagonPacketizerList17shouldAddToPacketERKNS_12MachineInstrE" title='llvm::HexagonPacketizerList::shouldAddToPacket' data-ref="_ZN4llvm21HexagonPacketizerList17shouldAddToPacketERKNS_12MachineInstrE">shouldAddToPacket</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="346MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="346MI">MI</dfn>) {</td></tr>
<tr><th id="1798">1798</th><td>  <b>if</b> (<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::Minimal" title='llvm::HexagonPacketizerList::Minimal' data-ref="llvm::HexagonPacketizerList::Minimal">Minimal</a>)</td></tr>
<tr><th id="1799">1799</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1800">1800</th><td>  <b>return</b> !<a class="member" href="#_ZN4llvm21HexagonPacketizerList13producesStallERKNS_12MachineInstrE" title='llvm::HexagonPacketizerList::producesStall' data-ref="_ZN4llvm21HexagonPacketizerList13producesStallERKNS_12MachineInstrE">producesStall</a>(<a class="local col6 ref" href="#346MI" title='MI' data-ref="346MI">MI</a>);</td></tr>
<tr><th id="1801">1801</th><td>}</td></tr>
<tr><th id="1802">1802</th><td></td></tr>
<tr><th id="1803">1803</th><td><i>// V60 forward scheduling.</i></td></tr>
<tr><th id="1804">1804</th><td><em>bool</em> <a class="type" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList" title='llvm::HexagonPacketizerList' data-ref="llvm::HexagonPacketizerList">HexagonPacketizerList</a>::<dfn class="decl def" id="_ZN4llvm21HexagonPacketizerList13producesStallERKNS_12MachineInstrE" title='llvm::HexagonPacketizerList::producesStall' data-ref="_ZN4llvm21HexagonPacketizerList13producesStallERKNS_12MachineInstrE">producesStall</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="347I" title='I' data-type='const llvm::MachineInstr &amp;' data-ref="347I">I</dfn>) {</td></tr>
<tr><th id="1805">1805</th><td>  <i>// If the packet already stalls, then ignore the stall from a subsequent</i></td></tr>
<tr><th id="1806">1806</th><td><i>  // instruction in the same packet.</i></td></tr>
<tr><th id="1807">1807</th><td>  <b>if</b> (<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::PacketStalls" title='llvm::HexagonPacketizerList::PacketStalls' data-ref="llvm::HexagonPacketizerList::PacketStalls">PacketStalls</a>)</td></tr>
<tr><th id="1808">1808</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1809">1809</th><td></td></tr>
<tr><th id="1810">1810</th><td>  <i>// Check whether the previous packet is in a different loop. If this is the</i></td></tr>
<tr><th id="1811">1811</th><td><i>  // case, there is little point in trying to avoid a stall because that would</i></td></tr>
<tr><th id="1812">1812</th><td><i>  // favor the rare case (loop entry) over the common case (loop iteration).</i></td></tr>
<tr><th id="1813">1813</th><td><i>  //</i></td></tr>
<tr><th id="1814">1814</th><td><i>  // TODO: We should really be able to check all the incoming edges if this is</i></td></tr>
<tr><th id="1815">1815</th><td><i>  // the first packet in a basic block, so we can avoid stalls from the loop</i></td></tr>
<tr><th id="1816">1816</th><td><i>  // backedge.</i></td></tr>
<tr><th id="1817">1817</th><td>  <b>if</b> (!<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::OldPacketMIs" title='llvm::HexagonPacketizerList::OldPacketMIs' data-ref="llvm::HexagonPacketizerList::OldPacketMIs">OldPacketMIs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>()) {</td></tr>
<tr><th id="1818">1818</th><td>    <em>auto</em> *<dfn class="local col8 decl" id="348OldBB" title='OldBB' data-type='llvm::MachineBasicBlock *' data-ref="348OldBB">OldBB</dfn> = <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::OldPacketMIs" title='llvm::HexagonPacketizerList::OldPacketMIs' data-ref="llvm::HexagonPacketizerList::OldPacketMIs">OldPacketMIs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5frontEv" title='std::vector::front' data-ref="_ZNSt6vector5frontEv">front</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1819">1819</th><td>    <em>auto</em> *<dfn class="local col9 decl" id="349ThisBB" title='ThisBB' data-type='const llvm::MachineBasicBlock *' data-ref="349ThisBB">ThisBB</dfn> = <a class="local col7 ref" href="#347I" title='I' data-ref="347I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1820">1820</th><td>    <b>if</b> (<a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::MLI" title='llvm::HexagonPacketizerList::MLI' data-ref="llvm::HexagonPacketizerList::MLI">MLI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZNK4llvm15MachineLoopInfo10getLoopForEPKNS_17MachineBasicBlockE" title='llvm::MachineLoopInfo::getLoopFor' data-ref="_ZNK4llvm15MachineLoopInfo10getLoopForEPKNS_17MachineBasicBlockE">getLoopFor</a>(<a class="local col8 ref" href="#348OldBB" title='OldBB' data-ref="348OldBB">OldBB</a>) != <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::MLI" title='llvm::HexagonPacketizerList::MLI' data-ref="llvm::HexagonPacketizerList::MLI">MLI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZNK4llvm15MachineLoopInfo10getLoopForEPKNS_17MachineBasicBlockE" title='llvm::MachineLoopInfo::getLoopFor' data-ref="_ZNK4llvm15MachineLoopInfo10getLoopForEPKNS_17MachineBasicBlockE">getLoopFor</a>(<a class="local col9 ref" href="#349ThisBB" title='ThisBB' data-ref="349ThisBB">ThisBB</a>))</td></tr>
<tr><th id="1821">1821</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1822">1822</th><td>  }</td></tr>
<tr><th id="1823">1823</th><td></td></tr>
<tr><th id="1824">1824</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="350SUI" title='SUI' data-type='llvm::SUnit *' data-ref="350SUI">SUI</dfn> = <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::MIToSUnit" title='llvm::VLIWPacketizerList::MIToSUnit' data-ref="llvm::VLIWPacketizerList::MIToSUnit">MIToSUnit</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixEOT_" title='std::map::operator[]' data-ref="_ZNSt3mapixEOT_">[<b>const_cast</b>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt;(&amp;<a class="local col7 ref" href="#347I" title='I' data-ref="347I">I</a>)]</a>;</td></tr>
<tr><th id="1825">1825</th><td></td></tr>
<tr><th id="1826">1826</th><td>  <i>// If the latency is 0 and there is a data dependence between this</i></td></tr>
<tr><th id="1827">1827</th><td><i>  // instruction and any instruction in the current packet, we disregard any</i></td></tr>
<tr><th id="1828">1828</th><td><i>  // potential stalls due to the instructions in the previous packet. Most of</i></td></tr>
<tr><th id="1829">1829</th><td><i>  // the instruction pairs that can go together in the same packet have 0</i></td></tr>
<tr><th id="1830">1830</th><td><i>  // latency between them. The exceptions are</i></td></tr>
<tr><th id="1831">1831</th><td><i>  // 1. NewValueJumps as they're generated much later and the latencies can't</i></td></tr>
<tr><th id="1832">1832</th><td><i>  // be changed at that point.</i></td></tr>
<tr><th id="1833">1833</th><td><i>  // 2. .cur instructions, if its consumer has a 0 latency successor (such as</i></td></tr>
<tr><th id="1834">1834</th><td><i>  // .new). In this case, the latency between .cur and the consumer stays</i></td></tr>
<tr><th id="1835">1835</th><td><i>  // non-zero even though we can have  both .cur and .new in the same packet.</i></td></tr>
<tr><th id="1836">1836</th><td><i>  // Changing the latency to 0 is not an option as it causes software pipeliner</i></td></tr>
<tr><th id="1837">1837</th><td><i>  // to not pipeline in some cases.</i></td></tr>
<tr><th id="1838">1838</th><td><i></i></td></tr>
<tr><th id="1839">1839</th><td><i>  // For Example:</i></td></tr>
<tr><th id="1840">1840</th><td><i>  // {</i></td></tr>
<tr><th id="1841">1841</th><td><i>  //   I1:  v6.cur = vmem(r0++#1)</i></td></tr>
<tr><th id="1842">1842</th><td><i>  //   I2:  v7 = valign(v6,v4,r2)</i></td></tr>
<tr><th id="1843">1843</th><td><i>  //   I3:  vmem(r5++#1) = v7.new</i></td></tr>
<tr><th id="1844">1844</th><td><i>  // }</i></td></tr>
<tr><th id="1845">1845</th><td><i>  // Here I2 and I3 has 0 cycle latency, but I1 and I2 has 2.</i></td></tr>
<tr><th id="1846">1846</th><td></td></tr>
<tr><th id="1847">1847</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col1 decl" id="351J" title='J' data-type='llvm::MachineInstr *' data-ref="351J">J</dfn> : <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::CurrentPacketMIs" title='llvm::VLIWPacketizerList::CurrentPacketMIs' data-ref="llvm::VLIWPacketizerList::CurrentPacketMIs">CurrentPacketMIs</a>) {</td></tr>
<tr><th id="1848">1848</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="352SUJ" title='SUJ' data-type='llvm::SUnit *' data-ref="352SUJ">SUJ</dfn> = <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::MIToSUnit" title='llvm::VLIWPacketizerList::MIToSUnit' data-ref="llvm::VLIWPacketizerList::MIToSUnit">MIToSUnit</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col1 ref" href="#351J" title='J' data-ref="351J">J</a>]</a>;</td></tr>
<tr><th id="1849">1849</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col3 decl" id="353Pred" title='Pred' data-type='llvm::SDep &amp;' data-ref="353Pred">Pred</dfn> : <a class="local col0 ref" href="#350SUI" title='SUI' data-ref="350SUI">SUI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>)</td></tr>
<tr><th id="1850">1850</th><td>      <b>if</b> (<a class="local col3 ref" href="#353Pred" title='Pred' data-ref="353Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>() == <a class="local col2 ref" href="#352SUJ" title='SUJ' data-ref="352SUJ">SUJ</a>)</td></tr>
<tr><th id="1851">1851</th><td>        <b>if</b> ((<a class="local col3 ref" href="#353Pred" title='Pred' data-ref="353Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep10getLatencyEv" title='llvm::SDep::getLatency' data-ref="_ZNK4llvm4SDep10getLatencyEv">getLatency</a>() == <var>0</var> &amp;&amp; <a class="local col3 ref" href="#353Pred" title='Pred' data-ref="353Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep16isAssignedRegDepEv" title='llvm::SDep::isAssignedRegDep' data-ref="_ZNK4llvm4SDep16isAssignedRegDepEv">isAssignedRegDep</a>()) ||</td></tr>
<tr><th id="1852">1852</th><td>            <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo14isNewValueJumpERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isNewValueJump' data-ref="_ZNK4llvm16HexagonInstrInfo14isNewValueJumpERKNS_12MachineInstrE">isNewValueJump</a>(<a class="local col7 ref" href="#347I" title='I' data-ref="347I">I</a>) || <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::HII" title='llvm::HexagonPacketizerList::HII' data-ref="llvm::HexagonPacketizerList::HII">HII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo19isToBeScheduledASAPERKNS_12MachineInstrES3_" title='llvm::HexagonInstrInfo::isToBeScheduledASAP' data-ref="_ZNK4llvm16HexagonInstrInfo19isToBeScheduledASAPERKNS_12MachineInstrES3_">isToBeScheduledASAP</a>(*<a class="local col1 ref" href="#351J" title='J' data-ref="351J">J</a>, <a class="local col7 ref" href="#347I" title='I' data-ref="347I">I</a>))</td></tr>
<tr><th id="1853">1853</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1854">1854</th><td>  }</td></tr>
<tr><th id="1855">1855</th><td></td></tr>
<tr><th id="1856">1856</th><td>  <i>// Check if the latency is greater than one between this instruction and any</i></td></tr>
<tr><th id="1857">1857</th><td><i>  // instruction in the previous packet.</i></td></tr>
<tr><th id="1858">1858</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col4 decl" id="354J" title='J' data-type='llvm::MachineInstr *' data-ref="354J">J</dfn> : <a class="member" href="HexagonVLIWPacketizer.h.html#llvm::HexagonPacketizerList::OldPacketMIs" title='llvm::HexagonPacketizerList::OldPacketMIs' data-ref="llvm::HexagonPacketizerList::OldPacketMIs">OldPacketMIs</a>) {</td></tr>
<tr><th id="1859">1859</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="355SUJ" title='SUJ' data-type='llvm::SUnit *' data-ref="355SUJ">SUJ</dfn> = <a class="member" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::VLIWPacketizerList::MIToSUnit" title='llvm::VLIWPacketizerList::MIToSUnit' data-ref="llvm::VLIWPacketizerList::MIToSUnit">MIToSUnit</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col4 ref" href="#354J" title='J' data-ref="354J">J</a>]</a>;</td></tr>
<tr><th id="1860">1860</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col6 decl" id="356Pred" title='Pred' data-type='llvm::SDep &amp;' data-ref="356Pred">Pred</dfn> : <a class="local col0 ref" href="#350SUI" title='SUI' data-ref="350SUI">SUI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>)</td></tr>
<tr><th id="1861">1861</th><td>      <b>if</b> (<a class="local col6 ref" href="#356Pred" title='Pred' data-ref="356Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>() == <a class="local col5 ref" href="#355SUJ" title='SUJ' data-ref="355SUJ">SUJ</a> &amp;&amp; <a class="local col6 ref" href="#356Pred" title='Pred' data-ref="356Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep10getLatencyEv" title='llvm::SDep::getLatency' data-ref="_ZNK4llvm4SDep10getLatencyEv">getLatency</a>() &gt; <var>1</var>)</td></tr>
<tr><th id="1862">1862</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1863">1863</th><td>  }</td></tr>
<tr><th id="1864">1864</th><td></td></tr>
<tr><th id="1865">1865</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1866">1866</th><td>}</td></tr>
<tr><th id="1867">1867</th><td></td></tr>
<tr><th id="1868">1868</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1869">1869</th><td><i>//                         Public Constructor Functions</i></td></tr>
<tr><th id="1870">1870</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1871">1871</th><td></td></tr>
<tr><th id="1872">1872</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm23createHexagonPacketizerEb" title='llvm::createHexagonPacketizer' data-ref="_ZN4llvm23createHexagonPacketizerEb">createHexagonPacketizer</dfn>(<em>bool</em> <dfn class="local col7 decl" id="357Minimal" title='Minimal' data-type='bool' data-ref="357Minimal">Minimal</dfn>) {</td></tr>
<tr><th id="1873">1873</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::HexagonPacketizer" title='(anonymous namespace)::HexagonPacketizer' data-ref="(anonymousnamespace)::HexagonPacketizer">HexagonPacketizer</a><a class="tu ref" href="#_ZN12_GLOBAL__N_117HexagonPacketizerC1Eb" title='(anonymous namespace)::HexagonPacketizer::HexagonPacketizer' data-use='c' data-ref="_ZN12_GLOBAL__N_117HexagonPacketizerC1Eb">(</a><a class="local col7 ref" href="#357Minimal" title='Minimal' data-ref="357Minimal">Minimal</a>);</td></tr>
<tr><th id="1874">1874</th><td>}</td></tr>
<tr><th id="1875">1875</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
