Running: D:\Xilinx\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/user/FPGA/ddram/control_test_isim_beh.exe -prj C:/Users/user/FPGA/ddram/control_test_beh.prj work.control_test 
ISim O.87xd (signature 0xc3576ebc)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/user/FPGA/ddram/state_init.vhd" into library work
Parsing VHDL file "C:/Users/user/FPGA/ddram/dcm_clk.vhd" into library work
Parsing VHDL file "C:/Users/user/FPGA/ddram/control_unit_ddr.vhd" into library work
Parsing VHDL file "C:/Users/user/FPGA/ddram/control_test.vhd" into library work
Parsing VHDL file "C:/Users/user/FPGA/ddram/state_machine_unit.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package textio
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture ibufg_v of entity IBUFG [\IBUFG("DONT_CARE","0",true,"DEF...]
Compiling architecture bufg_v of entity BUFG [bufg_default]
Compiling architecture dcm_sp_clock_divide_by_2_v of entity dcm_sp_clock_divide_by_2 [dcm_sp_clock_divide_by_2_default]
Compiling architecture dcm_sp_maximum_period_check_v of entity dcm_sp_maximum_period_check [\dcm_sp_maximum_period_check("*"...]
Compiling architecture dcm_sp_maximum_period_check_v of entity dcm_sp_maximum_period_check [\dcm_sp_maximum_period_check("*"...]
Compiling architecture dcm_sp_clock_lost_v of entity dcm_sp_clock_lost [dcm_sp_clock_lost_default]
Compiling architecture dcm_sp_v of entity DCM_SP [\DCM_SP(true,"*",true,false,2.0,...]
Compiling architecture behavioral of entity dcm_clk [dcm_clk_default]
Compiling architecture behavioral of entity state_init [\state_init(13,16)\]
Compiling architecture behavioral of entity control_unit [\control_unit(13,16)\]
Compiling architecture behavior of entity control_test
Time Resolution for simulation is 1ps.
Waiting for 11 sub-compilation(s) to finish...
Compiled 29 VHDL Units
Built simulation executable C:/Users/user/FPGA/ddram/control_test_isim_beh.exe
Fuse Memory Usage: 53232 KB
Fuse CPU Usage: 3921 ms
