vendor_name = ModelSim
source_file = 1, /home/planck/Desktop/ACA/ACA_CRC/src/ShiftRegister/ShiftRegister.vhd
source_file = 1, /home/planck/Desktop/ACA/ACA_CRC/src/ShiftRegister/CRC_Decoder.vhd
source_file = 1, /home/planck/Desktop/ACA/ACA_CRC/src/ShiftRegister/Waveform.vwf
source_file = 1, /home/planck/Desktop/ACA/ACA_CRC/src/ShiftRegister/mux8to1.vhd
source_file = 1, /home/planck/Desktop/ACA/ACA_CRC/src/ShiftRegister/mux.vwf
source_file = 1, /home/planck/Desktop/ACA/ACA_CRC/src/ShiftRegister/counter_3bits.vhd
source_file = 1, /home/planck/Desktop/ACA/ACA_CRC/src/ShiftRegister/counter.vwf
source_file = 1, /home/planck/intelFPGA_lite/17.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/planck/intelFPGA_lite/17.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/planck/intelFPGA_lite/17.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/planck/intelFPGA_lite/17.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/planck/Desktop/ACA/ACA_CRC/src/ShiftRegister/db/ShiftRegister.cbx.xml
design_name = counter_3bits
instance = comp, \count[0]~output\, count[0]~output, counter_3bits, 1
instance = comp, \count[1]~output\, count[1]~output, counter_3bits, 1
instance = comp, \count[2]~output\, count[2]~output, counter_3bits, 1
instance = comp, \clk~input\, clk~input, counter_3bits, 1
instance = comp, \enable~input\, enable~input, counter_3bits, 1
instance = comp, \count3[2]~2\, count3[2]~2, counter_3bits, 1
instance = comp, \count3[2]\, count3[2], counter_3bits, 1
instance = comp, \count3[1]~1\, count3[1]~1, counter_3bits, 1
instance = comp, \count3[1]\, count3[1], counter_3bits, 1
instance = comp, \count3[0]~0\, count3[0]~0, counter_3bits, 1
instance = comp, \count3[0]\, count3[0], counter_3bits, 1
