Fitter report for Lab22
Mon Nov 14 12:45:26 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Bidir Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. I/O Assignment Warnings
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Fitter RAM Summary
 25. Routing Usage Summary
 26. I/O Rules Summary
 27. I/O Rules Details
 28. I/O Rules Matrix
 29. Fitter Device Options
 30. Operating Settings and Conditions
 31. Estimated Delay Added for Hold Timing Summary
 32. Estimated Delay Added for Hold Timing Details
 33. Fitter Messages
 34. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Mon Nov 14 12:45:26 2022       ;
; Quartus Prime Version           ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                   ; Lab22                                       ;
; Top-level Entity Name           ; DE0_Nano_SoC_top_level                      ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA4U23C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 677 / 15,880 ( 4 % )                        ;
; Total registers                 ; 967                                         ;
; Total pins                      ; 38 / 314 ( 12 % )                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 44,032 / 2,764,800 ( 2 % )                  ;
; Total RAM Blocks                ; 9 / 270 ( 3 % )                             ;
; Total DSP Blocks                ; 0 / 84 ( 0 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0 / 5 ( 0 % )                               ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSEMA4U23C6                          ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.2%      ;
;     Processor 5            ;   0.2%      ;
;     Processor 6            ;   0.2%      ;
;     Processor 7            ;   0.2%      ;
;     Processor 8            ;   0.2%      ;
;     Processor 9            ;   0.2%      ;
;     Processor 10           ;   0.2%      ;
;     Processor 11           ;   0.2%      ;
;     Processor 12           ;   0.2%      ;
;     Processor 13           ;   0.2%      ;
;     Processor 14           ;   0.2%      ;
;     Processor 15           ;   0.2%      ;
;     Processor 16           ;   0.2%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                     ; Action          ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                   ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; CLOCK_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_w:the_system2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_w:the_system2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_w:the_system2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_w:the_system2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_w:the_system2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_w:the_system2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_w:the_system2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_w:the_system2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~DUPLICATE ;                  ;                       ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_r:the_system2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_r:the_system2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_r:the_system2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_r:the_system2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE                                                                                                                    ;                  ;                       ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_r:the_system2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_r:the_system2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]~DUPLICATE                                                                                                                    ;                  ;                       ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_r:the_system2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_r:the_system2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]~DUPLICATE                                                                                                                    ;                  ;                       ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_r:the_system2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_r:the_system2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]~DUPLICATE                                                                                                                    ;                  ;                       ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|D_iw[4]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|E_shift_rot_result[0]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|E_shift_rot_result[0]~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1]~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3]~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|E_shift_rot_result[4]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|E_shift_rot_result[4]~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5]~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10]~DUPLICATE                                                                                                                                                                                                                                                         ;                  ;                       ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11]~DUPLICATE                                                                                                                                                                                                                                                         ;                  ;                       ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15]~DUPLICATE                                                                                                                                                                                                                                                         ;                  ;                       ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19]~DUPLICATE                                                                                                                                                                                                                                                         ;                  ;                       ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23]~DUPLICATE                                                                                                                                                                                                                                                         ;                  ;                       ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25]~DUPLICATE                                                                                                                                                                                                                                                         ;                  ;                       ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|E_src1[1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|E_src1[20]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|E_src1[28]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|E_src1[31]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|E_src2[2]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|E_src2[2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|E_src2[22]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|R_ctrl_logic                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|R_ctrl_logic~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|R_ctrl_rd_ctl_reg                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|R_ctrl_rd_ctl_reg~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_status_reg_pie                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_status_reg_pie~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|d_writedata[13]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|d_writedata[13]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|d_writedata[22]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|d_writedata[22]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|d_writedata[25]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|d_writedata[25]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|i_read~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[36]           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~DUPLICATE           ;                  ;                       ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~DUPLICATE                                                                                                           ;                  ;                       ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~DUPLICATE                                                                                                           ;                  ;                       ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~DUPLICATE                                                                                                           ;                  ;                       ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~DUPLICATE                                                                                                           ;                  ;                       ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~DUPLICATE                                                                                                           ;                  ;                       ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~DUPLICATE                                                                                                           ;                  ;                       ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~DUPLICATE                                                                                                          ;                  ;                       ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~DUPLICATE                                                                                                          ;                  ;                       ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~DUPLICATE                                                                                                          ;                  ;                       ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]~DUPLICATE                                                                                                          ;                  ;                       ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem|waitrequest                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~DUPLICATE                                                                                                          ;                  ;                       ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|writedata[3]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|writedata[3]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                           ;
+--------------+------------------------+--------------+---------------------+---------------------------------+----------------+
; Name         ; Ignored Entity         ; Ignored From ; Ignored To          ; Ignored Value                   ; Ignored Source ;
+--------------+------------------------+--------------+---------------------+---------------------------------+----------------+
; Location     ;                        ;              ; ADC_CONVST          ; PIN_U9                          ; QSF Assignment ;
; Location     ;                        ;              ; ADC_SCK             ; PIN_V10                         ; QSF Assignment ;
; Location     ;                        ;              ; ADC_SDI             ; PIN_AC4                         ; QSF Assignment ;
; Location     ;                        ;              ; ADC_SDO             ; PIN_AD4                         ; QSF Assignment ;
; Location     ;                        ;              ; ARDUINO_IO[0]       ; PIN_AG13                        ; QSF Assignment ;
; Location     ;                        ;              ; ARDUINO_IO[10]      ; PIN_AF15                        ; QSF Assignment ;
; Location     ;                        ;              ; ARDUINO_IO[11]      ; PIN_AG16                        ; QSF Assignment ;
; Location     ;                        ;              ; ARDUINO_IO[12]      ; PIN_AH11                        ; QSF Assignment ;
; Location     ;                        ;              ; ARDUINO_IO[13]      ; PIN_AH12                        ; QSF Assignment ;
; Location     ;                        ;              ; ARDUINO_IO[14]      ; PIN_AH9                         ; QSF Assignment ;
; Location     ;                        ;              ; ARDUINO_IO[15]      ; PIN_AG11                        ; QSF Assignment ;
; Location     ;                        ;              ; ARDUINO_IO[1]       ; PIN_AF13                        ; QSF Assignment ;
; Location     ;                        ;              ; ARDUINO_IO[2]       ; PIN_AG10                        ; QSF Assignment ;
; Location     ;                        ;              ; ARDUINO_IO[3]       ; PIN_AG9                         ; QSF Assignment ;
; Location     ;                        ;              ; ARDUINO_IO[4]       ; PIN_U14                         ; QSF Assignment ;
; Location     ;                        ;              ; ARDUINO_IO[5]       ; PIN_U13                         ; QSF Assignment ;
; Location     ;                        ;              ; ARDUINO_IO[6]       ; PIN_AG8                         ; QSF Assignment ;
; Location     ;                        ;              ; ARDUINO_IO[7]       ; PIN_AH8                         ; QSF Assignment ;
; Location     ;                        ;              ; ARDUINO_IO[8]       ; PIN_AF17                        ; QSF Assignment ;
; Location     ;                        ;              ; ARDUINO_IO[9]       ; PIN_AE15                        ; QSF Assignment ;
; Location     ;                        ;              ; ARDUINO_IO_0        ; PIN_AG13                        ; QSF Assignment ;
; Location     ;                        ;              ; ARDUINO_IO_1        ; PIN_AF13                        ; QSF Assignment ;
; Location     ;                        ;              ; ARDUINO_IO_10       ; PIN_AF15                        ; QSF Assignment ;
; Location     ;                        ;              ; ARDUINO_IO_11       ; PIN_AG16                        ; QSF Assignment ;
; Location     ;                        ;              ; ARDUINO_IO_12       ; PIN_AH11                        ; QSF Assignment ;
; Location     ;                        ;              ; ARDUINO_IO_13       ; PIN_AH12                        ; QSF Assignment ;
; Location     ;                        ;              ; ARDUINO_IO_14       ; PIN_AH9                         ; QSF Assignment ;
; Location     ;                        ;              ; ARDUINO_IO_15       ; PIN_AG11                        ; QSF Assignment ;
; Location     ;                        ;              ; ARDUINO_IO_2        ; PIN_AG10                        ; QSF Assignment ;
; Location     ;                        ;              ; ARDUINO_IO_3        ; PIN_AG9                         ; QSF Assignment ;
; Location     ;                        ;              ; ARDUINO_IO_4        ; PIN_U14                         ; QSF Assignment ;
; Location     ;                        ;              ; ARDUINO_IO_5        ; PIN_U13                         ; QSF Assignment ;
; Location     ;                        ;              ; ARDUINO_IO_6        ; PIN_AG8                         ; QSF Assignment ;
; Location     ;                        ;              ; ARDUINO_IO_7        ; PIN_AH8                         ; QSF Assignment ;
; Location     ;                        ;              ; ARDUINO_IO_8        ; PIN_AF17                        ; QSF Assignment ;
; Location     ;                        ;              ; ARDUINO_IO_9        ; PIN_AE15                        ; QSF Assignment ;
; Location     ;                        ;              ; ARDUINO_RESET_N     ; PIN_AH7                         ; QSF Assignment ;
; Location     ;                        ;              ; FPGA_CLK1_50        ; PIN_V11                         ; QSF Assignment ;
; Location     ;                        ;              ; FPGA_CLK2_50        ; PIN_Y13                         ; QSF Assignment ;
; Location     ;                        ;              ; FPGA_CLK3_50        ; PIN_E11                         ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0_0            ; PIN_V12                         ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0_1            ; PIN_AF7                         ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0_10           ; PIN_T8                          ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0_11           ; PIN_T12                         ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0_12           ; PIN_AH5                         ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0_13           ; PIN_AH6                         ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0_14           ; PIN_AH4                         ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0_15           ; PIN_AG5                         ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0_16           ; PIN_AH3                         ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0_17           ; PIN_AH2                         ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0_18           ; PIN_AF4                         ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0_19           ; PIN_AG6                         ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0_2            ; PIN_W12                         ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0_20           ; PIN_AF5                         ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0_21           ; PIN_AE4                         ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0_22           ; PIN_T13                         ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0_23           ; PIN_T11                         ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0_24           ; PIN_AE7                         ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0_25           ; PIN_AF6                         ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0_26           ; PIN_AF9                         ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0_27           ; PIN_AE8                         ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0_28           ; PIN_AD10                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0_29           ; PIN_AE9                         ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0_3            ; PIN_AF8                         ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0_30           ; PIN_AD11                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0_31           ; PIN_AF10                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0_32           ; PIN_AD12                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0_33           ; PIN_AE11                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0_34           ; PIN_AF11                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0_35           ; PIN_AE12                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0_4            ; PIN_Y8                          ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0_5            ; PIN_AB4                         ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0_6            ; PIN_W8                          ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0_7            ; PIN_Y4                          ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0_8            ; PIN_Y5                          ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0_9            ; PIN_U11                         ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[0]           ; PIN_Y15                         ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[10]          ; PIN_AG19                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[11]          ; PIN_AF20                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[12]          ; PIN_AC23                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[13]          ; PIN_AG18                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[14]          ; PIN_AH26                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[15]          ; PIN_AA19                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[16]          ; PIN_AG24                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[17]          ; PIN_AF25                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[18]          ; PIN_AH23                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[19]          ; PIN_AG23                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[1]           ; PIN_AG28                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[20]          ; PIN_AE19                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[21]          ; PIN_AF18                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[22]          ; PIN_AD19                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[23]          ; PIN_AE20                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[24]          ; PIN_AE24                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[25]          ; PIN_AD20                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[26]          ; PIN_AF22                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[27]          ; PIN_AH22                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[28]          ; PIN_AH19                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[29]          ; PIN_AH21                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[2]           ; PIN_AA15                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[30]          ; PIN_AG21                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[31]          ; PIN_AH18                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[32]          ; PIN_AD23                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[33]          ; PIN_AE23                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[34]          ; PIN_AA18                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[35]          ; PIN_AC22                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[3]           ; PIN_AH27                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[4]           ; PIN_AG26                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[5]           ; PIN_AH24                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[6]           ; PIN_AF23                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[7]           ; PIN_AE22                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[8]           ; PIN_AF21                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[9]           ; PIN_AG20                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1_0            ; PIN_Y15                         ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1_1            ; PIN_AG28                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1_10           ; PIN_AG19                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1_11           ; PIN_AF20                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1_12           ; PIN_AC23                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1_13           ; PIN_AG18                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1_14           ; PIN_AH26                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1_15           ; PIN_AA19                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1_16           ; PIN_AG24                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1_17           ; PIN_AF25                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1_18           ; PIN_AH23                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1_19           ; PIN_AG23                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1_2            ; PIN_AA15                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1_20           ; PIN_AE19                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1_21           ; PIN_AF18                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1_22           ; PIN_AD19                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1_23           ; PIN_AE20                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1_24           ; PIN_AE24                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1_25           ; PIN_AD20                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1_26           ; PIN_AF22                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1_27           ; PIN_AH22                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1_28           ; PIN_AH19                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1_29           ; PIN_AH21                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1_3            ; PIN_AH27                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1_30           ; PIN_AG21                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1_31           ; PIN_AH18                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1_32           ; PIN_AD23                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1_33           ; PIN_AE23                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1_34           ; PIN_AA18                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1_35           ; PIN_AC22                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1_4            ; PIN_AG26                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1_5            ; PIN_AH24                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1_6            ; PIN_AF23                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1_7            ; PIN_AE22                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1_8            ; PIN_AF21                        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1_9            ; PIN_AG20                        ; QSF Assignment ;
; Location     ;                        ;              ; HPS_CONV_USB_N      ; PIN_C6                          ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_ADDR[0]    ; PIN_C28                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_ADDR[10]   ; PIN_A24                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_ADDR[11]   ; PIN_B24                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_ADDR[12]   ; PIN_D24                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_ADDR[13]   ; PIN_C24                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_ADDR[14]   ; PIN_G23                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_ADDR[1]    ; PIN_B28                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_ADDR[2]    ; PIN_E26                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_ADDR[3]    ; PIN_D26                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_ADDR[4]    ; PIN_J21                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_ADDR[5]    ; PIN_J20                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_ADDR[6]    ; PIN_C26                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_ADDR[7]    ; PIN_B26                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_ADDR[8]    ; PIN_F26                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_ADDR[9]    ; PIN_F25                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_ADDR_0     ; PIN_C28                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_ADDR_1     ; PIN_B28                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_ADDR_10    ; PIN_A24                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_ADDR_11    ; PIN_B24                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_ADDR_12    ; PIN_D24                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_ADDR_13    ; PIN_C24                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_ADDR_14    ; PIN_G23                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_ADDR_2     ; PIN_E26                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_ADDR_3     ; PIN_D26                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_ADDR_4     ; PIN_J21                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_ADDR_5     ; PIN_J20                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_ADDR_6     ; PIN_C26                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_ADDR_7     ; PIN_B26                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_ADDR_8     ; PIN_F26                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_ADDR_9     ; PIN_F25                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_BA[0]      ; PIN_A27                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_BA[1]      ; PIN_H25                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_BA[2]      ; PIN_G25                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_BA_0       ; PIN_A27                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_BA_1       ; PIN_H25                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_BA_2       ; PIN_G25                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_CAS_N      ; PIN_A26                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_CKE        ; PIN_L28                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_CK_N       ; PIN_N20                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_CK_P       ; PIN_N21                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_CS_N       ; PIN_L21                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DM[0]      ; PIN_G28                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DM[1]      ; PIN_P28                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DM[2]      ; PIN_W28                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DM[3]      ; PIN_AB28                        ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DM_0       ; PIN_G28                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DM_1       ; PIN_P28                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DM_2       ; PIN_W28                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DM_3       ; PIN_AB28                        ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQS_N[0]   ; PIN_R16                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQS_N[1]   ; PIN_R18                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQS_N[2]   ; PIN_T18                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQS_N[3]   ; PIN_T20                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQS_N_0    ; PIN_R16                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQS_N_1    ; PIN_R18                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQS_N_2    ; PIN_T18                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQS_N_3    ; PIN_T20                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQS_P[0]   ; PIN_R17                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQS_P[1]   ; PIN_R19                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQS_P[2]   ; PIN_T19                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQS_P[3]   ; PIN_U19                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQS_P_0    ; PIN_R17                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQS_P_1    ; PIN_R19                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQS_P_2    ; PIN_T19                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQS_P_3    ; PIN_U19                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ[0]      ; PIN_J25                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ[10]     ; PIN_J27                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ[11]     ; PIN_J28                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ[12]     ; PIN_M27                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ[13]     ; PIN_M26                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ[14]     ; PIN_M28                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ[15]     ; PIN_N28                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ[16]     ; PIN_N24                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ[17]     ; PIN_N25                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ[18]     ; PIN_T28                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ[19]     ; PIN_U28                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ[1]      ; PIN_J24                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ[20]     ; PIN_N26                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ[21]     ; PIN_N27                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ[22]     ; PIN_R27                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ[23]     ; PIN_V27                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ[24]     ; PIN_R26                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ[25]     ; PIN_R25                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ[26]     ; PIN_AA28                        ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ[27]     ; PIN_W26                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ[28]     ; PIN_R24                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ[29]     ; PIN_T24                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ[2]      ; PIN_E28                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ[30]     ; PIN_Y27                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ[31]     ; PIN_AA27                        ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ[3]      ; PIN_D27                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ[4]      ; PIN_J26                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ[5]      ; PIN_K26                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ[6]      ; PIN_G27                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ[7]      ; PIN_F28                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ[8]      ; PIN_K25                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ[9]      ; PIN_L25                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ_0       ; PIN_J25                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ_1       ; PIN_J24                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ_10      ; PIN_J27                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ_11      ; PIN_J28                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ_12      ; PIN_M27                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ_13      ; PIN_M26                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ_14      ; PIN_M28                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ_15      ; PIN_N28                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ_16      ; PIN_N24                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ_17      ; PIN_N25                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ_18      ; PIN_T28                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ_19      ; PIN_U28                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ_2       ; PIN_E28                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ_20      ; PIN_N26                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ_21      ; PIN_N27                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ_22      ; PIN_R27                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ_23      ; PIN_V27                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ_24      ; PIN_R26                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ_25      ; PIN_R25                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ_26      ; PIN_AA28                        ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ_27      ; PIN_W26                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ_28      ; PIN_R24                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ_29      ; PIN_T24                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ_3       ; PIN_D27                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ_30      ; PIN_Y27                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ_31      ; PIN_AA27                        ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ_4       ; PIN_J26                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ_5       ; PIN_K26                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ_6       ; PIN_G27                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ_7       ; PIN_F28                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ_8       ; PIN_K25                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_DQ_9       ; PIN_L25                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_ODT        ; PIN_D28                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_RAS_N      ; PIN_A25                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_RESET_N    ; PIN_V28                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_RZQ        ; PIN_D25                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_DDR3_WE_N       ; PIN_E25                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_ENET_GTX_CLK    ; PIN_J15                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_ENET_INT_N      ; PIN_B14                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_ENET_MDC        ; PIN_A13                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_ENET_MDIO       ; PIN_E16                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_ENET_RX_CLK     ; PIN_J12                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_ENET_RX_DATA[0] ; PIN_A14                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_ENET_RX_DATA[1] ; PIN_A11                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_ENET_RX_DATA[2] ; PIN_C15                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_ENET_RX_DATA[3] ; PIN_A9                          ; QSF Assignment ;
; Location     ;                        ;              ; HPS_ENET_RX_DATA_0  ; PIN_A14                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_ENET_RX_DATA_1  ; PIN_A11                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_ENET_RX_DATA_2  ; PIN_C15                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_ENET_RX_DATA_3  ; PIN_A9                          ; QSF Assignment ;
; Location     ;                        ;              ; HPS_ENET_RX_DV      ; PIN_J13                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_ENET_TX_DATA[0] ; PIN_A16                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_ENET_TX_DATA[1] ; PIN_J14                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_ENET_TX_DATA[2] ; PIN_A15                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_ENET_TX_DATA[3] ; PIN_D17                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_ENET_TX_DATA_0  ; PIN_A16                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_ENET_TX_DATA_1  ; PIN_J14                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_ENET_TX_DATA_2  ; PIN_A15                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_ENET_TX_DATA_3  ; PIN_D17                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_ENET_TX_EN      ; PIN_A12                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_GSENSOR_INT     ; PIN_A17                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_I2C0_SCLK       ; PIN_C18                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_I2C0_SDAT       ; PIN_A19                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_I2C1_SCLK       ; PIN_K18                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_I2C1_SDAT       ; PIN_A21                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_KEY_N           ; PIN_J18                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_LED             ; PIN_A20                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_LTC_GPIO        ; PIN_H13                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_SD_CLK          ; PIN_B8                          ; QSF Assignment ;
; Location     ;                        ;              ; HPS_SD_CMD          ; PIN_D14                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_SD_DATA[0]      ; PIN_C13                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_SD_DATA[1]      ; PIN_B6                          ; QSF Assignment ;
; Location     ;                        ;              ; HPS_SD_DATA[2]      ; PIN_B11                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_SD_DATA[3]      ; PIN_B9                          ; QSF Assignment ;
; Location     ;                        ;              ; HPS_SD_DATA_0       ; PIN_C13                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_SD_DATA_1       ; PIN_B6                          ; QSF Assignment ;
; Location     ;                        ;              ; HPS_SD_DATA_2       ; PIN_B11                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_SD_DATA_3       ; PIN_B9                          ; QSF Assignment ;
; Location     ;                        ;              ; HPS_SPIM_CLK        ; PIN_C19                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_SPIM_MISO       ; PIN_B19                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_SPIM_MOSI       ; PIN_B16                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_SPIM_SS         ; PIN_C16                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_UART_RX         ; PIN_A22                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_UART_TX         ; PIN_B21                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_USB_CLKOUT      ; PIN_G4                          ; QSF Assignment ;
; Location     ;                        ;              ; HPS_USB_DATA[0]     ; PIN_C10                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_USB_DATA[1]     ; PIN_F5                          ; QSF Assignment ;
; Location     ;                        ;              ; HPS_USB_DATA[2]     ; PIN_C9                          ; QSF Assignment ;
; Location     ;                        ;              ; HPS_USB_DATA[3]     ; PIN_C4                          ; QSF Assignment ;
; Location     ;                        ;              ; HPS_USB_DATA[4]     ; PIN_C8                          ; QSF Assignment ;
; Location     ;                        ;              ; HPS_USB_DATA[5]     ; PIN_D4                          ; QSF Assignment ;
; Location     ;                        ;              ; HPS_USB_DATA[6]     ; PIN_C7                          ; QSF Assignment ;
; Location     ;                        ;              ; HPS_USB_DATA[7]     ; PIN_F4                          ; QSF Assignment ;
; Location     ;                        ;              ; HPS_USB_DATA_0      ; PIN_C10                         ; QSF Assignment ;
; Location     ;                        ;              ; HPS_USB_DATA_1      ; PIN_F5                          ; QSF Assignment ;
; Location     ;                        ;              ; HPS_USB_DATA_2      ; PIN_C9                          ; QSF Assignment ;
; Location     ;                        ;              ; HPS_USB_DATA_3      ; PIN_C4                          ; QSF Assignment ;
; Location     ;                        ;              ; HPS_USB_DATA_4      ; PIN_C8                          ; QSF Assignment ;
; Location     ;                        ;              ; HPS_USB_DATA_5      ; PIN_D4                          ; QSF Assignment ;
; Location     ;                        ;              ; HPS_USB_DATA_6      ; PIN_C7                          ; QSF Assignment ;
; Location     ;                        ;              ; HPS_USB_DATA_7      ; PIN_F4                          ; QSF Assignment ;
; Location     ;                        ;              ; HPS_USB_DIR         ; PIN_E5                          ; QSF Assignment ;
; Location     ;                        ;              ; HPS_USB_NXT         ; PIN_D5                          ; QSF Assignment ;
; Location     ;                        ;              ; HPS_USB_STP         ; PIN_C5                          ; QSF Assignment ;
; Location     ;                        ;              ; KEY_N[0]            ; PIN_AH17                        ; QSF Assignment ;
; Location     ;                        ;              ; KEY_N[1]            ; PIN_AH16                        ; QSF Assignment ;
; Location     ;                        ;              ; KEY_N_0             ; PIN_AH17                        ; QSF Assignment ;
; Location     ;                        ;              ; KEY_N_1             ; PIN_AH16                        ; QSF Assignment ;
; Location     ;                        ;              ; LED[0]              ; PIN_W15                         ; QSF Assignment ;
; Location     ;                        ;              ; LED[1]              ; PIN_AA24                        ; QSF Assignment ;
; Location     ;                        ;              ; LED[2]              ; PIN_V16                         ; QSF Assignment ;
; Location     ;                        ;              ; LED[3]              ; PIN_V15                         ; QSF Assignment ;
; Location     ;                        ;              ; LED[4]              ; PIN_AF26                        ; QSF Assignment ;
; Location     ;                        ;              ; LED[5]              ; PIN_AE26                        ; QSF Assignment ;
; Location     ;                        ;              ; LED[6]              ; PIN_Y16                         ; QSF Assignment ;
; Location     ;                        ;              ; LED[7]              ; PIN_AA23                        ; QSF Assignment ;
; Location     ;                        ;              ; LED_0               ; PIN_W15                         ; QSF Assignment ;
; Location     ;                        ;              ; LED_1               ; PIN_AA24                        ; QSF Assignment ;
; Location     ;                        ;              ; LED_2               ; PIN_V16                         ; QSF Assignment ;
; Location     ;                        ;              ; LED_3               ; PIN_V15                         ; QSF Assignment ;
; Location     ;                        ;              ; LED_4               ; PIN_AF26                        ; QSF Assignment ;
; Location     ;                        ;              ; LED_5               ; PIN_AE26                        ; QSF Assignment ;
; Location     ;                        ;              ; LED_6               ; PIN_Y16                         ; QSF Assignment ;
; Location     ;                        ;              ; LED_7               ; PIN_AA23                        ; QSF Assignment ;
; Location     ;                        ;              ; SW[0]               ; PIN_L10                         ; QSF Assignment ;
; Location     ;                        ;              ; SW[1]               ; PIN_L9                          ; QSF Assignment ;
; Location     ;                        ;              ; SW[2]               ; PIN_H6                          ; QSF Assignment ;
; Location     ;                        ;              ; SW[3]               ; PIN_H5                          ; QSF Assignment ;
; Location     ;                        ;              ; SW_0                ; PIN_L10                         ; QSF Assignment ;
; Location     ;                        ;              ; SW_1                ; PIN_L9                          ; QSF Assignment ;
; Location     ;                        ;              ; SW_2                ; PIN_H6                          ; QSF Assignment ;
; Location     ;                        ;              ; SW_3                ; PIN_H5                          ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; ADC_CONVST          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; ADC_SCK             ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; ADC_SDI             ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; ADC_SDO             ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; ARDUINO_IO[0]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; ARDUINO_IO[10]      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; ARDUINO_IO[11]      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; ARDUINO_IO[12]      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; ARDUINO_IO[13]      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; ARDUINO_IO[14]      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; ARDUINO_IO[15]      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; ARDUINO_IO[1]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; ARDUINO_IO[2]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; ARDUINO_IO[3]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; ARDUINO_IO[4]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; ARDUINO_IO[5]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; ARDUINO_IO[6]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; ARDUINO_IO[7]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; ARDUINO_IO[8]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; ARDUINO_IO[9]       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; ARDUINO_IO_0        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; ARDUINO_IO_1        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; ARDUINO_IO_10       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; ARDUINO_IO_11       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; ARDUINO_IO_12       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; ARDUINO_IO_13       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; ARDUINO_IO_14       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; ARDUINO_IO_15       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; ARDUINO_IO_2        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; ARDUINO_IO_3        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; ARDUINO_IO_4        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; ARDUINO_IO_5        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; ARDUINO_IO_6        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; ARDUINO_IO_7        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; ARDUINO_IO_8        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; ARDUINO_IO_9        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; ARDUINO_RESET_N     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; FPGA_CLK1_50        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; FPGA_CLK2_50        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; FPGA_CLK3_50        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_0_0            ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_0_1            ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_0_10           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_0_11           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_0_12           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_0_13           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_0_14           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_0_15           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_0_16           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_0_17           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_0_18           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_0_19           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_0_2            ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_0_20           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_0_21           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_0_22           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_0_23           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_0_24           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_0_25           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_0_26           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_0_27           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_0_28           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_0_29           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_0_3            ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_0_30           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_0_31           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_0_32           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_0_33           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_0_34           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_0_35           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_0_4            ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_0_5            ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_0_6            ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_0_7            ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_0_8            ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_0_9            ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1[0]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1[10]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1[11]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1[12]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1[13]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1[14]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1[15]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1[16]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1[17]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1[18]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1[19]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1[1]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1[20]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1[21]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1[22]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1[23]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1[24]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1[25]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1[26]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1[27]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1[28]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1[29]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1[2]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1[30]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1[31]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1[32]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1[33]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1[34]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1[35]          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1[3]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1[4]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1[5]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1[6]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1[7]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1[8]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1[9]           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1_0            ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1_1            ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1_10           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1_11           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1_12           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1_13           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1_14           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1_15           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1_16           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1_17           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1_18           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1_19           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1_2            ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1_20           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1_21           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1_22           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1_23           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1_24           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1_25           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1_26           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1_27           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1_28           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1_29           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1_3            ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1_30           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1_31           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1_32           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1_33           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1_34           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1_35           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1_4            ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1_5            ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1_6            ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1_7            ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1_8            ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; GPIO_1_9            ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_CONV_USB_N      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_ADDR[0]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_ADDR[10]   ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_ADDR[11]   ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_ADDR[12]   ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_ADDR[13]   ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_ADDR[14]   ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_ADDR[1]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_ADDR[2]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_ADDR[3]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_ADDR[4]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_ADDR[5]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_ADDR[6]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_ADDR[7]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_ADDR[8]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_ADDR[9]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_ADDR_0     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_ADDR_1     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_ADDR_10    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_ADDR_11    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_ADDR_12    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_ADDR_13    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_ADDR_14    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_ADDR_2     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_ADDR_3     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_ADDR_4     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_ADDR_5     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_ADDR_6     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_ADDR_7     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_ADDR_8     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_ADDR_9     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_BA[0]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_BA[1]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_BA[2]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_BA_0       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_BA_1       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_BA_2       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_CAS_N      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_CKE        ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_CK_N       ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_CK_P       ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_CS_N       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DM[0]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DM[1]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DM[2]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DM[3]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DM_0       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DM_1       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DM_2       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DM_3       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQS_N[0]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQS_N[1]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQS_N[2]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQS_N[3]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQS_N_0    ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQS_N_1    ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQS_N_2    ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQS_N_3    ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQS_P[0]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQS_P[1]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQS_P[2]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQS_P[3]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQS_P_0    ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQS_P_1    ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQS_P_2    ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQS_P_3    ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ[0]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ[10]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ[11]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ[12]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ[13]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ[14]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ[15]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ[16]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ[17]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ[18]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ[19]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ[1]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ[20]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ[21]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ[22]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ[23]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ[24]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ[25]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ[26]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ[27]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ[28]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ[29]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ[2]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ[30]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ[31]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ[3]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ[4]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ[5]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ[6]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ[7]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ[8]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ[9]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ_0       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ_1       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ_10      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ_11      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ_12      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ_13      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ_14      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ_15      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ_16      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ_17      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ_18      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ_19      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ_2       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ_20      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ_21      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ_22      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ_23      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ_24      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ_25      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ_26      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ_27      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ_28      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ_29      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ_3       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ_30      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ_31      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ_4       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ_5       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ_6       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ_7       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ_8       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_DQ_9       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_ODT        ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_RAS_N      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_RESET_N    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_RZQ        ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_DDR3_WE_N       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_ENET_GTX_CLK    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_ENET_INT_N      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_ENET_MDC        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_ENET_MDIO       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_ENET_RX_CLK     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_ENET_RX_DATA[0] ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_ENET_RX_DATA[1] ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_ENET_RX_DATA[2] ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_ENET_RX_DATA[3] ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_ENET_RX_DATA_0  ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_ENET_RX_DATA_1  ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_ENET_RX_DATA_2  ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_ENET_RX_DATA_3  ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_ENET_RX_DV      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_ENET_TX_DATA[0] ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_ENET_TX_DATA[1] ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_ENET_TX_DATA[2] ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_ENET_TX_DATA[3] ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_ENET_TX_DATA_0  ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_ENET_TX_DATA_1  ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_ENET_TX_DATA_2  ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_ENET_TX_DATA_3  ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_ENET_TX_EN      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_GSENSOR_INT     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_I2C0_SCLK       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_I2C0_SDAT       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_I2C1_SCLK       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_I2C1_SDAT       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_KEY_N           ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_LED             ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_LTC_GPIO        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_SD_CLK          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_SD_CMD          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_SD_DATA[0]      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_SD_DATA[1]      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_SD_DATA[2]      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_SD_DATA[3]      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_SD_DATA_0       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_SD_DATA_1       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_SD_DATA_2       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_SD_DATA_3       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_SPIM_CLK        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_SPIM_MISO       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_SPIM_MOSI       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_SPIM_SS         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_UART_RX         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_UART_TX         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_USB_CLKOUT      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_USB_DATA[0]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_USB_DATA[1]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_USB_DATA[2]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_USB_DATA[3]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_USB_DATA[4]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_USB_DATA[5]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_USB_DATA[6]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_USB_DATA[7]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_USB_DATA_0      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_USB_DATA_1      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_USB_DATA_2      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_USB_DATA_3      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_USB_DATA_4      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_USB_DATA_5      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_USB_DATA_6      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_USB_DATA_7      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_USB_DIR         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_USB_NXT         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; HPS_USB_STP         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; KEY_N[0]            ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; KEY_N[1]            ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; KEY_N_0             ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; KEY_N_1             ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; LED[0]              ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; LED[1]              ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; LED[2]              ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; LED[3]              ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; LED[4]              ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; LED[5]              ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; LED[6]              ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; LED[7]              ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; LED_0               ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; LED_1               ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; LED_2               ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; LED_3               ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; LED_4               ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; LED_5               ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; LED_6               ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; LED_7               ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; SW[0]               ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; SW[1]               ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; SW[2]               ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; SW[3]               ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; SW_0                ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; SW_1                ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; SW_2                ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; DE0_Nano_SoC_top_level ;              ; SW_3                ; 3.3-V LVTTL                     ; QSF Assignment ;
+--------------+------------------------+--------------+---------------------+---------------------------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 2274 ) ; 0.00 % ( 0 / 2274 )        ; 0.00 % ( 0 / 2274 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 2274 ) ; 0.00 % ( 0 / 2274 )        ; 0.00 % ( 0 / 2274 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 2070 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 195 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 9 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/osour/Desktop/CS-473EmbSys/CS-473EmbSys/Lab2.2/hw/quartus/output_files/Lab22.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 677 / 15,880          ; 4 %   ;
; ALMs needed [=A-B+C]                                        ; 677                   ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 776 / 15,880          ; 5 %   ;
;         [a] ALMs used for LUT logic and registers           ; 307                   ;       ;
;         [b] ALMs used for LUT logic                         ; 327                   ;       ;
;         [c] ALMs used for registers                         ; 142                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 109 / 15,880          ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 10 / 15,880           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ;       ;
;         [c] Due to LAB input limits                         ; 10                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 99 / 1,588            ; 6 %   ;
;     -- Logic LABs                                           ; 99                    ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 1,097                 ;       ;
;     -- 7 input functions                                    ; 27                    ;       ;
;     -- 6 input functions                                    ; 164                   ;       ;
;     -- 5 input functions                                    ; 271                   ;       ;
;     -- 4 input functions                                    ; 189                   ;       ;
;     -- <=3 input functions                                  ; 446                   ;       ;
; Combinational ALUT usage for route-throughs                 ; 150                   ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 967                   ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 898 / 31,760          ; 3 %   ;
;         -- Secondary logic registers                        ; 69 / 31,760           ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 909                   ;       ;
;         -- Routing optimization registers                   ; 58                    ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 38 / 314              ; 12 %  ;
;     -- Clock pins                                           ; 2 / 6                 ; 33 %  ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 9 / 270               ; 3 %   ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 44,032 / 2,764,800    ; 2 %   ;
; Total block memory implementation bits                      ; 92,160 / 2,764,800    ; 3 %   ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 0 / 84                ; 0 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 0 / 5                 ; 0 %   ;
; Global signals                                              ; 1                     ;       ;
;     -- Global clocks                                        ; 1 / 16                ; 6 %   ;
;     -- Quadrant clocks                                      ; 0 / 72                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 12                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 76                ; 0 %   ;
; SERDES Receivers                                            ; 0 / 76                ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 3                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 1.6% / 1.7% / 1.4%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 16.4% / 17.2% / 14.1% ;       ;
; Maximum fan-out                                             ; 808                   ;       ;
; Highest non-global fan-out                                  ; 526                   ;       ;
; Total fan-out                                               ; 8405                  ;       ;
; Average fan-out                                             ; 3.58                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                 ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 609 / 15880 ( 4 % )   ; 69 / 15880 ( < 1 % ) ; 0 / 15880 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 609                   ; 69                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 700 / 15880 ( 4 % )   ; 77 / 15880 ( < 1 % ) ; 0 / 15880 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 279                   ; 28                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 292                   ; 35                   ; 0                              ;
;         [c] ALMs used for registers                         ; 129                   ; 14                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                    ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 101 / 15880 ( < 1 % ) ; 8 / 15880 ( < 1 % )  ; 0 / 15880 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 10 / 15880 ( < 1 % )  ; 0 / 15880 ( 0 % )    ; 0 / 15880 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                    ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ; 0                    ; 0                              ;
;         [c] Due to LAB input limits                         ; 10                    ; 0                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                  ; Low                            ;
;                                                             ;                       ;                      ;                                ;
; Total LABs:  partially or completely used                   ; 90 / 1588 ( 6 % )     ; 10 / 1588 ( < 1 % )  ; 0 / 1588 ( 0 % )               ;
;     -- Logic LABs                                           ; 90                    ; 10                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Combinational ALUT usage for logic                          ; 985                   ; 112                  ; 0                              ;
;     -- 7 input functions                                    ; 25                    ; 2                    ; 0                              ;
;     -- 6 input functions                                    ; 141                   ; 23                   ; 0                              ;
;     -- 5 input functions                                    ; 247                   ; 24                   ; 0                              ;
;     -- 4 input functions                                    ; 174                   ; 15                   ; 0                              ;
;     -- <=3 input functions                                  ; 398                   ; 48                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 147                   ; 3                    ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                    ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                    ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                    ; 0                              ;
;     -- By type:                                             ;                       ;                      ;                                ;
;         -- Primary logic registers                          ; 815 / 31760 ( 3 % )   ; 83 / 31760 ( < 1 % ) ; 0 / 31760 ( 0 % )              ;
;         -- Secondary logic registers                        ; 66 / 31760 ( < 1 % )  ; 3 / 31760 ( < 1 % )  ; 0 / 31760 ( 0 % )              ;
;     -- By function:                                         ;                       ;                      ;                                ;
;         -- Design implementation registers                  ; 826                   ; 83                   ; 0                              ;
;         -- Routing optimization registers                   ; 55                    ; 3                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
;                                                             ;                       ;                      ;                                ;
; Virtual pins                                                ; 0                     ; 0                    ; 0                              ;
; I/O pins                                                    ; 38                    ; 0                    ; 0                              ;
; I/O registers                                               ; 0                     ; 0                    ; 0                              ;
; Total block memory bits                                     ; 44032                 ; 0                    ; 0                              ;
; Total block memory implementation bits                      ; 92160                 ; 0                    ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 9 / 270 ( 3 % )       ; 0 / 270 ( 0 % )      ; 0 / 270 ( 0 % )                ;
; Clock enable block                                          ; 1 / 110 ( < 1 % )     ; 0 / 110 ( 0 % )      ; 0 / 110 ( 0 % )                ;
;                                                             ;                       ;                      ;                                ;
; Connections                                                 ;                       ;                      ;                                ;
;     -- Input Connections                                    ; 329                   ; 129                  ; 1                              ;
;     -- Registered Input Connections                         ; 144                   ; 95                   ; 0                              ;
;     -- Output Connections                                   ; 42                    ; 197                  ; 220                            ;
;     -- Registered Output Connections                        ; 4                     ; 197                  ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Internal Connections                                        ;                       ;                      ;                                ;
;     -- Total Connections                                    ; 7766                  ; 909                  ; 229                            ;
;     -- Registered Connections                               ; 3826                  ; 696                  ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; External Connections                                        ;                       ;                      ;                                ;
;     -- Top                                                  ; 72                    ; 201                  ; 98                             ;
;     -- sld_hub:auto_hub                                     ; 201                   ; 2                    ; 123                            ;
;     -- hard_block:auto_generated_inst                       ; 98                    ; 123                  ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Partition Interface                                         ;                       ;                      ;                                ;
;     -- Input Ports                                          ; 39                    ; 62                   ; 4                              ;
;     -- Output Ports                                         ; 6                     ; 79                   ; 9                              ;
;     -- Bidir Ports                                          ; 36                    ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Registered Ports                                            ;                       ;                      ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 3                    ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 40                   ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Port Connectivity                                           ;                       ;                      ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 2                    ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 29                   ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                    ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 47                   ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 52                   ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 59                   ; 0                              ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                              ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; CLOCK_50 ; V11   ; 3B       ; 15           ; 0            ; 0            ; 808                   ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; KEY[0]   ; AE19  ; 4A       ; 48           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; GPIO_0[0]  ; V12   ; 3B       ; 21           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[10] ; T8    ; 3A       ; 4            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[11] ; T12   ; 3B       ; 18           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[12] ; AH5   ; 3B       ; 21           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[13] ; AH6   ; 3B       ; 21           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[14] ; AH4   ; 3B       ; 19           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[15] ; AG5   ; 3B       ; 19           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[16] ; AH3   ; 3B       ; 18           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[17] ; AH2   ; 3B       ; 18           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[18] ; AF4   ; 3B       ; 10           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[19] ; AG6   ; 3B       ; 17           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[1]  ; AF7   ; 3B       ; 17           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[20] ; AF5   ; 3B       ; 15           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[21] ; AE4   ; 3B       ; 10           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[22] ; T13   ; 3B       ; 18           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[23] ; T11   ; 3B       ; 12           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[24] ; AE7   ; 3B       ; 12           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[25] ; AF6   ; 3B       ; 15           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[26] ; AF9   ; 3B       ; 14           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[27] ; AE8   ; 3B       ; 14           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[28] ; AD10  ; 3B       ; 10           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[29] ; AE9   ; 3B       ; 10           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[2]  ; W12   ; 3B       ; 21           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[30] ; AD11  ; 3B       ; 14           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[31] ; AF10  ; 3B       ; 17           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[32] ; AD12  ; 3B       ; 19           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[33] ; AE11  ; 3B       ; 14           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[34] ; AF11  ; 3B       ; 17           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[35] ; AE12  ; 3B       ; 19           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[3]  ; AF8   ; 3B       ; 12           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[4]  ; Y8    ; 3A       ; 2            ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[5]  ; AB4   ; 3A       ; 4            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[6]  ; W8    ; 3A       ; 2            ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[7]  ; Y4    ; 3A       ; 2            ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[8]  ; Y5    ; 3A       ; 2            ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[9]  ; U11   ; 3B       ; 12           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B1L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; 3A       ; 6 / 16 ( 38 % )  ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 31 / 32 ( 97 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 1 / 68 ( 1 % )   ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 0 / 44 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 13 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 357        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 353        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 347        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 345        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 343        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 341        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 339        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 337        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 335        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 333        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 331        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 329        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 321        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 317        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 315        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 313        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 311        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 309        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 296        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 283        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A25      ; 281        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A26      ; 279        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A27      ; 275        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 45         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA6      ; 29         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 36         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ; 50         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA13     ; 98         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA15     ; 114        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 122        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 124        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 167        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 180        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA24     ; 178        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ;            ;                ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA27     ; 201        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA28     ; 211        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 43         ; 3A             ; GPIO_0[5]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB5      ; 32         ; 3A             ; altera_reserved_tck             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; AB6      ; 31         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 176        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 199        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 49         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC5      ; 33         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 35         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 30         ; 3A             ; altera_reserved_tms             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 154        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ; 174        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 197        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 195        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 47         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD5      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 37         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD10     ; 57         ; 3B             ; GPIO_0[28]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 65         ; 3B             ; GPIO_0[30]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 79         ; 3B             ; GPIO_0[32]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 113        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 119        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 127        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 172        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 185        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 56         ; 3B             ; GPIO_0[21]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 51         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE7      ; 61         ; 3B             ; GPIO_0[24]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE8      ; 64         ; 3B             ; GPIO_0[27]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE9      ; 55         ; 3B             ; GPIO_0[29]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE11     ; 63         ; 3B             ; GPIO_0[33]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 81         ; 3B             ; GPIO_0[35]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 95         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 111        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 121        ; 4A             ; KEY[0]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE20     ; 129        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 138        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ; 170        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE26     ; 168        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 187        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 183        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 54         ; 3B             ; GPIO_0[18]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF5      ; 69         ; 3B             ; GPIO_0[20]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF6      ; 67         ; 3B             ; GPIO_0[25]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF7      ; 72         ; 3B             ; GPIO_0[1]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF8      ; 59         ; 3B             ; GPIO_0[3]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF9      ; 62         ; 3B             ; GPIO_0[26]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 71         ; 3B             ; GPIO_0[31]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 73         ; 3B             ; GPIO_0[34]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 87         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF15     ; 97         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 105        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF18     ; 120        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF20     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF23     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 166        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF27     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF28     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 80         ; 3B             ; GPIO_0[15]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG6      ; 70         ; 3B             ; GPIO_0[19]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 88         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ; 93         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG10     ; 96         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 101        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG13     ; 89         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ; 109        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG15     ; 112        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 103        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 125        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ; 128        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG20     ; 131        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 136        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG23     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG25     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 152        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH2      ; 75         ; 3B             ; GPIO_0[17]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH3      ; 77         ; 3B             ; GPIO_0[16]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH4      ; 78         ; 3B             ; GPIO_0[14]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH5      ; 83         ; 3B             ; GPIO_0[12]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH6      ; 85         ; 3B             ; GPIO_0[13]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH7      ; 86         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 91         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 94         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 99         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH12     ; 104        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 107        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 110        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH16     ; 115        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH17     ; 117        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 123        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 126        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH22     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH26     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH27     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ;            ;                ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 359        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 355        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 361        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ; 363        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B11      ; 362        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 360        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 349        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 324        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 319        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 325        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 310        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 298        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 285        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 273        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 265        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 368        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 375        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ; 373        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ; 371        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 369        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 367        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 365        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 382        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 354        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 348        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 340        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 326        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 318        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 316        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 323        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C21      ; 308        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 302        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 300        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 289        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 271        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 263        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 370        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 377        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 387        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 398        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 380        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 352        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 342        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 332        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 307        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 304        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 303        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 287        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D25      ; 293        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D26      ; 269        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D27      ; 257        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D28      ; 255        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 364        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 376        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E6       ; 432        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E8       ; 385        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E11      ; 396        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 334        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E18      ; 305        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 306        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 295        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 291        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E26      ; 267        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 259        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 372        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F5       ; 366        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F6       ; 437        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 435        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 294        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 292        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 284        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F26      ; 282        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 249        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 374        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G6       ; 433        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 290        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 276        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 253        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 251        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G28      ; 247        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ; 427        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H5       ; 423        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H6       ; 421        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 431        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 430        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 358        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 356        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 344        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 322        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 297        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 274        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 261        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 429        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 428        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 338        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ; 336        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ; 330        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ; 328        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J16      ; 346        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 320        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 314        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 299        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 268        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J21      ; 266        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 258        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 260        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 252        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 243        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ; 241        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ; 426        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ; 436        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 434        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 312        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K19      ; 301        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 244        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K26      ; 250        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 245        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 239        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 424        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L9       ; 422        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L10      ; 420        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 288        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 286        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 242        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 237        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 246        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 234        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 236        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 235        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 272        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 270        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 228        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 226        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ; 220        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N27      ; 218        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 233        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 221        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 231        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 256        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 254        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ; 240        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 238        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ; 232        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 230        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 204        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ; 210        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R26      ; 212        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 219        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 229        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 42         ; 3A             ; GPIO_0[10]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 60         ; 3B             ; GPIO_0[23]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T12      ; 74         ; 3B             ; GPIO_0[11]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T13      ; 76         ; 3B             ; GPIO_0[22]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 214        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 216        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 224        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 222        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 208        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 202        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 196        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 205        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 227        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 44         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U10      ; 48         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 58         ; 3B             ; GPIO_0[9]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 90         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U14      ; 92         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U15      ; 200        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 198        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 206        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 194        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 225        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 46         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V11      ; 68         ; 3B             ; CLOCK_50                        ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V12      ; 84         ; 3B             ; GPIO_0[0]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V13      ; 106        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 181        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V16      ; 179        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V17      ; 192        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 190        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 188        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 186        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 191        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 193        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 217        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 223        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 40         ; 3A             ; GPIO_0[6]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W10      ; 34         ; 3A             ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; W11      ; 66         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W12      ; 82         ; 3B             ; GPIO_0[2]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W14      ; 108        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W15      ; 177        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ;                ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W25      ;            ;                ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W26      ; 209        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 215        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 39         ; 3A             ; GPIO_0[7]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y5       ; 41         ; 3A             ; GPIO_0[8]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y8       ; 38         ; 3A             ; GPIO_0[4]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y9       ; 28         ; 3A             ; altera_reserved_tdo             ; output ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 100        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 116        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 175        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y17      ; 171        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y18      ; 173        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y19      ; 169        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 207        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 203        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 213        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------+
; I/O Assignment Warnings                           ;
+------------+--------------------------------------+
; Pin Name   ; Reason                               ;
+------------+--------------------------------------+
; KEY[0]     ; Incomplete set of assignments        ;
; GPIO_0[0]  ; Missing drive strength and slew rate ;
; GPIO_0[1]  ; Missing drive strength and slew rate ;
; GPIO_0[2]  ; Missing drive strength and slew rate ;
; GPIO_0[3]  ; Missing drive strength and slew rate ;
; GPIO_0[4]  ; Missing drive strength and slew rate ;
; GPIO_0[5]  ; Missing drive strength and slew rate ;
; GPIO_0[6]  ; Missing drive strength and slew rate ;
; GPIO_0[7]  ; Missing drive strength and slew rate ;
; GPIO_0[8]  ; Missing drive strength and slew rate ;
; GPIO_0[9]  ; Missing drive strength and slew rate ;
; GPIO_0[10] ; Missing drive strength and slew rate ;
; GPIO_0[11] ; Missing drive strength and slew rate ;
; GPIO_0[12] ; Missing drive strength and slew rate ;
; GPIO_0[13] ; Missing drive strength and slew rate ;
; GPIO_0[14] ; Missing drive strength and slew rate ;
; GPIO_0[15] ; Missing drive strength and slew rate ;
; GPIO_0[16] ; Missing drive strength and slew rate ;
; GPIO_0[17] ; Missing drive strength and slew rate ;
; GPIO_0[18] ; Missing drive strength and slew rate ;
; GPIO_0[19] ; Missing drive strength and slew rate ;
; GPIO_0[20] ; Missing drive strength and slew rate ;
; GPIO_0[21] ; Missing drive strength and slew rate ;
; GPIO_0[22] ; Missing drive strength and slew rate ;
; GPIO_0[23] ; Missing drive strength and slew rate ;
; GPIO_0[24] ; Missing drive strength and slew rate ;
; GPIO_0[25] ; Missing drive strength and slew rate ;
; GPIO_0[26] ; Missing drive strength and slew rate ;
; GPIO_0[27] ; Missing drive strength and slew rate ;
; GPIO_0[28] ; Missing drive strength and slew rate ;
; GPIO_0[29] ; Missing drive strength and slew rate ;
; GPIO_0[30] ; Missing drive strength and slew rate ;
; GPIO_0[31] ; Missing drive strength and slew rate ;
; GPIO_0[32] ; Missing drive strength and slew rate ;
; GPIO_0[33] ; Missing drive strength and slew rate ;
; GPIO_0[34] ; Missing drive strength and slew rate ;
; GPIO_0[35] ; Missing drive strength and slew rate ;
; CLOCK_50   ; Incomplete set of assignments        ;
; KEY[0]     ; Missing location assignment          ;
; CLOCK_50   ; Missing location assignment          ;
+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                        ; Entity Name                                     ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
; |DE0_Nano_SoC_top_level                                                                                                                 ; 677.0 (0.5)          ; 775.5 (0.5)                      ; 108.0 (0.0)                                       ; 9.5 (0.0)                        ; 0.0 (0.0)            ; 1097 (1)            ; 967 (0)                   ; 0 (0)         ; 44032             ; 9     ; 0          ; 38   ; 0            ; |DE0_Nano_SoC_top_level                                                                                                                                                                                                                                                                                                                                                                                                    ; DE0_Nano_SoC_top_level                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 68.5 (0.5)           ; 76.0 (0.5)                       ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 112 (1)             ; 86 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                   ; sld_hub                                         ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 68.0 (0.0)           ; 75.5 (0.0)                       ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 111 (0)             ; 86 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                   ; alt_sld_fab_with_jtag_input                     ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 68.0 (0.0)           ; 75.5 (0.0)                       ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 111 (0)             ; 86 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                ; alt_sld_fab                                     ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 68.0 (1.5)           ; 75.5 (2.7)                       ; 7.5 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 111 (1)             ; 86 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                            ; alt_sld_fab_alt_sld_fab                         ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 66.5 (0.0)           ; 72.8 (0.0)                       ; 6.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 110 (0)             ; 80 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                ; alt_sld_fab_alt_sld_fab_sldfabric               ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 66.5 (44.8)          ; 72.8 (49.5)                      ; 6.3 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 110 (75)            ; 80 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                   ; sld_jtag_hub                                    ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 10.2 (10.2)          ; 12.0 (12.0)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                           ; sld_rom_sr                                      ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 11.3 (11.3)          ; 11.3 (11.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                         ; sld_shadow_jsm                                  ; altera_sld   ;
;    |system2:U0|                                                                                                                         ; 608.0 (0.0)          ; 699.0 (0.0)                      ; 100.5 (0.0)                                       ; 9.5 (0.0)                        ; 0.0 (0.0)            ; 984 (0)             ; 881 (0)                   ; 0 (0)         ; 44032             ; 9     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0                                                                                                                                                                                                                                                                                                                                                                                         ; system2                                         ; system2      ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0.0 (0.0)            ; 1.7 (0.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                         ; system2      ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.7 (1.7)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                       ; system2      ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 4.2 (3.0)            ; 7.7 (4.7)                        ; 3.5 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                         ; system2      ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1.2 (1.2)            ; 1.7 (1.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                       ; system2      ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                       ; system2      ;
;       |system2_jtag_uart_0:jtag_uart_0|                                                                                                 ; 60.6 (15.6)          ; 72.3 (15.6)                      ; 11.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 118 (36)            ; 110 (13)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                         ; system2_jtag_uart_0                             ; system2      ;
;          |alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|                                                                      ; 19.5 (19.5)          ; 31.1 (31.1)                      ; 11.6 (11.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                 ; alt_jtag_atlantic                               ; work         ;
;          |system2_jtag_uart_0_scfifo_r:the_system2_jtag_uart_0_scfifo_r|                                                                ; 12.4 (0.0)           ; 13.3 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 25 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_r:the_system2_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                           ; system2_jtag_uart_0_scfifo_r                    ; system2      ;
;             |scfifo:rfifo|                                                                                                              ; 12.4 (0.0)           ; 13.3 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 25 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_r:the_system2_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                              ; scfifo                                          ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 12.4 (0.0)           ; 13.3 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 25 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_r:the_system2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                   ; scfifo_3291                                     ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.4 (0.0)           ; 13.3 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 25 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_r:the_system2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                              ; a_dpfifo_5771                                   ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.4 (3.4)            ; 7.3 (4.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (7)              ; 13 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_r:the_system2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                      ; a_fefifo_7cf                                    ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_r:the_system2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                 ; cntr_vg7                                        ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_r:the_system2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                      ; altsyncram_7pu1                                 ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_r:the_system2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                        ; cntr_jgb                                        ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_r:the_system2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                              ; cntr_jgb                                        ; work         ;
;          |system2_jtag_uart_0_scfifo_w:the_system2_jtag_uart_0_scfifo_w|                                                                ; 12.3 (0.0)           ; 12.4 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_w:the_system2_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                           ; system2_jtag_uart_0_scfifo_w                    ; system2      ;
;             |scfifo:wfifo|                                                                                                              ; 12.3 (0.0)           ; 12.4 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_w:the_system2_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                              ; scfifo                                          ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 12.3 (0.0)           ; 12.4 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_w:the_system2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                   ; scfifo_3291                                     ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.3 (0.0)           ; 12.4 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_w:the_system2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                              ; a_dpfifo_5771                                   ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.3 (3.3)            ; 6.4 (3.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 8 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_w:the_system2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                      ; a_fefifo_7cf                                    ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_w:the_system2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                 ; cntr_vg7                                        ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_w:the_system2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                      ; altsyncram_7pu1                                 ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_w:the_system2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                        ; cntr_jgb                                        ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_w:the_system2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                              ; cntr_jgb                                        ; work         ;
;       |system2_mm_interconnect_0:mm_interconnect_0|                                                                                     ; 113.7 (0.0)          ; 122.9 (0.0)                      ; 9.4 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 211 (0)             ; 134 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                             ; system2_mm_interconnect_0                       ; system2      ;
;          |altera_avalon_sc_fifo:daisyled_0_avalon_slave_0_agent_rsp_fifo|                                                               ; 5.7 (5.7)            ; 8.5 (8.5)                        ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyled_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                           ; system2      ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                           ; system2      ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 8.3 (8.3)            ; 9.1 (9.1)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                           ; system2      ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 6.8 (6.8)            ; 8.1 (8.1)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                           ; system2      ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                   ; altera_merlin_master_agent                      ; system2      ;
;          |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                             ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                            ; altera_merlin_master_agent                      ; system2      ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 4.7 (4.7)            ; 4.9 (4.9)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                         ; altera_merlin_master_translator                 ; system2      ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 1.4 (1.4)            ; 1.4 (1.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                  ; altera_merlin_master_translator                 ; system2      ;
;          |altera_merlin_slave_agent:daisyled_0_avalon_slave_0_agent|                                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:daisyled_0_avalon_slave_0_agent                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                       ; system2      ;
;          |altera_merlin_slave_translator:daisyled_0_avalon_slave_0_translator|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:daisyled_0_avalon_slave_0_translator                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                  ; system2      ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                  ; system2      ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 8.7 (8.7)            ; 11.4 (11.4)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                  ; system2      ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                  ; system2      ;
;          |system2_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                ; 4.8 (4.8)            ; 5.5 (5.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                               ; system2_mm_interconnect_0_cmd_demux             ; system2      ;
;          |system2_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                        ; 1.3 (1.3)            ; 2.0 (2.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                       ; system2_mm_interconnect_0_cmd_demux_001         ; system2      ;
;          |system2_mm_interconnect_0_cmd_demux_001:rsp_demux_002|                                                                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                       ; system2_mm_interconnect_0_cmd_demux_001         ; system2      ;
;          |system2_mm_interconnect_0_cmd_demux_001:rsp_demux_003|                                                                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_demux_001:rsp_demux_003                                                                                                                                                                                                                                                                                       ; system2_mm_interconnect_0_cmd_demux_001         ; system2      ;
;          |system2_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                            ; 18.2 (16.2)          ; 18.3 (16.3)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (49)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                                                                           ; system2_mm_interconnect_0_cmd_mux_002           ; system2      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                        ; system2      ;
;          |system2_mm_interconnect_0_cmd_mux_002:cmd_mux_003|                                                                            ; 22.1 (19.8)          ; 23.1 (20.8)                      ; 1.2 (1.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 55 (51)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                                                                                                                                           ; system2_mm_interconnect_0_cmd_mux_002           ; system2      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                        ; system2      ;
;          |system2_mm_interconnect_0_router:router|                                                                                      ; 2.5 (2.5)            ; 2.7 (2.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                     ; system2_mm_interconnect_0_router                ; system2      ;
;          |system2_mm_interconnect_0_router_001:router_001|                                                                              ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                             ; system2_mm_interconnect_0_router_001            ; system2      ;
;          |system2_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                    ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                   ; system2_mm_interconnect_0_rsp_mux               ; system2      ;
;       |system2_nios2_gen2_0:nios2_gen2_0|                                                                                               ; 429.0 (0.0)          ; 493.9 (0.0)                      ; 74.1 (0.0)                                        ; 9.3 (0.0)                        ; 0.0 (0.0)            ; 645 (0)             ; 618 (0)                   ; 0 (0)         ; 10240             ; 3     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                       ; system2_nios2_gen2_0                            ; system2      ;
;          |system2_nios2_gen2_0_cpu:cpu|                                                                                                 ; 429.0 (302.0)        ; 493.9 (329.8)                    ; 74.1 (36.1)                                       ; 9.3 (8.2)                        ; 0.0 (0.0)            ; 645 (482)           ; 618 (334)                 ; 0 (0)         ; 10240             ; 3     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                          ; system2_nios2_gen2_0_cpu                        ; system2      ;
;             |system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|                                                 ; 127.0 (31.2)         ; 164.1 (32.2)                     ; 38.1 (1.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 163 (5)             ; 284 (81)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                ; system2_nios2_gen2_0_cpu_nios2_oci              ; system2      ;
;                |system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|                          ; 37.2 (0.0)           ; 59.8 (0.0)                       ; 23.7 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                  ; system2_nios2_gen2_0_cpu_debug_slave_wrapper    ; system2      ;
;                   |sld_virtual_jtag_basic:system2_nios2_gen2_0_cpu_debug_slave_phy|                                                     ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system2_nios2_gen2_0_cpu_debug_slave_phy                                                                                  ; sld_virtual_jtag_basic                          ; work         ;
;                   |system2_nios2_gen2_0_cpu_debug_slave_sysclk:the_system2_nios2_gen2_0_cpu_debug_slave_sysclk|                         ; 5.0 (4.3)            ; 24.7 (23.3)                      ; 19.6 (19.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_sysclk:the_system2_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; system2_nios2_gen2_0_cpu_debug_slave_sysclk     ; system2      ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_sysclk:the_system2_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                         ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer5|                                                             ; 0.0 (0.0)            ; 0.7 (0.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_sysclk:the_system2_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5 ; altera_std_synchronizer                         ; work         ;
;                   |system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|                               ; 30.7 (30.0)          ; 33.7 (32.7)                      ; 4.0 (3.7)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 48 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck                                                            ; system2_nios2_gen2_0_cpu_debug_slave_tck        ; system2      ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                         ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3       ; altera_std_synchronizer                         ; work         ;
;                |system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|                                ; 4.0 (4.0)            ; 4.9 (4.9)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                        ; system2_nios2_gen2_0_cpu_nios2_avalon_reg       ; system2      ;
;                |system2_nios2_gen2_0_cpu_nios2_oci_break:the_system2_nios2_gen2_0_cpu_nios2_oci_break|                                  ; 2.4 (2.4)            ; 12.7 (12.7)                      ; 10.2 (10.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_break:the_system2_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                          ; system2_nios2_gen2_0_cpu_nios2_oci_break        ; system2      ;
;                |system2_nios2_gen2_0_cpu_nios2_oci_debug:the_system2_nios2_gen2_0_cpu_nios2_oci_debug|                                  ; 3.9 (3.9)            ; 5.8 (4.3)                        ; 1.9 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 11 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_debug:the_system2_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                          ; system2_nios2_gen2_0_cpu_nios2_oci_debug        ; system2      ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_debug:the_system2_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                      ; altera_std_synchronizer                         ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; -0.3 (-0.3)          ; 1.0 (1.0)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_debug:the_system2_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                     ; altera_std_synchronizer                         ; work         ;
;                |system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem|                                        ; 48.3 (48.3)          ; 48.7 (48.7)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 77 (77)             ; 60 (60)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                ; system2_nios2_gen2_0_cpu_nios2_ocimem           ; system2      ;
;                   |system2_nios2_gen2_0_cpu_ociram_sp_ram_module:system2_nios2_gen2_0_cpu_ociram_sp_ram|                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem|system2_nios2_gen2_0_cpu_ociram_sp_ram_module:system2_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; system2_nios2_gen2_0_cpu_ociram_sp_ram_module   ; system2      ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem|system2_nios2_gen2_0_cpu_ociram_sp_ram_module:system2_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                      ; work         ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem|system2_nios2_gen2_0_cpu_ociram_sp_ram_module:system2_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                 ; work         ;
;             |system2_nios2_gen2_0_cpu_register_bank_a_module:system2_nios2_gen2_0_cpu_register_bank_a|                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_register_bank_a_module:system2_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                 ; system2_nios2_gen2_0_cpu_register_bank_a_module ; system2      ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_register_bank_a_module:system2_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                      ; work         ;
;                   |altsyncram_msi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_register_bank_a_module:system2_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                        ; altsyncram_msi1                                 ; work         ;
;             |system2_nios2_gen2_0_cpu_register_bank_b_module:system2_nios2_gen2_0_cpu_register_bank_b|                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_register_bank_b_module:system2_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                 ; system2_nios2_gen2_0_cpu_register_bank_b_module ; system2      ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_register_bank_b_module:system2_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                      ; work         ;
;                   |altsyncram_msi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_register_bank_b_module:system2_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                        ; altsyncram_msi1                                 ; work         ;
;       |system2_onchip_memory2_0:onchip_memory2_0|                                                                                       ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                               ; system2_onchip_memory2_0                        ; system2      ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                     ; altsyncram                                      ; work         ;
;             |altsyncram_dan1:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dan1:auto_generated                                                                                                                                                                                                                                                                                      ; altsyncram_dan1                                 ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                       ;
+------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name       ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; KEY[0]     ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; GPIO_0[0]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[1]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[2]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[3]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[4]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[5]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[6]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[7]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[8]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[9]  ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[10] ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[11] ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[12] ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[13] ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[14] ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[15] ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[16] ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[17] ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[18] ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[19] ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[20] ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[21] ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[22] ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[23] ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[24] ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[25] ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[26] ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[27] ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[28] ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[29] ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[30] ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[31] ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[32] ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[33] ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[34] ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[35] ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CLOCK_50   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; KEY[0]              ;                   ;         ;
; GPIO_0[0]           ;                   ;         ;
; GPIO_0[1]           ;                   ;         ;
; GPIO_0[2]           ;                   ;         ;
; GPIO_0[3]           ;                   ;         ;
; GPIO_0[4]           ;                   ;         ;
; GPIO_0[5]           ;                   ;         ;
; GPIO_0[6]           ;                   ;         ;
; GPIO_0[7]           ;                   ;         ;
; GPIO_0[8]           ;                   ;         ;
; GPIO_0[9]           ;                   ;         ;
; GPIO_0[10]          ;                   ;         ;
; GPIO_0[11]          ;                   ;         ;
; GPIO_0[12]          ;                   ;         ;
; GPIO_0[13]          ;                   ;         ;
; GPIO_0[14]          ;                   ;         ;
; GPIO_0[15]          ;                   ;         ;
; GPIO_0[16]          ;                   ;         ;
; GPIO_0[17]          ;                   ;         ;
; GPIO_0[18]          ;                   ;         ;
; GPIO_0[19]          ;                   ;         ;
; GPIO_0[20]          ;                   ;         ;
; GPIO_0[21]          ;                   ;         ;
; GPIO_0[22]          ;                   ;         ;
; GPIO_0[23]          ;                   ;         ;
; GPIO_0[24]          ;                   ;         ;
; GPIO_0[25]          ;                   ;         ;
; GPIO_0[26]          ;                   ;         ;
; GPIO_0[27]          ;                   ;         ;
; GPIO_0[28]          ;                   ;         ;
; GPIO_0[29]          ;                   ;         ;
; GPIO_0[30]          ;                   ;         ;
; GPIO_0[31]          ;                   ;         ;
; GPIO_0[32]          ;                   ;         ;
; GPIO_0[33]          ;                   ;         ;
; GPIO_0[34]          ;                   ;         ;
; GPIO_0[35]          ;                   ;         ;
; CLOCK_50            ;                   ;         ;
+---------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                 ; Location            ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                             ; PIN_V11             ; 804     ; Clock                      ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                         ; JTAG_X0_Y3_N3       ; 173     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                         ; JTAG_X0_Y3_N3       ; 27      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                             ; FF_X1_Y2_N17        ; 57      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3                                ; LABCELL_X1_Y1_N45   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                  ; MLABCELL_X3_Y1_N6   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0                     ; LABCELL_X2_Y1_N6    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5                                     ; MLABCELL_X3_Y1_N42  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                                       ; LABCELL_X1_Y3_N45   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1                        ; LABCELL_X1_Y1_N12   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                          ; MLABCELL_X3_Y1_N18  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6                              ; LABCELL_X2_Y1_N18   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2                ; MLABCELL_X3_Y1_N3   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1           ; MLABCELL_X3_Y1_N54  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                  ; FF_X2_Y2_N47        ; 16      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                 ; FF_X1_Y2_N59        ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                  ; FF_X3_Y2_N32        ; 39      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                  ; FF_X1_Y2_N20        ; 55      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                           ; LABCELL_X1_Y2_N39   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                 ; FF_X2_Y2_N2         ; 39      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                               ; LABCELL_X2_Y1_N54   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system2:U0|altera_reset_controller:rst_controller_001|r_early_rst                                                                                                                                                                                                                                                                                                    ; FF_X13_Y12_N22      ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system2:U0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                                     ; FF_X13_Y12_N17      ; 526     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; system2:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                 ; FF_X10_Y4_N35       ; 20      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                           ; LABCELL_X4_Y6_N27   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2                                                                                                                                                                                                                                                     ; LABCELL_X2_Y3_N15   ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                                                                                   ; LABCELL_X2_Y3_N48   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|write~0                                                                                                                                                                                                                                                           ; LABCELL_X2_Y3_N51   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|fifo_rd~2                                                                                                                                                                                                                                                                                                                 ; LABCELL_X18_Y7_N33  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                                                                                                                                                   ; FF_X14_Y5_N56       ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|ien_AE~0                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X14_Y5_N3  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|r_val~0                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X14_Y5_N9  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|read_0                                                                                                                                                                                                                                                                                                                    ; FF_X18_Y7_N14       ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_r:the_system2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2                                                                                                                                                                    ; MLABCELL_X14_Y5_N51 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_w:the_system2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                    ; MLABCELL_X14_Y5_N6  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|wr_rfifo                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X14_Y5_N42 ; 13      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyled_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                  ; LABCELL_X9_Y6_N6    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                              ; LABCELL_X17_Y6_N45  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                               ; LABCELL_X10_Y6_N39  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                            ; LABCELL_X18_Y5_N18  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                          ; LABCELL_X11_Y6_N54  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_mux_002:cmd_mux_002|update_grant~0                                                                                                                                                                                                                                              ; LABCELL_X11_Y6_N30  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                          ; LABCELL_X18_Y6_N6   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_mux_002:cmd_mux_003|update_grant~1                                                                                                                                                                                                                                              ; LABCELL_X18_Y6_N48  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~1                                                                                                                                                                                                                                                                              ; LABCELL_X15_Y9_N24  ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                                    ; FF_X19_Y8_N14       ; 33      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|E_alu_result~1                                                                                                                                                                                                                                                                             ; LABCELL_X10_Y8_N24  ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|E_new_inst                                                                                                                                                                                                                                                                                 ; FF_X13_Y9_N59       ; 53      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|E_src1[0]~0                                                                                                                                                                                                                                                                                ; MLABCELL_X8_Y10_N9  ; 24      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|E_src2[11]~0                                                                                                                                                                                                                                                                               ; LABCELL_X11_Y9_N27  ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|E_st_data[23]~0                                                                                                                                                                                                                                                                            ; MLABCELL_X14_Y6_N33 ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                                                                                                                                                                                                             ; FF_X18_Y9_N32       ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|F_valid~0                                                                                                                                                                                                                                                                                  ; LABCELL_X15_Y7_N54  ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|R_ctrl_exception                                                                                                                                                                                                                                                                           ; FF_X14_Y8_N20       ; 15      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|R_src2_hi~1                                                                                                                                                                                                                                                                                ; LABCELL_X11_Y10_N6  ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|R_src2_use_imm                                                                                                                                                                                                                                                                             ; FF_X17_Y10_N47      ; 28      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_rf_wren                                                                                                                                                                                                                                                                                  ; LABCELL_X10_Y7_N30  ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_valid                                                                                                                                                                                                                                                                                    ; FF_X18_Y9_N56       ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                        ; FF_X18_Y9_N20       ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3]~0                                                                                                                                                                                                                                                                      ; LABCELL_X18_Y9_N9   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                      ; LABCELL_X17_Y8_N45  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|av_ld_rshift8~0                                                                                                                                                                                                                                                                            ; LABCELL_X18_Y9_N6   ; 19      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|hbreak_req~0                                                                                                                                                                                                                                                                               ; LABCELL_X7_Y5_N12   ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|address[8]                                                                                                                                                                                                       ; FF_X11_Y6_N41       ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir                                  ; LABCELL_X4_Y3_N24   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_sysclk:the_system2_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir                  ; FF_X8_Y5_N34        ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_sysclk:the_system2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a   ; MLABCELL_X6_Y4_N21  ; 16      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_sysclk:the_system2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 ; LABCELL_X7_Y4_N3    ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_sysclk:the_system2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1 ; MLABCELL_X6_Y4_N33  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_sysclk:the_system2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b   ; MLABCELL_X6_Y4_N3   ; 42      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_sysclk:the_system2_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe      ; FF_X2_Y3_N20        ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~21                    ; LABCELL_X2_Y3_N0    ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~19                    ; LABCELL_X2_Y3_N24   ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~15                    ; LABCELL_X2_Y3_N42   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~10                     ; LABCELL_X2_Y4_N9    ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~9                      ; LABCELL_X2_Y4_N6    ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                          ; MLABCELL_X8_Y5_N6   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_break:the_system2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]~0                                                                                                        ; MLABCELL_X6_Y4_N24  ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_break:the_system2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]~1                                                                                                        ; LABCELL_X1_Y4_N42   ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_debug:the_system2_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest                                                                                                               ; FF_X9_Y4_N58        ; 6       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1                                                                                                                     ; MLABCELL_X6_Y4_N27  ; 41      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~0                                                                                                                    ; LABCELL_X7_Y4_N9    ; 27      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req                                                                                                                 ; LABCELL_X9_Y5_N39   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0                                                                                                                   ; MLABCELL_X8_Y5_N3   ; 2       ; Read enable, Write enable  ; no     ; --                   ; --               ; --                        ;
; system2:U0|system2_onchip_memory2_0:onchip_memory2_0|wren~1                                                                                                                                                                                                                                                                                                          ; LABCELL_X18_Y7_N45  ; 4       ; Read enable, Write enable  ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                         ;
+----------+----------+---------+----------------------+------------------+---------------------------+
; Name     ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------+----------+---------+----------------------+------------------+---------------------------+
; CLOCK_50 ; PIN_V11  ; 804     ; Global Clock         ; GCLK6            ; --                        ;
+----------+----------+---------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                            ;
+------------------------------------------------------------------+---------+
; Name                                                             ; Fan-Out ;
+------------------------------------------------------------------+---------+
; system2:U0|altera_reset_controller:rst_controller_001|r_sync_rst ; 526     ;
+------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------------------------------+----------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                         ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                          ; Location                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------------------------------+----------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------+
; system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_r:the_system2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                         ; M10K_X5_Y6_N0                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_w:the_system2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                         ; M10K_X5_Y5_N0                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem|system2_nios2_gen2_0_cpu_ociram_sp_ram_module:system2_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192  ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0     ; None                         ; M10K_X12_Y4_N0                                                 ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Unsupported Depth    ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_register_bank_a_module:system2_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                         ; M10K_X5_Y8_N0                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                       ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_register_bank_b_module:system2_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                         ; M10K_X12_Y8_N0                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                       ;
; system2:U0|system2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dan1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                     ; AUTO ; Single Port      ; Single Clock ; 1024         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 32768 ; 1024                        ; 32                          ; --                          ; --                          ; 32768               ; 4           ; 0     ; system2_onchip_memory2_0.hex ; M10K_X20_Y6_N0, M10K_X12_Y6_N0, M10K_X12_Y7_N0, M10K_X20_Y7_N0 ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------------------------------+----------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------+
; Routing Usage Summary                                                 ;
+---------------------------------------------+-------------------------+
; Routing Resource Type                       ; Usage                   ;
+---------------------------------------------+-------------------------+
; Block interconnects                         ; 2,617 / 130,276 ( 2 % ) ;
; C12 interconnects                           ; 4 / 6,848 ( < 1 % )     ;
; C2 interconnects                            ; 869 / 51,436 ( 2 % )    ;
; C4 interconnects                            ; 438 / 25,120 ( 2 % )    ;
; DQS bus muxes                               ; 0 / 19 ( 0 % )          ;
; DQS-18 I/O buses                            ; 0 / 19 ( 0 % )          ;
; DQS-9 I/O buses                             ; 0 / 19 ( 0 % )          ;
; Direct links                                ; 222 / 130,276 ( < 1 % ) ;
; Global clocks                               ; 1 / 16 ( 6 % )          ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )           ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )           ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )          ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )          ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )         ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )         ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )          ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )          ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )         ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )          ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )          ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )         ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )         ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )          ;
; Horizontal periphery clocks                 ; 0 / 12 ( 0 % )          ;
; Local interconnects                         ; 409 / 31,760 ( 1 % )    ;
; Quadrant clocks                             ; 0 / 72 ( 0 % )          ;
; R14 interconnects                           ; 21 / 6,046 ( < 1 % )    ;
; R14/C12 interconnect drivers                ; 24 / 8,584 ( < 1 % )    ;
; R3 interconnects                            ; 1,036 / 56,712 ( 2 % )  ;
; R6 interconnects                            ; 1,702 / 131,000 ( 1 % ) ;
; Spine clocks                                ; 2 / 150 ( 1 % )         ;
; Wire stub REs                               ; 0 / 6,650 ( 0 % )       ;
+---------------------------------------------+-------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 7     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                  ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 36           ; 0            ; 36           ; 0            ; 0            ; 42        ; 36           ; 0            ; 42        ; 42        ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 36           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 6            ; 42           ; 6            ; 42           ; 42           ; 0         ; 6            ; 42           ; 0         ; 0         ; 42           ; 42           ; 42           ; 42           ; 42           ; 42           ; 42           ; 42           ; 42           ; 42           ; 6            ; 42           ; 42           ; 42           ; 42           ; 42           ; 42           ; 42           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; KEY[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[14]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[15]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[16]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[17]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[18]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[19]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[20]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[21]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[22]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[23]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[24]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[25]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[26]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[27]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[28]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[29]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[30]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[31]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[32]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[33]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[34]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[35]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+--------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                      ;
+-------------------------+----------------------+-------------------+
; Source Clock(s)         ; Destination Clock(s) ; Delay Added in ns ;
+-------------------------+----------------------+-------------------+
; altera_reserved_tck     ; altera_reserved_tck  ; 216.4             ;
; altera_reserved_tck,I/O ; altera_reserved_tck  ; 13.4              ;
+-------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                                                      ; Destination Register                                                                                                                                                                                                                                                                                                                                     ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                  ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[7]            ; 1.394             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; 1.315             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; 1.310             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                  ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[7]            ; 1.229             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; 1.180             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; 1.180             ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[31]                                                       ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[30]           ; 1.069             ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                         ; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                           ; 1.022             ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100                                                   ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[35]           ; 1.020             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; 1.009             ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[7]                                                        ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[6]            ; 0.995             ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[16]                                                       ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[15]           ; 0.992             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; 0.991             ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010                                                   ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[15]           ; 0.988             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 0.983             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; 0.981             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; 0.981             ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[35]                                                       ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[34]           ; 0.976             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; 0.971             ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[25]           ; 0.965             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; 0.961             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; 0.961             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 0.961             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; 0.961             ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                                                       ; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                           ; 0.955             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 0.940             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; 0.940             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; 0.938             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; 0.937             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ; 0.937             ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                          ; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                           ; 0.930             ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000                                                   ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[0]            ; 0.929             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ; 0.923             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ; 0.922             ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[33]           ; 0.922             ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[1]            ; 0.920             ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[3]            ; 0.920             ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[5]            ; 0.920             ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[8]            ; 0.920             ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[19]           ; 0.918             ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[17]           ; 0.918             ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[26]           ; 0.918             ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[28]           ; 0.918             ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[23]           ; 0.918             ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[21]           ; 0.912             ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[18]           ; 0.901             ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[22]           ; 0.901             ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[20]           ; 0.901             ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[24]           ; 0.901             ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[27]           ; 0.901             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; 0.901             ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[12]           ; 0.899             ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[10]           ; 0.899             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 0.898             ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[2]            ; 0.898             ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[4]            ; 0.898             ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[9]            ; 0.898             ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                       ; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                           ; 0.898             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 0.896             ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[0]            ; 0.895             ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[29]           ; 0.893             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 0.893             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; 0.892             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; 0.892             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; 0.892             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; 0.892             ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                      ; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                           ; 0.888             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 0.878             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; 0.878             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 0.878             ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[13]           ; 0.877             ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[11]           ; 0.877             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 0.877             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 0.877             ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                   ; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                           ; 0.876             ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                             ; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                           ; 0.876             ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                          ; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                           ; 0.876             ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                                                  ; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                           ; 0.876             ;
; altera_internal_jtag~FF_20                                                                                                                                                                                                                                                                                                                                                                           ; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                           ; 0.876             ;
; altera_internal_jtag~FF_39                                                                                                                                                                                                                                                                                                                                                                           ; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                           ; 0.876             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; 0.876             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ; 0.875             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; 0.873             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; 0.871             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 0.871             ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                       ; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                           ; 0.871             ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                       ; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                           ; 0.871             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; 0.858             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ; 0.858             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 0.857             ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[36]           ; 0.857             ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                       ; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                           ; 0.852             ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; 0.840             ;
; altera_internal_jtag~FF_17                                                                                                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; 0.840             ;
; altera_internal_jtag~FF_36                                                                                                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; 0.840             ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                          ; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                              ; 0.834             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; 0.833             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; 0.833             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; 0.817             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; 0.817             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (119006): Selected device 5CSEMA4U23C6 for design "Lab22"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 2 pins of 38 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): CLOCK_50~inputCLKENA0 with 972 fanout uses global clock CLKCTRL_G6
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'c:/users/osour/desktop/cs-473embsys/cs-473embsys/lab2.2/hw/quartus/db/ip/system2/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'c:/users/osour/desktop/cs-473embsys/cs-473embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.sdc'
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|hbreak_enabled is being clocked by CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type Block RAM
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADC_CONVST" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SDI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SDO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO_10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO_11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO_12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO_13" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO_14" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO_15" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO_8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO_9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FPGA_CLK1_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FPGA_CLK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FPGA_CLK3_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_13" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_14" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_15" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_16" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_17" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_18" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_19" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_20" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_21" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_22" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_23" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_24" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_25" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_26" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_28" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_29" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_30" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_31" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_32" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_33" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_34" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_35" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_13" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_14" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_15" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_16" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_17" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_18" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_19" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_20" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_21" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_22" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_23" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_24" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_25" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_26" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_28" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_29" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_30" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_31" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_32" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_33" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_34" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_35" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_CONV_USB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_13" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_14" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_BA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_BA_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_BA_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_BA_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_CK_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_CK_P" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DM[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DM[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DM[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DM[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DM_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DM_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DM_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DM_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_N_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_N_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_N_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_N_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_P[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_P[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_P[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_P[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_P_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_P_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_P_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_P_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_13" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_14" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_15" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_16" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_17" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_18" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_19" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_20" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_21" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_22" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_23" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_24" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_25" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_26" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_28" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_29" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_30" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_31" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ODT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_RZQ" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_GTX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_INT_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_MDC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_MDIO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_RX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_RX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_RX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_RX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_RX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_RX_DATA_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_RX_DATA_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_RX_DATA_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_RX_DATA_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_RX_DV" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_TX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_TX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_TX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_TX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_TX_DATA_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_TX_DATA_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_TX_DATA_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_TX_DATA_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_TX_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_GSENSOR_INT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_I2C0_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_I2C0_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_I2C1_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_I2C1_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_KEY_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_LED" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_LTC_GPIO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SD_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SD_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SD_DATA_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SD_DATA_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SD_DATA_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SD_DATA_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SPIM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SPIM_MISO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SPIM_MOSI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SPIM_SS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_UART_RX" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_UART_TX" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_CLKOUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DIR" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_NXT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_STP" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY_N_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY_N_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_3" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:06
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:02:43
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:08
Info (11888): Total time spent on timing analysis during the Fitter is 1.95 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:06
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 36 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin GPIO_0[0] has a permanently disabled output enable File: C:/Users/osour/Desktop/CS-473EmbSys/CS-473EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Info (169065): Pin GPIO_0[1] has a permanently disabled output enable File: C:/Users/osour/Desktop/CS-473EmbSys/CS-473EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Info (169065): Pin GPIO_0[2] has a permanently disabled output enable File: C:/Users/osour/Desktop/CS-473EmbSys/CS-473EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Info (169065): Pin GPIO_0[3] has a permanently disabled output enable File: C:/Users/osour/Desktop/CS-473EmbSys/CS-473EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Info (169065): Pin GPIO_0[4] has a permanently disabled output enable File: C:/Users/osour/Desktop/CS-473EmbSys/CS-473EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Info (169065): Pin GPIO_0[5] has a permanently disabled output enable File: C:/Users/osour/Desktop/CS-473EmbSys/CS-473EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Info (169065): Pin GPIO_0[6] has a permanently disabled output enable File: C:/Users/osour/Desktop/CS-473EmbSys/CS-473EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Info (169065): Pin GPIO_0[7] has a permanently disabled output enable File: C:/Users/osour/Desktop/CS-473EmbSys/CS-473EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Info (169065): Pin GPIO_0[8] has a permanently disabled output enable File: C:/Users/osour/Desktop/CS-473EmbSys/CS-473EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Info (169065): Pin GPIO_0[9] has a permanently disabled output enable File: C:/Users/osour/Desktop/CS-473EmbSys/CS-473EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Info (169065): Pin GPIO_0[10] has a permanently disabled output enable File: C:/Users/osour/Desktop/CS-473EmbSys/CS-473EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Info (169065): Pin GPIO_0[11] has a permanently disabled output enable File: C:/Users/osour/Desktop/CS-473EmbSys/CS-473EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Info (169065): Pin GPIO_0[12] has a permanently disabled output enable File: C:/Users/osour/Desktop/CS-473EmbSys/CS-473EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Info (169065): Pin GPIO_0[13] has a permanently disabled output enable File: C:/Users/osour/Desktop/CS-473EmbSys/CS-473EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Info (169065): Pin GPIO_0[14] has a permanently disabled output enable File: C:/Users/osour/Desktop/CS-473EmbSys/CS-473EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Info (169065): Pin GPIO_0[15] has a permanently disabled output enable File: C:/Users/osour/Desktop/CS-473EmbSys/CS-473EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Info (169065): Pin GPIO_0[16] has a permanently disabled output enable File: C:/Users/osour/Desktop/CS-473EmbSys/CS-473EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Info (169065): Pin GPIO_0[17] has a permanently disabled output enable File: C:/Users/osour/Desktop/CS-473EmbSys/CS-473EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Info (169065): Pin GPIO_0[18] has a permanently disabled output enable File: C:/Users/osour/Desktop/CS-473EmbSys/CS-473EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Info (169065): Pin GPIO_0[19] has a permanently disabled output enable File: C:/Users/osour/Desktop/CS-473EmbSys/CS-473EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Info (169065): Pin GPIO_0[20] has a permanently disabled output enable File: C:/Users/osour/Desktop/CS-473EmbSys/CS-473EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Info (169065): Pin GPIO_0[21] has a permanently disabled output enable File: C:/Users/osour/Desktop/CS-473EmbSys/CS-473EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Info (169065): Pin GPIO_0[22] has a permanently disabled output enable File: C:/Users/osour/Desktop/CS-473EmbSys/CS-473EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Info (169065): Pin GPIO_0[23] has a permanently disabled output enable File: C:/Users/osour/Desktop/CS-473EmbSys/CS-473EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Info (169065): Pin GPIO_0[24] has a permanently disabled output enable File: C:/Users/osour/Desktop/CS-473EmbSys/CS-473EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Info (169065): Pin GPIO_0[25] has a permanently disabled output enable File: C:/Users/osour/Desktop/CS-473EmbSys/CS-473EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Info (169065): Pin GPIO_0[26] has a permanently disabled output enable File: C:/Users/osour/Desktop/CS-473EmbSys/CS-473EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Info (169065): Pin GPIO_0[27] has a permanently disabled output enable File: C:/Users/osour/Desktop/CS-473EmbSys/CS-473EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Info (169065): Pin GPIO_0[28] has a permanently disabled output enable File: C:/Users/osour/Desktop/CS-473EmbSys/CS-473EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Info (169065): Pin GPIO_0[29] has a permanently disabled output enable File: C:/Users/osour/Desktop/CS-473EmbSys/CS-473EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Info (169065): Pin GPIO_0[30] has a permanently disabled output enable File: C:/Users/osour/Desktop/CS-473EmbSys/CS-473EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Info (169065): Pin GPIO_0[31] has a permanently disabled output enable File: C:/Users/osour/Desktop/CS-473EmbSys/CS-473EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Info (169065): Pin GPIO_0[32] has a permanently disabled output enable File: C:/Users/osour/Desktop/CS-473EmbSys/CS-473EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Info (169065): Pin GPIO_0[33] has a permanently disabled output enable File: C:/Users/osour/Desktop/CS-473EmbSys/CS-473EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Info (169065): Pin GPIO_0[34] has a permanently disabled output enable File: C:/Users/osour/Desktop/CS-473EmbSys/CS-473EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Info (169065): Pin GPIO_0[35] has a permanently disabled output enable File: C:/Users/osour/Desktop/CS-473EmbSys/CS-473EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
Info (144001): Generated suppressed messages file C:/Users/osour/Desktop/CS-473EmbSys/CS-473EmbSys/Lab2.2/hw/quartus/output_files/Lab22.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 386 warnings
    Info: Peak virtual memory: 7614 megabytes
    Info: Processing ended: Mon Nov 14 12:45:27 2022
    Info: Elapsed time: 00:05:46
    Info: Total CPU time (on all processors): 00:34:33


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/osour/Desktop/CS-473EmbSys/CS-473EmbSys/Lab2.2/hw/quartus/output_files/Lab22.fit.smsg.


