#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sun Jun 11 02:04:52 2017
# Process ID: 23795
# Current directory: /home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.runs/synth_1
# Command line: vivado -log h_calculation.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source h_calculation.tcl
# Log file: /home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.runs/synth_1/h_calculation.vds
# Journal file: /home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source h_calculation.tcl -notrace
WARNING: [Board 49-69] Validation failed for board file /home/pingwin/VIVADO/Vivado/2016.4/data/boards/board_files/arty-s7-50/B.0/board.xml:
 Pin Map file does not provide LOC constraints for shield_dp0_dp9_tri_i_0COMP : digilentinc.com:arty-s7-50:part0:1.0

CRITICAL WARNING: [Board 49-56] Problem parsing board file - /home/pingwin/VIVADO/Vivado/2016.4/data/boards/board_files/arty-s7-50/B.0/board.xml
Command: synth_design -top h_calculation -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23802 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1066.742 ; gain = 135.086 ; free physical = 405 ; free virtual = 3670
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'h_calculation' [/home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.srcs/sources_1/new/h_calculation.v:3]
INFO: [Synth 8-638] synthesizing module 'selector' [/home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.srcs/sources_1/new/selector.v:3]
INFO: [Synth 8-256] done synthesizing module 'selector' (1#1) [/home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.srcs/sources_1/new/selector.v:3]
INFO: [Synth 8-638] synthesizing module 'hsv_delay' [/home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.srcs/sources_1/new/hsv_delay.v:23]
	Parameter WIDTH bound to: 24 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hsv_delay' (2#1) [/home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.srcs/sources_1/new/hsv_delay.v:23]
INFO: [Synth 8-638] synthesizing module 'switcher' [/home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.srcs/sources_1/new/switcher.v:3]
INFO: [Synth 8-256] done synthesizing module 'switcher' (3#1) [/home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.srcs/sources_1/new/switcher.v:3]
INFO: [Synth 8-638] synthesizing module 'sub_8u_8u_signed' [/home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.runs/synth_1/.Xil/Vivado-23795-mothership/realtime/sub_8u_8u_signed_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'sub_8u_8u_signed' (4#1) [/home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.runs/synth_1/.Xil/Vivado-23795-mothership/realtime/sub_8u_8u_signed_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'sub_8u_8u_pos' [/home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.runs/synth_1/.Xil/Vivado-23795-mothership/realtime/sub_8u_8u_pos_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'sub_8u_8u_pos' (5#1) [/home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.runs/synth_1/.Xil/Vivado-23795-mothership/realtime/sub_8u_8u_pos_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'h_calculation_divider' [/home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.runs/synth_1/.Xil/Vivado-23795-mothership/realtime/h_calculation_divider_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'h_calculation_divider' (6#1) [/home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.runs/synth_1/.Xil/Vivado-23795-mothership/realtime/h_calculation_divider_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 's_axis_divisor_tdata' does not match port width (8) of module 'h_calculation_divider' [/home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.srcs/sources_1/new/h_calculation.v:30]
WARNING: [Synth 8-689] width (8) of port connection 's_axis_dividend_tdata' does not match port width (16) of module 'h_calculation_divider' [/home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.srcs/sources_1/new/h_calculation.v:32]
WARNING: [Synth 8-350] instance 'div' of module 'h_calculation_divider' requires 7 connections, but only 5 given [/home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.srcs/sources_1/new/h_calculation.v:29]
INFO: [Synth 8-638] synthesizing module 'mul_10s_7u' [/home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.runs/synth_1/.Xil/Vivado-23795-mothership/realtime/mul_10s_7u_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mul_10s_7u' (7#1) [/home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.runs/synth_1/.Xil/Vivado-23795-mothership/realtime/mul_10s_7u_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'hsv_delay__parameterized0' [/home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.srcs/sources_1/new/hsv_delay.v:23]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter DELAY bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hsv_delay__parameterized0' (7#1) [/home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.srcs/sources_1/new/hsv_delay.v:23]
INFO: [Synth 8-638] synthesizing module 'hsv_delay__parameterized1' [/home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.srcs/sources_1/new/hsv_delay.v:23]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DELAY bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hsv_delay__parameterized1' (7#1) [/home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.srcs/sources_1/new/hsv_delay.v:23]
INFO: [Synth 8-638] synthesizing module 'add_9s_8u' [/home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.runs/synth_1/.Xil/Vivado-23795-mothership/realtime/add_9s_8u_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'add_9s_8u' (8#1) [/home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.runs/synth_1/.Xil/Vivado-23795-mothership/realtime/add_9s_8u_stub.v:6]
WARNING: [Synth 8-689] width (10) of port connection 'S' does not match port width (9) of module 'add_9s_8u' [/home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.srcs/sources_1/new/h_calculation.v:43]
INFO: [Synth 8-256] done synthesizing module 'h_calculation' (9#1) [/home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.srcs/sources_1/new/h_calculation.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1108.211 ; gain = 176.555 ; free physical = 362 ; free virtual = 3627
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1108.211 ; gain = 176.555 ; free physical = 362 ; free virtual = 3627
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'add_9s_8u' instantiated as 'add' [/home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.srcs/sources_1/new/h_calculation.v:43]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'h_calculation_divider' instantiated as 'div' [/home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.srcs/sources_1/new/h_calculation.v:29]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'mul_10s_7u' instantiated as 'mul' [/home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.srcs/sources_1/new/h_calculation.v:37]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'sub_8u_8u_pos' instantiated as 'sub2' [/home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.srcs/sources_1/new/h_calculation.v:27]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'sub_8u_8u_signed' instantiated as 'sub1' [/home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.srcs/sources_1/new/h_calculation.v:25]
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.runs/synth_1/.Xil/Vivado-23795-mothership/dcp/sub_8u_8u_pos_in_context.xdc] for cell 'sub2'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.runs/synth_1/.Xil/Vivado-23795-mothership/dcp/sub_8u_8u_pos_in_context.xdc] for cell 'sub2'
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.runs/synth_1/.Xil/Vivado-23795-mothership/dcp_2/sub_8u_8u_signed_in_context.xdc] for cell 'sub1'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.runs/synth_1/.Xil/Vivado-23795-mothership/dcp_2/sub_8u_8u_signed_in_context.xdc] for cell 'sub1'
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.runs/synth_1/.Xil/Vivado-23795-mothership/dcp_3/h_calculation_divider_in_context.xdc] for cell 'div'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.runs/synth_1/.Xil/Vivado-23795-mothership/dcp_3/h_calculation_divider_in_context.xdc] for cell 'div'
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.runs/synth_1/.Xil/Vivado-23795-mothership/dcp_4/mul_10s_7u_in_context.xdc] for cell 'mul'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.runs/synth_1/.Xil/Vivado-23795-mothership/dcp_4/mul_10s_7u_in_context.xdc] for cell 'mul'
Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.runs/synth_1/.Xil/Vivado-23795-mothership/dcp_5/add_9s_8u_in_context.xdc] for cell 'add'
Finished Parsing XDC File [/home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.runs/synth_1/.Xil/Vivado-23795-mothership/dcp_5/add_9s_8u_in_context.xdc] for cell 'add'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1396.586 ; gain = 0.000 ; free physical = 204 ; free virtual = 3466
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1396.586 ; gain = 464.930 ; free physical = 201 ; free virtual = 3466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1396.586 ; gain = 464.930 ; free physical = 201 ; free virtual = 3466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1396.586 ; gain = 464.930 ; free physical = 201 ; free virtual = 3466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1396.586 ; gain = 464.930 ; free physical = 194 ; free virtual = 3458
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 36    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 35    
+---Muxes : 
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module h_calculation 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module selector 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
Module hsv_delay 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module switcher 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module hsv_delay__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 33    
Module hsv_delay__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 34    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'sw/temp_to_add_reg[0]' (FDE) to 'sw/temp_to_add_reg[2]'
INFO: [Synth 8-3886] merging instance 'sw/temp_to_add_reg[1]' (FDE) to 'sw/temp_to_add_reg[3]'
INFO: [Synth 8-3886] merging instance 'sw/temp_to_add_reg[2]' (FDE) to 'sw/temp_to_add_reg[4]'
INFO: [Synth 8-3886] merging instance 'sw/temp_to_add_reg[3]' (FDE) to 'sw/temp_to_add_reg[5]'
INFO: [Synth 8-3886] merging instance 'sw/temp_to_add_reg[4]' (FDE) to 'sw/temp_to_add_reg[6]'
INFO: [Synth 8-3886] merging instance 'sw/temp_to_add_reg[5]' (FDE) to 'sw/temp_to_add_reg[7]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[0][0]' (FD) to 'to_add_del/delay_line_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[0][1]' (FD) to 'to_add_del/delay_line_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[0][2]' (FD) to 'to_add_del/delay_line_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[0][3]' (FD) to 'to_add_del/delay_line_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[0][4]' (FD) to 'to_add_del/delay_line_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[0][5]' (FD) to 'to_add_del/delay_line_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[1][0]' (FD) to 'to_add_del/delay_line_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[1][1]' (FD) to 'to_add_del/delay_line_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[1][2]' (FD) to 'to_add_del/delay_line_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[1][3]' (FD) to 'to_add_del/delay_line_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[1][4]' (FD) to 'to_add_del/delay_line_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[1][5]' (FD) to 'to_add_del/delay_line_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[2][0]' (FD) to 'to_add_del/delay_line_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[2][1]' (FD) to 'to_add_del/delay_line_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[2][2]' (FD) to 'to_add_del/delay_line_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[2][3]' (FD) to 'to_add_del/delay_line_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[2][4]' (FD) to 'to_add_del/delay_line_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[2][5]' (FD) to 'to_add_del/delay_line_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[3][0]' (FD) to 'to_add_del/delay_line_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[3][1]' (FD) to 'to_add_del/delay_line_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[3][2]' (FD) to 'to_add_del/delay_line_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[3][3]' (FD) to 'to_add_del/delay_line_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[3][4]' (FD) to 'to_add_del/delay_line_reg[3][6]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[3][5]' (FD) to 'to_add_del/delay_line_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[4][0]' (FD) to 'to_add_del/delay_line_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[4][1]' (FD) to 'to_add_del/delay_line_reg[4][5]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[4][2]' (FD) to 'to_add_del/delay_line_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[4][3]' (FD) to 'to_add_del/delay_line_reg[4][5]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[4][4]' (FD) to 'to_add_del/delay_line_reg[4][6]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[4][5]' (FD) to 'to_add_del/delay_line_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[5][0]' (FD) to 'to_add_del/delay_line_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[5][1]' (FD) to 'to_add_del/delay_line_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[5][2]' (FD) to 'to_add_del/delay_line_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[5][3]' (FD) to 'to_add_del/delay_line_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[5][4]' (FD) to 'to_add_del/delay_line_reg[5][6]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[5][5]' (FD) to 'to_add_del/delay_line_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[6][0]' (FD) to 'to_add_del/delay_line_reg[6][4]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[6][1]' (FD) to 'to_add_del/delay_line_reg[6][5]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[6][2]' (FD) to 'to_add_del/delay_line_reg[6][4]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[6][3]' (FD) to 'to_add_del/delay_line_reg[6][5]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[6][4]' (FD) to 'to_add_del/delay_line_reg[6][6]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[6][5]' (FD) to 'to_add_del/delay_line_reg[6][7]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[7][0]' (FD) to 'to_add_del/delay_line_reg[7][4]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[7][1]' (FD) to 'to_add_del/delay_line_reg[7][5]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[7][2]' (FD) to 'to_add_del/delay_line_reg[7][4]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[7][3]' (FD) to 'to_add_del/delay_line_reg[7][5]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[7][4]' (FD) to 'to_add_del/delay_line_reg[7][6]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[7][5]' (FD) to 'to_add_del/delay_line_reg[7][7]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[8][0]' (FD) to 'to_add_del/delay_line_reg[8][4]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[8][1]' (FD) to 'to_add_del/delay_line_reg[8][5]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[8][2]' (FD) to 'to_add_del/delay_line_reg[8][4]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[8][3]' (FD) to 'to_add_del/delay_line_reg[8][5]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[8][4]' (FD) to 'to_add_del/delay_line_reg[8][6]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[8][5]' (FD) to 'to_add_del/delay_line_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[9][0]' (FD) to 'to_add_del/delay_line_reg[9][4]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[9][1]' (FD) to 'to_add_del/delay_line_reg[9][5]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[9][2]' (FD) to 'to_add_del/delay_line_reg[9][4]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[9][3]' (FD) to 'to_add_del/delay_line_reg[9][5]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[9][4]' (FD) to 'to_add_del/delay_line_reg[9][6]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[9][5]' (FD) to 'to_add_del/delay_line_reg[9][7]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[10][0]' (FD) to 'to_add_del/delay_line_reg[10][4]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[10][1]' (FD) to 'to_add_del/delay_line_reg[10][5]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[10][2]' (FD) to 'to_add_del/delay_line_reg[10][4]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[10][3]' (FD) to 'to_add_del/delay_line_reg[10][5]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[10][4]' (FD) to 'to_add_del/delay_line_reg[10][6]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[10][5]' (FD) to 'to_add_del/delay_line_reg[10][7]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[11][0]' (FD) to 'to_add_del/delay_line_reg[11][4]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[11][1]' (FD) to 'to_add_del/delay_line_reg[11][5]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[11][2]' (FD) to 'to_add_del/delay_line_reg[11][4]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[11][3]' (FD) to 'to_add_del/delay_line_reg[11][5]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[11][4]' (FD) to 'to_add_del/delay_line_reg[11][6]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[11][5]' (FD) to 'to_add_del/delay_line_reg[11][7]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[12][0]' (FD) to 'to_add_del/delay_line_reg[12][4]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[12][1]' (FD) to 'to_add_del/delay_line_reg[12][5]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[12][2]' (FD) to 'to_add_del/delay_line_reg[12][4]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[12][3]' (FD) to 'to_add_del/delay_line_reg[12][5]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[12][4]' (FD) to 'to_add_del/delay_line_reg[12][6]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[12][5]' (FD) to 'to_add_del/delay_line_reg[12][7]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[13][0]' (FD) to 'to_add_del/delay_line_reg[13][4]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[13][1]' (FD) to 'to_add_del/delay_line_reg[13][5]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[13][2]' (FD) to 'to_add_del/delay_line_reg[13][4]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[13][3]' (FD) to 'to_add_del/delay_line_reg[13][5]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[13][4]' (FD) to 'to_add_del/delay_line_reg[13][6]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[13][5]' (FD) to 'to_add_del/delay_line_reg[13][7]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[14][0]' (FD) to 'to_add_del/delay_line_reg[14][4]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[14][1]' (FD) to 'to_add_del/delay_line_reg[14][5]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[14][2]' (FD) to 'to_add_del/delay_line_reg[14][4]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[14][3]' (FD) to 'to_add_del/delay_line_reg[14][5]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[14][4]' (FD) to 'to_add_del/delay_line_reg[14][6]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[14][5]' (FD) to 'to_add_del/delay_line_reg[14][7]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[15][0]' (FD) to 'to_add_del/delay_line_reg[15][4]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[15][1]' (FD) to 'to_add_del/delay_line_reg[15][5]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[15][2]' (FD) to 'to_add_del/delay_line_reg[15][4]'
INFO: [Synth 8-3886] merging instance 'to_add_del/delay_line_reg[15][3]' (FD) to 'to_add_del/delay_line_reg[15][5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1396.586 ; gain = 464.930 ; free physical = 170 ; free virtual = 3434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1396.586 ; gain = 464.930 ; free physical = 126 ; free virtual = 3331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1396.586 ; gain = 464.930 ; free physical = 127 ; free virtual = 3332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1396.586 ; gain = 464.930 ; free physical = 156 ; free virtual = 3313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module div has unconnected pin aclk
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1396.586 ; gain = 464.930 ; free physical = 156 ; free virtual = 3313
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1396.586 ; gain = 464.930 ; free physical = 156 ; free virtual = 3313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1396.586 ; gain = 464.930 ; free physical = 156 ; free virtual = 3313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1396.586 ; gain = 464.930 ; free physical = 156 ; free virtual = 3313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1396.586 ; gain = 464.930 ; free physical = 156 ; free virtual = 3312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1396.586 ; gain = 464.930 ; free physical = 156 ; free virtual = 3312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name   | RTL Name                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|h_calculation | bypass_del/delay_line_reg[33][0] | 35     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|h_calculation | to_add_del/delay_line_reg[32][7] | 33     | 2     | NO           | NO                 | YES               | 0      | 2       | 
+--------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------+----------+
|      |BlackBox name         |Instances |
+------+----------------------+----------+
|1     |sub_8u_8u_signed      |         1|
|2     |sub_8u_8u_pos         |         1|
|3     |h_calculation_divider |         1|
|4     |mul_10s_7u            |         1|
|5     |add_9s_8u             |         1|
+------+----------------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |add_9s_8u             |     1|
|2     |h_calculation_divider |     1|
|3     |mul_10s_7u            |     1|
|4     |sub_8u_8u_pos         |     1|
|5     |sub_8u_8u_signed      |     1|
|6     |BUFG                  |     1|
|7     |LUT1                  |     1|
|8     |LUT2                  |    11|
|9     |LUT4                  |     2|
|10    |LUT5                  |    16|
|11    |LUT6                  |    12|
|12    |SRLC32E               |     4|
|13    |FDRE                  |    47|
|14    |IBUF                  |    41|
|15    |OBUF                  |     8|
+------+----------------------+------+

Report Instance Areas: 
+------+-------------+--------------------------+------+
|      |Instance     |Module                    |Cells |
+------+-------------+--------------------------+------+
|1     |top          |                          |   211|
|2     |  bypass_del |hsv_delay__parameterized1 |    11|
|3     |  rgb_delay  |hsv_delay                 |    24|
|4     |  select     |selector                  |    20|
|5     |  sw         |switcher                  |    34|
|6     |  to_add_del |hsv_delay__parameterized0 |     4|
+------+-------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1396.586 ; gain = 464.930 ; free physical = 156 ; free virtual = 3312
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1396.586 ; gain = 96.465 ; free physical = 156 ; free virtual = 3312
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1396.594 ; gain = 464.938 ; free physical = 156 ; free virtual = 3312
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  SRLC32E => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
138 Infos, 10 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1396.594 ; gain = 397.434 ; free physical = 191 ; free virtual = 3348
INFO: [Common 17-1381] The checkpoint '/home/pingwin/Dokumenty/Verilog/compound-project/HSV/HSV.runs/synth_1/h_calculation.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1420.598 ; gain = 0.000 ; free physical = 187 ; free virtual = 3345
INFO: [Common 17-206] Exiting Vivado at Sun Jun 11 02:05:20 2017...
