* File: Eight_Bit_CSL_Adder.pex.netlist
* Created: Sun Dec 17 18:13:17 2023
* Program "Calibre xRC"
* Version "v2014.4_28.20"
* 
.include "Eight_Bit_CSL_Adder.pex.netlist.pex"
.subckt Eight_Bit_CSL_Adder  VDD GND RESET CLK_MAIN S0 A0 B0 S1 A1 B1 S2 A2 B2
+ S3 A3 B3 S4 A4 B4 S5 A5 B5 S6 A6 B6 S7 A7 B7 COUT
* 
* COUT	COUT
* B7	B7
* A7	A7
* S7	S7
* B6	B6
* A6	A6
* S6	S6
* B5	B5
* A5	A5
* S5	S5
* B4	B4
* A4	A4
* S4	S4
* B3	B3
* A3	A3
* S3	S3
* B2	B2
* A2	A2
* S2	S2
* B1	B1
* A1	A1
* S1	S1
* B0	B0
* A0	A0
* S0	S0
* CLK_MAIN	CLK_MAIN
* RESET	RESET
* GND	GND
* VDD	VDD
mXI66/Xq_inv/MM1 N_S0_XI66/Xq_inv/MM1_d N_XI66/NET5_XI66/Xq_inv/MM1_g
+ N_GND_XI66/Xq_inv/MM1_s N_GND_XI66/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI50/Xq_inv/MM1 N_NET1_XI50/Xq_inv/MM1_d N_XI50/NET5_XI50/Xq_inv/MM1_g
+ N_GND_XI50/Xq_inv/MM1_s N_GND_XI50/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI50/Xinv_loopback/MM1 N_XI50/NET10_XI50/Xinv_loopback/MM1_d
+ N_XI50/NET5_XI50/Xinv_loopback/MM1_g N_GND_XI50/Xinv_loopback/MM1_s
+ N_GND_XI50/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI50/Xt_n/Mt_nand_nmos_1 N_XI50/NET5_XI50/Xt_n/Mt_nand_nmos_1_d
+ N_XI50/NET10_XI50/Xt_n/Mt_nand_nmos_1_g XI50/XT_N/NET1 N_GND_XI50/Xq_inv/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.5e-14 PD=4.4e-07 PS=5e-07
mXI50/Xt_n/Mt_nand_nmos_2 XI50/XT_N/NET1
+ N_XI50/:RESET_XI50/Xt_n/Mt_nand_nmos_2_g XI50/XT_N/NET2
+ N_GND_XI50/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.5e-14 AS=1.4e-14
+ PD=5e-07 PS=4.8e-07
mXI50/Xt_n/Mt_nand_nmos_state_ctrl XI50/XT_N/NET2
+ N_XI50/:CLK_XI50/Xt_n/Mt_nand_nmos_state_ctrl_g
+ N_GND_XI50/Xt_n/Mt_nand_nmos_state_ctrl_s N_GND_XI50/Xq_inv/MM1_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.2e-14 PD=4.8e-07 PS=4.4e-07
mXI50/X:reset/MM1 N_XI50/:RESET_XI50/X:reset/MM1_d N_RESET_XI50/X:reset/MM1_g
+ N_GND_XI50/X:reset/MM1_s N_GND_XI50/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI50/X:clk_inv/MM1 N_XI50/CLK_XI50/X:clk_inv/MM1_d
+ N_XI50/:CLK_XI50/X:clk_inv/MM1_g N_GND_XI50/X:clk_inv/MM1_s
+ N_GND_XI50/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI50/Xclk_inv/MM1 N_XI50/:CLK_XI50/Xclk_inv/MM1_d
+ N_CLK_MAIN_XI50/Xclk_inv/MM1_g N_GND_XI50/Xclk_inv/MM1_s
+ N_GND_XI50/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI50/Xtg2/MM0 N_XI50/NET5_XI50/Xtg2/MM0_d N_XI50/CLK_XI50/Xtg2/MM0_g
+ N_XI50/NET6_XI50/Xtg2/MM0_s N_GND_XI50/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI50/Xt_i1/Mt_i_nmos_state_ctrl XI50/XT_I1/NET2
+ N_XI50/CLK_XI50/Xt_i1/Mt_i_nmos_state_ctrl_g
+ N_GND_XI50/Xt_i1/Mt_i_nmos_state_ctrl_s N_GND_XI50/Xq_inv/MM1_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.2e-14 PD=4.8e-07 PS=4.4e-07
mXI50/Xt_i1/Mt_i_nmos N_XI50/NET1_XI50/Xt_i1/Mt_i_nmos_d
+ N_XI50/NET6_XI50/Xt_i1/Mt_i_nmos_g XI50/XT_I1/NET2 N_GND_XI50/Xq_inv/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.4e-14 PD=4.4e-07 PS=4.8e-07
mXI50/Xnand/Mnand_nmos_1 N_XI50/NET6_XI50/Xnand/Mnand_nmos_1_d
+ N_XI50/:RESET_XI50/Xnand/Mnand_nmos_1_g XI50/XNAND/NET1
+ N_GND_XI50/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.5e-14
+ PD=4.4e-07 PS=5e-07
mXI50/Xnand/Mnand_nmos_2 XI50/XNAND/NET1 N_XI50/NET1_XI50/Xnand/Mnand_nmos_2_g
+ N_GND_XI50/Xnand/Mnand_nmos_2_s N_GND_XI50/Xq_inv/MM1_b NMOS_VTL L=5e-08
+ W=1e-07 AD=1.5e-14 AS=1.2e-14 PD=5e-07 PS=4.4e-07
mXI50/Xtg1/MM0 N_XI50/NET1_XI50/Xtg1/MM0_d N_XI50/:CLK_XI50/Xtg1/MM0_g
+ N_XI50/NET2_XI50/Xtg1/MM0_s N_GND_XI50/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI50/X:d_inv/MM1 N_XI50/NET2_XI50/X:d_inv/MM1_d N_XI50/NET8_XI50/X:d_inv/MM1_g
+ N_GND_XI50/X:d_inv/MM1_s N_GND_XI50/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI50/Xd_inv/MM1 N_XI50/NET8_XI50/Xd_inv/MM1_d N_A0_XI50/Xd_inv/MM1_g
+ N_GND_XI50/Xd_inv/MM1_s N_GND_XI50/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI66/Xinv_loopback/MM1 N_XI66/NET10_XI66/Xinv_loopback/MM1_d
+ N_XI66/NET5_XI66/Xinv_loopback/MM1_g N_GND_XI66/Xinv_loopback/MM1_s
+ N_GND_XI66/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI15/MM9 N_XI15/NET8_XI15/MM9_d N_NET1_XI15/MM9_g N_GND_XI15/MM9_s
+ N_GND_XI15/MM9_b NMOS_VTL L=5e-08 W=1.15e-07 AD=1.3225e-14 AS=1.61e-14
+ PD=4.6e-07 PS=5.1e-07
mXI0/MM9 N_XI0/NET8_XI0/MM9_d N_NET1_XI0/MM9_g N_GND_XI0/MM9_s N_GND_XI0/MM9_b
+ NMOS_VTL L=5e-08 W=1.15e-07 AD=1.3225e-14 AS=1.61e-14 PD=4.6e-07 PS=5.1e-07
mXI15/MM8 N_XI15/NET8_XI15/MM8_d N_NET2_XI15/MM8_g N_GND_XI15/MM9_s
+ N_GND_XI15/MM9_b NMOS_VTL L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.61e-14
+ PD=5.1e-07 PS=5.1e-07
mXI0/MM8 N_XI0/NET8_XI0/MM8_d N_NET2_XI0/MM8_g N_GND_XI0/MM9_s N_GND_XI0/MM9_b
+ NMOS_VTL L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.61e-14 PD=5.1e-07 PS=5.1e-07
mXI66/Xt_n/Mt_nand_nmos_1 N_XI66/NET5_XI66/Xt_n/Mt_nand_nmos_1_d
+ N_XI66/NET10_XI66/Xt_n/Mt_nand_nmos_1_g XI66/XT_N/NET1 N_GND_XI66/Xq_inv/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.5e-14 PD=4.4e-07 PS=5e-07
mXI15/MM5 N_NET37_XI15/MM5_d N_VDD_XI15/MM5_g N_XI15/NET8_XI15/MM8_d
+ N_GND_XI15/MM9_b NMOS_VTL L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.61e-14
+ PD=5.1e-07 PS=5.1e-07
mXI0/MM5 N_NET16_XI0/MM5_d N_GND_XI0/MM5_g N_XI0/NET8_XI0/MM8_d N_GND_XI0/MM9_b
+ NMOS_VTL L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.61e-14 PD=5.1e-07 PS=5.1e-07
mXI66/Xt_n/Mt_nand_nmos_2 XI66/XT_N/NET1
+ N_XI66/:RESET_XI66/Xt_n/Mt_nand_nmos_2_g XI66/XT_N/NET2
+ N_GND_XI66/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.5e-14 AS=1.4e-14
+ PD=5e-07 PS=4.8e-07
mXI15/MM6 N_NET37_XI15/MM5_d N_NET1_XI15/MM6_g XI15/NET9 N_GND_XI15/MM9_b
+ NMOS_VTL L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.61e-14 PD=5.1e-07 PS=5.1e-07
mXI0/MM6 N_NET16_XI0/MM5_d N_NET1_XI0/MM6_g XI0/NET9 N_GND_XI0/MM9_b NMOS_VTL
+ L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.61e-14 PD=5.1e-07 PS=5.1e-07
mXI66/Xt_n/Mt_nand_nmos_state_ctrl XI66/XT_N/NET2
+ N_XI66/:CLK_XI66/Xt_n/Mt_nand_nmos_state_ctrl_g
+ N_GND_XI66/Xt_n/Mt_nand_nmos_state_ctrl_s N_GND_XI66/Xq_inv/MM1_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.2e-14 PD=4.8e-07 PS=4.4e-07
mXI15/MM7 XI15/NET9 N_NET2_XI15/MM7_g N_GND_XI15/MM7_s N_GND_XI15/MM9_b NMOS_VTL
+ L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.3225e-14 PD=5.1e-07 PS=4.6e-07
mXI0/MM7 XI0/NET9 N_NET2_XI0/MM7_g N_GND_XI0/MM7_s N_GND_XI0/MM9_b NMOS_VTL
+ L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.3225e-14 PD=5.1e-07 PS=4.6e-07
mXI66/X:reset/MM1 N_XI66/:RESET_XI66/X:reset/MM1_d N_RESET_XI66/X:reset/MM1_g
+ N_GND_XI66/X:reset/MM1_s N_GND_XI66/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI15/MM19 N_XI15/NET22_XI15/MM19_d N_NET1_XI15/MM19_g N_GND_XI15/MM19_s
+ N_GND_XI15/MM9_b NMOS_VTL L=5e-08 W=1e-07 AD=1.4e-14 AS=1.15e-14 PD=4.8e-07
+ PS=4.3e-07
mXI0/MM19 N_XI0/NET22_XI0/MM19_d N_NET1_XI0/MM19_g N_GND_XI0/MM19_s
+ N_GND_XI0/MM9_b NMOS_VTL L=5e-08 W=1e-07 AD=1.4e-14 AS=1.15e-14 PD=4.8e-07
+ PS=4.3e-07
mXI15/MM21 N_XI15/NET22_XI15/MM19_d N_NET2_XI15/MM21_g N_GND_XI15/MM21_s
+ N_GND_XI15/MM9_b NMOS_VTL L=5e-08 W=1e-07 AD=1.4e-14 AS=1.4e-14 PD=4.8e-07
+ PS=4.8e-07
mXI0/MM21 N_XI0/NET22_XI0/MM19_d N_NET2_XI0/MM21_g N_GND_XI0/MM21_s
+ N_GND_XI0/MM9_b NMOS_VTL L=5e-08 W=1e-07 AD=1.4e-14 AS=1.4e-14 PD=4.8e-07
+ PS=4.8e-07
mXI15/MM18 N_XI15/NET22_XI15/MM18_d N_VDD_XI15/MM18_g N_GND_XI15/MM21_s
+ N_GND_XI15/MM9_b NMOS_VTL L=5e-08 W=1e-07 AD=1.15e-14 AS=1.4e-14 PD=4.3e-07
+ PS=4.8e-07
mXI0/MM18 N_XI0/NET22_XI0/MM18_d N_GND_XI0/MM18_g N_GND_XI0/MM21_s
+ N_GND_XI0/MM9_b NMOS_VTL L=5e-08 W=1e-07 AD=1.15e-14 AS=1.4e-14 PD=4.3e-07
+ PS=4.8e-07
mXI66/X:clk_inv/MM1 N_XI66/CLK_XI66/X:clk_inv/MM1_d
+ N_XI66/:CLK_XI66/X:clk_inv/MM1_g N_GND_XI66/X:clk_inv/MM1_s
+ N_GND_XI66/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI15/MM15 N_NET14_XI15/MM15_d N_NET37_XI15/MM15_g N_XI15/NET22_XI15/MM15_s
+ N_GND_XI15/MM9_b NMOS_VTL L=5e-08 W=9e-08 AD=1.08e-14 AS=1.125e-14 PD=4.2e-07
+ PS=4.3e-07
mXI0/MM15 N_NET71_XI0/MM15_d N_NET16_XI0/MM15_g N_XI0/NET22_XI0/MM15_s
+ N_GND_XI0/MM9_b NMOS_VTL L=5e-08 W=9e-08 AD=1.08e-14 AS=1.125e-14 PD=4.2e-07
+ PS=4.3e-07
mXI66/Xclk_inv/MM1 N_XI66/:CLK_XI66/Xclk_inv/MM1_d
+ N_CLK_MAIN_XI66/Xclk_inv/MM1_g N_GND_XI66/Xclk_inv/MM1_s
+ N_GND_XI66/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI15/MM16 N_NET14_XI15/MM16_d N_VDD_XI15/MM16_g XI15/NET23 N_GND_XI15/MM9_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.15e-14 AS=1.4e-14 PD=4.3e-07 PS=4.8e-07
mXI0/MM16 N_NET71_XI0/MM16_d N_GND_XI0/MM16_g XI0/NET23 N_GND_XI0/MM9_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.15e-14 AS=1.4e-14 PD=4.3e-07 PS=4.8e-07
mXI66/Xtg2/MM0 N_XI66/NET5_XI66/Xtg2/MM0_d N_XI66/CLK_XI66/Xtg2/MM0_g
+ N_XI66/NET6_XI66/Xtg2/MM0_s N_GND_XI66/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI15/MM17 XI15/NET23 N_NET1_XI15/MM17_g XI15/NET24 N_GND_XI15/MM9_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.4e-14 PD=4.8e-07 PS=4.8e-07
mXI0/MM17 XI0/NET23 N_NET1_XI0/MM17_g XI0/NET24 N_GND_XI0/MM9_b NMOS_VTL L=5e-08
+ W=1e-07 AD=1.4e-14 AS=1.4e-14 PD=4.8e-07 PS=4.8e-07
mXI51/Xq_inv/MM1 N_NET2_XI51/Xq_inv/MM1_d N_XI51/NET5_XI51/Xq_inv/MM1_g
+ N_GND_XI51/Xq_inv/MM1_s N_GND_XI51/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI51/Xinv_loopback/MM1 N_XI51/NET10_XI51/Xinv_loopback/MM1_d
+ N_XI51/NET5_XI51/Xinv_loopback/MM1_g N_GND_XI51/Xinv_loopback/MM1_s
+ N_GND_XI51/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI51/Xt_n/Mt_nand_nmos_1 N_XI51/NET5_XI51/Xt_n/Mt_nand_nmos_1_d
+ N_XI51/NET10_XI51/Xt_n/Mt_nand_nmos_1_g XI51/XT_N/NET1 N_GND_XI51/Xq_inv/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.5e-14 PD=4.4e-07 PS=5e-07
mXI51/Xt_n/Mt_nand_nmos_2 XI51/XT_N/NET1
+ N_XI51/:RESET_XI51/Xt_n/Mt_nand_nmos_2_g XI51/XT_N/NET2
+ N_GND_XI51/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.5e-14 AS=1.4e-14
+ PD=5e-07 PS=4.8e-07
mXI51/Xt_n/Mt_nand_nmos_state_ctrl XI51/XT_N/NET2
+ N_XI51/:CLK_XI51/Xt_n/Mt_nand_nmos_state_ctrl_g
+ N_GND_XI51/Xt_n/Mt_nand_nmos_state_ctrl_s N_GND_XI51/Xq_inv/MM1_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.2e-14 PD=4.8e-07 PS=4.4e-07
mXI51/X:reset/MM1 N_XI51/:RESET_XI51/X:reset/MM1_d N_RESET_XI51/X:reset/MM1_g
+ N_GND_XI51/X:reset/MM1_s N_GND_XI51/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI51/X:clk_inv/MM1 N_XI51/CLK_XI51/X:clk_inv/MM1_d
+ N_XI51/:CLK_XI51/X:clk_inv/MM1_g N_GND_XI51/X:clk_inv/MM1_s
+ N_GND_XI51/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI51/Xclk_inv/MM1 N_XI51/:CLK_XI51/Xclk_inv/MM1_d
+ N_CLK_MAIN_XI51/Xclk_inv/MM1_g N_GND_XI51/Xclk_inv/MM1_s
+ N_GND_XI51/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI51/Xtg2/MM0 N_XI51/NET5_XI51/Xtg2/MM0_d N_XI51/CLK_XI51/Xtg2/MM0_g
+ N_XI51/NET6_XI51/Xtg2/MM0_s N_GND_XI51/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI51/Xt_i1/Mt_i_nmos_state_ctrl XI51/XT_I1/NET2
+ N_XI51/CLK_XI51/Xt_i1/Mt_i_nmos_state_ctrl_g
+ N_GND_XI51/Xt_i1/Mt_i_nmos_state_ctrl_s N_GND_XI51/Xq_inv/MM1_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.2e-14 PD=4.8e-07 PS=4.4e-07
mXI51/Xt_i1/Mt_i_nmos N_XI51/NET1_XI51/Xt_i1/Mt_i_nmos_d
+ N_XI51/NET6_XI51/Xt_i1/Mt_i_nmos_g XI51/XT_I1/NET2 N_GND_XI51/Xq_inv/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.4e-14 PD=4.4e-07 PS=4.8e-07
mXI51/Xnand/Mnand_nmos_1 N_XI51/NET6_XI51/Xnand/Mnand_nmos_1_d
+ N_XI51/:RESET_XI51/Xnand/Mnand_nmos_1_g XI51/XNAND/NET1
+ N_GND_XI51/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.5e-14
+ PD=4.4e-07 PS=5e-07
mXI51/Xnand/Mnand_nmos_2 XI51/XNAND/NET1 N_XI51/NET1_XI51/Xnand/Mnand_nmos_2_g
+ N_GND_XI51/Xnand/Mnand_nmos_2_s N_GND_XI51/Xq_inv/MM1_b NMOS_VTL L=5e-08
+ W=1e-07 AD=1.5e-14 AS=1.2e-14 PD=5e-07 PS=4.4e-07
mXI51/Xtg1/MM0 N_XI51/NET1_XI51/Xtg1/MM0_d N_XI51/:CLK_XI51/Xtg1/MM0_g
+ N_XI51/NET2_XI51/Xtg1/MM0_s N_GND_XI51/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI51/X:d_inv/MM1 N_XI51/NET2_XI51/X:d_inv/MM1_d N_XI51/NET8_XI51/X:d_inv/MM1_g
+ N_GND_XI51/X:d_inv/MM1_s N_GND_XI51/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI51/Xd_inv/MM1 N_XI51/NET8_XI51/Xd_inv/MM1_d N_B0_XI51/Xd_inv/MM1_g
+ N_GND_XI51/Xd_inv/MM1_s N_GND_XI51/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI15/MM23 XI15/NET24 N_NET2_XI15/MM23_g N_GND_XI15/MM23_s N_GND_XI15/MM9_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.4e-14 AS=1.15e-14 PD=4.8e-07 PS=4.3e-07
mXI0/MM23 XI0/NET24 N_NET2_XI0/MM23_g N_GND_XI0/MM23_s N_GND_XI0/MM9_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.15e-14 PD=4.8e-07 PS=4.3e-07
mXI66/Xt_i1/Mt_i_nmos_state_ctrl XI66/XT_I1/NET2
+ N_XI66/CLK_XI66/Xt_i1/Mt_i_nmos_state_ctrl_g
+ N_GND_XI66/Xt_i1/Mt_i_nmos_state_ctrl_s N_GND_XI66/Xq_inv/MM1_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.2e-14 PD=4.8e-07 PS=4.4e-07
mXI66/Xt_i1/Mt_i_nmos N_XI66/NET1_XI66/Xt_i1/Mt_i_nmos_d
+ N_XI66/NET6_XI66/Xt_i1/Mt_i_nmos_g XI66/XT_I1/NET2 N_GND_XI66/Xq_inv/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.4e-14 PD=4.4e-07 PS=4.8e-07
mXI46/MM1 N_NET13_XI46/MM1_d N_NET14_XI46/MM1_g N_GND_XI46/MM1_s
+ N_GND_XI46/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14 PD=4.4e-07
+ PS=4.4e-07
mXI32/XI0/MM1 N_XI32/:SEL_XI32/XI0/MM1_d N_GND_XI32/XI0/MM1_g
+ N_GND_XI32/XI0/MM1_s N_GND_XI32/XI0/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.35e-14
+ AS=1.15e-14 PD=4.7e-07 PS=4.3e-07
mXI66/Xnand/Mnand_nmos_1 N_XI66/NET6_XI66/Xnand/Mnand_nmos_1_d
+ N_XI66/:RESET_XI66/Xnand/Mnand_nmos_1_g XI66/XNAND/NET1
+ N_GND_XI66/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.5e-14
+ PD=4.4e-07 PS=5e-07
mXI32/MM2 N_NET8_XI32/MM2_d N_XI32/:SEL_XI32/MM2_g N_NET65_XI32/MM2_s
+ N_GND_XI32/XI0/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.4e-14 PD=4.4e-07
+ PS=4.8e-07
mXI66/Xnand/Mnand_nmos_2 XI66/XNAND/NET1 N_XI66/NET1_XI66/Xnand/Mnand_nmos_2_g
+ N_GND_XI66/Xnand/Mnand_nmos_2_s N_GND_XI66/Xq_inv/MM1_b NMOS_VTL L=5e-08
+ W=1e-07 AD=1.5e-14 AS=1.2e-14 PD=5e-07 PS=4.4e-07
mXI75/MM1 N_NET8_XI75/MM1_d N_NET71_XI75/MM1_g N_GND_XI75/MM1_s N_GND_XI75/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI32/MM3 N_NET13_XI32/MM3_d N_GND_XI32/MM3_g N_NET65_XI32/MM2_s
+ N_GND_XI32/XI0/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.15e-14 AS=1.4e-14
+ PD=4.3e-07 PS=4.8e-07
mXI66/Xtg1/MM0 N_XI66/NET1_XI66/Xtg1/MM0_d N_XI66/:CLK_XI66/Xtg1/MM0_g
+ N_XI66/NET2_XI66/Xtg1/MM0_s N_GND_XI66/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI66/X:d_inv/MM1 N_XI66/NET2_XI66/X:d_inv/MM1_d N_XI66/NET8_XI66/X:d_inv/MM1_g
+ N_GND_XI66/X:d_inv/MM1_s N_GND_XI66/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI66/Xd_inv/MM1 N_XI66/NET8_XI66/Xd_inv/MM1_d N_NET65_XI66/Xd_inv/MM1_g
+ N_GND_XI66/Xd_inv/MM1_s N_GND_XI66/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI67/Xq_inv/MM1 N_S1_XI67/Xq_inv/MM1_d N_XI67/NET5_XI67/Xq_inv/MM1_g
+ N_GND_XI67/Xq_inv/MM1_s N_GND_XI67/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI16/MM1 N_NET18_XI16/MM1_d N_NET59_XI16/MM1_g N_GND_XI16/MM1_s
+ N_GND_XI16/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14 PD=4.4e-07
+ PS=4.4e-07
mXI52/Xq_inv/MM1 N_NET59_XI52/Xq_inv/MM1_d N_XI52/NET5_XI52/Xq_inv/MM1_g
+ N_GND_XI52/Xq_inv/MM1_s N_GND_XI52/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI52/Xinv_loopback/MM1 N_XI52/NET10_XI52/Xinv_loopback/MM1_d
+ N_XI52/NET5_XI52/Xinv_loopback/MM1_g N_GND_XI52/Xinv_loopback/MM1_s
+ N_GND_XI52/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI52/Xt_n/Mt_nand_nmos_1 N_XI52/NET5_XI52/Xt_n/Mt_nand_nmos_1_d
+ N_XI52/NET10_XI52/Xt_n/Mt_nand_nmos_1_g XI52/XT_N/NET1 N_GND_XI52/Xq_inv/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.5e-14 PD=4.4e-07 PS=5e-07
mXI52/Xt_n/Mt_nand_nmos_2 XI52/XT_N/NET1
+ N_XI52/:RESET_XI52/Xt_n/Mt_nand_nmos_2_g XI52/XT_N/NET2
+ N_GND_XI52/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.5e-14 AS=1.4e-14
+ PD=5e-07 PS=4.8e-07
mXI52/Xt_n/Mt_nand_nmos_state_ctrl XI52/XT_N/NET2
+ N_XI52/:CLK_XI52/Xt_n/Mt_nand_nmos_state_ctrl_g
+ N_GND_XI52/Xt_n/Mt_nand_nmos_state_ctrl_s N_GND_XI52/Xq_inv/MM1_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.2e-14 PD=4.8e-07 PS=4.4e-07
mXI52/X:reset/MM1 N_XI52/:RESET_XI52/X:reset/MM1_d N_RESET_XI52/X:reset/MM1_g
+ N_GND_XI52/X:reset/MM1_s N_GND_XI52/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI52/X:clk_inv/MM1 N_XI52/CLK_XI52/X:clk_inv/MM1_d
+ N_XI52/:CLK_XI52/X:clk_inv/MM1_g N_GND_XI52/X:clk_inv/MM1_s
+ N_GND_XI52/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI52/Xclk_inv/MM1 N_XI52/:CLK_XI52/Xclk_inv/MM1_d
+ N_CLK_MAIN_XI52/Xclk_inv/MM1_g N_GND_XI52/Xclk_inv/MM1_s
+ N_GND_XI52/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI52/Xtg2/MM0 N_XI52/NET5_XI52/Xtg2/MM0_d N_XI52/CLK_XI52/Xtg2/MM0_g
+ N_XI52/NET6_XI52/Xtg2/MM0_s N_GND_XI52/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI52/Xt_i1/Mt_i_nmos_state_ctrl XI52/XT_I1/NET2
+ N_XI52/CLK_XI52/Xt_i1/Mt_i_nmos_state_ctrl_g
+ N_GND_XI52/Xt_i1/Mt_i_nmos_state_ctrl_s N_GND_XI52/Xq_inv/MM1_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.2e-14 PD=4.8e-07 PS=4.4e-07
mXI52/Xt_i1/Mt_i_nmos N_XI52/NET1_XI52/Xt_i1/Mt_i_nmos_d
+ N_XI52/NET6_XI52/Xt_i1/Mt_i_nmos_g XI52/XT_I1/NET2 N_GND_XI52/Xq_inv/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.4e-14 PD=4.4e-07 PS=4.8e-07
mXI52/Xnand/Mnand_nmos_1 N_XI52/NET6_XI52/Xnand/Mnand_nmos_1_d
+ N_XI52/:RESET_XI52/Xnand/Mnand_nmos_1_g XI52/XNAND/NET1
+ N_GND_XI52/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.5e-14
+ PD=4.4e-07 PS=5e-07
mXI52/Xnand/Mnand_nmos_2 XI52/XNAND/NET1 N_XI52/NET1_XI52/Xnand/Mnand_nmos_2_g
+ N_GND_XI52/Xnand/Mnand_nmos_2_s N_GND_XI52/Xq_inv/MM1_b NMOS_VTL L=5e-08
+ W=1e-07 AD=1.5e-14 AS=1.2e-14 PD=5e-07 PS=4.4e-07
mXI52/Xtg1/MM0 N_XI52/NET1_XI52/Xtg1/MM0_d N_XI52/:CLK_XI52/Xtg1/MM0_g
+ N_XI52/NET2_XI52/Xtg1/MM0_s N_GND_XI52/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI52/X:d_inv/MM1 N_XI52/NET2_XI52/X:d_inv/MM1_d N_XI52/NET8_XI52/X:d_inv/MM1_g
+ N_GND_XI52/X:d_inv/MM1_s N_GND_XI52/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI52/Xd_inv/MM1 N_XI52/NET8_XI52/Xd_inv/MM1_d N_A1_XI52/Xd_inv/MM1_g
+ N_GND_XI52/Xd_inv/MM1_s N_GND_XI52/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI8/MM9 N_XI8/NET8_XI8/MM9_d N_NET18_XI8/MM9_g N_GND_XI8/MM9_s N_GND_XI8/MM9_b
+ NMOS_VTL L=5e-08 W=1.15e-07 AD=1.3225e-14 AS=1.61e-14 PD=4.6e-07 PS=5.1e-07
mXI1/MM9 N_XI1/NET8_XI1/MM9_d N_NET18_XI1/MM9_g N_GND_XI1/MM9_s N_GND_XI1/MM9_b
+ NMOS_VTL L=5e-08 W=1.15e-07 AD=1.3225e-14 AS=1.61e-14 PD=4.6e-07 PS=5.1e-07
mXI67/Xinv_loopback/MM1 N_XI67/NET10_XI67/Xinv_loopback/MM1_d
+ N_XI67/NET5_XI67/Xinv_loopback/MM1_g N_GND_XI67/Xinv_loopback/MM1_s
+ N_GND_XI67/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI8/MM8 N_XI8/NET8_XI8/MM8_d N_NET19_XI8/MM8_g N_GND_XI8/MM9_s N_GND_XI8/MM9_b
+ NMOS_VTL L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.61e-14 PD=5.1e-07 PS=5.1e-07
mXI1/MM8 N_XI1/NET8_XI1/MM8_d N_NET19_XI1/MM8_g N_GND_XI1/MM9_s N_GND_XI1/MM9_b
+ NMOS_VTL L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.61e-14 PD=5.1e-07 PS=5.1e-07
mXI8/MM5 N_NET38_XI8/MM5_d N_NET37_XI8/MM5_g N_XI8/NET8_XI8/MM8_d
+ N_GND_XI8/MM9_b NMOS_VTL L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.61e-14 PD=5.1e-07
+ PS=5.1e-07
mXI1/MM5 N_NET17_XI1/MM5_d N_NET16_XI1/MM5_g N_XI1/NET8_XI1/MM8_d
+ N_GND_XI1/MM9_b NMOS_VTL L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.61e-14 PD=5.1e-07
+ PS=5.1e-07
mXI67/Xt_n/Mt_nand_nmos_1 N_XI67/NET5_XI67/Xt_n/Mt_nand_nmos_1_d
+ N_XI67/NET10_XI67/Xt_n/Mt_nand_nmos_1_g XI67/XT_N/NET1 N_GND_XI67/Xq_inv/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.5e-14 PD=4.4e-07 PS=5e-07
mXI8/MM6 N_NET38_XI8/MM5_d N_NET18_XI8/MM6_g XI8/NET9 N_GND_XI8/MM9_b NMOS_VTL
+ L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.61e-14 PD=5.1e-07 PS=5.1e-07
mXI1/MM6 N_NET17_XI1/MM5_d N_NET18_XI1/MM6_g XI1/NET9 N_GND_XI1/MM9_b NMOS_VTL
+ L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.61e-14 PD=5.1e-07 PS=5.1e-07
mXI67/Xt_n/Mt_nand_nmos_2 XI67/XT_N/NET1
+ N_XI67/:RESET_XI67/Xt_n/Mt_nand_nmos_2_g XI67/XT_N/NET2
+ N_GND_XI67/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.5e-14 AS=1.4e-14
+ PD=5e-07 PS=4.8e-07
mXI8/MM7 XI8/NET9 N_NET19_XI8/MM7_g N_GND_XI8/MM7_s N_GND_XI8/MM9_b NMOS_VTL
+ L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.3225e-14 PD=5.1e-07 PS=4.6e-07
mXI1/MM7 XI1/NET9 N_NET19_XI1/MM7_g N_GND_XI1/MM7_s N_GND_XI1/MM9_b NMOS_VTL
+ L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.3225e-14 PD=5.1e-07 PS=4.6e-07
mXI67/Xt_n/Mt_nand_nmos_state_ctrl XI67/XT_N/NET2
+ N_XI67/:CLK_XI67/Xt_n/Mt_nand_nmos_state_ctrl_g
+ N_GND_XI67/Xt_n/Mt_nand_nmos_state_ctrl_s N_GND_XI67/Xq_inv/MM1_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.2e-14 PD=4.8e-07 PS=4.4e-07
mXI8/MM19 N_XI8/NET22_XI8/MM19_d N_NET18_XI8/MM19_g N_GND_XI8/MM19_s
+ N_GND_XI8/MM9_b NMOS_VTL L=5e-08 W=1e-07 AD=1.4e-14 AS=1.15e-14 PD=4.8e-07
+ PS=4.3e-07
mXI1/MM19 N_XI1/NET22_XI1/MM19_d N_NET18_XI1/MM19_g N_GND_XI1/MM19_s
+ N_GND_XI1/MM9_b NMOS_VTL L=5e-08 W=1e-07 AD=1.4e-14 AS=1.15e-14 PD=4.8e-07
+ PS=4.3e-07
mXI8/MM21 N_XI8/NET22_XI8/MM19_d N_NET19_XI8/MM21_g N_GND_XI8/MM21_s
+ N_GND_XI8/MM9_b NMOS_VTL L=5e-08 W=1e-07 AD=1.4e-14 AS=1.4e-14 PD=4.8e-07
+ PS=4.8e-07
mXI1/MM21 N_XI1/NET22_XI1/MM19_d N_NET19_XI1/MM21_g N_GND_XI1/MM21_s
+ N_GND_XI1/MM9_b NMOS_VTL L=5e-08 W=1e-07 AD=1.4e-14 AS=1.4e-14 PD=4.8e-07
+ PS=4.8e-07
mXI67/X:reset/MM1 N_XI67/:RESET_XI67/X:reset/MM1_d N_RESET_XI67/X:reset/MM1_g
+ N_GND_XI67/X:reset/MM1_s N_GND_XI67/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI8/MM18 N_XI8/NET22_XI8/MM18_d N_NET37_XI8/MM18_g N_GND_XI8/MM21_s
+ N_GND_XI8/MM9_b NMOS_VTL L=5e-08 W=1e-07 AD=1.15e-14 AS=1.4e-14 PD=4.3e-07
+ PS=4.8e-07
mXI1/MM18 N_XI1/NET22_XI1/MM18_d N_NET16_XI1/MM18_g N_GND_XI1/MM21_s
+ N_GND_XI1/MM9_b NMOS_VTL L=5e-08 W=1e-07 AD=1.15e-14 AS=1.4e-14 PD=4.3e-07
+ PS=4.8e-07
mXI67/X:clk_inv/MM1 N_XI67/CLK_XI67/X:clk_inv/MM1_d
+ N_XI67/:CLK_XI67/X:clk_inv/MM1_g N_GND_XI67/X:clk_inv/MM1_s
+ N_GND_XI67/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI8/MM15 N_NET9_XI8/MM15_d N_NET38_XI8/MM15_g N_XI8/NET22_XI8/MM15_s
+ N_GND_XI8/MM9_b NMOS_VTL L=5e-08 W=9e-08 AD=1.08e-14 AS=1.125e-14 PD=4.2e-07
+ PS=4.3e-07
mXI1/MM15 N_NET15_XI1/MM15_d N_NET17_XI1/MM15_g N_XI1/NET22_XI1/MM15_s
+ N_GND_XI1/MM9_b NMOS_VTL L=5e-08 W=9e-08 AD=1.08e-14 AS=1.125e-14 PD=4.2e-07
+ PS=4.3e-07
mXI67/Xclk_inv/MM1 N_XI67/:CLK_XI67/Xclk_inv/MM1_d
+ N_CLK_MAIN_XI67/Xclk_inv/MM1_g N_GND_XI67/Xclk_inv/MM1_s
+ N_GND_XI67/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI8/MM16 N_NET9_XI8/MM16_d N_NET37_XI8/MM16_g XI8/NET23 N_GND_XI8/MM9_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.15e-14 AS=1.4e-14 PD=4.3e-07 PS=4.8e-07
mXI1/MM16 N_NET15_XI1/MM16_d N_NET16_XI1/MM16_g XI1/NET23 N_GND_XI1/MM9_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.15e-14 AS=1.4e-14 PD=4.3e-07 PS=4.8e-07
mXI8/MM17 XI8/NET23 N_NET18_XI8/MM17_g XI8/NET24 N_GND_XI8/MM9_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.4e-14 PD=4.8e-07 PS=4.8e-07
mXI1/MM17 XI1/NET23 N_NET18_XI1/MM17_g XI1/NET24 N_GND_XI1/MM9_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.4e-14 PD=4.8e-07 PS=4.8e-07
mXI17/MM1 N_NET19_XI17/MM1_d N_NET61_XI17/MM1_g N_GND_XI17/MM1_s
+ N_GND_XI17/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14 PD=4.4e-07
+ PS=4.4e-07
mXI53/Xq_inv/MM1 N_NET61_XI53/Xq_inv/MM1_d N_XI53/NET5_XI53/Xq_inv/MM1_g
+ N_GND_XI53/Xq_inv/MM1_s N_GND_XI53/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI53/Xinv_loopback/MM1 N_XI53/NET10_XI53/Xinv_loopback/MM1_d
+ N_XI53/NET5_XI53/Xinv_loopback/MM1_g N_GND_XI53/Xinv_loopback/MM1_s
+ N_GND_XI53/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI53/Xt_n/Mt_nand_nmos_1 N_XI53/NET5_XI53/Xt_n/Mt_nand_nmos_1_d
+ N_XI53/NET10_XI53/Xt_n/Mt_nand_nmos_1_g XI53/XT_N/NET1 N_GND_XI53/Xq_inv/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.5e-14 PD=4.4e-07 PS=5e-07
mXI53/Xt_n/Mt_nand_nmos_2 XI53/XT_N/NET1
+ N_XI53/:RESET_XI53/Xt_n/Mt_nand_nmos_2_g XI53/XT_N/NET2
+ N_GND_XI53/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.5e-14 AS=1.4e-14
+ PD=5e-07 PS=4.8e-07
mXI53/Xt_n/Mt_nand_nmos_state_ctrl XI53/XT_N/NET2
+ N_XI53/:CLK_XI53/Xt_n/Mt_nand_nmos_state_ctrl_g
+ N_GND_XI53/Xt_n/Mt_nand_nmos_state_ctrl_s N_GND_XI53/Xq_inv/MM1_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.2e-14 PD=4.8e-07 PS=4.4e-07
mXI53/X:reset/MM1 N_XI53/:RESET_XI53/X:reset/MM1_d N_RESET_XI53/X:reset/MM1_g
+ N_GND_XI53/X:reset/MM1_s N_GND_XI53/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI53/X:clk_inv/MM1 N_XI53/CLK_XI53/X:clk_inv/MM1_d
+ N_XI53/:CLK_XI53/X:clk_inv/MM1_g N_GND_XI53/X:clk_inv/MM1_s
+ N_GND_XI53/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI53/Xclk_inv/MM1 N_XI53/:CLK_XI53/Xclk_inv/MM1_d
+ N_CLK_MAIN_XI53/Xclk_inv/MM1_g N_GND_XI53/Xclk_inv/MM1_s
+ N_GND_XI53/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI53/Xtg2/MM0 N_XI53/NET5_XI53/Xtg2/MM0_d N_XI53/CLK_XI53/Xtg2/MM0_g
+ N_XI53/NET6_XI53/Xtg2/MM0_s N_GND_XI53/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI53/Xt_i1/Mt_i_nmos_state_ctrl XI53/XT_I1/NET2
+ N_XI53/CLK_XI53/Xt_i1/Mt_i_nmos_state_ctrl_g
+ N_GND_XI53/Xt_i1/Mt_i_nmos_state_ctrl_s N_GND_XI53/Xq_inv/MM1_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.2e-14 PD=4.8e-07 PS=4.4e-07
mXI53/Xt_i1/Mt_i_nmos N_XI53/NET1_XI53/Xt_i1/Mt_i_nmos_d
+ N_XI53/NET6_XI53/Xt_i1/Mt_i_nmos_g XI53/XT_I1/NET2 N_GND_XI53/Xq_inv/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.4e-14 PD=4.4e-07 PS=4.8e-07
mXI53/Xnand/Mnand_nmos_1 N_XI53/NET6_XI53/Xnand/Mnand_nmos_1_d
+ N_XI53/:RESET_XI53/Xnand/Mnand_nmos_1_g XI53/XNAND/NET1
+ N_GND_XI53/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.5e-14
+ PD=4.4e-07 PS=5e-07
mXI53/Xnand/Mnand_nmos_2 XI53/XNAND/NET1 N_XI53/NET1_XI53/Xnand/Mnand_nmos_2_g
+ N_GND_XI53/Xnand/Mnand_nmos_2_s N_GND_XI53/Xq_inv/MM1_b NMOS_VTL L=5e-08
+ W=1e-07 AD=1.5e-14 AS=1.2e-14 PD=5e-07 PS=4.4e-07
mXI53/Xtg1/MM0 N_XI53/NET1_XI53/Xtg1/MM0_d N_XI53/:CLK_XI53/Xtg1/MM0_g
+ N_XI53/NET2_XI53/Xtg1/MM0_s N_GND_XI53/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI53/X:d_inv/MM1 N_XI53/NET2_XI53/X:d_inv/MM1_d N_XI53/NET8_XI53/X:d_inv/MM1_g
+ N_GND_XI53/X:d_inv/MM1_s N_GND_XI53/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI53/Xd_inv/MM1 N_XI53/NET8_XI53/Xd_inv/MM1_d N_B1_XI53/Xd_inv/MM1_g
+ N_GND_XI53/Xd_inv/MM1_s N_GND_XI53/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI8/MM23 XI8/NET24 N_NET19_XI8/MM23_g N_GND_XI8/MM23_s N_GND_XI8/MM9_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.15e-14 PD=4.8e-07 PS=4.3e-07
mXI1/MM23 XI1/NET24 N_NET19_XI1/MM23_g N_GND_XI1/MM23_s N_GND_XI1/MM9_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.15e-14 PD=4.8e-07 PS=4.3e-07
mXI67/Xtg2/MM0 N_XI67/NET5_XI67/Xtg2/MM0_d N_XI67/CLK_XI67/Xtg2/MM0_g
+ N_XI67/NET6_XI67/Xtg2/MM0_s N_GND_XI67/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI67/Xt_i1/Mt_i_nmos_state_ctrl XI67/XT_I1/NET2
+ N_XI67/CLK_XI67/Xt_i1/Mt_i_nmos_state_ctrl_g
+ N_GND_XI67/Xt_i1/Mt_i_nmos_state_ctrl_s N_GND_XI67/Xq_inv/MM1_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.2e-14 PD=4.8e-07 PS=4.4e-07
mXI33/XI0/MM1 N_XI33/:SEL_XI33/XI0/MM1_d N_GND_XI33/XI0/MM1_g
+ N_GND_XI33/XI0/MM1_s N_GND_XI33/XI0/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.35e-14
+ AS=1.15e-14 PD=4.7e-07 PS=4.3e-07
mXI67/Xt_i1/Mt_i_nmos N_XI67/NET1_XI67/Xt_i1/Mt_i_nmos_d
+ N_XI67/NET6_XI67/Xt_i1/Mt_i_nmos_g XI67/XT_I1/NET2 N_GND_XI67/Xq_inv/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.4e-14 PD=4.4e-07 PS=4.8e-07
mXI33/MM2 N_NET15_XI33/MM2_d N_XI33/:SEL_XI33/MM2_g N_NET62_XI33/MM2_s
+ N_GND_XI33/XI0/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.4e-14 PD=4.4e-07
+ PS=4.8e-07
mXI67/Xnand/Mnand_nmos_1 N_XI67/NET6_XI67/Xnand/Mnand_nmos_1_d
+ N_XI67/:RESET_XI67/Xnand/Mnand_nmos_1_g XI67/XNAND/NET1
+ N_GND_XI67/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.5e-14
+ PD=4.4e-07 PS=5e-07
mXI33/MM3 N_NET9_XI33/MM3_d N_GND_XI33/MM3_g N_NET62_XI33/MM2_s
+ N_GND_XI33/XI0/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.15e-14 AS=1.4e-14
+ PD=4.3e-07 PS=4.8e-07
mXI67/Xnand/Mnand_nmos_2 XI67/XNAND/NET1 N_XI67/NET1_XI67/Xnand/Mnand_nmos_2_g
+ N_GND_XI67/Xnand/Mnand_nmos_2_s N_GND_XI67/Xq_inv/MM1_b NMOS_VTL L=5e-08
+ W=1e-07 AD=1.5e-14 AS=1.2e-14 PD=5e-07 PS=4.4e-07
mXI67/Xtg1/MM0 N_XI67/NET1_XI67/Xtg1/MM0_d N_XI67/:CLK_XI67/Xtg1/MM0_g
+ N_XI67/NET2_XI67/Xtg1/MM0_s N_GND_XI67/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI67/X:d_inv/MM1 N_XI67/NET2_XI67/X:d_inv/MM1_d N_XI67/NET8_XI67/X:d_inv/MM1_g
+ N_GND_XI67/X:d_inv/MM1_s N_GND_XI67/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI67/Xd_inv/MM1 N_XI67/NET8_XI67/Xd_inv/MM1_d N_NET62_XI67/Xd_inv/MM1_g
+ N_GND_XI67/Xd_inv/MM1_s N_GND_XI67/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI56/Xq_inv/MM1 N_NET58_XI56/Xq_inv/MM1_d N_XI56/NET5_XI56/Xq_inv/MM1_g
+ N_GND_XI56/Xq_inv/MM1_s N_GND_XI56/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI56/Xinv_loopback/MM1 N_XI56/NET10_XI56/Xinv_loopback/MM1_d
+ N_XI56/NET5_XI56/Xinv_loopback/MM1_g N_GND_XI56/Xinv_loopback/MM1_s
+ N_GND_XI56/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI56/Xt_n/Mt_nand_nmos_1 N_XI56/NET5_XI56/Xt_n/Mt_nand_nmos_1_d
+ N_XI56/NET10_XI56/Xt_n/Mt_nand_nmos_1_g XI56/XT_N/NET1 N_GND_XI56/Xq_inv/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.5e-14 PD=4.4e-07 PS=5e-07
mXI56/Xt_n/Mt_nand_nmos_2 XI56/XT_N/NET1
+ N_XI56/:RESET_XI56/Xt_n/Mt_nand_nmos_2_g XI56/XT_N/NET2
+ N_GND_XI56/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.5e-14 AS=1.4e-14
+ PD=5e-07 PS=4.8e-07
mXI56/Xt_n/Mt_nand_nmos_state_ctrl XI56/XT_N/NET2
+ N_XI56/:CLK_XI56/Xt_n/Mt_nand_nmos_state_ctrl_g
+ N_GND_XI56/Xt_n/Mt_nand_nmos_state_ctrl_s N_GND_XI56/Xq_inv/MM1_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.2e-14 PD=4.8e-07 PS=4.4e-07
mXI56/X:reset/MM1 N_XI56/:RESET_XI56/X:reset/MM1_d N_RESET_XI56/X:reset/MM1_g
+ N_GND_XI56/X:reset/MM1_s N_GND_XI56/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI56/X:clk_inv/MM1 N_XI56/CLK_XI56/X:clk_inv/MM1_d
+ N_XI56/:CLK_XI56/X:clk_inv/MM1_g N_GND_XI56/X:clk_inv/MM1_s
+ N_GND_XI56/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI56/Xclk_inv/MM1 N_XI56/:CLK_XI56/Xclk_inv/MM1_d
+ N_CLK_MAIN_XI56/Xclk_inv/MM1_g N_GND_XI56/Xclk_inv/MM1_s
+ N_GND_XI56/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI56/Xtg2/MM0 N_XI56/NET5_XI56/Xtg2/MM0_d N_XI56/CLK_XI56/Xtg2/MM0_g
+ N_XI56/NET6_XI56/Xtg2/MM0_s N_GND_XI56/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI56/Xt_i1/Mt_i_nmos_state_ctrl XI56/XT_I1/NET2
+ N_XI56/CLK_XI56/Xt_i1/Mt_i_nmos_state_ctrl_g
+ N_GND_XI56/Xt_i1/Mt_i_nmos_state_ctrl_s N_GND_XI56/Xq_inv/MM1_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.2e-14 PD=4.8e-07 PS=4.4e-07
mXI56/Xt_i1/Mt_i_nmos N_XI56/NET1_XI56/Xt_i1/Mt_i_nmos_d
+ N_XI56/NET6_XI56/Xt_i1/Mt_i_nmos_g XI56/XT_I1/NET2 N_GND_XI56/Xq_inv/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.4e-14 PD=4.4e-07 PS=4.8e-07
mXI56/Xnand/Mnand_nmos_1 N_XI56/NET6_XI56/Xnand/Mnand_nmos_1_d
+ N_XI56/:RESET_XI56/Xnand/Mnand_nmos_1_g XI56/XNAND/NET1
+ N_GND_XI56/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.5e-14
+ PD=4.4e-07 PS=5e-07
mXI56/Xnand/Mnand_nmos_2 XI56/XNAND/NET1 N_XI56/NET1_XI56/Xnand/Mnand_nmos_2_g
+ N_GND_XI56/Xnand/Mnand_nmos_2_s N_GND_XI56/Xq_inv/MM1_b NMOS_VTL L=5e-08
+ W=1e-07 AD=1.5e-14 AS=1.2e-14 PD=5e-07 PS=4.4e-07
mXI56/Xtg1/MM0 N_XI56/NET1_XI56/Xtg1/MM0_d N_XI56/:CLK_XI56/Xtg1/MM0_g
+ N_XI56/NET2_XI56/Xtg1/MM0_s N_GND_XI56/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI56/X:d_inv/MM1 N_XI56/NET2_XI56/X:d_inv/MM1_d N_XI56/NET8_XI56/X:d_inv/MM1_g
+ N_GND_XI56/X:d_inv/MM1_s N_GND_XI56/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI56/Xd_inv/MM1 N_XI56/NET8_XI56/Xd_inv/MM1_d N_A2_XI56/Xd_inv/MM1_g
+ N_GND_XI56/Xd_inv/MM1_s N_GND_XI56/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI68/Xq_inv/MM1 N_S2_XI68/Xq_inv/MM1_d N_XI68/NET5_XI68/Xq_inv/MM1_g
+ N_GND_XI68/Xq_inv/MM1_s N_GND_XI67/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI9/MM9 N_XI9/NET8_XI9/MM9_d N_NET58_XI9/MM9_g N_GND_XI9/MM9_s N_GND_XI9/MM9_b
+ NMOS_VTL L=5e-08 W=1.15e-07 AD=1.3225e-14 AS=1.61e-14 PD=4.6e-07 PS=5.1e-07
mXI2/MM9 N_XI2/NET8_XI2/MM9_d N_NET58_XI2/MM9_g N_GND_XI2/MM9_s N_GND_XI2/MM9_b
+ NMOS_VTL L=5e-08 W=1.15e-07 AD=1.3225e-14 AS=1.61e-14 PD=4.6e-07 PS=5.1e-07
mXI9/MM8 N_XI9/NET8_XI9/MM8_d N_NET60_XI9/MM8_g N_GND_XI9/MM9_s N_GND_XI9/MM9_b
+ NMOS_VTL L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.61e-14 PD=5.1e-07 PS=5.1e-07
mXI2/MM8 N_XI2/NET8_XI2/MM8_d N_NET60_XI2/MM8_g N_GND_XI2/MM9_s N_GND_XI2/MM9_b
+ NMOS_VTL L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.61e-14 PD=5.1e-07 PS=5.1e-07
mXI68/Xinv_loopback/MM1 N_XI68/NET10_XI68/Xinv_loopback/MM1_d
+ N_XI68/NET5_XI68/Xinv_loopback/MM1_g N_GND_XI68/Xinv_loopback/MM1_s
+ N_GND_XI67/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI9/MM5 N_NET39_XI9/MM5_d N_NET38_XI9/MM5_g N_XI9/NET8_XI9/MM8_d
+ N_GND_XI9/MM9_b NMOS_VTL L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.61e-14 PD=5.1e-07
+ PS=5.1e-07
mXI2/MM5 N_NET20_XI2/MM5_d N_NET17_XI2/MM5_g N_XI2/NET8_XI2/MM8_d
+ N_GND_XI2/MM9_b NMOS_VTL L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.61e-14 PD=5.1e-07
+ PS=5.1e-07
mXI9/MM6 N_NET39_XI9/MM5_d N_NET58_XI9/MM6_g XI9/NET9 N_GND_XI9/MM9_b NMOS_VTL
+ L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.61e-14 PD=5.1e-07 PS=5.1e-07
mXI2/MM6 N_NET20_XI2/MM5_d N_NET58_XI2/MM6_g XI2/NET9 N_GND_XI2/MM9_b NMOS_VTL
+ L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.61e-14 PD=5.1e-07 PS=5.1e-07
mXI68/Xt_n/Mt_nand_nmos_1 N_XI68/NET5_XI68/Xt_n/Mt_nand_nmos_1_d
+ N_XI68/NET10_XI68/Xt_n/Mt_nand_nmos_1_g XI68/XT_N/NET1 N_GND_XI67/Xq_inv/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.5e-14 PD=4.4e-07 PS=5e-07
mXI9/MM7 XI9/NET9 N_NET60_XI9/MM7_g N_GND_XI9/MM7_s N_GND_XI9/MM9_b NMOS_VTL
+ L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.3225e-14 PD=5.1e-07 PS=4.6e-07
mXI2/MM7 XI2/NET9 N_NET60_XI2/MM7_g N_GND_XI2/MM7_s N_GND_XI2/MM9_b NMOS_VTL
+ L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.3225e-14 PD=5.1e-07 PS=4.6e-07
mXI68/Xt_n/Mt_nand_nmos_2 XI68/XT_N/NET1
+ N_XI68/:RESET_XI68/Xt_n/Mt_nand_nmos_2_g XI68/XT_N/NET2
+ N_GND_XI67/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.5e-14 AS=1.4e-14
+ PD=5e-07 PS=4.8e-07
mXI68/Xt_n/Mt_nand_nmos_state_ctrl XI68/XT_N/NET2
+ N_XI68/:CLK_XI68/Xt_n/Mt_nand_nmos_state_ctrl_g
+ N_GND_XI68/Xt_n/Mt_nand_nmos_state_ctrl_s N_GND_XI67/Xq_inv/MM1_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.2e-14 PD=4.8e-07 PS=4.4e-07
mXI9/MM19 N_XI9/NET22_XI9/MM19_d N_NET58_XI9/MM19_g N_GND_XI9/MM19_s
+ N_GND_XI9/MM9_b NMOS_VTL L=5e-08 W=1e-07 AD=1.4e-14 AS=1.15e-14 PD=4.8e-07
+ PS=4.3e-07
mXI2/MM19 N_XI2/NET22_XI2/MM19_d N_NET58_XI2/MM19_g N_GND_XI2/MM19_s
+ N_GND_XI2/MM9_b NMOS_VTL L=5e-08 W=1e-07 AD=1.4e-14 AS=1.15e-14 PD=4.8e-07
+ PS=4.3e-07
mXI9/MM21 N_XI9/NET22_XI9/MM19_d N_NET60_XI9/MM21_g N_GND_XI9/MM21_s
+ N_GND_XI9/MM9_b NMOS_VTL L=5e-08 W=1e-07 AD=1.4e-14 AS=1.4e-14 PD=4.8e-07
+ PS=4.8e-07
mXI2/MM21 N_XI2/NET22_XI2/MM19_d N_NET60_XI2/MM21_g N_GND_XI2/MM21_s
+ N_GND_XI2/MM9_b NMOS_VTL L=5e-08 W=1e-07 AD=1.4e-14 AS=1.4e-14 PD=4.8e-07
+ PS=4.8e-07
mXI9/MM18 N_XI9/NET22_XI9/MM18_d N_NET38_XI9/MM18_g N_GND_XI9/MM21_s
+ N_GND_XI9/MM9_b NMOS_VTL L=5e-08 W=1e-07 AD=1.15e-14 AS=1.4e-14 PD=4.3e-07
+ PS=4.8e-07
mXI2/MM18 N_XI2/NET22_XI2/MM18_d N_NET17_XI2/MM18_g N_GND_XI2/MM21_s
+ N_GND_XI2/MM9_b NMOS_VTL L=5e-08 W=1e-07 AD=1.15e-14 AS=1.4e-14 PD=4.3e-07
+ PS=4.8e-07
mXI68/X:reset/MM1 N_XI68/:RESET_XI68/X:reset/MM1_d N_RESET_XI68/X:reset/MM1_g
+ N_GND_XI68/X:reset/MM1_s N_GND_XI67/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI9/MM15 N_NET40_XI9/MM15_d N_NET39_XI9/MM15_g N_XI9/NET22_XI9/MM15_s
+ N_GND_XI9/MM9_b NMOS_VTL L=5e-08 W=9e-08 AD=1.08e-14 AS=1.125e-14 PD=4.2e-07
+ PS=4.3e-07
mXI2/MM15 N_NET70_XI2/MM15_d N_NET20_XI2/MM15_g N_XI2/NET22_XI2/MM15_s
+ N_GND_XI2/MM9_b NMOS_VTL L=5e-08 W=9e-08 AD=1.08e-14 AS=1.125e-14 PD=4.2e-07
+ PS=4.3e-07
mXI68/X:clk_inv/MM1 N_XI68/CLK_XI68/X:clk_inv/MM1_d
+ N_XI68/:CLK_XI68/X:clk_inv/MM1_g N_GND_XI68/X:clk_inv/MM1_s
+ N_GND_XI67/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI9/MM16 N_NET40_XI9/MM16_d N_NET38_XI9/MM16_g XI9/NET23 N_GND_XI9/MM9_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.15e-14 AS=1.4e-14 PD=4.3e-07 PS=4.8e-07
mXI2/MM16 N_NET70_XI2/MM16_d N_NET17_XI2/MM16_g XI2/NET23 N_GND_XI2/MM9_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.15e-14 AS=1.4e-14 PD=4.3e-07 PS=4.8e-07
mXI68/Xclk_inv/MM1 N_XI68/:CLK_XI68/Xclk_inv/MM1_d
+ N_CLK_MAIN_XI68/Xclk_inv/MM1_g N_GND_XI68/Xclk_inv/MM1_s
+ N_GND_XI67/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI9/MM17 XI9/NET23 N_NET58_XI9/MM17_g XI9/NET24 N_GND_XI9/MM9_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.4e-14 PD=4.8e-07 PS=4.8e-07
mXI2/MM17 XI2/NET23 N_NET58_XI2/MM17_g XI2/NET24 N_GND_XI2/MM9_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.4e-14 PD=4.8e-07 PS=4.8e-07
mXI57/Xq_inv/MM1 N_NET60_XI57/Xq_inv/MM1_d N_XI57/NET5_XI57/Xq_inv/MM1_g
+ N_GND_XI57/Xq_inv/MM1_s N_GND_XI57/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI57/Xinv_loopback/MM1 N_XI57/NET10_XI57/Xinv_loopback/MM1_d
+ N_XI57/NET5_XI57/Xinv_loopback/MM1_g N_GND_XI57/Xinv_loopback/MM1_s
+ N_GND_XI57/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI57/Xt_n/Mt_nand_nmos_1 N_XI57/NET5_XI57/Xt_n/Mt_nand_nmos_1_d
+ N_XI57/NET10_XI57/Xt_n/Mt_nand_nmos_1_g XI57/XT_N/NET1 N_GND_XI57/Xq_inv/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.5e-14 PD=4.4e-07 PS=5e-07
mXI57/Xt_n/Mt_nand_nmos_2 XI57/XT_N/NET1
+ N_XI57/:RESET_XI57/Xt_n/Mt_nand_nmos_2_g XI57/XT_N/NET2
+ N_GND_XI57/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.5e-14 AS=1.4e-14
+ PD=5e-07 PS=4.8e-07
mXI57/Xt_n/Mt_nand_nmos_state_ctrl XI57/XT_N/NET2
+ N_XI57/:CLK_XI57/Xt_n/Mt_nand_nmos_state_ctrl_g
+ N_GND_XI57/Xt_n/Mt_nand_nmos_state_ctrl_s N_GND_XI57/Xq_inv/MM1_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.2e-14 PD=4.8e-07 PS=4.4e-07
mXI57/X:reset/MM1 N_XI57/:RESET_XI57/X:reset/MM1_d N_RESET_XI57/X:reset/MM1_g
+ N_GND_XI57/X:reset/MM1_s N_GND_XI57/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI57/X:clk_inv/MM1 N_XI57/CLK_XI57/X:clk_inv/MM1_d
+ N_XI57/:CLK_XI57/X:clk_inv/MM1_g N_GND_XI57/X:clk_inv/MM1_s
+ N_GND_XI57/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI57/Xclk_inv/MM1 N_XI57/:CLK_XI57/Xclk_inv/MM1_d
+ N_CLK_MAIN_XI57/Xclk_inv/MM1_g N_GND_XI57/Xclk_inv/MM1_s
+ N_GND_XI57/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI57/Xtg2/MM0 N_XI57/NET5_XI57/Xtg2/MM0_d N_XI57/CLK_XI57/Xtg2/MM0_g
+ N_XI57/NET6_XI57/Xtg2/MM0_s N_GND_XI57/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI57/Xt_i1/Mt_i_nmos_state_ctrl XI57/XT_I1/NET2
+ N_XI57/CLK_XI57/Xt_i1/Mt_i_nmos_state_ctrl_g
+ N_GND_XI57/Xt_i1/Mt_i_nmos_state_ctrl_s N_GND_XI57/Xq_inv/MM1_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.2e-14 PD=4.8e-07 PS=4.4e-07
mXI57/Xt_i1/Mt_i_nmos N_XI57/NET1_XI57/Xt_i1/Mt_i_nmos_d
+ N_XI57/NET6_XI57/Xt_i1/Mt_i_nmos_g XI57/XT_I1/NET2 N_GND_XI57/Xq_inv/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.4e-14 PD=4.4e-07 PS=4.8e-07
mXI57/Xnand/Mnand_nmos_1 N_XI57/NET6_XI57/Xnand/Mnand_nmos_1_d
+ N_XI57/:RESET_XI57/Xnand/Mnand_nmos_1_g XI57/XNAND/NET1
+ N_GND_XI57/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.5e-14
+ PD=4.4e-07 PS=5e-07
mXI57/Xnand/Mnand_nmos_2 XI57/XNAND/NET1 N_XI57/NET1_XI57/Xnand/Mnand_nmos_2_g
+ N_GND_XI57/Xnand/Mnand_nmos_2_s N_GND_XI57/Xq_inv/MM1_b NMOS_VTL L=5e-08
+ W=1e-07 AD=1.5e-14 AS=1.2e-14 PD=5e-07 PS=4.4e-07
mXI57/Xtg1/MM0 N_XI57/NET1_XI57/Xtg1/MM0_d N_XI57/:CLK_XI57/Xtg1/MM0_g
+ N_XI57/NET2_XI57/Xtg1/MM0_s N_GND_XI57/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI57/X:d_inv/MM1 N_XI57/NET2_XI57/X:d_inv/MM1_d N_XI57/NET8_XI57/X:d_inv/MM1_g
+ N_GND_XI57/X:d_inv/MM1_s N_GND_XI57/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI57/Xd_inv/MM1 N_XI57/NET8_XI57/Xd_inv/MM1_d N_B2_XI57/Xd_inv/MM1_g
+ N_GND_XI57/Xd_inv/MM1_s N_GND_XI57/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI9/MM23 XI9/NET24 N_NET60_XI9/MM23_g N_GND_XI9/MM23_s N_GND_XI9/MM9_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.15e-14 PD=4.8e-07 PS=4.3e-07
mXI2/MM23 XI2/NET24 N_NET60_XI2/MM23_g N_GND_XI2/MM23_s N_GND_XI2/MM9_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.15e-14 PD=4.8e-07 PS=4.3e-07
mXI68/Xtg2/MM0 N_XI68/NET5_XI68/Xtg2/MM0_d N_XI68/CLK_XI68/Xtg2/MM0_g
+ N_XI68/NET6_XI68/Xtg2/MM0_s N_GND_XI67/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI47/MM1 N_NET12_XI47/MM1_d N_NET40_XI47/MM1_g N_GND_XI47/MM1_s
+ N_GND_XI47/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14 PD=4.4e-07
+ PS=4.4e-07
mXI34/XI0/MM1 N_XI34/:SEL_XI34/XI0/MM1_d N_GND_XI34/XI0/MM1_g
+ N_GND_XI34/XI0/MM1_s N_GND_XI34/XI0/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.35e-14
+ AS=1.15e-14 PD=4.7e-07 PS=4.3e-07
mXI68/Xt_i1/Mt_i_nmos_state_ctrl XI68/XT_I1/NET2
+ N_XI68/CLK_XI68/Xt_i1/Mt_i_nmos_state_ctrl_g
+ N_GND_XI68/Xt_i1/Mt_i_nmos_state_ctrl_s N_GND_XI67/Xq_inv/MM1_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.2e-14 PD=4.8e-07 PS=4.4e-07
mXI68/Xt_i1/Mt_i_nmos N_XI68/NET1_XI68/Xt_i1/Mt_i_nmos_d
+ N_XI68/NET6_XI68/Xt_i1/Mt_i_nmos_g XI68/XT_I1/NET2 N_GND_XI67/Xq_inv/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.4e-14 PD=4.4e-07 PS=4.8e-07
mXI34/MM2 N_NET11_XI34/MM2_d N_XI34/:SEL_XI34/MM2_g N_NET63_XI34/MM2_s
+ N_GND_XI34/XI0/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.4e-14 PD=4.4e-07
+ PS=4.8e-07
mXI76/MM1 N_NET11_XI76/MM1_d N_NET70_XI76/MM1_g N_GND_XI76/MM1_s
+ N_GND_XI76/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14 PD=4.4e-07
+ PS=4.4e-07
mXI34/MM3 N_NET12_XI34/MM3_d N_GND_XI34/MM3_g N_NET63_XI34/MM2_s
+ N_GND_XI34/XI0/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.15e-14 AS=1.4e-14
+ PD=4.3e-07 PS=4.8e-07
mXI68/Xnand/Mnand_nmos_1 N_XI68/NET6_XI68/Xnand/Mnand_nmos_1_d
+ N_XI68/:RESET_XI68/Xnand/Mnand_nmos_1_g XI68/XNAND/NET1
+ N_GND_XI67/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.5e-14
+ PD=4.4e-07 PS=5e-07
mXI68/Xnand/Mnand_nmos_2 XI68/XNAND/NET1 N_XI68/NET1_XI68/Xnand/Mnand_nmos_2_g
+ N_GND_XI68/Xnand/Mnand_nmos_2_s N_GND_XI67/Xq_inv/MM1_b NMOS_VTL L=5e-08
+ W=1e-07 AD=1.5e-14 AS=1.2e-14 PD=5e-07 PS=4.4e-07
mXI68/Xtg1/MM0 N_XI68/NET1_XI68/Xtg1/MM0_d N_XI68/:CLK_XI68/Xtg1/MM0_g
+ N_XI68/NET2_XI68/Xtg1/MM0_s N_GND_XI67/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI68/X:d_inv/MM1 N_XI68/NET2_XI68/X:d_inv/MM1_d N_XI68/NET8_XI68/X:d_inv/MM1_g
+ N_GND_XI68/X:d_inv/MM1_s N_GND_XI67/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI68/Xd_inv/MM1 N_XI68/NET8_XI68/Xd_inv/MM1_d N_NET63_XI68/Xd_inv/MM1_g
+ N_GND_XI68/Xd_inv/MM1_s N_GND_XI67/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI18/MM1 N_NET22_XI18/MM1_d N_NET57_XI18/MM1_g N_GND_XI18/MM1_s
+ N_GND_XI18/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14 PD=4.4e-07
+ PS=4.4e-07
mXI54/Xq_inv/MM1 N_NET57_XI54/Xq_inv/MM1_d N_XI54/NET5_XI54/Xq_inv/MM1_g
+ N_GND_XI54/Xq_inv/MM1_s N_GND_XI54/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI54/Xinv_loopback/MM1 N_XI54/NET10_XI54/Xinv_loopback/MM1_d
+ N_XI54/NET5_XI54/Xinv_loopback/MM1_g N_GND_XI54/Xinv_loopback/MM1_s
+ N_GND_XI54/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI54/Xt_n/Mt_nand_nmos_1 N_XI54/NET5_XI54/Xt_n/Mt_nand_nmos_1_d
+ N_XI54/NET10_XI54/Xt_n/Mt_nand_nmos_1_g XI54/XT_N/NET1 N_GND_XI54/Xq_inv/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.5e-14 PD=4.4e-07 PS=5e-07
mXI54/Xt_n/Mt_nand_nmos_2 XI54/XT_N/NET1
+ N_XI54/:RESET_XI54/Xt_n/Mt_nand_nmos_2_g XI54/XT_N/NET2
+ N_GND_XI54/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.5e-14 AS=1.4e-14
+ PD=5e-07 PS=4.8e-07
mXI54/Xt_n/Mt_nand_nmos_state_ctrl XI54/XT_N/NET2
+ N_XI54/:CLK_XI54/Xt_n/Mt_nand_nmos_state_ctrl_g
+ N_GND_XI54/Xt_n/Mt_nand_nmos_state_ctrl_s N_GND_XI54/Xq_inv/MM1_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.2e-14 PD=4.8e-07 PS=4.4e-07
mXI54/X:reset/MM1 N_XI54/:RESET_XI54/X:reset/MM1_d N_RESET_XI54/X:reset/MM1_g
+ N_GND_XI54/X:reset/MM1_s N_GND_XI54/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI54/X:clk_inv/MM1 N_XI54/CLK_XI54/X:clk_inv/MM1_d
+ N_XI54/:CLK_XI54/X:clk_inv/MM1_g N_GND_XI54/X:clk_inv/MM1_s
+ N_GND_XI54/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI54/Xclk_inv/MM1 N_XI54/:CLK_XI54/Xclk_inv/MM1_d
+ N_CLK_MAIN_XI54/Xclk_inv/MM1_g N_GND_XI54/Xclk_inv/MM1_s
+ N_GND_XI54/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI54/Xtg2/MM0 N_XI54/NET5_XI54/Xtg2/MM0_d N_XI54/CLK_XI54/Xtg2/MM0_g
+ N_XI54/NET6_XI54/Xtg2/MM0_s N_GND_XI54/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI54/Xt_i1/Mt_i_nmos_state_ctrl XI54/XT_I1/NET2
+ N_XI54/CLK_XI54/Xt_i1/Mt_i_nmos_state_ctrl_g
+ N_GND_XI54/Xt_i1/Mt_i_nmos_state_ctrl_s N_GND_XI54/Xq_inv/MM1_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.2e-14 PD=4.8e-07 PS=4.4e-07
mXI54/Xt_i1/Mt_i_nmos N_XI54/NET1_XI54/Xt_i1/Mt_i_nmos_d
+ N_XI54/NET6_XI54/Xt_i1/Mt_i_nmos_g XI54/XT_I1/NET2 N_GND_XI54/Xq_inv/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.4e-14 PD=4.4e-07 PS=4.8e-07
mXI54/Xnand/Mnand_nmos_1 N_XI54/NET6_XI54/Xnand/Mnand_nmos_1_d
+ N_XI54/:RESET_XI54/Xnand/Mnand_nmos_1_g XI54/XNAND/NET1
+ N_GND_XI54/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.5e-14
+ PD=4.4e-07 PS=5e-07
mXI54/Xnand/Mnand_nmos_2 XI54/XNAND/NET1 N_XI54/NET1_XI54/Xnand/Mnand_nmos_2_g
+ N_GND_XI54/Xnand/Mnand_nmos_2_s N_GND_XI54/Xq_inv/MM1_b NMOS_VTL L=5e-08
+ W=1e-07 AD=1.5e-14 AS=1.2e-14 PD=5e-07 PS=4.4e-07
mXI54/Xtg1/MM0 N_XI54/NET1_XI54/Xtg1/MM0_d N_XI54/:CLK_XI54/Xtg1/MM0_g
+ N_XI54/NET2_XI54/Xtg1/MM0_s N_GND_XI54/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI54/X:d_inv/MM1 N_XI54/NET2_XI54/X:d_inv/MM1_d N_XI54/NET8_XI54/X:d_inv/MM1_g
+ N_GND_XI54/X:d_inv/MM1_s N_GND_XI54/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI54/Xd_inv/MM1 N_XI54/NET8_XI54/Xd_inv/MM1_d N_A3_XI54/Xd_inv/MM1_g
+ N_GND_XI54/Xd_inv/MM1_s N_GND_XI54/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI10/MM9 N_XI10/NET8_XI10/MM9_d N_NET22_XI10/MM9_g N_GND_XI10/MM9_s
+ N_GND_XI10/MM9_b NMOS_VTL L=5e-08 W=1.15e-07 AD=1.3225e-14 AS=1.61e-14
+ PD=4.6e-07 PS=5.1e-07
mXI3/MM9 N_XI3/NET8_XI3/MM9_d N_NET22_XI3/MM9_g N_GND_XI3/MM9_s N_GND_XI3/MM9_b
+ NMOS_VTL L=5e-08 W=1.15e-07 AD=1.3225e-14 AS=1.61e-14 PD=4.6e-07 PS=5.1e-07
mXI69/Xq_inv/MM1 N_S3_XI69/Xq_inv/MM1_d N_XI69/NET5_XI69/Xq_inv/MM1_g
+ N_GND_XI69/Xq_inv/MM1_s N_GND_XI69/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI10/MM8 N_XI10/NET8_XI10/MM8_d N_NET23_XI10/MM8_g N_GND_XI10/MM9_s
+ N_GND_XI10/MM9_b NMOS_VTL L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.61e-14
+ PD=5.1e-07 PS=5.1e-07
mXI3/MM8 N_XI3/NET8_XI3/MM8_d N_NET23_XI3/MM8_g N_GND_XI3/MM9_s N_GND_XI3/MM9_b
+ NMOS_VTL L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.61e-14 PD=5.1e-07 PS=5.1e-07
mXI10/MM5 N_NET41_XI10/MM5_d N_NET39_XI10/MM5_g N_XI10/NET8_XI10/MM8_d
+ N_GND_XI10/MM9_b NMOS_VTL L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.61e-14
+ PD=5.1e-07 PS=5.1e-07
mXI3/MM5 N_NET21_XI3/MM5_d N_NET20_XI3/MM5_g N_XI3/NET8_XI3/MM8_d
+ N_GND_XI3/MM9_b NMOS_VTL L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.61e-14 PD=5.1e-07
+ PS=5.1e-07
mXI69/Xinv_loopback/MM1 N_XI69/NET10_XI69/Xinv_loopback/MM1_d
+ N_XI69/NET5_XI69/Xinv_loopback/MM1_g N_GND_XI69/Xinv_loopback/MM1_s
+ N_GND_XI69/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI10/MM6 N_NET41_XI10/MM5_d N_NET22_XI10/MM6_g XI10/NET9 N_GND_XI10/MM9_b
+ NMOS_VTL L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.61e-14 PD=5.1e-07 PS=5.1e-07
mXI3/MM6 N_NET21_XI3/MM5_d N_NET22_XI3/MM6_g XI3/NET9 N_GND_XI3/MM9_b NMOS_VTL
+ L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.61e-14 PD=5.1e-07 PS=5.1e-07
mXI10/MM7 XI10/NET9 N_NET23_XI10/MM7_g N_GND_XI10/MM7_s N_GND_XI10/MM9_b
+ NMOS_VTL L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.3225e-14 PD=5.1e-07 PS=4.6e-07
mXI3/MM7 XI3/NET9 N_NET23_XI3/MM7_g N_GND_XI3/MM7_s N_GND_XI3/MM9_b NMOS_VTL
+ L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.3225e-14 PD=5.1e-07 PS=4.6e-07
mXI69/Xt_n/Mt_nand_nmos_1 N_XI69/NET5_XI69/Xt_n/Mt_nand_nmos_1_d
+ N_XI69/NET10_XI69/Xt_n/Mt_nand_nmos_1_g XI69/XT_N/NET1 N_GND_XI69/Xq_inv/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.5e-14 PD=4.4e-07 PS=5e-07
mXI10/MM19 N_XI10/NET22_XI10/MM19_d N_NET22_XI10/MM19_g N_GND_XI10/MM19_s
+ N_GND_XI10/MM9_b NMOS_VTL L=5e-08 W=1e-07 AD=1.4e-14 AS=1.15e-14 PD=4.8e-07
+ PS=4.3e-07
mXI3/MM19 N_XI3/NET22_XI3/MM19_d N_NET22_XI3/MM19_g N_GND_XI3/MM19_s
+ N_GND_XI3/MM9_b NMOS_VTL L=5e-08 W=1e-07 AD=1.4e-14 AS=1.15e-14 PD=4.8e-07
+ PS=4.3e-07
mXI69/Xt_n/Mt_nand_nmos_2 XI69/XT_N/NET1
+ N_XI69/:RESET_XI69/Xt_n/Mt_nand_nmos_2_g XI69/XT_N/NET2
+ N_GND_XI69/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.5e-14 AS=1.4e-14
+ PD=5e-07 PS=4.8e-07
mXI10/MM21 N_XI10/NET22_XI10/MM19_d N_NET23_XI10/MM21_g N_GND_XI10/MM21_s
+ N_GND_XI10/MM9_b NMOS_VTL L=5e-08 W=1e-07 AD=1.4e-14 AS=1.4e-14 PD=4.8e-07
+ PS=4.8e-07
mXI3/MM21 N_XI3/NET22_XI3/MM19_d N_NET23_XI3/MM21_g N_GND_XI3/MM21_s
+ N_GND_XI3/MM9_b NMOS_VTL L=5e-08 W=1e-07 AD=1.4e-14 AS=1.4e-14 PD=4.8e-07
+ PS=4.8e-07
mXI69/Xt_n/Mt_nand_nmos_state_ctrl XI69/XT_N/NET2
+ N_XI69/:CLK_XI69/Xt_n/Mt_nand_nmos_state_ctrl_g
+ N_GND_XI69/Xt_n/Mt_nand_nmos_state_ctrl_s N_GND_XI69/Xq_inv/MM1_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.2e-14 PD=4.8e-07 PS=4.4e-07
mXI10/MM18 N_XI10/NET22_XI10/MM18_d N_NET39_XI10/MM18_g N_GND_XI10/MM21_s
+ N_GND_XI10/MM9_b NMOS_VTL L=5e-08 W=1e-07 AD=1.15e-14 AS=1.4e-14 PD=4.3e-07
+ PS=4.8e-07
mXI3/MM18 N_XI3/NET22_XI3/MM18_d N_NET20_XI3/MM18_g N_GND_XI3/MM21_s
+ N_GND_XI3/MM9_b NMOS_VTL L=5e-08 W=1e-07 AD=1.15e-14 AS=1.4e-14 PD=4.3e-07
+ PS=4.8e-07
mXI69/X:reset/MM1 N_XI69/:RESET_XI69/X:reset/MM1_d N_RESET_XI69/X:reset/MM1_g
+ N_GND_XI69/X:reset/MM1_s N_GND_XI69/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI10/MM15 N_NET42_XI10/MM15_d N_NET41_XI10/MM15_g N_XI10/NET22_XI10/MM15_s
+ N_GND_XI10/MM9_b NMOS_VTL L=5e-08 W=9e-08 AD=1.08e-14 AS=1.125e-14 PD=4.2e-07
+ PS=4.3e-07
mXI3/MM15 N_NET24_XI3/MM15_d N_NET21_XI3/MM15_g N_XI3/NET22_XI3/MM15_s
+ N_GND_XI3/MM9_b NMOS_VTL L=5e-08 W=9e-08 AD=1.08e-14 AS=1.125e-14 PD=4.2e-07
+ PS=4.3e-07
mXI69/X:clk_inv/MM1 N_XI69/CLK_XI69/X:clk_inv/MM1_d
+ N_XI69/:CLK_XI69/X:clk_inv/MM1_g N_GND_XI69/X:clk_inv/MM1_s
+ N_GND_XI69/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI10/MM16 N_NET42_XI10/MM16_d N_NET39_XI10/MM16_g XI10/NET23 N_GND_XI10/MM9_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.15e-14 AS=1.4e-14 PD=4.3e-07 PS=4.8e-07
mXI3/MM16 N_NET24_XI3/MM16_d N_NET20_XI3/MM16_g XI3/NET23 N_GND_XI3/MM9_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.15e-14 AS=1.4e-14 PD=4.3e-07 PS=4.8e-07
mXI10/MM17 XI10/NET23 N_NET22_XI10/MM17_g XI10/NET24 N_GND_XI10/MM9_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.4e-14 PD=4.8e-07 PS=4.8e-07
mXI3/MM17 XI3/NET23 N_NET22_XI3/MM17_g XI3/NET24 N_GND_XI3/MM9_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.4e-14 PD=4.8e-07 PS=4.8e-07
mXI19/MM1 N_NET23_XI19/MM1_d N_NET55_XI19/MM1_g N_GND_XI19/MM1_s
+ N_GND_XI19/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14 PD=4.4e-07
+ PS=4.4e-07
mXI55/Xq_inv/MM1 N_NET55_XI55/Xq_inv/MM1_d N_XI55/NET5_XI55/Xq_inv/MM1_g
+ N_GND_XI55/Xq_inv/MM1_s N_GND_XI55/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI55/Xinv_loopback/MM1 N_XI55/NET10_XI55/Xinv_loopback/MM1_d
+ N_XI55/NET5_XI55/Xinv_loopback/MM1_g N_GND_XI55/Xinv_loopback/MM1_s
+ N_GND_XI55/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI55/Xt_n/Mt_nand_nmos_1 N_XI55/NET5_XI55/Xt_n/Mt_nand_nmos_1_d
+ N_XI55/NET10_XI55/Xt_n/Mt_nand_nmos_1_g XI55/XT_N/NET1 N_GND_XI55/Xq_inv/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.5e-14 PD=4.4e-07 PS=5e-07
mXI55/Xt_n/Mt_nand_nmos_2 XI55/XT_N/NET1
+ N_XI55/:RESET_XI55/Xt_n/Mt_nand_nmos_2_g XI55/XT_N/NET2
+ N_GND_XI55/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.5e-14 AS=1.4e-14
+ PD=5e-07 PS=4.8e-07
mXI55/Xt_n/Mt_nand_nmos_state_ctrl XI55/XT_N/NET2
+ N_XI55/:CLK_XI55/Xt_n/Mt_nand_nmos_state_ctrl_g
+ N_GND_XI55/Xt_n/Mt_nand_nmos_state_ctrl_s N_GND_XI55/Xq_inv/MM1_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.2e-14 PD=4.8e-07 PS=4.4e-07
mXI55/X:reset/MM1 N_XI55/:RESET_XI55/X:reset/MM1_d N_RESET_XI55/X:reset/MM1_g
+ N_GND_XI55/X:reset/MM1_s N_GND_XI55/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI55/X:clk_inv/MM1 N_XI55/CLK_XI55/X:clk_inv/MM1_d
+ N_XI55/:CLK_XI55/X:clk_inv/MM1_g N_GND_XI55/X:clk_inv/MM1_s
+ N_GND_XI55/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI55/Xclk_inv/MM1 N_XI55/:CLK_XI55/Xclk_inv/MM1_d
+ N_CLK_MAIN_XI55/Xclk_inv/MM1_g N_GND_XI55/Xclk_inv/MM1_s
+ N_GND_XI55/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI55/Xtg2/MM0 N_XI55/NET5_XI55/Xtg2/MM0_d N_XI55/CLK_XI55/Xtg2/MM0_g
+ N_XI55/NET6_XI55/Xtg2/MM0_s N_GND_XI55/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI55/Xt_i1/Mt_i_nmos_state_ctrl XI55/XT_I1/NET2
+ N_XI55/CLK_XI55/Xt_i1/Mt_i_nmos_state_ctrl_g
+ N_GND_XI55/Xt_i1/Mt_i_nmos_state_ctrl_s N_GND_XI55/Xq_inv/MM1_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.2e-14 PD=4.8e-07 PS=4.4e-07
mXI55/Xt_i1/Mt_i_nmos N_XI55/NET1_XI55/Xt_i1/Mt_i_nmos_d
+ N_XI55/NET6_XI55/Xt_i1/Mt_i_nmos_g XI55/XT_I1/NET2 N_GND_XI55/Xq_inv/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.4e-14 PD=4.4e-07 PS=4.8e-07
mXI55/Xnand/Mnand_nmos_1 N_XI55/NET6_XI55/Xnand/Mnand_nmos_1_d
+ N_XI55/:RESET_XI55/Xnand/Mnand_nmos_1_g XI55/XNAND/NET1
+ N_GND_XI55/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.5e-14
+ PD=4.4e-07 PS=5e-07
mXI55/Xnand/Mnand_nmos_2 XI55/XNAND/NET1 N_XI55/NET1_XI55/Xnand/Mnand_nmos_2_g
+ N_GND_XI55/Xnand/Mnand_nmos_2_s N_GND_XI55/Xq_inv/MM1_b NMOS_VTL L=5e-08
+ W=1e-07 AD=1.5e-14 AS=1.2e-14 PD=5e-07 PS=4.4e-07
mXI55/Xtg1/MM0 N_XI55/NET1_XI55/Xtg1/MM0_d N_XI55/:CLK_XI55/Xtg1/MM0_g
+ N_XI55/NET2_XI55/Xtg1/MM0_s N_GND_XI55/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI55/X:d_inv/MM1 N_XI55/NET2_XI55/X:d_inv/MM1_d N_XI55/NET8_XI55/X:d_inv/MM1_g
+ N_GND_XI55/X:d_inv/MM1_s N_GND_XI55/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI55/Xd_inv/MM1 N_XI55/NET8_XI55/Xd_inv/MM1_d N_B3_XI55/Xd_inv/MM1_g
+ N_GND_XI55/Xd_inv/MM1_s N_GND_XI55/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI10/MM23 XI10/NET24 N_NET23_XI10/MM23_g N_GND_XI10/MM23_s N_GND_XI10/MM9_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.4e-14 AS=1.15e-14 PD=4.8e-07 PS=4.3e-07
mXI3/MM23 XI3/NET24 N_NET23_XI3/MM23_g N_GND_XI3/MM23_s N_GND_XI3/MM9_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.15e-14 PD=4.8e-07 PS=4.3e-07
mXI69/Xclk_inv/MM1 N_XI69/:CLK_XI69/Xclk_inv/MM1_d
+ N_CLK_MAIN_XI69/Xclk_inv/MM1_g N_GND_XI69/Xclk_inv/MM1_s
+ N_GND_XI69/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI69/Xtg2/MM0 N_XI69/NET5_XI69/Xtg2/MM0_d N_XI69/CLK_XI69/Xtg2/MM0_g
+ N_XI69/NET6_XI69/Xtg2/MM0_s N_GND_XI69/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI35/XI0/MM1 N_XI35/:SEL_XI35/XI0/MM1_d N_GND_XI35/XI0/MM1_g
+ N_GND_XI35/XI0/MM1_s N_GND_XI35/XI0/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.35e-14
+ AS=1.15e-14 PD=4.7e-07 PS=4.3e-07
mXI69/Xt_i1/Mt_i_nmos_state_ctrl XI69/XT_I1/NET2
+ N_XI69/CLK_XI69/Xt_i1/Mt_i_nmos_state_ctrl_g
+ N_GND_XI69/Xt_i1/Mt_i_nmos_state_ctrl_s N_GND_XI69/Xq_inv/MM1_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.2e-14 PD=4.8e-07 PS=4.4e-07
mXI35/MM2 N_NET24_XI35/MM2_d N_XI35/:SEL_XI35/MM2_g N_NET66_XI35/MM2_s
+ N_GND_XI35/XI0/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.4e-14 PD=4.4e-07
+ PS=4.8e-07
mXI69/Xt_i1/Mt_i_nmos N_XI69/NET1_XI69/Xt_i1/Mt_i_nmos_d
+ N_XI69/NET6_XI69/Xt_i1/Mt_i_nmos_g XI69/XT_I1/NET2 N_GND_XI69/Xq_inv/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.4e-14 PD=4.4e-07 PS=4.8e-07
mXI35/MM3 N_NET42_XI35/MM3_d N_GND_XI35/MM3_g N_NET66_XI35/MM2_s
+ N_GND_XI35/XI0/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.15e-14 AS=1.4e-14
+ PD=4.3e-07 PS=4.8e-07
mXI69/Xnand/Mnand_nmos_1 N_XI69/NET6_XI69/Xnand/Mnand_nmos_1_d
+ N_XI69/:RESET_XI69/Xnand/Mnand_nmos_1_g XI69/XNAND/NET1
+ N_GND_XI69/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.5e-14
+ PD=4.4e-07 PS=5e-07
mXI69/Xnand/Mnand_nmos_2 XI69/XNAND/NET1 N_XI69/NET1_XI69/Xnand/Mnand_nmos_2_g
+ N_GND_XI69/Xnand/Mnand_nmos_2_s N_GND_XI69/Xq_inv/MM1_b NMOS_VTL L=5e-08
+ W=1e-07 AD=1.5e-14 AS=1.2e-14 PD=5e-07 PS=4.4e-07
mXI44/XI0/MM1 N_XI44/:SEL_XI44/XI0/MM1_d N_GND_XI44/XI0/MM1_g
+ N_GND_XI44/XI0/MM1_s N_GND_XI44/XI0/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.35e-14
+ AS=1.15e-14 PD=4.7e-07 PS=4.3e-07
mXI69/Xtg1/MM0 N_XI69/NET1_XI69/Xtg1/MM0_d N_XI69/:CLK_XI69/Xtg1/MM0_g
+ N_XI69/NET2_XI69/Xtg1/MM0_s N_GND_XI69/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI44/MM2 N_NET21_XI44/MM2_d N_XI44/:SEL_XI44/MM2_g N_C3_OUT_XI44/MM2_s
+ N_GND_XI44/XI0/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.4e-14 PD=4.4e-07
+ PS=4.8e-07
mXI69/X:d_inv/MM1 N_XI69/NET2_XI69/X:d_inv/MM1_d N_XI69/NET8_XI69/X:d_inv/MM1_g
+ N_GND_XI69/X:d_inv/MM1_s N_GND_XI69/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI44/MM3 N_NET41_XI44/MM3_d N_GND_XI44/MM3_g N_C3_OUT_XI44/MM2_s
+ N_GND_XI44/XI0/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.15e-14 AS=1.4e-14
+ PD=4.3e-07 PS=4.8e-07
mXI69/Xd_inv/MM1 N_XI69/NET8_XI69/Xd_inv/MM1_d N_NET66_XI69/Xd_inv/MM1_g
+ N_GND_XI69/Xd_inv/MM1_s N_GND_XI69/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI70/Xq_inv/MM1 N_S4_XI70/Xq_inv/MM1_d N_XI70/NET5_XI70/Xq_inv/MM1_g
+ N_GND_XI70/Xq_inv/MM1_s N_GND_XI70/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI70/Xinv_loopback/MM1 N_XI70/NET10_XI70/Xinv_loopback/MM1_d
+ N_XI70/NET5_XI70/Xinv_loopback/MM1_g N_GND_XI70/Xinv_loopback/MM1_s
+ N_GND_XI70/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI59/Xq_inv/MM1 N_NET3_XI59/Xq_inv/MM1_d N_XI59/NET5_XI59/Xq_inv/MM1_g
+ N_GND_XI59/Xq_inv/MM1_s N_GND_XI59/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI59/Xinv_loopback/MM1 N_XI59/NET10_XI59/Xinv_loopback/MM1_d
+ N_XI59/NET5_XI59/Xinv_loopback/MM1_g N_GND_XI59/Xinv_loopback/MM1_s
+ N_GND_XI59/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI59/Xt_n/Mt_nand_nmos_1 N_XI59/NET5_XI59/Xt_n/Mt_nand_nmos_1_d
+ N_XI59/NET10_XI59/Xt_n/Mt_nand_nmos_1_g XI59/XT_N/NET1 N_GND_XI59/Xq_inv/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.5e-14 PD=4.4e-07 PS=5e-07
mXI59/Xt_n/Mt_nand_nmos_2 XI59/XT_N/NET1
+ N_XI59/:RESET_XI59/Xt_n/Mt_nand_nmos_2_g XI59/XT_N/NET2
+ N_GND_XI59/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.5e-14 AS=1.4e-14
+ PD=5e-07 PS=4.8e-07
mXI59/Xt_n/Mt_nand_nmos_state_ctrl XI59/XT_N/NET2
+ N_XI59/:CLK_XI59/Xt_n/Mt_nand_nmos_state_ctrl_g
+ N_GND_XI59/Xt_n/Mt_nand_nmos_state_ctrl_s N_GND_XI59/Xq_inv/MM1_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.2e-14 PD=4.8e-07 PS=4.4e-07
mXI59/X:reset/MM1 N_XI59/:RESET_XI59/X:reset/MM1_d N_RESET_XI59/X:reset/MM1_g
+ N_GND_XI59/X:reset/MM1_s N_GND_XI59/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI59/X:clk_inv/MM1 N_XI59/CLK_XI59/X:clk_inv/MM1_d
+ N_XI59/:CLK_XI59/X:clk_inv/MM1_g N_GND_XI59/X:clk_inv/MM1_s
+ N_GND_XI59/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI59/Xclk_inv/MM1 N_XI59/:CLK_XI59/Xclk_inv/MM1_d
+ N_CLK_MAIN_XI59/Xclk_inv/MM1_g N_GND_XI59/Xclk_inv/MM1_s
+ N_GND_XI59/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI59/Xtg2/MM0 N_XI59/NET5_XI59/Xtg2/MM0_d N_XI59/CLK_XI59/Xtg2/MM0_g
+ N_XI59/NET6_XI59/Xtg2/MM0_s N_GND_XI59/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI59/Xt_i1/Mt_i_nmos_state_ctrl XI59/XT_I1/NET2
+ N_XI59/CLK_XI59/Xt_i1/Mt_i_nmos_state_ctrl_g
+ N_GND_XI59/Xt_i1/Mt_i_nmos_state_ctrl_s N_GND_XI59/Xq_inv/MM1_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.2e-14 PD=4.8e-07 PS=4.4e-07
mXI59/Xt_i1/Mt_i_nmos N_XI59/NET1_XI59/Xt_i1/Mt_i_nmos_d
+ N_XI59/NET6_XI59/Xt_i1/Mt_i_nmos_g XI59/XT_I1/NET2 N_GND_XI59/Xq_inv/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.4e-14 PD=4.4e-07 PS=4.8e-07
mXI59/Xnand/Mnand_nmos_1 N_XI59/NET6_XI59/Xnand/Mnand_nmos_1_d
+ N_XI59/:RESET_XI59/Xnand/Mnand_nmos_1_g XI59/XNAND/NET1
+ N_GND_XI59/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.5e-14
+ PD=4.4e-07 PS=5e-07
mXI59/Xnand/Mnand_nmos_2 XI59/XNAND/NET1 N_XI59/NET1_XI59/Xnand/Mnand_nmos_2_g
+ N_GND_XI59/Xnand/Mnand_nmos_2_s N_GND_XI59/Xq_inv/MM1_b NMOS_VTL L=5e-08
+ W=1e-07 AD=1.5e-14 AS=1.2e-14 PD=5e-07 PS=4.4e-07
mXI59/Xtg1/MM0 N_XI59/NET1_XI59/Xtg1/MM0_d N_XI59/:CLK_XI59/Xtg1/MM0_g
+ N_XI59/NET2_XI59/Xtg1/MM0_s N_GND_XI59/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI59/X:d_inv/MM1 N_XI59/NET2_XI59/X:d_inv/MM1_d N_XI59/NET8_XI59/X:d_inv/MM1_g
+ N_GND_XI59/X:d_inv/MM1_s N_GND_XI59/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI59/Xd_inv/MM1 N_XI59/NET8_XI59/Xd_inv/MM1_d N_A4_XI59/Xd_inv/MM1_g
+ N_GND_XI59/Xd_inv/MM1_s N_GND_XI59/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI70/Xt_n/Mt_nand_nmos_1 N_XI70/NET5_XI70/Xt_n/Mt_nand_nmos_1_d
+ N_XI70/NET10_XI70/Xt_n/Mt_nand_nmos_1_g XI70/XT_N/NET1 N_GND_XI70/Xq_inv/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.5e-14 PD=4.4e-07 PS=5e-07
mXI11/MM9 N_XI11/NET8_XI11/MM9_d N_NET3_XI11/MM9_g N_GND_XI11/MM9_s
+ N_GND_XI11/MM9_b NMOS_VTL L=5e-08 W=1.15e-07 AD=1.3225e-14 AS=1.61e-14
+ PD=4.6e-07 PS=5.1e-07
mXI4/MM9 N_XI4/NET8_XI4/MM9_d N_NET3_XI4/MM9_g N_GND_XI4/MM9_s N_GND_XI4/MM9_b
+ NMOS_VTL L=5e-08 W=1.15e-07 AD=1.3225e-14 AS=1.61e-14 PD=4.6e-07 PS=5.1e-07
mXI70/Xt_n/Mt_nand_nmos_2 XI70/XT_N/NET1
+ N_XI70/:RESET_XI70/Xt_n/Mt_nand_nmos_2_g XI70/XT_N/NET2
+ N_GND_XI70/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.5e-14 AS=1.4e-14
+ PD=5e-07 PS=4.8e-07
mXI11/MM8 N_XI11/NET8_XI11/MM8_d N_NET4_XI11/MM8_g N_GND_XI11/MM9_s
+ N_GND_XI11/MM9_b NMOS_VTL L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.61e-14
+ PD=5.1e-07 PS=5.1e-07
mXI4/MM8 N_XI4/NET8_XI4/MM8_d N_NET4_XI4/MM8_g N_GND_XI4/MM9_s N_GND_XI4/MM9_b
+ NMOS_VTL L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.61e-14 PD=5.1e-07 PS=5.1e-07
mXI70/Xt_n/Mt_nand_nmos_state_ctrl XI70/XT_N/NET2
+ N_XI70/:CLK_XI70/Xt_n/Mt_nand_nmos_state_ctrl_g
+ N_GND_XI70/Xt_n/Mt_nand_nmos_state_ctrl_s N_GND_XI70/Xq_inv/MM1_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.2e-14 PD=4.8e-07 PS=4.4e-07
mXI11/MM5 N_:C4_C1_XI11/MM5_d N_VDD_XI11/MM5_g N_XI11/NET8_XI11/MM8_d
+ N_GND_XI11/MM9_b NMOS_VTL L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.61e-14
+ PD=5.1e-07 PS=5.1e-07
mXI4/MM5 N_:C4_C0_XI4/MM5_d N_GND_XI4/MM5_g N_XI4/NET8_XI4/MM8_d N_GND_XI4/MM9_b
+ NMOS_VTL L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.61e-14 PD=5.1e-07 PS=5.1e-07
mXI11/MM6 N_:C4_C1_XI11/MM5_d N_NET3_XI11/MM6_g XI11/NET9 N_GND_XI11/MM9_b
+ NMOS_VTL L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.61e-14 PD=5.1e-07 PS=5.1e-07
mXI4/MM6 N_:C4_C0_XI4/MM5_d N_NET3_XI4/MM6_g XI4/NET9 N_GND_XI4/MM9_b NMOS_VTL
+ L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.61e-14 PD=5.1e-07 PS=5.1e-07
mXI70/X:reset/MM1 N_XI70/:RESET_XI70/X:reset/MM1_d N_RESET_XI70/X:reset/MM1_g
+ N_GND_XI70/X:reset/MM1_s N_GND_XI70/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI11/MM7 XI11/NET9 N_NET4_XI11/MM7_g N_GND_XI11/MM7_s N_GND_XI11/MM9_b NMOS_VTL
+ L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.3225e-14 PD=5.1e-07 PS=4.6e-07
mXI4/MM7 XI4/NET9 N_NET4_XI4/MM7_g N_GND_XI4/MM7_s N_GND_XI4/MM9_b NMOS_VTL
+ L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.3225e-14 PD=5.1e-07 PS=4.6e-07
mXI11/MM19 N_XI11/NET22_XI11/MM19_d N_NET3_XI11/MM19_g N_GND_XI11/MM19_s
+ N_GND_XI11/MM9_b NMOS_VTL L=5e-08 W=1e-07 AD=1.4e-14 AS=1.15e-14 PD=4.8e-07
+ PS=4.3e-07
mXI4/MM19 N_XI4/NET22_XI4/MM19_d N_NET3_XI4/MM19_g N_GND_XI4/MM19_s
+ N_GND_XI4/MM9_b NMOS_VTL L=5e-08 W=1e-07 AD=1.4e-14 AS=1.15e-14 PD=4.8e-07
+ PS=4.3e-07
mXI70/X:clk_inv/MM1 N_XI70/CLK_XI70/X:clk_inv/MM1_d
+ N_XI70/:CLK_XI70/X:clk_inv/MM1_g N_GND_XI70/X:clk_inv/MM1_s
+ N_GND_XI70/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI11/MM21 N_XI11/NET22_XI11/MM19_d N_NET4_XI11/MM21_g N_GND_XI11/MM21_s
+ N_GND_XI11/MM9_b NMOS_VTL L=5e-08 W=1e-07 AD=1.4e-14 AS=1.4e-14 PD=4.8e-07
+ PS=4.8e-07
mXI4/MM21 N_XI4/NET22_XI4/MM19_d N_NET4_XI4/MM21_g N_GND_XI4/MM21_s
+ N_GND_XI4/MM9_b NMOS_VTL L=5e-08 W=1e-07 AD=1.4e-14 AS=1.4e-14 PD=4.8e-07
+ PS=4.8e-07
mXI11/MM18 N_XI11/NET22_XI11/MM18_d N_VDD_XI11/MM18_g N_GND_XI11/MM21_s
+ N_GND_XI11/MM9_b NMOS_VTL L=5e-08 W=1e-07 AD=1.15e-14 AS=1.4e-14 PD=4.3e-07
+ PS=4.8e-07
mXI4/MM18 N_XI4/NET22_XI4/MM18_d N_GND_XI4/MM18_g N_GND_XI4/MM21_s
+ N_GND_XI4/MM9_b NMOS_VTL L=5e-08 W=1e-07 AD=1.15e-14 AS=1.4e-14 PD=4.3e-07
+ PS=4.8e-07
mXI70/Xclk_inv/MM1 N_XI70/:CLK_XI70/Xclk_inv/MM1_d
+ N_CLK_MAIN_XI70/Xclk_inv/MM1_g N_GND_XI70/Xclk_inv/MM1_s
+ N_GND_XI70/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI11/MM15 N_NET44_XI11/MM15_d N_:C4_C1_XI11/MM15_g N_XI11/NET22_XI11/MM15_s
+ N_GND_XI11/MM9_b NMOS_VTL L=5e-08 W=9e-08 AD=1.08e-14 AS=1.125e-14 PD=4.2e-07
+ PS=4.3e-07
mXI4/MM15 N_NET69_XI4/MM15_d N_:C4_C0_XI4/MM15_g N_XI4/NET22_XI4/MM15_s
+ N_GND_XI4/MM9_b NMOS_VTL L=5e-08 W=9e-08 AD=1.08e-14 AS=1.125e-14 PD=4.2e-07
+ PS=4.3e-07
mXI70/Xtg2/MM0 N_XI70/NET5_XI70/Xtg2/MM0_d N_XI70/CLK_XI70/Xtg2/MM0_g
+ N_XI70/NET6_XI70/Xtg2/MM0_s N_GND_XI70/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI11/MM16 N_NET44_XI11/MM16_d N_VDD_XI11/MM16_g XI11/NET23 N_GND_XI11/MM9_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.15e-14 AS=1.4e-14 PD=4.3e-07 PS=4.8e-07
mXI4/MM16 N_NET69_XI4/MM16_d N_GND_XI4/MM16_g XI4/NET23 N_GND_XI4/MM9_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.15e-14 AS=1.4e-14 PD=4.3e-07 PS=4.8e-07
mXI11/MM17 XI11/NET23 N_NET3_XI11/MM17_g XI11/NET24 N_GND_XI11/MM9_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.4e-14 PD=4.8e-07 PS=4.8e-07
mXI4/MM17 XI4/NET23 N_NET3_XI4/MM17_g XI4/NET24 N_GND_XI4/MM9_b NMOS_VTL L=5e-08
+ W=1e-07 AD=1.4e-14 AS=1.4e-14 PD=4.8e-07 PS=4.8e-07
mXI70/Xt_i1/Mt_i_nmos_state_ctrl XI70/XT_I1/NET2
+ N_XI70/CLK_XI70/Xt_i1/Mt_i_nmos_state_ctrl_g
+ N_GND_XI70/Xt_i1/Mt_i_nmos_state_ctrl_s N_GND_XI70/Xq_inv/MM1_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.2e-14 PD=4.8e-07 PS=4.4e-07
mXI58/Xq_inv/MM1 N_NET4_XI58/Xq_inv/MM1_d N_XI58/NET5_XI58/Xq_inv/MM1_g
+ N_GND_XI58/Xq_inv/MM1_s N_GND_XI58/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI58/Xinv_loopback/MM1 N_XI58/NET10_XI58/Xinv_loopback/MM1_d
+ N_XI58/NET5_XI58/Xinv_loopback/MM1_g N_GND_XI58/Xinv_loopback/MM1_s
+ N_GND_XI58/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI58/Xt_n/Mt_nand_nmos_1 N_XI58/NET5_XI58/Xt_n/Mt_nand_nmos_1_d
+ N_XI58/NET10_XI58/Xt_n/Mt_nand_nmos_1_g XI58/XT_N/NET1 N_GND_XI58/Xq_inv/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.5e-14 PD=4.4e-07 PS=5e-07
mXI58/Xt_n/Mt_nand_nmos_2 XI58/XT_N/NET1
+ N_XI58/:RESET_XI58/Xt_n/Mt_nand_nmos_2_g XI58/XT_N/NET2
+ N_GND_XI58/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.5e-14 AS=1.4e-14
+ PD=5e-07 PS=4.8e-07
mXI58/Xt_n/Mt_nand_nmos_state_ctrl XI58/XT_N/NET2
+ N_XI58/:CLK_XI58/Xt_n/Mt_nand_nmos_state_ctrl_g
+ N_GND_XI58/Xt_n/Mt_nand_nmos_state_ctrl_s N_GND_XI58/Xq_inv/MM1_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.2e-14 PD=4.8e-07 PS=4.4e-07
mXI58/X:reset/MM1 N_XI58/:RESET_XI58/X:reset/MM1_d N_RESET_XI58/X:reset/MM1_g
+ N_GND_XI58/X:reset/MM1_s N_GND_XI58/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI58/X:clk_inv/MM1 N_XI58/CLK_XI58/X:clk_inv/MM1_d
+ N_XI58/:CLK_XI58/X:clk_inv/MM1_g N_GND_XI58/X:clk_inv/MM1_s
+ N_GND_XI58/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI58/Xclk_inv/MM1 N_XI58/:CLK_XI58/Xclk_inv/MM1_d
+ N_CLK_MAIN_XI58/Xclk_inv/MM1_g N_GND_XI58/Xclk_inv/MM1_s
+ N_GND_XI58/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI58/Xtg2/MM0 N_XI58/NET5_XI58/Xtg2/MM0_d N_XI58/CLK_XI58/Xtg2/MM0_g
+ N_XI58/NET6_XI58/Xtg2/MM0_s N_GND_XI58/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI58/Xt_i1/Mt_i_nmos_state_ctrl XI58/XT_I1/NET2
+ N_XI58/CLK_XI58/Xt_i1/Mt_i_nmos_state_ctrl_g
+ N_GND_XI58/Xt_i1/Mt_i_nmos_state_ctrl_s N_GND_XI58/Xq_inv/MM1_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.2e-14 PD=4.8e-07 PS=4.4e-07
mXI58/Xt_i1/Mt_i_nmos N_XI58/NET1_XI58/Xt_i1/Mt_i_nmos_d
+ N_XI58/NET6_XI58/Xt_i1/Mt_i_nmos_g XI58/XT_I1/NET2 N_GND_XI58/Xq_inv/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.4e-14 PD=4.4e-07 PS=4.8e-07
mXI58/Xnand/Mnand_nmos_1 N_XI58/NET6_XI58/Xnand/Mnand_nmos_1_d
+ N_XI58/:RESET_XI58/Xnand/Mnand_nmos_1_g XI58/XNAND/NET1
+ N_GND_XI58/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.5e-14
+ PD=4.4e-07 PS=5e-07
mXI58/Xnand/Mnand_nmos_2 XI58/XNAND/NET1 N_XI58/NET1_XI58/Xnand/Mnand_nmos_2_g
+ N_GND_XI58/Xnand/Mnand_nmos_2_s N_GND_XI58/Xq_inv/MM1_b NMOS_VTL L=5e-08
+ W=1e-07 AD=1.5e-14 AS=1.2e-14 PD=5e-07 PS=4.4e-07
mXI58/Xtg1/MM0 N_XI58/NET1_XI58/Xtg1/MM0_d N_XI58/:CLK_XI58/Xtg1/MM0_g
+ N_XI58/NET2_XI58/Xtg1/MM0_s N_GND_XI58/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI58/X:d_inv/MM1 N_XI58/NET2_XI58/X:d_inv/MM1_d N_XI58/NET8_XI58/X:d_inv/MM1_g
+ N_GND_XI58/X:d_inv/MM1_s N_GND_XI58/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI58/Xd_inv/MM1 N_XI58/NET8_XI58/Xd_inv/MM1_d N_B4_XI58/Xd_inv/MM1_g
+ N_GND_XI58/Xd_inv/MM1_s N_GND_XI58/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI11/MM23 XI11/NET24 N_NET4_XI11/MM23_g N_GND_XI11/MM23_s N_GND_XI11/MM9_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.4e-14 AS=1.15e-14 PD=4.8e-07 PS=4.3e-07
mXI4/MM23 XI4/NET24 N_NET4_XI4/MM23_g N_GND_XI4/MM23_s N_GND_XI4/MM9_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.15e-14 PD=4.8e-07 PS=4.3e-07
mXI70/Xt_i1/Mt_i_nmos N_XI70/NET1_XI70/Xt_i1/Mt_i_nmos_d
+ N_XI70/NET6_XI70/Xt_i1/Mt_i_nmos_g XI70/XT_I1/NET2 N_GND_XI70/Xq_inv/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.4e-14 PD=4.4e-07 PS=4.8e-07
mXI70/Xnand/Mnand_nmos_1 N_XI70/NET6_XI70/Xnand/Mnand_nmos_1_d
+ N_XI70/:RESET_XI70/Xnand/Mnand_nmos_1_g XI70/XNAND/NET1
+ N_GND_XI70/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.5e-14
+ PD=4.4e-07 PS=5e-07
mXI48/MM1 N_NET53_XI48/MM1_d N_NET44_XI48/MM1_g N_GND_XI48/MM1_s
+ N_GND_XI48/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14 PD=4.4e-07
+ PS=4.4e-07
mXI38/XI0/MM1 N_XI38/:SEL_XI38/XI0/MM1_d N_C3_OUT_XI38/XI0/MM1_g
+ N_GND_XI38/XI0/MM1_s N_GND_XI38/XI0/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.35e-14
+ AS=1.15e-14 PD=4.7e-07 PS=4.3e-07
mXI70/Xnand/Mnand_nmos_2 XI70/XNAND/NET1 N_XI70/NET1_XI70/Xnand/Mnand_nmos_2_g
+ N_GND_XI70/Xnand/Mnand_nmos_2_s N_GND_XI70/Xq_inv/MM1_b NMOS_VTL L=5e-08
+ W=1e-07 AD=1.5e-14 AS=1.2e-14 PD=5e-07 PS=4.4e-07
mXI38/MM2 N_NET26_XI38/MM2_d N_XI38/:SEL_XI38/MM2_g N_NET64_XI38/MM2_s
+ N_GND_XI38/XI0/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.4e-14 PD=4.4e-07
+ PS=4.8e-07
mXI77/MM1 N_NET26_XI77/MM1_d N_NET69_XI77/MM1_g N_GND_XI77/MM1_s
+ N_GND_XI77/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14 PD=4.4e-07
+ PS=4.4e-07
mXI70/Xtg1/MM0 N_XI70/NET1_XI70/Xtg1/MM0_d N_XI70/:CLK_XI70/Xtg1/MM0_g
+ N_XI70/NET2_XI70/Xtg1/MM0_s N_GND_XI70/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI38/MM3 N_NET53_XI38/MM3_d N_C3_OUT_XI38/MM3_g N_NET64_XI38/MM2_s
+ N_GND_XI38/XI0/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.15e-14 AS=1.4e-14
+ PD=4.3e-07 PS=4.8e-07
mXI70/X:d_inv/MM1 N_XI70/NET2_XI70/X:d_inv/MM1_d N_XI70/NET8_XI70/X:d_inv/MM1_g
+ N_GND_XI70/X:d_inv/MM1_s N_GND_XI70/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI70/Xd_inv/MM1 N_XI70/NET8_XI70/Xd_inv/MM1_d N_NET64_XI70/Xd_inv/MM1_g
+ N_GND_XI70/Xd_inv/MM1_s N_GND_XI70/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI71/Xq_inv/MM1 N_S5_XI71/Xq_inv/MM1_d N_XI71/NET5_XI71/Xq_inv/MM1_g
+ N_GND_XI71/Xq_inv/MM1_s N_GND_XI71/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI21/MM1 N_NET28_XI21/MM1_d N_NET7_XI21/MM1_g N_GND_XI21/MM1_s N_GND_XI21/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI61/Xq_inv/MM1 N_NET7_XI61/Xq_inv/MM1_d N_XI61/NET5_XI61/Xq_inv/MM1_g
+ N_GND_XI61/Xq_inv/MM1_s N_GND_XI61/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI61/Xinv_loopback/MM1 N_XI61/NET10_XI61/Xinv_loopback/MM1_d
+ N_XI61/NET5_XI61/Xinv_loopback/MM1_g N_GND_XI61/Xinv_loopback/MM1_s
+ N_GND_XI61/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI61/Xt_n/Mt_nand_nmos_1 N_XI61/NET5_XI61/Xt_n/Mt_nand_nmos_1_d
+ N_XI61/NET10_XI61/Xt_n/Mt_nand_nmos_1_g XI61/XT_N/NET1 N_GND_XI61/Xq_inv/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.5e-14 PD=4.4e-07 PS=5e-07
mXI61/Xt_n/Mt_nand_nmos_2 XI61/XT_N/NET1
+ N_XI61/:RESET_XI61/Xt_n/Mt_nand_nmos_2_g XI61/XT_N/NET2
+ N_GND_XI61/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.5e-14 AS=1.4e-14
+ PD=5e-07 PS=4.8e-07
mXI61/Xt_n/Mt_nand_nmos_state_ctrl XI61/XT_N/NET2
+ N_XI61/:CLK_XI61/Xt_n/Mt_nand_nmos_state_ctrl_g
+ N_GND_XI61/Xt_n/Mt_nand_nmos_state_ctrl_s N_GND_XI61/Xq_inv/MM1_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.2e-14 PD=4.8e-07 PS=4.4e-07
mXI61/X:reset/MM1 N_XI61/:RESET_XI61/X:reset/MM1_d N_RESET_XI61/X:reset/MM1_g
+ N_GND_XI61/X:reset/MM1_s N_GND_XI61/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI61/X:clk_inv/MM1 N_XI61/CLK_XI61/X:clk_inv/MM1_d
+ N_XI61/:CLK_XI61/X:clk_inv/MM1_g N_GND_XI61/X:clk_inv/MM1_s
+ N_GND_XI61/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI61/Xclk_inv/MM1 N_XI61/:CLK_XI61/Xclk_inv/MM1_d
+ N_CLK_MAIN_XI61/Xclk_inv/MM1_g N_GND_XI61/Xclk_inv/MM1_s
+ N_GND_XI61/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI61/Xtg2/MM0 N_XI61/NET5_XI61/Xtg2/MM0_d N_XI61/CLK_XI61/Xtg2/MM0_g
+ N_XI61/NET6_XI61/Xtg2/MM0_s N_GND_XI61/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI61/Xt_i1/Mt_i_nmos_state_ctrl XI61/XT_I1/NET2
+ N_XI61/CLK_XI61/Xt_i1/Mt_i_nmos_state_ctrl_g
+ N_GND_XI61/Xt_i1/Mt_i_nmos_state_ctrl_s N_GND_XI61/Xq_inv/MM1_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.2e-14 PD=4.8e-07 PS=4.4e-07
mXI61/Xt_i1/Mt_i_nmos N_XI61/NET1_XI61/Xt_i1/Mt_i_nmos_d
+ N_XI61/NET6_XI61/Xt_i1/Mt_i_nmos_g XI61/XT_I1/NET2 N_GND_XI61/Xq_inv/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.4e-14 PD=4.4e-07 PS=4.8e-07
mXI61/Xnand/Mnand_nmos_1 N_XI61/NET6_XI61/Xnand/Mnand_nmos_1_d
+ N_XI61/:RESET_XI61/Xnand/Mnand_nmos_1_g XI61/XNAND/NET1
+ N_GND_XI61/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.5e-14
+ PD=4.4e-07 PS=5e-07
mXI61/Xnand/Mnand_nmos_2 XI61/XNAND/NET1 N_XI61/NET1_XI61/Xnand/Mnand_nmos_2_g
+ N_GND_XI61/Xnand/Mnand_nmos_2_s N_GND_XI61/Xq_inv/MM1_b NMOS_VTL L=5e-08
+ W=1e-07 AD=1.5e-14 AS=1.2e-14 PD=5e-07 PS=4.4e-07
mXI61/Xtg1/MM0 N_XI61/NET1_XI61/Xtg1/MM0_d N_XI61/:CLK_XI61/Xtg1/MM0_g
+ N_XI61/NET2_XI61/Xtg1/MM0_s N_GND_XI61/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI61/X:d_inv/MM1 N_XI61/NET2_XI61/X:d_inv/MM1_d N_XI61/NET8_XI61/X:d_inv/MM1_g
+ N_GND_XI61/X:d_inv/MM1_s N_GND_XI61/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI61/Xd_inv/MM1 N_XI61/NET8_XI61/Xd_inv/MM1_d N_A5_XI61/Xd_inv/MM1_g
+ N_GND_XI61/Xd_inv/MM1_s N_GND_XI61/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI71/Xinv_loopback/MM1 N_XI71/NET10_XI71/Xinv_loopback/MM1_d
+ N_XI71/NET5_XI71/Xinv_loopback/MM1_g N_GND_XI71/Xinv_loopback/MM1_s
+ N_GND_XI71/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI12/MM9 N_XI12/NET8_XI12/MM9_d N_NET28_XI12/MM9_g N_GND_XI12/MM9_s
+ N_GND_XI12/MM9_b NMOS_VTL L=5e-08 W=1.15e-07 AD=1.3225e-14 AS=1.61e-14
+ PD=4.6e-07 PS=5.1e-07
mXI5/MM9 N_XI5/NET8_XI5/MM9_d N_NET28_XI5/MM9_g N_GND_XI5/MM9_s N_GND_XI5/MM9_b
+ NMOS_VTL L=5e-08 W=1.15e-07 AD=1.3225e-14 AS=1.61e-14 PD=4.6e-07 PS=5.1e-07
mXI12/MM8 N_XI12/NET8_XI12/MM8_d N_NET29_XI12/MM8_g N_GND_XI12/MM9_s
+ N_GND_XI12/MM9_b NMOS_VTL L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.61e-14
+ PD=5.1e-07 PS=5.1e-07
mXI5/MM8 N_XI5/NET8_XI5/MM8_d N_NET29_XI5/MM8_g N_GND_XI5/MM9_s N_GND_XI5/MM9_b
+ NMOS_VTL L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.61e-14 PD=5.1e-07 PS=5.1e-07
mXI71/Xt_n/Mt_nand_nmos_1 N_XI71/NET5_XI71/Xt_n/Mt_nand_nmos_1_d
+ N_XI71/NET10_XI71/Xt_n/Mt_nand_nmos_1_g XI71/XT_N/NET1 N_GND_XI71/Xq_inv/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.5e-14 PD=4.4e-07 PS=5e-07
mXI12/MM5 N_C5_C1_XI12/MM5_d N_:C4_C1_XI12/MM5_g N_XI12/NET8_XI12/MM8_d
+ N_GND_XI12/MM9_b NMOS_VTL L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.61e-14
+ PD=5.1e-07 PS=5.1e-07
mXI5/MM5 N_C5_C0_XI5/MM5_d N_:C4_C0_XI5/MM5_g N_XI5/NET8_XI5/MM8_d
+ N_GND_XI5/MM9_b NMOS_VTL L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.61e-14 PD=5.1e-07
+ PS=5.1e-07
mXI71/Xt_n/Mt_nand_nmos_2 XI71/XT_N/NET1
+ N_XI71/:RESET_XI71/Xt_n/Mt_nand_nmos_2_g XI71/XT_N/NET2
+ N_GND_XI71/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.5e-14 AS=1.4e-14
+ PD=5e-07 PS=4.8e-07
mXI12/MM6 N_C5_C1_XI12/MM5_d N_NET28_XI12/MM6_g XI12/NET9 N_GND_XI12/MM9_b
+ NMOS_VTL L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.61e-14 PD=5.1e-07 PS=5.1e-07
mXI5/MM6 N_C5_C0_XI5/MM5_d N_NET28_XI5/MM6_g XI5/NET9 N_GND_XI5/MM9_b NMOS_VTL
+ L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.61e-14 PD=5.1e-07 PS=5.1e-07
mXI71/Xt_n/Mt_nand_nmos_state_ctrl XI71/XT_N/NET2
+ N_XI71/:CLK_XI71/Xt_n/Mt_nand_nmos_state_ctrl_g
+ N_GND_XI71/Xt_n/Mt_nand_nmos_state_ctrl_s N_GND_XI71/Xq_inv/MM1_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.2e-14 PD=4.8e-07 PS=4.4e-07
mXI12/MM7 XI12/NET9 N_NET29_XI12/MM7_g N_GND_XI12/MM7_s N_GND_XI12/MM9_b
+ NMOS_VTL L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.3225e-14 PD=5.1e-07 PS=4.6e-07
mXI5/MM7 XI5/NET9 N_NET29_XI5/MM7_g N_GND_XI5/MM7_s N_GND_XI5/MM9_b NMOS_VTL
+ L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.3225e-14 PD=5.1e-07 PS=4.6e-07
mXI71/X:reset/MM1 N_XI71/:RESET_XI71/X:reset/MM1_d N_RESET_XI71/X:reset/MM1_g
+ N_GND_XI71/X:reset/MM1_s N_GND_XI71/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI12/MM19 N_XI12/NET22_XI12/MM19_d N_NET28_XI12/MM19_g N_GND_XI12/MM19_s
+ N_GND_XI12/MM9_b NMOS_VTL L=5e-08 W=1e-07 AD=1.4e-14 AS=1.15e-14 PD=4.8e-07
+ PS=4.3e-07
mXI5/MM19 N_XI5/NET22_XI5/MM19_d N_NET28_XI5/MM19_g N_GND_XI5/MM19_s
+ N_GND_XI5/MM9_b NMOS_VTL L=5e-08 W=1e-07 AD=1.4e-14 AS=1.15e-14 PD=4.8e-07
+ PS=4.3e-07
mXI12/MM21 N_XI12/NET22_XI12/MM19_d N_NET29_XI12/MM21_g N_GND_XI12/MM21_s
+ N_GND_XI12/MM9_b NMOS_VTL L=5e-08 W=1e-07 AD=1.4e-14 AS=1.4e-14 PD=4.8e-07
+ PS=4.8e-07
mXI5/MM21 N_XI5/NET22_XI5/MM19_d N_NET29_XI5/MM21_g N_GND_XI5/MM21_s
+ N_GND_XI5/MM9_b NMOS_VTL L=5e-08 W=1e-07 AD=1.4e-14 AS=1.4e-14 PD=4.8e-07
+ PS=4.8e-07
mXI71/X:clk_inv/MM1 N_XI71/CLK_XI71/X:clk_inv/MM1_d
+ N_XI71/:CLK_XI71/X:clk_inv/MM1_g N_GND_XI71/X:clk_inv/MM1_s
+ N_GND_XI71/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI12/MM18 N_XI12/NET22_XI12/MM18_d N_:C4_C1_XI12/MM18_g N_GND_XI12/MM21_s
+ N_GND_XI12/MM9_b NMOS_VTL L=5e-08 W=1e-07 AD=1.15e-14 AS=1.4e-14 PD=4.3e-07
+ PS=4.8e-07
mXI5/MM18 N_XI5/NET22_XI5/MM18_d N_:C4_C0_XI5/MM18_g N_GND_XI5/MM21_s
+ N_GND_XI5/MM9_b NMOS_VTL L=5e-08 W=1e-07 AD=1.15e-14 AS=1.4e-14 PD=4.3e-07
+ PS=4.8e-07
mXI12/MM15 N_NET47_XI12/MM15_d N_C5_C1_XI12/MM15_g N_XI12/NET22_XI12/MM15_s
+ N_GND_XI12/MM9_b NMOS_VTL L=5e-08 W=9e-08 AD=1.08e-14 AS=1.125e-14 PD=4.2e-07
+ PS=4.3e-07
mXI5/MM15 N_NET30_XI5/MM15_d N_C5_C0_XI5/MM15_g N_XI5/NET22_XI5/MM15_s
+ N_GND_XI5/MM9_b NMOS_VTL L=5e-08 W=9e-08 AD=1.08e-14 AS=1.125e-14 PD=4.2e-07
+ PS=4.3e-07
mXI71/Xclk_inv/MM1 N_XI71/:CLK_XI71/Xclk_inv/MM1_d
+ N_CLK_MAIN_XI71/Xclk_inv/MM1_g N_GND_XI71/Xclk_inv/MM1_s
+ N_GND_XI71/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI12/MM16 N_NET47_XI12/MM16_d N_:C4_C1_XI12/MM16_g XI12/NET23 N_GND_XI12/MM9_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.15e-14 AS=1.4e-14 PD=4.3e-07 PS=4.8e-07
mXI5/MM16 N_NET30_XI5/MM16_d N_:C4_C0_XI5/MM16_g XI5/NET23 N_GND_XI5/MM9_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.15e-14 AS=1.4e-14 PD=4.3e-07 PS=4.8e-07
mXI71/Xtg2/MM0 N_XI71/NET5_XI71/Xtg2/MM0_d N_XI71/CLK_XI71/Xtg2/MM0_g
+ N_XI71/NET6_XI71/Xtg2/MM0_s N_GND_XI71/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI12/MM17 XI12/NET23 N_NET28_XI12/MM17_g XI12/NET24 N_GND_XI12/MM9_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.4e-14 PD=4.8e-07 PS=4.8e-07
mXI5/MM17 XI5/NET23 N_NET28_XI5/MM17_g XI5/NET24 N_GND_XI5/MM9_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.4e-14 PD=4.8e-07 PS=4.8e-07
mXI20/MM1 N_NET29_XI20/MM1_d N_NET10_XI20/MM1_g N_GND_XI20/MM1_s
+ N_GND_XI20/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14 PD=4.4e-07
+ PS=4.4e-07
mXI60/Xq_inv/MM1 N_NET10_XI60/Xq_inv/MM1_d N_XI60/NET5_XI60/Xq_inv/MM1_g
+ N_GND_XI60/Xq_inv/MM1_s N_GND_XI60/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI60/Xinv_loopback/MM1 N_XI60/NET10_XI60/Xinv_loopback/MM1_d
+ N_XI60/NET5_XI60/Xinv_loopback/MM1_g N_GND_XI60/Xinv_loopback/MM1_s
+ N_GND_XI60/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI60/Xt_n/Mt_nand_nmos_1 N_XI60/NET5_XI60/Xt_n/Mt_nand_nmos_1_d
+ N_XI60/NET10_XI60/Xt_n/Mt_nand_nmos_1_g XI60/XT_N/NET1 N_GND_XI60/Xq_inv/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.5e-14 PD=4.4e-07 PS=5e-07
mXI60/Xt_n/Mt_nand_nmos_2 XI60/XT_N/NET1
+ N_XI60/:RESET_XI60/Xt_n/Mt_nand_nmos_2_g XI60/XT_N/NET2
+ N_GND_XI60/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.5e-14 AS=1.4e-14
+ PD=5e-07 PS=4.8e-07
mXI60/Xt_n/Mt_nand_nmos_state_ctrl XI60/XT_N/NET2
+ N_XI60/:CLK_XI60/Xt_n/Mt_nand_nmos_state_ctrl_g
+ N_GND_XI60/Xt_n/Mt_nand_nmos_state_ctrl_s N_GND_XI60/Xq_inv/MM1_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.2e-14 PD=4.8e-07 PS=4.4e-07
mXI60/X:reset/MM1 N_XI60/:RESET_XI60/X:reset/MM1_d N_RESET_XI60/X:reset/MM1_g
+ N_GND_XI60/X:reset/MM1_s N_GND_XI60/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI60/X:clk_inv/MM1 N_XI60/CLK_XI60/X:clk_inv/MM1_d
+ N_XI60/:CLK_XI60/X:clk_inv/MM1_g N_GND_XI60/X:clk_inv/MM1_s
+ N_GND_XI60/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI60/Xclk_inv/MM1 N_XI60/:CLK_XI60/Xclk_inv/MM1_d
+ N_CLK_MAIN_XI60/Xclk_inv/MM1_g N_GND_XI60/Xclk_inv/MM1_s
+ N_GND_XI60/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI60/Xtg2/MM0 N_XI60/NET5_XI60/Xtg2/MM0_d N_XI60/CLK_XI60/Xtg2/MM0_g
+ N_XI60/NET6_XI60/Xtg2/MM0_s N_GND_XI60/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI60/Xt_i1/Mt_i_nmos_state_ctrl XI60/XT_I1/NET2
+ N_XI60/CLK_XI60/Xt_i1/Mt_i_nmos_state_ctrl_g
+ N_GND_XI60/Xt_i1/Mt_i_nmos_state_ctrl_s N_GND_XI60/Xq_inv/MM1_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.2e-14 PD=4.8e-07 PS=4.4e-07
mXI60/Xt_i1/Mt_i_nmos N_XI60/NET1_XI60/Xt_i1/Mt_i_nmos_d
+ N_XI60/NET6_XI60/Xt_i1/Mt_i_nmos_g XI60/XT_I1/NET2 N_GND_XI60/Xq_inv/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.4e-14 PD=4.4e-07 PS=4.8e-07
mXI60/Xnand/Mnand_nmos_1 N_XI60/NET6_XI60/Xnand/Mnand_nmos_1_d
+ N_XI60/:RESET_XI60/Xnand/Mnand_nmos_1_g XI60/XNAND/NET1
+ N_GND_XI60/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.5e-14
+ PD=4.4e-07 PS=5e-07
mXI60/Xnand/Mnand_nmos_2 XI60/XNAND/NET1 N_XI60/NET1_XI60/Xnand/Mnand_nmos_2_g
+ N_GND_XI60/Xnand/Mnand_nmos_2_s N_GND_XI60/Xq_inv/MM1_b NMOS_VTL L=5e-08
+ W=1e-07 AD=1.5e-14 AS=1.2e-14 PD=5e-07 PS=4.4e-07
mXI60/Xtg1/MM0 N_XI60/NET1_XI60/Xtg1/MM0_d N_XI60/:CLK_XI60/Xtg1/MM0_g
+ N_XI60/NET2_XI60/Xtg1/MM0_s N_GND_XI60/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI60/X:d_inv/MM1 N_XI60/NET2_XI60/X:d_inv/MM1_d N_XI60/NET8_XI60/X:d_inv/MM1_g
+ N_GND_XI60/X:d_inv/MM1_s N_GND_XI60/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI60/Xd_inv/MM1 N_XI60/NET8_XI60/Xd_inv/MM1_d N_B5_XI60/Xd_inv/MM1_g
+ N_GND_XI60/Xd_inv/MM1_s N_GND_XI60/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI12/MM23 XI12/NET24 N_NET29_XI12/MM23_g N_GND_XI12/MM23_s N_GND_XI12/MM9_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.4e-14 AS=1.15e-14 PD=4.8e-07 PS=4.3e-07
mXI5/MM23 XI5/NET24 N_NET29_XI5/MM23_g N_GND_XI5/MM23_s N_GND_XI5/MM9_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.15e-14 PD=4.8e-07 PS=4.3e-07
mXI71/Xt_i1/Mt_i_nmos_state_ctrl XI71/XT_I1/NET2
+ N_XI71/CLK_XI71/Xt_i1/Mt_i_nmos_state_ctrl_g
+ N_GND_XI71/Xt_i1/Mt_i_nmos_state_ctrl_s N_GND_XI71/Xq_inv/MM1_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.2e-14 PD=4.8e-07 PS=4.4e-07
mXI71/Xt_i1/Mt_i_nmos N_XI71/NET1_XI71/Xt_i1/Mt_i_nmos_d
+ N_XI71/NET6_XI71/Xt_i1/Mt_i_nmos_g XI71/XT_I1/NET2 N_GND_XI71/Xq_inv/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.4e-14 PD=4.4e-07 PS=4.8e-07
mXI39/XI0/MM1 N_XI39/:SEL_XI39/XI0/MM1_d N_C3_OUT_XI39/XI0/MM1_g
+ N_GND_XI39/XI0/MM1_s N_GND_XI39/XI0/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.35e-14
+ AS=1.15e-14 PD=4.7e-07 PS=4.3e-07
mXI71/Xnand/Mnand_nmos_1 N_XI71/NET6_XI71/Xnand/Mnand_nmos_1_d
+ N_XI71/:RESET_XI71/Xnand/Mnand_nmos_1_g XI71/XNAND/NET1
+ N_GND_XI71/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.5e-14
+ PD=4.4e-07 PS=5e-07
mXI39/MM2 N_NET30_XI39/MM2_d N_XI39/:SEL_XI39/MM2_g N_NET67_XI39/MM2_s
+ N_GND_XI39/XI0/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.4e-14 PD=4.4e-07
+ PS=4.8e-07
mXI71/Xnand/Mnand_nmos_2 XI71/XNAND/NET1 N_XI71/NET1_XI71/Xnand/Mnand_nmos_2_g
+ N_GND_XI71/Xnand/Mnand_nmos_2_s N_GND_XI71/Xq_inv/MM1_b NMOS_VTL L=5e-08
+ W=1e-07 AD=1.5e-14 AS=1.2e-14 PD=5e-07 PS=4.4e-07
mXI39/MM3 N_NET47_XI39/MM3_d N_C3_OUT_XI39/MM3_g N_NET67_XI39/MM2_s
+ N_GND_XI39/XI0/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.15e-14 AS=1.4e-14
+ PD=4.3e-07 PS=4.8e-07
mXI71/Xtg1/MM0 N_XI71/NET1_XI71/Xtg1/MM0_d N_XI71/:CLK_XI71/Xtg1/MM0_g
+ N_XI71/NET2_XI71/Xtg1/MM0_s N_GND_XI71/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI71/X:d_inv/MM1 N_XI71/NET2_XI71/X:d_inv/MM1_d N_XI71/NET8_XI71/X:d_inv/MM1_g
+ N_GND_XI71/X:d_inv/MM1_s N_GND_XI71/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI71/Xd_inv/MM1 N_XI71/NET8_XI71/Xd_inv/MM1_d N_NET67_XI71/Xd_inv/MM1_g
+ N_GND_XI71/Xd_inv/MM1_s N_GND_XI71/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI64/Xq_inv/MM1 N_NET5_XI64/Xq_inv/MM1_d N_XI64/NET5_XI64/Xq_inv/MM1_g
+ N_GND_XI64/Xq_inv/MM1_s N_GND_XI64/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI64/Xinv_loopback/MM1 N_XI64/NET10_XI64/Xinv_loopback/MM1_d
+ N_XI64/NET5_XI64/Xinv_loopback/MM1_g N_GND_XI64/Xinv_loopback/MM1_s
+ N_GND_XI64/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI64/Xt_n/Mt_nand_nmos_1 N_XI64/NET5_XI64/Xt_n/Mt_nand_nmos_1_d
+ N_XI64/NET10_XI64/Xt_n/Mt_nand_nmos_1_g XI64/XT_N/NET1 N_GND_XI64/Xq_inv/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.5e-14 PD=4.4e-07 PS=5e-07
mXI64/Xt_n/Mt_nand_nmos_2 XI64/XT_N/NET1
+ N_XI64/:RESET_XI64/Xt_n/Mt_nand_nmos_2_g XI64/XT_N/NET2
+ N_GND_XI64/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.5e-14 AS=1.4e-14
+ PD=5e-07 PS=4.8e-07
mXI64/Xt_n/Mt_nand_nmos_state_ctrl XI64/XT_N/NET2
+ N_XI64/:CLK_XI64/Xt_n/Mt_nand_nmos_state_ctrl_g
+ N_GND_XI64/Xt_n/Mt_nand_nmos_state_ctrl_s N_GND_XI64/Xq_inv/MM1_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.2e-14 PD=4.8e-07 PS=4.4e-07
mXI64/X:reset/MM1 N_XI64/:RESET_XI64/X:reset/MM1_d N_RESET_XI64/X:reset/MM1_g
+ N_GND_XI64/X:reset/MM1_s N_GND_XI64/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI64/X:clk_inv/MM1 N_XI64/CLK_XI64/X:clk_inv/MM1_d
+ N_XI64/:CLK_XI64/X:clk_inv/MM1_g N_GND_XI64/X:clk_inv/MM1_s
+ N_GND_XI64/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI64/Xclk_inv/MM1 N_XI64/:CLK_XI64/Xclk_inv/MM1_d
+ N_CLK_MAIN_XI64/Xclk_inv/MM1_g N_GND_XI64/Xclk_inv/MM1_s
+ N_GND_XI64/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI64/Xtg2/MM0 N_XI64/NET5_XI64/Xtg2/MM0_d N_XI64/CLK_XI64/Xtg2/MM0_g
+ N_XI64/NET6_XI64/Xtg2/MM0_s N_GND_XI64/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI64/Xt_i1/Mt_i_nmos_state_ctrl XI64/XT_I1/NET2
+ N_XI64/CLK_XI64/Xt_i1/Mt_i_nmos_state_ctrl_g
+ N_GND_XI64/Xt_i1/Mt_i_nmos_state_ctrl_s N_GND_XI64/Xq_inv/MM1_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.2e-14 PD=4.8e-07 PS=4.4e-07
mXI64/Xt_i1/Mt_i_nmos N_XI64/NET1_XI64/Xt_i1/Mt_i_nmos_d
+ N_XI64/NET6_XI64/Xt_i1/Mt_i_nmos_g XI64/XT_I1/NET2 N_GND_XI64/Xq_inv/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.4e-14 PD=4.4e-07 PS=4.8e-07
mXI64/Xnand/Mnand_nmos_1 N_XI64/NET6_XI64/Xnand/Mnand_nmos_1_d
+ N_XI64/:RESET_XI64/Xnand/Mnand_nmos_1_g XI64/XNAND/NET1
+ N_GND_XI64/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.5e-14
+ PD=4.4e-07 PS=5e-07
mXI64/Xnand/Mnand_nmos_2 XI64/XNAND/NET1 N_XI64/NET1_XI64/Xnand/Mnand_nmos_2_g
+ N_GND_XI64/Xnand/Mnand_nmos_2_s N_GND_XI64/Xq_inv/MM1_b NMOS_VTL L=5e-08
+ W=1e-07 AD=1.5e-14 AS=1.2e-14 PD=5e-07 PS=4.4e-07
mXI64/Xtg1/MM0 N_XI64/NET1_XI64/Xtg1/MM0_d N_XI64/:CLK_XI64/Xtg1/MM0_g
+ N_XI64/NET2_XI64/Xtg1/MM0_s N_GND_XI64/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI64/X:d_inv/MM1 N_XI64/NET2_XI64/X:d_inv/MM1_d N_XI64/NET8_XI64/X:d_inv/MM1_g
+ N_GND_XI64/X:d_inv/MM1_s N_GND_XI64/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI64/Xd_inv/MM1 N_XI64/NET8_XI64/Xd_inv/MM1_d N_A6_XI64/Xd_inv/MM1_g
+ N_GND_XI64/Xd_inv/MM1_s N_GND_XI64/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI72/Xq_inv/MM1 N_S6_XI72/Xq_inv/MM1_d N_XI72/NET5_XI72/Xq_inv/MM1_g
+ N_GND_XI72/Xq_inv/MM1_s N_GND_XI72/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI13/MM9 N_XI13/NET8_XI13/MM9_d N_NET5_XI13/MM9_g N_GND_XI13/MM9_s
+ N_GND_XI13/MM9_b NMOS_VTL L=5e-08 W=1.15e-07 AD=1.3225e-14 AS=1.61e-14
+ PD=4.6e-07 PS=5.1e-07
mXI6/MM9 N_XI6/NET8_XI6/MM9_d N_NET5_XI6/MM9_g N_GND_XI6/MM9_s N_GND_XI6/MM9_b
+ NMOS_VTL L=5e-08 W=1.15e-07 AD=1.3225e-14 AS=1.61e-14 PD=4.6e-07 PS=5.1e-07
mXI72/Xinv_loopback/MM1 N_XI72/NET10_XI72/Xinv_loopback/MM1_d
+ N_XI72/NET5_XI72/Xinv_loopback/MM1_g N_GND_XI72/Xinv_loopback/MM1_s
+ N_GND_XI72/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI13/MM8 N_XI13/NET8_XI13/MM8_d N_NET6_XI13/MM8_g N_GND_XI13/MM9_s
+ N_GND_XI13/MM9_b NMOS_VTL L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.61e-14
+ PD=5.1e-07 PS=5.1e-07
mXI6/MM8 N_XI6/NET8_XI6/MM8_d N_NET6_XI6/MM8_g N_GND_XI6/MM9_s N_GND_XI6/MM9_b
+ NMOS_VTL L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.61e-14 PD=5.1e-07 PS=5.1e-07
mXI13/MM5 N_:C6_C1_XI13/MM5_d N_C5_C1_XI13/MM5_g N_XI13/NET8_XI13/MM8_d
+ N_GND_XI13/MM9_b NMOS_VTL L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.61e-14
+ PD=5.1e-07 PS=5.1e-07
mXI6/MM5 N_:C6_C0_XI6/MM5_d N_C5_C0_XI6/MM5_g N_XI6/NET8_XI6/MM8_d
+ N_GND_XI6/MM9_b NMOS_VTL L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.61e-14 PD=5.1e-07
+ PS=5.1e-07
mXI13/MM6 N_:C6_C1_XI13/MM5_d N_NET5_XI13/MM6_g XI13/NET9 N_GND_XI13/MM9_b
+ NMOS_VTL L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.61e-14 PD=5.1e-07 PS=5.1e-07
mXI6/MM6 N_:C6_C0_XI6/MM5_d N_NET5_XI6/MM6_g XI6/NET9 N_GND_XI6/MM9_b NMOS_VTL
+ L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.61e-14 PD=5.1e-07 PS=5.1e-07
mXI72/Xt_n/Mt_nand_nmos_1 N_XI72/NET5_XI72/Xt_n/Mt_nand_nmos_1_d
+ N_XI72/NET10_XI72/Xt_n/Mt_nand_nmos_1_g XI72/XT_N/NET1 N_GND_XI72/Xq_inv/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.5e-14 PD=4.4e-07 PS=5e-07
mXI13/MM7 XI13/NET9 N_NET6_XI13/MM7_g N_GND_XI13/MM7_s N_GND_XI13/MM9_b NMOS_VTL
+ L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.3225e-14 PD=5.1e-07 PS=4.6e-07
mXI6/MM7 XI6/NET9 N_NET6_XI6/MM7_g N_GND_XI6/MM7_s N_GND_XI6/MM9_b NMOS_VTL
+ L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.3225e-14 PD=5.1e-07 PS=4.6e-07
mXI72/Xt_n/Mt_nand_nmos_2 XI72/XT_N/NET1
+ N_XI72/:RESET_XI72/Xt_n/Mt_nand_nmos_2_g XI72/XT_N/NET2
+ N_GND_XI72/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.5e-14 AS=1.4e-14
+ PD=5e-07 PS=4.8e-07
mXI72/Xt_n/Mt_nand_nmos_state_ctrl XI72/XT_N/NET2
+ N_XI72/:CLK_XI72/Xt_n/Mt_nand_nmos_state_ctrl_g
+ N_GND_XI72/Xt_n/Mt_nand_nmos_state_ctrl_s N_GND_XI72/Xq_inv/MM1_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.2e-14 PD=4.8e-07 PS=4.4e-07
mXI13/MM19 N_XI13/NET22_XI13/MM19_d N_NET5_XI13/MM19_g N_GND_XI13/MM19_s
+ N_GND_XI13/MM9_b NMOS_VTL L=5e-08 W=1e-07 AD=1.4e-14 AS=1.15e-14 PD=4.8e-07
+ PS=4.3e-07
mXI6/MM19 N_XI6/NET22_XI6/MM19_d N_NET5_XI6/MM19_g N_GND_XI6/MM19_s
+ N_GND_XI6/MM9_b NMOS_VTL L=5e-08 W=1e-07 AD=1.4e-14 AS=1.15e-14 PD=4.8e-07
+ PS=4.3e-07
mXI13/MM21 N_XI13/NET22_XI13/MM19_d N_NET6_XI13/MM21_g N_GND_XI13/MM21_s
+ N_GND_XI13/MM9_b NMOS_VTL L=5e-08 W=1e-07 AD=1.4e-14 AS=1.4e-14 PD=4.8e-07
+ PS=4.8e-07
mXI6/MM21 N_XI6/NET22_XI6/MM19_d N_NET6_XI6/MM21_g N_GND_XI6/MM21_s
+ N_GND_XI6/MM9_b NMOS_VTL L=5e-08 W=1e-07 AD=1.4e-14 AS=1.4e-14 PD=4.8e-07
+ PS=4.8e-07
mXI72/X:reset/MM1 N_XI72/:RESET_XI72/X:reset/MM1_d N_RESET_XI72/X:reset/MM1_g
+ N_GND_XI72/X:reset/MM1_s N_GND_XI72/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI13/MM18 N_XI13/NET22_XI13/MM18_d N_C5_C1_XI13/MM18_g N_GND_XI13/MM21_s
+ N_GND_XI13/MM9_b NMOS_VTL L=5e-08 W=1e-07 AD=1.15e-14 AS=1.4e-14 PD=4.3e-07
+ PS=4.8e-07
mXI6/MM18 N_XI6/NET22_XI6/MM18_d N_C5_C0_XI6/MM18_g N_GND_XI6/MM21_s
+ N_GND_XI6/MM9_b NMOS_VTL L=5e-08 W=1e-07 AD=1.15e-14 AS=1.4e-14 PD=4.3e-07
+ PS=4.8e-07
mXI72/X:clk_inv/MM1 N_XI72/CLK_XI72/X:clk_inv/MM1_d
+ N_XI72/:CLK_XI72/X:clk_inv/MM1_g N_GND_XI72/X:clk_inv/MM1_s
+ N_GND_XI72/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI13/MM15 N_NET49_XI13/MM15_d N_:C6_C1_XI13/MM15_g N_XI13/NET22_XI13/MM15_s
+ N_GND_XI13/MM9_b NMOS_VTL L=5e-08 W=9e-08 AD=1.08e-14 AS=1.125e-14 PD=4.2e-07
+ PS=4.3e-07
mXI6/MM15 N_NET72_XI6/MM15_d N_:C6_C0_XI6/MM15_g N_XI6/NET22_XI6/MM15_s
+ N_GND_XI6/MM9_b NMOS_VTL L=5e-08 W=9e-08 AD=1.08e-14 AS=1.125e-14 PD=4.2e-07
+ PS=4.3e-07
mXI13/MM16 N_NET49_XI13/MM16_d N_C5_C1_XI13/MM16_g XI13/NET23 N_GND_XI13/MM9_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.15e-14 AS=1.4e-14 PD=4.3e-07 PS=4.8e-07
mXI6/MM16 N_NET72_XI6/MM16_d N_C5_C0_XI6/MM16_g XI6/NET23 N_GND_XI6/MM9_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.15e-14 AS=1.4e-14 PD=4.3e-07 PS=4.8e-07
mXI72/Xclk_inv/MM1 N_XI72/:CLK_XI72/Xclk_inv/MM1_d
+ N_CLK_MAIN_XI72/Xclk_inv/MM1_g N_GND_XI72/Xclk_inv/MM1_s
+ N_GND_XI72/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI13/MM17 XI13/NET23 N_NET5_XI13/MM17_g XI13/NET24 N_GND_XI13/MM9_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.4e-14 PD=4.8e-07 PS=4.8e-07
mXI6/MM17 XI6/NET23 N_NET5_XI6/MM17_g XI6/NET24 N_GND_XI6/MM9_b NMOS_VTL L=5e-08
+ W=1e-07 AD=1.4e-14 AS=1.4e-14 PD=4.8e-07 PS=4.8e-07
mXI65/Xq_inv/MM1 N_NET6_XI65/Xq_inv/MM1_d N_XI65/NET5_XI65/Xq_inv/MM1_g
+ N_GND_XI65/Xq_inv/MM1_s N_GND_XI65/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI65/Xinv_loopback/MM1 N_XI65/NET10_XI65/Xinv_loopback/MM1_d
+ N_XI65/NET5_XI65/Xinv_loopback/MM1_g N_GND_XI65/Xinv_loopback/MM1_s
+ N_GND_XI65/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI65/Xt_n/Mt_nand_nmos_1 N_XI65/NET5_XI65/Xt_n/Mt_nand_nmos_1_d
+ N_XI65/NET10_XI65/Xt_n/Mt_nand_nmos_1_g XI65/XT_N/NET1 N_GND_XI65/Xq_inv/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.5e-14 PD=4.4e-07 PS=5e-07
mXI65/Xt_n/Mt_nand_nmos_2 XI65/XT_N/NET1
+ N_XI65/:RESET_XI65/Xt_n/Mt_nand_nmos_2_g XI65/XT_N/NET2
+ N_GND_XI65/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.5e-14 AS=1.4e-14
+ PD=5e-07 PS=4.8e-07
mXI65/Xt_n/Mt_nand_nmos_state_ctrl XI65/XT_N/NET2
+ N_XI65/:CLK_XI65/Xt_n/Mt_nand_nmos_state_ctrl_g
+ N_GND_XI65/Xt_n/Mt_nand_nmos_state_ctrl_s N_GND_XI65/Xq_inv/MM1_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.2e-14 PD=4.8e-07 PS=4.4e-07
mXI65/X:reset/MM1 N_XI65/:RESET_XI65/X:reset/MM1_d N_RESET_XI65/X:reset/MM1_g
+ N_GND_XI65/X:reset/MM1_s N_GND_XI65/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI65/X:clk_inv/MM1 N_XI65/CLK_XI65/X:clk_inv/MM1_d
+ N_XI65/:CLK_XI65/X:clk_inv/MM1_g N_GND_XI65/X:clk_inv/MM1_s
+ N_GND_XI65/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI65/Xclk_inv/MM1 N_XI65/:CLK_XI65/Xclk_inv/MM1_d
+ N_CLK_MAIN_XI65/Xclk_inv/MM1_g N_GND_XI65/Xclk_inv/MM1_s
+ N_GND_XI65/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI65/Xtg2/MM0 N_XI65/NET5_XI65/Xtg2/MM0_d N_XI65/CLK_XI65/Xtg2/MM0_g
+ N_XI65/NET6_XI65/Xtg2/MM0_s N_GND_XI65/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI65/Xt_i1/Mt_i_nmos_state_ctrl XI65/XT_I1/NET2
+ N_XI65/CLK_XI65/Xt_i1/Mt_i_nmos_state_ctrl_g
+ N_GND_XI65/Xt_i1/Mt_i_nmos_state_ctrl_s N_GND_XI65/Xq_inv/MM1_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.2e-14 PD=4.8e-07 PS=4.4e-07
mXI65/Xt_i1/Mt_i_nmos N_XI65/NET1_XI65/Xt_i1/Mt_i_nmos_d
+ N_XI65/NET6_XI65/Xt_i1/Mt_i_nmos_g XI65/XT_I1/NET2 N_GND_XI65/Xq_inv/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.4e-14 PD=4.4e-07 PS=4.8e-07
mXI65/Xnand/Mnand_nmos_1 N_XI65/NET6_XI65/Xnand/Mnand_nmos_1_d
+ N_XI65/:RESET_XI65/Xnand/Mnand_nmos_1_g XI65/XNAND/NET1
+ N_GND_XI65/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.5e-14
+ PD=4.4e-07 PS=5e-07
mXI65/Xnand/Mnand_nmos_2 XI65/XNAND/NET1 N_XI65/NET1_XI65/Xnand/Mnand_nmos_2_g
+ N_GND_XI65/Xnand/Mnand_nmos_2_s N_GND_XI65/Xq_inv/MM1_b NMOS_VTL L=5e-08
+ W=1e-07 AD=1.5e-14 AS=1.2e-14 PD=5e-07 PS=4.4e-07
mXI65/Xtg1/MM0 N_XI65/NET1_XI65/Xtg1/MM0_d N_XI65/:CLK_XI65/Xtg1/MM0_g
+ N_XI65/NET2_XI65/Xtg1/MM0_s N_GND_XI65/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI65/X:d_inv/MM1 N_XI65/NET2_XI65/X:d_inv/MM1_d N_XI65/NET8_XI65/X:d_inv/MM1_g
+ N_GND_XI65/X:d_inv/MM1_s N_GND_XI65/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI65/Xd_inv/MM1 N_XI65/NET8_XI65/Xd_inv/MM1_d N_B6_XI65/Xd_inv/MM1_g
+ N_GND_XI65/Xd_inv/MM1_s N_GND_XI65/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI13/MM23 XI13/NET24 N_NET6_XI13/MM23_g N_GND_XI13/MM23_s N_GND_XI13/MM9_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.4e-14 AS=1.15e-14 PD=4.8e-07 PS=4.3e-07
mXI6/MM23 XI6/NET24 N_NET6_XI6/MM23_g N_GND_XI6/MM23_s N_GND_XI6/MM9_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.15e-14 PD=4.8e-07 PS=4.3e-07
mXI72/Xtg2/MM0 N_XI72/NET5_XI72/Xtg2/MM0_d N_XI72/CLK_XI72/Xtg2/MM0_g
+ N_XI72/NET6_XI72/Xtg2/MM0_s N_GND_XI72/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI72/Xt_i1/Mt_i_nmos_state_ctrl XI72/XT_I1/NET2
+ N_XI72/CLK_XI72/Xt_i1/Mt_i_nmos_state_ctrl_g
+ N_GND_XI72/Xt_i1/Mt_i_nmos_state_ctrl_s N_GND_XI72/Xq_inv/MM1_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.2e-14 PD=4.8e-07 PS=4.4e-07
mXI49/MM1 N_NET52_XI49/MM1_d N_NET49_XI49/MM1_g N_GND_XI49/MM1_s
+ N_GND_XI49/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14 PD=4.4e-07
+ PS=4.4e-07
mXI40/XI0/MM1 N_XI40/:SEL_XI40/XI0/MM1_d N_C3_OUT_XI40/XI0/MM1_g
+ N_GND_XI40/XI0/MM1_s N_GND_XI40/XI0/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.35e-14
+ AS=1.15e-14 PD=4.7e-07 PS=4.3e-07
mXI72/Xt_i1/Mt_i_nmos N_XI72/NET1_XI72/Xt_i1/Mt_i_nmos_d
+ N_XI72/NET6_XI72/Xt_i1/Mt_i_nmos_g XI72/XT_I1/NET2 N_GND_XI72/Xq_inv/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.4e-14 PD=4.4e-07 PS=4.8e-07
mXI40/MM2 N_NET32_XI40/MM2_d N_XI40/:SEL_XI40/MM2_g N_NET87_XI40/MM2_s
+ N_GND_XI40/XI0/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.4e-14 PD=4.4e-07
+ PS=4.8e-07
mXI78/MM1 N_NET32_XI78/MM1_d N_NET72_XI78/MM1_g N_GND_XI78/MM1_s
+ N_GND_XI78/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14 PD=4.4e-07
+ PS=4.4e-07
mXI40/MM3 N_NET52_XI40/MM3_d N_C3_OUT_XI40/MM3_g N_NET87_XI40/MM2_s
+ N_GND_XI40/XI0/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.15e-14 AS=1.4e-14
+ PD=4.3e-07 PS=4.8e-07
mXI72/Xnand/Mnand_nmos_1 N_XI72/NET6_XI72/Xnand/Mnand_nmos_1_d
+ N_XI72/:RESET_XI72/Xnand/Mnand_nmos_1_g XI72/XNAND/NET1
+ N_GND_XI72/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.5e-14
+ PD=4.4e-07 PS=5e-07
mXI72/Xnand/Mnand_nmos_2 XI72/XNAND/NET1 N_XI72/NET1_XI72/Xnand/Mnand_nmos_2_g
+ N_GND_XI72/Xnand/Mnand_nmos_2_s N_GND_XI72/Xq_inv/MM1_b NMOS_VTL L=5e-08
+ W=1e-07 AD=1.5e-14 AS=1.2e-14 PD=5e-07 PS=4.4e-07
mXI72/Xtg1/MM0 N_XI72/NET1_XI72/Xtg1/MM0_d N_XI72/:CLK_XI72/Xtg1/MM0_g
+ N_XI72/NET2_XI72/Xtg1/MM0_s N_GND_XI72/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI72/X:d_inv/MM1 N_XI72/NET2_XI72/X:d_inv/MM1_d N_XI72/NET8_XI72/X:d_inv/MM1_g
+ N_GND_XI72/X:d_inv/MM1_s N_GND_XI72/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI72/Xd_inv/MM1 N_XI72/NET8_XI72/Xd_inv/MM1_d N_NET87_XI72/Xd_inv/MM1_g
+ N_GND_XI72/Xd_inv/MM1_s N_GND_XI72/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI22/MM1 N_NET34_XI22/MM1_d N_NET46_XI22/MM1_g N_GND_XI22/MM1_s
+ N_GND_XI22/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14 PD=4.4e-07
+ PS=4.4e-07
mXI62/Xq_inv/MM1 N_NET46_XI62/Xq_inv/MM1_d N_XI62/NET5_XI62/Xq_inv/MM1_g
+ N_GND_XI62/Xq_inv/MM1_s N_GND_XI62/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI62/Xinv_loopback/MM1 N_XI62/NET10_XI62/Xinv_loopback/MM1_d
+ N_XI62/NET5_XI62/Xinv_loopback/MM1_g N_GND_XI62/Xinv_loopback/MM1_s
+ N_GND_XI62/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI62/Xt_n/Mt_nand_nmos_1 N_XI62/NET5_XI62/Xt_n/Mt_nand_nmos_1_d
+ N_XI62/NET10_XI62/Xt_n/Mt_nand_nmos_1_g XI62/XT_N/NET1 N_GND_XI62/Xq_inv/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.5e-14 PD=4.4e-07 PS=5e-07
mXI62/Xt_n/Mt_nand_nmos_2 XI62/XT_N/NET1
+ N_XI62/:RESET_XI62/Xt_n/Mt_nand_nmos_2_g XI62/XT_N/NET2
+ N_GND_XI62/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.5e-14 AS=1.4e-14
+ PD=5e-07 PS=4.8e-07
mXI62/Xt_n/Mt_nand_nmos_state_ctrl XI62/XT_N/NET2
+ N_XI62/:CLK_XI62/Xt_n/Mt_nand_nmos_state_ctrl_g
+ N_GND_XI62/Xt_n/Mt_nand_nmos_state_ctrl_s N_GND_XI62/Xq_inv/MM1_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.2e-14 PD=4.8e-07 PS=4.4e-07
mXI62/X:reset/MM1 N_XI62/:RESET_XI62/X:reset/MM1_d N_RESET_XI62/X:reset/MM1_g
+ N_GND_XI62/X:reset/MM1_s N_GND_XI62/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI62/X:clk_inv/MM1 N_XI62/CLK_XI62/X:clk_inv/MM1_d
+ N_XI62/:CLK_XI62/X:clk_inv/MM1_g N_GND_XI62/X:clk_inv/MM1_s
+ N_GND_XI62/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI62/Xclk_inv/MM1 N_XI62/:CLK_XI62/Xclk_inv/MM1_d
+ N_CLK_MAIN_XI62/Xclk_inv/MM1_g N_GND_XI62/Xclk_inv/MM1_s
+ N_GND_XI62/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI62/Xtg2/MM0 N_XI62/NET5_XI62/Xtg2/MM0_d N_XI62/CLK_XI62/Xtg2/MM0_g
+ N_XI62/NET6_XI62/Xtg2/MM0_s N_GND_XI62/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI62/Xt_i1/Mt_i_nmos_state_ctrl XI62/XT_I1/NET2
+ N_XI62/CLK_XI62/Xt_i1/Mt_i_nmos_state_ctrl_g
+ N_GND_XI62/Xt_i1/Mt_i_nmos_state_ctrl_s N_GND_XI62/Xq_inv/MM1_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.2e-14 PD=4.8e-07 PS=4.4e-07
mXI62/Xt_i1/Mt_i_nmos N_XI62/NET1_XI62/Xt_i1/Mt_i_nmos_d
+ N_XI62/NET6_XI62/Xt_i1/Mt_i_nmos_g XI62/XT_I1/NET2 N_GND_XI62/Xq_inv/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.4e-14 PD=4.4e-07 PS=4.8e-07
mXI62/Xnand/Mnand_nmos_1 N_XI62/NET6_XI62/Xnand/Mnand_nmos_1_d
+ N_XI62/:RESET_XI62/Xnand/Mnand_nmos_1_g XI62/XNAND/NET1
+ N_GND_XI62/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.5e-14
+ PD=4.4e-07 PS=5e-07
mXI62/Xnand/Mnand_nmos_2 XI62/XNAND/NET1 N_XI62/NET1_XI62/Xnand/Mnand_nmos_2_g
+ N_GND_XI62/Xnand/Mnand_nmos_2_s N_GND_XI62/Xq_inv/MM1_b NMOS_VTL L=5e-08
+ W=1e-07 AD=1.5e-14 AS=1.2e-14 PD=5e-07 PS=4.4e-07
mXI62/Xtg1/MM0 N_XI62/NET1_XI62/Xtg1/MM0_d N_XI62/:CLK_XI62/Xtg1/MM0_g
+ N_XI62/NET2_XI62/Xtg1/MM0_s N_GND_XI62/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI62/X:d_inv/MM1 N_XI62/NET2_XI62/X:d_inv/MM1_d N_XI62/NET8_XI62/X:d_inv/MM1_g
+ N_GND_XI62/X:d_inv/MM1_s N_GND_XI62/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI62/Xd_inv/MM1 N_XI62/NET8_XI62/Xd_inv/MM1_d N_A7_XI62/Xd_inv/MM1_g
+ N_GND_XI62/Xd_inv/MM1_s N_GND_XI62/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI14/MM9 N_XI14/NET8_XI14/MM9_d N_NET34_XI14/MM9_g N_GND_XI14/MM9_s
+ N_GND_XI14/MM9_b NMOS_VTL L=5e-08 W=1.15e-07 AD=1.3225e-14 AS=1.61e-14
+ PD=4.6e-07 PS=5.1e-07
mXI7/MM9 N_XI7/NET8_XI7/MM9_d N_NET34_XI7/MM9_g N_GND_XI7/MM9_s N_GND_XI7/MM9_b
+ NMOS_VTL L=5e-08 W=1.15e-07 AD=1.3225e-14 AS=1.61e-14 PD=4.6e-07 PS=5.1e-07
mXI73/Xq_inv/MM1 N_S7_XI73/Xq_inv/MM1_d N_XI73/NET5_XI73/Xq_inv/MM1_g
+ N_GND_XI73/Xq_inv/MM1_s N_GND_XI73/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI14/MM8 N_XI14/NET8_XI14/MM8_d N_NET35_XI14/MM8_g N_GND_XI14/MM9_s
+ N_GND_XI14/MM9_b NMOS_VTL L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.61e-14
+ PD=5.1e-07 PS=5.1e-07
mXI7/MM8 N_XI7/NET8_XI7/MM8_d N_NET35_XI7/MM8_g N_GND_XI7/MM9_s N_GND_XI7/MM9_b
+ NMOS_VTL L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.61e-14 PD=5.1e-07 PS=5.1e-07
mXI14/MM5 N_C7_C1_XI14/MM5_d N_:C6_C1_XI14/MM5_g N_XI14/NET8_XI14/MM8_d
+ N_GND_XI14/MM9_b NMOS_VTL L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.61e-14
+ PD=5.1e-07 PS=5.1e-07
mXI7/MM5 N_C7_C0_XI7/MM5_d N_:C6_C0_XI7/MM5_g N_XI7/NET8_XI7/MM8_d
+ N_GND_XI7/MM9_b NMOS_VTL L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.61e-14 PD=5.1e-07
+ PS=5.1e-07
mXI73/Xinv_loopback/MM1 N_XI73/NET10_XI73/Xinv_loopback/MM1_d
+ N_XI73/NET5_XI73/Xinv_loopback/MM1_g N_GND_XI73/Xinv_loopback/MM1_s
+ N_GND_XI73/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI14/MM6 N_C7_C1_XI14/MM5_d N_NET34_XI14/MM6_g XI14/NET9 N_GND_XI14/MM9_b
+ NMOS_VTL L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.61e-14 PD=5.1e-07 PS=5.1e-07
mXI7/MM6 N_C7_C0_XI7/MM5_d N_NET34_XI7/MM6_g XI7/NET9 N_GND_XI7/MM9_b NMOS_VTL
+ L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.61e-14 PD=5.1e-07 PS=5.1e-07
mXI14/MM7 XI14/NET9 N_NET35_XI14/MM7_g N_GND_XI14/MM7_s N_GND_XI14/MM9_b
+ NMOS_VTL L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.3225e-14 PD=5.1e-07 PS=4.6e-07
mXI7/MM7 XI7/NET9 N_NET35_XI7/MM7_g N_GND_XI7/MM7_s N_GND_XI7/MM9_b NMOS_VTL
+ L=5e-08 W=1.15e-07 AD=1.61e-14 AS=1.3225e-14 PD=5.1e-07 PS=4.6e-07
mXI73/Xt_n/Mt_nand_nmos_1 N_XI73/NET5_XI73/Xt_n/Mt_nand_nmos_1_d
+ N_XI73/NET10_XI73/Xt_n/Mt_nand_nmos_1_g XI73/XT_N/NET1 N_GND_XI73/Xq_inv/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.5e-14 PD=4.4e-07 PS=5e-07
mXI73/Xt_n/Mt_nand_nmos_2 XI73/XT_N/NET1
+ N_XI73/:RESET_XI73/Xt_n/Mt_nand_nmos_2_g XI73/XT_N/NET2
+ N_GND_XI73/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.5e-14 AS=1.4e-14
+ PD=5e-07 PS=4.8e-07
mXI14/MM19 N_XI14/NET22_XI14/MM19_d N_NET34_XI14/MM19_g N_GND_XI14/MM19_s
+ N_GND_XI14/MM9_b NMOS_VTL L=5e-08 W=1e-07 AD=1.4e-14 AS=1.15e-14 PD=4.8e-07
+ PS=4.3e-07
mXI7/MM19 N_XI7/NET22_XI7/MM19_d N_NET34_XI7/MM19_g N_GND_XI7/MM19_s
+ N_GND_XI7/MM9_b NMOS_VTL L=5e-08 W=1e-07 AD=1.4e-14 AS=1.15e-14 PD=4.8e-07
+ PS=4.3e-07
mXI73/Xt_n/Mt_nand_nmos_state_ctrl XI73/XT_N/NET2
+ N_XI73/:CLK_XI73/Xt_n/Mt_nand_nmos_state_ctrl_g
+ N_GND_XI73/Xt_n/Mt_nand_nmos_state_ctrl_s N_GND_XI73/Xq_inv/MM1_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.2e-14 PD=4.8e-07 PS=4.4e-07
mXI14/MM21 N_XI14/NET22_XI14/MM19_d N_NET35_XI14/MM21_g N_GND_XI14/MM21_s
+ N_GND_XI14/MM9_b NMOS_VTL L=5e-08 W=1e-07 AD=1.4e-14 AS=1.4e-14 PD=4.8e-07
+ PS=4.8e-07
mXI7/MM21 N_XI7/NET22_XI7/MM19_d N_NET35_XI7/MM21_g N_GND_XI7/MM21_s
+ N_GND_XI7/MM9_b NMOS_VTL L=5e-08 W=1e-07 AD=1.4e-14 AS=1.4e-14 PD=4.8e-07
+ PS=4.8e-07
mXI14/MM18 N_XI14/NET22_XI14/MM18_d N_:C6_C1_XI14/MM18_g N_GND_XI14/MM21_s
+ N_GND_XI14/MM9_b NMOS_VTL L=5e-08 W=1e-07 AD=1.15e-14 AS=1.4e-14 PD=4.3e-07
+ PS=4.8e-07
mXI7/MM18 N_XI7/NET22_XI7/MM18_d N_:C6_C0_XI7/MM18_g N_GND_XI7/MM21_s
+ N_GND_XI7/MM9_b NMOS_VTL L=5e-08 W=1e-07 AD=1.15e-14 AS=1.4e-14 PD=4.3e-07
+ PS=4.8e-07
mXI73/X:reset/MM1 N_XI73/:RESET_XI73/X:reset/MM1_d N_RESET_XI73/X:reset/MM1_g
+ N_GND_XI73/X:reset/MM1_s N_GND_XI73/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI14/MM15 N_NET51_XI14/MM15_d N_C7_C1_XI14/MM15_g N_XI14/NET22_XI14/MM15_s
+ N_GND_XI14/MM9_b NMOS_VTL L=5e-08 W=9e-08 AD=1.08e-14 AS=1.125e-14 PD=4.2e-07
+ PS=4.3e-07
mXI7/MM15 N_NET36_XI7/MM15_d N_C7_C0_XI7/MM15_g N_XI7/NET22_XI7/MM15_s
+ N_GND_XI7/MM9_b NMOS_VTL L=5e-08 W=9e-08 AD=1.08e-14 AS=1.125e-14 PD=4.2e-07
+ PS=4.3e-07
mXI73/X:clk_inv/MM1 N_XI73/CLK_XI73/X:clk_inv/MM1_d
+ N_XI73/:CLK_XI73/X:clk_inv/MM1_g N_GND_XI73/X:clk_inv/MM1_s
+ N_GND_XI73/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI14/MM16 N_NET51_XI14/MM16_d N_:C6_C1_XI14/MM16_g XI14/NET23 N_GND_XI14/MM9_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.15e-14 AS=1.4e-14 PD=4.3e-07 PS=4.8e-07
mXI7/MM16 N_NET36_XI7/MM16_d N_:C6_C0_XI7/MM16_g XI7/NET23 N_GND_XI7/MM9_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.15e-14 AS=1.4e-14 PD=4.3e-07 PS=4.8e-07
mXI14/MM17 XI14/NET23 N_NET34_XI14/MM17_g XI14/NET24 N_GND_XI14/MM9_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.4e-14 PD=4.8e-07 PS=4.8e-07
mXI7/MM17 XI7/NET23 N_NET34_XI7/MM17_g XI7/NET24 N_GND_XI7/MM9_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.4e-14 PD=4.8e-07 PS=4.8e-07
mXI23/MM1 N_NET35_XI23/MM1_d N_NET56_XI23/MM1_g N_GND_XI23/MM1_s
+ N_GND_XI23/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14 PD=4.4e-07
+ PS=4.4e-07
mXI63/Xq_inv/MM1 N_NET56_XI63/Xq_inv/MM1_d N_XI63/NET5_XI63/Xq_inv/MM1_g
+ N_GND_XI63/Xq_inv/MM1_s N_GND_XI63/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI63/Xinv_loopback/MM1 N_XI63/NET10_XI63/Xinv_loopback/MM1_d
+ N_XI63/NET5_XI63/Xinv_loopback/MM1_g N_GND_XI63/Xinv_loopback/MM1_s
+ N_GND_XI63/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI63/Xt_n/Mt_nand_nmos_1 N_XI63/NET5_XI63/Xt_n/Mt_nand_nmos_1_d
+ N_XI63/NET10_XI63/Xt_n/Mt_nand_nmos_1_g XI63/XT_N/NET1 N_GND_XI63/Xq_inv/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.5e-14 PD=4.4e-07 PS=5e-07
mXI63/Xt_n/Mt_nand_nmos_2 XI63/XT_N/NET1
+ N_XI63/:RESET_XI63/Xt_n/Mt_nand_nmos_2_g XI63/XT_N/NET2
+ N_GND_XI63/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.5e-14 AS=1.4e-14
+ PD=5e-07 PS=4.8e-07
mXI63/Xt_n/Mt_nand_nmos_state_ctrl XI63/XT_N/NET2
+ N_XI63/:CLK_XI63/Xt_n/Mt_nand_nmos_state_ctrl_g
+ N_GND_XI63/Xt_n/Mt_nand_nmos_state_ctrl_s N_GND_XI63/Xq_inv/MM1_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.2e-14 PD=4.8e-07 PS=4.4e-07
mXI63/X:reset/MM1 N_XI63/:RESET_XI63/X:reset/MM1_d N_RESET_XI63/X:reset/MM1_g
+ N_GND_XI63/X:reset/MM1_s N_GND_XI63/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI63/X:clk_inv/MM1 N_XI63/CLK_XI63/X:clk_inv/MM1_d
+ N_XI63/:CLK_XI63/X:clk_inv/MM1_g N_GND_XI63/X:clk_inv/MM1_s
+ N_GND_XI63/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI63/Xclk_inv/MM1 N_XI63/:CLK_XI63/Xclk_inv/MM1_d
+ N_CLK_MAIN_XI63/Xclk_inv/MM1_g N_GND_XI63/Xclk_inv/MM1_s
+ N_GND_XI63/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI63/Xtg2/MM0 N_XI63/NET5_XI63/Xtg2/MM0_d N_XI63/CLK_XI63/Xtg2/MM0_g
+ N_XI63/NET6_XI63/Xtg2/MM0_s N_GND_XI63/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI63/Xt_i1/Mt_i_nmos_state_ctrl XI63/XT_I1/NET2
+ N_XI63/CLK_XI63/Xt_i1/Mt_i_nmos_state_ctrl_g
+ N_GND_XI63/Xt_i1/Mt_i_nmos_state_ctrl_s N_GND_XI63/Xq_inv/MM1_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.2e-14 PD=4.8e-07 PS=4.4e-07
mXI63/Xt_i1/Mt_i_nmos N_XI63/NET1_XI63/Xt_i1/Mt_i_nmos_d
+ N_XI63/NET6_XI63/Xt_i1/Mt_i_nmos_g XI63/XT_I1/NET2 N_GND_XI63/Xq_inv/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.4e-14 PD=4.4e-07 PS=4.8e-07
mXI63/Xnand/Mnand_nmos_1 N_XI63/NET6_XI63/Xnand/Mnand_nmos_1_d
+ N_XI63/:RESET_XI63/Xnand/Mnand_nmos_1_g XI63/XNAND/NET1
+ N_GND_XI63/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.5e-14
+ PD=4.4e-07 PS=5e-07
mXI63/Xnand/Mnand_nmos_2 XI63/XNAND/NET1 N_XI63/NET1_XI63/Xnand/Mnand_nmos_2_g
+ N_GND_XI63/Xnand/Mnand_nmos_2_s N_GND_XI63/Xq_inv/MM1_b NMOS_VTL L=5e-08
+ W=1e-07 AD=1.5e-14 AS=1.2e-14 PD=5e-07 PS=4.4e-07
mXI63/Xtg1/MM0 N_XI63/NET1_XI63/Xtg1/MM0_d N_XI63/:CLK_XI63/Xtg1/MM0_g
+ N_XI63/NET2_XI63/Xtg1/MM0_s N_GND_XI63/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI63/X:d_inv/MM1 N_XI63/NET2_XI63/X:d_inv/MM1_d N_XI63/NET8_XI63/X:d_inv/MM1_g
+ N_GND_XI63/X:d_inv/MM1_s N_GND_XI63/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI63/Xd_inv/MM1 N_XI63/NET8_XI63/Xd_inv/MM1_d N_B7_XI63/Xd_inv/MM1_g
+ N_GND_XI63/Xd_inv/MM1_s N_GND_XI63/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI73/Xclk_inv/MM1 N_XI73/:CLK_XI73/Xclk_inv/MM1_d
+ N_CLK_MAIN_XI73/Xclk_inv/MM1_g N_GND_XI73/Xclk_inv/MM1_s
+ N_GND_XI73/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI14/MM23 XI14/NET24 N_NET35_XI14/MM23_g N_GND_XI14/MM23_s N_GND_XI14/MM9_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.4e-14 AS=1.15e-14 PD=4.8e-07 PS=4.3e-07
mXI7/MM23 XI7/NET24 N_NET35_XI7/MM23_g N_GND_XI7/MM23_s N_GND_XI7/MM9_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.15e-14 PD=4.8e-07 PS=4.3e-07
mXI73/Xtg2/MM0 N_XI73/NET5_XI73/Xtg2/MM0_d N_XI73/CLK_XI73/Xtg2/MM0_g
+ N_XI73/NET6_XI73/Xtg2/MM0_s N_GND_XI73/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI41/XI0/MM1 N_XI41/:SEL_XI41/XI0/MM1_d N_C3_OUT_XI41/XI0/MM1_g
+ N_GND_XI41/XI0/MM1_s N_GND_XI41/XI0/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.35e-14
+ AS=1.15e-14 PD=4.7e-07 PS=4.3e-07
mXI73/Xt_i1/Mt_i_nmos_state_ctrl XI73/XT_I1/NET2
+ N_XI73/CLK_XI73/Xt_i1/Mt_i_nmos_state_ctrl_g
+ N_GND_XI73/Xt_i1/Mt_i_nmos_state_ctrl_s N_GND_XI73/Xq_inv/MM1_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.2e-14 PD=4.8e-07 PS=4.4e-07
mXI41/MM2 N_NET36_XI41/MM2_d N_XI41/:SEL_XI41/MM2_g N_NET80_XI41/MM2_s
+ N_GND_XI41/XI0/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.4e-14 PD=4.4e-07
+ PS=4.8e-07
mXI73/Xt_i1/Mt_i_nmos N_XI73/NET1_XI73/Xt_i1/Mt_i_nmos_d
+ N_XI73/NET6_XI73/Xt_i1/Mt_i_nmos_g XI73/XT_I1/NET2 N_GND_XI73/Xq_inv/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.4e-14 PD=4.4e-07 PS=4.8e-07
mXI41/MM3 N_NET51_XI41/MM3_d N_C3_OUT_XI41/MM3_g N_NET80_XI41/MM2_s
+ N_GND_XI41/XI0/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.15e-14 AS=1.4e-14
+ PD=4.3e-07 PS=4.8e-07
mXI73/Xnand/Mnand_nmos_1 N_XI73/NET6_XI73/Xnand/Mnand_nmos_1_d
+ N_XI73/:RESET_XI73/Xnand/Mnand_nmos_1_g XI73/XNAND/NET1
+ N_GND_XI73/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.5e-14
+ PD=4.4e-07 PS=5e-07
mXI73/Xnand/Mnand_nmos_2 XI73/XNAND/NET1 N_XI73/NET1_XI73/Xnand/Mnand_nmos_2_g
+ N_GND_XI73/Xnand/Mnand_nmos_2_s N_GND_XI73/Xq_inv/MM1_b NMOS_VTL L=5e-08
+ W=1e-07 AD=1.5e-14 AS=1.2e-14 PD=5e-07 PS=4.4e-07
mXI73/Xtg1/MM0 N_XI73/NET1_XI73/Xtg1/MM0_d N_XI73/:CLK_XI73/Xtg1/MM0_g
+ N_XI73/NET2_XI73/Xtg1/MM0_s N_GND_XI73/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI45/XI0/MM1 N_XI45/:SEL_XI45/XI0/MM1_d N_C3_OUT_XI45/XI0/MM1_g
+ N_GND_XI45/XI0/MM1_s N_GND_XI45/XI0/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.35e-14
+ AS=1.15e-14 PD=4.7e-07 PS=4.3e-07
mXI73/X:d_inv/MM1 N_XI73/NET2_XI73/X:d_inv/MM1_d N_XI73/NET8_XI73/X:d_inv/MM1_g
+ N_GND_XI73/X:d_inv/MM1_s N_GND_XI73/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI45/MM2 N_C7_C0_XI45/MM2_d N_XI45/:SEL_XI45/MM2_g N_C7_OUT_XI45/MM2_s
+ N_GND_XI45/XI0/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.4e-14 PD=4.4e-07
+ PS=4.8e-07
mXI45/MM3 N_C7_C1_XI45/MM3_d N_C3_OUT_XI45/MM3_g N_C7_OUT_XI45/MM2_s
+ N_GND_XI45/XI0/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.15e-14 AS=1.4e-14
+ PD=4.3e-07 PS=4.8e-07
mXI73/Xd_inv/MM1 N_XI73/NET8_XI73/Xd_inv/MM1_d N_NET80_XI73/Xd_inv/MM1_g
+ N_GND_XI73/Xd_inv/MM1_s N_GND_XI73/Xq_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI74/Xd_inv/MM1 N_XI74/NET8_XI74/Xd_inv/MM1_d N_C7_OUT_XI74/Xd_inv/MM1_g
+ N_GND_XI74/Xd_inv/MM1_s N_GND_XI74/Xd_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI74/X:d_inv/MM1 N_XI74/NET2_XI74/X:d_inv/MM1_d N_XI74/NET8_XI74/X:d_inv/MM1_g
+ N_GND_XI74/X:d_inv/MM1_s N_GND_XI74/Xd_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI74/Xtg1/MM0 N_XI74/NET1_XI74/Xtg1/MM0_d N_XI74/:CLK_XI74/Xtg1/MM0_g
+ N_XI74/NET2_XI74/Xtg1/MM0_s N_GND_XI74/Xd_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI74/Xnand/Mnand_nmos_2 XI74/XNAND/NET1 N_XI74/NET1_XI74/Xnand/Mnand_nmos_2_g
+ N_GND_XI74/Xnand/Mnand_nmos_2_s N_GND_XI74/Xd_inv/MM1_b NMOS_VTL L=5e-08
+ W=1e-07 AD=1.5e-14 AS=1.2e-14 PD=5e-07 PS=4.4e-07
mXI74/Xnand/Mnand_nmos_1 N_XI74/NET6_XI74/Xnand/Mnand_nmos_1_d
+ N_XI74/:RESET_XI74/Xnand/Mnand_nmos_1_g XI74/XNAND/NET1
+ N_GND_XI74/Xd_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.5e-14
+ PD=4.4e-07 PS=5e-07
mXI74/Xt_i1/Mt_i_nmos N_XI74/NET1_XI74/Xt_i1/Mt_i_nmos_d
+ N_XI74/NET6_XI74/Xt_i1/Mt_i_nmos_g XI74/XT_I1/NET2 N_GND_XI74/Xd_inv/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.4e-14 PD=4.4e-07 PS=4.8e-07
mXI74/Xt_i1/Mt_i_nmos_state_ctrl XI74/XT_I1/NET2
+ N_XI74/CLK_XI74/Xt_i1/Mt_i_nmos_state_ctrl_g
+ N_GND_XI74/Xt_i1/Mt_i_nmos_state_ctrl_s N_GND_XI74/Xd_inv/MM1_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.2e-14 PD=4.8e-07 PS=4.4e-07
mXI74/Xtg2/MM0 N_XI74/NET5_XI74/Xtg2/MM0_d N_XI74/CLK_XI74/Xtg2/MM0_g
+ N_XI74/NET6_XI74/Xtg2/MM0_s N_GND_XI74/Xd_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI74/Xclk_inv/MM1 N_XI74/:CLK_XI74/Xclk_inv/MM1_d
+ N_CLK_MAIN_XI74/Xclk_inv/MM1_g N_GND_XI74/Xclk_inv/MM1_s
+ N_GND_XI74/Xd_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI74/X:clk_inv/MM1 N_XI74/CLK_XI74/X:clk_inv/MM1_d
+ N_XI74/:CLK_XI74/X:clk_inv/MM1_g N_GND_XI74/X:clk_inv/MM1_s
+ N_GND_XI74/Xd_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI74/X:reset/MM1 N_XI74/:RESET_XI74/X:reset/MM1_d N_RESET_XI74/X:reset/MM1_g
+ N_GND_XI74/X:reset/MM1_s N_GND_XI74/Xd_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI74/Xt_n/Mt_nand_nmos_state_ctrl XI74/XT_N/NET2
+ N_XI74/:CLK_XI74/Xt_n/Mt_nand_nmos_state_ctrl_g
+ N_GND_XI74/Xt_n/Mt_nand_nmos_state_ctrl_s N_GND_XI74/Xd_inv/MM1_b NMOS_VTL
+ L=5e-08 W=1e-07 AD=1.4e-14 AS=1.2e-14 PD=4.8e-07 PS=4.4e-07
mXI74/Xt_n/Mt_nand_nmos_2 XI74/XT_N/NET1
+ N_XI74/:RESET_XI74/Xt_n/Mt_nand_nmos_2_g XI74/XT_N/NET2
+ N_GND_XI74/Xd_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.5e-14 AS=1.4e-14
+ PD=5e-07 PS=4.8e-07
mXI74/Xt_n/Mt_nand_nmos_1 N_XI74/NET5_XI74/Xt_n/Mt_nand_nmos_1_d
+ N_XI74/NET10_XI74/Xt_n/Mt_nand_nmos_1_g XI74/XT_N/NET1 N_GND_XI74/Xd_inv/MM1_b
+ NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.5e-14 PD=4.4e-07 PS=5e-07
mXI74/Xinv_loopback/MM1 N_XI74/NET10_XI74/Xinv_loopback/MM1_d
+ N_XI74/NET5_XI74/Xinv_loopback/MM1_g N_GND_XI74/Xinv_loopback/MM1_s
+ N_GND_XI74/Xd_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07 AD=1.2e-14 AS=1.2e-14
+ PD=4.4e-07 PS=4.4e-07
mXI74/Xq_inv/MM1 N_COUT_XI74/Xq_inv/MM1_d N_XI74/NET5_XI74/Xq_inv/MM1_g
+ N_GND_XI74/Xq_inv/MM1_s N_GND_XI74/Xd_inv/MM1_b NMOS_VTL L=5e-08 W=1e-07
+ AD=1.2e-14 AS=1.2e-14 PD=4.4e-07 PS=4.4e-07
mXI66/Xq_inv/MM0 N_S0_XI66/Xq_inv/MM0_d N_XI66/NET5_XI66/Xq_inv/MM0_g
+ N_VDD_XI66/Xq_inv/MM0_s N_VDD_XI66/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI66/Xinv_loopback/MM0 N_XI66/NET10_XI66/Xinv_loopback/MM0_d
+ N_XI66/NET5_XI66/Xinv_loopback/MM0_g N_VDD_XI66/Xinv_loopback/MM0_s
+ N_VDD_XI66/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI15/MM0 N_XI15/NET4_XI15/MM0_d N_NET1_XI15/MM0_g N_VDD_XI15/MM0_s
+ N_VDD_XI15/MM0_b PMOS_VTL L=5e-08 W=1.8e-07 AD=2.07e-14 AS=2.52e-14 PD=5.9e-07
+ PS=6.4e-07
mXI0/MM0 N_XI0/NET4_XI0/MM0_d N_NET1_XI0/MM0_g N_VDD_XI0/MM0_s N_VDD_XI0/MM0_b
+ PMOS_VTL L=5e-08 W=1.8e-07 AD=2.07e-14 AS=2.52e-14 PD=5.9e-07 PS=6.4e-07
mXI50/Xq_inv/MM0 N_NET1_XI50/Xq_inv/MM0_d N_XI50/NET5_XI50/Xq_inv/MM0_g
+ N_VDD_XI50/Xq_inv/MM0_s N_VDD_XI50/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI50/Xinv_loopback/MM0 N_XI50/NET10_XI50/Xinv_loopback/MM0_d
+ N_XI50/NET5_XI50/Xinv_loopback/MM0_g N_VDD_XI50/Xinv_loopback/MM0_s
+ N_VDD_XI50/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI50/Xt_n/Mt_nand_pmos_2 N_XI50/NET5_XI50/Xt_n/Mt_nand_pmos_2_d
+ N_XI50/NET10_XI50/Xt_n/Mt_nand_pmos_2_g
+ N_XI50/XT_N/NET3_XI50/Xt_n/Mt_nand_pmos_2_s N_VDD_XI50/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14 PD=6.2e-07 PS=5.6e-07
mXI50/Xt_n/Mt_nand_pmos_1 N_XI50/NET5_XI50/Xt_n/Mt_nand_pmos_2_d
+ N_XI50/:RESET_XI50/Xt_n/Mt_nand_pmos_1_g
+ N_XI50/XT_N/NET3_XI50/Xt_n/Mt_nand_pmos_1_s N_VDD_XI50/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=2.4e-14 PD=6.2e-07 PS=6.2e-07
mXI50/Xt_n/Mt_nand_pmos_state_ctrl N_XI50/XT_N/NET3_XI50/Xt_n/Mt_nand_pmos_1_s
+ N_XI50/CLK_XI50/Xt_n/Mt_nand_pmos_state_ctrl_g
+ N_VDD_XI50/Xt_n/Mt_nand_pmos_state_ctrl_s N_VDD_XI50/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14 PD=6.2e-07 PS=5.6e-07
mXI50/X:reset/MM0 N_XI50/:RESET_XI50/X:reset/MM0_d N_RESET_XI50/X:reset/MM0_g
+ N_VDD_XI50/X:reset/MM0_s N_VDD_XI50/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI50/X:clk_inv/MM0 N_XI50/CLK_XI50/X:clk_inv/MM0_d
+ N_XI50/:CLK_XI50/X:clk_inv/MM0_g N_VDD_XI50/X:clk_inv/MM0_s
+ N_VDD_XI50/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI50/Xclk_inv/MM0 N_XI50/:CLK_XI50/Xclk_inv/MM0_d
+ N_CLK_MAIN_XI50/Xclk_inv/MM0_g N_VDD_XI50/Xclk_inv/MM0_s
+ N_VDD_XI50/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI50/Xtg2/Mtg1_pmos N_XI50/NET5_XI50/Xtg2/Mtg1_pmos_d
+ N_XI50/:CLK_XI50/Xtg2/Mtg1_pmos_g N_XI50/NET6_XI50/Xtg2/Mtg1_pmos_s
+ N_VDD_XI50/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI50/Xt_i1/Mt_i_pmos_state_ctrl XI50/XT_I1/NET1
+ N_XI50/:CLK_XI50/Xt_i1/Mt_i_pmos_state_ctrl_g
+ N_VDD_XI50/Xt_i1/Mt_i_pmos_state_ctrl_s N_VDD_XI50/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.92e-14 PD=6e-07 PS=5.6e-07
mXI50/Xt_i1/Mt_i_pmos N_XI50/NET1_XI50/Xt_i1/Mt_i_pmos_d
+ N_XI50/NET6_XI50/Xt_i1/Mt_i_pmos_g XI50/XT_I1/NET1 N_VDD_XI50/Xq_inv/MM0_b
+ PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=2.24e-14 PD=5.6e-07 PS=6e-07
mXI50/Xnand/Mnand_pmos_2 N_XI50/NET6_XI50/Xnand/Mnand_pmos_2_d
+ N_XI50/:RESET_XI50/Xnand/Mnand_pmos_2_g N_VDD_XI50/Xnand/Mnand_pmos_2_s
+ N_VDD_XI50/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14
+ PD=6.2e-07 PS=5.6e-07
mXI50/Xnand/Mnand_pmos_1 N_XI50/NET6_XI50/Xnand/Mnand_pmos_2_d
+ N_XI50/NET1_XI50/Xnand/Mnand_pmos_1_g N_VDD_XI50/Xnand/Mnand_pmos_1_s
+ N_VDD_XI50/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14
+ PD=6.2e-07 PS=5.6e-07
mXI50/Xtg1/Mtg1_pmos N_XI50/NET1_XI50/Xtg1/Mtg1_pmos_d
+ N_XI50/CLK_XI50/Xtg1/Mtg1_pmos_g N_XI50/NET2_XI50/Xtg1/Mtg1_pmos_s
+ N_VDD_XI50/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI50/X:d_inv/MM0 N_XI50/NET2_XI50/X:d_inv/MM0_d N_XI50/NET8_XI50/X:d_inv/MM0_g
+ N_VDD_XI50/X:d_inv/MM0_s N_VDD_XI50/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI50/Xd_inv/MM0 N_XI50/NET8_XI50/Xd_inv/MM0_d N_A0_XI50/Xd_inv/MM0_g
+ N_VDD_XI50/Xd_inv/MM0_s N_VDD_XI50/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI15/MM1 N_XI15/NET4_XI15/MM1_d N_NET2_XI15/MM1_g N_VDD_XI15/MM0_s
+ N_VDD_XI15/MM0_b PMOS_VTL L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.52e-14 PD=6.4e-07
+ PS=6.4e-07
mXI0/MM1 N_XI0/NET4_XI0/MM1_d N_NET2_XI0/MM1_g N_VDD_XI0/MM0_s N_VDD_XI0/MM0_b
+ PMOS_VTL L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.52e-14 PD=6.4e-07 PS=6.4e-07
mXI66/Xt_n/Mt_nand_pmos_2 N_XI66/NET5_XI66/Xt_n/Mt_nand_pmos_2_d
+ N_XI66/NET10_XI66/Xt_n/Mt_nand_pmos_2_g
+ N_XI66/XT_N/NET3_XI66/Xt_n/Mt_nand_pmos_2_s N_VDD_XI66/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14 PD=6.2e-07 PS=5.6e-07
mXI15/MM3 N_NET37_XI15/MM3_d N_VDD_XI15/MM3_g N_XI15/NET4_XI15/MM1_d
+ N_VDD_XI15/MM0_b PMOS_VTL L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.52e-14 PD=6.4e-07
+ PS=6.4e-07
mXI0/MM3 N_NET16_XI0/MM3_d N_GND_XI0/MM3_g N_XI0/NET4_XI0/MM1_d N_VDD_XI0/MM0_b
+ PMOS_VTL L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.52e-14 PD=6.4e-07 PS=6.4e-07
mXI66/Xt_n/Mt_nand_pmos_1 N_XI66/NET5_XI66/Xt_n/Mt_nand_pmos_2_d
+ N_XI66/:RESET_XI66/Xt_n/Mt_nand_pmos_1_g
+ N_XI66/XT_N/NET3_XI66/Xt_n/Mt_nand_pmos_1_s N_VDD_XI66/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=2.4e-14 PD=6.2e-07 PS=6.2e-07
mXI15/MM4 N_NET37_XI15/MM3_d N_NET1_XI15/MM4_g XI15/NET7 N_VDD_XI15/MM0_b
+ PMOS_VTL L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.52e-14 PD=6.4e-07 PS=6.4e-07
mXI0/MM4 N_NET16_XI0/MM3_d N_NET1_XI0/MM4_g XI0/NET7 N_VDD_XI0/MM0_b PMOS_VTL
+ L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.52e-14 PD=6.4e-07 PS=6.4e-07
mXI66/Xt_n/Mt_nand_pmos_state_ctrl N_XI66/XT_N/NET3_XI66/Xt_n/Mt_nand_pmos_1_s
+ N_XI66/CLK_XI66/Xt_n/Mt_nand_pmos_state_ctrl_g
+ N_VDD_XI66/Xt_n/Mt_nand_pmos_state_ctrl_s N_VDD_XI66/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14 PD=6.2e-07 PS=5.6e-07
mXI15/MM2 XI15/NET7 N_NET2_XI15/MM2_g N_VDD_XI15/MM2_s N_VDD_XI15/MM0_b PMOS_VTL
+ L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.07e-14 PD=6.4e-07 PS=5.9e-07
mXI0/MM2 XI0/NET7 N_NET2_XI0/MM2_g N_VDD_XI0/MM2_s N_VDD_XI0/MM0_b PMOS_VTL
+ L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.07e-14 PD=6.4e-07 PS=5.9e-07
mXI66/X:reset/MM0 N_XI66/:RESET_XI66/X:reset/MM0_d N_RESET_XI66/X:reset/MM0_g
+ N_VDD_XI66/X:reset/MM0_s N_VDD_XI66/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI15/MM10 N_XI15/NET18_XI15/MM10_d N_NET1_XI15/MM10_g N_VDD_XI15/MM10_s
+ N_VDD_XI15/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.84e-14 PD=6e-07
+ PS=5.5e-07
mXI0/MM10 N_XI0/NET18_XI0/MM10_d N_NET1_XI0/MM10_g N_VDD_XI0/MM10_s
+ N_VDD_XI0/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.84e-14 PD=6e-07
+ PS=5.5e-07
mXI15/MM20 N_XI15/NET18_XI15/MM10_d N_NET2_XI15/MM20_g N_VDD_XI15/MM20_s
+ N_VDD_XI15/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.24e-14 AS=2.24e-14 PD=6e-07
+ PS=6e-07
mXI0/MM20 N_XI0/NET18_XI0/MM10_d N_NET2_XI0/MM20_g N_VDD_XI0/MM20_s
+ N_VDD_XI0/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.24e-14 AS=2.24e-14 PD=6e-07
+ PS=6e-07
mXI15/MM11 N_XI15/NET18_XI15/MM11_d N_VDD_XI15/MM11_g N_VDD_XI15/MM20_s
+ N_VDD_XI15/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14 PD=5.5e-07
+ PS=6e-07
mXI0/MM11 N_XI0/NET18_XI0/MM11_d N_GND_XI0/MM11_g N_VDD_XI0/MM20_s
+ N_VDD_XI0/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14 PD=5.5e-07
+ PS=6e-07
mXI66/X:clk_inv/MM0 N_XI66/CLK_XI66/X:clk_inv/MM0_d
+ N_XI66/:CLK_XI66/X:clk_inv/MM0_g N_VDD_XI66/X:clk_inv/MM0_s
+ N_VDD_XI66/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI15/MM13 N_NET14_XI15/MM13_d N_NET37_XI15/MM13_g N_XI15/NET18_XI15/MM13_s
+ N_VDD_XI15/MM0_b PMOS_VTL L=5e-08 W=1.4e-07 AD=1.68e-14 AS=1.75e-14 PD=5.2e-07
+ PS=5.3e-07
mXI0/MM13 N_NET71_XI0/MM13_d N_NET16_XI0/MM13_g N_XI0/NET18_XI0/MM13_s
+ N_VDD_XI0/MM0_b PMOS_VTL L=5e-08 W=1.4e-07 AD=1.68e-14 AS=1.75e-14 PD=5.2e-07
+ PS=5.3e-07
mXI66/Xclk_inv/MM0 N_XI66/:CLK_XI66/Xclk_inv/MM0_d
+ N_CLK_MAIN_XI66/Xclk_inv/MM0_g N_VDD_XI66/Xclk_inv/MM0_s
+ N_VDD_XI66/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI15/MM14 N_NET14_XI15/MM14_d N_VDD_XI15/MM14_g XI15/NET21 N_VDD_XI15/MM0_b
+ PMOS_VTL L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14 PD=5.5e-07 PS=6e-07
mXI0/MM14 N_NET71_XI0/MM14_d N_GND_XI0/MM14_g XI0/NET21 N_VDD_XI0/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14 PD=5.5e-07 PS=6e-07
mXI66/Xtg2/Mtg1_pmos N_XI66/NET5_XI66/Xtg2/Mtg1_pmos_d
+ N_XI66/:CLK_XI66/Xtg2/Mtg1_pmos_g N_XI66/NET6_XI66/Xtg2/Mtg1_pmos_s
+ N_VDD_XI66/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI15/MM12 XI15/NET21 N_NET1_XI15/MM12_g XI15/NET20 N_VDD_XI15/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.24e-14 AS=2.24e-14 PD=6e-07 PS=6e-07
mXI0/MM12 XI0/NET21 N_NET1_XI0/MM12_g XI0/NET20 N_VDD_XI0/MM0_b PMOS_VTL L=5e-08
+ W=1.6e-07 AD=2.24e-14 AS=2.24e-14 PD=6e-07 PS=6e-07
mXI15/MM22 XI15/NET20 N_NET2_XI15/MM22_g N_VDD_XI15/MM22_s N_VDD_XI15/MM0_b
+ PMOS_VTL L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.84e-14 PD=6e-07 PS=5.5e-07
mXI0/MM22 XI0/NET20 N_NET2_XI0/MM22_g N_VDD_XI0/MM22_s N_VDD_XI0/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.84e-14 PD=6e-07 PS=5.5e-07
mXI66/Xt_i1/Mt_i_pmos_state_ctrl XI66/XT_I1/NET1
+ N_XI66/:CLK_XI66/Xt_i1/Mt_i_pmos_state_ctrl_g
+ N_VDD_XI66/Xt_i1/Mt_i_pmos_state_ctrl_s N_VDD_XI66/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.92e-14 PD=6e-07 PS=5.6e-07
mXI51/Xq_inv/MM0 N_NET2_XI51/Xq_inv/MM0_d N_XI51/NET5_XI51/Xq_inv/MM0_g
+ N_VDD_XI51/Xq_inv/MM0_s N_VDD_XI51/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI51/Xinv_loopback/MM0 N_XI51/NET10_XI51/Xinv_loopback/MM0_d
+ N_XI51/NET5_XI51/Xinv_loopback/MM0_g N_VDD_XI51/Xinv_loopback/MM0_s
+ N_VDD_XI51/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI51/Xt_n/Mt_nand_pmos_2 N_XI51/NET5_XI51/Xt_n/Mt_nand_pmos_2_d
+ N_XI51/NET10_XI51/Xt_n/Mt_nand_pmos_2_g
+ N_XI51/XT_N/NET3_XI51/Xt_n/Mt_nand_pmos_2_s N_VDD_XI51/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14 PD=6.2e-07 PS=5.6e-07
mXI51/Xt_n/Mt_nand_pmos_1 N_XI51/NET5_XI51/Xt_n/Mt_nand_pmos_2_d
+ N_XI51/:RESET_XI51/Xt_n/Mt_nand_pmos_1_g
+ N_XI51/XT_N/NET3_XI51/Xt_n/Mt_nand_pmos_1_s N_VDD_XI51/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=2.4e-14 PD=6.2e-07 PS=6.2e-07
mXI51/Xt_n/Mt_nand_pmos_state_ctrl N_XI51/XT_N/NET3_XI51/Xt_n/Mt_nand_pmos_1_s
+ N_XI51/CLK_XI51/Xt_n/Mt_nand_pmos_state_ctrl_g
+ N_VDD_XI51/Xt_n/Mt_nand_pmos_state_ctrl_s N_VDD_XI51/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14 PD=6.2e-07 PS=5.6e-07
mXI51/X:reset/MM0 N_XI51/:RESET_XI51/X:reset/MM0_d N_RESET_XI51/X:reset/MM0_g
+ N_VDD_XI51/X:reset/MM0_s N_VDD_XI51/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI51/X:clk_inv/MM0 N_XI51/CLK_XI51/X:clk_inv/MM0_d
+ N_XI51/:CLK_XI51/X:clk_inv/MM0_g N_VDD_XI51/X:clk_inv/MM0_s
+ N_VDD_XI51/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI51/Xclk_inv/MM0 N_XI51/:CLK_XI51/Xclk_inv/MM0_d
+ N_CLK_MAIN_XI51/Xclk_inv/MM0_g N_VDD_XI51/Xclk_inv/MM0_s
+ N_VDD_XI51/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI51/Xtg2/Mtg1_pmos N_XI51/NET5_XI51/Xtg2/Mtg1_pmos_d
+ N_XI51/:CLK_XI51/Xtg2/Mtg1_pmos_g N_XI51/NET6_XI51/Xtg2/Mtg1_pmos_s
+ N_VDD_XI51/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI51/Xt_i1/Mt_i_pmos_state_ctrl XI51/XT_I1/NET1
+ N_XI51/:CLK_XI51/Xt_i1/Mt_i_pmos_state_ctrl_g
+ N_VDD_XI51/Xt_i1/Mt_i_pmos_state_ctrl_s N_VDD_XI51/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.92e-14 PD=6e-07 PS=5.6e-07
mXI51/Xt_i1/Mt_i_pmos N_XI51/NET1_XI51/Xt_i1/Mt_i_pmos_d
+ N_XI51/NET6_XI51/Xt_i1/Mt_i_pmos_g XI51/XT_I1/NET1 N_VDD_XI51/Xq_inv/MM0_b
+ PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=2.24e-14 PD=5.6e-07 PS=6e-07
mXI51/Xnand/Mnand_pmos_2 N_XI51/NET6_XI51/Xnand/Mnand_pmos_2_d
+ N_XI51/:RESET_XI51/Xnand/Mnand_pmos_2_g N_VDD_XI51/Xnand/Mnand_pmos_2_s
+ N_VDD_XI51/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14
+ PD=6.2e-07 PS=5.6e-07
mXI51/Xnand/Mnand_pmos_1 N_XI51/NET6_XI51/Xnand/Mnand_pmos_2_d
+ N_XI51/NET1_XI51/Xnand/Mnand_pmos_1_g N_VDD_XI51/Xnand/Mnand_pmos_1_s
+ N_VDD_XI51/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14
+ PD=6.2e-07 PS=5.6e-07
mXI51/Xtg1/Mtg1_pmos N_XI51/NET1_XI51/Xtg1/Mtg1_pmos_d
+ N_XI51/CLK_XI51/Xtg1/Mtg1_pmos_g N_XI51/NET2_XI51/Xtg1/Mtg1_pmos_s
+ N_VDD_XI51/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI51/X:d_inv/MM0 N_XI51/NET2_XI51/X:d_inv/MM0_d N_XI51/NET8_XI51/X:d_inv/MM0_g
+ N_VDD_XI51/X:d_inv/MM0_s N_VDD_XI51/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI51/Xd_inv/MM0 N_XI51/NET8_XI51/Xd_inv/MM0_d N_B0_XI51/Xd_inv/MM0_g
+ N_VDD_XI51/Xd_inv/MM0_s N_VDD_XI51/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI66/Xt_i1/Mt_i_pmos N_XI66/NET1_XI66/Xt_i1/Mt_i_pmos_d
+ N_XI66/NET6_XI66/Xt_i1/Mt_i_pmos_g XI66/XT_I1/NET1 N_VDD_XI66/Xq_inv/MM0_b
+ PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=2.24e-14 PD=5.6e-07 PS=6e-07
mXI75/MM0 N_NET8_XI75/MM0_d N_NET71_XI75/MM0_g N_VDD_XI75/MM0_s N_VDD_XI75/MM0_b
+ PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI32/XI0/MM0 N_XI32/:SEL_XI32/XI0/MM0_d N_GND_XI32/XI0/MM0_g
+ N_VDD_XI32/XI0/MM0_s N_VDD_XI32/XI0/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.84e-14 AS=1.84e-14 PD=5.5e-07 PS=5.5e-07
mXI66/Xnand/Mnand_pmos_2 N_XI66/NET6_XI66/Xnand/Mnand_pmos_2_d
+ N_XI66/:RESET_XI66/Xnand/Mnand_pmos_2_g N_VDD_XI66/Xnand/Mnand_pmos_2_s
+ N_VDD_XI66/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14
+ PD=6.2e-07 PS=5.6e-07
mXI32/MM0 N_NET8_XI32/MM0_d N_GND_XI32/MM0_g N_NET65_XI32/MM0_s
+ N_VDD_XI32/XI0/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14
+ PD=5.5e-07 PS=6e-07
mXI46/MM0 N_NET13_XI46/MM0_d N_NET14_XI46/MM0_g N_VDD_XI46/MM0_s
+ N_VDD_XI46/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14 PD=5.6e-07
+ PS=5.6e-07
mXI66/Xnand/Mnand_pmos_1 N_XI66/NET6_XI66/Xnand/Mnand_pmos_2_d
+ N_XI66/NET1_XI66/Xnand/Mnand_pmos_1_g N_VDD_XI66/Xnand/Mnand_pmos_1_s
+ N_VDD_XI66/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14
+ PD=6.2e-07 PS=5.6e-07
mXI32/MM1 N_NET13_XI32/MM1_d N_XI32/:SEL_XI32/MM1_g N_NET65_XI32/MM0_s
+ N_VDD_XI32/XI0/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14
+ PD=5.5e-07 PS=6e-07
mXI66/Xtg1/Mtg1_pmos N_XI66/NET1_XI66/Xtg1/Mtg1_pmos_d
+ N_XI66/CLK_XI66/Xtg1/Mtg1_pmos_g N_XI66/NET2_XI66/Xtg1/Mtg1_pmos_s
+ N_VDD_XI66/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI66/X:d_inv/MM0 N_XI66/NET2_XI66/X:d_inv/MM0_d N_XI66/NET8_XI66/X:d_inv/MM0_g
+ N_VDD_XI66/X:d_inv/MM0_s N_VDD_XI66/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI66/Xd_inv/MM0 N_XI66/NET8_XI66/Xd_inv/MM0_d N_NET65_XI66/Xd_inv/MM0_g
+ N_VDD_XI66/Xd_inv/MM0_s N_VDD_XI66/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI67/Xq_inv/MM0 N_S1_XI67/Xq_inv/MM0_d N_XI67/NET5_XI67/Xq_inv/MM0_g
+ N_VDD_XI67/Xq_inv/MM0_s N_VDD_XI67/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI8/MM0 N_XI8/NET4_XI8/MM0_d N_NET18_XI8/MM0_g N_VDD_XI8/MM0_s N_VDD_XI8/MM0_b
+ PMOS_VTL L=5e-08 W=1.8e-07 AD=2.07e-14 AS=2.52e-14 PD=5.9e-07 PS=6.4e-07
mXI1/MM0 N_XI1/NET4_XI1/MM0_d N_NET18_XI1/MM0_g N_VDD_XI1/MM0_s N_VDD_XI1/MM0_b
+ PMOS_VTL L=5e-08 W=1.8e-07 AD=2.07e-14 AS=2.52e-14 PD=5.9e-07 PS=6.4e-07
mXI67/Xinv_loopback/MM0 N_XI67/NET10_XI67/Xinv_loopback/MM0_d
+ N_XI67/NET5_XI67/Xinv_loopback/MM0_g N_VDD_XI67/Xinv_loopback/MM0_s
+ N_VDD_XI67/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI16/MM0 N_NET18_XI16/MM0_d N_NET59_XI16/MM0_g N_VDD_XI16/MM0_s
+ N_VDD_XI16/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14 PD=5.6e-07
+ PS=5.6e-07
mXI52/Xq_inv/MM0 N_NET59_XI52/Xq_inv/MM0_d N_XI52/NET5_XI52/Xq_inv/MM0_g
+ N_VDD_XI52/Xq_inv/MM0_s N_VDD_XI52/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI52/Xinv_loopback/MM0 N_XI52/NET10_XI52/Xinv_loopback/MM0_d
+ N_XI52/NET5_XI52/Xinv_loopback/MM0_g N_VDD_XI52/Xinv_loopback/MM0_s
+ N_VDD_XI52/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI52/Xt_n/Mt_nand_pmos_2 N_XI52/NET5_XI52/Xt_n/Mt_nand_pmos_2_d
+ N_XI52/NET10_XI52/Xt_n/Mt_nand_pmos_2_g
+ N_XI52/XT_N/NET3_XI52/Xt_n/Mt_nand_pmos_2_s N_VDD_XI52/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14 PD=6.2e-07 PS=5.6e-07
mXI52/Xt_n/Mt_nand_pmos_1 N_XI52/NET5_XI52/Xt_n/Mt_nand_pmos_2_d
+ N_XI52/:RESET_XI52/Xt_n/Mt_nand_pmos_1_g
+ N_XI52/XT_N/NET3_XI52/Xt_n/Mt_nand_pmos_1_s N_VDD_XI52/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=2.4e-14 PD=6.2e-07 PS=6.2e-07
mXI52/Xt_n/Mt_nand_pmos_state_ctrl N_XI52/XT_N/NET3_XI52/Xt_n/Mt_nand_pmos_1_s
+ N_XI52/CLK_XI52/Xt_n/Mt_nand_pmos_state_ctrl_g
+ N_VDD_XI52/Xt_n/Mt_nand_pmos_state_ctrl_s N_VDD_XI52/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14 PD=6.2e-07 PS=5.6e-07
mXI52/X:reset/MM0 N_XI52/:RESET_XI52/X:reset/MM0_d N_RESET_XI52/X:reset/MM0_g
+ N_VDD_XI52/X:reset/MM0_s N_VDD_XI52/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI52/X:clk_inv/MM0 N_XI52/CLK_XI52/X:clk_inv/MM0_d
+ N_XI52/:CLK_XI52/X:clk_inv/MM0_g N_VDD_XI52/X:clk_inv/MM0_s
+ N_VDD_XI52/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI52/Xclk_inv/MM0 N_XI52/:CLK_XI52/Xclk_inv/MM0_d
+ N_CLK_MAIN_XI52/Xclk_inv/MM0_g N_VDD_XI52/Xclk_inv/MM0_s
+ N_VDD_XI52/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI52/Xtg2/Mtg1_pmos N_XI52/NET5_XI52/Xtg2/Mtg1_pmos_d
+ N_XI52/:CLK_XI52/Xtg2/Mtg1_pmos_g N_XI52/NET6_XI52/Xtg2/Mtg1_pmos_s
+ N_VDD_XI52/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI52/Xt_i1/Mt_i_pmos_state_ctrl XI52/XT_I1/NET1
+ N_XI52/:CLK_XI52/Xt_i1/Mt_i_pmos_state_ctrl_g
+ N_VDD_XI52/Xt_i1/Mt_i_pmos_state_ctrl_s N_VDD_XI52/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.92e-14 PD=6e-07 PS=5.6e-07
mXI52/Xt_i1/Mt_i_pmos N_XI52/NET1_XI52/Xt_i1/Mt_i_pmos_d
+ N_XI52/NET6_XI52/Xt_i1/Mt_i_pmos_g XI52/XT_I1/NET1 N_VDD_XI52/Xq_inv/MM0_b
+ PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=2.24e-14 PD=5.6e-07 PS=6e-07
mXI52/Xnand/Mnand_pmos_2 N_XI52/NET6_XI52/Xnand/Mnand_pmos_2_d
+ N_XI52/:RESET_XI52/Xnand/Mnand_pmos_2_g N_VDD_XI52/Xnand/Mnand_pmos_2_s
+ N_VDD_XI52/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14
+ PD=6.2e-07 PS=5.6e-07
mXI52/Xnand/Mnand_pmos_1 N_XI52/NET6_XI52/Xnand/Mnand_pmos_2_d
+ N_XI52/NET1_XI52/Xnand/Mnand_pmos_1_g N_VDD_XI52/Xnand/Mnand_pmos_1_s
+ N_VDD_XI52/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14
+ PD=6.2e-07 PS=5.6e-07
mXI52/Xtg1/Mtg1_pmos N_XI52/NET1_XI52/Xtg1/Mtg1_pmos_d
+ N_XI52/CLK_XI52/Xtg1/Mtg1_pmos_g N_XI52/NET2_XI52/Xtg1/Mtg1_pmos_s
+ N_VDD_XI52/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI52/X:d_inv/MM0 N_XI52/NET2_XI52/X:d_inv/MM0_d N_XI52/NET8_XI52/X:d_inv/MM0_g
+ N_VDD_XI52/X:d_inv/MM0_s N_VDD_XI52/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI52/Xd_inv/MM0 N_XI52/NET8_XI52/Xd_inv/MM0_d N_A1_XI52/Xd_inv/MM0_g
+ N_VDD_XI52/Xd_inv/MM0_s N_VDD_XI52/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI8/MM1 N_XI8/NET4_XI8/MM1_d N_NET19_XI8/MM1_g N_VDD_XI8/MM0_s N_VDD_XI8/MM0_b
+ PMOS_VTL L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.52e-14 PD=6.4e-07 PS=6.4e-07
mXI1/MM1 N_XI1/NET4_XI1/MM1_d N_NET19_XI1/MM1_g N_VDD_XI1/MM0_s N_VDD_XI1/MM0_b
+ PMOS_VTL L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.52e-14 PD=6.4e-07 PS=6.4e-07
mXI8/MM3 N_NET38_XI8/MM3_d N_NET37_XI8/MM3_g N_XI8/NET4_XI8/MM1_d
+ N_VDD_XI8/MM0_b PMOS_VTL L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.52e-14 PD=6.4e-07
+ PS=6.4e-07
mXI1/MM3 N_NET17_XI1/MM3_d N_NET16_XI1/MM3_g N_XI1/NET4_XI1/MM1_d
+ N_VDD_XI1/MM0_b PMOS_VTL L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.52e-14 PD=6.4e-07
+ PS=6.4e-07
mXI67/Xt_n/Mt_nand_pmos_2 N_XI67/NET5_XI67/Xt_n/Mt_nand_pmos_2_d
+ N_XI67/NET10_XI67/Xt_n/Mt_nand_pmos_2_g
+ N_XI67/XT_N/NET3_XI67/Xt_n/Mt_nand_pmos_2_s N_VDD_XI67/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14 PD=6.2e-07 PS=5.6e-07
mXI8/MM4 N_NET38_XI8/MM3_d N_NET18_XI8/MM4_g XI8/NET7 N_VDD_XI8/MM0_b PMOS_VTL
+ L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.52e-14 PD=6.4e-07 PS=6.4e-07
mXI1/MM4 N_NET17_XI1/MM3_d N_NET18_XI1/MM4_g XI1/NET7 N_VDD_XI1/MM0_b PMOS_VTL
+ L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.52e-14 PD=6.4e-07 PS=6.4e-07
mXI67/Xt_n/Mt_nand_pmos_1 N_XI67/NET5_XI67/Xt_n/Mt_nand_pmos_2_d
+ N_XI67/:RESET_XI67/Xt_n/Mt_nand_pmos_1_g
+ N_XI67/XT_N/NET3_XI67/Xt_n/Mt_nand_pmos_1_s N_VDD_XI67/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=2.4e-14 PD=6.2e-07 PS=6.2e-07
mXI8/MM2 XI8/NET7 N_NET19_XI8/MM2_g N_VDD_XI8/MM2_s N_VDD_XI8/MM0_b PMOS_VTL
+ L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.07e-14 PD=6.4e-07 PS=5.9e-07
mXI1/MM2 XI1/NET7 N_NET19_XI1/MM2_g N_VDD_XI1/MM2_s N_VDD_XI1/MM0_b PMOS_VTL
+ L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.07e-14 PD=6.4e-07 PS=5.9e-07
mXI67/Xt_n/Mt_nand_pmos_state_ctrl N_XI67/XT_N/NET3_XI67/Xt_n/Mt_nand_pmos_1_s
+ N_XI67/CLK_XI67/Xt_n/Mt_nand_pmos_state_ctrl_g
+ N_VDD_XI67/Xt_n/Mt_nand_pmos_state_ctrl_s N_VDD_XI67/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14 PD=6.2e-07 PS=5.6e-07
mXI8/MM10 N_XI8/NET18_XI8/MM10_d N_NET18_XI8/MM10_g N_VDD_XI8/MM10_s
+ N_VDD_XI8/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.84e-14 PD=6e-07
+ PS=5.5e-07
mXI1/MM10 N_XI1/NET18_XI1/MM10_d N_NET18_XI1/MM10_g N_VDD_XI1/MM10_s
+ N_VDD_XI1/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.84e-14 PD=6e-07
+ PS=5.5e-07
mXI8/MM20 N_XI8/NET18_XI8/MM10_d N_NET19_XI8/MM20_g N_VDD_XI8/MM20_s
+ N_VDD_XI8/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.24e-14 AS=2.24e-14 PD=6e-07
+ PS=6e-07
mXI1/MM20 N_XI1/NET18_XI1/MM10_d N_NET19_XI1/MM20_g N_VDD_XI1/MM20_s
+ N_VDD_XI1/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.24e-14 AS=2.24e-14 PD=6e-07
+ PS=6e-07
mXI67/X:reset/MM0 N_XI67/:RESET_XI67/X:reset/MM0_d N_RESET_XI67/X:reset/MM0_g
+ N_VDD_XI67/X:reset/MM0_s N_VDD_XI67/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI8/MM11 N_XI8/NET18_XI8/MM11_d N_NET37_XI8/MM11_g N_VDD_XI8/MM20_s
+ N_VDD_XI8/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14 PD=5.5e-07
+ PS=6e-07
mXI1/MM11 N_XI1/NET18_XI1/MM11_d N_NET16_XI1/MM11_g N_VDD_XI1/MM20_s
+ N_VDD_XI1/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14 PD=5.5e-07
+ PS=6e-07
mXI67/X:clk_inv/MM0 N_XI67/CLK_XI67/X:clk_inv/MM0_d
+ N_XI67/:CLK_XI67/X:clk_inv/MM0_g N_VDD_XI67/X:clk_inv/MM0_s
+ N_VDD_XI67/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI8/MM13 N_NET9_XI8/MM13_d N_NET38_XI8/MM13_g N_XI8/NET18_XI8/MM13_s
+ N_VDD_XI8/MM0_b PMOS_VTL L=5e-08 W=1.4e-07 AD=1.68e-14 AS=1.75e-14 PD=5.2e-07
+ PS=5.3e-07
mXI1/MM13 N_NET15_XI1/MM13_d N_NET17_XI1/MM13_g N_XI1/NET18_XI1/MM13_s
+ N_VDD_XI1/MM0_b PMOS_VTL L=5e-08 W=1.4e-07 AD=1.68e-14 AS=1.75e-14 PD=5.2e-07
+ PS=5.3e-07
mXI67/Xclk_inv/MM0 N_XI67/:CLK_XI67/Xclk_inv/MM0_d
+ N_CLK_MAIN_XI67/Xclk_inv/MM0_g N_VDD_XI67/Xclk_inv/MM0_s
+ N_VDD_XI67/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI8/MM14 N_NET9_XI8/MM14_d N_NET37_XI8/MM14_g XI8/NET21 N_VDD_XI8/MM0_b
+ PMOS_VTL L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14 PD=5.5e-07 PS=6e-07
mXI1/MM14 N_NET15_XI1/MM14_d N_NET16_XI1/MM14_g XI1/NET21 N_VDD_XI1/MM0_b
+ PMOS_VTL L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14 PD=5.5e-07 PS=6e-07
mXI8/MM12 XI8/NET21 N_NET18_XI8/MM12_g XI8/NET20 N_VDD_XI8/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.24e-14 AS=2.24e-14 PD=6e-07 PS=6e-07
mXI1/MM12 XI1/NET21 N_NET18_XI1/MM12_g XI1/NET20 N_VDD_XI1/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.24e-14 AS=2.24e-14 PD=6e-07 PS=6e-07
mXI8/MM22 XI8/NET20 N_NET19_XI8/MM22_g N_VDD_XI8/MM22_s N_VDD_XI8/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.84e-14 PD=6e-07 PS=5.5e-07
mXI1/MM22 XI1/NET20 N_NET19_XI1/MM22_g N_VDD_XI1/MM22_s N_VDD_XI1/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.84e-14 PD=6e-07 PS=5.5e-07
mXI67/Xtg2/Mtg1_pmos N_XI67/NET5_XI67/Xtg2/Mtg1_pmos_d
+ N_XI67/:CLK_XI67/Xtg2/Mtg1_pmos_g N_XI67/NET6_XI67/Xtg2/Mtg1_pmos_s
+ N_VDD_XI67/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI17/MM0 N_NET19_XI17/MM0_d N_NET61_XI17/MM0_g N_VDD_XI17/MM0_s
+ N_VDD_XI17/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14 PD=5.6e-07
+ PS=5.6e-07
mXI53/Xq_inv/MM0 N_NET61_XI53/Xq_inv/MM0_d N_XI53/NET5_XI53/Xq_inv/MM0_g
+ N_VDD_XI53/Xq_inv/MM0_s N_VDD_XI53/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI53/Xinv_loopback/MM0 N_XI53/NET10_XI53/Xinv_loopback/MM0_d
+ N_XI53/NET5_XI53/Xinv_loopback/MM0_g N_VDD_XI53/Xinv_loopback/MM0_s
+ N_VDD_XI53/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI53/Xt_n/Mt_nand_pmos_2 N_XI53/NET5_XI53/Xt_n/Mt_nand_pmos_2_d
+ N_XI53/NET10_XI53/Xt_n/Mt_nand_pmos_2_g
+ N_XI53/XT_N/NET3_XI53/Xt_n/Mt_nand_pmos_2_s N_VDD_XI53/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14 PD=6.2e-07 PS=5.6e-07
mXI53/Xt_n/Mt_nand_pmos_1 N_XI53/NET5_XI53/Xt_n/Mt_nand_pmos_2_d
+ N_XI53/:RESET_XI53/Xt_n/Mt_nand_pmos_1_g
+ N_XI53/XT_N/NET3_XI53/Xt_n/Mt_nand_pmos_1_s N_VDD_XI53/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=2.4e-14 PD=6.2e-07 PS=6.2e-07
mXI53/Xt_n/Mt_nand_pmos_state_ctrl N_XI53/XT_N/NET3_XI53/Xt_n/Mt_nand_pmos_1_s
+ N_XI53/CLK_XI53/Xt_n/Mt_nand_pmos_state_ctrl_g
+ N_VDD_XI53/Xt_n/Mt_nand_pmos_state_ctrl_s N_VDD_XI53/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14 PD=6.2e-07 PS=5.6e-07
mXI53/X:reset/MM0 N_XI53/:RESET_XI53/X:reset/MM0_d N_RESET_XI53/X:reset/MM0_g
+ N_VDD_XI53/X:reset/MM0_s N_VDD_XI53/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI53/X:clk_inv/MM0 N_XI53/CLK_XI53/X:clk_inv/MM0_d
+ N_XI53/:CLK_XI53/X:clk_inv/MM0_g N_VDD_XI53/X:clk_inv/MM0_s
+ N_VDD_XI53/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI53/Xclk_inv/MM0 N_XI53/:CLK_XI53/Xclk_inv/MM0_d
+ N_CLK_MAIN_XI53/Xclk_inv/MM0_g N_VDD_XI53/Xclk_inv/MM0_s
+ N_VDD_XI53/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI53/Xtg2/Mtg1_pmos N_XI53/NET5_XI53/Xtg2/Mtg1_pmos_d
+ N_XI53/:CLK_XI53/Xtg2/Mtg1_pmos_g N_XI53/NET6_XI53/Xtg2/Mtg1_pmos_s
+ N_VDD_XI53/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI53/Xt_i1/Mt_i_pmos_state_ctrl XI53/XT_I1/NET1
+ N_XI53/:CLK_XI53/Xt_i1/Mt_i_pmos_state_ctrl_g
+ N_VDD_XI53/Xt_i1/Mt_i_pmos_state_ctrl_s N_VDD_XI53/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.92e-14 PD=6e-07 PS=5.6e-07
mXI53/Xt_i1/Mt_i_pmos N_XI53/NET1_XI53/Xt_i1/Mt_i_pmos_d
+ N_XI53/NET6_XI53/Xt_i1/Mt_i_pmos_g XI53/XT_I1/NET1 N_VDD_XI53/Xq_inv/MM0_b
+ PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=2.24e-14 PD=5.6e-07 PS=6e-07
mXI53/Xnand/Mnand_pmos_2 N_XI53/NET6_XI53/Xnand/Mnand_pmos_2_d
+ N_XI53/:RESET_XI53/Xnand/Mnand_pmos_2_g N_VDD_XI53/Xnand/Mnand_pmos_2_s
+ N_VDD_XI53/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14
+ PD=6.2e-07 PS=5.6e-07
mXI53/Xnand/Mnand_pmos_1 N_XI53/NET6_XI53/Xnand/Mnand_pmos_2_d
+ N_XI53/NET1_XI53/Xnand/Mnand_pmos_1_g N_VDD_XI53/Xnand/Mnand_pmos_1_s
+ N_VDD_XI53/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14
+ PD=6.2e-07 PS=5.6e-07
mXI53/Xtg1/Mtg1_pmos N_XI53/NET1_XI53/Xtg1/Mtg1_pmos_d
+ N_XI53/CLK_XI53/Xtg1/Mtg1_pmos_g N_XI53/NET2_XI53/Xtg1/Mtg1_pmos_s
+ N_VDD_XI53/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI53/X:d_inv/MM0 N_XI53/NET2_XI53/X:d_inv/MM0_d N_XI53/NET8_XI53/X:d_inv/MM0_g
+ N_VDD_XI53/X:d_inv/MM0_s N_VDD_XI53/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI53/Xd_inv/MM0 N_XI53/NET8_XI53/Xd_inv/MM0_d N_B1_XI53/Xd_inv/MM0_g
+ N_VDD_XI53/Xd_inv/MM0_s N_VDD_XI53/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI67/Xt_i1/Mt_i_pmos_state_ctrl XI67/XT_I1/NET1
+ N_XI67/:CLK_XI67/Xt_i1/Mt_i_pmos_state_ctrl_g
+ N_VDD_XI67/Xt_i1/Mt_i_pmos_state_ctrl_s N_VDD_XI67/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.92e-14 PD=6e-07 PS=5.6e-07
mXI33/XI0/MM0 N_XI33/:SEL_XI33/XI0/MM0_d N_GND_XI33/XI0/MM0_g
+ N_VDD_XI33/XI0/MM0_s N_VDD_XI33/XI0/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.84e-14 AS=1.84e-14 PD=5.5e-07 PS=5.5e-07
mXI67/Xt_i1/Mt_i_pmos N_XI67/NET1_XI67/Xt_i1/Mt_i_pmos_d
+ N_XI67/NET6_XI67/Xt_i1/Mt_i_pmos_g XI67/XT_I1/NET1 N_VDD_XI67/Xq_inv/MM0_b
+ PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=2.24e-14 PD=5.6e-07 PS=6e-07
mXI33/MM0 N_NET15_XI33/MM0_d N_GND_XI33/MM0_g N_NET62_XI33/MM0_s
+ N_VDD_XI33/XI0/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14
+ PD=5.5e-07 PS=6e-07
mXI67/Xnand/Mnand_pmos_2 N_XI67/NET6_XI67/Xnand/Mnand_pmos_2_d
+ N_XI67/:RESET_XI67/Xnand/Mnand_pmos_2_g N_VDD_XI67/Xnand/Mnand_pmos_2_s
+ N_VDD_XI67/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14
+ PD=6.2e-07 PS=5.6e-07
mXI33/MM1 N_NET9_XI33/MM1_d N_XI33/:SEL_XI33/MM1_g N_NET62_XI33/MM0_s
+ N_VDD_XI33/XI0/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14
+ PD=5.5e-07 PS=6e-07
mXI67/Xnand/Mnand_pmos_1 N_XI67/NET6_XI67/Xnand/Mnand_pmos_2_d
+ N_XI67/NET1_XI67/Xnand/Mnand_pmos_1_g N_VDD_XI67/Xnand/Mnand_pmos_1_s
+ N_VDD_XI67/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14
+ PD=6.2e-07 PS=5.6e-07
mXI67/Xtg1/Mtg1_pmos N_XI67/NET1_XI67/Xtg1/Mtg1_pmos_d
+ N_XI67/CLK_XI67/Xtg1/Mtg1_pmos_g N_XI67/NET2_XI67/Xtg1/Mtg1_pmos_s
+ N_VDD_XI67/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI67/X:d_inv/MM0 N_XI67/NET2_XI67/X:d_inv/MM0_d N_XI67/NET8_XI67/X:d_inv/MM0_g
+ N_VDD_XI67/X:d_inv/MM0_s N_VDD_XI67/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI67/Xd_inv/MM0 N_XI67/NET8_XI67/Xd_inv/MM0_d N_NET62_XI67/Xd_inv/MM0_g
+ N_VDD_XI67/Xd_inv/MM0_s N_VDD_XI67/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI68/Xq_inv/MM0 N_S2_XI68/Xq_inv/MM0_d N_XI68/NET5_XI68/Xq_inv/MM0_g
+ N_VDD_XI68/Xq_inv/MM0_s N_VDD_XI67/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI9/MM0 N_XI9/NET4_XI9/MM0_d N_NET58_XI9/MM0_g N_VDD_XI9/MM0_s N_VDD_XI9/MM0_b
+ PMOS_VTL L=5e-08 W=1.8e-07 AD=2.07e-14 AS=2.52e-14 PD=5.9e-07 PS=6.4e-07
mXI2/MM0 N_XI2/NET4_XI2/MM0_d N_NET58_XI2/MM0_g N_VDD_XI2/MM0_s N_VDD_XI2/MM0_b
+ PMOS_VTL L=5e-08 W=1.8e-07 AD=2.07e-14 AS=2.52e-14 PD=5.9e-07 PS=6.4e-07
mXI56/Xq_inv/MM0 N_NET58_XI56/Xq_inv/MM0_d N_XI56/NET5_XI56/Xq_inv/MM0_g
+ N_VDD_XI56/Xq_inv/MM0_s N_VDD_XI56/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI56/Xinv_loopback/MM0 N_XI56/NET10_XI56/Xinv_loopback/MM0_d
+ N_XI56/NET5_XI56/Xinv_loopback/MM0_g N_VDD_XI56/Xinv_loopback/MM0_s
+ N_VDD_XI56/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI56/Xt_n/Mt_nand_pmos_2 N_XI56/NET5_XI56/Xt_n/Mt_nand_pmos_2_d
+ N_XI56/NET10_XI56/Xt_n/Mt_nand_pmos_2_g
+ N_XI56/XT_N/NET3_XI56/Xt_n/Mt_nand_pmos_2_s N_VDD_XI56/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14 PD=6.2e-07 PS=5.6e-07
mXI56/Xt_n/Mt_nand_pmos_1 N_XI56/NET5_XI56/Xt_n/Mt_nand_pmos_2_d
+ N_XI56/:RESET_XI56/Xt_n/Mt_nand_pmos_1_g
+ N_XI56/XT_N/NET3_XI56/Xt_n/Mt_nand_pmos_1_s N_VDD_XI56/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=2.4e-14 PD=6.2e-07 PS=6.2e-07
mXI56/Xt_n/Mt_nand_pmos_state_ctrl N_XI56/XT_N/NET3_XI56/Xt_n/Mt_nand_pmos_1_s
+ N_XI56/CLK_XI56/Xt_n/Mt_nand_pmos_state_ctrl_g
+ N_VDD_XI56/Xt_n/Mt_nand_pmos_state_ctrl_s N_VDD_XI56/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14 PD=6.2e-07 PS=5.6e-07
mXI56/X:reset/MM0 N_XI56/:RESET_XI56/X:reset/MM0_d N_RESET_XI56/X:reset/MM0_g
+ N_VDD_XI56/X:reset/MM0_s N_VDD_XI56/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI56/X:clk_inv/MM0 N_XI56/CLK_XI56/X:clk_inv/MM0_d
+ N_XI56/:CLK_XI56/X:clk_inv/MM0_g N_VDD_XI56/X:clk_inv/MM0_s
+ N_VDD_XI56/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI56/Xclk_inv/MM0 N_XI56/:CLK_XI56/Xclk_inv/MM0_d
+ N_CLK_MAIN_XI56/Xclk_inv/MM0_g N_VDD_XI56/Xclk_inv/MM0_s
+ N_VDD_XI56/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI56/Xtg2/Mtg1_pmos N_XI56/NET5_XI56/Xtg2/Mtg1_pmos_d
+ N_XI56/:CLK_XI56/Xtg2/Mtg1_pmos_g N_XI56/NET6_XI56/Xtg2/Mtg1_pmos_s
+ N_VDD_XI56/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI56/Xt_i1/Mt_i_pmos_state_ctrl XI56/XT_I1/NET1
+ N_XI56/:CLK_XI56/Xt_i1/Mt_i_pmos_state_ctrl_g
+ N_VDD_XI56/Xt_i1/Mt_i_pmos_state_ctrl_s N_VDD_XI56/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.92e-14 PD=6e-07 PS=5.6e-07
mXI56/Xt_i1/Mt_i_pmos N_XI56/NET1_XI56/Xt_i1/Mt_i_pmos_d
+ N_XI56/NET6_XI56/Xt_i1/Mt_i_pmos_g XI56/XT_I1/NET1 N_VDD_XI56/Xq_inv/MM0_b
+ PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=2.24e-14 PD=5.6e-07 PS=6e-07
mXI56/Xnand/Mnand_pmos_2 N_XI56/NET6_XI56/Xnand/Mnand_pmos_2_d
+ N_XI56/:RESET_XI56/Xnand/Mnand_pmos_2_g N_VDD_XI56/Xnand/Mnand_pmos_2_s
+ N_VDD_XI56/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14
+ PD=6.2e-07 PS=5.6e-07
mXI56/Xnand/Mnand_pmos_1 N_XI56/NET6_XI56/Xnand/Mnand_pmos_2_d
+ N_XI56/NET1_XI56/Xnand/Mnand_pmos_1_g N_VDD_XI56/Xnand/Mnand_pmos_1_s
+ N_VDD_XI56/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14
+ PD=6.2e-07 PS=5.6e-07
mXI56/Xtg1/Mtg1_pmos N_XI56/NET1_XI56/Xtg1/Mtg1_pmos_d
+ N_XI56/CLK_XI56/Xtg1/Mtg1_pmos_g N_XI56/NET2_XI56/Xtg1/Mtg1_pmos_s
+ N_VDD_XI56/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI56/X:d_inv/MM0 N_XI56/NET2_XI56/X:d_inv/MM0_d N_XI56/NET8_XI56/X:d_inv/MM0_g
+ N_VDD_XI56/X:d_inv/MM0_s N_VDD_XI56/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI56/Xd_inv/MM0 N_XI56/NET8_XI56/Xd_inv/MM0_d N_A2_XI56/Xd_inv/MM0_g
+ N_VDD_XI56/Xd_inv/MM0_s N_VDD_XI56/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI9/MM1 N_XI9/NET4_XI9/MM1_d N_NET60_XI9/MM1_g N_VDD_XI9/MM0_s N_VDD_XI9/MM0_b
+ PMOS_VTL L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.52e-14 PD=6.4e-07 PS=6.4e-07
mXI2/MM1 N_XI2/NET4_XI2/MM1_d N_NET60_XI2/MM1_g N_VDD_XI2/MM0_s N_VDD_XI2/MM0_b
+ PMOS_VTL L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.52e-14 PD=6.4e-07 PS=6.4e-07
mXI68/Xinv_loopback/MM0 N_XI68/NET10_XI68/Xinv_loopback/MM0_d
+ N_XI68/NET5_XI68/Xinv_loopback/MM0_g N_VDD_XI68/Xinv_loopback/MM0_s
+ N_VDD_XI67/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI9/MM3 N_NET39_XI9/MM3_d N_NET38_XI9/MM3_g N_XI9/NET4_XI9/MM1_d
+ N_VDD_XI9/MM0_b PMOS_VTL L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.52e-14 PD=6.4e-07
+ PS=6.4e-07
mXI2/MM3 N_NET20_XI2/MM3_d N_NET17_XI2/MM3_g N_XI2/NET4_XI2/MM1_d
+ N_VDD_XI2/MM0_b PMOS_VTL L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.52e-14 PD=6.4e-07
+ PS=6.4e-07
mXI9/MM4 N_NET39_XI9/MM3_d N_NET58_XI9/MM4_g XI9/NET7 N_VDD_XI9/MM0_b PMOS_VTL
+ L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.52e-14 PD=6.4e-07 PS=6.4e-07
mXI2/MM4 N_NET20_XI2/MM3_d N_NET58_XI2/MM4_g XI2/NET7 N_VDD_XI2/MM0_b PMOS_VTL
+ L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.52e-14 PD=6.4e-07 PS=6.4e-07
mXI68/Xt_n/Mt_nand_pmos_2 N_XI68/NET5_XI68/Xt_n/Mt_nand_pmos_2_d
+ N_XI68/NET10_XI68/Xt_n/Mt_nand_pmos_2_g
+ N_XI68/XT_N/NET3_XI68/Xt_n/Mt_nand_pmos_2_s N_VDD_XI67/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14 PD=6.2e-07 PS=5.6e-07
mXI9/MM2 XI9/NET7 N_NET60_XI9/MM2_g N_VDD_XI9/MM2_s N_VDD_XI9/MM0_b PMOS_VTL
+ L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.07e-14 PD=6.4e-07 PS=5.9e-07
mXI2/MM2 XI2/NET7 N_NET60_XI2/MM2_g N_VDD_XI2/MM2_s N_VDD_XI2/MM0_b PMOS_VTL
+ L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.07e-14 PD=6.4e-07 PS=5.9e-07
mXI68/Xt_n/Mt_nand_pmos_1 N_XI68/NET5_XI68/Xt_n/Mt_nand_pmos_2_d
+ N_XI68/:RESET_XI68/Xt_n/Mt_nand_pmos_1_g
+ N_XI68/XT_N/NET3_XI68/Xt_n/Mt_nand_pmos_1_s N_VDD_XI67/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=2.4e-14 PD=6.2e-07 PS=6.2e-07
mXI68/Xt_n/Mt_nand_pmos_state_ctrl N_XI68/XT_N/NET3_XI68/Xt_n/Mt_nand_pmos_1_s
+ N_XI68/CLK_XI68/Xt_n/Mt_nand_pmos_state_ctrl_g
+ N_VDD_XI68/Xt_n/Mt_nand_pmos_state_ctrl_s N_VDD_XI67/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14 PD=6.2e-07 PS=5.6e-07
mXI9/MM10 N_XI9/NET18_XI9/MM10_d N_NET58_XI9/MM10_g N_VDD_XI9/MM10_s
+ N_VDD_XI9/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.84e-14 PD=6e-07
+ PS=5.5e-07
mXI2/MM10 N_XI2/NET18_XI2/MM10_d N_NET58_XI2/MM10_g N_VDD_XI2/MM10_s
+ N_VDD_XI2/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.84e-14 PD=6e-07
+ PS=5.5e-07
mXI9/MM20 N_XI9/NET18_XI9/MM10_d N_NET60_XI9/MM20_g N_VDD_XI9/MM20_s
+ N_VDD_XI9/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.24e-14 AS=2.24e-14 PD=6e-07
+ PS=6e-07
mXI2/MM20 N_XI2/NET18_XI2/MM10_d N_NET60_XI2/MM20_g N_VDD_XI2/MM20_s
+ N_VDD_XI2/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.24e-14 AS=2.24e-14 PD=6e-07
+ PS=6e-07
mXI9/MM11 N_XI9/NET18_XI9/MM11_d N_NET38_XI9/MM11_g N_VDD_XI9/MM20_s
+ N_VDD_XI9/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14 PD=5.5e-07
+ PS=6e-07
mXI2/MM11 N_XI2/NET18_XI2/MM11_d N_NET17_XI2/MM11_g N_VDD_XI2/MM20_s
+ N_VDD_XI2/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14 PD=5.5e-07
+ PS=6e-07
mXI68/X:reset/MM0 N_XI68/:RESET_XI68/X:reset/MM0_d N_RESET_XI68/X:reset/MM0_g
+ N_VDD_XI68/X:reset/MM0_s N_VDD_XI67/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI9/MM13 N_NET40_XI9/MM13_d N_NET39_XI9/MM13_g N_XI9/NET18_XI9/MM13_s
+ N_VDD_XI9/MM0_b PMOS_VTL L=5e-08 W=1.4e-07 AD=1.68e-14 AS=1.75e-14 PD=5.2e-07
+ PS=5.3e-07
mXI2/MM13 N_NET70_XI2/MM13_d N_NET20_XI2/MM13_g N_XI2/NET18_XI2/MM13_s
+ N_VDD_XI2/MM0_b PMOS_VTL L=5e-08 W=1.4e-07 AD=1.68e-14 AS=1.75e-14 PD=5.2e-07
+ PS=5.3e-07
mXI68/X:clk_inv/MM0 N_XI68/CLK_XI68/X:clk_inv/MM0_d
+ N_XI68/:CLK_XI68/X:clk_inv/MM0_g N_VDD_XI68/X:clk_inv/MM0_s
+ N_VDD_XI67/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI9/MM14 N_NET40_XI9/MM14_d N_NET38_XI9/MM14_g XI9/NET21 N_VDD_XI9/MM0_b
+ PMOS_VTL L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14 PD=5.5e-07 PS=6e-07
mXI2/MM14 N_NET70_XI2/MM14_d N_NET17_XI2/MM14_g XI2/NET21 N_VDD_XI2/MM0_b
+ PMOS_VTL L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14 PD=5.5e-07 PS=6e-07
mXI68/Xclk_inv/MM0 N_XI68/:CLK_XI68/Xclk_inv/MM0_d
+ N_CLK_MAIN_XI68/Xclk_inv/MM0_g N_VDD_XI68/Xclk_inv/MM0_s
+ N_VDD_XI67/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI9/MM12 XI9/NET21 N_NET58_XI9/MM12_g XI9/NET20 N_VDD_XI9/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.24e-14 AS=2.24e-14 PD=6e-07 PS=6e-07
mXI2/MM12 XI2/NET21 N_NET58_XI2/MM12_g XI2/NET20 N_VDD_XI2/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.24e-14 AS=2.24e-14 PD=6e-07 PS=6e-07
mXI9/MM22 XI9/NET20 N_NET60_XI9/MM22_g N_VDD_XI9/MM22_s N_VDD_XI9/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.84e-14 PD=6e-07 PS=5.5e-07
mXI2/MM22 XI2/NET20 N_NET60_XI2/MM22_g N_VDD_XI2/MM22_s N_VDD_XI2/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.84e-14 PD=6e-07 PS=5.5e-07
mXI68/Xtg2/Mtg1_pmos N_XI68/NET5_XI68/Xtg2/Mtg1_pmos_d
+ N_XI68/:CLK_XI68/Xtg2/Mtg1_pmos_g N_XI68/NET6_XI68/Xtg2/Mtg1_pmos_s
+ N_VDD_XI67/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI57/Xq_inv/MM0 N_NET60_XI57/Xq_inv/MM0_d N_XI57/NET5_XI57/Xq_inv/MM0_g
+ N_VDD_XI57/Xq_inv/MM0_s N_VDD_XI57/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI57/Xinv_loopback/MM0 N_XI57/NET10_XI57/Xinv_loopback/MM0_d
+ N_XI57/NET5_XI57/Xinv_loopback/MM0_g N_VDD_XI57/Xinv_loopback/MM0_s
+ N_VDD_XI57/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI57/Xt_n/Mt_nand_pmos_2 N_XI57/NET5_XI57/Xt_n/Mt_nand_pmos_2_d
+ N_XI57/NET10_XI57/Xt_n/Mt_nand_pmos_2_g
+ N_XI57/XT_N/NET3_XI57/Xt_n/Mt_nand_pmos_2_s N_VDD_XI57/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14 PD=6.2e-07 PS=5.6e-07
mXI57/Xt_n/Mt_nand_pmos_1 N_XI57/NET5_XI57/Xt_n/Mt_nand_pmos_2_d
+ N_XI57/:RESET_XI57/Xt_n/Mt_nand_pmos_1_g
+ N_XI57/XT_N/NET3_XI57/Xt_n/Mt_nand_pmos_1_s N_VDD_XI57/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=2.4e-14 PD=6.2e-07 PS=6.2e-07
mXI57/Xt_n/Mt_nand_pmos_state_ctrl N_XI57/XT_N/NET3_XI57/Xt_n/Mt_nand_pmos_1_s
+ N_XI57/CLK_XI57/Xt_n/Mt_nand_pmos_state_ctrl_g
+ N_VDD_XI57/Xt_n/Mt_nand_pmos_state_ctrl_s N_VDD_XI57/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14 PD=6.2e-07 PS=5.6e-07
mXI57/X:reset/MM0 N_XI57/:RESET_XI57/X:reset/MM0_d N_RESET_XI57/X:reset/MM0_g
+ N_VDD_XI57/X:reset/MM0_s N_VDD_XI57/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI57/X:clk_inv/MM0 N_XI57/CLK_XI57/X:clk_inv/MM0_d
+ N_XI57/:CLK_XI57/X:clk_inv/MM0_g N_VDD_XI57/X:clk_inv/MM0_s
+ N_VDD_XI57/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI57/Xclk_inv/MM0 N_XI57/:CLK_XI57/Xclk_inv/MM0_d
+ N_CLK_MAIN_XI57/Xclk_inv/MM0_g N_VDD_XI57/Xclk_inv/MM0_s
+ N_VDD_XI57/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI57/Xtg2/Mtg1_pmos N_XI57/NET5_XI57/Xtg2/Mtg1_pmos_d
+ N_XI57/:CLK_XI57/Xtg2/Mtg1_pmos_g N_XI57/NET6_XI57/Xtg2/Mtg1_pmos_s
+ N_VDD_XI57/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI57/Xt_i1/Mt_i_pmos_state_ctrl XI57/XT_I1/NET1
+ N_XI57/:CLK_XI57/Xt_i1/Mt_i_pmos_state_ctrl_g
+ N_VDD_XI57/Xt_i1/Mt_i_pmos_state_ctrl_s N_VDD_XI57/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.92e-14 PD=6e-07 PS=5.6e-07
mXI57/Xt_i1/Mt_i_pmos N_XI57/NET1_XI57/Xt_i1/Mt_i_pmos_d
+ N_XI57/NET6_XI57/Xt_i1/Mt_i_pmos_g XI57/XT_I1/NET1 N_VDD_XI57/Xq_inv/MM0_b
+ PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=2.24e-14 PD=5.6e-07 PS=6e-07
mXI57/Xnand/Mnand_pmos_2 N_XI57/NET6_XI57/Xnand/Mnand_pmos_2_d
+ N_XI57/:RESET_XI57/Xnand/Mnand_pmos_2_g N_VDD_XI57/Xnand/Mnand_pmos_2_s
+ N_VDD_XI57/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14
+ PD=6.2e-07 PS=5.6e-07
mXI57/Xnand/Mnand_pmos_1 N_XI57/NET6_XI57/Xnand/Mnand_pmos_2_d
+ N_XI57/NET1_XI57/Xnand/Mnand_pmos_1_g N_VDD_XI57/Xnand/Mnand_pmos_1_s
+ N_VDD_XI57/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14
+ PD=6.2e-07 PS=5.6e-07
mXI57/Xtg1/Mtg1_pmos N_XI57/NET1_XI57/Xtg1/Mtg1_pmos_d
+ N_XI57/CLK_XI57/Xtg1/Mtg1_pmos_g N_XI57/NET2_XI57/Xtg1/Mtg1_pmos_s
+ N_VDD_XI57/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI57/X:d_inv/MM0 N_XI57/NET2_XI57/X:d_inv/MM0_d N_XI57/NET8_XI57/X:d_inv/MM0_g
+ N_VDD_XI57/X:d_inv/MM0_s N_VDD_XI57/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI57/Xd_inv/MM0 N_XI57/NET8_XI57/Xd_inv/MM0_d N_B2_XI57/Xd_inv/MM0_g
+ N_VDD_XI57/Xd_inv/MM0_s N_VDD_XI57/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI76/MM0 N_NET11_XI76/MM0_d N_NET70_XI76/MM0_g N_VDD_XI76/MM0_s
+ N_VDD_XI76/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14 PD=5.6e-07
+ PS=5.6e-07
mXI34/XI0/MM0 N_XI34/:SEL_XI34/XI0/MM0_d N_GND_XI34/XI0/MM0_g
+ N_VDD_XI34/XI0/MM0_s N_VDD_XI34/XI0/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.84e-14 AS=1.84e-14 PD=5.5e-07 PS=5.5e-07
mXI68/Xt_i1/Mt_i_pmos_state_ctrl XI68/XT_I1/NET1
+ N_XI68/:CLK_XI68/Xt_i1/Mt_i_pmos_state_ctrl_g
+ N_VDD_XI68/Xt_i1/Mt_i_pmos_state_ctrl_s N_VDD_XI67/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.92e-14 PD=6e-07 PS=5.6e-07
mXI68/Xt_i1/Mt_i_pmos N_XI68/NET1_XI68/Xt_i1/Mt_i_pmos_d
+ N_XI68/NET6_XI68/Xt_i1/Mt_i_pmos_g XI68/XT_I1/NET1 N_VDD_XI67/Xq_inv/MM0_b
+ PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=2.24e-14 PD=5.6e-07 PS=6e-07
mXI34/MM0 N_NET11_XI34/MM0_d N_GND_XI34/MM0_g N_NET63_XI34/MM0_s
+ N_VDD_XI34/XI0/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14
+ PD=5.5e-07 PS=6e-07
mXI47/MM0 N_NET12_XI47/MM0_d N_NET40_XI47/MM0_g N_VDD_XI47/MM0_s
+ N_VDD_XI47/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14 PD=5.6e-07
+ PS=5.6e-07
mXI34/MM1 N_NET12_XI34/MM1_d N_XI34/:SEL_XI34/MM1_g N_NET63_XI34/MM0_s
+ N_VDD_XI34/XI0/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14
+ PD=5.5e-07 PS=6e-07
mXI68/Xnand/Mnand_pmos_2 N_XI68/NET6_XI68/Xnand/Mnand_pmos_2_d
+ N_XI68/:RESET_XI68/Xnand/Mnand_pmos_2_g N_VDD_XI68/Xnand/Mnand_pmos_2_s
+ N_VDD_XI67/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14
+ PD=6.2e-07 PS=5.6e-07
mXI68/Xnand/Mnand_pmos_1 N_XI68/NET6_XI68/Xnand/Mnand_pmos_2_d
+ N_XI68/NET1_XI68/Xnand/Mnand_pmos_1_g N_VDD_XI68/Xnand/Mnand_pmos_1_s
+ N_VDD_XI67/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14
+ PD=6.2e-07 PS=5.6e-07
mXI68/Xtg1/Mtg1_pmos N_XI68/NET1_XI68/Xtg1/Mtg1_pmos_d
+ N_XI68/CLK_XI68/Xtg1/Mtg1_pmos_g N_XI68/NET2_XI68/Xtg1/Mtg1_pmos_s
+ N_VDD_XI67/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI68/X:d_inv/MM0 N_XI68/NET2_XI68/X:d_inv/MM0_d N_XI68/NET8_XI68/X:d_inv/MM0_g
+ N_VDD_XI68/X:d_inv/MM0_s N_VDD_XI67/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI68/Xd_inv/MM0 N_XI68/NET8_XI68/Xd_inv/MM0_d N_NET63_XI68/Xd_inv/MM0_g
+ N_VDD_XI68/Xd_inv/MM0_s N_VDD_XI67/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI10/MM0 N_XI10/NET4_XI10/MM0_d N_NET22_XI10/MM0_g N_VDD_XI10/MM0_s
+ N_VDD_XI10/MM0_b PMOS_VTL L=5e-08 W=1.8e-07 AD=2.07e-14 AS=2.52e-14 PD=5.9e-07
+ PS=6.4e-07
mXI3/MM0 N_XI3/NET4_XI3/MM0_d N_NET22_XI3/MM0_g N_VDD_XI3/MM0_s N_VDD_XI3/MM0_b
+ PMOS_VTL L=5e-08 W=1.8e-07 AD=2.07e-14 AS=2.52e-14 PD=5.9e-07 PS=6.4e-07
mXI69/Xq_inv/MM0 N_S3_XI69/Xq_inv/MM0_d N_XI69/NET5_XI69/Xq_inv/MM0_g
+ N_VDD_XI69/Xq_inv/MM0_s N_VDD_XI69/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI18/MM0 N_NET22_XI18/MM0_d N_NET57_XI18/MM0_g N_VDD_XI18/MM0_s
+ N_VDD_XI18/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14 PD=5.6e-07
+ PS=5.6e-07
mXI54/Xq_inv/MM0 N_NET57_XI54/Xq_inv/MM0_d N_XI54/NET5_XI54/Xq_inv/MM0_g
+ N_VDD_XI54/Xq_inv/MM0_s N_VDD_XI54/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI54/Xinv_loopback/MM0 N_XI54/NET10_XI54/Xinv_loopback/MM0_d
+ N_XI54/NET5_XI54/Xinv_loopback/MM0_g N_VDD_XI54/Xinv_loopback/MM0_s
+ N_VDD_XI54/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI54/Xt_n/Mt_nand_pmos_2 N_XI54/NET5_XI54/Xt_n/Mt_nand_pmos_2_d
+ N_XI54/NET10_XI54/Xt_n/Mt_nand_pmos_2_g
+ N_XI54/XT_N/NET3_XI54/Xt_n/Mt_nand_pmos_2_s N_VDD_XI54/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14 PD=6.2e-07 PS=5.6e-07
mXI54/Xt_n/Mt_nand_pmos_1 N_XI54/NET5_XI54/Xt_n/Mt_nand_pmos_2_d
+ N_XI54/:RESET_XI54/Xt_n/Mt_nand_pmos_1_g
+ N_XI54/XT_N/NET3_XI54/Xt_n/Mt_nand_pmos_1_s N_VDD_XI54/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=2.4e-14 PD=6.2e-07 PS=6.2e-07
mXI54/Xt_n/Mt_nand_pmos_state_ctrl N_XI54/XT_N/NET3_XI54/Xt_n/Mt_nand_pmos_1_s
+ N_XI54/CLK_XI54/Xt_n/Mt_nand_pmos_state_ctrl_g
+ N_VDD_XI54/Xt_n/Mt_nand_pmos_state_ctrl_s N_VDD_XI54/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14 PD=6.2e-07 PS=5.6e-07
mXI54/X:reset/MM0 N_XI54/:RESET_XI54/X:reset/MM0_d N_RESET_XI54/X:reset/MM0_g
+ N_VDD_XI54/X:reset/MM0_s N_VDD_XI54/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI54/X:clk_inv/MM0 N_XI54/CLK_XI54/X:clk_inv/MM0_d
+ N_XI54/:CLK_XI54/X:clk_inv/MM0_g N_VDD_XI54/X:clk_inv/MM0_s
+ N_VDD_XI54/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI54/Xclk_inv/MM0 N_XI54/:CLK_XI54/Xclk_inv/MM0_d
+ N_CLK_MAIN_XI54/Xclk_inv/MM0_g N_VDD_XI54/Xclk_inv/MM0_s
+ N_VDD_XI54/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI54/Xtg2/Mtg1_pmos N_XI54/NET5_XI54/Xtg2/Mtg1_pmos_d
+ N_XI54/:CLK_XI54/Xtg2/Mtg1_pmos_g N_XI54/NET6_XI54/Xtg2/Mtg1_pmos_s
+ N_VDD_XI54/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI54/Xt_i1/Mt_i_pmos_state_ctrl XI54/XT_I1/NET1
+ N_XI54/:CLK_XI54/Xt_i1/Mt_i_pmos_state_ctrl_g
+ N_VDD_XI54/Xt_i1/Mt_i_pmos_state_ctrl_s N_VDD_XI54/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.92e-14 PD=6e-07 PS=5.6e-07
mXI54/Xt_i1/Mt_i_pmos N_XI54/NET1_XI54/Xt_i1/Mt_i_pmos_d
+ N_XI54/NET6_XI54/Xt_i1/Mt_i_pmos_g XI54/XT_I1/NET1 N_VDD_XI54/Xq_inv/MM0_b
+ PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=2.24e-14 PD=5.6e-07 PS=6e-07
mXI54/Xnand/Mnand_pmos_2 N_XI54/NET6_XI54/Xnand/Mnand_pmos_2_d
+ N_XI54/:RESET_XI54/Xnand/Mnand_pmos_2_g N_VDD_XI54/Xnand/Mnand_pmos_2_s
+ N_VDD_XI54/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14
+ PD=6.2e-07 PS=5.6e-07
mXI54/Xnand/Mnand_pmos_1 N_XI54/NET6_XI54/Xnand/Mnand_pmos_2_d
+ N_XI54/NET1_XI54/Xnand/Mnand_pmos_1_g N_VDD_XI54/Xnand/Mnand_pmos_1_s
+ N_VDD_XI54/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14
+ PD=6.2e-07 PS=5.6e-07
mXI54/Xtg1/Mtg1_pmos N_XI54/NET1_XI54/Xtg1/Mtg1_pmos_d
+ N_XI54/CLK_XI54/Xtg1/Mtg1_pmos_g N_XI54/NET2_XI54/Xtg1/Mtg1_pmos_s
+ N_VDD_XI54/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI54/X:d_inv/MM0 N_XI54/NET2_XI54/X:d_inv/MM0_d N_XI54/NET8_XI54/X:d_inv/MM0_g
+ N_VDD_XI54/X:d_inv/MM0_s N_VDD_XI54/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI54/Xd_inv/MM0 N_XI54/NET8_XI54/Xd_inv/MM0_d N_A3_XI54/Xd_inv/MM0_g
+ N_VDD_XI54/Xd_inv/MM0_s N_VDD_XI54/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI10/MM1 N_XI10/NET4_XI10/MM1_d N_NET23_XI10/MM1_g N_VDD_XI10/MM0_s
+ N_VDD_XI10/MM0_b PMOS_VTL L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.52e-14 PD=6.4e-07
+ PS=6.4e-07
mXI3/MM1 N_XI3/NET4_XI3/MM1_d N_NET23_XI3/MM1_g N_VDD_XI3/MM0_s N_VDD_XI3/MM0_b
+ PMOS_VTL L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.52e-14 PD=6.4e-07 PS=6.4e-07
mXI10/MM3 N_NET41_XI10/MM3_d N_NET39_XI10/MM3_g N_XI10/NET4_XI10/MM1_d
+ N_VDD_XI10/MM0_b PMOS_VTL L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.52e-14 PD=6.4e-07
+ PS=6.4e-07
mXI3/MM3 N_NET21_XI3/MM3_d N_NET20_XI3/MM3_g N_XI3/NET4_XI3/MM1_d
+ N_VDD_XI3/MM0_b PMOS_VTL L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.52e-14 PD=6.4e-07
+ PS=6.4e-07
mXI69/Xinv_loopback/MM0 N_XI69/NET10_XI69/Xinv_loopback/MM0_d
+ N_XI69/NET5_XI69/Xinv_loopback/MM0_g N_VDD_XI69/Xinv_loopback/MM0_s
+ N_VDD_XI69/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI10/MM4 N_NET41_XI10/MM3_d N_NET22_XI10/MM4_g XI10/NET7 N_VDD_XI10/MM0_b
+ PMOS_VTL L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.52e-14 PD=6.4e-07 PS=6.4e-07
mXI3/MM4 N_NET21_XI3/MM3_d N_NET22_XI3/MM4_g XI3/NET7 N_VDD_XI3/MM0_b PMOS_VTL
+ L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.52e-14 PD=6.4e-07 PS=6.4e-07
mXI10/MM2 XI10/NET7 N_NET23_XI10/MM2_g N_VDD_XI10/MM2_s N_VDD_XI10/MM0_b
+ PMOS_VTL L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.07e-14 PD=6.4e-07 PS=5.9e-07
mXI3/MM2 XI3/NET7 N_NET23_XI3/MM2_g N_VDD_XI3/MM2_s N_VDD_XI3/MM0_b PMOS_VTL
+ L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.07e-14 PD=6.4e-07 PS=5.9e-07
mXI69/Xt_n/Mt_nand_pmos_2 N_XI69/NET5_XI69/Xt_n/Mt_nand_pmos_2_d
+ N_XI69/NET10_XI69/Xt_n/Mt_nand_pmos_2_g
+ N_XI69/XT_N/NET3_XI69/Xt_n/Mt_nand_pmos_2_s N_VDD_XI69/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14 PD=6.2e-07 PS=5.6e-07
mXI10/MM10 N_XI10/NET18_XI10/MM10_d N_NET22_XI10/MM10_g N_VDD_XI10/MM10_s
+ N_VDD_XI10/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.84e-14 PD=6e-07
+ PS=5.5e-07
mXI3/MM10 N_XI3/NET18_XI3/MM10_d N_NET22_XI3/MM10_g N_VDD_XI3/MM10_s
+ N_VDD_XI3/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.84e-14 PD=6e-07
+ PS=5.5e-07
mXI69/Xt_n/Mt_nand_pmos_1 N_XI69/NET5_XI69/Xt_n/Mt_nand_pmos_2_d
+ N_XI69/:RESET_XI69/Xt_n/Mt_nand_pmos_1_g
+ N_XI69/XT_N/NET3_XI69/Xt_n/Mt_nand_pmos_1_s N_VDD_XI69/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=2.4e-14 PD=6.2e-07 PS=6.2e-07
mXI10/MM20 N_XI10/NET18_XI10/MM10_d N_NET23_XI10/MM20_g N_VDD_XI10/MM20_s
+ N_VDD_XI10/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.24e-14 AS=2.24e-14 PD=6e-07
+ PS=6e-07
mXI3/MM20 N_XI3/NET18_XI3/MM10_d N_NET23_XI3/MM20_g N_VDD_XI3/MM20_s
+ N_VDD_XI3/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.24e-14 AS=2.24e-14 PD=6e-07
+ PS=6e-07
mXI69/Xt_n/Mt_nand_pmos_state_ctrl N_XI69/XT_N/NET3_XI69/Xt_n/Mt_nand_pmos_1_s
+ N_XI69/CLK_XI69/Xt_n/Mt_nand_pmos_state_ctrl_g
+ N_VDD_XI69/Xt_n/Mt_nand_pmos_state_ctrl_s N_VDD_XI69/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14 PD=6.2e-07 PS=5.6e-07
mXI10/MM11 N_XI10/NET18_XI10/MM11_d N_NET39_XI10/MM11_g N_VDD_XI10/MM20_s
+ N_VDD_XI10/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14 PD=5.5e-07
+ PS=6e-07
mXI3/MM11 N_XI3/NET18_XI3/MM11_d N_NET20_XI3/MM11_g N_VDD_XI3/MM20_s
+ N_VDD_XI3/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14 PD=5.5e-07
+ PS=6e-07
mXI69/X:reset/MM0 N_XI69/:RESET_XI69/X:reset/MM0_d N_RESET_XI69/X:reset/MM0_g
+ N_VDD_XI69/X:reset/MM0_s N_VDD_XI69/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI10/MM13 N_NET42_XI10/MM13_d N_NET41_XI10/MM13_g N_XI10/NET18_XI10/MM13_s
+ N_VDD_XI10/MM0_b PMOS_VTL L=5e-08 W=1.4e-07 AD=1.68e-14 AS=1.75e-14 PD=5.2e-07
+ PS=5.3e-07
mXI3/MM13 N_NET24_XI3/MM13_d N_NET21_XI3/MM13_g N_XI3/NET18_XI3/MM13_s
+ N_VDD_XI3/MM0_b PMOS_VTL L=5e-08 W=1.4e-07 AD=1.68e-14 AS=1.75e-14 PD=5.2e-07
+ PS=5.3e-07
mXI69/X:clk_inv/MM0 N_XI69/CLK_XI69/X:clk_inv/MM0_d
+ N_XI69/:CLK_XI69/X:clk_inv/MM0_g N_VDD_XI69/X:clk_inv/MM0_s
+ N_VDD_XI69/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI10/MM14 N_NET42_XI10/MM14_d N_NET39_XI10/MM14_g XI10/NET21 N_VDD_XI10/MM0_b
+ PMOS_VTL L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14 PD=5.5e-07 PS=6e-07
mXI3/MM14 N_NET24_XI3/MM14_d N_NET20_XI3/MM14_g XI3/NET21 N_VDD_XI3/MM0_b
+ PMOS_VTL L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14 PD=5.5e-07 PS=6e-07
mXI10/MM12 XI10/NET21 N_NET22_XI10/MM12_g XI10/NET20 N_VDD_XI10/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.24e-14 AS=2.24e-14 PD=6e-07 PS=6e-07
mXI3/MM12 XI3/NET21 N_NET22_XI3/MM12_g XI3/NET20 N_VDD_XI3/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.24e-14 AS=2.24e-14 PD=6e-07 PS=6e-07
mXI10/MM22 XI10/NET20 N_NET23_XI10/MM22_g N_VDD_XI10/MM22_s N_VDD_XI10/MM0_b
+ PMOS_VTL L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.84e-14 PD=6e-07 PS=5.5e-07
mXI3/MM22 XI3/NET20 N_NET23_XI3/MM22_g N_VDD_XI3/MM22_s N_VDD_XI3/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.84e-14 PD=6e-07 PS=5.5e-07
mXI69/Xclk_inv/MM0 N_XI69/:CLK_XI69/Xclk_inv/MM0_d
+ N_CLK_MAIN_XI69/Xclk_inv/MM0_g N_VDD_XI69/Xclk_inv/MM0_s
+ N_VDD_XI69/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI19/MM0 N_NET23_XI19/MM0_d N_NET55_XI19/MM0_g N_VDD_XI19/MM0_s
+ N_VDD_XI19/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14 PD=5.6e-07
+ PS=5.6e-07
mXI55/Xq_inv/MM0 N_NET55_XI55/Xq_inv/MM0_d N_XI55/NET5_XI55/Xq_inv/MM0_g
+ N_VDD_XI55/Xq_inv/MM0_s N_VDD_XI55/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI55/Xinv_loopback/MM0 N_XI55/NET10_XI55/Xinv_loopback/MM0_d
+ N_XI55/NET5_XI55/Xinv_loopback/MM0_g N_VDD_XI55/Xinv_loopback/MM0_s
+ N_VDD_XI55/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI55/Xt_n/Mt_nand_pmos_2 N_XI55/NET5_XI55/Xt_n/Mt_nand_pmos_2_d
+ N_XI55/NET10_XI55/Xt_n/Mt_nand_pmos_2_g
+ N_XI55/XT_N/NET3_XI55/Xt_n/Mt_nand_pmos_2_s N_VDD_XI55/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14 PD=6.2e-07 PS=5.6e-07
mXI55/Xt_n/Mt_nand_pmos_1 N_XI55/NET5_XI55/Xt_n/Mt_nand_pmos_2_d
+ N_XI55/:RESET_XI55/Xt_n/Mt_nand_pmos_1_g
+ N_XI55/XT_N/NET3_XI55/Xt_n/Mt_nand_pmos_1_s N_VDD_XI55/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=2.4e-14 PD=6.2e-07 PS=6.2e-07
mXI55/Xt_n/Mt_nand_pmos_state_ctrl N_XI55/XT_N/NET3_XI55/Xt_n/Mt_nand_pmos_1_s
+ N_XI55/CLK_XI55/Xt_n/Mt_nand_pmos_state_ctrl_g
+ N_VDD_XI55/Xt_n/Mt_nand_pmos_state_ctrl_s N_VDD_XI55/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14 PD=6.2e-07 PS=5.6e-07
mXI55/X:reset/MM0 N_XI55/:RESET_XI55/X:reset/MM0_d N_RESET_XI55/X:reset/MM0_g
+ N_VDD_XI55/X:reset/MM0_s N_VDD_XI55/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI55/X:clk_inv/MM0 N_XI55/CLK_XI55/X:clk_inv/MM0_d
+ N_XI55/:CLK_XI55/X:clk_inv/MM0_g N_VDD_XI55/X:clk_inv/MM0_s
+ N_VDD_XI55/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI55/Xclk_inv/MM0 N_XI55/:CLK_XI55/Xclk_inv/MM0_d
+ N_CLK_MAIN_XI55/Xclk_inv/MM0_g N_VDD_XI55/Xclk_inv/MM0_s
+ N_VDD_XI55/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI55/Xtg2/Mtg1_pmos N_XI55/NET5_XI55/Xtg2/Mtg1_pmos_d
+ N_XI55/:CLK_XI55/Xtg2/Mtg1_pmos_g N_XI55/NET6_XI55/Xtg2/Mtg1_pmos_s
+ N_VDD_XI55/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI55/Xt_i1/Mt_i_pmos_state_ctrl XI55/XT_I1/NET1
+ N_XI55/:CLK_XI55/Xt_i1/Mt_i_pmos_state_ctrl_g
+ N_VDD_XI55/Xt_i1/Mt_i_pmos_state_ctrl_s N_VDD_XI55/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.92e-14 PD=6e-07 PS=5.6e-07
mXI55/Xt_i1/Mt_i_pmos N_XI55/NET1_XI55/Xt_i1/Mt_i_pmos_d
+ N_XI55/NET6_XI55/Xt_i1/Mt_i_pmos_g XI55/XT_I1/NET1 N_VDD_XI55/Xq_inv/MM0_b
+ PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=2.24e-14 PD=5.6e-07 PS=6e-07
mXI55/Xnand/Mnand_pmos_2 N_XI55/NET6_XI55/Xnand/Mnand_pmos_2_d
+ N_XI55/:RESET_XI55/Xnand/Mnand_pmos_2_g N_VDD_XI55/Xnand/Mnand_pmos_2_s
+ N_VDD_XI55/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14
+ PD=6.2e-07 PS=5.6e-07
mXI55/Xnand/Mnand_pmos_1 N_XI55/NET6_XI55/Xnand/Mnand_pmos_2_d
+ N_XI55/NET1_XI55/Xnand/Mnand_pmos_1_g N_VDD_XI55/Xnand/Mnand_pmos_1_s
+ N_VDD_XI55/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14
+ PD=6.2e-07 PS=5.6e-07
mXI55/Xtg1/Mtg1_pmos N_XI55/NET1_XI55/Xtg1/Mtg1_pmos_d
+ N_XI55/CLK_XI55/Xtg1/Mtg1_pmos_g N_XI55/NET2_XI55/Xtg1/Mtg1_pmos_s
+ N_VDD_XI55/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI55/X:d_inv/MM0 N_XI55/NET2_XI55/X:d_inv/MM0_d N_XI55/NET8_XI55/X:d_inv/MM0_g
+ N_VDD_XI55/X:d_inv/MM0_s N_VDD_XI55/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI55/Xd_inv/MM0 N_XI55/NET8_XI55/Xd_inv/MM0_d N_B3_XI55/Xd_inv/MM0_g
+ N_VDD_XI55/Xd_inv/MM0_s N_VDD_XI55/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI69/Xtg2/Mtg1_pmos N_XI69/NET5_XI69/Xtg2/Mtg1_pmos_d
+ N_XI69/:CLK_XI69/Xtg2/Mtg1_pmos_g N_XI69/NET6_XI69/Xtg2/Mtg1_pmos_s
+ N_VDD_XI69/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI35/XI0/MM0 N_XI35/:SEL_XI35/XI0/MM0_d N_GND_XI35/XI0/MM0_g
+ N_VDD_XI35/XI0/MM0_s N_VDD_XI35/XI0/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.84e-14 AS=1.84e-14 PD=5.5e-07 PS=5.5e-07
mXI69/Xt_i1/Mt_i_pmos_state_ctrl XI69/XT_I1/NET1
+ N_XI69/:CLK_XI69/Xt_i1/Mt_i_pmos_state_ctrl_g
+ N_VDD_XI69/Xt_i1/Mt_i_pmos_state_ctrl_s N_VDD_XI69/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.92e-14 PD=6e-07 PS=5.6e-07
mXI35/MM0 N_NET24_XI35/MM0_d N_GND_XI35/MM0_g N_NET66_XI35/MM0_s
+ N_VDD_XI35/XI0/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14
+ PD=5.5e-07 PS=6e-07
mXI69/Xt_i1/Mt_i_pmos N_XI69/NET1_XI69/Xt_i1/Mt_i_pmos_d
+ N_XI69/NET6_XI69/Xt_i1/Mt_i_pmos_g XI69/XT_I1/NET1 N_VDD_XI69/Xq_inv/MM0_b
+ PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=2.24e-14 PD=5.6e-07 PS=6e-07
mXI35/MM1 N_NET42_XI35/MM1_d N_XI35/:SEL_XI35/MM1_g N_NET66_XI35/MM0_s
+ N_VDD_XI35/XI0/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14
+ PD=5.5e-07 PS=6e-07
mXI69/Xnand/Mnand_pmos_2 N_XI69/NET6_XI69/Xnand/Mnand_pmos_2_d
+ N_XI69/:RESET_XI69/Xnand/Mnand_pmos_2_g N_VDD_XI69/Xnand/Mnand_pmos_2_s
+ N_VDD_XI69/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14
+ PD=6.2e-07 PS=5.6e-07
mXI69/Xnand/Mnand_pmos_1 N_XI69/NET6_XI69/Xnand/Mnand_pmos_2_d
+ N_XI69/NET1_XI69/Xnand/Mnand_pmos_1_g N_VDD_XI69/Xnand/Mnand_pmos_1_s
+ N_VDD_XI69/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14
+ PD=6.2e-07 PS=5.6e-07
mXI44/XI0/MM0 N_XI44/:SEL_XI44/XI0/MM0_d N_GND_XI44/XI0/MM0_g
+ N_VDD_XI44/XI0/MM0_s N_VDD_XI44/XI0/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.84e-14 AS=1.84e-14 PD=5.5e-07 PS=5.5e-07
mXI69/Xtg1/Mtg1_pmos N_XI69/NET1_XI69/Xtg1/Mtg1_pmos_d
+ N_XI69/CLK_XI69/Xtg1/Mtg1_pmos_g N_XI69/NET2_XI69/Xtg1/Mtg1_pmos_s
+ N_VDD_XI69/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI44/MM0 N_NET21_XI44/MM0_d N_GND_XI44/MM0_g N_C3_OUT_XI44/MM0_s
+ N_VDD_XI44/XI0/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14
+ PD=5.5e-07 PS=6e-07
mXI69/X:d_inv/MM0 N_XI69/NET2_XI69/X:d_inv/MM0_d N_XI69/NET8_XI69/X:d_inv/MM0_g
+ N_VDD_XI69/X:d_inv/MM0_s N_VDD_XI69/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI44/MM1 N_NET41_XI44/MM1_d N_XI44/:SEL_XI44/MM1_g N_C3_OUT_XI44/MM0_s
+ N_VDD_XI44/XI0/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14
+ PD=5.5e-07 PS=6e-07
mXI69/Xd_inv/MM0 N_XI69/NET8_XI69/Xd_inv/MM0_d N_NET66_XI69/Xd_inv/MM0_g
+ N_VDD_XI69/Xd_inv/MM0_s N_VDD_XI69/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI70/Xq_inv/MM0 N_S4_XI70/Xq_inv/MM0_d N_XI70/NET5_XI70/Xq_inv/MM0_g
+ N_VDD_XI70/Xq_inv/MM0_s N_VDD_XI70/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI70/Xinv_loopback/MM0 N_XI70/NET10_XI70/Xinv_loopback/MM0_d
+ N_XI70/NET5_XI70/Xinv_loopback/MM0_g N_VDD_XI70/Xinv_loopback/MM0_s
+ N_VDD_XI70/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI70/Xt_n/Mt_nand_pmos_2 N_XI70/NET5_XI70/Xt_n/Mt_nand_pmos_2_d
+ N_XI70/NET10_XI70/Xt_n/Mt_nand_pmos_2_g
+ N_XI70/XT_N/NET3_XI70/Xt_n/Mt_nand_pmos_2_s N_VDD_XI70/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14 PD=6.2e-07 PS=5.6e-07
mXI11/MM0 N_XI11/NET4_XI11/MM0_d N_NET3_XI11/MM0_g N_VDD_XI11/MM0_s
+ N_VDD_XI11/MM0_b PMOS_VTL L=5e-08 W=1.8e-07 AD=2.07e-14 AS=2.52e-14 PD=5.9e-07
+ PS=6.4e-07
mXI4/MM0 N_XI4/NET4_XI4/MM0_d N_NET3_XI4/MM0_g N_VDD_XI4/MM0_s N_VDD_XI4/MM0_b
+ PMOS_VTL L=5e-08 W=1.8e-07 AD=2.07e-14 AS=2.52e-14 PD=5.9e-07 PS=6.4e-07
mXI70/Xt_n/Mt_nand_pmos_1 N_XI70/NET5_XI70/Xt_n/Mt_nand_pmos_2_d
+ N_XI70/:RESET_XI70/Xt_n/Mt_nand_pmos_1_g
+ N_XI70/XT_N/NET3_XI70/Xt_n/Mt_nand_pmos_1_s N_VDD_XI70/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=2.4e-14 PD=6.2e-07 PS=6.2e-07
mXI59/Xq_inv/MM0 N_NET3_XI59/Xq_inv/MM0_d N_XI59/NET5_XI59/Xq_inv/MM0_g
+ N_VDD_XI59/Xq_inv/MM0_s N_VDD_XI59/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI59/Xinv_loopback/MM0 N_XI59/NET10_XI59/Xinv_loopback/MM0_d
+ N_XI59/NET5_XI59/Xinv_loopback/MM0_g N_VDD_XI59/Xinv_loopback/MM0_s
+ N_VDD_XI59/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI59/Xt_n/Mt_nand_pmos_2 N_XI59/NET5_XI59/Xt_n/Mt_nand_pmos_2_d
+ N_XI59/NET10_XI59/Xt_n/Mt_nand_pmos_2_g
+ N_XI59/XT_N/NET3_XI59/Xt_n/Mt_nand_pmos_2_s N_VDD_XI59/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14 PD=6.2e-07 PS=5.6e-07
mXI59/Xt_n/Mt_nand_pmos_1 N_XI59/NET5_XI59/Xt_n/Mt_nand_pmos_2_d
+ N_XI59/:RESET_XI59/Xt_n/Mt_nand_pmos_1_g
+ N_XI59/XT_N/NET3_XI59/Xt_n/Mt_nand_pmos_1_s N_VDD_XI59/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=2.4e-14 PD=6.2e-07 PS=6.2e-07
mXI59/Xt_n/Mt_nand_pmos_state_ctrl N_XI59/XT_N/NET3_XI59/Xt_n/Mt_nand_pmos_1_s
+ N_XI59/CLK_XI59/Xt_n/Mt_nand_pmos_state_ctrl_g
+ N_VDD_XI59/Xt_n/Mt_nand_pmos_state_ctrl_s N_VDD_XI59/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14 PD=6.2e-07 PS=5.6e-07
mXI59/X:reset/MM0 N_XI59/:RESET_XI59/X:reset/MM0_d N_RESET_XI59/X:reset/MM0_g
+ N_VDD_XI59/X:reset/MM0_s N_VDD_XI59/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI59/X:clk_inv/MM0 N_XI59/CLK_XI59/X:clk_inv/MM0_d
+ N_XI59/:CLK_XI59/X:clk_inv/MM0_g N_VDD_XI59/X:clk_inv/MM0_s
+ N_VDD_XI59/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI59/Xclk_inv/MM0 N_XI59/:CLK_XI59/Xclk_inv/MM0_d
+ N_CLK_MAIN_XI59/Xclk_inv/MM0_g N_VDD_XI59/Xclk_inv/MM0_s
+ N_VDD_XI59/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI59/Xtg2/Mtg1_pmos N_XI59/NET5_XI59/Xtg2/Mtg1_pmos_d
+ N_XI59/:CLK_XI59/Xtg2/Mtg1_pmos_g N_XI59/NET6_XI59/Xtg2/Mtg1_pmos_s
+ N_VDD_XI59/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI59/Xt_i1/Mt_i_pmos_state_ctrl XI59/XT_I1/NET1
+ N_XI59/:CLK_XI59/Xt_i1/Mt_i_pmos_state_ctrl_g
+ N_VDD_XI59/Xt_i1/Mt_i_pmos_state_ctrl_s N_VDD_XI59/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.92e-14 PD=6e-07 PS=5.6e-07
mXI59/Xt_i1/Mt_i_pmos N_XI59/NET1_XI59/Xt_i1/Mt_i_pmos_d
+ N_XI59/NET6_XI59/Xt_i1/Mt_i_pmos_g XI59/XT_I1/NET1 N_VDD_XI59/Xq_inv/MM0_b
+ PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=2.24e-14 PD=5.6e-07 PS=6e-07
mXI59/Xnand/Mnand_pmos_2 N_XI59/NET6_XI59/Xnand/Mnand_pmos_2_d
+ N_XI59/:RESET_XI59/Xnand/Mnand_pmos_2_g N_VDD_XI59/Xnand/Mnand_pmos_2_s
+ N_VDD_XI59/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14
+ PD=6.2e-07 PS=5.6e-07
mXI59/Xnand/Mnand_pmos_1 N_XI59/NET6_XI59/Xnand/Mnand_pmos_2_d
+ N_XI59/NET1_XI59/Xnand/Mnand_pmos_1_g N_VDD_XI59/Xnand/Mnand_pmos_1_s
+ N_VDD_XI59/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14
+ PD=6.2e-07 PS=5.6e-07
mXI59/Xtg1/Mtg1_pmos N_XI59/NET1_XI59/Xtg1/Mtg1_pmos_d
+ N_XI59/CLK_XI59/Xtg1/Mtg1_pmos_g N_XI59/NET2_XI59/Xtg1/Mtg1_pmos_s
+ N_VDD_XI59/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI59/X:d_inv/MM0 N_XI59/NET2_XI59/X:d_inv/MM0_d N_XI59/NET8_XI59/X:d_inv/MM0_g
+ N_VDD_XI59/X:d_inv/MM0_s N_VDD_XI59/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI59/Xd_inv/MM0 N_XI59/NET8_XI59/Xd_inv/MM0_d N_A4_XI59/Xd_inv/MM0_g
+ N_VDD_XI59/Xd_inv/MM0_s N_VDD_XI59/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI11/MM1 N_XI11/NET4_XI11/MM1_d N_NET4_XI11/MM1_g N_VDD_XI11/MM0_s
+ N_VDD_XI11/MM0_b PMOS_VTL L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.52e-14 PD=6.4e-07
+ PS=6.4e-07
mXI4/MM1 N_XI4/NET4_XI4/MM1_d N_NET4_XI4/MM1_g N_VDD_XI4/MM0_s N_VDD_XI4/MM0_b
+ PMOS_VTL L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.52e-14 PD=6.4e-07 PS=6.4e-07
mXI70/Xt_n/Mt_nand_pmos_state_ctrl N_XI70/XT_N/NET3_XI70/Xt_n/Mt_nand_pmos_1_s
+ N_XI70/CLK_XI70/Xt_n/Mt_nand_pmos_state_ctrl_g
+ N_VDD_XI70/Xt_n/Mt_nand_pmos_state_ctrl_s N_VDD_XI70/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14 PD=6.2e-07 PS=5.6e-07
mXI11/MM3 N_:C4_C1_XI11/MM3_d N_VDD_XI11/MM3_g N_XI11/NET4_XI11/MM1_d
+ N_VDD_XI11/MM0_b PMOS_VTL L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.52e-14 PD=6.4e-07
+ PS=6.4e-07
mXI4/MM3 N_:C4_C0_XI4/MM3_d N_GND_XI4/MM3_g N_XI4/NET4_XI4/MM1_d N_VDD_XI4/MM0_b
+ PMOS_VTL L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.52e-14 PD=6.4e-07 PS=6.4e-07
mXI11/MM4 N_:C4_C1_XI11/MM3_d N_NET3_XI11/MM4_g XI11/NET7 N_VDD_XI11/MM0_b
+ PMOS_VTL L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.52e-14 PD=6.4e-07 PS=6.4e-07
mXI4/MM4 N_:C4_C0_XI4/MM3_d N_NET3_XI4/MM4_g XI4/NET7 N_VDD_XI4/MM0_b PMOS_VTL
+ L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.52e-14 PD=6.4e-07 PS=6.4e-07
mXI70/X:reset/MM0 N_XI70/:RESET_XI70/X:reset/MM0_d N_RESET_XI70/X:reset/MM0_g
+ N_VDD_XI70/X:reset/MM0_s N_VDD_XI70/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI11/MM2 XI11/NET7 N_NET4_XI11/MM2_g N_VDD_XI11/MM2_s N_VDD_XI11/MM0_b PMOS_VTL
+ L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.07e-14 PD=6.4e-07 PS=5.9e-07
mXI4/MM2 XI4/NET7 N_NET4_XI4/MM2_g N_VDD_XI4/MM2_s N_VDD_XI4/MM0_b PMOS_VTL
+ L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.07e-14 PD=6.4e-07 PS=5.9e-07
mXI11/MM10 N_XI11/NET18_XI11/MM10_d N_NET3_XI11/MM10_g N_VDD_XI11/MM10_s
+ N_VDD_XI11/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.84e-14 PD=6e-07
+ PS=5.5e-07
mXI4/MM10 N_XI4/NET18_XI4/MM10_d N_NET3_XI4/MM10_g N_VDD_XI4/MM10_s
+ N_VDD_XI4/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.84e-14 PD=6e-07
+ PS=5.5e-07
mXI70/X:clk_inv/MM0 N_XI70/CLK_XI70/X:clk_inv/MM0_d
+ N_XI70/:CLK_XI70/X:clk_inv/MM0_g N_VDD_XI70/X:clk_inv/MM0_s
+ N_VDD_XI70/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI11/MM20 N_XI11/NET18_XI11/MM10_d N_NET4_XI11/MM20_g N_VDD_XI11/MM20_s
+ N_VDD_XI11/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.24e-14 AS=2.24e-14 PD=6e-07
+ PS=6e-07
mXI4/MM20 N_XI4/NET18_XI4/MM10_d N_NET4_XI4/MM20_g N_VDD_XI4/MM20_s
+ N_VDD_XI4/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.24e-14 AS=2.24e-14 PD=6e-07
+ PS=6e-07
mXI11/MM11 N_XI11/NET18_XI11/MM11_d N_VDD_XI11/MM11_g N_VDD_XI11/MM20_s
+ N_VDD_XI11/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14 PD=5.5e-07
+ PS=6e-07
mXI4/MM11 N_XI4/NET18_XI4/MM11_d N_GND_XI4/MM11_g N_VDD_XI4/MM20_s
+ N_VDD_XI4/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14 PD=5.5e-07
+ PS=6e-07
mXI70/Xclk_inv/MM0 N_XI70/:CLK_XI70/Xclk_inv/MM0_d
+ N_CLK_MAIN_XI70/Xclk_inv/MM0_g N_VDD_XI70/Xclk_inv/MM0_s
+ N_VDD_XI70/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI11/MM13 N_NET44_XI11/MM13_d N_:C4_C1_XI11/MM13_g N_XI11/NET18_XI11/MM13_s
+ N_VDD_XI11/MM0_b PMOS_VTL L=5e-08 W=1.4e-07 AD=1.68e-14 AS=1.75e-14 PD=5.2e-07
+ PS=5.3e-07
mXI4/MM13 N_NET69_XI4/MM13_d N_:C4_C0_XI4/MM13_g N_XI4/NET18_XI4/MM13_s
+ N_VDD_XI4/MM0_b PMOS_VTL L=5e-08 W=1.4e-07 AD=1.68e-14 AS=1.75e-14 PD=5.2e-07
+ PS=5.3e-07
mXI70/Xtg2/Mtg1_pmos N_XI70/NET5_XI70/Xtg2/Mtg1_pmos_d
+ N_XI70/:CLK_XI70/Xtg2/Mtg1_pmos_g N_XI70/NET6_XI70/Xtg2/Mtg1_pmos_s
+ N_VDD_XI70/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI11/MM14 N_NET44_XI11/MM14_d N_VDD_XI11/MM14_g XI11/NET21 N_VDD_XI11/MM0_b
+ PMOS_VTL L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14 PD=5.5e-07 PS=6e-07
mXI4/MM14 N_NET69_XI4/MM14_d N_GND_XI4/MM14_g XI4/NET21 N_VDD_XI4/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14 PD=5.5e-07 PS=6e-07
mXI11/MM12 XI11/NET21 N_NET3_XI11/MM12_g XI11/NET20 N_VDD_XI11/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.24e-14 AS=2.24e-14 PD=6e-07 PS=6e-07
mXI4/MM12 XI4/NET21 N_NET3_XI4/MM12_g XI4/NET20 N_VDD_XI4/MM0_b PMOS_VTL L=5e-08
+ W=1.6e-07 AD=2.24e-14 AS=2.24e-14 PD=6e-07 PS=6e-07
mXI70/Xt_i1/Mt_i_pmos_state_ctrl XI70/XT_I1/NET1
+ N_XI70/:CLK_XI70/Xt_i1/Mt_i_pmos_state_ctrl_g
+ N_VDD_XI70/Xt_i1/Mt_i_pmos_state_ctrl_s N_VDD_XI70/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.92e-14 PD=6e-07 PS=5.6e-07
mXI11/MM22 XI11/NET20 N_NET4_XI11/MM22_g N_VDD_XI11/MM22_s N_VDD_XI11/MM0_b
+ PMOS_VTL L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.84e-14 PD=6e-07 PS=5.5e-07
mXI4/MM22 XI4/NET20 N_NET4_XI4/MM22_g N_VDD_XI4/MM22_s N_VDD_XI4/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.84e-14 PD=6e-07 PS=5.5e-07
mXI70/Xt_i1/Mt_i_pmos N_XI70/NET1_XI70/Xt_i1/Mt_i_pmos_d
+ N_XI70/NET6_XI70/Xt_i1/Mt_i_pmos_g XI70/XT_I1/NET1 N_VDD_XI70/Xq_inv/MM0_b
+ PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=2.24e-14 PD=5.6e-07 PS=6e-07
mXI58/Xq_inv/MM0 N_NET4_XI58/Xq_inv/MM0_d N_XI58/NET5_XI58/Xq_inv/MM0_g
+ N_VDD_XI58/Xq_inv/MM0_s N_VDD_XI58/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI58/Xinv_loopback/MM0 N_XI58/NET10_XI58/Xinv_loopback/MM0_d
+ N_XI58/NET5_XI58/Xinv_loopback/MM0_g N_VDD_XI58/Xinv_loopback/MM0_s
+ N_VDD_XI58/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI58/Xt_n/Mt_nand_pmos_2 N_XI58/NET5_XI58/Xt_n/Mt_nand_pmos_2_d
+ N_XI58/NET10_XI58/Xt_n/Mt_nand_pmos_2_g
+ N_XI58/XT_N/NET3_XI58/Xt_n/Mt_nand_pmos_2_s N_VDD_XI58/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14 PD=6.2e-07 PS=5.6e-07
mXI58/Xt_n/Mt_nand_pmos_1 N_XI58/NET5_XI58/Xt_n/Mt_nand_pmos_2_d
+ N_XI58/:RESET_XI58/Xt_n/Mt_nand_pmos_1_g
+ N_XI58/XT_N/NET3_XI58/Xt_n/Mt_nand_pmos_1_s N_VDD_XI58/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=2.4e-14 PD=6.2e-07 PS=6.2e-07
mXI58/Xt_n/Mt_nand_pmos_state_ctrl N_XI58/XT_N/NET3_XI58/Xt_n/Mt_nand_pmos_1_s
+ N_XI58/CLK_XI58/Xt_n/Mt_nand_pmos_state_ctrl_g
+ N_VDD_XI58/Xt_n/Mt_nand_pmos_state_ctrl_s N_VDD_XI58/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14 PD=6.2e-07 PS=5.6e-07
mXI58/X:reset/MM0 N_XI58/:RESET_XI58/X:reset/MM0_d N_RESET_XI58/X:reset/MM0_g
+ N_VDD_XI58/X:reset/MM0_s N_VDD_XI58/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI58/X:clk_inv/MM0 N_XI58/CLK_XI58/X:clk_inv/MM0_d
+ N_XI58/:CLK_XI58/X:clk_inv/MM0_g N_VDD_XI58/X:clk_inv/MM0_s
+ N_VDD_XI58/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI58/Xclk_inv/MM0 N_XI58/:CLK_XI58/Xclk_inv/MM0_d
+ N_CLK_MAIN_XI58/Xclk_inv/MM0_g N_VDD_XI58/Xclk_inv/MM0_s
+ N_VDD_XI58/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI58/Xtg2/Mtg1_pmos N_XI58/NET5_XI58/Xtg2/Mtg1_pmos_d
+ N_XI58/:CLK_XI58/Xtg2/Mtg1_pmos_g N_XI58/NET6_XI58/Xtg2/Mtg1_pmos_s
+ N_VDD_XI58/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI58/Xt_i1/Mt_i_pmos_state_ctrl XI58/XT_I1/NET1
+ N_XI58/:CLK_XI58/Xt_i1/Mt_i_pmos_state_ctrl_g
+ N_VDD_XI58/Xt_i1/Mt_i_pmos_state_ctrl_s N_VDD_XI58/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.92e-14 PD=6e-07 PS=5.6e-07
mXI58/Xt_i1/Mt_i_pmos N_XI58/NET1_XI58/Xt_i1/Mt_i_pmos_d
+ N_XI58/NET6_XI58/Xt_i1/Mt_i_pmos_g XI58/XT_I1/NET1 N_VDD_XI58/Xq_inv/MM0_b
+ PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=2.24e-14 PD=5.6e-07 PS=6e-07
mXI58/Xnand/Mnand_pmos_2 N_XI58/NET6_XI58/Xnand/Mnand_pmos_2_d
+ N_XI58/:RESET_XI58/Xnand/Mnand_pmos_2_g N_VDD_XI58/Xnand/Mnand_pmos_2_s
+ N_VDD_XI58/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14
+ PD=6.2e-07 PS=5.6e-07
mXI58/Xnand/Mnand_pmos_1 N_XI58/NET6_XI58/Xnand/Mnand_pmos_2_d
+ N_XI58/NET1_XI58/Xnand/Mnand_pmos_1_g N_VDD_XI58/Xnand/Mnand_pmos_1_s
+ N_VDD_XI58/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14
+ PD=6.2e-07 PS=5.6e-07
mXI58/Xtg1/Mtg1_pmos N_XI58/NET1_XI58/Xtg1/Mtg1_pmos_d
+ N_XI58/CLK_XI58/Xtg1/Mtg1_pmos_g N_XI58/NET2_XI58/Xtg1/Mtg1_pmos_s
+ N_VDD_XI58/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI58/X:d_inv/MM0 N_XI58/NET2_XI58/X:d_inv/MM0_d N_XI58/NET8_XI58/X:d_inv/MM0_g
+ N_VDD_XI58/X:d_inv/MM0_s N_VDD_XI58/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI58/Xd_inv/MM0 N_XI58/NET8_XI58/Xd_inv/MM0_d N_B4_XI58/Xd_inv/MM0_g
+ N_VDD_XI58/Xd_inv/MM0_s N_VDD_XI58/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI70/Xnand/Mnand_pmos_2 N_XI70/NET6_XI70/Xnand/Mnand_pmos_2_d
+ N_XI70/:RESET_XI70/Xnand/Mnand_pmos_2_g N_VDD_XI70/Xnand/Mnand_pmos_2_s
+ N_VDD_XI70/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14
+ PD=6.2e-07 PS=5.6e-07
mXI77/MM0 N_NET26_XI77/MM0_d N_NET69_XI77/MM0_g N_VDD_XI77/MM0_s
+ N_VDD_XI77/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14 PD=5.6e-07
+ PS=5.6e-07
mXI38/XI0/MM0 N_XI38/:SEL_XI38/XI0/MM0_d N_C3_OUT_XI38/XI0/MM0_g
+ N_VDD_XI38/XI0/MM0_s N_VDD_XI38/XI0/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.84e-14 AS=1.84e-14 PD=5.5e-07 PS=5.5e-07
mXI70/Xnand/Mnand_pmos_1 N_XI70/NET6_XI70/Xnand/Mnand_pmos_2_d
+ N_XI70/NET1_XI70/Xnand/Mnand_pmos_1_g N_VDD_XI70/Xnand/Mnand_pmos_1_s
+ N_VDD_XI70/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14
+ PD=6.2e-07 PS=5.6e-07
mXI38/MM0 N_NET26_XI38/MM0_d N_C3_OUT_XI38/MM0_g N_NET64_XI38/MM0_s
+ N_VDD_XI38/XI0/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14
+ PD=5.5e-07 PS=6e-07
mXI48/MM0 N_NET53_XI48/MM0_d N_NET44_XI48/MM0_g N_VDD_XI48/MM0_s
+ N_VDD_XI48/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14 PD=5.6e-07
+ PS=5.6e-07
mXI70/Xtg1/Mtg1_pmos N_XI70/NET1_XI70/Xtg1/Mtg1_pmos_d
+ N_XI70/CLK_XI70/Xtg1/Mtg1_pmos_g N_XI70/NET2_XI70/Xtg1/Mtg1_pmos_s
+ N_VDD_XI70/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI38/MM1 N_NET53_XI38/MM1_d N_XI38/:SEL_XI38/MM1_g N_NET64_XI38/MM0_s
+ N_VDD_XI38/XI0/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14
+ PD=5.5e-07 PS=6e-07
mXI70/X:d_inv/MM0 N_XI70/NET2_XI70/X:d_inv/MM0_d N_XI70/NET8_XI70/X:d_inv/MM0_g
+ N_VDD_XI70/X:d_inv/MM0_s N_VDD_XI70/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI70/Xd_inv/MM0 N_XI70/NET8_XI70/Xd_inv/MM0_d N_NET64_XI70/Xd_inv/MM0_g
+ N_VDD_XI70/Xd_inv/MM0_s N_VDD_XI70/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI71/Xq_inv/MM0 N_S5_XI71/Xq_inv/MM0_d N_XI71/NET5_XI71/Xq_inv/MM0_g
+ N_VDD_XI71/Xq_inv/MM0_s N_VDD_XI71/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI71/Xinv_loopback/MM0 N_XI71/NET10_XI71/Xinv_loopback/MM0_d
+ N_XI71/NET5_XI71/Xinv_loopback/MM0_g N_VDD_XI71/Xinv_loopback/MM0_s
+ N_VDD_XI71/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI12/MM0 N_XI12/NET4_XI12/MM0_d N_NET28_XI12/MM0_g N_VDD_XI12/MM0_s
+ N_VDD_XI12/MM0_b PMOS_VTL L=5e-08 W=1.8e-07 AD=2.07e-14 AS=2.52e-14 PD=5.9e-07
+ PS=6.4e-07
mXI5/MM0 N_XI5/NET4_XI5/MM0_d N_NET28_XI5/MM0_g N_VDD_XI5/MM0_s N_VDD_XI5/MM0_b
+ PMOS_VTL L=5e-08 W=1.8e-07 AD=2.07e-14 AS=2.52e-14 PD=5.9e-07 PS=6.4e-07
mXI21/MM0 N_NET28_XI21/MM0_d N_NET7_XI21/MM0_g N_VDD_XI21/MM0_s N_VDD_XI21/MM0_b
+ PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI61/Xq_inv/MM0 N_NET7_XI61/Xq_inv/MM0_d N_XI61/NET5_XI61/Xq_inv/MM0_g
+ N_VDD_XI61/Xq_inv/MM0_s N_VDD_XI61/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI61/Xinv_loopback/MM0 N_XI61/NET10_XI61/Xinv_loopback/MM0_d
+ N_XI61/NET5_XI61/Xinv_loopback/MM0_g N_VDD_XI61/Xinv_loopback/MM0_s
+ N_VDD_XI61/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI61/Xt_n/Mt_nand_pmos_2 N_XI61/NET5_XI61/Xt_n/Mt_nand_pmos_2_d
+ N_XI61/NET10_XI61/Xt_n/Mt_nand_pmos_2_g
+ N_XI61/XT_N/NET3_XI61/Xt_n/Mt_nand_pmos_2_s N_VDD_XI61/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14 PD=6.2e-07 PS=5.6e-07
mXI61/Xt_n/Mt_nand_pmos_1 N_XI61/NET5_XI61/Xt_n/Mt_nand_pmos_2_d
+ N_XI61/:RESET_XI61/Xt_n/Mt_nand_pmos_1_g
+ N_XI61/XT_N/NET3_XI61/Xt_n/Mt_nand_pmos_1_s N_VDD_XI61/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=2.4e-14 PD=6.2e-07 PS=6.2e-07
mXI61/Xt_n/Mt_nand_pmos_state_ctrl N_XI61/XT_N/NET3_XI61/Xt_n/Mt_nand_pmos_1_s
+ N_XI61/CLK_XI61/Xt_n/Mt_nand_pmos_state_ctrl_g
+ N_VDD_XI61/Xt_n/Mt_nand_pmos_state_ctrl_s N_VDD_XI61/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14 PD=6.2e-07 PS=5.6e-07
mXI61/X:reset/MM0 N_XI61/:RESET_XI61/X:reset/MM0_d N_RESET_XI61/X:reset/MM0_g
+ N_VDD_XI61/X:reset/MM0_s N_VDD_XI61/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI61/X:clk_inv/MM0 N_XI61/CLK_XI61/X:clk_inv/MM0_d
+ N_XI61/:CLK_XI61/X:clk_inv/MM0_g N_VDD_XI61/X:clk_inv/MM0_s
+ N_VDD_XI61/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI61/Xclk_inv/MM0 N_XI61/:CLK_XI61/Xclk_inv/MM0_d
+ N_CLK_MAIN_XI61/Xclk_inv/MM0_g N_VDD_XI61/Xclk_inv/MM0_s
+ N_VDD_XI61/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI61/Xtg2/Mtg1_pmos N_XI61/NET5_XI61/Xtg2/Mtg1_pmos_d
+ N_XI61/:CLK_XI61/Xtg2/Mtg1_pmos_g N_XI61/NET6_XI61/Xtg2/Mtg1_pmos_s
+ N_VDD_XI61/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI61/Xt_i1/Mt_i_pmos_state_ctrl XI61/XT_I1/NET1
+ N_XI61/:CLK_XI61/Xt_i1/Mt_i_pmos_state_ctrl_g
+ N_VDD_XI61/Xt_i1/Mt_i_pmos_state_ctrl_s N_VDD_XI61/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.92e-14 PD=6e-07 PS=5.6e-07
mXI61/Xt_i1/Mt_i_pmos N_XI61/NET1_XI61/Xt_i1/Mt_i_pmos_d
+ N_XI61/NET6_XI61/Xt_i1/Mt_i_pmos_g XI61/XT_I1/NET1 N_VDD_XI61/Xq_inv/MM0_b
+ PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=2.24e-14 PD=5.6e-07 PS=6e-07
mXI61/Xnand/Mnand_pmos_2 N_XI61/NET6_XI61/Xnand/Mnand_pmos_2_d
+ N_XI61/:RESET_XI61/Xnand/Mnand_pmos_2_g N_VDD_XI61/Xnand/Mnand_pmos_2_s
+ N_VDD_XI61/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14
+ PD=6.2e-07 PS=5.6e-07
mXI61/Xnand/Mnand_pmos_1 N_XI61/NET6_XI61/Xnand/Mnand_pmos_2_d
+ N_XI61/NET1_XI61/Xnand/Mnand_pmos_1_g N_VDD_XI61/Xnand/Mnand_pmos_1_s
+ N_VDD_XI61/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14
+ PD=6.2e-07 PS=5.6e-07
mXI61/Xtg1/Mtg1_pmos N_XI61/NET1_XI61/Xtg1/Mtg1_pmos_d
+ N_XI61/CLK_XI61/Xtg1/Mtg1_pmos_g N_XI61/NET2_XI61/Xtg1/Mtg1_pmos_s
+ N_VDD_XI61/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI61/X:d_inv/MM0 N_XI61/NET2_XI61/X:d_inv/MM0_d N_XI61/NET8_XI61/X:d_inv/MM0_g
+ N_VDD_XI61/X:d_inv/MM0_s N_VDD_XI61/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI61/Xd_inv/MM0 N_XI61/NET8_XI61/Xd_inv/MM0_d N_A5_XI61/Xd_inv/MM0_g
+ N_VDD_XI61/Xd_inv/MM0_s N_VDD_XI61/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI12/MM1 N_XI12/NET4_XI12/MM1_d N_NET29_XI12/MM1_g N_VDD_XI12/MM0_s
+ N_VDD_XI12/MM0_b PMOS_VTL L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.52e-14 PD=6.4e-07
+ PS=6.4e-07
mXI5/MM1 N_XI5/NET4_XI5/MM1_d N_NET29_XI5/MM1_g N_VDD_XI5/MM0_s N_VDD_XI5/MM0_b
+ PMOS_VTL L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.52e-14 PD=6.4e-07 PS=6.4e-07
mXI71/Xt_n/Mt_nand_pmos_2 N_XI71/NET5_XI71/Xt_n/Mt_nand_pmos_2_d
+ N_XI71/NET10_XI71/Xt_n/Mt_nand_pmos_2_g
+ N_XI71/XT_N/NET3_XI71/Xt_n/Mt_nand_pmos_2_s N_VDD_XI71/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14 PD=6.2e-07 PS=5.6e-07
mXI12/MM3 N_C5_C1_XI12/MM3_d N_:C4_C1_XI12/MM3_g N_XI12/NET4_XI12/MM1_d
+ N_VDD_XI12/MM0_b PMOS_VTL L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.52e-14 PD=6.4e-07
+ PS=6.4e-07
mXI5/MM3 N_C5_C0_XI5/MM3_d N_:C4_C0_XI5/MM3_g N_XI5/NET4_XI5/MM1_d
+ N_VDD_XI5/MM0_b PMOS_VTL L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.52e-14 PD=6.4e-07
+ PS=6.4e-07
mXI71/Xt_n/Mt_nand_pmos_1 N_XI71/NET5_XI71/Xt_n/Mt_nand_pmos_2_d
+ N_XI71/:RESET_XI71/Xt_n/Mt_nand_pmos_1_g
+ N_XI71/XT_N/NET3_XI71/Xt_n/Mt_nand_pmos_1_s N_VDD_XI71/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=2.4e-14 PD=6.2e-07 PS=6.2e-07
mXI12/MM4 N_C5_C1_XI12/MM3_d N_NET28_XI12/MM4_g XI12/NET7 N_VDD_XI12/MM0_b
+ PMOS_VTL L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.52e-14 PD=6.4e-07 PS=6.4e-07
mXI5/MM4 N_C5_C0_XI5/MM3_d N_NET28_XI5/MM4_g XI5/NET7 N_VDD_XI5/MM0_b PMOS_VTL
+ L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.52e-14 PD=6.4e-07 PS=6.4e-07
mXI71/Xt_n/Mt_nand_pmos_state_ctrl N_XI71/XT_N/NET3_XI71/Xt_n/Mt_nand_pmos_1_s
+ N_XI71/CLK_XI71/Xt_n/Mt_nand_pmos_state_ctrl_g
+ N_VDD_XI71/Xt_n/Mt_nand_pmos_state_ctrl_s N_VDD_XI71/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14 PD=6.2e-07 PS=5.6e-07
mXI12/MM2 XI12/NET7 N_NET29_XI12/MM2_g N_VDD_XI12/MM2_s N_VDD_XI12/MM0_b
+ PMOS_VTL L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.07e-14 PD=6.4e-07 PS=5.9e-07
mXI5/MM2 XI5/NET7 N_NET29_XI5/MM2_g N_VDD_XI5/MM2_s N_VDD_XI5/MM0_b PMOS_VTL
+ L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.07e-14 PD=6.4e-07 PS=5.9e-07
mXI71/X:reset/MM0 N_XI71/:RESET_XI71/X:reset/MM0_d N_RESET_XI71/X:reset/MM0_g
+ N_VDD_XI71/X:reset/MM0_s N_VDD_XI71/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI12/MM10 N_XI12/NET18_XI12/MM10_d N_NET28_XI12/MM10_g N_VDD_XI12/MM10_s
+ N_VDD_XI12/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.84e-14 PD=6e-07
+ PS=5.5e-07
mXI5/MM10 N_XI5/NET18_XI5/MM10_d N_NET28_XI5/MM10_g N_VDD_XI5/MM10_s
+ N_VDD_XI5/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.84e-14 PD=6e-07
+ PS=5.5e-07
mXI12/MM20 N_XI12/NET18_XI12/MM10_d N_NET29_XI12/MM20_g N_VDD_XI12/MM20_s
+ N_VDD_XI12/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.24e-14 AS=2.24e-14 PD=6e-07
+ PS=6e-07
mXI5/MM20 N_XI5/NET18_XI5/MM10_d N_NET29_XI5/MM20_g N_VDD_XI5/MM20_s
+ N_VDD_XI5/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.24e-14 AS=2.24e-14 PD=6e-07
+ PS=6e-07
mXI71/X:clk_inv/MM0 N_XI71/CLK_XI71/X:clk_inv/MM0_d
+ N_XI71/:CLK_XI71/X:clk_inv/MM0_g N_VDD_XI71/X:clk_inv/MM0_s
+ N_VDD_XI71/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI12/MM11 N_XI12/NET18_XI12/MM11_d N_:C4_C1_XI12/MM11_g N_VDD_XI12/MM20_s
+ N_VDD_XI12/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14 PD=5.5e-07
+ PS=6e-07
mXI5/MM11 N_XI5/NET18_XI5/MM11_d N_:C4_C0_XI5/MM11_g N_VDD_XI5/MM20_s
+ N_VDD_XI5/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14 PD=5.5e-07
+ PS=6e-07
mXI12/MM13 N_NET47_XI12/MM13_d N_C5_C1_XI12/MM13_g N_XI12/NET18_XI12/MM13_s
+ N_VDD_XI12/MM0_b PMOS_VTL L=5e-08 W=1.4e-07 AD=1.68e-14 AS=1.75e-14 PD=5.2e-07
+ PS=5.3e-07
mXI5/MM13 N_NET30_XI5/MM13_d N_C5_C0_XI5/MM13_g N_XI5/NET18_XI5/MM13_s
+ N_VDD_XI5/MM0_b PMOS_VTL L=5e-08 W=1.4e-07 AD=1.68e-14 AS=1.75e-14 PD=5.2e-07
+ PS=5.3e-07
mXI71/Xclk_inv/MM0 N_XI71/:CLK_XI71/Xclk_inv/MM0_d
+ N_CLK_MAIN_XI71/Xclk_inv/MM0_g N_VDD_XI71/Xclk_inv/MM0_s
+ N_VDD_XI71/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI12/MM14 N_NET47_XI12/MM14_d N_:C4_C1_XI12/MM14_g XI12/NET21 N_VDD_XI12/MM0_b
+ PMOS_VTL L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14 PD=5.5e-07 PS=6e-07
mXI5/MM14 N_NET30_XI5/MM14_d N_:C4_C0_XI5/MM14_g XI5/NET21 N_VDD_XI5/MM0_b
+ PMOS_VTL L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14 PD=5.5e-07 PS=6e-07
mXI71/Xtg2/Mtg1_pmos N_XI71/NET5_XI71/Xtg2/Mtg1_pmos_d
+ N_XI71/:CLK_XI71/Xtg2/Mtg1_pmos_g N_XI71/NET6_XI71/Xtg2/Mtg1_pmos_s
+ N_VDD_XI71/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI12/MM12 XI12/NET21 N_NET28_XI12/MM12_g XI12/NET20 N_VDD_XI12/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.24e-14 AS=2.24e-14 PD=6e-07 PS=6e-07
mXI5/MM12 XI5/NET21 N_NET28_XI5/MM12_g XI5/NET20 N_VDD_XI5/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.24e-14 AS=2.24e-14 PD=6e-07 PS=6e-07
mXI12/MM22 XI12/NET20 N_NET29_XI12/MM22_g N_VDD_XI12/MM22_s N_VDD_XI12/MM0_b
+ PMOS_VTL L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.84e-14 PD=6e-07 PS=5.5e-07
mXI5/MM22 XI5/NET20 N_NET29_XI5/MM22_g N_VDD_XI5/MM22_s N_VDD_XI5/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.84e-14 PD=6e-07 PS=5.5e-07
mXI71/Xt_i1/Mt_i_pmos_state_ctrl XI71/XT_I1/NET1
+ N_XI71/:CLK_XI71/Xt_i1/Mt_i_pmos_state_ctrl_g
+ N_VDD_XI71/Xt_i1/Mt_i_pmos_state_ctrl_s N_VDD_XI71/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.92e-14 PD=6e-07 PS=5.6e-07
mXI20/MM0 N_NET29_XI20/MM0_d N_NET10_XI20/MM0_g N_VDD_XI20/MM0_s
+ N_VDD_XI20/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14 PD=5.6e-07
+ PS=5.6e-07
mXI60/Xq_inv/MM0 N_NET10_XI60/Xq_inv/MM0_d N_XI60/NET5_XI60/Xq_inv/MM0_g
+ N_VDD_XI60/Xq_inv/MM0_s N_VDD_XI60/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI60/Xinv_loopback/MM0 N_XI60/NET10_XI60/Xinv_loopback/MM0_d
+ N_XI60/NET5_XI60/Xinv_loopback/MM0_g N_VDD_XI60/Xinv_loopback/MM0_s
+ N_VDD_XI60/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI60/Xt_n/Mt_nand_pmos_2 N_XI60/NET5_XI60/Xt_n/Mt_nand_pmos_2_d
+ N_XI60/NET10_XI60/Xt_n/Mt_nand_pmos_2_g
+ N_XI60/XT_N/NET3_XI60/Xt_n/Mt_nand_pmos_2_s N_VDD_XI60/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14 PD=6.2e-07 PS=5.6e-07
mXI60/Xt_n/Mt_nand_pmos_1 N_XI60/NET5_XI60/Xt_n/Mt_nand_pmos_2_d
+ N_XI60/:RESET_XI60/Xt_n/Mt_nand_pmos_1_g
+ N_XI60/XT_N/NET3_XI60/Xt_n/Mt_nand_pmos_1_s N_VDD_XI60/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=2.4e-14 PD=6.2e-07 PS=6.2e-07
mXI60/Xt_n/Mt_nand_pmos_state_ctrl N_XI60/XT_N/NET3_XI60/Xt_n/Mt_nand_pmos_1_s
+ N_XI60/CLK_XI60/Xt_n/Mt_nand_pmos_state_ctrl_g
+ N_VDD_XI60/Xt_n/Mt_nand_pmos_state_ctrl_s N_VDD_XI60/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14 PD=6.2e-07 PS=5.6e-07
mXI60/X:reset/MM0 N_XI60/:RESET_XI60/X:reset/MM0_d N_RESET_XI60/X:reset/MM0_g
+ N_VDD_XI60/X:reset/MM0_s N_VDD_XI60/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI60/X:clk_inv/MM0 N_XI60/CLK_XI60/X:clk_inv/MM0_d
+ N_XI60/:CLK_XI60/X:clk_inv/MM0_g N_VDD_XI60/X:clk_inv/MM0_s
+ N_VDD_XI60/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI60/Xclk_inv/MM0 N_XI60/:CLK_XI60/Xclk_inv/MM0_d
+ N_CLK_MAIN_XI60/Xclk_inv/MM0_g N_VDD_XI60/Xclk_inv/MM0_s
+ N_VDD_XI60/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI60/Xtg2/Mtg1_pmos N_XI60/NET5_XI60/Xtg2/Mtg1_pmos_d
+ N_XI60/:CLK_XI60/Xtg2/Mtg1_pmos_g N_XI60/NET6_XI60/Xtg2/Mtg1_pmos_s
+ N_VDD_XI60/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI60/Xt_i1/Mt_i_pmos_state_ctrl XI60/XT_I1/NET1
+ N_XI60/:CLK_XI60/Xt_i1/Mt_i_pmos_state_ctrl_g
+ N_VDD_XI60/Xt_i1/Mt_i_pmos_state_ctrl_s N_VDD_XI60/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.92e-14 PD=6e-07 PS=5.6e-07
mXI60/Xt_i1/Mt_i_pmos N_XI60/NET1_XI60/Xt_i1/Mt_i_pmos_d
+ N_XI60/NET6_XI60/Xt_i1/Mt_i_pmos_g XI60/XT_I1/NET1 N_VDD_XI60/Xq_inv/MM0_b
+ PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=2.24e-14 PD=5.6e-07 PS=6e-07
mXI60/Xnand/Mnand_pmos_2 N_XI60/NET6_XI60/Xnand/Mnand_pmos_2_d
+ N_XI60/:RESET_XI60/Xnand/Mnand_pmos_2_g N_VDD_XI60/Xnand/Mnand_pmos_2_s
+ N_VDD_XI60/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14
+ PD=6.2e-07 PS=5.6e-07
mXI60/Xnand/Mnand_pmos_1 N_XI60/NET6_XI60/Xnand/Mnand_pmos_2_d
+ N_XI60/NET1_XI60/Xnand/Mnand_pmos_1_g N_VDD_XI60/Xnand/Mnand_pmos_1_s
+ N_VDD_XI60/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14
+ PD=6.2e-07 PS=5.6e-07
mXI60/Xtg1/Mtg1_pmos N_XI60/NET1_XI60/Xtg1/Mtg1_pmos_d
+ N_XI60/CLK_XI60/Xtg1/Mtg1_pmos_g N_XI60/NET2_XI60/Xtg1/Mtg1_pmos_s
+ N_VDD_XI60/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI60/X:d_inv/MM0 N_XI60/NET2_XI60/X:d_inv/MM0_d N_XI60/NET8_XI60/X:d_inv/MM0_g
+ N_VDD_XI60/X:d_inv/MM0_s N_VDD_XI60/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI60/Xd_inv/MM0 N_XI60/NET8_XI60/Xd_inv/MM0_d N_B5_XI60/Xd_inv/MM0_g
+ N_VDD_XI60/Xd_inv/MM0_s N_VDD_XI60/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI71/Xt_i1/Mt_i_pmos N_XI71/NET1_XI71/Xt_i1/Mt_i_pmos_d
+ N_XI71/NET6_XI71/Xt_i1/Mt_i_pmos_g XI71/XT_I1/NET1 N_VDD_XI71/Xq_inv/MM0_b
+ PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=2.24e-14 PD=5.6e-07 PS=6e-07
mXI39/XI0/MM0 N_XI39/:SEL_XI39/XI0/MM0_d N_C3_OUT_XI39/XI0/MM0_g
+ N_VDD_XI39/XI0/MM0_s N_VDD_XI39/XI0/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.84e-14 AS=1.84e-14 PD=5.5e-07 PS=5.5e-07
mXI71/Xnand/Mnand_pmos_2 N_XI71/NET6_XI71/Xnand/Mnand_pmos_2_d
+ N_XI71/:RESET_XI71/Xnand/Mnand_pmos_2_g N_VDD_XI71/Xnand/Mnand_pmos_2_s
+ N_VDD_XI71/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14
+ PD=6.2e-07 PS=5.6e-07
mXI39/MM0 N_NET30_XI39/MM0_d N_C3_OUT_XI39/MM0_g N_NET67_XI39/MM0_s
+ N_VDD_XI39/XI0/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14
+ PD=5.5e-07 PS=6e-07
mXI71/Xnand/Mnand_pmos_1 N_XI71/NET6_XI71/Xnand/Mnand_pmos_2_d
+ N_XI71/NET1_XI71/Xnand/Mnand_pmos_1_g N_VDD_XI71/Xnand/Mnand_pmos_1_s
+ N_VDD_XI71/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14
+ PD=6.2e-07 PS=5.6e-07
mXI39/MM1 N_NET47_XI39/MM1_d N_XI39/:SEL_XI39/MM1_g N_NET67_XI39/MM0_s
+ N_VDD_XI39/XI0/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14
+ PD=5.5e-07 PS=6e-07
mXI71/Xtg1/Mtg1_pmos N_XI71/NET1_XI71/Xtg1/Mtg1_pmos_d
+ N_XI71/CLK_XI71/Xtg1/Mtg1_pmos_g N_XI71/NET2_XI71/Xtg1/Mtg1_pmos_s
+ N_VDD_XI71/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI71/X:d_inv/MM0 N_XI71/NET2_XI71/X:d_inv/MM0_d N_XI71/NET8_XI71/X:d_inv/MM0_g
+ N_VDD_XI71/X:d_inv/MM0_s N_VDD_XI71/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI71/Xd_inv/MM0 N_XI71/NET8_XI71/Xd_inv/MM0_d N_NET67_XI71/Xd_inv/MM0_g
+ N_VDD_XI71/Xd_inv/MM0_s N_VDD_XI71/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI72/Xq_inv/MM0 N_S6_XI72/Xq_inv/MM0_d N_XI72/NET5_XI72/Xq_inv/MM0_g
+ N_VDD_XI72/Xq_inv/MM0_s N_VDD_XI72/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI13/MM0 N_XI13/NET4_XI13/MM0_d N_NET5_XI13/MM0_g N_VDD_XI13/MM0_s
+ N_VDD_XI13/MM0_b PMOS_VTL L=5e-08 W=1.8e-07 AD=2.07e-14 AS=2.52e-14 PD=5.9e-07
+ PS=6.4e-07
mXI6/MM0 N_XI6/NET4_XI6/MM0_d N_NET5_XI6/MM0_g N_VDD_XI6/MM0_s N_VDD_XI6/MM0_b
+ PMOS_VTL L=5e-08 W=1.8e-07 AD=2.07e-14 AS=2.52e-14 PD=5.9e-07 PS=6.4e-07
mXI72/Xinv_loopback/MM0 N_XI72/NET10_XI72/Xinv_loopback/MM0_d
+ N_XI72/NET5_XI72/Xinv_loopback/MM0_g N_VDD_XI72/Xinv_loopback/MM0_s
+ N_VDD_XI72/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI64/Xq_inv/MM0 N_NET5_XI64/Xq_inv/MM0_d N_XI64/NET5_XI64/Xq_inv/MM0_g
+ N_VDD_XI64/Xq_inv/MM0_s N_VDD_XI64/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI64/Xinv_loopback/MM0 N_XI64/NET10_XI64/Xinv_loopback/MM0_d
+ N_XI64/NET5_XI64/Xinv_loopback/MM0_g N_VDD_XI64/Xinv_loopback/MM0_s
+ N_VDD_XI64/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI64/Xt_n/Mt_nand_pmos_2 N_XI64/NET5_XI64/Xt_n/Mt_nand_pmos_2_d
+ N_XI64/NET10_XI64/Xt_n/Mt_nand_pmos_2_g
+ N_XI64/XT_N/NET3_XI64/Xt_n/Mt_nand_pmos_2_s N_VDD_XI64/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14 PD=6.2e-07 PS=5.6e-07
mXI64/Xt_n/Mt_nand_pmos_1 N_XI64/NET5_XI64/Xt_n/Mt_nand_pmos_2_d
+ N_XI64/:RESET_XI64/Xt_n/Mt_nand_pmos_1_g
+ N_XI64/XT_N/NET3_XI64/Xt_n/Mt_nand_pmos_1_s N_VDD_XI64/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=2.4e-14 PD=6.2e-07 PS=6.2e-07
mXI64/Xt_n/Mt_nand_pmos_state_ctrl N_XI64/XT_N/NET3_XI64/Xt_n/Mt_nand_pmos_1_s
+ N_XI64/CLK_XI64/Xt_n/Mt_nand_pmos_state_ctrl_g
+ N_VDD_XI64/Xt_n/Mt_nand_pmos_state_ctrl_s N_VDD_XI64/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14 PD=6.2e-07 PS=5.6e-07
mXI64/X:reset/MM0 N_XI64/:RESET_XI64/X:reset/MM0_d N_RESET_XI64/X:reset/MM0_g
+ N_VDD_XI64/X:reset/MM0_s N_VDD_XI64/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI64/X:clk_inv/MM0 N_XI64/CLK_XI64/X:clk_inv/MM0_d
+ N_XI64/:CLK_XI64/X:clk_inv/MM0_g N_VDD_XI64/X:clk_inv/MM0_s
+ N_VDD_XI64/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI64/Xclk_inv/MM0 N_XI64/:CLK_XI64/Xclk_inv/MM0_d
+ N_CLK_MAIN_XI64/Xclk_inv/MM0_g N_VDD_XI64/Xclk_inv/MM0_s
+ N_VDD_XI64/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI64/Xtg2/Mtg1_pmos N_XI64/NET5_XI64/Xtg2/Mtg1_pmos_d
+ N_XI64/:CLK_XI64/Xtg2/Mtg1_pmos_g N_XI64/NET6_XI64/Xtg2/Mtg1_pmos_s
+ N_VDD_XI64/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI64/Xt_i1/Mt_i_pmos_state_ctrl XI64/XT_I1/NET1
+ N_XI64/:CLK_XI64/Xt_i1/Mt_i_pmos_state_ctrl_g
+ N_VDD_XI64/Xt_i1/Mt_i_pmos_state_ctrl_s N_VDD_XI64/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.92e-14 PD=6e-07 PS=5.6e-07
mXI64/Xt_i1/Mt_i_pmos N_XI64/NET1_XI64/Xt_i1/Mt_i_pmos_d
+ N_XI64/NET6_XI64/Xt_i1/Mt_i_pmos_g XI64/XT_I1/NET1 N_VDD_XI64/Xq_inv/MM0_b
+ PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=2.24e-14 PD=5.6e-07 PS=6e-07
mXI64/Xnand/Mnand_pmos_2 N_XI64/NET6_XI64/Xnand/Mnand_pmos_2_d
+ N_XI64/:RESET_XI64/Xnand/Mnand_pmos_2_g N_VDD_XI64/Xnand/Mnand_pmos_2_s
+ N_VDD_XI64/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14
+ PD=6.2e-07 PS=5.6e-07
mXI64/Xnand/Mnand_pmos_1 N_XI64/NET6_XI64/Xnand/Mnand_pmos_2_d
+ N_XI64/NET1_XI64/Xnand/Mnand_pmos_1_g N_VDD_XI64/Xnand/Mnand_pmos_1_s
+ N_VDD_XI64/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14
+ PD=6.2e-07 PS=5.6e-07
mXI64/Xtg1/Mtg1_pmos N_XI64/NET1_XI64/Xtg1/Mtg1_pmos_d
+ N_XI64/CLK_XI64/Xtg1/Mtg1_pmos_g N_XI64/NET2_XI64/Xtg1/Mtg1_pmos_s
+ N_VDD_XI64/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI64/X:d_inv/MM0 N_XI64/NET2_XI64/X:d_inv/MM0_d N_XI64/NET8_XI64/X:d_inv/MM0_g
+ N_VDD_XI64/X:d_inv/MM0_s N_VDD_XI64/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI64/Xd_inv/MM0 N_XI64/NET8_XI64/Xd_inv/MM0_d N_A6_XI64/Xd_inv/MM0_g
+ N_VDD_XI64/Xd_inv/MM0_s N_VDD_XI64/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI13/MM1 N_XI13/NET4_XI13/MM1_d N_NET6_XI13/MM1_g N_VDD_XI13/MM0_s
+ N_VDD_XI13/MM0_b PMOS_VTL L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.52e-14 PD=6.4e-07
+ PS=6.4e-07
mXI6/MM1 N_XI6/NET4_XI6/MM1_d N_NET6_XI6/MM1_g N_VDD_XI6/MM0_s N_VDD_XI6/MM0_b
+ PMOS_VTL L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.52e-14 PD=6.4e-07 PS=6.4e-07
mXI13/MM3 N_:C6_C1_XI13/MM3_d N_C5_C1_XI13/MM3_g N_XI13/NET4_XI13/MM1_d
+ N_VDD_XI13/MM0_b PMOS_VTL L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.52e-14 PD=6.4e-07
+ PS=6.4e-07
mXI6/MM3 N_:C6_C0_XI6/MM3_d N_C5_C0_XI6/MM3_g N_XI6/NET4_XI6/MM1_d
+ N_VDD_XI6/MM0_b PMOS_VTL L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.52e-14 PD=6.4e-07
+ PS=6.4e-07
mXI13/MM4 N_:C6_C1_XI13/MM3_d N_NET5_XI13/MM4_g XI13/NET7 N_VDD_XI13/MM0_b
+ PMOS_VTL L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.52e-14 PD=6.4e-07 PS=6.4e-07
mXI6/MM4 N_:C6_C0_XI6/MM3_d N_NET5_XI6/MM4_g XI6/NET7 N_VDD_XI6/MM0_b PMOS_VTL
+ L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.52e-14 PD=6.4e-07 PS=6.4e-07
mXI72/Xt_n/Mt_nand_pmos_2 N_XI72/NET5_XI72/Xt_n/Mt_nand_pmos_2_d
+ N_XI72/NET10_XI72/Xt_n/Mt_nand_pmos_2_g
+ N_XI72/XT_N/NET3_XI72/Xt_n/Mt_nand_pmos_2_s N_VDD_XI72/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14 PD=6.2e-07 PS=5.6e-07
mXI13/MM2 XI13/NET7 N_NET6_XI13/MM2_g N_VDD_XI13/MM2_s N_VDD_XI13/MM0_b PMOS_VTL
+ L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.07e-14 PD=6.4e-07 PS=5.9e-07
mXI6/MM2 XI6/NET7 N_NET6_XI6/MM2_g N_VDD_XI6/MM2_s N_VDD_XI6/MM0_b PMOS_VTL
+ L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.07e-14 PD=6.4e-07 PS=5.9e-07
mXI72/Xt_n/Mt_nand_pmos_1 N_XI72/NET5_XI72/Xt_n/Mt_nand_pmos_2_d
+ N_XI72/:RESET_XI72/Xt_n/Mt_nand_pmos_1_g
+ N_XI72/XT_N/NET3_XI72/Xt_n/Mt_nand_pmos_1_s N_VDD_XI72/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=2.4e-14 PD=6.2e-07 PS=6.2e-07
mXI72/Xt_n/Mt_nand_pmos_state_ctrl N_XI72/XT_N/NET3_XI72/Xt_n/Mt_nand_pmos_1_s
+ N_XI72/CLK_XI72/Xt_n/Mt_nand_pmos_state_ctrl_g
+ N_VDD_XI72/Xt_n/Mt_nand_pmos_state_ctrl_s N_VDD_XI72/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14 PD=6.2e-07 PS=5.6e-07
mXI13/MM10 N_XI13/NET18_XI13/MM10_d N_NET5_XI13/MM10_g N_VDD_XI13/MM10_s
+ N_VDD_XI13/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.84e-14 PD=6e-07
+ PS=5.5e-07
mXI6/MM10 N_XI6/NET18_XI6/MM10_d N_NET5_XI6/MM10_g N_VDD_XI6/MM10_s
+ N_VDD_XI6/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.84e-14 PD=6e-07
+ PS=5.5e-07
mXI13/MM20 N_XI13/NET18_XI13/MM10_d N_NET6_XI13/MM20_g N_VDD_XI13/MM20_s
+ N_VDD_XI13/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.24e-14 AS=2.24e-14 PD=6e-07
+ PS=6e-07
mXI6/MM20 N_XI6/NET18_XI6/MM10_d N_NET6_XI6/MM20_g N_VDD_XI6/MM20_s
+ N_VDD_XI6/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.24e-14 AS=2.24e-14 PD=6e-07
+ PS=6e-07
mXI72/X:reset/MM0 N_XI72/:RESET_XI72/X:reset/MM0_d N_RESET_XI72/X:reset/MM0_g
+ N_VDD_XI72/X:reset/MM0_s N_VDD_XI72/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI13/MM11 N_XI13/NET18_XI13/MM11_d N_C5_C1_XI13/MM11_g N_VDD_XI13/MM20_s
+ N_VDD_XI13/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14 PD=5.5e-07
+ PS=6e-07
mXI6/MM11 N_XI6/NET18_XI6/MM11_d N_C5_C0_XI6/MM11_g N_VDD_XI6/MM20_s
+ N_VDD_XI6/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14 PD=5.5e-07
+ PS=6e-07
mXI72/X:clk_inv/MM0 N_XI72/CLK_XI72/X:clk_inv/MM0_d
+ N_XI72/:CLK_XI72/X:clk_inv/MM0_g N_VDD_XI72/X:clk_inv/MM0_s
+ N_VDD_XI72/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI13/MM13 N_NET49_XI13/MM13_d N_:C6_C1_XI13/MM13_g N_XI13/NET18_XI13/MM13_s
+ N_VDD_XI13/MM0_b PMOS_VTL L=5e-08 W=1.4e-07 AD=1.68e-14 AS=1.75e-14 PD=5.2e-07
+ PS=5.3e-07
mXI6/MM13 N_NET72_XI6/MM13_d N_:C6_C0_XI6/MM13_g N_XI6/NET18_XI6/MM13_s
+ N_VDD_XI6/MM0_b PMOS_VTL L=5e-08 W=1.4e-07 AD=1.68e-14 AS=1.75e-14 PD=5.2e-07
+ PS=5.3e-07
mXI13/MM14 N_NET49_XI13/MM14_d N_C5_C1_XI13/MM14_g XI13/NET21 N_VDD_XI13/MM0_b
+ PMOS_VTL L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14 PD=5.5e-07 PS=6e-07
mXI6/MM14 N_NET72_XI6/MM14_d N_C5_C0_XI6/MM14_g XI6/NET21 N_VDD_XI6/MM0_b
+ PMOS_VTL L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14 PD=5.5e-07 PS=6e-07
mXI72/Xclk_inv/MM0 N_XI72/:CLK_XI72/Xclk_inv/MM0_d
+ N_CLK_MAIN_XI72/Xclk_inv/MM0_g N_VDD_XI72/Xclk_inv/MM0_s
+ N_VDD_XI72/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI13/MM12 XI13/NET21 N_NET5_XI13/MM12_g XI13/NET20 N_VDD_XI13/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.24e-14 AS=2.24e-14 PD=6e-07 PS=6e-07
mXI6/MM12 XI6/NET21 N_NET5_XI6/MM12_g XI6/NET20 N_VDD_XI6/MM0_b PMOS_VTL L=5e-08
+ W=1.6e-07 AD=2.24e-14 AS=2.24e-14 PD=6e-07 PS=6e-07
mXI13/MM22 XI13/NET20 N_NET6_XI13/MM22_g N_VDD_XI13/MM22_s N_VDD_XI13/MM0_b
+ PMOS_VTL L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.84e-14 PD=6e-07 PS=5.5e-07
mXI6/MM22 XI6/NET20 N_NET6_XI6/MM22_g N_VDD_XI6/MM22_s N_VDD_XI6/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.84e-14 PD=6e-07 PS=5.5e-07
mXI72/Xtg2/Mtg1_pmos N_XI72/NET5_XI72/Xtg2/Mtg1_pmos_d
+ N_XI72/:CLK_XI72/Xtg2/Mtg1_pmos_g N_XI72/NET6_XI72/Xtg2/Mtg1_pmos_s
+ N_VDD_XI72/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI65/Xq_inv/MM0 N_NET6_XI65/Xq_inv/MM0_d N_XI65/NET5_XI65/Xq_inv/MM0_g
+ N_VDD_XI65/Xq_inv/MM0_s N_VDD_XI65/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI65/Xinv_loopback/MM0 N_XI65/NET10_XI65/Xinv_loopback/MM0_d
+ N_XI65/NET5_XI65/Xinv_loopback/MM0_g N_VDD_XI65/Xinv_loopback/MM0_s
+ N_VDD_XI65/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI65/Xt_n/Mt_nand_pmos_2 N_XI65/NET5_XI65/Xt_n/Mt_nand_pmos_2_d
+ N_XI65/NET10_XI65/Xt_n/Mt_nand_pmos_2_g
+ N_XI65/XT_N/NET3_XI65/Xt_n/Mt_nand_pmos_2_s N_VDD_XI65/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14 PD=6.2e-07 PS=5.6e-07
mXI65/Xt_n/Mt_nand_pmos_1 N_XI65/NET5_XI65/Xt_n/Mt_nand_pmos_2_d
+ N_XI65/:RESET_XI65/Xt_n/Mt_nand_pmos_1_g
+ N_XI65/XT_N/NET3_XI65/Xt_n/Mt_nand_pmos_1_s N_VDD_XI65/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=2.4e-14 PD=6.2e-07 PS=6.2e-07
mXI65/Xt_n/Mt_nand_pmos_state_ctrl N_XI65/XT_N/NET3_XI65/Xt_n/Mt_nand_pmos_1_s
+ N_XI65/CLK_XI65/Xt_n/Mt_nand_pmos_state_ctrl_g
+ N_VDD_XI65/Xt_n/Mt_nand_pmos_state_ctrl_s N_VDD_XI65/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14 PD=6.2e-07 PS=5.6e-07
mXI65/X:reset/MM0 N_XI65/:RESET_XI65/X:reset/MM0_d N_RESET_XI65/X:reset/MM0_g
+ N_VDD_XI65/X:reset/MM0_s N_VDD_XI65/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI65/X:clk_inv/MM0 N_XI65/CLK_XI65/X:clk_inv/MM0_d
+ N_XI65/:CLK_XI65/X:clk_inv/MM0_g N_VDD_XI65/X:clk_inv/MM0_s
+ N_VDD_XI65/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI65/Xclk_inv/MM0 N_XI65/:CLK_XI65/Xclk_inv/MM0_d
+ N_CLK_MAIN_XI65/Xclk_inv/MM0_g N_VDD_XI65/Xclk_inv/MM0_s
+ N_VDD_XI65/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI65/Xtg2/Mtg1_pmos N_XI65/NET5_XI65/Xtg2/Mtg1_pmos_d
+ N_XI65/:CLK_XI65/Xtg2/Mtg1_pmos_g N_XI65/NET6_XI65/Xtg2/Mtg1_pmos_s
+ N_VDD_XI65/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI65/Xt_i1/Mt_i_pmos_state_ctrl XI65/XT_I1/NET1
+ N_XI65/:CLK_XI65/Xt_i1/Mt_i_pmos_state_ctrl_g
+ N_VDD_XI65/Xt_i1/Mt_i_pmos_state_ctrl_s N_VDD_XI65/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.92e-14 PD=6e-07 PS=5.6e-07
mXI65/Xt_i1/Mt_i_pmos N_XI65/NET1_XI65/Xt_i1/Mt_i_pmos_d
+ N_XI65/NET6_XI65/Xt_i1/Mt_i_pmos_g XI65/XT_I1/NET1 N_VDD_XI65/Xq_inv/MM0_b
+ PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=2.24e-14 PD=5.6e-07 PS=6e-07
mXI65/Xnand/Mnand_pmos_2 N_XI65/NET6_XI65/Xnand/Mnand_pmos_2_d
+ N_XI65/:RESET_XI65/Xnand/Mnand_pmos_2_g N_VDD_XI65/Xnand/Mnand_pmos_2_s
+ N_VDD_XI65/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14
+ PD=6.2e-07 PS=5.6e-07
mXI65/Xnand/Mnand_pmos_1 N_XI65/NET6_XI65/Xnand/Mnand_pmos_2_d
+ N_XI65/NET1_XI65/Xnand/Mnand_pmos_1_g N_VDD_XI65/Xnand/Mnand_pmos_1_s
+ N_VDD_XI65/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14
+ PD=6.2e-07 PS=5.6e-07
mXI65/Xtg1/Mtg1_pmos N_XI65/NET1_XI65/Xtg1/Mtg1_pmos_d
+ N_XI65/CLK_XI65/Xtg1/Mtg1_pmos_g N_XI65/NET2_XI65/Xtg1/Mtg1_pmos_s
+ N_VDD_XI65/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI65/X:d_inv/MM0 N_XI65/NET2_XI65/X:d_inv/MM0_d N_XI65/NET8_XI65/X:d_inv/MM0_g
+ N_VDD_XI65/X:d_inv/MM0_s N_VDD_XI65/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI65/Xd_inv/MM0 N_XI65/NET8_XI65/Xd_inv/MM0_d N_B6_XI65/Xd_inv/MM0_g
+ N_VDD_XI65/Xd_inv/MM0_s N_VDD_XI65/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI72/Xt_i1/Mt_i_pmos_state_ctrl XI72/XT_I1/NET1
+ N_XI72/:CLK_XI72/Xt_i1/Mt_i_pmos_state_ctrl_g
+ N_VDD_XI72/Xt_i1/Mt_i_pmos_state_ctrl_s N_VDD_XI72/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.92e-14 PD=6e-07 PS=5.6e-07
mXI78/MM0 N_NET32_XI78/MM0_d N_NET72_XI78/MM0_g N_VDD_XI78/MM0_s
+ N_VDD_XI78/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14 PD=5.6e-07
+ PS=5.6e-07
mXI40/XI0/MM0 N_XI40/:SEL_XI40/XI0/MM0_d N_C3_OUT_XI40/XI0/MM0_g
+ N_VDD_XI40/XI0/MM0_s N_VDD_XI40/XI0/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.84e-14 AS=1.84e-14 PD=5.5e-07 PS=5.5e-07
mXI72/Xt_i1/Mt_i_pmos N_XI72/NET1_XI72/Xt_i1/Mt_i_pmos_d
+ N_XI72/NET6_XI72/Xt_i1/Mt_i_pmos_g XI72/XT_I1/NET1 N_VDD_XI72/Xq_inv/MM0_b
+ PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=2.24e-14 PD=5.6e-07 PS=6e-07
mXI40/MM0 N_NET32_XI40/MM0_d N_C3_OUT_XI40/MM0_g N_NET87_XI40/MM0_s
+ N_VDD_XI40/XI0/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14
+ PD=5.5e-07 PS=6e-07
mXI49/MM0 N_NET52_XI49/MM0_d N_NET49_XI49/MM0_g N_VDD_XI49/MM0_s
+ N_VDD_XI49/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14 PD=5.6e-07
+ PS=5.6e-07
mXI40/MM1 N_NET52_XI40/MM1_d N_XI40/:SEL_XI40/MM1_g N_NET87_XI40/MM0_s
+ N_VDD_XI40/XI0/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14
+ PD=5.5e-07 PS=6e-07
mXI72/Xnand/Mnand_pmos_2 N_XI72/NET6_XI72/Xnand/Mnand_pmos_2_d
+ N_XI72/:RESET_XI72/Xnand/Mnand_pmos_2_g N_VDD_XI72/Xnand/Mnand_pmos_2_s
+ N_VDD_XI72/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14
+ PD=6.2e-07 PS=5.6e-07
mXI72/Xnand/Mnand_pmos_1 N_XI72/NET6_XI72/Xnand/Mnand_pmos_2_d
+ N_XI72/NET1_XI72/Xnand/Mnand_pmos_1_g N_VDD_XI72/Xnand/Mnand_pmos_1_s
+ N_VDD_XI72/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14
+ PD=6.2e-07 PS=5.6e-07
mXI72/Xtg1/Mtg1_pmos N_XI72/NET1_XI72/Xtg1/Mtg1_pmos_d
+ N_XI72/CLK_XI72/Xtg1/Mtg1_pmos_g N_XI72/NET2_XI72/Xtg1/Mtg1_pmos_s
+ N_VDD_XI72/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI72/X:d_inv/MM0 N_XI72/NET2_XI72/X:d_inv/MM0_d N_XI72/NET8_XI72/X:d_inv/MM0_g
+ N_VDD_XI72/X:d_inv/MM0_s N_VDD_XI72/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI72/Xd_inv/MM0 N_XI72/NET8_XI72/Xd_inv/MM0_d N_NET87_XI72/Xd_inv/MM0_g
+ N_VDD_XI72/Xd_inv/MM0_s N_VDD_XI72/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI14/MM0 N_XI14/NET4_XI14/MM0_d N_NET34_XI14/MM0_g N_VDD_XI14/MM0_s
+ N_VDD_XI14/MM0_b PMOS_VTL L=5e-08 W=1.8e-07 AD=2.07e-14 AS=2.52e-14 PD=5.9e-07
+ PS=6.4e-07
mXI7/MM0 N_XI7/NET4_XI7/MM0_d N_NET34_XI7/MM0_g N_VDD_XI7/MM0_s N_VDD_XI7/MM0_b
+ PMOS_VTL L=5e-08 W=1.8e-07 AD=2.07e-14 AS=2.52e-14 PD=5.9e-07 PS=6.4e-07
mXI73/Xq_inv/MM0 N_S7_XI73/Xq_inv/MM0_d N_XI73/NET5_XI73/Xq_inv/MM0_g
+ N_VDD_XI73/Xq_inv/MM0_s N_VDD_XI73/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI22/MM0 N_NET34_XI22/MM0_d N_NET46_XI22/MM0_g N_VDD_XI22/MM0_s
+ N_VDD_XI22/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14 PD=5.6e-07
+ PS=5.6e-07
mXI62/Xq_inv/MM0 N_NET46_XI62/Xq_inv/MM0_d N_XI62/NET5_XI62/Xq_inv/MM0_g
+ N_VDD_XI62/Xq_inv/MM0_s N_VDD_XI62/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI62/Xinv_loopback/MM0 N_XI62/NET10_XI62/Xinv_loopback/MM0_d
+ N_XI62/NET5_XI62/Xinv_loopback/MM0_g N_VDD_XI62/Xinv_loopback/MM0_s
+ N_VDD_XI62/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI62/Xt_n/Mt_nand_pmos_2 N_XI62/NET5_XI62/Xt_n/Mt_nand_pmos_2_d
+ N_XI62/NET10_XI62/Xt_n/Mt_nand_pmos_2_g
+ N_XI62/XT_N/NET3_XI62/Xt_n/Mt_nand_pmos_2_s N_VDD_XI62/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14 PD=6.2e-07 PS=5.6e-07
mXI62/Xt_n/Mt_nand_pmos_1 N_XI62/NET5_XI62/Xt_n/Mt_nand_pmos_2_d
+ N_XI62/:RESET_XI62/Xt_n/Mt_nand_pmos_1_g
+ N_XI62/XT_N/NET3_XI62/Xt_n/Mt_nand_pmos_1_s N_VDD_XI62/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=2.4e-14 PD=6.2e-07 PS=6.2e-07
mXI62/Xt_n/Mt_nand_pmos_state_ctrl N_XI62/XT_N/NET3_XI62/Xt_n/Mt_nand_pmos_1_s
+ N_XI62/CLK_XI62/Xt_n/Mt_nand_pmos_state_ctrl_g
+ N_VDD_XI62/Xt_n/Mt_nand_pmos_state_ctrl_s N_VDD_XI62/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14 PD=6.2e-07 PS=5.6e-07
mXI62/X:reset/MM0 N_XI62/:RESET_XI62/X:reset/MM0_d N_RESET_XI62/X:reset/MM0_g
+ N_VDD_XI62/X:reset/MM0_s N_VDD_XI62/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI62/X:clk_inv/MM0 N_XI62/CLK_XI62/X:clk_inv/MM0_d
+ N_XI62/:CLK_XI62/X:clk_inv/MM0_g N_VDD_XI62/X:clk_inv/MM0_s
+ N_VDD_XI62/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI62/Xclk_inv/MM0 N_XI62/:CLK_XI62/Xclk_inv/MM0_d
+ N_CLK_MAIN_XI62/Xclk_inv/MM0_g N_VDD_XI62/Xclk_inv/MM0_s
+ N_VDD_XI62/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI62/Xtg2/Mtg1_pmos N_XI62/NET5_XI62/Xtg2/Mtg1_pmos_d
+ N_XI62/:CLK_XI62/Xtg2/Mtg1_pmos_g N_XI62/NET6_XI62/Xtg2/Mtg1_pmos_s
+ N_VDD_XI62/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI62/Xt_i1/Mt_i_pmos_state_ctrl XI62/XT_I1/NET1
+ N_XI62/:CLK_XI62/Xt_i1/Mt_i_pmos_state_ctrl_g
+ N_VDD_XI62/Xt_i1/Mt_i_pmos_state_ctrl_s N_VDD_XI62/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.92e-14 PD=6e-07 PS=5.6e-07
mXI62/Xt_i1/Mt_i_pmos N_XI62/NET1_XI62/Xt_i1/Mt_i_pmos_d
+ N_XI62/NET6_XI62/Xt_i1/Mt_i_pmos_g XI62/XT_I1/NET1 N_VDD_XI62/Xq_inv/MM0_b
+ PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=2.24e-14 PD=5.6e-07 PS=6e-07
mXI62/Xnand/Mnand_pmos_2 N_XI62/NET6_XI62/Xnand/Mnand_pmos_2_d
+ N_XI62/:RESET_XI62/Xnand/Mnand_pmos_2_g N_VDD_XI62/Xnand/Mnand_pmos_2_s
+ N_VDD_XI62/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14
+ PD=6.2e-07 PS=5.6e-07
mXI62/Xnand/Mnand_pmos_1 N_XI62/NET6_XI62/Xnand/Mnand_pmos_2_d
+ N_XI62/NET1_XI62/Xnand/Mnand_pmos_1_g N_VDD_XI62/Xnand/Mnand_pmos_1_s
+ N_VDD_XI62/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14
+ PD=6.2e-07 PS=5.6e-07
mXI62/Xtg1/Mtg1_pmos N_XI62/NET1_XI62/Xtg1/Mtg1_pmos_d
+ N_XI62/CLK_XI62/Xtg1/Mtg1_pmos_g N_XI62/NET2_XI62/Xtg1/Mtg1_pmos_s
+ N_VDD_XI62/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI62/X:d_inv/MM0 N_XI62/NET2_XI62/X:d_inv/MM0_d N_XI62/NET8_XI62/X:d_inv/MM0_g
+ N_VDD_XI62/X:d_inv/MM0_s N_VDD_XI62/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI62/Xd_inv/MM0 N_XI62/NET8_XI62/Xd_inv/MM0_d N_A7_XI62/Xd_inv/MM0_g
+ N_VDD_XI62/Xd_inv/MM0_s N_VDD_XI62/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI14/MM1 N_XI14/NET4_XI14/MM1_d N_NET35_XI14/MM1_g N_VDD_XI14/MM0_s
+ N_VDD_XI14/MM0_b PMOS_VTL L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.52e-14 PD=6.4e-07
+ PS=6.4e-07
mXI7/MM1 N_XI7/NET4_XI7/MM1_d N_NET35_XI7/MM1_g N_VDD_XI7/MM0_s N_VDD_XI7/MM0_b
+ PMOS_VTL L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.52e-14 PD=6.4e-07 PS=6.4e-07
mXI14/MM3 N_C7_C1_XI14/MM3_d N_:C6_C1_XI14/MM3_g N_XI14/NET4_XI14/MM1_d
+ N_VDD_XI14/MM0_b PMOS_VTL L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.52e-14 PD=6.4e-07
+ PS=6.4e-07
mXI7/MM3 N_C7_C0_XI7/MM3_d N_:C6_C0_XI7/MM3_g N_XI7/NET4_XI7/MM1_d
+ N_VDD_XI7/MM0_b PMOS_VTL L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.52e-14 PD=6.4e-07
+ PS=6.4e-07
mXI73/Xinv_loopback/MM0 N_XI73/NET10_XI73/Xinv_loopback/MM0_d
+ N_XI73/NET5_XI73/Xinv_loopback/MM0_g N_VDD_XI73/Xinv_loopback/MM0_s
+ N_VDD_XI73/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI14/MM4 N_C7_C1_XI14/MM3_d N_NET34_XI14/MM4_g XI14/NET7 N_VDD_XI14/MM0_b
+ PMOS_VTL L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.52e-14 PD=6.4e-07 PS=6.4e-07
mXI7/MM4 N_C7_C0_XI7/MM3_d N_NET34_XI7/MM4_g XI7/NET7 N_VDD_XI7/MM0_b PMOS_VTL
+ L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.52e-14 PD=6.4e-07 PS=6.4e-07
mXI14/MM2 XI14/NET7 N_NET35_XI14/MM2_g N_VDD_XI14/MM2_s N_VDD_XI14/MM0_b
+ PMOS_VTL L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.07e-14 PD=6.4e-07 PS=5.9e-07
mXI7/MM2 XI7/NET7 N_NET35_XI7/MM2_g N_VDD_XI7/MM2_s N_VDD_XI7/MM0_b PMOS_VTL
+ L=5e-08 W=1.8e-07 AD=2.52e-14 AS=2.07e-14 PD=6.4e-07 PS=5.9e-07
mXI73/Xt_n/Mt_nand_pmos_2 N_XI73/NET5_XI73/Xt_n/Mt_nand_pmos_2_d
+ N_XI73/NET10_XI73/Xt_n/Mt_nand_pmos_2_g
+ N_XI73/XT_N/NET3_XI73/Xt_n/Mt_nand_pmos_2_s N_VDD_XI73/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14 PD=6.2e-07 PS=5.6e-07
mXI73/Xt_n/Mt_nand_pmos_1 N_XI73/NET5_XI73/Xt_n/Mt_nand_pmos_2_d
+ N_XI73/:RESET_XI73/Xt_n/Mt_nand_pmos_1_g
+ N_XI73/XT_N/NET3_XI73/Xt_n/Mt_nand_pmos_1_s N_VDD_XI73/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=2.4e-14 PD=6.2e-07 PS=6.2e-07
mXI14/MM10 N_XI14/NET18_XI14/MM10_d N_NET34_XI14/MM10_g N_VDD_XI14/MM10_s
+ N_VDD_XI14/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.84e-14 PD=6e-07
+ PS=5.5e-07
mXI7/MM10 N_XI7/NET18_XI7/MM10_d N_NET34_XI7/MM10_g N_VDD_XI7/MM10_s
+ N_VDD_XI7/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.84e-14 PD=6e-07
+ PS=5.5e-07
mXI73/Xt_n/Mt_nand_pmos_state_ctrl N_XI73/XT_N/NET3_XI73/Xt_n/Mt_nand_pmos_1_s
+ N_XI73/CLK_XI73/Xt_n/Mt_nand_pmos_state_ctrl_g
+ N_VDD_XI73/Xt_n/Mt_nand_pmos_state_ctrl_s N_VDD_XI73/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14 PD=6.2e-07 PS=5.6e-07
mXI14/MM20 N_XI14/NET18_XI14/MM10_d N_NET35_XI14/MM20_g N_VDD_XI14/MM20_s
+ N_VDD_XI14/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.24e-14 AS=2.24e-14 PD=6e-07
+ PS=6e-07
mXI7/MM20 N_XI7/NET18_XI7/MM10_d N_NET35_XI7/MM20_g N_VDD_XI7/MM20_s
+ N_VDD_XI7/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.24e-14 AS=2.24e-14 PD=6e-07
+ PS=6e-07
mXI14/MM11 N_XI14/NET18_XI14/MM11_d N_:C6_C1_XI14/MM11_g N_VDD_XI14/MM20_s
+ N_VDD_XI14/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14 PD=5.5e-07
+ PS=6e-07
mXI7/MM11 N_XI7/NET18_XI7/MM11_d N_:C6_C0_XI7/MM11_g N_VDD_XI7/MM20_s
+ N_VDD_XI7/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14 PD=5.5e-07
+ PS=6e-07
mXI73/X:reset/MM0 N_XI73/:RESET_XI73/X:reset/MM0_d N_RESET_XI73/X:reset/MM0_g
+ N_VDD_XI73/X:reset/MM0_s N_VDD_XI73/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI14/MM13 N_NET51_XI14/MM13_d N_C7_C1_XI14/MM13_g N_XI14/NET18_XI14/MM13_s
+ N_VDD_XI14/MM0_b PMOS_VTL L=5e-08 W=1.4e-07 AD=1.68e-14 AS=1.75e-14 PD=5.2e-07
+ PS=5.3e-07
mXI7/MM13 N_NET36_XI7/MM13_d N_C7_C0_XI7/MM13_g N_XI7/NET18_XI7/MM13_s
+ N_VDD_XI7/MM0_b PMOS_VTL L=5e-08 W=1.4e-07 AD=1.68e-14 AS=1.75e-14 PD=5.2e-07
+ PS=5.3e-07
mXI73/X:clk_inv/MM0 N_XI73/CLK_XI73/X:clk_inv/MM0_d
+ N_XI73/:CLK_XI73/X:clk_inv/MM0_g N_VDD_XI73/X:clk_inv/MM0_s
+ N_VDD_XI73/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI14/MM14 N_NET51_XI14/MM14_d N_:C6_C1_XI14/MM14_g XI14/NET21 N_VDD_XI14/MM0_b
+ PMOS_VTL L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14 PD=5.5e-07 PS=6e-07
mXI7/MM14 N_NET36_XI7/MM14_d N_:C6_C0_XI7/MM14_g XI7/NET21 N_VDD_XI7/MM0_b
+ PMOS_VTL L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14 PD=5.5e-07 PS=6e-07
mXI14/MM12 XI14/NET21 N_NET34_XI14/MM12_g XI14/NET20 N_VDD_XI14/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.24e-14 AS=2.24e-14 PD=6e-07 PS=6e-07
mXI7/MM12 XI7/NET21 N_NET34_XI7/MM12_g XI7/NET20 N_VDD_XI7/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.24e-14 AS=2.24e-14 PD=6e-07 PS=6e-07
mXI73/Xclk_inv/MM0 N_XI73/:CLK_XI73/Xclk_inv/MM0_d
+ N_CLK_MAIN_XI73/Xclk_inv/MM0_g N_VDD_XI73/Xclk_inv/MM0_s
+ N_VDD_XI73/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI14/MM22 XI14/NET20 N_NET35_XI14/MM22_g N_VDD_XI14/MM22_s N_VDD_XI14/MM0_b
+ PMOS_VTL L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.84e-14 PD=6e-07 PS=5.5e-07
mXI7/MM22 XI7/NET20 N_NET35_XI7/MM22_g N_VDD_XI7/MM22_s N_VDD_XI7/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.84e-14 PD=6e-07 PS=5.5e-07
mXI23/MM0 N_NET35_XI23/MM0_d N_NET56_XI23/MM0_g N_VDD_XI23/MM0_s
+ N_VDD_XI23/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14 PD=5.6e-07
+ PS=5.6e-07
mXI63/Xq_inv/MM0 N_NET56_XI63/Xq_inv/MM0_d N_XI63/NET5_XI63/Xq_inv/MM0_g
+ N_VDD_XI63/Xq_inv/MM0_s N_VDD_XI63/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI63/Xinv_loopback/MM0 N_XI63/NET10_XI63/Xinv_loopback/MM0_d
+ N_XI63/NET5_XI63/Xinv_loopback/MM0_g N_VDD_XI63/Xinv_loopback/MM0_s
+ N_VDD_XI63/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI63/Xt_n/Mt_nand_pmos_2 N_XI63/NET5_XI63/Xt_n/Mt_nand_pmos_2_d
+ N_XI63/NET10_XI63/Xt_n/Mt_nand_pmos_2_g
+ N_XI63/XT_N/NET3_XI63/Xt_n/Mt_nand_pmos_2_s N_VDD_XI63/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14 PD=6.2e-07 PS=5.6e-07
mXI63/Xt_n/Mt_nand_pmos_1 N_XI63/NET5_XI63/Xt_n/Mt_nand_pmos_2_d
+ N_XI63/:RESET_XI63/Xt_n/Mt_nand_pmos_1_g
+ N_XI63/XT_N/NET3_XI63/Xt_n/Mt_nand_pmos_1_s N_VDD_XI63/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=2.4e-14 PD=6.2e-07 PS=6.2e-07
mXI63/Xt_n/Mt_nand_pmos_state_ctrl N_XI63/XT_N/NET3_XI63/Xt_n/Mt_nand_pmos_1_s
+ N_XI63/CLK_XI63/Xt_n/Mt_nand_pmos_state_ctrl_g
+ N_VDD_XI63/Xt_n/Mt_nand_pmos_state_ctrl_s N_VDD_XI63/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14 PD=6.2e-07 PS=5.6e-07
mXI63/X:reset/MM0 N_XI63/:RESET_XI63/X:reset/MM0_d N_RESET_XI63/X:reset/MM0_g
+ N_VDD_XI63/X:reset/MM0_s N_VDD_XI63/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI63/X:clk_inv/MM0 N_XI63/CLK_XI63/X:clk_inv/MM0_d
+ N_XI63/:CLK_XI63/X:clk_inv/MM0_g N_VDD_XI63/X:clk_inv/MM0_s
+ N_VDD_XI63/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI63/Xclk_inv/MM0 N_XI63/:CLK_XI63/Xclk_inv/MM0_d
+ N_CLK_MAIN_XI63/Xclk_inv/MM0_g N_VDD_XI63/Xclk_inv/MM0_s
+ N_VDD_XI63/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI63/Xtg2/Mtg1_pmos N_XI63/NET5_XI63/Xtg2/Mtg1_pmos_d
+ N_XI63/:CLK_XI63/Xtg2/Mtg1_pmos_g N_XI63/NET6_XI63/Xtg2/Mtg1_pmos_s
+ N_VDD_XI63/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI63/Xt_i1/Mt_i_pmos_state_ctrl XI63/XT_I1/NET1
+ N_XI63/:CLK_XI63/Xt_i1/Mt_i_pmos_state_ctrl_g
+ N_VDD_XI63/Xt_i1/Mt_i_pmos_state_ctrl_s N_VDD_XI63/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.92e-14 PD=6e-07 PS=5.6e-07
mXI63/Xt_i1/Mt_i_pmos N_XI63/NET1_XI63/Xt_i1/Mt_i_pmos_d
+ N_XI63/NET6_XI63/Xt_i1/Mt_i_pmos_g XI63/XT_I1/NET1 N_VDD_XI63/Xq_inv/MM0_b
+ PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=2.24e-14 PD=5.6e-07 PS=6e-07
mXI63/Xnand/Mnand_pmos_2 N_XI63/NET6_XI63/Xnand/Mnand_pmos_2_d
+ N_XI63/:RESET_XI63/Xnand/Mnand_pmos_2_g N_VDD_XI63/Xnand/Mnand_pmos_2_s
+ N_VDD_XI63/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14
+ PD=6.2e-07 PS=5.6e-07
mXI63/Xnand/Mnand_pmos_1 N_XI63/NET6_XI63/Xnand/Mnand_pmos_2_d
+ N_XI63/NET1_XI63/Xnand/Mnand_pmos_1_g N_VDD_XI63/Xnand/Mnand_pmos_1_s
+ N_VDD_XI63/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14
+ PD=6.2e-07 PS=5.6e-07
mXI63/Xtg1/Mtg1_pmos N_XI63/NET1_XI63/Xtg1/Mtg1_pmos_d
+ N_XI63/CLK_XI63/Xtg1/Mtg1_pmos_g N_XI63/NET2_XI63/Xtg1/Mtg1_pmos_s
+ N_VDD_XI63/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI63/X:d_inv/MM0 N_XI63/NET2_XI63/X:d_inv/MM0_d N_XI63/NET8_XI63/X:d_inv/MM0_g
+ N_VDD_XI63/X:d_inv/MM0_s N_VDD_XI63/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI63/Xd_inv/MM0 N_XI63/NET8_XI63/Xd_inv/MM0_d N_B7_XI63/Xd_inv/MM0_g
+ N_VDD_XI63/Xd_inv/MM0_s N_VDD_XI63/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI73/Xtg2/Mtg1_pmos N_XI73/NET5_XI73/Xtg2/Mtg1_pmos_d
+ N_XI73/:CLK_XI73/Xtg2/Mtg1_pmos_g N_XI73/NET6_XI73/Xtg2/Mtg1_pmos_s
+ N_VDD_XI73/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI41/XI0/MM0 N_XI41/:SEL_XI41/XI0/MM0_d N_C3_OUT_XI41/XI0/MM0_g
+ N_VDD_XI41/XI0/MM0_s N_VDD_XI41/XI0/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.84e-14 AS=1.84e-14 PD=5.5e-07 PS=5.5e-07
mXI73/Xt_i1/Mt_i_pmos_state_ctrl XI73/XT_I1/NET1
+ N_XI73/:CLK_XI73/Xt_i1/Mt_i_pmos_state_ctrl_g
+ N_VDD_XI73/Xt_i1/Mt_i_pmos_state_ctrl_s N_VDD_XI73/Xq_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.92e-14 PD=6e-07 PS=5.6e-07
mXI41/MM0 N_NET36_XI41/MM0_d N_C3_OUT_XI41/MM0_g N_NET80_XI41/MM0_s
+ N_VDD_XI41/XI0/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14
+ PD=5.5e-07 PS=6e-07
mXI73/Xt_i1/Mt_i_pmos N_XI73/NET1_XI73/Xt_i1/Mt_i_pmos_d
+ N_XI73/NET6_XI73/Xt_i1/Mt_i_pmos_g XI73/XT_I1/NET1 N_VDD_XI73/Xq_inv/MM0_b
+ PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=2.24e-14 PD=5.6e-07 PS=6e-07
mXI41/MM1 N_NET51_XI41/MM1_d N_XI41/:SEL_XI41/MM1_g N_NET80_XI41/MM0_s
+ N_VDD_XI41/XI0/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14
+ PD=5.5e-07 PS=6e-07
mXI73/Xnand/Mnand_pmos_2 N_XI73/NET6_XI73/Xnand/Mnand_pmos_2_d
+ N_XI73/:RESET_XI73/Xnand/Mnand_pmos_2_g N_VDD_XI73/Xnand/Mnand_pmos_2_s
+ N_VDD_XI73/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14
+ PD=6.2e-07 PS=5.6e-07
mXI73/Xnand/Mnand_pmos_1 N_XI73/NET6_XI73/Xnand/Mnand_pmos_2_d
+ N_XI73/NET1_XI73/Xnand/Mnand_pmos_1_g N_VDD_XI73/Xnand/Mnand_pmos_1_s
+ N_VDD_XI73/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14
+ PD=6.2e-07 PS=5.6e-07
mXI73/Xtg1/Mtg1_pmos N_XI73/NET1_XI73/Xtg1/Mtg1_pmos_d
+ N_XI73/CLK_XI73/Xtg1/Mtg1_pmos_g N_XI73/NET2_XI73/Xtg1/Mtg1_pmos_s
+ N_VDD_XI73/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI45/XI0/MM0 N_XI45/:SEL_XI45/XI0/MM0_d N_C3_OUT_XI45/XI0/MM0_g
+ N_VDD_XI45/XI0/MM0_s N_VDD_XI45/XI0/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.84e-14 AS=1.84e-14 PD=5.5e-07 PS=5.5e-07
mXI73/X:d_inv/MM0 N_XI73/NET2_XI73/X:d_inv/MM0_d N_XI73/NET8_XI73/X:d_inv/MM0_g
+ N_VDD_XI73/X:d_inv/MM0_s N_VDD_XI73/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI45/MM0 N_C7_C0_XI45/MM0_d N_C3_OUT_XI45/MM0_g N_C7_OUT_XI45/MM0_s
+ N_VDD_XI45/XI0/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14
+ PD=5.5e-07 PS=6e-07
mXI45/MM1 N_C7_C1_XI45/MM1_d N_XI45/:SEL_XI45/MM1_g N_C7_OUT_XI45/MM0_s
+ N_VDD_XI45/XI0/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.84e-14 AS=2.24e-14
+ PD=5.5e-07 PS=6e-07
mXI73/Xd_inv/MM0 N_XI73/NET8_XI73/Xd_inv/MM0_d N_NET80_XI73/Xd_inv/MM0_g
+ N_VDD_XI73/Xd_inv/MM0_s N_VDD_XI73/Xq_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI74/Xd_inv/MM0 N_XI74/NET8_XI74/Xd_inv/MM0_d N_C7_OUT_XI74/Xd_inv/MM0_g
+ N_VDD_XI74/Xd_inv/MM0_s N_VDD_XI74/Xd_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI74/X:d_inv/MM0 N_XI74/NET2_XI74/X:d_inv/MM0_d N_XI74/NET8_XI74/X:d_inv/MM0_g
+ N_VDD_XI74/X:d_inv/MM0_s N_VDD_XI74/Xd_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI74/Xtg1/Mtg1_pmos N_XI74/NET1_XI74/Xtg1/Mtg1_pmos_d
+ N_XI74/CLK_XI74/Xtg1/Mtg1_pmos_g N_XI74/NET2_XI74/Xtg1/Mtg1_pmos_s
+ N_VDD_XI74/Xd_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI74/Xnand/Mnand_pmos_1 N_XI74/NET6_XI74/Xnand/Mnand_pmos_1_d
+ N_XI74/NET1_XI74/Xnand/Mnand_pmos_1_g N_VDD_XI74/Xnand/Mnand_pmos_1_s
+ N_VDD_XI74/Xd_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14
+ PD=6.2e-07 PS=5.6e-07
mXI74/Xnand/Mnand_pmos_2 N_XI74/NET6_XI74/Xnand/Mnand_pmos_1_d
+ N_XI74/:RESET_XI74/Xnand/Mnand_pmos_2_g N_VDD_XI74/Xnand/Mnand_pmos_2_s
+ N_VDD_XI74/Xd_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14
+ PD=6.2e-07 PS=5.6e-07
mXI74/Xt_i1/Mt_i_pmos N_XI74/NET1_XI74/Xt_i1/Mt_i_pmos_d
+ N_XI74/NET6_XI74/Xt_i1/Mt_i_pmos_g XI74/XT_I1/NET1 N_VDD_XI74/Xd_inv/MM0_b
+ PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=2.24e-14 PD=5.6e-07 PS=6e-07
mXI74/Xt_i1/Mt_i_pmos_state_ctrl XI74/XT_I1/NET1
+ N_XI74/:CLK_XI74/Xt_i1/Mt_i_pmos_state_ctrl_g
+ N_VDD_XI74/Xt_i1/Mt_i_pmos_state_ctrl_s N_VDD_XI74/Xd_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.24e-14 AS=1.92e-14 PD=6e-07 PS=5.6e-07
mXI74/Xtg2/Mtg1_pmos N_XI74/NET5_XI74/Xtg2/Mtg1_pmos_d
+ N_XI74/:CLK_XI74/Xtg2/Mtg1_pmos_g N_XI74/NET6_XI74/Xtg2/Mtg1_pmos_s
+ N_VDD_XI74/Xd_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI74/Xclk_inv/MM0 N_XI74/:CLK_XI74/Xclk_inv/MM0_d
+ N_CLK_MAIN_XI74/Xclk_inv/MM0_g N_VDD_XI74/Xclk_inv/MM0_s
+ N_VDD_XI74/Xd_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI74/X:clk_inv/MM0 N_XI74/CLK_XI74/X:clk_inv/MM0_d
+ N_XI74/:CLK_XI74/X:clk_inv/MM0_g N_VDD_XI74/X:clk_inv/MM0_s
+ N_VDD_XI74/Xd_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI74/X:reset/MM0 N_XI74/:RESET_XI74/X:reset/MM0_d N_RESET_XI74/X:reset/MM0_g
+ N_VDD_XI74/X:reset/MM0_s N_VDD_XI74/Xd_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
mXI74/Xt_n/Mt_nand_pmos_state_ctrl
+ N_XI74/XT_N/NET3_XI74/Xt_n/Mt_nand_pmos_state_ctrl_d
+ N_XI74/CLK_XI74/Xt_n/Mt_nand_pmos_state_ctrl_g
+ N_VDD_XI74/Xt_n/Mt_nand_pmos_state_ctrl_s N_VDD_XI74/Xd_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14 PD=6.2e-07 PS=5.6e-07
mXI74/Xt_n/Mt_nand_pmos_1 N_XI74/NET5_XI74/Xt_n/Mt_nand_pmos_1_d
+ N_XI74/:RESET_XI74/Xt_n/Mt_nand_pmos_1_g
+ N_XI74/XT_N/NET3_XI74/Xt_n/Mt_nand_pmos_state_ctrl_d N_VDD_XI74/Xd_inv/MM0_b
+ PMOS_VTL L=5e-08 W=1.6e-07 AD=2.4e-14 AS=2.4e-14 PD=6.2e-07 PS=6.2e-07
mXI74/Xt_n/Mt_nand_pmos_2 N_XI74/NET5_XI74/Xt_n/Mt_nand_pmos_1_d
+ N_XI74/NET10_XI74/Xt_n/Mt_nand_pmos_2_g
+ N_XI74/XT_N/NET3_XI74/Xt_n/Mt_nand_pmos_2_s N_VDD_XI74/Xd_inv/MM0_b PMOS_VTL
+ L=5e-08 W=1.6e-07 AD=2.4e-14 AS=1.92e-14 PD=6.2e-07 PS=5.6e-07
mXI74/Xinv_loopback/MM0 N_XI74/NET10_XI74/Xinv_loopback/MM0_d
+ N_XI74/NET5_XI74/Xinv_loopback/MM0_g N_VDD_XI74/Xinv_loopback/MM0_s
+ N_VDD_XI74/Xd_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07 AD=1.92e-14 AS=1.92e-14
+ PD=5.6e-07 PS=5.6e-07
mXI74/Xq_inv/MM0 N_COUT_XI74/Xq_inv/MM0_d N_XI74/NET5_XI74/Xq_inv/MM0_g
+ N_VDD_XI74/Xq_inv/MM0_s N_VDD_XI74/Xd_inv/MM0_b PMOS_VTL L=5e-08 W=1.6e-07
+ AD=1.92e-14 AS=1.92e-14 PD=5.6e-07 PS=5.6e-07
*
.include "Eight_Bit_CSL_Adder.pex.netlist.EIGHT_BIT_CSL_ADDER.pxi"
*
.ends
*
*
