0.6
2016.4
Jan 23 2017
19:37:30
C:/Users/Raynara Lima/Documents/Capitulo 1/or_GATE/or_GATE.sim/sim_1/impl/timing/st_or_time_impl.v,1491606110,verilog,,,,glbl;or_GATE,,,,,,,,
C:/Users/Raynara Lima/Documents/Capitulo 1/or_GATE/or_GATE.srcs/sim_1/new/st_or.vhd,1491348214,vhdl,,,,st_or,,,,,,,,
