msg	,	V_17
ADF_DH895XCCIOV_ETR_MAX_BANKS	,	V_27
GET_DEV	,	F_15
send_admin_init	,	V_42
ADF_DH895XCCIOV_TX_RINGS_MASK	,	V_34
get_misc_bar_id	,	F_5
adf_vf_void_noop	,	F_11
u32	,	T_1
num_accel	,	V_28
disable_iov	,	V_45
adf_iov_putmsg	,	F_13
ADF_PFVF_COMPATIBILITY_VERSION	,	V_50
adf_vf_isr_resource_alloc	,	V_36
ADF_DH895XCCIOV_ETR_BAR	,	V_9
init_arb	,	V_43
enable_vf2pf_comms	,	V_47
dev_sku_info	,	V_10
adf_devmgr_update_class_index	,	F_18
enable_error_correction	,	V_39
get_ae_mask	,	F_2
init_admin_comms	,	V_40
ADF_DH895XCCIOV_PMISC_BAR	,	V_8
get_etr_bar_id	,	F_6
ADF_DH895XCCIOV_RX_RINGS_OFFSET	,	V_32
min_iov_compat_ver	,	V_49
get_pf2vf_offset	,	F_8
adf_vf2pf_shutdown	,	F_16
adf_init_hw_data_dh895xcciov	,	F_17
tx_rx_gap	,	V_31
adf_vf2pf_init	,	F_12
num_banks	,	V_26
accel_dev	,	V_16
dev_class	,	V_24
get_sku	,	F_7
ADF_VF2PF_MSGTYPE_INIT	,	V_19
ADF_VF2PF_MSGTYPE_SHUTDOWN	,	V_22
adf_clean_hw_data_dh895xcciov	,	F_19
ADF_DH895XCCIOV_ACCELENGINES_MASK	,	V_3
adf_hw_device_data	,	V_4
ADF_VF2PF_MSGORIGIN_SYSTEM	,	V_18
ADF_VF2PF_MSGTYPE_SHIFT	,	V_20
instances	,	V_51
free_irq	,	V_37
DEV_SKU_VF	,	V_11
ADF_DH895XCCIOV_MAX_ACCELERATORS	,	V_6
alloc_irq	,	V_35
exit_arb	,	V_44
adf_accel_dev	,	V_15
dev_err	,	F_14
dh895xcciov_class	,	V_25
fuse	,	V_1
ADF_DH895XCCIOV_VINTMSK_OFFSET	,	V_14
get_accel_mask	,	F_1
tx_rings_mask	,	V_33
num_engines	,	V_30
hw_data	,	V_23
"Failed to send Init event to PF\n"	,	L_1
adf_vf_int_noop	,	F_10
exit_admin_comms	,	V_41
num_logical_accel	,	V_29
adf_vf_isr_resource_free	,	V_38
i	,	V_12
EFAULT	,	V_21
ADF_DH895XCCIOV_MAX_ACCELENGINES	,	V_7
ADF_DH895XCCIOV_PF2VF_OFFSET	,	V_13
adf_enable_vf2pf_comms	,	V_48
enable_ints	,	V_46
get_num_accels	,	F_3
ADF_DH895XCCIOV_ACCELERATORS_MASK	,	V_2
self	,	V_5
"Failed to send Shutdown event to PF\n"	,	L_2
get_num_aes	,	F_4
get_vintmsk_offset	,	F_9
