#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jun  2 22:46:23 2019
# Process ID: 8700
# Current directory: /home/lhq/Workspace/MIPS
# Command line: vivado
# Log file: /home/lhq/Workspace/MIPS/vivado.log
# Journal file: /home/lhq/Workspace/MIPS/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/lhq/Workspace/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:39 ; elapsed = 00:00:15 . Memory (MB): peak = 6310.344 ; gain = 30.039 ; free physical = 1407 ; free virtual = 8528
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Hazard_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Hazard_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lhq/Workspace/MIPS/pipeline-cache/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMTop
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module MIPSTop
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-311] analyzing module ALUDecoder
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lhq/Workspace/MIPS/pipeline-cache/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMCache_tb
INFO: [VRFC 10-311] analyzing module Hazard_tb
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-311] analyzing module MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/lhq/Workspace/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 6d92ecb8453942b4bd47032ab426201f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Hazard_tb_behav xil_defaultlib.Hazard_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3815] value of parameter 't' cannot contain a hierarchical identifier [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:98]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [/home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v:1019]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RST' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RST' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:96]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/lhq/Workspace/MIPS/pipeline-cache/cache.v" Line 66. Module RAMTop_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lhq/Workspace/MIPS/pipeline-cache/cache.v" Line 224. Module Cache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lhq/Workspace/MIPS/pipeline-cache/cache.v" Line 160. Module RAM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALUDecoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.IMem_default
Compiling module xil_defaultlib.Cache_default
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.RAMTop_default
Compiling module xil_defaultlib.MIPSTop
Compiling module xil_defaultlib.Hazard_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Hazard_tb_behav
run_program: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 6390.207 ; gain = 0.000 ; free physical = 1406 ; free virtual = 8527
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Hazard_tb_behav -key {Behavioral:sim_1:Functional:Hazard_tb} -tclbatch {Hazard_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Hazard_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 6478.188 ; gain = 10.004 ; free physical = 1360 ; free virtual = 8486
# run 1000ns
xsim: Time (s): cpu = 00:00:41 ; elapsed = 00:00:14 . Memory (MB): peak = 6480.188 ; gain = 81.012 ; free physical = 1356 ; free virtual = 8485
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Hazard_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:08 ; elapsed = 00:00:28 . Memory (MB): peak = 6480.188 ; gain = 89.980 ; free physical = 1356 ; free virtual = 8485
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Hazard_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Hazard_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lhq/Workspace/MIPS/pipeline-cache/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMTop
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module MIPSTop
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-311] analyzing module ALUDecoder
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lhq/Workspace/MIPS/pipeline-cache/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMCache_tb
INFO: [VRFC 10-311] analyzing module Hazard_tb
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-311] analyzing module MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/lhq/Workspace/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 6d92ecb8453942b4bd47032ab426201f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Hazard_tb_behav xil_defaultlib.Hazard_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3815] value of parameter 't' cannot contain a hierarchical identifier [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:98]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [/home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v:1020]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RST' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RST' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:96]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/lhq/Workspace/MIPS/pipeline-cache/cache.v" Line 66. Module RAMTop_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lhq/Workspace/MIPS/pipeline-cache/cache.v" Line 224. Module Cache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lhq/Workspace/MIPS/pipeline-cache/cache.v" Line 160. Module RAM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALUDecoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.IMem_default
Compiling module xil_defaultlib.Cache_default
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.RAMTop_default
Compiling module xil_defaultlib.MIPSTop
Compiling module xil_defaultlib.Hazard_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Hazard_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6505.242 ; gain = 0.000 ; free physical = 1212 ; free virtual = 8237
set_property top MIPS_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj MIPS_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lhq/Workspace/MIPS/pipeline-cache/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMTop
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module MIPSTop
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-311] analyzing module ALUDecoder
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lhq/Workspace/MIPS/pipeline-cache/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMCache_tb
INFO: [VRFC 10-311] analyzing module Hazard_tb
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-311] analyzing module MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/lhq/Workspace/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 6d92ecb8453942b4bd47032ab426201f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_tb_behav xil_defaultlib.MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3815] value of parameter 't' cannot contain a hierarchical identifier [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:98]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [/home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v:1020]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RST' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RST' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:96]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/lhq/Workspace/MIPS/pipeline-cache/cache.v" Line 66. Module RAMTop_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lhq/Workspace/MIPS/pipeline-cache/cache.v" Line 188. Module Cache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lhq/Workspace/MIPS/pipeline-cache/cache.v" Line 118. Module RAM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALUDecoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.IMem_default
Compiling module xil_defaultlib.Cache_default
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.RAMTop_default
Compiling module xil_defaultlib.MIPSTop
Compiling module xil_defaultlib.MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim/xsim.dir/MIPS_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim/xsim.dir/MIPS_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Jun  3 12:22:24 2019. For additional details about this file, please refer to the WebTalk help file at /home/lhq/Workspace/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:05 . Memory (MB): peak = 378.176 ; gain = 0.000 ; free physical = 1107 ; free virtual = 8140
INFO: [Common 17-206] Exiting Webtalk at Mon Jun  3 12:22:24 2019...
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 6566.223 ; gain = 0.000 ; free physical = 1167 ; free virtual = 8200
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_tb_behav -key {Behavioral:sim_1:Functional:MIPS_tb} -tclbatch {MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 6622.062 ; gain = 55.840 ; free physical = 1153 ; free virtual = 8181
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 6640.082 ; gain = 0.000 ; free physical = 1136 ; free virtual = 8168
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj MIPS_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lhq/Workspace/MIPS/pipeline-cache/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMTop
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module MIPSTop
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-311] analyzing module ALUDecoder
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lhq/Workspace/MIPS/pipeline-cache/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMCache_tb
INFO: [VRFC 10-311] analyzing module Hazard_tb
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-311] analyzing module MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/lhq/Workspace/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 6d92ecb8453942b4bd47032ab426201f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_tb_behav xil_defaultlib.MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3815] value of parameter 't' cannot contain a hierarchical identifier [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:100]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [/home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v:1020]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RST' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RST' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:98]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/lhq/Workspace/MIPS/pipeline-cache/cache.v" Line 68. Module RAMTop_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lhq/Workspace/MIPS/pipeline-cache/cache.v" Line 190. Module Cache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lhq/Workspace/MIPS/pipeline-cache/cache.v" Line 120. Module RAM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALUDecoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.IMem_default
Compiling module xil_defaultlib.Cache_default
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.RAMTop_default
Compiling module xil_defaultlib.MIPSTop
Compiling module xil_defaultlib.MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 6640.082 ; gain = 0.000 ; free physical = 1133 ; free virtual = 8162
current_sim simulation_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj MIPS_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lhq/Workspace/MIPS/pipeline-cache/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMTop
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module MIPSTop
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-311] analyzing module ALUDecoder
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lhq/Workspace/MIPS/pipeline-cache/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMCache_tb
INFO: [VRFC 10-311] analyzing module Hazard_tb
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-311] analyzing module MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/lhq/Workspace/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 6d92ecb8453942b4bd47032ab426201f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_tb_behav xil_defaultlib.MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3815] value of parameter 't' cannot contain a hierarchical identifier [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:100]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [/home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v:1020]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RST' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RST' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:98]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/lhq/Workspace/MIPS/pipeline-cache/cache.v" Line 68. Module RAMTop_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lhq/Workspace/MIPS/pipeline-cache/cache.v" Line 190. Module Cache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lhq/Workspace/MIPS/pipeline-cache/cache.v" Line 120. Module RAM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALUDecoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.IMem_default
Compiling module xil_defaultlib.Cache_default
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.RAMTop_default
Compiling module xil_defaultlib.MIPSTop
Compiling module xil_defaultlib.MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6641.137 ; gain = 0.000 ; free physical = 1135 ; free virtual = 8170
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj MIPS_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lhq/Workspace/MIPS/pipeline-cache/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMTop
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module MIPSTop
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-311] analyzing module ALUDecoder
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lhq/Workspace/MIPS/pipeline-cache/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMCache_tb
INFO: [VRFC 10-311] analyzing module Hazard_tb
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-311] analyzing module MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/lhq/Workspace/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 6d92ecb8453942b4bd47032ab426201f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_tb_behav xil_defaultlib.MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3815] value of parameter 't' cannot contain a hierarchical identifier [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:100]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [/home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v:1020]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RST' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RST' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:98]
WARNING: [VRFC 10-3705] select index 6 into 'cnt' is out of bounds [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:164]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/lhq/Workspace/MIPS/pipeline-cache/cache.v" Line 68. Module RAMTop_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lhq/Workspace/MIPS/pipeline-cache/cache.v" Line 190. Module Cache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lhq/Workspace/MIPS/pipeline-cache/cache.v" Line 120. Module RAM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALUDecoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.IMem_default
Compiling module xil_defaultlib.Cache_default
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.RAMTop_default
Compiling module xil_defaultlib.MIPSTop
Compiling module xil_defaultlib.MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6641.137 ; gain = 0.000 ; free physical = 1492 ; free virtual = 8527
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj MIPS_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lhq/Workspace/MIPS/pipeline-cache/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMTop
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module MIPSTop
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-311] analyzing module ALUDecoder
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lhq/Workspace/MIPS/pipeline-cache/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMCache_tb
INFO: [VRFC 10-311] analyzing module Hazard_tb
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-311] analyzing module MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/lhq/Workspace/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 6d92ecb8453942b4bd47032ab426201f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_tb_behav xil_defaultlib.MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3815] value of parameter 't' cannot contain a hierarchical identifier [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:100]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [/home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v:1020]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RST' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RST' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:98]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/lhq/Workspace/MIPS/pipeline-cache/cache.v" Line 68. Module RAMTop_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lhq/Workspace/MIPS/pipeline-cache/cache.v" Line 190. Module Cache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lhq/Workspace/MIPS/pipeline-cache/cache.v" Line 120. Module RAM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALUDecoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.IMem_default
Compiling module xil_defaultlib.Cache_default
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.RAMTop_default
Compiling module xil_defaultlib.MIPSTop
Compiling module xil_defaultlib.MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_tb_behav -key {Behavioral:sim_1:Functional:MIPS_tb} -tclbatch {MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 6643.938 ; gain = 0.000 ; free physical = 1496 ; free virtual = 8525
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj MIPS_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lhq/Workspace/MIPS/pipeline-cache/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMTop
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module MIPSTop
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-311] analyzing module ALUDecoder
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lhq/Workspace/MIPS/pipeline-cache/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMCache_tb
INFO: [VRFC 10-311] analyzing module Hazard_tb
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-311] analyzing module MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/lhq/Workspace/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 6d92ecb8453942b4bd47032ab426201f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_tb_behav xil_defaultlib.MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3815] value of parameter 't' cannot contain a hierarchical identifier [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:100]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [/home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v:1020]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RST' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RST' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:98]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/lhq/Workspace/MIPS/pipeline-cache/cache.v" Line 68. Module RAMTop_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lhq/Workspace/MIPS/pipeline-cache/cache.v" Line 190. Module Cache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lhq/Workspace/MIPS/pipeline-cache/cache.v" Line 120. Module RAM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALUDecoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.IMem_default
Compiling module xil_defaultlib.Cache_default
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.RAMTop_default
Compiling module xil_defaultlib.MIPSTop
Compiling module xil_defaultlib.MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_tb_behav -key {Behavioral:sim_1:Functional:MIPS_tb} -tclbatch {MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 6651.941 ; gain = 0.000 ; free physical = 1477 ; free virtual = 8511
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj MIPS_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lhq/Workspace/MIPS/pipeline-cache/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMTop
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module MIPSTop
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-311] analyzing module ALUDecoder
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lhq/Workspace/MIPS/pipeline-cache/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMCache_tb
INFO: [VRFC 10-311] analyzing module Hazard_tb
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-311] analyzing module MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/lhq/Workspace/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 6d92ecb8453942b4bd47032ab426201f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_tb_behav xil_defaultlib.MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3815] value of parameter 't' cannot contain a hierarchical identifier [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:100]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [/home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v:1020]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RST' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RST' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:98]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/lhq/Workspace/MIPS/pipeline-cache/cache.v" Line 68. Module RAMTop_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lhq/Workspace/MIPS/pipeline-cache/cache.v" Line 190. Module Cache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lhq/Workspace/MIPS/pipeline-cache/cache.v" Line 120. Module RAM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALUDecoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.IMem_default
Compiling module xil_defaultlib.Cache_default
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.RAMTop_default
Compiling module xil_defaultlib.MIPSTop
Compiling module xil_defaultlib.MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_tb_behav -key {Behavioral:sim_1:Functional:MIPS_tb} -tclbatch {MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6651.941 ; gain = 0.000 ; free physical = 1487 ; free virtual = 8520
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj MIPS_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lhq/Workspace/MIPS/pipeline-cache/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMTop
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module MIPSTop
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-311] analyzing module ALUDecoder
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lhq/Workspace/MIPS/pipeline-cache/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMCache_tb
INFO: [VRFC 10-311] analyzing module Hazard_tb
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-311] analyzing module MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/lhq/Workspace/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 6d92ecb8453942b4bd47032ab426201f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_tb_behav xil_defaultlib.MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3815] value of parameter 't' cannot contain a hierarchical identifier [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:100]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [/home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v:1020]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RST' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RST' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:98]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/lhq/Workspace/MIPS/pipeline-cache/cache.v" Line 68. Module RAMTop_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lhq/Workspace/MIPS/pipeline-cache/cache.v" Line 190. Module Cache_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lhq/Workspace/MIPS/pipeline-cache/cache.v" Line 120. Module RAM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALUDecoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.IMem_default
Compiling module xil_defaultlib.Cache_default
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.RAMTop_default
Compiling module xil_defaultlib.MIPSTop
Compiling module xil_defaultlib.MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 6656.922 ; gain = 0.000 ; free physical = 1460 ; free virtual = 8490
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj MIPS_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lhq/Workspace/MIPS/pipeline-cache/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMTop
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMTop
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAMTop' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:68]
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:120]
INFO: [VRFC 10-311] analyzing module Cache
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Cache' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:190]
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module MIPSTop
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-311] analyzing module ALUDecoder
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lhq/Workspace/MIPS/pipeline-cache/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMCache_tb
INFO: [VRFC 10-311] analyzing module Hazard_tb
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-311] analyzing module MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/lhq/Workspace/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 6d92ecb8453942b4bd47032ab426201f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_tb_behav xil_defaultlib.MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3815] value of parameter 't' cannot contain a hierarchical identifier [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:100]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [/home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v:1028]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RST' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RST' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:98]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALUDecoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.IMem_default
Compiling module xil_defaultlib.Cache_default
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.RAMTop_default
Compiling module xil_defaultlib.MIPSTop
Compiling module xil_defaultlib.MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6728.906 ; gain = 7.988 ; free physical = 1414 ; free virtual = 8498
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj MIPS_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lhq/Workspace/MIPS/pipeline-cache/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMTop
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMTop
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAMTop' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:68]
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:120]
INFO: [VRFC 10-311] analyzing module Cache
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Cache' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:190]
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module MIPSTop
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-311] analyzing module ALUDecoder
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lhq/Workspace/MIPS/pipeline-cache/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMTop
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3609] overwriting previous definition of module 'top' [/home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v:203]
INFO: [VRFC 10-311] analyzing module Display
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Display' [/home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v:245]
INFO: [VRFC 10-311] analyzing module clkdiv
WARNING: [VRFC 10-3609] overwriting previous definition of module 'clkdiv' [/home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v:308]
INFO: [VRFC 10-311] analyzing module MIPSTop
WARNING: [VRFC 10-3609] overwriting previous definition of module 'MIPSTop' [/home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v:329]
INFO: [VRFC 10-311] analyzing module IMem
WARNING: [VRFC 10-3609] overwriting previous definition of module 'IMem' [/home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v:353]
INFO: [VRFC 10-311] analyzing module DMem
WARNING: [VRFC 10-3609] overwriting previous definition of module 'DMem' [/home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v:463]
INFO: [VRFC 10-311] analyzing module MIPS
WARNING: [VRFC 10-3609] overwriting previous definition of module 'MIPS' [/home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v:530]
INFO: [VRFC 10-311] analyzing module ALUDecoder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALUDecoder' [/home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v:558]
INFO: [VRFC 10-311] analyzing module ControlUnit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ControlUnit' [/home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v:613]
INFO: [VRFC 10-311] analyzing module RegisterFile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RegisterFile' [/home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v:840]
INFO: [VRFC 10-311] analyzing module Controller
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Controller' [/home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v:867]
INFO: [VRFC 10-311] analyzing module Datapath
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Datapath' [/home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v:887]
INFO: [VRFC 10-311] analyzing module Hazard
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Hazard' [/home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v:1064]
INFO: [VRFC 10-311] analyzing module flopr
WARNING: [VRFC 10-3609] overwriting previous definition of module 'flopr' [/home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v:1113]
INFO: [VRFC 10-311] analyzing module floprc
WARNING: [VRFC 10-3609] overwriting previous definition of module 'floprc' [/home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v:1123]
INFO: [VRFC 10-311] analyzing module flopenr
WARNING: [VRFC 10-3609] overwriting previous definition of module 'flopenr' [/home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v:1135]
INFO: [VRFC 10-311] analyzing module flopenrc
WARNING: [VRFC 10-3609] overwriting previous definition of module 'flopenrc' [/home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v:1147]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [/home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v:1195]
INFO: [VRFC 10-311] analyzing module RAMCache_tb
INFO: [VRFC 10-311] analyzing module Hazard_tb
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-311] analyzing module MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/lhq/Workspace/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 6d92ecb8453942b4bd47032ab426201f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_tb_behav xil_defaultlib.MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3815] value of parameter 't' cannot contain a hierarchical identifier [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:100]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [/home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v:1028]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RST' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RST' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:98]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALUDecoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.IMem_default
Compiling module xil_defaultlib.Cache_default
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.RAMTop_default
Compiling module xil_defaultlib.MIPSTop
Compiling module xil_defaultlib.MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 6736.910 ; gain = 7.926 ; free physical = 1485 ; free virtual = 8568
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj MIPS_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lhq/Workspace/MIPS/pipeline-cache/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMTop
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMTop
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAMTop' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:68]
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:120]
INFO: [VRFC 10-311] analyzing module Cache
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Cache' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:190]
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module MIPSTop
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-311] analyzing module ALUDecoder
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lhq/Workspace/MIPS/pipeline-cache/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMCache_tb
INFO: [VRFC 10-311] analyzing module Hazard_tb
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-311] analyzing module MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/lhq/Workspace/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 6d92ecb8453942b4bd47032ab426201f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_tb_behav xil_defaultlib.MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3815] value of parameter 't' cannot contain a hierarchical identifier [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:100]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [/home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v:1028]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RST' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RST' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:98]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALUDecoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.IMem_default
Compiling module xil_defaultlib.Cache_default
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.RAMTop_default
Compiling module xil_defaultlib.MIPSTop
Compiling module xil_defaultlib.MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 6736.980 ; gain = 0.000 ; free physical = 1485 ; free virtual = 8568
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj MIPS_tb_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/lhq/Workspace/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 6d92ecb8453942b4bd47032ab426201f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_tb_behav xil_defaultlib.MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3815] value of parameter 't' cannot contain a hierarchical identifier [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:100]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [/home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v:1028]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RST' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RST' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:98]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_tb_behav -key {Behavioral:sim_1:Functional:MIPS_tb} -tclbatch {MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 6736.980 ; gain = 0.000 ; free physical = 1477 ; free virtual = 8564
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj MIPS_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lhq/Workspace/MIPS/pipeline-cache/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMTop
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMTop
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAMTop' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:68]
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:120]
INFO: [VRFC 10-311] analyzing module Cache
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Cache' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:190]
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module MIPSTop
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-311] analyzing module ALUDecoder
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lhq/Workspace/MIPS/pipeline-cache/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMCache_tb
INFO: [VRFC 10-311] analyzing module Hazard_tb
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-311] analyzing module MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/lhq/Workspace/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 6d92ecb8453942b4bd47032ab426201f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_tb_behav xil_defaultlib.MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3815] value of parameter 't' cannot contain a hierarchical identifier [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:100]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [/home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v:1028]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RST' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RST' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:98]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALUDecoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.IMem_default
Compiling module xil_defaultlib.Cache_default
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.RAMTop_default
Compiling module xil_defaultlib.MIPSTop
Compiling module xil_defaultlib.MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6736.980 ; gain = 0.000 ; free physical = 1493 ; free virtual = 8582
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj MIPS_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lhq/Workspace/MIPS/pipeline-cache/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMTop
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMTop
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAMTop' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:68]
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:120]
INFO: [VRFC 10-311] analyzing module Cache
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Cache' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:190]
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module MIPSTop
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-311] analyzing module ALUDecoder
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lhq/Workspace/MIPS/pipeline-cache/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMCache_tb
INFO: [VRFC 10-311] analyzing module Hazard_tb
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-311] analyzing module MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/lhq/Workspace/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 6d92ecb8453942b4bd47032ab426201f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_tb_behav xil_defaultlib.MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3815] value of parameter 't' cannot contain a hierarchical identifier [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:100]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [/home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v:1018]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RST' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RST' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:98]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALUDecoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.IMem_default
Compiling module xil_defaultlib.Cache_default
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.RAMTop_default
Compiling module xil_defaultlib.MIPSTop
Compiling module xil_defaultlib.MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6816.949 ; gain = 2.984 ; free physical = 1480 ; free virtual = 8569
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj MIPS_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lhq/Workspace/MIPS/pipeline-cache/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMTop
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMTop
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAMTop' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:69]
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:121]
INFO: [VRFC 10-311] analyzing module Cache
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Cache' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:191]
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module MIPSTop
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-311] analyzing module ALUDecoder
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lhq/Workspace/MIPS/pipeline-cache/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMCache_tb
INFO: [VRFC 10-311] analyzing module Hazard_tb
INFO: [VRFC 10-311] analyzing module Instr_tb
INFO: [VRFC 10-311] analyzing module MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/lhq/Workspace/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 6d92ecb8453942b4bd47032ab426201f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_tb_behav xil_defaultlib.MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3815] value of parameter 't' cannot contain a hierarchical identifier [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:101]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [/home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v:1018]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RST' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:98]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RST' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:99]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALUDecoder
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.IMem_default
Compiling module xil_defaultlib.Cache_default
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.RAMTop_default
Compiling module xil_defaultlib.MIPSTop
Compiling module xil_defaultlib.MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6848.965 ; gain = 7.988 ; free physical = 1463 ; free virtual = 8552
launch_runs synth_1
WARNING: [HDL 9-3756] overwriting previous definition of module 'RAMTop' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:69]
WARNING: [HDL 9-3756] overwriting previous definition of module 'RAM' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:121]
WARNING: [HDL 9-3756] overwriting previous definition of module 'Cache' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:191]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'RAMTop()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 69 of file /home/lhq/Workspace/MIPS/pipeline-cache/cache.v
Duplicate found at line 69 of file /home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'RAM()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 121 of file /home/lhq/Workspace/MIPS/pipeline-cache/cache.v
Duplicate found at line 121 of file /home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Cache()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 191 of file /home/lhq/Workspace/MIPS/pipeline-cache/cache.v
Duplicate found at line 191 of file /home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v
[Mon Jun  3 13:04:31 2019] Launched synth_1...
Run output will be captured here: /home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
WARNING: [HDL 9-3756] overwriting previous definition of module 'RAMTop' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:72]
WARNING: [HDL 9-3756] overwriting previous definition of module 'RAM' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:124]
WARNING: [HDL 9-3756] overwriting previous definition of module 'Cache' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:194]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'RAMTop()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 72 of file /home/lhq/Workspace/MIPS/pipeline-cache/cache.v
Duplicate found at line 72 of file /home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'RAM()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 124 of file /home/lhq/Workspace/MIPS/pipeline-cache/cache.v
Duplicate found at line 124 of file /home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Cache()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 194 of file /home/lhq/Workspace/MIPS/pipeline-cache/cache.v
Duplicate found at line 194 of file /home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v
[Mon Jun  3 14:20:03 2019] Launched synth_1...
Run output will be captured here: /home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
WARNING: [HDL 9-3756] overwriting previous definition of module 'RAMTop' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:72]
WARNING: [HDL 9-3756] overwriting previous definition of module 'RAM' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:124]
WARNING: [HDL 9-3756] overwriting previous definition of module 'Cache' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:194]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'RAMTop()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 72 of file /home/lhq/Workspace/MIPS/pipeline-cache/cache.v
Duplicate found at line 72 of file /home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'RAM()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 124 of file /home/lhq/Workspace/MIPS/pipeline-cache/cache.v
Duplicate found at line 124 of file /home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Cache()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 194 of file /home/lhq/Workspace/MIPS/pipeline-cache/cache.v
Duplicate found at line 194 of file /home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v
[Mon Jun  3 14:22:55 2019] Launched synth_1...
Run output will be captured here: /home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
WARNING: [HDL 9-3756] overwriting previous definition of module 'RAMTop' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:72]
WARNING: [HDL 9-3756] overwriting previous definition of module 'RAM' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:124]
WARNING: [HDL 9-3756] overwriting previous definition of module 'Cache' [/home/lhq/Workspace/MIPS/pipeline-cache/cache.v:194]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'RAMTop()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 72 of file /home/lhq/Workspace/MIPS/pipeline-cache/cache.v
Duplicate found at line 72 of file /home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'RAM()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 124 of file /home/lhq/Workspace/MIPS/pipeline-cache/cache.v
Duplicate found at line 124 of file /home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Cache()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 194 of file /home/lhq/Workspace/MIPS/pipeline-cache/cache.v
Duplicate found at line 194 of file /home/lhq/Workspace/MIPS/pipeline-cache/mips-pipeline.v
[Mon Jun  3 14:24:05 2019] Launched synth_1...
Run output will be captured here: /home/lhq/Workspace/MIPS/pipeline-cache/lab4-pipeline-cache/lab4-pipeline-cache.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun  3 14:27:27 2019...
