
*** Running vivado
    with args -log wujian100_open_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source wujian100_open_top.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source wujian100_open_top.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 424.816 ; gain = 137.656
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/wulian/DD/KWS-SOC-8bit-detective/kws-ip/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
Command: link_design -top wujian100_open_top -part xc7a200tfbg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
INFO: [Project 1-454] Reading design checkpoint 'd:/wulian/DD/KWS-SOC-8bit-detective/KWS-SOC.srcs/sources_1/ip/ahblite_axi_bridge_0/ahblite_axi_bridge_0.dcp' for cell 'x_pdu_top/x_main_bus_top/x_ahb_axi_kws/preprocess_control_in_axi_bridge'
INFO: [Project 1-454] Reading design checkpoint 'd:/wulian/DD/KWS-SOC-8bit-detective/KWS-SOC.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0.dcp' for cell 'x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo'
INFO: [Project 1-454] Reading design checkpoint 'd:/wulian/DD/KWS-SOC-8bit-detective/KWS-SOC.srcs/sources_1/ip/kws_0/kws_0.dcp' for cell 'x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/wulian/DD/KWS-SOC-8bit-detective/KWS-SOC.srcs/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0.dcp' for cell 'x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_axi_bram_ctrl0'
INFO: [Project 1-454] Reading design checkpoint 'd:/wulian/DD/KWS-SOC-8bit-detective/KWS-SOC.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0'
Netlist sorting complete. Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1154.852 ; gain = 14.527
INFO: [Netlist 29-17] Analyzing 10795 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/wulian/DD/KWS-SOC-8bit-detective/constraints/XC7A200T3B.xdc]
Finished Parsing XDC File [D:/wulian/DD/KWS-SOC-8bit-detective/constraints/XC7A200T3B.xdc]
Parsing XDC File [D:/wulian/DD/KWS-SOC-8bit-detective/constraints/wujian100_open_edif.xdc]
Finished Parsing XDC File [D:/wulian/DD/KWS-SOC-8bit-detective/constraints/wujian100_open_edif.xdc]
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 1498.652 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3865 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 51 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 448 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 192 instances
  RAM16X1S => RAM32X1S (RAMS32): 48 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 18 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 128 instances
  RAM32X1S => RAM32X1S (RAMS32): 8 instances
  RAM64M => RAM64M (RAMD64E(x4)): 2350 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 598 instances
  RAM64X1S => RAM64X1S (RAMS64E): 24 instances

15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:13 . Memory (MB): peak = 1498.652 ; gain = 1040.852
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PAD_JTAG_TCLK expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PAD_MCURST expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PAD_PWM_CH1 expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PAD_PWM_CH11 expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PAD_PWM_CH3 expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PAD_PWM_CH5 expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PAD_PWM_CH7 expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PAD_PWM_CH9 expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PAD_PWM_FAULT expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 9 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1513.652 ; gain = 15.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 10528b7c9

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 2363.398 ; gain = 849.746

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 43 inverter(s) to 456 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1dba0809b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2566.457 ; gain = 0.656
INFO: [Opt 31-389] Phase Retarget created 1030 cells and removed 1330 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1491096ab

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2566.457 ; gain = 0.656
INFO: [Opt 31-389] Phase Constant propagation created 586 cells and removed 1510 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b587f310

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 2566.457 ; gain = 0.656
INFO: [Opt 31-389] Phase Sweep created 6 cells and removed 1500 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1b587f310

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 2566.457 ; gain = 0.656
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1b587f310

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 2566.457 ; gain = 0.656
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1edb9932a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:36 . Memory (MB): peak = 2566.457 ; gain = 0.656
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            1030  |            1330  |                                              0  |
|  Constant propagation         |             586  |            1510  |                                              0  |
|  Sweep                        |               6  |            1500  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.496 . Memory (MB): peak = 2566.457 ; gain = 0.000
Ending Logic Optimization Task | Checksum: c2b196bc

Time (s): cpu = 00:00:46 ; elapsed = 00:00:42 . Memory (MB): peak = 2566.457 ; gain = 0.656

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.253 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 174 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 4 WE to EN ports
Number of BRAM Ports augmented: 25 newly gated: 4 Total Ports: 348
Number of Flops added for Enable Generation: 3

Ending PowerOpt Patch Enables Task | Checksum: 9e867de5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4102.680 ; gain = 0.000
Ending Power Optimization Task | Checksum: 9e867de5

Time (s): cpu = 00:08:33 ; elapsed = 00:06:36 . Memory (MB): peak = 4102.680 ; gain = 1536.223

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Ending Logic Optimization Task | Checksum: b4516296

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 4102.680 ; gain = 0.000
Ending Final Cleanup Task | Checksum: b4516296

Time (s): cpu = 00:00:45 ; elapsed = 00:00:35 . Memory (MB): peak = 4102.680 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.142 . Memory (MB): peak = 4102.680 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: b4516296

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.143 . Memory (MB): peak = 4102.680 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:10:45 ; elapsed = 00:08:27 . Memory (MB): peak = 4102.680 ; gain = 2604.027
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 4102.680 ; gain = 0.000
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.229 . Memory (MB): peak = 4102.680 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/wulian/DD/KWS-SOC-8bit-detective/KWS-SOC.runs/impl_1/wujian100_open_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:00 ; elapsed = 00:00:32 . Memory (MB): peak = 4102.680 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file wujian100_open_top_drc_opted.rpt -pb wujian100_open_top_drc_opted.pb -rpx wujian100_open_top_drc_opted.rpx
Command: report_drc -file wujian100_open_top_drc_opted.rpt -pb wujian100_open_top_drc_opted.pb -rpx wujian100_open_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/wulian/DD/KWS-SOC-8bit-detective/KWS-SOC.runs/impl_1/wujian100_open_top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 4102.680 ; gain = 0.000
Command: place_design -directive ExtraNetDelay_low
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENBWREN (net: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENBWREN (net: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 has an input control pin x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/ENBWREN (net: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3 has an input control pin x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/ENBWREN (net: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4 has an input control pin x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/ENBWREN (net: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5 has an input control pin x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5/ENBWREN (net: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6 has an input control pin x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6/ENBWREN (net: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7 has an input control pin x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7/ENBWREN (net: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (net: x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (net: x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/ram_ena) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (net: x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (net: x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ram_ena) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (net: x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/ena_0) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (net: x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/ram_ena) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (net: x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/ena_array[0]) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0 has an input control pin x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0/ADDRARDADDR[14] (net: x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/ADDRARDADDR[13]) which is driven by a register (x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_ibus_if/tcipif_hit_ff_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0 has an input control pin x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0/ADDRARDADDR[14] (net: x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/ADDRARDADDR[13]) which is driven by a register (x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_ctrl/cur_state_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0 has an input control pin x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0/ADDRARDADDR[14] (net: x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/ADDRARDADDR[13]) which is driven by a register (x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/store_data_buffer_reg[16]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0 has an input control pin x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0/ADDRARDADDR[14] (net: x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/ADDRARDADDR[13]) which is driven by a register (x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/store_data_buffer_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0 has an input control pin x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0/ADDRARDADDR[14] (net: x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/ADDRARDADDR[13]) which is driven by a register (x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/store_data_buffer_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN (net: x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN (net: x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra_13_sn_1) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN (net: x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1_n_0) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN (net: x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN (net: x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/ena_array[0]) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PAD_JTAG_TCLK expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PAD_MCURST expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PAD_PWM_CH1 expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PAD_PWM_CH11 expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PAD_PWM_CH3 expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PAD_PWM_CH5 expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PAD_PWM_CH7 expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PAD_PWM_CH9 expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PAD_PWM_FAULT expects both input and output buffering but the buffers are incomplete.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U2/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U3/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fsub_32ns_32ndEe_U4/kws_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fadd_32ns_32nwdI_U41/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_faddfsub_32nscud_U80/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fadd_32ns_32nwdI_U348/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fadd_32ns_32nwdI_U326/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fadd_32ns_32nwdI_U272/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_faddfsub_32nscud_U271/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U109/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U110/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U111/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U112/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U113/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U114/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U115/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U116/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_pw_layer1_fu_1999/kws_fadd_32ns_32nwdI_U223/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/kws_fadd_32ns_32nwdI_U406/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 36 Warnings, 19 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraNetDelay_low' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 4102.680 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 7e766c92

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.304 . Memory (MB): peak = 4102.680 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.135 . Memory (MB): peak = 4102.680 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-574] Poor placement for routing between an IO pin and BUFG. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	PAD_JTAG_TCLK_IBUF_inst (IBUF.O) is locked to IOB_X0Y92
	padmux_cpu_jtg_tclk_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y0
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 858f61b6

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 4102.680 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 102a0abdc

Time (s): cpu = 00:01:44 ; elapsed = 00:01:16 . Memory (MB): peak = 4102.680 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 102a0abdc

Time (s): cpu = 00:01:44 ; elapsed = 00:01:17 . Memory (MB): peak = 4102.680 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 102a0abdc

Time (s): cpu = 00:01:44 ; elapsed = 00:01:17 . Memory (MB): peak = 4102.680 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1810586e5

Time (s): cpu = 00:02:09 ; elapsed = 00:01:32 . Memory (MB): peak = 4102.680 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 4957 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 2180 nets or cells. Created 262 new cells, deleted 1918 existing cells and moved 0 existing cell
INFO: [Physopt 32-1022] Very high fanout net 'x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/spectrogram_0_address1[5]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2800 to 601 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/spectrogram_0_address1[4]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2800 to 601 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/spectrogram_0_address1[3]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2800 to 601 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/spectrogram_0_address1[2]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2800 to 601 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/spectrogram_0_address1[1]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2800 to 601 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/spectrogram_0_address1[0]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2800 to 601 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/addr1[0]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2060 to 525 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/addr0[1]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1024 to 641 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/addr0[0]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1152 to 769 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/addr1[1]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2824 to 649 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/addr1[0]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 3204 to 773 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[1]_0[0] could not be optimized because driver x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_18__1 could not be replicated
INFO: [Physopt 32-117] Net x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/WEA[0] could not be optimized because driver x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_3__9 could not be replicated
INFO: [Physopt 32-117] Net x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[1]_2[0] could not be optimized because driver x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_3__11 could not be replicated
INFO: [Physopt 32-117] Net x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sms_ahbs/WEA[0] could not be optimized because driver x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sms_ahbs/mem_reg_0_i_3__12 could not be replicated
INFO: [Physopt 32-117] Net x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[1]_0[0] could not be optimized because driver x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sms_ahbs/mem_reg_0_i_18__2 could not be replicated
INFO: [Physopt 32-117] Net x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[1]_0[0] could not be optimized because driver x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sms_ahbs/mem_reg_0_i_18 could not be replicated
INFO: [Physopt 32-117] Net x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[1]_2[0] could not be optimized because driver x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sms_ahbs/mem_reg_0_i_3__14 could not be replicated
INFO: [Physopt 32-117] Net x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/WEA[0] could not be optimized because driver x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/mem_reg_0_i_3__6 could not be replicated
INFO: [Physopt 32-117] Net x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[1]_1[0] could not be optimized because driver x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_3__10 could not be replicated
INFO: [Physopt 32-117] Net x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[1]_1[0] could not be optimized because driver x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/mem_reg_0_i_3__7 could not be replicated
INFO: [Physopt 32-117] Net x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[1]_2[0] could not be optimized because driver x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sms_ahbs/mem_reg_0_i_3__5 could not be replicated
INFO: [Physopt 32-117] Net x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[1]_2[0] could not be optimized because driver x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/mem_reg_0_i_3__8 could not be replicated
INFO: [Physopt 32-117] Net x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[1]_0[0] could not be optimized because driver x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/mem_reg_0_i_18__0 could not be replicated
INFO: [Physopt 32-117] Net x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sms_ahbs/WEA[0] could not be optimized because driver x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sms_ahbs/mem_reg_0_i_3__3 could not be replicated
INFO: [Physopt 32-117] Net x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[1]_1[0] could not be optimized because driver x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sms_ahbs/mem_reg_0_i_3__13 could not be replicated
INFO: [Physopt 32-117] Net x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sms_ahbs/w_ram_addr_tmp_reg[1]_1[0] could not be optimized because driver x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sms_ahbs/mem_reg_0_i_3__4 could not be replicated
INFO: [Physopt 32-117] Net x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/ADDRARDADDR[6] could not be optimized because driver x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/mem_reg_0_i_9__1 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 4102.680 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          262  |           1918  |                  2180  |           0  |           1  |  00:00:09  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          262  |           1918  |                  2180  |           0  |           8  |  00:00:11  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 22267ec16

Time (s): cpu = 00:07:19 ; elapsed = 00:04:54 . Memory (MB): peak = 4102.680 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1741a0757

Time (s): cpu = 00:07:46 ; elapsed = 00:05:15 . Memory (MB): peak = 4102.680 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1741a0757

Time (s): cpu = 00:07:46 ; elapsed = 00:05:16 . Memory (MB): peak = 4102.680 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10b6f1929

Time (s): cpu = 00:08:17 ; elapsed = 00:05:34 . Memory (MB): peak = 4102.680 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10f3aa812

Time (s): cpu = 00:09:31 ; elapsed = 00:06:28 . Memory (MB): peak = 4102.680 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 85ed811b

Time (s): cpu = 00:09:34 ; elapsed = 00:06:31 . Memory (MB): peak = 4102.680 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 9826fa35

Time (s): cpu = 00:09:35 ; elapsed = 00:06:31 . Memory (MB): peak = 4102.680 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 12ee62f8b

Time (s): cpu = 00:10:39 ; elapsed = 00:07:15 . Memory (MB): peak = 4102.680 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 12f353680

Time (s): cpu = 00:11:58 ; elapsed = 00:08:36 . Memory (MB): peak = 4102.680 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 107f44a3f

Time (s): cpu = 00:12:09 ; elapsed = 00:08:48 . Memory (MB): peak = 4102.680 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 111d34895

Time (s): cpu = 00:12:10 ; elapsed = 00:08:50 . Memory (MB): peak = 4102.680 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 12c171ed7

Time (s): cpu = 00:13:41 ; elapsed = 00:09:50 . Memory (MB): peak = 4102.680 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 12c171ed7

Time (s): cpu = 00:13:42 ; elapsed = 00:09:51 . Memory (MB): peak = 4102.680 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 5a76614f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/ap_rst_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 5a76614f

Time (s): cpu = 00:15:11 ; elapsed = 00:10:50 . Memory (MB): peak = 4102.680 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.510. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1f20c0eef

Time (s): cpu = 00:15:45 ; elapsed = 00:11:21 . Memory (MB): peak = 4102.680 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1f20c0eef

Time (s): cpu = 00:15:46 ; elapsed = 00:11:22 . Memory (MB): peak = 4102.680 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f20c0eef

Time (s): cpu = 00:15:48 ; elapsed = 00:11:24 . Memory (MB): peak = 4102.680 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1f20c0eef

Time (s): cpu = 00:15:49 ; elapsed = 00:11:25 . Memory (MB): peak = 4102.680 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 4102.680 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 288298a85

Time (s): cpu = 00:15:50 ; elapsed = 00:11:26 . Memory (MB): peak = 4102.680 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 288298a85

Time (s): cpu = 00:15:51 ; elapsed = 00:11:27 . Memory (MB): peak = 4102.680 ; gain = 0.000
Ending Placer Task | Checksum: 18f8ad665

Time (s): cpu = 00:15:51 ; elapsed = 00:11:27 . Memory (MB): peak = 4102.680 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
132 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:16:04 ; elapsed = 00:11:35 . Memory (MB): peak = 4102.680 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 4102.680 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:55 ; elapsed = 00:00:17 . Memory (MB): peak = 4102.680 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/wulian/DD/KWS-SOC-8bit-detective/KWS-SOC.runs/impl_1/wujian100_open_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:22 ; elapsed = 00:00:36 . Memory (MB): peak = 4102.680 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file wujian100_open_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.217 . Memory (MB): peak = 4102.680 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file wujian100_open_top_utilization_placed.rpt -pb wujian100_open_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file wujian100_open_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.564 . Memory (MB): peak = 4102.680 ; gain = 0.000
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 4102.680 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.510 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 54ebb479

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 4102.680 ; gain = 0.000

Phase 2 Hold Fix Optimization
INFO: [Physopt 32-668] Estimated Timing Summary | WNS=0.510 | TNS=0.000 | WHS=-1.091 | THS=-25.835 |
INFO: [Physopt 32-45] Identified 342 candidate nets for hold slack optimization.
INFO: [Physopt 32-234] Optimized 68 nets. Inserted 0 new ZHOLD_DELAYs. Calibrated 0 existing ZHOLD_DELAYs. Inserted 68 buffers.

INFO: [Physopt 32-668] Estimated Timing Summary | WNS=0.510 | TNS=0.000 | WHS=-0.185 | THS=-5.202 |
Phase 2 Hold Fix Optimization | Checksum: 54ebb479

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 4102.680 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.173 . Memory (MB): peak = 4102.680 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.510 | TNS=0.000 | WHS=-0.185 | THS=-5.202 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Single Cell Placement   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Multi Cell Placement    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Rewire                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Cell           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Total                   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Summary of Hold Fix Optimizations
=================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization               |  WHS Gain (ns)  |  THS Gain (ns)  |  Added LUTs  |  Added FFs  |  Optimized Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT1 and ZHOLD Insertion   |          0.907  |         20.633  |          68  |          0  |              68  |           0  |           1  |  00:00:09  |
|  Total                      |          0.907  |         20.633  |          68  |          0  |              68  |           0  |           1  |  00:00:09  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 4102.680 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 54ebb479

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 4102.680 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
148 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:42 ; elapsed = 00:01:02 . Memory (MB): peak = 4102.680 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 4102.680 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:58 ; elapsed = 00:00:19 . Memory (MB): peak = 4102.680 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/wulian/DD/KWS-SOC-8bit-detective/KWS-SOC.runs/impl_1/wujian100_open_top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:25 ; elapsed = 00:00:38 . Memory (MB): peak = 4102.680 ; gain = 0.000
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PLCK-12] Clock Placer Checks: Poor placement for routing between an IO pin and BUFG. 
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	PAD_JTAG_TCLK_IBUF_inst (IBUF.O) is locked to IOB_X0Y92
	padmux_cpu_jtg_tclk_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y0
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c4c588c8 ConstDB: 0 ShapeSum: 87b76e4f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 16fc35c8a

Time (s): cpu = 00:02:37 ; elapsed = 00:01:40 . Memory (MB): peak = 4102.680 ; gain = 0.000
Post Restoration Checksum: NetGraph: 8dbd7b02 NumContArr: e205e188 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 16fc35c8a

Time (s): cpu = 00:02:39 ; elapsed = 00:01:42 . Memory (MB): peak = 4102.680 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 16fc35c8a

Time (s): cpu = 00:02:40 ; elapsed = 00:01:44 . Memory (MB): peak = 4102.680 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 16fc35c8a

Time (s): cpu = 00:02:40 ; elapsed = 00:01:44 . Memory (MB): peak = 4102.680 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 22ac5161c

Time (s): cpu = 00:04:22 ; elapsed = 00:02:54 . Memory (MB): peak = 4102.680 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.860  | TNS=0.000  | WHS=-0.618 | THS=-1077.483|

Phase 2 Router Initialization | Checksum: 226915040

Time (s): cpu = 00:05:08 ; elapsed = 00:03:23 . Memory (MB): peak = 4387.242 ; gain = 284.563

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00182205 %
  Global Horizontal Routing Utilization  = 0.00320555 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 131506
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 131505
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 13d1d7462

Time (s): cpu = 00:08:41 ; elapsed = 00:05:22 . Memory (MB): peak = 4387.242 ; gain = 284.563

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 29382
 Number of Nodes with overlaps = 10338
 Number of Nodes with overlaps = 5058
 Number of Nodes with overlaps = 2221
 Number of Nodes with overlaps = 1075
 Number of Nodes with overlaps = 521
 Number of Nodes with overlaps = 241
 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.007 | TNS=-0.007 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 11beb8300

Time (s): cpu = 00:28:52 ; elapsed = 00:19:08 . Memory (MB): peak = 4387.242 ; gain = 284.563

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 8914
 Number of Nodes with overlaps = 2958
 Number of Nodes with overlaps = 798
 Number of Nodes with overlaps = 546
 Number of Nodes with overlaps = 108
 Number of Nodes with overlaps = 71
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.265  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1c034e17e

Time (s): cpu = 00:39:32 ; elapsed = 00:27:16 . Memory (MB): peak = 4387.242 ; gain = 284.563
Phase 4 Rip-up And Reroute | Checksum: 1c034e17e

Time (s): cpu = 00:39:33 ; elapsed = 00:27:17 . Memory (MB): peak = 4387.242 ; gain = 284.563

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1c034e17e

Time (s): cpu = 00:39:33 ; elapsed = 00:27:18 . Memory (MB): peak = 4387.242 ; gain = 284.563

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c034e17e

Time (s): cpu = 00:39:34 ; elapsed = 00:27:18 . Memory (MB): peak = 4387.242 ; gain = 284.563
Phase 5 Delay and Skew Optimization | Checksum: 1c034e17e

Time (s): cpu = 00:39:34 ; elapsed = 00:27:19 . Memory (MB): peak = 4387.242 ; gain = 284.563

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1255f145b

Time (s): cpu = 00:39:57 ; elapsed = 00:27:35 . Memory (MB): peak = 4387.242 ; gain = 284.563
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.360  | TNS=0.000  | WHS=0.021  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f5c3b450

Time (s): cpu = 00:39:58 ; elapsed = 00:27:36 . Memory (MB): peak = 4387.242 ; gain = 284.563
Phase 6 Post Hold Fix | Checksum: 1f5c3b450

Time (s): cpu = 00:39:59 ; elapsed = 00:27:37 . Memory (MB): peak = 4387.242 ; gain = 284.563

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 17.2798 %
  Global Horizontal Routing Utilization  = 21.8311 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1c62215db

Time (s): cpu = 00:40:00 ; elapsed = 00:27:38 . Memory (MB): peak = 4387.242 ; gain = 284.563

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c62215db

Time (s): cpu = 00:40:01 ; elapsed = 00:27:39 . Memory (MB): peak = 4387.242 ; gain = 284.563

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1aa76bd2e

Time (s): cpu = 00:40:17 ; elapsed = 00:27:58 . Memory (MB): peak = 4387.242 ; gain = 284.563

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=1.324  | TNS=0.000  | WHS=0.024  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: 18a802e59

Time (s): cpu = 00:41:54 ; elapsed = 00:28:53 . Memory (MB): peak = 4387.242 ; gain = 284.563
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:41:54 ; elapsed = 00:28:54 . Memory (MB): peak = 4387.242 ; gain = 284.563

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
167 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:42:13 ; elapsed = 00:29:18 . Memory (MB): peak = 4387.242 ; gain = 284.563
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 4387.242 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:12 ; elapsed = 00:00:24 . Memory (MB): peak = 4387.242 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/wulian/DD/KWS-SOC-8bit-detective/KWS-SOC.runs/impl_1/wujian100_open_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:32 ; elapsed = 00:00:41 . Memory (MB): peak = 4387.242 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file wujian100_open_top_drc_routed.rpt -pb wujian100_open_top_drc_routed.pb -rpx wujian100_open_top_drc_routed.rpx
Command: report_drc -file wujian100_open_top_drc_routed.rpt -pb wujian100_open_top_drc_routed.pb -rpx wujian100_open_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/wulian/DD/KWS-SOC-8bit-detective/KWS-SOC.runs/impl_1/wujian100_open_top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:49 ; elapsed = 00:00:27 . Memory (MB): peak = 4387.242 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file wujian100_open_top_methodology_drc_routed.rpt -pb wujian100_open_top_methodology_drc_routed.pb -rpx wujian100_open_top_methodology_drc_routed.rpx
Command: report_methodology -file wujian100_open_top_methodology_drc_routed.rpt -pb wujian100_open_top_methodology_drc_routed.pb -rpx wujian100_open_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/wulian/DD/KWS-SOC-8bit-detective/KWS-SOC.runs/impl_1/wujian100_open_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:02:15 ; elapsed = 00:01:18 . Memory (MB): peak = 4409.094 ; gain = 21.852
INFO: [runtcl-4] Executing : report_power -file wujian100_open_top_power_routed.rpt -pb wujian100_open_top_power_summary_routed.pb -rpx wujian100_open_top_power_routed.rpx
Command: report_power -file wujian100_open_top_power_routed.rpt -pb wujian100_open_top_power_summary_routed.pb -rpx wujian100_open_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
179 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:34 ; elapsed = 00:00:57 . Memory (MB): peak = 4409.094 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file wujian100_open_top_route_status.rpt -pb wujian100_open_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file wujian100_open_top_timing_summary_routed.rpt -pb wujian100_open_top_timing_summary_routed.pb -rpx wujian100_open_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4409.094 ; gain = 0.000
INFO: [runtcl-4] Executing : report_incremental_reuse -file wujian100_open_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file wujian100_open_top_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4409.094 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file wujian100_open_top_bus_skew_routed.rpt -pb wujian100_open_top_bus_skew_routed.pb -rpx wujian100_open_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-208] The XPM instance: <x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force wujian100_open_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U2/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U2/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U2/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U2/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U2/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U2/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U2/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U2/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U3/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U3/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U3/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U3/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U3/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U3/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U3/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U3/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U5/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U5/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U5/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U5/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U5/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U5/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U5/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U5/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U6/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U6/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U6/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U6/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U6/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U6/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U6/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U6/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fsub_32ns_32ndEe_U4/kws_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fsub_32ns_32ndEe_U4/kws_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fsub_32ns_32ndEe_U4/kws_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fsub_32ns_32ndEe_U4/kws_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fsub_32ns_32ndEe_U4/kws_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fsub_32ns_32ndEe_U4/kws_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fsub_32ns_32ndEe_U4/kws_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fsub_32ns_32ndEe_U4/kws_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/mul_ln74_reg_2268_reg input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/mul_ln74_reg_2268_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fadd_32ns_32nwdI_U41/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fadd_32ns_32nwdI_U41/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fadd_32ns_32nwdI_U41/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fadd_32ns_32nwdI_U41/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fadd_32ns_32nwdI_U41/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fadd_32ns_32nwdI_U41/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fadd_32ns_32nwdI_U41/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fadd_32ns_32nwdI_U41/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U42/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U42/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U42/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U42/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U42/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U42/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U42/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U42/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U43/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U43/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U43/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U43/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U43/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U43/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U43/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U43/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_fmul_32ns_32neOg_U203/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_fmul_32ns_32neOg_U203/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_fmul_32ns_32neOg_U203/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_fmul_32ns_32neOg_U203/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_fmul_32ns_32neOg_U203/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_fmul_32ns_32neOg_U203/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_fmul_32ns_32neOg_U203/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_fmul_32ns_32neOg_U203/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_mac_muladd_8sLf8_U208/kws_mac_muladd_8sLf8_DSP48_3_U/p input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_mac_muladd_8sLf8_U208/kws_mac_muladd_8sLf8_DSP48_3_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_faddfsub_32nscud_U80/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_faddfsub_32nscud_U80/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_faddfsub_32nscud_U80/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_faddfsub_32nscud_U80/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_faddfsub_32nscud_U80/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_faddfsub_32nscud_U80/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_faddfsub_32nscud_U80/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_faddfsub_32nscud_U80/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_fmul_32ns_32neOg_U81/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_fmul_32ns_32neOg_U81/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_fmul_32ns_32neOg_U81/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_fmul_32ns_32neOg_U81/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_fmul_32ns_32neOg_U81/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_fmul_32ns_32neOg_U81/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_fmul_32ns_32neOg_U81/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_fmul_32ns_32neOg_U81/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fadd_32ns_32nwdI_U348/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fadd_32ns_32nwdI_U348/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fadd_32ns_32nwdI_U348/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fadd_32ns_32nwdI_U348/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fadd_32ns_32nwdI_U348/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fadd_32ns_32nwdI_U348/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fadd_32ns_32nwdI_U348/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fadd_32ns_32nwdI_U348/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U349/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U349/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U349/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U349/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U349/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U349/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U349/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U349/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U350/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U350/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U350/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U350/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U350/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U350/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U350/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U350/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_mac_muladd_8sLf8_U353/kws_mac_muladd_8sLf8_DSP48_3_U/p input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_mac_muladd_8sLf8_U353/kws_mac_muladd_8sLf8_DSP48_3_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fadd_32ns_32nwdI_U326/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fadd_32ns_32nwdI_U326/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fadd_32ns_32nwdI_U326/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fadd_32ns_32nwdI_U326/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fadd_32ns_32nwdI_U326/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fadd_32ns_32nwdI_U326/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fadd_32ns_32nwdI_U326/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fadd_32ns_32nwdI_U326/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fmul_32ns_32neOg_U327/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fmul_32ns_32neOg_U327/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fmul_32ns_32neOg_U327/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fmul_32ns_32neOg_U327/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fmul_32ns_32neOg_U327/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fmul_32ns_32neOg_U327/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fmul_32ns_32neOg_U327/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fmul_32ns_32neOg_U327/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_mac_muladd_8sLf8_U337/kws_mac_muladd_8sLf8_DSP48_3_U/p input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_mac_muladd_8sLf8_U337/kws_mac_muladd_8sLf8_DSP48_3_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U2/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U2/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U3/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U3/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U5/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U5/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U5/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U5/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U5/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U5/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U5/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U5/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U6/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U6/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U6/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U6/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U6/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U6/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U6/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U6/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fsub_32ns_32ndEe_U4/kws_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fsub_32ns_32ndEe_U4/kws_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fadd_32ns_32nwdI_U41/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fadd_32ns_32nwdI_U41/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U42/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U42/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U42/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U42/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U42/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U42/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U42/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U42/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U43/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U43/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U43/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U43/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U43/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U43/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U43/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U43/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_fmul_32ns_32neOg_U203/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_fmul_32ns_32neOg_U203/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_fmul_32ns_32neOg_U203/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_fmul_32ns_32neOg_U203/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_fmul_32ns_32neOg_U203/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_fmul_32ns_32neOg_U203/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_fmul_32ns_32neOg_U203/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_fmul_32ns_32neOg_U203/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_mac_muladd_8sLf8_U208/kws_mac_muladd_8sLf8_DSP48_3_U/p output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_mac_muladd_8sLf8_U208/kws_mac_muladd_8sLf8_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_faddfsub_32nscud_U80/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_faddfsub_32nscud_U80/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_fmul_32ns_32neOg_U81/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_fmul_32ns_32neOg_U81/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_fmul_32ns_32neOg_U81/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_fmul_32ns_32neOg_U81/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_fmul_32ns_32neOg_U81/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_fmul_32ns_32neOg_U81/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_fmul_32ns_32neOg_U81/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_fmul_32ns_32neOg_U81/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fadd_32ns_32nwdI_U348/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fadd_32ns_32nwdI_U348/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U349/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U349/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U349/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U349/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U349/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U349/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U349/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U349/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U350/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U350/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U350/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U350/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U350/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U350/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U350/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U350/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_mac_muladd_8sLf8_U353/kws_mac_muladd_8sLf8_DSP48_3_U/p output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_mac_muladd_8sLf8_U353/kws_mac_muladd_8sLf8_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fadd_32ns_32nwdI_U326/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fadd_32ns_32nwdI_U326/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fmul_32ns_32neOg_U327/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fmul_32ns_32neOg_U327/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fmul_32ns_32neOg_U327/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fmul_32ns_32neOg_U327/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fmul_32ns_32neOg_U327/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fmul_32ns_32neOg_U327/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fmul_32ns_32neOg_U327/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fmul_32ns_32neOg_U327/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_mac_muladd_8sLf8_U337/kws_mac_muladd_8sLf8_DSP48_3_U/p output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_mac_muladd_8sLf8_U337/kws_mac_muladd_8sLf8_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dadddsub_64nsRg6_U265/kws_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dadddsub_64nsRg6_U265/kws_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_fmul_32ns_32neOg_U259/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_fmul_32ns_32neOg_U259/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_fmul_32ns_32neOg_U259/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_fmul_32ns_32neOg_U259/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_fmul_32ns_32neOg_U259/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_fmul_32ns_32neOg_U259/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_fmul_32ns_32neOg_U259/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_fmul_32ns_32neOg_U259/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fadd_32ns_32nwdI_U272/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fadd_32ns_32nwdI_U272/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_faddfsub_32nscud_U271/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_faddfsub_32nscud_U271/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U274/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U274/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U274/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U274/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U274/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U274/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U274/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U274/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U275/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U275/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U275/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U275/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U275/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U275/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
INFO: [Common 17-14] Message 'DRC DPOP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U2/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U2/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U3/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U3/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U5/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U5/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U6/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U6/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fsub_32ns_32ndEe_U4/kws_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fsub_32ns_32ndEe_U4/kws_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/mul_ln74_reg_2268_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/mul_ln74_reg_2268_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fadd_32ns_32nwdI_U41/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fadd_32ns_32nwdI_U41/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U42/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U42/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U43/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U43/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/tmp_140_reg_1453_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/tmp_140_reg_1453_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_fmul_32ns_32neOg_U203/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_fmul_32ns_32neOg_U203/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_mac_muladd_8sLf8_U208/kws_mac_muladd_8sLf8_DSP48_3_U/p multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_mac_muladd_8sLf8_U208/kws_mac_muladd_8sLf8_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_faddfsub_32nscud_U80/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_faddfsub_32nscud_U80/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_fmul_32ns_32neOg_U81/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_fmul_32ns_32neOg_U81/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fadd_32ns_32nwdI_U348/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fadd_32ns_32nwdI_U348/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U349/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U349/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U350/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U350/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_mac_muladd_8sLf8_U353/kws_mac_muladd_8sLf8_DSP48_3_U/p multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_mac_muladd_8sLf8_U353/kws_mac_muladd_8sLf8_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fadd_32ns_32nwdI_U326/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fadd_32ns_32nwdI_U326/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fmul_32ns_32neOg_U327/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fmul_32ns_32neOg_U327/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_mac_muladd_8sLf8_U337/kws_mac_muladd_8sLf8_DSP48_3_U/p multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_mac_muladd_8sLf8_U337/kws_mac_muladd_8sLf8_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_fmul_32ns_32neOg_U259/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_fmul_32ns_32neOg_U259/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fadd_32ns_32nwdI_U272/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fadd_32ns_32nwdI_U272/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_faddfsub_32nscud_U271/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_faddfsub_32nscud_U271/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U274/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U274/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U275/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U275/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U276/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U276/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U277/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U277/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U278/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U278/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U279/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U279/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U280/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U280/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U281/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U281/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U282/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U282/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/mul_ln68_1_fu_1547_p2 multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/mul_ln68_1_fu_1547_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/mul_ln68_1_reg_3084_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/mul_ln68_1_reg_3084_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/mul_ln68_fu_1538_p2 multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/mul_ln68_fu_1538_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/mul_ln68_reg_3079_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/mul_ln68_reg_3079_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/tmp_hu_V_reg_3279_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/tmp_hu_V_reg_3279_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_am_addmul_10nEe0_U144/kws_am_addmul_10nEe0_DSP48_2_U/m multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_am_addmul_10nEe0_U144/kws_am_addmul_10nEe0_DSP48_2_U/m/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U109/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U109/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U110/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U110/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U111/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U111/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U112/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U112/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U113/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U113/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U114/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U114/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U115/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U115/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U116/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U116/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U117/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U117/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U118/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U118/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U119/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U119/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U120/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U120/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U121/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U121/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U122/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U122/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U123/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U123/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U124/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U124/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_42_reg_2659_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_42_reg_2659_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_43_reg_2669_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_43_reg_2669_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_44_reg_2679_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_44_reg_2679_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_45_reg_2689_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_45_reg_2689_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_46_reg_2699_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_46_reg_2699_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_47_reg_2709_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_47_reg_2709_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_48_reg_2719_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_48_reg_2719_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_49_reg_2729_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_49_reg_2729_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_50_reg_2819_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_50_reg_2819_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_51_reg_2829_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_51_reg_2829_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_52_reg_2839_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_52_reg_2839_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_53_reg_2849_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_53_reg_2849_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_54_reg_2859_reg multiplier stage x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/tmp_54_reg_2859_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Common 17-14] Message 'DRC DPOP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENBWREN (net: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENBWREN (net: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 has an input control pin x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/ENBWREN (net: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3 has an input control pin x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/ENBWREN (net: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4 has an input control pin x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/ENBWREN (net: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5 has an input control pin x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5/ENBWREN (net: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6 has an input control pin x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6/ENBWREN (net: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7 has an input control pin x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7/ENBWREN (net: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_data_in_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (net: x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (net: x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/ram_ena) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (net: x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (net: x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ram_ena) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (net: x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/ena_0) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (net: x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/ram_ena) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN (net: x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/ena_array[0]) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0 has an input control pin x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0/ADDRARDADDR[14] (net: x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/ADDRARDADDR[13]) which is driven by a register (x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_ibus_if/tcipif_hit_ff_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0 has an input control pin x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0/ADDRARDADDR[14] (net: x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/ADDRARDADDR[13]) which is driven by a register (x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_ctrl/cur_state_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0 has an input control pin x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0/ADDRARDADDR[14] (net: x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/ADDRARDADDR[13]) which is driven by a register (x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/store_data_buffer_reg[16]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0 has an input control pin x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0/ADDRARDADDR[14] (net: x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/ADDRARDADDR[13]) which is driven by a register (x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/store_data_buffer_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0 has an input control pin x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0/ADDRARDADDR[14] (net: x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/ADDRARDADDR[13]) which is driven by a register (x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/store_data_buffer_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN (net: x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN (net: x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra_13_sn_1) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN (net: x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1_n_0) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN (net: x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN (net: x_pdu_top/x_main_bus_top/x_main_dmem_top0/dmem_bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/ena_array[0]) which is driven by a register (x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U2/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U3/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U5/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U5/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U5/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U6/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U6/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U6/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fsub_32ns_32ndEe_U4/kws_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fadd_32ns_32nwdI_U41/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U42/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U42/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U42/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U43/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U43/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U43/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_fmul_32ns_32neOg_U203/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_fmul_32ns_32neOg_U203/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_fmul_32ns_32neOg_U203/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_faddfsub_32nscud_U80/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_fmul_32ns_32neOg_U81/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_fmul_32ns_32neOg_U81/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_fmul_32ns_32neOg_U81/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fadd_32ns_32nwdI_U348/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U349/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U349/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U349/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U350/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U350/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U350/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fadd_32ns_32nwdI_U326/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fmul_32ns_32neOg_U327/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fmul_32ns_32neOg_U327/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fmul_32ns_32neOg_U327/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dadddsub_64nsRg6_U265/kws_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dadddsub_64nsRg6_U265/kws_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dadddsub_64nsRg6_U265/kws_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Common 17-14] Message 'DRC AVAL-4' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U5/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fmul_32ns_32neOg_U6/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U42/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fmul_32ns_32neOg_U43/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_dw_layer1_fu_2019/kws_fmul_32ns_32neOg_U203/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_fmul_32ns_32neOg_U81/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U349/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fmul_32ns_32neOg_U350/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fmul_32ns_32neOg_U327/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_986/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dadd_64ns_64nPgM_U252/kws_ap_dadd_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U253/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_dmul_64ns_64nQgW_U254/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mysigmoid_fu_992/kws_fmul_32ns_32neOg_U246/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dadddsub_64nsRg6_U265/kws_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dadddsub_64nsRg6_U265/kws_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dadddsub_64nsRg6_U265/kws_ap_dadddsub_4_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U266/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_dmul_64ns_64nQgW_U267/kws_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/grp_mytanh_fu_998/kws_fmul_32ns_32neOg_U259/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U274/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U275/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U276/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U277/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U278/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U279/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U280/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U281/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fmul_32ns_32neOg_U282/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U117/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U118/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U119/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U120/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U121/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U122/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U123/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fmul_32ns_32neOg_U124/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rounder/use_rounder.rounder/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rounder/use_rounder.rounder/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[0].add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[0].add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[1].add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[1].add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[2].add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[2].add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[3].add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[3].add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[4].add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/L_path/g_adders[4].add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[1].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[2].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[3].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[4].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/other_precision_bez_add.bez_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/rr/mul/gen_iter[5].rr_mult/zi_add_no_combined_adder.other_precision_zi_add.zi_add/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_combiner_dsp48.addsub_comb/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_combiner_dsp48.addsub_comb/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_dsp48.sum_addsub/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/gen_sum_addsub_dsp48.sum_addsub/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/other_precisions_z_plus_L_adder.z_plus_L_adder/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_log_fu_2058/kws_dlog_64ns_64nDeQ_U99/kws_ap_dlog_29_full_dsp_64_u/U0/i_synth/LOG_OP.OP/taylor/other_precisions_z_plus_L_adder.z_plus_L_adder/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_pw_layer1_fu_1999/kws_fmul_32ns_32neOg_U224/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_quant_layer_10u_s_fu_2070/kws_fmul_32ns_32neOg_U194/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/kws_fmul_32ns_32neOg_U407/kws_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U2/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_faddfsub_32nscud_U3/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/grp_kfft_fu_951/kws_fsub_32ns_32ndEe_U4/kws_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_calc_stft_fu_1919/kws_fadd_32ns_32nwdI_U41/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fbank_fu_2077/kws_faddfsub_32nscud_U80/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_64u_12u_1u_s_fu_2039/kws_fadd_32ns_32nwdI_U348/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_fc_relu6_fu_1973/kws_fadd_32ns_32nwdI_U326/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_fadd_32ns_32nwdI_U272/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_grucell_fu_1800/kws_faddfsub_32nscud_U271/kws_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U109/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U110/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U111/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U112/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U113/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U114/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U115/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_mfcc_dct_fu_1859/kws_fadd_32ns_32nwdI_U116/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/grp_pw_layer1_fu_1999/kws_fadd_32ns_32nwdI_U223/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: x_pdu_top/x_main_bus_top/x_ahb_axi_kws/x_kws_0/inst/kws_fadd_32ns_32nwdI_U406/kws_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 692 Warnings, 332 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
WARNING: [Designutils 20-2079] The BITSTREAM.CONFIG.EXTMASTERCCLK_EN property value "DIV-2" will cause the BITSTREAM.CONFIG.CONFIGRATE property value "40" to be ignored.
Creating bitmap...
Creating bitstream...
Writing bitstream ./wujian100_open_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
407 Infos, 375 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:02:51 ; elapsed = 00:02:21 . Memory (MB): peak = 4409.094 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Aug 24 14:50:32 2020...
