WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2508338 heartbeat IPC: 3.98671 cumulative IPC: 3.98671 (Simulation time: 0 hr 0 min 32 sec) 
Warmup finished CPU 0 instructions: 10000002 cycles: 2508339 cumulative IPC: 3.98671 (Simulation time: 0 hr 0 min 32 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2508339 (Simulation time: 0 hr 0 min 32 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 8208489 heartbeat IPC: 1.75434 cumulative IPC: 1.75434 (Simulation time: 0 hr 1 min 24 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 13942451 heartbeat IPC: 1.744 cumulative IPC: 1.74916 (Simulation time: 0 hr 2 min 16 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 19611386 heartbeat IPC: 1.764 cumulative IPC: 1.75408 (Simulation time: 0 hr 3 min 8 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 25339465 heartbeat IPC: 1.74579 cumulative IPC: 1.752 (Simulation time: 0 hr 3 min 59 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 31121273 heartbeat IPC: 1.72957 cumulative IPC: 1.74747 (Simulation time: 0 hr 4 min 51 sec) 
Simulation finished CPU 0 instructions: 50000002 cycles: 28612936 cumulative IPC: 1.74747 (Simulation time: 0 hr 4 min 51 sec) 

Simulation complete CPU 0 instructions: 50000002 cycles: 28612936 (Simulation time: 0 hr 4 min 51 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/trigger/benchs/657.xz_s-4994B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.74747 instructions: 50000002 cycles: 28612936
CPU 0 Branch Prediction Accuracy: 86.2681% MPKI: 14.394 Average ROB Occupancy at Mispredict: 26.1786
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00012
BRANCH_INDIRECT: 0.00102
BRANCH_CONDITIONAL: 14.3928
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 2e-05

LLC TOTAL       ACCESS:      12330  HIT:       3253  MISS:       9077
LLC LOAD         ACCESS:       3696  HIT:       1139  MISS:       2557
LLC RFO          ACCESS:       7154  HIT:        646  MISS:       6508
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:       1447  HIT:       1447  MISS:          0
LLC TRANSLATION  ACCESS:         33  HIT:         21  MISS:         12
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 91.9911 cycles
cpu0_DTLB TOTAL       ACCESS:    7188841  HIT:    7180138  MISS:       8703
cpu0_DTLB LOAD         ACCESS:    7188841  HIT:    7180138  MISS:       8703
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 4.75928 cycles
cpu0_ITLB TOTAL       ACCESS:     524698  HIT:     524698  MISS:          0
cpu0_ITLB LOAD         ACCESS:     524698  HIT:     524698  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:    8198726  HIT:    8090832  MISS:     107894
cpu0_L1D LOAD         ACCESS:    5064301  HIT:    5032546  MISS:      31755
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    3134246  HIT:    3058215  MISS:      76031
cpu0_L1D TRANSLATION  ACCESS:        179  HIT:         71  MISS:        108
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11.707 cycles
cpu0_L1I TOTAL       ACCESS:     605916  HIT:     605909  MISS:          7
cpu0_L1I LOAD         ACCESS:     605916  HIT:     605909  MISS:          7
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 169.858 cycles
cpu0_L2C TOTAL       ACCESS:      25613  HIT:      13708  MISS:      11905
cpu0_L2C LOAD         ACCESS:       9141  HIT:       5445  MISS:       3696
cpu0_L2C RFO          ACCESS:       9455  HIT:       2301  MISS:       7154
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:       6933  HIT:       5911  MISS:       1022
cpu0_L2C TRANSLATION  ACCESS:         84  HIT:         51  MISS:         33
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 89.2027 cycles
cpu0_STLB TOTAL       ACCESS:        309  HIT:        154  MISS:        155
cpu0_STLB LOAD         ACCESS:        309  HIT:        154  MISS:        155
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 250.278 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:       8551
  ROW_BUFFER_MISS:        526
 AVG DBUS CONGESTED CYCLE:    3.89957
 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0  FULL:          0

