#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000022f11b3cfd0 .scope module, "CPU_testbench" "CPU_testbench" 2 1;
 .timescale 0 0;
v0000022f11b9da80_0 .var "clk", 0 0;
v0000022f11b9c680_0 .var "reset", 0 0;
S_0000022f11b21ec0 .scope module, "CPU" "CPU" 2 14, 3 1 0, S_0000022f11b3cfd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0000022f11b99bd0_0 .var "MemtoReg", 0 0;
L_0000022f11f00088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000022f11b9a030_0 .net/2u *"_ivl_0", 31 0, L_0000022f11f00088;  1 drivers
L_0000022f11f003a0 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0000022f11b99810_0 .net/2u *"_ivl_10", 6 0, L_0000022f11f003a0;  1 drivers
L_0000022f11f00358 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0000022f11b9a0d0_0 .net/2u *"_ivl_6", 6 0, L_0000022f11f00358;  1 drivers
v0000022f11b996d0_0 .net "alu_control", 3 0, v0000022f11b95c50_0;  1 drivers
v0000022f11b9a2b0_0 .var "alu_input1", 31 0;
v0000022f11b99950_0 .var "alu_input2", 31 0;
v0000022f11b9a170_0 .net "alu_result", 31 0, v0000022f11b01b00_0;  1 drivers
v0000022f11b99c70_0 .net "clk", 0 0, v0000022f11b9da80_0;  1 drivers
v0000022f11b9a350_0 .net "funct3", 2 0, L_0000022f11b9dc60;  1 drivers
v0000022f11b99d10_0 .net "funct7", 6 0, L_0000022f11b9dbc0;  1 drivers
v0000022f11b99db0_0 .net "imm", 11 0, v0000022f11b97050_0;  1 drivers
v0000022f11b9a210_0 .net "instruction", 31 0, L_0000022f11b2fd60;  1 drivers
v0000022f11b9a3f0_0 .net "mem_read_data", 31 0, L_0000022f11b2f740;  1 drivers
v0000022f11b9c040_0 .net "opcode", 6 0, L_0000022f11b9d3a0;  1 drivers
v0000022f11b9d080_0 .net "pc_out", 31 0, v0000022f11b95e30_0;  1 drivers
v0000022f11b9c9a0_0 .net "rd", 4 0, L_0000022f11b9c900;  1 drivers
v0000022f11b9d260_0 .net "reg_read_data1", 31 0, L_0000022f11b9bdc0;  1 drivers
v0000022f11b9d120_0 .net "reg_read_data2", 31 0, L_0000022f11b9bf00;  1 drivers
L_0000022f11f00118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000022f11b9d6c0_0 .net "reg_write", 0 0, L_0000022f11f00118;  1 drivers
v0000022f11b9ccc0_0 .var "reg_write_data", 31 0;
v0000022f11b9be60_0 .net "reset", 0 0, v0000022f11b9c680_0;  1 drivers
v0000022f11b9d1c0_0 .net "rs1", 4 0, L_0000022f11b9db20;  1 drivers
v0000022f11b9d940_0 .net "rs2", 4 0, L_0000022f11b9cf40;  1 drivers
E_0000022f11b37f20 .event anyedge, v0000022f11b99bd0_0, v0000022f11b957f0_0, v0000022f11b01b00_0;
E_0000022f11b37f60 .event anyedge, v0000022f11b96bf0_0;
E_0000022f11b370e0 .event anyedge, v0000022f11b96bf0_0, v0000022f11b999f0_0, v0000022f11b97050_0, v0000022f11b96a10_0;
L_0000022f11b9cea0 .arith/sum 32, v0000022f11b95e30_0, L_0000022f11f00088;
L_0000022f11b9cc20 .cmp/eq 7, L_0000022f11b9d3a0, L_0000022f11f00358;
L_0000022f11b9d620 .cmp/eq 7, L_0000022f11b9d3a0, L_0000022f11f003a0;
S_0000022f11b22050 .scope module, "ALU" "ALU" 3 100, 4 1 0, S_0000022f11b21ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "operand1";
    .port_info 2 /INPUT 32 "operand2";
    .port_info 3 /INPUT 4 "alu_control";
    .port_info 4 /OUTPUT 32 "alu_result";
v0000022f11b00fc0_0 .net "alu_control", 3 0, v0000022f11b95c50_0;  alias, 1 drivers
v0000022f11b01b00_0 .var "alu_result", 31 0;
v0000022f11b00c00_0 .net "clk", 0 0, v0000022f11b9da80_0;  alias, 1 drivers
v0000022f11b00d40_0 .net "operand1", 31 0, v0000022f11b9a2b0_0;  1 drivers
v0000022f11b00de0_0 .net "operand2", 31 0, v0000022f11b99950_0;  1 drivers
E_0000022f11b375e0 .event anyedge, v0000022f11b00fc0_0, v0000022f11b00d40_0, v0000022f11b00de0_0;
S_0000022f11b124e0 .scope module, "ALUControl" "ALUControl" 3 62, 5 1 0, S_0000022f11b21ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 7 "opcode";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /INPUT 3 "funct3";
    .port_info 4 /OUTPUT 4 "alu_control";
v0000022f11b95c50_0 .var "alu_control", 3 0;
v0000022f11b963d0_0 .net "clk", 0 0, v0000022f11b9da80_0;  alias, 1 drivers
v0000022f11b95bb0_0 .net "funct3", 2 0, L_0000022f11b9dc60;  alias, 1 drivers
v0000022f11b95610_0 .net "funct7", 6 0, L_0000022f11b9dbc0;  alias, 1 drivers
v0000022f11b96bf0_0 .net "opcode", 6 0, L_0000022f11b9d3a0;  alias, 1 drivers
E_0000022f11b37620 .event anyedge, v0000022f11b96bf0_0, v0000022f11b95bb0_0, v0000022f11b95610_0;
S_0000022f11b12670 .scope module, "DMem" "DMem" 3 110, 6 1 0, S_0000022f11b21ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /INPUT 1 "mem_write";
    .port_info 5 /OUTPUT 32 "read_data";
L_0000022f11b2f740 .functor BUFZ 32, L_0000022f11b9d760, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000022f11b970f0_0 .net *"_ivl_0", 31 0, L_0000022f11b9d760;  1 drivers
v0000022f11b96470_0 .net *"_ivl_3", 7 0, L_0000022f11b9c5e0;  1 drivers
v0000022f11b97190_0 .net *"_ivl_4", 9 0, L_0000022f11b9c0e0;  1 drivers
L_0000022f11f00310 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022f11b95ed0_0 .net *"_ivl_7", 1 0, L_0000022f11f00310;  1 drivers
v0000022f11b965b0_0 .net "addr", 31 0, v0000022f11b01b00_0;  alias, 1 drivers
v0000022f11b96ab0_0 .net "clk", 0 0, v0000022f11b9da80_0;  alias, 1 drivers
v0000022f11b95750_0 .net "mem_read", 0 0, L_0000022f11b9cc20;  1 drivers
v0000022f11b972d0_0 .net "mem_write", 0 0, L_0000022f11b9d620;  1 drivers
v0000022f11b97230 .array "memory", 255 0, 31 0;
v0000022f11b957f0_0 .net "read_data", 31 0, L_0000022f11b2f740;  alias, 1 drivers
v0000022f11b96a10_0 .net "write_data", 31 0, L_0000022f11b9bf00;  alias, 1 drivers
E_0000022f11b37260 .event posedge, v0000022f11b00c00_0;
L_0000022f11b9d760 .array/port v0000022f11b97230, L_0000022f11b9c0e0;
L_0000022f11b9c5e0 .part v0000022f11b01b00_0, 2, 8;
L_0000022f11b9c0e0 .concat [ 8 2 0 0], L_0000022f11b9c5e0, L_0000022f11f00310;
S_0000022f11b251e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 14, 6 14 0, S_0000022f11b12670;
 .timescale 0 0;
v0000022f11b956b0_0 .var/i "i", 31 0;
S_0000022f11b25370 .scope module, "Decoder" "Decoder" 3 33, 7 1 0, S_0000022f11b21ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /OUTPUT 12 "imm";
    .port_info 3 /OUTPUT 7 "funct7";
    .port_info 4 /OUTPUT 5 "rs2";
    .port_info 5 /OUTPUT 5 "rs1";
    .port_info 6 /OUTPUT 3 "funct3";
    .port_info 7 /OUTPUT 5 "rd";
    .port_info 8 /OUTPUT 7 "opcode";
v0000022f11b96c90_0 .net "clk", 0 0, v0000022f11b9da80_0;  alias, 1 drivers
v0000022f11b95d90_0 .net "funct3", 2 0, L_0000022f11b9dc60;  alias, 1 drivers
v0000022f11b95570_0 .net "funct7", 6 0, L_0000022f11b9dbc0;  alias, 1 drivers
v0000022f11b97050_0 .var "imm", 11 0;
v0000022f11b96790_0 .net "instruction", 31 0, L_0000022f11b2fd60;  alias, 1 drivers
v0000022f11b960b0_0 .net "opcode", 6 0, L_0000022f11b9d3a0;  alias, 1 drivers
v0000022f11b96f10_0 .net "rd", 4 0, L_0000022f11b9c900;  alias, 1 drivers
v0000022f11b96330_0 .net "rs1", 4 0, L_0000022f11b9db20;  alias, 1 drivers
v0000022f11b968d0_0 .net "rs2", 4 0, L_0000022f11b9cf40;  alias, 1 drivers
E_0000022f11b37160 .event anyedge, v0000022f11b96bf0_0, v0000022f11b96790_0;
L_0000022f11b9dbc0 .part L_0000022f11b2fd60, 25, 7;
L_0000022f11b9cf40 .part L_0000022f11b2fd60, 20, 5;
L_0000022f11b9db20 .part L_0000022f11b2fd60, 15, 5;
L_0000022f11b9dc60 .part L_0000022f11b2fd60, 12, 3;
L_0000022f11b9c900 .part L_0000022f11b2fd60, 7, 5;
L_0000022f11b9d3a0 .part L_0000022f11b2fd60, 0, 7;
S_0000022f11b2eda0 .scope module, "IMem" "IMem" 3 19, 8 1 0, S_0000022f11b21ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /OUTPUT 32 "instruction";
L_0000022f11b2fd60 .functor BUFZ 32, L_0000022f11b9d300, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000022f11b96510_0 .net *"_ivl_0", 31 0, L_0000022f11b9d300;  1 drivers
v0000022f11b96650_0 .net *"_ivl_3", 7 0, L_0000022f11b9c860;  1 drivers
v0000022f11b97370_0 .net *"_ivl_4", 9 0, L_0000022f11b9cd60;  1 drivers
L_0000022f11f000d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022f11b97410_0 .net *"_ivl_7", 1 0, L_0000022f11f000d0;  1 drivers
v0000022f11b96b50_0 .net "addr", 31 0, v0000022f11b95e30_0;  alias, 1 drivers
v0000022f11b95930_0 .net "clk", 0 0, v0000022f11b9da80_0;  alias, 1 drivers
v0000022f11b96fb0_0 .net "instruction", 31 0, L_0000022f11b2fd60;  alias, 1 drivers
v0000022f11b966f0 .array "memory", 255 0, 31 0;
L_0000022f11b9d300 .array/port v0000022f11b966f0, L_0000022f11b9cd60;
L_0000022f11b9c860 .part v0000022f11b95e30_0, 2, 8;
L_0000022f11b9cd60 .concat [ 8 2 0 0], L_0000022f11b9c860, L_0000022f11f000d0;
S_0000022f11b2ef30 .scope module, "PC" "PC" 3 10, 9 1 0, S_0000022f11b21ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v0000022f11b96dd0_0 .net "clk", 0 0, v0000022f11b9da80_0;  alias, 1 drivers
v0000022f11b95f70_0 .net "pc_in", 31 0, L_0000022f11b9cea0;  1 drivers
v0000022f11b95e30_0 .var "pc_out", 31 0;
v0000022f11b959d0_0 .net "reset", 0 0, v0000022f11b9c680_0;  alias, 1 drivers
E_0000022f11b378e0 .event posedge, v0000022f11b959d0_0, v0000022f11b00c00_0;
S_0000022f11b26f30 .scope module, "RegisterFile" "RegisterFile" 3 49, 10 1 0, S_0000022f11b21ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "read_reg1";
    .port_info 2 /INPUT 5 "read_reg2";
    .port_info 3 /INPUT 5 "write_reg";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /INPUT 1 "reg_write";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
L_0000022f11f00160 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000022f11b96830_0 .net/2u *"_ivl_0", 4 0, L_0000022f11f00160;  1 drivers
L_0000022f11f001f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022f11b96d30_0 .net *"_ivl_11", 1 0, L_0000022f11f001f0;  1 drivers
L_0000022f11f00238 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000022f11b95890_0 .net/2u *"_ivl_14", 4 0, L_0000022f11f00238;  1 drivers
v0000022f11b95a70_0 .net *"_ivl_16", 0 0, L_0000022f11b9bfa0;  1 drivers
L_0000022f11f00280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022f11b95cf0_0 .net/2u *"_ivl_18", 31 0, L_0000022f11f00280;  1 drivers
v0000022f11b96970_0 .net *"_ivl_2", 0 0, L_0000022f11b9d440;  1 drivers
v0000022f11b96150_0 .net *"_ivl_20", 31 0, L_0000022f11b9d4e0;  1 drivers
v0000022f11b96010_0 .net *"_ivl_22", 6 0, L_0000022f11b9d580;  1 drivers
L_0000022f11f002c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022f11b96e70_0 .net *"_ivl_25", 1 0, L_0000022f11f002c8;  1 drivers
L_0000022f11f001a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022f11b95b10_0 .net/2u *"_ivl_4", 31 0, L_0000022f11f001a8;  1 drivers
v0000022f11b961f0_0 .net *"_ivl_6", 31 0, L_0000022f11b9cfe0;  1 drivers
v0000022f11b9a490_0 .net *"_ivl_8", 6 0, L_0000022f11b9ca40;  1 drivers
v0000022f11b99e50_0 .net "clk", 0 0, v0000022f11b9da80_0;  alias, 1 drivers
v0000022f11b998b0_0 .var/i "i", 31 0;
v0000022f11b999f0_0 .net "read_data1", 31 0, L_0000022f11b9bdc0;  alias, 1 drivers
v0000022f11b99ef0_0 .net "read_data2", 31 0, L_0000022f11b9bf00;  alias, 1 drivers
v0000022f11b99770_0 .net "read_reg1", 4 0, L_0000022f11b9db20;  alias, 1 drivers
v0000022f11b99b30_0 .net "read_reg2", 4 0, L_0000022f11b9cf40;  alias, 1 drivers
v0000022f11b99590_0 .net "reg_write", 0 0, L_0000022f11f00118;  alias, 1 drivers
v0000022f11b99630 .array "register", 31 0, 31 0;
v0000022f11b99a90_0 .net "write_data", 31 0, v0000022f11b9ccc0_0;  1 drivers
v0000022f11b99f90_0 .net "write_reg", 4 0, L_0000022f11b9c900;  alias, 1 drivers
L_0000022f11b9d440 .cmp/eq 5, L_0000022f11b9db20, L_0000022f11f00160;
L_0000022f11b9cfe0 .array/port v0000022f11b99630, L_0000022f11b9ca40;
L_0000022f11b9ca40 .concat [ 5 2 0 0], L_0000022f11b9db20, L_0000022f11f001f0;
L_0000022f11b9bdc0 .functor MUXZ 32, L_0000022f11b9cfe0, L_0000022f11f001a8, L_0000022f11b9d440, C4<>;
L_0000022f11b9bfa0 .cmp/eq 5, L_0000022f11b9cf40, L_0000022f11f00238;
L_0000022f11b9d4e0 .array/port v0000022f11b99630, L_0000022f11b9d580;
L_0000022f11b9d580 .concat [ 5 2 0 0], L_0000022f11b9cf40, L_0000022f11f002c8;
L_0000022f11b9bf00 .functor MUXZ 32, L_0000022f11b9d4e0, L_0000022f11f00280, L_0000022f11b9bfa0, C4<>;
    .scope S_0000022f11b2ef30;
T_0 ;
    %wait E_0000022f11b378e0;
    %load/vec4 v0000022f11b959d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022f11b95e30_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000022f11b95f70_0;
    %assign/vec4 v0000022f11b95e30_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000022f11b2eda0;
T_1 ;
    %vpi_call 8 11 "$readmemh", "program/hex/r_type.hex", v0000022f11b966f0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000022f11b25370;
T_2 ;
    %wait E_0000022f11b37160;
    %load/vec4 v0000022f11b960b0_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0000022f11b96790_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0000022f11b96790_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000022f11b97050_0, 0, 12;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000022f11b96790_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0000022f11b97050_0, 0, 12;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000022f11b26f30;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022f11b998b0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0000022f11b998b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000022f11b998b0_0;
    %store/vec4a v0000022f11b99630, 4, 0;
    %load/vec4 v0000022f11b998b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022f11b998b0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0000022f11b26f30;
T_4 ;
    %wait E_0000022f11b37260;
    %load/vec4 v0000022f11b99590_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000022f11b99f90_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000022f11b99a90_0;
    %load/vec4 v0000022f11b99f90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f11b99630, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000022f11b124e0;
T_5 ;
    %wait E_0000022f11b37620;
    %load/vec4 v0000022f11b96bf0_0;
    %cmpi/e 3, 0, 7;
    %jmp/1 T_5.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000022f11b96bf0_0;
    %cmpi/e 35, 0, 7;
    %flag_or 4, 8;
T_5.2;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000022f11b95c50_0, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000022f11b96bf0_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_5.3, 4;
    %load/vec4 v0000022f11b95bb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %jmp T_5.9;
T_5.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000022f11b95c50_0, 0, 4;
    %jmp T_5.9;
T_5.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000022f11b95c50_0, 0, 4;
    %jmp T_5.9;
T_5.7 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000022f11b95c50_0, 0, 4;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000022f11b95c50_0, 0, 4;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0000022f11b96bf0_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_5.10, 4;
    %load/vec4 v0000022f11b95bb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %jmp T_5.16;
T_5.12 ;
    %load/vec4 v0000022f11b95610_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_5.17, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000022f11b95c50_0, 0, 4;
    %jmp T_5.18;
T_5.17 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000022f11b95c50_0, 0, 4;
T_5.18 ;
    %jmp T_5.16;
T_5.13 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000022f11b95c50_0, 0, 4;
    %jmp T_5.16;
T_5.14 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000022f11b95c50_0, 0, 4;
    %jmp T_5.16;
T_5.15 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000022f11b95c50_0, 0, 4;
    %jmp T_5.16;
T_5.16 ;
    %pop/vec4 1;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000022f11b95c50_0, 0, 4;
T_5.11 ;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000022f11b22050;
T_6 ;
    %wait E_0000022f11b375e0;
    %load/vec4 v0000022f11b00fc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v0000022f11b00d40_0;
    %load/vec4 v0000022f11b00de0_0;
    %and;
    %assign/vec4 v0000022f11b01b00_0, 0;
    %jmp T_6.6;
T_6.1 ;
    %load/vec4 v0000022f11b00d40_0;
    %load/vec4 v0000022f11b00de0_0;
    %or;
    %assign/vec4 v0000022f11b01b00_0, 0;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0000022f11b00d40_0;
    %load/vec4 v0000022f11b00de0_0;
    %add;
    %assign/vec4 v0000022f11b01b00_0, 0;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v0000022f11b00d40_0;
    %load/vec4 v0000022f11b00de0_0;
    %sub;
    %assign/vec4 v0000022f11b01b00_0, 0;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v0000022f11b00d40_0;
    %load/vec4 v0000022f11b00de0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %assign/vec4 v0000022f11b01b00_0, 0;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0000022f11b00d40_0;
    %load/vec4 v0000022f11b00de0_0;
    %or;
    %inv;
    %assign/vec4 v0000022f11b01b00_0, 0;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000022f11b12670;
T_7 ;
    %fork t_1, S_0000022f11b251e0;
    %jmp t_0;
    .scope S_0000022f11b251e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022f11b956b0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0000022f11b956b0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000022f11b956b0_0;
    %store/vec4a v0000022f11b97230, 4, 0;
    %load/vec4 v0000022f11b956b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022f11b956b0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .scope S_0000022f11b12670;
t_0 %join;
    %end;
    .thread T_7;
    .scope S_0000022f11b12670;
T_8 ;
    %wait E_0000022f11b37260;
    %load/vec4 v0000022f11b972d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000022f11b96a10_0;
    %load/vec4 v0000022f11b965b0_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022f11b97230, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000022f11b21ec0;
T_9 ;
    %wait E_0000022f11b370e0;
    %load/vec4 v0000022f11b9c040_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %load/vec4 v0000022f11b9d260_0;
    %store/vec4 v0000022f11b9a2b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022f11b99950_0, 0, 32;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v0000022f11b9d260_0;
    %store/vec4 v0000022f11b9a2b0_0, 0, 32;
    %load/vec4 v0000022f11b99db0_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v0000022f11b99db0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000022f11b99950_0, 0, 32;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v0000022f11b9d260_0;
    %store/vec4 v0000022f11b9a2b0_0, 0, 32;
    %load/vec4 v0000022f11b99db0_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v0000022f11b99db0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000022f11b99950_0, 0, 32;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v0000022f11b9d260_0;
    %store/vec4 v0000022f11b9a2b0_0, 0, 32;
    %load/vec4 v0000022f11b99db0_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v0000022f11b99db0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000022f11b99950_0, 0, 32;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0000022f11b9d260_0;
    %store/vec4 v0000022f11b9a2b0_0, 0, 32;
    %load/vec4 v0000022f11b9d120_0;
    %store/vec4 v0000022f11b99950_0, 0, 32;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000022f11b21ec0;
T_10 ;
    %wait E_0000022f11b37f60;
    %load/vec4 v0000022f11b9c040_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f11b99bd0_0, 0, 1;
    %jmp T_10.4;
T_10.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f11b99bd0_0, 0, 1;
    %jmp T_10.4;
T_10.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f11b99bd0_0, 0, 1;
    %jmp T_10.4;
T_10.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f11b99bd0_0, 0, 1;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000022f11b21ec0;
T_11 ;
    %wait E_0000022f11b37f20;
    %load/vec4 v0000022f11b99bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.0, 8;
    %load/vec4 v0000022f11b9a3f0_0;
    %jmp/1 T_11.1, 8;
T_11.0 ; End of true expr.
    %load/vec4 v0000022f11b9a170_0;
    %jmp/0 T_11.1, 8;
 ; End of false expr.
    %blend;
T_11.1;
    %store/vec4 v0000022f11b9ccc0_0, 0, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000022f11b3cfd0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f11b9da80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f11b9c680_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0000022f11b3cfd0;
T_13 ;
    %delay 1, 0;
    %load/vec4 v0000022f11b9da80_0;
    %inv;
    %store/vec4 v0000022f11b9da80_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0000022f11b3cfd0;
T_14 ;
    %vpi_call 2 10 "$dumpfile", "CPU_testbench.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000022f11b3cfd0 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0000022f11b3cfd0;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f11b9c680_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f11b9c680_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb/CPU_testbench.v";
    "src/CPU.v";
    "src/ALU.v";
    "src/ALUControl.v";
    "src/DMem.v";
    "src/Decoder.v";
    "src/IMem.v";
    "src/PC.v";
    "src/RegisterFile.v";
