# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../clock_generator.sv" \
"../../../../two_line_display_driver.sv" \
"../../../../test_two_line_driver.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
