
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.122665                       # Number of seconds simulated
sim_ticks                                122664821104                       # Number of ticks simulated
final_tick                               1177231348195                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 152240                       # Simulator instruction rate (inst/s)
host_op_rate                                   191931                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5635837                       # Simulator tick rate (ticks/s)
host_mem_usage                               16908788                       # Number of bytes of host memory used
host_seconds                                 21765.15                       # Real time elapsed on the host
sim_insts                                  3313517076                       # Number of instructions simulated
sim_ops                                    4177404254                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1132800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       535040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2357504                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4030848                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1559296                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1559296                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8850                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4180                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        18418                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 31491                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12182                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12182                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        13565                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      9234922                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17739                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      4361805                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        13565                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     19219072                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                32860668                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        13565                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17739                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        13565                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              44870                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12711843                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12711843                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12711843                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        13565                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      9234922                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17739                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      4361805                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        13565                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     19219072                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               45572512                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               147256689                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22768467                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18770824                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2027970                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9210482                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8722742                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2385525                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89199                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    110836544                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             125097591                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22768467                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11108267                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26134133                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6017456                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3469503                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         12857779                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1678223                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    144395942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.063641                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.484093                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       118261809     81.90%     81.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1355386      0.94%     82.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1924253      1.33%     84.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2522134      1.75%     85.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2829626      1.96%     87.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2106839      1.46%     89.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1211124      0.84%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1782394      1.23%     91.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12402377      8.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    144395942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.154618                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.849521                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       109610477                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5104022                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25666076                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        59854                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3955507                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3635512                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          239                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     150931804                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1336                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3955507                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       110370137                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1097009                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2642377                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24969121                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1361786                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149930100                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          670                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        273468                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       563852                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          437                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    209084780                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    700439241                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    700439241                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        38335743                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        39492                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22823                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4119253                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14241298                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7401969                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       122588                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1616612                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         145749817                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39446                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        136332239                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        27327                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21065201                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     49807297                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6110                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    144395942                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.944156                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.505028                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     86717420     60.06%     60.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23224806     16.08%     76.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12862393      8.91%     85.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8303764      5.75%     90.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7625016      5.28%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3037738      2.10%     98.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1844671      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       526497      0.36%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       253637      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    144395942                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          65682     22.77%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         96325     33.40%     56.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       126408     43.83%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114458132     83.96%     83.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2083339      1.53%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12429152      9.12%     94.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7344947      5.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     136332239                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.925814                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             288415                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002116                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    417376159                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    166854806                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133737095                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     136620654                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       331825                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2973370                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          128                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          342                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       179525                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          105                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3955507                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         833131                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       112008                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    145789264                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1352784                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14241298                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7401969                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22778                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         85551                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          342                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1190326                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1148337                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2338663                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134495531                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12259904                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1836705                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19603300                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18842582                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7343396                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.913341                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133737374                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133737095                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         78342820                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        212841221                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.908190                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368081                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22894011                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2061096                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    140440435                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.875136                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.682612                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     90621706     64.53%     64.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23954309     17.06%     81.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9405934      6.70%     88.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4841444      3.45%     91.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4223081      3.01%     94.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2028968      1.44%     96.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1757273      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       828648      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2779072      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    140440435                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2779072                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283459797                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          295552447                       # The number of ROB writes
system.switch_cpus0.timesIdled                  47088                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2860747                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.472567                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.472567                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.679086                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.679086                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       606037295                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      185551079                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      141396742                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               147256689                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24766035                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20286769                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2095721                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10207158                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9808919                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2535758                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        96966                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    109930647                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             132922440                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24766035                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12344677                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28801533                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6257468                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3851915                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12858808                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1637071                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    146727737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.108171                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.532408                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       117926204     80.37%     80.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2312203      1.58%     81.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3963956      2.70%     84.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2295128      1.56%     86.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1802613      1.23%     87.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1592626      1.09%     88.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          969810      0.66%     89.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2440096      1.66%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13425101      9.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    146727737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.168183                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.902658                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       109261169                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5054219                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28194910                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        74074                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4143363                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4062597                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          279                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     160177960                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1619                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4143363                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       109798295                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         626243                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3511397                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27713869                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       934566                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     159104170                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         97336                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       541857                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    224628915                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    740231707                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    740231707                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    180150047                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        44478842                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35840                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17944                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2735954                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14745625                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7565340                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        73352                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1723855                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         153904286                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35840                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        144591866                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        90700                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22717692                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     50233058                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           48                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    146727737                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.985443                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.546478                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     87711643     59.78%     59.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22660295     15.44%     75.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12195181      8.31%     83.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9062283      6.18%     89.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8832753      6.02%     95.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3276180      2.23%     97.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2470009      1.68%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       332750      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       186643      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    146727737                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         128426     28.01%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        171266     37.35%     65.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       158822     34.64%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    122036857     84.40%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1958131      1.35%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17896      0.01%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13040148      9.02%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7538834      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     144591866                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.981904                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             458514                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003171                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    436460681                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    176658069                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    141515520                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     145050380                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       296391                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3039557                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          251                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       121341                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4143363                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         419278                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        56030                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    153940126                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       797189                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14745625                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7565340                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17944                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         45548                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          251                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1208109                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1109790                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2317899                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    142344627                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12716768                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2247237                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20255388                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20150244                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7538620                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.966643                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             141515581                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            141515520                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83667916                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        231722487                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.961013                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.361069                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    104744443                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    129112484                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     24827895                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35792                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2113386                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    142584374                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.905516                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.714154                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     90372995     63.38%     63.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25154506     17.64%     81.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9840409      6.90%     87.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5183541      3.64%     91.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4410562      3.09%     94.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2124574      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       988005      0.69%     96.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1544867      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2964915      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    142584374                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    104744443                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     129112484                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19150067                       # Number of memory references committed
system.switch_cpus1.commit.loads             11706068                       # Number of loads committed
system.switch_cpus1.commit.membars              17896                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18732931                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        116234404                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2670422                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2964915                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           293559838                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          312025724                       # The number of ROB writes
system.switch_cpus1.timesIdled                  24631                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 528952                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          104744443                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            129112484                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    104744443                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.405866                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.405866                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.711305                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.711305                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       640164433                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      197570798                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      149606368                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35792                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               147256689                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24314143                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19708005                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2108346                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9740830                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9335661                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2598969                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93562                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    106041755                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             133859535                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24314143                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11934630                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             29248567                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6850943                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3250695                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12377158                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1702262                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    143236774                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.141065                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.555243                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       113988207     79.58%     79.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2752852      1.92%     81.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2101804      1.47%     82.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         5148001      3.59%     86.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1157041      0.81%     87.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1662820      1.16%     88.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1258782      0.88%     89.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          791113      0.55%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14376154     10.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    143236774                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.165114                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.909022                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       104802321                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4869466                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28796944                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       115359                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4652680                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4192266                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        43084                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     161487688                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        78252                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4652680                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       105690519                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1347208                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2014242                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         28014476                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1517645                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     159817149                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        22490                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        278862                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       625296                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       166266                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    224536882                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    744367342                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    744367342                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    177150263                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        47386564                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        38876                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21716                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5164621                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15425887                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7522937                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       126090                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1671665                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         156969573                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38859                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        145765157                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       197828                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     28713242                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     62259172                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4539                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    143236774                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.017652                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.564841                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     82184569     57.38%     57.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     25655457     17.91%     75.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11990390      8.37%     83.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8789592      6.14%     89.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7812086      5.45%     95.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3101329      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3073164      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       475325      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       154862      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    143236774                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         586159     68.76%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        118891     13.95%     82.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       147377     17.29%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    122341459     83.93%     83.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2191451      1.50%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17160      0.01%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13764655      9.44%     94.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7450432      5.11%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     145765157                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.989871                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             852427                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005848                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    435817336                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    185722112                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    142092399                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     146617584                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       357153                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3767140                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1055                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          438                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       231390                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4652680                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         827479                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        94797                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    157008432                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        60891                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15425887                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7522937                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21699                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         82699                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          438                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1148038                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1201825                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2349863                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    143136658                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13226967                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2628492                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20675495                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20326840                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7448528                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.972021                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             142279686                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            142092399                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         85234778                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        236136628                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.964930                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.360955                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103781018                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    127452958                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     29557056                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2111831                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    138584094                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.919680                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.692936                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     86309671     62.28%     62.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24456235     17.65%     79.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10777736      7.78%     87.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5652409      4.08%     91.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4497827      3.25%     95.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1619051      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1372643      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1026573      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2871949      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    138584094                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103781018                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     127452958                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18950291                       # Number of memory references committed
system.switch_cpus2.commit.loads             11658744                       # Number of loads committed
system.switch_cpus2.commit.membars              17160                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18312508                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        114839751                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2594725                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2871949                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           292722159                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          318672968                       # The number of ROB writes
system.switch_cpus2.timesIdled                  73203                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                4019915                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103781018                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            127452958                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103781018                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.418917                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.418917                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.704763                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.704763                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       645439086                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      197928870                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      151057639                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34320                       # number of misc regfile writes
system.l20.replacements                          8863                       # number of replacements
system.l20.tagsinuse                     10239.960016                       # Cycle average of tags in use
system.l20.total_refs                          554483                       # Total number of references to valid blocks.
system.l20.sampled_refs                         19103                       # Sample count of references to valid blocks.
system.l20.avg_refs                         29.025965                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          566.541742                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.899610                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3788.525122                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          5876.993543                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.055326                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000771                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.369973                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.573925                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999996                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        43533                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  43533                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           25476                       # number of Writeback hits
system.l20.Writeback_hits::total                25476                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        43533                       # number of demand (read+write) hits
system.l20.demand_hits::total                   43533                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        43533                       # number of overall hits
system.l20.overall_hits::total                  43533                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8842                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8855                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            8                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  8                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8850                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8863                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8850                       # number of overall misses
system.l20.overall_misses::total                 8863                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3167152                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2458966334                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2462133486                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data      1791154                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total      1791154                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3167152                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2460757488                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2463924640                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3167152                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2460757488                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2463924640                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        52375                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              52388                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        25476                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            25476                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            8                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                8                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        52383                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               52396                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        52383                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              52396                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.168821                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.169027                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.168948                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.169154                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.168948                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.169154                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 243627.076923                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 278100.693734                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 278050.083117                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data 223894.250000                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total 223894.250000                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 243627.076923                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 278051.693559                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 278001.200496                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 243627.076923                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 278051.693559                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 278001.200496                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5930                       # number of writebacks
system.l20.writebacks::total                     5930                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8842                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8855                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            8                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             8                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8850                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8863                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8850                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8863                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2363309                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1911250597                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1913613906                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data      1295647                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total      1295647                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2363309                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1912546244                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1914909553                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2363309                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1912546244                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1914909553                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.168821                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.169027                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.168948                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.169154                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.168948                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.169154                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       181793                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 216155.914612                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 216105.466516                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 161955.875000                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 161955.875000                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       181793                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 216106.920226                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 216056.589530                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       181793                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 216106.920226                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 216056.589530                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4197                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          318218                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14437                       # Sample count of references to valid blocks.
system.l21.avg_refs                         22.041837                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          479.532039                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    15.609030                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1946.931933                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             2.802771                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7795.124228                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.046829                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001524                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.190130                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000274                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.761243                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        30303                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  30303                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9904                       # number of Writeback hits
system.l21.Writeback_hits::total                 9904                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        30303                       # number of demand (read+write) hits
system.l21.demand_hits::total                   30303                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        30303                       # number of overall hits
system.l21.overall_hits::total                  30303                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4180                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4197                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4180                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4197                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4180                       # number of overall misses
system.l21.overall_misses::total                 4197                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4954846                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1183692383                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1188647229                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4954846                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1183692383                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1188647229                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4954846                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1183692383                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1188647229                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           17                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        34483                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              34500                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9904                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9904                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           17                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        34483                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               34500                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           17                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        34483                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              34500                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.121219                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.121652                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.121219                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.121652                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.121219                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.121652                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 291461.529412                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 283179.995933                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 283213.540386                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 291461.529412                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 283179.995933                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 283213.540386                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 291461.529412                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 283179.995933                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 283213.540386                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2720                       # number of writebacks
system.l21.writebacks::total                     2720                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           17                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4180                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4197                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           17                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4180                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4197                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           17                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4180                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4197                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3902471                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    924834052                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    928736523                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3902471                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    924834052                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    928736523                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3902471                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    924834052                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    928736523                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.121219                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.121652                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.121219                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.121652                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.121219                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.121652                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 229557.117647                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 221252.165550                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 221285.804861                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 229557.117647                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 221252.165550                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 221285.804861                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 229557.117647                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 221252.165550                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 221285.804861                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         18431                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          767424                       # Total number of references to valid blocks.
system.l22.sampled_refs                         30719                       # Sample count of references to valid blocks.
system.l22.avg_refs                         24.982063                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          403.687780                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     9.341917                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3938.574375                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             0.234528                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7936.161400                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.032852                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000760                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.320522                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000019                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.645846                       # Average percentage of cache occupancy
system.l22.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        57387                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  57387                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           21379                       # number of Writeback hits
system.l22.Writeback_hits::total                21379                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        57387                       # number of demand (read+write) hits
system.l22.demand_hits::total                   57387                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        57387                       # number of overall hits
system.l22.overall_hits::total                  57387                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        18418                       # number of ReadReq misses
system.l22.ReadReq_misses::total                18431                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        18418                       # number of demand (read+write) misses
system.l22.demand_misses::total                 18431                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        18418                       # number of overall misses
system.l22.overall_misses::total                18431                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3185446                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   5102958719                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     5106144165                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3185446                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   5102958719                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      5106144165                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3185446                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   5102958719                       # number of overall miss cycles
system.l22.overall_miss_latency::total     5106144165                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        75805                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              75818                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        21379                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            21379                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        75805                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               75818                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        75805                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              75818                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.242966                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.243095                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.242966                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.243095                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.242966                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.243095                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 245034.307692                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 277063.672440                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 277041.081059                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 245034.307692                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 277063.672440                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 277041.081059                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 245034.307692                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 277063.672440                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 277041.081059                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3532                       # number of writebacks
system.l22.writebacks::total                     3532                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        18418                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           18431                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        18418                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            18431                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        18418                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           18431                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2379579                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   3962376205                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   3964755784                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2379579                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   3962376205                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   3964755784                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2379579                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   3962376205                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   3964755784                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.242966                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.243095                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.242966                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.243095                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.242966                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.243095                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 183044.538462                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 215136.073678                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 215113.438446                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 183044.538462                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 215136.073678                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 215113.438446                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 183044.538462                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 215136.073678                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 215113.438446                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.995322                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012865377                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042067.292339                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.995322                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020826                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794864                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12857760                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12857760                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12857760                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12857760                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12857760                       # number of overall hits
system.cpu0.icache.overall_hits::total       12857760                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4287213                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4287213                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4287213                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4287213                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4287213                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4287213                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12857779                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12857779                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12857779                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12857779                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12857779                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12857779                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 225642.789474                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 225642.789474                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 225642.789474                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 225642.789474                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 225642.789474                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 225642.789474                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3275052                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3275052                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3275052                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3275052                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3275052                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3275052                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 251927.076923                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 251927.076923                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 251927.076923                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 251927.076923                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 251927.076923                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 251927.076923                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52383                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               172322903                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52639                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3273.673569                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.287023                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.712977                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911277                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088723                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9130515                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9130515                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7184988                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7184988                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17562                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17562                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16315503                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16315503                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16315503                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16315503                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       151100                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       151100                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         3114                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         3114                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       154214                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        154214                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       154214                       # number of overall misses
system.cpu0.dcache.overall_misses::total       154214                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  18749467306                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  18749467306                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    693537467                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    693537467                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  19443004773                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  19443004773                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  19443004773                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  19443004773                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9281615                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9281615                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17562                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17562                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16469717                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16469717                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16469717                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16469717                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.016279                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016279                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000433                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000433                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009363                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009363                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009363                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009363                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 124086.481178                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 124086.481178                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 222715.949583                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 222715.949583                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 126078.078339                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 126078.078339                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 126078.078339                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 126078.078339                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1551657                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 221665.285714                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        25476                       # number of writebacks
system.cpu0.dcache.writebacks::total            25476                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        98725                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        98725                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         3106                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3106                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       101831                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       101831                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       101831                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       101831                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52375                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52375                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            8                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            8                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52383                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52383                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52383                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52383                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5382004150                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5382004150                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1857554                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1857554                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5383861704                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5383861704                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5383861704                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5383861704                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.005643                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.005643                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003181                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003181                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003181                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003181                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 102759.029117                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 102759.029117                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 232194.250000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 232194.250000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 102778.796632                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 102778.796632                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 102778.796632                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 102778.796632                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.009394                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1016003054                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2194391.045356                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    16.009394                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025656                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740400                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12858788                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12858788                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12858788                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12858788                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12858788                       # number of overall hits
system.cpu1.icache.overall_hits::total       12858788                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5869529                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5869529                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5869529                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5869529                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5869529                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5869529                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12858808                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12858808                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12858808                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12858808                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12858808                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12858808                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 293476.450000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 293476.450000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 293476.450000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 293476.450000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 293476.450000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 293476.450000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           17                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           17                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           17                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5095946                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5095946                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5095946                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5095946                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5095946                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5095946                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 299761.529412                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 299761.529412                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 299761.529412                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 299761.529412                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 299761.529412                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 299761.529412                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 34483                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               163577589                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34739                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4708.759291                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.712423                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.287577                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901220                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098780                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9482321                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9482321                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7408207                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7408207                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17923                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17923                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17896                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17896                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16890528                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16890528                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16890528                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16890528                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        88227                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        88227                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        88227                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         88227                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        88227                       # number of overall misses
system.cpu1.dcache.overall_misses::total        88227                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8775961963                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8775961963                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8775961963                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8775961963                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8775961963                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8775961963                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9570548                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9570548                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7408207                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7408207                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17923                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17923                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17896                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17896                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16978755                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16978755                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16978755                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16978755                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009219                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009219                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005196                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005196                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005196                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005196                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 99470.252451                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 99470.252451                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 99470.252451                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 99470.252451                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 99470.252451                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 99470.252451                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9904                       # number of writebacks
system.cpu1.dcache.writebacks::total             9904                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        53744                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        53744                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        53744                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        53744                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        53744                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        53744                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        34483                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        34483                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        34483                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        34483                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        34483                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        34483                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3195435250                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3195435250                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3195435250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3195435250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3195435250                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3195435250                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003603                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003603                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002031                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002031                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002031                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002031                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92666.973581                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92666.973581                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 92666.973581                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92666.973581                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 92666.973581                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92666.973581                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996877                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1014239761                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2044838.227823                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996877                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12377144                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12377144                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12377144                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12377144                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12377144                       # number of overall hits
system.cpu2.icache.overall_hits::total       12377144                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.cpu2.icache.overall_misses::total           14                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3718528                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3718528                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3718528                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3718528                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3718528                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3718528                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12377158                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12377158                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12377158                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12377158                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12377158                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12377158                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 265609.142857                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 265609.142857                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 265609.142857                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 265609.142857                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 265609.142857                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 265609.142857                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3293346                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3293346                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3293346                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3293346                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3293346                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3293346                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 253334.307692                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 253334.307692                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 253334.307692                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 253334.307692                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 253334.307692                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 253334.307692                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 75805                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180498869                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 76061                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2373.080409                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.551193                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.448807                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.900591                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.099409                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9959980                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9959980                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7257227                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7257227                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21492                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21492                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17160                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17160                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17217207                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17217207                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17217207                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17217207                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       182652                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       182652                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       182652                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        182652                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       182652                       # number of overall misses
system.cpu2.dcache.overall_misses::total       182652                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  23800820926                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  23800820926                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  23800820926                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  23800820926                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  23800820926                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  23800820926                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10142632                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10142632                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7257227                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7257227                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17160                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17160                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17399859                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17399859                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17399859                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17399859                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018008                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018008                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010497                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010497                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010497                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010497                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 130306.927523                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 130306.927523                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 130306.927523                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 130306.927523                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 130306.927523                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 130306.927523                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        21379                       # number of writebacks
system.cpu2.dcache.writebacks::total            21379                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       106847                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       106847                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       106847                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       106847                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       106847                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       106847                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        75805                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        75805                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        75805                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        75805                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        75805                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        75805                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   9008376943                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   9008376943                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   9008376943                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9008376943                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   9008376943                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9008376943                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007474                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007474                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004357                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004357                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004357                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004357                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 118836.184196                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 118836.184196                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 118836.184196                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 118836.184196                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 118836.184196                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 118836.184196                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
