Iterations:        100
Instructions:      800
Total Cycles:      504
Total uOps:        800

Dispatch Width:    2
uOps Per Cycle:    1.59
IPC:               1.59
Block RThroughput: 4.0


Instruction Info:
[1]: #uOps
[2]: Latency
[3]: RThroughput
[4]: MayLoad
[5]: MayStore
[6]: HasSideEffects (U)

[1]    [2]    [3]    [4]    [5]    [6]    Instructions:
 1      3     0.50                        sra	a3, a1, a1
 1      3     0.50                        andi	a0, a0, 1
 1      3     0.50                        xor	a2, a2, a3
 1      3     1.00                        bnez	a0, .LBB0_2
 1      3     0.50                        and	a3, a1, a2
 1      3     0.50                        add	a0, a3, a2
 1      3     0.50                        and	a0, a0, a1
 1      3     1.00                        ret


Resources:
[0]   - VLEN512SiFive7FDiv
[1]   - VLEN512SiFive7IDiv
[2]   - VLEN512SiFive7PipeA
[3]   - VLEN512SiFive7PipeB
[4]   - VLEN512SiFive7VA
[5]   - VLEN512SiFive7VCQ
[6]   - VLEN512SiFive7VL
[7]   - VLEN512SiFive7VS


Resource pressure per iteration:
[0]    [1]    [2]    [3]    [4]    [5]    [6]    [7]    
 -      -     3.99   4.01    -      -      -      -     

Resource pressure by instruction:
[0]    [1]    [2]    [3]    [4]    [5]    [6]    [7]    Instructions:
 -      -     0.99   0.01    -      -      -      -     sra	a3, a1, a1
 -      -     1.00    -      -      -      -      -     andi	a0, a0, 1
 -      -      -     1.00    -      -      -      -     xor	a2, a2, a3
 -      -      -     1.00    -      -      -      -     bnez	a0, .LBB0_2
 -      -     1.00    -      -      -      -      -     and	a3, a1, a2
 -      -     1.00    -      -      -      -      -     add	a0, a3, a2
 -      -      -     1.00    -      -      -      -     and	a0, a0, a1
 -      -      -     1.00    -      -      -      -     ret
