Version 4.1
SHEET 1 880 680

* Circuit implementation using NAND/INV/AND gates
WIRE 48 -64 32 -64
WIRE 176 -64 160 -64
WIRE 48 48 32 48
WIRE 176 48 160 48
WIRE 304 -64 288 -64
WIRE 304 48 288 48

FLAG 32 -64 a
IOPIN 32 -64 In
FLAG 32 48 b
IOPIN 32 48 In
FLAG 304 -64 sum
IOPIN 304 -64 Out
FLAG 304 48 carry
IOPIN 304 48 Out

* Core logic components
SYMBOL NAND 48 -64 R0
SYMATTR InstName X1
SYMBOL NAND 176 -64 R0
SYMATTR InstName X2
SYMBOL INVERT 48 48 R0
SYMATTR InstName X3
SYMBOL INVERT 176 48 R0
SYMATTR InstName X4
SYMBOL ANDx 304 -64 R0
SYMATTR InstName X5
SYMBOL ANDx 304 48 R0
SYMATTR InstName X6

* Simulation directives
TEXT -24 296 Left 2 !.tran 400n
TEXT -24 328 Left 2 !.model NMOS NMOS
TEXT -24 360 Left 2 !.model PMOS PMOS
TEXT -24 392 Left 2 !.lib standard.txt

* Subcircuit definitions
TEXT -24 424 Left 2 !.subckt INVERT in vdd vss out
TEXT -24 456 Left 2 !+ MP1 out in vdd vdd PMOS
TEXT -24 488 Left 2 !+ MN1 out in vss vss NMOS
TEXT -24 520 Left 2 !.ends

TEXT -24 552 Left 2 !.subckt NAND in1 in2 vdd vss out
TEXT -24 584 Left 2 !+ MP1 out in1 vdd vdd PMOS
TEXT -24 616 Left 2 !+ MP2 out in2 vdd vdd PMOS
TEXT -24 648 Left 2 !+ MN1 out in1 n1 vss NMOS
TEXT -24 680 Left 2 !+ MN2 n1 in2 vss vss NMOS
TEXT -24 712 Left 2 !.ends

TEXT -24 744 Left 2 !.subckt AND in1 in2 vdd vss out
TEXT -24 776 Left 2 !+ XU1 in1 in2 vdd vss n1 NAND
TEXT -24 808 Left 2 !+ XU2 n1 vdd vss out INVERT
TEXT -24 840 Left 2 !.ends