<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p302" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_302{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_302{left:110px;bottom:68px;letter-spacing:0.09px;}
#t3_302{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_302{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#t5_302{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t6_302{left:69px;bottom:1012px;letter-spacing:0.13px;}
#t7_302{left:151px;bottom:1012px;letter-spacing:0.16px;}
#t8_302{left:69px;bottom:988px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_302{left:69px;bottom:972px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ta_302{left:69px;bottom:955px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#tb_302{left:69px;bottom:938px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#tc_302{left:69px;bottom:879px;letter-spacing:0.13px;}
#td_302{left:151px;bottom:879px;letter-spacing:0.15px;word-spacing:0.02px;}
#te_302{left:69px;bottom:855px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_302{left:69px;bottom:829px;}
#tg_302{left:95px;bottom:833px;letter-spacing:-0.18px;}
#th_302{left:69px;bottom:806px;}
#ti_302{left:95px;bottom:810px;letter-spacing:-0.19px;}
#tj_302{left:69px;bottom:783px;}
#tk_302{left:95px;bottom:787px;letter-spacing:-0.19px;}
#tl_302{left:69px;bottom:760px;}
#tm_302{left:95px;bottom:764px;letter-spacing:-0.19px;}
#tn_302{left:69px;bottom:737px;}
#to_302{left:95px;bottom:741px;letter-spacing:-0.22px;}
#tp_302{left:69px;bottom:715px;}
#tq_302{left:95px;bottom:718px;letter-spacing:-0.2px;}
#tr_302{left:69px;bottom:694px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ts_302{left:69px;bottom:677px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tt_302{left:69px;bottom:660px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#tu_302{left:69px;bottom:643px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tv_302{left:69px;bottom:626px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tw_302{left:69px;bottom:602px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tx_302{left:69px;bottom:585px;letter-spacing:-0.13px;}
#ty_302{left:69px;bottom:561px;letter-spacing:-0.2px;word-spacing:-0.38px;}
#tz_302{left:69px;bottom:266px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t10_302{left:69px;bottom:249px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t11_302{left:69px;bottom:181px;letter-spacing:0.16px;}
#t12_302{left:150px;bottom:181px;letter-spacing:0.2px;word-spacing:-0.03px;}
#t13_302{left:69px;bottom:156px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t14_302{left:69px;bottom:139px;letter-spacing:-0.14px;word-spacing:-1.16px;}
#t15_302{left:264px;bottom:516px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t16_302{left:350px;bottom:516px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t17_302{left:260px;bottom:489px;letter-spacing:-0.14px;}
#t18_302{left:410px;bottom:489px;letter-spacing:-0.14px;}
#t19_302{left:560px;bottom:489px;letter-spacing:-0.15px;}
#t1a_302{left:560px;bottom:472px;letter-spacing:-0.15px;}
#t1b_302{left:710px;bottom:489px;letter-spacing:-0.17px;}
#t1c_302{left:710px;bottom:472px;letter-spacing:-0.17px;}
#t1d_302{left:80px;bottom:451px;letter-spacing:-0.13px;}
#t1e_302{left:260px;bottom:451px;}
#t1f_302{left:410px;bottom:451px;}
#t1g_302{left:80px;bottom:429px;letter-spacing:-0.13px;}
#t1h_302{left:260px;bottom:429px;}
#t1i_302{left:410px;bottom:429px;}
#t1j_302{left:80px;bottom:408px;letter-spacing:-0.1px;}
#t1k_302{left:260px;bottom:408px;}
#t1l_302{left:410px;bottom:408px;}
#t1m_302{left:560px;bottom:408px;}
#t1n_302{left:572px;bottom:414px;letter-spacing:-0.26px;}
#t1o_302{left:710px;bottom:408px;}
#t1p_302{left:722px;bottom:414px;letter-spacing:-0.26px;}
#t1q_302{left:80px;bottom:386px;letter-spacing:-0.11px;}
#t1r_302{left:260px;bottom:386px;}
#t1s_302{left:410px;bottom:386px;}
#t1t_302{left:560px;bottom:386px;}
#t1u_302{left:572px;bottom:393px;letter-spacing:-0.26px;}
#t1v_302{left:710px;bottom:386px;}
#t1w_302{left:722px;bottom:393px;letter-spacing:-0.26px;}
#t1x_302{left:80px;bottom:365px;letter-spacing:-0.14px;}
#t1y_302{left:260px;bottom:365px;}
#t1z_302{left:410px;bottom:365px;}
#t20_302{left:80px;bottom:344px;letter-spacing:-0.15px;}
#t21_302{left:80px;bottom:324px;letter-spacing:-0.1px;}
#t22_302{left:80px;bottom:304px;letter-spacing:-0.11px;}

.s1_302{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_302{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_302{font-size:14px;font-family:Verdana_13-;color:#000;}
.s4_302{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s5_302{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
.s6_302{font-size:21px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s7_302{font-size:15px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s8_302{font-size:14px;font-family:NeoSansIntel_pgv;color:#000;}
.s9_302{font-size:9px;font-family:Verdana_13-;color:#000;}
.sa_302{font-size:14px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts302" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg302Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg302" style="-webkit-user-select: none;"><object width="935" height="1210" data="302/302.svg" type="image/svg+xml" id="pdf302" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_302" class="t s1_302">12-10 </span><span id="t2_302" class="t s1_302">Vol. 1 </span>
<span id="t3_302" class="t s2_302">PROGRAMMING WITH INTEL® SSE3, SSSE3, INTEL® SSE4, AND INTEL® AES-NI </span>
<span id="t4_302" class="t s3_302">SSSE3 instructions do not cause floating-point errors. Floating-point numeric errors for Intel SSE4.1 are described </span>
<span id="t5_302" class="t s3_302">in Section 12.8.4. Intel SSE4.2 instructions do not cause floating-point errors. </span>
<span id="t6_302" class="t s4_302">12.8.3 </span><span id="t7_302" class="t s4_302">Emulation </span>
<span id="t8_302" class="t s3_302">CR0.EM is used by some software to emulate x87 floating-point instructions. CR0.EM[bit 2] cannot be used for </span>
<span id="t9_302" class="t s3_302">emulation of SSSE3 and Intel SSE, SSE2, SSE3, and SSE4. If an Intel SSE3, SSSE3, or Intel SSE4 instruction </span>
<span id="ta_302" class="t s3_302">execute with CR0.EM[bit 2] set, an invalid opcode exception (INT 6) is generated instead of a device not available </span>
<span id="tb_302" class="t s3_302">exception (INT 7). </span>
<span id="tc_302" class="t s4_302">12.8.4 </span><span id="td_302" class="t s4_302">IEEE 754 Compliance of Intel® SSE4.1 Floating-Point Instructions </span>
<span id="te_302" class="t s3_302">The six Intel SSE4.1 instructions that perform floating-point arithmetic are: </span>
<span id="tf_302" class="t s5_302">• </span><span id="tg_302" class="t s3_302">DPPS </span>
<span id="th_302" class="t s5_302">• </span><span id="ti_302" class="t s3_302">DPPD </span>
<span id="tj_302" class="t s5_302">• </span><span id="tk_302" class="t s3_302">ROUNDPS </span>
<span id="tl_302" class="t s5_302">• </span><span id="tm_302" class="t s3_302">ROUNDPD </span>
<span id="tn_302" class="t s5_302">• </span><span id="to_302" class="t s3_302">ROUNDSS </span>
<span id="tp_302" class="t s5_302">• </span><span id="tq_302" class="t s3_302">ROUNDSD </span>
<span id="tr_302" class="t s3_302">Dot Product operations are not specified in IEEE-754. When neither FTZ nor DAZ are enabled, the dot product </span>
<span id="ts_302" class="t s3_302">instructions resemble sequences of IEEE-754 multiplies and adds (with rounding at each stage), except that the </span>
<span id="tt_302" class="t s3_302">treatment of input NaN’s is implementation specific (there will be at least one NaN in the output). The input select </span>
<span id="tu_302" class="t s3_302">fields (bits imm8[4:7]) force input elements to +0.0f prior to the first multiply and will suppress input exceptions </span>
<span id="tv_302" class="t s3_302">that would otherwise have been be generated. </span>
<span id="tw_302" class="t s3_302">As a convenience to the exception handler, any exceptions signaled from DPPS or DPPD leave the destination </span>
<span id="tx_302" class="t s3_302">unmodified. </span>
<span id="ty_302" class="t s3_302">Round operations signal invalid and precision only. </span>
<span id="tz_302" class="t s3_302">The other Intel SSE4.1 instructions with floating-point arguments (BLENDPS, BLENDPD, BLENDVPS, BLENDVPD, </span>
<span id="t10_302" class="t s3_302">INSERTPS, EXTRACTPS) do not signal any SIMD numeric exceptions. </span>
<span id="t11_302" class="t s6_302">12.9 </span><span id="t12_302" class="t s6_302">INTEL® SSE4 OVERVIEW </span>
<span id="t13_302" class="t s3_302">Intel SSE4 comprises two sets of extensions: Intel SSE4.1 and SSE4.2. Intel SSE4.1 is targeted to improve the </span>
<span id="t14_302" class="t s3_302">performance of media, imaging, and 3D workloads. Intel SSE4.1 adds instructions that improve compiler vectoriza- </span>
<span id="t15_302" class="t s7_302">Table 12-1. </span><span id="t16_302" class="t s7_302">SIMD numeric exceptions signaled by SSE4.1 </span>
<span id="t17_302" class="t s8_302">DPPS </span><span id="t18_302" class="t s8_302">DPPD </span><span id="t19_302" class="t s8_302">ROUNDPS </span>
<span id="t1a_302" class="t s8_302">ROUNDSS </span>
<span id="t1b_302" class="t s8_302">ROUNDPD </span>
<span id="t1c_302" class="t s8_302">ROUNDSD </span>
<span id="t1d_302" class="t s8_302">Overflow </span><span id="t1e_302" class="t s8_302">X </span><span id="t1f_302" class="t s8_302">X </span>
<span id="t1g_302" class="t s8_302">Underflow </span><span id="t1h_302" class="t s8_302">X </span><span id="t1i_302" class="t s8_302">X </span>
<span id="t1j_302" class="t s8_302">Invalid </span><span id="t1k_302" class="t s8_302">X </span><span id="t1l_302" class="t s8_302">X </span><span id="t1m_302" class="t s8_302">X </span>
<span id="t1n_302" class="t s9_302">(1) </span>
<span id="t1o_302" class="t s8_302">X </span>
<span id="t1p_302" class="t s9_302">(1) </span>
<span id="t1q_302" class="t s8_302">Inexact Precision </span><span id="t1r_302" class="t s8_302">X </span><span id="t1s_302" class="t s8_302">X </span><span id="t1t_302" class="t s8_302">X </span>
<span id="t1u_302" class="t s9_302">(2) </span>
<span id="t1v_302" class="t s8_302">X </span>
<span id="t1w_302" class="t s9_302">(2) </span>
<span id="t1x_302" class="t s8_302">Denormal </span><span id="t1y_302" class="t s8_302">X </span><span id="t1z_302" class="t s8_302">X </span>
<span id="t20_302" class="t sa_302">NOTE: </span>
<span id="t21_302" class="t s8_302">1. Invalid is signaled only if Src = SNaN. </span>
<span id="t22_302" class="t s8_302">2. Precision is ignored (regardless of the MXCSR precision mask) if if imm8[3] = ‘1’. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
