TimeQuest Timing Analyzer report for FPGA_EP2C
Mon May 04 10:41:05 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'SAVE_ADDR:inst|ADDR[0]'
 12. Setup: 'clk'
 13. Setup: 'inst10|altpll_component|pll|clk[1]'
 14. Setup: 'NOE'
 15. Setup: 'NWE'
 16. Setup: 'inst10|altpll_component|pll|clk[0]'
 17. Hold: 'NWE'
 18. Hold: 'NOE'
 19. Hold: 'inst10|altpll_component|pll|clk[0]'
 20. Hold: 'inst10|altpll_component|pll|clk[1]'
 21. Hold: 'clk'
 22. Hold: 'SAVE_ADDR:inst|ADDR[0]'
 23. Recovery: 'SAVE_ADDR:inst|ADDR[0]'
 24. Removal: 'SAVE_ADDR:inst|ADDR[0]'
 25. Minimum Pulse Width: 'NOE'
 26. Minimum Pulse Width: 'NWE'
 27. Minimum Pulse Width: 'NADV'
 28. Minimum Pulse Width: 'SAVE_ADDR:inst|ADDR[0]'
 29. Minimum Pulse Width: 'inst10|altpll_component|pll|clk[1]'
 30. Minimum Pulse Width: 'inst10|altpll_component|pll|clk[0]'
 31. Minimum Pulse Width: 'clk'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Propagation Delay
 37. Minimum Propagation Delay
 38. Setup Transfers
 39. Hold Transfers
 40. Recovery Transfers
 41. Removal Transfers
 42. Report TCCS
 43. Report RSKM
 44. Unconstrained Paths
 45. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; FPGA_EP2C                                                          ;
; Device Family      ; Cyclone                                                            ;
; Device Name        ; EP1C6T144C8                                                        ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Slow Model                                                         ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                     ;
+------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------+----------------------------------------+
; Clock Name                         ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                               ; Targets                                ;
+------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------+----------------------------------------+
; clk                                ; Base      ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                      ; { clk }                                ;
; inst10|altpll_component|pll|clk[0] ; Generated ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; clk    ; inst10|altpll_component|pll|inclk[0] ; { inst10|altpll_component|pll|clk[0] } ;
; inst10|altpll_component|pll|clk[1] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; clk    ; inst10|altpll_component|pll|inclk[0] ; { inst10|altpll_component|pll|clk[1] } ;
; NADV                               ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                      ; { NADV }                               ;
; NOE                                ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                      ; { NOE }                                ;
; NWE                                ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                      ; { NWE }                                ;
; SAVE_ADDR:inst|ADDR[0]             ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                      ; { SAVE_ADDR:inst|ADDR[0] }             ;
+------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                                              ;
+------------+-----------------+------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                         ; Note                                                  ;
+------------+-----------------+------------------------------------+-------------------------------------------------------+
; 147.89 MHz ; 147.89 MHz      ; inst10|altpll_component|pll|clk[1] ;                                                       ;
; 196.97 MHz ; 196.97 MHz      ; clk                                ;                                                       ;
; 197.01 MHz ; 197.01 MHz      ; NWE                                ;                                                       ;
; 212.54 MHz ; 212.54 MHz      ; NOE                                ;                                                       ;
; 510.2 MHz  ; 275.03 MHz      ; inst10|altpll_component|pll|clk[0] ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------+
; Setup Summary                                               ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; SAVE_ADDR:inst|ADDR[0]             ; -8.697 ; -65.073       ;
; clk                                ; -8.690 ; -259.082      ;
; inst10|altpll_component|pll|clk[1] ; -7.665 ; -88.195       ;
; NOE                                ; -5.596 ; -680.636      ;
; NWE                                ; -4.076 ; -144.348      ;
; inst10|altpll_component|pll|clk[0] ; -3.878 ; -7.383        ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Hold Summary                                                ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; NWE                                ; -7.326 ; -192.600      ;
; NOE                                ; -6.337 ; -509.039      ;
; inst10|altpll_component|pll|clk[0] ; -1.481 ; -2.568        ;
; inst10|altpll_component|pll|clk[1] ; 0.861  ; 0.000         ;
; clk                                ; 1.321  ; 0.000         ;
; SAVE_ADDR:inst|ADDR[0]             ; 7.718  ; 0.000         ;
+------------------------------------+--------+---------------+


+-------------------------------------------------+
; Recovery Summary                                ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; SAVE_ADDR:inst|ADDR[0] ; -0.611 ; -1.062        ;
+------------------------+--------+---------------+


+-------------------------------------------------+
; Removal Summary                                 ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; SAVE_ADDR:inst|ADDR[0] ; -1.170 ; -7.912        ;
+------------------------+--------+---------------+


+-------------------------------------------------------------+
; Minimum Pulse Width Summary                                 ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; NOE                                ; -1.583 ; -526.147      ;
; NWE                                ; -1.583 ; -151.835      ;
; NADV                               ; -1.583 ; -51.667       ;
; SAVE_ADDR:inst|ADDR[0]             ; 0.500  ; 0.000         ;
; inst10|altpll_component|pll|clk[1] ; 3.182  ; 0.000         ;
; inst10|altpll_component|pll|clk[0] ; 8.182  ; 0.000         ;
; clk                                ; 18.182 ; 0.000         ;
+------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'SAVE_ADDR:inst|ADDR[0]'                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; -8.697 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a3~portb_address_reg0  ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.103     ; 6.118      ;
; -8.697 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a3~portb_address_reg1  ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.103     ; 6.118      ;
; -8.697 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a3~portb_address_reg2  ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.103     ; 6.118      ;
; -8.697 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a3~portb_address_reg3  ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.103     ; 6.118      ;
; -8.697 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a3~portb_address_reg4  ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.103     ; 6.118      ;
; -8.697 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a3~portb_address_reg5  ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.103     ; 6.118      ;
; -8.697 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a3~portb_address_reg6  ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.103     ; 6.118      ;
; -8.697 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a3~portb_address_reg7  ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.103     ; 6.118      ;
; -8.697 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a3~portb_address_reg8  ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.103     ; 6.118      ;
; -8.697 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a3~portb_address_reg9  ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.103     ; 6.118      ;
; -8.697 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a3~portb_address_reg10 ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.103     ; 6.118      ;
; -8.697 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a3~portb_address_reg11 ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.103     ; 6.118      ;
; -8.521 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a2~portb_address_reg0  ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.112     ; 6.106      ;
; -8.521 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a2~portb_address_reg1  ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.112     ; 6.106      ;
; -8.521 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a2~portb_address_reg2  ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.112     ; 6.106      ;
; -8.521 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a2~portb_address_reg3  ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.112     ; 6.106      ;
; -8.521 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a2~portb_address_reg4  ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.112     ; 6.106      ;
; -8.521 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a2~portb_address_reg5  ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.112     ; 6.106      ;
; -8.521 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a2~portb_address_reg6  ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.112     ; 6.106      ;
; -8.521 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a2~portb_address_reg7  ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.112     ; 6.106      ;
; -8.521 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a2~portb_address_reg8  ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.112     ; 6.106      ;
; -8.521 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a2~portb_address_reg9  ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.112     ; 6.106      ;
; -8.521 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a2~portb_address_reg10 ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.112     ; 6.106      ;
; -8.521 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a2~portb_address_reg11 ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.112     ; 6.106      ;
; -8.149 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a1~portb_address_reg0  ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.114     ; 6.107      ;
; -8.149 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a1~portb_address_reg1  ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.114     ; 6.107      ;
; -8.149 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a1~portb_address_reg2  ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.114     ; 6.107      ;
; -8.149 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a1~portb_address_reg3  ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.114     ; 6.107      ;
; -8.149 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a1~portb_address_reg4  ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.114     ; 6.107      ;
; -8.149 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a1~portb_address_reg5  ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.114     ; 6.107      ;
; -8.149 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a1~portb_address_reg6  ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.114     ; 6.107      ;
; -8.149 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a1~portb_address_reg7  ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.114     ; 6.107      ;
; -8.149 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a1~portb_address_reg8  ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.114     ; 6.107      ;
; -8.149 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a1~portb_address_reg9  ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.114     ; 6.107      ;
; -8.149 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a1~portb_address_reg10 ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.114     ; 6.107      ;
; -8.149 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a1~portb_address_reg11 ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.114     ; 6.107      ;
; -8.061 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a0~portb_address_reg0  ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.115     ; 6.142      ;
; -8.061 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a0~portb_address_reg1  ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.115     ; 6.142      ;
; -8.061 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a0~portb_address_reg2  ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.115     ; 6.142      ;
; -8.061 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a0~portb_address_reg3  ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.115     ; 6.142      ;
; -8.061 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a0~portb_address_reg4  ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.115     ; 6.142      ;
; -8.061 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a0~portb_address_reg5  ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.115     ; 6.142      ;
; -8.061 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a0~portb_address_reg6  ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.115     ; 6.142      ;
; -8.061 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a0~portb_address_reg7  ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.115     ; 6.142      ;
; -8.061 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a0~portb_address_reg8  ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.115     ; 6.142      ;
; -8.061 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a0~portb_address_reg9  ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.115     ; 6.142      ;
; -8.061 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a0~portb_address_reg10 ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.115     ; 6.142      ;
; -8.061 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a0~portb_address_reg11 ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.115     ; 6.142      ;
; -8.027 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a4~portb_address_reg0  ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.112     ; 6.111      ;
; -8.027 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a4~portb_address_reg1  ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.112     ; 6.111      ;
; -8.027 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a4~portb_address_reg2  ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.112     ; 6.111      ;
; -8.027 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a4~portb_address_reg3  ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.112     ; 6.111      ;
; -8.027 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a4~portb_address_reg4  ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.112     ; 6.111      ;
; -8.027 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a4~portb_address_reg5  ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.112     ; 6.111      ;
; -8.027 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a4~portb_address_reg6  ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.112     ; 6.111      ;
; -8.027 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a4~portb_address_reg7  ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.112     ; 6.111      ;
; -8.027 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a4~portb_address_reg8  ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.112     ; 6.111      ;
; -8.027 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a4~portb_address_reg9  ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.112     ; 6.111      ;
; -8.027 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a4~portb_address_reg10 ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.112     ; 6.111      ;
; -8.027 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a4~portb_address_reg11 ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.112     ; 6.111      ;
; -7.901 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a6~portb_address_reg0  ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.115     ; 6.153      ;
; -7.901 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a6~portb_address_reg1  ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.115     ; 6.153      ;
; -7.901 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a6~portb_address_reg2  ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.115     ; 6.153      ;
; -7.901 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a6~portb_address_reg3  ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.115     ; 6.153      ;
; -7.901 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a6~portb_address_reg4  ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.115     ; 6.153      ;
; -7.901 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a6~portb_address_reg5  ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.115     ; 6.153      ;
; -7.901 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a6~portb_address_reg6  ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.115     ; 6.153      ;
; -7.901 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a6~portb_address_reg7  ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.115     ; 6.153      ;
; -7.901 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a6~portb_address_reg8  ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.115     ; 6.153      ;
; -7.901 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a6~portb_address_reg9  ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.115     ; 6.153      ;
; -7.901 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a6~portb_address_reg10 ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.115     ; 6.153      ;
; -7.901 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a6~portb_address_reg11 ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.115     ; 6.153      ;
; -7.866 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg0  ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.115     ; 6.119      ;
; -7.866 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg1  ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.115     ; 6.119      ;
; -7.866 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg2  ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.115     ; 6.119      ;
; -7.866 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg3  ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.115     ; 6.119      ;
; -7.866 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg4  ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.115     ; 6.119      ;
; -7.866 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg5  ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.115     ; 6.119      ;
; -7.866 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg6  ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.115     ; 6.119      ;
; -7.866 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg7  ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.115     ; 6.119      ;
; -7.866 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg8  ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.115     ; 6.119      ;
; -7.866 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg9  ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.115     ; 6.119      ;
; -7.866 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg10 ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.115     ; 6.119      ;
; -7.866 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg11 ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.115     ; 6.119      ;
; -7.851 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a5~portb_address_reg0  ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.114     ; 6.107      ;
; -7.851 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a5~portb_address_reg1  ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.114     ; 6.107      ;
; -7.851 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a5~portb_address_reg2  ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.114     ; 6.107      ;
; -7.851 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a5~portb_address_reg3  ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.114     ; 6.107      ;
; -7.851 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a5~portb_address_reg4  ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.114     ; 6.107      ;
; -7.851 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a5~portb_address_reg5  ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.114     ; 6.107      ;
; -7.851 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a5~portb_address_reg6  ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.114     ; 6.107      ;
; -7.851 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a5~portb_address_reg7  ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.114     ; 6.107      ;
; -7.851 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a5~portb_address_reg8  ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.114     ; 6.107      ;
; -7.851 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a5~portb_address_reg9  ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.114     ; 6.107      ;
; -7.851 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a5~portb_address_reg10 ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.114     ; 6.107      ;
; -7.851 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a5~portb_address_reg11 ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; -1.114     ; 6.107      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'clk'                                                                                                                     ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; -8.690 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.498      ;
; -8.613 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[26] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.421      ;
; -8.613 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[27] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.421      ;
; -8.613 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[28] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.421      ;
; -8.613 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.421      ;
; -8.613 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.421      ;
; -8.604 ; BUFF:inst5|DATA_OUT[0]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.412      ;
; -8.554 ; BUFF:inst5|DATA_OUT[11] ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.362      ;
; -8.527 ; BUFF:inst5|DATA_OUT[6]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.335      ;
; -8.527 ; BUFF:inst5|DATA_OUT[0]  ; phase_acc:inst3|acc[26] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.335      ;
; -8.527 ; BUFF:inst5|DATA_OUT[0]  ; phase_acc:inst3|acc[27] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.335      ;
; -8.527 ; BUFF:inst5|DATA_OUT[0]  ; phase_acc:inst3|acc[28] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.335      ;
; -8.527 ; BUFF:inst5|DATA_OUT[0]  ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.335      ;
; -8.527 ; BUFF:inst5|DATA_OUT[0]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.335      ;
; -8.504 ; BUFF:inst5|DATA_OUT[5]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.312      ;
; -8.488 ; BUFF:inst5|DATA_OUT[12] ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.296      ;
; -8.477 ; BUFF:inst5|DATA_OUT[11] ; phase_acc:inst3|acc[26] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.285      ;
; -8.477 ; BUFF:inst5|DATA_OUT[11] ; phase_acc:inst3|acc[27] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.285      ;
; -8.477 ; BUFF:inst5|DATA_OUT[11] ; phase_acc:inst3|acc[28] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.285      ;
; -8.477 ; BUFF:inst5|DATA_OUT[11] ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.285      ;
; -8.477 ; BUFF:inst5|DATA_OUT[11] ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.285      ;
; -8.451 ; BUFF:inst5|DATA_OUT[4]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.259      ;
; -8.450 ; BUFF:inst5|DATA_OUT[6]  ; phase_acc:inst3|acc[26] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.258      ;
; -8.450 ; BUFF:inst5|DATA_OUT[6]  ; phase_acc:inst3|acc[27] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.258      ;
; -8.450 ; BUFF:inst5|DATA_OUT[6]  ; phase_acc:inst3|acc[28] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.258      ;
; -8.450 ; BUFF:inst5|DATA_OUT[6]  ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.258      ;
; -8.450 ; BUFF:inst5|DATA_OUT[6]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.258      ;
; -8.446 ; BUFF:inst5|DATA_OUT[2]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.254      ;
; -8.431 ; BUFF:inst5|DATA_OUT[9]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.239      ;
; -8.427 ; BUFF:inst5|DATA_OUT[5]  ; phase_acc:inst3|acc[26] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.235      ;
; -8.427 ; BUFF:inst5|DATA_OUT[5]  ; phase_acc:inst3|acc[27] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.235      ;
; -8.427 ; BUFF:inst5|DATA_OUT[5]  ; phase_acc:inst3|acc[28] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.235      ;
; -8.427 ; BUFF:inst5|DATA_OUT[5]  ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.235      ;
; -8.427 ; BUFF:inst5|DATA_OUT[5]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.235      ;
; -8.422 ; BUFF:inst5|DATA_OUT[7]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.230      ;
; -8.417 ; BUFF:inst5|DATA_OUT[10] ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.225      ;
; -8.411 ; BUFF:inst5|DATA_OUT[12] ; phase_acc:inst3|acc[26] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.219      ;
; -8.411 ; BUFF:inst5|DATA_OUT[12] ; phase_acc:inst3|acc[27] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.219      ;
; -8.411 ; BUFF:inst5|DATA_OUT[12] ; phase_acc:inst3|acc[28] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.219      ;
; -8.411 ; BUFF:inst5|DATA_OUT[12] ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.219      ;
; -8.411 ; BUFF:inst5|DATA_OUT[12] ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.219      ;
; -8.374 ; BUFF:inst5|DATA_OUT[4]  ; phase_acc:inst3|acc[26] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.182      ;
; -8.374 ; BUFF:inst5|DATA_OUT[4]  ; phase_acc:inst3|acc[27] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.182      ;
; -8.374 ; BUFF:inst5|DATA_OUT[4]  ; phase_acc:inst3|acc[28] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.182      ;
; -8.374 ; BUFF:inst5|DATA_OUT[4]  ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.182      ;
; -8.374 ; BUFF:inst5|DATA_OUT[4]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.182      ;
; -8.369 ; BUFF:inst5|DATA_OUT[2]  ; phase_acc:inst3|acc[26] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.177      ;
; -8.369 ; BUFF:inst5|DATA_OUT[2]  ; phase_acc:inst3|acc[27] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.177      ;
; -8.369 ; BUFF:inst5|DATA_OUT[2]  ; phase_acc:inst3|acc[28] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.177      ;
; -8.369 ; BUFF:inst5|DATA_OUT[2]  ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.177      ;
; -8.369 ; BUFF:inst5|DATA_OUT[2]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.177      ;
; -8.366 ; BUFF:inst5|DATA_OUT[3]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.174      ;
; -8.354 ; BUFF:inst5|DATA_OUT[9]  ; phase_acc:inst3|acc[26] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.162      ;
; -8.354 ; BUFF:inst5|DATA_OUT[9]  ; phase_acc:inst3|acc[27] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.162      ;
; -8.354 ; BUFF:inst5|DATA_OUT[9]  ; phase_acc:inst3|acc[28] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.162      ;
; -8.354 ; BUFF:inst5|DATA_OUT[9]  ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.162      ;
; -8.354 ; BUFF:inst5|DATA_OUT[9]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.162      ;
; -8.351 ; BUFF:inst5|DATA_OUT[8]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.159      ;
; -8.346 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[24] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.154      ;
; -8.346 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[25] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.154      ;
; -8.346 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[23] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.154      ;
; -8.346 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[22] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.154      ;
; -8.346 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[21] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.154      ;
; -8.345 ; BUFF:inst5|DATA_OUT[7]  ; phase_acc:inst3|acc[26] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.153      ;
; -8.345 ; BUFF:inst5|DATA_OUT[7]  ; phase_acc:inst3|acc[27] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.153      ;
; -8.345 ; BUFF:inst5|DATA_OUT[7]  ; phase_acc:inst3|acc[28] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.153      ;
; -8.345 ; BUFF:inst5|DATA_OUT[7]  ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.153      ;
; -8.345 ; BUFF:inst5|DATA_OUT[7]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.153      ;
; -8.340 ; BUFF:inst5|DATA_OUT[10] ; phase_acc:inst3|acc[26] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.148      ;
; -8.340 ; BUFF:inst5|DATA_OUT[10] ; phase_acc:inst3|acc[27] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.148      ;
; -8.340 ; BUFF:inst5|DATA_OUT[10] ; phase_acc:inst3|acc[28] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.148      ;
; -8.340 ; BUFF:inst5|DATA_OUT[10] ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.148      ;
; -8.340 ; BUFF:inst5|DATA_OUT[10] ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.148      ;
; -8.333 ; BUFF:inst5|DATA_OUT[15] ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.141      ;
; -8.329 ; BUFF:inst5|DATA_OUT[14] ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.137      ;
; -8.324 ; BUFF:inst6|DATA_OUT[0]  ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.132      ;
; -8.289 ; BUFF:inst5|DATA_OUT[3]  ; phase_acc:inst3|acc[26] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.097      ;
; -8.289 ; BUFF:inst5|DATA_OUT[3]  ; phase_acc:inst3|acc[27] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.097      ;
; -8.289 ; BUFF:inst5|DATA_OUT[3]  ; phase_acc:inst3|acc[28] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.097      ;
; -8.289 ; BUFF:inst5|DATA_OUT[3]  ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.097      ;
; -8.289 ; BUFF:inst5|DATA_OUT[3]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.097      ;
; -8.274 ; BUFF:inst5|DATA_OUT[8]  ; phase_acc:inst3|acc[26] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.082      ;
; -8.274 ; BUFF:inst5|DATA_OUT[8]  ; phase_acc:inst3|acc[27] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.082      ;
; -8.274 ; BUFF:inst5|DATA_OUT[8]  ; phase_acc:inst3|acc[28] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.082      ;
; -8.274 ; BUFF:inst5|DATA_OUT[8]  ; phase_acc:inst3|acc[29] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.082      ;
; -8.274 ; BUFF:inst5|DATA_OUT[8]  ; phase_acc:inst3|acc[30] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.082      ;
; -8.269 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[20] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.077      ;
; -8.269 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[19] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.077      ;
; -8.269 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[18] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.077      ;
; -8.269 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[17] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.077      ;
; -8.269 ; BUFF:inst5|DATA_OUT[1]  ; phase_acc:inst3|acc[16] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.077      ;
; -8.260 ; BUFF:inst5|DATA_OUT[0]  ; phase_acc:inst3|acc[24] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.068      ;
; -8.260 ; BUFF:inst5|DATA_OUT[0]  ; phase_acc:inst3|acc[25] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.068      ;
; -8.260 ; BUFF:inst5|DATA_OUT[0]  ; phase_acc:inst3|acc[23] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.068      ;
; -8.260 ; BUFF:inst5|DATA_OUT[0]  ; phase_acc:inst3|acc[22] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.068      ;
; -8.260 ; BUFF:inst5|DATA_OUT[0]  ; phase_acc:inst3|acc[21] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.068      ;
; -8.257 ; BUFF:inst5|DATA_OUT[13] ; phase_acc:inst3|acc[31] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.065      ;
; -8.256 ; BUFF:inst5|DATA_OUT[15] ; phase_acc:inst3|acc[26] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.064      ;
; -8.256 ; BUFF:inst5|DATA_OUT[15] ; phase_acc:inst3|acc[27] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.064      ;
; -8.256 ; BUFF:inst5|DATA_OUT[15] ; phase_acc:inst3|acc[28] ; NWE          ; clk         ; 1.000        ; -6.155     ; 3.064      ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'inst10|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                                                           ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -7.665 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[7]             ; NOE                                ; inst10|altpll_component|pll|clk[1] ; 1.000        ; -7.333     ; 1.295      ;
; -7.503 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[8]             ; NOE                                ; inst10|altpll_component|pll|clk[1] ; 1.000        ; -7.333     ; 1.133      ;
; -7.498 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[10]            ; NOE                                ; inst10|altpll_component|pll|clk[1] ; 1.000        ; -7.333     ; 1.128      ;
; -7.491 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[9]             ; NOE                                ; inst10|altpll_component|pll|clk[1] ; 1.000        ; -7.333     ; 1.121      ;
; -7.273 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[11] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[11]            ; NOE                                ; inst10|altpll_component|pll|clk[1] ; 1.000        ; -7.333     ; 0.903      ;
; -7.259 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[5]             ; NOE                                ; inst10|altpll_component|pll|clk[1] ; 1.000        ; -7.333     ; 0.889      ;
; -7.257 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[3]             ; NOE                                ; inst10|altpll_component|pll|clk[1] ; 1.000        ; -7.333     ; 0.887      ;
; -7.256 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[6]             ; NOE                                ; inst10|altpll_component|pll|clk[1] ; 1.000        ; -7.333     ; 0.886      ;
; -7.251 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[0]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[0]             ; NOE                                ; inst10|altpll_component|pll|clk[1] ; 1.000        ; -7.333     ; 0.881      ;
; -7.249 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[4]             ; NOE                                ; inst10|altpll_component|pll|clk[1] ; 1.000        ; -7.333     ; 0.879      ;
; -7.247 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[1]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[1]             ; NOE                                ; inst10|altpll_component|pll|clk[1] ; 1.000        ; -7.333     ; 0.877      ;
; -7.246 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[2]             ; NOE                                ; inst10|altpll_component|pll|clk[1] ; 1.000        ; -7.333     ; 0.876      ;
; 0.587  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a2~porta_we_reg        ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.079     ; 5.241      ;
; 0.587  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a2~porta_datain_reg0   ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.079     ; 5.241      ;
; 0.587  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a2~porta_address_reg0  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.079     ; 5.241      ;
; 0.587  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a2~porta_address_reg1  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.079     ; 5.241      ;
; 0.587  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a2~porta_address_reg2  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.079     ; 5.241      ;
; 0.587  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a2~porta_address_reg3  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.079     ; 5.241      ;
; 0.587  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a2~porta_address_reg4  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.079     ; 5.241      ;
; 0.587  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a2~porta_address_reg5  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.079     ; 5.241      ;
; 0.587  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a2~porta_address_reg6  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.079     ; 5.241      ;
; 0.587  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a2~porta_address_reg7  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.079     ; 5.241      ;
; 0.587  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a2~porta_address_reg8  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.079     ; 5.241      ;
; 0.587  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a2~porta_address_reg9  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.079     ; 5.241      ;
; 0.587  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a2~porta_address_reg10 ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.079     ; 5.241      ;
; 0.587  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a2~porta_address_reg11 ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.079     ; 5.241      ;
; 0.821  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[10]                                        ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.107     ; 5.035      ;
; 0.907  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[11]                                        ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.107     ; 4.949      ;
; 0.911  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[9]                                         ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.107     ; 4.945      ;
; 1.049  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~porta_we_reg        ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.746      ;
; 1.049  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~porta_datain_reg0   ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.746      ;
; 1.049  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~porta_address_reg0  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.746      ;
; 1.049  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~porta_address_reg1  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.746      ;
; 1.049  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~porta_address_reg2  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.746      ;
; 1.049  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~porta_address_reg3  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.746      ;
; 1.049  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~porta_address_reg4  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.746      ;
; 1.049  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~porta_address_reg5  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.746      ;
; 1.049  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~porta_address_reg6  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.746      ;
; 1.049  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~porta_address_reg7  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.746      ;
; 1.049  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~porta_address_reg8  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.746      ;
; 1.049  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~porta_address_reg9  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.746      ;
; 1.049  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~porta_address_reg10 ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.746      ;
; 1.049  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~porta_address_reg11 ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.746      ;
; 1.257  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a6~porta_we_reg        ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.538      ;
; 1.257  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a6~porta_datain_reg0   ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.538      ;
; 1.257  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a6~porta_address_reg0  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.538      ;
; 1.257  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a6~porta_address_reg1  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.538      ;
; 1.257  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a6~porta_address_reg2  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.538      ;
; 1.257  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a6~porta_address_reg3  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.538      ;
; 1.257  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a6~porta_address_reg4  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.538      ;
; 1.257  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a6~porta_address_reg5  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.538      ;
; 1.257  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a6~porta_address_reg6  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.538      ;
; 1.257  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a6~porta_address_reg7  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.538      ;
; 1.257  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a6~porta_address_reg8  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.538      ;
; 1.257  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a6~porta_address_reg9  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.538      ;
; 1.257  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a6~porta_address_reg10 ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.538      ;
; 1.257  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a6~porta_address_reg11 ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.538      ;
; 1.279  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a5~porta_we_reg        ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.516      ;
; 1.279  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a5~porta_datain_reg0   ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.516      ;
; 1.279  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a5~porta_address_reg0  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.516      ;
; 1.279  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a5~porta_address_reg1  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.516      ;
; 1.279  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a5~porta_address_reg2  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.516      ;
; 1.279  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a5~porta_address_reg3  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.516      ;
; 1.279  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a5~porta_address_reg4  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.516      ;
; 1.279  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a5~porta_address_reg5  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.516      ;
; 1.279  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a5~porta_address_reg6  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.516      ;
; 1.279  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a5~porta_address_reg7  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.516      ;
; 1.279  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a5~porta_address_reg8  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.516      ;
; 1.279  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a5~porta_address_reg9  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.516      ;
; 1.279  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a5~porta_address_reg10 ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.516      ;
; 1.279  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a5~porta_address_reg11 ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.516      ;
; 1.298  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a3~porta_we_reg        ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.110     ; 4.499      ;
; 1.298  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a3~porta_datain_reg0   ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.110     ; 4.499      ;
; 1.298  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a3~porta_address_reg0  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.110     ; 4.499      ;
; 1.298  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a3~porta_address_reg1  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.110     ; 4.499      ;
; 1.298  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a3~porta_address_reg2  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.110     ; 4.499      ;
; 1.298  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a3~porta_address_reg3  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.110     ; 4.499      ;
; 1.298  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a3~porta_address_reg4  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.110     ; 4.499      ;
; 1.298  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a3~porta_address_reg5  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.110     ; 4.499      ;
; 1.298  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a3~porta_address_reg6  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.110     ; 4.499      ;
; 1.298  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a3~porta_address_reg7  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.110     ; 4.499      ;
; 1.298  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a3~porta_address_reg8  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.110     ; 4.499      ;
; 1.298  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a3~porta_address_reg9  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.110     ; 4.499      ;
; 1.298  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a3~porta_address_reg10 ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.110     ; 4.499      ;
; 1.298  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a3~porta_address_reg11 ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.110     ; 4.499      ;
; 1.674  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|cntr_mua:wrptr_b|safe_q[1]                                                     ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.121     ; 4.168      ;
; 1.675  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|cntr_mua:wrptr_b|safe_q[4]                                                     ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.121     ; 4.167      ;
; 1.677  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|cntr_mua:wrptr_b|safe_q[0]                                                     ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.121     ; 4.165      ;
; 1.733  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a1~porta_we_reg        ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.062      ;
; 1.733  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a1~porta_datain_reg0   ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.062      ;
; 1.733  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a1~porta_address_reg0  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.062      ;
; 1.733  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a1~porta_address_reg1  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.062      ;
; 1.733  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a1~porta_address_reg2  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.062      ;
; 1.733  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a1~porta_address_reg3  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.062      ;
; 1.733  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a1~porta_address_reg4  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.062      ;
; 1.733  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a1~porta_address_reg5  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.062      ;
; 1.733  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a1~porta_address_reg6  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.062      ;
; 1.733  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a1~porta_address_reg7  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.062      ;
; 1.733  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a1~porta_address_reg8  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.062      ;
; 1.733  ; ADC_FIFO:inst4|wr_enable                                                                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a1~porta_address_reg9  ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 10.000       ; -4.112     ; 4.062      ;
+--------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'NOE'                                                                                                                                                                                                                                               ;
+--------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.596 ; SAVE_ADDR:inst|ADDR[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg0  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 7.001      ;
; -5.596 ; SAVE_ADDR:inst|ADDR[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg1  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 7.001      ;
; -5.596 ; SAVE_ADDR:inst|ADDR[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg2  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 7.001      ;
; -5.596 ; SAVE_ADDR:inst|ADDR[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg3  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 7.001      ;
; -5.596 ; SAVE_ADDR:inst|ADDR[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg4  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 7.001      ;
; -5.596 ; SAVE_ADDR:inst|ADDR[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg5  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 7.001      ;
; -5.596 ; SAVE_ADDR:inst|ADDR[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg6  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 7.001      ;
; -5.596 ; SAVE_ADDR:inst|ADDR[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg7  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 7.001      ;
; -5.596 ; SAVE_ADDR:inst|ADDR[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg8  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 7.001      ;
; -5.596 ; SAVE_ADDR:inst|ADDR[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg9  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 7.001      ;
; -5.596 ; SAVE_ADDR:inst|ADDR[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg10 ; NADV         ; NOE         ; 1.000        ; 0.498      ; 7.001      ;
; -5.596 ; SAVE_ADDR:inst|ADDR[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg11 ; NADV         ; NOE         ; 1.000        ; 0.498      ; 7.001      ;
; -5.584 ; SAVE_ADDR:inst|ADDR[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[11]                                        ; NADV         ; NOE         ; 1.000        ; 0.491      ; 7.038      ;
; -5.580 ; SAVE_ADDR:inst|ADDR[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[9]                                         ; NADV         ; NOE         ; 1.000        ; 0.491      ; 7.034      ;
; -5.425 ; SAVE_ADDR:inst|ADDR[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg0  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.830      ;
; -5.425 ; SAVE_ADDR:inst|ADDR[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg1  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.830      ;
; -5.425 ; SAVE_ADDR:inst|ADDR[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg2  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.830      ;
; -5.425 ; SAVE_ADDR:inst|ADDR[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg3  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.830      ;
; -5.425 ; SAVE_ADDR:inst|ADDR[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg4  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.830      ;
; -5.425 ; SAVE_ADDR:inst|ADDR[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg5  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.830      ;
; -5.425 ; SAVE_ADDR:inst|ADDR[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg6  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.830      ;
; -5.425 ; SAVE_ADDR:inst|ADDR[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg7  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.830      ;
; -5.425 ; SAVE_ADDR:inst|ADDR[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg8  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.830      ;
; -5.425 ; SAVE_ADDR:inst|ADDR[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg9  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.830      ;
; -5.425 ; SAVE_ADDR:inst|ADDR[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg10 ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.830      ;
; -5.425 ; SAVE_ADDR:inst|ADDR[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg11 ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.830      ;
; -5.417 ; SAVE_ADDR:inst|ADDR[1]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg0  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.822      ;
; -5.417 ; SAVE_ADDR:inst|ADDR[1]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg1  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.822      ;
; -5.417 ; SAVE_ADDR:inst|ADDR[1]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg2  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.822      ;
; -5.417 ; SAVE_ADDR:inst|ADDR[1]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg3  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.822      ;
; -5.417 ; SAVE_ADDR:inst|ADDR[1]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg4  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.822      ;
; -5.417 ; SAVE_ADDR:inst|ADDR[1]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg5  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.822      ;
; -5.417 ; SAVE_ADDR:inst|ADDR[1]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg6  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.822      ;
; -5.417 ; SAVE_ADDR:inst|ADDR[1]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg7  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.822      ;
; -5.417 ; SAVE_ADDR:inst|ADDR[1]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg8  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.822      ;
; -5.417 ; SAVE_ADDR:inst|ADDR[1]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg9  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.822      ;
; -5.417 ; SAVE_ADDR:inst|ADDR[1]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg10 ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.822      ;
; -5.417 ; SAVE_ADDR:inst|ADDR[1]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg11 ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.822      ;
; -5.413 ; SAVE_ADDR:inst|ADDR[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[11]                                        ; NADV         ; NOE         ; 1.000        ; 0.491      ; 6.867      ;
; -5.409 ; SAVE_ADDR:inst|ADDR[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[9]                                         ; NADV         ; NOE         ; 1.000        ; 0.491      ; 6.863      ;
; -5.405 ; SAVE_ADDR:inst|ADDR[1]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[11]                                        ; NADV         ; NOE         ; 1.000        ; 0.491      ; 6.859      ;
; -5.401 ; SAVE_ADDR:inst|ADDR[1]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[9]                                         ; NADV         ; NOE         ; 1.000        ; 0.491      ; 6.855      ;
; -5.316 ; SAVE_ADDR:inst|ADDR[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[10]                                        ; NADV         ; NOE         ; 1.000        ; 0.491      ; 6.770      ;
; -5.252 ; SAVE_ADDR:inst|ADDR[17] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg0  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.657      ;
; -5.252 ; SAVE_ADDR:inst|ADDR[17] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg1  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.657      ;
; -5.252 ; SAVE_ADDR:inst|ADDR[17] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg2  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.657      ;
; -5.252 ; SAVE_ADDR:inst|ADDR[17] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg3  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.657      ;
; -5.252 ; SAVE_ADDR:inst|ADDR[17] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg4  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.657      ;
; -5.252 ; SAVE_ADDR:inst|ADDR[17] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg5  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.657      ;
; -5.252 ; SAVE_ADDR:inst|ADDR[17] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg6  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.657      ;
; -5.252 ; SAVE_ADDR:inst|ADDR[17] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg7  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.657      ;
; -5.252 ; SAVE_ADDR:inst|ADDR[17] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg8  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.657      ;
; -5.252 ; SAVE_ADDR:inst|ADDR[17] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg9  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.657      ;
; -5.252 ; SAVE_ADDR:inst|ADDR[17] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg10 ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.657      ;
; -5.252 ; SAVE_ADDR:inst|ADDR[17] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg11 ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.657      ;
; -5.240 ; SAVE_ADDR:inst|ADDR[17] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[11]                                        ; NADV         ; NOE         ; 1.000        ; 0.491      ; 6.694      ;
; -5.236 ; SAVE_ADDR:inst|ADDR[17] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[9]                                         ; NADV         ; NOE         ; 1.000        ; 0.491      ; 6.690      ;
; -5.184 ; SAVE_ADDR:inst|ADDR[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[4]                                         ; NADV         ; NOE         ; 1.000        ; 0.491      ; 6.638      ;
; -5.152 ; SAVE_ADDR:inst|ADDR[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[5]                                         ; NADV         ; NOE         ; 1.000        ; 0.491      ; 6.606      ;
; -5.152 ; SAVE_ADDR:inst|ADDR[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[6]                                         ; NADV         ; NOE         ; 1.000        ; 0.491      ; 6.606      ;
; -5.145 ; SAVE_ADDR:inst|ADDR[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[10]                                        ; NADV         ; NOE         ; 1.000        ; 0.491      ; 6.599      ;
; -5.137 ; SAVE_ADDR:inst|ADDR[1]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[10]                                        ; NADV         ; NOE         ; 1.000        ; 0.491      ; 6.591      ;
; -5.112 ; SAVE_ADDR:inst|ADDR[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg0  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.517      ;
; -5.112 ; SAVE_ADDR:inst|ADDR[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg1  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.517      ;
; -5.112 ; SAVE_ADDR:inst|ADDR[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg2  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.517      ;
; -5.112 ; SAVE_ADDR:inst|ADDR[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg3  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.517      ;
; -5.112 ; SAVE_ADDR:inst|ADDR[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg4  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.517      ;
; -5.112 ; SAVE_ADDR:inst|ADDR[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg5  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.517      ;
; -5.112 ; SAVE_ADDR:inst|ADDR[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg6  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.517      ;
; -5.112 ; SAVE_ADDR:inst|ADDR[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg7  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.517      ;
; -5.112 ; SAVE_ADDR:inst|ADDR[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg8  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.517      ;
; -5.112 ; SAVE_ADDR:inst|ADDR[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg9  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.517      ;
; -5.112 ; SAVE_ADDR:inst|ADDR[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg10 ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.517      ;
; -5.112 ; SAVE_ADDR:inst|ADDR[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg11 ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.517      ;
; -5.100 ; SAVE_ADDR:inst|ADDR[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[11]                                        ; NADV         ; NOE         ; 1.000        ; 0.491      ; 6.554      ;
; -5.096 ; SAVE_ADDR:inst|ADDR[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[9]                                         ; NADV         ; NOE         ; 1.000        ; 0.491      ; 6.550      ;
; -5.086 ; SAVE_ADDR:inst|ADDR[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a1~portb_address_reg0  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.491      ;
; -5.086 ; SAVE_ADDR:inst|ADDR[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a1~portb_address_reg1  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.491      ;
; -5.086 ; SAVE_ADDR:inst|ADDR[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a1~portb_address_reg2  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.491      ;
; -5.086 ; SAVE_ADDR:inst|ADDR[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a1~portb_address_reg3  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.491      ;
; -5.086 ; SAVE_ADDR:inst|ADDR[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a1~portb_address_reg4  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.491      ;
; -5.086 ; SAVE_ADDR:inst|ADDR[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a1~portb_address_reg5  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.491      ;
; -5.086 ; SAVE_ADDR:inst|ADDR[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a1~portb_address_reg6  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.491      ;
; -5.086 ; SAVE_ADDR:inst|ADDR[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a1~portb_address_reg7  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.491      ;
; -5.086 ; SAVE_ADDR:inst|ADDR[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a1~portb_address_reg8  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.491      ;
; -5.086 ; SAVE_ADDR:inst|ADDR[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a1~portb_address_reg9  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.491      ;
; -5.086 ; SAVE_ADDR:inst|ADDR[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a1~portb_address_reg10 ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.491      ;
; -5.086 ; SAVE_ADDR:inst|ADDR[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a1~portb_address_reg11 ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.491      ;
; -5.071 ; SAVE_ADDR:inst|ADDR[14] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg0  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.476      ;
; -5.071 ; SAVE_ADDR:inst|ADDR[14] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg1  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.476      ;
; -5.071 ; SAVE_ADDR:inst|ADDR[14] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg2  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.476      ;
; -5.071 ; SAVE_ADDR:inst|ADDR[14] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg3  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.476      ;
; -5.071 ; SAVE_ADDR:inst|ADDR[14] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg4  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.476      ;
; -5.071 ; SAVE_ADDR:inst|ADDR[14] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg5  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.476      ;
; -5.071 ; SAVE_ADDR:inst|ADDR[14] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg6  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.476      ;
; -5.071 ; SAVE_ADDR:inst|ADDR[14] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg7  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.476      ;
; -5.071 ; SAVE_ADDR:inst|ADDR[14] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg8  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.476      ;
; -5.071 ; SAVE_ADDR:inst|ADDR[14] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg9  ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.476      ;
; -5.071 ; SAVE_ADDR:inst|ADDR[14] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg10 ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.476      ;
; -5.071 ; SAVE_ADDR:inst|ADDR[14] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg11 ; NADV         ; NOE         ; 1.000        ; 0.498      ; 6.476      ;
+--------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'NWE'                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.076 ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_datain_reg0 ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_memory_reg0 ; NWE          ; NWE         ; 1.000        ; -0.014     ; 4.969      ;
; -4.076 ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_datain_reg1 ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_memory_reg1 ; NWE          ; NWE         ; 1.000        ; -0.014     ; 4.969      ;
; -4.076 ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_datain_reg2 ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_memory_reg2 ; NWE          ; NWE         ; 1.000        ; -0.014     ; 4.969      ;
; -4.076 ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_datain_reg3 ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_memory_reg3 ; NWE          ; NWE         ; 1.000        ; -0.014     ; 4.969      ;
; -4.076 ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_datain_reg4 ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_memory_reg4 ; NWE          ; NWE         ; 1.000        ; -0.014     ; 4.969      ;
; -4.076 ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_datain_reg5 ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_memory_reg5 ; NWE          ; NWE         ; 1.000        ; -0.014     ; 4.969      ;
; -4.076 ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_datain_reg6 ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_memory_reg6 ; NWE          ; NWE         ; 1.000        ; -0.014     ; 4.969      ;
; -4.076 ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_datain_reg7 ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_memory_reg7 ; NWE          ; NWE         ; 1.000        ; -0.014     ; 4.969      ;
; -2.942 ; SAVE_ADDR:inst|ADDR[9]                                                                                          ; BUFF:inst6|DATA_OUT[10]                                                                                         ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.653      ;
; -2.942 ; SAVE_ADDR:inst|ADDR[9]                                                                                          ; BUFF:inst6|DATA_OUT[11]                                                                                         ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.653      ;
; -2.942 ; SAVE_ADDR:inst|ADDR[9]                                                                                          ; BUFF:inst6|DATA_OUT[12]                                                                                         ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.653      ;
; -2.942 ; SAVE_ADDR:inst|ADDR[9]                                                                                          ; BUFF:inst6|DATA_OUT[13]                                                                                         ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.653      ;
; -2.922 ; SAVE_ADDR:inst|ADDR[9]                                                                                          ; BUFF:inst6|DATA_OUT[8]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.633      ;
; -2.922 ; SAVE_ADDR:inst|ADDR[9]                                                                                          ; BUFF:inst6|DATA_OUT[9]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.633      ;
; -2.922 ; SAVE_ADDR:inst|ADDR[9]                                                                                          ; BUFF:inst6|DATA_OUT[7]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.633      ;
; -2.922 ; SAVE_ADDR:inst|ADDR[9]                                                                                          ; BUFF:inst6|DATA_OUT[6]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.633      ;
; -2.922 ; SAVE_ADDR:inst|ADDR[9]                                                                                          ; BUFF:inst6|DATA_OUT[5]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.633      ;
; -2.922 ; SAVE_ADDR:inst|ADDR[9]                                                                                          ; BUFF:inst6|DATA_OUT[4]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.633      ;
; -2.922 ; SAVE_ADDR:inst|ADDR[9]                                                                                          ; BUFF:inst6|DATA_OUT[3]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.633      ;
; -2.922 ; SAVE_ADDR:inst|ADDR[9]                                                                                          ; BUFF:inst6|DATA_OUT[2]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.633      ;
; -2.922 ; SAVE_ADDR:inst|ADDR[9]                                                                                          ; BUFF:inst6|DATA_OUT[1]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.633      ;
; -2.922 ; SAVE_ADDR:inst|ADDR[9]                                                                                          ; BUFF:inst6|DATA_OUT[0]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.633      ;
; -2.918 ; SAVE_ADDR:inst|ADDR[9]                                                                                          ; BUFF:inst6|DATA_OUT[15]                                                                                         ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.629      ;
; -2.910 ; SAVE_ADDR:inst|ADDR[9]                                                                                          ; BUFF:inst5|DATA_OUT[5]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.621      ;
; -2.910 ; SAVE_ADDR:inst|ADDR[9]                                                                                          ; BUFF:inst5|DATA_OUT[0]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.621      ;
; -2.904 ; SAVE_ADDR:inst|ADDR[9]                                                                                          ; BUFF:inst5|DATA_OUT[15]                                                                                         ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.615      ;
; -2.904 ; SAVE_ADDR:inst|ADDR[9]                                                                                          ; BUFF:inst5|DATA_OUT[14]                                                                                         ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.615      ;
; -2.904 ; SAVE_ADDR:inst|ADDR[9]                                                                                          ; BUFF:inst5|DATA_OUT[13]                                                                                         ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.615      ;
; -2.904 ; SAVE_ADDR:inst|ADDR[9]                                                                                          ; BUFF:inst5|DATA_OUT[12]                                                                                         ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.615      ;
; -2.904 ; SAVE_ADDR:inst|ADDR[9]                                                                                          ; BUFF:inst5|DATA_OUT[11]                                                                                         ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.615      ;
; -2.904 ; SAVE_ADDR:inst|ADDR[9]                                                                                          ; BUFF:inst5|DATA_OUT[10]                                                                                         ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.615      ;
; -2.904 ; SAVE_ADDR:inst|ADDR[9]                                                                                          ; BUFF:inst5|DATA_OUT[9]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.615      ;
; -2.904 ; SAVE_ADDR:inst|ADDR[9]                                                                                          ; BUFF:inst5|DATA_OUT[8]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.615      ;
; -2.904 ; SAVE_ADDR:inst|ADDR[9]                                                                                          ; BUFF:inst5|DATA_OUT[7]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.615      ;
; -2.904 ; SAVE_ADDR:inst|ADDR[9]                                                                                          ; BUFF:inst5|DATA_OUT[6]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.615      ;
; -2.901 ; SAVE_ADDR:inst|ADDR[9]                                                                                          ; BUFF:inst5|DATA_OUT[4]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.612      ;
; -2.901 ; SAVE_ADDR:inst|ADDR[9]                                                                                          ; BUFF:inst5|DATA_OUT[3]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.612      ;
; -2.901 ; SAVE_ADDR:inst|ADDR[9]                                                                                          ; BUFF:inst5|DATA_OUT[2]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.612      ;
; -2.901 ; SAVE_ADDR:inst|ADDR[9]                                                                                          ; BUFF:inst5|DATA_OUT[1]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.612      ;
; -2.772 ; SAVE_ADDR:inst|ADDR[9]                                                                                          ; BUFF:inst6|DATA_OUT[14]                                                                                         ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.483      ;
; -2.771 ; SAVE_ADDR:inst|ADDR[7]                                                                                          ; BUFF:inst6|DATA_OUT[10]                                                                                         ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.482      ;
; -2.771 ; SAVE_ADDR:inst|ADDR[7]                                                                                          ; BUFF:inst6|DATA_OUT[11]                                                                                         ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.482      ;
; -2.771 ; SAVE_ADDR:inst|ADDR[7]                                                                                          ; BUFF:inst6|DATA_OUT[12]                                                                                         ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.482      ;
; -2.771 ; SAVE_ADDR:inst|ADDR[7]                                                                                          ; BUFF:inst6|DATA_OUT[13]                                                                                         ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.482      ;
; -2.763 ; SAVE_ADDR:inst|ADDR[1]                                                                                          ; BUFF:inst6|DATA_OUT[10]                                                                                         ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.474      ;
; -2.763 ; SAVE_ADDR:inst|ADDR[1]                                                                                          ; BUFF:inst6|DATA_OUT[11]                                                                                         ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.474      ;
; -2.763 ; SAVE_ADDR:inst|ADDR[1]                                                                                          ; BUFF:inst6|DATA_OUT[12]                                                                                         ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.474      ;
; -2.763 ; SAVE_ADDR:inst|ADDR[1]                                                                                          ; BUFF:inst6|DATA_OUT[13]                                                                                         ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.474      ;
; -2.751 ; SAVE_ADDR:inst|ADDR[7]                                                                                          ; BUFF:inst6|DATA_OUT[8]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.462      ;
; -2.751 ; SAVE_ADDR:inst|ADDR[7]                                                                                          ; BUFF:inst6|DATA_OUT[9]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.462      ;
; -2.751 ; SAVE_ADDR:inst|ADDR[7]                                                                                          ; BUFF:inst6|DATA_OUT[7]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.462      ;
; -2.751 ; SAVE_ADDR:inst|ADDR[7]                                                                                          ; BUFF:inst6|DATA_OUT[6]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.462      ;
; -2.751 ; SAVE_ADDR:inst|ADDR[7]                                                                                          ; BUFF:inst6|DATA_OUT[5]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.462      ;
; -2.751 ; SAVE_ADDR:inst|ADDR[7]                                                                                          ; BUFF:inst6|DATA_OUT[4]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.462      ;
; -2.751 ; SAVE_ADDR:inst|ADDR[7]                                                                                          ; BUFF:inst6|DATA_OUT[3]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.462      ;
; -2.751 ; SAVE_ADDR:inst|ADDR[7]                                                                                          ; BUFF:inst6|DATA_OUT[2]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.462      ;
; -2.751 ; SAVE_ADDR:inst|ADDR[7]                                                                                          ; BUFF:inst6|DATA_OUT[1]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.462      ;
; -2.751 ; SAVE_ADDR:inst|ADDR[7]                                                                                          ; BUFF:inst6|DATA_OUT[0]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.462      ;
; -2.747 ; SAVE_ADDR:inst|ADDR[7]                                                                                          ; BUFF:inst6|DATA_OUT[15]                                                                                         ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.458      ;
; -2.743 ; SAVE_ADDR:inst|ADDR[1]                                                                                          ; BUFF:inst6|DATA_OUT[8]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.454      ;
; -2.743 ; SAVE_ADDR:inst|ADDR[1]                                                                                          ; BUFF:inst6|DATA_OUT[9]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.454      ;
; -2.743 ; SAVE_ADDR:inst|ADDR[1]                                                                                          ; BUFF:inst6|DATA_OUT[7]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.454      ;
; -2.743 ; SAVE_ADDR:inst|ADDR[1]                                                                                          ; BUFF:inst6|DATA_OUT[6]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.454      ;
; -2.743 ; SAVE_ADDR:inst|ADDR[1]                                                                                          ; BUFF:inst6|DATA_OUT[5]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.454      ;
; -2.743 ; SAVE_ADDR:inst|ADDR[1]                                                                                          ; BUFF:inst6|DATA_OUT[4]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.454      ;
; -2.743 ; SAVE_ADDR:inst|ADDR[1]                                                                                          ; BUFF:inst6|DATA_OUT[3]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.454      ;
; -2.743 ; SAVE_ADDR:inst|ADDR[1]                                                                                          ; BUFF:inst6|DATA_OUT[2]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.454      ;
; -2.743 ; SAVE_ADDR:inst|ADDR[1]                                                                                          ; BUFF:inst6|DATA_OUT[1]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.454      ;
; -2.743 ; SAVE_ADDR:inst|ADDR[1]                                                                                          ; BUFF:inst6|DATA_OUT[0]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.454      ;
; -2.739 ; SAVE_ADDR:inst|ADDR[1]                                                                                          ; BUFF:inst6|DATA_OUT[15]                                                                                         ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.450      ;
; -2.739 ; SAVE_ADDR:inst|ADDR[7]                                                                                          ; BUFF:inst5|DATA_OUT[5]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.450      ;
; -2.739 ; SAVE_ADDR:inst|ADDR[7]                                                                                          ; BUFF:inst5|DATA_OUT[0]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.450      ;
; -2.733 ; SAVE_ADDR:inst|ADDR[7]                                                                                          ; BUFF:inst5|DATA_OUT[15]                                                                                         ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.444      ;
; -2.733 ; SAVE_ADDR:inst|ADDR[7]                                                                                          ; BUFF:inst5|DATA_OUT[14]                                                                                         ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.444      ;
; -2.733 ; SAVE_ADDR:inst|ADDR[7]                                                                                          ; BUFF:inst5|DATA_OUT[13]                                                                                         ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.444      ;
; -2.733 ; SAVE_ADDR:inst|ADDR[7]                                                                                          ; BUFF:inst5|DATA_OUT[12]                                                                                         ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.444      ;
; -2.733 ; SAVE_ADDR:inst|ADDR[7]                                                                                          ; BUFF:inst5|DATA_OUT[11]                                                                                         ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.444      ;
; -2.733 ; SAVE_ADDR:inst|ADDR[7]                                                                                          ; BUFF:inst5|DATA_OUT[10]                                                                                         ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.444      ;
; -2.733 ; SAVE_ADDR:inst|ADDR[7]                                                                                          ; BUFF:inst5|DATA_OUT[9]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.444      ;
; -2.733 ; SAVE_ADDR:inst|ADDR[7]                                                                                          ; BUFF:inst5|DATA_OUT[8]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.444      ;
; -2.733 ; SAVE_ADDR:inst|ADDR[7]                                                                                          ; BUFF:inst5|DATA_OUT[7]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.444      ;
; -2.733 ; SAVE_ADDR:inst|ADDR[7]                                                                                          ; BUFF:inst5|DATA_OUT[6]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.444      ;
; -2.731 ; SAVE_ADDR:inst|ADDR[1]                                                                                          ; BUFF:inst5|DATA_OUT[5]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.442      ;
; -2.731 ; SAVE_ADDR:inst|ADDR[1]                                                                                          ; BUFF:inst5|DATA_OUT[0]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.442      ;
; -2.730 ; SAVE_ADDR:inst|ADDR[7]                                                                                          ; BUFF:inst5|DATA_OUT[4]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.441      ;
; -2.730 ; SAVE_ADDR:inst|ADDR[7]                                                                                          ; BUFF:inst5|DATA_OUT[3]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.441      ;
; -2.730 ; SAVE_ADDR:inst|ADDR[7]                                                                                          ; BUFF:inst5|DATA_OUT[2]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.441      ;
; -2.730 ; SAVE_ADDR:inst|ADDR[7]                                                                                          ; BUFF:inst5|DATA_OUT[1]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.441      ;
; -2.725 ; SAVE_ADDR:inst|ADDR[1]                                                                                          ; BUFF:inst5|DATA_OUT[15]                                                                                         ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.436      ;
; -2.725 ; SAVE_ADDR:inst|ADDR[1]                                                                                          ; BUFF:inst5|DATA_OUT[14]                                                                                         ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.436      ;
; -2.725 ; SAVE_ADDR:inst|ADDR[1]                                                                                          ; BUFF:inst5|DATA_OUT[13]                                                                                         ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.436      ;
; -2.725 ; SAVE_ADDR:inst|ADDR[1]                                                                                          ; BUFF:inst5|DATA_OUT[12]                                                                                         ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.436      ;
; -2.725 ; SAVE_ADDR:inst|ADDR[1]                                                                                          ; BUFF:inst5|DATA_OUT[11]                                                                                         ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.436      ;
; -2.725 ; SAVE_ADDR:inst|ADDR[1]                                                                                          ; BUFF:inst5|DATA_OUT[10]                                                                                         ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.436      ;
; -2.725 ; SAVE_ADDR:inst|ADDR[1]                                                                                          ; BUFF:inst5|DATA_OUT[9]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.436      ;
; -2.725 ; SAVE_ADDR:inst|ADDR[1]                                                                                          ; BUFF:inst5|DATA_OUT[8]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.436      ;
; -2.725 ; SAVE_ADDR:inst|ADDR[1]                                                                                          ; BUFF:inst5|DATA_OUT[7]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.436      ;
; -2.725 ; SAVE_ADDR:inst|ADDR[1]                                                                                          ; BUFF:inst5|DATA_OUT[6]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.436      ;
; -2.722 ; SAVE_ADDR:inst|ADDR[1]                                                                                          ; BUFF:inst5|DATA_OUT[4]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.433      ;
; -2.722 ; SAVE_ADDR:inst|ADDR[1]                                                                                          ; BUFF:inst5|DATA_OUT[3]                                                                                          ; NADV         ; NWE         ; 1.000        ; 1.748      ; 5.433      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'inst10|altpll_component|pll|clk[0]'                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                  ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -3.878 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_fefifo_uhc:read_state|b_non_empty ; ADC_FIFO:inst4|wr_enable ; NOE                                ; inst10|altpll_component|pll|clk[0] ; 1.000        ; -3.201     ; 1.640      ;
; -3.505 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_fefifo_uhc:read_state|b_non_empty ; ADC_FIFO:inst4|rd_enable ; NOE                                ; inst10|altpll_component|pll|clk[0] ; 1.000        ; -3.201     ; 1.267      ;
; 11.035 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_fefifo_7ec:write_state|b_full     ; ADC_FIFO:inst4|wr_enable ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[0] ; 10.000       ; 4.130      ; 3.058      ;
; 11.429 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_fefifo_7ec:write_state|b_full     ; ADC_FIFO:inst4|rd_enable ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[0] ; 10.000       ; 4.130      ; 2.664      ;
; 18.040 ; ADC_FIFO:inst4|wr_enable                                                                               ; ADC_FIFO:inst4|wr_enable ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 1.923      ;
; 18.451 ; ADC_FIFO:inst4|wr_enable                                                                               ; ADC_FIFO:inst4|rd_enable ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 1.512      ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'NWE'                                                                                                                                                                                                                         ;
+--------+-------------------------+------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                                                                                                          ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; -7.326 ; SAVE_ADDR:inst|ADDR[0]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 9.077      ; 2.030      ;
; -6.826 ; SAVE_ADDR:inst|ADDR[0]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_address_reg0 ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 9.077      ; 2.030      ;
; -5.929 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[14]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 9.057      ; 3.367      ;
; -5.799 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[4]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 9.057      ; 3.497      ;
; -5.799 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[3]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 9.057      ; 3.497      ;
; -5.799 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[2]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 9.057      ; 3.497      ;
; -5.799 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[1]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 9.057      ; 3.497      ;
; -5.796 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[15]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 9.057      ; 3.500      ;
; -5.796 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[14]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 9.057      ; 3.500      ;
; -5.796 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[13]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 9.057      ; 3.500      ;
; -5.796 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[12]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 9.057      ; 3.500      ;
; -5.796 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[11]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 9.057      ; 3.500      ;
; -5.796 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[10]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 9.057      ; 3.500      ;
; -5.796 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[9]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 9.057      ; 3.500      ;
; -5.796 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[8]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 9.057      ; 3.500      ;
; -5.796 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[7]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 9.057      ; 3.500      ;
; -5.796 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[6]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 9.057      ; 3.500      ;
; -5.790 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[5]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 9.057      ; 3.506      ;
; -5.790 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[0]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 9.057      ; 3.506      ;
; -5.783 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[15]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 9.057      ; 3.513      ;
; -5.779 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[8]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 9.057      ; 3.517      ;
; -5.779 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[9]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 9.057      ; 3.517      ;
; -5.779 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[7]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 9.057      ; 3.517      ;
; -5.779 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[6]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 9.057      ; 3.517      ;
; -5.779 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[5]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 9.057      ; 3.517      ;
; -5.779 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[4]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 9.057      ; 3.517      ;
; -5.779 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[3]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 9.057      ; 3.517      ;
; -5.779 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[2]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 9.057      ; 3.517      ;
; -5.779 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[1]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 9.057      ; 3.517      ;
; -5.779 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[0]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 9.057      ; 3.517      ;
; -5.759 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[10]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 9.057      ; 3.537      ;
; -5.759 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[11]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 9.057      ; 3.537      ;
; -5.759 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[12]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 9.057      ; 3.537      ;
; -5.759 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[13]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; 0.000        ; 9.057      ; 3.537      ;
; -5.429 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[14]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 9.057      ; 3.367      ;
; -5.299 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[4]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 9.057      ; 3.497      ;
; -5.299 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[3]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 9.057      ; 3.497      ;
; -5.299 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[2]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 9.057      ; 3.497      ;
; -5.299 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[1]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 9.057      ; 3.497      ;
; -5.296 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[15]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 9.057      ; 3.500      ;
; -5.296 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[14]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 9.057      ; 3.500      ;
; -5.296 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[13]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 9.057      ; 3.500      ;
; -5.296 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[12]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 9.057      ; 3.500      ;
; -5.296 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[11]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 9.057      ; 3.500      ;
; -5.296 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[10]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 9.057      ; 3.500      ;
; -5.296 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[9]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 9.057      ; 3.500      ;
; -5.296 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[8]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 9.057      ; 3.500      ;
; -5.296 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[7]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 9.057      ; 3.500      ;
; -5.296 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[6]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 9.057      ; 3.500      ;
; -5.290 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[5]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 9.057      ; 3.506      ;
; -5.290 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst5|DATA_OUT[0]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 9.057      ; 3.506      ;
; -5.283 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[15]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 9.057      ; 3.513      ;
; -5.279 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[8]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 9.057      ; 3.517      ;
; -5.279 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[9]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 9.057      ; 3.517      ;
; -5.279 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[7]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 9.057      ; 3.517      ;
; -5.279 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[6]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 9.057      ; 3.517      ;
; -5.279 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[5]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 9.057      ; 3.517      ;
; -5.279 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[4]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 9.057      ; 3.517      ;
; -5.279 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[3]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 9.057      ; 3.517      ;
; -5.279 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[2]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 9.057      ; 3.517      ;
; -5.279 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[1]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 9.057      ; 3.517      ;
; -5.279 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[0]                                                                                           ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 9.057      ; 3.517      ;
; -5.259 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[10]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 9.057      ; 3.537      ;
; -5.259 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[11]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 9.057      ; 3.537      ;
; -5.259 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[12]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 9.057      ; 3.537      ;
; -5.259 ; SAVE_ADDR:inst|ADDR[0]  ; BUFF:inst6|DATA_OUT[13]                                                                                          ; SAVE_ADDR:inst|ADDR[0] ; NWE         ; -0.500       ; 9.057      ; 3.537      ;
; 0.209  ; SAVE_ADDR:inst|ADDR[7]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_address_reg7 ; NADV                   ; NWE         ; 0.000        ; 1.768      ; 2.032      ;
; 0.237  ; SAVE_ADDR:inst|ADDR[6]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_address_reg6 ; NADV                   ; NWE         ; 0.000        ; 1.768      ; 2.060      ;
; 0.259  ; SAVE_ADDR:inst|ADDR[5]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_address_reg5 ; NADV                   ; NWE         ; 0.000        ; 1.768      ; 2.082      ;
; 0.261  ; SAVE_ADDR:inst|ADDR[4]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_address_reg4 ; NADV                   ; NWE         ; 0.000        ; 1.768      ; 2.084      ;
; 0.268  ; SAVE_ADDR:inst|ADDR[2]  ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_address_reg2 ; NADV                   ; NWE         ; 0.000        ; 1.768      ; 2.091      ;
; 0.661  ; SAVE_ADDR:inst|ADDR[18] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_we_reg       ; NADV                   ; NWE         ; 0.000        ; 1.768      ; 2.484      ;
; 0.845  ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst6|DATA_OUT[14]                                                                                          ; NADV                   ; NWE         ; 0.000        ; 1.748      ; 2.608      ;
; 0.934  ; SAVE_ADDR:inst|ADDR[17] ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_we_reg       ; NADV                   ; NWE         ; 0.000        ; 1.768      ; 2.757      ;
; 0.975  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst5|DATA_OUT[4]                                                                                           ; NADV                   ; NWE         ; 0.000        ; 1.748      ; 2.738      ;
; 0.975  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst5|DATA_OUT[3]                                                                                           ; NADV                   ; NWE         ; 0.000        ; 1.748      ; 2.738      ;
; 0.975  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst5|DATA_OUT[2]                                                                                           ; NADV                   ; NWE         ; 0.000        ; 1.748      ; 2.738      ;
; 0.975  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst5|DATA_OUT[1]                                                                                           ; NADV                   ; NWE         ; 0.000        ; 1.748      ; 2.738      ;
; 0.978  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst5|DATA_OUT[15]                                                                                          ; NADV                   ; NWE         ; 0.000        ; 1.748      ; 2.741      ;
; 0.978  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst5|DATA_OUT[14]                                                                                          ; NADV                   ; NWE         ; 0.000        ; 1.748      ; 2.741      ;
; 0.978  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst5|DATA_OUT[13]                                                                                          ; NADV                   ; NWE         ; 0.000        ; 1.748      ; 2.741      ;
; 0.978  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst5|DATA_OUT[12]                                                                                          ; NADV                   ; NWE         ; 0.000        ; 1.748      ; 2.741      ;
; 0.978  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst5|DATA_OUT[11]                                                                                          ; NADV                   ; NWE         ; 0.000        ; 1.748      ; 2.741      ;
; 0.978  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst5|DATA_OUT[10]                                                                                          ; NADV                   ; NWE         ; 0.000        ; 1.748      ; 2.741      ;
; 0.978  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst5|DATA_OUT[9]                                                                                           ; NADV                   ; NWE         ; 0.000        ; 1.748      ; 2.741      ;
; 0.978  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst5|DATA_OUT[8]                                                                                           ; NADV                   ; NWE         ; 0.000        ; 1.748      ; 2.741      ;
; 0.978  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst5|DATA_OUT[7]                                                                                           ; NADV                   ; NWE         ; 0.000        ; 1.748      ; 2.741      ;
; 0.978  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst5|DATA_OUT[6]                                                                                           ; NADV                   ; NWE         ; 0.000        ; 1.748      ; 2.741      ;
; 0.984  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst5|DATA_OUT[5]                                                                                           ; NADV                   ; NWE         ; 0.000        ; 1.748      ; 2.747      ;
; 0.984  ; SAVE_ADDR:inst|ADDR[10] ; BUFF:inst5|DATA_OUT[0]                                                                                           ; NADV                   ; NWE         ; 0.000        ; 1.748      ; 2.747      ;
; 0.991  ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst6|DATA_OUT[15]                                                                                          ; NADV                   ; NWE         ; 0.000        ; 1.748      ; 2.754      ;
; 0.995  ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst6|DATA_OUT[8]                                                                                           ; NADV                   ; NWE         ; 0.000        ; 1.748      ; 2.758      ;
; 0.995  ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst6|DATA_OUT[9]                                                                                           ; NADV                   ; NWE         ; 0.000        ; 1.748      ; 2.758      ;
; 0.995  ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst6|DATA_OUT[7]                                                                                           ; NADV                   ; NWE         ; 0.000        ; 1.748      ; 2.758      ;
; 0.995  ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst6|DATA_OUT[6]                                                                                           ; NADV                   ; NWE         ; 0.000        ; 1.748      ; 2.758      ;
; 0.995  ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst6|DATA_OUT[5]                                                                                           ; NADV                   ; NWE         ; 0.000        ; 1.748      ; 2.758      ;
; 0.995  ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst6|DATA_OUT[4]                                                                                           ; NADV                   ; NWE         ; 0.000        ; 1.748      ; 2.758      ;
; 0.995  ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst6|DATA_OUT[3]                                                                                           ; NADV                   ; NWE         ; 0.000        ; 1.748      ; 2.758      ;
; 0.995  ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst6|DATA_OUT[2]                                                                                           ; NADV                   ; NWE         ; 0.000        ; 1.748      ; 2.758      ;
; 0.995  ; SAVE_ADDR:inst|ADDR[11] ; BUFF:inst6|DATA_OUT[1]                                                                                           ; NADV                   ; NWE         ; 0.000        ; 1.748      ; 2.758      ;
+--------+-------------------------+------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'NOE'                                                                                                                                                                                                                                                         ;
+--------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                                                                                                                           ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+
; -6.337 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_fefifo_uhc:read_state|llreq                                                  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.791      ; 1.693      ;
; -5.837 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_fefifo_uhc:read_state|llreq                                                  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 7.791      ; 1.693      ;
; -5.452 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_fefifo_uhc:read_state|b_non_empty                                            ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.791      ; 2.578      ;
; -5.451 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_fefifo_uhc:read_state|b_one                                                  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.791      ; 2.579      ;
; -4.952 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_fefifo_uhc:read_state|b_non_empty                                            ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 7.791      ; 2.578      ;
; -4.951 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_fefifo_uhc:read_state|b_one                                                  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 7.791      ; 2.579      ;
; -4.858 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|cntr_mua:rdptr_b|safe_q[11]                                                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.791      ; 3.172      ;
; -4.585 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|cntr_mua:rdptr_b|safe_q[7]                                                     ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.791      ; 3.445      ;
; -4.584 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|cntr_mua:rdptr_b|safe_q[8]                                                     ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.791      ; 3.446      ;
; -4.537 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|cntr_mua:rdptr_b|safe_q[4]                                                     ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.791      ; 3.493      ;
; -4.535 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|cntr_mua:rdptr_b|safe_q[3]                                                     ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.791      ; 3.495      ;
; -4.535 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|cntr_mua:rdptr_b|safe_q[5]                                                     ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.791      ; 3.495      ;
; -4.534 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|cntr_mua:rdptr_b|safe_q[2]                                                     ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.791      ; 3.496      ;
; -4.532 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|cntr_mua:rdptr_b|safe_q[1]                                                     ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.791      ; 3.498      ;
; -4.437 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|cntr_mua:rdptr_b|safe_q[6]                                                     ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.791      ; 3.593      ;
; -4.434 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|cntr_mua:rdptr_b|safe_q[9]                                                     ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.791      ; 3.596      ;
; -4.432 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|cntr_mua:rdptr_b|safe_q[10]                                                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.791      ; 3.598      ;
; -4.358 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|cntr_mua:rdptr_b|safe_q[11]                                                    ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 7.791      ; 3.172      ;
; -4.340 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[0]                                         ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.800      ; 3.699      ;
; -4.340 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|parity3                                              ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.800      ; 3.699      ;
; -4.340 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|sub_parity4a0                                        ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.800      ; 3.699      ;
; -4.340 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|sub_parity4a1                                        ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.800      ; 3.699      ;
; -4.340 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|sub_parity4a2                                        ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.800      ; 3.699      ;
; -4.281 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[3]                                         ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.800      ; 3.758      ;
; -4.234 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|cntr_mua:rdptr_b|safe_q[0]                                                     ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.791      ; 3.796      ;
; -4.210 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[2]                                         ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.800      ; 3.829      ;
; -4.175 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[8]                                         ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.800      ; 3.864      ;
; -4.085 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|cntr_mua:rdptr_b|safe_q[7]                                                     ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 7.791      ; 3.445      ;
; -4.084 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|cntr_mua:rdptr_b|safe_q[8]                                                     ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 7.791      ; 3.446      ;
; -4.075 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[1]                                         ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.800      ; 3.964      ;
; -4.037 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|cntr_mua:rdptr_b|safe_q[4]                                                     ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 7.791      ; 3.493      ;
; -4.035 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|cntr_mua:rdptr_b|safe_q[3]                                                     ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 7.791      ; 3.495      ;
; -4.035 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|cntr_mua:rdptr_b|safe_q[5]                                                     ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 7.791      ; 3.495      ;
; -4.034 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|cntr_mua:rdptr_b|safe_q[2]                                                     ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 7.791      ; 3.496      ;
; -4.032 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|cntr_mua:rdptr_b|safe_q[1]                                                     ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; -0.500       ; 7.791      ; 3.498      ;
; -3.975 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a4~portb_address_reg0  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.837      ; 4.141      ;
; -3.975 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a4~portb_address_reg1  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.837      ; 4.141      ;
; -3.975 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a4~portb_address_reg2  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.837      ; 4.141      ;
; -3.975 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a4~portb_address_reg3  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.837      ; 4.141      ;
; -3.975 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a4~portb_address_reg4  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.837      ; 4.141      ;
; -3.975 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a4~portb_address_reg5  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.837      ; 4.141      ;
; -3.975 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a4~portb_address_reg6  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.837      ; 4.141      ;
; -3.975 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a4~portb_address_reg7  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.837      ; 4.141      ;
; -3.975 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a4~portb_address_reg8  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.837      ; 4.141      ;
; -3.975 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a4~portb_address_reg9  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.837      ; 4.141      ;
; -3.975 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a4~portb_address_reg10 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.837      ; 4.141      ;
; -3.975 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a4~portb_address_reg11 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.837      ; 4.141      ;
; -3.971 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a6~portb_address_reg0  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.807      ; 4.115      ;
; -3.971 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a6~portb_address_reg1  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.807      ; 4.115      ;
; -3.971 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a6~portb_address_reg2  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.807      ; 4.115      ;
; -3.971 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a6~portb_address_reg3  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.807      ; 4.115      ;
; -3.971 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a6~portb_address_reg4  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.807      ; 4.115      ;
; -3.971 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a6~portb_address_reg5  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.807      ; 4.115      ;
; -3.971 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a6~portb_address_reg6  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.807      ; 4.115      ;
; -3.971 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a6~portb_address_reg7  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.807      ; 4.115      ;
; -3.971 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a6~portb_address_reg8  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.807      ; 4.115      ;
; -3.971 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a6~portb_address_reg9  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.807      ; 4.115      ;
; -3.971 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a6~portb_address_reg10 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.807      ; 4.115      ;
; -3.971 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a6~portb_address_reg11 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.807      ; 4.115      ;
; -3.967 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a0~portb_address_reg0  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.807      ; 4.119      ;
; -3.967 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a0~portb_address_reg1  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.807      ; 4.119      ;
; -3.967 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a0~portb_address_reg2  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.807      ; 4.119      ;
; -3.967 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a0~portb_address_reg3  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.807      ; 4.119      ;
; -3.967 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a0~portb_address_reg4  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.807      ; 4.119      ;
; -3.967 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a0~portb_address_reg5  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.807      ; 4.119      ;
; -3.967 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a0~portb_address_reg6  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.807      ; 4.119      ;
; -3.967 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a0~portb_address_reg7  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.807      ; 4.119      ;
; -3.967 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a0~portb_address_reg8  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.807      ; 4.119      ;
; -3.967 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a0~portb_address_reg9  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.807      ; 4.119      ;
; -3.967 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a0~portb_address_reg10 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.807      ; 4.119      ;
; -3.967 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a0~portb_address_reg11 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.807      ; 4.119      ;
; -3.964 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a3~portb_address_reg0  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.807      ; 4.122      ;
; -3.964 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a3~portb_address_reg1  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.807      ; 4.122      ;
; -3.964 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a3~portb_address_reg2  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.807      ; 4.122      ;
; -3.964 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a3~portb_address_reg3  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.807      ; 4.122      ;
; -3.964 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a3~portb_address_reg4  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.807      ; 4.122      ;
; -3.964 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a3~portb_address_reg5  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.807      ; 4.122      ;
; -3.964 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a3~portb_address_reg6  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.807      ; 4.122      ;
; -3.964 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a3~portb_address_reg7  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.807      ; 4.122      ;
; -3.964 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a3~portb_address_reg8  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.807      ; 4.122      ;
; -3.964 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a3~portb_address_reg9  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.807      ; 4.122      ;
; -3.964 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a3~portb_address_reg10 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.807      ; 4.122      ;
; -3.964 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a3~portb_address_reg11 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.807      ; 4.122      ;
; -3.954 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a2~portb_address_reg0  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.837      ; 4.162      ;
; -3.954 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a2~portb_address_reg1  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.837      ; 4.162      ;
; -3.954 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a2~portb_address_reg2  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.837      ; 4.162      ;
; -3.954 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a2~portb_address_reg3  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.837      ; 4.162      ;
; -3.954 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a2~portb_address_reg4  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.837      ; 4.162      ;
; -3.954 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a2~portb_address_reg5  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.837      ; 4.162      ;
; -3.954 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a2~portb_address_reg6  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.837      ; 4.162      ;
; -3.954 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a2~portb_address_reg7  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.837      ; 4.162      ;
; -3.954 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a2~portb_address_reg8  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.837      ; 4.162      ;
; -3.954 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a2~portb_address_reg9  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.837      ; 4.162      ;
; -3.954 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a2~portb_address_reg10 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.837      ; 4.162      ;
; -3.954 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a2~portb_address_reg11 ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.837      ; 4.162      ;
; -3.950 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a5~portb_address_reg0  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.807      ; 4.136      ;
; -3.950 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a5~portb_address_reg1  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.807      ; 4.136      ;
; -3.950 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a5~portb_address_reg2  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.807      ; 4.136      ;
; -3.950 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a5~portb_address_reg3  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.807      ; 4.136      ;
; -3.950 ; SAVE_ADDR:inst|ADDR[0] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a5~portb_address_reg4  ; SAVE_ADDR:inst|ADDR[0] ; NOE         ; 0.000        ; 7.807      ; 4.136      ;
+--------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'inst10|altpll_component|pll|clk[0]'                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                  ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -1.481 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_fefifo_7ec:write_state|b_full     ; ADC_FIFO:inst4|rd_enable ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[0] ; 0.000        ; 4.130      ; 2.664      ;
; -1.087 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_fefifo_7ec:write_state|b_full     ; ADC_FIFO:inst4|wr_enable ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[0] ; 0.000        ; 4.130      ; 3.058      ;
; 1.497  ; ADC_FIFO:inst4|wr_enable                                                                               ; ADC_FIFO:inst4|rd_enable ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.512      ;
; 1.908  ; ADC_FIFO:inst4|wr_enable                                                                               ; ADC_FIFO:inst4|wr_enable ; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.923      ;
; 4.453  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_fefifo_uhc:read_state|b_non_empty ; ADC_FIFO:inst4|rd_enable ; NOE                                ; inst10|altpll_component|pll|clk[0] ; 0.000        ; -3.201     ; 1.267      ;
; 4.826  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_fefifo_uhc:read_state|b_non_empty ; ADC_FIFO:inst4|wr_enable ; NOE                                ; inst10|altpll_component|pll|clk[0] ; 0.000        ; -3.201     ; 1.640      ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'inst10|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                          ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.861 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe12a[4]            ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.876      ;
; 0.861 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[2]            ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.876      ;
; 0.862 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe12a[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe13a[2]            ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.877      ;
; 0.862 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[1]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe12a[1]            ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.877      ;
; 0.865 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[0]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe12a[0]            ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.880      ;
; 0.867 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe12a[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe13a[8]            ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.882      ;
; 0.867 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe12a[0]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe13a[0]            ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.882      ;
; 0.867 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[8]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe12a[8]            ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.882      ;
; 0.868 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe12a[9]            ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.883      ;
; 0.869 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe12a[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe13a[10]           ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.884      ;
; 0.870 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe12a[6]            ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.885      ;
; 0.870 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe12a[5]            ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.885      ;
; 0.872 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe12a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe13a[5]            ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.887      ;
; 0.880 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[10]                             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|write_delay_cycle[10]                                                         ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.895      ;
; 0.886 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe12a[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe13a[3]            ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.901      ;
; 1.031 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|cntr_mua:wrptr_b|safe_q[11]                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|cntr_mua:wrptr_b|safe_q[11]                                                   ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.046      ;
; 1.032 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[3]            ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.047      ;
; 1.034 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe12a[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe13a[6]            ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.049      ;
; 1.039 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[11] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe12a[11]           ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.054      ;
; 1.040 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe12a[7]            ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.055      ;
; 1.040 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[1]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[1]            ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.055      ;
; 1.044 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe12a[9]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe13a[9]            ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.059      ;
; 1.046 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dffpipe_qe9:dffpipe_ws_nbrp|dffe8a[11]                              ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dffpipe_qe9:dffpipe_wr_dbuw|dffe8a[11]                                        ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.061      ;
; 1.046 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe12a[10]           ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.061      ;
; 1.047 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[11]                             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|write_delay_cycle[11]                                                         ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.062      ;
; 1.055 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|sub_parity4a0                             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|parity3                                             ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.070      ;
; 1.055 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe13a[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dffpipe_qe9:dffpipe_ws_nbrp|dffe8a[3]                                         ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.070      ;
; 1.057 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe13a[3]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dffpipe_qe9:dffpipe_ws_nbrp|dffe8a[2]                                         ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.072      ;
; 1.068 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe13a[6]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dffpipe_qe9:dffpipe_ws_nbrp|dffe8a[6]                                         ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.083      ;
; 1.073 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe13a[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dffpipe_qe9:dffpipe_ws_nbrp|dffe8a[7]                                         ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.088      ;
; 1.075 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|parity3                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[0]                                        ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.090      ;
; 1.078 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[0]                              ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|sub_parity4a0                                       ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.093      ;
; 1.082 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[9]                              ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[9]                                        ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.097      ;
; 1.082 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[9]                              ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[10]                                       ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.097      ;
; 1.082 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[9]                              ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|write_delay_cycle[9]                                                          ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.097      ;
; 1.084 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[9]                              ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[11]                                       ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.099      ;
; 1.091 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[2]                              ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[2]                                        ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.106      ;
; 1.094 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[2]                              ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[3]                                        ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.109      ;
; 1.242 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[10]                             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[10]                                       ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.257      ;
; 1.243 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|sub_parity4a1                             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|parity3                                             ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.258      ;
; 1.251 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe13a[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dffpipe_qe9:dffpipe_ws_nbrp|dffe8a[2]                                         ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.266      ;
; 1.252 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[4]                              ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|sub_parity4a1                                       ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.267      ;
; 1.254 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe13a[1]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dffpipe_qe9:dffpipe_ws_nbrp|dffe8a[1]                                         ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.269      ;
; 1.256 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe13a[1]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dffpipe_qe9:dffpipe_ws_nbrp|dffe8a[0]                                         ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.271      ;
; 1.281 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe13a[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dffpipe_qe9:dffpipe_ws_nbrp|dffe8a[4]                                         ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.296      ;
; 1.312 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|cntr_mua:wrptr_b|safe_q[1]                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|cntr_mua:wrptr_b|safe_q[1]                                                    ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.327      ;
; 1.321 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dffpipe_qe9:dffpipe_ws_nbrp|dffe8a[4]                               ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dffpipe_qe9:dffpipe_wr_dbuw|dffe8a[4]                                         ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.336      ;
; 1.322 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dffpipe_qe9:dffpipe_ws_nbrp|dffe8a[9]                               ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dffpipe_qe9:dffpipe_wr_dbuw|dffe8a[9]                                         ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.337      ;
; 1.323 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|cntr_mua:wrptr_b|safe_q[0]                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|cntr_mua:wrptr_b|safe_q[0]                                                    ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.338      ;
; 1.323 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|cntr_mua:wrptr_b|safe_q[4]                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|cntr_mua:wrptr_b|safe_q[4]                                                    ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.338      ;
; 1.327 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[5]                              ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[5]                                        ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.342      ;
; 1.332 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[5]                              ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[6]                                        ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.347      ;
; 1.337 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|sub_parity4a2                             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|parity3                                             ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.352      ;
; 1.337 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[7]                              ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[7]                                        ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.352      ;
; 1.343 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[4]                              ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[4]                                        ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.358      ;
; 1.345 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[7]                              ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[8]                                        ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.360      ;
; 1.354 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|parity3                                   ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[1]                                        ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.369      ;
; 1.356 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe13a[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dffpipe_qe9:dffpipe_ws_nbrp|dffe8a[6]                                         ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.371      ;
; 1.381 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[2]                              ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|sub_parity4a0                                       ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.396      ;
; 1.396 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[2]                              ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[4]                                        ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.411      ;
; 1.401 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[4]                              ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[5]                                        ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.416      ;
; 1.405 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[4]                              ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|write_delay_cycle[4]                                                          ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.420      ;
; 1.406 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[4]                              ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[6]                                        ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.421      ;
; 1.469 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|cntr_mua:wrptr_b|safe_q[8]                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|cntr_mua:wrptr_b|safe_q[8]                                                    ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.484      ;
; 1.469 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[6]                              ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[6]                                        ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.484      ;
; 1.470 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|cntr_mua:wrptr_b|safe_q[2]                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|cntr_mua:wrptr_b|safe_q[2]                                                    ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.485      ;
; 1.470 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|cntr_mua:wrptr_b|safe_q[7]                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|cntr_mua:wrptr_b|safe_q[7]                                                    ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.485      ;
; 1.473 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe13a[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dffpipe_qe9:dffpipe_ws_nbrp|dffe8a[2]                                         ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.488      ;
; 1.475 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dffpipe_qe9:dffpipe_ws_nbrp|dffe8a[10]                              ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dffpipe_qe9:dffpipe_wr_dbuw|dffe8a[10]                                        ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.490      ;
; 1.475 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|cntr_mua:wrptr_b|safe_q[3]                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|cntr_mua:wrptr_b|safe_q[3]                                                    ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.490      ;
; 1.476 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|cntr_mua:wrptr_b|safe_q[5]                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|cntr_mua:wrptr_b|safe_q[5]                                                    ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.491      ;
; 1.478 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[8]                              ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[8]                                        ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.493      ;
; 1.481 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dffpipe_qe9:dffpipe_ws_nbrp|dffe8a[5]                               ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dffpipe_qe9:dffpipe_wr_dbuw|dffe8a[5]                                         ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.496      ;
; 1.484 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[11]                             ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[11]                                       ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.499      ;
; 1.498 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[3]                              ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[3]                                        ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.513      ;
; 1.498 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe13a[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dffpipe_qe9:dffpipe_ws_nbrp|dffe8a[3]                                         ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.513      ;
; 1.502 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[3]                              ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[4]                                        ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.517      ;
; 1.503 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[0]                              ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[0]                                        ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.518      ;
; 1.503 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[3]                              ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|sub_parity4a0                                       ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.518      ;
; 1.507 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[0]                              ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[1]                                        ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.522      ;
; 1.532 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[1]                              ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a4~porta_address_reg1 ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.028      ; 1.615      ;
; 1.538 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[0]                              ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a4~porta_address_reg0 ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.028      ; 1.621      ;
; 1.539 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|cntr_mua:wrptr_b|safe_q[6]                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dffpipe_qe9:dffpipe_wr_dbuw|dffe8a[6]                                         ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.554      ;
; 1.544 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|cntr_mua:wrptr_b|safe_q[11]                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dffpipe_qe9:dffpipe_wr_dbuw|dffe8a[11]                                        ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.559      ;
; 1.545 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[2]                              ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a4~porta_address_reg2 ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.028      ; 1.628      ;
; 1.547 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|cntr_mua:wrptr_b|safe_q[1]                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dffpipe_qe9:dffpipe_wr_dbuw|dffe8a[1]                                         ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.562      ;
; 1.555 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dffpipe_qe9:dffpipe_ws_nbrp|dffe8a[0]                               ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dffpipe_qe9:dffpipe_wr_dbuw|dffe8a[0]                                         ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.570      ;
; 1.556 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|cntr_mua:wrptr_b|safe_q[3]                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dffpipe_qe9:dffpipe_wr_dbuw|dffe8a[3]                                         ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.571      ;
; 1.556 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|cntr_mua:wrptr_b|safe_q[5]                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dffpipe_qe9:dffpipe_wr_dbuw|dffe8a[5]                                         ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.571      ;
; 1.558 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[3]                              ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a4~porta_address_reg3 ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.028      ; 1.641      ;
; 1.562 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|cntr_mua:wrptr_b|safe_q[8]                                          ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dffpipe_qe9:dffpipe_wr_dbuw|dffe8a[8]                                         ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.577      ;
; 1.566 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dffpipe_qe9:dffpipe_ws_nbrp|dffe8a[7]                               ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dffpipe_qe9:dffpipe_wr_dbuw|dffe8a[7]                                         ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.581      ;
; 1.574 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|cntr_mua:wrptr_b|safe_q[10]                                         ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dffpipe_qe9:dffpipe_wr_dbuw|dffe8a[10]                                        ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.589      ;
; 1.591 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe12a[1]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe13a[1]            ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.608      ;
; 1.591 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[10] ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[10]           ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.606      ;
; 1.593 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[7]            ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.608      ;
; 1.597 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[2]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe12a[2]            ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.614      ;
; 1.600 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe12a[4]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe13a[4]            ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 1.617      ;
; 1.602 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe12a[7]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe13a[7]            ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.617      ;
; 1.602 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[5]  ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[5]            ; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.617      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk'                                                                                                                     ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 1.321 ; phase_acc:inst3|acc[31] ; phase_acc:inst3|acc[31] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.336      ;
; 1.321 ; phase_acc:inst3|acc[11] ; phase_acc:inst3|acc[11] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.336      ;
; 1.322 ; phase_acc:inst3|acc[29] ; phase_acc:inst3|acc[29] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.337      ;
; 1.322 ; phase_acc:inst3|acc[9]  ; phase_acc:inst3|acc[9]  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.337      ;
; 1.326 ; phase_acc:inst3|acc[21] ; phase_acc:inst3|acc[21] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.341      ;
; 1.326 ; phase_acc:inst3|acc[16] ; phase_acc:inst3|acc[16] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.341      ;
; 1.327 ; phase_acc:inst3|acc[1]  ; phase_acc:inst3|acc[1]  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.342      ;
; 1.329 ; phase_acc:inst3|acc[19] ; phase_acc:inst3|acc[19] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.344      ;
; 1.330 ; phase_acc:inst3|acc[24] ; phase_acc:inst3|acc[24] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.345      ;
; 1.330 ; phase_acc:inst3|acc[20] ; phase_acc:inst3|acc[20] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.345      ;
; 1.330 ; phase_acc:inst3|acc[14] ; phase_acc:inst3|acc[14] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.345      ;
; 1.330 ; phase_acc:inst3|acc[10] ; phase_acc:inst3|acc[10] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.345      ;
; 1.475 ; phase_acc:inst3|acc[27] ; phase_acc:inst3|acc[27] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.490      ;
; 1.475 ; phase_acc:inst3|acc[23] ; phase_acc:inst3|acc[23] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.490      ;
; 1.475 ; phase_acc:inst3|acc[13] ; phase_acc:inst3|acc[13] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.490      ;
; 1.476 ; phase_acc:inst3|acc[18] ; phase_acc:inst3|acc[18] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.491      ;
; 1.476 ; phase_acc:inst3|acc[8]  ; phase_acc:inst3|acc[8]  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.491      ;
; 1.476 ; phase_acc:inst3|acc[7]  ; phase_acc:inst3|acc[7]  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.491      ;
; 1.480 ; phase_acc:inst3|acc[2]  ; phase_acc:inst3|acc[2]  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.495      ;
; 1.481 ; phase_acc:inst3|acc[22] ; phase_acc:inst3|acc[22] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.496      ;
; 1.481 ; phase_acc:inst3|acc[3]  ; phase_acc:inst3|acc[3]  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.496      ;
; 1.482 ; phase_acc:inst3|acc[17] ; phase_acc:inst3|acc[17] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.497      ;
; 1.482 ; phase_acc:inst3|acc[5]  ; phase_acc:inst3|acc[5]  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.497      ;
; 1.565 ; phase_acc:inst3|acc[12] ; phase_acc:inst3|acc[12] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.580      ;
; 1.703 ; phase_acc:inst3|acc[6]  ; phase_acc:inst3|acc[6]  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.718      ;
; 1.713 ; phase_acc:inst3|acc[26] ; phase_acc:inst3|acc[26] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.728      ;
; 1.920 ; phase_acc:inst3|acc[11] ; phase_acc:inst3|acc[12] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.935      ;
; 1.921 ; phase_acc:inst3|acc[29] ; phase_acc:inst3|acc[30] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.936      ;
; 1.921 ; phase_acc:inst3|acc[9]  ; phase_acc:inst3|acc[10] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.936      ;
; 1.925 ; phase_acc:inst3|acc[21] ; phase_acc:inst3|acc[22] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.940      ;
; 1.925 ; phase_acc:inst3|acc[16] ; phase_acc:inst3|acc[17] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.940      ;
; 1.926 ; phase_acc:inst3|acc[1]  ; phase_acc:inst3|acc[2]  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.941      ;
; 1.928 ; phase_acc:inst3|acc[19] ; phase_acc:inst3|acc[20] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.943      ;
; 1.929 ; phase_acc:inst3|acc[24] ; phase_acc:inst3|acc[25] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.944      ;
; 1.929 ; phase_acc:inst3|acc[14] ; phase_acc:inst3|acc[15] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.944      ;
; 1.951 ; phase_acc:inst3|acc[4]  ; phase_acc:inst3|acc[4]  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.966      ;
; 1.954 ; phase_acc:inst3|acc[25] ; phase_acc:inst3|acc[25] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.969      ;
; 1.958 ; phase_acc:inst3|acc[15] ; phase_acc:inst3|acc[15] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.973      ;
; 1.998 ; phase_acc:inst3|acc[11] ; phase_acc:inst3|acc[13] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.013      ;
; 2.003 ; phase_acc:inst3|acc[21] ; phase_acc:inst3|acc[23] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.018      ;
; 2.003 ; phase_acc:inst3|acc[16] ; phase_acc:inst3|acc[18] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.018      ;
; 2.004 ; phase_acc:inst3|acc[1]  ; phase_acc:inst3|acc[3]  ; clk          ; clk         ; 0.000        ; 0.000      ; 2.019      ;
; 2.046 ; phase_acc:inst3|acc[28] ; phase_acc:inst3|acc[28] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.061      ;
; 2.076 ; phase_acc:inst3|acc[11] ; phase_acc:inst3|acc[14] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.091      ;
; 2.081 ; phase_acc:inst3|acc[21] ; phase_acc:inst3|acc[24] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.096      ;
; 2.081 ; phase_acc:inst3|acc[16] ; phase_acc:inst3|acc[19] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.096      ;
; 2.082 ; phase_acc:inst3|acc[1]  ; phase_acc:inst3|acc[4]  ; clk          ; clk         ; 0.000        ; 0.000      ; 2.097      ;
; 2.084 ; phase_acc:inst3|acc[27] ; phase_acc:inst3|acc[28] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.099      ;
; 2.084 ; phase_acc:inst3|acc[0]  ; phase_acc:inst3|acc[0]  ; clk          ; clk         ; 0.000        ; 0.000      ; 2.099      ;
; 2.084 ; phase_acc:inst3|acc[13] ; phase_acc:inst3|acc[14] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.099      ;
; 2.084 ; phase_acc:inst3|acc[23] ; phase_acc:inst3|acc[24] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.099      ;
; 2.085 ; phase_acc:inst3|acc[8]  ; phase_acc:inst3|acc[9]  ; clk          ; clk         ; 0.000        ; 0.000      ; 2.100      ;
; 2.085 ; phase_acc:inst3|acc[7]  ; phase_acc:inst3|acc[8]  ; clk          ; clk         ; 0.000        ; 0.000      ; 2.100      ;
; 2.085 ; phase_acc:inst3|acc[18] ; phase_acc:inst3|acc[19] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.100      ;
; 2.089 ; phase_acc:inst3|acc[2]  ; phase_acc:inst3|acc[3]  ; clk          ; clk         ; 0.000        ; 0.000      ; 2.104      ;
; 2.090 ; phase_acc:inst3|acc[22] ; phase_acc:inst3|acc[23] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.105      ;
; 2.090 ; phase_acc:inst3|acc[3]  ; phase_acc:inst3|acc[4]  ; clk          ; clk         ; 0.000        ; 0.000      ; 2.105      ;
; 2.091 ; phase_acc:inst3|acc[17] ; phase_acc:inst3|acc[18] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.106      ;
; 2.106 ; phase_acc:inst3|acc[30] ; phase_acc:inst3|acc[30] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.121      ;
; 2.143 ; phase_acc:inst3|acc[29] ; phase_acc:inst3|acc[31] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.158      ;
; 2.143 ; phase_acc:inst3|acc[9]  ; phase_acc:inst3|acc[15] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.158      ;
; 2.143 ; phase_acc:inst3|acc[9]  ; phase_acc:inst3|acc[14] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.158      ;
; 2.143 ; phase_acc:inst3|acc[9]  ; phase_acc:inst3|acc[13] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.158      ;
; 2.143 ; phase_acc:inst3|acc[9]  ; phase_acc:inst3|acc[12] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.158      ;
; 2.143 ; phase_acc:inst3|acc[9]  ; phase_acc:inst3|acc[11] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.158      ;
; 2.145 ; phase_acc:inst3|acc[20] ; phase_acc:inst3|acc[24] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.160      ;
; 2.145 ; phase_acc:inst3|acc[20] ; phase_acc:inst3|acc[25] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.160      ;
; 2.145 ; phase_acc:inst3|acc[20] ; phase_acc:inst3|acc[23] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.160      ;
; 2.145 ; phase_acc:inst3|acc[20] ; phase_acc:inst3|acc[22] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.160      ;
; 2.145 ; phase_acc:inst3|acc[20] ; phase_acc:inst3|acc[21] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.160      ;
; 2.145 ; phase_acc:inst3|acc[10] ; phase_acc:inst3|acc[15] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.160      ;
; 2.145 ; phase_acc:inst3|acc[10] ; phase_acc:inst3|acc[14] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.160      ;
; 2.145 ; phase_acc:inst3|acc[10] ; phase_acc:inst3|acc[13] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.160      ;
; 2.145 ; phase_acc:inst3|acc[10] ; phase_acc:inst3|acc[12] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.160      ;
; 2.145 ; phase_acc:inst3|acc[10] ; phase_acc:inst3|acc[11] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.160      ;
; 2.150 ; phase_acc:inst3|acc[19] ; phase_acc:inst3|acc[24] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.165      ;
; 2.150 ; phase_acc:inst3|acc[19] ; phase_acc:inst3|acc[25] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.165      ;
; 2.150 ; phase_acc:inst3|acc[19] ; phase_acc:inst3|acc[23] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.165      ;
; 2.150 ; phase_acc:inst3|acc[19] ; phase_acc:inst3|acc[22] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.165      ;
; 2.150 ; phase_acc:inst3|acc[19] ; phase_acc:inst3|acc[21] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.165      ;
; 2.154 ; phase_acc:inst3|acc[11] ; phase_acc:inst3|acc[15] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.169      ;
; 2.159 ; phase_acc:inst3|acc[16] ; phase_acc:inst3|acc[20] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.174      ;
; 2.159 ; phase_acc:inst3|acc[21] ; phase_acc:inst3|acc[25] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.174      ;
; 2.160 ; phase_acc:inst3|acc[1]  ; phase_acc:inst3|acc[5]  ; clk          ; clk         ; 0.000        ; 0.000      ; 2.175      ;
; 2.162 ; phase_acc:inst3|acc[27] ; phase_acc:inst3|acc[29] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.177      ;
; 2.162 ; phase_acc:inst3|acc[13] ; phase_acc:inst3|acc[15] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.177      ;
; 2.162 ; phase_acc:inst3|acc[23] ; phase_acc:inst3|acc[25] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.177      ;
; 2.163 ; phase_acc:inst3|acc[8]  ; phase_acc:inst3|acc[10] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.178      ;
; 2.163 ; phase_acc:inst3|acc[7]  ; phase_acc:inst3|acc[9]  ; clk          ; clk         ; 0.000        ; 0.000      ; 2.178      ;
; 2.163 ; phase_acc:inst3|acc[18] ; phase_acc:inst3|acc[20] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.178      ;
; 2.164 ; phase_acc:inst3|acc[12] ; phase_acc:inst3|acc[13] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.179      ;
; 2.167 ; phase_acc:inst3|acc[2]  ; phase_acc:inst3|acc[4]  ; clk          ; clk         ; 0.000        ; 0.000      ; 2.182      ;
; 2.168 ; phase_acc:inst3|acc[22] ; phase_acc:inst3|acc[24] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.183      ;
; 2.168 ; phase_acc:inst3|acc[3]  ; phase_acc:inst3|acc[5]  ; clk          ; clk         ; 0.000        ; 0.000      ; 2.183      ;
; 2.169 ; phase_acc:inst3|acc[17] ; phase_acc:inst3|acc[19] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.184      ;
; 2.240 ; phase_acc:inst3|acc[27] ; phase_acc:inst3|acc[30] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.255      ;
; 2.241 ; phase_acc:inst3|acc[7]  ; phase_acc:inst3|acc[10] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.256      ;
; 2.242 ; phase_acc:inst3|acc[12] ; phase_acc:inst3|acc[14] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.257      ;
; 2.245 ; phase_acc:inst3|acc[2]  ; phase_acc:inst3|acc[5]  ; clk          ; clk         ; 0.000        ; 0.000      ; 2.260      ;
; 2.246 ; phase_acc:inst3|acc[22] ; phase_acc:inst3|acc[25] ; clk          ; clk         ; 0.000        ; 0.000      ; 2.261      ;
+-------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'SAVE_ADDR:inst|ADDR[0]'                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; 7.718 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a2~portb_address_reg0  ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.112     ; 6.106      ;
; 7.718 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a2~portb_address_reg1  ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.112     ; 6.106      ;
; 7.718 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a2~portb_address_reg2  ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.112     ; 6.106      ;
; 7.718 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a2~portb_address_reg3  ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.112     ; 6.106      ;
; 7.718 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a2~portb_address_reg4  ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.112     ; 6.106      ;
; 7.718 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a2~portb_address_reg5  ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.112     ; 6.106      ;
; 7.718 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a2~portb_address_reg6  ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.112     ; 6.106      ;
; 7.718 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a2~portb_address_reg7  ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.112     ; 6.106      ;
; 7.718 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a2~portb_address_reg8  ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.112     ; 6.106      ;
; 7.718 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a2~portb_address_reg9  ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.112     ; 6.106      ;
; 7.718 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a2~portb_address_reg10 ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.112     ; 6.106      ;
; 7.718 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a2~portb_address_reg11 ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.112     ; 6.106      ;
; 7.721 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a5~portb_address_reg0  ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.114     ; 6.107      ;
; 7.721 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a3~portb_address_reg0  ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.103     ; 6.118      ;
; 7.721 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a1~portb_address_reg0  ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.114     ; 6.107      ;
; 7.721 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a5~portb_address_reg1  ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.114     ; 6.107      ;
; 7.721 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a5~portb_address_reg2  ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.114     ; 6.107      ;
; 7.721 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a5~portb_address_reg3  ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.114     ; 6.107      ;
; 7.721 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a5~portb_address_reg4  ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.114     ; 6.107      ;
; 7.721 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a5~portb_address_reg5  ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.114     ; 6.107      ;
; 7.721 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a5~portb_address_reg6  ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.114     ; 6.107      ;
; 7.721 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a5~portb_address_reg7  ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.114     ; 6.107      ;
; 7.721 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a5~portb_address_reg8  ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.114     ; 6.107      ;
; 7.721 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a5~portb_address_reg9  ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.114     ; 6.107      ;
; 7.721 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a5~portb_address_reg10 ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.114     ; 6.107      ;
; 7.721 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a5~portb_address_reg11 ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.114     ; 6.107      ;
; 7.721 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a3~portb_address_reg1  ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.103     ; 6.118      ;
; 7.721 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a3~portb_address_reg2  ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.103     ; 6.118      ;
; 7.721 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a3~portb_address_reg3  ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.103     ; 6.118      ;
; 7.721 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a3~portb_address_reg4  ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.103     ; 6.118      ;
; 7.721 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a3~portb_address_reg5  ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.103     ; 6.118      ;
; 7.721 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a3~portb_address_reg6  ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.103     ; 6.118      ;
; 7.721 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a3~portb_address_reg7  ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.103     ; 6.118      ;
; 7.721 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a3~portb_address_reg8  ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.103     ; 6.118      ;
; 7.721 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a3~portb_address_reg9  ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.103     ; 6.118      ;
; 7.721 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a3~portb_address_reg10 ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.103     ; 6.118      ;
; 7.721 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a3~portb_address_reg11 ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.103     ; 6.118      ;
; 7.721 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a1~portb_address_reg1  ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.114     ; 6.107      ;
; 7.721 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a1~portb_address_reg2  ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.114     ; 6.107      ;
; 7.721 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a1~portb_address_reg3  ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.114     ; 6.107      ;
; 7.721 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a1~portb_address_reg4  ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.114     ; 6.107      ;
; 7.721 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a1~portb_address_reg5  ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.114     ; 6.107      ;
; 7.721 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a1~portb_address_reg6  ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.114     ; 6.107      ;
; 7.721 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a1~portb_address_reg7  ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.114     ; 6.107      ;
; 7.721 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a1~portb_address_reg8  ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.114     ; 6.107      ;
; 7.721 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a1~portb_address_reg9  ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.114     ; 6.107      ;
; 7.721 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a1~portb_address_reg10 ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.114     ; 6.107      ;
; 7.721 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a1~portb_address_reg11 ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.114     ; 6.107      ;
; 7.723 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a4~portb_address_reg0  ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.112     ; 6.111      ;
; 7.723 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a4~portb_address_reg1  ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.112     ; 6.111      ;
; 7.723 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a4~portb_address_reg2  ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.112     ; 6.111      ;
; 7.723 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a4~portb_address_reg3  ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.112     ; 6.111      ;
; 7.723 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a4~portb_address_reg4  ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.112     ; 6.111      ;
; 7.723 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a4~portb_address_reg5  ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.112     ; 6.111      ;
; 7.723 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a4~portb_address_reg6  ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.112     ; 6.111      ;
; 7.723 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a4~portb_address_reg7  ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.112     ; 6.111      ;
; 7.723 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a4~portb_address_reg8  ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.112     ; 6.111      ;
; 7.723 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a4~portb_address_reg9  ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.112     ; 6.111      ;
; 7.723 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a4~portb_address_reg10 ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.112     ; 6.111      ;
; 7.723 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a4~portb_address_reg11 ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.112     ; 6.111      ;
; 7.734 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg0  ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.115     ; 6.119      ;
; 7.734 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg1  ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.115     ; 6.119      ;
; 7.734 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg2  ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.115     ; 6.119      ;
; 7.734 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg3  ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.115     ; 6.119      ;
; 7.734 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg4  ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.115     ; 6.119      ;
; 7.734 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg5  ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.115     ; 6.119      ;
; 7.734 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg6  ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.115     ; 6.119      ;
; 7.734 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg7  ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.115     ; 6.119      ;
; 7.734 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg8  ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.115     ; 6.119      ;
; 7.734 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg9  ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.115     ; 6.119      ;
; 7.734 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg10 ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.115     ; 6.119      ;
; 7.734 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a7~portb_address_reg11 ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.115     ; 6.119      ;
; 7.757 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a0~portb_address_reg0  ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.115     ; 6.142      ;
; 7.757 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a0~portb_address_reg1  ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.115     ; 6.142      ;
; 7.757 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a0~portb_address_reg2  ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.115     ; 6.142      ;
; 7.757 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a0~portb_address_reg3  ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.115     ; 6.142      ;
; 7.757 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a0~portb_address_reg4  ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.115     ; 6.142      ;
; 7.757 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a0~portb_address_reg5  ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.115     ; 6.142      ;
; 7.757 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a0~portb_address_reg6  ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.115     ; 6.142      ;
; 7.757 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a0~portb_address_reg7  ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.115     ; 6.142      ;
; 7.757 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a0~portb_address_reg8  ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.115     ; 6.142      ;
; 7.757 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a0~portb_address_reg9  ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.115     ; 6.142      ;
; 7.757 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a0~portb_address_reg10 ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.115     ; 6.142      ;
; 7.757 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a0~portb_address_reg11 ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.115     ; 6.142      ;
; 7.768 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a6~portb_address_reg0  ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.115     ; 6.153      ;
; 7.768 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a6~portb_address_reg1  ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.115     ; 6.153      ;
; 7.768 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a6~portb_address_reg2  ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.115     ; 6.153      ;
; 7.768 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a6~portb_address_reg3  ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.115     ; 6.153      ;
; 7.768 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a6~portb_address_reg4  ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.115     ; 6.153      ;
; 7.768 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a6~portb_address_reg5  ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.115     ; 6.153      ;
; 7.768 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a6~portb_address_reg6  ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.115     ; 6.153      ;
; 7.768 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a6~portb_address_reg7  ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.115     ; 6.153      ;
; 7.768 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a6~portb_address_reg8  ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.115     ; 6.153      ;
; 7.768 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a6~portb_address_reg9  ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.115     ; 6.153      ;
; 7.768 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a6~portb_address_reg10 ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.115     ; 6.153      ;
; 7.768 ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ram_block7a6~portb_address_reg11 ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; -1.115     ; 6.153      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'SAVE_ADDR:inst|ADDR[0]'                                                                                                            ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; -0.611 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 6.725      ; 6.033      ;
; -0.451 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 6.704      ; 5.679      ;
; -0.111 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 6.725      ; 6.033      ;
; 0.049  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 6.704      ; 5.679      ;
; 0.062  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 6.725      ; 5.859      ;
; 0.113  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 6.693      ; 5.652      ;
; 0.235  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 6.692      ; 5.653      ;
; 0.393  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 6.693      ; 5.670      ;
; 0.423  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 6.692      ; 5.636      ;
; 0.538  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.500        ; 6.692      ; 5.522      ;
; 0.562  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 6.725      ; 5.859      ;
; 0.613  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 6.693      ; 5.652      ;
; 0.735  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 6.692      ; 5.653      ;
; 0.893  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 6.693      ; 5.670      ;
; 0.923  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 6.692      ; 5.636      ;
; 1.038  ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 1.000        ; 6.692      ; 5.522      ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'SAVE_ADDR:inst|ADDR[0]'                                                                                                             ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+
; -1.170 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 6.692      ; 5.522      ;
; -1.056 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 6.692      ; 5.636      ;
; -1.041 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 6.693      ; 5.652      ;
; -1.039 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 6.692      ; 5.653      ;
; -1.025 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 6.704      ; 5.679      ;
; -1.023 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 6.693      ; 5.670      ;
; -0.866 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 6.725      ; 5.859      ;
; -0.692 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; 0.000        ; 6.725      ; 6.033      ;
; -0.670 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 6.692      ; 5.522      ;
; -0.556 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 6.692      ; 5.636      ;
; -0.541 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 6.693      ; 5.652      ;
; -0.539 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 6.692      ; 5.653      ;
; -0.525 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 6.704      ; 5.679      ;
; -0.523 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 6.693      ; 5.670      ;
; -0.366 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 6.725      ; 5.859      ;
; -0.192 ; NOE       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ; NOE          ; SAVE_ADDR:inst|ADDR[0] ; -0.500       ; 6.725      ; 6.033      ;
+--------+-----------+-----------------------------------------+--------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'NOE'                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; -1.583 ; 1.000        ; 2.583          ; Port Rate        ; NOE   ; Rise       ; NOE                                                                                                                                    ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_fefifo_uhc:read_state|b_non_empty                                 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_fefifo_uhc:read_state|b_non_empty                                 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_fefifo_uhc:read_state|b_one                                       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_fefifo_uhc:read_state|b_one                                       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_fefifo_uhc:read_state|llreq                                       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_fefifo_uhc:read_state|llreq                                       ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[0]                              ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[0]                              ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[10]                             ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[10]                             ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[11]                             ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[11]                             ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[1]                              ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[1]                              ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[2]                              ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[2]                              ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[3]                              ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[3]                              ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[4]                              ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[4]                              ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[5]                              ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[5]                              ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[6]                              ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[6]                              ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[7]                              ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[7]                              ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[8]                              ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[8]                              ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[9]                              ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|counter5a[9]                              ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|parity3                                   ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|parity3                                   ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|sub_parity4a0                             ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|sub_parity4a0                             ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|sub_parity4a1                             ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|sub_parity4a1                             ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|sub_parity4a2                             ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:rdptr_g|sub_parity4a2                             ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe10a[0]  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe10a[0]  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe10a[10] ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe10a[10] ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe10a[11] ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe10a[11] ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe10a[1]  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe10a[1]  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe10a[2]  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe10a[2]  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe10a[3]  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe10a[3]  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe10a[4]  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe10a[4]  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe10a[5]  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe10a[5]  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe10a[6]  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe10a[6]  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe10a[7]  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe10a[7]  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe10a[8]  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe10a[8]  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe10a[9]  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe10a[9]  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe11a[0]  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe11a[0]  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe11a[10] ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe11a[10] ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe11a[11] ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe11a[11] ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe11a[1]  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe11a[1]  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe11a[2]  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe11a[2]  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe11a[3]  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe11a[3]  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe11a[4]  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe11a[4]  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe11a[5]  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe11a[5]  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe11a[6]  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe11a[6]  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe11a[7]  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe11a[7]  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe11a[8]  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe11a[8]  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe11a[9]  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe11a[9]  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe12a[0]  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe12a[0]  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe12a[10] ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe12a[10] ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe12a[11] ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe12a[11] ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe12a[1]  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe12a[1]  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe12a[2]  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe12a[2]  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe12a[3]  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe12a[3]  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NOE   ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe12a[4]  ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'NWE'                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; -1.583 ; 1.000        ; 2.583          ; Port Rate        ; NWE   ; Rise       ; NWE                                                                                                              ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[0]                                                                                           ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[0]                                                                                           ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[10]                                                                                          ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[10]                                                                                          ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[11]                                                                                          ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[11]                                                                                          ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[12]                                                                                          ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[12]                                                                                          ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[13]                                                                                          ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[13]                                                                                          ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[14]                                                                                          ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[14]                                                                                          ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[15]                                                                                          ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[15]                                                                                          ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[1]                                                                                           ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[1]                                                                                           ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[2]                                                                                           ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[2]                                                                                           ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[3]                                                                                           ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[3]                                                                                           ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[4]                                                                                           ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[4]                                                                                           ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[5]                                                                                           ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[5]                                                                                           ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[6]                                                                                           ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[6]                                                                                           ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[7]                                                                                           ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[7]                                                                                           ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[8]                                                                                           ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[8]                                                                                           ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[9]                                                                                           ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst5|DATA_OUT[9]                                                                                           ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[0]                                                                                           ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[0]                                                                                           ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[10]                                                                                          ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[10]                                                                                          ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[11]                                                                                          ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[11]                                                                                          ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[12]                                                                                          ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[12]                                                                                          ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[13]                                                                                          ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[13]                                                                                          ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[14]                                                                                          ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[14]                                                                                          ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[15]                                                                                          ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[15]                                                                                          ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[1]                                                                                           ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[1]                                                                                           ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[2]                                                                                           ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[2]                                                                                           ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[3]                                                                                           ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[3]                                                                                           ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[4]                                                                                           ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[4]                                                                                           ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[5]                                                                                           ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[5]                                                                                           ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[6]                                                                                           ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[6]                                                                                           ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[7]                                                                                           ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[7]                                                                                           ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[8]                                                                                           ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[8]                                                                                           ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[9]                                                                                           ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NWE   ; Rise       ; BUFF:inst6|DATA_OUT[9]                                                                                           ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_address_reg0 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_address_reg1 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_address_reg1 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_address_reg2 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_address_reg2 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_address_reg3 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_address_reg3 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_address_reg4 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_address_reg4 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_address_reg5 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_address_reg5 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_address_reg6 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_address_reg6 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_address_reg7 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_address_reg7 ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_datain_reg0  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_datain_reg0  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_datain_reg1  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_datain_reg1  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_datain_reg2  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_datain_reg2  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_datain_reg3  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_datain_reg3  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_datain_reg4  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_datain_reg4  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_datain_reg5  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_datain_reg5  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_datain_reg6  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_datain_reg6  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_datain_reg7  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_datain_reg7  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NWE   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~porta_memory_reg1  ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'NADV'                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+
; -1.583 ; 1.000        ; 2.583          ; Port Rate        ; NADV  ; Rise       ; NADV                    ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[0]  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[0]  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[10] ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[10] ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[11] ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[11] ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[12] ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[12] ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[13] ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[13] ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[14] ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[14] ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[16] ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[16] ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[17] ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[17] ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[18] ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[18] ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[1]  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[1]  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[2]  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[2]  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[3]  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[3]  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[4]  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[4]  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[5]  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[5]  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[6]  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[6]  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[7]  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[7]  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[8]  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[8]  ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[9]  ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; NADV|combout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; NADV|combout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[11]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[11]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[12]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[12]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[13]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[13]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[14]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[14]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[15]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[15]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[16]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[16]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[17]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[17]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[18]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[18]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[9]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[9]|clk        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'SAVE_ADDR:inst|ADDR[0]'                                                                                            ;
+-------+--------------+----------------+------------------+------------------------+------------+-----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                                  ;
+-------+--------------+----------------+------------------+------------------------+------------+-----------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[0]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[1]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[2]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[3]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[4]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[5]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[6]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Fall       ; BUFF_SEND_DATA:inst11|DATA_OUT[7]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[0]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[0]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[1]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[1]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[2]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[2]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[3]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[3]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[4]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[4]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[5]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[5]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[6]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[6]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[7]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst11|DATA_OUT[7]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst|ADDR[0]|combout                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[0] ; Rise       ; inst|ADDR[0]|combout                    ;
+-------+--------------+----------------+------------------+------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'inst10|altpll_component|pll|clk[1]'                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                                                                                                                 ;
+-------+--------------+----------------+------------------+------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_fefifo_7ec:write_state|b_full                                     ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_fefifo_7ec:write_state|b_full                                     ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[0]                              ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[0]                              ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[10]                             ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[10]                             ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[11]                             ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[11]                             ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[1]                              ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[1]                              ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[2]                              ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[2]                              ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[3]                              ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[3]                              ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[4]                              ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[4]                              ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[5]                              ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[5]                              ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[6]                              ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[6]                              ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[7]                              ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[7]                              ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[8]                              ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[8]                              ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[9]                              ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|counter5a[9]                              ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|parity3                                   ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|parity3                                   ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|sub_parity4a0                             ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|sub_parity4a0                             ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|sub_parity4a1                             ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|sub_parity4a1                             ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|sub_parity4a2                             ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|a_graycounter_826:wrptr_g|sub_parity4a2                             ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[0]  ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[0]  ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[10] ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[10] ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[11] ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[11] ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[1]  ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[1]  ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[2]  ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[2]  ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[3]  ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[3]  ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[4]  ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[4]  ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[5]  ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[5]  ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[6]  ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[6]  ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[7]  ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[7]  ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[8]  ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[8]  ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[9]  ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe10a[9]  ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[0]  ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[0]  ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[10] ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[10] ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[11] ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[11] ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[1]  ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[1]  ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[2]  ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[2]  ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[3]  ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[3]  ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[4]  ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[4]  ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[5]  ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[5]  ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[6]  ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[6]  ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[7]  ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[7]  ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[8]  ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[8]  ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[9]  ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe11a[9]  ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe12a[0]  ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe12a[0]  ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe12a[10] ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe12a[10] ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe12a[11] ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe12a[11] ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe12a[1]  ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe12a[1]  ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe12a[2]  ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe12a[2]  ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe12a[3]  ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe12a[3]  ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe12a[4]  ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe12a[4]  ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe12a[5]  ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe12a[5]  ;
; 3.182 ; 5.000        ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe12a[6]  ;
; 3.182 ; 5.000        ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[1] ; Rise       ; FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|alt_synch_pipe_3e8:dffpipe_ws_dgrp|dffpipe_te9:dffpipe9|dffe12a[6]  ;
+-------+--------------+----------------+------------------+------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'inst10|altpll_component|pll|clk[0]'                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+------------------------------------+------------+--------------------------+
; 8.182  ; 10.000       ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[0] ; Rise       ; ADC_FIFO:inst4|rd_enable ;
; 8.182  ; 10.000       ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[0] ; Rise       ; ADC_FIFO:inst4|rd_enable ;
; 8.182  ; 10.000       ; 1.818          ; High Pulse Width ; inst10|altpll_component|pll|clk[0] ; Rise       ; ADC_FIFO:inst4|wr_enable ;
; 8.182  ; 10.000       ; 1.818          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[0] ; Rise       ; ADC_FIFO:inst4|wr_enable ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; inst10|altpll_component|pll|clk[0] ; Rise       ; inst4|rd_enable|clk      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[0] ; Rise       ; inst4|rd_enable|clk      ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; inst10|altpll_component|pll|clk[0] ; Rise       ; inst4|wr_enable|clk      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst10|altpll_component|pll|clk[0] ; Rise       ; inst4|wr_enable|clk      ;
+--------+--------------+----------------+------------------+------------------------------------+------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'clk'                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|q_b[0]                          ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|q_b[0]                          ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|q_b[1]                          ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|q_b[1]                          ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|q_b[2]                          ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|q_b[2]                          ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|q_b[3]                          ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|q_b[3]                          ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|q_b[4]                          ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|q_b[4]                          ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|q_b[5]                          ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|q_b[5]                          ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|q_b[6]                          ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|q_b[6]                          ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|q_b[7]                          ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|q_b[7]                          ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~portb_address_reg0 ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~portb_address_reg0 ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~portb_address_reg1 ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~portb_address_reg1 ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~portb_address_reg2 ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~portb_address_reg2 ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~portb_address_reg3 ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~portb_address_reg3 ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~portb_address_reg4 ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~portb_address_reg4 ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~portb_address_reg5 ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~portb_address_reg5 ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~portb_address_reg6 ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~portb_address_reg6 ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~portb_address_reg7 ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ram_block1a7~portb_address_reg7 ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[0]                                                                                           ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[0]                                                                                           ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[10]                                                                                          ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[10]                                                                                          ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[11]                                                                                          ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[11]                                                                                          ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[12]                                                                                          ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[12]                                                                                          ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[13]                                                                                          ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[13]                                                                                          ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[14]                                                                                          ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[14]                                                                                          ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[15]                                                                                          ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[15]                                                                                          ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[16]                                                                                          ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[16]                                                                                          ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[17]                                                                                          ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[17]                                                                                          ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[18]                                                                                          ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[18]                                                                                          ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[19]                                                                                          ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[19]                                                                                          ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[1]                                                                                           ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[1]                                                                                           ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[20]                                                                                          ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[20]                                                                                          ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[21]                                                                                          ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[21]                                                                                          ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[22]                                                                                          ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[22]                                                                                          ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[23]                                                                                          ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[23]                                                                                          ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[24]                                                                                          ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[24]                                                                                          ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[25]                                                                                          ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[25]                                                                                          ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[26]                                                                                          ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[26]                                                                                          ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[27]                                                                                          ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[27]                                                                                          ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[28]                                                                                          ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[28]                                                                                          ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[29]                                                                                          ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[29]                                                                                          ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[2]                                                                                           ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[2]                                                                                           ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[30]                                                                                          ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[30]                                                                                          ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[31]                                                                                          ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[31]                                                                                          ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[3]                                                                                           ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[3]                                                                                           ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[4]                                                                                           ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[4]                                                                                           ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[5]                                                                                           ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[5]                                                                                           ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[6]                                                                                           ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[6]                                                                                           ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[7]                                                                                           ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[7]                                                                                           ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[8]                                                                                           ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[8]                                                                                           ;
; 18.182 ; 20.000       ; 1.818          ; High Pulse Width ; clk   ; Rise       ; phase_acc:inst3|acc[9]                                                                                           ;
; 18.182 ; 20.000       ; 1.818          ; Low Pulse Width  ; clk   ; Rise       ; phase_acc:inst3|acc[9]                                                                                           ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                                                                                      ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                                                                                      ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst10|altpll_component|pll|clk[0]                                                                               ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst10|altpll_component|pll|clk[0]                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Setup Times                                                                                      ;
+-----------------+------------+--------+--------+------------+------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------------+------------+--------+--------+------------+------------------------------------+
; A16             ; NADV       ; 0.811  ; 0.811  ; Rise       ; NADV                               ;
; A17             ; NADV       ; 0.789  ; 0.789  ; Rise       ; NADV                               ;
; A18             ; NADV       ; 1.140  ; 1.140  ; Rise       ; NADV                               ;
; AD_IN[*]        ; NADV       ; 1.444  ; 1.444  ; Rise       ; NADV                               ;
;  AD_IN[0]       ; NADV       ; 1.176  ; 1.176  ; Rise       ; NADV                               ;
;  AD_IN[1]       ; NADV       ; 1.444  ; 1.444  ; Rise       ; NADV                               ;
;  AD_IN[2]       ; NADV       ; 1.326  ; 1.326  ; Rise       ; NADV                               ;
;  AD_IN[3]       ; NADV       ; 0.867  ; 0.867  ; Rise       ; NADV                               ;
;  AD_IN[4]       ; NADV       ; 1.022  ; 1.022  ; Rise       ; NADV                               ;
;  AD_IN[5]       ; NADV       ; 0.523  ; 0.523  ; Rise       ; NADV                               ;
;  AD_IN[6]       ; NADV       ; 0.692  ; 0.692  ; Rise       ; NADV                               ;
;  AD_IN[7]       ; NADV       ; 0.229  ; 0.229  ; Rise       ; NADV                               ;
;  AD_IN[8]       ; NADV       ; -0.148 ; -0.148 ; Rise       ; NADV                               ;
;  AD_IN[9]       ; NADV       ; -0.127 ; -0.127 ; Rise       ; NADV                               ;
;  AD_IN[10]      ; NADV       ; -0.118 ; -0.118 ; Rise       ; NADV                               ;
;  AD_IN[11]      ; NADV       ; 0.315  ; 0.315  ; Rise       ; NADV                               ;
;  AD_IN[12]      ; NADV       ; 0.399  ; 0.399  ; Rise       ; NADV                               ;
;  AD_IN[13]      ; NADV       ; 0.834  ; 0.834  ; Rise       ; NADV                               ;
;  AD_IN[14]      ; NADV       ; 0.961  ; 0.961  ; Rise       ; NADV                               ;
;  AD_IN[15]      ; NADV       ; 1.013  ; 1.013  ; Rise       ; NADV                               ;
; AD_IN[*]        ; NWE        ; 0.115  ; 0.115  ; Rise       ; NWE                                ;
;  AD_IN[0]       ; NWE        ; -0.324 ; -0.324 ; Rise       ; NWE                                ;
;  AD_IN[1]       ; NWE        ; 0.115  ; 0.115  ; Rise       ; NWE                                ;
;  AD_IN[2]       ; NWE        ; -0.255 ; -0.255 ; Rise       ; NWE                                ;
;  AD_IN[3]       ; NWE        ; -0.316 ; -0.316 ; Rise       ; NWE                                ;
;  AD_IN[4]       ; NWE        ; -0.329 ; -0.329 ; Rise       ; NWE                                ;
;  AD_IN[5]       ; NWE        ; -0.672 ; -0.672 ; Rise       ; NWE                                ;
;  AD_IN[6]       ; NWE        ; -0.655 ; -0.655 ; Rise       ; NWE                                ;
;  AD_IN[7]       ; NWE        ; -1.019 ; -1.019 ; Rise       ; NWE                                ;
;  AD_IN[8]       ; NWE        ; -1.317 ; -1.317 ; Rise       ; NWE                                ;
;  AD_IN[9]       ; NWE        ; -1.882 ; -1.882 ; Rise       ; NWE                                ;
;  AD_IN[10]      ; NWE        ; -1.884 ; -1.884 ; Rise       ; NWE                                ;
;  AD_IN[11]      ; NWE        ; -1.276 ; -1.276 ; Rise       ; NWE                                ;
;  AD_IN[12]      ; NWE        ; -0.616 ; -0.616 ; Rise       ; NWE                                ;
;  AD_IN[13]      ; NWE        ; -0.912 ; -0.912 ; Rise       ; NWE                                ;
;  AD_IN[14]      ; NWE        ; -0.176 ; -0.176 ; Rise       ; NWE                                ;
;  AD_IN[15]      ; NWE        ; -0.198 ; -0.198 ; Rise       ; NWE                                ;
; ADS930_DATA[*]  ; clk        ; 10.412 ; 10.412 ; Rise       ; inst10|altpll_component|pll|clk[1] ;
;  ADS930_DATA[0] ; clk        ; 9.819  ; 9.819  ; Rise       ; inst10|altpll_component|pll|clk[1] ;
;  ADS930_DATA[1] ; clk        ; 9.326  ; 9.326  ; Rise       ; inst10|altpll_component|pll|clk[1] ;
;  ADS930_DATA[2] ; clk        ; 8.891  ; 8.891  ; Rise       ; inst10|altpll_component|pll|clk[1] ;
;  ADS930_DATA[3] ; clk        ; 10.412 ; 10.412 ; Rise       ; inst10|altpll_component|pll|clk[1] ;
;  ADS930_DATA[4] ; clk        ; 9.193  ; 9.193  ; Rise       ; inst10|altpll_component|pll|clk[1] ;
;  ADS930_DATA[5] ; clk        ; 9.362  ; 9.362  ; Rise       ; inst10|altpll_component|pll|clk[1] ;
;  ADS930_DATA[6] ; clk        ; 9.437  ; 9.437  ; Rise       ; inst10|altpll_component|pll|clk[1] ;
;  ADS930_DATA[7] ; clk        ; 9.858  ; 9.858  ; Rise       ; inst10|altpll_component|pll|clk[1] ;
+-----------------+------------+--------+--------+------------+------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Hold Times                                                                                         ;
+-----------------+------------+---------+---------+------------+------------------------------------+
; Data Port       ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                    ;
+-----------------+------------+---------+---------+------------+------------------------------------+
; A16             ; NADV       ; -0.759  ; -0.759  ; Rise       ; NADV                               ;
; A17             ; NADV       ; -0.737  ; -0.737  ; Rise       ; NADV                               ;
; A18             ; NADV       ; -1.088  ; -1.088  ; Rise       ; NADV                               ;
; AD_IN[*]        ; NADV       ; 0.200   ; 0.200   ; Rise       ; NADV                               ;
;  AD_IN[0]       ; NADV       ; -1.124  ; -1.124  ; Rise       ; NADV                               ;
;  AD_IN[1]       ; NADV       ; -1.392  ; -1.392  ; Rise       ; NADV                               ;
;  AD_IN[2]       ; NADV       ; -1.274  ; -1.274  ; Rise       ; NADV                               ;
;  AD_IN[3]       ; NADV       ; -0.815  ; -0.815  ; Rise       ; NADV                               ;
;  AD_IN[4]       ; NADV       ; -0.970  ; -0.970  ; Rise       ; NADV                               ;
;  AD_IN[5]       ; NADV       ; -0.471  ; -0.471  ; Rise       ; NADV                               ;
;  AD_IN[6]       ; NADV       ; -0.640  ; -0.640  ; Rise       ; NADV                               ;
;  AD_IN[7]       ; NADV       ; -0.177  ; -0.177  ; Rise       ; NADV                               ;
;  AD_IN[8]       ; NADV       ; 0.200   ; 0.200   ; Rise       ; NADV                               ;
;  AD_IN[9]       ; NADV       ; 0.179   ; 0.179   ; Rise       ; NADV                               ;
;  AD_IN[10]      ; NADV       ; 0.170   ; 0.170   ; Rise       ; NADV                               ;
;  AD_IN[11]      ; NADV       ; -0.263  ; -0.263  ; Rise       ; NADV                               ;
;  AD_IN[12]      ; NADV       ; -0.347  ; -0.347  ; Rise       ; NADV                               ;
;  AD_IN[13]      ; NADV       ; -0.782  ; -0.782  ; Rise       ; NADV                               ;
;  AD_IN[14]      ; NADV       ; -0.909  ; -0.909  ; Rise       ; NADV                               ;
;  AD_IN[15]      ; NADV       ; -0.961  ; -0.961  ; Rise       ; NADV                               ;
; AD_IN[*]        ; NWE        ; 2.373   ; 2.373   ; Rise       ; NWE                                ;
;  AD_IN[0]       ; NWE        ; 0.943   ; 0.943   ; Rise       ; NWE                                ;
;  AD_IN[1]       ; NWE        ; 0.966   ; 0.966   ; Rise       ; NWE                                ;
;  AD_IN[2]       ; NWE        ; 0.926   ; 0.926   ; Rise       ; NWE                                ;
;  AD_IN[3]       ; NWE        ; 0.774   ; 0.774   ; Rise       ; NWE                                ;
;  AD_IN[4]       ; NWE        ; 0.946   ; 0.946   ; Rise       ; NWE                                ;
;  AD_IN[5]       ; NWE        ; 1.276   ; 1.276   ; Rise       ; NWE                                ;
;  AD_IN[6]       ; NWE        ; 1.552   ; 1.552   ; Rise       ; NWE                                ;
;  AD_IN[7]       ; NWE        ; 2.371   ; 2.371   ; Rise       ; NWE                                ;
;  AD_IN[8]       ; NWE        ; 2.373   ; 2.373   ; Rise       ; NWE                                ;
;  AD_IN[9]       ; NWE        ; 2.199   ; 2.199   ; Rise       ; NWE                                ;
;  AD_IN[10]      ; NWE        ; 2.190   ; 2.190   ; Rise       ; NWE                                ;
;  AD_IN[11]      ; NWE        ; 1.413   ; 1.413   ; Rise       ; NWE                                ;
;  AD_IN[12]      ; NWE        ; 1.394   ; 1.394   ; Rise       ; NWE                                ;
;  AD_IN[13]      ; NWE        ; 1.600   ; 1.600   ; Rise       ; NWE                                ;
;  AD_IN[14]      ; NWE        ; 0.844   ; 0.844   ; Rise       ; NWE                                ;
;  AD_IN[15]      ; NWE        ; 0.810   ; 0.810   ; Rise       ; NWE                                ;
; ADS930_DATA[*]  ; clk        ; -8.743  ; -8.743  ; Rise       ; inst10|altpll_component|pll|clk[1] ;
;  ADS930_DATA[0] ; clk        ; -9.671  ; -9.671  ; Rise       ; inst10|altpll_component|pll|clk[1] ;
;  ADS930_DATA[1] ; clk        ; -9.178  ; -9.178  ; Rise       ; inst10|altpll_component|pll|clk[1] ;
;  ADS930_DATA[2] ; clk        ; -8.743  ; -8.743  ; Rise       ; inst10|altpll_component|pll|clk[1] ;
;  ADS930_DATA[3] ; clk        ; -10.264 ; -10.264 ; Rise       ; inst10|altpll_component|pll|clk[1] ;
;  ADS930_DATA[4] ; clk        ; -9.045  ; -9.045  ; Rise       ; inst10|altpll_component|pll|clk[1] ;
;  ADS930_DATA[5] ; clk        ; -9.214  ; -9.214  ; Rise       ; inst10|altpll_component|pll|clk[1] ;
;  ADS930_DATA[6] ; clk        ; -9.289  ; -9.289  ; Rise       ; inst10|altpll_component|pll|clk[1] ;
;  ADS930_DATA[7] ; clk        ; -9.710  ; -9.710  ; Rise       ; inst10|altpll_component|pll|clk[1] ;
+-----------------+------------+---------+---------+------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+------------------+------------------------+--------+--------+------------+------------------------------------+
; Data Port        ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+------------------+------------------------+--------+--------+------------+------------------------------------+
; panduan_FIFOADIN ; NADV                   ; 15.640 ; 15.640 ; Rise       ; NADV                               ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ; 5.769  ;        ; Rise       ; SAVE_ADDR:inst|ADDR[0]             ;
; AD_IN[*]         ; SAVE_ADDR:inst|ADDR[0] ; 12.566 ; 12.566 ; Fall       ; SAVE_ADDR:inst|ADDR[0]             ;
;  AD_IN[0]        ; SAVE_ADDR:inst|ADDR[0] ; 11.962 ; 11.962 ; Fall       ; SAVE_ADDR:inst|ADDR[0]             ;
;  AD_IN[1]        ; SAVE_ADDR:inst|ADDR[0] ; 12.075 ; 12.075 ; Fall       ; SAVE_ADDR:inst|ADDR[0]             ;
;  AD_IN[2]        ; SAVE_ADDR:inst|ADDR[0] ; 12.516 ; 12.516 ; Fall       ; SAVE_ADDR:inst|ADDR[0]             ;
;  AD_IN[3]        ; SAVE_ADDR:inst|ADDR[0] ; 11.650 ; 11.650 ; Fall       ; SAVE_ADDR:inst|ADDR[0]             ;
;  AD_IN[4]        ; SAVE_ADDR:inst|ADDR[0] ; 12.566 ; 12.566 ; Fall       ; SAVE_ADDR:inst|ADDR[0]             ;
;  AD_IN[5]        ; SAVE_ADDR:inst|ADDR[0] ; 12.103 ; 12.103 ; Fall       ; SAVE_ADDR:inst|ADDR[0]             ;
;  AD_IN[6]        ; SAVE_ADDR:inst|ADDR[0] ; 11.678 ; 11.678 ; Fall       ; SAVE_ADDR:inst|ADDR[0]             ;
;  AD_IN[7]        ; SAVE_ADDR:inst|ADDR[0] ; 10.795 ; 10.795 ; Fall       ; SAVE_ADDR:inst|ADDR[0]             ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ;        ; 5.769  ; Fall       ; SAVE_ADDR:inst|ADDR[0]             ;
; adclk            ; clk                    ; 5.198  ; 5.198  ; Rise       ; clk                                ;
; output[*]        ; clk                    ; 9.274  ; 9.274  ; Rise       ; clk                                ;
;  output[0]       ; clk                    ; 8.808  ; 8.808  ; Rise       ; clk                                ;
;  output[1]       ; clk                    ; 8.805  ; 8.805  ; Rise       ; clk                                ;
;  output[2]       ; clk                    ; 9.254  ; 9.254  ; Rise       ; clk                                ;
;  output[3]       ; clk                    ; 8.962  ; 8.962  ; Rise       ; clk                                ;
;  output[4]       ; clk                    ; 9.274  ; 9.274  ; Rise       ; clk                                ;
;  output[5]       ; clk                    ; 9.012  ; 9.012  ; Rise       ; clk                                ;
;  output[6]       ; clk                    ; 8.951  ; 8.951  ; Rise       ; clk                                ;
;  output[7]       ; clk                    ; 8.599  ; 8.599  ; Rise       ; clk                                ;
; adclk            ; clk                    ; 5.198  ; 5.198  ; Fall       ; clk                                ;
; ADS930CLk        ; clk                    ; 6.892  ;        ; Rise       ; inst10|altpll_component|pll|clk[0] ;
; INT0             ; clk                    ; 9.909  ; 9.909  ; Rise       ; inst10|altpll_component|pll|clk[0] ;
; wr_enable        ; clk                    ; 10.096 ; 10.096 ; Rise       ; inst10|altpll_component|pll|clk[0] ;
; ADS930CLk        ; clk                    ;        ; 6.892  ; Fall       ; inst10|altpll_component|pll|clk[0] ;
+------------------+------------------------+--------+--------+------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+------------------+------------------------+--------+--------+------------+------------------------------------+
; Data Port        ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+------------------+------------------------+--------+--------+------------+------------------------------------+
; panduan_FIFOADIN ; NADV                   ; 13.888 ; 13.888 ; Rise       ; NADV                               ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ; 5.769  ;        ; Rise       ; SAVE_ADDR:inst|ADDR[0]             ;
; AD_IN[*]         ; SAVE_ADDR:inst|ADDR[0] ; 10.795 ; 10.795 ; Fall       ; SAVE_ADDR:inst|ADDR[0]             ;
;  AD_IN[0]        ; SAVE_ADDR:inst|ADDR[0] ; 11.962 ; 11.962 ; Fall       ; SAVE_ADDR:inst|ADDR[0]             ;
;  AD_IN[1]        ; SAVE_ADDR:inst|ADDR[0] ; 12.075 ; 12.075 ; Fall       ; SAVE_ADDR:inst|ADDR[0]             ;
;  AD_IN[2]        ; SAVE_ADDR:inst|ADDR[0] ; 12.516 ; 12.516 ; Fall       ; SAVE_ADDR:inst|ADDR[0]             ;
;  AD_IN[3]        ; SAVE_ADDR:inst|ADDR[0] ; 11.650 ; 11.650 ; Fall       ; SAVE_ADDR:inst|ADDR[0]             ;
;  AD_IN[4]        ; SAVE_ADDR:inst|ADDR[0] ; 12.566 ; 12.566 ; Fall       ; SAVE_ADDR:inst|ADDR[0]             ;
;  AD_IN[5]        ; SAVE_ADDR:inst|ADDR[0] ; 12.103 ; 12.103 ; Fall       ; SAVE_ADDR:inst|ADDR[0]             ;
;  AD_IN[6]        ; SAVE_ADDR:inst|ADDR[0] ; 11.678 ; 11.678 ; Fall       ; SAVE_ADDR:inst|ADDR[0]             ;
;  AD_IN[7]        ; SAVE_ADDR:inst|ADDR[0] ; 10.795 ; 10.795 ; Fall       ; SAVE_ADDR:inst|ADDR[0]             ;
; panduan_FIFOADIN ; SAVE_ADDR:inst|ADDR[0] ;        ; 5.769  ; Fall       ; SAVE_ADDR:inst|ADDR[0]             ;
; adclk            ; clk                    ; 5.198  ; 5.198  ; Rise       ; clk                                ;
; output[*]        ; clk                    ; 8.599  ; 8.599  ; Rise       ; clk                                ;
;  output[0]       ; clk                    ; 8.808  ; 8.808  ; Rise       ; clk                                ;
;  output[1]       ; clk                    ; 8.805  ; 8.805  ; Rise       ; clk                                ;
;  output[2]       ; clk                    ; 9.254  ; 9.254  ; Rise       ; clk                                ;
;  output[3]       ; clk                    ; 8.962  ; 8.962  ; Rise       ; clk                                ;
;  output[4]       ; clk                    ; 9.274  ; 9.274  ; Rise       ; clk                                ;
;  output[5]       ; clk                    ; 9.012  ; 9.012  ; Rise       ; clk                                ;
;  output[6]       ; clk                    ; 8.951  ; 8.951  ; Rise       ; clk                                ;
;  output[7]       ; clk                    ; 8.599  ; 8.599  ; Rise       ; clk                                ;
; adclk            ; clk                    ; 5.198  ; 5.198  ; Fall       ; clk                                ;
; ADS930CLk        ; clk                    ; 6.892  ;        ; Rise       ; inst10|altpll_component|pll|clk[0] ;
; INT0             ; clk                    ; 9.909  ; 9.909  ; Rise       ; inst10|altpll_component|pll|clk[0] ;
; wr_enable        ; clk                    ; 10.096 ; 10.096 ; Rise       ; inst10|altpll_component|pll|clk[0] ;
; ADS930CLk        ; clk                    ;        ; 6.892  ; Fall       ; inst10|altpll_component|pll|clk[0] ;
+------------------+------------------------+--------+--------+------------+------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; ADS_SYNC   ; ADS930_SYNC ; 11.983 ;    ;    ; 11.983 ;
; J7_DIN     ; ADS930_DIN  ; 11.998 ;    ;    ; 11.998 ;
; J7_DIN     ; J1_DIN      ; 13.334 ;    ;    ; 13.334 ;
; J7_SCLK    ; ADS930_SCLK ; 12.020 ;    ;    ; 12.020 ;
; J7_SCLK    ; J1_SCLk     ; 13.052 ;    ;    ; 13.052 ;
; J7_SYNC    ; J1_SYNC     ; 13.611 ;    ;    ; 13.611 ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; ADS_SYNC   ; ADS930_SYNC ; 11.983 ;    ;    ; 11.983 ;
; J7_DIN     ; ADS930_DIN  ; 11.998 ;    ;    ; 11.998 ;
; J7_DIN     ; J1_DIN      ; 13.334 ;    ;    ; 13.334 ;
; J7_SCLK    ; ADS930_SCLK ; 12.020 ;    ;    ; 12.020 ;
; J7_SCLK    ; J1_SCLk     ; 13.052 ;    ;    ; 13.052 ;
; J7_SYNC    ; J1_SYNC     ; 13.611 ;    ;    ; 13.611 ;
+------------+-------------+--------+----+----+--------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                     ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; clk                                ; clk                                ; 984      ; 0        ; 0        ; 0        ;
; NWE                                ; clk                                ; 912      ; 0        ; 0        ; 0        ;
; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; NOE                                ; inst10|altpll_component|pll|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 148      ; 0        ; 0        ; 0        ;
; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 872      ; 0        ; 0        ; 0        ;
; NOE                                ; inst10|altpll_component|pll|clk[1] ; 12       ; 0        ; 0        ; 0        ;
; inst10|altpll_component|pll|clk[1] ; NOE                                ; 12       ; 0        ; 0        ; 0        ;
; NADV                               ; NOE                                ; 2413     ; 0        ; 0        ; 0        ;
; NOE                                ; NOE                                ; 860      ; 0        ; 0        ; 0        ;
; SAVE_ADDR:inst|ADDR[0]             ; NOE                                ; 127      ; 127      ; 0        ; 0        ;
; NADV                               ; NWE                                ; 655      ; 0        ; 0        ; 0        ;
; NWE                                ; NWE                                ; 8        ; 0        ; 0        ; 0        ;
; SAVE_ADDR:inst|ADDR[0]             ; NWE                                ; 33       ; 33       ; 0        ; 0        ;
; NOE                                ; SAVE_ADDR:inst|ADDR[0]             ; 0        ; 0        ; 96       ; 0        ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                      ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; clk                                ; clk                                ; 984      ; 0        ; 0        ; 0        ;
; NWE                                ; clk                                ; 912      ; 0        ; 0        ; 0        ;
; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; NOE                                ; inst10|altpll_component|pll|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; inst10|altpll_component|pll|clk[0] ; inst10|altpll_component|pll|clk[1] ; 148      ; 0        ; 0        ; 0        ;
; inst10|altpll_component|pll|clk[1] ; inst10|altpll_component|pll|clk[1] ; 872      ; 0        ; 0        ; 0        ;
; NOE                                ; inst10|altpll_component|pll|clk[1] ; 12       ; 0        ; 0        ; 0        ;
; inst10|altpll_component|pll|clk[1] ; NOE                                ; 12       ; 0        ; 0        ; 0        ;
; NADV                               ; NOE                                ; 2413     ; 0        ; 0        ; 0        ;
; NOE                                ; NOE                                ; 860      ; 0        ; 0        ; 0        ;
; SAVE_ADDR:inst|ADDR[0]             ; NOE                                ; 127      ; 127      ; 0        ; 0        ;
; NADV                               ; NWE                                ; 655      ; 0        ; 0        ; 0        ;
; NWE                                ; NWE                                ; 8        ; 0        ; 0        ; 0        ;
; SAVE_ADDR:inst|ADDR[0]             ; NWE                                ; 33       ; 33       ; 0        ; 0        ;
; NOE                                ; SAVE_ADDR:inst|ADDR[0]             ; 0        ; 0        ; 96       ; 0        ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------+
; Recovery Transfers                                                              ;
+------------+------------------------+----------+----------+----------+----------+
; From Clock ; To Clock               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------+----------+----------+----------+----------+
; NOE        ; SAVE_ADDR:inst|ADDR[0] ; 0        ; 0        ; 8        ; 8        ;
+------------+------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------+
; Removal Transfers                                                               ;
+------------+------------------------+----------+----------+----------+----------+
; From Clock ; To Clock               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------+----------+----------+----------+----------+
; NOE        ; SAVE_ADDR:inst|ADDR[0] ; 0        ; 0        ; 8        ; 8        ;
+------------+------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 32    ; 32   ;
; Unconstrained Input Port Paths  ; 74    ; 74   ;
; Unconstrained Output Ports      ; 35    ; 35   ;
; Unconstrained Output Port Paths ; 61    ; 61   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Mon May 04 10:41:04 2015
Info: Command: quartus_sta FPGA_EP2C -c FPGA_EP2C
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Warning (335093): TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_86f1
        Info (332166): set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp|dffpipe_te9:dffpipe9|dffe10a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'FPGA_EP2C.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 40.000 -waveform {0.000 20.000} -name clk clk
    Info (332110): create_generated_clock -source {inst10|altpll_component|pll|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {inst10|altpll_component|pll|clk[0]} {inst10|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {inst10|altpll_component|pll|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {inst10|altpll_component|pll|clk[1]} {inst10|altpll_component|pll|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name NWE NWE
    Info (332105): create_clock -period 1.000 -name NADV NADV
    Info (332105): create_clock -period 1.000 -name SAVE_ADDR:inst|ADDR[0] SAVE_ADDR:inst|ADDR[0]
    Info (332105): create_clock -period 1.000 -name NOE NOE
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -8.697
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.697       -65.073 SAVE_ADDR:inst|ADDR[0] 
    Info (332119):    -8.690      -259.082 clk 
    Info (332119):    -7.665       -88.195 inst10|altpll_component|pll|clk[1] 
    Info (332119):    -5.596      -680.636 NOE 
    Info (332119):    -4.076      -144.348 NWE 
    Info (332119):    -3.878        -7.383 inst10|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -7.326
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.326      -192.600 NWE 
    Info (332119):    -6.337      -509.039 NOE 
    Info (332119):    -1.481        -2.568 inst10|altpll_component|pll|clk[0] 
    Info (332119):     0.861         0.000 inst10|altpll_component|pll|clk[1] 
    Info (332119):     1.321         0.000 clk 
    Info (332119):     7.718         0.000 SAVE_ADDR:inst|ADDR[0] 
Info (332146): Worst-case recovery slack is -0.611
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.611        -1.062 SAVE_ADDR:inst|ADDR[0] 
Info (332146): Worst-case removal slack is -1.170
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.170        -7.912 SAVE_ADDR:inst|ADDR[0] 
Info (332146): Worst-case minimum pulse width slack is -1.583
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.583      -526.147 NOE 
    Info (332119):    -1.583      -151.835 NWE 
    Info (332119):    -1.583       -51.667 NADV 
    Info (332119):     0.500         0.000 SAVE_ADDR:inst|ADDR[0] 
    Info (332119):     3.182         0.000 inst10|altpll_component|pll|clk[1] 
    Info (332119):     8.182         0.000 inst10|altpll_component|pll|clk[0] 
    Info (332119):    18.182         0.000 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 429 megabytes
    Info: Processing ended: Mon May 04 10:41:05 2015
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


