Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4.1 (lin64) Build 1149489 Thu Feb 19 16:01:47 MST 2015
| Date              : Wed Nov 25 11:52:11 2015
| Host              : eecs-digital-23 running 64-bit Ubuntu 12.04.5 LTS
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file labkit_timing_summary_routed.rpt -rpx labkit_timing_summary_routed.rpx
| Design            : labkit
| Device            : 7a100t-csg324
| Speed File        : -3  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 29 register/latch pins with no clock driven by root clock pin: clockgen/clock_25mhz_reg/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga1/vcount_reg[1]/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga1/vcount_reg[2]/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga1/vcount_reg[3]/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga1/vcount_reg[4]/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga1/vcount_reg[5]/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga1/vcount_reg[6]/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga1/vcount_reg[7]/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga1/vcount_reg[8]/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga1/vcount_reg[9]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 107 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.860        0.000                      0                  108        0.217        0.000                      0                  108        3.000        0.000                       0                    70  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
pixelclk/inst/clk_100mhz  {0.000 5.000}      10.000          100.000         
  clk_65mhz_clk_wiz_0     {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0      {0.000 25.000}     50.000          20.000          
sys_clk_pin               {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
pixelclk/inst/clk_100mhz                                                                                                                                                    3.000        0.000                       0                     1  
  clk_65mhz_clk_wiz_0          10.246        0.000                      0                  106        0.217        0.000                      0                  106        7.192        0.000                       0                    63  
  clkfbout_clk_wiz_0                                                                                                                                                       48.408        0.000                       0                     3  
sys_clk_pin                     8.860        0.000                      0                    2        0.278        0.000                      0                    2        4.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  pixelclk/inst/clk_100mhz
  To Clock:  pixelclk/inst/clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pixelclk/inst/clk_100mhz
Waveform:           { 0 5 }
Period:             10.000
Sources:            { pixelclk/inst/clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                 
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249     10.000  8.751   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKIN1  
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKIN1  
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKIN1  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_65mhz_clk_wiz_0
  To Clock:  clk_65mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.246ns  (required time - arrival time)
  Source:                 vga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            o/enabled_pixel_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.955ns  (logic 1.530ns (30.875%)  route 3.425ns (69.125%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 16.525 - 15.385 ) 
    Source Clock Delay      (SCD):    1.261ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=61, routed)          1.258     1.262    vga1/CLK
    SLICE_X8Y97                                                       r  vga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.361     1.623 r  vga1/hcount_reg[2]/Q
                         net (fo=33, routed)          1.450     3.072    vga1/O1[2]
    SLICE_X1Y93          LUT4 (Prop_lut4_I0_O)        0.199     3.271 r  vga1/enabled_pixel[11]_i_151/O
                         net (fo=1, routed)           0.000     3.271    o/I1[1]
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.683 r  o/enabled_pixel_reg[11]_i_118/CO[3]
                         net (fo=1, routed)           0.000     3.683    o/n_0_enabled_pixel_reg[11]_i_118
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.772 r  o/enabled_pixel_reg[11]_i_78/CO[3]
                         net (fo=1, routed)           0.000     3.772    o/n_0_enabled_pixel_reg[11]_i_78
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.861 r  o/enabled_pixel_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000     3.861    o/n_0_enabled_pixel_reg[11]_i_38
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.950 r  o/enabled_pixel_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.626     4.576    o/n_0_enabled_pixel_reg[11]_i_19
    SLICE_X3Y96          LUT6 (Prop_lut6_I0_O)        0.097     4.673 r  o/enabled_pixel[11]_i_8/O
                         net (fo=1, routed)           0.613     5.286    o/n_0_enabled_pixel[11]_i_8
    SLICE_X8Y98          LUT6 (Prop_lut6_I0_O)        0.097     5.383 r  o/enabled_pixel[11]_i_3/O
                         net (fo=2, routed)           0.737     6.120    o/n_0_enabled_pixel[11]_i_3
    SLICE_X8Y100         LUT2 (Prop_lut2_I1_O)        0.097     6.217 r  o/enabled_pixel[11]_i_1/O
                         net (fo=1, routed)           0.000     6.217    o/n_0_enabled_pixel[11]_i_1
    SLICE_X8Y100         FDRE                                         r  o/enabled_pixel_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=61, routed)          1.138    16.525    o/CLK
    SLICE_X8Y100                                                      r  o/enabled_pixel_reg[11]/C
                         clock pessimism              0.001    16.526    
                         clock uncertainty           -0.132    16.394    
    SLICE_X8Y100         FDRE (Setup_fdre_C_D)        0.069    16.463    o/enabled_pixel_reg[11]
  -------------------------------------------------------------------
                         required time                         16.463    
                         arrival time                          -6.217    
  -------------------------------------------------------------------
                         slack                                 10.246    

Slack (MET) :             10.362ns  (required time - arrival time)
  Source:                 vga1/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            o/enabled_pixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.782ns  (logic 1.302ns (27.227%)  route 3.480ns (72.773%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 16.525 - 15.385 ) 
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=61, routed)          1.318     1.322    vga1/CLK
    SLICE_X7Y95                                                       r  vga1/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.341     1.663 r  vga1/hcount_reg[5]/Q
                         net (fo=36, routed)          1.611     3.274    vga1/O1[5]
    SLICE_X3Y99          LUT4 (Prop_lut4_I3_O)        0.097     3.371 r  vga1/enabled_pixel[7]_i_46/O
                         net (fo=1, routed)           0.000     3.371    vga1/n_0_enabled_pixel[7]_i_46
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.672 r  vga1/enabled_pixel_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.001     3.672    o/CO[0]
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     3.792 r  o/enabled_pixel_reg[7]_i_8/CO[1]
                         net (fo=1, routed)           0.585     4.377    o/n_2_enabled_pixel_reg[7]_i_8
    SLICE_X3Y101         LUT6 (Prop_lut6_I5_O)        0.249     4.626 r  o/enabled_pixel[7]_i_3/O
                         net (fo=1, routed)           0.713     5.339    o/n_0_enabled_pixel[7]_i_3
    SLICE_X8Y99          LUT6 (Prop_lut6_I0_O)        0.097     5.436 r  o/enabled_pixel[7]_i_2/O
                         net (fo=2, routed)           0.571     6.007    o/n_0_enabled_pixel[7]_i_2
    SLICE_X8Y100         LUT2 (Prop_lut2_I1_O)        0.097     6.104 r  o/enabled_pixel[3]_i_1/O
                         net (fo=1, routed)           0.000     6.104    o/n_0_enabled_pixel[3]_i_1
    SLICE_X8Y100         FDRE                                         r  o/enabled_pixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=61, routed)          1.138    16.525    o/CLK
    SLICE_X8Y100                                                      r  o/enabled_pixel_reg[3]/C
                         clock pessimism              0.001    16.526    
                         clock uncertainty           -0.132    16.394    
    SLICE_X8Y100         FDRE (Setup_fdre_C_D)        0.072    16.466    o/enabled_pixel_reg[3]
  -------------------------------------------------------------------
                         required time                         16.466    
                         arrival time                          -6.104    
  -------------------------------------------------------------------
                         slack                                 10.362    

Slack (MET) :             10.374ns  (required time - arrival time)
  Source:                 vga1/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            o/enabled_pixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.796ns  (logic 1.318ns (27.481%)  route 3.478ns (72.519%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 16.525 - 15.385 ) 
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=61, routed)          1.318     1.322    vga1/CLK
    SLICE_X7Y95                                                       r  vga1/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.341     1.663 r  vga1/hcount_reg[5]/Q
                         net (fo=36, routed)          1.611     3.274    vga1/O1[5]
    SLICE_X3Y99          LUT4 (Prop_lut4_I3_O)        0.097     3.371 r  vga1/enabled_pixel[7]_i_46/O
                         net (fo=1, routed)           0.000     3.371    vga1/n_0_enabled_pixel[7]_i_46
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.672 r  vga1/enabled_pixel_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.001     3.672    o/CO[0]
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     3.792 r  o/enabled_pixel_reg[7]_i_8/CO[1]
                         net (fo=1, routed)           0.585     4.377    o/n_2_enabled_pixel_reg[7]_i_8
    SLICE_X3Y101         LUT6 (Prop_lut6_I5_O)        0.249     4.626 r  o/enabled_pixel[7]_i_3/O
                         net (fo=1, routed)           0.713     5.339    o/n_0_enabled_pixel[7]_i_3
    SLICE_X8Y99          LUT6 (Prop_lut6_I0_O)        0.097     5.436 r  o/enabled_pixel[7]_i_2/O
                         net (fo=2, routed)           0.569     6.005    o/n_0_enabled_pixel[7]_i_2
    SLICE_X8Y100         LUT2 (Prop_lut2_I1_O)        0.113     6.118 r  o/enabled_pixel[7]_i_1/O
                         net (fo=1, routed)           0.000     6.118    o/n_0_enabled_pixel[7]_i_1
    SLICE_X8Y100         FDRE                                         r  o/enabled_pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=61, routed)          1.138    16.525    o/CLK
    SLICE_X8Y100                                                      r  o/enabled_pixel_reg[7]/C
                         clock pessimism              0.001    16.526    
                         clock uncertainty           -0.132    16.394    
    SLICE_X8Y100         FDRE (Setup_fdre_C_D)        0.098    16.492    o/enabled_pixel_reg[7]
  -------------------------------------------------------------------
                         required time                         16.492    
                         arrival time                          -6.118    
  -------------------------------------------------------------------
                         slack                                 10.374    

Slack (MET) :             12.063ns  (required time - arrival time)
  Source:                 calc/divider/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            calc/vel_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 0.684ns (22.572%)  route 2.346ns (77.428%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.157ns = ( 16.542 - 15.385 ) 
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=61, routed)          1.254     1.258    calc/divider/clock_65mhz
    SLICE_X8Y88                                                       r  calc/divider/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.393     1.651 r  calc/divider/counter_reg[10]/Q
                         net (fo=2, routed)           0.617     2.267    calc/divider/counter[10]
    SLICE_X9Y87          LUT6 (Prop_lut6_I1_O)        0.097     2.364 r  calc/divider/counter[31]_i_8/O
                         net (fo=1, routed)           0.592     2.957    calc/divider/n_0_counter[31]_i_8
    SLICE_X9Y89          LUT6 (Prop_lut6_I5_O)        0.097     3.054 r  calc/divider/counter[31]_i_1/O
                         net (fo=33, routed)          0.800     3.854    calc/divider/n_0_counter[31]_i_1
    SLICE_X12Y97         LUT6 (Prop_lut6_I5_O)        0.097     3.951 r  calc/divider/vel[3]_i_1/O
                         net (fo=4, routed)           0.337     4.288    calc/n_0_divider
    SLICE_X12Y96         FDRE                                         r  calc/vel_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=61, routed)          1.155    16.542    calc/clock_65mhz
    SLICE_X12Y96                                                      r  calc/vel_reg[0]/C
                         clock pessimism              0.060    16.602    
                         clock uncertainty           -0.132    16.470    
    SLICE_X12Y96         FDRE (Setup_fdre_C_CE)      -0.119    16.351    calc/vel_reg[0]
  -------------------------------------------------------------------
                         required time                         16.351    
                         arrival time                          -4.288    
  -------------------------------------------------------------------
                         slack                                 12.063    

Slack (MET) :             12.063ns  (required time - arrival time)
  Source:                 calc/divider/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            calc/vel_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 0.684ns (22.572%)  route 2.346ns (77.428%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.157ns = ( 16.542 - 15.385 ) 
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=61, routed)          1.254     1.258    calc/divider/clock_65mhz
    SLICE_X8Y88                                                       r  calc/divider/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.393     1.651 r  calc/divider/counter_reg[10]/Q
                         net (fo=2, routed)           0.617     2.267    calc/divider/counter[10]
    SLICE_X9Y87          LUT6 (Prop_lut6_I1_O)        0.097     2.364 r  calc/divider/counter[31]_i_8/O
                         net (fo=1, routed)           0.592     2.957    calc/divider/n_0_counter[31]_i_8
    SLICE_X9Y89          LUT6 (Prop_lut6_I5_O)        0.097     3.054 r  calc/divider/counter[31]_i_1/O
                         net (fo=33, routed)          0.800     3.854    calc/divider/n_0_counter[31]_i_1
    SLICE_X12Y97         LUT6 (Prop_lut6_I5_O)        0.097     3.951 r  calc/divider/vel[3]_i_1/O
                         net (fo=4, routed)           0.337     4.288    calc/n_0_divider
    SLICE_X12Y96         FDRE                                         r  calc/vel_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=61, routed)          1.155    16.542    calc/clock_65mhz
    SLICE_X12Y96                                                      r  calc/vel_reg[1]/C
                         clock pessimism              0.060    16.602    
                         clock uncertainty           -0.132    16.470    
    SLICE_X12Y96         FDRE (Setup_fdre_C_CE)      -0.119    16.351    calc/vel_reg[1]
  -------------------------------------------------------------------
                         required time                         16.351    
                         arrival time                          -4.288    
  -------------------------------------------------------------------
                         slack                                 12.063    

Slack (MET) :             12.063ns  (required time - arrival time)
  Source:                 calc/divider/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            calc/vel_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 0.684ns (22.572%)  route 2.346ns (77.428%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.157ns = ( 16.542 - 15.385 ) 
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=61, routed)          1.254     1.258    calc/divider/clock_65mhz
    SLICE_X8Y88                                                       r  calc/divider/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.393     1.651 r  calc/divider/counter_reg[10]/Q
                         net (fo=2, routed)           0.617     2.267    calc/divider/counter[10]
    SLICE_X9Y87          LUT6 (Prop_lut6_I1_O)        0.097     2.364 r  calc/divider/counter[31]_i_8/O
                         net (fo=1, routed)           0.592     2.957    calc/divider/n_0_counter[31]_i_8
    SLICE_X9Y89          LUT6 (Prop_lut6_I5_O)        0.097     3.054 r  calc/divider/counter[31]_i_1/O
                         net (fo=33, routed)          0.800     3.854    calc/divider/n_0_counter[31]_i_1
    SLICE_X12Y97         LUT6 (Prop_lut6_I5_O)        0.097     3.951 r  calc/divider/vel[3]_i_1/O
                         net (fo=4, routed)           0.337     4.288    calc/n_0_divider
    SLICE_X12Y96         FDRE                                         r  calc/vel_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=61, routed)          1.155    16.542    calc/clock_65mhz
    SLICE_X12Y96                                                      r  calc/vel_reg[2]/C
                         clock pessimism              0.060    16.602    
                         clock uncertainty           -0.132    16.470    
    SLICE_X12Y96         FDRE (Setup_fdre_C_CE)      -0.119    16.351    calc/vel_reg[2]
  -------------------------------------------------------------------
                         required time                         16.351    
                         arrival time                          -4.288    
  -------------------------------------------------------------------
                         slack                                 12.063    

Slack (MET) :             12.063ns  (required time - arrival time)
  Source:                 calc/divider/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            calc/vel_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 0.684ns (22.572%)  route 2.346ns (77.428%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.157ns = ( 16.542 - 15.385 ) 
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=61, routed)          1.254     1.258    calc/divider/clock_65mhz
    SLICE_X8Y88                                                       r  calc/divider/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.393     1.651 r  calc/divider/counter_reg[10]/Q
                         net (fo=2, routed)           0.617     2.267    calc/divider/counter[10]
    SLICE_X9Y87          LUT6 (Prop_lut6_I1_O)        0.097     2.364 r  calc/divider/counter[31]_i_8/O
                         net (fo=1, routed)           0.592     2.957    calc/divider/n_0_counter[31]_i_8
    SLICE_X9Y89          LUT6 (Prop_lut6_I5_O)        0.097     3.054 r  calc/divider/counter[31]_i_1/O
                         net (fo=33, routed)          0.800     3.854    calc/divider/n_0_counter[31]_i_1
    SLICE_X12Y97         LUT6 (Prop_lut6_I5_O)        0.097     3.951 r  calc/divider/vel[3]_i_1/O
                         net (fo=4, routed)           0.337     4.288    calc/n_0_divider
    SLICE_X12Y96         FDRE                                         r  calc/vel_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=61, routed)          1.155    16.542    calc/clock_65mhz
    SLICE_X12Y96                                                      r  calc/vel_reg[3]/C
                         clock pessimism              0.060    16.602    
                         clock uncertainty           -0.132    16.470    
    SLICE_X12Y96         FDRE (Setup_fdre_C_CE)      -0.119    16.351    calc/vel_reg[3]
  -------------------------------------------------------------------
                         required time                         16.351    
                         arrival time                          -4.288    
  -------------------------------------------------------------------
                         slack                                 12.063    

Slack (MET) :             12.151ns  (required time - arrival time)
  Source:                 vga1/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga1/vcount_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.772ns  (logic 0.632ns (22.804%)  route 2.140ns (77.197%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 16.525 - 15.385 ) 
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=61, routed)          1.318     1.322    vga1/CLK
    SLICE_X7Y95                                                       r  vga1/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.341     1.663 r  vga1/hcount_reg[5]/Q
                         net (fo=36, routed)          0.939     2.602    vga1/O1[5]
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.097     2.699 r  vga1/hcount[10]_i_4/O
                         net (fo=1, routed)           0.174     2.873    vga1/n_0_hcount[10]_i_4
    SLICE_X9Y97          LUT6 (Prop_lut6_I0_O)        0.097     2.970 r  vga1/hcount[10]_i_2/O
                         net (fo=4, routed)           0.596     3.565    vga1/n_0_hcount[10]_i_2
    SLICE_X9Y98          LUT6 (Prop_lut6_I5_O)        0.097     3.662 r  vga1/vcount[9]_i_1/O
                         net (fo=10, routed)          0.431     4.093    vga1/n_0_vcount[9]_i_1
    SLICE_X9Y100         FDRE                                         r  vga1/vcount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=61, routed)          1.138    16.525    vga1/CLK
    SLICE_X9Y100                                                      r  vga1/vcount_reg[0]/C
                         clock pessimism              0.001    16.526    
                         clock uncertainty           -0.132    16.394    
    SLICE_X9Y100         FDRE (Setup_fdre_C_CE)      -0.150    16.244    vga1/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                         16.244    
                         arrival time                          -4.093    
  -------------------------------------------------------------------
                         slack                                 12.151    

Slack (MET) :             12.151ns  (required time - arrival time)
  Source:                 vga1/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga1/vcount_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.772ns  (logic 0.632ns (22.804%)  route 2.140ns (77.197%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 16.525 - 15.385 ) 
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=61, routed)          1.318     1.322    vga1/CLK
    SLICE_X7Y95                                                       r  vga1/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.341     1.663 r  vga1/hcount_reg[5]/Q
                         net (fo=36, routed)          0.939     2.602    vga1/O1[5]
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.097     2.699 r  vga1/hcount[10]_i_4/O
                         net (fo=1, routed)           0.174     2.873    vga1/n_0_hcount[10]_i_4
    SLICE_X9Y97          LUT6 (Prop_lut6_I0_O)        0.097     2.970 r  vga1/hcount[10]_i_2/O
                         net (fo=4, routed)           0.596     3.565    vga1/n_0_hcount[10]_i_2
    SLICE_X9Y98          LUT6 (Prop_lut6_I5_O)        0.097     3.662 r  vga1/vcount[9]_i_1/O
                         net (fo=10, routed)          0.431     4.093    vga1/n_0_vcount[9]_i_1
    SLICE_X9Y100         FDRE                                         r  vga1/vcount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=61, routed)          1.138    16.525    vga1/CLK
    SLICE_X9Y100                                                      r  vga1/vcount_reg[3]/C
                         clock pessimism              0.001    16.526    
                         clock uncertainty           -0.132    16.394    
    SLICE_X9Y100         FDRE (Setup_fdre_C_CE)      -0.150    16.244    vga1/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                         16.244    
                         arrival time                          -4.093    
  -------------------------------------------------------------------
                         slack                                 12.151    

Slack (MET) :             12.220ns  (required time - arrival time)
  Source:                 vga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga1/hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_0 rise@15.385ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.078ns  (logic 0.943ns (30.639%)  route 2.135ns (69.361%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.157ns = ( 16.542 - 15.385 ) 
    Source Clock Delay      (SCD):    1.261ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.414     1.414    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.027    -1.613 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.540    -0.073    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     0.003 r  pixelclk/inst/clkout1_buf/O
                         net (fo=61, routed)          1.258     1.261    vga1/CLK
    SLICE_X9Y93                                                       r  vga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.341     1.602 f  vga1/hcount_reg[0]/Q
                         net (fo=34, routed)          1.325     2.926    vga1/O1[0]
    SLICE_X7Y95          LUT5 (Prop_lut5_I2_O)        0.097     3.023 r  vga1/hcount[9]_i_2/O
                         net (fo=5, routed)           0.619     3.642    vga1/n_0_hcount[9]_i_2
    SLICE_X8Y97          LUT5 (Prop_lut5_I2_O)        0.255     3.897 r  vga1/hcount[10]_i_3/O
                         net (fo=1, routed)           0.191     4.088    vga1/n_0_hcount[10]_i_3
    SLICE_X8Y97          LUT4 (Prop_lut4_I2_O)        0.250     4.338 r  vga1/hcount[10]_i_1/O
                         net (fo=1, routed)           0.000     4.338    vga1/hcount[10]
    SLICE_X8Y97          FDRE                                         r  vga1/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.311    16.695    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.846    13.849 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    15.315    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    15.387 r  pixelclk/inst/clkout1_buf/O
                         net (fo=61, routed)          1.155    16.542    vga1/CLK
    SLICE_X8Y97                                                       r  vga1/hcount_reg[10]/C
                         clock pessimism              0.078    16.620    
                         clock uncertainty           -0.132    16.488    
    SLICE_X8Y97          FDRE (Setup_fdre_C_D)        0.070    16.558    vga1/hcount_reg[10]
  -------------------------------------------------------------------
                         required time                         16.558    
                         arrival time                          -4.338    
  -------------------------------------------------------------------
                         slack                                 12.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 vga1/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga1/vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.476%)  route 0.424ns (69.524%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=61, routed)          0.572     0.574    vga1/CLK
    SLICE_X9Y100                                                      r  vga1/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.141     0.715 r  vga1/vcount_reg[0]/Q
                         net (fo=15, routed)          0.424     1.139    vga1/Q[0]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.045     1.184 r  vga1/vcount[4]_i_1/O
                         net (fo=1, routed)           0.000     1.184    vga1/n_0_vcount[4]_i_1
    SLICE_X8Y99          FDRE                                         r  vga1/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=61, routed)          0.845     0.847    vga1/CLK
    SLICE_X8Y99                                                       r  vga1/vcount_reg[4]/C
                         clock pessimism              0.000     0.847    
    SLICE_X8Y99          FDRE (Hold_fdre_C_D)         0.120     0.967    vga1/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 vga1/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga1/vcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.360%)  route 0.163ns (46.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=61, routed)          0.574     0.576    vga1/CLK
    SLICE_X9Y99                                                       r  vga1/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141     0.717 r  vga1/vcount_reg[6]/Q
                         net (fo=18, routed)          0.163     0.879    vga1/Q[6]
    SLICE_X9Y98          LUT6 (Prop_lut6_I2_O)        0.045     0.924 r  vga1/vcount[1]_i_1/O
                         net (fo=1, routed)           0.000     0.924    vga1/n_0_vcount[1]_i_1
    SLICE_X9Y98          FDRE                                         r  vga1/vcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=61, routed)          0.845     0.847    vga1/CLK
    SLICE_X9Y98                                                       r  vga1/vcount_reg[1]/C
                         clock pessimism             -0.255     0.592    
    SLICE_X9Y98          FDRE (Hold_fdre_C_D)         0.092     0.684    vga1/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 vga1/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga1/vcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.207%)  route 0.164ns (46.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=61, routed)          0.574     0.576    vga1/CLK
    SLICE_X9Y99                                                       r  vga1/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141     0.717 r  vga1/vcount_reg[6]/Q
                         net (fo=18, routed)          0.164     0.880    vga1/Q[6]
    SLICE_X9Y98          LUT6 (Prop_lut6_I2_O)        0.045     0.925 r  vga1/vcount[2]_i_1/O
                         net (fo=1, routed)           0.000     0.925    vga1/n_0_vcount[2]_i_1
    SLICE_X9Y98          FDRE                                         r  vga1/vcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=61, routed)          0.845     0.847    vga1/CLK
    SLICE_X9Y98                                                       r  vga1/vcount_reg[2]/C
                         clock pessimism             -0.255     0.592    
    SLICE_X9Y98          FDRE (Hold_fdre_C_D)         0.091     0.683    vga1/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 vga1/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga1/hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.189ns (47.922%)  route 0.205ns (52.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=61, routed)          0.573     0.575    vga1/CLK
    SLICE_X9Y93                                                       r  vga1/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141     0.716 r  vga1/hcount_reg[0]/Q
                         net (fo=34, routed)          0.205     0.921    vga1/O1[0]
    SLICE_X8Y95          LUT4 (Prop_lut4_I2_O)        0.048     0.969 r  vga1/hcount[3]_i_1/O
                         net (fo=1, routed)           0.000     0.969    vga1/hcount[3]
    SLICE_X8Y95          FDRE                                         r  vga1/hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=61, routed)          0.844     0.846    vga1/CLK
    SLICE_X8Y95                                                       r  vga1/hcount_reg[3]/C
                         clock pessimism             -0.255     0.591    
    SLICE_X8Y95          FDRE (Hold_fdre_C_D)         0.133     0.724    vga1/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 calc/vel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            calc/vel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (56.896%)  route 0.158ns (43.104%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=61, routed)          0.573     0.575    calc/clock_65mhz
    SLICE_X12Y96                                                      r  calc/vel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.164     0.739 r  calc/vel_reg[0]/Q
                         net (fo=9, routed)           0.158     0.897    calc/Q[0]
    SLICE_X12Y96         LUT6 (Prop_lut6_I3_O)        0.045     0.942 r  calc/vel[1]_i_1/O
                         net (fo=1, routed)           0.000     0.942    calc/p_0_out[1]
    SLICE_X12Y96         FDRE                                         r  calc/vel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=61, routed)          0.844     0.846    calc/clock_65mhz
    SLICE_X12Y96                                                      r  calc/vel_reg[1]/C
                         clock pessimism             -0.271     0.575    
    SLICE_X12Y96         FDRE (Hold_fdre_C_D)         0.121     0.696    calc/vel_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 calc/dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            calc/vel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.513%)  route 0.174ns (45.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=61, routed)          0.574     0.576    calc/clock_65mhz
    SLICE_X12Y97                                                      r  calc/dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.164     0.740 r  calc/dir_reg/Q
                         net (fo=16, routed)          0.174     0.914    calc/dir
    SLICE_X12Y96         LUT6 (Prop_lut6_I2_O)        0.045     0.959 r  calc/vel[3]_i_2/O
                         net (fo=1, routed)           0.000     0.959    calc/p_0_out[3]
    SLICE_X12Y96         FDRE                                         r  calc/vel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=61, routed)          0.844     0.846    calc/clock_65mhz
    SLICE_X12Y96                                                      r  calc/vel_reg[3]/C
                         clock pessimism             -0.255     0.591    
    SLICE_X12Y96         FDRE (Hold_fdre_C_D)         0.121     0.712    calc/vel_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 calc/dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            calc/vel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.230%)  route 0.176ns (45.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=61, routed)          0.574     0.576    calc/clock_65mhz
    SLICE_X12Y97                                                      r  calc/dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.164     0.740 r  calc/dir_reg/Q
                         net (fo=16, routed)          0.176     0.916    calc/dir
    SLICE_X12Y96         LUT6 (Prop_lut6_I2_O)        0.045     0.961 r  calc/vel[2]_i_1/O
                         net (fo=1, routed)           0.000     0.961    calc/p_0_out[2]
    SLICE_X12Y96         FDRE                                         r  calc/vel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=61, routed)          0.844     0.846    calc/clock_65mhz
    SLICE_X12Y96                                                      r  calc/vel_reg[2]/C
                         clock pessimism             -0.255     0.591    
    SLICE_X12Y96         FDRE (Hold_fdre_C_D)         0.120     0.711    calc/vel_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 calc/vel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            calc/dir_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.807%)  route 0.187ns (47.193%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=61, routed)          0.573     0.575    calc/clock_65mhz
    SLICE_X12Y96                                                      r  calc/vel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.164     0.739 r  calc/vel_reg[3]/Q
                         net (fo=10, routed)          0.187     0.925    calc/divider/Q[2]
    SLICE_X12Y97         LUT6 (Prop_lut6_I5_O)        0.045     0.970 r  calc/divider/dir_i_1/O
                         net (fo=1, routed)           0.000     0.970    calc/n_1_divider
    SLICE_X12Y97         FDRE                                         r  calc/dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=61, routed)          0.845     0.847    calc/clock_65mhz
    SLICE_X12Y97                                                      r  calc/dir_reg/C
                         clock pessimism             -0.255     0.592    
    SLICE_X12Y97         FDRE (Hold_fdre_C_D)         0.120     0.712    calc/dir_reg
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 calc/divider/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            calc/divider/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.274ns (69.703%)  route 0.119ns (30.297%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=61, routed)          0.571     0.573    calc/divider/clock_65mhz
    SLICE_X8Y89                                                       r  calc/divider/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.164     0.737 r  calc/divider/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     0.856    calc/divider/counter[15]
    SLICE_X8Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.966 r  calc/divider/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.966    calc/divider/data0[15]
    SLICE_X8Y89          FDRE                                         r  calc/divider/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=61, routed)          0.842     0.844    calc/divider/clock_65mhz
    SLICE_X8Y89                                                       r  calc/divider/counter_reg[15]/C
                         clock pessimism             -0.271     0.573    
    SLICE_X8Y89          FDRE (Hold_fdre_C_D)         0.134     0.707    calc/divider/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 calc/divider/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            calc/divider/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_0 rise@0.000ns - clk_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.274ns (69.458%)  route 0.120ns (30.542%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.624     0.624    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=61, routed)          0.572     0.574    calc/divider/clock_65mhz
    SLICE_X8Y90                                                       r  calc/divider/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.164     0.738 r  calc/divider/counter_reg[19]/Q
                         net (fo=2, routed)           0.120     0.858    calc/divider/counter[19]
    SLICE_X8Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.968 r  calc/divider/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.968    calc/divider/data0[19]
    SLICE_X8Y90          FDRE                                         r  calc/divider/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.898     0.898    pixelclk/inst/clk_100mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pixelclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pixelclk/inst/clk_65mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pixelclk/inst/clkout1_buf/O
                         net (fo=61, routed)          0.843     0.845    calc/divider/clock_65mhz
    SLICE_X8Y90                                                       r  calc/divider/counter_reg[19]/C
                         clock pessimism             -0.271     0.574    
    SLICE_X8Y90          FDRE (Hold_fdre_C_D)         0.134     0.708    calc/divider/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_65mhz_clk_wiz_0
Waveform:           { 0 7.69231 }
Period:             15.385
Sources:            { pixelclk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                  
Min Period        n/a     BUFG/I              n/a            1.592     15.385  13.792   BUFGCTRL_X0Y1    pixelclk/inst/clkout1_buf/I          
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249     15.385  14.136   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKOUT0  
Min Period        n/a     FDRE/C              n/a            1.000     15.385  14.385   SLICE_X12Y97     calc/dir_reg/C                       
Min Period        n/a     FDRE/C              n/a            1.000     15.385  14.385   SLICE_X9Y87      calc/divider/counter_reg[0]/C        
Min Period        n/a     FDRE/C              n/a            1.000     15.385  14.385   SLICE_X8Y88      calc/divider/counter_reg[10]/C       
Min Period        n/a     FDRE/C              n/a            1.000     15.385  14.385   SLICE_X8Y88      calc/divider/counter_reg[11]/C       
Min Period        n/a     FDRE/C              n/a            1.000     15.385  14.385   SLICE_X8Y88      calc/divider/counter_reg[12]/C       
Min Period        n/a     FDRE/C              n/a            1.000     15.385  14.385   SLICE_X8Y89      calc/divider/counter_reg[13]/C       
Min Period        n/a     FDRE/C              n/a            1.000     15.385  14.385   SLICE_X8Y89      calc/divider/counter_reg[14]/C       
Min Period        n/a     FDRE/C              n/a            1.000     15.385  14.385   SLICE_X8Y89      calc/divider/counter_reg[15]/C       
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   15.385  197.975  MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKOUT0  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X9Y87      calc/divider/counter_reg[0]/C        
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X8Y86      calc/divider/counter_reg[1]/C        
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X8Y86      calc/divider/counter_reg[2]/C        
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X8Y86      calc/divider/counter_reg[3]/C        
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X8Y86      calc/divider/counter_reg[4]/C        
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X8Y87      calc/divider/counter_reg[5]/C        
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X8Y87      calc/divider/counter_reg[6]/C        
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X8Y87      calc/divider/counter_reg[7]/C        
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X8Y87      calc/divider/counter_reg[8]/C        
Low Pulse Width   Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X8Y100     o/enabled_pixel_reg[11]/C            
High Pulse Width  Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X12Y97     calc/dir_reg/C                       
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X12Y97     calc/dir_reg/C                       
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X9Y87      calc/divider/counter_reg[0]/C        
High Pulse Width  Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X8Y90      calc/divider/counter_reg[17]/C       
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X8Y90      calc/divider/counter_reg[17]/C       
High Pulse Width  Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X8Y90      calc/divider/counter_reg[18]/C       
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X8Y90      calc/divider/counter_reg[18]/C       
High Pulse Width  Slow    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X8Y90      calc/divider/counter_reg[19]/C       
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X8Y90      calc/divider/counter_reg[19]/C       
High Pulse Width  Fast    FDRE/C              n/a            0.500     7.692   7.192    SLICE_X8Y86      calc/divider/counter_reg[1]/C        



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform:           { 0 25 }
Period:             50.000
Sources:            { pixelclk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                   
Min Period  n/a     BUFG/I               n/a            1.592     50.000  48.408   BUFGCTRL_X0Y2    pixelclk/inst/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     50.000  48.751   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     50.000  48.751   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   50.000  50.000   MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   50.000  163.360  MMCME2_ADV_X0Y0  pixelclk/inst/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.860ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.278ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.860ns  (required time - arrival time)
  Source:                 clockgen/counter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockgen/clock_25mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.528ns (46.542%)  route 0.606ns (53.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.807ns = ( 13.807 - 10.000 ) 
    Source Clock Delay      (SCD):    4.054ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.318     4.054    clockgen/CLK100MHZ_BUFG
    SLICE_X0Y88                                                       r  clockgen/counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.313     4.367 r  clockgen/counter_reg/Q
                         net (fo=2, routed)           0.606     4.973    clockgen/counter
    SLICE_X0Y88          LUT2 (Prop_lut2_I0_O)        0.215     5.188 r  clockgen/clock_25mhz_i_1/O
                         net (fo=1, routed)           0.000     5.188    clockgen/n_0_clock_25mhz_i_1
    SLICE_X0Y88          FDRE                                         r  clockgen/clock_25mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.217    13.807    clockgen/CLK100MHZ_BUFG
    SLICE_X0Y88                                                       r  clockgen/clock_25mhz_reg/C
                         clock pessimism              0.247    14.054    
                         clock uncertainty           -0.035    14.018    
    SLICE_X0Y88          FDRE (Setup_fdre_C_D)        0.030    14.048    clockgen/clock_25mhz_reg
  -------------------------------------------------------------------
                         required time                         14.048    
                         arrival time                          -5.188    
  -------------------------------------------------------------------
                         slack                                  8.860    

Slack (MET) :             8.894ns  (required time - arrival time)
  Source:                 clockgen/counter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockgen/counter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.528ns (46.542%)  route 0.606ns (53.458%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.807ns = ( 13.807 - 10.000 ) 
    Source Clock Delay      (SCD):    4.054ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.318     4.054    clockgen/CLK100MHZ_BUFG
    SLICE_X0Y88                                                       r  clockgen/counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.313     4.367 f  clockgen/counter_reg/Q
                         net (fo=2, routed)           0.606     4.973    clockgen/counter
    SLICE_X0Y88          LUT1 (Prop_lut1_I0_O)        0.215     5.188 r  clockgen/counter_i_1/O
                         net (fo=1, routed)           0.000     5.188    clockgen/n_0_counter_i_1
    SLICE_X0Y88          FDRE                                         r  clockgen/counter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           1.217    13.807    clockgen/CLK100MHZ_BUFG
    SLICE_X0Y88                                                       r  clockgen/counter_reg/C
                         clock pessimism              0.247    14.054    
                         clock uncertainty           -0.035    14.018    
    SLICE_X0Y88          FDRE (Setup_fdre_C_D)        0.064    14.082    clockgen/counter_reg
  -------------------------------------------------------------------
                         required time                         14.082    
                         arrival time                          -5.188    
  -------------------------------------------------------------------
                         slack                                  8.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 clockgen/clock_25mhz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockgen/clock_25mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.465%)  route 0.183ns (49.535%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.602     1.435    clockgen/CLK100MHZ_BUFG
    SLICE_X0Y88                                                       r  clockgen/clock_25mhz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     1.576 r  clockgen/clock_25mhz_reg/Q
                         net (fo=30, routed)          0.183     1.759    clockgen/clock_25mhz
    SLICE_X0Y88          LUT2 (Prop_lut2_I1_O)        0.045     1.804 r  clockgen/clock_25mhz_i_1/O
                         net (fo=1, routed)           0.000     1.804    clockgen/n_0_clock_25mhz_i_1
    SLICE_X0Y88          FDRE                                         r  clockgen/clock_25mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.875     1.944    clockgen/CLK100MHZ_BUFG
    SLICE_X0Y88                                                       r  clockgen/clock_25mhz_reg/C
                         clock pessimism             -0.508     1.435    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.091     1.526    clockgen/clock_25mhz_reg
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 clockgen/counter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockgen/counter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.226ns (44.980%)  route 0.276ns (55.020%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.602     1.435    clockgen/CLK100MHZ_BUFG
    SLICE_X0Y88                                                       r  clockgen/counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.128     1.563 f  clockgen/counter_reg/Q
                         net (fo=2, routed)           0.276     1.840    clockgen/counter
    SLICE_X0Y88          LUT1 (Prop_lut1_I0_O)        0.098     1.938 r  clockgen/counter_i_1/O
                         net (fo=1, routed)           0.000     1.938    clockgen/n_0_counter_i_1
    SLICE_X0Y88          FDRE                                         r  clockgen/counter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK100MHZ_BUFG_inst/O
                         net (fo=3, routed)           0.875     1.944    clockgen/CLK100MHZ_BUFG
    SLICE_X0Y88                                                       r  clockgen/counter_reg/C
                         clock pessimism             -0.508     1.435    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.107     1.542    clockgen/counter_reg
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.395    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location        Pin                         
Min Period        n/a     BUFG/I   n/a            1.592     10.000  8.408  BUFGCTRL_X0Y16  CLK100MHZ_BUFG_inst/I       
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X0Y88     clockgen/clock_25mhz_reg/C  
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X0Y88     clockgen/counter_reg/C      
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X0Y88     clockgen/clock_25mhz_reg/C  
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X0Y88     clockgen/counter_reg/C      
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X0Y88     clockgen/clock_25mhz_reg/C  
Low Pulse Width   Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X0Y88     clockgen/counter_reg/C      
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X0Y88     clockgen/clock_25mhz_reg/C  
High Pulse Width  Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X0Y88     clockgen/clock_25mhz_reg/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X0Y88     clockgen/counter_reg/C      
High Pulse Width  Fast    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X0Y88     clockgen/counter_reg/C      



