// Seed: 1711379495
module module_0 (
    input supply1 id_0,
    input supply1 id_1
);
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input tri0 id_2,
    input wor id_3,
    input wand id_4,
    input tri0 id_5,
    output tri id_6,
    input uwire id_7,
    output tri0 id_8,
    input uwire id_9,
    input tri id_10,
    input wire id_11,
    input uwire id_12,
    input supply1 id_13,
    input tri id_14,
    input wire id_15,
    output supply0 id_16,
    input uwire id_17,
    output uwire id_18,
    input tri id_19,
    output tri1 id_20,
    input uwire id_21
);
  wire id_23;
  tri0 id_24;
  xor primCall (
      id_18,
      id_4,
      id_2,
      id_12,
      id_10,
      id_17,
      id_15,
      id_24,
      id_3,
      id_0,
      id_11,
      id_21,
      id_7,
      id_1,
      id_13,
      id_5,
      id_14,
      id_9,
      id_23,
      id_19
  );
  module_0 modCall_1 (
      id_2,
      id_4
  );
  assign modCall_1.id_0 = 0;
  assign id_24 = 1;
endmodule
