OpenROAD 24Q3-11673-g154f14ab7e 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 32 thread(s).
source /OpenROAD-flow-scripts/flow/platforms/asap7/liberty_suppressions.tcl
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz
read_liberty /OpenROAD-flow-scripts/flow/platforms/asap7/lib/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
read_db ./results/asap7/tritone/aggressive/5_1_grt.odb
source /OpenROAD-flow-scripts/flow/platforms/asap7/setRC.tcl
detailed_route -output_drc ./reports/asap7/tritone/aggressive/5_route_drc.rpt -output_maze ./results/asap7/tritone/aggressive/maze.log -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       14
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   ternary_cpu_system
Die area:                 ( 0 0 ) ( 12152 12152 )
Number of track patterns: 32
Number of DEF vias:       0
Number of components:     479
Number of terminals:      111
Number of snets:          2
Number of nets:           506

[INFO DRT-0167] List of default vias:
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 84.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 6379.
[INFO DRT-0033] V1 shape region query size = 7358.
[INFO DRT-0033] M2 shape region query size = 348.
[INFO DRT-0033] V2 shape region query size = 180.
[INFO DRT-0033] M3 shape region query size = 180.
[INFO DRT-0033] V3 shape region query size = 120.
[INFO DRT-0033] M4 shape region query size = 156.
[INFO DRT-0033] V4 shape region query size = 120.
[INFO DRT-0033] M5 shape region query size = 145.
[INFO DRT-0033] V5 shape region query size = 16.
[INFO DRT-0033] M6 shape region query size = 16.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 441 pins.
[INFO DRT-0081]   Complete 84 unique inst patterns.
[INFO DRT-0084]   Complete 222 groups.
#scanned instances     = 479
#unique  instances     = 84
#stdCellGenAp          = 2224
#stdCellValidPlanarAp  = 66
#stdCellValidViaAp     = 1729
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1037
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:01, memory = 267.72 (MB), peak = 267.72 (MB)

[INFO DRT-0157] Number of guides:     2500

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 21 STEP 570 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 21 STEP 570 ;
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 802.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 692.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 349.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 82.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 43.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 0.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 0.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 0.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 267.97 (MB), peak = 267.97 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1194 vertical wires in 1 frboxes and 774 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 80 vertical wires in 1 frboxes and 121 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 274.97 (MB), peak = 274.97 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 275.47 (MB), peak = 275.47 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 552.61 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 480.13 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 407.17 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 332.63 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 483.22 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:00, memory = 373.07 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:01, memory = 531.33 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:01, memory = 418.56 (MB).
    Completing 100% with 18 violations.
    elapsed time = 00:00:03, memory = 447.60 (MB).
[INFO DRT-0199]   Number of violations = 36.
Viol/Layer          M1     M2     M3
EOL                  0      1      0
Metal Spacing        4      0      5
Recheck              0     13      5
Short                1      4      0
eolKeepOut           0      3      0
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:03, memory = 978.99 (MB), peak = 990.85 (MB)
Total wire length = 593 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 196 um.
Total wire length on LAYER M3 = 286 um.
Total wire length on LAYER M4 = 77 um.
Total wire length on LAYER M5 = 32 um.
Total wire length on LAYER M6 = 0 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2498.
Up-via summary (total 2498):

---------------
 Active       0
     M1    1007
     M2    1288
     M3     159
     M4      44
     M5       0
     M6       0
     M7       0
     M8       0
     M9       0
---------------
       2498


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 36 violations.
    elapsed time = 00:00:00, memory = 1238.64 (MB).
    Completing 20% with 36 violations.
    elapsed time = 00:00:00, memory = 1061.91 (MB).
    Completing 30% with 25 violations.
    elapsed time = 00:00:01, memory = 1367.45 (MB).
    Completing 40% with 25 violations.
    elapsed time = 00:00:01, memory = 1234.18 (MB).
    Completing 50% with 25 violations.
    elapsed time = 00:00:01, memory = 1114.23 (MB).
    Completing 60% with 21 violations.
    elapsed time = 00:00:02, memory = 1373.73 (MB).
    Completing 70% with 21 violations.
    elapsed time = 00:00:02, memory = 1167.86 (MB).
    Completing 80% with 19 violations.
    elapsed time = 00:00:03, memory = 1464.40 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:03, memory = 1332.44 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:04, memory = 1194.16 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer          M3
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:04, memory = 1206.16 (MB), peak = 1497.36 (MB)
Total wire length = 586 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 192 um.
Total wire length on LAYER M3 = 285 um.
Total wire length on LAYER M4 = 78 um.
Total wire length on LAYER M5 = 30 um.
Total wire length on LAYER M6 = 0 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2436.
Up-via summary (total 2436):

---------------
 Active       0
     M1    1006
     M2    1242
     M3     144
     M4      44
     M5       0
     M6       0
     M7       0
     M8       0
     M9       0
---------------
       2436


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1206.16 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1206.16 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 1206.16 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 1206.16 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 1206.16 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 1206.16 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 1206.16 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 1206.16 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 1206.16 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 1219.46 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer          M3
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1219.46 (MB), peak = 1497.36 (MB)
Total wire length = 586 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 190 um.
Total wire length on LAYER M3 = 285 um.
Total wire length on LAYER M4 = 79 um.
Total wire length on LAYER M5 = 30 um.
Total wire length on LAYER M6 = 0 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2440.
Up-via summary (total 2440):

---------------
 Active       0
     M1    1006
     M2    1246
     M3     144
     M4      44
     M5       0
     M6       0
     M7       0
     M8       0
     M9       0
---------------
       2440


[INFO DRT-0195] Start 3rd stubborn tiles iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:02, memory = 4308.74 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:03, memory = 4690.56 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:03, memory = 4937.93 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:03, memory = 4798.07 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:04, memory = 4473.34 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:04, memory = 4130.98 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:04, memory = 3547.82 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:04, memory = 3107.43 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:04, memory = 2479.85 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:05, memory = 1978.17 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:02:13, elapsed time = 00:00:05, memory = 1978.17 (MB), peak = 5014.23 (MB)
Total wire length = 587 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 190 um.
Total wire length on LAYER M3 = 285 um.
Total wire length on LAYER M4 = 80 um.
Total wire length on LAYER M5 = 30 um.
Total wire length on LAYER M6 = 0 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2439.
Up-via summary (total 2439):

---------------
 Active       0
     M1    1006
     M2    1243
     M3     146
     M4      44
     M5       0
     M6       0
     M7       0
     M8       0
     M9       0
---------------
       2439


[INFO DRT-0198] Complete detail routing.
Total wire length = 587 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 190 um.
Total wire length on LAYER M3 = 285 um.
Total wire length on LAYER M4 = 80 um.
Total wire length on LAYER M5 = 30 um.
Total wire length on LAYER M6 = 0 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 2439.
Up-via summary (total 2439):

---------------
 Active       0
     M1    1006
     M2    1243
     M3     146
     M4      44
     M5       0
     M6       0
     M7       0
     M8       0
     M9       0
---------------
       2439


[INFO DRT-0267] cpu time = 00:02:36, elapsed time = 00:00:14, memory = 1978.42 (MB), peak = 5014.23 (MB)

[INFO DRT-0180] Post processing.
Took 16 seconds: detailed_route -output_drc ./reports/asap7/tritone/aggressive/5_route_drc.rpt -output_maze ./results/asap7/tritone/aggressive/maze.log -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[WARNING GRT-0246] No diode with LEF class CORE ANTENNACELL found.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Report metrics stage 5, detailed route...

==========================================================================
detailed route report_design_area
--------------------------------------------------------------------------
Design area 41 um^2 65% utilization.
Elapsed time: 0:17.26[h:]min:sec. CPU time: user 121.28 sys 53.03 (1009%). Peak memory: 5134572KB.
Log                        Elapsed/s Peak Memory/MB  sha1sum .odb [0:20)
5_2_route                         17           5014 db52e5f482eb423d7354
