<dec f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h' l='334' type='void llvm::ScheduleDAGInstrs::dumpNode(const llvm::SUnit &amp; SU) const'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='1330' u='c' c='_ZN4llvm17SwingSchedulerDAG20computeNodeFunctionsERNS_11SmallVectorINS_7NodeSetELj8EEE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='627' u='c' c='_ZN4llvm13ScheduleDAGMI11releaseSuccEPNS_5SUnitEPNS_4SDepE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='664' u='c' c='_ZN4llvm13ScheduleDAGMI11releasePredEPNS_5SUnitEPNS_4SDepE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='910' u='c' c='_ZNK4llvm13ScheduleDAGMI12dumpScheduleEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='3271' u='c' c='_ZN4llvm16GenericScheduler17reschedulePhysRegEPNS_5SUnitEb'/>
<use f='llvm/llvm/lib/CodeGen/PostRASchedulerList.cpp' l='258' u='c' c='_ZNK12_GLOBAL__N_120SchedulePostRATDList12dumpScheduleEv'/>
<use f='llvm/llvm/lib/CodeGen/PostRASchedulerList.cpp' l='464' u='c' c='_ZN12_GLOBAL__N_120SchedulePostRATDList11ReleaseSuccEPN4llvm5SUnitEPNS1_4SDepE'/>
<use f='llvm/llvm/lib/CodeGen/PostRASchedulerList.cpp' l='501' u='c' c='_ZN12_GLOBAL__N_120SchedulePostRATDList19ScheduleNodeTopDownEPN4llvm5SUnitEj'/>
<inh f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='590' c='_ZNK4llvm11ScheduleDAG8dumpNodeERKNS_5SUnitE'/>
<def f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='1127' ll='1133' type='void llvm::ScheduleDAGInstrs::dumpNode(const llvm::SUnit &amp; SU) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600MachineScheduler.cpp' l='129' u='c' c='_ZN4llvm17R600SchedStrategy8pickNodeERb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600MachineScheduler.cpp' l='135' u='c' c='_ZN4llvm17R600SchedStrategy8pickNodeERb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600MachineScheduler.cpp' l='190' u='c' c='_ZN4llvm17R600SchedStrategy14releaseTopNodeEPNS_5SUnitE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600MachineScheduler.cpp' l='194' u='c' c='_ZN4llvm17R600SchedStrategy17releaseBottomNodeEPNS_5SUnitE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='473' u='c' c='_ZN4llvm15SIScheduleBlock11releaseSuccEPNS_5SUnitEPNS_4SDepE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='614' u='c' c='_ZN4llvm15SIScheduleBlock10printDebugEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='617' u='c' c='_ZN4llvm15SIScheduleBlock10printDebugEb'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp' l='493' u='c' c='_ZN4llvm23ConvergingVLIWScheduler14traceCandidateEPKcRKNS_10ReadyQueueEPNS_5SUnitEiNS_14PressureChangeE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp' l='986' u='c' c='_ZN4llvm23ConvergingVLIWScheduler8pickNodeERb'/>
