{
  "author": {
    "email": "brunosmmm@gmail.com",
    "name": "Bruno Morais"
  },
  "data": {
    "annotations_linked": [
      "ann_184134_3e7ckycab488",
      "ann_180246_3e7ckye29ad6",
      "ann_161152_3e7cky348c40"
    ],
    "code_commit": "8cd7bc5125aa8da00e9577f129401cf464e3baff",
    "code_commit_message": "feat(ANEM): Phase 8: WB\u2192ID timing hazard fixes \u2014 write-through bypass and JR stall\n\nFix 3 WB\u2192ID timing hazards where register bank reads at ID stage got stale\nvalues when WB wrote the same register at the same rising_edge (distance 3\nin pipeline). Add register bank write-through bypass for A_OUT/B_OUT,\nHI/LO bypass muxes with byte-merge for partial M1 writes, and JR stall\ndetection in hazunit. Add trace comparison infrastructure (tb_trace, Makefile\ncompare targets, TRACE_FORMAT spec). All 32 assertion tests + 9 simulator\ntrace comparisons pass.",
    "files": [
      "ANEM/ANEM.vhd",
      "Makefile",
      "control/hazunit.vhd",
      "regbnk/regbnk.vhd",
      "tests/TRACE_FORMAT.md",
      "tests/tb_trace.vhd"
    ],
    "tasks_linked": [
      "task_184141_f49320",
      "task_180319_de24ab",
      "task_161156_5920fc"
    ]
  },
  "entity_id": null,
  "lamport_clock": 121,
  "operation_id": "op_20260206_210018_5e7e5974",
  "operation_type": "commit_linked",
  "parent_operation": null,
  "timestamp": "2026-02-06T21:00:18.510147+00:00"
}