WARNING: physical memory size is smaller than virtual memory size.
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 20000000
Number of CPUs: 1
Page size: 4096

CPU 0 PAg branch predictor
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Warmup finished CPU 0 instructions: 5000004 cycles: 1279326 cumulative IPC: 3.908 (Simulation time: 00 hr 00 min 38 sec)
Warmup complete CPU 0 instructions: 5000004 cycles: 1279326 cumulative IPC: 3.908 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 10000002 cycles: 3452446 heartbeat IPC: 2.896 cumulative IPC: 2.301 (Simulation time: 00 hr 01 min 35 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 7971505 heartbeat IPC: 2.213 cumulative IPC: 2.241 (Simulation time: 00 hr 03 min 34 sec)
Simulation finished CPU 0 instructions: 20000001 cycles: 8942187 cumulative IPC: 2.237 (Simulation time: 00 hr 04 min 32 sec)
Simulation complete CPU 0 instructions: 20000001 cycles: 8942187 cumulative IPC: 2.237 (Simulation time: 00 hr 04 min 32 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/igor/Documents/traces/628.pop2_s-17B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 2.237 instructions: 20000001 cycles: 8942187
CPU 0 Branch Prediction Accuracy: 97.18% MPKI: 3.218 Average ROB Occupancy at Mispredict: 118.6
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0512
BRANCH_INDIRECT: 0.0016
BRANCH_CONDITIONAL: 3.17
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     241884 HIT:     180717 MISS:      61167
LLC LOAD         ACCESS:     139066 HIT:      83414 MISS:      55652
LLC RFO          ACCESS:      37132 HIT:      32812 MISS:       4320
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      64565 HIT:      64091 MISS:        474
LLC TRANSLATION  ACCESS:       1121 HIT:        400 MISS:        721
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 185.4 cycles
cpu0_DTLB TOTAL        ACCESS:    4299291 HIT:    4258126 MISS:      41165
cpu0_DTLB LOAD         ACCESS:    4299291 HIT:    4258126 MISS:      41165
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.83 cycles
cpu0_ITLB TOTAL        ACCESS:      78028 HIT:      74960 MISS:       3068
cpu0_ITLB LOAD         ACCESS:      78028 HIT:      74960 MISS:       3068
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 1.404 cycles
cpu0_L1D TOTAL        ACCESS:    5202719 HIT:    3912587 MISS:    1290132
cpu0_L1D LOAD         ACCESS:    3688930 HIT:    2803509 MISS:     885421
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    1512437 HIT:    1109008 MISS:     403429
cpu0_L1D TRANSLATION  ACCESS:       1352 HIT:         70 MISS:       1282
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.03 cycles
cpu0_L1I TOTAL        ACCESS:      95512 HIT:      47599 MISS:      47913
cpu0_L1I LOAD         ACCESS:      95512 HIT:      47599 MISS:      47913
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 12.8 cycles
cpu0_L2C TOTAL        ACCESS:     601774 HIT:     424453 MISS:     177321
cpu0_L2C LOAD         ACCESS:     328417 HIT:     189351 MISS:     139066
cpu0_L2C RFO          ACCESS:     109095 HIT:      71963 MISS:      37132
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     163016 HIT:     163014 MISS:          2
cpu0_L2C TRANSLATION  ACCESS:       1246 HIT:        125 MISS:       1121
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 84.3 cycles
cpu0_STLB TOTAL        ACCESS:      17558 HIT:      16572 MISS:        986
cpu0_STLB LOAD         ACCESS:      17558 HIT:      16572 MISS:        986
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 487.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      30265
  ROW_BUFFER_MISS:      30428
 AVG DBUS CONGESTED CYCLE: 3.844
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       2526
  FULL:      12751
