
@misc{arvindpdmn_risc-v_2018,
	title = {{RISC}-{V} {Instruction} {Sets}},
	url = {https://devopedia.org/risc-v-instruction-sets},
	abstract = {The design of RISC-V instruction sets is modular. Rather than take the approach of a large and complex monolith, a modular design enables flexible implementations that suit specific applications.},
	language = {en-gb},
	urldate = {2023-05-12},
	journal = {Devopedia},
	author = {arvindpdmn, hemanthSK},
	month = aug,
	year = {2018},
}

@inproceedings{patterson_50_2018,
	title = {50 {Years} of computer architecture: {From} the mainframe {CPU} to the domain-specific tpu and the open {RISC}-{V} instruction set},
	publisher = {IEEE},
	author = {Patterson, David and Berkeley, UC, Google},
	month = feb,
	year = {2018},
}

@misc{waterman_specifications_nodate,
	title = {Specifications â€“ {RISC}-{V} {International}},
	url = {https://riscv.org/technical/specifications/},
	language = {en-US},
	urldate = {2023-05-13},
	author = {Waterman, Andrew and Patterson, David and Asanovic, Krste},
}

@inproceedings{maximo_h._salinas_implementation_1993,
	title = {Implementation {Independedt} {Model} of an instruction set architecture in {VHDL}},
	publisher = {IEEE},
	author = {{MAXIMO H. SALINAS} and {BARRY W. JOHNSON} and {JAMES H. AYLER}},
	year = {1993},
}
