Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May 16 19:52:56 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file stopwatch_timing_summary_routed.rpt -pb stopwatch_timing_summary_routed.pb -rpx stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : stopwatch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_FND_CNTL/U_CLK_Div/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.952        0.000                      0                  115        0.166        0.000                      0                  115        4.500        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.111        0.000                      0                   80        0.166        0.000                      0                   80        4.500        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.952        0.000                      0                   35        0.632        0.000                      0                   35  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.111ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.111ns  (required time - arrival time)
  Source:                 U_FND_CNTL/U_CLK_Div/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTL/U_CLK_Div/r_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 1.021ns (26.519%)  route 2.829ns (73.481%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.617     5.138    U_FND_CNTL/U_CLK_Div/r_clk_reg_0
    SLICE_X60Y24         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.478     5.616 f  U_FND_CNTL/U_CLK_Div/r_counter_reg[15]/Q
                         net (fo=2, routed)           1.111     6.727    U_FND_CNTL/U_CLK_Div/r_counter_reg_n_0_[15]
    SLICE_X60Y23         LUT5 (Prop_lut5_I1_O)        0.295     7.022 r  U_FND_CNTL/U_CLK_Div/r_counter[16]_i_3/O
                         net (fo=1, routed)           0.689     7.712    U_FND_CNTL/U_CLK_Div/r_counter[16]_i_3_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I4_O)        0.124     7.836 f  U_FND_CNTL/U_CLK_Div/r_counter[16]_i_2/O
                         net (fo=17, routed)          1.028     8.864    U_FND_CNTL/U_CLK_Div/r_clk
    SLICE_X62Y24         LUT2 (Prop_lut2_I0_O)        0.124     8.988 r  U_FND_CNTL/U_CLK_Div/r_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     8.988    U_FND_CNTL/U_CLK_Div/r_counter[11]
    SLICE_X62Y24         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.502    14.843    U_FND_CNTL/U_CLK_Div/r_clk_reg_0
    SLICE_X62Y24         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_counter_reg[11]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y24         FDCE (Setup_fdce_C_D)        0.031    15.099    U_FND_CNTL/U_CLK_Div/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -8.988    
  -------------------------------------------------------------------
                         slack                                  6.111    

Slack (MET) :             6.127ns  (required time - arrival time)
  Source:                 U_FND_CNTL/U_CLK_Div/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTL/U_CLK_Div/r_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.878ns  (logic 1.049ns (27.050%)  route 2.829ns (72.950%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.617     5.138    U_FND_CNTL/U_CLK_Div/r_clk_reg_0
    SLICE_X60Y24         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.478     5.616 f  U_FND_CNTL/U_CLK_Div/r_counter_reg[15]/Q
                         net (fo=2, routed)           1.111     6.727    U_FND_CNTL/U_CLK_Div/r_counter_reg_n_0_[15]
    SLICE_X60Y23         LUT5 (Prop_lut5_I1_O)        0.295     7.022 r  U_FND_CNTL/U_CLK_Div/r_counter[16]_i_3/O
                         net (fo=1, routed)           0.689     7.712    U_FND_CNTL/U_CLK_Div/r_counter[16]_i_3_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I4_O)        0.124     7.836 f  U_FND_CNTL/U_CLK_Div/r_counter[16]_i_2/O
                         net (fo=17, routed)          1.028     8.864    U_FND_CNTL/U_CLK_Div/r_clk
    SLICE_X62Y24         LUT2 (Prop_lut2_I0_O)        0.152     9.016 r  U_FND_CNTL/U_CLK_Div/r_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     9.016    U_FND_CNTL/U_CLK_Div/r_counter[9]
    SLICE_X62Y24         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.502    14.843    U_FND_CNTL/U_CLK_Div/r_clk_reg_0
    SLICE_X62Y24         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_counter_reg[9]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y24         FDCE (Setup_fdce_C_D)        0.075    15.143    U_FND_CNTL/U_CLK_Div/r_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -9.016    
  -------------------------------------------------------------------
                         slack                                  6.127    

Slack (MET) :             6.269ns  (required time - arrival time)
  Source:                 U_FND_CNTL/U_CLK_Div/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTL/U_CLK_Div/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.569ns  (logic 0.897ns (25.134%)  route 2.672ns (74.866%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.617     5.138    U_FND_CNTL/U_CLK_Div/r_clk_reg_0
    SLICE_X60Y24         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.478     5.616 r  U_FND_CNTL/U_CLK_Div/r_counter_reg[15]/Q
                         net (fo=2, routed)           1.111     6.727    U_FND_CNTL/U_CLK_Div/r_counter_reg_n_0_[15]
    SLICE_X60Y23         LUT5 (Prop_lut5_I1_O)        0.295     7.022 f  U_FND_CNTL/U_CLK_Div/r_counter[16]_i_3/O
                         net (fo=1, routed)           0.689     7.712    U_FND_CNTL/U_CLK_Div/r_counter[16]_i_3_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I4_O)        0.124     7.836 r  U_FND_CNTL/U_CLK_Div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.871     8.707    U_FND_CNTL/U_CLK_Div/r_clk
    SLICE_X61Y24         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.501    14.842    U_FND_CNTL/U_CLK_Div/r_clk_reg_0
    SLICE_X61Y24         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_clk_reg/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X61Y24         FDCE (Setup_fdce_C_D)       -0.105    14.976    U_FND_CNTL/U_CLK_Div/r_clk_reg
  -------------------------------------------------------------------
                         required time                         14.976    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                  6.269    

Slack (MET) :             6.323ns  (required time - arrival time)
  Source:                 U_FND_CNTL/U_CLK_Div/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTL/U_CLK_Div/r_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 1.021ns (28.085%)  route 2.614ns (71.915%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.617     5.138    U_FND_CNTL/U_CLK_Div/r_clk_reg_0
    SLICE_X60Y24         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.478     5.616 f  U_FND_CNTL/U_CLK_Div/r_counter_reg[15]/Q
                         net (fo=2, routed)           1.111     6.727    U_FND_CNTL/U_CLK_Div/r_counter_reg_n_0_[15]
    SLICE_X60Y23         LUT5 (Prop_lut5_I1_O)        0.295     7.022 r  U_FND_CNTL/U_CLK_Div/r_counter[16]_i_3/O
                         net (fo=1, routed)           0.689     7.712    U_FND_CNTL/U_CLK_Div/r_counter[16]_i_3_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I4_O)        0.124     7.836 f  U_FND_CNTL/U_CLK_Div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.814     8.650    U_FND_CNTL/U_CLK_Div/r_clk
    SLICE_X62Y24         LUT2 (Prop_lut2_I0_O)        0.124     8.774 r  U_FND_CNTL/U_CLK_Div/r_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     8.774    U_FND_CNTL/U_CLK_Div/r_counter[10]
    SLICE_X62Y24         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.502    14.843    U_FND_CNTL/U_CLK_Div/r_clk_reg_0
    SLICE_X62Y24         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_counter_reg[10]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y24         FDCE (Setup_fdce_C_D)        0.029    15.097    U_FND_CNTL/U_CLK_Div/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -8.774    
  -------------------------------------------------------------------
                         slack                                  6.323    

Slack (MET) :             6.339ns  (required time - arrival time)
  Source:                 U_FND_CNTL/U_CLK_Div/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTL/U_CLK_Div/r_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 1.021ns (27.685%)  route 2.667ns (72.315%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.617     5.138    U_FND_CNTL/U_CLK_Div/r_clk_reg_0
    SLICE_X60Y24         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.478     5.616 f  U_FND_CNTL/U_CLK_Div/r_counter_reg[15]/Q
                         net (fo=2, routed)           1.111     6.727    U_FND_CNTL/U_CLK_Div/r_counter_reg_n_0_[15]
    SLICE_X60Y23         LUT5 (Prop_lut5_I1_O)        0.295     7.022 r  U_FND_CNTL/U_CLK_Div/r_counter[16]_i_3/O
                         net (fo=1, routed)           0.689     7.712    U_FND_CNTL/U_CLK_Div/r_counter[16]_i_3_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I4_O)        0.124     7.836 f  U_FND_CNTL/U_CLK_Div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.866     8.702    U_FND_CNTL/U_CLK_Div/r_clk
    SLICE_X60Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.826 r  U_FND_CNTL/U_CLK_Div/r_counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     8.826    U_FND_CNTL/U_CLK_Div/r_counter[2]
    SLICE_X60Y22         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.504    14.845    U_FND_CNTL/U_CLK_Div/r_clk_reg_0
    SLICE_X60Y22         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_counter_reg[2]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y22         FDCE (Setup_fdce_C_D)        0.081    15.165    U_FND_CNTL/U_CLK_Div/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                          -8.826    
  -------------------------------------------------------------------
                         slack                                  6.339    

Slack (MET) :             6.343ns  (required time - arrival time)
  Source:                 U_FND_CNTL/U_CLK_Div/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTL/U_CLK_Div/r_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 1.047ns (28.595%)  route 2.614ns (71.405%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.617     5.138    U_FND_CNTL/U_CLK_Div/r_clk_reg_0
    SLICE_X60Y24         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.478     5.616 f  U_FND_CNTL/U_CLK_Div/r_counter_reg[15]/Q
                         net (fo=2, routed)           1.111     6.727    U_FND_CNTL/U_CLK_Div/r_counter_reg_n_0_[15]
    SLICE_X60Y23         LUT5 (Prop_lut5_I1_O)        0.295     7.022 r  U_FND_CNTL/U_CLK_Div/r_counter[16]_i_3/O
                         net (fo=1, routed)           0.689     7.712    U_FND_CNTL/U_CLK_Div/r_counter[16]_i_3_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I4_O)        0.124     7.836 f  U_FND_CNTL/U_CLK_Div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.814     8.650    U_FND_CNTL/U_CLK_Div/r_clk
    SLICE_X62Y24         LUT2 (Prop_lut2_I0_O)        0.150     8.800 r  U_FND_CNTL/U_CLK_Div/r_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     8.800    U_FND_CNTL/U_CLK_Div/r_counter[12]
    SLICE_X62Y24         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.502    14.843    U_FND_CNTL/U_CLK_Div/r_clk_reg_0
    SLICE_X62Y24         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_counter_reg[12]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y24         FDCE (Setup_fdce_C_D)        0.075    15.143    U_FND_CNTL/U_CLK_Div/r_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -8.800    
  -------------------------------------------------------------------
                         slack                                  6.343    

Slack (MET) :             6.346ns  (required time - arrival time)
  Source:                 U_Stopwatch_DP/U_MSEC/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MSEC/o_tick_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 1.056ns (29.246%)  route 2.555ns (70.754%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.623     5.144    U_Stopwatch_DP/U_MSEC/CLK
    SLICE_X61Y28         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDCE (Prop_fdce_C_Q)         0.456     5.600 r  U_Stopwatch_DP/U_MSEC/count_reg_reg[1]/Q
                         net (fo=8, routed)           1.371     6.971    U_Stopwatch_DP/U_MSEC/count_reg[1]
    SLICE_X61Y28         LUT2 (Prop_lut2_I0_O)        0.150     7.121 r  U_Stopwatch_DP/U_MSEC/count_reg[6]_i_2/O
                         net (fo=4, routed)           0.478     7.599    U_Stopwatch_DP/U_MSEC/count_reg[6]_i_2_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.326     7.925 r  U_Stopwatch_DP/U_MSEC/o_tick_reg_i_2/O
                         net (fo=1, routed)           0.706     8.631    U_Stopwatch_DP/U_Tick_100hz/o_tick_reg_reg
    SLICE_X63Y26         LUT2 (Prop_lut2_I1_O)        0.124     8.755 r  U_Stopwatch_DP/U_Tick_100hz/o_tick_reg_i_1/O
                         net (fo=1, routed)           0.000     8.755    U_Stopwatch_DP/U_MSEC/o_tick_reg_reg_0
    SLICE_X63Y26         FDCE                                         r  U_Stopwatch_DP/U_MSEC/o_tick_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.504    14.845    U_Stopwatch_DP/U_MSEC/CLK
    SLICE_X63Y26         FDCE                                         r  U_Stopwatch_DP/U_MSEC/o_tick_reg_reg/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X63Y26         FDCE (Setup_fdce_C_D)        0.031    15.101    U_Stopwatch_DP/U_MSEC/o_tick_reg_reg
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                  6.346    

Slack (MET) :             6.348ns  (required time - arrival time)
  Source:                 U_FND_CNTL/U_CLK_Div/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTL/U_CLK_Div/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 1.049ns (28.230%)  route 2.667ns (71.770%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.617     5.138    U_FND_CNTL/U_CLK_Div/r_clk_reg_0
    SLICE_X60Y24         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.478     5.616 f  U_FND_CNTL/U_CLK_Div/r_counter_reg[15]/Q
                         net (fo=2, routed)           1.111     6.727    U_FND_CNTL/U_CLK_Div/r_counter_reg_n_0_[15]
    SLICE_X60Y23         LUT5 (Prop_lut5_I1_O)        0.295     7.022 r  U_FND_CNTL/U_CLK_Div/r_counter[16]_i_3/O
                         net (fo=1, routed)           0.689     7.712    U_FND_CNTL/U_CLK_Div/r_counter[16]_i_3_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I4_O)        0.124     7.836 f  U_FND_CNTL/U_CLK_Div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.866     8.702    U_FND_CNTL/U_CLK_Div/r_clk
    SLICE_X60Y22         LUT2 (Prop_lut2_I0_O)        0.152     8.854 r  U_FND_CNTL/U_CLK_Div/r_counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.854    U_FND_CNTL/U_CLK_Div/r_counter[3]
    SLICE_X60Y22         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.504    14.845    U_FND_CNTL/U_CLK_Div/r_clk_reg_0
    SLICE_X60Y22         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_counter_reg[3]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y22         FDCE (Setup_fdce_C_D)        0.118    15.202    U_FND_CNTL/U_CLK_Div/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                          -8.854    
  -------------------------------------------------------------------
                         slack                                  6.348    

Slack (MET) :             6.441ns  (required time - arrival time)
  Source:                 U_FND_CNTL/U_CLK_Div/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTL/U_CLK_Div/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.568ns  (logic 1.884ns (52.805%)  route 1.684ns (47.195%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.618     5.139    U_FND_CNTL/U_CLK_Div/r_clk_reg_0
    SLICE_X62Y24         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.419     5.558 r  U_FND_CNTL/U_CLK_Div/r_counter_reg[9]/Q
                         net (fo=2, routed)           0.833     6.391    U_FND_CNTL/U_CLK_Div/r_counter_reg_n_0_[9]
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     7.219 r  U_FND_CNTL/U_CLK_Div/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.228    U_FND_CNTL/U_CLK_Div/r_counter0_carry__1_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.562 r  U_FND_CNTL/U_CLK_Div/r_counter0_carry__2/O[1]
                         net (fo=1, routed)           0.842     8.404    U_FND_CNTL/U_CLK_Div/r_counter0_carry__2_n_6
    SLICE_X60Y24         LUT2 (Prop_lut2_I1_O)        0.303     8.707 r  U_FND_CNTL/U_CLK_Div/r_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     8.707    U_FND_CNTL/U_CLK_Div/r_counter[14]
    SLICE_X60Y24         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.501    14.842    U_FND_CNTL/U_CLK_Div/r_clk_reg_0
    SLICE_X60Y24         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_counter_reg[14]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y24         FDCE (Setup_fdce_C_D)        0.081    15.148    U_FND_CNTL/U_CLK_Div/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                  6.441    

Slack (MET) :             6.485ns  (required time - arrival time)
  Source:                 U_FND_CNTL/U_CLK_Div/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FND_CNTL/U_CLK_Div/r_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 1.894ns (53.195%)  route 1.667ns (46.805%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.618     5.139    U_FND_CNTL/U_CLK_Div/r_clk_reg_0
    SLICE_X62Y24         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.419     5.558 r  U_FND_CNTL/U_CLK_Div/r_counter_reg[9]/Q
                         net (fo=2, routed)           0.833     6.391    U_FND_CNTL/U_CLK_Div/r_counter_reg_n_0_[9]
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     7.219 r  U_FND_CNTL/U_CLK_Div/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.228    U_FND_CNTL/U_CLK_Div/r_counter0_carry__1_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.541 r  U_FND_CNTL/U_CLK_Div/r_counter0_carry__2/O[3]
                         net (fo=1, routed)           0.825     8.366    U_FND_CNTL/U_CLK_Div/r_counter0_carry__2_n_4
    SLICE_X60Y24         LUT2 (Prop_lut2_I1_O)        0.334     8.700 r  U_FND_CNTL/U_CLK_Div/r_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     8.700    U_FND_CNTL/U_CLK_Div/r_counter[16]
    SLICE_X60Y24         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.501    14.842    U_FND_CNTL/U_CLK_Div/r_clk_reg_0
    SLICE_X60Y24         FDCE                                         r  U_FND_CNTL/U_CLK_Div/r_counter_reg[16]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y24         FDCE (Setup_fdce_C_D)        0.118    15.185    U_FND_CNTL/U_CLK_Div/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                          -8.700    
  -------------------------------------------------------------------
                         slack                                  6.485    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.189ns (66.134%)  route 0.097ns (33.866%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.334     0.560    U_Stopwatch_CU/clk_IBUF
    SLICE_X63Y26         LUT2 (Prop_lut2_I0_O)        0.045     0.605 r  U_Stopwatch_CU/r_counter[6]_i_2/O
                         net (fo=8, routed)           0.288     0.894    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X62Y29         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.141     1.035 r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[1]/Q
                         net (fo=4, routed)           0.097     1.131    U_Stopwatch_DP/U_Tick_100hz/r_counter[1]
    SLICE_X63Y29         LUT5 (Prop_lut5_I1_O)        0.048     1.179 r  U_Stopwatch_DP/U_Tick_100hz/r_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.179    U_Stopwatch_DP/U_Tick_100hz/r_counter_0[4]
    SLICE_X63Y29         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.393     0.807    U_Stopwatch_CU/clk_IBUF
    SLICE_X63Y26         LUT2 (Prop_lut2_I0_O)        0.056     0.863 r  U_Stopwatch_CU/r_counter[6]_i_2/O
                         net (fo=8, routed)           0.331     1.194    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X63Y29         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[4]/C
                         clock pessimism             -0.288     0.907    
    SLICE_X63Y29         FDCE (Hold_fdce_C_D)         0.107     1.014    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.334     0.560    U_Stopwatch_CU/clk_IBUF
    SLICE_X63Y26         LUT2 (Prop_lut2_I0_O)        0.045     0.605 r  U_Stopwatch_CU/r_counter[6]_i_2/O
                         net (fo=8, routed)           0.288     0.894    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X62Y29         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.141     1.035 r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[1]/Q
                         net (fo=4, routed)           0.097     1.131    U_Stopwatch_DP/U_Tick_100hz/r_counter[1]
    SLICE_X63Y29         LUT4 (Prop_lut4_I2_O)        0.045     1.176 r  U_Stopwatch_DP/U_Tick_100hz/r_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.176    U_Stopwatch_DP/U_Tick_100hz/r_counter_0[3]
    SLICE_X63Y29         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.393     0.807    U_Stopwatch_CU/clk_IBUF
    SLICE_X63Y26         LUT2 (Prop_lut2_I0_O)        0.056     0.863 r  U_Stopwatch_CU/r_counter[6]_i_2/O
                         net (fo=8, routed)           0.331     1.194    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X63Y29         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[3]/C
                         clock pessimism             -0.288     0.907    
    SLICE_X63Y29         FDCE (Hold_fdce_C_D)         0.091     0.998    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_CU/FSM_onehot_c_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.093%)  route 0.084ns (26.907%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.582     1.465    U_Stopwatch_CU/CLK
    SLICE_X63Y24         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.128     1.593 r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.084     1.677    U_Stopwatch_CU/w_clear
    SLICE_X63Y24         LUT5 (Prop_lut5_I2_O)        0.099     1.776 r  U_Stopwatch_CU/FSM_onehot_c_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.776    U_Stopwatch_CU/FSM_onehot_c_state[0]_i_1_n_0
    SLICE_X63Y24         FDPE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.850     1.977    U_Stopwatch_CU/CLK
    SLICE_X63Y24         FDPE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[0]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y24         FDPE (Hold_fdpe_C_D)         0.092     1.557    U_Stopwatch_CU/FSM_onehot_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.438%)  route 0.132ns (41.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.107ns
    Source Clock Delay      (SCD):    0.816ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.334     0.560    U_Stopwatch_CU/clk_IBUF
    SLICE_X63Y26         LUT2 (Prop_lut2_I0_O)        0.045     0.605 r  U_Stopwatch_CU/r_counter[6]_i_2/O
                         net (fo=8, routed)           0.211     0.816    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X63Y28         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.141     0.957 f  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[6]/Q
                         net (fo=4, routed)           0.132     1.090    U_Stopwatch_DP/U_Tick_100hz/r_counter[6]
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.045     1.135 r  U_Stopwatch_DP/U_Tick_100hz/r_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.135    U_Stopwatch_DP/U_Tick_100hz/r_counter_0[5]
    SLICE_X63Y28         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.393     0.807    U_Stopwatch_CU/clk_IBUF
    SLICE_X63Y26         LUT2 (Prop_lut2_I0_O)        0.056     0.863 r  U_Stopwatch_CU/r_counter[6]_i_2/O
                         net (fo=8, routed)           0.244     1.107    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X63Y28         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[5]/C
                         clock pessimism             -0.291     0.816    
    SLICE_X63Y28         FDCE (Hold_fdce_C_D)         0.092     0.908    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.893%)  route 0.135ns (42.107%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.107ns
    Source Clock Delay      (SCD):    0.816ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.334     0.560    U_Stopwatch_CU/clk_IBUF
    SLICE_X63Y26         LUT2 (Prop_lut2_I0_O)        0.045     0.605 r  U_Stopwatch_CU/r_counter[6]_i_2/O
                         net (fo=8, routed)           0.211     0.816    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X63Y28         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.141     0.957 r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[6]/Q
                         net (fo=4, routed)           0.135     1.093    U_Stopwatch_DP/U_Tick_100hz/r_counter[6]
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.045     1.138 r  U_Stopwatch_DP/U_Tick_100hz/r_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.138    U_Stopwatch_DP/U_Tick_100hz/r_counter_0[6]
    SLICE_X63Y28         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.393     0.807    U_Stopwatch_CU/clk_IBUF
    SLICE_X63Y26         LUT2 (Prop_lut2_I0_O)        0.056     0.863 r  U_Stopwatch_CU/r_counter[6]_i_2/O
                         net (fo=8, routed)           0.244     1.107    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X63Y28         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[6]/C
                         clock pessimism             -0.291     0.816    
    SLICE_X63Y28         FDCE (Hold_fdce_C_D)         0.092     0.908    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 U_Stopwatch_DP/U_MSEC/count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MSEC/count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.548%)  route 0.099ns (30.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.582     1.465    U_Stopwatch_DP/U_MSEC/CLK
    SLICE_X61Y26         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.128     1.593 r  U_Stopwatch_DP/U_MSEC/count_reg_reg[4]/Q
                         net (fo=12, routed)          0.099     1.693    U_Stopwatch_DP/U_MSEC/count_reg[4]
    SLICE_X61Y26         LUT6 (Prop_lut6_I1_O)        0.099     1.792 r  U_Stopwatch_DP/U_MSEC/count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.792    U_Stopwatch_DP/U_MSEC/count_next[5]
    SLICE_X61Y26         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.849     1.976    U_Stopwatch_DP/U_MSEC/CLK
    SLICE_X61Y26         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[5]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X61Y26         FDCE (Hold_fdce_C_D)         0.092     1.557    U_Stopwatch_DP/U_MSEC/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 U_Stopwatch_DP/U_MIN/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MIN/count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.856%)  route 0.195ns (51.144%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.584     1.467    U_Stopwatch_DP/U_MIN/CLK
    SLICE_X59Y28         FDCE                                         r  U_Stopwatch_DP/U_MIN/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_Stopwatch_DP/U_MIN/count_reg_reg[0]/Q
                         net (fo=8, routed)           0.195     1.803    U_Stopwatch_DP/U_MIN/w_min[0]
    SLICE_X60Y26         LUT6 (Prop_lut6_I3_O)        0.045     1.848 r  U_Stopwatch_DP/U_MIN/count_reg[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.848    U_Stopwatch_DP/U_MIN/count_next[4]
    SLICE_X60Y26         FDCE                                         r  U_Stopwatch_DP/U_MIN/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.849     1.976    U_Stopwatch_DP/U_MIN/CLK
    SLICE_X60Y26         FDCE                                         r  U_Stopwatch_DP/U_MIN/count_reg_reg[4]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X60Y26         FDCE (Hold_fdce_C_D)         0.121     1.599    U_Stopwatch_DP/U_MIN/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 U_Stopwatch_DP/U_MIN/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MIN/count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.393%)  route 0.156ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.584     1.467    U_Stopwatch_DP/U_MIN/CLK
    SLICE_X59Y28         FDCE                                         r  U_Stopwatch_DP/U_MIN/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_Stopwatch_DP/U_MIN/count_reg_reg[3]/Q
                         net (fo=10, routed)          0.156     1.764    U_Stopwatch_DP/U_MIN/w_min[3]
    SLICE_X59Y28         LUT6 (Prop_lut6_I5_O)        0.045     1.809 r  U_Stopwatch_DP/U_MIN/count_reg[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.809    U_Stopwatch_DP/U_MIN/count_next[3]
    SLICE_X59Y28         FDCE                                         r  U_Stopwatch_DP/U_MIN/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.852     1.979    U_Stopwatch_DP/U_MIN/CLK
    SLICE_X59Y28         FDCE                                         r  U_Stopwatch_DP/U_MIN/count_reg_reg[3]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X59Y28         FDCE (Hold_fdce_C_D)         0.092     1.559    U_Stopwatch_DP/U_MIN/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 U_Stopwatch_DP/U_MIN/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MIN/count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.919%)  route 0.159ns (46.081%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.584     1.467    U_Stopwatch_DP/U_MIN/CLK
    SLICE_X59Y28         FDCE                                         r  U_Stopwatch_DP/U_MIN/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDCE (Prop_fdce_C_Q)         0.141     1.608 f  U_Stopwatch_DP/U_MIN/count_reg_reg[3]/Q
                         net (fo=10, routed)          0.159     1.767    U_Stopwatch_DP/U_MIN/w_min[3]
    SLICE_X59Y28         LUT6 (Prop_lut6_I0_O)        0.045     1.812 r  U_Stopwatch_DP/U_MIN/count_reg[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.812    U_Stopwatch_DP/U_MIN/count_next[2]
    SLICE_X59Y28         FDCE                                         r  U_Stopwatch_DP/U_MIN/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.852     1.979    U_Stopwatch_DP/U_MIN/CLK
    SLICE_X59Y28         FDCE                                         r  U_Stopwatch_DP/U_MIN/count_reg_reg[2]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X59Y28         FDCE (Hold_fdce_C_D)         0.092     1.559    U_Stopwatch_DP/U_MIN/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U_Stopwatch_DP/U_MSEC/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MSEC/count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.827%)  route 0.160ns (46.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.582     1.465    U_Stopwatch_DP/U_MSEC/CLK
    SLICE_X61Y26         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  U_Stopwatch_DP/U_MSEC/count_reg_reg[2]/Q
                         net (fo=12, routed)          0.160     1.766    U_Stopwatch_DP/U_MSEC/count_reg[2]
    SLICE_X61Y26         LUT6 (Prop_lut6_I4_O)        0.045     1.811 r  U_Stopwatch_DP/U_MSEC/count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.811    U_Stopwatch_DP/U_MSEC/count_next[2]
    SLICE_X61Y26         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.849     1.976    U_Stopwatch_DP/U_MSEC/CLK
    SLICE_X61Y26         FDCE                                         r  U_Stopwatch_DP/U_MSEC/count_reg_reg[2]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X61Y26         FDCE (Hold_fdce_C_D)         0.092     1.557    U_Stopwatch_DP/U_MSEC/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y24   U_FND_CNTL/U_CLK_Div/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y23   U_FND_CNTL/U_CLK_Div/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   U_FND_CNTL/U_CLK_Div/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   U_FND_CNTL/U_CLK_Div/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   U_FND_CNTL/U_CLK_Div/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y24   U_FND_CNTL/U_CLK_Div/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y24   U_FND_CNTL/U_CLK_Div/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y24   U_FND_CNTL/U_CLK_Div/r_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y24   U_FND_CNTL/U_CLK_Div/r_counter_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   U_Stopwatch_DP/U_HOUR/count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   U_Stopwatch_DP/U_HOUR/count_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   U_Stopwatch_DP/U_HOUR/count_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   U_Stopwatch_DP/U_HOUR/count_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   U_Stopwatch_DP/U_MIN/o_tick_reg_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   U_FND_CNTL/U_CLK_Div/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   U_FND_CNTL/U_CLK_Div/r_clk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   U_FND_CNTL/U_CLK_Div/r_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   U_FND_CNTL/U_CLK_Div/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   U_FND_CNTL/U_CLK_Div/r_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   U_FND_CNTL/U_CLK_Div/r_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   U_FND_CNTL/U_CLK_Div/r_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   U_FND_CNTL/U_CLK_Div/r_counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   U_FND_CNTL/U_CLK_Div/r_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   U_FND_CNTL/U_CLK_Div/r_counter_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   U_FND_CNTL/U_CLK_Div/r_counter_reg[14]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.632ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.952ns  (required time - arrival time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.718ns (32.345%)  route 1.502ns (67.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.618     5.139    U_Stopwatch_CU/CLK
    SLICE_X63Y24         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.419     5.558 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.464     6.022    U_Stopwatch_CU/w_clear
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.299     6.321 f  U_Stopwatch_CU/r_counter[6]_i_3/O
                         net (fo=35, routed)          1.038     7.359    U_Stopwatch_DP/U_Tick_100hz/AR[0]
    SLICE_X63Y28         FDCE                                         f  U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.729    12.117    U_Stopwatch_CU/clk_IBUF
    SLICE_X63Y26         LUT2 (Prop_lut2_I0_O)        0.100    12.217 r  U_Stopwatch_CU/r_counter[6]_i_2/O
                         net (fo=8, routed)           0.464    12.681    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X63Y28         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg/C
                         clock pessimism              0.070    12.751    
                         clock uncertainty           -0.035    12.716    
    SLICE_X63Y28         FDCE (Recov_fdce_C_CLR)     -0.405    12.311    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg
  -------------------------------------------------------------------
                         required time                         12.311    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                  4.952    

Slack (MET) :             4.952ns  (required time - arrival time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.718ns (32.345%)  route 1.502ns (67.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.618     5.139    U_Stopwatch_CU/CLK
    SLICE_X63Y24         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.419     5.558 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.464     6.022    U_Stopwatch_CU/w_clear
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.299     6.321 f  U_Stopwatch_CU/r_counter[6]_i_3/O
                         net (fo=35, routed)          1.038     7.359    U_Stopwatch_DP/U_Tick_100hz/AR[0]
    SLICE_X63Y28         FDCE                                         f  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.729    12.117    U_Stopwatch_CU/clk_IBUF
    SLICE_X63Y26         LUT2 (Prop_lut2_I0_O)        0.100    12.217 r  U_Stopwatch_CU/r_counter[6]_i_2/O
                         net (fo=8, routed)           0.464    12.681    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X63Y28         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[2]/C
                         clock pessimism              0.070    12.751    
                         clock uncertainty           -0.035    12.716    
    SLICE_X63Y28         FDCE (Recov_fdce_C_CLR)     -0.405    12.311    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.311    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                  4.952    

Slack (MET) :             4.952ns  (required time - arrival time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.718ns (32.345%)  route 1.502ns (67.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.618     5.139    U_Stopwatch_CU/CLK
    SLICE_X63Y24         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.419     5.558 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.464     6.022    U_Stopwatch_CU/w_clear
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.299     6.321 f  U_Stopwatch_CU/r_counter[6]_i_3/O
                         net (fo=35, routed)          1.038     7.359    U_Stopwatch_DP/U_Tick_100hz/AR[0]
    SLICE_X63Y28         FDCE                                         f  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.729    12.117    U_Stopwatch_CU/clk_IBUF
    SLICE_X63Y26         LUT2 (Prop_lut2_I0_O)        0.100    12.217 r  U_Stopwatch_CU/r_counter[6]_i_2/O
                         net (fo=8, routed)           0.464    12.681    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X63Y28         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[5]/C
                         clock pessimism              0.070    12.751    
                         clock uncertainty           -0.035    12.716    
    SLICE_X63Y28         FDCE (Recov_fdce_C_CLR)     -0.405    12.311    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         12.311    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                  4.952    

Slack (MET) :             4.952ns  (required time - arrival time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.718ns (32.345%)  route 1.502ns (67.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.618     5.139    U_Stopwatch_CU/CLK
    SLICE_X63Y24         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.419     5.558 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.464     6.022    U_Stopwatch_CU/w_clear
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.299     6.321 f  U_Stopwatch_CU/r_counter[6]_i_3/O
                         net (fo=35, routed)          1.038     7.359    U_Stopwatch_DP/U_Tick_100hz/AR[0]
    SLICE_X63Y28         FDCE                                         f  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.729    12.117    U_Stopwatch_CU/clk_IBUF
    SLICE_X63Y26         LUT2 (Prop_lut2_I0_O)        0.100    12.217 r  U_Stopwatch_CU/r_counter[6]_i_2/O
                         net (fo=8, routed)           0.464    12.681    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X63Y28         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[6]/C
                         clock pessimism              0.070    12.751    
                         clock uncertainty           -0.035    12.716    
    SLICE_X63Y28         FDCE (Recov_fdce_C_CLR)     -0.405    12.311    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         12.311    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                  4.952    

Slack (MET) :             4.986ns  (required time - arrival time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 0.718ns (30.881%)  route 1.607ns (69.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.618     5.139    U_Stopwatch_CU/CLK
    SLICE_X63Y24         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.419     5.558 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.464     6.022    U_Stopwatch_CU/w_clear
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.299     6.321 f  U_Stopwatch_CU/r_counter[6]_i_3/O
                         net (fo=35, routed)          1.143     7.464    U_Stopwatch_DP/U_Tick_100hz/AR[0]
    SLICE_X62Y29         FDCE                                         f  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.729    12.117    U_Stopwatch_CU/clk_IBUF
    SLICE_X63Y26         LUT2 (Prop_lut2_I0_O)        0.100    12.217 r  U_Stopwatch_CU/r_counter[6]_i_2/O
                         net (fo=8, routed)           0.603    12.820    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X62Y29         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[0]/C
                         clock pessimism              0.070    12.891    
                         clock uncertainty           -0.035    12.855    
    SLICE_X62Y29         FDCE (Recov_fdce_C_CLR)     -0.405    12.450    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.450    
                         arrival time                          -7.464    
  -------------------------------------------------------------------
                         slack                                  4.986    

Slack (MET) :             4.986ns  (required time - arrival time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 0.718ns (30.881%)  route 1.607ns (69.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.618     5.139    U_Stopwatch_CU/CLK
    SLICE_X63Y24         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.419     5.558 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.464     6.022    U_Stopwatch_CU/w_clear
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.299     6.321 f  U_Stopwatch_CU/r_counter[6]_i_3/O
                         net (fo=35, routed)          1.143     7.464    U_Stopwatch_DP/U_Tick_100hz/AR[0]
    SLICE_X62Y29         FDCE                                         f  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.729    12.117    U_Stopwatch_CU/clk_IBUF
    SLICE_X63Y26         LUT2 (Prop_lut2_I0_O)        0.100    12.217 r  U_Stopwatch_CU/r_counter[6]_i_2/O
                         net (fo=8, routed)           0.603    12.820    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X62Y29         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[1]/C
                         clock pessimism              0.070    12.891    
                         clock uncertainty           -0.035    12.855    
    SLICE_X62Y29         FDCE (Recov_fdce_C_CLR)     -0.405    12.450    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.450    
                         arrival time                          -7.464    
  -------------------------------------------------------------------
                         slack                                  4.986    

Slack (MET) :             4.990ns  (required time - arrival time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.321ns  (logic 0.718ns (30.939%)  route 1.603ns (69.061%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.618     5.139    U_Stopwatch_CU/CLK
    SLICE_X63Y24         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.419     5.558 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.464     6.022    U_Stopwatch_CU/w_clear
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.299     6.321 f  U_Stopwatch_CU/r_counter[6]_i_3/O
                         net (fo=35, routed)          1.139     7.460    U_Stopwatch_DP/U_Tick_100hz/AR[0]
    SLICE_X63Y29         FDCE                                         f  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.729    12.117    U_Stopwatch_CU/clk_IBUF
    SLICE_X63Y26         LUT2 (Prop_lut2_I0_O)        0.100    12.217 r  U_Stopwatch_CU/r_counter[6]_i_2/O
                         net (fo=8, routed)           0.603    12.820    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X63Y29         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[3]/C
                         clock pessimism              0.070    12.891    
                         clock uncertainty           -0.035    12.855    
    SLICE_X63Y29         FDCE (Recov_fdce_C_CLR)     -0.405    12.450    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.450    
                         arrival time                          -7.460    
  -------------------------------------------------------------------
                         slack                                  4.990    

Slack (MET) :             4.990ns  (required time - arrival time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.321ns  (logic 0.718ns (30.939%)  route 1.603ns (69.061%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.618     5.139    U_Stopwatch_CU/CLK
    SLICE_X63Y24         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.419     5.558 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.464     6.022    U_Stopwatch_CU/w_clear
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.299     6.321 f  U_Stopwatch_CU/r_counter[6]_i_3/O
                         net (fo=35, routed)          1.139     7.460    U_Stopwatch_DP/U_Tick_100hz/AR[0]
    SLICE_X63Y29         FDCE                                         f  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.729    12.117    U_Stopwatch_CU/clk_IBUF
    SLICE_X63Y26         LUT2 (Prop_lut2_I0_O)        0.100    12.217 r  U_Stopwatch_CU/r_counter[6]_i_2/O
                         net (fo=8, routed)           0.603    12.820    U_Stopwatch_DP/U_Tick_100hz/o_tick_100_reg_2
    SLICE_X63Y29         FDCE                                         r  U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[4]/C
                         clock pessimism              0.070    12.891    
                         clock uncertainty           -0.035    12.855    
    SLICE_X63Y29         FDCE (Recov_fdce_C_CLR)     -0.405    12.450    U_Stopwatch_DP/U_Tick_100hz/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         12.450    
                         arrival time                          -7.460    
  -------------------------------------------------------------------
                         slack                                  4.990    

Slack (MET) :             6.969ns  (required time - arrival time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_HOUR/count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.718ns (27.582%)  route 1.885ns (72.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.618     5.139    U_Stopwatch_CU/CLK
    SLICE_X63Y24         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.419     5.558 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.464     6.022    U_Stopwatch_CU/w_clear
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.299     6.321 f  U_Stopwatch_CU/r_counter[6]_i_3/O
                         net (fo=35, routed)          1.422     7.742    U_Stopwatch_DP/U_HOUR/AR[0]
    SLICE_X60Y29         FDCE                                         f  U_Stopwatch_DP/U_HOUR/count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.507    14.848    U_Stopwatch_DP/U_HOUR/CLK
    SLICE_X60Y29         FDCE                                         r  U_Stopwatch_DP/U_HOUR/count_reg_reg[1]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X60Y29         FDCE (Recov_fdce_C_CLR)     -0.361    14.712    U_Stopwatch_DP/U_HOUR/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                          -7.742    
  -------------------------------------------------------------------
                         slack                                  6.969    

Slack (MET) :             6.969ns  (required time - arrival time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_HOUR/count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.718ns (27.582%)  route 1.885ns (72.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.618     5.139    U_Stopwatch_CU/CLK
    SLICE_X63Y24         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.419     5.558 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.464     6.022    U_Stopwatch_CU/w_clear
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.299     6.321 f  U_Stopwatch_CU/r_counter[6]_i_3/O
                         net (fo=35, routed)          1.422     7.742    U_Stopwatch_DP/U_HOUR/AR[0]
    SLICE_X60Y29         FDCE                                         f  U_Stopwatch_DP/U_HOUR/count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.507    14.848    U_Stopwatch_DP/U_HOUR/CLK
    SLICE_X60Y29         FDCE                                         r  U_Stopwatch_DP/U_HOUR/count_reg_reg[4]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X60Y29         FDCE (Recov_fdce_C_CLR)     -0.361    14.712    U_Stopwatch_DP/U_HOUR/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                          -7.742    
  -------------------------------------------------------------------
                         slack                                  6.969    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MIN/count_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.227ns (39.408%)  route 0.349ns (60.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.582     1.465    U_Stopwatch_CU/CLK
    SLICE_X63Y24         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.128     1.593 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.170     1.763    U_Stopwatch_CU/w_clear
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.099     1.862 f  U_Stopwatch_CU/r_counter[6]_i_3/O
                         net (fo=35, routed)          0.179     2.041    U_Stopwatch_DP/U_MIN/AR[0]
    SLICE_X59Y28         FDCE                                         f  U_Stopwatch_DP/U_MIN/count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.852     1.979    U_Stopwatch_DP/U_MIN/CLK
    SLICE_X59Y28         FDCE                                         r  U_Stopwatch_DP/U_MIN/count_reg_reg[0]/C
                         clock pessimism             -0.478     1.501    
    SLICE_X59Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.409    U_Stopwatch_DP/U_MIN/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MIN/count_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.227ns (39.408%)  route 0.349ns (60.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.582     1.465    U_Stopwatch_CU/CLK
    SLICE_X63Y24         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.128     1.593 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.170     1.763    U_Stopwatch_CU/w_clear
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.099     1.862 f  U_Stopwatch_CU/r_counter[6]_i_3/O
                         net (fo=35, routed)          0.179     2.041    U_Stopwatch_DP/U_MIN/AR[0]
    SLICE_X59Y28         FDCE                                         f  U_Stopwatch_DP/U_MIN/count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.852     1.979    U_Stopwatch_DP/U_MIN/CLK
    SLICE_X59Y28         FDCE                                         r  U_Stopwatch_DP/U_MIN/count_reg_reg[1]/C
                         clock pessimism             -0.478     1.501    
    SLICE_X59Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.409    U_Stopwatch_DP/U_MIN/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MIN/count_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.227ns (39.408%)  route 0.349ns (60.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.582     1.465    U_Stopwatch_CU/CLK
    SLICE_X63Y24         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.128     1.593 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.170     1.763    U_Stopwatch_CU/w_clear
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.099     1.862 f  U_Stopwatch_CU/r_counter[6]_i_3/O
                         net (fo=35, routed)          0.179     2.041    U_Stopwatch_DP/U_MIN/AR[0]
    SLICE_X59Y28         FDCE                                         f  U_Stopwatch_DP/U_MIN/count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.852     1.979    U_Stopwatch_DP/U_MIN/CLK
    SLICE_X59Y28         FDCE                                         r  U_Stopwatch_DP/U_MIN/count_reg_reg[2]/C
                         clock pessimism             -0.478     1.501    
    SLICE_X59Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.409    U_Stopwatch_DP/U_MIN/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MIN/count_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.227ns (39.408%)  route 0.349ns (60.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.582     1.465    U_Stopwatch_CU/CLK
    SLICE_X63Y24         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.128     1.593 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.170     1.763    U_Stopwatch_CU/w_clear
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.099     1.862 f  U_Stopwatch_CU/r_counter[6]_i_3/O
                         net (fo=35, routed)          0.179     2.041    U_Stopwatch_DP/U_MIN/AR[0]
    SLICE_X59Y28         FDCE                                         f  U_Stopwatch_DP/U_MIN/count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.852     1.979    U_Stopwatch_DP/U_MIN/CLK
    SLICE_X59Y28         FDCE                                         r  U_Stopwatch_DP/U_MIN/count_reg_reg[3]/C
                         clock pessimism             -0.478     1.501    
    SLICE_X59Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.409    U_Stopwatch_DP/U_MIN/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MSEC/o_tick_reg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.227ns (36.118%)  route 0.401ns (63.882%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.582     1.465    U_Stopwatch_CU/CLK
    SLICE_X63Y24         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.128     1.593 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.170     1.763    U_Stopwatch_CU/w_clear
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.099     1.862 f  U_Stopwatch_CU/r_counter[6]_i_3/O
                         net (fo=35, routed)          0.232     2.094    U_Stopwatch_DP/U_MSEC/AR[0]
    SLICE_X63Y26         FDCE                                         f  U_Stopwatch_DP/U_MSEC/o_tick_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.851     1.978    U_Stopwatch_DP/U_MSEC/CLK
    SLICE_X63Y26         FDCE                                         r  U_Stopwatch_DP/U_MSEC/o_tick_reg_reg/C
                         clock pessimism             -0.478     1.500    
    SLICE_X63Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.408    U_Stopwatch_DP/U_MSEC/o_tick_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_SEC/o_tick_reg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.227ns (36.118%)  route 0.401ns (63.882%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.582     1.465    U_Stopwatch_CU/CLK
    SLICE_X63Y24         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.128     1.593 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.170     1.763    U_Stopwatch_CU/w_clear
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.099     1.862 f  U_Stopwatch_CU/r_counter[6]_i_3/O
                         net (fo=35, routed)          0.232     2.094    U_Stopwatch_DP/U_SEC/AR[0]
    SLICE_X63Y26         FDCE                                         f  U_Stopwatch_DP/U_SEC/o_tick_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.851     1.978    U_Stopwatch_DP/U_SEC/CLK
    SLICE_X63Y26         FDCE                                         r  U_Stopwatch_DP/U_SEC/o_tick_reg_reg/C
                         clock pessimism             -0.478     1.500    
    SLICE_X63Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.408    U_Stopwatch_DP/U_SEC/o_tick_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_SEC/count_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.227ns (35.870%)  route 0.406ns (64.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.582     1.465    U_Stopwatch_CU/CLK
    SLICE_X63Y24         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.128     1.593 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.170     1.763    U_Stopwatch_CU/w_clear
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.099     1.862 f  U_Stopwatch_CU/r_counter[6]_i_3/O
                         net (fo=35, routed)          0.236     2.098    U_Stopwatch_DP/U_SEC/AR[0]
    SLICE_X62Y26         FDCE                                         f  U_Stopwatch_DP/U_SEC/count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.851     1.978    U_Stopwatch_DP/U_SEC/CLK
    SLICE_X62Y26         FDCE                                         r  U_Stopwatch_DP/U_SEC/count_reg_reg[2]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X62Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.408    U_Stopwatch_DP/U_SEC/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_SEC/count_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.227ns (35.870%)  route 0.406ns (64.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.582     1.465    U_Stopwatch_CU/CLK
    SLICE_X63Y24         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.128     1.593 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.170     1.763    U_Stopwatch_CU/w_clear
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.099     1.862 f  U_Stopwatch_CU/r_counter[6]_i_3/O
                         net (fo=35, routed)          0.236     2.098    U_Stopwatch_DP/U_SEC/AR[0]
    SLICE_X62Y26         FDCE                                         f  U_Stopwatch_DP/U_SEC/count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.851     1.978    U_Stopwatch_DP/U_SEC/CLK
    SLICE_X62Y26         FDCE                                         r  U_Stopwatch_DP/U_SEC/count_reg_reg[4]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X62Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.408    U_Stopwatch_DP/U_SEC/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MIN/count_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.227ns (32.557%)  route 0.470ns (67.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.582     1.465    U_Stopwatch_CU/CLK
    SLICE_X63Y24         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.128     1.593 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.170     1.763    U_Stopwatch_CU/w_clear
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.099     1.862 f  U_Stopwatch_CU/r_counter[6]_i_3/O
                         net (fo=35, routed)          0.301     2.162    U_Stopwatch_DP/U_MIN/AR[0]
    SLICE_X60Y26         FDCE                                         f  U_Stopwatch_DP/U_MIN/count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.849     1.976    U_Stopwatch_DP/U_MIN/CLK
    SLICE_X60Y26         FDCE                                         r  U_Stopwatch_DP/U_MIN/count_reg_reg[4]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X60Y26         FDCE (Remov_fdce_C_CLR)     -0.067     1.431    U_Stopwatch_DP/U_MIN/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_DP/U_MIN/count_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.227ns (32.557%)  route 0.470ns (67.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.582     1.465    U_Stopwatch_CU/CLK
    SLICE_X63Y24         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.128     1.593 f  U_Stopwatch_CU/FSM_onehot_c_state_reg[2]/Q
                         net (fo=4, routed)           0.170     1.763    U_Stopwatch_CU/w_clear
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.099     1.862 f  U_Stopwatch_CU/r_counter[6]_i_3/O
                         net (fo=35, routed)          0.301     2.162    U_Stopwatch_DP/U_MIN/AR[0]
    SLICE_X60Y26         FDCE                                         f  U_Stopwatch_DP/U_MIN/count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.849     1.976    U_Stopwatch_DP/U_MIN/CLK
    SLICE_X60Y26         FDCE                                         r  U_Stopwatch_DP/U_MIN/count_reg_reg[5]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X60Y26         FDCE (Remov_fdce_C_CLR)     -0.067     1.431    U_Stopwatch_DP/U_MIN/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.731    





