JDF G
// Created by Project Navigator ver 1.0
PROJECT test_board
DESIGN test_board
DEVFAM spartan3
DEVFAMTIME 0
DEVICE xc3s1000
DEVICETIME 1098330985
DEVPKG ft256
DEVPKGTIME 1095683031
DEVSPEED -4
DEVSPEEDTIME 1095683031
DEVTOPLEVELMODULETYPE HDL
TOPLEVELMODULETYPETIME 0
DEVSYNTHESISTOOL XST (VHDL/Verilog)
SYNTHESISTOOLTIME 0
DEVSIMULATOR Other
SIMULATORTIME 0
DEVGENERATEDSIMULATIONMODEL VHDL
GENERATEDSIMULATIONMODELTIME 0
SOURCE test_board.vhd
SOURCE ..\..\..\XS_LIB\memtest.vhd
SOURCE ..\..\..\XS_LIB\randgen.vhd
SOURCE ..\..\XSA_LIB\xsasdramcntl.vhd
SOURCE ..\..\..\XS_LIB\sdramcntl.vhd
SOURCE ..\..\..\XS_LIB\common.vhd
SOURCE ..\..\XSA_LIB\test_board_core.vhd
DEPASSOC test_board test_board.ucf
[Normal]
xilxBitgCfg_Clk=xstvhd, spartan3, VHDL.t_bitFile, 1098328031, Float
xilxBitgCfg_Done=xstvhd, spartan3, VHDL.t_bitFile, 1098328031, Float
xilxBitgCfg_M0=xstvhd, spartan3, VHDL.t_bitFile, 1098328031, Float
xilxBitgCfg_M1=xstvhd, spartan3, VHDL.t_bitFile, 1098328031, Float
xilxBitgCfg_M2=xstvhd, spartan3, VHDL.t_bitFile, 1098328031, Float
xilxBitgCfg_Pgm=xstvhd, spartan3, VHDL.t_bitFile, 1098328031, Float
xilxBitgCfg_TCK=xstvhd, spartan3, VHDL.t_bitFile, 1098328031, Float
xilxBitgCfg_TDI=xstvhd, spartan3, VHDL.t_bitFile, 1098328031, Float
xilxBitgCfg_TDO=xstvhd, spartan3, VHDL.t_bitFile, 1098328031, Float
xilxBitgCfg_TMS=xstvhd, spartan3, VHDL.t_bitFile, 1098328031, Float
xilxBitgCfg_Unused=xstvhd, spartan3, VHDL.t_bitFile, 1098328031, Float
xilxBitgStart_Clk=xstvhd, spartan3, VHDL.t_bitFile, 1140204955, CCLK
xilxNgdbld_AUL=xstvhd, spartan3, Implementation.t_ngdbuild, 1089468408, False
[STRATEGY-LIST]
Normal=True
