
001_gpio.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002880  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08002a14  08002a14  00012a14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002a4c  08002a4c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002a4c  08002a4c  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002a4c  08002a4c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002a4c  08002a4c  00012a4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002a50  08002a50  00012a50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002a54  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000a4  2000000c  08002a60  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000b0  08002a60  000200b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007196  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001450  00000000  00000000  000271d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000658  00000000  00000000  00028628  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000005e0  00000000  00000000  00028c80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ecf8  00000000  00000000  00029260  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007cff  00000000  00000000  00047f58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000bbff4  00000000  00000000  0004fc57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0010bc4b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001890  00000000  00000000  0010bca0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	080029fc 	.word	0x080029fc

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	080029fc 	.word	0x080029fc

080001d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001d8:	f000 f9e6 	bl	80005a8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001dc:	f000 f81c 	bl	8000218 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001e0:	f000 f8a8 	bl	8000334 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80001e4:	f000 f876 	bl	80002d4 <MX_USART2_UART_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13)==GPIO_PIN_RESET)
 80001e8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001ec:	4809      	ldr	r0, [pc, #36]	; (8000214 <main+0x40>)
 80001ee:	f000 fcb1 	bl	8000b54 <HAL_GPIO_ReadPin>
 80001f2:	4603      	mov	r3, r0
 80001f4:	2b00      	cmp	r3, #0
 80001f6:	d106      	bne.n	8000206 <main+0x32>
	  {
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5,SET);
 80001f8:	2201      	movs	r2, #1
 80001fa:	2120      	movs	r1, #32
 80001fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000200:	f000 fcc0 	bl	8000b84 <HAL_GPIO_WritePin>
 8000204:	e7f0      	b.n	80001e8 <main+0x14>
	  }
	  else
	  {
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5,RESET);
 8000206:	2200      	movs	r2, #0
 8000208:	2120      	movs	r1, #32
 800020a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800020e:	f000 fcb9 	bl	8000b84 <HAL_GPIO_WritePin>
	  if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13)==GPIO_PIN_RESET)
 8000212:	e7e9      	b.n	80001e8 <main+0x14>
 8000214:	48000800 	.word	0x48000800

08000218 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	b0a6      	sub	sp, #152	; 0x98
 800021c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800021e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000222:	2228      	movs	r2, #40	; 0x28
 8000224:	2100      	movs	r1, #0
 8000226:	4618      	mov	r0, r3
 8000228:	f002 fbe0 	bl	80029ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800022c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000230:	2200      	movs	r2, #0
 8000232:	601a      	str	r2, [r3, #0]
 8000234:	605a      	str	r2, [r3, #4]
 8000236:	609a      	str	r2, [r3, #8]
 8000238:	60da      	str	r2, [r3, #12]
 800023a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800023c:	1d3b      	adds	r3, r7, #4
 800023e:	2258      	movs	r2, #88	; 0x58
 8000240:	2100      	movs	r1, #0
 8000242:	4618      	mov	r0, r3
 8000244:	f002 fbd2 	bl	80029ec <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000248:	2301      	movs	r3, #1
 800024a:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800024c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000250:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000252:	2301      	movs	r3, #1
 8000254:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000256:	2302      	movs	r3, #2
 8000258:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800025c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000260:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000264:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000268:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV4;
 800026c:	2303      	movs	r3, #3
 800026e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000272:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000276:	4618      	mov	r0, r3
 8000278:	f000 fc9c 	bl	8000bb4 <HAL_RCC_OscConfig>
 800027c:	4603      	mov	r3, r0
 800027e:	2b00      	cmp	r3, #0
 8000280:	d001      	beq.n	8000286 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000282:	f000 f8bf 	bl	8000404 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000286:	230f      	movs	r3, #15
 8000288:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800028a:	2302      	movs	r3, #2
 800028c:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800028e:	2300      	movs	r3, #0
 8000290:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000292:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000296:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000298:	2300      	movs	r3, #0
 800029a:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800029c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80002a0:	2102      	movs	r1, #2
 80002a2:	4618      	mov	r0, r3
 80002a4:	f001 fb9c 	bl	80019e0 <HAL_RCC_ClockConfig>
 80002a8:	4603      	mov	r3, r0
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d001      	beq.n	80002b2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80002ae:	f000 f8a9 	bl	8000404 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80002b2:	2302      	movs	r3, #2
 80002b4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80002b6:	2300      	movs	r3, #0
 80002b8:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80002ba:	1d3b      	adds	r3, r7, #4
 80002bc:	4618      	mov	r0, r3
 80002be:	f001 fdc7 	bl	8001e50 <HAL_RCCEx_PeriphCLKConfig>
 80002c2:	4603      	mov	r3, r0
 80002c4:	2b00      	cmp	r3, #0
 80002c6:	d001      	beq.n	80002cc <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80002c8:	f000 f89c 	bl	8000404 <Error_Handler>
  }
}
 80002cc:	bf00      	nop
 80002ce:	3798      	adds	r7, #152	; 0x98
 80002d0:	46bd      	mov	sp, r7
 80002d2:	bd80      	pop	{r7, pc}

080002d4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80002d4:	b580      	push	{r7, lr}
 80002d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80002d8:	4b14      	ldr	r3, [pc, #80]	; (800032c <MX_USART2_UART_Init+0x58>)
 80002da:	4a15      	ldr	r2, [pc, #84]	; (8000330 <MX_USART2_UART_Init+0x5c>)
 80002dc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80002de:	4b13      	ldr	r3, [pc, #76]	; (800032c <MX_USART2_UART_Init+0x58>)
 80002e0:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 80002e4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80002e6:	4b11      	ldr	r3, [pc, #68]	; (800032c <MX_USART2_UART_Init+0x58>)
 80002e8:	2200      	movs	r2, #0
 80002ea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80002ec:	4b0f      	ldr	r3, [pc, #60]	; (800032c <MX_USART2_UART_Init+0x58>)
 80002ee:	2200      	movs	r2, #0
 80002f0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80002f2:	4b0e      	ldr	r3, [pc, #56]	; (800032c <MX_USART2_UART_Init+0x58>)
 80002f4:	2200      	movs	r2, #0
 80002f6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80002f8:	4b0c      	ldr	r3, [pc, #48]	; (800032c <MX_USART2_UART_Init+0x58>)
 80002fa:	220c      	movs	r2, #12
 80002fc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80002fe:	4b0b      	ldr	r3, [pc, #44]	; (800032c <MX_USART2_UART_Init+0x58>)
 8000300:	2200      	movs	r2, #0
 8000302:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000304:	4b09      	ldr	r3, [pc, #36]	; (800032c <MX_USART2_UART_Init+0x58>)
 8000306:	2200      	movs	r2, #0
 8000308:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800030a:	4b08      	ldr	r3, [pc, #32]	; (800032c <MX_USART2_UART_Init+0x58>)
 800030c:	2200      	movs	r2, #0
 800030e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000310:	4b06      	ldr	r3, [pc, #24]	; (800032c <MX_USART2_UART_Init+0x58>)
 8000312:	2200      	movs	r2, #0
 8000314:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000316:	4805      	ldr	r0, [pc, #20]	; (800032c <MX_USART2_UART_Init+0x58>)
 8000318:	f001 ffb8 	bl	800228c <HAL_UART_Init>
 800031c:	4603      	mov	r3, r0
 800031e:	2b00      	cmp	r3, #0
 8000320:	d001      	beq.n	8000326 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000322:	f000 f86f 	bl	8000404 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000326:	bf00      	nop
 8000328:	bd80      	pop	{r7, pc}
 800032a:	bf00      	nop
 800032c:	20000028 	.word	0x20000028
 8000330:	40004400 	.word	0x40004400

08000334 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000334:	b580      	push	{r7, lr}
 8000336:	b08a      	sub	sp, #40	; 0x28
 8000338:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800033a:	f107 0314 	add.w	r3, r7, #20
 800033e:	2200      	movs	r2, #0
 8000340:	601a      	str	r2, [r3, #0]
 8000342:	605a      	str	r2, [r3, #4]
 8000344:	609a      	str	r2, [r3, #8]
 8000346:	60da      	str	r2, [r3, #12]
 8000348:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800034a:	4b2b      	ldr	r3, [pc, #172]	; (80003f8 <MX_GPIO_Init+0xc4>)
 800034c:	695b      	ldr	r3, [r3, #20]
 800034e:	4a2a      	ldr	r2, [pc, #168]	; (80003f8 <MX_GPIO_Init+0xc4>)
 8000350:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000354:	6153      	str	r3, [r2, #20]
 8000356:	4b28      	ldr	r3, [pc, #160]	; (80003f8 <MX_GPIO_Init+0xc4>)
 8000358:	695b      	ldr	r3, [r3, #20]
 800035a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800035e:	613b      	str	r3, [r7, #16]
 8000360:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000362:	4b25      	ldr	r3, [pc, #148]	; (80003f8 <MX_GPIO_Init+0xc4>)
 8000364:	695b      	ldr	r3, [r3, #20]
 8000366:	4a24      	ldr	r2, [pc, #144]	; (80003f8 <MX_GPIO_Init+0xc4>)
 8000368:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800036c:	6153      	str	r3, [r2, #20]
 800036e:	4b22      	ldr	r3, [pc, #136]	; (80003f8 <MX_GPIO_Init+0xc4>)
 8000370:	695b      	ldr	r3, [r3, #20]
 8000372:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000376:	60fb      	str	r3, [r7, #12]
 8000378:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800037a:	4b1f      	ldr	r3, [pc, #124]	; (80003f8 <MX_GPIO_Init+0xc4>)
 800037c:	695b      	ldr	r3, [r3, #20]
 800037e:	4a1e      	ldr	r2, [pc, #120]	; (80003f8 <MX_GPIO_Init+0xc4>)
 8000380:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000384:	6153      	str	r3, [r2, #20]
 8000386:	4b1c      	ldr	r3, [pc, #112]	; (80003f8 <MX_GPIO_Init+0xc4>)
 8000388:	695b      	ldr	r3, [r3, #20]
 800038a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800038e:	60bb      	str	r3, [r7, #8]
 8000390:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000392:	4b19      	ldr	r3, [pc, #100]	; (80003f8 <MX_GPIO_Init+0xc4>)
 8000394:	695b      	ldr	r3, [r3, #20]
 8000396:	4a18      	ldr	r2, [pc, #96]	; (80003f8 <MX_GPIO_Init+0xc4>)
 8000398:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800039c:	6153      	str	r3, [r2, #20]
 800039e:	4b16      	ldr	r3, [pc, #88]	; (80003f8 <MX_GPIO_Init+0xc4>)
 80003a0:	695b      	ldr	r3, [r3, #20]
 80003a2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80003a6:	607b      	str	r3, [r7, #4]
 80003a8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80003aa:	2200      	movs	r2, #0
 80003ac:	2120      	movs	r1, #32
 80003ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003b2:	f000 fbe7 	bl	8000b84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80003b6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80003ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80003bc:	4b0f      	ldr	r3, [pc, #60]	; (80003fc <MX_GPIO_Init+0xc8>)
 80003be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80003c0:	2301      	movs	r3, #1
 80003c2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80003c4:	f107 0314 	add.w	r3, r7, #20
 80003c8:	4619      	mov	r1, r3
 80003ca:	480d      	ldr	r0, [pc, #52]	; (8000400 <MX_GPIO_Init+0xcc>)
 80003cc:	f000 fa38 	bl	8000840 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80003d0:	2320      	movs	r3, #32
 80003d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003d4:	2301      	movs	r3, #1
 80003d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003d8:	2300      	movs	r3, #0
 80003da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003dc:	2300      	movs	r3, #0
 80003de:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80003e0:	f107 0314 	add.w	r3, r7, #20
 80003e4:	4619      	mov	r1, r3
 80003e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003ea:	f000 fa29 	bl	8000840 <HAL_GPIO_Init>

}
 80003ee:	bf00      	nop
 80003f0:	3728      	adds	r7, #40	; 0x28
 80003f2:	46bd      	mov	sp, r7
 80003f4:	bd80      	pop	{r7, pc}
 80003f6:	bf00      	nop
 80003f8:	40021000 	.word	0x40021000
 80003fc:	10210000 	.word	0x10210000
 8000400:	48000800 	.word	0x48000800

08000404 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000404:	b480      	push	{r7}
 8000406:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000408:	b672      	cpsid	i
}
 800040a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800040c:	e7fe      	b.n	800040c <Error_Handler+0x8>
	...

08000410 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000410:	b580      	push	{r7, lr}
 8000412:	b082      	sub	sp, #8
 8000414:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000416:	4b0f      	ldr	r3, [pc, #60]	; (8000454 <HAL_MspInit+0x44>)
 8000418:	699b      	ldr	r3, [r3, #24]
 800041a:	4a0e      	ldr	r2, [pc, #56]	; (8000454 <HAL_MspInit+0x44>)
 800041c:	f043 0301 	orr.w	r3, r3, #1
 8000420:	6193      	str	r3, [r2, #24]
 8000422:	4b0c      	ldr	r3, [pc, #48]	; (8000454 <HAL_MspInit+0x44>)
 8000424:	699b      	ldr	r3, [r3, #24]
 8000426:	f003 0301 	and.w	r3, r3, #1
 800042a:	607b      	str	r3, [r7, #4]
 800042c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800042e:	4b09      	ldr	r3, [pc, #36]	; (8000454 <HAL_MspInit+0x44>)
 8000430:	69db      	ldr	r3, [r3, #28]
 8000432:	4a08      	ldr	r2, [pc, #32]	; (8000454 <HAL_MspInit+0x44>)
 8000434:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000438:	61d3      	str	r3, [r2, #28]
 800043a:	4b06      	ldr	r3, [pc, #24]	; (8000454 <HAL_MspInit+0x44>)
 800043c:	69db      	ldr	r3, [r3, #28]
 800043e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000442:	603b      	str	r3, [r7, #0]
 8000444:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000446:	2007      	movs	r0, #7
 8000448:	f000 f9c6 	bl	80007d8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800044c:	bf00      	nop
 800044e:	3708      	adds	r7, #8
 8000450:	46bd      	mov	sp, r7
 8000452:	bd80      	pop	{r7, pc}
 8000454:	40021000 	.word	0x40021000

08000458 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000458:	b580      	push	{r7, lr}
 800045a:	b08a      	sub	sp, #40	; 0x28
 800045c:	af00      	add	r7, sp, #0
 800045e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000460:	f107 0314 	add.w	r3, r7, #20
 8000464:	2200      	movs	r2, #0
 8000466:	601a      	str	r2, [r3, #0]
 8000468:	605a      	str	r2, [r3, #4]
 800046a:	609a      	str	r2, [r3, #8]
 800046c:	60da      	str	r2, [r3, #12]
 800046e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	681b      	ldr	r3, [r3, #0]
 8000474:	4a17      	ldr	r2, [pc, #92]	; (80004d4 <HAL_UART_MspInit+0x7c>)
 8000476:	4293      	cmp	r3, r2
 8000478:	d128      	bne.n	80004cc <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800047a:	4b17      	ldr	r3, [pc, #92]	; (80004d8 <HAL_UART_MspInit+0x80>)
 800047c:	69db      	ldr	r3, [r3, #28]
 800047e:	4a16      	ldr	r2, [pc, #88]	; (80004d8 <HAL_UART_MspInit+0x80>)
 8000480:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000484:	61d3      	str	r3, [r2, #28]
 8000486:	4b14      	ldr	r3, [pc, #80]	; (80004d8 <HAL_UART_MspInit+0x80>)
 8000488:	69db      	ldr	r3, [r3, #28]
 800048a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800048e:	613b      	str	r3, [r7, #16]
 8000490:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000492:	4b11      	ldr	r3, [pc, #68]	; (80004d8 <HAL_UART_MspInit+0x80>)
 8000494:	695b      	ldr	r3, [r3, #20]
 8000496:	4a10      	ldr	r2, [pc, #64]	; (80004d8 <HAL_UART_MspInit+0x80>)
 8000498:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800049c:	6153      	str	r3, [r2, #20]
 800049e:	4b0e      	ldr	r3, [pc, #56]	; (80004d8 <HAL_UART_MspInit+0x80>)
 80004a0:	695b      	ldr	r3, [r3, #20]
 80004a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80004a6:	60fb      	str	r3, [r7, #12]
 80004a8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80004aa:	230c      	movs	r3, #12
 80004ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004ae:	2302      	movs	r3, #2
 80004b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004b2:	2300      	movs	r3, #0
 80004b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004b6:	2300      	movs	r3, #0
 80004b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80004ba:	2307      	movs	r3, #7
 80004bc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004be:	f107 0314 	add.w	r3, r7, #20
 80004c2:	4619      	mov	r1, r3
 80004c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80004c8:	f000 f9ba 	bl	8000840 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80004cc:	bf00      	nop
 80004ce:	3728      	adds	r7, #40	; 0x28
 80004d0:	46bd      	mov	sp, r7
 80004d2:	bd80      	pop	{r7, pc}
 80004d4:	40004400 	.word	0x40004400
 80004d8:	40021000 	.word	0x40021000

080004dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80004dc:	b480      	push	{r7}
 80004de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80004e0:	e7fe      	b.n	80004e0 <NMI_Handler+0x4>

080004e2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80004e2:	b480      	push	{r7}
 80004e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80004e6:	e7fe      	b.n	80004e6 <HardFault_Handler+0x4>

080004e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80004e8:	b480      	push	{r7}
 80004ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80004ec:	e7fe      	b.n	80004ec <MemManage_Handler+0x4>

080004ee <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80004ee:	b480      	push	{r7}
 80004f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80004f2:	e7fe      	b.n	80004f2 <BusFault_Handler+0x4>

080004f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80004f4:	b480      	push	{r7}
 80004f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80004f8:	e7fe      	b.n	80004f8 <UsageFault_Handler+0x4>

080004fa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80004fa:	b480      	push	{r7}
 80004fc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80004fe:	bf00      	nop
 8000500:	46bd      	mov	sp, r7
 8000502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000506:	4770      	bx	lr

08000508 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000508:	b480      	push	{r7}
 800050a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800050c:	bf00      	nop
 800050e:	46bd      	mov	sp, r7
 8000510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000514:	4770      	bx	lr

08000516 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000516:	b480      	push	{r7}
 8000518:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800051a:	bf00      	nop
 800051c:	46bd      	mov	sp, r7
 800051e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000522:	4770      	bx	lr

08000524 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000524:	b580      	push	{r7, lr}
 8000526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000528:	f000 f884 	bl	8000634 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800052c:	bf00      	nop
 800052e:	bd80      	pop	{r7, pc}

08000530 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000530:	b480      	push	{r7}
 8000532:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000534:	4b06      	ldr	r3, [pc, #24]	; (8000550 <SystemInit+0x20>)
 8000536:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800053a:	4a05      	ldr	r2, [pc, #20]	; (8000550 <SystemInit+0x20>)
 800053c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000540:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000544:	bf00      	nop
 8000546:	46bd      	mov	sp, r7
 8000548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800054c:	4770      	bx	lr
 800054e:	bf00      	nop
 8000550:	e000ed00 	.word	0xe000ed00

08000554 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000554:	f8df d034 	ldr.w	sp, [pc, #52]	; 800058c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000558:	480d      	ldr	r0, [pc, #52]	; (8000590 <LoopForever+0x6>)
  ldr r1, =_edata
 800055a:	490e      	ldr	r1, [pc, #56]	; (8000594 <LoopForever+0xa>)
  ldr r2, =_sidata
 800055c:	4a0e      	ldr	r2, [pc, #56]	; (8000598 <LoopForever+0xe>)
  movs r3, #0
 800055e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000560:	e002      	b.n	8000568 <LoopCopyDataInit>

08000562 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000562:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000564:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000566:	3304      	adds	r3, #4

08000568 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000568:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800056a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800056c:	d3f9      	bcc.n	8000562 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800056e:	4a0b      	ldr	r2, [pc, #44]	; (800059c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000570:	4c0b      	ldr	r4, [pc, #44]	; (80005a0 <LoopForever+0x16>)
  movs r3, #0
 8000572:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000574:	e001      	b.n	800057a <LoopFillZerobss>

08000576 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000576:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000578:	3204      	adds	r2, #4

0800057a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800057a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800057c:	d3fb      	bcc.n	8000576 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800057e:	f7ff ffd7 	bl	8000530 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000582:	f002 fa0f 	bl	80029a4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000586:	f7ff fe25 	bl	80001d4 <main>

0800058a <LoopForever>:

LoopForever:
    b LoopForever
 800058a:	e7fe      	b.n	800058a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800058c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000590:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000594:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000598:	08002a54 	.word	0x08002a54
  ldr r2, =_sbss
 800059c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80005a0:	200000b0 	.word	0x200000b0

080005a4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80005a4:	e7fe      	b.n	80005a4 <ADC1_2_IRQHandler>
	...

080005a8 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005ac:	4b08      	ldr	r3, [pc, #32]	; (80005d0 <HAL_Init+0x28>)
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	4a07      	ldr	r2, [pc, #28]	; (80005d0 <HAL_Init+0x28>)
 80005b2:	f043 0310 	orr.w	r3, r3, #16
 80005b6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005b8:	2003      	movs	r0, #3
 80005ba:	f000 f90d 	bl	80007d8 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005be:	2000      	movs	r0, #0
 80005c0:	f000 f808 	bl	80005d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005c4:	f7ff ff24 	bl	8000410 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80005c8:	2300      	movs	r3, #0
}
 80005ca:	4618      	mov	r0, r3
 80005cc:	bd80      	pop	{r7, pc}
 80005ce:	bf00      	nop
 80005d0:	40022000 	.word	0x40022000

080005d4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b082      	sub	sp, #8
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005dc:	4b12      	ldr	r3, [pc, #72]	; (8000628 <HAL_InitTick+0x54>)
 80005de:	681a      	ldr	r2, [r3, #0]
 80005e0:	4b12      	ldr	r3, [pc, #72]	; (800062c <HAL_InitTick+0x58>)
 80005e2:	781b      	ldrb	r3, [r3, #0]
 80005e4:	4619      	mov	r1, r3
 80005e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80005ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80005f2:	4618      	mov	r0, r3
 80005f4:	f000 f917 	bl	8000826 <HAL_SYSTICK_Config>
 80005f8:	4603      	mov	r3, r0
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d001      	beq.n	8000602 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80005fe:	2301      	movs	r3, #1
 8000600:	e00e      	b.n	8000620 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	2b0f      	cmp	r3, #15
 8000606:	d80a      	bhi.n	800061e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000608:	2200      	movs	r2, #0
 800060a:	6879      	ldr	r1, [r7, #4]
 800060c:	f04f 30ff 	mov.w	r0, #4294967295
 8000610:	f000 f8ed 	bl	80007ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000614:	4a06      	ldr	r2, [pc, #24]	; (8000630 <HAL_InitTick+0x5c>)
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800061a:	2300      	movs	r3, #0
 800061c:	e000      	b.n	8000620 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800061e:	2301      	movs	r3, #1
}
 8000620:	4618      	mov	r0, r3
 8000622:	3708      	adds	r7, #8
 8000624:	46bd      	mov	sp, r7
 8000626:	bd80      	pop	{r7, pc}
 8000628:	20000000 	.word	0x20000000
 800062c:	20000008 	.word	0x20000008
 8000630:	20000004 	.word	0x20000004

08000634 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000634:	b480      	push	{r7}
 8000636:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000638:	4b06      	ldr	r3, [pc, #24]	; (8000654 <HAL_IncTick+0x20>)
 800063a:	781b      	ldrb	r3, [r3, #0]
 800063c:	461a      	mov	r2, r3
 800063e:	4b06      	ldr	r3, [pc, #24]	; (8000658 <HAL_IncTick+0x24>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	4413      	add	r3, r2
 8000644:	4a04      	ldr	r2, [pc, #16]	; (8000658 <HAL_IncTick+0x24>)
 8000646:	6013      	str	r3, [r2, #0]
}
 8000648:	bf00      	nop
 800064a:	46bd      	mov	sp, r7
 800064c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000650:	4770      	bx	lr
 8000652:	bf00      	nop
 8000654:	20000008 	.word	0x20000008
 8000658:	200000ac 	.word	0x200000ac

0800065c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800065c:	b480      	push	{r7}
 800065e:	af00      	add	r7, sp, #0
  return uwTick;  
 8000660:	4b03      	ldr	r3, [pc, #12]	; (8000670 <HAL_GetTick+0x14>)
 8000662:	681b      	ldr	r3, [r3, #0]
}
 8000664:	4618      	mov	r0, r3
 8000666:	46bd      	mov	sp, r7
 8000668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066c:	4770      	bx	lr
 800066e:	bf00      	nop
 8000670:	200000ac 	.word	0x200000ac

08000674 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000674:	b480      	push	{r7}
 8000676:	b085      	sub	sp, #20
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	f003 0307 	and.w	r3, r3, #7
 8000682:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000684:	4b0c      	ldr	r3, [pc, #48]	; (80006b8 <__NVIC_SetPriorityGrouping+0x44>)
 8000686:	68db      	ldr	r3, [r3, #12]
 8000688:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800068a:	68ba      	ldr	r2, [r7, #8]
 800068c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000690:	4013      	ands	r3, r2
 8000692:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000694:	68fb      	ldr	r3, [r7, #12]
 8000696:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000698:	68bb      	ldr	r3, [r7, #8]
 800069a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800069c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80006a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80006a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80006a6:	4a04      	ldr	r2, [pc, #16]	; (80006b8 <__NVIC_SetPriorityGrouping+0x44>)
 80006a8:	68bb      	ldr	r3, [r7, #8]
 80006aa:	60d3      	str	r3, [r2, #12]
}
 80006ac:	bf00      	nop
 80006ae:	3714      	adds	r7, #20
 80006b0:	46bd      	mov	sp, r7
 80006b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b6:	4770      	bx	lr
 80006b8:	e000ed00 	.word	0xe000ed00

080006bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80006bc:	b480      	push	{r7}
 80006be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006c0:	4b04      	ldr	r3, [pc, #16]	; (80006d4 <__NVIC_GetPriorityGrouping+0x18>)
 80006c2:	68db      	ldr	r3, [r3, #12]
 80006c4:	0a1b      	lsrs	r3, r3, #8
 80006c6:	f003 0307 	and.w	r3, r3, #7
}
 80006ca:	4618      	mov	r0, r3
 80006cc:	46bd      	mov	sp, r7
 80006ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d2:	4770      	bx	lr
 80006d4:	e000ed00 	.word	0xe000ed00

080006d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006d8:	b480      	push	{r7}
 80006da:	b083      	sub	sp, #12
 80006dc:	af00      	add	r7, sp, #0
 80006de:	4603      	mov	r3, r0
 80006e0:	6039      	str	r1, [r7, #0]
 80006e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	db0a      	blt.n	8000702 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006ec:	683b      	ldr	r3, [r7, #0]
 80006ee:	b2da      	uxtb	r2, r3
 80006f0:	490c      	ldr	r1, [pc, #48]	; (8000724 <__NVIC_SetPriority+0x4c>)
 80006f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006f6:	0112      	lsls	r2, r2, #4
 80006f8:	b2d2      	uxtb	r2, r2
 80006fa:	440b      	add	r3, r1
 80006fc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000700:	e00a      	b.n	8000718 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000702:	683b      	ldr	r3, [r7, #0]
 8000704:	b2da      	uxtb	r2, r3
 8000706:	4908      	ldr	r1, [pc, #32]	; (8000728 <__NVIC_SetPriority+0x50>)
 8000708:	79fb      	ldrb	r3, [r7, #7]
 800070a:	f003 030f 	and.w	r3, r3, #15
 800070e:	3b04      	subs	r3, #4
 8000710:	0112      	lsls	r2, r2, #4
 8000712:	b2d2      	uxtb	r2, r2
 8000714:	440b      	add	r3, r1
 8000716:	761a      	strb	r2, [r3, #24]
}
 8000718:	bf00      	nop
 800071a:	370c      	adds	r7, #12
 800071c:	46bd      	mov	sp, r7
 800071e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000722:	4770      	bx	lr
 8000724:	e000e100 	.word	0xe000e100
 8000728:	e000ed00 	.word	0xe000ed00

0800072c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800072c:	b480      	push	{r7}
 800072e:	b089      	sub	sp, #36	; 0x24
 8000730:	af00      	add	r7, sp, #0
 8000732:	60f8      	str	r0, [r7, #12]
 8000734:	60b9      	str	r1, [r7, #8]
 8000736:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000738:	68fb      	ldr	r3, [r7, #12]
 800073a:	f003 0307 	and.w	r3, r3, #7
 800073e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000740:	69fb      	ldr	r3, [r7, #28]
 8000742:	f1c3 0307 	rsb	r3, r3, #7
 8000746:	2b04      	cmp	r3, #4
 8000748:	bf28      	it	cs
 800074a:	2304      	movcs	r3, #4
 800074c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800074e:	69fb      	ldr	r3, [r7, #28]
 8000750:	3304      	adds	r3, #4
 8000752:	2b06      	cmp	r3, #6
 8000754:	d902      	bls.n	800075c <NVIC_EncodePriority+0x30>
 8000756:	69fb      	ldr	r3, [r7, #28]
 8000758:	3b03      	subs	r3, #3
 800075a:	e000      	b.n	800075e <NVIC_EncodePriority+0x32>
 800075c:	2300      	movs	r3, #0
 800075e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000760:	f04f 32ff 	mov.w	r2, #4294967295
 8000764:	69bb      	ldr	r3, [r7, #24]
 8000766:	fa02 f303 	lsl.w	r3, r2, r3
 800076a:	43da      	mvns	r2, r3
 800076c:	68bb      	ldr	r3, [r7, #8]
 800076e:	401a      	ands	r2, r3
 8000770:	697b      	ldr	r3, [r7, #20]
 8000772:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000774:	f04f 31ff 	mov.w	r1, #4294967295
 8000778:	697b      	ldr	r3, [r7, #20]
 800077a:	fa01 f303 	lsl.w	r3, r1, r3
 800077e:	43d9      	mvns	r1, r3
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000784:	4313      	orrs	r3, r2
         );
}
 8000786:	4618      	mov	r0, r3
 8000788:	3724      	adds	r7, #36	; 0x24
 800078a:	46bd      	mov	sp, r7
 800078c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000790:	4770      	bx	lr
	...

08000794 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b082      	sub	sp, #8
 8000798:	af00      	add	r7, sp, #0
 800079a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	3b01      	subs	r3, #1
 80007a0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80007a4:	d301      	bcc.n	80007aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80007a6:	2301      	movs	r3, #1
 80007a8:	e00f      	b.n	80007ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007aa:	4a0a      	ldr	r2, [pc, #40]	; (80007d4 <SysTick_Config+0x40>)
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	3b01      	subs	r3, #1
 80007b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80007b2:	210f      	movs	r1, #15
 80007b4:	f04f 30ff 	mov.w	r0, #4294967295
 80007b8:	f7ff ff8e 	bl	80006d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80007bc:	4b05      	ldr	r3, [pc, #20]	; (80007d4 <SysTick_Config+0x40>)
 80007be:	2200      	movs	r2, #0
 80007c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80007c2:	4b04      	ldr	r3, [pc, #16]	; (80007d4 <SysTick_Config+0x40>)
 80007c4:	2207      	movs	r2, #7
 80007c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80007c8:	2300      	movs	r3, #0
}
 80007ca:	4618      	mov	r0, r3
 80007cc:	3708      	adds	r7, #8
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bd80      	pop	{r7, pc}
 80007d2:	bf00      	nop
 80007d4:	e000e010 	.word	0xe000e010

080007d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b082      	sub	sp, #8
 80007dc:	af00      	add	r7, sp, #0
 80007de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80007e0:	6878      	ldr	r0, [r7, #4]
 80007e2:	f7ff ff47 	bl	8000674 <__NVIC_SetPriorityGrouping>
}
 80007e6:	bf00      	nop
 80007e8:	3708      	adds	r7, #8
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd80      	pop	{r7, pc}

080007ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007ee:	b580      	push	{r7, lr}
 80007f0:	b086      	sub	sp, #24
 80007f2:	af00      	add	r7, sp, #0
 80007f4:	4603      	mov	r3, r0
 80007f6:	60b9      	str	r1, [r7, #8]
 80007f8:	607a      	str	r2, [r7, #4]
 80007fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80007fc:	2300      	movs	r3, #0
 80007fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000800:	f7ff ff5c 	bl	80006bc <__NVIC_GetPriorityGrouping>
 8000804:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000806:	687a      	ldr	r2, [r7, #4]
 8000808:	68b9      	ldr	r1, [r7, #8]
 800080a:	6978      	ldr	r0, [r7, #20]
 800080c:	f7ff ff8e 	bl	800072c <NVIC_EncodePriority>
 8000810:	4602      	mov	r2, r0
 8000812:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000816:	4611      	mov	r1, r2
 8000818:	4618      	mov	r0, r3
 800081a:	f7ff ff5d 	bl	80006d8 <__NVIC_SetPriority>
}
 800081e:	bf00      	nop
 8000820:	3718      	adds	r7, #24
 8000822:	46bd      	mov	sp, r7
 8000824:	bd80      	pop	{r7, pc}

08000826 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000826:	b580      	push	{r7, lr}
 8000828:	b082      	sub	sp, #8
 800082a:	af00      	add	r7, sp, #0
 800082c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800082e:	6878      	ldr	r0, [r7, #4]
 8000830:	f7ff ffb0 	bl	8000794 <SysTick_Config>
 8000834:	4603      	mov	r3, r0
}
 8000836:	4618      	mov	r0, r3
 8000838:	3708      	adds	r7, #8
 800083a:	46bd      	mov	sp, r7
 800083c:	bd80      	pop	{r7, pc}
	...

08000840 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000840:	b480      	push	{r7}
 8000842:	b087      	sub	sp, #28
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
 8000848:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800084a:	2300      	movs	r3, #0
 800084c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800084e:	e160      	b.n	8000b12 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000850:	683b      	ldr	r3, [r7, #0]
 8000852:	681a      	ldr	r2, [r3, #0]
 8000854:	2101      	movs	r1, #1
 8000856:	697b      	ldr	r3, [r7, #20]
 8000858:	fa01 f303 	lsl.w	r3, r1, r3
 800085c:	4013      	ands	r3, r2
 800085e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000860:	68fb      	ldr	r3, [r7, #12]
 8000862:	2b00      	cmp	r3, #0
 8000864:	f000 8152 	beq.w	8000b0c <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000868:	683b      	ldr	r3, [r7, #0]
 800086a:	685b      	ldr	r3, [r3, #4]
 800086c:	2b01      	cmp	r3, #1
 800086e:	d00b      	beq.n	8000888 <HAL_GPIO_Init+0x48>
 8000870:	683b      	ldr	r3, [r7, #0]
 8000872:	685b      	ldr	r3, [r3, #4]
 8000874:	2b02      	cmp	r3, #2
 8000876:	d007      	beq.n	8000888 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000878:	683b      	ldr	r3, [r7, #0]
 800087a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800087c:	2b11      	cmp	r3, #17
 800087e:	d003      	beq.n	8000888 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000880:	683b      	ldr	r3, [r7, #0]
 8000882:	685b      	ldr	r3, [r3, #4]
 8000884:	2b12      	cmp	r3, #18
 8000886:	d130      	bne.n	80008ea <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	689b      	ldr	r3, [r3, #8]
 800088c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800088e:	697b      	ldr	r3, [r7, #20]
 8000890:	005b      	lsls	r3, r3, #1
 8000892:	2203      	movs	r2, #3
 8000894:	fa02 f303 	lsl.w	r3, r2, r3
 8000898:	43db      	mvns	r3, r3
 800089a:	693a      	ldr	r2, [r7, #16]
 800089c:	4013      	ands	r3, r2
 800089e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80008a0:	683b      	ldr	r3, [r7, #0]
 80008a2:	68da      	ldr	r2, [r3, #12]
 80008a4:	697b      	ldr	r3, [r7, #20]
 80008a6:	005b      	lsls	r3, r3, #1
 80008a8:	fa02 f303 	lsl.w	r3, r2, r3
 80008ac:	693a      	ldr	r2, [r7, #16]
 80008ae:	4313      	orrs	r3, r2
 80008b0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	693a      	ldr	r2, [r7, #16]
 80008b6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	685b      	ldr	r3, [r3, #4]
 80008bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80008be:	2201      	movs	r2, #1
 80008c0:	697b      	ldr	r3, [r7, #20]
 80008c2:	fa02 f303 	lsl.w	r3, r2, r3
 80008c6:	43db      	mvns	r3, r3
 80008c8:	693a      	ldr	r2, [r7, #16]
 80008ca:	4013      	ands	r3, r2
 80008cc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80008ce:	683b      	ldr	r3, [r7, #0]
 80008d0:	685b      	ldr	r3, [r3, #4]
 80008d2:	091b      	lsrs	r3, r3, #4
 80008d4:	f003 0201 	and.w	r2, r3, #1
 80008d8:	697b      	ldr	r3, [r7, #20]
 80008da:	fa02 f303 	lsl.w	r3, r2, r3
 80008de:	693a      	ldr	r2, [r7, #16]
 80008e0:	4313      	orrs	r3, r2
 80008e2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	693a      	ldr	r2, [r7, #16]
 80008e8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	68db      	ldr	r3, [r3, #12]
 80008ee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80008f0:	697b      	ldr	r3, [r7, #20]
 80008f2:	005b      	lsls	r3, r3, #1
 80008f4:	2203      	movs	r2, #3
 80008f6:	fa02 f303 	lsl.w	r3, r2, r3
 80008fa:	43db      	mvns	r3, r3
 80008fc:	693a      	ldr	r2, [r7, #16]
 80008fe:	4013      	ands	r3, r2
 8000900:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000902:	683b      	ldr	r3, [r7, #0]
 8000904:	689a      	ldr	r2, [r3, #8]
 8000906:	697b      	ldr	r3, [r7, #20]
 8000908:	005b      	lsls	r3, r3, #1
 800090a:	fa02 f303 	lsl.w	r3, r2, r3
 800090e:	693a      	ldr	r2, [r7, #16]
 8000910:	4313      	orrs	r3, r2
 8000912:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	693a      	ldr	r2, [r7, #16]
 8000918:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800091a:	683b      	ldr	r3, [r7, #0]
 800091c:	685b      	ldr	r3, [r3, #4]
 800091e:	2b02      	cmp	r3, #2
 8000920:	d003      	beq.n	800092a <HAL_GPIO_Init+0xea>
 8000922:	683b      	ldr	r3, [r7, #0]
 8000924:	685b      	ldr	r3, [r3, #4]
 8000926:	2b12      	cmp	r3, #18
 8000928:	d123      	bne.n	8000972 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800092a:	697b      	ldr	r3, [r7, #20]
 800092c:	08da      	lsrs	r2, r3, #3
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	3208      	adds	r2, #8
 8000932:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000936:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000938:	697b      	ldr	r3, [r7, #20]
 800093a:	f003 0307 	and.w	r3, r3, #7
 800093e:	009b      	lsls	r3, r3, #2
 8000940:	220f      	movs	r2, #15
 8000942:	fa02 f303 	lsl.w	r3, r2, r3
 8000946:	43db      	mvns	r3, r3
 8000948:	693a      	ldr	r2, [r7, #16]
 800094a:	4013      	ands	r3, r2
 800094c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800094e:	683b      	ldr	r3, [r7, #0]
 8000950:	691a      	ldr	r2, [r3, #16]
 8000952:	697b      	ldr	r3, [r7, #20]
 8000954:	f003 0307 	and.w	r3, r3, #7
 8000958:	009b      	lsls	r3, r3, #2
 800095a:	fa02 f303 	lsl.w	r3, r2, r3
 800095e:	693a      	ldr	r2, [r7, #16]
 8000960:	4313      	orrs	r3, r2
 8000962:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000964:	697b      	ldr	r3, [r7, #20]
 8000966:	08da      	lsrs	r2, r3, #3
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	3208      	adds	r2, #8
 800096c:	6939      	ldr	r1, [r7, #16]
 800096e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000978:	697b      	ldr	r3, [r7, #20]
 800097a:	005b      	lsls	r3, r3, #1
 800097c:	2203      	movs	r2, #3
 800097e:	fa02 f303 	lsl.w	r3, r2, r3
 8000982:	43db      	mvns	r3, r3
 8000984:	693a      	ldr	r2, [r7, #16]
 8000986:	4013      	ands	r3, r2
 8000988:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800098a:	683b      	ldr	r3, [r7, #0]
 800098c:	685b      	ldr	r3, [r3, #4]
 800098e:	f003 0203 	and.w	r2, r3, #3
 8000992:	697b      	ldr	r3, [r7, #20]
 8000994:	005b      	lsls	r3, r3, #1
 8000996:	fa02 f303 	lsl.w	r3, r2, r3
 800099a:	693a      	ldr	r2, [r7, #16]
 800099c:	4313      	orrs	r3, r2
 800099e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	693a      	ldr	r2, [r7, #16]
 80009a4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80009a6:	683b      	ldr	r3, [r7, #0]
 80009a8:	685b      	ldr	r3, [r3, #4]
 80009aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	f000 80ac 	beq.w	8000b0c <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009b4:	4b5e      	ldr	r3, [pc, #376]	; (8000b30 <HAL_GPIO_Init+0x2f0>)
 80009b6:	699b      	ldr	r3, [r3, #24]
 80009b8:	4a5d      	ldr	r2, [pc, #372]	; (8000b30 <HAL_GPIO_Init+0x2f0>)
 80009ba:	f043 0301 	orr.w	r3, r3, #1
 80009be:	6193      	str	r3, [r2, #24]
 80009c0:	4b5b      	ldr	r3, [pc, #364]	; (8000b30 <HAL_GPIO_Init+0x2f0>)
 80009c2:	699b      	ldr	r3, [r3, #24]
 80009c4:	f003 0301 	and.w	r3, r3, #1
 80009c8:	60bb      	str	r3, [r7, #8]
 80009ca:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80009cc:	4a59      	ldr	r2, [pc, #356]	; (8000b34 <HAL_GPIO_Init+0x2f4>)
 80009ce:	697b      	ldr	r3, [r7, #20]
 80009d0:	089b      	lsrs	r3, r3, #2
 80009d2:	3302      	adds	r3, #2
 80009d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009d8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80009da:	697b      	ldr	r3, [r7, #20]
 80009dc:	f003 0303 	and.w	r3, r3, #3
 80009e0:	009b      	lsls	r3, r3, #2
 80009e2:	220f      	movs	r2, #15
 80009e4:	fa02 f303 	lsl.w	r3, r2, r3
 80009e8:	43db      	mvns	r3, r3
 80009ea:	693a      	ldr	r2, [r7, #16]
 80009ec:	4013      	ands	r3, r2
 80009ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80009f6:	d025      	beq.n	8000a44 <HAL_GPIO_Init+0x204>
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	4a4f      	ldr	r2, [pc, #316]	; (8000b38 <HAL_GPIO_Init+0x2f8>)
 80009fc:	4293      	cmp	r3, r2
 80009fe:	d01f      	beq.n	8000a40 <HAL_GPIO_Init+0x200>
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	4a4e      	ldr	r2, [pc, #312]	; (8000b3c <HAL_GPIO_Init+0x2fc>)
 8000a04:	4293      	cmp	r3, r2
 8000a06:	d019      	beq.n	8000a3c <HAL_GPIO_Init+0x1fc>
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	4a4d      	ldr	r2, [pc, #308]	; (8000b40 <HAL_GPIO_Init+0x300>)
 8000a0c:	4293      	cmp	r3, r2
 8000a0e:	d013      	beq.n	8000a38 <HAL_GPIO_Init+0x1f8>
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	4a4c      	ldr	r2, [pc, #304]	; (8000b44 <HAL_GPIO_Init+0x304>)
 8000a14:	4293      	cmp	r3, r2
 8000a16:	d00d      	beq.n	8000a34 <HAL_GPIO_Init+0x1f4>
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	4a4b      	ldr	r2, [pc, #300]	; (8000b48 <HAL_GPIO_Init+0x308>)
 8000a1c:	4293      	cmp	r3, r2
 8000a1e:	d007      	beq.n	8000a30 <HAL_GPIO_Init+0x1f0>
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	4a4a      	ldr	r2, [pc, #296]	; (8000b4c <HAL_GPIO_Init+0x30c>)
 8000a24:	4293      	cmp	r3, r2
 8000a26:	d101      	bne.n	8000a2c <HAL_GPIO_Init+0x1ec>
 8000a28:	2306      	movs	r3, #6
 8000a2a:	e00c      	b.n	8000a46 <HAL_GPIO_Init+0x206>
 8000a2c:	2307      	movs	r3, #7
 8000a2e:	e00a      	b.n	8000a46 <HAL_GPIO_Init+0x206>
 8000a30:	2305      	movs	r3, #5
 8000a32:	e008      	b.n	8000a46 <HAL_GPIO_Init+0x206>
 8000a34:	2304      	movs	r3, #4
 8000a36:	e006      	b.n	8000a46 <HAL_GPIO_Init+0x206>
 8000a38:	2303      	movs	r3, #3
 8000a3a:	e004      	b.n	8000a46 <HAL_GPIO_Init+0x206>
 8000a3c:	2302      	movs	r3, #2
 8000a3e:	e002      	b.n	8000a46 <HAL_GPIO_Init+0x206>
 8000a40:	2301      	movs	r3, #1
 8000a42:	e000      	b.n	8000a46 <HAL_GPIO_Init+0x206>
 8000a44:	2300      	movs	r3, #0
 8000a46:	697a      	ldr	r2, [r7, #20]
 8000a48:	f002 0203 	and.w	r2, r2, #3
 8000a4c:	0092      	lsls	r2, r2, #2
 8000a4e:	4093      	lsls	r3, r2
 8000a50:	693a      	ldr	r2, [r7, #16]
 8000a52:	4313      	orrs	r3, r2
 8000a54:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000a56:	4937      	ldr	r1, [pc, #220]	; (8000b34 <HAL_GPIO_Init+0x2f4>)
 8000a58:	697b      	ldr	r3, [r7, #20]
 8000a5a:	089b      	lsrs	r3, r3, #2
 8000a5c:	3302      	adds	r3, #2
 8000a5e:	693a      	ldr	r2, [r7, #16]
 8000a60:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000a64:	4b3a      	ldr	r3, [pc, #232]	; (8000b50 <HAL_GPIO_Init+0x310>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a6a:	68fb      	ldr	r3, [r7, #12]
 8000a6c:	43db      	mvns	r3, r3
 8000a6e:	693a      	ldr	r2, [r7, #16]
 8000a70:	4013      	ands	r3, r2
 8000a72:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a74:	683b      	ldr	r3, [r7, #0]
 8000a76:	685b      	ldr	r3, [r3, #4]
 8000a78:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d003      	beq.n	8000a88 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8000a80:	693a      	ldr	r2, [r7, #16]
 8000a82:	68fb      	ldr	r3, [r7, #12]
 8000a84:	4313      	orrs	r3, r2
 8000a86:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000a88:	4a31      	ldr	r2, [pc, #196]	; (8000b50 <HAL_GPIO_Init+0x310>)
 8000a8a:	693b      	ldr	r3, [r7, #16]
 8000a8c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000a8e:	4b30      	ldr	r3, [pc, #192]	; (8000b50 <HAL_GPIO_Init+0x310>)
 8000a90:	685b      	ldr	r3, [r3, #4]
 8000a92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	43db      	mvns	r3, r3
 8000a98:	693a      	ldr	r2, [r7, #16]
 8000a9a:	4013      	ands	r3, r2
 8000a9c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000a9e:	683b      	ldr	r3, [r7, #0]
 8000aa0:	685b      	ldr	r3, [r3, #4]
 8000aa2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d003      	beq.n	8000ab2 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8000aaa:	693a      	ldr	r2, [r7, #16]
 8000aac:	68fb      	ldr	r3, [r7, #12]
 8000aae:	4313      	orrs	r3, r2
 8000ab0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000ab2:	4a27      	ldr	r2, [pc, #156]	; (8000b50 <HAL_GPIO_Init+0x310>)
 8000ab4:	693b      	ldr	r3, [r7, #16]
 8000ab6:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000ab8:	4b25      	ldr	r3, [pc, #148]	; (8000b50 <HAL_GPIO_Init+0x310>)
 8000aba:	689b      	ldr	r3, [r3, #8]
 8000abc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000abe:	68fb      	ldr	r3, [r7, #12]
 8000ac0:	43db      	mvns	r3, r3
 8000ac2:	693a      	ldr	r2, [r7, #16]
 8000ac4:	4013      	ands	r3, r2
 8000ac6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000ac8:	683b      	ldr	r3, [r7, #0]
 8000aca:	685b      	ldr	r3, [r3, #4]
 8000acc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d003      	beq.n	8000adc <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8000ad4:	693a      	ldr	r2, [r7, #16]
 8000ad6:	68fb      	ldr	r3, [r7, #12]
 8000ad8:	4313      	orrs	r3, r2
 8000ada:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000adc:	4a1c      	ldr	r2, [pc, #112]	; (8000b50 <HAL_GPIO_Init+0x310>)
 8000ade:	693b      	ldr	r3, [r7, #16]
 8000ae0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000ae2:	4b1b      	ldr	r3, [pc, #108]	; (8000b50 <HAL_GPIO_Init+0x310>)
 8000ae4:	68db      	ldr	r3, [r3, #12]
 8000ae6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ae8:	68fb      	ldr	r3, [r7, #12]
 8000aea:	43db      	mvns	r3, r3
 8000aec:	693a      	ldr	r2, [r7, #16]
 8000aee:	4013      	ands	r3, r2
 8000af0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000af2:	683b      	ldr	r3, [r7, #0]
 8000af4:	685b      	ldr	r3, [r3, #4]
 8000af6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d003      	beq.n	8000b06 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8000afe:	693a      	ldr	r2, [r7, #16]
 8000b00:	68fb      	ldr	r3, [r7, #12]
 8000b02:	4313      	orrs	r3, r2
 8000b04:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000b06:	4a12      	ldr	r2, [pc, #72]	; (8000b50 <HAL_GPIO_Init+0x310>)
 8000b08:	693b      	ldr	r3, [r7, #16]
 8000b0a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000b0c:	697b      	ldr	r3, [r7, #20]
 8000b0e:	3301      	adds	r3, #1
 8000b10:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b12:	683b      	ldr	r3, [r7, #0]
 8000b14:	681a      	ldr	r2, [r3, #0]
 8000b16:	697b      	ldr	r3, [r7, #20]
 8000b18:	fa22 f303 	lsr.w	r3, r2, r3
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	f47f ae97 	bne.w	8000850 <HAL_GPIO_Init+0x10>
  }
}
 8000b22:	bf00      	nop
 8000b24:	bf00      	nop
 8000b26:	371c      	adds	r7, #28
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2e:	4770      	bx	lr
 8000b30:	40021000 	.word	0x40021000
 8000b34:	40010000 	.word	0x40010000
 8000b38:	48000400 	.word	0x48000400
 8000b3c:	48000800 	.word	0x48000800
 8000b40:	48000c00 	.word	0x48000c00
 8000b44:	48001000 	.word	0x48001000
 8000b48:	48001400 	.word	0x48001400
 8000b4c:	48001800 	.word	0x48001800
 8000b50:	40010400 	.word	0x40010400

08000b54 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000b54:	b480      	push	{r7}
 8000b56:	b085      	sub	sp, #20
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
 8000b5c:	460b      	mov	r3, r1
 8000b5e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	691a      	ldr	r2, [r3, #16]
 8000b64:	887b      	ldrh	r3, [r7, #2]
 8000b66:	4013      	ands	r3, r2
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d002      	beq.n	8000b72 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000b6c:	2301      	movs	r3, #1
 8000b6e:	73fb      	strb	r3, [r7, #15]
 8000b70:	e001      	b.n	8000b76 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000b72:	2300      	movs	r3, #0
 8000b74:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000b76:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b78:	4618      	mov	r0, r3
 8000b7a:	3714      	adds	r7, #20
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b82:	4770      	bx	lr

08000b84 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000b84:	b480      	push	{r7}
 8000b86:	b083      	sub	sp, #12
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
 8000b8c:	460b      	mov	r3, r1
 8000b8e:	807b      	strh	r3, [r7, #2]
 8000b90:	4613      	mov	r3, r2
 8000b92:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000b94:	787b      	ldrb	r3, [r7, #1]
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d003      	beq.n	8000ba2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000b9a:	887a      	ldrh	r2, [r7, #2]
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000ba0:	e002      	b.n	8000ba8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000ba2:	887a      	ldrh	r2, [r7, #2]
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000ba8:	bf00      	nop
 8000baa:	370c      	adds	r7, #12
 8000bac:	46bd      	mov	sp, r7
 8000bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb2:	4770      	bx	lr

08000bb4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8000bba:	af00      	add	r7, sp, #0
 8000bbc:	1d3b      	adds	r3, r7, #4
 8000bbe:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000bc0:	1d3b      	adds	r3, r7, #4
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d102      	bne.n	8000bce <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8000bc8:	2301      	movs	r3, #1
 8000bca:	f000 bf01 	b.w	80019d0 <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000bce:	1d3b      	adds	r3, r7, #4
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	f003 0301 	and.w	r3, r3, #1
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	f000 8160 	beq.w	8000e9e <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000bde:	4bae      	ldr	r3, [pc, #696]	; (8000e98 <HAL_RCC_OscConfig+0x2e4>)
 8000be0:	685b      	ldr	r3, [r3, #4]
 8000be2:	f003 030c 	and.w	r3, r3, #12
 8000be6:	2b04      	cmp	r3, #4
 8000be8:	d00c      	beq.n	8000c04 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000bea:	4bab      	ldr	r3, [pc, #684]	; (8000e98 <HAL_RCC_OscConfig+0x2e4>)
 8000bec:	685b      	ldr	r3, [r3, #4]
 8000bee:	f003 030c 	and.w	r3, r3, #12
 8000bf2:	2b08      	cmp	r3, #8
 8000bf4:	d159      	bne.n	8000caa <HAL_RCC_OscConfig+0xf6>
 8000bf6:	4ba8      	ldr	r3, [pc, #672]	; (8000e98 <HAL_RCC_OscConfig+0x2e4>)
 8000bf8:	685b      	ldr	r3, [r3, #4]
 8000bfa:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8000bfe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c02:	d152      	bne.n	8000caa <HAL_RCC_OscConfig+0xf6>
 8000c04:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c08:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c0c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8000c10:	fa93 f3a3 	rbit	r3, r3
 8000c14:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000c18:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c1c:	fab3 f383 	clz	r3, r3
 8000c20:	b2db      	uxtb	r3, r3
 8000c22:	095b      	lsrs	r3, r3, #5
 8000c24:	b2db      	uxtb	r3, r3
 8000c26:	f043 0301 	orr.w	r3, r3, #1
 8000c2a:	b2db      	uxtb	r3, r3
 8000c2c:	2b01      	cmp	r3, #1
 8000c2e:	d102      	bne.n	8000c36 <HAL_RCC_OscConfig+0x82>
 8000c30:	4b99      	ldr	r3, [pc, #612]	; (8000e98 <HAL_RCC_OscConfig+0x2e4>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	e015      	b.n	8000c62 <HAL_RCC_OscConfig+0xae>
 8000c36:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c3a:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c3e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8000c42:	fa93 f3a3 	rbit	r3, r3
 8000c46:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8000c4a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c4e:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8000c52:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8000c56:	fa93 f3a3 	rbit	r3, r3
 8000c5a:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000c5e:	4b8e      	ldr	r3, [pc, #568]	; (8000e98 <HAL_RCC_OscConfig+0x2e4>)
 8000c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c62:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000c66:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8000c6a:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8000c6e:	fa92 f2a2 	rbit	r2, r2
 8000c72:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8000c76:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000c7a:	fab2 f282 	clz	r2, r2
 8000c7e:	b2d2      	uxtb	r2, r2
 8000c80:	f042 0220 	orr.w	r2, r2, #32
 8000c84:	b2d2      	uxtb	r2, r2
 8000c86:	f002 021f 	and.w	r2, r2, #31
 8000c8a:	2101      	movs	r1, #1
 8000c8c:	fa01 f202 	lsl.w	r2, r1, r2
 8000c90:	4013      	ands	r3, r2
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	f000 8102 	beq.w	8000e9c <HAL_RCC_OscConfig+0x2e8>
 8000c98:	1d3b      	adds	r3, r7, #4
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	685b      	ldr	r3, [r3, #4]
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	f040 80fc 	bne.w	8000e9c <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 8000ca4:	2301      	movs	r3, #1
 8000ca6:	f000 be93 	b.w	80019d0 <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000caa:	1d3b      	adds	r3, r7, #4
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	685b      	ldr	r3, [r3, #4]
 8000cb0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000cb4:	d106      	bne.n	8000cc4 <HAL_RCC_OscConfig+0x110>
 8000cb6:	4b78      	ldr	r3, [pc, #480]	; (8000e98 <HAL_RCC_OscConfig+0x2e4>)
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	4a77      	ldr	r2, [pc, #476]	; (8000e98 <HAL_RCC_OscConfig+0x2e4>)
 8000cbc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000cc0:	6013      	str	r3, [r2, #0]
 8000cc2:	e030      	b.n	8000d26 <HAL_RCC_OscConfig+0x172>
 8000cc4:	1d3b      	adds	r3, r7, #4
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	685b      	ldr	r3, [r3, #4]
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d10c      	bne.n	8000ce8 <HAL_RCC_OscConfig+0x134>
 8000cce:	4b72      	ldr	r3, [pc, #456]	; (8000e98 <HAL_RCC_OscConfig+0x2e4>)
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	4a71      	ldr	r2, [pc, #452]	; (8000e98 <HAL_RCC_OscConfig+0x2e4>)
 8000cd4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000cd8:	6013      	str	r3, [r2, #0]
 8000cda:	4b6f      	ldr	r3, [pc, #444]	; (8000e98 <HAL_RCC_OscConfig+0x2e4>)
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	4a6e      	ldr	r2, [pc, #440]	; (8000e98 <HAL_RCC_OscConfig+0x2e4>)
 8000ce0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ce4:	6013      	str	r3, [r2, #0]
 8000ce6:	e01e      	b.n	8000d26 <HAL_RCC_OscConfig+0x172>
 8000ce8:	1d3b      	adds	r3, r7, #4
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	685b      	ldr	r3, [r3, #4]
 8000cee:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000cf2:	d10c      	bne.n	8000d0e <HAL_RCC_OscConfig+0x15a>
 8000cf4:	4b68      	ldr	r3, [pc, #416]	; (8000e98 <HAL_RCC_OscConfig+0x2e4>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	4a67      	ldr	r2, [pc, #412]	; (8000e98 <HAL_RCC_OscConfig+0x2e4>)
 8000cfa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000cfe:	6013      	str	r3, [r2, #0]
 8000d00:	4b65      	ldr	r3, [pc, #404]	; (8000e98 <HAL_RCC_OscConfig+0x2e4>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	4a64      	ldr	r2, [pc, #400]	; (8000e98 <HAL_RCC_OscConfig+0x2e4>)
 8000d06:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d0a:	6013      	str	r3, [r2, #0]
 8000d0c:	e00b      	b.n	8000d26 <HAL_RCC_OscConfig+0x172>
 8000d0e:	4b62      	ldr	r3, [pc, #392]	; (8000e98 <HAL_RCC_OscConfig+0x2e4>)
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	4a61      	ldr	r2, [pc, #388]	; (8000e98 <HAL_RCC_OscConfig+0x2e4>)
 8000d14:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d18:	6013      	str	r3, [r2, #0]
 8000d1a:	4b5f      	ldr	r3, [pc, #380]	; (8000e98 <HAL_RCC_OscConfig+0x2e4>)
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	4a5e      	ldr	r2, [pc, #376]	; (8000e98 <HAL_RCC_OscConfig+0x2e4>)
 8000d20:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d24:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000d26:	1d3b      	adds	r3, r7, #4
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	685b      	ldr	r3, [r3, #4]
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d059      	beq.n	8000de4 <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d30:	f7ff fc94 	bl	800065c <HAL_GetTick>
 8000d34:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d38:	e00a      	b.n	8000d50 <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000d3a:	f7ff fc8f 	bl	800065c <HAL_GetTick>
 8000d3e:	4602      	mov	r2, r0
 8000d40:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8000d44:	1ad3      	subs	r3, r2, r3
 8000d46:	2b64      	cmp	r3, #100	; 0x64
 8000d48:	d902      	bls.n	8000d50 <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 8000d4a:	2303      	movs	r3, #3
 8000d4c:	f000 be40 	b.w	80019d0 <HAL_RCC_OscConfig+0xe1c>
 8000d50:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d54:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d58:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8000d5c:	fa93 f3a3 	rbit	r3, r3
 8000d60:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8000d64:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d68:	fab3 f383 	clz	r3, r3
 8000d6c:	b2db      	uxtb	r3, r3
 8000d6e:	095b      	lsrs	r3, r3, #5
 8000d70:	b2db      	uxtb	r3, r3
 8000d72:	f043 0301 	orr.w	r3, r3, #1
 8000d76:	b2db      	uxtb	r3, r3
 8000d78:	2b01      	cmp	r3, #1
 8000d7a:	d102      	bne.n	8000d82 <HAL_RCC_OscConfig+0x1ce>
 8000d7c:	4b46      	ldr	r3, [pc, #280]	; (8000e98 <HAL_RCC_OscConfig+0x2e4>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	e015      	b.n	8000dae <HAL_RCC_OscConfig+0x1fa>
 8000d82:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d86:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d8a:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8000d8e:	fa93 f3a3 	rbit	r3, r3
 8000d92:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8000d96:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d9a:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8000d9e:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8000da2:	fa93 f3a3 	rbit	r3, r3
 8000da6:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8000daa:	4b3b      	ldr	r3, [pc, #236]	; (8000e98 <HAL_RCC_OscConfig+0x2e4>)
 8000dac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dae:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000db2:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8000db6:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8000dba:	fa92 f2a2 	rbit	r2, r2
 8000dbe:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8000dc2:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8000dc6:	fab2 f282 	clz	r2, r2
 8000dca:	b2d2      	uxtb	r2, r2
 8000dcc:	f042 0220 	orr.w	r2, r2, #32
 8000dd0:	b2d2      	uxtb	r2, r2
 8000dd2:	f002 021f 	and.w	r2, r2, #31
 8000dd6:	2101      	movs	r1, #1
 8000dd8:	fa01 f202 	lsl.w	r2, r1, r2
 8000ddc:	4013      	ands	r3, r2
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d0ab      	beq.n	8000d3a <HAL_RCC_OscConfig+0x186>
 8000de2:	e05c      	b.n	8000e9e <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000de4:	f7ff fc3a 	bl	800065c <HAL_GetTick>
 8000de8:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000dec:	e00a      	b.n	8000e04 <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000dee:	f7ff fc35 	bl	800065c <HAL_GetTick>
 8000df2:	4602      	mov	r2, r0
 8000df4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8000df8:	1ad3      	subs	r3, r2, r3
 8000dfa:	2b64      	cmp	r3, #100	; 0x64
 8000dfc:	d902      	bls.n	8000e04 <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 8000dfe:	2303      	movs	r3, #3
 8000e00:	f000 bde6 	b.w	80019d0 <HAL_RCC_OscConfig+0xe1c>
 8000e04:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e08:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e0c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8000e10:	fa93 f3a3 	rbit	r3, r3
 8000e14:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8000e18:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e1c:	fab3 f383 	clz	r3, r3
 8000e20:	b2db      	uxtb	r3, r3
 8000e22:	095b      	lsrs	r3, r3, #5
 8000e24:	b2db      	uxtb	r3, r3
 8000e26:	f043 0301 	orr.w	r3, r3, #1
 8000e2a:	b2db      	uxtb	r3, r3
 8000e2c:	2b01      	cmp	r3, #1
 8000e2e:	d102      	bne.n	8000e36 <HAL_RCC_OscConfig+0x282>
 8000e30:	4b19      	ldr	r3, [pc, #100]	; (8000e98 <HAL_RCC_OscConfig+0x2e4>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	e015      	b.n	8000e62 <HAL_RCC_OscConfig+0x2ae>
 8000e36:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e3a:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e3e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8000e42:	fa93 f3a3 	rbit	r3, r3
 8000e46:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8000e4a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e4e:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8000e52:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8000e56:	fa93 f3a3 	rbit	r3, r3
 8000e5a:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8000e5e:	4b0e      	ldr	r3, [pc, #56]	; (8000e98 <HAL_RCC_OscConfig+0x2e4>)
 8000e60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e62:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000e66:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8000e6a:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8000e6e:	fa92 f2a2 	rbit	r2, r2
 8000e72:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8000e76:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8000e7a:	fab2 f282 	clz	r2, r2
 8000e7e:	b2d2      	uxtb	r2, r2
 8000e80:	f042 0220 	orr.w	r2, r2, #32
 8000e84:	b2d2      	uxtb	r2, r2
 8000e86:	f002 021f 	and.w	r2, r2, #31
 8000e8a:	2101      	movs	r1, #1
 8000e8c:	fa01 f202 	lsl.w	r2, r1, r2
 8000e90:	4013      	ands	r3, r2
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d1ab      	bne.n	8000dee <HAL_RCC_OscConfig+0x23a>
 8000e96:	e002      	b.n	8000e9e <HAL_RCC_OscConfig+0x2ea>
 8000e98:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e9c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e9e:	1d3b      	adds	r3, r7, #4
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	f003 0302 	and.w	r3, r3, #2
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	f000 8170 	beq.w	800118e <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000eae:	4bd0      	ldr	r3, [pc, #832]	; (80011f0 <HAL_RCC_OscConfig+0x63c>)
 8000eb0:	685b      	ldr	r3, [r3, #4]
 8000eb2:	f003 030c 	and.w	r3, r3, #12
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d00c      	beq.n	8000ed4 <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000eba:	4bcd      	ldr	r3, [pc, #820]	; (80011f0 <HAL_RCC_OscConfig+0x63c>)
 8000ebc:	685b      	ldr	r3, [r3, #4]
 8000ebe:	f003 030c 	and.w	r3, r3, #12
 8000ec2:	2b08      	cmp	r3, #8
 8000ec4:	d16d      	bne.n	8000fa2 <HAL_RCC_OscConfig+0x3ee>
 8000ec6:	4bca      	ldr	r3, [pc, #808]	; (80011f0 <HAL_RCC_OscConfig+0x63c>)
 8000ec8:	685b      	ldr	r3, [r3, #4]
 8000eca:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8000ece:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000ed2:	d166      	bne.n	8000fa2 <HAL_RCC_OscConfig+0x3ee>
 8000ed4:	2302      	movs	r3, #2
 8000ed6:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000eda:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8000ede:	fa93 f3a3 	rbit	r3, r3
 8000ee2:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8000ee6:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000eea:	fab3 f383 	clz	r3, r3
 8000eee:	b2db      	uxtb	r3, r3
 8000ef0:	095b      	lsrs	r3, r3, #5
 8000ef2:	b2db      	uxtb	r3, r3
 8000ef4:	f043 0301 	orr.w	r3, r3, #1
 8000ef8:	b2db      	uxtb	r3, r3
 8000efa:	2b01      	cmp	r3, #1
 8000efc:	d102      	bne.n	8000f04 <HAL_RCC_OscConfig+0x350>
 8000efe:	4bbc      	ldr	r3, [pc, #752]	; (80011f0 <HAL_RCC_OscConfig+0x63c>)
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	e013      	b.n	8000f2c <HAL_RCC_OscConfig+0x378>
 8000f04:	2302      	movs	r3, #2
 8000f06:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f0a:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8000f0e:	fa93 f3a3 	rbit	r3, r3
 8000f12:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8000f16:	2302      	movs	r3, #2
 8000f18:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8000f1c:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8000f20:	fa93 f3a3 	rbit	r3, r3
 8000f24:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8000f28:	4bb1      	ldr	r3, [pc, #708]	; (80011f0 <HAL_RCC_OscConfig+0x63c>)
 8000f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f2c:	2202      	movs	r2, #2
 8000f2e:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8000f32:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8000f36:	fa92 f2a2 	rbit	r2, r2
 8000f3a:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8000f3e:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8000f42:	fab2 f282 	clz	r2, r2
 8000f46:	b2d2      	uxtb	r2, r2
 8000f48:	f042 0220 	orr.w	r2, r2, #32
 8000f4c:	b2d2      	uxtb	r2, r2
 8000f4e:	f002 021f 	and.w	r2, r2, #31
 8000f52:	2101      	movs	r1, #1
 8000f54:	fa01 f202 	lsl.w	r2, r1, r2
 8000f58:	4013      	ands	r3, r2
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d007      	beq.n	8000f6e <HAL_RCC_OscConfig+0x3ba>
 8000f5e:	1d3b      	adds	r3, r7, #4
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	68db      	ldr	r3, [r3, #12]
 8000f64:	2b01      	cmp	r3, #1
 8000f66:	d002      	beq.n	8000f6e <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 8000f68:	2301      	movs	r3, #1
 8000f6a:	f000 bd31 	b.w	80019d0 <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f6e:	4ba0      	ldr	r3, [pc, #640]	; (80011f0 <HAL_RCC_OscConfig+0x63c>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000f76:	1d3b      	adds	r3, r7, #4
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	691b      	ldr	r3, [r3, #16]
 8000f7c:	21f8      	movs	r1, #248	; 0xf8
 8000f7e:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f82:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8000f86:	fa91 f1a1 	rbit	r1, r1
 8000f8a:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8000f8e:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8000f92:	fab1 f181 	clz	r1, r1
 8000f96:	b2c9      	uxtb	r1, r1
 8000f98:	408b      	lsls	r3, r1
 8000f9a:	4995      	ldr	r1, [pc, #596]	; (80011f0 <HAL_RCC_OscConfig+0x63c>)
 8000f9c:	4313      	orrs	r3, r2
 8000f9e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000fa0:	e0f5      	b.n	800118e <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000fa2:	1d3b      	adds	r3, r7, #4
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	68db      	ldr	r3, [r3, #12]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	f000 8085 	beq.w	80010b8 <HAL_RCC_OscConfig+0x504>
 8000fae:	2301      	movs	r3, #1
 8000fb0:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fb4:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8000fb8:	fa93 f3a3 	rbit	r3, r3
 8000fbc:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8000fc0:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000fc4:	fab3 f383 	clz	r3, r3
 8000fc8:	b2db      	uxtb	r3, r3
 8000fca:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000fce:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000fd2:	009b      	lsls	r3, r3, #2
 8000fd4:	461a      	mov	r2, r3
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fda:	f7ff fb3f 	bl	800065c <HAL_GetTick>
 8000fde:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fe2:	e00a      	b.n	8000ffa <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000fe4:	f7ff fb3a 	bl	800065c <HAL_GetTick>
 8000fe8:	4602      	mov	r2, r0
 8000fea:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8000fee:	1ad3      	subs	r3, r2, r3
 8000ff0:	2b02      	cmp	r3, #2
 8000ff2:	d902      	bls.n	8000ffa <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8000ff4:	2303      	movs	r3, #3
 8000ff6:	f000 bceb 	b.w	80019d0 <HAL_RCC_OscConfig+0xe1c>
 8000ffa:	2302      	movs	r3, #2
 8000ffc:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001000:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8001004:	fa93 f3a3 	rbit	r3, r3
 8001008:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 800100c:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001010:	fab3 f383 	clz	r3, r3
 8001014:	b2db      	uxtb	r3, r3
 8001016:	095b      	lsrs	r3, r3, #5
 8001018:	b2db      	uxtb	r3, r3
 800101a:	f043 0301 	orr.w	r3, r3, #1
 800101e:	b2db      	uxtb	r3, r3
 8001020:	2b01      	cmp	r3, #1
 8001022:	d102      	bne.n	800102a <HAL_RCC_OscConfig+0x476>
 8001024:	4b72      	ldr	r3, [pc, #456]	; (80011f0 <HAL_RCC_OscConfig+0x63c>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	e013      	b.n	8001052 <HAL_RCC_OscConfig+0x49e>
 800102a:	2302      	movs	r3, #2
 800102c:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001030:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8001034:	fa93 f3a3 	rbit	r3, r3
 8001038:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 800103c:	2302      	movs	r3, #2
 800103e:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8001042:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8001046:	fa93 f3a3 	rbit	r3, r3
 800104a:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 800104e:	4b68      	ldr	r3, [pc, #416]	; (80011f0 <HAL_RCC_OscConfig+0x63c>)
 8001050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001052:	2202      	movs	r2, #2
 8001054:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8001058:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 800105c:	fa92 f2a2 	rbit	r2, r2
 8001060:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8001064:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001068:	fab2 f282 	clz	r2, r2
 800106c:	b2d2      	uxtb	r2, r2
 800106e:	f042 0220 	orr.w	r2, r2, #32
 8001072:	b2d2      	uxtb	r2, r2
 8001074:	f002 021f 	and.w	r2, r2, #31
 8001078:	2101      	movs	r1, #1
 800107a:	fa01 f202 	lsl.w	r2, r1, r2
 800107e:	4013      	ands	r3, r2
 8001080:	2b00      	cmp	r3, #0
 8001082:	d0af      	beq.n	8000fe4 <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001084:	4b5a      	ldr	r3, [pc, #360]	; (80011f0 <HAL_RCC_OscConfig+0x63c>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800108c:	1d3b      	adds	r3, r7, #4
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	691b      	ldr	r3, [r3, #16]
 8001092:	21f8      	movs	r1, #248	; 0xf8
 8001094:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001098:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 800109c:	fa91 f1a1 	rbit	r1, r1
 80010a0:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 80010a4:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80010a8:	fab1 f181 	clz	r1, r1
 80010ac:	b2c9      	uxtb	r1, r1
 80010ae:	408b      	lsls	r3, r1
 80010b0:	494f      	ldr	r1, [pc, #316]	; (80011f0 <HAL_RCC_OscConfig+0x63c>)
 80010b2:	4313      	orrs	r3, r2
 80010b4:	600b      	str	r3, [r1, #0]
 80010b6:	e06a      	b.n	800118e <HAL_RCC_OscConfig+0x5da>
 80010b8:	2301      	movs	r3, #1
 80010ba:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010be:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 80010c2:	fa93 f3a3 	rbit	r3, r3
 80010c6:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 80010ca:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80010ce:	fab3 f383 	clz	r3, r3
 80010d2:	b2db      	uxtb	r3, r3
 80010d4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80010d8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80010dc:	009b      	lsls	r3, r3, #2
 80010de:	461a      	mov	r2, r3
 80010e0:	2300      	movs	r3, #0
 80010e2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010e4:	f7ff faba 	bl	800065c <HAL_GetTick>
 80010e8:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010ec:	e00a      	b.n	8001104 <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80010ee:	f7ff fab5 	bl	800065c <HAL_GetTick>
 80010f2:	4602      	mov	r2, r0
 80010f4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80010f8:	1ad3      	subs	r3, r2, r3
 80010fa:	2b02      	cmp	r3, #2
 80010fc:	d902      	bls.n	8001104 <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 80010fe:	2303      	movs	r3, #3
 8001100:	f000 bc66 	b.w	80019d0 <HAL_RCC_OscConfig+0xe1c>
 8001104:	2302      	movs	r3, #2
 8001106:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800110a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800110e:	fa93 f3a3 	rbit	r3, r3
 8001112:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8001116:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800111a:	fab3 f383 	clz	r3, r3
 800111e:	b2db      	uxtb	r3, r3
 8001120:	095b      	lsrs	r3, r3, #5
 8001122:	b2db      	uxtb	r3, r3
 8001124:	f043 0301 	orr.w	r3, r3, #1
 8001128:	b2db      	uxtb	r3, r3
 800112a:	2b01      	cmp	r3, #1
 800112c:	d102      	bne.n	8001134 <HAL_RCC_OscConfig+0x580>
 800112e:	4b30      	ldr	r3, [pc, #192]	; (80011f0 <HAL_RCC_OscConfig+0x63c>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	e013      	b.n	800115c <HAL_RCC_OscConfig+0x5a8>
 8001134:	2302      	movs	r3, #2
 8001136:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800113a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800113e:	fa93 f3a3 	rbit	r3, r3
 8001142:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8001146:	2302      	movs	r3, #2
 8001148:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800114c:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001150:	fa93 f3a3 	rbit	r3, r3
 8001154:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001158:	4b25      	ldr	r3, [pc, #148]	; (80011f0 <HAL_RCC_OscConfig+0x63c>)
 800115a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800115c:	2202      	movs	r2, #2
 800115e:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8001162:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8001166:	fa92 f2a2 	rbit	r2, r2
 800116a:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 800116e:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001172:	fab2 f282 	clz	r2, r2
 8001176:	b2d2      	uxtb	r2, r2
 8001178:	f042 0220 	orr.w	r2, r2, #32
 800117c:	b2d2      	uxtb	r2, r2
 800117e:	f002 021f 	and.w	r2, r2, #31
 8001182:	2101      	movs	r1, #1
 8001184:	fa01 f202 	lsl.w	r2, r1, r2
 8001188:	4013      	ands	r3, r2
 800118a:	2b00      	cmp	r3, #0
 800118c:	d1af      	bne.n	80010ee <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800118e:	1d3b      	adds	r3, r7, #4
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	f003 0308 	and.w	r3, r3, #8
 8001198:	2b00      	cmp	r3, #0
 800119a:	f000 80da 	beq.w	8001352 <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800119e:	1d3b      	adds	r3, r7, #4
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	695b      	ldr	r3, [r3, #20]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d069      	beq.n	800127c <HAL_RCC_OscConfig+0x6c8>
 80011a8:	2301      	movs	r3, #1
 80011aa:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80011b2:	fa93 f3a3 	rbit	r3, r3
 80011b6:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 80011ba:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80011be:	fab3 f383 	clz	r3, r3
 80011c2:	b2db      	uxtb	r3, r3
 80011c4:	461a      	mov	r2, r3
 80011c6:	4b0b      	ldr	r3, [pc, #44]	; (80011f4 <HAL_RCC_OscConfig+0x640>)
 80011c8:	4413      	add	r3, r2
 80011ca:	009b      	lsls	r3, r3, #2
 80011cc:	461a      	mov	r2, r3
 80011ce:	2301      	movs	r3, #1
 80011d0:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011d2:	f7ff fa43 	bl	800065c <HAL_GetTick>
 80011d6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011da:	e00d      	b.n	80011f8 <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80011dc:	f7ff fa3e 	bl	800065c <HAL_GetTick>
 80011e0:	4602      	mov	r2, r0
 80011e2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80011e6:	1ad3      	subs	r3, r2, r3
 80011e8:	2b02      	cmp	r3, #2
 80011ea:	d905      	bls.n	80011f8 <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 80011ec:	2303      	movs	r3, #3
 80011ee:	e3ef      	b.n	80019d0 <HAL_RCC_OscConfig+0xe1c>
 80011f0:	40021000 	.word	0x40021000
 80011f4:	10908120 	.word	0x10908120
 80011f8:	2302      	movs	r3, #2
 80011fa:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011fe:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001202:	fa93 f2a3 	rbit	r2, r3
 8001206:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800120a:	601a      	str	r2, [r3, #0]
 800120c:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8001210:	2202      	movs	r2, #2
 8001212:	601a      	str	r2, [r3, #0]
 8001214:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	fa93 f2a3 	rbit	r2, r3
 800121e:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001222:	601a      	str	r2, [r3, #0]
 8001224:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001228:	2202      	movs	r2, #2
 800122a:	601a      	str	r2, [r3, #0]
 800122c:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	fa93 f2a3 	rbit	r2, r3
 8001236:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800123a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800123c:	4ba4      	ldr	r3, [pc, #656]	; (80014d0 <HAL_RCC_OscConfig+0x91c>)
 800123e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001240:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001244:	2102      	movs	r1, #2
 8001246:	6019      	str	r1, [r3, #0]
 8001248:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	fa93 f1a3 	rbit	r1, r3
 8001252:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001256:	6019      	str	r1, [r3, #0]
  return result;
 8001258:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	fab3 f383 	clz	r3, r3
 8001262:	b2db      	uxtb	r3, r3
 8001264:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001268:	b2db      	uxtb	r3, r3
 800126a:	f003 031f 	and.w	r3, r3, #31
 800126e:	2101      	movs	r1, #1
 8001270:	fa01 f303 	lsl.w	r3, r1, r3
 8001274:	4013      	ands	r3, r2
 8001276:	2b00      	cmp	r3, #0
 8001278:	d0b0      	beq.n	80011dc <HAL_RCC_OscConfig+0x628>
 800127a:	e06a      	b.n	8001352 <HAL_RCC_OscConfig+0x79e>
 800127c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001280:	2201      	movs	r2, #1
 8001282:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001284:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	fa93 f2a3 	rbit	r2, r3
 800128e:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001292:	601a      	str	r2, [r3, #0]
  return result;
 8001294:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001298:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800129a:	fab3 f383 	clz	r3, r3
 800129e:	b2db      	uxtb	r3, r3
 80012a0:	461a      	mov	r2, r3
 80012a2:	4b8c      	ldr	r3, [pc, #560]	; (80014d4 <HAL_RCC_OscConfig+0x920>)
 80012a4:	4413      	add	r3, r2
 80012a6:	009b      	lsls	r3, r3, #2
 80012a8:	461a      	mov	r2, r3
 80012aa:	2300      	movs	r3, #0
 80012ac:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012ae:	f7ff f9d5 	bl	800065c <HAL_GetTick>
 80012b2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012b6:	e009      	b.n	80012cc <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80012b8:	f7ff f9d0 	bl	800065c <HAL_GetTick>
 80012bc:	4602      	mov	r2, r0
 80012be:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80012c2:	1ad3      	subs	r3, r2, r3
 80012c4:	2b02      	cmp	r3, #2
 80012c6:	d901      	bls.n	80012cc <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 80012c8:	2303      	movs	r3, #3
 80012ca:	e381      	b.n	80019d0 <HAL_RCC_OscConfig+0xe1c>
 80012cc:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80012d0:	2202      	movs	r2, #2
 80012d2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012d4:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	fa93 f2a3 	rbit	r2, r3
 80012de:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80012e2:	601a      	str	r2, [r3, #0]
 80012e4:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80012e8:	2202      	movs	r2, #2
 80012ea:	601a      	str	r2, [r3, #0]
 80012ec:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	fa93 f2a3 	rbit	r2, r3
 80012f6:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80012fa:	601a      	str	r2, [r3, #0]
 80012fc:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001300:	2202      	movs	r2, #2
 8001302:	601a      	str	r2, [r3, #0]
 8001304:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	fa93 f2a3 	rbit	r2, r3
 800130e:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001312:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001314:	4b6e      	ldr	r3, [pc, #440]	; (80014d0 <HAL_RCC_OscConfig+0x91c>)
 8001316:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001318:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800131c:	2102      	movs	r1, #2
 800131e:	6019      	str	r1, [r3, #0]
 8001320:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	fa93 f1a3 	rbit	r1, r3
 800132a:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800132e:	6019      	str	r1, [r3, #0]
  return result;
 8001330:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	fab3 f383 	clz	r3, r3
 800133a:	b2db      	uxtb	r3, r3
 800133c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001340:	b2db      	uxtb	r3, r3
 8001342:	f003 031f 	and.w	r3, r3, #31
 8001346:	2101      	movs	r1, #1
 8001348:	fa01 f303 	lsl.w	r3, r1, r3
 800134c:	4013      	ands	r3, r2
 800134e:	2b00      	cmp	r3, #0
 8001350:	d1b2      	bne.n	80012b8 <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001352:	1d3b      	adds	r3, r7, #4
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	f003 0304 	and.w	r3, r3, #4
 800135c:	2b00      	cmp	r3, #0
 800135e:	f000 8157 	beq.w	8001610 <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001362:	2300      	movs	r3, #0
 8001364:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001368:	4b59      	ldr	r3, [pc, #356]	; (80014d0 <HAL_RCC_OscConfig+0x91c>)
 800136a:	69db      	ldr	r3, [r3, #28]
 800136c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001370:	2b00      	cmp	r3, #0
 8001372:	d112      	bne.n	800139a <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001374:	4b56      	ldr	r3, [pc, #344]	; (80014d0 <HAL_RCC_OscConfig+0x91c>)
 8001376:	69db      	ldr	r3, [r3, #28]
 8001378:	4a55      	ldr	r2, [pc, #340]	; (80014d0 <HAL_RCC_OscConfig+0x91c>)
 800137a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800137e:	61d3      	str	r3, [r2, #28]
 8001380:	4b53      	ldr	r3, [pc, #332]	; (80014d0 <HAL_RCC_OscConfig+0x91c>)
 8001382:	69db      	ldr	r3, [r3, #28]
 8001384:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8001388:	f107 030c 	add.w	r3, r7, #12
 800138c:	601a      	str	r2, [r3, #0]
 800138e:	f107 030c 	add.w	r3, r7, #12
 8001392:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001394:	2301      	movs	r3, #1
 8001396:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800139a:	4b4f      	ldr	r3, [pc, #316]	; (80014d8 <HAL_RCC_OscConfig+0x924>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d11a      	bne.n	80013dc <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80013a6:	4b4c      	ldr	r3, [pc, #304]	; (80014d8 <HAL_RCC_OscConfig+0x924>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	4a4b      	ldr	r2, [pc, #300]	; (80014d8 <HAL_RCC_OscConfig+0x924>)
 80013ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013b0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80013b2:	f7ff f953 	bl	800065c <HAL_GetTick>
 80013b6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013ba:	e009      	b.n	80013d0 <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80013bc:	f7ff f94e 	bl	800065c <HAL_GetTick>
 80013c0:	4602      	mov	r2, r0
 80013c2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80013c6:	1ad3      	subs	r3, r2, r3
 80013c8:	2b64      	cmp	r3, #100	; 0x64
 80013ca:	d901      	bls.n	80013d0 <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 80013cc:	2303      	movs	r3, #3
 80013ce:	e2ff      	b.n	80019d0 <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013d0:	4b41      	ldr	r3, [pc, #260]	; (80014d8 <HAL_RCC_OscConfig+0x924>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d0ef      	beq.n	80013bc <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013dc:	1d3b      	adds	r3, r7, #4
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	689b      	ldr	r3, [r3, #8]
 80013e2:	2b01      	cmp	r3, #1
 80013e4:	d106      	bne.n	80013f4 <HAL_RCC_OscConfig+0x840>
 80013e6:	4b3a      	ldr	r3, [pc, #232]	; (80014d0 <HAL_RCC_OscConfig+0x91c>)
 80013e8:	6a1b      	ldr	r3, [r3, #32]
 80013ea:	4a39      	ldr	r2, [pc, #228]	; (80014d0 <HAL_RCC_OscConfig+0x91c>)
 80013ec:	f043 0301 	orr.w	r3, r3, #1
 80013f0:	6213      	str	r3, [r2, #32]
 80013f2:	e02f      	b.n	8001454 <HAL_RCC_OscConfig+0x8a0>
 80013f4:	1d3b      	adds	r3, r7, #4
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	689b      	ldr	r3, [r3, #8]
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d10c      	bne.n	8001418 <HAL_RCC_OscConfig+0x864>
 80013fe:	4b34      	ldr	r3, [pc, #208]	; (80014d0 <HAL_RCC_OscConfig+0x91c>)
 8001400:	6a1b      	ldr	r3, [r3, #32]
 8001402:	4a33      	ldr	r2, [pc, #204]	; (80014d0 <HAL_RCC_OscConfig+0x91c>)
 8001404:	f023 0301 	bic.w	r3, r3, #1
 8001408:	6213      	str	r3, [r2, #32]
 800140a:	4b31      	ldr	r3, [pc, #196]	; (80014d0 <HAL_RCC_OscConfig+0x91c>)
 800140c:	6a1b      	ldr	r3, [r3, #32]
 800140e:	4a30      	ldr	r2, [pc, #192]	; (80014d0 <HAL_RCC_OscConfig+0x91c>)
 8001410:	f023 0304 	bic.w	r3, r3, #4
 8001414:	6213      	str	r3, [r2, #32]
 8001416:	e01d      	b.n	8001454 <HAL_RCC_OscConfig+0x8a0>
 8001418:	1d3b      	adds	r3, r7, #4
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	689b      	ldr	r3, [r3, #8]
 800141e:	2b05      	cmp	r3, #5
 8001420:	d10c      	bne.n	800143c <HAL_RCC_OscConfig+0x888>
 8001422:	4b2b      	ldr	r3, [pc, #172]	; (80014d0 <HAL_RCC_OscConfig+0x91c>)
 8001424:	6a1b      	ldr	r3, [r3, #32]
 8001426:	4a2a      	ldr	r2, [pc, #168]	; (80014d0 <HAL_RCC_OscConfig+0x91c>)
 8001428:	f043 0304 	orr.w	r3, r3, #4
 800142c:	6213      	str	r3, [r2, #32]
 800142e:	4b28      	ldr	r3, [pc, #160]	; (80014d0 <HAL_RCC_OscConfig+0x91c>)
 8001430:	6a1b      	ldr	r3, [r3, #32]
 8001432:	4a27      	ldr	r2, [pc, #156]	; (80014d0 <HAL_RCC_OscConfig+0x91c>)
 8001434:	f043 0301 	orr.w	r3, r3, #1
 8001438:	6213      	str	r3, [r2, #32]
 800143a:	e00b      	b.n	8001454 <HAL_RCC_OscConfig+0x8a0>
 800143c:	4b24      	ldr	r3, [pc, #144]	; (80014d0 <HAL_RCC_OscConfig+0x91c>)
 800143e:	6a1b      	ldr	r3, [r3, #32]
 8001440:	4a23      	ldr	r2, [pc, #140]	; (80014d0 <HAL_RCC_OscConfig+0x91c>)
 8001442:	f023 0301 	bic.w	r3, r3, #1
 8001446:	6213      	str	r3, [r2, #32]
 8001448:	4b21      	ldr	r3, [pc, #132]	; (80014d0 <HAL_RCC_OscConfig+0x91c>)
 800144a:	6a1b      	ldr	r3, [r3, #32]
 800144c:	4a20      	ldr	r2, [pc, #128]	; (80014d0 <HAL_RCC_OscConfig+0x91c>)
 800144e:	f023 0304 	bic.w	r3, r3, #4
 8001452:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001454:	1d3b      	adds	r3, r7, #4
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	689b      	ldr	r3, [r3, #8]
 800145a:	2b00      	cmp	r3, #0
 800145c:	d06a      	beq.n	8001534 <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800145e:	f7ff f8fd 	bl	800065c <HAL_GetTick>
 8001462:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001466:	e00b      	b.n	8001480 <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001468:	f7ff f8f8 	bl	800065c <HAL_GetTick>
 800146c:	4602      	mov	r2, r0
 800146e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001472:	1ad3      	subs	r3, r2, r3
 8001474:	f241 3288 	movw	r2, #5000	; 0x1388
 8001478:	4293      	cmp	r3, r2
 800147a:	d901      	bls.n	8001480 <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 800147c:	2303      	movs	r3, #3
 800147e:	e2a7      	b.n	80019d0 <HAL_RCC_OscConfig+0xe1c>
 8001480:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001484:	2202      	movs	r2, #2
 8001486:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001488:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	fa93 f2a3 	rbit	r2, r3
 8001492:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001496:	601a      	str	r2, [r3, #0]
 8001498:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 800149c:	2202      	movs	r2, #2
 800149e:	601a      	str	r2, [r3, #0]
 80014a0:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	fa93 f2a3 	rbit	r2, r3
 80014aa:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80014ae:	601a      	str	r2, [r3, #0]
  return result;
 80014b0:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80014b4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014b6:	fab3 f383 	clz	r3, r3
 80014ba:	b2db      	uxtb	r3, r3
 80014bc:	095b      	lsrs	r3, r3, #5
 80014be:	b2db      	uxtb	r3, r3
 80014c0:	f043 0302 	orr.w	r3, r3, #2
 80014c4:	b2db      	uxtb	r3, r3
 80014c6:	2b02      	cmp	r3, #2
 80014c8:	d108      	bne.n	80014dc <HAL_RCC_OscConfig+0x928>
 80014ca:	4b01      	ldr	r3, [pc, #4]	; (80014d0 <HAL_RCC_OscConfig+0x91c>)
 80014cc:	6a1b      	ldr	r3, [r3, #32]
 80014ce:	e013      	b.n	80014f8 <HAL_RCC_OscConfig+0x944>
 80014d0:	40021000 	.word	0x40021000
 80014d4:	10908120 	.word	0x10908120
 80014d8:	40007000 	.word	0x40007000
 80014dc:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80014e0:	2202      	movs	r2, #2
 80014e2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014e4:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	fa93 f2a3 	rbit	r2, r3
 80014ee:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80014f2:	601a      	str	r2, [r3, #0]
 80014f4:	4bc0      	ldr	r3, [pc, #768]	; (80017f8 <HAL_RCC_OscConfig+0xc44>)
 80014f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014f8:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 80014fc:	2102      	movs	r1, #2
 80014fe:	6011      	str	r1, [r2, #0]
 8001500:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001504:	6812      	ldr	r2, [r2, #0]
 8001506:	fa92 f1a2 	rbit	r1, r2
 800150a:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800150e:	6011      	str	r1, [r2, #0]
  return result;
 8001510:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001514:	6812      	ldr	r2, [r2, #0]
 8001516:	fab2 f282 	clz	r2, r2
 800151a:	b2d2      	uxtb	r2, r2
 800151c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001520:	b2d2      	uxtb	r2, r2
 8001522:	f002 021f 	and.w	r2, r2, #31
 8001526:	2101      	movs	r1, #1
 8001528:	fa01 f202 	lsl.w	r2, r1, r2
 800152c:	4013      	ands	r3, r2
 800152e:	2b00      	cmp	r3, #0
 8001530:	d09a      	beq.n	8001468 <HAL_RCC_OscConfig+0x8b4>
 8001532:	e063      	b.n	80015fc <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001534:	f7ff f892 	bl	800065c <HAL_GetTick>
 8001538:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800153c:	e00b      	b.n	8001556 <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800153e:	f7ff f88d 	bl	800065c <HAL_GetTick>
 8001542:	4602      	mov	r2, r0
 8001544:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001548:	1ad3      	subs	r3, r2, r3
 800154a:	f241 3288 	movw	r2, #5000	; 0x1388
 800154e:	4293      	cmp	r3, r2
 8001550:	d901      	bls.n	8001556 <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 8001552:	2303      	movs	r3, #3
 8001554:	e23c      	b.n	80019d0 <HAL_RCC_OscConfig+0xe1c>
 8001556:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800155a:	2202      	movs	r2, #2
 800155c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800155e:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	fa93 f2a3 	rbit	r2, r3
 8001568:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800156c:	601a      	str	r2, [r3, #0]
 800156e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001572:	2202      	movs	r2, #2
 8001574:	601a      	str	r2, [r3, #0]
 8001576:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	fa93 f2a3 	rbit	r2, r3
 8001580:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001584:	601a      	str	r2, [r3, #0]
  return result;
 8001586:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800158a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800158c:	fab3 f383 	clz	r3, r3
 8001590:	b2db      	uxtb	r3, r3
 8001592:	095b      	lsrs	r3, r3, #5
 8001594:	b2db      	uxtb	r3, r3
 8001596:	f043 0302 	orr.w	r3, r3, #2
 800159a:	b2db      	uxtb	r3, r3
 800159c:	2b02      	cmp	r3, #2
 800159e:	d102      	bne.n	80015a6 <HAL_RCC_OscConfig+0x9f2>
 80015a0:	4b95      	ldr	r3, [pc, #596]	; (80017f8 <HAL_RCC_OscConfig+0xc44>)
 80015a2:	6a1b      	ldr	r3, [r3, #32]
 80015a4:	e00d      	b.n	80015c2 <HAL_RCC_OscConfig+0xa0e>
 80015a6:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80015aa:	2202      	movs	r2, #2
 80015ac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015ae:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	fa93 f2a3 	rbit	r2, r3
 80015b8:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80015bc:	601a      	str	r2, [r3, #0]
 80015be:	4b8e      	ldr	r3, [pc, #568]	; (80017f8 <HAL_RCC_OscConfig+0xc44>)
 80015c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015c2:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80015c6:	2102      	movs	r1, #2
 80015c8:	6011      	str	r1, [r2, #0]
 80015ca:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80015ce:	6812      	ldr	r2, [r2, #0]
 80015d0:	fa92 f1a2 	rbit	r1, r2
 80015d4:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80015d8:	6011      	str	r1, [r2, #0]
  return result;
 80015da:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80015de:	6812      	ldr	r2, [r2, #0]
 80015e0:	fab2 f282 	clz	r2, r2
 80015e4:	b2d2      	uxtb	r2, r2
 80015e6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80015ea:	b2d2      	uxtb	r2, r2
 80015ec:	f002 021f 	and.w	r2, r2, #31
 80015f0:	2101      	movs	r1, #1
 80015f2:	fa01 f202 	lsl.w	r2, r1, r2
 80015f6:	4013      	ands	r3, r2
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d1a0      	bne.n	800153e <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80015fc:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8001600:	2b01      	cmp	r3, #1
 8001602:	d105      	bne.n	8001610 <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001604:	4b7c      	ldr	r3, [pc, #496]	; (80017f8 <HAL_RCC_OscConfig+0xc44>)
 8001606:	69db      	ldr	r3, [r3, #28]
 8001608:	4a7b      	ldr	r2, [pc, #492]	; (80017f8 <HAL_RCC_OscConfig+0xc44>)
 800160a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800160e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001610:	1d3b      	adds	r3, r7, #4
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	699b      	ldr	r3, [r3, #24]
 8001616:	2b00      	cmp	r3, #0
 8001618:	f000 81d9 	beq.w	80019ce <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800161c:	4b76      	ldr	r3, [pc, #472]	; (80017f8 <HAL_RCC_OscConfig+0xc44>)
 800161e:	685b      	ldr	r3, [r3, #4]
 8001620:	f003 030c 	and.w	r3, r3, #12
 8001624:	2b08      	cmp	r3, #8
 8001626:	f000 81a6 	beq.w	8001976 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800162a:	1d3b      	adds	r3, r7, #4
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	699b      	ldr	r3, [r3, #24]
 8001630:	2b02      	cmp	r3, #2
 8001632:	f040 811e 	bne.w	8001872 <HAL_RCC_OscConfig+0xcbe>
 8001636:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800163a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800163e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001640:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	fa93 f2a3 	rbit	r2, r3
 800164a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800164e:	601a      	str	r2, [r3, #0]
  return result;
 8001650:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001654:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001656:	fab3 f383 	clz	r3, r3
 800165a:	b2db      	uxtb	r3, r3
 800165c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001660:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001664:	009b      	lsls	r3, r3, #2
 8001666:	461a      	mov	r2, r3
 8001668:	2300      	movs	r3, #0
 800166a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800166c:	f7fe fff6 	bl	800065c <HAL_GetTick>
 8001670:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001674:	e009      	b.n	800168a <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001676:	f7fe fff1 	bl	800065c <HAL_GetTick>
 800167a:	4602      	mov	r2, r0
 800167c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001680:	1ad3      	subs	r3, r2, r3
 8001682:	2b02      	cmp	r3, #2
 8001684:	d901      	bls.n	800168a <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 8001686:	2303      	movs	r3, #3
 8001688:	e1a2      	b.n	80019d0 <HAL_RCC_OscConfig+0xe1c>
 800168a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800168e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001692:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001694:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	fa93 f2a3 	rbit	r2, r3
 800169e:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80016a2:	601a      	str	r2, [r3, #0]
  return result;
 80016a4:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80016a8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016aa:	fab3 f383 	clz	r3, r3
 80016ae:	b2db      	uxtb	r3, r3
 80016b0:	095b      	lsrs	r3, r3, #5
 80016b2:	b2db      	uxtb	r3, r3
 80016b4:	f043 0301 	orr.w	r3, r3, #1
 80016b8:	b2db      	uxtb	r3, r3
 80016ba:	2b01      	cmp	r3, #1
 80016bc:	d102      	bne.n	80016c4 <HAL_RCC_OscConfig+0xb10>
 80016be:	4b4e      	ldr	r3, [pc, #312]	; (80017f8 <HAL_RCC_OscConfig+0xc44>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	e01b      	b.n	80016fc <HAL_RCC_OscConfig+0xb48>
 80016c4:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80016c8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80016cc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016ce:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	fa93 f2a3 	rbit	r2, r3
 80016d8:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80016dc:	601a      	str	r2, [r3, #0]
 80016de:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80016e2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80016e6:	601a      	str	r2, [r3, #0]
 80016e8:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	fa93 f2a3 	rbit	r2, r3
 80016f2:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80016f6:	601a      	str	r2, [r3, #0]
 80016f8:	4b3f      	ldr	r3, [pc, #252]	; (80017f8 <HAL_RCC_OscConfig+0xc44>)
 80016fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016fc:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8001700:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001704:	6011      	str	r1, [r2, #0]
 8001706:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800170a:	6812      	ldr	r2, [r2, #0]
 800170c:	fa92 f1a2 	rbit	r1, r2
 8001710:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001714:	6011      	str	r1, [r2, #0]
  return result;
 8001716:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800171a:	6812      	ldr	r2, [r2, #0]
 800171c:	fab2 f282 	clz	r2, r2
 8001720:	b2d2      	uxtb	r2, r2
 8001722:	f042 0220 	orr.w	r2, r2, #32
 8001726:	b2d2      	uxtb	r2, r2
 8001728:	f002 021f 	and.w	r2, r2, #31
 800172c:	2101      	movs	r1, #1
 800172e:	fa01 f202 	lsl.w	r2, r1, r2
 8001732:	4013      	ands	r3, r2
 8001734:	2b00      	cmp	r3, #0
 8001736:	d19e      	bne.n	8001676 <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001738:	4b2f      	ldr	r3, [pc, #188]	; (80017f8 <HAL_RCC_OscConfig+0xc44>)
 800173a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800173c:	f023 020f 	bic.w	r2, r3, #15
 8001740:	1d3b      	adds	r3, r7, #4
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001746:	492c      	ldr	r1, [pc, #176]	; (80017f8 <HAL_RCC_OscConfig+0xc44>)
 8001748:	4313      	orrs	r3, r2
 800174a:	62cb      	str	r3, [r1, #44]	; 0x2c
 800174c:	4b2a      	ldr	r3, [pc, #168]	; (80017f8 <HAL_RCC_OscConfig+0xc44>)
 800174e:	685b      	ldr	r3, [r3, #4]
 8001750:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8001754:	1d3b      	adds	r3, r7, #4
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	6a19      	ldr	r1, [r3, #32]
 800175a:	1d3b      	adds	r3, r7, #4
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	69db      	ldr	r3, [r3, #28]
 8001760:	430b      	orrs	r3, r1
 8001762:	4925      	ldr	r1, [pc, #148]	; (80017f8 <HAL_RCC_OscConfig+0xc44>)
 8001764:	4313      	orrs	r3, r2
 8001766:	604b      	str	r3, [r1, #4]
 8001768:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800176c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001770:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001772:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	fa93 f2a3 	rbit	r2, r3
 800177c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001780:	601a      	str	r2, [r3, #0]
  return result;
 8001782:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001786:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001788:	fab3 f383 	clz	r3, r3
 800178c:	b2db      	uxtb	r3, r3
 800178e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001792:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001796:	009b      	lsls	r3, r3, #2
 8001798:	461a      	mov	r2, r3
 800179a:	2301      	movs	r3, #1
 800179c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800179e:	f7fe ff5d 	bl	800065c <HAL_GetTick>
 80017a2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80017a6:	e009      	b.n	80017bc <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017a8:	f7fe ff58 	bl	800065c <HAL_GetTick>
 80017ac:	4602      	mov	r2, r0
 80017ae:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80017b2:	1ad3      	subs	r3, r2, r3
 80017b4:	2b02      	cmp	r3, #2
 80017b6:	d901      	bls.n	80017bc <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 80017b8:	2303      	movs	r3, #3
 80017ba:	e109      	b.n	80019d0 <HAL_RCC_OscConfig+0xe1c>
 80017bc:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80017c0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80017c4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017c6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	fa93 f2a3 	rbit	r2, r3
 80017d0:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80017d4:	601a      	str	r2, [r3, #0]
  return result;
 80017d6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80017da:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80017dc:	fab3 f383 	clz	r3, r3
 80017e0:	b2db      	uxtb	r3, r3
 80017e2:	095b      	lsrs	r3, r3, #5
 80017e4:	b2db      	uxtb	r3, r3
 80017e6:	f043 0301 	orr.w	r3, r3, #1
 80017ea:	b2db      	uxtb	r3, r3
 80017ec:	2b01      	cmp	r3, #1
 80017ee:	d105      	bne.n	80017fc <HAL_RCC_OscConfig+0xc48>
 80017f0:	4b01      	ldr	r3, [pc, #4]	; (80017f8 <HAL_RCC_OscConfig+0xc44>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	e01e      	b.n	8001834 <HAL_RCC_OscConfig+0xc80>
 80017f6:	bf00      	nop
 80017f8:	40021000 	.word	0x40021000
 80017fc:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001800:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001804:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001806:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	fa93 f2a3 	rbit	r2, r3
 8001810:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001814:	601a      	str	r2, [r3, #0]
 8001816:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800181a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800181e:	601a      	str	r2, [r3, #0]
 8001820:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	fa93 f2a3 	rbit	r2, r3
 800182a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800182e:	601a      	str	r2, [r3, #0]
 8001830:	4b6a      	ldr	r3, [pc, #424]	; (80019dc <HAL_RCC_OscConfig+0xe28>)
 8001832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001834:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001838:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800183c:	6011      	str	r1, [r2, #0]
 800183e:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001842:	6812      	ldr	r2, [r2, #0]
 8001844:	fa92 f1a2 	rbit	r1, r2
 8001848:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800184c:	6011      	str	r1, [r2, #0]
  return result;
 800184e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001852:	6812      	ldr	r2, [r2, #0]
 8001854:	fab2 f282 	clz	r2, r2
 8001858:	b2d2      	uxtb	r2, r2
 800185a:	f042 0220 	orr.w	r2, r2, #32
 800185e:	b2d2      	uxtb	r2, r2
 8001860:	f002 021f 	and.w	r2, r2, #31
 8001864:	2101      	movs	r1, #1
 8001866:	fa01 f202 	lsl.w	r2, r1, r2
 800186a:	4013      	ands	r3, r2
 800186c:	2b00      	cmp	r3, #0
 800186e:	d09b      	beq.n	80017a8 <HAL_RCC_OscConfig+0xbf4>
 8001870:	e0ad      	b.n	80019ce <HAL_RCC_OscConfig+0xe1a>
 8001872:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001876:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800187a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800187c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	fa93 f2a3 	rbit	r2, r3
 8001886:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800188a:	601a      	str	r2, [r3, #0]
  return result;
 800188c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001890:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001892:	fab3 f383 	clz	r3, r3
 8001896:	b2db      	uxtb	r3, r3
 8001898:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800189c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80018a0:	009b      	lsls	r3, r3, #2
 80018a2:	461a      	mov	r2, r3
 80018a4:	2300      	movs	r3, #0
 80018a6:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018a8:	f7fe fed8 	bl	800065c <HAL_GetTick>
 80018ac:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80018b0:	e009      	b.n	80018c6 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018b2:	f7fe fed3 	bl	800065c <HAL_GetTick>
 80018b6:	4602      	mov	r2, r0
 80018b8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80018bc:	1ad3      	subs	r3, r2, r3
 80018be:	2b02      	cmp	r3, #2
 80018c0:	d901      	bls.n	80018c6 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 80018c2:	2303      	movs	r3, #3
 80018c4:	e084      	b.n	80019d0 <HAL_RCC_OscConfig+0xe1c>
 80018c6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80018ca:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80018ce:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018d0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	fa93 f2a3 	rbit	r2, r3
 80018da:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80018de:	601a      	str	r2, [r3, #0]
  return result;
 80018e0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80018e4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80018e6:	fab3 f383 	clz	r3, r3
 80018ea:	b2db      	uxtb	r3, r3
 80018ec:	095b      	lsrs	r3, r3, #5
 80018ee:	b2db      	uxtb	r3, r3
 80018f0:	f043 0301 	orr.w	r3, r3, #1
 80018f4:	b2db      	uxtb	r3, r3
 80018f6:	2b01      	cmp	r3, #1
 80018f8:	d102      	bne.n	8001900 <HAL_RCC_OscConfig+0xd4c>
 80018fa:	4b38      	ldr	r3, [pc, #224]	; (80019dc <HAL_RCC_OscConfig+0xe28>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	e01b      	b.n	8001938 <HAL_RCC_OscConfig+0xd84>
 8001900:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001904:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001908:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800190a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	fa93 f2a3 	rbit	r2, r3
 8001914:	f107 0320 	add.w	r3, r7, #32
 8001918:	601a      	str	r2, [r3, #0]
 800191a:	f107 031c 	add.w	r3, r7, #28
 800191e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001922:	601a      	str	r2, [r3, #0]
 8001924:	f107 031c 	add.w	r3, r7, #28
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	fa93 f2a3 	rbit	r2, r3
 800192e:	f107 0318 	add.w	r3, r7, #24
 8001932:	601a      	str	r2, [r3, #0]
 8001934:	4b29      	ldr	r3, [pc, #164]	; (80019dc <HAL_RCC_OscConfig+0xe28>)
 8001936:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001938:	f107 0214 	add.w	r2, r7, #20
 800193c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001940:	6011      	str	r1, [r2, #0]
 8001942:	f107 0214 	add.w	r2, r7, #20
 8001946:	6812      	ldr	r2, [r2, #0]
 8001948:	fa92 f1a2 	rbit	r1, r2
 800194c:	f107 0210 	add.w	r2, r7, #16
 8001950:	6011      	str	r1, [r2, #0]
  return result;
 8001952:	f107 0210 	add.w	r2, r7, #16
 8001956:	6812      	ldr	r2, [r2, #0]
 8001958:	fab2 f282 	clz	r2, r2
 800195c:	b2d2      	uxtb	r2, r2
 800195e:	f042 0220 	orr.w	r2, r2, #32
 8001962:	b2d2      	uxtb	r2, r2
 8001964:	f002 021f 	and.w	r2, r2, #31
 8001968:	2101      	movs	r1, #1
 800196a:	fa01 f202 	lsl.w	r2, r1, r2
 800196e:	4013      	ands	r3, r2
 8001970:	2b00      	cmp	r3, #0
 8001972:	d19e      	bne.n	80018b2 <HAL_RCC_OscConfig+0xcfe>
 8001974:	e02b      	b.n	80019ce <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001976:	1d3b      	adds	r3, r7, #4
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	699b      	ldr	r3, [r3, #24]
 800197c:	2b01      	cmp	r3, #1
 800197e:	d101      	bne.n	8001984 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8001980:	2301      	movs	r3, #1
 8001982:	e025      	b.n	80019d0 <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001984:	4b15      	ldr	r3, [pc, #84]	; (80019dc <HAL_RCC_OscConfig+0xe28>)
 8001986:	685b      	ldr	r3, [r3, #4]
 8001988:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 800198c:	4b13      	ldr	r3, [pc, #76]	; (80019dc <HAL_RCC_OscConfig+0xe28>)
 800198e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001990:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001994:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001998:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 800199c:	1d3b      	adds	r3, r7, #4
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	69db      	ldr	r3, [r3, #28]
 80019a2:	429a      	cmp	r2, r3
 80019a4:	d111      	bne.n	80019ca <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80019a6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80019aa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80019ae:	1d3b      	adds	r3, r7, #4
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80019b4:	429a      	cmp	r2, r3
 80019b6:	d108      	bne.n	80019ca <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 80019b8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80019bc:	f003 020f 	and.w	r2, r3, #15
 80019c0:	1d3b      	adds	r3, r7, #4
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80019c6:	429a      	cmp	r2, r3
 80019c8:	d001      	beq.n	80019ce <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 80019ca:	2301      	movs	r3, #1
 80019cc:	e000      	b.n	80019d0 <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 80019ce:	2300      	movs	r3, #0
}
 80019d0:	4618      	mov	r0, r3
 80019d2:	f507 7702 	add.w	r7, r7, #520	; 0x208
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}
 80019da:	bf00      	nop
 80019dc:	40021000 	.word	0x40021000

080019e0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b09e      	sub	sp, #120	; 0x78
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
 80019e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80019ea:	2300      	movs	r3, #0
 80019ec:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d101      	bne.n	80019f8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80019f4:	2301      	movs	r3, #1
 80019f6:	e162      	b.n	8001cbe <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80019f8:	4b90      	ldr	r3, [pc, #576]	; (8001c3c <HAL_RCC_ClockConfig+0x25c>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f003 0307 	and.w	r3, r3, #7
 8001a00:	683a      	ldr	r2, [r7, #0]
 8001a02:	429a      	cmp	r2, r3
 8001a04:	d910      	bls.n	8001a28 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a06:	4b8d      	ldr	r3, [pc, #564]	; (8001c3c <HAL_RCC_ClockConfig+0x25c>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f023 0207 	bic.w	r2, r3, #7
 8001a0e:	498b      	ldr	r1, [pc, #556]	; (8001c3c <HAL_RCC_ClockConfig+0x25c>)
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	4313      	orrs	r3, r2
 8001a14:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a16:	4b89      	ldr	r3, [pc, #548]	; (8001c3c <HAL_RCC_ClockConfig+0x25c>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f003 0307 	and.w	r3, r3, #7
 8001a1e:	683a      	ldr	r2, [r7, #0]
 8001a20:	429a      	cmp	r2, r3
 8001a22:	d001      	beq.n	8001a28 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001a24:	2301      	movs	r3, #1
 8001a26:	e14a      	b.n	8001cbe <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f003 0302 	and.w	r3, r3, #2
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d008      	beq.n	8001a46 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a34:	4b82      	ldr	r3, [pc, #520]	; (8001c40 <HAL_RCC_ClockConfig+0x260>)
 8001a36:	685b      	ldr	r3, [r3, #4]
 8001a38:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	689b      	ldr	r3, [r3, #8]
 8001a40:	497f      	ldr	r1, [pc, #508]	; (8001c40 <HAL_RCC_ClockConfig+0x260>)
 8001a42:	4313      	orrs	r3, r2
 8001a44:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f003 0301 	and.w	r3, r3, #1
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	f000 80dc 	beq.w	8001c0c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	2b01      	cmp	r3, #1
 8001a5a:	d13c      	bne.n	8001ad6 <HAL_RCC_ClockConfig+0xf6>
 8001a5c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001a60:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a62:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001a64:	fa93 f3a3 	rbit	r3, r3
 8001a68:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001a6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a6c:	fab3 f383 	clz	r3, r3
 8001a70:	b2db      	uxtb	r3, r3
 8001a72:	095b      	lsrs	r3, r3, #5
 8001a74:	b2db      	uxtb	r3, r3
 8001a76:	f043 0301 	orr.w	r3, r3, #1
 8001a7a:	b2db      	uxtb	r3, r3
 8001a7c:	2b01      	cmp	r3, #1
 8001a7e:	d102      	bne.n	8001a86 <HAL_RCC_ClockConfig+0xa6>
 8001a80:	4b6f      	ldr	r3, [pc, #444]	; (8001c40 <HAL_RCC_ClockConfig+0x260>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	e00f      	b.n	8001aa6 <HAL_RCC_ClockConfig+0xc6>
 8001a86:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001a8a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a8c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001a8e:	fa93 f3a3 	rbit	r3, r3
 8001a92:	667b      	str	r3, [r7, #100]	; 0x64
 8001a94:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001a98:	663b      	str	r3, [r7, #96]	; 0x60
 8001a9a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001a9c:	fa93 f3a3 	rbit	r3, r3
 8001aa0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001aa2:	4b67      	ldr	r3, [pc, #412]	; (8001c40 <HAL_RCC_ClockConfig+0x260>)
 8001aa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aa6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001aaa:	65ba      	str	r2, [r7, #88]	; 0x58
 8001aac:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001aae:	fa92 f2a2 	rbit	r2, r2
 8001ab2:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8001ab4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001ab6:	fab2 f282 	clz	r2, r2
 8001aba:	b2d2      	uxtb	r2, r2
 8001abc:	f042 0220 	orr.w	r2, r2, #32
 8001ac0:	b2d2      	uxtb	r2, r2
 8001ac2:	f002 021f 	and.w	r2, r2, #31
 8001ac6:	2101      	movs	r1, #1
 8001ac8:	fa01 f202 	lsl.w	r2, r1, r2
 8001acc:	4013      	ands	r3, r2
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d17b      	bne.n	8001bca <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	e0f3      	b.n	8001cbe <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	2b02      	cmp	r3, #2
 8001adc:	d13c      	bne.n	8001b58 <HAL_RCC_ClockConfig+0x178>
 8001ade:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001ae2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ae4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001ae6:	fa93 f3a3 	rbit	r3, r3
 8001aea:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001aec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001aee:	fab3 f383 	clz	r3, r3
 8001af2:	b2db      	uxtb	r3, r3
 8001af4:	095b      	lsrs	r3, r3, #5
 8001af6:	b2db      	uxtb	r3, r3
 8001af8:	f043 0301 	orr.w	r3, r3, #1
 8001afc:	b2db      	uxtb	r3, r3
 8001afe:	2b01      	cmp	r3, #1
 8001b00:	d102      	bne.n	8001b08 <HAL_RCC_ClockConfig+0x128>
 8001b02:	4b4f      	ldr	r3, [pc, #316]	; (8001c40 <HAL_RCC_ClockConfig+0x260>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	e00f      	b.n	8001b28 <HAL_RCC_ClockConfig+0x148>
 8001b08:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001b0c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b0e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001b10:	fa93 f3a3 	rbit	r3, r3
 8001b14:	647b      	str	r3, [r7, #68]	; 0x44
 8001b16:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001b1a:	643b      	str	r3, [r7, #64]	; 0x40
 8001b1c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001b1e:	fa93 f3a3 	rbit	r3, r3
 8001b22:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001b24:	4b46      	ldr	r3, [pc, #280]	; (8001c40 <HAL_RCC_ClockConfig+0x260>)
 8001b26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b28:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b2c:	63ba      	str	r2, [r7, #56]	; 0x38
 8001b2e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001b30:	fa92 f2a2 	rbit	r2, r2
 8001b34:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8001b36:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001b38:	fab2 f282 	clz	r2, r2
 8001b3c:	b2d2      	uxtb	r2, r2
 8001b3e:	f042 0220 	orr.w	r2, r2, #32
 8001b42:	b2d2      	uxtb	r2, r2
 8001b44:	f002 021f 	and.w	r2, r2, #31
 8001b48:	2101      	movs	r1, #1
 8001b4a:	fa01 f202 	lsl.w	r2, r1, r2
 8001b4e:	4013      	ands	r3, r2
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d13a      	bne.n	8001bca <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001b54:	2301      	movs	r3, #1
 8001b56:	e0b2      	b.n	8001cbe <HAL_RCC_ClockConfig+0x2de>
 8001b58:	2302      	movs	r3, #2
 8001b5a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b5e:	fa93 f3a3 	rbit	r3, r3
 8001b62:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001b64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b66:	fab3 f383 	clz	r3, r3
 8001b6a:	b2db      	uxtb	r3, r3
 8001b6c:	095b      	lsrs	r3, r3, #5
 8001b6e:	b2db      	uxtb	r3, r3
 8001b70:	f043 0301 	orr.w	r3, r3, #1
 8001b74:	b2db      	uxtb	r3, r3
 8001b76:	2b01      	cmp	r3, #1
 8001b78:	d102      	bne.n	8001b80 <HAL_RCC_ClockConfig+0x1a0>
 8001b7a:	4b31      	ldr	r3, [pc, #196]	; (8001c40 <HAL_RCC_ClockConfig+0x260>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	e00d      	b.n	8001b9c <HAL_RCC_ClockConfig+0x1bc>
 8001b80:	2302      	movs	r3, #2
 8001b82:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b86:	fa93 f3a3 	rbit	r3, r3
 8001b8a:	627b      	str	r3, [r7, #36]	; 0x24
 8001b8c:	2302      	movs	r3, #2
 8001b8e:	623b      	str	r3, [r7, #32]
 8001b90:	6a3b      	ldr	r3, [r7, #32]
 8001b92:	fa93 f3a3 	rbit	r3, r3
 8001b96:	61fb      	str	r3, [r7, #28]
 8001b98:	4b29      	ldr	r3, [pc, #164]	; (8001c40 <HAL_RCC_ClockConfig+0x260>)
 8001b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b9c:	2202      	movs	r2, #2
 8001b9e:	61ba      	str	r2, [r7, #24]
 8001ba0:	69ba      	ldr	r2, [r7, #24]
 8001ba2:	fa92 f2a2 	rbit	r2, r2
 8001ba6:	617a      	str	r2, [r7, #20]
  return result;
 8001ba8:	697a      	ldr	r2, [r7, #20]
 8001baa:	fab2 f282 	clz	r2, r2
 8001bae:	b2d2      	uxtb	r2, r2
 8001bb0:	f042 0220 	orr.w	r2, r2, #32
 8001bb4:	b2d2      	uxtb	r2, r2
 8001bb6:	f002 021f 	and.w	r2, r2, #31
 8001bba:	2101      	movs	r1, #1
 8001bbc:	fa01 f202 	lsl.w	r2, r1, r2
 8001bc0:	4013      	ands	r3, r2
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d101      	bne.n	8001bca <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	e079      	b.n	8001cbe <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001bca:	4b1d      	ldr	r3, [pc, #116]	; (8001c40 <HAL_RCC_ClockConfig+0x260>)
 8001bcc:	685b      	ldr	r3, [r3, #4]
 8001bce:	f023 0203 	bic.w	r2, r3, #3
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	685b      	ldr	r3, [r3, #4]
 8001bd6:	491a      	ldr	r1, [pc, #104]	; (8001c40 <HAL_RCC_ClockConfig+0x260>)
 8001bd8:	4313      	orrs	r3, r2
 8001bda:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001bdc:	f7fe fd3e 	bl	800065c <HAL_GetTick>
 8001be0:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001be2:	e00a      	b.n	8001bfa <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001be4:	f7fe fd3a 	bl	800065c <HAL_GetTick>
 8001be8:	4602      	mov	r2, r0
 8001bea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001bec:	1ad3      	subs	r3, r2, r3
 8001bee:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d901      	bls.n	8001bfa <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8001bf6:	2303      	movs	r3, #3
 8001bf8:	e061      	b.n	8001cbe <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bfa:	4b11      	ldr	r3, [pc, #68]	; (8001c40 <HAL_RCC_ClockConfig+0x260>)
 8001bfc:	685b      	ldr	r3, [r3, #4]
 8001bfe:	f003 020c 	and.w	r2, r3, #12
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	685b      	ldr	r3, [r3, #4]
 8001c06:	009b      	lsls	r3, r3, #2
 8001c08:	429a      	cmp	r2, r3
 8001c0a:	d1eb      	bne.n	8001be4 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001c0c:	4b0b      	ldr	r3, [pc, #44]	; (8001c3c <HAL_RCC_ClockConfig+0x25c>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f003 0307 	and.w	r3, r3, #7
 8001c14:	683a      	ldr	r2, [r7, #0]
 8001c16:	429a      	cmp	r2, r3
 8001c18:	d214      	bcs.n	8001c44 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c1a:	4b08      	ldr	r3, [pc, #32]	; (8001c3c <HAL_RCC_ClockConfig+0x25c>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f023 0207 	bic.w	r2, r3, #7
 8001c22:	4906      	ldr	r1, [pc, #24]	; (8001c3c <HAL_RCC_ClockConfig+0x25c>)
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	4313      	orrs	r3, r2
 8001c28:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c2a:	4b04      	ldr	r3, [pc, #16]	; (8001c3c <HAL_RCC_ClockConfig+0x25c>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f003 0307 	and.w	r3, r3, #7
 8001c32:	683a      	ldr	r2, [r7, #0]
 8001c34:	429a      	cmp	r2, r3
 8001c36:	d005      	beq.n	8001c44 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8001c38:	2301      	movs	r3, #1
 8001c3a:	e040      	b.n	8001cbe <HAL_RCC_ClockConfig+0x2de>
 8001c3c:	40022000 	.word	0x40022000
 8001c40:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f003 0304 	and.w	r3, r3, #4
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d008      	beq.n	8001c62 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c50:	4b1d      	ldr	r3, [pc, #116]	; (8001cc8 <HAL_RCC_ClockConfig+0x2e8>)
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	68db      	ldr	r3, [r3, #12]
 8001c5c:	491a      	ldr	r1, [pc, #104]	; (8001cc8 <HAL_RCC_ClockConfig+0x2e8>)
 8001c5e:	4313      	orrs	r3, r2
 8001c60:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f003 0308 	and.w	r3, r3, #8
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d009      	beq.n	8001c82 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c6e:	4b16      	ldr	r3, [pc, #88]	; (8001cc8 <HAL_RCC_ClockConfig+0x2e8>)
 8001c70:	685b      	ldr	r3, [r3, #4]
 8001c72:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	691b      	ldr	r3, [r3, #16]
 8001c7a:	00db      	lsls	r3, r3, #3
 8001c7c:	4912      	ldr	r1, [pc, #72]	; (8001cc8 <HAL_RCC_ClockConfig+0x2e8>)
 8001c7e:	4313      	orrs	r3, r2
 8001c80:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001c82:	f000 f829 	bl	8001cd8 <HAL_RCC_GetSysClockFreq>
 8001c86:	4601      	mov	r1, r0
 8001c88:	4b0f      	ldr	r3, [pc, #60]	; (8001cc8 <HAL_RCC_ClockConfig+0x2e8>)
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001c90:	22f0      	movs	r2, #240	; 0xf0
 8001c92:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c94:	693a      	ldr	r2, [r7, #16]
 8001c96:	fa92 f2a2 	rbit	r2, r2
 8001c9a:	60fa      	str	r2, [r7, #12]
  return result;
 8001c9c:	68fa      	ldr	r2, [r7, #12]
 8001c9e:	fab2 f282 	clz	r2, r2
 8001ca2:	b2d2      	uxtb	r2, r2
 8001ca4:	40d3      	lsrs	r3, r2
 8001ca6:	4a09      	ldr	r2, [pc, #36]	; (8001ccc <HAL_RCC_ClockConfig+0x2ec>)
 8001ca8:	5cd3      	ldrb	r3, [r2, r3]
 8001caa:	fa21 f303 	lsr.w	r3, r1, r3
 8001cae:	4a08      	ldr	r2, [pc, #32]	; (8001cd0 <HAL_RCC_ClockConfig+0x2f0>)
 8001cb0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8001cb2:	4b08      	ldr	r3, [pc, #32]	; (8001cd4 <HAL_RCC_ClockConfig+0x2f4>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f7fe fc8c 	bl	80005d4 <HAL_InitTick>
  
  return HAL_OK;
 8001cbc:	2300      	movs	r3, #0
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	3778      	adds	r7, #120	; 0x78
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	40021000 	.word	0x40021000
 8001ccc:	08002a14 	.word	0x08002a14
 8001cd0:	20000000 	.word	0x20000000
 8001cd4:	20000004 	.word	0x20000004

08001cd8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b08b      	sub	sp, #44	; 0x2c
 8001cdc:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	61fb      	str	r3, [r7, #28]
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	61bb      	str	r3, [r7, #24]
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	627b      	str	r3, [r7, #36]	; 0x24
 8001cea:	2300      	movs	r3, #0
 8001cec:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8001cf2:	4b2a      	ldr	r3, [pc, #168]	; (8001d9c <HAL_RCC_GetSysClockFreq+0xc4>)
 8001cf4:	685b      	ldr	r3, [r3, #4]
 8001cf6:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001cf8:	69fb      	ldr	r3, [r7, #28]
 8001cfa:	f003 030c 	and.w	r3, r3, #12
 8001cfe:	2b04      	cmp	r3, #4
 8001d00:	d002      	beq.n	8001d08 <HAL_RCC_GetSysClockFreq+0x30>
 8001d02:	2b08      	cmp	r3, #8
 8001d04:	d003      	beq.n	8001d0e <HAL_RCC_GetSysClockFreq+0x36>
 8001d06:	e03f      	b.n	8001d88 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001d08:	4b25      	ldr	r3, [pc, #148]	; (8001da0 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001d0a:	623b      	str	r3, [r7, #32]
      break;
 8001d0c:	e03f      	b.n	8001d8e <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001d0e:	69fb      	ldr	r3, [r7, #28]
 8001d10:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001d14:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001d18:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d1a:	68ba      	ldr	r2, [r7, #8]
 8001d1c:	fa92 f2a2 	rbit	r2, r2
 8001d20:	607a      	str	r2, [r7, #4]
  return result;
 8001d22:	687a      	ldr	r2, [r7, #4]
 8001d24:	fab2 f282 	clz	r2, r2
 8001d28:	b2d2      	uxtb	r2, r2
 8001d2a:	40d3      	lsrs	r3, r2
 8001d2c:	4a1d      	ldr	r2, [pc, #116]	; (8001da4 <HAL_RCC_GetSysClockFreq+0xcc>)
 8001d2e:	5cd3      	ldrb	r3, [r2, r3]
 8001d30:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001d32:	4b1a      	ldr	r3, [pc, #104]	; (8001d9c <HAL_RCC_GetSysClockFreq+0xc4>)
 8001d34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d36:	f003 030f 	and.w	r3, r3, #15
 8001d3a:	220f      	movs	r2, #15
 8001d3c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d3e:	693a      	ldr	r2, [r7, #16]
 8001d40:	fa92 f2a2 	rbit	r2, r2
 8001d44:	60fa      	str	r2, [r7, #12]
  return result;
 8001d46:	68fa      	ldr	r2, [r7, #12]
 8001d48:	fab2 f282 	clz	r2, r2
 8001d4c:	b2d2      	uxtb	r2, r2
 8001d4e:	40d3      	lsrs	r3, r2
 8001d50:	4a15      	ldr	r2, [pc, #84]	; (8001da8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001d52:	5cd3      	ldrb	r3, [r2, r3]
 8001d54:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8001d56:	69fb      	ldr	r3, [r7, #28]
 8001d58:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d008      	beq.n	8001d72 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001d60:	4a0f      	ldr	r2, [pc, #60]	; (8001da0 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001d62:	69bb      	ldr	r3, [r7, #24]
 8001d64:	fbb2 f2f3 	udiv	r2, r2, r3
 8001d68:	697b      	ldr	r3, [r7, #20]
 8001d6a:	fb02 f303 	mul.w	r3, r2, r3
 8001d6e:	627b      	str	r3, [r7, #36]	; 0x24
 8001d70:	e007      	b.n	8001d82 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001d72:	4a0e      	ldr	r2, [pc, #56]	; (8001dac <HAL_RCC_GetSysClockFreq+0xd4>)
 8001d74:	69bb      	ldr	r3, [r7, #24]
 8001d76:	fbb2 f2f3 	udiv	r2, r2, r3
 8001d7a:	697b      	ldr	r3, [r7, #20]
 8001d7c:	fb02 f303 	mul.w	r3, r2, r3
 8001d80:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8001d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d84:	623b      	str	r3, [r7, #32]
      break;
 8001d86:	e002      	b.n	8001d8e <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001d88:	4b08      	ldr	r3, [pc, #32]	; (8001dac <HAL_RCC_GetSysClockFreq+0xd4>)
 8001d8a:	623b      	str	r3, [r7, #32]
      break;
 8001d8c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d8e:	6a3b      	ldr	r3, [r7, #32]
}
 8001d90:	4618      	mov	r0, r3
 8001d92:	372c      	adds	r7, #44	; 0x2c
 8001d94:	46bd      	mov	sp, r7
 8001d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9a:	4770      	bx	lr
 8001d9c:	40021000 	.word	0x40021000
 8001da0:	01e84800 	.word	0x01e84800
 8001da4:	08002a2c 	.word	0x08002a2c
 8001da8:	08002a3c 	.word	0x08002a3c
 8001dac:	007a1200 	.word	0x007a1200

08001db0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001db0:	b480      	push	{r7}
 8001db2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001db4:	4b03      	ldr	r3, [pc, #12]	; (8001dc4 <HAL_RCC_GetHCLKFreq+0x14>)
 8001db6:	681b      	ldr	r3, [r3, #0]
}
 8001db8:	4618      	mov	r0, r3
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc0:	4770      	bx	lr
 8001dc2:	bf00      	nop
 8001dc4:	20000000 	.word	0x20000000

08001dc8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b082      	sub	sp, #8
 8001dcc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8001dce:	f7ff ffef 	bl	8001db0 <HAL_RCC_GetHCLKFreq>
 8001dd2:	4601      	mov	r1, r0
 8001dd4:	4b0b      	ldr	r3, [pc, #44]	; (8001e04 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001ddc:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001de0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001de2:	687a      	ldr	r2, [r7, #4]
 8001de4:	fa92 f2a2 	rbit	r2, r2
 8001de8:	603a      	str	r2, [r7, #0]
  return result;
 8001dea:	683a      	ldr	r2, [r7, #0]
 8001dec:	fab2 f282 	clz	r2, r2
 8001df0:	b2d2      	uxtb	r2, r2
 8001df2:	40d3      	lsrs	r3, r2
 8001df4:	4a04      	ldr	r2, [pc, #16]	; (8001e08 <HAL_RCC_GetPCLK1Freq+0x40>)
 8001df6:	5cd3      	ldrb	r3, [r2, r3]
 8001df8:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	3708      	adds	r7, #8
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	40021000 	.word	0x40021000
 8001e08:	08002a24 	.word	0x08002a24

08001e0c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b082      	sub	sp, #8
 8001e10:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8001e12:	f7ff ffcd 	bl	8001db0 <HAL_RCC_GetHCLKFreq>
 8001e16:	4601      	mov	r1, r0
 8001e18:	4b0b      	ldr	r3, [pc, #44]	; (8001e48 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8001e20:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001e24:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e26:	687a      	ldr	r2, [r7, #4]
 8001e28:	fa92 f2a2 	rbit	r2, r2
 8001e2c:	603a      	str	r2, [r7, #0]
  return result;
 8001e2e:	683a      	ldr	r2, [r7, #0]
 8001e30:	fab2 f282 	clz	r2, r2
 8001e34:	b2d2      	uxtb	r2, r2
 8001e36:	40d3      	lsrs	r3, r2
 8001e38:	4a04      	ldr	r2, [pc, #16]	; (8001e4c <HAL_RCC_GetPCLK2Freq+0x40>)
 8001e3a:	5cd3      	ldrb	r3, [r2, r3]
 8001e3c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8001e40:	4618      	mov	r0, r3
 8001e42:	3708      	adds	r7, #8
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bd80      	pop	{r7, pc}
 8001e48:	40021000 	.word	0x40021000
 8001e4c:	08002a24 	.word	0x08002a24

08001e50 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b092      	sub	sp, #72	; 0x48
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8001e60:	2300      	movs	r3, #0
 8001e62:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	f000 80d4 	beq.w	800201c <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e74:	4b4e      	ldr	r3, [pc, #312]	; (8001fb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e76:	69db      	ldr	r3, [r3, #28]
 8001e78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d10e      	bne.n	8001e9e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e80:	4b4b      	ldr	r3, [pc, #300]	; (8001fb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e82:	69db      	ldr	r3, [r3, #28]
 8001e84:	4a4a      	ldr	r2, [pc, #296]	; (8001fb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e86:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e8a:	61d3      	str	r3, [r2, #28]
 8001e8c:	4b48      	ldr	r3, [pc, #288]	; (8001fb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e8e:	69db      	ldr	r3, [r3, #28]
 8001e90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e94:	60bb      	str	r3, [r7, #8]
 8001e96:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e98:	2301      	movs	r3, #1
 8001e9a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e9e:	4b45      	ldr	r3, [pc, #276]	; (8001fb4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d118      	bne.n	8001edc <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001eaa:	4b42      	ldr	r3, [pc, #264]	; (8001fb4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	4a41      	ldr	r2, [pc, #260]	; (8001fb4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001eb0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001eb4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001eb6:	f7fe fbd1 	bl	800065c <HAL_GetTick>
 8001eba:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ebc:	e008      	b.n	8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ebe:	f7fe fbcd 	bl	800065c <HAL_GetTick>
 8001ec2:	4602      	mov	r2, r0
 8001ec4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001ec6:	1ad3      	subs	r3, r2, r3
 8001ec8:	2b64      	cmp	r3, #100	; 0x64
 8001eca:	d901      	bls.n	8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8001ecc:	2303      	movs	r3, #3
 8001ece:	e1d6      	b.n	800227e <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ed0:	4b38      	ldr	r3, [pc, #224]	; (8001fb4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d0f0      	beq.n	8001ebe <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001edc:	4b34      	ldr	r3, [pc, #208]	; (8001fb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ede:	6a1b      	ldr	r3, [r3, #32]
 8001ee0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001ee4:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001ee6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	f000 8084 	beq.w	8001ff6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	685b      	ldr	r3, [r3, #4]
 8001ef2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001ef6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001ef8:	429a      	cmp	r2, r3
 8001efa:	d07c      	beq.n	8001ff6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001efc:	4b2c      	ldr	r3, [pc, #176]	; (8001fb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001efe:	6a1b      	ldr	r3, [r3, #32]
 8001f00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f04:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001f06:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001f0a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f0e:	fa93 f3a3 	rbit	r3, r3
 8001f12:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001f14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001f16:	fab3 f383 	clz	r3, r3
 8001f1a:	b2db      	uxtb	r3, r3
 8001f1c:	461a      	mov	r2, r3
 8001f1e:	4b26      	ldr	r3, [pc, #152]	; (8001fb8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001f20:	4413      	add	r3, r2
 8001f22:	009b      	lsls	r3, r3, #2
 8001f24:	461a      	mov	r2, r3
 8001f26:	2301      	movs	r3, #1
 8001f28:	6013      	str	r3, [r2, #0]
 8001f2a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001f2e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f32:	fa93 f3a3 	rbit	r3, r3
 8001f36:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8001f38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001f3a:	fab3 f383 	clz	r3, r3
 8001f3e:	b2db      	uxtb	r3, r3
 8001f40:	461a      	mov	r2, r3
 8001f42:	4b1d      	ldr	r3, [pc, #116]	; (8001fb8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001f44:	4413      	add	r3, r2
 8001f46:	009b      	lsls	r3, r3, #2
 8001f48:	461a      	mov	r2, r3
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001f4e:	4a18      	ldr	r2, [pc, #96]	; (8001fb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001f52:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001f54:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001f56:	f003 0301 	and.w	r3, r3, #1
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d04b      	beq.n	8001ff6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f5e:	f7fe fb7d 	bl	800065c <HAL_GetTick>
 8001f62:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f64:	e00a      	b.n	8001f7c <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f66:	f7fe fb79 	bl	800065c <HAL_GetTick>
 8001f6a:	4602      	mov	r2, r0
 8001f6c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001f6e:	1ad3      	subs	r3, r2, r3
 8001f70:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f74:	4293      	cmp	r3, r2
 8001f76:	d901      	bls.n	8001f7c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8001f78:	2303      	movs	r3, #3
 8001f7a:	e180      	b.n	800227e <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8001f7c:	2302      	movs	r3, #2
 8001f7e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f82:	fa93 f3a3 	rbit	r3, r3
 8001f86:	627b      	str	r3, [r7, #36]	; 0x24
 8001f88:	2302      	movs	r3, #2
 8001f8a:	623b      	str	r3, [r7, #32]
 8001f8c:	6a3b      	ldr	r3, [r7, #32]
 8001f8e:	fa93 f3a3 	rbit	r3, r3
 8001f92:	61fb      	str	r3, [r7, #28]
  return result;
 8001f94:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f96:	fab3 f383 	clz	r3, r3
 8001f9a:	b2db      	uxtb	r3, r3
 8001f9c:	095b      	lsrs	r3, r3, #5
 8001f9e:	b2db      	uxtb	r3, r3
 8001fa0:	f043 0302 	orr.w	r3, r3, #2
 8001fa4:	b2db      	uxtb	r3, r3
 8001fa6:	2b02      	cmp	r3, #2
 8001fa8:	d108      	bne.n	8001fbc <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8001faa:	4b01      	ldr	r3, [pc, #4]	; (8001fb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001fac:	6a1b      	ldr	r3, [r3, #32]
 8001fae:	e00d      	b.n	8001fcc <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8001fb0:	40021000 	.word	0x40021000
 8001fb4:	40007000 	.word	0x40007000
 8001fb8:	10908100 	.word	0x10908100
 8001fbc:	2302      	movs	r3, #2
 8001fbe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fc0:	69bb      	ldr	r3, [r7, #24]
 8001fc2:	fa93 f3a3 	rbit	r3, r3
 8001fc6:	617b      	str	r3, [r7, #20]
 8001fc8:	4ba0      	ldr	r3, [pc, #640]	; (800224c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8001fca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fcc:	2202      	movs	r2, #2
 8001fce:	613a      	str	r2, [r7, #16]
 8001fd0:	693a      	ldr	r2, [r7, #16]
 8001fd2:	fa92 f2a2 	rbit	r2, r2
 8001fd6:	60fa      	str	r2, [r7, #12]
  return result;
 8001fd8:	68fa      	ldr	r2, [r7, #12]
 8001fda:	fab2 f282 	clz	r2, r2
 8001fde:	b2d2      	uxtb	r2, r2
 8001fe0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001fe4:	b2d2      	uxtb	r2, r2
 8001fe6:	f002 021f 	and.w	r2, r2, #31
 8001fea:	2101      	movs	r1, #1
 8001fec:	fa01 f202 	lsl.w	r2, r1, r2
 8001ff0:	4013      	ands	r3, r2
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d0b7      	beq.n	8001f66 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8001ff6:	4b95      	ldr	r3, [pc, #596]	; (800224c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8001ff8:	6a1b      	ldr	r3, [r3, #32]
 8001ffa:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	4992      	ldr	r1, [pc, #584]	; (800224c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002004:	4313      	orrs	r3, r2
 8002006:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002008:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800200c:	2b01      	cmp	r3, #1
 800200e:	d105      	bne.n	800201c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002010:	4b8e      	ldr	r3, [pc, #568]	; (800224c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002012:	69db      	ldr	r3, [r3, #28]
 8002014:	4a8d      	ldr	r2, [pc, #564]	; (800224c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002016:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800201a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f003 0301 	and.w	r3, r3, #1
 8002024:	2b00      	cmp	r3, #0
 8002026:	d008      	beq.n	800203a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002028:	4b88      	ldr	r3, [pc, #544]	; (800224c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800202a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800202c:	f023 0203 	bic.w	r2, r3, #3
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	689b      	ldr	r3, [r3, #8]
 8002034:	4985      	ldr	r1, [pc, #532]	; (800224c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002036:	4313      	orrs	r3, r2
 8002038:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f003 0302 	and.w	r3, r3, #2
 8002042:	2b00      	cmp	r3, #0
 8002044:	d008      	beq.n	8002058 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002046:	4b81      	ldr	r3, [pc, #516]	; (800224c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800204a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	68db      	ldr	r3, [r3, #12]
 8002052:	497e      	ldr	r1, [pc, #504]	; (800224c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002054:	4313      	orrs	r3, r2
 8002056:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f003 0304 	and.w	r3, r3, #4
 8002060:	2b00      	cmp	r3, #0
 8002062:	d008      	beq.n	8002076 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002064:	4b79      	ldr	r3, [pc, #484]	; (800224c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002066:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002068:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	691b      	ldr	r3, [r3, #16]
 8002070:	4976      	ldr	r1, [pc, #472]	; (800224c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002072:	4313      	orrs	r3, r2
 8002074:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f003 0320 	and.w	r3, r3, #32
 800207e:	2b00      	cmp	r3, #0
 8002080:	d008      	beq.n	8002094 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002082:	4b72      	ldr	r3, [pc, #456]	; (800224c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002086:	f023 0210 	bic.w	r2, r3, #16
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	69db      	ldr	r3, [r3, #28]
 800208e:	496f      	ldr	r1, [pc, #444]	; (800224c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002090:	4313      	orrs	r3, r2
 8002092:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800209c:	2b00      	cmp	r3, #0
 800209e:	d008      	beq.n	80020b2 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80020a0:	4b6a      	ldr	r3, [pc, #424]	; (800224c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020ac:	4967      	ldr	r1, [pc, #412]	; (800224c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80020ae:	4313      	orrs	r3, r2
 80020b0:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d008      	beq.n	80020d0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80020be:	4b63      	ldr	r3, [pc, #396]	; (800224c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80020c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020c2:	f023 0220 	bic.w	r2, r3, #32
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6a1b      	ldr	r3, [r3, #32]
 80020ca:	4960      	ldr	r1, [pc, #384]	; (800224c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80020cc:	4313      	orrs	r3, r2
 80020ce:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d008      	beq.n	80020ee <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80020dc:	4b5b      	ldr	r3, [pc, #364]	; (800224c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80020de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020e0:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020e8:	4958      	ldr	r1, [pc, #352]	; (800224c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80020ea:	4313      	orrs	r3, r2
 80020ec:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f003 0308 	and.w	r3, r3, #8
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d008      	beq.n	800210c <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80020fa:	4b54      	ldr	r3, [pc, #336]	; (800224c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80020fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020fe:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	695b      	ldr	r3, [r3, #20]
 8002106:	4951      	ldr	r1, [pc, #324]	; (800224c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002108:	4313      	orrs	r3, r2
 800210a:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f003 0310 	and.w	r3, r3, #16
 8002114:	2b00      	cmp	r3, #0
 8002116:	d008      	beq.n	800212a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002118:	4b4c      	ldr	r3, [pc, #304]	; (800224c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800211a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800211c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	699b      	ldr	r3, [r3, #24]
 8002124:	4949      	ldr	r1, [pc, #292]	; (800224c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002126:	4313      	orrs	r3, r2
 8002128:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002132:	2b00      	cmp	r3, #0
 8002134:	d008      	beq.n	8002148 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002136:	4b45      	ldr	r3, [pc, #276]	; (800224c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002142:	4942      	ldr	r1, [pc, #264]	; (800224c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002144:	4313      	orrs	r3, r2
 8002146:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002150:	2b00      	cmp	r3, #0
 8002152:	d008      	beq.n	8002166 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002154:	4b3d      	ldr	r3, [pc, #244]	; (800224c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002156:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002158:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002160:	493a      	ldr	r1, [pc, #232]	; (800224c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002162:	4313      	orrs	r3, r2
 8002164:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800216e:	2b00      	cmp	r3, #0
 8002170:	d008      	beq.n	8002184 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8002172:	4b36      	ldr	r3, [pc, #216]	; (800224c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002174:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002176:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800217e:	4933      	ldr	r1, [pc, #204]	; (800224c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002180:	4313      	orrs	r3, r2
 8002182:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800218c:	2b00      	cmp	r3, #0
 800218e:	d008      	beq.n	80021a2 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002190:	4b2e      	ldr	r3, [pc, #184]	; (800224c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002192:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002194:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800219c:	492b      	ldr	r1, [pc, #172]	; (800224c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800219e:	4313      	orrs	r3, r2
 80021a0:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d008      	beq.n	80021c0 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80021ae:	4b27      	ldr	r3, [pc, #156]	; (800224c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80021b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021b2:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ba:	4924      	ldr	r1, [pc, #144]	; (800224c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80021bc:	4313      	orrs	r3, r2
 80021be:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d008      	beq.n	80021de <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 80021cc:	4b1f      	ldr	r3, [pc, #124]	; (800224c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80021ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021d0:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021d8:	491c      	ldr	r1, [pc, #112]	; (800224c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80021da:	4313      	orrs	r3, r2
 80021dc:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d008      	beq.n	80021fc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 80021ea:	4b18      	ldr	r3, [pc, #96]	; (800224c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80021ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ee:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021f6:	4915      	ldr	r1, [pc, #84]	; (800224c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80021f8:	4313      	orrs	r3, r2
 80021fa:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002204:	2b00      	cmp	r3, #0
 8002206:	d008      	beq.n	800221a <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002208:	4b10      	ldr	r3, [pc, #64]	; (800224c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800220a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800220c:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002214:	490d      	ldr	r1, [pc, #52]	; (800224c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002216:	4313      	orrs	r3, r2
 8002218:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002222:	2b00      	cmp	r3, #0
 8002224:	d008      	beq.n	8002238 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8002226:	4b09      	ldr	r3, [pc, #36]	; (800224c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800222a:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002232:	4906      	ldr	r1, [pc, #24]	; (800224c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002234:	4313      	orrs	r3, r2
 8002236:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002240:	2b00      	cmp	r3, #0
 8002242:	d00c      	beq.n	800225e <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8002244:	4b01      	ldr	r3, [pc, #4]	; (800224c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002246:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002248:	e002      	b.n	8002250 <HAL_RCCEx_PeriphCLKConfig+0x400>
 800224a:	bf00      	nop
 800224c:	40021000 	.word	0x40021000
 8002250:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002258:	490b      	ldr	r1, [pc, #44]	; (8002288 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800225a:	4313      	orrs	r3, r2
 800225c:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002266:	2b00      	cmp	r3, #0
 8002268:	d008      	beq.n	800227c <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 800226a:	4b07      	ldr	r3, [pc, #28]	; (8002288 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800226c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800226e:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002276:	4904      	ldr	r1, [pc, #16]	; (8002288 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002278:	4313      	orrs	r3, r2
 800227a:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800227c:	2300      	movs	r3, #0
}
 800227e:	4618      	mov	r0, r3
 8002280:	3748      	adds	r7, #72	; 0x48
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}
 8002286:	bf00      	nop
 8002288:	40021000 	.word	0x40021000

0800228c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b082      	sub	sp, #8
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d101      	bne.n	800229e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800229a:	2301      	movs	r3, #1
 800229c:	e040      	b.n	8002320 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d106      	bne.n	80022b4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2200      	movs	r2, #0
 80022aa:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80022ae:	6878      	ldr	r0, [r7, #4]
 80022b0:	f7fe f8d2 	bl	8000458 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2224      	movs	r2, #36	; 0x24
 80022b8:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	681a      	ldr	r2, [r3, #0]
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f022 0201 	bic.w	r2, r2, #1
 80022c8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80022ca:	6878      	ldr	r0, [r7, #4]
 80022cc:	f000 f82c 	bl	8002328 <UART_SetConfig>
 80022d0:	4603      	mov	r3, r0
 80022d2:	2b01      	cmp	r3, #1
 80022d4:	d101      	bne.n	80022da <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80022d6:	2301      	movs	r3, #1
 80022d8:	e022      	b.n	8002320 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d002      	beq.n	80022e8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80022e2:	6878      	ldr	r0, [r7, #4]
 80022e4:	f000 f9f6 	bl	80026d4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	685a      	ldr	r2, [r3, #4]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80022f6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	689a      	ldr	r2, [r3, #8]
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002306:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	681a      	ldr	r2, [r3, #0]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f042 0201 	orr.w	r2, r2, #1
 8002316:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002318:	6878      	ldr	r0, [r7, #4]
 800231a:	f000 fa7d 	bl	8002818 <UART_CheckIdleState>
 800231e:	4603      	mov	r3, r0
}
 8002320:	4618      	mov	r0, r3
 8002322:	3708      	adds	r7, #8
 8002324:	46bd      	mov	sp, r7
 8002326:	bd80      	pop	{r7, pc}

08002328 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b088      	sub	sp, #32
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002330:	2300      	movs	r3, #0
 8002332:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	689a      	ldr	r2, [r3, #8]
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	691b      	ldr	r3, [r3, #16]
 800233c:	431a      	orrs	r2, r3
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	695b      	ldr	r3, [r3, #20]
 8002342:	431a      	orrs	r2, r3
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	69db      	ldr	r3, [r3, #28]
 8002348:	4313      	orrs	r3, r2
 800234a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	681a      	ldr	r2, [r3, #0]
 8002352:	4bab      	ldr	r3, [pc, #684]	; (8002600 <UART_SetConfig+0x2d8>)
 8002354:	4013      	ands	r3, r2
 8002356:	687a      	ldr	r2, [r7, #4]
 8002358:	6812      	ldr	r2, [r2, #0]
 800235a:	6979      	ldr	r1, [r7, #20]
 800235c:	430b      	orrs	r3, r1
 800235e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	68da      	ldr	r2, [r3, #12]
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	430a      	orrs	r2, r1
 8002374:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	699b      	ldr	r3, [r3, #24]
 800237a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6a1b      	ldr	r3, [r3, #32]
 8002380:	697a      	ldr	r2, [r7, #20]
 8002382:	4313      	orrs	r3, r2
 8002384:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	689b      	ldr	r3, [r3, #8]
 800238c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	697a      	ldr	r2, [r7, #20]
 8002396:	430a      	orrs	r2, r1
 8002398:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4a99      	ldr	r2, [pc, #612]	; (8002604 <UART_SetConfig+0x2dc>)
 80023a0:	4293      	cmp	r3, r2
 80023a2:	d120      	bne.n	80023e6 <UART_SetConfig+0xbe>
 80023a4:	4b98      	ldr	r3, [pc, #608]	; (8002608 <UART_SetConfig+0x2e0>)
 80023a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023a8:	f003 0303 	and.w	r3, r3, #3
 80023ac:	2b03      	cmp	r3, #3
 80023ae:	d817      	bhi.n	80023e0 <UART_SetConfig+0xb8>
 80023b0:	a201      	add	r2, pc, #4	; (adr r2, 80023b8 <UART_SetConfig+0x90>)
 80023b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023b6:	bf00      	nop
 80023b8:	080023c9 	.word	0x080023c9
 80023bc:	080023d5 	.word	0x080023d5
 80023c0:	080023db 	.word	0x080023db
 80023c4:	080023cf 	.word	0x080023cf
 80023c8:	2301      	movs	r3, #1
 80023ca:	77fb      	strb	r3, [r7, #31]
 80023cc:	e0b5      	b.n	800253a <UART_SetConfig+0x212>
 80023ce:	2302      	movs	r3, #2
 80023d0:	77fb      	strb	r3, [r7, #31]
 80023d2:	e0b2      	b.n	800253a <UART_SetConfig+0x212>
 80023d4:	2304      	movs	r3, #4
 80023d6:	77fb      	strb	r3, [r7, #31]
 80023d8:	e0af      	b.n	800253a <UART_SetConfig+0x212>
 80023da:	2308      	movs	r3, #8
 80023dc:	77fb      	strb	r3, [r7, #31]
 80023de:	e0ac      	b.n	800253a <UART_SetConfig+0x212>
 80023e0:	2310      	movs	r3, #16
 80023e2:	77fb      	strb	r3, [r7, #31]
 80023e4:	e0a9      	b.n	800253a <UART_SetConfig+0x212>
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	4a88      	ldr	r2, [pc, #544]	; (800260c <UART_SetConfig+0x2e4>)
 80023ec:	4293      	cmp	r3, r2
 80023ee:	d124      	bne.n	800243a <UART_SetConfig+0x112>
 80023f0:	4b85      	ldr	r3, [pc, #532]	; (8002608 <UART_SetConfig+0x2e0>)
 80023f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023f4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80023f8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80023fc:	d011      	beq.n	8002422 <UART_SetConfig+0xfa>
 80023fe:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002402:	d817      	bhi.n	8002434 <UART_SetConfig+0x10c>
 8002404:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002408:	d011      	beq.n	800242e <UART_SetConfig+0x106>
 800240a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800240e:	d811      	bhi.n	8002434 <UART_SetConfig+0x10c>
 8002410:	2b00      	cmp	r3, #0
 8002412:	d003      	beq.n	800241c <UART_SetConfig+0xf4>
 8002414:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002418:	d006      	beq.n	8002428 <UART_SetConfig+0x100>
 800241a:	e00b      	b.n	8002434 <UART_SetConfig+0x10c>
 800241c:	2300      	movs	r3, #0
 800241e:	77fb      	strb	r3, [r7, #31]
 8002420:	e08b      	b.n	800253a <UART_SetConfig+0x212>
 8002422:	2302      	movs	r3, #2
 8002424:	77fb      	strb	r3, [r7, #31]
 8002426:	e088      	b.n	800253a <UART_SetConfig+0x212>
 8002428:	2304      	movs	r3, #4
 800242a:	77fb      	strb	r3, [r7, #31]
 800242c:	e085      	b.n	800253a <UART_SetConfig+0x212>
 800242e:	2308      	movs	r3, #8
 8002430:	77fb      	strb	r3, [r7, #31]
 8002432:	e082      	b.n	800253a <UART_SetConfig+0x212>
 8002434:	2310      	movs	r3, #16
 8002436:	77fb      	strb	r3, [r7, #31]
 8002438:	e07f      	b.n	800253a <UART_SetConfig+0x212>
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4a74      	ldr	r2, [pc, #464]	; (8002610 <UART_SetConfig+0x2e8>)
 8002440:	4293      	cmp	r3, r2
 8002442:	d124      	bne.n	800248e <UART_SetConfig+0x166>
 8002444:	4b70      	ldr	r3, [pc, #448]	; (8002608 <UART_SetConfig+0x2e0>)
 8002446:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002448:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800244c:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002450:	d011      	beq.n	8002476 <UART_SetConfig+0x14e>
 8002452:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002456:	d817      	bhi.n	8002488 <UART_SetConfig+0x160>
 8002458:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800245c:	d011      	beq.n	8002482 <UART_SetConfig+0x15a>
 800245e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002462:	d811      	bhi.n	8002488 <UART_SetConfig+0x160>
 8002464:	2b00      	cmp	r3, #0
 8002466:	d003      	beq.n	8002470 <UART_SetConfig+0x148>
 8002468:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800246c:	d006      	beq.n	800247c <UART_SetConfig+0x154>
 800246e:	e00b      	b.n	8002488 <UART_SetConfig+0x160>
 8002470:	2300      	movs	r3, #0
 8002472:	77fb      	strb	r3, [r7, #31]
 8002474:	e061      	b.n	800253a <UART_SetConfig+0x212>
 8002476:	2302      	movs	r3, #2
 8002478:	77fb      	strb	r3, [r7, #31]
 800247a:	e05e      	b.n	800253a <UART_SetConfig+0x212>
 800247c:	2304      	movs	r3, #4
 800247e:	77fb      	strb	r3, [r7, #31]
 8002480:	e05b      	b.n	800253a <UART_SetConfig+0x212>
 8002482:	2308      	movs	r3, #8
 8002484:	77fb      	strb	r3, [r7, #31]
 8002486:	e058      	b.n	800253a <UART_SetConfig+0x212>
 8002488:	2310      	movs	r3, #16
 800248a:	77fb      	strb	r3, [r7, #31]
 800248c:	e055      	b.n	800253a <UART_SetConfig+0x212>
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	4a60      	ldr	r2, [pc, #384]	; (8002614 <UART_SetConfig+0x2ec>)
 8002494:	4293      	cmp	r3, r2
 8002496:	d124      	bne.n	80024e2 <UART_SetConfig+0x1ba>
 8002498:	4b5b      	ldr	r3, [pc, #364]	; (8002608 <UART_SetConfig+0x2e0>)
 800249a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800249c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80024a0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80024a4:	d011      	beq.n	80024ca <UART_SetConfig+0x1a2>
 80024a6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80024aa:	d817      	bhi.n	80024dc <UART_SetConfig+0x1b4>
 80024ac:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80024b0:	d011      	beq.n	80024d6 <UART_SetConfig+0x1ae>
 80024b2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80024b6:	d811      	bhi.n	80024dc <UART_SetConfig+0x1b4>
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d003      	beq.n	80024c4 <UART_SetConfig+0x19c>
 80024bc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80024c0:	d006      	beq.n	80024d0 <UART_SetConfig+0x1a8>
 80024c2:	e00b      	b.n	80024dc <UART_SetConfig+0x1b4>
 80024c4:	2300      	movs	r3, #0
 80024c6:	77fb      	strb	r3, [r7, #31]
 80024c8:	e037      	b.n	800253a <UART_SetConfig+0x212>
 80024ca:	2302      	movs	r3, #2
 80024cc:	77fb      	strb	r3, [r7, #31]
 80024ce:	e034      	b.n	800253a <UART_SetConfig+0x212>
 80024d0:	2304      	movs	r3, #4
 80024d2:	77fb      	strb	r3, [r7, #31]
 80024d4:	e031      	b.n	800253a <UART_SetConfig+0x212>
 80024d6:	2308      	movs	r3, #8
 80024d8:	77fb      	strb	r3, [r7, #31]
 80024da:	e02e      	b.n	800253a <UART_SetConfig+0x212>
 80024dc:	2310      	movs	r3, #16
 80024de:	77fb      	strb	r3, [r7, #31]
 80024e0:	e02b      	b.n	800253a <UART_SetConfig+0x212>
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4a4c      	ldr	r2, [pc, #304]	; (8002618 <UART_SetConfig+0x2f0>)
 80024e8:	4293      	cmp	r3, r2
 80024ea:	d124      	bne.n	8002536 <UART_SetConfig+0x20e>
 80024ec:	4b46      	ldr	r3, [pc, #280]	; (8002608 <UART_SetConfig+0x2e0>)
 80024ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024f0:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80024f4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80024f8:	d011      	beq.n	800251e <UART_SetConfig+0x1f6>
 80024fa:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80024fe:	d817      	bhi.n	8002530 <UART_SetConfig+0x208>
 8002500:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002504:	d011      	beq.n	800252a <UART_SetConfig+0x202>
 8002506:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800250a:	d811      	bhi.n	8002530 <UART_SetConfig+0x208>
 800250c:	2b00      	cmp	r3, #0
 800250e:	d003      	beq.n	8002518 <UART_SetConfig+0x1f0>
 8002510:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002514:	d006      	beq.n	8002524 <UART_SetConfig+0x1fc>
 8002516:	e00b      	b.n	8002530 <UART_SetConfig+0x208>
 8002518:	2300      	movs	r3, #0
 800251a:	77fb      	strb	r3, [r7, #31]
 800251c:	e00d      	b.n	800253a <UART_SetConfig+0x212>
 800251e:	2302      	movs	r3, #2
 8002520:	77fb      	strb	r3, [r7, #31]
 8002522:	e00a      	b.n	800253a <UART_SetConfig+0x212>
 8002524:	2304      	movs	r3, #4
 8002526:	77fb      	strb	r3, [r7, #31]
 8002528:	e007      	b.n	800253a <UART_SetConfig+0x212>
 800252a:	2308      	movs	r3, #8
 800252c:	77fb      	strb	r3, [r7, #31]
 800252e:	e004      	b.n	800253a <UART_SetConfig+0x212>
 8002530:	2310      	movs	r3, #16
 8002532:	77fb      	strb	r3, [r7, #31]
 8002534:	e001      	b.n	800253a <UART_SetConfig+0x212>
 8002536:	2310      	movs	r3, #16
 8002538:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	69db      	ldr	r3, [r3, #28]
 800253e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002542:	d16d      	bne.n	8002620 <UART_SetConfig+0x2f8>
  {
    switch (clocksource)
 8002544:	7ffb      	ldrb	r3, [r7, #31]
 8002546:	2b08      	cmp	r3, #8
 8002548:	d827      	bhi.n	800259a <UART_SetConfig+0x272>
 800254a:	a201      	add	r2, pc, #4	; (adr r2, 8002550 <UART_SetConfig+0x228>)
 800254c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002550:	08002575 	.word	0x08002575
 8002554:	0800257d 	.word	0x0800257d
 8002558:	08002585 	.word	0x08002585
 800255c:	0800259b 	.word	0x0800259b
 8002560:	0800258b 	.word	0x0800258b
 8002564:	0800259b 	.word	0x0800259b
 8002568:	0800259b 	.word	0x0800259b
 800256c:	0800259b 	.word	0x0800259b
 8002570:	08002593 	.word	0x08002593
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002574:	f7ff fc28 	bl	8001dc8 <HAL_RCC_GetPCLK1Freq>
 8002578:	61b8      	str	r0, [r7, #24]
        break;
 800257a:	e013      	b.n	80025a4 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800257c:	f7ff fc46 	bl	8001e0c <HAL_RCC_GetPCLK2Freq>
 8002580:	61b8      	str	r0, [r7, #24]
        break;
 8002582:	e00f      	b.n	80025a4 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002584:	4b25      	ldr	r3, [pc, #148]	; (800261c <UART_SetConfig+0x2f4>)
 8002586:	61bb      	str	r3, [r7, #24]
        break;
 8002588:	e00c      	b.n	80025a4 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800258a:	f7ff fba5 	bl	8001cd8 <HAL_RCC_GetSysClockFreq>
 800258e:	61b8      	str	r0, [r7, #24]
        break;
 8002590:	e008      	b.n	80025a4 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002592:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002596:	61bb      	str	r3, [r7, #24]
        break;
 8002598:	e004      	b.n	80025a4 <UART_SetConfig+0x27c>
      default:
        pclk = 0U;
 800259a:	2300      	movs	r3, #0
 800259c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	77bb      	strb	r3, [r7, #30]
        break;
 80025a2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80025a4:	69bb      	ldr	r3, [r7, #24]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	f000 8086 	beq.w	80026b8 <UART_SetConfig+0x390>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80025ac:	69bb      	ldr	r3, [r7, #24]
 80025ae:	005a      	lsls	r2, r3, #1
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	685b      	ldr	r3, [r3, #4]
 80025b4:	085b      	lsrs	r3, r3, #1
 80025b6:	441a      	add	r2, r3
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80025c0:	b29b      	uxth	r3, r3
 80025c2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80025c4:	693b      	ldr	r3, [r7, #16]
 80025c6:	2b0f      	cmp	r3, #15
 80025c8:	d916      	bls.n	80025f8 <UART_SetConfig+0x2d0>
 80025ca:	693b      	ldr	r3, [r7, #16]
 80025cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025d0:	d212      	bcs.n	80025f8 <UART_SetConfig+0x2d0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80025d2:	693b      	ldr	r3, [r7, #16]
 80025d4:	b29b      	uxth	r3, r3
 80025d6:	f023 030f 	bic.w	r3, r3, #15
 80025da:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80025dc:	693b      	ldr	r3, [r7, #16]
 80025de:	085b      	lsrs	r3, r3, #1
 80025e0:	b29b      	uxth	r3, r3
 80025e2:	f003 0307 	and.w	r3, r3, #7
 80025e6:	b29a      	uxth	r2, r3
 80025e8:	89fb      	ldrh	r3, [r7, #14]
 80025ea:	4313      	orrs	r3, r2
 80025ec:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	89fa      	ldrh	r2, [r7, #14]
 80025f4:	60da      	str	r2, [r3, #12]
 80025f6:	e05f      	b.n	80026b8 <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 80025f8:	2301      	movs	r3, #1
 80025fa:	77bb      	strb	r3, [r7, #30]
 80025fc:	e05c      	b.n	80026b8 <UART_SetConfig+0x390>
 80025fe:	bf00      	nop
 8002600:	efff69f3 	.word	0xefff69f3
 8002604:	40013800 	.word	0x40013800
 8002608:	40021000 	.word	0x40021000
 800260c:	40004400 	.word	0x40004400
 8002610:	40004800 	.word	0x40004800
 8002614:	40004c00 	.word	0x40004c00
 8002618:	40005000 	.word	0x40005000
 800261c:	007a1200 	.word	0x007a1200
      }
    }
  }
  else
  {
    switch (clocksource)
 8002620:	7ffb      	ldrb	r3, [r7, #31]
 8002622:	2b08      	cmp	r3, #8
 8002624:	d827      	bhi.n	8002676 <UART_SetConfig+0x34e>
 8002626:	a201      	add	r2, pc, #4	; (adr r2, 800262c <UART_SetConfig+0x304>)
 8002628:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800262c:	08002651 	.word	0x08002651
 8002630:	08002659 	.word	0x08002659
 8002634:	08002661 	.word	0x08002661
 8002638:	08002677 	.word	0x08002677
 800263c:	08002667 	.word	0x08002667
 8002640:	08002677 	.word	0x08002677
 8002644:	08002677 	.word	0x08002677
 8002648:	08002677 	.word	0x08002677
 800264c:	0800266f 	.word	0x0800266f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002650:	f7ff fbba 	bl	8001dc8 <HAL_RCC_GetPCLK1Freq>
 8002654:	61b8      	str	r0, [r7, #24]
        break;
 8002656:	e013      	b.n	8002680 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002658:	f7ff fbd8 	bl	8001e0c <HAL_RCC_GetPCLK2Freq>
 800265c:	61b8      	str	r0, [r7, #24]
        break;
 800265e:	e00f      	b.n	8002680 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002660:	4b1b      	ldr	r3, [pc, #108]	; (80026d0 <UART_SetConfig+0x3a8>)
 8002662:	61bb      	str	r3, [r7, #24]
        break;
 8002664:	e00c      	b.n	8002680 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002666:	f7ff fb37 	bl	8001cd8 <HAL_RCC_GetSysClockFreq>
 800266a:	61b8      	str	r0, [r7, #24]
        break;
 800266c:	e008      	b.n	8002680 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800266e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002672:	61bb      	str	r3, [r7, #24]
        break;
 8002674:	e004      	b.n	8002680 <UART_SetConfig+0x358>
      default:
        pclk = 0U;
 8002676:	2300      	movs	r3, #0
 8002678:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800267a:	2301      	movs	r3, #1
 800267c:	77bb      	strb	r3, [r7, #30]
        break;
 800267e:	bf00      	nop
    }

    if (pclk != 0U)
 8002680:	69bb      	ldr	r3, [r7, #24]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d018      	beq.n	80026b8 <UART_SetConfig+0x390>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	085a      	lsrs	r2, r3, #1
 800268c:	69bb      	ldr	r3, [r7, #24]
 800268e:	441a      	add	r2, r3
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	fbb2 f3f3 	udiv	r3, r2, r3
 8002698:	b29b      	uxth	r3, r3
 800269a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800269c:	693b      	ldr	r3, [r7, #16]
 800269e:	2b0f      	cmp	r3, #15
 80026a0:	d908      	bls.n	80026b4 <UART_SetConfig+0x38c>
 80026a2:	693b      	ldr	r3, [r7, #16]
 80026a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026a8:	d204      	bcs.n	80026b4 <UART_SetConfig+0x38c>
      {
        huart->Instance->BRR = usartdiv;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	693a      	ldr	r2, [r7, #16]
 80026b0:	60da      	str	r2, [r3, #12]
 80026b2:	e001      	b.n	80026b8 <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 80026b4:	2301      	movs	r3, #1
 80026b6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2200      	movs	r2, #0
 80026bc:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2200      	movs	r2, #0
 80026c2:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80026c4:	7fbb      	ldrb	r3, [r7, #30]
}
 80026c6:	4618      	mov	r0, r3
 80026c8:	3720      	adds	r7, #32
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}
 80026ce:	bf00      	nop
 80026d0:	007a1200 	.word	0x007a1200

080026d4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80026d4:	b480      	push	{r7}
 80026d6:	b083      	sub	sp, #12
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026e0:	f003 0301 	and.w	r3, r3, #1
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d00a      	beq.n	80026fe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	430a      	orrs	r2, r1
 80026fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002702:	f003 0302 	and.w	r3, r3, #2
 8002706:	2b00      	cmp	r3, #0
 8002708:	d00a      	beq.n	8002720 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	430a      	orrs	r2, r1
 800271e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002724:	f003 0304 	and.w	r3, r3, #4
 8002728:	2b00      	cmp	r3, #0
 800272a:	d00a      	beq.n	8002742 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	430a      	orrs	r2, r1
 8002740:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002746:	f003 0308 	and.w	r3, r3, #8
 800274a:	2b00      	cmp	r3, #0
 800274c:	d00a      	beq.n	8002764 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	430a      	orrs	r2, r1
 8002762:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002768:	f003 0310 	and.w	r3, r3, #16
 800276c:	2b00      	cmp	r3, #0
 800276e:	d00a      	beq.n	8002786 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	689b      	ldr	r3, [r3, #8]
 8002776:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	430a      	orrs	r2, r1
 8002784:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800278a:	f003 0320 	and.w	r3, r3, #32
 800278e:	2b00      	cmp	r3, #0
 8002790:	d00a      	beq.n	80027a8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	689b      	ldr	r3, [r3, #8]
 8002798:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	430a      	orrs	r2, r1
 80027a6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d01a      	beq.n	80027ea <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	430a      	orrs	r2, r1
 80027c8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80027d2:	d10a      	bne.n	80027ea <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	430a      	orrs	r2, r1
 80027e8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d00a      	beq.n	800280c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	430a      	orrs	r2, r1
 800280a:	605a      	str	r2, [r3, #4]
  }
}
 800280c:	bf00      	nop
 800280e:	370c      	adds	r7, #12
 8002810:	46bd      	mov	sp, r7
 8002812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002816:	4770      	bx	lr

08002818 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b086      	sub	sp, #24
 800281c:	af02      	add	r7, sp, #8
 800281e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2200      	movs	r2, #0
 8002824:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002828:	f7fd ff18 	bl	800065c <HAL_GetTick>
 800282c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f003 0308 	and.w	r3, r3, #8
 8002838:	2b08      	cmp	r3, #8
 800283a:	d10e      	bne.n	800285a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800283c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002840:	9300      	str	r3, [sp, #0]
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	2200      	movs	r2, #0
 8002846:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800284a:	6878      	ldr	r0, [r7, #4]
 800284c:	f000 f82d 	bl	80028aa <UART_WaitOnFlagUntilTimeout>
 8002850:	4603      	mov	r3, r0
 8002852:	2b00      	cmp	r3, #0
 8002854:	d001      	beq.n	800285a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002856:	2303      	movs	r3, #3
 8002858:	e023      	b.n	80028a2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f003 0304 	and.w	r3, r3, #4
 8002864:	2b04      	cmp	r3, #4
 8002866:	d10e      	bne.n	8002886 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002868:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800286c:	9300      	str	r3, [sp, #0]
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	2200      	movs	r2, #0
 8002872:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002876:	6878      	ldr	r0, [r7, #4]
 8002878:	f000 f817 	bl	80028aa <UART_WaitOnFlagUntilTimeout>
 800287c:	4603      	mov	r3, r0
 800287e:	2b00      	cmp	r3, #0
 8002880:	d001      	beq.n	8002886 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002882:	2303      	movs	r3, #3
 8002884:	e00d      	b.n	80028a2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	2220      	movs	r2, #32
 800288a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2220      	movs	r2, #32
 8002890:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2200      	movs	r2, #0
 8002896:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2200      	movs	r2, #0
 800289c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80028a0:	2300      	movs	r3, #0
}
 80028a2:	4618      	mov	r0, r3
 80028a4:	3710      	adds	r7, #16
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}

080028aa <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80028aa:	b580      	push	{r7, lr}
 80028ac:	b084      	sub	sp, #16
 80028ae:	af00      	add	r7, sp, #0
 80028b0:	60f8      	str	r0, [r7, #12]
 80028b2:	60b9      	str	r1, [r7, #8]
 80028b4:	603b      	str	r3, [r7, #0]
 80028b6:	4613      	mov	r3, r2
 80028b8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80028ba:	e05e      	b.n	800297a <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80028bc:	69bb      	ldr	r3, [r7, #24]
 80028be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028c2:	d05a      	beq.n	800297a <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028c4:	f7fd feca 	bl	800065c <HAL_GetTick>
 80028c8:	4602      	mov	r2, r0
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	1ad3      	subs	r3, r2, r3
 80028ce:	69ba      	ldr	r2, [r7, #24]
 80028d0:	429a      	cmp	r2, r3
 80028d2:	d302      	bcc.n	80028da <UART_WaitOnFlagUntilTimeout+0x30>
 80028d4:	69bb      	ldr	r3, [r7, #24]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d11b      	bne.n	8002912 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	681a      	ldr	r2, [r3, #0]
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80028e8:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	689a      	ldr	r2, [r3, #8]
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f022 0201 	bic.w	r2, r2, #1
 80028f8:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	2220      	movs	r2, #32
 80028fe:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	2220      	movs	r2, #32
 8002904:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	2200      	movs	r2, #0
 800290a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800290e:	2303      	movs	r3, #3
 8002910:	e043      	b.n	800299a <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f003 0304 	and.w	r3, r3, #4
 800291c:	2b00      	cmp	r3, #0
 800291e:	d02c      	beq.n	800297a <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	69db      	ldr	r3, [r3, #28]
 8002926:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800292a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800292e:	d124      	bne.n	800297a <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002938:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	681a      	ldr	r2, [r3, #0]
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002948:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	689a      	ldr	r2, [r3, #8]
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f022 0201 	bic.w	r2, r2, #1
 8002958:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	2220      	movs	r2, #32
 800295e:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	2220      	movs	r2, #32
 8002964:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	2220      	movs	r2, #32
 800296a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	2200      	movs	r2, #0
 8002972:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8002976:	2303      	movs	r3, #3
 8002978:	e00f      	b.n	800299a <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	69da      	ldr	r2, [r3, #28]
 8002980:	68bb      	ldr	r3, [r7, #8]
 8002982:	4013      	ands	r3, r2
 8002984:	68ba      	ldr	r2, [r7, #8]
 8002986:	429a      	cmp	r2, r3
 8002988:	bf0c      	ite	eq
 800298a:	2301      	moveq	r3, #1
 800298c:	2300      	movne	r3, #0
 800298e:	b2db      	uxtb	r3, r3
 8002990:	461a      	mov	r2, r3
 8002992:	79fb      	ldrb	r3, [r7, #7]
 8002994:	429a      	cmp	r2, r3
 8002996:	d091      	beq.n	80028bc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002998:	2300      	movs	r3, #0
}
 800299a:	4618      	mov	r0, r3
 800299c:	3710      	adds	r7, #16
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}
	...

080029a4 <__libc_init_array>:
 80029a4:	b570      	push	{r4, r5, r6, lr}
 80029a6:	4d0d      	ldr	r5, [pc, #52]	; (80029dc <__libc_init_array+0x38>)
 80029a8:	4c0d      	ldr	r4, [pc, #52]	; (80029e0 <__libc_init_array+0x3c>)
 80029aa:	1b64      	subs	r4, r4, r5
 80029ac:	10a4      	asrs	r4, r4, #2
 80029ae:	2600      	movs	r6, #0
 80029b0:	42a6      	cmp	r6, r4
 80029b2:	d109      	bne.n	80029c8 <__libc_init_array+0x24>
 80029b4:	4d0b      	ldr	r5, [pc, #44]	; (80029e4 <__libc_init_array+0x40>)
 80029b6:	4c0c      	ldr	r4, [pc, #48]	; (80029e8 <__libc_init_array+0x44>)
 80029b8:	f000 f820 	bl	80029fc <_init>
 80029bc:	1b64      	subs	r4, r4, r5
 80029be:	10a4      	asrs	r4, r4, #2
 80029c0:	2600      	movs	r6, #0
 80029c2:	42a6      	cmp	r6, r4
 80029c4:	d105      	bne.n	80029d2 <__libc_init_array+0x2e>
 80029c6:	bd70      	pop	{r4, r5, r6, pc}
 80029c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80029cc:	4798      	blx	r3
 80029ce:	3601      	adds	r6, #1
 80029d0:	e7ee      	b.n	80029b0 <__libc_init_array+0xc>
 80029d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80029d6:	4798      	blx	r3
 80029d8:	3601      	adds	r6, #1
 80029da:	e7f2      	b.n	80029c2 <__libc_init_array+0x1e>
 80029dc:	08002a4c 	.word	0x08002a4c
 80029e0:	08002a4c 	.word	0x08002a4c
 80029e4:	08002a4c 	.word	0x08002a4c
 80029e8:	08002a50 	.word	0x08002a50

080029ec <memset>:
 80029ec:	4402      	add	r2, r0
 80029ee:	4603      	mov	r3, r0
 80029f0:	4293      	cmp	r3, r2
 80029f2:	d100      	bne.n	80029f6 <memset+0xa>
 80029f4:	4770      	bx	lr
 80029f6:	f803 1b01 	strb.w	r1, [r3], #1
 80029fa:	e7f9      	b.n	80029f0 <memset+0x4>

080029fc <_init>:
 80029fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029fe:	bf00      	nop
 8002a00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a02:	bc08      	pop	{r3}
 8002a04:	469e      	mov	lr, r3
 8002a06:	4770      	bx	lr

08002a08 <_fini>:
 8002a08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a0a:	bf00      	nop
 8002a0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a0e:	bc08      	pop	{r3}
 8002a10:	469e      	mov	lr, r3
 8002a12:	4770      	bx	lr
