$date
	Sun Nov 23 17:53:45 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_DATA_MEMORY $end
$var wire 32 ! DataRd [31:0] $end
$var reg 32 " Address [31:0] $end
$var reg 3 # DMCtrl [2:0] $end
$var reg 1 $ DMWr $end
$var reg 32 % DataWr [31:0] $end
$var reg 1 & clk $end
$scope module dut $end
$var wire 32 ' Address [31:0] $end
$var wire 3 ( DMCtrl [2:0] $end
$var wire 1 $ DMWr $end
$var wire 32 ) DataWr [31:0] $end
$var wire 1 & clk $end
$var wire 32 * temp_word [31:0] $end
$var wire 8 + word_index [7:0] $end
$var reg 32 , DataRd [31:0] $end
$scope begin $unm_blk_4 $end
$var integer 32 - i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100000000 -
b0 ,
b0 +
b0 *
b10101010101110111100110011011101 )
b10 (
b0 '
0&
b10101010101110111100110011011101 %
1$
b10 #
b0 "
b0 !
$end
#5000
b10101010101110111100110011011101 !
b10101010101110111100110011011101 ,
b10101010101110111100110011011101 *
1&
#10000
0&
0$
#15000
1&
#20000
b11111111111111111111111111001100 !
b11111111111111111111111111001100 ,
0&
b0 #
b0 (
1$
b11101110 %
b11101110 )
b1 "
b1 '
#25000
b11111111111111111111111111101110 !
b11111111111111111111111111101110 ,
b10101010101110111110111011011101 *
1&
#30000
0&
0$
#35000
1&
#40000
b11101110 !
b11101110 ,
0&
b100 #
b100 (
#45000
1&
#50000
b11111111111111111010101010111011 !
b11111111111111111010101010111011 ,
0&
b1 #
b1 (
1$
b1111111101010101 %
b1111111101010101 )
b10 "
b10 '
#55000
b11111111111111111111111101010101 !
b11111111111111111111111101010101 ,
b11111111010101011110111011011101 *
1&
#60000
0&
0$
#65000
1&
#70000
b1111111101010101 !
b1111111101010101 ,
0&
b101 #
b101 (
#75000
1&
#80000
b11111111111111111111111111111111 !
b11111111111111111111111111111111 ,
0&
b0 #
b0 (
1$
b10010 %
b10010 )
b11 "
b11 '
#85000
b10010 !
b10010 ,
b10010010101011110111011011101 *
1&
#90000
0&
b100 #
b100 (
0$
#95000
1&
#100000
0&
