Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/Projetos_ISE/Comparador_XOR/tb_cmp_xnor_isim_beh.exe -prj D:/Projetos_ISE/Comparador_XOR/tb_cmp_xnor_beh.prj work.tb_cmp_xnor 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/Projetos_ISE/Comparador_XOR/comp_xor.vhd" into library work
Parsing VHDL file "D:/Projetos_ISE/Comparador_XOR/tb_comparador_xor.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture arq of entity cmp_xnor [cmp_xnor_default]
Compiling architecture arq of entity tb_cmp_xnor
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable D:/Projetos_ISE/Comparador_XOR/tb_cmp_xnor_isim_beh.exe
Fuse Memory Usage: 29556 KB
Fuse CPU Usage: 436 ms
