<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › kernel › cpu › sh4a › pinmux-sh7723.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>pinmux-sh7723.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * SH7723 Pinmux</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2008  Magnus Damm</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/gpio.h&gt;</span>
<span class="cp">#include &lt;cpu/sh7723.h&gt;</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PINMUX_RESERVED</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>

	<span class="n">PINMUX_DATA_BEGIN</span><span class="p">,</span>
	<span class="n">PTA7_DATA</span><span class="p">,</span> <span class="n">PTA6_DATA</span><span class="p">,</span> <span class="n">PTA5_DATA</span><span class="p">,</span> <span class="n">PTA4_DATA</span><span class="p">,</span>
	<span class="n">PTA3_DATA</span><span class="p">,</span> <span class="n">PTA2_DATA</span><span class="p">,</span> <span class="n">PTA1_DATA</span><span class="p">,</span> <span class="n">PTA0_DATA</span><span class="p">,</span>
	<span class="n">PTB7_DATA</span><span class="p">,</span> <span class="n">PTB6_DATA</span><span class="p">,</span> <span class="n">PTB5_DATA</span><span class="p">,</span> <span class="n">PTB4_DATA</span><span class="p">,</span>
	<span class="n">PTB3_DATA</span><span class="p">,</span> <span class="n">PTB2_DATA</span><span class="p">,</span> <span class="n">PTB1_DATA</span><span class="p">,</span> <span class="n">PTB0_DATA</span><span class="p">,</span>
	<span class="n">PTC7_DATA</span><span class="p">,</span> <span class="n">PTC6_DATA</span><span class="p">,</span> <span class="n">PTC5_DATA</span><span class="p">,</span> <span class="n">PTC4_DATA</span><span class="p">,</span>
	<span class="n">PTC3_DATA</span><span class="p">,</span> <span class="n">PTC2_DATA</span><span class="p">,</span> <span class="n">PTC1_DATA</span><span class="p">,</span> <span class="n">PTC0_DATA</span><span class="p">,</span>
	<span class="n">PTD7_DATA</span><span class="p">,</span> <span class="n">PTD6_DATA</span><span class="p">,</span> <span class="n">PTD5_DATA</span><span class="p">,</span> <span class="n">PTD4_DATA</span><span class="p">,</span>
	<span class="n">PTD3_DATA</span><span class="p">,</span> <span class="n">PTD2_DATA</span><span class="p">,</span> <span class="n">PTD1_DATA</span><span class="p">,</span> <span class="n">PTD0_DATA</span><span class="p">,</span>
	<span class="n">PTE5_DATA</span><span class="p">,</span> <span class="n">PTE4_DATA</span><span class="p">,</span> <span class="n">PTE3_DATA</span><span class="p">,</span> <span class="n">PTE2_DATA</span><span class="p">,</span> <span class="n">PTE1_DATA</span><span class="p">,</span> <span class="n">PTE0_DATA</span><span class="p">,</span>
	<span class="n">PTF7_DATA</span><span class="p">,</span> <span class="n">PTF6_DATA</span><span class="p">,</span> <span class="n">PTF5_DATA</span><span class="p">,</span> <span class="n">PTF4_DATA</span><span class="p">,</span>
	<span class="n">PTF3_DATA</span><span class="p">,</span> <span class="n">PTF2_DATA</span><span class="p">,</span> <span class="n">PTF1_DATA</span><span class="p">,</span> <span class="n">PTF0_DATA</span><span class="p">,</span>
	<span class="n">PTG5_DATA</span><span class="p">,</span> <span class="n">PTG4_DATA</span><span class="p">,</span> <span class="n">PTG3_DATA</span><span class="p">,</span> <span class="n">PTG2_DATA</span><span class="p">,</span> <span class="n">PTG1_DATA</span><span class="p">,</span> <span class="n">PTG0_DATA</span><span class="p">,</span>
	<span class="n">PTH7_DATA</span><span class="p">,</span> <span class="n">PTH6_DATA</span><span class="p">,</span> <span class="n">PTH5_DATA</span><span class="p">,</span> <span class="n">PTH4_DATA</span><span class="p">,</span>
	<span class="n">PTH3_DATA</span><span class="p">,</span> <span class="n">PTH2_DATA</span><span class="p">,</span> <span class="n">PTH1_DATA</span><span class="p">,</span> <span class="n">PTH0_DATA</span><span class="p">,</span>
	<span class="n">PTJ7_DATA</span><span class="p">,</span> <span class="n">PTJ5_DATA</span><span class="p">,</span> <span class="n">PTJ3_DATA</span><span class="p">,</span> <span class="n">PTJ2_DATA</span><span class="p">,</span> <span class="n">PTJ1_DATA</span><span class="p">,</span> <span class="n">PTJ0_DATA</span><span class="p">,</span>
	<span class="n">PTK7_DATA</span><span class="p">,</span> <span class="n">PTK6_DATA</span><span class="p">,</span> <span class="n">PTK5_DATA</span><span class="p">,</span> <span class="n">PTK4_DATA</span><span class="p">,</span>
	<span class="n">PTK3_DATA</span><span class="p">,</span> <span class="n">PTK2_DATA</span><span class="p">,</span> <span class="n">PTK1_DATA</span><span class="p">,</span> <span class="n">PTK0_DATA</span><span class="p">,</span>
	<span class="n">PTL7_DATA</span><span class="p">,</span> <span class="n">PTL6_DATA</span><span class="p">,</span> <span class="n">PTL5_DATA</span><span class="p">,</span> <span class="n">PTL4_DATA</span><span class="p">,</span>
	<span class="n">PTL3_DATA</span><span class="p">,</span> <span class="n">PTL2_DATA</span><span class="p">,</span> <span class="n">PTL1_DATA</span><span class="p">,</span> <span class="n">PTL0_DATA</span><span class="p">,</span>
	<span class="n">PTM7_DATA</span><span class="p">,</span> <span class="n">PTM6_DATA</span><span class="p">,</span> <span class="n">PTM5_DATA</span><span class="p">,</span> <span class="n">PTM4_DATA</span><span class="p">,</span>
	<span class="n">PTM3_DATA</span><span class="p">,</span> <span class="n">PTM2_DATA</span><span class="p">,</span> <span class="n">PTM1_DATA</span><span class="p">,</span> <span class="n">PTM0_DATA</span><span class="p">,</span>
	<span class="n">PTN7_DATA</span><span class="p">,</span> <span class="n">PTN6_DATA</span><span class="p">,</span> <span class="n">PTN5_DATA</span><span class="p">,</span> <span class="n">PTN4_DATA</span><span class="p">,</span>
	<span class="n">PTN3_DATA</span><span class="p">,</span> <span class="n">PTN2_DATA</span><span class="p">,</span> <span class="n">PTN1_DATA</span><span class="p">,</span> <span class="n">PTN0_DATA</span><span class="p">,</span>
	<span class="n">PTQ3_DATA</span><span class="p">,</span> <span class="n">PTQ2_DATA</span><span class="p">,</span> <span class="n">PTQ1_DATA</span><span class="p">,</span> <span class="n">PTQ0_DATA</span><span class="p">,</span>
	<span class="n">PTR7_DATA</span><span class="p">,</span> <span class="n">PTR6_DATA</span><span class="p">,</span> <span class="n">PTR5_DATA</span><span class="p">,</span> <span class="n">PTR4_DATA</span><span class="p">,</span>
	<span class="n">PTR3_DATA</span><span class="p">,</span> <span class="n">PTR2_DATA</span><span class="p">,</span> <span class="n">PTR1_DATA</span><span class="p">,</span> <span class="n">PTR0_DATA</span><span class="p">,</span>
	<span class="n">PTS7_DATA</span><span class="p">,</span> <span class="n">PTS6_DATA</span><span class="p">,</span> <span class="n">PTS5_DATA</span><span class="p">,</span> <span class="n">PTS4_DATA</span><span class="p">,</span>
	<span class="n">PTS3_DATA</span><span class="p">,</span> <span class="n">PTS2_DATA</span><span class="p">,</span> <span class="n">PTS1_DATA</span><span class="p">,</span> <span class="n">PTS0_DATA</span><span class="p">,</span>
	<span class="n">PTT5_DATA</span><span class="p">,</span> <span class="n">PTT4_DATA</span><span class="p">,</span> <span class="n">PTT3_DATA</span><span class="p">,</span> <span class="n">PTT2_DATA</span><span class="p">,</span> <span class="n">PTT1_DATA</span><span class="p">,</span> <span class="n">PTT0_DATA</span><span class="p">,</span>
	<span class="n">PTU5_DATA</span><span class="p">,</span> <span class="n">PTU4_DATA</span><span class="p">,</span> <span class="n">PTU3_DATA</span><span class="p">,</span> <span class="n">PTU2_DATA</span><span class="p">,</span> <span class="n">PTU1_DATA</span><span class="p">,</span> <span class="n">PTU0_DATA</span><span class="p">,</span>
	<span class="n">PTV7_DATA</span><span class="p">,</span> <span class="n">PTV6_DATA</span><span class="p">,</span> <span class="n">PTV5_DATA</span><span class="p">,</span> <span class="n">PTV4_DATA</span><span class="p">,</span>
	<span class="n">PTV3_DATA</span><span class="p">,</span> <span class="n">PTV2_DATA</span><span class="p">,</span> <span class="n">PTV1_DATA</span><span class="p">,</span> <span class="n">PTV0_DATA</span><span class="p">,</span>
	<span class="n">PTW7_DATA</span><span class="p">,</span> <span class="n">PTW6_DATA</span><span class="p">,</span> <span class="n">PTW5_DATA</span><span class="p">,</span> <span class="n">PTW4_DATA</span><span class="p">,</span>
	<span class="n">PTW3_DATA</span><span class="p">,</span> <span class="n">PTW2_DATA</span><span class="p">,</span> <span class="n">PTW1_DATA</span><span class="p">,</span> <span class="n">PTW0_DATA</span><span class="p">,</span>
	<span class="n">PTX7_DATA</span><span class="p">,</span> <span class="n">PTX6_DATA</span><span class="p">,</span> <span class="n">PTX5_DATA</span><span class="p">,</span> <span class="n">PTX4_DATA</span><span class="p">,</span>
	<span class="n">PTX3_DATA</span><span class="p">,</span> <span class="n">PTX2_DATA</span><span class="p">,</span> <span class="n">PTX1_DATA</span><span class="p">,</span> <span class="n">PTX0_DATA</span><span class="p">,</span>
	<span class="n">PTY7_DATA</span><span class="p">,</span> <span class="n">PTY6_DATA</span><span class="p">,</span> <span class="n">PTY5_DATA</span><span class="p">,</span> <span class="n">PTY4_DATA</span><span class="p">,</span>
	<span class="n">PTY3_DATA</span><span class="p">,</span> <span class="n">PTY2_DATA</span><span class="p">,</span> <span class="n">PTY1_DATA</span><span class="p">,</span> <span class="n">PTY0_DATA</span><span class="p">,</span>
	<span class="n">PTZ7_DATA</span><span class="p">,</span> <span class="n">PTZ6_DATA</span><span class="p">,</span> <span class="n">PTZ5_DATA</span><span class="p">,</span> <span class="n">PTZ4_DATA</span><span class="p">,</span>
	<span class="n">PTZ3_DATA</span><span class="p">,</span> <span class="n">PTZ2_DATA</span><span class="p">,</span> <span class="n">PTZ1_DATA</span><span class="p">,</span> <span class="n">PTZ0_DATA</span><span class="p">,</span>
	<span class="n">PINMUX_DATA_END</span><span class="p">,</span>

	<span class="n">PINMUX_INPUT_BEGIN</span><span class="p">,</span>
	<span class="n">PTA7_IN</span><span class="p">,</span> <span class="n">PTA6_IN</span><span class="p">,</span> <span class="n">PTA5_IN</span><span class="p">,</span> <span class="n">PTA4_IN</span><span class="p">,</span>
	<span class="n">PTA3_IN</span><span class="p">,</span> <span class="n">PTA2_IN</span><span class="p">,</span> <span class="n">PTA1_IN</span><span class="p">,</span> <span class="n">PTA0_IN</span><span class="p">,</span>
	<span class="n">PTB7_IN</span><span class="p">,</span> <span class="n">PTB6_IN</span><span class="p">,</span> <span class="n">PTB5_IN</span><span class="p">,</span> <span class="n">PTB4_IN</span><span class="p">,</span>
	<span class="n">PTB3_IN</span><span class="p">,</span> <span class="n">PTB2_IN</span><span class="p">,</span> <span class="n">PTB1_IN</span><span class="p">,</span> <span class="n">PTB0_IN</span><span class="p">,</span>
	<span class="n">PTC7_IN</span><span class="p">,</span> <span class="n">PTC6_IN</span><span class="p">,</span> <span class="n">PTC5_IN</span><span class="p">,</span> <span class="n">PTC4_IN</span><span class="p">,</span>
	<span class="n">PTC3_IN</span><span class="p">,</span> <span class="n">PTC2_IN</span><span class="p">,</span> <span class="n">PTC1_IN</span><span class="p">,</span> <span class="n">PTC0_IN</span><span class="p">,</span>
	<span class="n">PTD7_IN</span><span class="p">,</span> <span class="n">PTD6_IN</span><span class="p">,</span> <span class="n">PTD5_IN</span><span class="p">,</span> <span class="n">PTD4_IN</span><span class="p">,</span>
	<span class="n">PTD3_IN</span><span class="p">,</span> <span class="n">PTD2_IN</span><span class="p">,</span> <span class="n">PTD1_IN</span><span class="p">,</span> <span class="n">PTD0_IN</span><span class="p">,</span>
	<span class="n">PTE5_IN</span><span class="p">,</span> <span class="n">PTE4_IN</span><span class="p">,</span> <span class="n">PTE3_IN</span><span class="p">,</span> <span class="n">PTE2_IN</span><span class="p">,</span> <span class="n">PTE1_IN</span><span class="p">,</span> <span class="n">PTE0_IN</span><span class="p">,</span>
	<span class="n">PTF7_IN</span><span class="p">,</span> <span class="n">PTF6_IN</span><span class="p">,</span> <span class="n">PTF5_IN</span><span class="p">,</span> <span class="n">PTF4_IN</span><span class="p">,</span>
	<span class="n">PTF3_IN</span><span class="p">,</span> <span class="n">PTF2_IN</span><span class="p">,</span> <span class="n">PTF1_IN</span><span class="p">,</span> <span class="n">PTF0_IN</span><span class="p">,</span>
	<span class="n">PTH7_IN</span><span class="p">,</span> <span class="n">PTH6_IN</span><span class="p">,</span> <span class="n">PTH5_IN</span><span class="p">,</span> <span class="n">PTH4_IN</span><span class="p">,</span>
	<span class="n">PTH3_IN</span><span class="p">,</span> <span class="n">PTH2_IN</span><span class="p">,</span> <span class="n">PTH1_IN</span><span class="p">,</span> <span class="n">PTH0_IN</span><span class="p">,</span>
	<span class="n">PTJ3_IN</span><span class="p">,</span> <span class="n">PTJ2_IN</span><span class="p">,</span> <span class="n">PTJ1_IN</span><span class="p">,</span> <span class="n">PTJ0_IN</span><span class="p">,</span>
	<span class="n">PTK7_IN</span><span class="p">,</span> <span class="n">PTK6_IN</span><span class="p">,</span> <span class="n">PTK5_IN</span><span class="p">,</span> <span class="n">PTK4_IN</span><span class="p">,</span>
	<span class="n">PTK3_IN</span><span class="p">,</span> <span class="n">PTK2_IN</span><span class="p">,</span> <span class="n">PTK1_IN</span><span class="p">,</span> <span class="n">PTK0_IN</span><span class="p">,</span>
	<span class="n">PTL7_IN</span><span class="p">,</span> <span class="n">PTL6_IN</span><span class="p">,</span> <span class="n">PTL5_IN</span><span class="p">,</span> <span class="n">PTL4_IN</span><span class="p">,</span>
	<span class="n">PTL3_IN</span><span class="p">,</span> <span class="n">PTL2_IN</span><span class="p">,</span> <span class="n">PTL1_IN</span><span class="p">,</span> <span class="n">PTL0_IN</span><span class="p">,</span>
	<span class="n">PTM7_IN</span><span class="p">,</span> <span class="n">PTM6_IN</span><span class="p">,</span> <span class="n">PTM5_IN</span><span class="p">,</span> <span class="n">PTM4_IN</span><span class="p">,</span>
	<span class="n">PTM3_IN</span><span class="p">,</span> <span class="n">PTM2_IN</span><span class="p">,</span> <span class="n">PTM1_IN</span><span class="p">,</span> <span class="n">PTM0_IN</span><span class="p">,</span>
	<span class="n">PTN7_IN</span><span class="p">,</span> <span class="n">PTN6_IN</span><span class="p">,</span> <span class="n">PTN5_IN</span><span class="p">,</span> <span class="n">PTN4_IN</span><span class="p">,</span>
	<span class="n">PTN3_IN</span><span class="p">,</span> <span class="n">PTN2_IN</span><span class="p">,</span> <span class="n">PTN1_IN</span><span class="p">,</span> <span class="n">PTN0_IN</span><span class="p">,</span>
	<span class="n">PTQ3_IN</span><span class="p">,</span> <span class="n">PTQ2_IN</span><span class="p">,</span> <span class="n">PTQ1_IN</span><span class="p">,</span> <span class="n">PTQ0_IN</span><span class="p">,</span>
	<span class="n">PTR7_IN</span><span class="p">,</span> <span class="n">PTR6_IN</span><span class="p">,</span> <span class="n">PTR5_IN</span><span class="p">,</span> <span class="n">PTR4_IN</span><span class="p">,</span>
	<span class="n">PTR3_IN</span><span class="p">,</span> <span class="n">PTR2_IN</span><span class="p">,</span> <span class="n">PTR1_IN</span><span class="p">,</span> <span class="n">PTR0_IN</span><span class="p">,</span>
	<span class="n">PTS7_IN</span><span class="p">,</span> <span class="n">PTS6_IN</span><span class="p">,</span> <span class="n">PTS5_IN</span><span class="p">,</span> <span class="n">PTS4_IN</span><span class="p">,</span>
	<span class="n">PTS3_IN</span><span class="p">,</span> <span class="n">PTS2_IN</span><span class="p">,</span> <span class="n">PTS1_IN</span><span class="p">,</span> <span class="n">PTS0_IN</span><span class="p">,</span>
	<span class="n">PTT5_IN</span><span class="p">,</span> <span class="n">PTT4_IN</span><span class="p">,</span> <span class="n">PTT3_IN</span><span class="p">,</span> <span class="n">PTT2_IN</span><span class="p">,</span> <span class="n">PTT1_IN</span><span class="p">,</span> <span class="n">PTT0_IN</span><span class="p">,</span>
	<span class="n">PTU5_IN</span><span class="p">,</span> <span class="n">PTU4_IN</span><span class="p">,</span> <span class="n">PTU3_IN</span><span class="p">,</span> <span class="n">PTU2_IN</span><span class="p">,</span> <span class="n">PTU1_IN</span><span class="p">,</span> <span class="n">PTU0_IN</span><span class="p">,</span>
	<span class="n">PTV7_IN</span><span class="p">,</span> <span class="n">PTV6_IN</span><span class="p">,</span> <span class="n">PTV5_IN</span><span class="p">,</span> <span class="n">PTV4_IN</span><span class="p">,</span>
	<span class="n">PTV3_IN</span><span class="p">,</span> <span class="n">PTV2_IN</span><span class="p">,</span> <span class="n">PTV1_IN</span><span class="p">,</span> <span class="n">PTV0_IN</span><span class="p">,</span>
	<span class="n">PTW7_IN</span><span class="p">,</span> <span class="n">PTW6_IN</span><span class="p">,</span> <span class="n">PTW5_IN</span><span class="p">,</span> <span class="n">PTW4_IN</span><span class="p">,</span>
	<span class="n">PTW3_IN</span><span class="p">,</span> <span class="n">PTW2_IN</span><span class="p">,</span> <span class="n">PTW1_IN</span><span class="p">,</span> <span class="n">PTW0_IN</span><span class="p">,</span>
	<span class="n">PTX7_IN</span><span class="p">,</span> <span class="n">PTX6_IN</span><span class="p">,</span> <span class="n">PTX5_IN</span><span class="p">,</span> <span class="n">PTX4_IN</span><span class="p">,</span>
	<span class="n">PTX3_IN</span><span class="p">,</span> <span class="n">PTX2_IN</span><span class="p">,</span> <span class="n">PTX1_IN</span><span class="p">,</span> <span class="n">PTX0_IN</span><span class="p">,</span>
	<span class="n">PTY7_IN</span><span class="p">,</span> <span class="n">PTY6_IN</span><span class="p">,</span> <span class="n">PTY5_IN</span><span class="p">,</span> <span class="n">PTY4_IN</span><span class="p">,</span>
	<span class="n">PTY3_IN</span><span class="p">,</span> <span class="n">PTY2_IN</span><span class="p">,</span> <span class="n">PTY1_IN</span><span class="p">,</span> <span class="n">PTY0_IN</span><span class="p">,</span>
	<span class="n">PTZ7_IN</span><span class="p">,</span> <span class="n">PTZ6_IN</span><span class="p">,</span> <span class="n">PTZ5_IN</span><span class="p">,</span> <span class="n">PTZ4_IN</span><span class="p">,</span>
	<span class="n">PTZ3_IN</span><span class="p">,</span> <span class="n">PTZ2_IN</span><span class="p">,</span> <span class="n">PTZ1_IN</span><span class="p">,</span> <span class="n">PTZ0_IN</span><span class="p">,</span>
	<span class="n">PINMUX_INPUT_END</span><span class="p">,</span>

	<span class="n">PINMUX_INPUT_PULLUP_BEGIN</span><span class="p">,</span>
	<span class="n">PTA4_IN_PU</span><span class="p">,</span> <span class="n">PTA3_IN_PU</span><span class="p">,</span> <span class="n">PTA2_IN_PU</span><span class="p">,</span> <span class="n">PTA1_IN_PU</span><span class="p">,</span> <span class="n">PTA0_IN_PU</span><span class="p">,</span>
	<span class="n">PTB2_IN_PU</span><span class="p">,</span> <span class="n">PTB1_IN_PU</span><span class="p">,</span>
	<span class="n">PTR2_IN_PU</span><span class="p">,</span>
	<span class="n">PINMUX_INPUT_PULLUP_END</span><span class="p">,</span>

	<span class="n">PINMUX_OUTPUT_BEGIN</span><span class="p">,</span>
	<span class="n">PTA7_OUT</span><span class="p">,</span> <span class="n">PTA6_OUT</span><span class="p">,</span> <span class="n">PTA5_OUT</span><span class="p">,</span> <span class="n">PTA4_OUT</span><span class="p">,</span>
	<span class="n">PTA3_OUT</span><span class="p">,</span> <span class="n">PTA2_OUT</span><span class="p">,</span> <span class="n">PTA1_OUT</span><span class="p">,</span> <span class="n">PTA0_OUT</span><span class="p">,</span>
	<span class="n">PTB7_OUT</span><span class="p">,</span> <span class="n">PTB6_OUT</span><span class="p">,</span> <span class="n">PTB5_OUT</span><span class="p">,</span> <span class="n">PTB4_OUT</span><span class="p">,</span>
	<span class="n">PTB3_OUT</span><span class="p">,</span> <span class="n">PTB2_OUT</span><span class="p">,</span> <span class="n">PTB1_OUT</span><span class="p">,</span> <span class="n">PTB0_OUT</span><span class="p">,</span>
	<span class="n">PTC7_OUT</span><span class="p">,</span> <span class="n">PTC6_OUT</span><span class="p">,</span> <span class="n">PTC5_OUT</span><span class="p">,</span> <span class="n">PTC4_OUT</span><span class="p">,</span>
	<span class="n">PTC3_OUT</span><span class="p">,</span> <span class="n">PTC2_OUT</span><span class="p">,</span> <span class="n">PTC1_OUT</span><span class="p">,</span> <span class="n">PTC0_OUT</span><span class="p">,</span>
	<span class="n">PTD7_OUT</span><span class="p">,</span> <span class="n">PTD6_OUT</span><span class="p">,</span> <span class="n">PTD5_OUT</span><span class="p">,</span> <span class="n">PTD4_OUT</span><span class="p">,</span>
	<span class="n">PTD3_OUT</span><span class="p">,</span> <span class="n">PTD2_OUT</span><span class="p">,</span> <span class="n">PTD1_OUT</span><span class="p">,</span> <span class="n">PTD0_OUT</span><span class="p">,</span>
	<span class="n">PTE5_OUT</span><span class="p">,</span> <span class="n">PTE4_OUT</span><span class="p">,</span> <span class="n">PTE3_OUT</span><span class="p">,</span> <span class="n">PTE2_OUT</span><span class="p">,</span> <span class="n">PTE1_OUT</span><span class="p">,</span> <span class="n">PTE0_OUT</span><span class="p">,</span>
	<span class="n">PTF7_OUT</span><span class="p">,</span> <span class="n">PTF6_OUT</span><span class="p">,</span> <span class="n">PTF5_OUT</span><span class="p">,</span> <span class="n">PTF4_OUT</span><span class="p">,</span>
	<span class="n">PTF3_OUT</span><span class="p">,</span> <span class="n">PTF2_OUT</span><span class="p">,</span> <span class="n">PTF1_OUT</span><span class="p">,</span> <span class="n">PTF0_OUT</span><span class="p">,</span>
	<span class="n">PTG5_OUT</span><span class="p">,</span> <span class="n">PTG4_OUT</span><span class="p">,</span> <span class="n">PTG3_OUT</span><span class="p">,</span> <span class="n">PTG2_OUT</span><span class="p">,</span> <span class="n">PTG1_OUT</span><span class="p">,</span> <span class="n">PTG0_OUT</span><span class="p">,</span>
	<span class="n">PTH7_OUT</span><span class="p">,</span> <span class="n">PTH6_OUT</span><span class="p">,</span> <span class="n">PTH5_OUT</span><span class="p">,</span> <span class="n">PTH4_OUT</span><span class="p">,</span>
	<span class="n">PTH3_OUT</span><span class="p">,</span> <span class="n">PTH2_OUT</span><span class="p">,</span> <span class="n">PTH1_OUT</span><span class="p">,</span> <span class="n">PTH0_OUT</span><span class="p">,</span>
	<span class="n">PTJ7_OUT</span><span class="p">,</span> <span class="n">PTJ5_OUT</span><span class="p">,</span> <span class="n">PTJ3_OUT</span><span class="p">,</span> <span class="n">PTJ2_OUT</span><span class="p">,</span> <span class="n">PTJ1_OUT</span><span class="p">,</span> <span class="n">PTJ0_OUT</span><span class="p">,</span>
	<span class="n">PTK7_OUT</span><span class="p">,</span> <span class="n">PTK6_OUT</span><span class="p">,</span> <span class="n">PTK5_OUT</span><span class="p">,</span> <span class="n">PTK4_OUT</span><span class="p">,</span>
	<span class="n">PTK3_OUT</span><span class="p">,</span> <span class="n">PTK2_OUT</span><span class="p">,</span> <span class="n">PTK1_OUT</span><span class="p">,</span> <span class="n">PTK0_OUT</span><span class="p">,</span>
	<span class="n">PTL7_OUT</span><span class="p">,</span> <span class="n">PTL6_OUT</span><span class="p">,</span> <span class="n">PTL5_OUT</span><span class="p">,</span> <span class="n">PTL4_OUT</span><span class="p">,</span>
	<span class="n">PTL3_OUT</span><span class="p">,</span> <span class="n">PTL2_OUT</span><span class="p">,</span> <span class="n">PTL1_OUT</span><span class="p">,</span> <span class="n">PTL0_OUT</span><span class="p">,</span>
	<span class="n">PTM7_OUT</span><span class="p">,</span> <span class="n">PTM6_OUT</span><span class="p">,</span> <span class="n">PTM5_OUT</span><span class="p">,</span> <span class="n">PTM4_OUT</span><span class="p">,</span>
	<span class="n">PTM3_OUT</span><span class="p">,</span> <span class="n">PTM2_OUT</span><span class="p">,</span> <span class="n">PTM1_OUT</span><span class="p">,</span> <span class="n">PTM0_OUT</span><span class="p">,</span>
	<span class="n">PTN7_OUT</span><span class="p">,</span> <span class="n">PTN6_OUT</span><span class="p">,</span> <span class="n">PTN5_OUT</span><span class="p">,</span> <span class="n">PTN4_OUT</span><span class="p">,</span>
	<span class="n">PTN3_OUT</span><span class="p">,</span> <span class="n">PTN2_OUT</span><span class="p">,</span> <span class="n">PTN1_OUT</span><span class="p">,</span> <span class="n">PTN0_OUT</span><span class="p">,</span>
	<span class="n">PTR7_OUT</span><span class="p">,</span> <span class="n">PTR6_OUT</span><span class="p">,</span> <span class="n">PTR5_OUT</span><span class="p">,</span> <span class="n">PTR4_OUT</span><span class="p">,</span>
	<span class="n">PTR1_OUT</span><span class="p">,</span> <span class="n">PTR0_OUT</span><span class="p">,</span>
	<span class="n">PTS7_OUT</span><span class="p">,</span> <span class="n">PTS6_OUT</span><span class="p">,</span> <span class="n">PTS5_OUT</span><span class="p">,</span> <span class="n">PTS4_OUT</span><span class="p">,</span>
	<span class="n">PTS3_OUT</span><span class="p">,</span> <span class="n">PTS2_OUT</span><span class="p">,</span> <span class="n">PTS1_OUT</span><span class="p">,</span> <span class="n">PTS0_OUT</span><span class="p">,</span>
	<span class="n">PTT5_OUT</span><span class="p">,</span> <span class="n">PTT4_OUT</span><span class="p">,</span> <span class="n">PTT3_OUT</span><span class="p">,</span> <span class="n">PTT2_OUT</span><span class="p">,</span> <span class="n">PTT1_OUT</span><span class="p">,</span> <span class="n">PTT0_OUT</span><span class="p">,</span>
	<span class="n">PTU5_OUT</span><span class="p">,</span> <span class="n">PTU4_OUT</span><span class="p">,</span> <span class="n">PTU3_OUT</span><span class="p">,</span> <span class="n">PTU2_OUT</span><span class="p">,</span> <span class="n">PTU1_OUT</span><span class="p">,</span> <span class="n">PTU0_OUT</span><span class="p">,</span>
	<span class="n">PTV7_OUT</span><span class="p">,</span> <span class="n">PTV6_OUT</span><span class="p">,</span> <span class="n">PTV5_OUT</span><span class="p">,</span> <span class="n">PTV4_OUT</span><span class="p">,</span>
	<span class="n">PTV3_OUT</span><span class="p">,</span> <span class="n">PTV2_OUT</span><span class="p">,</span> <span class="n">PTV1_OUT</span><span class="p">,</span> <span class="n">PTV0_OUT</span><span class="p">,</span>
	<span class="n">PTW7_OUT</span><span class="p">,</span> <span class="n">PTW6_OUT</span><span class="p">,</span> <span class="n">PTW5_OUT</span><span class="p">,</span> <span class="n">PTW4_OUT</span><span class="p">,</span>
	<span class="n">PTW3_OUT</span><span class="p">,</span> <span class="n">PTW2_OUT</span><span class="p">,</span> <span class="n">PTW1_OUT</span><span class="p">,</span> <span class="n">PTW0_OUT</span><span class="p">,</span>
	<span class="n">PTX7_OUT</span><span class="p">,</span> <span class="n">PTX6_OUT</span><span class="p">,</span> <span class="n">PTX5_OUT</span><span class="p">,</span> <span class="n">PTX4_OUT</span><span class="p">,</span>
	<span class="n">PTX3_OUT</span><span class="p">,</span> <span class="n">PTX2_OUT</span><span class="p">,</span> <span class="n">PTX1_OUT</span><span class="p">,</span> <span class="n">PTX0_OUT</span><span class="p">,</span>
	<span class="n">PTY7_OUT</span><span class="p">,</span> <span class="n">PTY6_OUT</span><span class="p">,</span> <span class="n">PTY5_OUT</span><span class="p">,</span> <span class="n">PTY4_OUT</span><span class="p">,</span>
	<span class="n">PTY3_OUT</span><span class="p">,</span> <span class="n">PTY2_OUT</span><span class="p">,</span> <span class="n">PTY1_OUT</span><span class="p">,</span> <span class="n">PTY0_OUT</span><span class="p">,</span>
	<span class="n">PTZ7_OUT</span><span class="p">,</span> <span class="n">PTZ6_OUT</span><span class="p">,</span> <span class="n">PTZ5_OUT</span><span class="p">,</span> <span class="n">PTZ4_OUT</span><span class="p">,</span>
	<span class="n">PTZ3_OUT</span><span class="p">,</span> <span class="n">PTZ2_OUT</span><span class="p">,</span> <span class="n">PTZ1_OUT</span><span class="p">,</span> <span class="n">PTZ0_OUT</span><span class="p">,</span>
	<span class="n">PINMUX_OUTPUT_END</span><span class="p">,</span>

	<span class="n">PINMUX_FUNCTION_BEGIN</span><span class="p">,</span>
	<span class="n">PTA7_FN</span><span class="p">,</span> <span class="n">PTA6_FN</span><span class="p">,</span> <span class="n">PTA5_FN</span><span class="p">,</span> <span class="n">PTA4_FN</span><span class="p">,</span>
	<span class="n">PTA3_FN</span><span class="p">,</span> <span class="n">PTA2_FN</span><span class="p">,</span> <span class="n">PTA1_FN</span><span class="p">,</span> <span class="n">PTA0_FN</span><span class="p">,</span>
	<span class="n">PTB7_FN</span><span class="p">,</span> <span class="n">PTB6_FN</span><span class="p">,</span> <span class="n">PTB5_FN</span><span class="p">,</span> <span class="n">PTB4_FN</span><span class="p">,</span>
	<span class="n">PTB3_FN</span><span class="p">,</span> <span class="n">PTB2_FN</span><span class="p">,</span> <span class="n">PTB1_FN</span><span class="p">,</span> <span class="n">PTB0_FN</span><span class="p">,</span>
	<span class="n">PTC7_FN</span><span class="p">,</span> <span class="n">PTC6_FN</span><span class="p">,</span> <span class="n">PTC5_FN</span><span class="p">,</span> <span class="n">PTC4_FN</span><span class="p">,</span>
	<span class="n">PTC3_FN</span><span class="p">,</span> <span class="n">PTC2_FN</span><span class="p">,</span> <span class="n">PTC1_FN</span><span class="p">,</span> <span class="n">PTC0_FN</span><span class="p">,</span>
	<span class="n">PTD7_FN</span><span class="p">,</span> <span class="n">PTD6_FN</span><span class="p">,</span> <span class="n">PTD5_FN</span><span class="p">,</span> <span class="n">PTD4_FN</span><span class="p">,</span>
	<span class="n">PTD3_FN</span><span class="p">,</span> <span class="n">PTD2_FN</span><span class="p">,</span> <span class="n">PTD1_FN</span><span class="p">,</span> <span class="n">PTD0_FN</span><span class="p">,</span>
	<span class="n">PTE5_FN</span><span class="p">,</span> <span class="n">PTE4_FN</span><span class="p">,</span> <span class="n">PTE3_FN</span><span class="p">,</span> <span class="n">PTE2_FN</span><span class="p">,</span> <span class="n">PTE1_FN</span><span class="p">,</span> <span class="n">PTE0_FN</span><span class="p">,</span>
	<span class="n">PTF7_FN</span><span class="p">,</span> <span class="n">PTF6_FN</span><span class="p">,</span> <span class="n">PTF5_FN</span><span class="p">,</span> <span class="n">PTF4_FN</span><span class="p">,</span>
	<span class="n">PTF3_FN</span><span class="p">,</span> <span class="n">PTF2_FN</span><span class="p">,</span> <span class="n">PTF1_FN</span><span class="p">,</span> <span class="n">PTF0_FN</span><span class="p">,</span>
	<span class="n">PTG5_FN</span><span class="p">,</span> <span class="n">PTG4_FN</span><span class="p">,</span> <span class="n">PTG3_FN</span><span class="p">,</span> <span class="n">PTG2_FN</span><span class="p">,</span> <span class="n">PTG1_FN</span><span class="p">,</span> <span class="n">PTG0_FN</span><span class="p">,</span>
	<span class="n">PTH7_FN</span><span class="p">,</span> <span class="n">PTH6_FN</span><span class="p">,</span> <span class="n">PTH5_FN</span><span class="p">,</span> <span class="n">PTH4_FN</span><span class="p">,</span>
	<span class="n">PTH3_FN</span><span class="p">,</span> <span class="n">PTH2_FN</span><span class="p">,</span> <span class="n">PTH1_FN</span><span class="p">,</span> <span class="n">PTH0_FN</span><span class="p">,</span>
	<span class="n">PTJ7_FN</span><span class="p">,</span> <span class="n">PTJ5_FN</span><span class="p">,</span> <span class="n">PTJ3_FN</span><span class="p">,</span> <span class="n">PTJ2_FN</span><span class="p">,</span> <span class="n">PTJ1_FN</span><span class="p">,</span> <span class="n">PTJ0_FN</span><span class="p">,</span>
	<span class="n">PTK7_FN</span><span class="p">,</span> <span class="n">PTK6_FN</span><span class="p">,</span> <span class="n">PTK5_FN</span><span class="p">,</span> <span class="n">PTK4_FN</span><span class="p">,</span>
	<span class="n">PTK3_FN</span><span class="p">,</span> <span class="n">PTK2_FN</span><span class="p">,</span> <span class="n">PTK1_FN</span><span class="p">,</span> <span class="n">PTK0_FN</span><span class="p">,</span>
	<span class="n">PTL7_FN</span><span class="p">,</span> <span class="n">PTL6_FN</span><span class="p">,</span> <span class="n">PTL5_FN</span><span class="p">,</span> <span class="n">PTL4_FN</span><span class="p">,</span>
	<span class="n">PTL3_FN</span><span class="p">,</span> <span class="n">PTL2_FN</span><span class="p">,</span> <span class="n">PTL1_FN</span><span class="p">,</span> <span class="n">PTL0_FN</span><span class="p">,</span>
	<span class="n">PTM7_FN</span><span class="p">,</span> <span class="n">PTM6_FN</span><span class="p">,</span> <span class="n">PTM5_FN</span><span class="p">,</span> <span class="n">PTM4_FN</span><span class="p">,</span>
	<span class="n">PTM3_FN</span><span class="p">,</span> <span class="n">PTM2_FN</span><span class="p">,</span> <span class="n">PTM1_FN</span><span class="p">,</span> <span class="n">PTM0_FN</span><span class="p">,</span>
	<span class="n">PTN7_FN</span><span class="p">,</span> <span class="n">PTN6_FN</span><span class="p">,</span> <span class="n">PTN5_FN</span><span class="p">,</span> <span class="n">PTN4_FN</span><span class="p">,</span>
	<span class="n">PTN3_FN</span><span class="p">,</span> <span class="n">PTN2_FN</span><span class="p">,</span> <span class="n">PTN1_FN</span><span class="p">,</span> <span class="n">PTN0_FN</span><span class="p">,</span>
	<span class="n">PTQ3_FN</span><span class="p">,</span> <span class="n">PTQ2_FN</span><span class="p">,</span> <span class="n">PTQ1_FN</span><span class="p">,</span> <span class="n">PTQ0_FN</span><span class="p">,</span>
	<span class="n">PTR7_FN</span><span class="p">,</span> <span class="n">PTR6_FN</span><span class="p">,</span> <span class="n">PTR5_FN</span><span class="p">,</span> <span class="n">PTR4_FN</span><span class="p">,</span>
	<span class="n">PTR3_FN</span><span class="p">,</span> <span class="n">PTR2_FN</span><span class="p">,</span> <span class="n">PTR1_FN</span><span class="p">,</span> <span class="n">PTR0_FN</span><span class="p">,</span>
	<span class="n">PTS7_FN</span><span class="p">,</span> <span class="n">PTS6_FN</span><span class="p">,</span> <span class="n">PTS5_FN</span><span class="p">,</span> <span class="n">PTS4_FN</span><span class="p">,</span>
	<span class="n">PTS3_FN</span><span class="p">,</span> <span class="n">PTS2_FN</span><span class="p">,</span> <span class="n">PTS1_FN</span><span class="p">,</span> <span class="n">PTS0_FN</span><span class="p">,</span>
	<span class="n">PTT5_FN</span><span class="p">,</span> <span class="n">PTT4_FN</span><span class="p">,</span> <span class="n">PTT3_FN</span><span class="p">,</span> <span class="n">PTT2_FN</span><span class="p">,</span> <span class="n">PTT1_FN</span><span class="p">,</span> <span class="n">PTT0_FN</span><span class="p">,</span>
	<span class="n">PTU5_FN</span><span class="p">,</span> <span class="n">PTU4_FN</span><span class="p">,</span> <span class="n">PTU3_FN</span><span class="p">,</span> <span class="n">PTU2_FN</span><span class="p">,</span> <span class="n">PTU1_FN</span><span class="p">,</span> <span class="n">PTU0_FN</span><span class="p">,</span>
	<span class="n">PTV7_FN</span><span class="p">,</span> <span class="n">PTV6_FN</span><span class="p">,</span> <span class="n">PTV5_FN</span><span class="p">,</span> <span class="n">PTV4_FN</span><span class="p">,</span>
	<span class="n">PTV3_FN</span><span class="p">,</span> <span class="n">PTV2_FN</span><span class="p">,</span> <span class="n">PTV1_FN</span><span class="p">,</span> <span class="n">PTV0_FN</span><span class="p">,</span>
	<span class="n">PTW7_FN</span><span class="p">,</span> <span class="n">PTW6_FN</span><span class="p">,</span> <span class="n">PTW5_FN</span><span class="p">,</span> <span class="n">PTW4_FN</span><span class="p">,</span>
	<span class="n">PTW3_FN</span><span class="p">,</span> <span class="n">PTW2_FN</span><span class="p">,</span> <span class="n">PTW1_FN</span><span class="p">,</span> <span class="n">PTW0_FN</span><span class="p">,</span>
	<span class="n">PTX7_FN</span><span class="p">,</span> <span class="n">PTX6_FN</span><span class="p">,</span> <span class="n">PTX5_FN</span><span class="p">,</span> <span class="n">PTX4_FN</span><span class="p">,</span>
	<span class="n">PTX3_FN</span><span class="p">,</span> <span class="n">PTX2_FN</span><span class="p">,</span> <span class="n">PTX1_FN</span><span class="p">,</span> <span class="n">PTX0_FN</span><span class="p">,</span>
	<span class="n">PTY7_FN</span><span class="p">,</span> <span class="n">PTY6_FN</span><span class="p">,</span> <span class="n">PTY5_FN</span><span class="p">,</span> <span class="n">PTY4_FN</span><span class="p">,</span>
	<span class="n">PTY3_FN</span><span class="p">,</span> <span class="n">PTY2_FN</span><span class="p">,</span> <span class="n">PTY1_FN</span><span class="p">,</span> <span class="n">PTY0_FN</span><span class="p">,</span>
	<span class="n">PTZ7_FN</span><span class="p">,</span> <span class="n">PTZ6_FN</span><span class="p">,</span> <span class="n">PTZ5_FN</span><span class="p">,</span> <span class="n">PTZ4_FN</span><span class="p">,</span>
	<span class="n">PTZ3_FN</span><span class="p">,</span> <span class="n">PTZ2_FN</span><span class="p">,</span> <span class="n">PTZ1_FN</span><span class="p">,</span> <span class="n">PTZ0_FN</span><span class="p">,</span>


	<span class="n">PSA15_PSA14_FN1</span><span class="p">,</span> <span class="n">PSA15_PSA14_FN2</span><span class="p">,</span>
	<span class="n">PSA13_PSA12_FN1</span><span class="p">,</span> <span class="n">PSA13_PSA12_FN2</span><span class="p">,</span>
	<span class="n">PSA11_PSA10_FN1</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN2</span><span class="p">,</span>
	<span class="n">PSA5_PSA4_FN1</span><span class="p">,</span> <span class="n">PSA5_PSA4_FN2</span><span class="p">,</span> <span class="n">PSA5_PSA4_FN3</span><span class="p">,</span>
	<span class="n">PSA3_PSA2_FN1</span><span class="p">,</span> <span class="n">PSA3_PSA2_FN2</span><span class="p">,</span>
	<span class="n">PSB15_PSB14_FN1</span><span class="p">,</span> <span class="n">PSB15_PSB14_FN2</span><span class="p">,</span>
	<span class="n">PSB13_PSB12_LCDC_RGB</span><span class="p">,</span> <span class="n">PSB13_PSB12_LCDC_SYS</span><span class="p">,</span>
	<span class="n">PSB9_PSB8_FN1</span><span class="p">,</span> <span class="n">PSB9_PSB8_FN2</span><span class="p">,</span> <span class="n">PSB9_PSB8_FN3</span><span class="p">,</span>
	<span class="n">PSB7_PSB6_FN1</span><span class="p">,</span> <span class="n">PSB7_PSB6_FN2</span><span class="p">,</span>
	<span class="n">PSB5_PSB4_FN1</span><span class="p">,</span> <span class="n">PSB5_PSB4_FN2</span><span class="p">,</span>
	<span class="n">PSB3_PSB2_FN1</span><span class="p">,</span> <span class="n">PSB3_PSB2_FN2</span><span class="p">,</span>
	<span class="n">PSC15_PSC14_FN1</span><span class="p">,</span> <span class="n">PSC15_PSC14_FN2</span><span class="p">,</span>
	<span class="n">PSC13_PSC12_FN1</span><span class="p">,</span> <span class="n">PSC13_PSC12_FN2</span><span class="p">,</span>
	<span class="n">PSC11_PSC10_FN1</span><span class="p">,</span> <span class="n">PSC11_PSC10_FN2</span><span class="p">,</span> <span class="n">PSC11_PSC10_FN3</span><span class="p">,</span>
	<span class="n">PSC9_PSC8_FN1</span><span class="p">,</span> <span class="n">PSC9_PSC8_FN2</span><span class="p">,</span>
	<span class="n">PSC7_PSC6_FN1</span><span class="p">,</span> <span class="n">PSC7_PSC6_FN2</span><span class="p">,</span> <span class="n">PSC7_PSC6_FN3</span><span class="p">,</span>
	<span class="n">PSD15_PSD14_FN1</span><span class="p">,</span> <span class="n">PSD15_PSD14_FN2</span><span class="p">,</span>
	<span class="n">PSD13_PSD12_FN1</span><span class="p">,</span> <span class="n">PSD13_PSD12_FN2</span><span class="p">,</span>
	<span class="n">PSD11_PSD10_FN1</span><span class="p">,</span> <span class="n">PSD11_PSD10_FN2</span><span class="p">,</span> <span class="n">PSD11_PSD10_FN3</span><span class="p">,</span>
	<span class="n">PSD9_PSD8_FN1</span><span class="p">,</span> <span class="n">PSD9_PSD8_FN2</span><span class="p">,</span>
	<span class="n">PSD7_PSD6_FN1</span><span class="p">,</span> <span class="n">PSD7_PSD6_FN2</span><span class="p">,</span>
	<span class="n">PSD5_PSD4_FN1</span><span class="p">,</span> <span class="n">PSD5_PSD4_FN2</span><span class="p">,</span>
	<span class="n">PSD3_PSD2_FN1</span><span class="p">,</span> <span class="n">PSD3_PSD2_FN2</span><span class="p">,</span>
	<span class="n">PSD1_PSD0_FN1</span><span class="p">,</span> <span class="n">PSD1_PSD0_FN2</span><span class="p">,</span>
	<span class="n">PINMUX_FUNCTION_END</span><span class="p">,</span>

	<span class="n">PINMUX_MARK_BEGIN</span><span class="p">,</span>
	<span class="n">SCIF0_PTT_TXD_MARK</span><span class="p">,</span> <span class="n">SCIF0_PTT_RXD_MARK</span><span class="p">,</span>
	<span class="n">SCIF0_PTT_SCK_MARK</span><span class="p">,</span> <span class="n">SCIF0_PTU_TXD_MARK</span><span class="p">,</span>
	<span class="n">SCIF0_PTU_RXD_MARK</span><span class="p">,</span> <span class="n">SCIF0_PTU_SCK_MARK</span><span class="p">,</span>

	<span class="n">SCIF1_PTS_TXD_MARK</span><span class="p">,</span> <span class="n">SCIF1_PTS_RXD_MARK</span><span class="p">,</span>
	<span class="n">SCIF1_PTS_SCK_MARK</span><span class="p">,</span> <span class="n">SCIF1_PTV_TXD_MARK</span><span class="p">,</span>
	<span class="n">SCIF1_PTV_RXD_MARK</span><span class="p">,</span> <span class="n">SCIF1_PTV_SCK_MARK</span><span class="p">,</span>

	<span class="n">SCIF2_PTT_TXD_MARK</span><span class="p">,</span> <span class="n">SCIF2_PTT_RXD_MARK</span><span class="p">,</span>
	<span class="n">SCIF2_PTT_SCK_MARK</span><span class="p">,</span> <span class="n">SCIF2_PTU_TXD_MARK</span><span class="p">,</span>
	<span class="n">SCIF2_PTU_RXD_MARK</span><span class="p">,</span> <span class="n">SCIF2_PTU_SCK_MARK</span><span class="p">,</span>

	<span class="n">SCIF3_PTS_TXD_MARK</span><span class="p">,</span> <span class="n">SCIF3_PTS_RXD_MARK</span><span class="p">,</span>
	<span class="n">SCIF3_PTS_SCK_MARK</span><span class="p">,</span> <span class="n">SCIF3_PTS_RTS_MARK</span><span class="p">,</span>
	<span class="n">SCIF3_PTS_CTS_MARK</span><span class="p">,</span> <span class="n">SCIF3_PTV_TXD_MARK</span><span class="p">,</span>
	<span class="n">SCIF3_PTV_RXD_MARK</span><span class="p">,</span> <span class="n">SCIF3_PTV_SCK_MARK</span><span class="p">,</span>
	<span class="n">SCIF3_PTV_RTS_MARK</span><span class="p">,</span> <span class="n">SCIF3_PTV_CTS_MARK</span><span class="p">,</span>

	<span class="n">SCIF4_PTE_TXD_MARK</span><span class="p">,</span> <span class="n">SCIF4_PTE_RXD_MARK</span><span class="p">,</span>
	<span class="n">SCIF4_PTE_SCK_MARK</span><span class="p">,</span> <span class="n">SCIF4_PTN_TXD_MARK</span><span class="p">,</span>
	<span class="n">SCIF4_PTN_RXD_MARK</span><span class="p">,</span> <span class="n">SCIF4_PTN_SCK_MARK</span><span class="p">,</span>

	<span class="n">SCIF5_PTE_TXD_MARK</span><span class="p">,</span> <span class="n">SCIF5_PTE_RXD_MARK</span><span class="p">,</span>
	<span class="n">SCIF5_PTE_SCK_MARK</span><span class="p">,</span> <span class="n">SCIF5_PTN_TXD_MARK</span><span class="p">,</span>
	<span class="n">SCIF5_PTN_RXD_MARK</span><span class="p">,</span> <span class="n">SCIF5_PTN_SCK_MARK</span><span class="p">,</span>

	<span class="n">VIO_D15_MARK</span><span class="p">,</span> <span class="n">VIO_D14_MARK</span><span class="p">,</span> <span class="n">VIO_D13_MARK</span><span class="p">,</span> <span class="n">VIO_D12_MARK</span><span class="p">,</span>
	<span class="n">VIO_D11_MARK</span><span class="p">,</span> <span class="n">VIO_D10_MARK</span><span class="p">,</span> <span class="n">VIO_D9_MARK</span><span class="p">,</span> <span class="n">VIO_D8_MARK</span><span class="p">,</span>
	<span class="n">VIO_D7_MARK</span><span class="p">,</span> <span class="n">VIO_D6_MARK</span><span class="p">,</span> <span class="n">VIO_D5_MARK</span><span class="p">,</span> <span class="n">VIO_D4_MARK</span><span class="p">,</span>
	<span class="n">VIO_D3_MARK</span><span class="p">,</span> <span class="n">VIO_D2_MARK</span><span class="p">,</span> <span class="n">VIO_D1_MARK</span><span class="p">,</span> <span class="n">VIO_D0_MARK</span><span class="p">,</span>
	<span class="n">VIO_FLD_MARK</span><span class="p">,</span> <span class="n">VIO_CKO_MARK</span><span class="p">,</span>
	<span class="n">VIO_VD1_MARK</span><span class="p">,</span> <span class="n">VIO_HD1_MARK</span><span class="p">,</span> <span class="n">VIO_CLK1_MARK</span><span class="p">,</span>
	<span class="n">VIO_HD2_MARK</span><span class="p">,</span> <span class="n">VIO_VD2_MARK</span><span class="p">,</span> <span class="n">VIO_CLK2_MARK</span><span class="p">,</span>

	<span class="n">LCDD23_MARK</span><span class="p">,</span> <span class="n">LCDD22_MARK</span><span class="p">,</span> <span class="n">LCDD21_MARK</span><span class="p">,</span> <span class="n">LCDD20_MARK</span><span class="p">,</span>
	<span class="n">LCDD19_MARK</span><span class="p">,</span> <span class="n">LCDD18_MARK</span><span class="p">,</span> <span class="n">LCDD17_MARK</span><span class="p">,</span> <span class="n">LCDD16_MARK</span><span class="p">,</span>
	<span class="n">LCDD15_MARK</span><span class="p">,</span> <span class="n">LCDD14_MARK</span><span class="p">,</span> <span class="n">LCDD13_MARK</span><span class="p">,</span> <span class="n">LCDD12_MARK</span><span class="p">,</span>
	<span class="n">LCDD11_MARK</span><span class="p">,</span> <span class="n">LCDD10_MARK</span><span class="p">,</span> <span class="n">LCDD9_MARK</span><span class="p">,</span> <span class="n">LCDD8_MARK</span><span class="p">,</span>
	<span class="n">LCDD7_MARK</span><span class="p">,</span> <span class="n">LCDD6_MARK</span><span class="p">,</span> <span class="n">LCDD5_MARK</span><span class="p">,</span> <span class="n">LCDD4_MARK</span><span class="p">,</span>
	<span class="n">LCDD3_MARK</span><span class="p">,</span> <span class="n">LCDD2_MARK</span><span class="p">,</span> <span class="n">LCDD1_MARK</span><span class="p">,</span> <span class="n">LCDD0_MARK</span><span class="p">,</span>
	<span class="n">LCDDON_MARK</span><span class="p">,</span> <span class="n">LCDVCPWC_MARK</span><span class="p">,</span> <span class="n">LCDVEPWC_MARK</span><span class="p">,</span>
	<span class="n">LCDVSYN_MARK</span><span class="p">,</span> <span class="n">LCDDCK_MARK</span><span class="p">,</span> <span class="n">LCDHSYN_MARK</span><span class="p">,</span> <span class="n">LCDDISP_MARK</span><span class="p">,</span>
	<span class="n">LCDRS_MARK</span><span class="p">,</span> <span class="n">LCDCS_MARK</span><span class="p">,</span> <span class="n">LCDWR_MARK</span><span class="p">,</span> <span class="n">LCDRD_MARK</span><span class="p">,</span>
	<span class="n">LCDLCLK_PTR_MARK</span><span class="p">,</span> <span class="n">LCDLCLK_PTW_MARK</span><span class="p">,</span>

	<span class="n">IRQ0_MARK</span><span class="p">,</span> <span class="n">IRQ1_MARK</span><span class="p">,</span> <span class="n">IRQ2_MARK</span><span class="p">,</span> <span class="n">IRQ3_MARK</span><span class="p">,</span>
	<span class="n">IRQ4_MARK</span><span class="p">,</span> <span class="n">IRQ5_MARK</span><span class="p">,</span> <span class="n">IRQ6_MARK</span><span class="p">,</span> <span class="n">IRQ7_MARK</span><span class="p">,</span>

	<span class="n">AUDATA3_MARK</span><span class="p">,</span> <span class="n">AUDATA2_MARK</span><span class="p">,</span> <span class="n">AUDATA1_MARK</span><span class="p">,</span> <span class="n">AUDATA0_MARK</span><span class="p">,</span>
	<span class="n">AUDCK_MARK</span><span class="p">,</span> <span class="n">AUDSYNC_MARK</span><span class="p">,</span>

	<span class="n">SDHI0CD_PTD_MARK</span><span class="p">,</span> <span class="n">SDHI0WP_PTD_MARK</span><span class="p">,</span>
	<span class="n">SDHI0D3_PTD_MARK</span><span class="p">,</span> <span class="n">SDHI0D2_PTD_MARK</span><span class="p">,</span>
	<span class="n">SDHI0D1_PTD_MARK</span><span class="p">,</span> <span class="n">SDHI0D0_PTD_MARK</span><span class="p">,</span>
	<span class="n">SDHI0CMD_PTD_MARK</span><span class="p">,</span> <span class="n">SDHI0CLK_PTD_MARK</span><span class="p">,</span>

	<span class="n">SDHI0CD_PTS_MARK</span><span class="p">,</span> <span class="n">SDHI0WP_PTS_MARK</span><span class="p">,</span>
	<span class="n">SDHI0D3_PTS_MARK</span><span class="p">,</span> <span class="n">SDHI0D2_PTS_MARK</span><span class="p">,</span>
	<span class="n">SDHI0D1_PTS_MARK</span><span class="p">,</span> <span class="n">SDHI0D0_PTS_MARK</span><span class="p">,</span>
	<span class="n">SDHI0CMD_PTS_MARK</span><span class="p">,</span> <span class="n">SDHI0CLK_PTS_MARK</span><span class="p">,</span>

	<span class="n">SDHI1CD_MARK</span><span class="p">,</span> <span class="n">SDHI1WP_MARK</span><span class="p">,</span> <span class="n">SDHI1D3_MARK</span><span class="p">,</span> <span class="n">SDHI1D2_MARK</span><span class="p">,</span>
	<span class="n">SDHI1D1_MARK</span><span class="p">,</span> <span class="n">SDHI1D0_MARK</span><span class="p">,</span> <span class="n">SDHI1CMD_MARK</span><span class="p">,</span> <span class="n">SDHI1CLK_MARK</span><span class="p">,</span>

	<span class="n">SIUAFCK_MARK</span><span class="p">,</span> <span class="n">SIUAILR_MARK</span><span class="p">,</span> <span class="n">SIUAIBT_MARK</span><span class="p">,</span> <span class="n">SIUAISLD_MARK</span><span class="p">,</span>
	<span class="n">SIUAOLR_MARK</span><span class="p">,</span> <span class="n">SIUAOBT_MARK</span><span class="p">,</span> <span class="n">SIUAOSLD_MARK</span><span class="p">,</span> <span class="n">SIUAMCK_MARK</span><span class="p">,</span>
	<span class="n">SIUAISPD_MARK</span><span class="p">,</span> <span class="n">SIUAOSPD_MARK</span><span class="p">,</span>

	<span class="n">SIUBFCK_MARK</span><span class="p">,</span> <span class="n">SIUBILR_MARK</span><span class="p">,</span> <span class="n">SIUBIBT_MARK</span><span class="p">,</span> <span class="n">SIUBISLD_MARK</span><span class="p">,</span>
	<span class="n">SIUBOLR_MARK</span><span class="p">,</span> <span class="n">SIUBOBT_MARK</span><span class="p">,</span> <span class="n">SIUBOSLD_MARK</span><span class="p">,</span> <span class="n">SIUBMCK_MARK</span><span class="p">,</span>

	<span class="n">IRDA_IN_MARK</span><span class="p">,</span> <span class="n">IRDA_OUT_MARK</span><span class="p">,</span>

	<span class="n">DV_CLKI_MARK</span><span class="p">,</span> <span class="n">DV_CLK_MARK</span><span class="p">,</span> <span class="n">DV_HSYNC_MARK</span><span class="p">,</span> <span class="n">DV_VSYNC_MARK</span><span class="p">,</span>
	<span class="n">DV_D15_MARK</span><span class="p">,</span> <span class="n">DV_D14_MARK</span><span class="p">,</span> <span class="n">DV_D13_MARK</span><span class="p">,</span> <span class="n">DV_D12_MARK</span><span class="p">,</span>
	<span class="n">DV_D11_MARK</span><span class="p">,</span> <span class="n">DV_D10_MARK</span><span class="p">,</span> <span class="n">DV_D9_MARK</span><span class="p">,</span> <span class="n">DV_D8_MARK</span><span class="p">,</span>
	<span class="n">DV_D7_MARK</span><span class="p">,</span> <span class="n">DV_D6_MARK</span><span class="p">,</span> <span class="n">DV_D5_MARK</span><span class="p">,</span> <span class="n">DV_D4_MARK</span><span class="p">,</span>
	<span class="n">DV_D3_MARK</span><span class="p">,</span> <span class="n">DV_D2_MARK</span><span class="p">,</span> <span class="n">DV_D1_MARK</span><span class="p">,</span> <span class="n">DV_D0_MARK</span><span class="p">,</span>

	<span class="n">KEYIN0_MARK</span><span class="p">,</span> <span class="n">KEYIN1_MARK</span><span class="p">,</span> <span class="n">KEYIN2_MARK</span><span class="p">,</span> <span class="n">KEYIN3_MARK</span><span class="p">,</span> <span class="n">KEYIN4_MARK</span><span class="p">,</span>
	<span class="n">KEYOUT0_MARK</span><span class="p">,</span> <span class="n">KEYOUT1_MARK</span><span class="p">,</span> <span class="n">KEYOUT2_MARK</span><span class="p">,</span> <span class="n">KEYOUT3_MARK</span><span class="p">,</span>
	<span class="n">KEYOUT4_IN6_MARK</span><span class="p">,</span> <span class="n">KEYOUT5_IN5_MARK</span><span class="p">,</span>

	<span class="n">MSIOF0_PTF_TXD_MARK</span><span class="p">,</span> <span class="n">MSIOF0_PTF_RXD_MARK</span><span class="p">,</span> <span class="n">MSIOF0_PTF_MCK_MARK</span><span class="p">,</span>
	<span class="n">MSIOF0_PTF_TSYNC_MARK</span><span class="p">,</span> <span class="n">MSIOF0_PTF_TSCK_MARK</span><span class="p">,</span> <span class="n">MSIOF0_PTF_RSYNC_MARK</span><span class="p">,</span>
	<span class="n">MSIOF0_PTF_RSCK_MARK</span><span class="p">,</span> <span class="n">MSIOF0_PTF_SS1_MARK</span><span class="p">,</span> <span class="n">MSIOF0_PTF_SS2_MARK</span><span class="p">,</span>

	<span class="n">MSIOF0_PTT_TXD_MARK</span><span class="p">,</span> <span class="n">MSIOF0_PTT_RXD_MARK</span><span class="p">,</span> <span class="n">MSIOF0_PTX_MCK_MARK</span><span class="p">,</span>
	<span class="n">MSIOF0_PTT_TSYNC_MARK</span><span class="p">,</span> <span class="n">MSIOF0_PTT_TSCK_MARK</span><span class="p">,</span> <span class="n">MSIOF0_PTT_RSYNC_MARK</span><span class="p">,</span>
	<span class="n">MSIOF0_PTT_RSCK_MARK</span><span class="p">,</span> <span class="n">MSIOF0_PTT_SS1_MARK</span><span class="p">,</span> <span class="n">MSIOF0_PTT_SS2_MARK</span><span class="p">,</span>

	<span class="n">MSIOF1_TXD_MARK</span><span class="p">,</span> <span class="n">MSIOF1_RXD_MARK</span><span class="p">,</span> <span class="n">MSIOF1_MCK_MARK</span><span class="p">,</span>
	<span class="n">MSIOF1_TSYNC_MARK</span><span class="p">,</span> <span class="n">MSIOF1_TSCK_MARK</span><span class="p">,</span> <span class="n">MSIOF1_RSYNC_MARK</span><span class="p">,</span>
	<span class="n">MSIOF1_RSCK_MARK</span><span class="p">,</span> <span class="n">MSIOF1_SS1_MARK</span><span class="p">,</span> <span class="n">MSIOF1_SS2_MARK</span><span class="p">,</span>

	<span class="n">TS0_SDAT_MARK</span><span class="p">,</span> <span class="n">TS0_SCK_MARK</span><span class="p">,</span> <span class="n">TS0_SDEN_MARK</span><span class="p">,</span> <span class="n">TS0_SPSYNC_MARK</span><span class="p">,</span>

	<span class="n">FCE_MARK</span><span class="p">,</span> <span class="n">NAF7_MARK</span><span class="p">,</span> <span class="n">NAF6_MARK</span><span class="p">,</span> <span class="n">NAF5_MARK</span><span class="p">,</span> <span class="n">NAF4_MARK</span><span class="p">,</span>
	<span class="n">NAF3_MARK</span><span class="p">,</span> <span class="n">NAF2_MARK</span><span class="p">,</span> <span class="n">NAF1_MARK</span><span class="p">,</span> <span class="n">NAF0_MARK</span><span class="p">,</span> <span class="n">FCDE_MARK</span><span class="p">,</span>
	<span class="n">FOE_MARK</span><span class="p">,</span> <span class="n">FSC_MARK</span><span class="p">,</span> <span class="n">FWE_MARK</span><span class="p">,</span> <span class="n">FRB_MARK</span><span class="p">,</span>

	<span class="n">DACK1_MARK</span><span class="p">,</span> <span class="n">DREQ1_MARK</span><span class="p">,</span> <span class="n">DACK0_MARK</span><span class="p">,</span> <span class="n">DREQ0_MARK</span><span class="p">,</span>

	<span class="n">AN3_MARK</span><span class="p">,</span> <span class="n">AN2_MARK</span><span class="p">,</span> <span class="n">AN1_MARK</span><span class="p">,</span> <span class="n">AN0_MARK</span><span class="p">,</span> <span class="n">ADTRG_MARK</span><span class="p">,</span>

	<span class="n">STATUS0_MARK</span><span class="p">,</span> <span class="n">PDSTATUS_MARK</span><span class="p">,</span>

	<span class="n">TPUTO3_MARK</span><span class="p">,</span> <span class="n">TPUTO2_MARK</span><span class="p">,</span> <span class="n">TPUTO1_MARK</span><span class="p">,</span> <span class="n">TPUTO0_MARK</span><span class="p">,</span>

	<span class="n">D31_MARK</span><span class="p">,</span> <span class="n">D30_MARK</span><span class="p">,</span> <span class="n">D29_MARK</span><span class="p">,</span> <span class="n">D28_MARK</span><span class="p">,</span>
	<span class="n">D27_MARK</span><span class="p">,</span> <span class="n">D26_MARK</span><span class="p">,</span> <span class="n">D25_MARK</span><span class="p">,</span> <span class="n">D24_MARK</span><span class="p">,</span>
	<span class="n">D23_MARK</span><span class="p">,</span> <span class="n">D22_MARK</span><span class="p">,</span> <span class="n">D21_MARK</span><span class="p">,</span> <span class="n">D20_MARK</span><span class="p">,</span>
	<span class="n">D19_MARK</span><span class="p">,</span> <span class="n">D18_MARK</span><span class="p">,</span> <span class="n">D17_MARK</span><span class="p">,</span> <span class="n">D16_MARK</span><span class="p">,</span>
	<span class="n">IOIS16_MARK</span><span class="p">,</span> <span class="n">WAIT_MARK</span><span class="p">,</span> <span class="n">BS_MARK</span><span class="p">,</span>
	<span class="n">A25_MARK</span><span class="p">,</span> <span class="n">A24_MARK</span><span class="p">,</span> <span class="n">A23_MARK</span><span class="p">,</span> <span class="n">A22_MARK</span><span class="p">,</span>
	<span class="n">CS6B_CE1B_MARK</span><span class="p">,</span> <span class="n">CS6A_CE2B_MARK</span><span class="p">,</span>
	<span class="n">CS5B_CE1A_MARK</span><span class="p">,</span> <span class="n">CS5A_CE2A_MARK</span><span class="p">,</span>
	<span class="n">WE3_ICIOWR_MARK</span><span class="p">,</span> <span class="n">WE2_ICIORD_MARK</span><span class="p">,</span>

	<span class="n">IDED15_MARK</span><span class="p">,</span> <span class="n">IDED14_MARK</span><span class="p">,</span> <span class="n">IDED13_MARK</span><span class="p">,</span> <span class="n">IDED12_MARK</span><span class="p">,</span>
	<span class="n">IDED11_MARK</span><span class="p">,</span> <span class="n">IDED10_MARK</span><span class="p">,</span> <span class="n">IDED9_MARK</span><span class="p">,</span> <span class="n">IDED8_MARK</span><span class="p">,</span>
	<span class="n">IDED7_MARK</span><span class="p">,</span> <span class="n">IDED6_MARK</span><span class="p">,</span> <span class="n">IDED5_MARK</span><span class="p">,</span> <span class="n">IDED4_MARK</span><span class="p">,</span>
	<span class="n">IDED3_MARK</span><span class="p">,</span> <span class="n">IDED2_MARK</span><span class="p">,</span> <span class="n">IDED1_MARK</span><span class="p">,</span> <span class="n">IDED0_MARK</span><span class="p">,</span>
	<span class="n">DIRECTION_MARK</span><span class="p">,</span> <span class="n">EXBUF_ENB_MARK</span><span class="p">,</span> <span class="n">IDERST_MARK</span><span class="p">,</span> <span class="n">IODACK_MARK</span><span class="p">,</span>
	<span class="n">IODREQ_MARK</span><span class="p">,</span> <span class="n">IDEIORDY_MARK</span><span class="p">,</span> <span class="n">IDEINT_MARK</span><span class="p">,</span> <span class="n">IDEIOWR_MARK</span><span class="p">,</span>
	<span class="n">IDEIORD_MARK</span><span class="p">,</span> <span class="n">IDECS1_MARK</span><span class="p">,</span> <span class="n">IDECS0_MARK</span><span class="p">,</span> <span class="n">IDEA2_MARK</span><span class="p">,</span>
	<span class="n">IDEA1_MARK</span><span class="p">,</span> <span class="n">IDEA0_MARK</span><span class="p">,</span>
	<span class="n">PINMUX_MARK_END</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">pinmux_enum_t</span> <span class="n">pinmux_data</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* PTA GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTA7_DATA</span><span class="p">,</span> <span class="n">PTA7_IN</span><span class="p">,</span> <span class="n">PTA7_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTA6_DATA</span><span class="p">,</span> <span class="n">PTA6_IN</span><span class="p">,</span> <span class="n">PTA6_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTA5_DATA</span><span class="p">,</span> <span class="n">PTA5_IN</span><span class="p">,</span> <span class="n">PTA5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTA4_DATA</span><span class="p">,</span> <span class="n">PTA4_IN</span><span class="p">,</span> <span class="n">PTA4_OUT</span><span class="p">,</span> <span class="n">PTA4_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTA3_DATA</span><span class="p">,</span> <span class="n">PTA3_IN</span><span class="p">,</span> <span class="n">PTA3_OUT</span><span class="p">,</span> <span class="n">PTA3_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTA2_DATA</span><span class="p">,</span> <span class="n">PTA2_IN</span><span class="p">,</span> <span class="n">PTA2_OUT</span><span class="p">,</span> <span class="n">PTA2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTA1_DATA</span><span class="p">,</span> <span class="n">PTA1_IN</span><span class="p">,</span> <span class="n">PTA1_OUT</span><span class="p">,</span> <span class="n">PTA1_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTA0_DATA</span><span class="p">,</span> <span class="n">PTA0_IN</span><span class="p">,</span> <span class="n">PTA0_OUT</span><span class="p">,</span> <span class="n">PTA0_IN_PU</span><span class="p">),</span>

	<span class="cm">/* PTB GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTB7_DATA</span><span class="p">,</span> <span class="n">PTB7_IN</span><span class="p">,</span> <span class="n">PTB7_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTB6_DATA</span><span class="p">,</span> <span class="n">PTB6_IN</span><span class="p">,</span> <span class="n">PTB6_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTB5_DATA</span><span class="p">,</span> <span class="n">PTB5_IN</span><span class="p">,</span> <span class="n">PTB5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTB4_DATA</span><span class="p">,</span> <span class="n">PTB4_IN</span><span class="p">,</span> <span class="n">PTB4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTB3_DATA</span><span class="p">,</span> <span class="n">PTB3_IN</span><span class="p">,</span> <span class="n">PTB3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTB2_DATA</span><span class="p">,</span> <span class="n">PTB2_IN</span><span class="p">,</span> <span class="n">PTB2_OUT</span><span class="p">,</span> <span class="n">PTB2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTB1_DATA</span><span class="p">,</span> <span class="n">PTB1_IN</span><span class="p">,</span> <span class="n">PTB1_OUT</span><span class="p">,</span> <span class="n">PTB1_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTB0_DATA</span><span class="p">,</span> <span class="n">PTB0_IN</span><span class="p">,</span> <span class="n">PTB0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTC GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTC7_DATA</span><span class="p">,</span> <span class="n">PTC7_IN</span><span class="p">,</span> <span class="n">PTC7_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTC6_DATA</span><span class="p">,</span> <span class="n">PTC6_IN</span><span class="p">,</span> <span class="n">PTC6_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTC5_DATA</span><span class="p">,</span> <span class="n">PTC5_IN</span><span class="p">,</span> <span class="n">PTC5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTC4_DATA</span><span class="p">,</span> <span class="n">PTC4_IN</span><span class="p">,</span> <span class="n">PTC4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTC3_DATA</span><span class="p">,</span> <span class="n">PTC3_IN</span><span class="p">,</span> <span class="n">PTC3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTC2_DATA</span><span class="p">,</span> <span class="n">PTC2_IN</span><span class="p">,</span> <span class="n">PTC2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTC1_DATA</span><span class="p">,</span> <span class="n">PTC1_IN</span><span class="p">,</span> <span class="n">PTC1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTC0_DATA</span><span class="p">,</span> <span class="n">PTC0_IN</span><span class="p">,</span> <span class="n">PTC0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTD GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTD7_DATA</span><span class="p">,</span> <span class="n">PTD7_IN</span><span class="p">,</span> <span class="n">PTD7_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTD6_DATA</span><span class="p">,</span> <span class="n">PTD6_IN</span><span class="p">,</span> <span class="n">PTD6_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTD5_DATA</span><span class="p">,</span> <span class="n">PTD5_IN</span><span class="p">,</span> <span class="n">PTD5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTD4_DATA</span><span class="p">,</span> <span class="n">PTD4_IN</span><span class="p">,</span> <span class="n">PTD4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTD3_DATA</span><span class="p">,</span> <span class="n">PTD3_IN</span><span class="p">,</span> <span class="n">PTD3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTD2_DATA</span><span class="p">,</span> <span class="n">PTD2_IN</span><span class="p">,</span> <span class="n">PTD2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTD1_DATA</span><span class="p">,</span> <span class="n">PTD1_IN</span><span class="p">,</span> <span class="n">PTD1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTD0_DATA</span><span class="p">,</span> <span class="n">PTD0_IN</span><span class="p">,</span> <span class="n">PTD0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTE GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTE5_DATA</span><span class="p">,</span> <span class="n">PTE5_IN</span><span class="p">,</span> <span class="n">PTE5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTE4_DATA</span><span class="p">,</span> <span class="n">PTE4_IN</span><span class="p">,</span> <span class="n">PTE4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTE3_DATA</span><span class="p">,</span> <span class="n">PTE3_IN</span><span class="p">,</span> <span class="n">PTE3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTE2_DATA</span><span class="p">,</span> <span class="n">PTE2_IN</span><span class="p">,</span> <span class="n">PTE2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTE1_DATA</span><span class="p">,</span> <span class="n">PTE1_IN</span><span class="p">,</span> <span class="n">PTE1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTE0_DATA</span><span class="p">,</span> <span class="n">PTE0_IN</span><span class="p">,</span> <span class="n">PTE0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTF GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTF7_DATA</span><span class="p">,</span> <span class="n">PTF7_IN</span><span class="p">,</span> <span class="n">PTF7_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTF6_DATA</span><span class="p">,</span> <span class="n">PTF6_IN</span><span class="p">,</span> <span class="n">PTF6_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTF5_DATA</span><span class="p">,</span> <span class="n">PTF5_IN</span><span class="p">,</span> <span class="n">PTF5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTF4_DATA</span><span class="p">,</span> <span class="n">PTF4_IN</span><span class="p">,</span> <span class="n">PTF4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTF3_DATA</span><span class="p">,</span> <span class="n">PTF3_IN</span><span class="p">,</span> <span class="n">PTF3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTF2_DATA</span><span class="p">,</span> <span class="n">PTF2_IN</span><span class="p">,</span> <span class="n">PTF2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTF1_DATA</span><span class="p">,</span> <span class="n">PTF1_IN</span><span class="p">,</span> <span class="n">PTF1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTF0_DATA</span><span class="p">,</span> <span class="n">PTF0_IN</span><span class="p">,</span> <span class="n">PTF0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTG GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTG5_DATA</span><span class="p">,</span> <span class="n">PTG5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTG4_DATA</span><span class="p">,</span> <span class="n">PTG4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTG3_DATA</span><span class="p">,</span> <span class="n">PTG3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTG2_DATA</span><span class="p">,</span> <span class="n">PTG2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTG1_DATA</span><span class="p">,</span> <span class="n">PTG1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTG0_DATA</span><span class="p">,</span> <span class="n">PTG0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTH GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTH7_DATA</span><span class="p">,</span> <span class="n">PTH7_IN</span><span class="p">,</span> <span class="n">PTH7_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTH6_DATA</span><span class="p">,</span> <span class="n">PTH6_IN</span><span class="p">,</span> <span class="n">PTH6_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTH5_DATA</span><span class="p">,</span> <span class="n">PTH5_IN</span><span class="p">,</span> <span class="n">PTH5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTH4_DATA</span><span class="p">,</span> <span class="n">PTH4_IN</span><span class="p">,</span> <span class="n">PTH4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTH3_DATA</span><span class="p">,</span> <span class="n">PTH3_IN</span><span class="p">,</span> <span class="n">PTH3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTH2_DATA</span><span class="p">,</span> <span class="n">PTH2_IN</span><span class="p">,</span> <span class="n">PTH2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTH1_DATA</span><span class="p">,</span> <span class="n">PTH1_IN</span><span class="p">,</span> <span class="n">PTH1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTH0_DATA</span><span class="p">,</span> <span class="n">PTH0_IN</span><span class="p">,</span> <span class="n">PTH0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTJ GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTJ7_DATA</span><span class="p">,</span> <span class="n">PTJ7_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTJ5_DATA</span><span class="p">,</span> <span class="n">PTJ5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTJ3_DATA</span><span class="p">,</span> <span class="n">PTJ3_IN</span><span class="p">,</span> <span class="n">PTJ3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTJ2_DATA</span><span class="p">,</span> <span class="n">PTJ2_IN</span><span class="p">,</span> <span class="n">PTJ2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTJ1_DATA</span><span class="p">,</span> <span class="n">PTJ1_IN</span><span class="p">,</span> <span class="n">PTJ1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTJ0_DATA</span><span class="p">,</span> <span class="n">PTJ0_IN</span><span class="p">,</span> <span class="n">PTJ0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTK GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTK7_DATA</span><span class="p">,</span> <span class="n">PTK7_IN</span><span class="p">,</span> <span class="n">PTK7_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTK6_DATA</span><span class="p">,</span> <span class="n">PTK6_IN</span><span class="p">,</span> <span class="n">PTK6_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTK5_DATA</span><span class="p">,</span> <span class="n">PTK5_IN</span><span class="p">,</span> <span class="n">PTK5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTK4_DATA</span><span class="p">,</span> <span class="n">PTK4_IN</span><span class="p">,</span> <span class="n">PTK4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTK3_DATA</span><span class="p">,</span> <span class="n">PTK3_IN</span><span class="p">,</span> <span class="n">PTK3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTK2_DATA</span><span class="p">,</span> <span class="n">PTK2_IN</span><span class="p">,</span> <span class="n">PTK2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTK1_DATA</span><span class="p">,</span> <span class="n">PTK1_IN</span><span class="p">,</span> <span class="n">PTK1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTK0_DATA</span><span class="p">,</span> <span class="n">PTK0_IN</span><span class="p">,</span> <span class="n">PTK0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTL GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTL7_DATA</span><span class="p">,</span> <span class="n">PTL7_IN</span><span class="p">,</span> <span class="n">PTL7_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTL6_DATA</span><span class="p">,</span> <span class="n">PTL6_IN</span><span class="p">,</span> <span class="n">PTL6_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTL5_DATA</span><span class="p">,</span> <span class="n">PTL5_IN</span><span class="p">,</span> <span class="n">PTL5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTL4_DATA</span><span class="p">,</span> <span class="n">PTL4_IN</span><span class="p">,</span> <span class="n">PTL4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTL3_DATA</span><span class="p">,</span> <span class="n">PTL3_IN</span><span class="p">,</span> <span class="n">PTL3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTL2_DATA</span><span class="p">,</span> <span class="n">PTL2_IN</span><span class="p">,</span> <span class="n">PTL2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTL1_DATA</span><span class="p">,</span> <span class="n">PTL1_IN</span><span class="p">,</span> <span class="n">PTL1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTL0_DATA</span><span class="p">,</span> <span class="n">PTL0_IN</span><span class="p">,</span> <span class="n">PTL0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTM GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTM7_DATA</span><span class="p">,</span> <span class="n">PTM7_IN</span><span class="p">,</span> <span class="n">PTM7_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTM6_DATA</span><span class="p">,</span> <span class="n">PTM6_IN</span><span class="p">,</span> <span class="n">PTM6_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTM5_DATA</span><span class="p">,</span> <span class="n">PTM5_IN</span><span class="p">,</span> <span class="n">PTM5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTM4_DATA</span><span class="p">,</span> <span class="n">PTM4_IN</span><span class="p">,</span> <span class="n">PTM4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTM3_DATA</span><span class="p">,</span> <span class="n">PTM3_IN</span><span class="p">,</span> <span class="n">PTM3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTM2_DATA</span><span class="p">,</span> <span class="n">PTM2_IN</span><span class="p">,</span> <span class="n">PTM2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTM1_DATA</span><span class="p">,</span> <span class="n">PTM1_IN</span><span class="p">,</span> <span class="n">PTM1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTM0_DATA</span><span class="p">,</span> <span class="n">PTM0_IN</span><span class="p">,</span> <span class="n">PTM0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTN GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTN7_DATA</span><span class="p">,</span> <span class="n">PTN7_IN</span><span class="p">,</span> <span class="n">PTN7_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTN6_DATA</span><span class="p">,</span> <span class="n">PTN6_IN</span><span class="p">,</span> <span class="n">PTN6_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTN5_DATA</span><span class="p">,</span> <span class="n">PTN5_IN</span><span class="p">,</span> <span class="n">PTN5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTN4_DATA</span><span class="p">,</span> <span class="n">PTN4_IN</span><span class="p">,</span> <span class="n">PTN4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTN3_DATA</span><span class="p">,</span> <span class="n">PTN3_IN</span><span class="p">,</span> <span class="n">PTN3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTN2_DATA</span><span class="p">,</span> <span class="n">PTN2_IN</span><span class="p">,</span> <span class="n">PTN2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTN1_DATA</span><span class="p">,</span> <span class="n">PTN1_IN</span><span class="p">,</span> <span class="n">PTN1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTN0_DATA</span><span class="p">,</span> <span class="n">PTN0_IN</span><span class="p">,</span> <span class="n">PTN0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTQ GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTQ3_DATA</span><span class="p">,</span> <span class="n">PTQ3_IN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTQ2_DATA</span><span class="p">,</span> <span class="n">PTQ2_IN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTQ1_DATA</span><span class="p">,</span> <span class="n">PTQ1_IN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTQ0_DATA</span><span class="p">,</span> <span class="n">PTQ0_IN</span><span class="p">),</span>

	<span class="cm">/* PTR GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTR7_DATA</span><span class="p">,</span> <span class="n">PTR7_IN</span><span class="p">,</span> <span class="n">PTR7_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTR6_DATA</span><span class="p">,</span> <span class="n">PTR6_IN</span><span class="p">,</span> <span class="n">PTR6_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTR5_DATA</span><span class="p">,</span> <span class="n">PTR5_IN</span><span class="p">,</span> <span class="n">PTR5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTR4_DATA</span><span class="p">,</span> <span class="n">PTR4_IN</span><span class="p">,</span> <span class="n">PTR4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTR3_DATA</span><span class="p">,</span> <span class="n">PTR3_IN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTR2_DATA</span><span class="p">,</span> <span class="n">PTR2_IN</span><span class="p">,</span> <span class="n">PTR2_IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTR1_DATA</span><span class="p">,</span> <span class="n">PTR1_IN</span><span class="p">,</span> <span class="n">PTR1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTR0_DATA</span><span class="p">,</span> <span class="n">PTR0_IN</span><span class="p">,</span> <span class="n">PTR0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTS GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTS7_DATA</span><span class="p">,</span> <span class="n">PTS7_IN</span><span class="p">,</span> <span class="n">PTS7_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTS6_DATA</span><span class="p">,</span> <span class="n">PTS6_IN</span><span class="p">,</span> <span class="n">PTS6_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTS5_DATA</span><span class="p">,</span> <span class="n">PTS5_IN</span><span class="p">,</span> <span class="n">PTS5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTS4_DATA</span><span class="p">,</span> <span class="n">PTS4_IN</span><span class="p">,</span> <span class="n">PTS4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTS3_DATA</span><span class="p">,</span> <span class="n">PTS3_IN</span><span class="p">,</span> <span class="n">PTS3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTS2_DATA</span><span class="p">,</span> <span class="n">PTS2_IN</span><span class="p">,</span> <span class="n">PTS2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTS1_DATA</span><span class="p">,</span> <span class="n">PTS1_IN</span><span class="p">,</span> <span class="n">PTS1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTS0_DATA</span><span class="p">,</span> <span class="n">PTS0_IN</span><span class="p">,</span> <span class="n">PTS0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTT GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTT5_DATA</span><span class="p">,</span> <span class="n">PTT5_IN</span><span class="p">,</span> <span class="n">PTT5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTT4_DATA</span><span class="p">,</span> <span class="n">PTT4_IN</span><span class="p">,</span> <span class="n">PTT4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTT3_DATA</span><span class="p">,</span> <span class="n">PTT3_IN</span><span class="p">,</span> <span class="n">PTT3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTT2_DATA</span><span class="p">,</span> <span class="n">PTT2_IN</span><span class="p">,</span> <span class="n">PTT2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTT1_DATA</span><span class="p">,</span> <span class="n">PTT1_IN</span><span class="p">,</span> <span class="n">PTT1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTT0_DATA</span><span class="p">,</span> <span class="n">PTT0_IN</span><span class="p">,</span> <span class="n">PTT0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTU GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTU5_DATA</span><span class="p">,</span> <span class="n">PTU5_IN</span><span class="p">,</span> <span class="n">PTU5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTU4_DATA</span><span class="p">,</span> <span class="n">PTU4_IN</span><span class="p">,</span> <span class="n">PTU4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTU3_DATA</span><span class="p">,</span> <span class="n">PTU3_IN</span><span class="p">,</span> <span class="n">PTU3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTU2_DATA</span><span class="p">,</span> <span class="n">PTU2_IN</span><span class="p">,</span> <span class="n">PTU2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTU1_DATA</span><span class="p">,</span> <span class="n">PTU1_IN</span><span class="p">,</span> <span class="n">PTU1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTU0_DATA</span><span class="p">,</span> <span class="n">PTU0_IN</span><span class="p">,</span> <span class="n">PTU0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTV GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTV7_DATA</span><span class="p">,</span> <span class="n">PTV7_IN</span><span class="p">,</span> <span class="n">PTV7_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTV6_DATA</span><span class="p">,</span> <span class="n">PTV6_IN</span><span class="p">,</span> <span class="n">PTV6_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTV5_DATA</span><span class="p">,</span> <span class="n">PTV5_IN</span><span class="p">,</span> <span class="n">PTV5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTV4_DATA</span><span class="p">,</span> <span class="n">PTV4_IN</span><span class="p">,</span> <span class="n">PTV4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTV3_DATA</span><span class="p">,</span> <span class="n">PTV3_IN</span><span class="p">,</span> <span class="n">PTV3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTV2_DATA</span><span class="p">,</span> <span class="n">PTV2_IN</span><span class="p">,</span> <span class="n">PTV2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTV1_DATA</span><span class="p">,</span> <span class="n">PTV1_IN</span><span class="p">,</span> <span class="n">PTV1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTV0_DATA</span><span class="p">,</span> <span class="n">PTV0_IN</span><span class="p">,</span> <span class="n">PTV0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTW GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTW7_DATA</span><span class="p">,</span> <span class="n">PTW7_IN</span><span class="p">,</span> <span class="n">PTW7_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTW6_DATA</span><span class="p">,</span> <span class="n">PTW6_IN</span><span class="p">,</span> <span class="n">PTW6_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTW5_DATA</span><span class="p">,</span> <span class="n">PTW5_IN</span><span class="p">,</span> <span class="n">PTW5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTW4_DATA</span><span class="p">,</span> <span class="n">PTW4_IN</span><span class="p">,</span> <span class="n">PTW4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTW3_DATA</span><span class="p">,</span> <span class="n">PTW3_IN</span><span class="p">,</span> <span class="n">PTW3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTW2_DATA</span><span class="p">,</span> <span class="n">PTW2_IN</span><span class="p">,</span> <span class="n">PTW2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTW1_DATA</span><span class="p">,</span> <span class="n">PTW1_IN</span><span class="p">,</span> <span class="n">PTW1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTW0_DATA</span><span class="p">,</span> <span class="n">PTW0_IN</span><span class="p">,</span> <span class="n">PTW0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTX GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTX7_DATA</span><span class="p">,</span> <span class="n">PTX7_IN</span><span class="p">,</span> <span class="n">PTX7_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTX6_DATA</span><span class="p">,</span> <span class="n">PTX6_IN</span><span class="p">,</span> <span class="n">PTX6_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTX5_DATA</span><span class="p">,</span> <span class="n">PTX5_IN</span><span class="p">,</span> <span class="n">PTX5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTX4_DATA</span><span class="p">,</span> <span class="n">PTX4_IN</span><span class="p">,</span> <span class="n">PTX4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTX3_DATA</span><span class="p">,</span> <span class="n">PTX3_IN</span><span class="p">,</span> <span class="n">PTX3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTX2_DATA</span><span class="p">,</span> <span class="n">PTX2_IN</span><span class="p">,</span> <span class="n">PTX2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTX1_DATA</span><span class="p">,</span> <span class="n">PTX1_IN</span><span class="p">,</span> <span class="n">PTX1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTX0_DATA</span><span class="p">,</span> <span class="n">PTX0_IN</span><span class="p">,</span> <span class="n">PTX0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTY GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTY7_DATA</span><span class="p">,</span> <span class="n">PTY7_IN</span><span class="p">,</span> <span class="n">PTY7_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTY6_DATA</span><span class="p">,</span> <span class="n">PTY6_IN</span><span class="p">,</span> <span class="n">PTY6_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTY5_DATA</span><span class="p">,</span> <span class="n">PTY5_IN</span><span class="p">,</span> <span class="n">PTY5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTY4_DATA</span><span class="p">,</span> <span class="n">PTY4_IN</span><span class="p">,</span> <span class="n">PTY4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTY3_DATA</span><span class="p">,</span> <span class="n">PTY3_IN</span><span class="p">,</span> <span class="n">PTY3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTY2_DATA</span><span class="p">,</span> <span class="n">PTY2_IN</span><span class="p">,</span> <span class="n">PTY2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTY1_DATA</span><span class="p">,</span> <span class="n">PTY1_IN</span><span class="p">,</span> <span class="n">PTY1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTY0_DATA</span><span class="p">,</span> <span class="n">PTY0_IN</span><span class="p">,</span> <span class="n">PTY0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTZ GPIO */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTZ7_DATA</span><span class="p">,</span> <span class="n">PTZ7_IN</span><span class="p">,</span> <span class="n">PTZ7_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTZ6_DATA</span><span class="p">,</span> <span class="n">PTZ6_IN</span><span class="p">,</span> <span class="n">PTZ6_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTZ5_DATA</span><span class="p">,</span> <span class="n">PTZ5_IN</span><span class="p">,</span> <span class="n">PTZ5_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTZ4_DATA</span><span class="p">,</span> <span class="n">PTZ4_IN</span><span class="p">,</span> <span class="n">PTZ4_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTZ3_DATA</span><span class="p">,</span> <span class="n">PTZ3_IN</span><span class="p">,</span> <span class="n">PTZ3_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTZ2_DATA</span><span class="p">,</span> <span class="n">PTZ2_IN</span><span class="p">,</span> <span class="n">PTZ2_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTZ1_DATA</span><span class="p">,</span> <span class="n">PTZ1_IN</span><span class="p">,</span> <span class="n">PTZ1_OUT</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PTZ0_DATA</span><span class="p">,</span> <span class="n">PTZ0_IN</span><span class="p">,</span> <span class="n">PTZ0_OUT</span><span class="p">),</span>

	<span class="cm">/* PTA FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D23_MARK</span><span class="p">,</span> <span class="n">PSA15_PSA14_FN1</span><span class="p">,</span> <span class="n">PTA7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYOUT2_MARK</span><span class="p">,</span> <span class="n">PSA15_PSA14_FN2</span><span class="p">,</span> <span class="n">PTA7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D22_MARK</span><span class="p">,</span> <span class="n">PSA15_PSA14_FN1</span><span class="p">,</span> <span class="n">PTA6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYOUT1_MARK</span><span class="p">,</span> <span class="n">PSA15_PSA14_FN2</span><span class="p">,</span> <span class="n">PTA6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D21_MARK</span><span class="p">,</span> <span class="n">PSA15_PSA14_FN1</span><span class="p">,</span> <span class="n">PTA5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYOUT0_MARK</span><span class="p">,</span> <span class="n">PSA15_PSA14_FN2</span><span class="p">,</span> <span class="n">PTA5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D20_MARK</span><span class="p">,</span> <span class="n">PSA15_PSA14_FN1</span><span class="p">,</span> <span class="n">PTA4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYIN4_MARK</span><span class="p">,</span> <span class="n">PSA15_PSA14_FN2</span><span class="p">,</span> <span class="n">PTA4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D19_MARK</span><span class="p">,</span> <span class="n">PSA15_PSA14_FN1</span><span class="p">,</span> <span class="n">PTA3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYIN3_MARK</span><span class="p">,</span> <span class="n">PSA15_PSA14_FN2</span><span class="p">,</span> <span class="n">PTA3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D18_MARK</span><span class="p">,</span> <span class="n">PSA15_PSA14_FN1</span><span class="p">,</span> <span class="n">PTA2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYIN2_MARK</span><span class="p">,</span> <span class="n">PSA15_PSA14_FN2</span><span class="p">,</span> <span class="n">PTA2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D17_MARK</span><span class="p">,</span> <span class="n">PSA15_PSA14_FN1</span><span class="p">,</span> <span class="n">PTA1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYIN1_MARK</span><span class="p">,</span> <span class="n">PSA15_PSA14_FN2</span><span class="p">,</span> <span class="n">PTA1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D16_MARK</span><span class="p">,</span> <span class="n">PSA15_PSA14_FN1</span><span class="p">,</span> <span class="n">PTA0_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYIN0_MARK</span><span class="p">,</span> <span class="n">PSA15_PSA14_FN2</span><span class="p">,</span> <span class="n">PTA0_FN</span><span class="p">),</span>

	<span class="cm">/* PTB FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D31_MARK</span><span class="p">,</span> <span class="n">PTB7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D30_MARK</span><span class="p">,</span> <span class="n">PTB6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D29_MARK</span><span class="p">,</span> <span class="n">PTB5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D28_MARK</span><span class="p">,</span> <span class="n">PTB4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D27_MARK</span><span class="p">,</span> <span class="n">PTB3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D26_MARK</span><span class="p">,</span> <span class="n">PSA15_PSA14_FN1</span><span class="p">,</span> <span class="n">PTB2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYOUT5_IN5_MARK</span><span class="p">,</span> <span class="n">PSA15_PSA14_FN2</span><span class="p">,</span> <span class="n">PTB2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D25_MARK</span><span class="p">,</span> <span class="n">PSA15_PSA14_FN1</span><span class="p">,</span> <span class="n">PTB1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYOUT4_IN6_MARK</span><span class="p">,</span> <span class="n">PSA15_PSA14_FN2</span><span class="p">,</span> <span class="n">PTB1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D24_MARK</span><span class="p">,</span> <span class="n">PSA15_PSA14_FN1</span><span class="p">,</span> <span class="n">PTB0_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYOUT3_MARK</span><span class="p">,</span> <span class="n">PSA15_PSA14_FN2</span><span class="p">,</span> <span class="n">PTB0_FN</span><span class="p">),</span>

	<span class="cm">/* PTC FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDED15_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN1</span><span class="p">,</span> <span class="n">PTC7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI1CD_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN2</span><span class="p">,</span> <span class="n">PTC7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDED14_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN1</span><span class="p">,</span> <span class="n">PTC6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI1WP_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN2</span><span class="p">,</span> <span class="n">PTC6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDED13_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN1</span><span class="p">,</span> <span class="n">PTC5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI1D3_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN2</span><span class="p">,</span> <span class="n">PTC5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDED12_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN1</span><span class="p">,</span> <span class="n">PTC4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI1D2_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN2</span><span class="p">,</span> <span class="n">PTC4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDED11_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN1</span><span class="p">,</span> <span class="n">PTC3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI1D1_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN2</span><span class="p">,</span> <span class="n">PTC3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDED10_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN1</span><span class="p">,</span> <span class="n">PTC2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI1D0_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN2</span><span class="p">,</span> <span class="n">PTC2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDED9_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN1</span><span class="p">,</span> <span class="n">PTC1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI1CMD_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN2</span><span class="p">,</span> <span class="n">PTC1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDED8_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN1</span><span class="p">,</span> <span class="n">PTC0_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI1CLK_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN2</span><span class="p">,</span> <span class="n">PTC0_FN</span><span class="p">),</span>

	<span class="cm">/* PTD FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDED7_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN1</span><span class="p">,</span> <span class="n">PTD7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI0CD_PTD_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN2</span><span class="p">,</span> <span class="n">PTD7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDED6_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN1</span><span class="p">,</span> <span class="n">PTD6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI0WP_PTD_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN2</span><span class="p">,</span> <span class="n">PTD6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDED5_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN1</span><span class="p">,</span> <span class="n">PTD5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI0D3_PTD_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN2</span><span class="p">,</span> <span class="n">PTD5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDED4_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN1</span><span class="p">,</span> <span class="n">PTD4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI0D2_PTD_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN2</span><span class="p">,</span> <span class="n">PTD4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDED3_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN1</span><span class="p">,</span> <span class="n">PTD3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI0D1_PTD_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN2</span><span class="p">,</span> <span class="n">PTD3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDED2_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN1</span><span class="p">,</span> <span class="n">PTD2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI0D0_PTD_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN2</span><span class="p">,</span> <span class="n">PTD2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDED1_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN1</span><span class="p">,</span> <span class="n">PTD1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI0CMD_PTD_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN2</span><span class="p">,</span> <span class="n">PTD1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDED0_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN1</span><span class="p">,</span> <span class="n">PTD0_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI0CLK_PTD_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN2</span><span class="p">,</span> <span class="n">PTD0_FN</span><span class="p">),</span>

	<span class="cm">/* PTE FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DIRECTION_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN1</span><span class="p">,</span> <span class="n">PTE5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF5_PTE_SCK_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN2</span><span class="p">,</span> <span class="n">PTE5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">EXBUF_ENB_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN1</span><span class="p">,</span> <span class="n">PTE4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF5_PTE_RXD_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN2</span><span class="p">,</span> <span class="n">PTE4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDERST_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN1</span><span class="p">,</span> <span class="n">PTE3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF5_PTE_TXD_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN2</span><span class="p">,</span> <span class="n">PTE3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IODACK_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN1</span><span class="p">,</span> <span class="n">PTE2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF4_PTE_SCK_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN2</span><span class="p">,</span> <span class="n">PTE2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IODREQ_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN1</span><span class="p">,</span> <span class="n">PTE1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF4_PTE_RXD_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN2</span><span class="p">,</span> <span class="n">PTE1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDEIORDY_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN1</span><span class="p">,</span> <span class="n">PTE0_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF4_PTE_TXD_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN2</span><span class="p">,</span> <span class="n">PTE0_FN</span><span class="p">),</span>

	<span class="cm">/* PTF FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDEINT_MARK</span><span class="p">,</span> <span class="n">PTF7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDEIOWR_MARK</span><span class="p">,</span> <span class="n">PSA5_PSA4_FN1</span><span class="p">,</span> <span class="n">PTF6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_PTF_SS2_MARK</span><span class="p">,</span> <span class="n">PSA5_PSA4_FN2</span><span class="p">,</span> <span class="n">PTF6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_PTF_RSYNC_MARK</span><span class="p">,</span> <span class="n">PSA5_PSA4_FN3</span><span class="p">,</span> <span class="n">PTF6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDEIORD_MARK</span><span class="p">,</span> <span class="n">PSA5_PSA4_FN1</span><span class="p">,</span> <span class="n">PTF5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_PTF_SS1_MARK</span><span class="p">,</span> <span class="n">PSA5_PSA4_FN2</span><span class="p">,</span> <span class="n">PTF5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_PTF_RSCK_MARK</span><span class="p">,</span> <span class="n">PSA5_PSA4_FN3</span><span class="p">,</span> <span class="n">PTF5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDECS1_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN1</span><span class="p">,</span> <span class="n">PTF4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_PTF_TSYNC_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN2</span><span class="p">,</span> <span class="n">PTF4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDECS0_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN1</span><span class="p">,</span> <span class="n">PTF3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_PTF_TSCK_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN2</span><span class="p">,</span> <span class="n">PTF3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDEA2_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN1</span><span class="p">,</span> <span class="n">PTF2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_PTF_RXD_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN2</span><span class="p">,</span> <span class="n">PTF2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDEA1_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN1</span><span class="p">,</span> <span class="n">PTF1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_PTF_TXD_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN2</span><span class="p">,</span> <span class="n">PTF1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDEA0_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN1</span><span class="p">,</span> <span class="n">PTF0_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_PTF_MCK_MARK</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN2</span><span class="p">,</span> <span class="n">PTF0_FN</span><span class="p">),</span>

	<span class="cm">/* PTG FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">AUDCK_MARK</span><span class="p">,</span> <span class="n">PTG5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">AUDSYNC_MARK</span><span class="p">,</span> <span class="n">PTG4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">AUDATA3_MARK</span><span class="p">,</span> <span class="n">PSA3_PSA2_FN1</span><span class="p">,</span> <span class="n">PTG3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPUTO3_MARK</span><span class="p">,</span> <span class="n">PSA3_PSA2_FN2</span><span class="p">,</span> <span class="n">PTG3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">AUDATA2_MARK</span><span class="p">,</span> <span class="n">PSA3_PSA2_FN1</span><span class="p">,</span> <span class="n">PTG2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPUTO2_MARK</span><span class="p">,</span> <span class="n">PSA3_PSA2_FN2</span><span class="p">,</span> <span class="n">PTG2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">AUDATA1_MARK</span><span class="p">,</span> <span class="n">PSA3_PSA2_FN1</span><span class="p">,</span> <span class="n">PTG1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPUTO1_MARK</span><span class="p">,</span> <span class="n">PSA3_PSA2_FN2</span><span class="p">,</span> <span class="n">PTG1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">AUDATA0_MARK</span><span class="p">,</span> <span class="n">PSA3_PSA2_FN1</span><span class="p">,</span> <span class="n">PTG0_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPUTO0_MARK</span><span class="p">,</span> <span class="n">PSA3_PSA2_FN2</span><span class="p">,</span> <span class="n">PTG0_FN</span><span class="p">),</span>

	<span class="cm">/* PTG FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDVCPWC_MARK</span><span class="p">,</span> <span class="n">PTH7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDRD_MARK</span><span class="p">,</span> <span class="n">PSB15_PSB14_FN1</span><span class="p">,</span> <span class="n">PTH6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_CLKI_MARK</span><span class="p">,</span> <span class="n">PSB15_PSB14_FN2</span><span class="p">,</span> <span class="n">PTH6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDVSYN_MARK</span><span class="p">,</span> <span class="n">PSB15_PSB14_FN1</span><span class="p">,</span> <span class="n">PTH5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_CLK_MARK</span><span class="p">,</span> <span class="n">PSB15_PSB14_FN2</span><span class="p">,</span> <span class="n">PTH5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDDISP_MARK</span><span class="p">,</span> <span class="n">PSB13_PSB12_LCDC_RGB</span><span class="p">,</span> <span class="n">PTH4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDRS_MARK</span><span class="p">,</span> <span class="n">PSB13_PSB12_LCDC_SYS</span><span class="p">,</span> <span class="n">PTH4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDHSYN_MARK</span><span class="p">,</span> <span class="n">PSB13_PSB12_LCDC_RGB</span><span class="p">,</span> <span class="n">PTH3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDCS_MARK</span><span class="p">,</span> <span class="n">PSB13_PSB12_LCDC_SYS</span><span class="p">,</span> <span class="n">PTH3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDDON_MARK</span><span class="p">,</span> <span class="n">PTH2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDDCK_MARK</span><span class="p">,</span> <span class="n">PSB13_PSB12_LCDC_RGB</span><span class="p">,</span> <span class="n">PTH1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDWR_MARK</span><span class="p">,</span> <span class="n">PSB13_PSB12_LCDC_SYS</span><span class="p">,</span> <span class="n">PTH1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDVEPWC_MARK</span><span class="p">,</span> <span class="n">PTH0_FN</span><span class="p">),</span>

	<span class="cm">/* PTJ FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">STATUS0_MARK</span><span class="p">,</span> <span class="n">PTJ7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PDSTATUS_MARK</span><span class="p">,</span> <span class="n">PTJ5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A25_MARK</span><span class="p">,</span> <span class="n">PTJ3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A24_MARK</span><span class="p">,</span> <span class="n">PTJ2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A23_MARK</span><span class="p">,</span> <span class="n">PTJ1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A22_MARK</span><span class="p">,</span> <span class="n">PTJ0_FN</span><span class="p">),</span>

	<span class="cm">/* PTK FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIUAFCK_MARK</span><span class="p">,</span> <span class="n">PTK7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIUAILR_MARK</span><span class="p">,</span> <span class="n">PSB9_PSB8_FN1</span><span class="p">,</span> <span class="n">PTK6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_SS2_MARK</span><span class="p">,</span> <span class="n">PSB9_PSB8_FN2</span><span class="p">,</span> <span class="n">PTK6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_RSYNC_MARK</span><span class="p">,</span> <span class="n">PSB9_PSB8_FN3</span><span class="p">,</span> <span class="n">PTK6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIUAIBT_MARK</span><span class="p">,</span> <span class="n">PSB9_PSB8_FN1</span><span class="p">,</span> <span class="n">PTK5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_SS1_MARK</span><span class="p">,</span> <span class="n">PSB9_PSB8_FN2</span><span class="p">,</span> <span class="n">PTK5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_RSCK_MARK</span><span class="p">,</span> <span class="n">PSB9_PSB8_FN3</span><span class="p">,</span> <span class="n">PTK5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIUAISLD_MARK</span><span class="p">,</span> <span class="n">PSB7_PSB6_FN1</span><span class="p">,</span> <span class="n">PTK4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_RXD_MARK</span><span class="p">,</span> <span class="n">PSB7_PSB6_FN2</span><span class="p">,</span> <span class="n">PTK4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIUAOLR_MARK</span><span class="p">,</span> <span class="n">PSB7_PSB6_FN1</span><span class="p">,</span> <span class="n">PTK3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_TSYNC_MARK</span><span class="p">,</span> <span class="n">PSB7_PSB6_FN2</span><span class="p">,</span> <span class="n">PTK3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIUAOBT_MARK</span><span class="p">,</span> <span class="n">PSB7_PSB6_FN1</span><span class="p">,</span> <span class="n">PTK2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_TSCK_MARK</span><span class="p">,</span> <span class="n">PSB7_PSB6_FN2</span><span class="p">,</span> <span class="n">PTK2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIUAOSLD_MARK</span><span class="p">,</span> <span class="n">PSB7_PSB6_FN1</span><span class="p">,</span> <span class="n">PTK1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_RXD_MARK</span><span class="p">,</span> <span class="n">PSB7_PSB6_FN2</span><span class="p">,</span> <span class="n">PTK1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIUAMCK_MARK</span><span class="p">,</span> <span class="n">PSB7_PSB6_FN1</span><span class="p">,</span> <span class="n">PTK0_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_MCK_MARK</span><span class="p">,</span> <span class="n">PSB7_PSB6_FN2</span><span class="p">,</span> <span class="n">PTK0_FN</span><span class="p">),</span>

	<span class="cm">/* PTL FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD15_MARK</span><span class="p">,</span> <span class="n">PSB5_PSB4_FN1</span><span class="p">,</span> <span class="n">PTL7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D15_MARK</span><span class="p">,</span> <span class="n">PSB5_PSB4_FN2</span><span class="p">,</span> <span class="n">PTL7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD14_MARK</span><span class="p">,</span> <span class="n">PSB5_PSB4_FN1</span><span class="p">,</span> <span class="n">PTL6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D14_MARK</span><span class="p">,</span> <span class="n">PSB5_PSB4_FN2</span><span class="p">,</span> <span class="n">PTL6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD13_MARK</span><span class="p">,</span> <span class="n">PSB5_PSB4_FN1</span><span class="p">,</span> <span class="n">PTL5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D13_MARK</span><span class="p">,</span> <span class="n">PSB5_PSB4_FN2</span><span class="p">,</span> <span class="n">PTL5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD12_MARK</span><span class="p">,</span> <span class="n">PSB5_PSB4_FN1</span><span class="p">,</span> <span class="n">PTL4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D12_MARK</span><span class="p">,</span> <span class="n">PSB5_PSB4_FN2</span><span class="p">,</span> <span class="n">PTL4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD11_MARK</span><span class="p">,</span> <span class="n">PSB5_PSB4_FN1</span><span class="p">,</span> <span class="n">PTL3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D11_MARK</span><span class="p">,</span> <span class="n">PSB5_PSB4_FN2</span><span class="p">,</span> <span class="n">PTL3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD10_MARK</span><span class="p">,</span> <span class="n">PSB5_PSB4_FN1</span><span class="p">,</span> <span class="n">PTL2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D10_MARK</span><span class="p">,</span> <span class="n">PSB5_PSB4_FN2</span><span class="p">,</span> <span class="n">PTL2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD9_MARK</span><span class="p">,</span> <span class="n">PSB5_PSB4_FN1</span><span class="p">,</span> <span class="n">PTL1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D9_MARK</span><span class="p">,</span> <span class="n">PSB5_PSB4_FN2</span><span class="p">,</span> <span class="n">PTL1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD8_MARK</span><span class="p">,</span> <span class="n">PSB5_PSB4_FN1</span><span class="p">,</span> <span class="n">PTL0_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D8_MARK</span><span class="p">,</span> <span class="n">PSB5_PSB4_FN2</span><span class="p">,</span> <span class="n">PTL0_FN</span><span class="p">),</span>

	<span class="cm">/* PTM FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD7_MARK</span><span class="p">,</span> <span class="n">PSB5_PSB4_FN1</span><span class="p">,</span> <span class="n">PTM7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D7_MARK</span><span class="p">,</span> <span class="n">PSB5_PSB4_FN2</span><span class="p">,</span> <span class="n">PTM7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD6_MARK</span><span class="p">,</span> <span class="n">PSB5_PSB4_FN1</span><span class="p">,</span> <span class="n">PTM6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D6_MARK</span><span class="p">,</span> <span class="n">PSB5_PSB4_FN2</span><span class="p">,</span> <span class="n">PTM6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD5_MARK</span><span class="p">,</span> <span class="n">PSB5_PSB4_FN1</span><span class="p">,</span> <span class="n">PTM5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D5_MARK</span><span class="p">,</span> <span class="n">PSB5_PSB4_FN2</span><span class="p">,</span> <span class="n">PTM5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD4_MARK</span><span class="p">,</span> <span class="n">PSB5_PSB4_FN1</span><span class="p">,</span> <span class="n">PTM4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D4_MARK</span><span class="p">,</span> <span class="n">PSB5_PSB4_FN2</span><span class="p">,</span> <span class="n">PTM4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD3_MARK</span><span class="p">,</span> <span class="n">PSB5_PSB4_FN1</span><span class="p">,</span> <span class="n">PTM3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D3_MARK</span><span class="p">,</span> <span class="n">PSB5_PSB4_FN2</span><span class="p">,</span> <span class="n">PTM3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD2_MARK</span><span class="p">,</span> <span class="n">PSB5_PSB4_FN1</span><span class="p">,</span> <span class="n">PTM2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D2_MARK</span><span class="p">,</span> <span class="n">PSB5_PSB4_FN2</span><span class="p">,</span> <span class="n">PTM2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD1_MARK</span><span class="p">,</span> <span class="n">PSB5_PSB4_FN1</span><span class="p">,</span> <span class="n">PTM1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D1_MARK</span><span class="p">,</span> <span class="n">PSB5_PSB4_FN2</span><span class="p">,</span> <span class="n">PTM1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD0_MARK</span><span class="p">,</span> <span class="n">PSB5_PSB4_FN1</span><span class="p">,</span> <span class="n">PTM0_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_D0_MARK</span><span class="p">,</span> <span class="n">PSB5_PSB4_FN2</span><span class="p">,</span> <span class="n">PTM0_FN</span><span class="p">),</span>

	<span class="cm">/* PTN FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD23_MARK</span><span class="p">,</span> <span class="n">PSB3_PSB2_FN1</span><span class="p">,</span> <span class="n">PTN7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF5_PTN_SCK_MARK</span><span class="p">,</span> <span class="n">PSB3_PSB2_FN2</span><span class="p">,</span> <span class="n">PTN7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD22_MARK</span><span class="p">,</span> <span class="n">PSB3_PSB2_FN1</span><span class="p">,</span> <span class="n">PTN6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF5_PTN_RXD_MARK</span><span class="p">,</span> <span class="n">PSB3_PSB2_FN2</span><span class="p">,</span> <span class="n">PTN6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD21_MARK</span><span class="p">,</span> <span class="n">PSB3_PSB2_FN1</span><span class="p">,</span> <span class="n">PTN5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF5_PTN_TXD_MARK</span><span class="p">,</span> <span class="n">PSB3_PSB2_FN2</span><span class="p">,</span> <span class="n">PTN5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD20_MARK</span><span class="p">,</span> <span class="n">PSB3_PSB2_FN1</span><span class="p">,</span> <span class="n">PTN4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF4_PTN_SCK_MARK</span><span class="p">,</span> <span class="n">PSB3_PSB2_FN2</span><span class="p">,</span> <span class="n">PTN4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD19_MARK</span><span class="p">,</span> <span class="n">PSB3_PSB2_FN1</span><span class="p">,</span> <span class="n">PTN3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF4_PTN_RXD_MARK</span><span class="p">,</span> <span class="n">PSB3_PSB2_FN2</span><span class="p">,</span> <span class="n">PTN3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD18_MARK</span><span class="p">,</span> <span class="n">PSB3_PSB2_FN1</span><span class="p">,</span> <span class="n">PTN2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF4_PTN_TXD_MARK</span><span class="p">,</span> <span class="n">PSB3_PSB2_FN2</span><span class="p">,</span> <span class="n">PTN2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD17_MARK</span><span class="p">,</span> <span class="n">PSB5_PSB4_FN1</span><span class="p">,</span> <span class="n">PTN1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_VSYNC_MARK</span><span class="p">,</span> <span class="n">PSB5_PSB4_FN2</span><span class="p">,</span> <span class="n">PTN1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD16_MARK</span><span class="p">,</span> <span class="n">PSB5_PSB4_FN1</span><span class="p">,</span> <span class="n">PTN0_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DV_HSYNC_MARK</span><span class="p">,</span> <span class="n">PSB5_PSB4_FN2</span><span class="p">,</span> <span class="n">PTN0_FN</span><span class="p">),</span>

	<span class="cm">/* PTQ FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">AN3_MARK</span><span class="p">,</span> <span class="n">PTQ3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">AN2_MARK</span><span class="p">,</span> <span class="n">PTQ2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">AN1_MARK</span><span class="p">,</span> <span class="n">PTQ1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">AN0_MARK</span><span class="p">,</span> <span class="n">PTQ0_FN</span><span class="p">),</span>

	<span class="cm">/* PTR FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CS6B_CE1B_MARK</span><span class="p">,</span> <span class="n">PTR7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CS6A_CE2B_MARK</span><span class="p">,</span> <span class="n">PTR6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CS5B_CE1A_MARK</span><span class="p">,</span> <span class="n">PTR5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CS5A_CE2A_MARK</span><span class="p">,</span> <span class="n">PTR4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IOIS16_MARK</span><span class="p">,</span> <span class="n">PSA13_PSA12_FN1</span><span class="p">,</span> <span class="n">PTR3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDLCLK_PTR_MARK</span><span class="p">,</span> <span class="n">PSA13_PSA12_FN2</span><span class="p">,</span> <span class="n">PTR3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">WAIT_MARK</span><span class="p">,</span> <span class="n">PTR2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">WE3_ICIOWR_MARK</span><span class="p">,</span> <span class="n">PTR1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">WE2_ICIORD_MARK</span><span class="p">,</span> <span class="n">PTR0_FN</span><span class="p">),</span>

	<span class="cm">/* PTS FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF1_PTS_SCK_MARK</span><span class="p">,</span> <span class="n">PSC15_PSC14_FN1</span><span class="p">,</span> <span class="n">PTS7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI0CD_PTS_MARK</span><span class="p">,</span> <span class="n">PSC15_PSC14_FN2</span><span class="p">,</span> <span class="n">PTS7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF1_PTS_RXD_MARK</span><span class="p">,</span> <span class="n">PSC15_PSC14_FN1</span><span class="p">,</span> <span class="n">PTS6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI0WP_PTS_MARK</span><span class="p">,</span> <span class="n">PSC15_PSC14_FN2</span><span class="p">,</span> <span class="n">PTS6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF1_PTS_TXD_MARK</span><span class="p">,</span> <span class="n">PSC15_PSC14_FN1</span><span class="p">,</span> <span class="n">PTS5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI0D3_PTS_MARK</span><span class="p">,</span> <span class="n">PSC15_PSC14_FN2</span><span class="p">,</span> <span class="n">PTS5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF3_PTS_CTS_MARK</span><span class="p">,</span> <span class="n">PSC15_PSC14_FN1</span><span class="p">,</span> <span class="n">PTS4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI0D2_PTS_MARK</span><span class="p">,</span> <span class="n">PSC15_PSC14_FN2</span><span class="p">,</span> <span class="n">PTS4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF3_PTS_RTS_MARK</span><span class="p">,</span> <span class="n">PSC15_PSC14_FN1</span><span class="p">,</span> <span class="n">PTS3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI0D1_PTS_MARK</span><span class="p">,</span> <span class="n">PSC15_PSC14_FN2</span><span class="p">,</span> <span class="n">PTS3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF3_PTS_SCK_MARK</span><span class="p">,</span> <span class="n">PSC15_PSC14_FN1</span><span class="p">,</span> <span class="n">PTS2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI0D0_PTS_MARK</span><span class="p">,</span> <span class="n">PSC15_PSC14_FN2</span><span class="p">,</span> <span class="n">PTS2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF3_PTS_RXD_MARK</span><span class="p">,</span> <span class="n">PSC15_PSC14_FN1</span><span class="p">,</span> <span class="n">PTS1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI0CMD_PTS_MARK</span><span class="p">,</span> <span class="n">PSC15_PSC14_FN2</span><span class="p">,</span> <span class="n">PTS1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF3_PTS_TXD_MARK</span><span class="p">,</span> <span class="n">PSC15_PSC14_FN1</span><span class="p">,</span> <span class="n">PTS0_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHI0CLK_PTS_MARK</span><span class="p">,</span> <span class="n">PSC15_PSC14_FN2</span><span class="p">,</span> <span class="n">PTS0_FN</span><span class="p">),</span>

	<span class="cm">/* PTT FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF0_PTT_SCK_MARK</span><span class="p">,</span> <span class="n">PSC13_PSC12_FN1</span><span class="p">,</span> <span class="n">PTT5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_PTT_TSCK_MARK</span><span class="p">,</span> <span class="n">PSC13_PSC12_FN2</span><span class="p">,</span> <span class="n">PTT5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF0_PTT_RXD_MARK</span><span class="p">,</span> <span class="n">PSC13_PSC12_FN1</span><span class="p">,</span> <span class="n">PTT4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_PTT_RXD_MARK</span><span class="p">,</span> <span class="n">PSC13_PSC12_FN2</span><span class="p">,</span> <span class="n">PTT4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF0_PTT_TXD_MARK</span><span class="p">,</span> <span class="n">PSC13_PSC12_FN1</span><span class="p">,</span> <span class="n">PTT3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_PTT_TXD_MARK</span><span class="p">,</span> <span class="n">PSC13_PSC12_FN2</span><span class="p">,</span> <span class="n">PTT3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF2_PTT_SCK_MARK</span><span class="p">,</span> <span class="n">PSC11_PSC10_FN1</span><span class="p">,</span> <span class="n">PTT2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_PTT_TSYNC_MARK</span><span class="p">,</span> <span class="n">PSC11_PSC10_FN2</span><span class="p">,</span> <span class="n">PTT2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF2_PTT_RXD_MARK</span><span class="p">,</span> <span class="n">PSC11_PSC10_FN1</span><span class="p">,</span> <span class="n">PTT1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_PTT_SS1_MARK</span><span class="p">,</span> <span class="n">PSC11_PSC10_FN2</span><span class="p">,</span> <span class="n">PTT1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_PTT_RSCK_MARK</span><span class="p">,</span> <span class="n">PSC11_PSC10_FN3</span><span class="p">,</span> <span class="n">PTT1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF2_PTT_TXD_MARK</span><span class="p">,</span> <span class="n">PSC11_PSC10_FN1</span><span class="p">,</span> <span class="n">PTT0_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_PTT_SS2_MARK</span><span class="p">,</span> <span class="n">PSC11_PSC10_FN2</span><span class="p">,</span> <span class="n">PTT0_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_PTT_RSYNC_MARK</span><span class="p">,</span> <span class="n">PSC11_PSC10_FN3</span><span class="p">,</span> <span class="n">PTT0_FN</span><span class="p">),</span>

	<span class="cm">/* PTU FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FCDE_MARK</span><span class="p">,</span> <span class="n">PSC9_PSC8_FN1</span><span class="p">,</span> <span class="n">PTU5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF0_PTU_SCK_MARK</span><span class="p">,</span> <span class="n">PSC9_PSC8_FN2</span><span class="p">,</span> <span class="n">PTU5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSC_MARK</span><span class="p">,</span> <span class="n">PSC9_PSC8_FN1</span><span class="p">,</span> <span class="n">PTU4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF0_PTU_RXD_MARK</span><span class="p">,</span> <span class="n">PSC9_PSC8_FN2</span><span class="p">,</span> <span class="n">PTU4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FWE_MARK</span><span class="p">,</span> <span class="n">PSC9_PSC8_FN1</span><span class="p">,</span> <span class="n">PTU3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF0_PTU_TXD_MARK</span><span class="p">,</span> <span class="n">PSC9_PSC8_FN2</span><span class="p">,</span> <span class="n">PTU3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FOE_MARK</span><span class="p">,</span> <span class="n">PSC7_PSC6_FN1</span><span class="p">,</span> <span class="n">PTU2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF2_PTU_SCK_MARK</span><span class="p">,</span> <span class="n">PSC7_PSC6_FN2</span><span class="p">,</span> <span class="n">PTU2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_VD2_MARK</span><span class="p">,</span> <span class="n">PSC7_PSC6_FN3</span><span class="p">,</span> <span class="n">PTU2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FRB_MARK</span><span class="p">,</span> <span class="n">PSC7_PSC6_FN1</span><span class="p">,</span> <span class="n">PTU1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF2_PTU_RXD_MARK</span><span class="p">,</span> <span class="n">PSC7_PSC6_FN2</span><span class="p">,</span> <span class="n">PTU1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_CLK2_MARK</span><span class="p">,</span> <span class="n">PSC7_PSC6_FN3</span><span class="p">,</span> <span class="n">PTU1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FCE_MARK</span><span class="p">,</span> <span class="n">PSC7_PSC6_FN1</span><span class="p">,</span> <span class="n">PTU0_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF2_PTU_TXD_MARK</span><span class="p">,</span> <span class="n">PSC7_PSC6_FN2</span><span class="p">,</span> <span class="n">PTU0_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_HD2_MARK</span><span class="p">,</span> <span class="n">PSC7_PSC6_FN3</span><span class="p">,</span> <span class="n">PTU0_FN</span><span class="p">),</span>

	<span class="cm">/* PTV FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">NAF7_MARK</span><span class="p">,</span> <span class="n">PSC7_PSC6_FN1</span><span class="p">,</span> <span class="n">PTV7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF1_PTV_SCK_MARK</span><span class="p">,</span> <span class="n">PSC7_PSC6_FN2</span><span class="p">,</span> <span class="n">PTV7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D15_MARK</span><span class="p">,</span> <span class="n">PSC7_PSC6_FN3</span><span class="p">,</span> <span class="n">PTV7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">NAF6_MARK</span><span class="p">,</span> <span class="n">PSC7_PSC6_FN1</span><span class="p">,</span> <span class="n">PTV6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF1_PTV_RXD_MARK</span><span class="p">,</span> <span class="n">PSC7_PSC6_FN2</span><span class="p">,</span> <span class="n">PTV6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D14_MARK</span><span class="p">,</span> <span class="n">PSC7_PSC6_FN3</span><span class="p">,</span> <span class="n">PTV6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">NAF5_MARK</span><span class="p">,</span> <span class="n">PSC7_PSC6_FN1</span><span class="p">,</span> <span class="n">PTV5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF1_PTV_TXD_MARK</span><span class="p">,</span> <span class="n">PSC7_PSC6_FN2</span><span class="p">,</span> <span class="n">PTV5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D13_MARK</span><span class="p">,</span> <span class="n">PSC7_PSC6_FN3</span><span class="p">,</span> <span class="n">PTV5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">NAF4_MARK</span><span class="p">,</span> <span class="n">PSC7_PSC6_FN1</span><span class="p">,</span> <span class="n">PTV4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF3_PTV_CTS_MARK</span><span class="p">,</span> <span class="n">PSC7_PSC6_FN2</span><span class="p">,</span> <span class="n">PTV4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D12_MARK</span><span class="p">,</span> <span class="n">PSC7_PSC6_FN3</span><span class="p">,</span> <span class="n">PTV4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">NAF3_MARK</span><span class="p">,</span> <span class="n">PSC7_PSC6_FN1</span><span class="p">,</span> <span class="n">PTV3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF3_PTV_RTS_MARK</span><span class="p">,</span> <span class="n">PSC7_PSC6_FN2</span><span class="p">,</span> <span class="n">PTV3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D11_MARK</span><span class="p">,</span> <span class="n">PSC7_PSC6_FN3</span><span class="p">,</span> <span class="n">PTV3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">NAF2_MARK</span><span class="p">,</span> <span class="n">PSC7_PSC6_FN1</span><span class="p">,</span> <span class="n">PTV2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF3_PTV_SCK_MARK</span><span class="p">,</span> <span class="n">PSC7_PSC6_FN2</span><span class="p">,</span> <span class="n">PTV2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D10_MARK</span><span class="p">,</span> <span class="n">PSC7_PSC6_FN3</span><span class="p">,</span> <span class="n">PTV2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">NAF1_MARK</span><span class="p">,</span> <span class="n">PSC7_PSC6_FN1</span><span class="p">,</span> <span class="n">PTV1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF3_PTV_RXD_MARK</span><span class="p">,</span> <span class="n">PSC7_PSC6_FN2</span><span class="p">,</span> <span class="n">PTV1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D9_MARK</span><span class="p">,</span> <span class="n">PSC7_PSC6_FN3</span><span class="p">,</span> <span class="n">PTV1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">NAF0_MARK</span><span class="p">,</span> <span class="n">PSC7_PSC6_FN1</span><span class="p">,</span> <span class="n">PTV0_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIF3_PTV_TXD_MARK</span><span class="p">,</span> <span class="n">PSC7_PSC6_FN2</span><span class="p">,</span> <span class="n">PTV0_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D8_MARK</span><span class="p">,</span> <span class="n">PSC7_PSC6_FN3</span><span class="p">,</span> <span class="n">PTV0_FN</span><span class="p">),</span>

	<span class="cm">/* PTW FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ7_MARK</span><span class="p">,</span> <span class="n">PTW7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ6_MARK</span><span class="p">,</span> <span class="n">PTW6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ5_MARK</span><span class="p">,</span> <span class="n">PTW5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ4_MARK</span><span class="p">,</span> <span class="n">PSD15_PSD14_FN1</span><span class="p">,</span> <span class="n">PTW4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDLCLK_PTW_MARK</span><span class="p">,</span> <span class="n">PSD15_PSD14_FN2</span><span class="p">,</span> <span class="n">PTW4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ3_MARK</span><span class="p">,</span> <span class="n">PSD13_PSD12_FN1</span><span class="p">,</span> <span class="n">PTW3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">ADTRG_MARK</span><span class="p">,</span> <span class="n">PSD13_PSD12_FN2</span><span class="p">,</span> <span class="n">PTW3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ2_MARK</span><span class="p">,</span> <span class="n">PSD11_PSD10_FN1</span><span class="p">,</span> <span class="n">PTW2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BS_MARK</span><span class="p">,</span> <span class="n">PSD11_PSD10_FN2</span><span class="p">,</span> <span class="n">PTW2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_CKO_MARK</span><span class="p">,</span> <span class="n">PSD11_PSD10_FN3</span><span class="p">,</span> <span class="n">PTW2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ1_MARK</span><span class="p">,</span> <span class="n">PSD9_PSD8_FN1</span><span class="p">,</span> <span class="n">PTW1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIUAISPD_MARK</span><span class="p">,</span> <span class="n">PSD9_PSD8_FN2</span><span class="p">,</span> <span class="n">PTW1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ0_MARK</span><span class="p">,</span> <span class="n">PSD7_PSD6_FN1</span><span class="p">,</span> <span class="n">PTW0_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIUAOSPD_MARK</span><span class="p">,</span> <span class="n">PSD7_PSD6_FN2</span><span class="p">,</span> <span class="n">PTW0_FN</span><span class="p">),</span>

	<span class="cm">/* PTX FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DACK1_MARK</span><span class="p">,</span> <span class="n">PTX7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DREQ1_MARK</span><span class="p">,</span> <span class="n">PSD3_PSD2_FN1</span><span class="p">,</span> <span class="n">PTX6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_PTX_MCK_MARK</span><span class="p">,</span> <span class="n">PSD3_PSD2_FN2</span><span class="p">,</span> <span class="n">PTX6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DACK1_MARK</span><span class="p">,</span> <span class="n">PTX5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRDA_OUT_MARK</span><span class="p">,</span> <span class="n">PSD5_PSD4_FN2</span><span class="p">,</span> <span class="n">PTX5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">DREQ1_MARK</span><span class="p">,</span> <span class="n">PTX4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRDA_IN_MARK</span><span class="p">,</span> <span class="n">PSD5_PSD4_FN2</span><span class="p">,</span> <span class="n">PTX4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS0_SDAT_MARK</span><span class="p">,</span> <span class="n">PTX3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS0_SCK_MARK</span><span class="p">,</span> <span class="n">PTX2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS0_SDEN_MARK</span><span class="p">,</span> <span class="n">PTX1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS0_SPSYNC_MARK</span><span class="p">,</span> <span class="n">PTX0_FN</span><span class="p">),</span>

	<span class="cm">/* PTY FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D7_MARK</span><span class="p">,</span> <span class="n">PTY7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D6_MARK</span><span class="p">,</span> <span class="n">PTY6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D5_MARK</span><span class="p">,</span> <span class="n">PTY5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D4_MARK</span><span class="p">,</span> <span class="n">PTY4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D3_MARK</span><span class="p">,</span> <span class="n">PTY3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D2_MARK</span><span class="p">,</span> <span class="n">PTY2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D1_MARK</span><span class="p">,</span> <span class="n">PTY1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D0_MARK</span><span class="p">,</span> <span class="n">PTY0_FN</span><span class="p">),</span>

	<span class="cm">/* PTZ FN */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIUBOBT_MARK</span><span class="p">,</span> <span class="n">PTZ7_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIUBOLR_MARK</span><span class="p">,</span> <span class="n">PTZ6_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIUBOSLD_MARK</span><span class="p">,</span> <span class="n">PTZ5_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIUBMCK_MARK</span><span class="p">,</span> <span class="n">PTZ4_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_FLD_MARK</span><span class="p">,</span> <span class="n">PSD1_PSD0_FN1</span><span class="p">,</span> <span class="n">PTZ3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIUBFCK_MARK</span><span class="p">,</span> <span class="n">PSD1_PSD0_FN2</span><span class="p">,</span> <span class="n">PTZ3_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_HD1_MARK</span><span class="p">,</span> <span class="n">PSD1_PSD0_FN1</span><span class="p">,</span> <span class="n">PTZ2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIUBILR_MARK</span><span class="p">,</span> <span class="n">PSD1_PSD0_FN2</span><span class="p">,</span> <span class="n">PTZ2_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_VD1_MARK</span><span class="p">,</span> <span class="n">PSD1_PSD0_FN1</span><span class="p">,</span> <span class="n">PTZ1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIUBIBT_MARK</span><span class="p">,</span> <span class="n">PSD1_PSD0_FN2</span><span class="p">,</span> <span class="n">PTZ1_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_CLK1_MARK</span><span class="p">,</span> <span class="n">PSD1_PSD0_FN1</span><span class="p">,</span> <span class="n">PTZ0_FN</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIUBISLD_MARK</span><span class="p">,</span> <span class="n">PSD1_PSD0_FN2</span><span class="p">,</span> <span class="n">PTZ0_FN</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_gpio</span> <span class="n">pinmux_gpios</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* PTA */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTA7</span><span class="p">,</span> <span class="n">PTA7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTA6</span><span class="p">,</span> <span class="n">PTA6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTA5</span><span class="p">,</span> <span class="n">PTA5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTA4</span><span class="p">,</span> <span class="n">PTA4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTA3</span><span class="p">,</span> <span class="n">PTA3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTA2</span><span class="p">,</span> <span class="n">PTA2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTA1</span><span class="p">,</span> <span class="n">PTA1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTA0</span><span class="p">,</span> <span class="n">PTA0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTB */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTB7</span><span class="p">,</span> <span class="n">PTB7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTB6</span><span class="p">,</span> <span class="n">PTB6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTB5</span><span class="p">,</span> <span class="n">PTB5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTB4</span><span class="p">,</span> <span class="n">PTB4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTB3</span><span class="p">,</span> <span class="n">PTB3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTB2</span><span class="p">,</span> <span class="n">PTB2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTB1</span><span class="p">,</span> <span class="n">PTB1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTB0</span><span class="p">,</span> <span class="n">PTB0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTC */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTC7</span><span class="p">,</span> <span class="n">PTC7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTC6</span><span class="p">,</span> <span class="n">PTC6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTC5</span><span class="p">,</span> <span class="n">PTC5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTC4</span><span class="p">,</span> <span class="n">PTC4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTC3</span><span class="p">,</span> <span class="n">PTC3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTC2</span><span class="p">,</span> <span class="n">PTC2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTC1</span><span class="p">,</span> <span class="n">PTC1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTC0</span><span class="p">,</span> <span class="n">PTC0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTD */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTD7</span><span class="p">,</span> <span class="n">PTD7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTD6</span><span class="p">,</span> <span class="n">PTD6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTD5</span><span class="p">,</span> <span class="n">PTD5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTD4</span><span class="p">,</span> <span class="n">PTD4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTD3</span><span class="p">,</span> <span class="n">PTD3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTD2</span><span class="p">,</span> <span class="n">PTD2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTD1</span><span class="p">,</span> <span class="n">PTD1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTD0</span><span class="p">,</span> <span class="n">PTD0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTE */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTE5</span><span class="p">,</span> <span class="n">PTE5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTE4</span><span class="p">,</span> <span class="n">PTE4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTE3</span><span class="p">,</span> <span class="n">PTE3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTE2</span><span class="p">,</span> <span class="n">PTE2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTE1</span><span class="p">,</span> <span class="n">PTE1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTE0</span><span class="p">,</span> <span class="n">PTE0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTF */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTF7</span><span class="p">,</span> <span class="n">PTF7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTF6</span><span class="p">,</span> <span class="n">PTF6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTF5</span><span class="p">,</span> <span class="n">PTF5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTF4</span><span class="p">,</span> <span class="n">PTF4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTF3</span><span class="p">,</span> <span class="n">PTF3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTF2</span><span class="p">,</span> <span class="n">PTF2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTF1</span><span class="p">,</span> <span class="n">PTF1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTF0</span><span class="p">,</span> <span class="n">PTF0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTG */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTG5</span><span class="p">,</span> <span class="n">PTG5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTG4</span><span class="p">,</span> <span class="n">PTG4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTG3</span><span class="p">,</span> <span class="n">PTG3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTG2</span><span class="p">,</span> <span class="n">PTG2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTG1</span><span class="p">,</span> <span class="n">PTG1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTG0</span><span class="p">,</span> <span class="n">PTG0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTH */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTH7</span><span class="p">,</span> <span class="n">PTH7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTH6</span><span class="p">,</span> <span class="n">PTH6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTH5</span><span class="p">,</span> <span class="n">PTH5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTH4</span><span class="p">,</span> <span class="n">PTH4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTH3</span><span class="p">,</span> <span class="n">PTH3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTH2</span><span class="p">,</span> <span class="n">PTH2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTH1</span><span class="p">,</span> <span class="n">PTH1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTH0</span><span class="p">,</span> <span class="n">PTH0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTJ */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTJ7</span><span class="p">,</span> <span class="n">PTJ7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTJ5</span><span class="p">,</span> <span class="n">PTJ5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTJ3</span><span class="p">,</span> <span class="n">PTJ3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTJ2</span><span class="p">,</span> <span class="n">PTJ2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTJ1</span><span class="p">,</span> <span class="n">PTJ1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTJ0</span><span class="p">,</span> <span class="n">PTJ0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTK */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTK7</span><span class="p">,</span> <span class="n">PTK7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTK6</span><span class="p">,</span> <span class="n">PTK6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTK5</span><span class="p">,</span> <span class="n">PTK5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTK4</span><span class="p">,</span> <span class="n">PTK4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTK3</span><span class="p">,</span> <span class="n">PTK3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTK2</span><span class="p">,</span> <span class="n">PTK2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTK1</span><span class="p">,</span> <span class="n">PTK1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTK0</span><span class="p">,</span> <span class="n">PTK0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTL */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTL7</span><span class="p">,</span> <span class="n">PTL7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTL6</span><span class="p">,</span> <span class="n">PTL6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTL5</span><span class="p">,</span> <span class="n">PTL5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTL4</span><span class="p">,</span> <span class="n">PTL4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTL3</span><span class="p">,</span> <span class="n">PTL3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTL2</span><span class="p">,</span> <span class="n">PTL2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTL1</span><span class="p">,</span> <span class="n">PTL1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTL0</span><span class="p">,</span> <span class="n">PTL0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTM */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTM7</span><span class="p">,</span> <span class="n">PTM7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTM6</span><span class="p">,</span> <span class="n">PTM6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTM5</span><span class="p">,</span> <span class="n">PTM5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTM4</span><span class="p">,</span> <span class="n">PTM4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTM3</span><span class="p">,</span> <span class="n">PTM3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTM2</span><span class="p">,</span> <span class="n">PTM2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTM1</span><span class="p">,</span> <span class="n">PTM1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTM0</span><span class="p">,</span> <span class="n">PTM0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTN */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTN7</span><span class="p">,</span> <span class="n">PTN7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTN6</span><span class="p">,</span> <span class="n">PTN6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTN5</span><span class="p">,</span> <span class="n">PTN5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTN4</span><span class="p">,</span> <span class="n">PTN4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTN3</span><span class="p">,</span> <span class="n">PTN3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTN2</span><span class="p">,</span> <span class="n">PTN2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTN1</span><span class="p">,</span> <span class="n">PTN1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTN0</span><span class="p">,</span> <span class="n">PTN0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTQ */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTQ3</span><span class="p">,</span> <span class="n">PTQ3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTQ2</span><span class="p">,</span> <span class="n">PTQ2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTQ1</span><span class="p">,</span> <span class="n">PTQ1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTQ0</span><span class="p">,</span> <span class="n">PTQ0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTR */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTR7</span><span class="p">,</span> <span class="n">PTR7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTR6</span><span class="p">,</span> <span class="n">PTR6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTR5</span><span class="p">,</span> <span class="n">PTR5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTR4</span><span class="p">,</span> <span class="n">PTR4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTR3</span><span class="p">,</span> <span class="n">PTR3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTR2</span><span class="p">,</span> <span class="n">PTR2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTR1</span><span class="p">,</span> <span class="n">PTR1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTR0</span><span class="p">,</span> <span class="n">PTR0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTS */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTS7</span><span class="p">,</span> <span class="n">PTS7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTS6</span><span class="p">,</span> <span class="n">PTS6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTS5</span><span class="p">,</span> <span class="n">PTS5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTS4</span><span class="p">,</span> <span class="n">PTS4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTS3</span><span class="p">,</span> <span class="n">PTS3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTS2</span><span class="p">,</span> <span class="n">PTS2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTS1</span><span class="p">,</span> <span class="n">PTS1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTS0</span><span class="p">,</span> <span class="n">PTS0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTT */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTT5</span><span class="p">,</span> <span class="n">PTT5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTT4</span><span class="p">,</span> <span class="n">PTT4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTT3</span><span class="p">,</span> <span class="n">PTT3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTT2</span><span class="p">,</span> <span class="n">PTT2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTT1</span><span class="p">,</span> <span class="n">PTT1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTT0</span><span class="p">,</span> <span class="n">PTT0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTU */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTU5</span><span class="p">,</span> <span class="n">PTU5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTU4</span><span class="p">,</span> <span class="n">PTU4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTU3</span><span class="p">,</span> <span class="n">PTU3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTU2</span><span class="p">,</span> <span class="n">PTU2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTU1</span><span class="p">,</span> <span class="n">PTU1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTU0</span><span class="p">,</span> <span class="n">PTU0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTV */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTV7</span><span class="p">,</span> <span class="n">PTV7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTV6</span><span class="p">,</span> <span class="n">PTV6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTV5</span><span class="p">,</span> <span class="n">PTV5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTV4</span><span class="p">,</span> <span class="n">PTV4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTV3</span><span class="p">,</span> <span class="n">PTV3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTV2</span><span class="p">,</span> <span class="n">PTV2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTV1</span><span class="p">,</span> <span class="n">PTV1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTV0</span><span class="p">,</span> <span class="n">PTV0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTW */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTW7</span><span class="p">,</span> <span class="n">PTW7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTW6</span><span class="p">,</span> <span class="n">PTW6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTW5</span><span class="p">,</span> <span class="n">PTW5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTW4</span><span class="p">,</span> <span class="n">PTW4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTW3</span><span class="p">,</span> <span class="n">PTW3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTW2</span><span class="p">,</span> <span class="n">PTW2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTW1</span><span class="p">,</span> <span class="n">PTW1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTW0</span><span class="p">,</span> <span class="n">PTW0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTX */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTX7</span><span class="p">,</span> <span class="n">PTX7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTX6</span><span class="p">,</span> <span class="n">PTX6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTX5</span><span class="p">,</span> <span class="n">PTX5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTX4</span><span class="p">,</span> <span class="n">PTX4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTX3</span><span class="p">,</span> <span class="n">PTX3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTX2</span><span class="p">,</span> <span class="n">PTX2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTX1</span><span class="p">,</span> <span class="n">PTX1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTX0</span><span class="p">,</span> <span class="n">PTX0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTY */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTY7</span><span class="p">,</span> <span class="n">PTY7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTY6</span><span class="p">,</span> <span class="n">PTY6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTY5</span><span class="p">,</span> <span class="n">PTY5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTY4</span><span class="p">,</span> <span class="n">PTY4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTY3</span><span class="p">,</span> <span class="n">PTY3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTY2</span><span class="p">,</span> <span class="n">PTY2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTY1</span><span class="p">,</span> <span class="n">PTY1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTY0</span><span class="p">,</span> <span class="n">PTY0_DATA</span><span class="p">),</span>

	<span class="cm">/* PTZ */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTZ7</span><span class="p">,</span> <span class="n">PTZ7_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTZ6</span><span class="p">,</span> <span class="n">PTZ6_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTZ5</span><span class="p">,</span> <span class="n">PTZ5_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTZ4</span><span class="p">,</span> <span class="n">PTZ4_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTZ3</span><span class="p">,</span> <span class="n">PTZ3_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTZ2</span><span class="p">,</span> <span class="n">PTZ2_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTZ1</span><span class="p">,</span> <span class="n">PTZ1_DATA</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_PTZ0</span><span class="p">,</span> <span class="n">PTZ0_DATA</span><span class="p">),</span>

	<span class="cm">/* SCIF0 */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF0_PTT_TXD</span><span class="p">,</span> <span class="n">SCIF0_PTT_TXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF0_PTT_RXD</span><span class="p">,</span> <span class="n">SCIF0_PTT_RXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF0_PTT_SCK</span><span class="p">,</span> <span class="n">SCIF0_PTT_SCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF0_PTU_TXD</span><span class="p">,</span> <span class="n">SCIF0_PTU_TXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF0_PTU_RXD</span><span class="p">,</span> <span class="n">SCIF0_PTU_RXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF0_PTU_SCK</span><span class="p">,</span> <span class="n">SCIF0_PTU_SCK_MARK</span><span class="p">),</span>

	<span class="cm">/* SCIF1 */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF1_PTS_TXD</span><span class="p">,</span> <span class="n">SCIF1_PTS_TXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF1_PTS_RXD</span><span class="p">,</span> <span class="n">SCIF1_PTS_RXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF1_PTS_SCK</span><span class="p">,</span> <span class="n">SCIF1_PTS_SCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF1_PTV_TXD</span><span class="p">,</span> <span class="n">SCIF1_PTV_TXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF1_PTV_RXD</span><span class="p">,</span> <span class="n">SCIF1_PTV_RXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF1_PTV_SCK</span><span class="p">,</span> <span class="n">SCIF1_PTV_SCK_MARK</span><span class="p">),</span>

	<span class="cm">/* SCIF2 */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF2_PTT_TXD</span><span class="p">,</span> <span class="n">SCIF2_PTT_TXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF2_PTT_RXD</span><span class="p">,</span> <span class="n">SCIF2_PTT_RXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF2_PTT_SCK</span><span class="p">,</span> <span class="n">SCIF2_PTT_SCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF2_PTU_TXD</span><span class="p">,</span> <span class="n">SCIF2_PTU_TXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF2_PTU_RXD</span><span class="p">,</span> <span class="n">SCIF2_PTU_RXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF2_PTU_SCK</span><span class="p">,</span> <span class="n">SCIF2_PTU_SCK_MARK</span><span class="p">),</span>

	<span class="cm">/* SCIF3 */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF3_PTS_TXD</span><span class="p">,</span> <span class="n">SCIF3_PTS_TXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF3_PTS_RXD</span><span class="p">,</span> <span class="n">SCIF3_PTS_RXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF3_PTS_SCK</span><span class="p">,</span> <span class="n">SCIF3_PTS_SCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF3_PTS_RTS</span><span class="p">,</span> <span class="n">SCIF3_PTS_RTS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF3_PTS_CTS</span><span class="p">,</span> <span class="n">SCIF3_PTS_CTS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF3_PTV_TXD</span><span class="p">,</span> <span class="n">SCIF3_PTV_TXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF3_PTV_RXD</span><span class="p">,</span> <span class="n">SCIF3_PTV_RXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF3_PTV_SCK</span><span class="p">,</span> <span class="n">SCIF3_PTV_SCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF3_PTV_RTS</span><span class="p">,</span> <span class="n">SCIF3_PTV_RTS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF3_PTV_CTS</span><span class="p">,</span> <span class="n">SCIF3_PTV_CTS_MARK</span><span class="p">),</span>

	<span class="cm">/* SCIF4 */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF4_PTE_TXD</span><span class="p">,</span> <span class="n">SCIF4_PTE_TXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF4_PTE_RXD</span><span class="p">,</span> <span class="n">SCIF4_PTE_RXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF4_PTE_SCK</span><span class="p">,</span> <span class="n">SCIF4_PTE_SCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF4_PTN_TXD</span><span class="p">,</span> <span class="n">SCIF4_PTN_TXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF4_PTN_RXD</span><span class="p">,</span> <span class="n">SCIF4_PTN_RXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF4_PTN_SCK</span><span class="p">,</span> <span class="n">SCIF4_PTN_SCK_MARK</span><span class="p">),</span>

	<span class="cm">/* SCIF5 */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF5_PTE_TXD</span><span class="p">,</span> <span class="n">SCIF5_PTE_TXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF5_PTE_RXD</span><span class="p">,</span> <span class="n">SCIF5_PTE_RXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF5_PTE_SCK</span><span class="p">,</span> <span class="n">SCIF5_PTE_SCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF5_PTN_TXD</span><span class="p">,</span> <span class="n">SCIF5_PTN_TXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF5_PTN_RXD</span><span class="p">,</span> <span class="n">SCIF5_PTN_RXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SCIF5_PTN_SCK</span><span class="p">,</span> <span class="n">SCIF5_PTN_SCK_MARK</span><span class="p">),</span>

	<span class="cm">/* CEU */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VIO_D15</span><span class="p">,</span> <span class="n">VIO_D15_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VIO_D14</span><span class="p">,</span> <span class="n">VIO_D14_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VIO_D13</span><span class="p">,</span> <span class="n">VIO_D13_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VIO_D12</span><span class="p">,</span> <span class="n">VIO_D12_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VIO_D11</span><span class="p">,</span> <span class="n">VIO_D11_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VIO_D10</span><span class="p">,</span> <span class="n">VIO_D10_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VIO_D9</span><span class="p">,</span> <span class="n">VIO_D9_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VIO_D8</span><span class="p">,</span> <span class="n">VIO_D8_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VIO_D7</span><span class="p">,</span> <span class="n">VIO_D7_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VIO_D6</span><span class="p">,</span> <span class="n">VIO_D6_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VIO_D5</span><span class="p">,</span> <span class="n">VIO_D5_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VIO_D4</span><span class="p">,</span> <span class="n">VIO_D4_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VIO_D3</span><span class="p">,</span> <span class="n">VIO_D3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VIO_D2</span><span class="p">,</span> <span class="n">VIO_D2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VIO_D1</span><span class="p">,</span> <span class="n">VIO_D1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VIO_D0</span><span class="p">,</span> <span class="n">VIO_D0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VIO_CLK1</span><span class="p">,</span> <span class="n">VIO_CLK1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VIO_VD1</span><span class="p">,</span> <span class="n">VIO_VD1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VIO_HD1</span><span class="p">,</span> <span class="n">VIO_HD1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VIO_FLD</span><span class="p">,</span> <span class="n">VIO_FLD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VIO_CKO</span><span class="p">,</span> <span class="n">VIO_CKO_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VIO_VD2</span><span class="p">,</span> <span class="n">VIO_VD2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VIO_HD2</span><span class="p">,</span> <span class="n">VIO_HD2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_VIO_CLK2</span><span class="p">,</span> <span class="n">VIO_CLK2_MARK</span><span class="p">),</span>

	<span class="cm">/* LCDC */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDD23</span><span class="p">,</span> <span class="n">LCDD23_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDD22</span><span class="p">,</span> <span class="n">LCDD22_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDD21</span><span class="p">,</span> <span class="n">LCDD21_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDD20</span><span class="p">,</span> <span class="n">LCDD20_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDD19</span><span class="p">,</span> <span class="n">LCDD19_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDD18</span><span class="p">,</span> <span class="n">LCDD18_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDD17</span><span class="p">,</span> <span class="n">LCDD17_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDD16</span><span class="p">,</span> <span class="n">LCDD16_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDD15</span><span class="p">,</span> <span class="n">LCDD15_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDD14</span><span class="p">,</span> <span class="n">LCDD14_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDD13</span><span class="p">,</span> <span class="n">LCDD13_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDD12</span><span class="p">,</span> <span class="n">LCDD12_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDD11</span><span class="p">,</span> <span class="n">LCDD11_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDD10</span><span class="p">,</span> <span class="n">LCDD10_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDD9</span><span class="p">,</span> <span class="n">LCDD9_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDD8</span><span class="p">,</span> <span class="n">LCDD8_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDD7</span><span class="p">,</span> <span class="n">LCDD7_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDD6</span><span class="p">,</span> <span class="n">LCDD6_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDD5</span><span class="p">,</span> <span class="n">LCDD5_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDD4</span><span class="p">,</span> <span class="n">LCDD4_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDD3</span><span class="p">,</span> <span class="n">LCDD3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDD2</span><span class="p">,</span> <span class="n">LCDD2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDD1</span><span class="p">,</span> <span class="n">LCDD1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDD0</span><span class="p">,</span> <span class="n">LCDD0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDLCLK_PTR</span><span class="p">,</span> <span class="n">LCDLCLK_PTR_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDLCLK_PTW</span><span class="p">,</span> <span class="n">LCDLCLK_PTW_MARK</span><span class="p">),</span>
	<span class="cm">/* Main LCD */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDDON</span><span class="p">,</span> <span class="n">LCDDON_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDVCPWC</span><span class="p">,</span> <span class="n">LCDVCPWC_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDVEPWC</span><span class="p">,</span> <span class="n">LCDVEPWC_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDVSYN</span><span class="p">,</span> <span class="n">LCDVSYN_MARK</span><span class="p">),</span>
	<span class="cm">/* Main LCD - RGB Mode */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDDCK</span><span class="p">,</span> <span class="n">LCDDCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDHSYN</span><span class="p">,</span> <span class="n">LCDHSYN_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDDISP</span><span class="p">,</span> <span class="n">LCDDISP_MARK</span><span class="p">),</span>
	<span class="cm">/* Main LCD - SYS Mode */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDRS</span><span class="p">,</span> <span class="n">LCDRS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDCS</span><span class="p">,</span> <span class="n">LCDCS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDWR</span><span class="p">,</span> <span class="n">LCDWR_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_LCDRD</span><span class="p">,</span> <span class="n">LCDRD_MARK</span><span class="p">),</span>

	<span class="cm">/* IRQ */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ0</span><span class="p">,</span> <span class="n">IRQ0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ1</span><span class="p">,</span> <span class="n">IRQ1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ2</span><span class="p">,</span> <span class="n">IRQ2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ3</span><span class="p">,</span> <span class="n">IRQ3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ4</span><span class="p">,</span> <span class="n">IRQ4_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ5</span><span class="p">,</span> <span class="n">IRQ5_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ6</span><span class="p">,</span> <span class="n">IRQ6_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRQ7</span><span class="p">,</span> <span class="n">IRQ7_MARK</span><span class="p">),</span>

	<span class="cm">/* AUD */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_AUDCK</span><span class="p">,</span> <span class="n">AUDCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_AUDSYNC</span><span class="p">,</span> <span class="n">AUDSYNC_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_AUDATA3</span><span class="p">,</span> <span class="n">AUDATA3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_AUDATA2</span><span class="p">,</span> <span class="n">AUDATA2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_AUDATA1</span><span class="p">,</span> <span class="n">AUDATA1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_AUDATA0</span><span class="p">,</span> <span class="n">AUDATA0_MARK</span><span class="p">),</span>

	<span class="cm">/* SDHI0 (PTD) */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDHI0CD_PTD</span><span class="p">,</span> <span class="n">SDHI0CD_PTD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDHI0WP_PTD</span><span class="p">,</span> <span class="n">SDHI0WP_PTD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDHI0D3_PTD</span><span class="p">,</span> <span class="n">SDHI0D3_PTD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDHI0D2_PTD</span><span class="p">,</span> <span class="n">SDHI0D2_PTD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDHI0D1_PTD</span><span class="p">,</span> <span class="n">SDHI0D1_PTD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDHI0D0_PTD</span><span class="p">,</span> <span class="n">SDHI0D0_PTD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDHI0CMD_PTD</span><span class="p">,</span> <span class="n">SDHI0CMD_PTD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDHI0CLK_PTD</span><span class="p">,</span> <span class="n">SDHI0CLK_PTD_MARK</span><span class="p">),</span>

	<span class="cm">/* SDHI0 (PTS) */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDHI0CD_PTS</span><span class="p">,</span> <span class="n">SDHI0CD_PTS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDHI0WP_PTS</span><span class="p">,</span> <span class="n">SDHI0WP_PTS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDHI0D3_PTS</span><span class="p">,</span> <span class="n">SDHI0D3_PTS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDHI0D2_PTS</span><span class="p">,</span> <span class="n">SDHI0D2_PTS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDHI0D1_PTS</span><span class="p">,</span> <span class="n">SDHI0D1_PTS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDHI0D0_PTS</span><span class="p">,</span> <span class="n">SDHI0D0_PTS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDHI0CMD_PTS</span><span class="p">,</span> <span class="n">SDHI0CMD_PTS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDHI0CLK_PTS</span><span class="p">,</span> <span class="n">SDHI0CLK_PTS_MARK</span><span class="p">),</span>

	<span class="cm">/* SDHI1 */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDHI1CD</span><span class="p">,</span> <span class="n">SDHI1CD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDHI1WP</span><span class="p">,</span> <span class="n">SDHI1WP_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDHI1D3</span><span class="p">,</span> <span class="n">SDHI1D3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDHI1D2</span><span class="p">,</span> <span class="n">SDHI1D2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDHI1D1</span><span class="p">,</span> <span class="n">SDHI1D1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDHI1D0</span><span class="p">,</span> <span class="n">SDHI1D0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDHI1CMD</span><span class="p">,</span> <span class="n">SDHI1CMD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SDHI1CLK</span><span class="p">,</span> <span class="n">SDHI1CLK_MARK</span><span class="p">),</span>

	<span class="cm">/* SIUA */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIUAFCK</span><span class="p">,</span> <span class="n">SIUAFCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIUAILR</span><span class="p">,</span> <span class="n">SIUAILR_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIUAIBT</span><span class="p">,</span> <span class="n">SIUAIBT_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIUAISLD</span><span class="p">,</span> <span class="n">SIUAISLD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIUAOLR</span><span class="p">,</span> <span class="n">SIUAOLR_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIUAOBT</span><span class="p">,</span> <span class="n">SIUAOBT_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIUAOSLD</span><span class="p">,</span> <span class="n">SIUAOSLD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIUAMCK</span><span class="p">,</span> <span class="n">SIUAMCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIUAISPD</span><span class="p">,</span> <span class="n">SIUAISPD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIUOSPD</span><span class="p">,</span> <span class="n">SIUAOSPD_MARK</span><span class="p">),</span>

	<span class="cm">/* SIUB */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIUBFCK</span><span class="p">,</span> <span class="n">SIUBFCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIUBILR</span><span class="p">,</span> <span class="n">SIUBILR_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIUBIBT</span><span class="p">,</span> <span class="n">SIUBIBT_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIUBISLD</span><span class="p">,</span> <span class="n">SIUBISLD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIUBOLR</span><span class="p">,</span> <span class="n">SIUBOLR_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIUBOBT</span><span class="p">,</span> <span class="n">SIUBOBT_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIUBOSLD</span><span class="p">,</span> <span class="n">SIUBOSLD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_SIUBMCK</span><span class="p">,</span> <span class="n">SIUBMCK_MARK</span><span class="p">),</span>

	<span class="cm">/* IRDA */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRDA_IN</span><span class="p">,</span> <span class="n">IRDA_IN_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IRDA_OUT</span><span class="p">,</span> <span class="n">IRDA_OUT_MARK</span><span class="p">),</span>

	<span class="cm">/* VOU */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DV_CLKI</span><span class="p">,</span> <span class="n">DV_CLKI_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DV_CLK</span><span class="p">,</span> <span class="n">DV_CLK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DV_HSYNC</span><span class="p">,</span> <span class="n">DV_HSYNC_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DV_VSYNC</span><span class="p">,</span> <span class="n">DV_VSYNC_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DV_D15</span><span class="p">,</span> <span class="n">DV_D15_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DV_D14</span><span class="p">,</span> <span class="n">DV_D14_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DV_D13</span><span class="p">,</span> <span class="n">DV_D13_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DV_D12</span><span class="p">,</span> <span class="n">DV_D12_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DV_D11</span><span class="p">,</span> <span class="n">DV_D11_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DV_D10</span><span class="p">,</span> <span class="n">DV_D10_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DV_D9</span><span class="p">,</span> <span class="n">DV_D9_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DV_D8</span><span class="p">,</span> <span class="n">DV_D8_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DV_D7</span><span class="p">,</span> <span class="n">DV_D7_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DV_D6</span><span class="p">,</span> <span class="n">DV_D6_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DV_D5</span><span class="p">,</span> <span class="n">DV_D5_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DV_D4</span><span class="p">,</span> <span class="n">DV_D4_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DV_D3</span><span class="p">,</span> <span class="n">DV_D3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DV_D2</span><span class="p">,</span> <span class="n">DV_D2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DV_D1</span><span class="p">,</span> <span class="n">DV_D1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DV_D0</span><span class="p">,</span> <span class="n">DV_D0_MARK</span><span class="p">),</span>

	<span class="cm">/* KEYSC */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_KEYIN0</span><span class="p">,</span> <span class="n">KEYIN0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_KEYIN1</span><span class="p">,</span> <span class="n">KEYIN1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_KEYIN2</span><span class="p">,</span> <span class="n">KEYIN2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_KEYIN3</span><span class="p">,</span> <span class="n">KEYIN3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_KEYIN4</span><span class="p">,</span> <span class="n">KEYIN4_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_KEYOUT0</span><span class="p">,</span> <span class="n">KEYOUT0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_KEYOUT1</span><span class="p">,</span> <span class="n">KEYOUT1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_KEYOUT2</span><span class="p">,</span> <span class="n">KEYOUT2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_KEYOUT3</span><span class="p">,</span> <span class="n">KEYOUT3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_KEYOUT4_IN6</span><span class="p">,</span> <span class="n">KEYOUT4_IN6_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_KEYOUT5_IN5</span><span class="p">,</span> <span class="n">KEYOUT5_IN5_MARK</span><span class="p">),</span>

	<span class="cm">/* MSIOF0 (PTF) */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_MSIOF0_PTF_TXD</span><span class="p">,</span> <span class="n">MSIOF0_PTF_TXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_MSIOF0_PTF_RXD</span><span class="p">,</span> <span class="n">MSIOF0_PTF_RXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_MSIOF0_PTF_MCK</span><span class="p">,</span> <span class="n">MSIOF0_PTF_MCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_MSIOF0_PTF_TSYNC</span><span class="p">,</span> <span class="n">MSIOF0_PTF_TSYNC_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_MSIOF0_PTF_TSCK</span><span class="p">,</span> <span class="n">MSIOF0_PTF_TSCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_MSIOF0_PTF_RSYNC</span><span class="p">,</span> <span class="n">MSIOF0_PTF_RSYNC_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_MSIOF0_PTF_RSCK</span><span class="p">,</span> <span class="n">MSIOF0_PTF_RSCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_MSIOF0_PTF_SS1</span><span class="p">,</span> <span class="n">MSIOF0_PTF_SS1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_MSIOF0_PTF_SS2</span><span class="p">,</span> <span class="n">MSIOF0_PTF_SS2_MARK</span><span class="p">),</span>

	<span class="cm">/* MSIOF0 (PTT+PTX) */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_MSIOF0_PTT_TXD</span><span class="p">,</span> <span class="n">MSIOF0_PTT_TXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_MSIOF0_PTT_RXD</span><span class="p">,</span> <span class="n">MSIOF0_PTT_RXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_MSIOF0_PTX_MCK</span><span class="p">,</span> <span class="n">MSIOF0_PTX_MCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_MSIOF0_PTT_TSYNC</span><span class="p">,</span> <span class="n">MSIOF0_PTT_TSYNC_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_MSIOF0_PTT_TSCK</span><span class="p">,</span> <span class="n">MSIOF0_PTT_TSCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_MSIOF0_PTT_RSYNC</span><span class="p">,</span> <span class="n">MSIOF0_PTT_RSYNC_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_MSIOF0_PTT_RSCK</span><span class="p">,</span> <span class="n">MSIOF0_PTT_RSCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_MSIOF0_PTT_SS1</span><span class="p">,</span> <span class="n">MSIOF0_PTT_SS1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_MSIOF0_PTT_SS2</span><span class="p">,</span> <span class="n">MSIOF0_PTT_SS2_MARK</span><span class="p">),</span>

	<span class="cm">/* MSIOF1 */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_MSIOF1_TXD</span><span class="p">,</span> <span class="n">MSIOF1_TXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_MSIOF1_RXD</span><span class="p">,</span> <span class="n">MSIOF1_RXD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_MSIOF1_MCK</span><span class="p">,</span> <span class="n">MSIOF1_MCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_MSIOF1_TSYNC</span><span class="p">,</span> <span class="n">MSIOF1_TSYNC_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_MSIOF1_TSCK</span><span class="p">,</span> <span class="n">MSIOF1_TSCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_MSIOF1_RSYNC</span><span class="p">,</span> <span class="n">MSIOF1_RSYNC_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_MSIOF1_RSCK</span><span class="p">,</span> <span class="n">MSIOF1_RSCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_MSIOF1_SS1</span><span class="p">,</span> <span class="n">MSIOF1_SS1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_MSIOF1_SS2</span><span class="p">,</span> <span class="n">MSIOF1_SS2_MARK</span><span class="p">),</span>

	<span class="cm">/* TSIF */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TS0_SDAT</span><span class="p">,</span> <span class="n">TS0_SDAT_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TS0_SCK</span><span class="p">,</span> <span class="n">TS0_SCK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TS0_SDEN</span><span class="p">,</span> <span class="n">TS0_SDEN_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TS0_SPSYNC</span><span class="p">,</span> <span class="n">TS0_SPSYNC_MARK</span><span class="p">),</span>

	<span class="cm">/* FLCTL */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_FCE</span><span class="p">,</span> <span class="n">FCE_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_NAF7</span><span class="p">,</span> <span class="n">NAF7_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_NAF6</span><span class="p">,</span> <span class="n">NAF6_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_NAF5</span><span class="p">,</span> <span class="n">NAF5_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_NAF4</span><span class="p">,</span> <span class="n">NAF4_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_NAF3</span><span class="p">,</span> <span class="n">NAF3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_NAF2</span><span class="p">,</span> <span class="n">NAF2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_NAF1</span><span class="p">,</span> <span class="n">NAF1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_NAF0</span><span class="p">,</span> <span class="n">NAF0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_FCDE</span><span class="p">,</span> <span class="n">FCDE_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_FOE</span><span class="p">,</span> <span class="n">FOE_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_FSC</span><span class="p">,</span> <span class="n">FSC_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_FWE</span><span class="p">,</span> <span class="n">FWE_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_FRB</span><span class="p">,</span> <span class="n">FRB_MARK</span><span class="p">),</span>

	<span class="cm">/* DMAC */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DACK1</span><span class="p">,</span> <span class="n">DACK1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DREQ1</span><span class="p">,</span> <span class="n">DREQ1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DACK0</span><span class="p">,</span> <span class="n">DACK0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DREQ0</span><span class="p">,</span> <span class="n">DREQ0_MARK</span><span class="p">),</span>

	<span class="cm">/* ADC */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_AN3</span><span class="p">,</span> <span class="n">AN3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_AN2</span><span class="p">,</span> <span class="n">AN2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_AN1</span><span class="p">,</span> <span class="n">AN1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_AN0</span><span class="p">,</span> <span class="n">AN0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_ADTRG</span><span class="p">,</span> <span class="n">ADTRG_MARK</span><span class="p">),</span>

	<span class="cm">/* CPG */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_STATUS0</span><span class="p">,</span> <span class="n">STATUS0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_PDSTATUS</span><span class="p">,</span> <span class="n">PDSTATUS_MARK</span><span class="p">),</span>

	<span class="cm">/* TPU */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TPUTO0</span><span class="p">,</span> <span class="n">TPUTO0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TPUTO1</span><span class="p">,</span> <span class="n">TPUTO1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TPUTO2</span><span class="p">,</span> <span class="n">TPUTO2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_TPUTO3</span><span class="p">,</span> <span class="n">TPUTO3_MARK</span><span class="p">),</span>

	<span class="cm">/* BSC */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D31</span><span class="p">,</span> <span class="n">D31_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D30</span><span class="p">,</span> <span class="n">D30_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D29</span><span class="p">,</span> <span class="n">D29_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D28</span><span class="p">,</span> <span class="n">D28_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D27</span><span class="p">,</span> <span class="n">D27_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D26</span><span class="p">,</span> <span class="n">D26_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D25</span><span class="p">,</span> <span class="n">D25_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D24</span><span class="p">,</span> <span class="n">D24_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D23</span><span class="p">,</span> <span class="n">D23_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D22</span><span class="p">,</span> <span class="n">D22_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D21</span><span class="p">,</span> <span class="n">D21_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D20</span><span class="p">,</span> <span class="n">D20_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D19</span><span class="p">,</span> <span class="n">D19_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D18</span><span class="p">,</span> <span class="n">D18_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D17</span><span class="p">,</span> <span class="n">D17_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_D16</span><span class="p">,</span> <span class="n">D16_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IOIS16</span><span class="p">,</span> <span class="n">IOIS16_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_WAIT</span><span class="p">,</span> <span class="n">WAIT_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_BS</span><span class="p">,</span> <span class="n">BS_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_A25</span><span class="p">,</span> <span class="n">A25_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_A24</span><span class="p">,</span> <span class="n">A24_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_A23</span><span class="p">,</span> <span class="n">A23_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_A22</span><span class="p">,</span> <span class="n">A22_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_CS6B_CE1B</span><span class="p">,</span> <span class="n">CS6B_CE1B_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_CS6A_CE2B</span><span class="p">,</span> <span class="n">CS6A_CE2B_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_CS5B_CE1A</span><span class="p">,</span> <span class="n">CS5B_CE1A_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_CS5A_CE2A</span><span class="p">,</span> <span class="n">CS5A_CE2A_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_WE3_ICIOWR</span><span class="p">,</span> <span class="n">WE3_ICIOWR_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_WE2_ICIORD</span><span class="p">,</span> <span class="n">WE2_ICIORD_MARK</span><span class="p">),</span>

	<span class="cm">/* ATAPI */</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IDED15</span><span class="p">,</span> <span class="n">IDED15_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IDED14</span><span class="p">,</span> <span class="n">IDED14_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IDED13</span><span class="p">,</span> <span class="n">IDED13_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IDED12</span><span class="p">,</span> <span class="n">IDED12_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IDED11</span><span class="p">,</span> <span class="n">IDED11_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IDED10</span><span class="p">,</span> <span class="n">IDED10_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IDED9</span><span class="p">,</span> <span class="n">IDED9_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IDED8</span><span class="p">,</span> <span class="n">IDED8_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IDED7</span><span class="p">,</span> <span class="n">IDED7_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IDED6</span><span class="p">,</span> <span class="n">IDED6_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IDED5</span><span class="p">,</span> <span class="n">IDED5_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IDED4</span><span class="p">,</span> <span class="n">IDED4_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IDED3</span><span class="p">,</span> <span class="n">IDED3_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IDED2</span><span class="p">,</span> <span class="n">IDED2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IDED1</span><span class="p">,</span> <span class="n">IDED1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IDED0</span><span class="p">,</span> <span class="n">IDED0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_DIRECTION</span><span class="p">,</span> <span class="n">DIRECTION_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_EXBUF_ENB</span><span class="p">,</span> <span class="n">EXBUF_ENB_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IDERST</span><span class="p">,</span> <span class="n">IDERST_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IODACK</span><span class="p">,</span> <span class="n">IODACK_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IODREQ</span><span class="p">,</span> <span class="n">IODREQ_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IDEIORDY</span><span class="p">,</span> <span class="n">IDEIORDY_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IDEINT</span><span class="p">,</span> <span class="n">IDEINT_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IDEIOWR</span><span class="p">,</span> <span class="n">IDEIOWR_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IDEIORD</span><span class="p">,</span> <span class="n">IDEIORD_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IDECS1</span><span class="p">,</span> <span class="n">IDECS1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IDECS0</span><span class="p">,</span> <span class="n">IDECS0_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IDEA2</span><span class="p">,</span> <span class="n">IDEA2_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IDEA1</span><span class="p">,</span> <span class="n">IDEA1_MARK</span><span class="p">),</span>
	<span class="n">PINMUX_GPIO</span><span class="p">(</span><span class="n">GPIO_FN_IDEA0</span><span class="p">,</span> <span class="n">IDEA0_MARK</span><span class="p">),</span>
 <span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_cfg_reg</span> <span class="n">pinmux_config_regs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PACR&quot;</span><span class="p">,</span> <span class="mh">0xa4050100</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTA7_FN</span><span class="p">,</span> <span class="n">PTA7_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTA7_IN</span><span class="p">,</span>
		<span class="n">PTA6_FN</span><span class="p">,</span> <span class="n">PTA6_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTA6_IN</span><span class="p">,</span>
		<span class="n">PTA5_FN</span><span class="p">,</span> <span class="n">PTA5_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTA5_IN</span><span class="p">,</span>
		<span class="n">PTA4_FN</span><span class="p">,</span> <span class="n">PTA4_OUT</span><span class="p">,</span> <span class="n">PTA4_IN_PU</span><span class="p">,</span> <span class="n">PTA4_IN</span><span class="p">,</span>
		<span class="n">PTA3_FN</span><span class="p">,</span> <span class="n">PTA3_OUT</span><span class="p">,</span> <span class="n">PTA3_IN_PU</span><span class="p">,</span> <span class="n">PTA3_IN</span><span class="p">,</span>
		<span class="n">PTA2_FN</span><span class="p">,</span> <span class="n">PTA2_OUT</span><span class="p">,</span> <span class="n">PTA2_IN_PU</span><span class="p">,</span> <span class="n">PTA2_IN</span><span class="p">,</span>
		<span class="n">PTA1_FN</span><span class="p">,</span> <span class="n">PTA1_OUT</span><span class="p">,</span> <span class="n">PTA1_IN_PU</span><span class="p">,</span> <span class="n">PTA1_IN</span><span class="p">,</span>
		<span class="n">PTA0_FN</span><span class="p">,</span> <span class="n">PTA0_OUT</span><span class="p">,</span> <span class="n">PTA0_IN_PU</span><span class="p">,</span> <span class="n">PTA0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PBCR&quot;</span><span class="p">,</span> <span class="mh">0xa4050102</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTB7_FN</span><span class="p">,</span> <span class="n">PTB7_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTB7_IN</span><span class="p">,</span>
		<span class="n">PTB6_FN</span><span class="p">,</span> <span class="n">PTB6_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTB6_IN</span><span class="p">,</span>
		<span class="n">PTB5_FN</span><span class="p">,</span> <span class="n">PTB5_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTB5_IN</span><span class="p">,</span>
		<span class="n">PTB4_FN</span><span class="p">,</span> <span class="n">PTB4_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTB4_IN</span><span class="p">,</span>
		<span class="n">PTB3_FN</span><span class="p">,</span> <span class="n">PTB3_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTB3_IN</span><span class="p">,</span>
		<span class="n">PTB2_FN</span><span class="p">,</span> <span class="n">PTB2_OUT</span><span class="p">,</span> <span class="n">PTB2_IN_PU</span><span class="p">,</span> <span class="n">PTB2_IN</span><span class="p">,</span>
		<span class="n">PTB1_FN</span><span class="p">,</span> <span class="n">PTB1_OUT</span><span class="p">,</span> <span class="n">PTB1_IN_PU</span><span class="p">,</span> <span class="n">PTB1_IN</span><span class="p">,</span>
		<span class="n">PTB0_FN</span><span class="p">,</span> <span class="n">PTB0_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTB0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PCCR&quot;</span><span class="p">,</span> <span class="mh">0xa4050104</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTC7_FN</span><span class="p">,</span> <span class="n">PTC7_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTC7_IN</span><span class="p">,</span>
		<span class="n">PTC6_FN</span><span class="p">,</span> <span class="n">PTC6_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTC6_IN</span><span class="p">,</span>
		<span class="n">PTC5_FN</span><span class="p">,</span> <span class="n">PTC5_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTC5_IN</span><span class="p">,</span>
		<span class="n">PTC4_FN</span><span class="p">,</span> <span class="n">PTC4_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTC4_IN</span><span class="p">,</span>
		<span class="n">PTC3_FN</span><span class="p">,</span> <span class="n">PTC3_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTC3_IN</span><span class="p">,</span>
		<span class="n">PTC2_FN</span><span class="p">,</span> <span class="n">PTC2_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTC2_IN</span><span class="p">,</span>
		<span class="n">PTC1_FN</span><span class="p">,</span> <span class="n">PTC1_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTC1_IN</span><span class="p">,</span>
		<span class="n">PTC0_FN</span><span class="p">,</span> <span class="n">PTC0_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTC0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PDCR&quot;</span><span class="p">,</span> <span class="mh">0xa4050106</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTD7_FN</span><span class="p">,</span> <span class="n">PTD7_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTD7_IN</span><span class="p">,</span>
		<span class="n">PTD6_FN</span><span class="p">,</span> <span class="n">PTD6_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTD6_IN</span><span class="p">,</span>
		<span class="n">PTD5_FN</span><span class="p">,</span> <span class="n">PTD5_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTD5_IN</span><span class="p">,</span>
		<span class="n">PTD4_FN</span><span class="p">,</span> <span class="n">PTD4_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTD4_IN</span><span class="p">,</span>
		<span class="n">PTD3_FN</span><span class="p">,</span> <span class="n">PTD3_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTD3_IN</span><span class="p">,</span>
		<span class="n">PTD2_FN</span><span class="p">,</span> <span class="n">PTD2_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTD2_IN</span><span class="p">,</span>
		<span class="n">PTD1_FN</span><span class="p">,</span> <span class="n">PTD1_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTD1_IN</span><span class="p">,</span>
		<span class="n">PTD0_FN</span><span class="p">,</span> <span class="n">PTD0_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTD0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PECR&quot;</span><span class="p">,</span> <span class="mh">0xa4050108</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTE5_FN</span><span class="p">,</span> <span class="n">PTE5_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTE5_IN</span><span class="p">,</span>
		<span class="n">PTE4_FN</span><span class="p">,</span> <span class="n">PTE4_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTE4_IN</span><span class="p">,</span>
		<span class="n">PTE3_FN</span><span class="p">,</span> <span class="n">PTE3_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTE3_IN</span><span class="p">,</span>
		<span class="n">PTE2_FN</span><span class="p">,</span> <span class="n">PTE2_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTE2_IN</span><span class="p">,</span>
		<span class="n">PTE1_FN</span><span class="p">,</span> <span class="n">PTE1_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTE1_IN</span><span class="p">,</span>
		<span class="n">PTE0_FN</span><span class="p">,</span> <span class="n">PTE0_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTE0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PFCR&quot;</span><span class="p">,</span> <span class="mh">0xa405010a</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTF7_FN</span><span class="p">,</span> <span class="n">PTF7_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTF7_IN</span><span class="p">,</span>
		<span class="n">PTF6_FN</span><span class="p">,</span> <span class="n">PTF6_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTF6_IN</span><span class="p">,</span>
		<span class="n">PTF5_FN</span><span class="p">,</span> <span class="n">PTF5_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTF5_IN</span><span class="p">,</span>
		<span class="n">PTF4_FN</span><span class="p">,</span> <span class="n">PTF4_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTF4_IN</span><span class="p">,</span>
		<span class="n">PTF3_FN</span><span class="p">,</span> <span class="n">PTF3_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTF3_IN</span><span class="p">,</span>
		<span class="n">PTF2_FN</span><span class="p">,</span> <span class="n">PTF2_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTF2_IN</span><span class="p">,</span>
		<span class="n">PTF1_FN</span><span class="p">,</span> <span class="n">PTF1_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTF1_IN</span><span class="p">,</span>
		<span class="n">PTF0_FN</span><span class="p">,</span> <span class="n">PTF0_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTF0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PGCR&quot;</span><span class="p">,</span> <span class="mh">0xa405010c</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTG5_FN</span><span class="p">,</span> <span class="n">PTG5_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTG4_FN</span><span class="p">,</span> <span class="n">PTG4_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTG3_FN</span><span class="p">,</span> <span class="n">PTG3_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTG2_FN</span><span class="p">,</span> <span class="n">PTG2_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTG1_FN</span><span class="p">,</span> <span class="n">PTG1_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTG0_FN</span><span class="p">,</span> <span class="n">PTG0_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PHCR&quot;</span><span class="p">,</span> <span class="mh">0xa405010e</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTH7_FN</span><span class="p">,</span> <span class="n">PTH7_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTH7_IN</span><span class="p">,</span>
		<span class="n">PTH6_FN</span><span class="p">,</span> <span class="n">PTH6_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTH6_IN</span><span class="p">,</span>
		<span class="n">PTH5_FN</span><span class="p">,</span> <span class="n">PTH5_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTH5_IN</span><span class="p">,</span>
		<span class="n">PTH4_FN</span><span class="p">,</span> <span class="n">PTH4_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTH4_IN</span><span class="p">,</span>
		<span class="n">PTH3_FN</span><span class="p">,</span> <span class="n">PTH3_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTH3_IN</span><span class="p">,</span>
		<span class="n">PTH2_FN</span><span class="p">,</span> <span class="n">PTH2_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTH2_IN</span><span class="p">,</span>
		<span class="n">PTH1_FN</span><span class="p">,</span> <span class="n">PTH1_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTH1_IN</span><span class="p">,</span>
		<span class="n">PTH0_FN</span><span class="p">,</span> <span class="n">PTH0_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTH0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PJCR&quot;</span><span class="p">,</span> <span class="mh">0xa4050110</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTJ7_FN</span><span class="p">,</span> <span class="n">PTJ7_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTJ5_FN</span><span class="p">,</span> <span class="n">PTJ5_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTJ3_FN</span><span class="p">,</span> <span class="n">PTJ3_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTJ3_IN</span><span class="p">,</span>
		<span class="n">PTJ2_FN</span><span class="p">,</span> <span class="n">PTJ2_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTJ2_IN</span><span class="p">,</span>
		<span class="n">PTJ1_FN</span><span class="p">,</span> <span class="n">PTJ1_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTJ1_IN</span><span class="p">,</span>
		<span class="n">PTJ0_FN</span><span class="p">,</span> <span class="n">PTJ0_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTJ0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PKCR&quot;</span><span class="p">,</span> <span class="mh">0xa4050112</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTK7_FN</span><span class="p">,</span> <span class="n">PTK7_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTK7_IN</span><span class="p">,</span>
		<span class="n">PTK6_FN</span><span class="p">,</span> <span class="n">PTK6_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTK6_IN</span><span class="p">,</span>
		<span class="n">PTK5_FN</span><span class="p">,</span> <span class="n">PTK5_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTK5_IN</span><span class="p">,</span>
		<span class="n">PTK4_FN</span><span class="p">,</span> <span class="n">PTK4_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTK4_IN</span><span class="p">,</span>
		<span class="n">PTK3_FN</span><span class="p">,</span> <span class="n">PTK3_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTK3_IN</span><span class="p">,</span>
		<span class="n">PTK2_FN</span><span class="p">,</span> <span class="n">PTK2_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTK2_IN</span><span class="p">,</span>
		<span class="n">PTK1_FN</span><span class="p">,</span> <span class="n">PTK1_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTK1_IN</span><span class="p">,</span>
		<span class="n">PTK0_FN</span><span class="p">,</span> <span class="n">PTK0_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTK0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PLCR&quot;</span><span class="p">,</span> <span class="mh">0xa4050114</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTL7_FN</span><span class="p">,</span> <span class="n">PTL7_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTL7_IN</span><span class="p">,</span>
		<span class="n">PTL6_FN</span><span class="p">,</span> <span class="n">PTL6_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTL6_IN</span><span class="p">,</span>
		<span class="n">PTL5_FN</span><span class="p">,</span> <span class="n">PTL5_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTL5_IN</span><span class="p">,</span>
		<span class="n">PTL4_FN</span><span class="p">,</span> <span class="n">PTL4_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTL4_IN</span><span class="p">,</span>
		<span class="n">PTL3_FN</span><span class="p">,</span> <span class="n">PTL3_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTL3_IN</span><span class="p">,</span>
		<span class="n">PTL2_FN</span><span class="p">,</span> <span class="n">PTL2_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTL2_IN</span><span class="p">,</span>
		<span class="n">PTL1_FN</span><span class="p">,</span> <span class="n">PTL1_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTL1_IN</span><span class="p">,</span>
		<span class="n">PTL0_FN</span><span class="p">,</span> <span class="n">PTL0_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTL0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PMCR&quot;</span><span class="p">,</span> <span class="mh">0xa4050116</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTM7_FN</span><span class="p">,</span> <span class="n">PTM7_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTM7_IN</span><span class="p">,</span>
		<span class="n">PTM6_FN</span><span class="p">,</span> <span class="n">PTM6_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTM6_IN</span><span class="p">,</span>
		<span class="n">PTM5_FN</span><span class="p">,</span> <span class="n">PTM5_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTM5_IN</span><span class="p">,</span>
		<span class="n">PTM4_FN</span><span class="p">,</span> <span class="n">PTM4_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTM4_IN</span><span class="p">,</span>
		<span class="n">PTM3_FN</span><span class="p">,</span> <span class="n">PTM3_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTM3_IN</span><span class="p">,</span>
		<span class="n">PTM2_FN</span><span class="p">,</span> <span class="n">PTM2_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTM2_IN</span><span class="p">,</span>
		<span class="n">PTM1_FN</span><span class="p">,</span> <span class="n">PTM1_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTM1_IN</span><span class="p">,</span>
		<span class="n">PTM0_FN</span><span class="p">,</span> <span class="n">PTM0_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTM0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PNCR&quot;</span><span class="p">,</span> <span class="mh">0xa4050118</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTN7_FN</span><span class="p">,</span> <span class="n">PTN7_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTN7_IN</span><span class="p">,</span>
		<span class="n">PTN6_FN</span><span class="p">,</span> <span class="n">PTN6_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTN6_IN</span><span class="p">,</span>
		<span class="n">PTN5_FN</span><span class="p">,</span> <span class="n">PTN5_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTN5_IN</span><span class="p">,</span>
		<span class="n">PTN4_FN</span><span class="p">,</span> <span class="n">PTN4_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTN4_IN</span><span class="p">,</span>
		<span class="n">PTN3_FN</span><span class="p">,</span> <span class="n">PTN3_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTN3_IN</span><span class="p">,</span>
		<span class="n">PTN2_FN</span><span class="p">,</span> <span class="n">PTN2_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTN2_IN</span><span class="p">,</span>
		<span class="n">PTN1_FN</span><span class="p">,</span> <span class="n">PTN1_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTN1_IN</span><span class="p">,</span>
		<span class="n">PTN0_FN</span><span class="p">,</span> <span class="n">PTN0_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTN0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PQCR&quot;</span><span class="p">,</span> <span class="mh">0xa405011a</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTQ3_FN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTQ3_IN</span><span class="p">,</span>
		<span class="n">PTQ2_FN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTQ2_IN</span><span class="p">,</span>
		<span class="n">PTQ1_FN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTQ1_IN</span><span class="p">,</span>
		<span class="n">PTQ0_FN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTQ0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PRCR&quot;</span><span class="p">,</span> <span class="mh">0xa405011c</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTR7_FN</span><span class="p">,</span> <span class="n">PTR7_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTR7_IN</span><span class="p">,</span>
		<span class="n">PTR6_FN</span><span class="p">,</span> <span class="n">PTR6_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTR6_IN</span><span class="p">,</span>
		<span class="n">PTR5_FN</span><span class="p">,</span> <span class="n">PTR5_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTR5_IN</span><span class="p">,</span>
		<span class="n">PTR4_FN</span><span class="p">,</span> <span class="n">PTR4_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTR4_IN</span><span class="p">,</span>
		<span class="n">PTR3_FN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTR3_IN</span><span class="p">,</span>
		<span class="n">PTR2_FN</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTR2_IN_PU</span><span class="p">,</span> <span class="n">PTR2_IN</span><span class="p">,</span>
		<span class="n">PTR1_FN</span><span class="p">,</span> <span class="n">PTR1_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTR1_IN</span><span class="p">,</span>
		<span class="n">PTR0_FN</span><span class="p">,</span> <span class="n">PTR0_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTR0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PSCR&quot;</span><span class="p">,</span> <span class="mh">0xa405011e</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTS7_FN</span><span class="p">,</span> <span class="n">PTS7_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTS7_IN</span><span class="p">,</span>
		<span class="n">PTS6_FN</span><span class="p">,</span> <span class="n">PTS6_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTS6_IN</span><span class="p">,</span>
		<span class="n">PTS5_FN</span><span class="p">,</span> <span class="n">PTS5_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTS5_IN</span><span class="p">,</span>
		<span class="n">PTS4_FN</span><span class="p">,</span> <span class="n">PTS4_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTS4_IN</span><span class="p">,</span>
		<span class="n">PTS3_FN</span><span class="p">,</span> <span class="n">PTS3_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTS3_IN</span><span class="p">,</span>
		<span class="n">PTS2_FN</span><span class="p">,</span> <span class="n">PTS2_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTS2_IN</span><span class="p">,</span>
		<span class="n">PTS1_FN</span><span class="p">,</span> <span class="n">PTS1_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTS1_IN</span><span class="p">,</span>
		<span class="n">PTS0_FN</span><span class="p">,</span> <span class="n">PTS0_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTS0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PTCR&quot;</span><span class="p">,</span> <span class="mh">0xa4050140</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTT5_FN</span><span class="p">,</span> <span class="n">PTT5_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTT5_IN</span><span class="p">,</span>
		<span class="n">PTT4_FN</span><span class="p">,</span> <span class="n">PTT4_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTT4_IN</span><span class="p">,</span>
		<span class="n">PTT3_FN</span><span class="p">,</span> <span class="n">PTT3_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTT3_IN</span><span class="p">,</span>
		<span class="n">PTT2_FN</span><span class="p">,</span> <span class="n">PTT2_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTT2_IN</span><span class="p">,</span>
		<span class="n">PTT1_FN</span><span class="p">,</span> <span class="n">PTT1_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTT1_IN</span><span class="p">,</span>
		<span class="n">PTT0_FN</span><span class="p">,</span> <span class="n">PTT0_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTT0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PUCR&quot;</span><span class="p">,</span> <span class="mh">0xa4050142</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTU5_FN</span><span class="p">,</span> <span class="n">PTU5_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTU5_IN</span><span class="p">,</span>
		<span class="n">PTU4_FN</span><span class="p">,</span> <span class="n">PTU4_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTU4_IN</span><span class="p">,</span>
		<span class="n">PTU3_FN</span><span class="p">,</span> <span class="n">PTU3_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTU3_IN</span><span class="p">,</span>
		<span class="n">PTU2_FN</span><span class="p">,</span> <span class="n">PTU2_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTU2_IN</span><span class="p">,</span>
		<span class="n">PTU1_FN</span><span class="p">,</span> <span class="n">PTU1_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTU1_IN</span><span class="p">,</span>
		<span class="n">PTU0_FN</span><span class="p">,</span> <span class="n">PTU0_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTU0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PVCR&quot;</span><span class="p">,</span> <span class="mh">0xa4050144</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTV7_FN</span><span class="p">,</span> <span class="n">PTV7_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTV7_IN</span><span class="p">,</span>
		<span class="n">PTV6_FN</span><span class="p">,</span> <span class="n">PTV6_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTV6_IN</span><span class="p">,</span>
		<span class="n">PTV5_FN</span><span class="p">,</span> <span class="n">PTV5_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTV5_IN</span><span class="p">,</span>
		<span class="n">PTV4_FN</span><span class="p">,</span> <span class="n">PTV4_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTV4_IN</span><span class="p">,</span>
		<span class="n">PTV3_FN</span><span class="p">,</span> <span class="n">PTV3_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTV3_IN</span><span class="p">,</span>
		<span class="n">PTV2_FN</span><span class="p">,</span> <span class="n">PTV2_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTV2_IN</span><span class="p">,</span>
		<span class="n">PTV1_FN</span><span class="p">,</span> <span class="n">PTV1_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTV1_IN</span><span class="p">,</span>
		<span class="n">PTV0_FN</span><span class="p">,</span> <span class="n">PTV0_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTV0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PWCR&quot;</span><span class="p">,</span> <span class="mh">0xa4050146</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTW7_FN</span><span class="p">,</span> <span class="n">PTW7_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTW7_IN</span><span class="p">,</span>
		<span class="n">PTW6_FN</span><span class="p">,</span> <span class="n">PTW6_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTW6_IN</span><span class="p">,</span>
		<span class="n">PTW5_FN</span><span class="p">,</span> <span class="n">PTW5_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTW5_IN</span><span class="p">,</span>
		<span class="n">PTW4_FN</span><span class="p">,</span> <span class="n">PTW4_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTW4_IN</span><span class="p">,</span>
		<span class="n">PTW3_FN</span><span class="p">,</span> <span class="n">PTW3_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTW3_IN</span><span class="p">,</span>
		<span class="n">PTW2_FN</span><span class="p">,</span> <span class="n">PTW2_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTW2_IN</span><span class="p">,</span>
		<span class="n">PTW1_FN</span><span class="p">,</span> <span class="n">PTW1_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTW1_IN</span><span class="p">,</span>
		<span class="n">PTW0_FN</span><span class="p">,</span> <span class="n">PTW0_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTW0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PXCR&quot;</span><span class="p">,</span> <span class="mh">0xa4050148</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTX7_FN</span><span class="p">,</span> <span class="n">PTX7_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTX7_IN</span><span class="p">,</span>
		<span class="n">PTX6_FN</span><span class="p">,</span> <span class="n">PTX6_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTX6_IN</span><span class="p">,</span>
		<span class="n">PTX5_FN</span><span class="p">,</span> <span class="n">PTX5_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTX5_IN</span><span class="p">,</span>
		<span class="n">PTX4_FN</span><span class="p">,</span> <span class="n">PTX4_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTX4_IN</span><span class="p">,</span>
		<span class="n">PTX3_FN</span><span class="p">,</span> <span class="n">PTX3_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTX3_IN</span><span class="p">,</span>
		<span class="n">PTX2_FN</span><span class="p">,</span> <span class="n">PTX2_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTX2_IN</span><span class="p">,</span>
		<span class="n">PTX1_FN</span><span class="p">,</span> <span class="n">PTX1_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTX1_IN</span><span class="p">,</span>
		<span class="n">PTX0_FN</span><span class="p">,</span> <span class="n">PTX0_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTX0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PYCR&quot;</span><span class="p">,</span> <span class="mh">0xa405014a</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTY7_FN</span><span class="p">,</span> <span class="n">PTY7_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTY7_IN</span><span class="p">,</span>
		<span class="n">PTY6_FN</span><span class="p">,</span> <span class="n">PTY6_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTY6_IN</span><span class="p">,</span>
		<span class="n">PTY5_FN</span><span class="p">,</span> <span class="n">PTY5_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTY5_IN</span><span class="p">,</span>
		<span class="n">PTY4_FN</span><span class="p">,</span> <span class="n">PTY4_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTY4_IN</span><span class="p">,</span>
		<span class="n">PTY3_FN</span><span class="p">,</span> <span class="n">PTY3_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTY3_IN</span><span class="p">,</span>
		<span class="n">PTY2_FN</span><span class="p">,</span> <span class="n">PTY2_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTY2_IN</span><span class="p">,</span>
		<span class="n">PTY1_FN</span><span class="p">,</span> <span class="n">PTY1_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTY1_IN</span><span class="p">,</span>
		<span class="n">PTY0_FN</span><span class="p">,</span> <span class="n">PTY0_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTY0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PZCR&quot;</span><span class="p">,</span> <span class="mh">0xa405014c</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTZ7_FN</span><span class="p">,</span> <span class="n">PTZ7_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTZ7_IN</span><span class="p">,</span>
		<span class="n">PTZ6_FN</span><span class="p">,</span> <span class="n">PTZ6_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTZ6_IN</span><span class="p">,</span>
		<span class="n">PTZ5_FN</span><span class="p">,</span> <span class="n">PTZ5_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTZ5_IN</span><span class="p">,</span>
		<span class="n">PTZ4_FN</span><span class="p">,</span> <span class="n">PTZ4_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTZ4_IN</span><span class="p">,</span>
		<span class="n">PTZ3_FN</span><span class="p">,</span> <span class="n">PTZ3_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTZ3_IN</span><span class="p">,</span>
		<span class="n">PTZ2_FN</span><span class="p">,</span> <span class="n">PTZ2_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTZ2_IN</span><span class="p">,</span>
		<span class="n">PTZ1_FN</span><span class="p">,</span> <span class="n">PTZ1_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTZ1_IN</span><span class="p">,</span>
		<span class="n">PTZ0_FN</span><span class="p">,</span> <span class="n">PTZ0_OUT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTZ0_IN</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PSELA&quot;</span><span class="p">,</span> <span class="mh">0xa405014e</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PSA15_PSA14_FN1</span><span class="p">,</span> <span class="n">PSA15_PSA14_FN2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PSA13_PSA12_FN1</span><span class="p">,</span> <span class="n">PSA13_PSA12_FN2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PSA11_PSA10_FN1</span><span class="p">,</span> <span class="n">PSA11_PSA10_FN2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PSA5_PSA4_FN1</span><span class="p">,</span> <span class="n">PSA5_PSA4_FN2</span><span class="p">,</span> <span class="n">PSA5_PSA4_FN3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PSA3_PSA2_FN1</span><span class="p">,</span> <span class="n">PSA3_PSA2_FN2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PSELB&quot;</span><span class="p">,</span> <span class="mh">0xa4050150</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PSB15_PSB14_FN1</span><span class="p">,</span> <span class="n">PSB15_PSB14_FN2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PSB13_PSB12_LCDC_RGB</span><span class="p">,</span> <span class="n">PSB13_PSB12_LCDC_SYS</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PSB9_PSB8_FN1</span><span class="p">,</span> <span class="n">PSB9_PSB8_FN2</span><span class="p">,</span> <span class="n">PSB9_PSB8_FN3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PSB7_PSB6_FN1</span><span class="p">,</span> <span class="n">PSB7_PSB6_FN2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PSB5_PSB4_FN1</span><span class="p">,</span> <span class="n">PSB5_PSB4_FN2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PSB3_PSB2_FN1</span><span class="p">,</span> <span class="n">PSB3_PSB2_FN2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PSELC&quot;</span><span class="p">,</span> <span class="mh">0xa4050152</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PSC15_PSC14_FN1</span><span class="p">,</span> <span class="n">PSC15_PSC14_FN2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PSC13_PSC12_FN1</span><span class="p">,</span> <span class="n">PSC13_PSC12_FN2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PSC11_PSC10_FN1</span><span class="p">,</span> <span class="n">PSC11_PSC10_FN2</span><span class="p">,</span> <span class="n">PSC11_PSC10_FN3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PSC9_PSC8_FN1</span><span class="p">,</span> <span class="n">PSC9_PSC8_FN2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PSC7_PSC6_FN1</span><span class="p">,</span> <span class="n">PSC7_PSC6_FN2</span><span class="p">,</span> <span class="n">PSC7_PSC6_FN3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;PSELD&quot;</span><span class="p">,</span> <span class="mh">0xa4050154</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PSD15_PSD14_FN1</span><span class="p">,</span> <span class="n">PSD15_PSD14_FN2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PSD13_PSD12_FN1</span><span class="p">,</span> <span class="n">PSD13_PSD12_FN2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PSD11_PSD10_FN1</span><span class="p">,</span> <span class="n">PSD11_PSD10_FN2</span><span class="p">,</span> <span class="n">PSD11_PSD10_FN3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PSD9_PSD8_FN1</span><span class="p">,</span> <span class="n">PSD9_PSD8_FN2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PSD7_PSD6_FN1</span><span class="p">,</span> <span class="n">PSD7_PSD6_FN2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PSD5_PSD4_FN1</span><span class="p">,</span> <span class="n">PSD5_PSD4_FN2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PSD3_PSD2_FN1</span><span class="p">,</span> <span class="n">PSD3_PSD2_FN2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PSD1_PSD0_FN1</span><span class="p">,</span> <span class="n">PSD1_PSD0_FN2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_data_reg</span> <span class="n">pinmux_data_regs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PADR&quot;</span><span class="p">,</span> <span class="mh">0xa4050120</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTA7_DATA</span><span class="p">,</span> <span class="n">PTA6_DATA</span><span class="p">,</span> <span class="n">PTA5_DATA</span><span class="p">,</span> <span class="n">PTA4_DATA</span><span class="p">,</span>
		<span class="n">PTA3_DATA</span><span class="p">,</span> <span class="n">PTA2_DATA</span><span class="p">,</span> <span class="n">PTA1_DATA</span><span class="p">,</span> <span class="n">PTA0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PBDR&quot;</span><span class="p">,</span> <span class="mh">0xa4050122</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTB7_DATA</span><span class="p">,</span> <span class="n">PTB6_DATA</span><span class="p">,</span> <span class="n">PTB5_DATA</span><span class="p">,</span> <span class="n">PTB4_DATA</span><span class="p">,</span>
		<span class="n">PTB3_DATA</span><span class="p">,</span> <span class="n">PTB2_DATA</span><span class="p">,</span> <span class="n">PTB1_DATA</span><span class="p">,</span> <span class="n">PTB0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PCDR&quot;</span><span class="p">,</span> <span class="mh">0xa4050124</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTC7_DATA</span><span class="p">,</span> <span class="n">PTC6_DATA</span><span class="p">,</span> <span class="n">PTC5_DATA</span><span class="p">,</span> <span class="n">PTC4_DATA</span><span class="p">,</span>
		<span class="n">PTC3_DATA</span><span class="p">,</span> <span class="n">PTC2_DATA</span><span class="p">,</span> <span class="n">PTC1_DATA</span><span class="p">,</span> <span class="n">PTC0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PDDR&quot;</span><span class="p">,</span> <span class="mh">0xa4050126</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTD7_DATA</span><span class="p">,</span> <span class="n">PTD6_DATA</span><span class="p">,</span> <span class="n">PTD5_DATA</span><span class="p">,</span> <span class="n">PTD4_DATA</span><span class="p">,</span>
		<span class="n">PTD3_DATA</span><span class="p">,</span> <span class="n">PTD2_DATA</span><span class="p">,</span> <span class="n">PTD1_DATA</span><span class="p">,</span> <span class="n">PTD0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PEDR&quot;</span><span class="p">,</span> <span class="mh">0xa4050128</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTE5_DATA</span><span class="p">,</span> <span class="n">PTE4_DATA</span><span class="p">,</span>
		<span class="n">PTE3_DATA</span><span class="p">,</span> <span class="n">PTE2_DATA</span><span class="p">,</span> <span class="n">PTE1_DATA</span><span class="p">,</span> <span class="n">PTE0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PFDR&quot;</span><span class="p">,</span> <span class="mh">0xa405012a</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTF7_DATA</span><span class="p">,</span> <span class="n">PTF6_DATA</span><span class="p">,</span> <span class="n">PTF5_DATA</span><span class="p">,</span> <span class="n">PTF4_DATA</span><span class="p">,</span>
		<span class="n">PTF3_DATA</span><span class="p">,</span> <span class="n">PTF2_DATA</span><span class="p">,</span> <span class="n">PTF1_DATA</span><span class="p">,</span> <span class="n">PTF0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PGDR&quot;</span><span class="p">,</span> <span class="mh">0xa405012c</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTG5_DATA</span><span class="p">,</span> <span class="n">PTG4_DATA</span><span class="p">,</span>
		<span class="n">PTG3_DATA</span><span class="p">,</span> <span class="n">PTG2_DATA</span><span class="p">,</span> <span class="n">PTG1_DATA</span><span class="p">,</span> <span class="n">PTG0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PHDR&quot;</span><span class="p">,</span> <span class="mh">0xa405012e</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTH7_DATA</span><span class="p">,</span> <span class="n">PTH6_DATA</span><span class="p">,</span> <span class="n">PTH5_DATA</span><span class="p">,</span> <span class="n">PTH4_DATA</span><span class="p">,</span>
		<span class="n">PTH3_DATA</span><span class="p">,</span> <span class="n">PTH2_DATA</span><span class="p">,</span> <span class="n">PTH1_DATA</span><span class="p">,</span> <span class="n">PTH0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PJDR&quot;</span><span class="p">,</span> <span class="mh">0xa4050130</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTJ7_DATA</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTJ5_DATA</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTJ3_DATA</span><span class="p">,</span> <span class="n">PTJ2_DATA</span><span class="p">,</span> <span class="n">PTJ1_DATA</span><span class="p">,</span> <span class="n">PTJ0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PKDR&quot;</span><span class="p">,</span> <span class="mh">0xa4050132</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTK7_DATA</span><span class="p">,</span> <span class="n">PTK6_DATA</span><span class="p">,</span> <span class="n">PTK5_DATA</span><span class="p">,</span> <span class="n">PTK4_DATA</span><span class="p">,</span>
		<span class="n">PTK3_DATA</span><span class="p">,</span> <span class="n">PTK2_DATA</span><span class="p">,</span> <span class="n">PTK1_DATA</span><span class="p">,</span> <span class="n">PTK0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PLDR&quot;</span><span class="p">,</span> <span class="mh">0xa4050134</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTL7_DATA</span><span class="p">,</span> <span class="n">PTL6_DATA</span><span class="p">,</span> <span class="n">PTL5_DATA</span><span class="p">,</span> <span class="n">PTL4_DATA</span><span class="p">,</span>
		<span class="n">PTL3_DATA</span><span class="p">,</span> <span class="n">PTL2_DATA</span><span class="p">,</span> <span class="n">PTL1_DATA</span><span class="p">,</span> <span class="n">PTL0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PMDR&quot;</span><span class="p">,</span> <span class="mh">0xa4050136</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTM7_DATA</span><span class="p">,</span> <span class="n">PTM6_DATA</span><span class="p">,</span> <span class="n">PTM5_DATA</span><span class="p">,</span> <span class="n">PTM4_DATA</span><span class="p">,</span>
		<span class="n">PTM3_DATA</span><span class="p">,</span> <span class="n">PTM2_DATA</span><span class="p">,</span> <span class="n">PTM1_DATA</span><span class="p">,</span> <span class="n">PTM0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PNDR&quot;</span><span class="p">,</span> <span class="mh">0xa4050138</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTN7_DATA</span><span class="p">,</span> <span class="n">PTN6_DATA</span><span class="p">,</span> <span class="n">PTN5_DATA</span><span class="p">,</span> <span class="n">PTN4_DATA</span><span class="p">,</span>
		<span class="n">PTN3_DATA</span><span class="p">,</span> <span class="n">PTN2_DATA</span><span class="p">,</span> <span class="n">PTN1_DATA</span><span class="p">,</span> <span class="n">PTN0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PQDR&quot;</span><span class="p">,</span> <span class="mh">0xa405013a</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="n">PTQ3_DATA</span><span class="p">,</span> <span class="n">PTQ2_DATA</span><span class="p">,</span> <span class="n">PTQ1_DATA</span><span class="p">,</span> <span class="n">PTQ0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PRDR&quot;</span><span class="p">,</span> <span class="mh">0xa405013c</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTR7_DATA</span><span class="p">,</span> <span class="n">PTR6_DATA</span><span class="p">,</span> <span class="n">PTR5_DATA</span><span class="p">,</span> <span class="n">PTR4_DATA</span><span class="p">,</span>
		<span class="n">PTR3_DATA</span><span class="p">,</span> <span class="n">PTR2_DATA</span><span class="p">,</span> <span class="n">PTR1_DATA</span><span class="p">,</span> <span class="n">PTR0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PSDR&quot;</span><span class="p">,</span> <span class="mh">0xa405013e</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTS7_DATA</span><span class="p">,</span> <span class="n">PTS6_DATA</span><span class="p">,</span> <span class="n">PTS5_DATA</span><span class="p">,</span> <span class="n">PTS4_DATA</span><span class="p">,</span>
		<span class="n">PTS3_DATA</span><span class="p">,</span> <span class="n">PTS2_DATA</span><span class="p">,</span> <span class="n">PTS1_DATA</span><span class="p">,</span> <span class="n">PTS0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PTDR&quot;</span><span class="p">,</span> <span class="mh">0xa4050160</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTT5_DATA</span><span class="p">,</span> <span class="n">PTT4_DATA</span><span class="p">,</span>
		<span class="n">PTT3_DATA</span><span class="p">,</span> <span class="n">PTT2_DATA</span><span class="p">,</span> <span class="n">PTT1_DATA</span><span class="p">,</span> <span class="n">PTT0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PUDR&quot;</span><span class="p">,</span> <span class="mh">0xa4050162</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PTU5_DATA</span><span class="p">,</span> <span class="n">PTU4_DATA</span><span class="p">,</span>
		<span class="n">PTU3_DATA</span><span class="p">,</span> <span class="n">PTU2_DATA</span><span class="p">,</span> <span class="n">PTU1_DATA</span><span class="p">,</span> <span class="n">PTU0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PVDR&quot;</span><span class="p">,</span> <span class="mh">0xa4050164</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTV7_DATA</span><span class="p">,</span> <span class="n">PTV6_DATA</span><span class="p">,</span> <span class="n">PTV5_DATA</span><span class="p">,</span> <span class="n">PTV4_DATA</span><span class="p">,</span>
		<span class="n">PTV3_DATA</span><span class="p">,</span> <span class="n">PTV2_DATA</span><span class="p">,</span> <span class="n">PTV1_DATA</span><span class="p">,</span> <span class="n">PTV0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PWDR&quot;</span><span class="p">,</span> <span class="mh">0xa4050166</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTW7_DATA</span><span class="p">,</span> <span class="n">PTW6_DATA</span><span class="p">,</span> <span class="n">PTW5_DATA</span><span class="p">,</span> <span class="n">PTW4_DATA</span><span class="p">,</span>
		<span class="n">PTW3_DATA</span><span class="p">,</span> <span class="n">PTW2_DATA</span><span class="p">,</span> <span class="n">PTW1_DATA</span><span class="p">,</span> <span class="n">PTW0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PXDR&quot;</span><span class="p">,</span> <span class="mh">0xa4050168</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTX7_DATA</span><span class="p">,</span> <span class="n">PTX6_DATA</span><span class="p">,</span> <span class="n">PTX5_DATA</span><span class="p">,</span> <span class="n">PTX4_DATA</span><span class="p">,</span>
		<span class="n">PTX3_DATA</span><span class="p">,</span> <span class="n">PTX2_DATA</span><span class="p">,</span> <span class="n">PTX1_DATA</span><span class="p">,</span> <span class="n">PTX0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PYDR&quot;</span><span class="p">,</span> <span class="mh">0xa405016a</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTY7_DATA</span><span class="p">,</span> <span class="n">PTY6_DATA</span><span class="p">,</span> <span class="n">PTY5_DATA</span><span class="p">,</span> <span class="n">PTY4_DATA</span><span class="p">,</span>
		<span class="n">PTY3_DATA</span><span class="p">,</span> <span class="n">PTY2_DATA</span><span class="p">,</span> <span class="n">PTY1_DATA</span><span class="p">,</span> <span class="n">PTY0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PZDR&quot;</span><span class="p">,</span> <span class="mh">0xa405016c</span><span class="p">,</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PTZ7_DATA</span><span class="p">,</span> <span class="n">PTZ6_DATA</span><span class="p">,</span> <span class="n">PTZ5_DATA</span><span class="p">,</span> <span class="n">PTZ4_DATA</span><span class="p">,</span>
		<span class="n">PTZ3_DATA</span><span class="p">,</span> <span class="n">PTZ2_DATA</span><span class="p">,</span> <span class="n">PTZ1_DATA</span><span class="p">,</span> <span class="n">PTZ0_DATA</span> <span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_info</span> <span class="n">sh7723_pinmux_info</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;sh7723_pfc&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reserved_id</span> <span class="o">=</span> <span class="n">PINMUX_RESERVED</span><span class="p">,</span>
	<span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_DATA_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_DATA_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">input</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_INPUT_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_INPUT_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">input_pu</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_INPUT_PULLUP_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_INPUT_PULLUP_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">output</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_OUTPUT_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_OUTPUT_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">mark</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_MARK_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_MARK_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">function</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_FUNCTION_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_FUNCTION_END</span> <span class="p">},</span>

	<span class="p">.</span><span class="n">first_gpio</span> <span class="o">=</span> <span class="n">GPIO_PTA7</span><span class="p">,</span>
	<span class="p">.</span><span class="n">last_gpio</span> <span class="o">=</span> <span class="n">GPIO_FN_IDEA0</span><span class="p">,</span>

	<span class="p">.</span><span class="n">gpios</span> <span class="o">=</span> <span class="n">pinmux_gpios</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cfg_regs</span> <span class="o">=</span> <span class="n">pinmux_config_regs</span><span class="p">,</span>
	<span class="p">.</span><span class="n">data_regs</span> <span class="o">=</span> <span class="n">pinmux_data_regs</span><span class="p">,</span>

	<span class="p">.</span><span class="n">gpio_data</span> <span class="o">=</span> <span class="n">pinmux_data</span><span class="p">,</span>
	<span class="p">.</span><span class="n">gpio_data_size</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pinmux_data</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">plat_pinmux_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">register_pinmux</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh7723_pinmux_info</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">arch_initcall</span><span class="p">(</span><span class="n">plat_pinmux_setup</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
