<def f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='805' ll='809' type='llvm::Register llvm::MachineRegisterInfo::getSimpleHint(llvm::Register VReg) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='803'>/// getSimpleHint - same as getRegAllocationHint except it will only return
  /// a target independent hint.</doc>
<use f='llvm/llvm/lib/CodeGen/MIRPrinter.cpp' l='307' u='c' c='_ZN4llvm10MIRPrinter7convertERNS_4yaml15MachineFunctionERKNS_19MachineRegisterInfoEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='783' u='c' c='_ZN12_GLOBAL__N_18RAGreedy9tryAssignERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplINS1_8RegisterEEERKNS1_8SmallSetIS7_Lj16ESt4lessIS7_EEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='3061' u='c' c='_ZN12_GLOBAL__N_18RAGreedy17selectOrSplitImplERN4llvm12LiveIntervalERNS1_15SmallVectorImplINS1_8RegisterEEERNS1_8SmallSetIS5_Lj16ESt4lessIS5_EEEj'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocPBQP.cpp' l='767' u='c' c='_ZNK12_GLOBAL__N_112RegAllocPBQP13finalizeAllocERN4llvm15MachineFunctionERNS1_13LiveIntervalsERNS1_10VirtRegMapE'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='103' u='c' c='_ZN4llvm10VirtRegMap16hasPreferredPhysENS_8RegisterE'/>
