{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726640132542 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726640132542 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 18 03:15:32 2024 " "Processing started: Wed Sep 18 03:15:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726640132542 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640132542 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mips32 -c ProcessUnit " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mips32 -c ProcessUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640132542 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726640132658 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726640132658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mips32.v 1 1 " "Found 1 design units, including 1 entities, in source file Mips32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mips32 " "Found entity 1: Mips32" {  } { { "Mips32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Mips32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726640136261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FrequencyDivisor.v 1 1 " "Found 1 design units, including 1 entities, in source file FrequencyDivisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrequencyDivisor " "Found entity 1: FrequencyDivisor" {  } { { "FrequencyDivisor.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/FrequencyDivisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726640136262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ClockSelector.v 1 1 " "Found 1 design units, including 1 entities, in source file ClockSelector.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockSelector " "Found entity 1: ClockSelector" {  } { { "ClockSelector.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ClockSelector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726640136262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InputInterface.v 1 1 " "Found 1 design units, including 1 entities, in source file InputInterface.v" { { "Info" "ISGN_ENTITY_NAME" "1 InputInterface " "Found entity 1: InputInterface" {  } { { "InputInterface.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/InputInterface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726640136262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProcessUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file ProcessUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProcessUnit " "Found entity 1: ProcessUnit" {  } { { "ProcessUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProcessUnit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726640136263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "OutputInterface.v 1 1 " "Found 1 design units, including 1 entities, in source file OutputInterface.v" { { "Info" "ISGN_ENTITY_NAME" "1 OutputInterface " "Found entity 1: OutputInterface" {  } { { "OutputInterface.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726640136263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Alu32.v 1 1 " "Found 1 design units, including 1 entities, in source file Alu32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu32 " "Found entity 1: Alu32" {  } { { "Alu32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726640136263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionParser.v 1 1 " "Found 1 design units, including 1 entities, in source file InstructionParser.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionParser " "Found entity 1: InstructionParser" {  } { { "InstructionParser.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/InstructionParser.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726640136263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file InstructionMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/InstructionMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726640136264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Registers.v 1 1 " "Found 1 design units, including 1 entities, in source file Registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "Registers.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726640136264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file DataMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726640136264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136264 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ProgramCounter.v(15) " "Verilog HDL information at ProgramCounter.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "ProgramCounter.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1726640136264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProgramCounter.v 1 1 " "Found 1 design units, including 1 entities, in source file ProgramCounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726640136264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MuxInput.v 1 1 " "Found 1 design units, including 1 entities, in source file MuxInput.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxInput " "Found entity 1: MuxInput" {  } { { "MuxInput.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/MuxInput.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726640136264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file ControlUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726640136265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RtAndRdMux.v 1 1 " "Found 1 design units, including 1 entities, in source file RtAndRdMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 RtAndRdMux " "Found entity 1: RtAndRdMux" {  } { { "RtAndRdMux.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/RtAndRdMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726640136265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignalExtend.v 1 1 " "Found 1 design units, including 1 entities, in source file SignalExtend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignalExtend " "Found entity 1: SignalExtend" {  } { { "SignalExtend.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/SignalExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726640136265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Alu32Mux.v 1 1 " "Found 1 design units, including 1 entities, in source file Alu32Mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu32Mux " "Found entity 1: Alu32Mux" {  } { { "Alu32Mux.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726640136265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PCMux.v 1 1 " "Found 1 design units, including 1 entities, in source file PCMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCMux " "Found entity 1: PCMux" {  } { { "PCMux.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/PCMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726640136266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecodBcd.v 1 1 " "Found 1 design units, including 1 entities, in source file DecodBcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecodBcd " "Found entity 1: DecodBcd" {  } { { "DecodBcd.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DecodBcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726640136266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataMemMux.v 1 1 " "Found 1 design units, including 1 entities, in source file DataMemMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemMux " "Found entity 1: DataMemMux" {  } { { "DataMemMux.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726640136266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegToOutputInterface.v 1 1 " "Found 1 design units, including 1 entities, in source file RegToOutputInterface.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegToOutputInterface " "Found entity 1: RegToOutputInterface" {  } { { "RegToOutputInterface.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/RegToOutputInterface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726640136266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136266 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "_selected_clk Mips32.v(47) " "Verilog HDL Implicit Net warning at Mips32.v(47): created implicit net for \"_selected_clk\"" {  } { { "Mips32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Mips32.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726640136266 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mips32 " "Elaborating entity \"Mips32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726640136290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrequencyDivisor FrequencyDivisor:frequency_divisor " "Elaborating entity \"FrequencyDivisor\" for hierarchy \"FrequencyDivisor:frequency_divisor\"" {  } { { "Mips32.v" "frequency_divisor" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Mips32.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726640136291 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 FrequencyDivisor.v(15) " "Verilog HDL assignment warning at FrequencyDivisor.v(15): truncated value with size 32 to match size of target (26)" {  } { { "FrequencyDivisor.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/FrequencyDivisor.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726640136292 "|Mips32|FrequencyDivisor:frequency_divisor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockSelector ClockSelector:clk_selector " "Elaborating entity \"ClockSelector\" for hierarchy \"ClockSelector:clk_selector\"" {  } { { "Mips32.v" "clk_selector" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Mips32.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726640136292 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "selected_clk ClockSelector.v(12) " "Verilog HDL Always Construct warning at ClockSelector.v(12): inferring latch(es) for variable \"selected_clk\", which holds its previous value in one or more paths through the always construct" {  } { { "ClockSelector.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ClockSelector.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726640136292 "|Mips32|ClockSelector:clk_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected_clk ClockSelector.v(12) " "Inferred latch for \"selected_clk\" at ClockSelector.v(12)" {  } { { "ClockSelector.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ClockSelector.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136292 "|Mips32|ClockSelector:clk_selector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InputInterface InputInterface:input_interface " "Elaborating entity \"InputInterface\" for hierarchy \"InputInterface:input_interface\"" {  } { { "Mips32.v" "input_interface" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Mips32.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726640136292 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_single_count InputInterface.v(8) " "Verilog HDL or VHDL warning at InputInterface.v(8): object \"clk_single_count\" assigned a value but never read" {  } { { "InputInterface.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/InputInterface.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726640136292 "|Mips32|InputInterface:input_interface"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "input_sig InputInterface.v(9) " "Verilog HDL warning at InputInterface.v(9): object input_sig used but never assigned" {  } { { "InputInterface.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/InputInterface.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1726640136292 "|Mips32|InputInterface:input_interface"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "input_sig 0 InputInterface.v(9) " "Net \"input_sig\" at InputInterface.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "InputInterface.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/InputInterface.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726640136293 "|Mips32|InputInterface:input_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProcessUnit ProcessUnit:process_unit " "Elaborating entity \"ProcessUnit\" for hierarchy \"ProcessUnit:process_unit\"" {  } { { "Mips32.v" "process_unit" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Mips32.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726640136294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProcessUnit:process_unit\|ProgramCounter:program_counter " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProcessUnit:process_unit\|ProgramCounter:program_counter\"" {  } { { "ProcessUnit.v" "program_counter" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProcessUnit.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726640136300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory ProcessUnit:process_unit\|InstructionMemory:instruction_memory " "Elaborating entity \"InstructionMemory\" for hierarchy \"ProcessUnit:process_unit\|InstructionMemory:instruction_memory\"" {  } { { "ProcessUnit.v" "instruction_memory" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProcessUnit.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726640136301 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem\[15\] 0 InstructionMemory.v(8) " "Net \"mem\[15\]\" at InstructionMemory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/InstructionMemory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726640136304 "|Mips32|ProcessUnit:process_unit|InstructionMemory:instruction_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionParser ProcessUnit:process_unit\|InstructionParser:instruction_parser " "Elaborating entity \"InstructionParser\" for hierarchy \"ProcessUnit:process_unit\|InstructionParser:instruction_parser\"" {  } { { "ProcessUnit.v" "instruction_parser" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProcessUnit.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726640136317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RtAndRdMux ProcessUnit:process_unit\|RtAndRdMux:rt_and_rd_mux " "Elaborating entity \"RtAndRdMux\" for hierarchy \"ProcessUnit:process_unit\|RtAndRdMux:rt_and_rd_mux\"" {  } { { "ProcessUnit.v" "rt_and_rd_mux" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProcessUnit.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726640136317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignalExtend ProcessUnit:process_unit\|SignalExtend:sig_extend " "Elaborating entity \"SignalExtend\" for hierarchy \"ProcessUnit:process_unit\|SignalExtend:sig_extend\"" {  } { { "ProcessUnit.v" "sig_extend" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProcessUnit.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726640136318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers ProcessUnit:process_unit\|Registers:regs " "Elaborating entity \"Registers\" for hierarchy \"ProcessUnit:process_unit\|Registers:regs\"" {  } { { "ProcessUnit.v" "regs" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProcessUnit.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726640136318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegToOutputInterface ProcessUnit:process_unit\|RegToOutputInterface:reg_to_out_interface " "Elaborating entity \"RegToOutputInterface\" for hierarchy \"ProcessUnit:process_unit\|RegToOutputInterface:reg_to_out_interface\"" {  } { { "ProcessUnit.v" "reg_to_out_interface" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProcessUnit.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726640136321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu32Mux ProcessUnit:process_unit\|Alu32Mux:alu_32_mux " "Elaborating entity \"Alu32Mux\" for hierarchy \"ProcessUnit:process_unit\|Alu32Mux:alu_32_mux\"" {  } { { "ProcessUnit.v" "alu_32_mux" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProcessUnit.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726640136322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu32 ProcessUnit:process_unit\|Alu32:alu_32 " "Elaborating entity \"Alu32\" for hierarchy \"ProcessUnit:process_unit\|Alu32:alu_32\"" {  } { { "ProcessUnit.v" "alu_32" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProcessUnit.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726640136322 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Alu32.v(68) " "Verilog HDL assignment warning at Alu32.v(68): truncated value with size 32 to match size of target (1)" {  } { { "Alu32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726640136323 "|Mips32|ProcessUnit:process_unit|Alu32:alu_32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Alu32.v(74) " "Verilog HDL assignment warning at Alu32.v(74): truncated value with size 32 to match size of target (1)" {  } { { "Alu32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726640136323 "|Mips32|ProcessUnit:process_unit|Alu32:alu_32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Alu32.v(80) " "Verilog HDL assignment warning at Alu32.v(80): truncated value with size 32 to match size of target (1)" {  } { { "Alu32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726640136323 "|Mips32|ProcessUnit:process_unit|Alu32:alu_32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Alu32.v(86) " "Verilog HDL assignment warning at Alu32.v(86): truncated value with size 32 to match size of target (1)" {  } { { "Alu32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726640136323 "|Mips32|ProcessUnit:process_unit|Alu32:alu_32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Alu32.v(92) " "Verilog HDL assignment warning at Alu32.v(92): truncated value with size 32 to match size of target (1)" {  } { { "Alu32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726640136323 "|Mips32|ProcessUnit:process_unit|Alu32:alu_32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Alu32.v(98) " "Verilog HDL assignment warning at Alu32.v(98): truncated value with size 32 to match size of target (1)" {  } { { "Alu32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726640136323 "|Mips32|ProcessUnit:process_unit|Alu32:alu_32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Alu32.v(104) " "Verilog HDL assignment warning at Alu32.v(104): truncated value with size 32 to match size of target (1)" {  } { { "Alu32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726640136323 "|Mips32|ProcessUnit:process_unit|Alu32:alu_32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Alu32.v(110) " "Verilog HDL assignment warning at Alu32.v(110): truncated value with size 32 to match size of target (1)" {  } { { "Alu32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726640136323 "|Mips32|ProcessUnit:process_unit|Alu32:alu_32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Alu32.v(116) " "Verilog HDL assignment warning at Alu32.v(116): truncated value with size 32 to match size of target (1)" {  } { { "Alu32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726640136323 "|Mips32|ProcessUnit:process_unit|Alu32:alu_32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Alu32.v(122) " "Verilog HDL assignment warning at Alu32.v(122): truncated value with size 32 to match size of target (1)" {  } { { "Alu32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726640136323 "|Mips32|ProcessUnit:process_unit|Alu32:alu_32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Alu32.v(129) " "Verilog HDL assignment warning at Alu32.v(129): truncated value with size 32 to match size of target (1)" {  } { { "Alu32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726640136323 "|Mips32|ProcessUnit:process_unit|Alu32:alu_32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Alu32.v(135) " "Verilog HDL assignment warning at Alu32.v(135): truncated value with size 32 to match size of target (1)" {  } { { "Alu32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726640136323 "|Mips32|ProcessUnit:process_unit|Alu32:alu_32"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Alu32.v(113) " "Verilog HDL Case Statement warning at Alu32.v(113): case item expression covers a value already covered by a previous case item" {  } { { "Alu32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v" 113 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1726640136323 "|Mips32|ProcessUnit:process_unit|Alu32:alu_32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCMux ProcessUnit:process_unit\|PCMux:pc_mux " "Elaborating entity \"PCMux\" for hierarchy \"ProcessUnit:process_unit\|PCMux:pc_mux\"" {  } { { "ProcessUnit.v" "pc_mux" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProcessUnit.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726640136323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory ProcessUnit:process_unit\|DataMemory:data_mem " "Elaborating entity \"DataMemory\" for hierarchy \"ProcessUnit:process_unit\|DataMemory:data_mem\"" {  } { { "ProcessUnit.v" "data_mem" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProcessUnit.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726640136324 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DataRead DataMemory.v(20) " "Verilog HDL Always Construct warning at DataMemory.v(20): inferring latch(es) for variable \"DataRead\", which holds its previous value in one or more paths through the always construct" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726640136324 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[0\] DataMemory.v(20) " "Inferred latch for \"DataRead\[0\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136324 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[1\] DataMemory.v(20) " "Inferred latch for \"DataRead\[1\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136324 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[2\] DataMemory.v(20) " "Inferred latch for \"DataRead\[2\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136324 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[3\] DataMemory.v(20) " "Inferred latch for \"DataRead\[3\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136324 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[4\] DataMemory.v(20) " "Inferred latch for \"DataRead\[4\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136324 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[5\] DataMemory.v(20) " "Inferred latch for \"DataRead\[5\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136324 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[6\] DataMemory.v(20) " "Inferred latch for \"DataRead\[6\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136324 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[7\] DataMemory.v(20) " "Inferred latch for \"DataRead\[7\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136324 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[8\] DataMemory.v(20) " "Inferred latch for \"DataRead\[8\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136324 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[9\] DataMemory.v(20) " "Inferred latch for \"DataRead\[9\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136324 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[10\] DataMemory.v(20) " "Inferred latch for \"DataRead\[10\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136324 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[11\] DataMemory.v(20) " "Inferred latch for \"DataRead\[11\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136324 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[12\] DataMemory.v(20) " "Inferred latch for \"DataRead\[12\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136324 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[13\] DataMemory.v(20) " "Inferred latch for \"DataRead\[13\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136324 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[14\] DataMemory.v(20) " "Inferred latch for \"DataRead\[14\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136324 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[15\] DataMemory.v(20) " "Inferred latch for \"DataRead\[15\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136324 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[16\] DataMemory.v(20) " "Inferred latch for \"DataRead\[16\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136324 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[17\] DataMemory.v(20) " "Inferred latch for \"DataRead\[17\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136325 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[18\] DataMemory.v(20) " "Inferred latch for \"DataRead\[18\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136325 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[19\] DataMemory.v(20) " "Inferred latch for \"DataRead\[19\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136325 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[20\] DataMemory.v(20) " "Inferred latch for \"DataRead\[20\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136325 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[21\] DataMemory.v(20) " "Inferred latch for \"DataRead\[21\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136325 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[22\] DataMemory.v(20) " "Inferred latch for \"DataRead\[22\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136325 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[23\] DataMemory.v(20) " "Inferred latch for \"DataRead\[23\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136325 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[24\] DataMemory.v(20) " "Inferred latch for \"DataRead\[24\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136325 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[25\] DataMemory.v(20) " "Inferred latch for \"DataRead\[25\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136325 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[26\] DataMemory.v(20) " "Inferred latch for \"DataRead\[26\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136325 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[27\] DataMemory.v(20) " "Inferred latch for \"DataRead\[27\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136325 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[28\] DataMemory.v(20) " "Inferred latch for \"DataRead\[28\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136325 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[29\] DataMemory.v(20) " "Inferred latch for \"DataRead\[29\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136325 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[30\] DataMemory.v(20) " "Inferred latch for \"DataRead\[30\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136325 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[31\] DataMemory.v(20) " "Inferred latch for \"DataRead\[31\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136325 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemMux ProcessUnit:process_unit\|DataMemMux:data_mem_mux " "Elaborating entity \"DataMemMux\" for hierarchy \"ProcessUnit:process_unit\|DataMemMux:data_mem_mux\"" {  } { { "ProcessUnit.v" "data_mem_mux" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProcessUnit.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726640136325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:control_unit " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:control_unit\"" {  } { { "Mips32.v" "control_unit" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Mips32.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726640136325 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(20) " "Verilog HDL Case Statement warning at ControlUnit.v(20): incomplete case statement has no default case item" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1726640136326 "|Mips32|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AluOP ControlUnit.v(20) " "Verilog HDL Always Construct warning at ControlUnit.v(20): inferring latch(es) for variable \"AluOP\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726640136326 "|Mips32|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegDst ControlUnit.v(20) " "Verilog HDL Always Construct warning at ControlUnit.v(20): inferring latch(es) for variable \"RegDst\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726640136326 "|Mips32|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Branch ControlUnit.v(20) " "Verilog HDL Always Construct warning at ControlUnit.v(20): inferring latch(es) for variable \"Branch\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726640136326 "|Mips32|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "JumpReg ControlUnit.v(20) " "Verilog HDL Always Construct warning at ControlUnit.v(20): inferring latch(es) for variable \"JumpReg\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726640136326 "|Mips32|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Jump ControlUnit.v(20) " "Verilog HDL Always Construct warning at ControlUnit.v(20): inferring latch(es) for variable \"Jump\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726640136326 "|Mips32|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Jal ControlUnit.v(20) " "Verilog HDL Always Construct warning at ControlUnit.v(20): inferring latch(es) for variable \"Jal\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726640136326 "|Mips32|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "And ControlUnit.v(20) " "Verilog HDL Always Construct warning at ControlUnit.v(20): inferring latch(es) for variable \"And\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726640136326 "|Mips32|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemRead ControlUnit.v(20) " "Verilog HDL Always Construct warning at ControlUnit.v(20): inferring latch(es) for variable \"MemRead\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726640136326 "|Mips32|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemToReg ControlUnit.v(20) " "Verilog HDL Always Construct warning at ControlUnit.v(20): inferring latch(es) for variable \"MemToReg\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726640136326 "|Mips32|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite ControlUnit.v(20) " "Verilog HDL Always Construct warning at ControlUnit.v(20): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726640136326 "|Mips32|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Immediate ControlUnit.v(20) " "Verilog HDL Always Construct warning at ControlUnit.v(20): inferring latch(es) for variable \"Immediate\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726640136326 "|Mips32|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite ControlUnit.v(20) " "Verilog HDL Always Construct warning at ControlUnit.v(20): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726640136326 "|Mips32|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Print ControlUnit.v(20) " "Verilog HDL Always Construct warning at ControlUnit.v(20): inferring latch(es) for variable \"Print\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726640136326 "|Mips32|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Print ControlUnit.v(20) " "Inferred latch for \"Print\" at ControlUnit.v(20)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136326 "|Mips32|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite ControlUnit.v(20) " "Inferred latch for \"RegWrite\" at ControlUnit.v(20)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136326 "|Mips32|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Immediate ControlUnit.v(20) " "Inferred latch for \"Immediate\" at ControlUnit.v(20)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136326 "|Mips32|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite ControlUnit.v(20) " "Inferred latch for \"MemWrite\" at ControlUnit.v(20)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136326 "|Mips32|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemToReg ControlUnit.v(20) " "Inferred latch for \"MemToReg\" at ControlUnit.v(20)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136326 "|Mips32|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead ControlUnit.v(20) " "Inferred latch for \"MemRead\" at ControlUnit.v(20)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136326 "|Mips32|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "And ControlUnit.v(20) " "Inferred latch for \"And\" at ControlUnit.v(20)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136326 "|Mips32|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Jal ControlUnit.v(20) " "Inferred latch for \"Jal\" at ControlUnit.v(20)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136326 "|Mips32|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Jump ControlUnit.v(20) " "Inferred latch for \"Jump\" at ControlUnit.v(20)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136326 "|Mips32|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JumpReg ControlUnit.v(20) " "Inferred latch for \"JumpReg\" at ControlUnit.v(20)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136326 "|Mips32|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch ControlUnit.v(20) " "Inferred latch for \"Branch\" at ControlUnit.v(20)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136326 "|Mips32|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst ControlUnit.v(20) " "Inferred latch for \"RegDst\" at ControlUnit.v(20)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136326 "|Mips32|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluOP\[0\] ControlUnit.v(20) " "Inferred latch for \"AluOP\[0\]\" at ControlUnit.v(20)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136326 "|Mips32|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluOP\[1\] ControlUnit.v(20) " "Inferred latch for \"AluOP\[1\]\" at ControlUnit.v(20)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136326 "|Mips32|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluOP\[2\] ControlUnit.v(20) " "Inferred latch for \"AluOP\[2\]\" at ControlUnit.v(20)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136326 "|Mips32|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluOP\[3\] ControlUnit.v(20) " "Inferred latch for \"AluOP\[3\]\" at ControlUnit.v(20)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136326 "|Mips32|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluOP\[4\] ControlUnit.v(20) " "Inferred latch for \"AluOP\[4\]\" at ControlUnit.v(20)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136326 "|Mips32|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluOP\[5\] ControlUnit.v(20) " "Inferred latch for \"AluOP\[5\]\" at ControlUnit.v(20)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136326 "|Mips32|ControlUnit:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutputInterface OutputInterface:output_interface " "Elaborating entity \"OutputInterface\" for hierarchy \"OutputInterface:output_interface\"" {  } { { "Mips32.v" "output_interface" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Mips32.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726640136326 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 OutputInterface.v(19) " "Verilog HDL assignment warning at OutputInterface.v(19): truncated value with size 32 to match size of target (4)" {  } { { "OutputInterface.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726640136327 "|Mips32|OutputInterface:output_interface"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "InputSig process_unit " "Port \"InputSig\" does not exist in macrofunction \"process_unit\"" {  } { { "Mips32.v" "process_unit" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Mips32.v" 76 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726640136386 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1726640136388 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/parisi-dev/repos/32bit-mips-verilog/PC2/output_files/ProcessUnit.map.smsg " "Generated suppressed messages file /home/parisi-dev/repos/32bit-mips-verilog/PC2/output_files/ProcessUnit.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136396 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 38 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "377 " "Peak virtual memory: 377 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726640136417 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 18 03:15:36 2024 " "Processing ended: Wed Sep 18 03:15:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726640136417 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726640136417 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726640136417 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136417 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 38 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 38 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726640136482 ""}
